//Copyright (C)2014-2022 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Simulation Model file
//GOWIN Version: V1.9.8.07 Education
//Created Time: Sat Sep 24 16:37:16 2022

`timescale 100 ps/100 ps
module Video_Frame_Buffer_Top(
	I_rst_n,
	I_dma_clk,
	I_wr_halt,
	I_rd_halt,
	I_vin0_clk,
	I_vin0_vs_n,
	I_vin0_de,
	I_vin0_data,
	I_vout0_clk,
	I_vout0_vs_n,
	I_vout0_de,
	I_cmd_ready,
	I_wr_data_rdy,
	I_rd_data_valid,
	I_rd_data_end,
	I_rd_data,
	I_init_calib_complete,
	O_vin0_fifo_full,
	O_vout0_den,
	O_vout0_data,
	O_vout0_fifo_empty,
	O_cmd,
	O_cmd_en,
	O_app_burst_number,
	O_addr,
	O_wr_data_en,
	O_wr_data_end,
	O_wr_data,
	O_wr_data_mask
);
input I_rst_n;
input I_dma_clk;
input [0:0] I_wr_halt;
input [0:0] I_rd_halt;
input I_vin0_clk;
input I_vin0_vs_n;
input I_vin0_de;
input [15:0] I_vin0_data;
input I_vout0_clk;
input I_vout0_vs_n;
input I_vout0_de;
input I_cmd_ready;
input I_wr_data_rdy;
input I_rd_data_valid;
input I_rd_data_end;
input [127:0] I_rd_data;
input I_init_calib_complete;
output O_vin0_fifo_full;
output O_vout0_den;
output [15:0] O_vout0_data;
output O_vout0_fifo_empty;
output [2:0] O_cmd;
output O_cmd_en;
output [5:0] O_app_burst_number;
output [27:0] O_addr;
output O_wr_data_en;
output O_wr_data_end;
output [127:0] O_wr_data;
output [15:0] O_wr_data_mask;
wire GND;
wire I_cmd_ready;
wire I_dma_clk;
wire I_init_calib_complete;
wire [127:0] I_rd_data;
wire I_rd_data_end;
wire I_rd_data_valid;
wire [0:0] I_rd_halt;
wire I_rst_n;
wire I_vin0_clk;
wire [15:0] I_vin0_data;
wire I_vin0_de;
wire I_vin0_vs_n;
wire I_vout0_clk;
wire I_vout0_de;
wire I_vout0_vs_n;
wire I_wr_data_rdy;
wire [0:0] I_wr_halt;
wire [27:0] O_addr;
wire [5:0] O_app_burst_number;
wire [2:0] O_cmd;
wire O_cmd_en;
wire O_vin0_fifo_full;
wire [15:0] O_vout0_data;
wire O_vout0_den;
wire O_vout0_fifo_empty;
wire [127:0] O_wr_data;
wire O_wr_data_en;
wire O_wr_data_end;
wire [15:0] O_wr_data_mask;
wire VCC;
wire \vfb_ddr3_wrapper_inst/dma0_wr_req ;
wire \vfb_ddr3_wrapper_inst/dma0_wr_end ;
wire \vfb_ddr3_wrapper_inst/dma0_wr_data_end ;
wire \vfb_ddr3_wrapper_inst/n14_6 ;
wire \vfb_ddr3_wrapper_inst/dma0_rd_req ;
wire \vfb_ddr3_wrapper_inst/dma0_rd_end ;
wire \vfb_ddr3_wrapper_inst/n64_5 ;
wire \vfb_ddr3_wrapper_inst/current_state.ST_RDY ;
wire \vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ;
wire \vfb_ddr3_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ;
wire [5:0] \vfb_ddr3_wrapper_inst/fifo_rd_cnt ;
wire [27:3] \vfb_ddr3_wrapper_inst/dma0_wr_addr ;
wire [127:0] \vfb_ddr3_wrapper_inst/dma0_wr_data ;
wire [27:3] \vfb_ddr3_wrapper_inst/dma0_rd_addr ;
wire [2:0] \vfb_ddr3_wrapper_inst/cmd_cnt ;
wire [127:0] \vfb_ddr3_wrapper_inst/dma0_rd_data_Z ;
wire [24:23] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/dma_wr_base ;
wire [24:23] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/dma_rd_base ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_rising ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n653_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n317_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_req_o_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_end_o_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_6_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n314_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n315_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n262_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n261_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n260_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n259_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n258_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n256_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n336_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n332_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n331_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n328_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n326_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n323_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n322_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n321_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n319_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n653_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n653_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n317_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n314_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n314_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n259_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n257_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n335_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n334_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n333_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n331_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n330_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n329_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n324_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n322_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n320_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n653_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n317_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n327_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n325_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n258_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n321_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n325_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n327_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n329_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n318_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n317_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n333_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n324_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n237_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n320_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n325_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n327_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n330_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n334_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n335_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n337_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n316_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n318_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n338_13 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_27_10 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n257_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d1 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_de_32b ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_we_32b ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_empty ;
wire [15:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data ;
wire [6:6] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_0 ;
wire [31:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b ;
wire [9:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n73_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n74_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n75_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n76_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n77_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n78_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n79_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n80_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n81_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n82_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n83_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n84_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n85_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n86_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n87_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n88_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n89_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n90_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n91_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n92_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n93_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n94_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n95_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n96_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n97_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n98_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n99_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n100_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n101_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n102_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n103_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n104_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n105_13 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n64_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n65_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_de_16b_d1 ;
wire [15:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 ;
wire [1:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n56_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext_8_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_7_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_7_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_0_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_2_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_3_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_5_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_6_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_8_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_0_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_2_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_3_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_6_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_7_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_3_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_8_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_10 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_1_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_0_10 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_7_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_0_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_0_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_1_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_2_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_3_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_4_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_5_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_6_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_7_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_8_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_9_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rempty_val ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n721_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_10 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_0_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_1_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_2_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_3_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_4_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_5_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_6_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_7_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_8_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_9_0_COUT ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n700_1_SUM ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n700_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n701_1_SUM ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n701_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n702_1_SUM ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n702_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n703_1_SUM ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n703_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n704_1_SUM ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n704_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n705_1_SUM ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n705_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n706_1_SUM ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n706_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n707_1_SUM ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n707_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n708_1_SUM ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n708_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_23 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_16 ;
wire [8:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f ;
wire [8:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext ;
wire [8:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r ;
wire [8:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext ;
wire [9:1] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next ;
wire [11:1] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next ;
wire [8:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly ;
wire [9:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num ;
wire [9:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr ;
wire [9:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr ;
wire [8:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr ;
wire [9:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr ;
wire [10:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin ;
wire [1:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r ;
wire [1:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w ;
wire [9:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr ;
wire [9:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub ;
wire [31:5] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/DO ;
wire [3:2] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/DO_0 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_rising ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n31_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n102_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_req_o_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_end_o_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_27_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_2_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n182_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n183_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n184_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n384_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n383_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n382_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n137_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n136_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n135_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n134_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n133_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n131_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n204_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n200_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n198_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n197_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n195_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n194_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n192_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n191_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n190_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n189_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n187_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n344_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n343_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n341_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n340_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n338_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n337_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n335_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n334_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n333_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n332_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n331_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n330_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n329_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n186_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n183_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n134_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n132_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n203_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n202_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n201_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n197_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n194_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n193_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n191_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n188_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n342_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n340_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n339_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n337_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n336_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n334_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n329_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n199_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n193_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n133_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n182_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n196_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n199_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n201_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n339_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n342_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n189_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n190_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n331_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n333_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n116_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n331_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n336_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n188_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n193_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n196_10 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n199_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n202_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n203_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n205_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n206_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n186_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_6_10 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n132_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d1 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d1 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d2 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d0 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ;
wire [15:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt ;
wire [6:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt ;
wire [1:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num ;
wire [9:7] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_wr_count ;
wire [111:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata ;
wire [31:16] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n88_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n89_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n90_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n91_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n92_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n93_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n94_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n95_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n96_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n97_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n98_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n99_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n100_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n101_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n102_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n103_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n50_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n88_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n88_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n89_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n89_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n90_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n90_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n91_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n91_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n92_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n92_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n93_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n93_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n94_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n94_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n95_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n95_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n96_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n96_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n97_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n97_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n98_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n98_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n99_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n99_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n100_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n100_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n101_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n101_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n102_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n102_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n103_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n103_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n35_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d2 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d1 ;
wire [0:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d1 ;
wire [0:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d2 ;
wire [31:16] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b ;
wire [0:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n68_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n759_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_0_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_5_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_7_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_1_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_2_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_3_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_5_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_6_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_31_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_31_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_30_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_30_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_29_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_29_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_28_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_28_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_27_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_27_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_26_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_26_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_25_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_25_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_24_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_24_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_23_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_23_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_22_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_22_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_21_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_21_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_20_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_20_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_19_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_19_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_18_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_18_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_17_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_17_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_16_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_16_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_3_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_5_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_5_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_3_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_6_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_10 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_8_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_6_10 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_8_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_5_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_4_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_8_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_0_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_0_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_1_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_2_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_3_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_4_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_5_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_6_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_7_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_8_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_9_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rempty_val ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Full ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_10 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_0_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_1_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_2_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_3_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_4_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_5_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_6_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_7_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_8_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_9_0_COUT ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n646_1_SUM ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n646_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n647_1_SUM ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n647_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n648_1_SUM ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n648_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n649_1_SUM ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n649_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n650_1_SUM ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n650_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n651_1_SUM ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n651_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n652_1_SUM ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n652_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n653_1_SUM ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n653_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n654_1_SUM ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n654_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_23 ;
wire [10:2] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f ;
wire [8:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext ;
wire [8:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext ;
wire [8:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w ;
wire [9:1] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext ;
wire [11:1] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next ;
wire [10:2] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly ;
wire [11:2] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 ;
wire [9:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr ;
wire [9:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr ;
wire [8:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr ;
wire [9:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr ;
wire [8:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin ;
wire [1:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r ;
wire [1:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w ;
wire [127:16] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 ;
wire [9:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr ;
wire [9:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub ;
wire [35:20] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/DO ;
wire [3:2] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/DO_0 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n288_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n294_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n184_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n183_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n137_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n136_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n111_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n90_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n112_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n91_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_falling_r ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_falling_r ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync0 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync2 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync1 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync0 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync2 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync1 ;
wire [1:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr ;
wire [1:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr ;
wire \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ;
wire \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_RDY ;
wire \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IDLE ;
wire \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_4 ;
wire \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_5 ;
wire \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_6 ;
wire \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_7 ;
wire \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_RDY_6 ;
wire \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_app_burst_number_d_5_4 ;
wire \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_6 ;
wire \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/current_state.ST_IDLE ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR GSR (
	.GSRI(VCC)
);
OBUF gowin_buf_0 (
	.I(GND),
	.O(O_cmd[1])
);
OBUF gowin_buf_1 (
	.I(GND),
	.O(O_cmd[2])
);
OBUF gowin_buf_2 (
	.I(O_app_burst_number[0]),
	.O(O_app_burst_number[1])
);
OBUF gowin_buf_3 (
	.I(O_app_burst_number[0]),
	.O(O_app_burst_number[2])
);
OBUF gowin_buf_4 (
	.I(O_app_burst_number[0]),
	.O(O_app_burst_number[3])
);
OBUF gowin_buf_5 (
	.I(O_app_burst_number[0]),
	.O(O_app_burst_number[4])
);
OBUF gowin_buf_6 (
	.I(O_app_burst_number[0]),
	.O(O_app_burst_number[5])
);
OBUF gowin_buf_7 (
	.I(GND),
	.O(O_addr[0])
);
OBUF gowin_buf_8 (
	.I(GND),
	.O(O_addr[1])
);
OBUF gowin_buf_9 (
	.I(GND),
	.O(O_addr[2])
);
OBUF gowin_buf_10 (
	.I(O_wr_data_en),
	.O(O_wr_data_end)
);
OBUF gowin_buf_11 (
	.I(GND),
	.O(O_wr_data_mask[0])
);
OBUF gowin_buf_12 (
	.I(GND),
	.O(O_wr_data_mask[1])
);
OBUF gowin_buf_13 (
	.I(GND),
	.O(O_wr_data_mask[2])
);
OBUF gowin_buf_14 (
	.I(GND),
	.O(O_wr_data_mask[3])
);
OBUF gowin_buf_15 (
	.I(GND),
	.O(O_wr_data_mask[4])
);
OBUF gowin_buf_16 (
	.I(GND),
	.O(O_wr_data_mask[5])
);
OBUF gowin_buf_17 (
	.I(GND),
	.O(O_wr_data_mask[6])
);
OBUF gowin_buf_18 (
	.I(GND),
	.O(O_wr_data_mask[7])
);
OBUF gowin_buf_19 (
	.I(GND),
	.O(O_wr_data_mask[8])
);
OBUF gowin_buf_20 (
	.I(GND),
	.O(O_wr_data_mask[9])
);
OBUF gowin_buf_21 (
	.I(GND),
	.O(O_wr_data_mask[10])
);
OBUF gowin_buf_22 (
	.I(GND),
	.O(O_wr_data_mask[11])
);
OBUF gowin_buf_23 (
	.I(GND),
	.O(O_wr_data_mask[12])
);
OBUF gowin_buf_24 (
	.I(GND),
	.O(O_wr_data_mask[13])
);
OBUF gowin_buf_25 (
	.I(GND),
	.O(O_wr_data_mask[14])
);
OBUF gowin_buf_26 (
	.I(GND),
	.O(O_wr_data_mask[15])
);
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_rising_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n ),
	.I1(I_vin0_vs_n),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_rising )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_rising_s0 .INIT=4'h4;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n653_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [9]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n653_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n653_5 ),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n653_3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n653_s0 .INIT=16'h00EF;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma0_wr_data_end_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_0 [6]),
	.I1(\vfb_ddr3_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.I2(I_cmd_ready),
	.I3(I_wr_data_rdy),
	.F(\vfb_ddr3_wrapper_inst/dma0_wr_data_end )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma0_wr_data_end_s .INIT=16'h4000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n317_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/dma_wr_base [24]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_addr [24]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n317_8 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n317_5 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n317_3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n317_s0 .INIT=16'hAA3C;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_req_o_s3  (
	.I0(\vfb_ddr3_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n653_3 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_req_o_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_req_o_s3 .INIT=4'hE;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_end_o_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n653_3 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_0 [6]),
	.I2(\vfb_ddr3_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_end_o_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_end_o_s3 .INIT=8'hCA;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_6_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_0 [6]),
	.I1(I_cmd_ready),
	.I2(I_wr_data_rdy),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_6_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_6_s3 .INIT=16'h40FF;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n314_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n314_6 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n314_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n317_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_addr [27]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n314_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n314_s1 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n315_s1  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [25]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n314_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n317_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_addr [26]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n315_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n315_s1 .INIT=16'h0708;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n262_s1  (
	.I0(\vfb_ddr3_wrapper_inst/fifo_rd_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n262_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n262_s1 .INIT=4'h4;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n261_s1  (
	.I0(\vfb_ddr3_wrapper_inst/fifo_rd_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/fifo_rd_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n261_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n261_s1 .INIT=8'h60;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n260_s1  (
	.I0(\vfb_ddr3_wrapper_inst/fifo_rd_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/fifo_rd_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/fifo_rd_cnt [2]),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n260_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n260_s1 .INIT=16'h7800;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n259_s1  (
	.I0(\vfb_ddr3_wrapper_inst/fifo_rd_cnt [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n259_6 ),
	.I2(\vfb_ddr3_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n259_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n259_s1 .INIT=8'h60;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n258_s1  (
	.I0(\vfb_ddr3_wrapper_inst/fifo_rd_cnt [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n258_8 ),
	.I2(\vfb_ddr3_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n258_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n258_s1 .INIT=8'h60;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n256_s1  (
	.I0(\vfb_ddr3_wrapper_inst/fifo_rd_cnt [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n257_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_0 [6]),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n256_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n256_s1 .INIT=16'h7800;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n336_s1  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [4]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_addr [3]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n317_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_addr [5]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n336_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n336_s1 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n332_s1  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [8]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n333_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n317_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_addr [9]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n332_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n332_s1 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n331_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n331_6 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n333_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n317_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_addr [10]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n331_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n331_s1 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n328_s1  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [12]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n329_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n317_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_addr [13]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n328_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n328_s1 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n326_s1  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [14]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n327_9 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n317_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_addr [15]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n326_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n326_s1 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n323_s1  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [17]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n324_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n317_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_addr [18]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n323_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n323_s1 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n322_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n322_6 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n324_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n317_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_addr [19]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n322_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n322_s1 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n321_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n321_8 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n324_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n317_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_addr [20]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n321_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n321_s1 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n319_s1  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [21]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n320_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n317_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_addr [22]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n319_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n319_s1 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n653_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [0]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n653_6 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [6]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n653_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n653_s1 .INIT=16'hEF00;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n653_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_empty ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [7]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [8]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n653_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n653_s2 .INIT=16'h000E;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n317_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n317_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n317_s2 .INIT=4'h4;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n314_s2  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [24]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_addr [23]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n320_6 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n317_6 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n314_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n314_s2 .INIT=16'h8000;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n314_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [26]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_addr [25]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n314_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n314_s3 .INIT=4'h8;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n259_s2  (
	.I0(\vfb_ddr3_wrapper_inst/fifo_rd_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/fifo_rd_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/fifo_rd_cnt [2]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n259_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n259_s2 .INIT=8'h80;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n257_s2  (
	.I0(\vfb_ddr3_wrapper_inst/fifo_rd_cnt [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n258_8 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n257_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n257_s2 .INIT=4'h8;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n335_s2  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [5]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_addr [4]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [3]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n335_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n335_s2 .INIT=8'h80;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n334_s2  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [6]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_addr [5]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [4]),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_addr [3]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n334_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n334_s2 .INIT=16'h8000;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n333_s2  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [7]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n334_6 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n333_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n333_s2 .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n331_s2  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [9]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_addr [8]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n331_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n331_s2 .INIT=4'h8;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n330_s2  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [10]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_addr [7]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n334_6 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n331_6 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n330_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n330_s2 .INIT=16'h8000;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n329_s2  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [11]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n330_6 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n329_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n329_s2 .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n324_s2  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [16]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n325_9 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n324_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n324_s2 .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n322_s2  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [18]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_addr [17]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n322_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n322_s2 .INIT=4'h8;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n320_s2  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [20]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n325_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n321_8 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n330_6 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n320_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n320_s2 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n653_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [3]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [4]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [5]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n653_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n653_s3 .INIT=16'h0001;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n317_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [22]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_addr [21]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n317_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n317_s3 .INIT=4'h8;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n327_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [13]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_addr [12]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [11]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n327_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n327_s3 .INIT=8'h80;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n325_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [15]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_addr [14]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n327_7 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n325_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n325_s3 .INIT=8'h80;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n258_s3  (
	.I0(\vfb_ddr3_wrapper_inst/fifo_rd_cnt [3]),
	.I1(\vfb_ddr3_wrapper_inst/fifo_rd_cnt [0]),
	.I2(\vfb_ddr3_wrapper_inst/fifo_rd_cnt [1]),
	.I3(\vfb_ddr3_wrapper_inst/fifo_rd_cnt [2]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n258_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n258_s3 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n321_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [19]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_addr [16]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [18]),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_addr [17]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n321_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n321_s3 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n325_s4  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [15]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_addr [14]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n327_7 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n330_6 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n325_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n325_s4 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n327_s4  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [13]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_addr [12]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [11]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n330_6 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n327_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n327_s4 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n329_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n317_5 ),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_addr [12]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [11]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n330_6 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n329_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n329_s3 .INIT=16'h1444;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n318_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n320_6 ),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_addr [22]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [21]),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_addr [23]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n318_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n318_s2 .INIT=16'h7F80;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n317_s4  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [23]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n320_6 ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [22]),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_addr [21]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n317_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n317_s4 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n333_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n317_5 ),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_addr [8]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [7]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n334_6 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n333_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n333_s3 .INIT=16'h1444;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n324_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n317_5 ),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_addr [17]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [16]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n325_9 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n324_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n324_s3 .INIT=16'h1444;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n237_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [9]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n653_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n653_5 ),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n237_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n237_s3 .INIT=16'hFF10;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n320_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2 ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [21]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n320_6 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n320_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n320_s3 .INIT=16'h0BB0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n325_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2 ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [16]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n325_9 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n325_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n325_s5 .INIT=16'h0BB0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n327_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2 ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [14]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n327_9 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n327_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n327_s5 .INIT=16'h0BB0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n330_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2 ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [11]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n330_6 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n330_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n330_s3 .INIT=16'h0BB0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n334_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2 ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [7]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n334_6 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n334_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n334_s3 .INIT=16'h0BB0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n335_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2 ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [6]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n335_6 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n335_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n335_s3 .INIT=16'h0BB0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n337_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2 ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [4]),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_addr [3]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n337_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n337_s2 .INIT=16'h0BB0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n316_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2 ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [25]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n314_6 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n316_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n316_s2 .INIT=16'h0BB0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n318_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n318_6 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/dma_wr_base [23]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n318_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n318_s3 .INIT=16'hACAA;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n338_s4  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n338_13 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n338_s4 .INIT=16'h458A;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_27_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2 ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_27_10 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_27_s5 .INIT=8'hF4;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n257_s3  (
	.I0(\vfb_ddr3_wrapper_inst/fifo_rd_cnt [5]),
	.I1(\vfb_ddr3_wrapper_inst/fifo_rd_cnt [4]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n258_8 ),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n257_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n257_s3 .INIT=16'h6A00;
DFFP \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_rising ),
	.CLK(I_vin0_clk),
	.PRESET(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0 .INIT=1'b1;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den_s0  (
	.D(I_vin0_de),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_15_s0  (
	.D(I_vin0_data[15]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [15])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_15_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_14_s0  (
	.D(I_vin0_data[14]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [14])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_14_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_13_s0  (
	.D(I_vin0_data[13]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [13])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_13_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_12_s0  (
	.D(I_vin0_data[12]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [12])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_12_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_11_s0  (
	.D(I_vin0_data[11]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [11])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_11_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_10_s0  (
	.D(I_vin0_data[10]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [10])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_10_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_9_s0  (
	.D(I_vin0_data[9]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [9])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_9_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_8_s0  (
	.D(I_vin0_data[8]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_8_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0  (
	.D(I_vin0_data[7]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_6_s0  (
	.D(I_vin0_data[6]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_6_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_5_s0  (
	.D(I_vin0_data[5]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_5_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_4_s0  (
	.D(I_vin0_data[4]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_4_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0  (
	.D(I_vin0_data[3]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0  (
	.D(I_vin0_data[2]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0  (
	.D(I_vin0_data[1]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0  (
	.D(I_vin0_data[0]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0 .INIT=1'b0;
DFFP \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0_s0  (
	.D(I_vin0_vs_n),
	.CLK(I_dma_clk),
	.PRESET(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0_s0 .INIT=1'b1;
DFFP \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0 ),
	.CLK(I_dma_clk),
	.PRESET(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d1 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d1_s0 .INIT=1'b1;
DFFP \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d1 ),
	.CLK(I_dma_clk),
	.PRESET(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2_s0 .INIT=1'b1;
DFFP \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2 ),
	.CLK(I_dma_clk),
	.PRESET(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3_s0 .INIT=1'b1;
DFFP \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0  (
	.D(I_vin0_vs_n),
	.CLK(I_vin0_clk),
	.PRESET(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0 .INIT=1'b1;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_req_o_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n653_3 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_req_o_5 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_req )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_req_o_s1 .INIT=1'b0;
DFFPE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_end_o_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n237_8 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_end_o_5 ),
	.PRESET(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_end )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_end_o_s1 .INIT=1'b1;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_6_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n256_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_6_8 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_0 [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_6_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_5_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n257_8 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_6_8 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/fifo_rd_cnt [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_5_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_4_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n258_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_6_8 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/fifo_rd_cnt [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_4_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_3_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n259_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_6_8 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/fifo_rd_cnt [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_3_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_2_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n260_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_6_8 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/fifo_rd_cnt [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_2_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_1_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n261_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_6_8 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/fifo_rd_cnt [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_1_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_0_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n262_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_6_8 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/fifo_rd_cnt [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_0_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_27_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n314_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_27_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [27])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_27_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_26_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n315_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_27_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [26])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_26_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_25_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n316_7 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_27_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [25])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_25_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_24_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n317_3 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_27_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [24])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_24_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_23_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n318_8 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_27_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [23])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_23_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_22_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n319_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_27_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [22])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_22_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_21_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n320_8 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_27_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [21])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_21_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_20_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n321_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_27_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [20])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_20_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_19_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n322_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_27_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [19])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_19_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_18_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n323_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_27_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [18])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_18_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_17_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n324_8 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_27_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [17])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_17_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_16_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n325_11 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_27_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [16])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_16_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_15_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n326_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_27_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [15])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_15_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_14_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n327_11 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_27_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [14])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_14_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_13_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n328_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_27_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [13])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_13_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_12_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n329_8 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_27_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [12])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_12_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_11_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n330_8 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_27_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [11])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_11_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_10_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n331_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_27_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [10])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_10_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_9_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n332_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_27_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [9])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_9_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_8_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n333_8 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_27_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_8_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_7_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n334_8 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_27_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_7_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_6_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n335_8 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_27_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_6_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_5_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n336_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_27_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_5_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_4_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n337_7 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_27_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_4_s1 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_3_s3  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n338_13 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_3_s3 .INIT=1'b0;
INV \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s2  (
	.I(I_rst_n),
	.O(\vfb_ddr3_wrapper_inst/n14_6 )
);
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n73_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_de_16b_d1 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n73_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n73_s1 .INIT=4'h4;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n74_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [15]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n74_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n74_s6 .INIT=8'h70;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n75_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [14]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n75_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n75_s6 .INIT=8'h70;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n76_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [13]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n76_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n76_s6 .INIT=8'h70;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n77_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [12]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n77_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n77_s6 .INIT=8'h70;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n78_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [11]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n78_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n78_s6 .INIT=8'h70;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n79_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [10]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n79_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n79_s6 .INIT=8'h70;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n80_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [9]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n80_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n80_s6 .INIT=8'h70;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n81_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [8]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n81_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n81_s6 .INIT=8'h70;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n82_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [7]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n82_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n82_s6 .INIT=8'h70;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n83_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [6]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n83_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n83_s6 .INIT=8'h70;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n84_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [5]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n84_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n84_s6 .INIT=8'h70;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n85_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [4]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n85_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n85_s6 .INIT=8'h70;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n86_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [3]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n86_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n86_s6 .INIT=8'h70;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n87_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [2]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n87_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n87_s6 .INIT=8'h70;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n88_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n88_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n88_s6 .INIT=8'h70;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n89_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n89_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n89_s6 .INIT=8'h70;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n90_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [15]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n90_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n90_s6 .INIT=8'h70;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n91_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [14]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n91_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n91_s6 .INIT=8'h70;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n92_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [13]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n92_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n92_s6 .INIT=8'h70;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n93_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [12]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n93_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n93_s6 .INIT=8'h70;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n94_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [11]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n94_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n94_s6 .INIT=8'h70;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n95_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [10]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n95_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n95_s6 .INIT=8'h70;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n96_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [9]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n96_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n96_s6 .INIT=8'h70;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n97_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [8]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n97_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n97_s6 .INIT=8'h70;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n98_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [7]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n98_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n98_s6 .INIT=8'h70;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n99_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [6]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n99_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n99_s6 .INIT=8'h70;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n100_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [5]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n100_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n100_s6 .INIT=8'h70;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n101_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [4]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n101_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n101_s6 .INIT=8'h70;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n102_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [3]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n102_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n102_s6 .INIT=8'h70;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n103_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [2]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n103_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n103_s6 .INIT=8'h70;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n104_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n104_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n104_s6 .INIT=8'h70;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n105_s7  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n105_13 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n105_s7 .INIT=8'h70;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n64_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_de_16b_d1 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n64_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n64_s3 .INIT=16'h1222;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n65_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_de_16b_d1 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n65_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n65_s3 .INIT=8'h14;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_15_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [15]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [15])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_15_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_14_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [14]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [14])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_14_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_13_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [13]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [13])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_13_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_12_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [12]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [12])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_12_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_11_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [11]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [11])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_11_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_10_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [10]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [10])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_10_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_9_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [9]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [9])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_9_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_8_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [8]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_8_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_7_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [7]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_7_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_6_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [6]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_6_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_5_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [5]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_5_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_4_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [4]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_4_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_3_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [3]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_3_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_2_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [2]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_2_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [1]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_1_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_0_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [0]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_0_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_de_32b_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_de_16b_d1 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_de_32b )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_de_32b_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_we_32b_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n73_5 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_we_32b )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_we_32b_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_31_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n74_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [31])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_31_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_30_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n75_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [30])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_30_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_29_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n76_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [29])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_29_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_28_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n77_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [28])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_28_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_27_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n78_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [27])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_27_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_26_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n79_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [26])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_26_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_25_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n80_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [25])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_25_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_24_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n81_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [24])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_24_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_23_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n82_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [23])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_23_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_22_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n83_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [22])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_22_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_21_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n84_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [21])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_21_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_20_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n85_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [20])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_20_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_19_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n86_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [19])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_19_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_18_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n87_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [18])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_18_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_17_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n88_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [17])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_17_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_16_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n89_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [16])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_16_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_15_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n90_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [15])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_15_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_14_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n91_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [14])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_14_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_13_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n92_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [13])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_13_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_12_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n93_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [12])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_12_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_11_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n94_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [11])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_11_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_10_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n95_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [10])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_10_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_9_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n96_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [9])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_9_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_8_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n97_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_8_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_7_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n98_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_7_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_6_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n99_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_6_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_5_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n100_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_5_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_4_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n101_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_4_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_3_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n102_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_3_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_2_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n103_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_2_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n104_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_1_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_0_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n105_13 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_0_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_de_16b_d1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_de_16b_d1 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_de_16b_d1_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_1_s4  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n64_8 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_1_s4 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_0_s3  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n65_8 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_0_s3 .INIT=1'b0;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_8_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [8]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [8]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_8_s0 .INIT=8'hAC;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_7_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [7]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [7]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_7_s0 .INIT=8'hAC;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_6_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [6]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [6]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_6_s0 .INIT=8'hAC;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_5_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [5]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_5_s0 .INIT=8'hAC;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_4_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [4]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_4_s0 .INIT=8'hAC;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_2_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [2]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_2_s0 .INIT=8'hAC;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_1_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [1]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_1_s0 .INIT=8'hAC;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_0_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_0_10 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [0]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_0_s0 .INIT=8'hAC;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n56_s1  (
	.I0(O_vin0_fifo_full),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_we_32b ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_de_32b ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n56_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n56_s1 .INIT=8'h40;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext_1_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext_1_s0 .INIT=4'h6;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext_5_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [6]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [5]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext_5_s0 .INIT=4'h6;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext_8_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [8]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext_8_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [9]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext_8_s0 .INIT=8'h1E;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_5_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [6]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [5]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_7_5 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_7_4 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_5_s0 .INIT=16'h6900;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_2_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_3_11 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_2_11 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_2_s0 .INIT=8'h96;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_0_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_1_11 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_0_11 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_0_s0 .INIT=8'h96;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_0_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_0_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [2]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [3]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_0_s0 .INIT=16'h07F8;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_1_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_1_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [4]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_1_s0 .INIT=8'h1E;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_2_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_0_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_2_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [4]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [5]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_2_s0 .INIT=16'h07F8;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_4_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_3_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [6]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [7]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_4_s0 .INIT=16'h07F8;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_5_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_3_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_5_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [7]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [8]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_5_s0 .INIT=16'h07F8;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_6_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_3_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_6_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [8]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [9]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_6_s0 .INIT=16'h07F8;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_7_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_3_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_7_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [9]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [10]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_7_s0 .INIT=16'h07F8;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_8_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [10]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_8_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr [9]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_8_s0 .INIT=8'h1E;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_6 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_7 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s0 .INIT=16'h8000;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_3_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_3_8 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_3_s3 .INIT=4'h6;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_4_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_3_8 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [4]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_4_s3 .INIT=8'h78;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_5_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [4]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_3_8 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [5]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_5_s3 .INIT=16'h7F80;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_6_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_3_8 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_6_8 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [6]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_6_s3 .INIT=16'h7F80;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_7_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_3_8 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_7_8 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [7]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_7_s3 .INIT=8'h78;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_9_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [8]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext_8_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [9]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [9])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_9_s2 .INIT=8'h78;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_1_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_0_4 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_1_s3 .INIT=4'h6;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_2_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_0_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [2]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_2_s3 .INIT=8'h78;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_4_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_0_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_2_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [4]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_4_s3 .INIT=8'h78;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_10_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [10]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_8_4 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [10])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_10_s3 .INIT=4'h6;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_11_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [10]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_8_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr [9]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [11])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_11_s2 .INIT=8'h78;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext_8_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [7]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_3_8 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_7_8 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext_8_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext_8_s1 .INIT=8'h80;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_7_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_9 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_10 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_7_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_7_s1 .INIT=4'h8;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_7_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [9]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [8]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [7]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_7_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_7_s2 .INIT=8'h69;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_0_s1  (
	.I0(O_vin0_fifo_full),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_we_32b ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_de_32b ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_0_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_0_s1 .INIT=16'h4000;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_2_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [2]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [3]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_2_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_2_s1 .INIT=8'h80;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_3_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_0_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_3_5 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_3_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_3_s1 .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_5_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [6]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_5_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_5_s1 .INIT=4'h8;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_6_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [6]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [7]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_6_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_6_s1 .INIT=8'h80;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_8_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_0_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_3_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_6_4 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_8_5 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_8_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_8_s1 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext [3]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_8 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_9 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s1 .INIT=16'h0009;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext [5]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr [6]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext [6]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s2 .INIT=16'h9009;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr [7]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext [7]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr [8]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext [8]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s3 .INIT=16'h0990;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_10 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext [4]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr [4]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s4 .INIT=8'h41;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_0_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_empty ),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_0_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_0_s4 .INIT=4'h4;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_2_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_2_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_2_s4 .INIT=4'h8;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_3_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_empty ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [2]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_2_8 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_3_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_3_s4 .INIT=16'h4000;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_6_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [5]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_6_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_6_s4 .INIT=4'h8;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_7_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [4]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [5]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [6]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_7_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_7_s4 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_3_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [2]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [3]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [4]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_3_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_3_s2 .INIT=16'h8000;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_8_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [8]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [9]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_8_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_8_s2 .INIT=4'h8;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [10]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_8_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr [9]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr [9]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s5 .INIT=16'h7887;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext [2]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s6 .INIT=4'h6;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s7  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_1_7 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [3]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_11 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_12 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_10 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s7 .INIT=16'hD3EF;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s8  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_0_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [2]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s8 .INIT=16'hF807;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s9  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [4]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s9 .INIT=4'h6;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_1_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_0_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [2]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_1_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_1_s3 .INIT=8'h80;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_7_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_7_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [9]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [8]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [7]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_7_s3 .INIT=16'h8228;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_7_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_3_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [5]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [6]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [7]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_7_s4 .INIT=16'h7F80;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_2_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_0_8 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [0]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [1]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [2]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_2_s5 .INIT=16'h7F80;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_8_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [8]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [7]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_3_8 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_7_8 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_8_s4 .INIT=16'h6AAA;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_1_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_empty ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_1_s4 .INIT=16'hDF20;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_0_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_empty ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_0_10 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_0_s5 .INIT=8'h9A;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_7_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [8]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [5]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [6]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [7]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_7_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_7_s2 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_0_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [0]),
	.I1(O_vin0_fifo_full),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_we_32b ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_de_32b ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_0_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_0_s4 .INIT=16'h9AAA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext_3_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [3]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_3_8 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext_3_s1 .INIT=8'h96;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext_2_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_3_8 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [2]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext_2_s1 .INIT=8'h96;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_3_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_3_8 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [3]),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_3_s1 .INIT=16'h66F0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext_4_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [3]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_3_8 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [4]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext_4_s1 .INIT=16'h956A;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext_7_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [8]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_3_8 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_7_8 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [7]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext_7_s1 .INIT=16'h956A;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext_6_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_3_8 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_7_8 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [7]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [6]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext_6_s1 .INIT=16'h8778;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_9_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_0_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_3_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_7_6 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [9]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [9])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_9_s4 .INIT=16'h7F80;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_8_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_0_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_3_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_6_4 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [8]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_8_s4 .INIT=16'h7F80;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_6_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_0_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_3_5 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [6]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_6_s4 .INIT=16'h7F80;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_5_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_0_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_3_5 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_5_s4 .INIT=8'h6A;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_3_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_0_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_3_5 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [6]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_3_s3 .INIT=16'h15EA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_0_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_9 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_10 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_0_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_0_s4 .INIT=8'h80;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_1_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_9 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_10 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_1_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_1_s4 .INIT=8'h80;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_2_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_9 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_10 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_2_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_2_s4 .INIT=8'h80;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_3_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_9 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_10 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_3_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_3_s4 .INIT=8'h80;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_4_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_9 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_10 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_4_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_4_s4 .INIT=8'h80;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_5_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_9 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_10 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_5_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_5_s4 .INIT=8'h80;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_6_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [6]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_9 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_10 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_6_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_6_s4 .INIT=8'h80;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_7_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [7]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_9 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_10 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_7_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_7_s4 .INIT=8'h80;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_8_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [8]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_9 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_10 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_8_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_8_s4 .INIT=8'h80;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_9_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [9]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_9 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_10 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_9_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_9_s4 .INIT=8'h80;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rempty_val_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [9]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_9_11 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n708_3 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rempty_val )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rempty_val_s1 .INIT=8'h09;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_4_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [4]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_9 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_10 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_4_s1 .INIT=16'h6AAA;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_6_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [7]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [6]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_9 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_10 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_6_s1 .INIT=16'h6AAA;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_8_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_9_11 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [8]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_9 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_10 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_8_s1 .INIT=16'h6AAA;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_1_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_9 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_10 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_1_s1 .INIT=16'h6AAA;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_3_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [3]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_9 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_10 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_3_s1 .INIT=16'h6AAA;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n721_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [9]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [9]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_9 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_10 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n721_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n721_s1 .INIT=16'h6AAA;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_3_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_0_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [1]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [2]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_3_s4 .INIT=16'h6AAA;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext_0_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [0]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_empty ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext_0_s1 .INIT=16'h6966;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_7_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [7]),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_7_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_6_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [6]),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_6_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_5_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [5]),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_5_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_4_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [4]),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_4_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_3_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [3]),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_3_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_2_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [2]),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_2_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [1]),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_1_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_0_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_0_10 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_0_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_9_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [9]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [9])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_9_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_8_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [8]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_8_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_7_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [7]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_7_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_6_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [6]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_6_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_5_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [5]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_5_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_4_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [4]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_4_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_3_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [3]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_3_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_2_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [2]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_2_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [1]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_1_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_0_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_0_10 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_0_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_9_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [9]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr [9])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_9_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_8_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr [8]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_8_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr [7]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr [6]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr [5]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr [4]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr [3]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr [2]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr [1]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr [0]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_9_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr [9]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr [9])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_9_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_8_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr [8]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_8_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_7_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr [7]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_7_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_6_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr [6]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_6_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_5_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr [5]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_5_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_4_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr [4]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_4_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_3_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr [3]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_3_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_2_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr [2]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_2_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr [1]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_1_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_0_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr [0]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_0_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_8_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [8]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_8_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_7_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [7]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_7_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_6_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [6]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_6_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_5_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [5]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_5_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_4_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [4]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_4_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_3_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [3]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_3_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_2_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [2]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_2_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [1]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_1_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_0_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [0]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_0_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_9_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [11]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr [9])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_9_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_8_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext [8]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_8_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_7_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext [7]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_7_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_6_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext [6]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_6_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_5_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext [5]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_5_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_4_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext [4]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_4_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_3_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext [3]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_3_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_2_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext [2]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_2_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext [1]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_1_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_0_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext [0]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_0_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_10_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [10]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [10])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_10_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_9_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [9]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [9])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_9_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_8_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [8]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_8_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_7_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [7]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_7_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_6_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [6]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_6_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_5_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [5]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_5_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_4_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [4]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_4_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_3_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [3]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_3_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_2_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [2]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_2_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [1]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_1_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_0_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_0_9 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_0_s0 .INIT=1'b0;
DFFP \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Empty_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rempty_val ),
	.CLK(I_dma_clk),
	.PRESET(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_empty )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Empty_s0 .INIT=1'b1;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Full_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(O_vin0_fifo_full)
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Full_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_9_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [9]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [9])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_9_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_8_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [8]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_8_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_7_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [7]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_7_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_6_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [6]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_6_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_5_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [5]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_5_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_4_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [4]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_4_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_3_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [3]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_3_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_2_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [2]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_2_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [1]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_1_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_0_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [0]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_0_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_8_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [8]),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_8_s0 .INIT=1'b0;
DFF \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s2  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_23 ),
	.CLK(I_dma_clk),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s2 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s4  (
	.D(VCC),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_23 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s4 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s5  (
	.D(VCC),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_5 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_10 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s5 .INIT=1'b0;
DFFNP \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s1  (
	.D(GND),
	.CLK(I_dma_clk),
	.PRESET(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s1 .INIT=1'b1;
DFFNP \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [0]),
	.CLK(I_vin0_clk),
	.PRESET(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s1 .INIT=1'b1;
DFFNP \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_0_s1  (
	.D(GND),
	.CLK(I_vin0_clk),
	.PRESET(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_0_s1 .INIT=1'b1;
DFFNP \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [0]),
	.CLK(I_dma_clk),
	.PRESET(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s1 .INIT=1'b1;
SDPX9B \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s  (
	.CLKA(I_vin0_clk),
	.CEA(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n56_4 ),
	.RESETA(GND),
	.CLKB(I_dma_clk),
	.CEB(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_16 ),
	.RESETB(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [8:0]}),
	.ADA({\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [10:0], GND, GND, GND}),
	.ADB({\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f [8:0], GND, GND, GND, GND, GND}),
	.DO({\vfb_ddr3_wrapper_inst/dma0_wr_data [104:96], \vfb_ddr3_wrapper_inst/dma0_wr_data [72:64], \vfb_ddr3_wrapper_inst/dma0_wr_data [40:32], \vfb_ddr3_wrapper_inst/dma0_wr_data [8:0]})
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s .READ_MODE=1'b0;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s .BIT_WIDTH_0=9;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s .BIT_WIDTH_1=36;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s .RESET_MODE="ASYNC";
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s .BLK_SEL_0=3'b000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s .BLK_SEL_1=3'b000;
SDPX9B \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_1_s  (
	.CLKA(I_vin0_clk),
	.CEA(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n56_4 ),
	.RESETA(GND),
	.CLKB(I_dma_clk),
	.CEB(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_16 ),
	.RESETB(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [17:9]}),
	.ADA({\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [10:0], GND, GND, GND}),
	.ADB({\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f [8:0], GND, GND, GND, GND, GND}),
	.DO({\vfb_ddr3_wrapper_inst/dma0_wr_data [113:105], \vfb_ddr3_wrapper_inst/dma0_wr_data [81:73], \vfb_ddr3_wrapper_inst/dma0_wr_data [49:41], \vfb_ddr3_wrapper_inst/dma0_wr_data [17:9]})
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_1_s .READ_MODE=1'b0;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_1_s .BIT_WIDTH_0=9;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_1_s .BIT_WIDTH_1=36;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_1_s .RESET_MODE="ASYNC";
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_1_s .BLK_SEL_0=3'b000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_1_s .BLK_SEL_1=3'b000;
SDPX9B \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_2_s  (
	.CLKA(I_vin0_clk),
	.CEA(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n56_4 ),
	.RESETA(GND),
	.CLKB(I_dma_clk),
	.CEB(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_16 ),
	.RESETB(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [26:18]}),
	.ADA({\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [10:0], GND, GND, GND}),
	.ADB({\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f [8:0], GND, GND, GND, GND, GND}),
	.DO({\vfb_ddr3_wrapper_inst/dma0_wr_data [122:114], \vfb_ddr3_wrapper_inst/dma0_wr_data [90:82], \vfb_ddr3_wrapper_inst/dma0_wr_data [58:50], \vfb_ddr3_wrapper_inst/dma0_wr_data [26:18]})
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_2_s .READ_MODE=1'b0;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_2_s .BIT_WIDTH_0=9;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_2_s .BIT_WIDTH_1=36;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_2_s .RESET_MODE="ASYNC";
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_2_s .BLK_SEL_0=3'b000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_2_s .BLK_SEL_1=3'b000;
SDPB \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_3_s  (
	.CLKA(I_vin0_clk),
	.CEA(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n56_4 ),
	.RESETA(GND),
	.CLKB(I_dma_clk),
	.CEB(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_16 ),
	.RESETB(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [31:27]}),
	.ADA({\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [10:0], GND, GND, GND}),
	.ADB({\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f [8:0], GND, GND, GND, GND, GND}),
	.DO({\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/DO [31:29], \vfb_ddr3_wrapper_inst/dma0_wr_data [127:123], \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/DO [23:21], \vfb_ddr3_wrapper_inst/dma0_wr_data [95:91], \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/DO [15:13], \vfb_ddr3_wrapper_inst/dma0_wr_data [63:59], \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/DO [7:5], \vfb_ddr3_wrapper_inst/dma0_wr_data [31:27]})
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_3_s .READ_MODE=1'b0;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_3_s .BIT_WIDTH_0=8;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_3_s .BIT_WIDTH_1=32;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_3_s .RESET_MODE="ASYNC";
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_3_s .BLK_SEL_0=3'b000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_3_s .BLK_SEL_1=3'b000;
RAM16S4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s8  (
	.CLK(I_dma_clk),
	.WRE(VCC),
	.AD({GND, GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_5 }),
	.DI({\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr [3:0]}),
	.DO({\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [3:0]}));
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s8 .INIT_0=16'h0000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s8 .INIT_1=16'h0000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s8 .INIT_2=16'h0000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s8 .INIT_3=16'h0000;
RAM16S4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s10  (
	.CLK(I_dma_clk),
	.WRE(VCC),
	.AD({GND, GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_5 }),
	.DI({\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr [7:4]}),
	.DO({\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [7:4]}));
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s10 .INIT_0=16'h0000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s10 .INIT_1=16'h0000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s10 .INIT_2=16'h0000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s10 .INIT_3=16'h0000;
RAM16S4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12  (
	.CLK(I_dma_clk),
	.WRE(VCC),
	.AD({GND, GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_5 }),
	.DI({GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr [9:8]}),
	.DO({\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/DO_0 [3:2], \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [9:8]}));
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12 .INIT_0=16'h0000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12 .INIT_1=16'h0000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12 .INIT_2=16'h0000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12 .INIT_3=16'h0000;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_0_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [0]),
	.I3(GND),
	.CIN(VCC),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_0_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_0_s .ALU_MODE=1;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_1_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [1]),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_0_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_1_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_1_s .ALU_MODE=1;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_2_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [2]),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_1_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_2_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_2_s .ALU_MODE=1;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_3_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [3]),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_2_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_3_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_3_s .ALU_MODE=1;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_4_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [4]),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_3_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_4_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_4_s .ALU_MODE=1;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_5_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [5]),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_4_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_5_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_5_s .ALU_MODE=1;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_6_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [6]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [6]),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_5_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_6_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_6_s .ALU_MODE=1;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_7_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [7]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [7]),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_6_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_7_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_7_s .ALU_MODE=1;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_8_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [8]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [8]),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_7_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_8_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_8_s .ALU_MODE=1;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_9_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n721_5 ),
	.I1(GND),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_8_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_9_0_COUT ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [9])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_9_s .ALU_MODE=1;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n700_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_0_11 ),
	.I3(GND),
	.CIN(GND),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n700_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n700_1_SUM )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n700_s0 .ALU_MODE=3;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n701_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_1_11 ),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n700_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n701_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n701_1_SUM )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n701_s0 .ALU_MODE=3;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n702_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_2_11 ),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n701_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n702_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n702_1_SUM )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n702_s0 .ALU_MODE=3;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n703_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_3_11 ),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n702_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n703_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n703_1_SUM )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n703_s0 .ALU_MODE=3;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n704_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_4_11 ),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n703_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n704_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n704_1_SUM )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n704_s0 .ALU_MODE=3;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n705_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_5_11 ),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n704_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n705_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n705_1_SUM )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n705_s0 .ALU_MODE=3;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n706_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [6]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_6_11 ),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n705_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n706_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n706_1_SUM )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n706_s0 .ALU_MODE=3;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n707_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [7]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_7_11 ),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n706_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n707_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n707_1_SUM )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n707_s0 .ALU_MODE=3;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n708_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [8]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_8_11 ),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n707_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n708_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n708_1_SUM )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n708_s0 .ALU_MODE=3;
LUT1 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s18  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_5 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_23 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s18 .INIT=2'h1;
INV \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_s14  (
	.I(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_empty ),
	.O(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_16 )
);
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_rising_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d1 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d0 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_rising )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_rising_s0 .INIT=4'h4;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n31_s0  (
	.I0(I_vout0_vs_n),
	.I1(I_vout0_de),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n31_3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n31_s0 .INIT=4'h8;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n102_s0  (
	.I0(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_wr_count [9]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_wr_count [8]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_wr_count [7]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n102_3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n102_s0 .INIT=16'h0001;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/dma_rd_base [24]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [24]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_4 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_5 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_s0 .INIT=16'hAA3C;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_req_o_s3  (
	.I0(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n102_3 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_req_o_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_req_o_s3 .INIT=4'hE;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_end_o_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [15]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [6]),
	.I2(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n102_3 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_end_o_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_end_o_s3 .INIT=16'hFFE0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_27_s3  (
	.I0(I_rd_data_valid),
	.I1(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.I2(O_cmd[0]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_5 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_27_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_27_s3 .INIT=16'hFF80;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_2_s3  (
	.I0(\vfb_ddr3_wrapper_inst/cmd_cnt [1]),
	.I1(\vfb_ddr3_wrapper_inst/cmd_cnt [2]),
	.I2(I_cmd_ready),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_2_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_2_s3 .INIT=16'h70FF;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n182_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n182_8 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_addr [27]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n182_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n182_s1 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n183_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n183_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_addr [26]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n183_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n183_s1 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n184_s1  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [24]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_addr [25]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n184_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n184_s1 .INIT=16'h0708;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n384_s1  (
	.I0(\vfb_ddr3_wrapper_inst/cmd_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n384_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n384_s1 .INIT=4'h4;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n383_s1  (
	.I0(\vfb_ddr3_wrapper_inst/cmd_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/cmd_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n383_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n383_s1 .INIT=8'h60;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n382_s1  (
	.I0(\vfb_ddr3_wrapper_inst/cmd_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/cmd_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/cmd_cnt [2]),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n382_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n382_s1 .INIT=16'h7800;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n137_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n137_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n137_s1 .INIT=4'h4;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n136_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [0]),
	.I2(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n136_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n136_s1 .INIT=8'h60;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n135_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [0]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [2]),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n135_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n135_s1 .INIT=16'h7800;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n134_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n134_6 ),
	.I2(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n134_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n134_s1 .INIT=8'h60;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n133_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n133_8 ),
	.I2(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n133_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n133_s1 .INIT=8'h60;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n131_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n132_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [6]),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n131_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n131_s1 .INIT=16'h7800;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n204_s1  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [4]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [3]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_addr [5]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n204_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n204_s1 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n200_s1  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [8]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n201_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_addr [9]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n200_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n200_s1 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n198_s1  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [10]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n199_9 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_addr [11]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n198_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n198_s1 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n197_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n199_9 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n197_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_addr [12]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n197_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n197_s1 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n195_s1  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [13]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n196_8 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_addr [14]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n195_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n195_s1 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n194_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n194_6 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n196_8 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_addr [15]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n194_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n194_s1 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n192_s1  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [16]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n193_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_addr [17]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n192_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n192_s1 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n191_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n193_6 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n191_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_addr [18]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n191_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n191_s1 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n190_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n193_6 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n190_8 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_addr [19]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n190_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n190_s1 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n189_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n193_6 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n189_8 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_addr [20]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n189_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n189_s1 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n187_s1  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [21]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n188_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_addr [22]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n187_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n187_s1 .INIT=16'h0708;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n344_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n344_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n344_s1 .INIT=4'h4;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n343_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [0]),
	.I2(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n343_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n343_s1 .INIT=8'h60;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n341_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n342_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [3]),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n341_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n341_s1 .INIT=16'h7800;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n340_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n340_6 ),
	.I2(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n340_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n340_s1 .INIT=8'h60;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n338_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n339_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [6]),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n338_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n338_s1 .INIT=16'h7800;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n337_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [7]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n337_6 ),
	.I2(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n337_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n337_s1 .INIT=8'h60;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n335_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [8]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n336_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [9]),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n335_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n335_s1 .INIT=16'h7800;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n334_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n336_6 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n334_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [10]),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n334_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n334_s1 .INIT=16'h7800;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n333_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [11]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n333_8 ),
	.I2(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n333_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n333_s1 .INIT=8'h60;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n332_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [11]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n333_8 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [12]),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n332_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n332_s1 .INIT=16'h7800;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n331_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [13]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n331_11 ),
	.I2(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n331_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n331_s1 .INIT=8'h60;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n330_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [13]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n331_11 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [14]),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n330_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n330_s1 .INIT=16'h7800;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n329_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n331_11 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n329_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [15]),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n329_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n329_s1 .INIT=16'h7800;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_s1  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [23]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [22]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_rd_addr [21]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n188_6 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_s1 .INIT=16'h8000;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d3 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d2 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_s2 .INIT=4'h4;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n186_s1  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [22]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [21]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n188_6 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_addr [23]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n186_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n186_s1 .INIT=16'h7F80;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n183_s2  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [25]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [24]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n183_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n183_s2 .INIT=4'h8;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n134_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [0]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [2]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n134_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n134_s2 .INIT=8'h80;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n132_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n133_8 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n132_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n132_s2 .INIT=4'h8;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n203_s2  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [5]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [4]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_rd_addr [3]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n203_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n203_s2 .INIT=8'h80;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n202_s2  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [6]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [5]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_rd_addr [4]),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_addr [3]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n202_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n202_s2 .INIT=16'h8000;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n201_s2  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [7]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n202_6 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n201_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n201_s2 .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n197_s2  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [11]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [10]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n197_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n197_s2 .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n194_s2  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [14]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [13]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n194_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n194_s2 .INIT=4'h8;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n193_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n194_6 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n202_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n199_7 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n193_7 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n193_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n193_s2 .INIT=16'h8000;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n191_s2  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [17]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [16]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n191_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n191_s2 .INIT=4'h8;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n188_s2  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [20]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n193_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n189_8 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n188_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n188_s2 .INIT=8'h80;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n342_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n342_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n342_s2 .INIT=4'h8;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n340_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [0]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [2]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [3]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n340_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n340_s2 .INIT=16'h8000;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n339_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n340_6 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n339_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n339_s2 .INIT=4'h8;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n337_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [5]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [6]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n340_6 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n337_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n337_s2 .INIT=16'h8000;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n336_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [7]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n337_6 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n336_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n336_s2 .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n334_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [8]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [9]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n334_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n334_s2 .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n329_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [13]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [14]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n329_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n329_s2 .INIT=4'h8;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n199_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [9]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [8]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_rd_addr [7]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n199_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n199_s3 .INIT=8'h80;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n193_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [15]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [12]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_rd_addr [11]),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_addr [10]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n193_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n193_s3 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n133_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [0]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [2]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n133_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n133_s3 .INIT=16'h8000;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n182_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [26]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [25]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_rd_addr [24]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n182_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n182_s3 .INIT=8'h80;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n196_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [12]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n199_9 ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_rd_addr [11]),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_addr [10]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n196_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n196_s3 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n199_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n202_6 ),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [9]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_rd_addr [8]),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_addr [7]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n199_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n199_s4 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n201_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_5 ),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [8]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_rd_addr [7]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n202_6 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n201_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n201_s3 .INIT=16'h1444;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n339_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [4]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n340_6 ),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n339_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n339_s3 .INIT=16'h6A00;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n342_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [0]),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n342_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n342_s3 .INIT=16'h6A00;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n189_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [19]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [18]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_rd_addr [17]),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_addr [16]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n189_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n189_s3 .INIT=16'h8000;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n190_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [18]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [17]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_rd_addr [16]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n190_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n190_s3 .INIT=8'h80;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n331_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [10]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [11]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [8]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [9]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n331_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n331_s4 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n333_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [10]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n336_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [8]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [9]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n333_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n333_s3 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n116_s3  (
	.I0(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_wr_count [9]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_wr_count [8]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_wr_count [7]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n116_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n116_s3 .INIT=16'hFFFE;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n331_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [12]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [7]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n337_6 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n331_9 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n331_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n331_s5 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n336_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [8]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [7]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n337_6 ),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n336_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n336_s3 .INIT=16'h6A00;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n188_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d3 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d2 ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_rd_addr [21]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n188_6 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n188_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n188_s3 .INIT=16'h0BB0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n193_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d3 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d2 ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_rd_addr [16]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n193_6 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n193_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n193_s4 .INIT=16'h0BB0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n196_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d3 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d2 ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_rd_addr [13]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n196_8 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n196_10 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n196_s4 .INIT=16'h0BB0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n199_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d3 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d2 ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_rd_addr [10]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n199_9 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n199_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n199_s5 .INIT=16'h0BB0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n202_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d3 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d2 ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_rd_addr [7]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n202_6 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n202_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n202_s3 .INIT=16'h0BB0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n203_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d3 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d2 ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_rd_addr [6]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n203_6 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n203_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n203_s3 .INIT=16'h0BB0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n205_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d3 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d2 ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_rd_addr [4]),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_addr [3]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n205_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n205_s2 .INIT=16'h0BB0;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n206_s2  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d3 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d2 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n206_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n206_s2 .INIT=8'h45;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n186_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n186_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/dma_rd_base [23]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d3 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d2 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n186_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n186_s2 .INIT=16'hACAA;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_6_s4  (
	.I0(I_rd_data_valid),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_6_10 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_6_s4 .INIT=16'h20FF;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n132_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [4]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n133_8 ),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n132_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n132_s3 .INIT=16'h6A00;
DFFP \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d0 ),
	.CLK(I_vout0_clk),
	.PRESET(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d1 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d1_s0 .INIT=1'b1;
DFFP \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_rising ),
	.CLK(I_vout0_clk),
	.PRESET(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0 .INIT=1'b1;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n31_3 ),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_15_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n329_5 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [15])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_15_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_14_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n330_5 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [14])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_14_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_13_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n331_5 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [13])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_13_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_12_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n332_5 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [12])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_12_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_11_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n333_5 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [11])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_11_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_10_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n334_5 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [10])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_10_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_9_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n335_5 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [9])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_9_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_8_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n336_8 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_8_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_7_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n337_5 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_7_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_6_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n338_5 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_6_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_5_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n339_8 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_5_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_4_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n340_5 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_4_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_3_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n341_5 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_3_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_2_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n342_8 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_2_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n343_5 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_1_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_0_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n344_5 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_0_s0 .INIT=1'b0;
DFFP \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0  (
	.D(I_vout0_vs_n),
	.CLK(I_dma_clk),
	.PRESET(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0 .INIT=1'b1;
DFFP \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0 ),
	.CLK(I_dma_clk),
	.PRESET(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d1 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d1_s0 .INIT=1'b1;
DFFP \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d2_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d1 ),
	.CLK(I_dma_clk),
	.PRESET(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d2 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d2_s0 .INIT=1'b1;
DFFP \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d3_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d2 ),
	.CLK(I_dma_clk),
	.PRESET(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d3_s0 .INIT=1'b1;
DFFP \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d0_s0  (
	.D(I_vout0_vs_n),
	.CLK(I_vout0_clk),
	.PRESET(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d0 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d0_s0 .INIT=1'b1;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_req_o_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n102_3 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_req_o_5 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_req )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_req_o_s1 .INIT=1'b0;
DFFPE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_end_o_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n116_8 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_end_o_5 ),
	.PRESET(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_end )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_end_o_s1 .INIT=1'b1;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_6_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n131_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_6_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_6_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_5_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n132_8 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_6_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_5_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_4_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n133_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_6_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_4_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_3_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n134_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_6_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_3_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_2_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n135_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_6_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_2_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_1_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n136_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_6_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_1_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_0_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n137_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_6_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_0_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_27_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n182_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_27_6 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [27])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_27_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_26_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n183_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_27_6 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [26])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_26_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_25_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n184_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_27_6 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [25])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_25_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_24_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_3 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_27_6 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [24])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_24_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_23_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n186_6 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_27_6 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [23])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_23_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_22_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n187_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_27_6 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [22])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_22_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_21_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n188_8 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_27_6 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [21])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_21_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_20_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n189_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_27_6 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [20])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_20_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_19_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n190_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_27_6 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [19])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_19_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_18_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n191_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_27_6 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [18])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_18_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_17_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n192_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_27_6 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [17])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_17_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_16_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n193_9 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_27_6 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [16])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_16_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_15_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n194_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_27_6 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [15])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_15_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_14_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n195_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_27_6 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [14])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_14_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_13_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n196_10 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_27_6 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [13])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_13_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_12_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n197_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_27_6 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [12])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_12_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_11_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n198_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_27_6 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [11])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_11_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_10_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n199_11 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_27_6 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [10])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_10_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_9_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n200_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_27_6 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [9])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_9_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_8_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n201_8 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_27_6 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_8_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_7_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n202_8 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_27_6 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_7_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_6_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n203_8 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_27_6 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_6_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_5_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n204_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_27_6 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_5_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_4_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n205_7 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_27_6 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_4_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_3_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n206_7 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_27_6 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_3_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_2_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n382_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_2_8 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/cmd_cnt [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_2_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_1_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n383_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_2_8 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/cmd_cnt [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_1_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_0_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n384_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_2_8 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/cmd_cnt [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_0_s1 .INIT=1'b0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n88_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n88_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n88_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [31]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d2 [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n88_3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n88_s0 .INIT=16'hF011;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n89_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n89_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n89_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [30]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d2 [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n89_3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n89_s0 .INIT=16'hF011;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n90_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n90_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n90_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [29]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d2 [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n90_3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n90_s0 .INIT=16'hF011;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n91_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n91_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n91_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [28]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d2 [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n91_3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n91_s0 .INIT=16'hF011;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n92_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n92_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n92_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [27]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d2 [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n92_3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n92_s0 .INIT=16'hF011;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n93_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n93_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n93_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [26]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d2 [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n93_3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n93_s0 .INIT=16'hF011;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n94_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n94_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n94_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [25]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d2 [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n94_3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n94_s0 .INIT=16'hF011;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n95_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n95_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n95_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [24]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d2 [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n95_3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n95_s0 .INIT=16'hF011;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n96_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n96_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n96_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [23]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d2 [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n96_3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n96_s0 .INIT=16'hF011;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n97_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n97_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n97_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [22]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d2 [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n97_3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n97_s0 .INIT=16'hF011;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n98_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n98_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n98_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [21]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d2 [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n98_3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n98_s0 .INIT=16'hF011;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n99_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n99_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n99_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [20]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d2 [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n99_3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n99_s0 .INIT=16'hF011;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n100_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n100_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n100_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [19]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d2 [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n100_3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n100_s0 .INIT=16'hF011;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n101_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n101_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n101_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [18]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d2 [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n101_3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n101_s0 .INIT=16'hF011;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n102_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n102_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n102_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [17]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d2 [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n102_3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n102_s0 .INIT=16'hF011;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n103_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n103_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n103_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [16]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d2 [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n103_3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n103_s0 .INIT=16'hF011;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n50_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d1 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n50_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n50_s1 .INIT=4'h4;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n88_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [111]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [47]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n88_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n88_s1 .INIT=16'h0305;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n88_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [79]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [15]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n88_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n88_s2 .INIT=16'h5300;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n89_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [110]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [46]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n89_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n89_s1 .INIT=16'h0305;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n89_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [78]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [14]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n89_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n89_s2 .INIT=16'h5300;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n90_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [109]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [45]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n90_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n90_s1 .INIT=16'h0305;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n90_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [77]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [13]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n90_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n90_s2 .INIT=16'h5300;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n91_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [108]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [44]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n91_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n91_s1 .INIT=16'h0305;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n91_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [76]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [12]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n91_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n91_s2 .INIT=16'h5300;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n92_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [107]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [43]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n92_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n92_s1 .INIT=16'h0305;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n92_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [75]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [11]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n92_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n92_s2 .INIT=16'h5300;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n93_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [106]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [42]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n93_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n93_s1 .INIT=16'h0305;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n93_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [74]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [10]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n93_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n93_s2 .INIT=16'h5300;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n94_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [105]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [41]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n94_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n94_s1 .INIT=16'h0305;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n94_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [73]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [9]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n94_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n94_s2 .INIT=16'h5300;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n95_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [104]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [40]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n95_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n95_s1 .INIT=16'h0305;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n95_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [72]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [8]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n95_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n95_s2 .INIT=16'h5300;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n96_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [103]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [39]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n96_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n96_s1 .INIT=16'h0305;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n96_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [71]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [7]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n96_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n96_s2 .INIT=16'h5300;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n97_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [102]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [38]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n97_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n97_s1 .INIT=16'h0305;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n97_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [70]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [6]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n97_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n97_s2 .INIT=16'h5300;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n98_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [101]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [37]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n98_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n98_s1 .INIT=16'h0305;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n98_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [69]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [5]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n98_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n98_s2 .INIT=16'h5300;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n99_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [100]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [36]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n99_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n99_s1 .INIT=16'h0305;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n99_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [68]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [4]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n99_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n99_s2 .INIT=16'h5300;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n100_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [99]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [35]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n100_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n100_s1 .INIT=16'h0305;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n100_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [67]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [3]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n100_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n100_s2 .INIT=16'h5300;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n101_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [98]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [34]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n101_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n101_s1 .INIT=16'h0305;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n101_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [66]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [2]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n101_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n101_s2 .INIT=16'h5300;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n102_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [97]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [33]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n102_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n102_s1 .INIT=16'h0305;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n102_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [65]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n102_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n102_s2 .INIT=16'h5300;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n103_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [96]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [32]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n103_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n103_s1 .INIT=16'h0305;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n103_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [64]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [0]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n103_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n103_s2 .INIT=16'h5300;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n35_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d1 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n35_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n35_s3 .INIT=8'h12;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d2_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d1 ),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d2 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d2_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d2 ),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d1_0_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt [0]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d1 [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d1_0_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d2_0_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d1 [0]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d2 [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d2_0_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_32b_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n50_5 ),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_32b_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_31_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [31]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [31])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_31_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_30_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [30]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [30])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_30_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_29_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [29]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [29])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_29_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_28_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [28]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [28])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_28_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_27_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [27]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [27])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_27_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_26_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [26]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [26])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_26_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_25_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [25]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [25])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_25_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_24_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [24]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [24])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_24_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_23_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [23]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [23])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_23_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_22_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [22]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [22])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_22_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_21_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [21]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [21])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_21_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_20_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [20]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [20])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_20_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_19_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [19]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [19])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_19_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_18_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [18]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [18])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_18_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_17_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [17]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [17])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_17_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_16_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [16]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [16])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_16_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_den_16b_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3 ),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(O_vout0_den)
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_den_16b_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_15_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n88_3 ),
	.CLK(I_vout0_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(O_vout0_data[15])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_15_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_14_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n89_3 ),
	.CLK(I_vout0_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(O_vout0_data[14])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_14_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_13_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n90_3 ),
	.CLK(I_vout0_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(O_vout0_data[13])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_13_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_12_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n91_3 ),
	.CLK(I_vout0_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(O_vout0_data[12])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_12_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_11_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n92_3 ),
	.CLK(I_vout0_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(O_vout0_data[11])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_11_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_10_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n93_3 ),
	.CLK(I_vout0_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(O_vout0_data[10])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_10_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_9_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n94_3 ),
	.CLK(I_vout0_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(O_vout0_data[9])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_9_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_8_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n95_3 ),
	.CLK(I_vout0_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(O_vout0_data[8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_8_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_7_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n96_3 ),
	.CLK(I_vout0_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(O_vout0_data[7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_7_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_6_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n97_3 ),
	.CLK(I_vout0_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(O_vout0_data[6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_6_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_5_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n98_3 ),
	.CLK(I_vout0_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(O_vout0_data[5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_5_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_4_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n99_3 ),
	.CLK(I_vout0_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(O_vout0_data[4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_4_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_3_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n100_3 ),
	.CLK(I_vout0_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(O_vout0_data[3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_3_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_2_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n101_3 ),
	.CLK(I_vout0_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(O_vout0_data[2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_2_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n102_3 ),
	.CLK(I_vout0_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(O_vout0_data[1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_1_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_0_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n103_3 ),
	.CLK(I_vout0_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(O_vout0_data[0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_0_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en ),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d1 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d1_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_0_s3  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n35_8 ),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_0_s3 .INIT=1'b0;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_10_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [10]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [10]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f [10])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_10_s0 .INIT=8'hAC;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_9_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [9]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [9]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f [9])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_9_s0 .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_8_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [8]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [8]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_8_s0 .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_7_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [7]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [7]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_7_s0 .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_6_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [6]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [6]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_6_s0 .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_5_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [5]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_5_s0 .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_4_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [4]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_4_s0 .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_3_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [3]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_3_s0 .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_2_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [2]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_2_s0 .INIT=8'hCA;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n68_s0  (
	.I0(O_vout0_fifo_empty),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n68_3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n68_s0 .INIT=4'h4;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_2_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [5]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_2_s0 .INIT=4'h6;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_5_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [7]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_5_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [8]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_5_s0 .INIT=8'h1E;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_7_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [9]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_7_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [10]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_7_s0 .INIT=8'h1E;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_8_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [10]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_8_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [11]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_8_s0 .INIT=8'h1E;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_0_s0  (
	.I0(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [0]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_0_s0 .INIT=16'h0BF4;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_1_s0  (
	.I0(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_1_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [1]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [2]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_1_s0 .INIT=16'h0BF4;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_2_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_2_4 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_2_s0 .INIT=4'h9;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_3_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_3_4 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_3_s0 .INIT=4'h9;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_4_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_4_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [4]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [5]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_4_s0 .INIT=16'h07F8;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_5_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_5_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_5_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [5]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [6]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_5_s0 .INIT=16'h07F8;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_6_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [6]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_6_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [7]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_6_s0 .INIT=8'h1E;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_6 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_7 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s0 .INIT=16'h1000;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w_8_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [9]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [8]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w_8_s0 .INIT=4'h6;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w_6_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [6]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [7]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [9]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [8]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w_6_s0 .INIT=16'h6996;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w_5_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [6]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w_5_s0 .INIT=4'h6;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w_4_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [5]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [6]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w_4_s0 .INIT=8'h96;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w_3_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [4]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [5]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [6]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w_3_s0 .INIT=16'h6996;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w_2_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [3]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w_2_s0 .INIT=4'h6;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n759_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [9]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr [9]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n759_3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n759_s0 .INIT=4'h6;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_31_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_31_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_31_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [31])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_31_s .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_30_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_30_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_30_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [30])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_30_s .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_29_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_29_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_29_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [29])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_29_s .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_28_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_28_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_28_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [28])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_28_s .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_27_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_27_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_27_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [27])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_27_s .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_26_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_26_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_26_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [26])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_26_s .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_25_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_25_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_25_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [25])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_25_s .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_24_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_24_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_24_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [24])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_24_s .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_23_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_23_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_23_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [23])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_23_s .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_22_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_22_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_22_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [22])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_22_s .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_21_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_21_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_21_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [21])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_21_s .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_20_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_20_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_20_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [20])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_20_s .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_19_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_19_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_19_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [19])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_19_s .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_18_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_18_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_18_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [18])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_18_s .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_17_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_17_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_17_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [17])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_17_s .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_16_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_16_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_16_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [16])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_16_s .INIT=8'hCA;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_0_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_8 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_0_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_0_s3 .INIT=4'h6;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_3_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_4_6 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_3_s3 .INIT=4'h6;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_4_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_4_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [4]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_4_s3 .INIT=8'h78;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_6_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [6]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_6_4 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_6_s3 .INIT=4'h6;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_7_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [6]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_6_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [7]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_7_s3 .INIT=8'h78;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_9_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [8]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_8_11 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr [9]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext [9])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_9_s2 .INIT=8'h78;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_2_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n68_3 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [2]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_2_s3 .INIT=16'h7F80;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_5_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [3]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_3_8 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [5]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_5_s3 .INIT=16'h7F80;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_6_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [6]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_6_10 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_6_s3 .INIT=4'h6;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_7_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [7]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_5_4 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_7_s3 .INIT=4'h6;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_8_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [7]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_5_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [8]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_8_s3 .INIT=8'h78;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_10_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [10]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_8_6 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [10])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_10_s3 .INIT=4'h6;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_11_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [10]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_8_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [11]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [11])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_11_s2 .INIT=8'h78;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_s2  (
	.I0(\vfb_ddr3_wrapper_inst/current_state.ST_RDY ),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_req ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_rd_end ),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/n64_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_s2 .INIT=16'h7077;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Full ),
	.I1(I_rst_n),
	.I2(I_rd_data_valid),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_s3 .INIT=8'h40;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_5_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [6]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_5_5 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_5_6 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_5_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_5_s1 .INIT=16'h8000;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_7_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [8]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [7]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_5_4 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_7_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_7_s1 .INIT=8'h80;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_1_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Full ),
	.I1(I_rst_n),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [0]),
	.I3(I_rd_data_valid),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_1_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_1_s1 .INIT=16'h4000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_2_s1  (
	.I0(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_1_4 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [2]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_2_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_2_s1 .INIT=16'h00BF;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_3_s1  (
	.I0(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_1_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_3_5 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [3]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_3_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_3_s1 .INIT=16'h00BF;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_5_s1  (
	.I0(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_1_4 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_5_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_5_s1 .INIT=4'h4;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_6_s1  (
	.I0(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_1_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_3_5 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_6_5 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_6_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_6_s1 .INIT=16'h4000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [7]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [7]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [8]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext [7]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s1 .INIT=16'hC396;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [8]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_8_11 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n759_3 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [8]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s2 .INIT=16'h9FE7;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext [5]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_8 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s3 .INIT=8'h90;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext [4]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_9 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_10 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s4 .INIT=16'h0900;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_31_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [127]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [63]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_31_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_31_s0 .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_31_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [95]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [31]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_31_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_31_s1 .INIT=8'hAC;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_30_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [126]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [62]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_30_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_30_s0 .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_30_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [94]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [30]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_30_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_30_s1 .INIT=8'hAC;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_29_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [125]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [61]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_29_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_29_s0 .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_29_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [93]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [29]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_29_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_29_s1 .INIT=8'hAC;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_28_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [124]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [60]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_28_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_28_s0 .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_28_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [92]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [28]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_28_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_28_s1 .INIT=8'hAC;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_27_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [123]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [59]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_27_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_27_s0 .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_27_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [91]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [27]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_27_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_27_s1 .INIT=8'hAC;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_26_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [122]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [58]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_26_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_26_s0 .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_26_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [90]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [26]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_26_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_26_s1 .INIT=8'hAC;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_25_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [121]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [57]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_25_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_25_s0 .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_25_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [89]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [25]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_25_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_25_s1 .INIT=8'hAC;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_24_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [120]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [56]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_24_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_24_s0 .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_24_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [88]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [24]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_24_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_24_s1 .INIT=8'hAC;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_23_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [119]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [55]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_23_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_23_s0 .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_23_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [87]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [23]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_23_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_23_s1 .INIT=8'hAC;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_22_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [118]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [54]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_22_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_22_s0 .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_22_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [86]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [22]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_22_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_22_s1 .INIT=8'hAC;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_21_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [117]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [53]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_21_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_21_s0 .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_21_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [85]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [21]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_21_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_21_s1 .INIT=8'hAC;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_20_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [116]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [52]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_20_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_20_s0 .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_20_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [84]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [20]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_20_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_20_s1 .INIT=8'hAC;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_19_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [115]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [51]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_19_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_19_s0 .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_19_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [83]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [19]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_19_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_19_s1 .INIT=8'hAC;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_18_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [114]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [50]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_18_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_18_s0 .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_18_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [82]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [18]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_18_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_18_s1 .INIT=8'hAC;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_17_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [113]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [49]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_17_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_17_s0 .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_17_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [81]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [17]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_17_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_17_s1 .INIT=8'hAC;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_16_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [112]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [48]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_16_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_16_s0 .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_16_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [80]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [16]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_16_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/fifo_rd_d_32b_16_s1 .INIT=8'hAC;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_3_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_5_5 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_3_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_3_s4 .INIT=4'h8;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_5_s2  (
	.I0(O_vout0_fifo_empty),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [2]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_5_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_5_s2 .INIT=16'h4000;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_5_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [4]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [3]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_5_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_5_s3 .INIT=8'h80;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_3_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [2]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_3_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_3_s2 .INIT=4'h8;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_6_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [4]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [5]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_6_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_6_s2 .INIT=8'h80;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext [0]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [1]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s5 .INIT=16'h9009;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [6]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_6_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [6]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [7]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s6 .INIT=16'hE11E;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s7  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_2_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_11 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_3_4 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_12 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_10 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s7 .INIT=16'h0660;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_8_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [6]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [7]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_3_5 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_6_5 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_8_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_8_s5 .INIT=16'h8000;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s8  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [3]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s8 .INIT=4'h6;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s9  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [4]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s9 .INIT=4'h6;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w_1_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [2]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [3]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w_1_s1 .INIT=8'h96;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_6_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_3_8 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [5]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [4]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [3]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_6_10 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_6_s5 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_s4  (
	.I0(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Full ),
	.I2(I_rst_n),
	.I3(I_rd_data_valid),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_s4 .INIT=16'h1000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_6_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [7]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_5_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [8]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [9]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_6_s1 .INIT=16'h8778;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w_7_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [7]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [9]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [8]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w_7_s1 .INIT=8'h96;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_8_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [9]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [8]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [7]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_5_4 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_8_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_8_s2 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_9_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [9]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [8]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [7]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_5_4 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [9])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_9_s4 .INIT=16'h6AAA;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_7_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [6]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_6_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [7]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext [8]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_7_s1 .INIT=16'h8778;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_4_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [6]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_6_10 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [7]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_5_4 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_4_s2 .INIT=16'h6996;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_3_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [6]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_6_10 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_3_s1 .INIT=8'h96;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_4_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_5_5 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [4]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_4_s4 .INIT=16'h7F80;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_3_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_5_5 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_3_s5 .INIT=8'h6A;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_5_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [4]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [1]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [2]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_5_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_5_s3 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_4_s2  (
	.I0(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_1_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [1]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [2]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_4_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_4_s2 .INIT=16'h4000;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_8_s6  (
	.I0(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_1_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_8_9 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_8_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_8_s6 .INIT=8'h40;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_5_s4  (
	.I0(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_1_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_5_7 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [5]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_5_s4 .INIT=16'hBF40;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_2_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [1]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_1_4 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [2]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_2_s4 .INIT=16'hDF20;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_1_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [1]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_1_4 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_1_s4 .INIT=8'h9A;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_1_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.I1(O_vout0_fifo_empty),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_1_s4 .INIT=16'hDF20;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_0_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0]),
	.I1(O_vout0_fifo_empty),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_0_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_0_s4 .INIT=8'h9A;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_0_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_9 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_10 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_0_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_0_s4 .INIT=8'h80;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_1_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_9 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_10 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_1_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_1_s4 .INIT=8'h80;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_2_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_9 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_10 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_2_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_2_s4 .INIT=8'h80;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_3_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_9 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_10 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_3_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_3_s4 .INIT=8'h80;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_4_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_9 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_10 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_4_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_4_s4 .INIT=8'h80;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_5_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_9 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_10 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_5_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_5_s4 .INIT=8'h80;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_6_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr [6]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_9 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_10 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_6_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_6_s4 .INIT=8'h80;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_7_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr [7]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_9 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_10 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_7_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_7_s4 .INIT=8'h80;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_8_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr [8]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_9 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_10 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_8_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_8_s4 .INIT=8'h80;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_9_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr [9]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_9 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_10 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_9_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_9_s5 .INIT=8'h80;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rempty_val_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [11]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_9_12 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n654_3 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rempty_val )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rempty_val_s1 .INIT=8'h09;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w_0_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [2]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [3]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w_0_s1 .INIT=16'h6996;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_8_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext [8]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [8]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_8_11 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr [9]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_8_s1 .INIT=16'h956A;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_8_s7  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [8]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_1_4 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_8_9 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_8_s7 .INIT=16'h9AAA;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_0_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_5_5 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [2]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_0_s1 .INIT=16'h956A;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_1_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_5_5 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [4]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_1_s1 .INIT=16'h956A;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_9_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [9]),
	.CLK(I_vout0_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [9])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_9_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_8_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [8]),
	.CLK(I_vout0_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_8_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_7_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [7]),
	.CLK(I_vout0_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_7_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_6_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [6]),
	.CLK(I_vout0_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_6_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_5_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [5]),
	.CLK(I_vout0_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_5_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_4_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [4]),
	.CLK(I_vout0_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_4_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_3_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [3]),
	.CLK(I_vout0_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_3_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_2_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [2]),
	.CLK(I_vout0_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_2_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_11_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [11]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [11])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_11_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_10_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [10]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [10])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_10_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_9_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [9]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [9])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_9_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_8_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [8]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_8_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_7_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [7]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_7_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_6_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [6]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_6_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_5_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [5]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_5_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_4_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [4]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_4_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_3_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [3]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_3_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_2_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [2]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_2_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [1]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_1_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_0_9 ),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/rbin_num [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_9_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [11]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr [9])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_9_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_8_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr [8]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_8_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_7_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr [7]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_7_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_6_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr [6]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_6_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_5_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr [5]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_5_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_4_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr [4]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_4_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_3_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr [3]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_3_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_2_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr [2]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_2_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr [1]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_1_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_0_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr [0]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_0_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr_9_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr [9]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [9])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr_9_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr_8_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr [8]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr_8_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr_7_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr [7]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr_7_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr_6_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr [6]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr_6_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr_5_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr [5]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr_5_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr_4_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr [4]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr_4_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr_3_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr [3]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr_3_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr_2_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr [2]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr_2_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr_1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr [1]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr_1_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr_0_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr [0]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr_0_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_8_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [8]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_8_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_7_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [7]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_7_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_6_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [6]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_6_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_5_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [5]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_5_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_4_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [4]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_4_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_3_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [3]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_3_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_2_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [2]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_2_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [1]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_1_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_0_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [0]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_0_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_9_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext [9]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr [9])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_9_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_8_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext [8]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_8_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_7_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext [7]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_7_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_6_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext [6]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_6_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_5_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext [5]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_5_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_4_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext [4]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_4_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_3_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext [3]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_3_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_2_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext [2]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_2_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext [1]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_1_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_0_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext [0]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_0_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_8_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext [8]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_8_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_7_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext [7]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_7_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_6_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext [6]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_6_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_5_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext [5]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_5_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_4_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext [4]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_4_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_3_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext [3]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_3_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_2_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext [2]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_2_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext [1]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_1_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_0_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_0_7 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_0_s0 .INIT=1'b0;
DFFP \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Empty_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rempty_val ),
	.CLK(I_vout0_clk),
	.PRESET(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(O_vout0_fifo_empty)
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Empty_s0 .INIT=1'b1;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Full_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Full )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Full_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Wnum_9_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub [9]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_wr_count [9])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Wnum_9_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Wnum_8_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub [8]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_wr_count [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Wnum_8_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Wnum_7_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub [7]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_wr_count [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Wnum_7_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_10_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0 [10]),
	.CLK(I_vout0_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [10])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_10_s0 .INIT=1'b0;
DFF \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s2  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_23 ),
	.CLK(I_vout0_clk),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s2 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s4  (
	.D(VCC),
	.CLK(I_vout0_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_23 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s4 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s5  (
	.D(VCC),
	.CLK(I_vout0_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_5 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_10 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s5 .INIT=1'b0;
DFFNP \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_0_s1  (
	.D(GND),
	.CLK(I_vout0_clk),
	.PRESET(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_0_s1 .INIT=1'b1;
DFFNP \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [0]),
	.CLK(I_dma_clk),
	.PRESET(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s1 .INIT=1'b1;
DFFNP \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s1  (
	.D(GND),
	.CLK(I_dma_clk),
	.PRESET(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s1 .INIT=1'b1;
DFFNP \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [0]),
	.CLK(I_vout0_clk),
	.PRESET(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s1 .INIT=1'b1;
SDPX9B \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_0_s  (
	.CLKA(I_dma_clk),
	.CEA(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_8 ),
	.RESETA(GND),
	.CLKB(I_vout0_clk),
	.CEB(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n68_3 ),
	.RESETB(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [35:0]}),
	.ADA({\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [8:0], GND, VCC, VCC, VCC, VCC}),
	.ADB({\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f [10:2], GND, GND, GND, GND, GND}),
	.DO({\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [35:32], \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [31:16], \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [15:0]})
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_0_s .READ_MODE=1'b0;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_0_s .BIT_WIDTH_0=36;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_0_s .BIT_WIDTH_1=36;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_0_s .RESET_MODE="ASYNC";
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_0_s .BLK_SEL_0=3'b000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_0_s .BLK_SEL_1=3'b000;
SDPX9B \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_1_s  (
	.CLKA(I_dma_clk),
	.CEA(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_8 ),
	.RESETA(GND),
	.CLKB(I_vout0_clk),
	.CEB(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n68_3 ),
	.RESETB(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [71:36]}),
	.ADA({\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [8:0], GND, VCC, VCC, VCC, VCC}),
	.ADB({\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f [10:2], GND, GND, GND, GND, GND}),
	.DO({\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [71:64], \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [63:48], \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [47:36]})
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_1_s .READ_MODE=1'b0;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_1_s .BIT_WIDTH_0=36;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_1_s .BIT_WIDTH_1=36;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_1_s .RESET_MODE="ASYNC";
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_1_s .BLK_SEL_0=3'b000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_1_s .BLK_SEL_1=3'b000;
SDPX9B \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_2_s  (
	.CLKA(I_dma_clk),
	.CEA(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_8 ),
	.RESETA(GND),
	.CLKB(I_vout0_clk),
	.CEB(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n68_3 ),
	.RESETB(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [107:72]}),
	.ADA({\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [8:0], GND, VCC, VCC, VCC, VCC}),
	.ADB({\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f [10:2], GND, GND, GND, GND, GND}),
	.DO({\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [107:96], \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [95:80], \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [79:72]})
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_2_s .READ_MODE=1'b0;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_2_s .BIT_WIDTH_0=36;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_2_s .BIT_WIDTH_1=36;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_2_s .RESET_MODE="ASYNC";
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_2_s .BLK_SEL_0=3'b000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_2_s .BLK_SEL_1=3'b000;
SDPX9B \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_3_s  (
	.CLKA(I_dma_clk),
	.CEA(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_8 ),
	.RESETA(GND),
	.CLKB(I_vout0_clk),
	.CEB(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n68_3 ),
	.RESETB(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \vfb_ddr3_wrapper_inst/dma0_rd_data_Z [127:108]}),
	.ADA({\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [8:0], GND, VCC, VCC, VCC, VCC}),
	.ADB({\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f [10:2], GND, GND, GND, GND, GND}),
	.DO({\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/DO [35:20], \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata_16 [127:112], \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/Small.wdata [111:108]})
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_3_s .READ_MODE=1'b0;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_3_s .BIT_WIDTH_0=36;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_3_s .BIT_WIDTH_1=36;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_3_s .RESET_MODE="ASYNC";
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_3_s .BLK_SEL_0=3'b000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_3_s .BLK_SEL_1=3'b000;
RAM16S4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s8  (
	.CLK(I_vout0_clk),
	.WRE(VCC),
	.AD({GND, GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_5 }),
	.DI({\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr [3:0]}),
	.DO({\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr [3:0]}));
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s8 .INIT_0=16'h0000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s8 .INIT_1=16'h0000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s8 .INIT_2=16'h0000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s8 .INIT_3=16'h0000;
RAM16S4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s10  (
	.CLK(I_vout0_clk),
	.WRE(VCC),
	.AD({GND, GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_5 }),
	.DI({\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr [7:4]}),
	.DO({\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr [7:4]}));
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s10 .INIT_0=16'h0000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s10 .INIT_1=16'h0000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s10 .INIT_2=16'h0000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s10 .INIT_3=16'h0000;
RAM16S4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s12  (
	.CLK(I_vout0_clk),
	.WRE(VCC),
	.AD({GND, GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_5 }),
	.DI({GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr [9:8]}),
	.DO({\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/DO_0 [3:2], \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr [9:8]}));
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s12 .INIT_0=16'h0000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s12 .INIT_1=16'h0000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s12 .INIT_2=16'h0000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s12 .INIT_3=16'h0000;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_0_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [0]),
	.I3(GND),
	.CIN(VCC),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_0_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_0_s .ALU_MODE=1;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_1_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [1]),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_0_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_1_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_1_s .ALU_MODE=1;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_2_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [2]),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_1_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_2_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_2_s .ALU_MODE=1;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_3_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [3]),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_2_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_3_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_3_s .ALU_MODE=1;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_4_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [4]),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_3_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_4_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_4_s .ALU_MODE=1;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_5_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [5]),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_4_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_5_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_5_s .ALU_MODE=1;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_6_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [6]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [6]),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_5_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_6_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_6_s .ALU_MODE=1;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_7_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [7]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [7]),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_6_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_7_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_7_s .ALU_MODE=1;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_8_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [8]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [8]),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_7_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_8_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_8_s .ALU_MODE=1;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_9_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n759_3 ),
	.I1(GND),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_8_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_9_0_COUT ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub [9])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_9_s .ALU_MODE=1;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n646_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_0_11 ),
	.I3(GND),
	.CIN(GND),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n646_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n646_1_SUM )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n646_s0 .ALU_MODE=3;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n647_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_1_11 ),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n646_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n647_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n647_1_SUM )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n647_s0 .ALU_MODE=3;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n648_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_2_11 ),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n647_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n648_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n648_1_SUM )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n648_s0 .ALU_MODE=3;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n649_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_3_11 ),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n648_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n649_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n649_1_SUM )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n649_s0 .ALU_MODE=3;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n650_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_4_11 ),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n649_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n650_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n650_1_SUM )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n650_s0 .ALU_MODE=3;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n651_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_5_11 ),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n650_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n651_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n651_1_SUM )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n651_s0 .ALU_MODE=3;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n652_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [6]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_6_11 ),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n651_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n652_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n652_1_SUM )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n652_s0 .ALU_MODE=3;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n653_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [7]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_7_11 ),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n652_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n653_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n653_1_SUM )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n653_s0 .ALU_MODE=3;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n654_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [8]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_8_11 ),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n653_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n654_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n654_1_SUM )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n654_s0 .ALU_MODE=3;
LUT1 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s18  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_5 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_23 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s18 .INIT=2'h1;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n288_s0  (
	.I0(I_wr_halt[0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_falling_r ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n288_3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n288_s0 .INIT=4'h4;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n294_s0  (
	.I0(I_rd_halt[0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_falling_r ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n294_3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n294_s0 .INIT=4'h4;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n184_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n184_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n184_s5 .INIT=4'h4;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n183_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n183_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n183_s5 .INIT=4'h4;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n137_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n137_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n137_s5 .INIT=4'h4;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n136_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n136_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n136_s5 .INIT=4'h4;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n111_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [0]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n111_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n111_s4 .INIT=16'h01B0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n90_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [0]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n90_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n90_s4 .INIT=16'h01B0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n112_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [0]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [1]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n112_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n112_s4 .INIT=16'h0071;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n91_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [0]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [1]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n91_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n91_s4 .INIT=16'h0071;
DFFR \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_falling_r_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync3 ),
	.CLK(I_dma_clk),
	.RESET(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync2 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_falling_r )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_falling_r_s0 .INIT=1'b0;
DFFR \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_falling_r_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync3 ),
	.CLK(I_dma_clk),
	.RESET(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync2 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_falling_r )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_falling_r_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr_1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n90_9 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n288_3 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr_1_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr_0_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n91_9 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n288_3 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr_0_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr_1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n111_9 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n294_3 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr_1_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr_0_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n112_9 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n294_3 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr_0_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/dma_wr_baseaddr_24_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n136_11 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/dma_wr_base [24])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/dma_wr_baseaddr_24_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/dma_wr_baseaddr_23_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n137_11 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/dma_wr_base [23])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/dma_wr_baseaddr_23_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/dma_rd_baseaddr_24_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n183_11 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/dma_rd_base [24])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/dma_rd_baseaddr_24_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/dma_rd_baseaddr_23_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n184_11 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/dma_rd_base [23])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/dma_rd_baseaddr_23_s0 .INIT=1'b0;
DFFS \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync0_s1  (
	.D(I_vin0_vs_n),
	.CLK(I_dma_clk),
	.SET(GND),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync0 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync0_s1 .INIT=1'b1;
DFFS \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync3_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync2 ),
	.CLK(I_dma_clk),
	.SET(GND),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync3_s1 .INIT=1'b1;
DFFS \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync2_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync1 ),
	.CLK(I_dma_clk),
	.SET(GND),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync2 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync2_s1 .INIT=1'b1;
DFFS \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync1_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync0 ),
	.CLK(I_dma_clk),
	.SET(GND),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync1 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync1_s1 .INIT=1'b1;
DFFS \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync0_s1  (
	.D(I_vout0_vs_n),
	.CLK(I_dma_clk),
	.SET(GND),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync0 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync0_s1 .INIT=1'b1;
DFFS \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync3_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync2 ),
	.CLK(I_dma_clk),
	.SET(GND),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync3_s1 .INIT=1'b1;
DFFS \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync2_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync1 ),
	.CLK(I_dma_clk),
	.SET(GND),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync2 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync2_s1 .INIT=1'b1;
DFFS \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync1_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync0 ),
	.CLK(I_dma_clk),
	.SET(GND),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync1 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync1_s1 .INIT=1'b1;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_0_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [0]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[0])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_0_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_1_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [1]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[1])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_1_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_2_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [2]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[2])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_2_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_3_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [3]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[3])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_3_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_4_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [4]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[4])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_4_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_5_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [5]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[5])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_5_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_6_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [6]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[6])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_6_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_7_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [7]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[7])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_7_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_8_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [8]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[8])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_8_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_9_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [9]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[9])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_9_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_10_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [10]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[10])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_10_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_11_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [11]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[11])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_11_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_12_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [12]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[12])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_12_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_13_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [13]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[13])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_13_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_14_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [14]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[14])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_14_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_15_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [15]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[15])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_15_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_16_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [16]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[16])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_16_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_17_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [17]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[17])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_17_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_18_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [18]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[18])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_18_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_19_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [19]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[19])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_19_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_20_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [20]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[20])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_20_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_21_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [21]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[21])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_21_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_22_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [22]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[22])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_22_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_23_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [23]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[23])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_23_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_24_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [24]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[24])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_24_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_25_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [25]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[25])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_25_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_26_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [26]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[26])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_26_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_27_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [27]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[27])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_27_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_28_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [28]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[28])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_28_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_29_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [29]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[29])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_29_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_30_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [30]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[30])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_30_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_31_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [31]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[31])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_31_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_32_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [32]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[32])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_32_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_33_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [33]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[33])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_33_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_34_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [34]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[34])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_34_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_35_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [35]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[35])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_35_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_36_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [36]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[36])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_36_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_37_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [37]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[37])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_37_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_38_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [38]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[38])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_38_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_39_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [39]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[39])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_39_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_40_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [40]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[40])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_40_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_41_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [41]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[41])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_41_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_42_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [42]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[42])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_42_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_43_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [43]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[43])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_43_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_44_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [44]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[44])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_44_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_45_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [45]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[45])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_45_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_46_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [46]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[46])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_46_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_47_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [47]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[47])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_47_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_48_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [48]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[48])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_48_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_49_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [49]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[49])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_49_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_50_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [50]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[50])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_50_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_51_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [51]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[51])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_51_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_52_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [52]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[52])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_52_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_53_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [53]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[53])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_53_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_54_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [54]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[54])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_54_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_55_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [55]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[55])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_55_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_56_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [56]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[56])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_56_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_57_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [57]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[57])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_57_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_58_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [58]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[58])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_58_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_59_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [59]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[59])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_59_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_60_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [60]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[60])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_60_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_61_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [61]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[61])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_61_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_62_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [62]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[62])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_62_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_63_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [63]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[63])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_63_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_64_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [64]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[64])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_64_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_65_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [65]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[65])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_65_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_66_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [66]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[66])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_66_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_67_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [67]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[67])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_67_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_68_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [68]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[68])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_68_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_69_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [69]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[69])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_69_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_70_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [70]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[70])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_70_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_71_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [71]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[71])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_71_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_72_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [72]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[72])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_72_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_73_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [73]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[73])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_73_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_74_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [74]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[74])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_74_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_75_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [75]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[75])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_75_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_76_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [76]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[76])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_76_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_77_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [77]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[77])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_77_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_78_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [78]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[78])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_78_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_79_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [79]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[79])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_79_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_80_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [80]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[80])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_80_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_81_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [81]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[81])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_81_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_82_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [82]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[82])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_82_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_83_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [83]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[83])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_83_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_84_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [84]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[84])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_84_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_85_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [85]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[85])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_85_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_86_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [86]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[86])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_86_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_87_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [87]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[87])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_87_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_88_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [88]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[88])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_88_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_89_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [89]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[89])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_89_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_90_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [90]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[90])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_90_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_91_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [91]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[91])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_91_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_92_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [92]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[92])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_92_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_93_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [93]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[93])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_93_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_94_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [94]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[94])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_94_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_95_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [95]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[95])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_95_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_96_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [96]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[96])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_96_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_97_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [97]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[97])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_97_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_98_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [98]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[98])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_98_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_99_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [99]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[99])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_99_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_100_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [100]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[100])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_100_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_101_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [101]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[101])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_101_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_102_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [102]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[102])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_102_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_103_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [103]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[103])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_103_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_104_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [104]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[104])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_104_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_105_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [105]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[105])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_105_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_106_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [106]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[106])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_106_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_107_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [107]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[107])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_107_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_108_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [108]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[108])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_108_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_109_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [109]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[109])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_109_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_110_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [110]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[110])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_110_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_111_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [111]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[111])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_111_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_112_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [112]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[112])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_112_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_113_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [113]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[113])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_113_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_114_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [114]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[114])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_114_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_115_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [115]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[115])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_115_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_116_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [116]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[116])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_116_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_117_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [117]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[117])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_117_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_118_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [118]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[118])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_118_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_119_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [119]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[119])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_119_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_120_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [120]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[120])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_120_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_121_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [121]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[121])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_121_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_122_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [122]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[122])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_122_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_123_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [123]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[123])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_123_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_124_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [124]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[124])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_124_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_125_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [125]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[125])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_125_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_126_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [126]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[126])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_126_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_127_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [127]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[127])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_127_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_end_d_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data_en)
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_end_d_s .INIT=4'h8;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_3_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [3]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [3]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[3])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_3_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_4_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [4]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [4]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[4])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_4_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_5_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [5]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [5]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[5])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_5_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_6_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [6]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [6]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[6])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_6_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_7_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [7]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [7]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[7])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_7_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_8_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [8]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [8]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[8])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_8_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_9_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [9]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [9]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[9])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_9_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_10_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [10]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [10]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[10])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_10_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_11_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [11]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [11]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[11])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_11_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_12_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [12]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [12]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[12])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_12_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_13_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [13]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [13]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[13])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_13_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_14_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [14]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [14]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[14])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_14_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_15_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [15]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [15]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[15])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_15_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_16_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [16]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [16]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[16])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_16_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_17_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [17]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [17]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[17])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_17_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_18_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [18]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [18]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[18])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_18_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_19_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [19]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [19]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[19])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_19_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_20_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [20]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [20]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[20])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_20_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_21_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [21]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [21]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[21])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_21_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_22_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [22]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [22]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[22])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_22_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_23_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [23]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [23]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[23])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_23_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_24_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [24]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [24]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[24])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_24_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_25_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [25]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [25]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[25])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_25_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_26_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [26]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [26]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[26])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_26_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_27_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [27]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [27]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[27])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_27_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_s  (
	.I0(\vfb_ddr3_wrapper_inst/cmd_cnt [2]),
	.I1(O_cmd[0]),
	.I2(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_4 ),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_5 ),
	.F(O_cmd_en)
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_s .INIT=16'hFF40;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_6 ),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_req ),
	.I2(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_7 ),
	.I3(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR )
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1 .INIT=16'hF400;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR_s1  (
	.I0(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I1(I_rst_n),
	.F(O_cmd[0])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR_s1 .INIT=4'h4;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_RDY_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_6 ),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_req ),
	.I2(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_RDY_6 ),
	.I3(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_RDY )
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_RDY_s1 .INIT=16'h1F00;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_app_burst_number_d_5_s  (
	.I0(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_app_burst_number_d_5_4 ),
	.F(O_app_burst_number[0])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_app_burst_number_d_5_s .INIT=8'h7F;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IDLE_s1  (
	.I0(I_init_calib_complete),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/current_state.ST_IDLE ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IDLE )
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IDLE_s1 .INIT=8'h4F;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_s0  (
	.I0(\vfb_ddr3_wrapper_inst/cmd_cnt [1]),
	.I1(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.I2(\vfb_ddr3_wrapper_inst/cmd_cnt [0]),
	.I3(I_cmd_ready),
	.F(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_4 )
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_s0 .INIT=16'h4000;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_s1  (
	.I0(\vfb_ddr3_wrapper_inst/fifo_rd_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/fifo_rd_cnt [1]),
	.I2(O_wr_data_en),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_6 ),
	.F(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_5 )
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_s1 .INIT=16'h1000;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s2  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_req ),
	.I1(\vfb_ddr3_wrapper_inst/current_state.ST_RDY ),
	.I2(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_end ),
	.F(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_6 )
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s2 .INIT=16'h0BBB;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_end ),
	.I1(\vfb_ddr3_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_7 )
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s3 .INIT=4'h4;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_RDY_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/current_state.ST_IDLE ),
	.I1(I_init_calib_complete),
	.I2(\vfb_ddr3_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_end ),
	.F(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_RDY_6 )
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_RDY_s2 .INIT=16'h0777;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_app_burst_number_d_5_s0  (
	.I0(\vfb_ddr3_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/current_state.ST_IDLE ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_app_burst_number_d_5_4 )
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_app_burst_number_d_5_s0 .INIT=8'h10;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_s2  (
	.I0(\vfb_ddr3_wrapper_inst/fifo_rd_cnt [2]),
	.I1(\vfb_ddr3_wrapper_inst/fifo_rd_cnt [3]),
	.I2(\vfb_ddr3_wrapper_inst/fifo_rd_cnt [4]),
	.I3(\vfb_ddr3_wrapper_inst/fifo_rd_cnt [5]),
	.F(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_6 )
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_s2 .INIT=16'h0001;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_127_s0  (
	.I0(I_rd_data[127]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [127])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_127_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_126_s0  (
	.I0(I_rd_data[126]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [126])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_126_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_125_s0  (
	.I0(I_rd_data[125]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [125])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_125_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_124_s0  (
	.I0(I_rd_data[124]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [124])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_124_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_123_s0  (
	.I0(I_rd_data[123]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [123])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_123_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_122_s0  (
	.I0(I_rd_data[122]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [122])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_122_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_121_s0  (
	.I0(I_rd_data[121]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [121])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_121_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_120_s0  (
	.I0(I_rd_data[120]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [120])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_120_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_119_s0  (
	.I0(I_rd_data[119]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [119])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_119_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_118_s0  (
	.I0(I_rd_data[118]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [118])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_118_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_117_s0  (
	.I0(I_rd_data[117]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [117])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_117_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_116_s0  (
	.I0(I_rd_data[116]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [116])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_116_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_115_s0  (
	.I0(I_rd_data[115]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [115])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_115_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_114_s0  (
	.I0(I_rd_data[114]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [114])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_114_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_113_s0  (
	.I0(I_rd_data[113]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [113])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_113_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_112_s0  (
	.I0(I_rd_data[112]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [112])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_112_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_111_s0  (
	.I0(I_rd_data[111]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [111])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_111_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_110_s0  (
	.I0(I_rd_data[110]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [110])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_110_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_109_s0  (
	.I0(I_rd_data[109]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [109])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_109_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_108_s0  (
	.I0(I_rd_data[108]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [108])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_108_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_107_s0  (
	.I0(I_rd_data[107]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [107])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_107_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_106_s0  (
	.I0(I_rd_data[106]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [106])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_106_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_105_s0  (
	.I0(I_rd_data[105]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [105])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_105_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_104_s0  (
	.I0(I_rd_data[104]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [104])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_104_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_103_s0  (
	.I0(I_rd_data[103]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [103])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_103_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_102_s0  (
	.I0(I_rd_data[102]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [102])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_102_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_101_s0  (
	.I0(I_rd_data[101]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [101])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_101_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_100_s0  (
	.I0(I_rd_data[100]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [100])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_100_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_99_s0  (
	.I0(I_rd_data[99]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [99])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_99_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_98_s0  (
	.I0(I_rd_data[98]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [98])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_98_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_97_s0  (
	.I0(I_rd_data[97]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [97])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_97_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_96_s0  (
	.I0(I_rd_data[96]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [96])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_96_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_95_s0  (
	.I0(I_rd_data[95]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [95])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_95_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_94_s0  (
	.I0(I_rd_data[94]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [94])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_94_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_93_s0  (
	.I0(I_rd_data[93]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [93])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_93_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_92_s0  (
	.I0(I_rd_data[92]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [92])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_92_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_91_s0  (
	.I0(I_rd_data[91]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [91])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_91_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_90_s0  (
	.I0(I_rd_data[90]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [90])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_90_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_89_s0  (
	.I0(I_rd_data[89]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [89])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_89_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_88_s0  (
	.I0(I_rd_data[88]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [88])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_88_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_87_s0  (
	.I0(I_rd_data[87]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [87])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_87_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_86_s0  (
	.I0(I_rd_data[86]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [86])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_86_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_85_s0  (
	.I0(I_rd_data[85]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [85])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_85_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_84_s0  (
	.I0(I_rd_data[84]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [84])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_84_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_83_s0  (
	.I0(I_rd_data[83]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [83])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_83_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_82_s0  (
	.I0(I_rd_data[82]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [82])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_82_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_81_s0  (
	.I0(I_rd_data[81]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [81])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_81_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_80_s0  (
	.I0(I_rd_data[80]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [80])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_80_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_79_s0  (
	.I0(I_rd_data[79]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [79])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_79_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_78_s0  (
	.I0(I_rd_data[78]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [78])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_78_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_77_s0  (
	.I0(I_rd_data[77]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [77])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_77_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_76_s0  (
	.I0(I_rd_data[76]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [76])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_76_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_75_s0  (
	.I0(I_rd_data[75]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [75])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_75_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_74_s0  (
	.I0(I_rd_data[74]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [74])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_74_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_73_s0  (
	.I0(I_rd_data[73]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [73])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_73_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_72_s0  (
	.I0(I_rd_data[72]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [72])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_72_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_71_s0  (
	.I0(I_rd_data[71]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [71])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_71_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_70_s0  (
	.I0(I_rd_data[70]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [70])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_70_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_69_s0  (
	.I0(I_rd_data[69]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [69])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_69_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_68_s0  (
	.I0(I_rd_data[68]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [68])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_68_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_67_s0  (
	.I0(I_rd_data[67]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [67])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_67_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_66_s0  (
	.I0(I_rd_data[66]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [66])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_66_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_65_s0  (
	.I0(I_rd_data[65]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [65])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_65_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_64_s0  (
	.I0(I_rd_data[64]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [64])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_64_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_63_s0  (
	.I0(I_rd_data[63]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [63])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_63_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_62_s0  (
	.I0(I_rd_data[62]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [62])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_62_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_61_s0  (
	.I0(I_rd_data[61]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [61])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_61_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_60_s0  (
	.I0(I_rd_data[60]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [60])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_60_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_59_s0  (
	.I0(I_rd_data[59]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [59])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_59_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_58_s0  (
	.I0(I_rd_data[58]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [58])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_58_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_57_s0  (
	.I0(I_rd_data[57]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [57])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_57_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_56_s0  (
	.I0(I_rd_data[56]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [56])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_56_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_55_s0  (
	.I0(I_rd_data[55]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [55])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_55_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_54_s0  (
	.I0(I_rd_data[54]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [54])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_54_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_53_s0  (
	.I0(I_rd_data[53]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [53])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_53_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_52_s0  (
	.I0(I_rd_data[52]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [52])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_52_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_51_s0  (
	.I0(I_rd_data[51]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [51])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_51_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_50_s0  (
	.I0(I_rd_data[50]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [50])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_50_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_49_s0  (
	.I0(I_rd_data[49]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [49])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_49_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_48_s0  (
	.I0(I_rd_data[48]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [48])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_48_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_47_s0  (
	.I0(I_rd_data[47]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [47])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_47_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_46_s0  (
	.I0(I_rd_data[46]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [46])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_46_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_45_s0  (
	.I0(I_rd_data[45]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [45])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_45_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_44_s0  (
	.I0(I_rd_data[44]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [44])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_44_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_43_s0  (
	.I0(I_rd_data[43]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [43])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_43_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_42_s0  (
	.I0(I_rd_data[42]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [42])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_42_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_41_s0  (
	.I0(I_rd_data[41]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [41])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_41_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_40_s0  (
	.I0(I_rd_data[40]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [40])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_40_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_39_s0  (
	.I0(I_rd_data[39]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [39])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_39_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_38_s0  (
	.I0(I_rd_data[38]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [38])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_38_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_37_s0  (
	.I0(I_rd_data[37]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [37])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_37_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_36_s0  (
	.I0(I_rd_data[36]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [36])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_36_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_35_s0  (
	.I0(I_rd_data[35]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [35])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_35_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_34_s0  (
	.I0(I_rd_data[34]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [34])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_34_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_33_s0  (
	.I0(I_rd_data[33]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [33])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_33_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_32_s0  (
	.I0(I_rd_data[32]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [32])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_32_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_31_s0  (
	.I0(I_rd_data[31]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [31])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_31_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_30_s0  (
	.I0(I_rd_data[30]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [30])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_30_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_29_s0  (
	.I0(I_rd_data[29]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [29])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_29_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_28_s0  (
	.I0(I_rd_data[28]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [28])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_28_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_27_s0  (
	.I0(I_rd_data[27]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [27])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_27_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_26_s0  (
	.I0(I_rd_data[26]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [26])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_26_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_25_s0  (
	.I0(I_rd_data[25]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [25])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_25_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_24_s0  (
	.I0(I_rd_data[24]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [24])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_24_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_23_s0  (
	.I0(I_rd_data[23]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [23])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_23_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_22_s0  (
	.I0(I_rd_data[22]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [22])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_22_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_21_s0  (
	.I0(I_rd_data[21]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [21])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_21_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_20_s0  (
	.I0(I_rd_data[20]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [20])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_20_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_19_s0  (
	.I0(I_rd_data[19]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [19])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_19_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_18_s0  (
	.I0(I_rd_data[18]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [18])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_18_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_17_s0  (
	.I0(I_rd_data[17]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [17])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_17_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_16_s0  (
	.I0(I_rd_data[16]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [16])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_16_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_15_s0  (
	.I0(I_rd_data[15]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [15])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_15_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_14_s0  (
	.I0(I_rd_data[14]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [14])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_14_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_13_s0  (
	.I0(I_rd_data[13]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [13])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_13_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_12_s0  (
	.I0(I_rd_data[12]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [12])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_12_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_11_s0  (
	.I0(I_rd_data[11]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [11])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_11_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_10_s0  (
	.I0(I_rd_data[10]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [10])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_10_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_9_s0  (
	.I0(I_rd_data[9]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [9])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_9_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_8_s0  (
	.I0(I_rd_data[8]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [8])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_8_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_7_s0  (
	.I0(I_rd_data[7]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [7])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_7_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_6_s0  (
	.I0(I_rd_data[6]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [6])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_6_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_5_s0  (
	.I0(I_rd_data[5]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [5])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_5_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_4_s0  (
	.I0(I_rd_data[4]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [4])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_4_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_3_s0  (
	.I0(I_rd_data[3]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [3])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_3_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_2_s0  (
	.I0(I_rd_data[2]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [2])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_2_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_1_s0  (
	.I0(I_rd_data[1]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [1])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_1_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_0_s0  (
	.I0(I_rd_data[0]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [0])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_0_s0 .INIT=8'h20;
DFFC \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0  (
	.D(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_RDY ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/current_state.ST_RDY )
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/current_state.ST_OFF0_READ_DDR_s0  (
	.D(O_cmd[0]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR )
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/current_state.ST_OFF0_READ_DDR_s0 .INIT=1'b0;
DFFC \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/current_state.ST_IFF0_WRITE_DDR_s0  (
	.D(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/current_state.ST_IFF0_WRITE_DDR )
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/current_state.ST_IFF0_WRITE_DDR_s0 .INIT=1'b0;
DFFP \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/current_state.ST_IDLE_s0  (
	.D(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IDLE ),
	.CLK(I_dma_clk),
	.PRESET(\vfb_ddr3_wrapper_inst/n14_6 ),
	.Q(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/current_state.ST_IDLE )
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/current_state.ST_IDLE_s0 .INIT=1'b1;
endmodule
