# simple-pipeline-VHDL
Repository contains a simple pipelined circuit that utilizes one 32-bit block RAM to continually provide four 8-bit inputs per cycle, and one 17-bit block RAM to store an output each cycle.
