git clone --depth 1 --no-tags https://github.com/GauravRanjan1/GCD-computation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391171899
git clone --depth 1 --no-tags https://github.com/CleanerNo7/Sun_OSCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392225118
git clone --depth 1 --no-tags https://github.com/duytrangiale/MorseCodeRecognition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392352858
git clone --depth 1 --no-tags https://github.com/changchun-zhou/Sagitta_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391089174
git clone --depth 1 --no-tags https://github.com/a20815579/IC_contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392648341
git clone --depth 1 --no-tags https://github.com/xiaoqiangshijie/oscpu-framework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388353623
git clone --depth 1 --no-tags https://github.com/jzhoujg/hdlbits_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388725121
git clone --depth 1 --no-tags https://github.com/pramod-alamuri/Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389057136
git clone --depth 1 --no-tags https://github.com/Dhanraj98/Dadda-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396445433
git clone --depth 1 --no-tags https://github.com/NullReale/16bit_avalon_cmp_ddr2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386138461
git clone --depth 1 --no-tags https://github.com/nirneeth/nirneeth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391401214
git clone --depth 1 --no-tags https://github.com/mfkiwl/QiXiaShan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394061199
git clone --depth 1 --no-tags https://github.com/DominusSaltus/MusicBox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393976436
git clone --depth 1 --no-tags https://github.com/WonHoYoo/simpleVectorMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395644460
git clone --depth 1 --no-tags https://github.com/SamarpitKarar/GIPEDI_codes_Samarpit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395709421
git clone --depth 1 --no-tags https://github.com/pradhi331/APC-OMS-memory-optimization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396021922
git clone --depth 1 --no-tags https://github.com/HasinduKariyawasam/ADSBusDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396479620
git clone --depth 1 --no-tags https://github.com/Anvesh98/Asynchronous-fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396116023
git clone --depth 1 --no-tags https://github.com/ninarao09/ECEN350.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396108810
git clone --depth 1 --no-tags https://github.com/radii-dev/verilog_tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388685709
git clone --depth 1 --no-tags https://github.com/gms4/hardwareproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387599916
git clone --depth 1 --no-tags https://github.com/ddribin/go-board-vg-hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387674142
git clone --depth 1 --no-tags https://github.com/vulkanbets/fpga_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389462441
git clone --depth 1 --no-tags https://github.com/pin-chen/Single-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392024636
git clone --depth 1 --no-tags https://github.com/varun-rajesh/8BitComputer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390863903
git clone --depth 1 --no-tags https://github.com/a-niane/Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391185305
git clone --depth 1 --no-tags https://github.com/MrNextor/I2C-master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393457885
git clone --depth 1 --no-tags https://github.com/shl0mo/Clock-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390019470
git clone --depth 1 --no-tags https://github.com/dngtuankiet/RSA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388631554
git clone --depth 1 --no-tags https://github.com/Thilini-Deshika/ARM-Processor-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387882366
git clone --depth 1 --no-tags https://github.com/Nagasaigoud/Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390366904
git clone --depth 1 --no-tags https://github.com/matthlud/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385684041
git clone --depth 1 --no-tags https://github.com/datdonguyen99/DOAN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385780054
git clone --depth 1 --no-tags https://github.com/thanh-cnguyen/N-bit-ALU-with-zero.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385344210
git clone --depth 1 --no-tags https://github.com/Anvesh98/daddamultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396073284
git clone --depth 1 --no-tags https://github.com/LimKienLiang/CAD-Newbie.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386209242
git clone --depth 1 --no-tags https://github.com/SethuMadhavM/Dadda_16bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386878272
git clone --depth 1 --no-tags https://github.com/RndMnkIII/aliens_io_mapper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387523875
git clone --depth 1 --no-tags https://github.com/siriusBl4ck/Single-Cycle-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387536486
git clone --depth 1 --no-tags https://github.com/Ben1152000/verilog-experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387579094
git clone --depth 1 --no-tags https://github.com/khushia2/RISC-y-Business.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386410466
git clone --depth 1 --no-tags https://github.com/dismastoo/Multiplexer-verilog-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392912392
git clone --depth 1 --no-tags https://github.com/LamprosGrammatikopoulos/Logical-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394978376
git clone --depth 1 --no-tags https://github.com/jainraunak/Synchronous-Counters.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394981595
git clone --depth 1 --no-tags https://github.com/RISHABH-IIT/testing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395006919
git clone --depth 1 --no-tags https://github.com/ayesha-ishaq/ALU-RegisterFile.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395088739
git clone --depth 1 --no-tags https://github.com/ddacot/Asynchronous-Fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387942408
git clone --depth 1 --no-tags https://github.com/imchristina/risky.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389724018
git clone --depth 1 --no-tags https://github.com/jedhelmers/fpga-coursera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389789784
git clone --depth 1 --no-tags https://github.com/JorgeNava/Arq_Comp_P2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390214986
git clone --depth 1 --no-tags https://github.com/JesusAlfred/Practice1-ArithmeticLogicUnit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390567644
git clone --depth 1 --no-tags https://github.com/praneeth-github/nPower-Pipeline-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390627131
git clone --depth 1 --no-tags https://github.com/nishantsaurabh706/6-stage-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389285377
git clone --depth 1 --no-tags https://github.com/saimineesh786/Pentavium_Cipher.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388696513
git clone --depth 1 --no-tags https://github.com/mkmuis/MAS_MULTIPLIER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388809500
git clone --depth 1 --no-tags https://github.com/toodury/ARMprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388707964
git clone --depth 1 --no-tags https://github.com/Tizyee/0723.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388776752
git clone --depth 1 --no-tags https://github.com/SuhailAhamed2000/PISO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389362798
git clone --depth 1 --no-tags https://github.com/Noconfiesenmiscodigos/IOE-Computer-Organization-Architecture-Lab-Code-Solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393025523
git clone --depth 1 --no-tags https://github.com/flockeyrocks/combination-circuits-building-blocks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392843477
git clone --depth 1 --no-tags https://github.com/rsharanesh/PSRV32-Code-Base.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391910148
git clone --depth 1 --no-tags https://github.com/MatheusAlvesAlmeida/Projeto-Infra-HW-2020.2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386090071
git clone --depth 1 --no-tags https://github.com/wxwgit/-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386807655
git clone --depth 1 --no-tags https://github.com/harisk2000/EE2003_CompOrg_RISC_V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385691031
git clone --depth 1 --no-tags https://github.com/utkjainiitk/CS220.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386061273
git clone --depth 1 --no-tags https://github.com/SanchD/connect6-ai.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385251619
git clone --depth 1 --no-tags https://github.com/MorriganR/DE10-Nano-JTAG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388471913
git clone --depth 1 --no-tags https://github.com/hypercurious/fpga-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388519248
git clone --depth 1 --no-tags https://github.com/snyder-verilog/seven-segment-display-driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392851565
git clone --depth 1 --no-tags https://github.com/DenizRumet/Lab_7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392947810
git clone --depth 1 --no-tags https://github.com/flockeyrocks/fsms.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392841947
git clone --depth 1 --no-tags https://github.com/TanmayJoshi1354/SSP_learning_repository.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392725166
git clone --depth 1 --no-tags https://github.com/vonndutched/Binary-Image-Converter-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393470338
git clone --depth 1 --no-tags https://github.com/yehia2000000/Huffman-Decoding-Reciever.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393427518
git clone --depth 1 --no-tags https://github.com/FilippoCheein/FPGA_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393185138
git clone --depth 1 --no-tags https://github.com/Ashutosh-Rao/Digital-Circuits-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394906625
git clone --depth 1 --no-tags https://github.com/three-bee/manav33.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392044281
git clone --depth 1 --no-tags https://github.com/MandarBapat/IITK-CSE-Course-Materials.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392074242
git clone --depth 1 --no-tags https://github.com/alperenkalay98/computer_architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389156147
git clone --depth 1 --no-tags https://github.com/josephjeevan/Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389643648
git clone --depth 1 --no-tags https://github.com/luoshui9/VentingMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392183613
git clone --depth 1 --no-tags https://github.com/Glaciens/Galaga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390978283
git clone --depth 1 --no-tags https://github.com/antonson-j1/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387443807
git clone --depth 1 --no-tags https://github.com/Prajyoth-4657/EE2003_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387494106
git clone --depth 1 --no-tags https://github.com/solitarynew/DigitalCircuitExperiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394252412
git clone --depth 1 --no-tags https://github.com/HieronZhang/trivial_FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390624700
git clone --depth 1 --no-tags https://github.com/venkateshknpl/5-Stage-Pipelined-RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390650820
git clone --depth 1 --no-tags https://github.com/cuixuyang615/16-bits-MIPS-CPU-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390363224
git clone --depth 1 --no-tags https://github.com/Nallinikanth18/Digital_Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389903620
git clone --depth 1 --no-tags https://github.com/SihanGunarathne/Elevator_Controller_Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393273980
git clone --depth 1 --no-tags https://github.com/infini8-13/des-aes-128bit-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394694810
git clone --depth 1 --no-tags https://github.com/atahanakar/Digital-Design-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387330879
git clone --depth 1 --no-tags https://github.com/makhalid1999/Algorithms.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388532827
git clone --depth 1 --no-tags https://github.com/gagandeep25/EE2001-Digital-Systems-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387480504
git clone --depth 1 --no-tags https://github.com/praneeth-github/RISC-V-ALU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390621294
git clone --depth 1 --no-tags https://github.com/Saisri677/USR-USING-GDI-TECH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390629819
git clone --depth 1 --no-tags https://github.com/CJH8668/accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395502250
git clone --depth 1 --no-tags https://github.com/vanishka-tanwar/4bit_magnitude_comparator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395713552
