/* Generated by buildtables.py */

#define op_00 {"BRK", &Core65c02::BRK, &Core65c02::IMP, 7}
#define op_01 {"ORA", &Core65c02::ORA, &Core65c02::IZX, 6}
#define op_02 {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_03 {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_04 {"TSB", &Core65c02::TSB, &Core65c02::ZP0, 5}
#define op_05 {"ORA", &Core65c02::ORA, &Core65c02::ZP0, 3}
#define op_06 {"ASL", &Core65c02::ASL, &Core65c02::ZP0, 5}
#define op_07 {"RMB0", &Core65c02::RMB0, &Core65c02::ZP0, 5}
#define op_08 {"PHP", &Core65c02::PHP, &Core65c02::IMP, 3}
#define op_09 {"ORA", &Core65c02::ORA, &Core65c02::IMM, 2}
#define op_0a {"ASL", &Core65c02::ASL, &Core65c02::IMP, 2}
#define op_0b {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_0c {"TSB", &Core65c02::TSB, &Core65c02::ABS, 6}
#define op_0d {"ORA", &Core65c02::ORA, &Core65c02::ABS, 4}
#define op_0e {"ASL", &Core65c02::ASL, &Core65c02::ABS, 6}
#define op_0f {"BBR0", &Core65c02::BBR0, &Core65c02::ZPREL, 5}
#define op_10 {"BPL", &Core65c02::BPL, &Core65c02::REL, 2}
#define op_11 {"ORA", &Core65c02::ORA, &Core65c02::IZY, 5}
#define op_12 {"ORA", &Core65c02::ORA, &Core65c02::IZ0, 5}
#define op_13 {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_14 {"TRB", &Core65c02::TRB, &Core65c02::ZP0, 5}
#define op_15 {"ORA", &Core65c02::ORA, &Core65c02::ZPX, 4}
#define op_16 {"ASL", &Core65c02::ASL, &Core65c02::ZPX, 6}
#define op_17 {"RMB1", &Core65c02::RMB1, &Core65c02::ZP0, 5}
#define op_18 {"CLC", &Core65c02::CLC, &Core65c02::IMP, 2}
#define op_19 {"ORA", &Core65c02::ORA, &Core65c02::ABY, 4}
#define op_1a {"INC", &Core65c02::INC, &Core65c02::IMP, 2}
#define op_1b {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_1c {"TRB", &Core65c02::TRB, &Core65c02::ABS, 6}
#define op_1d {"ORA", &Core65c02::ORA, &Core65c02::ABX, 4}
#define op_1e {"ASL", &Core65c02::ASL, &Core65c02::ABX, 7}
#define op_1f {"BBR1", &Core65c02::BBR1, &Core65c02::ZPREL, 5}
#define op_20 {"JSR", &Core65c02::JSR, &Core65c02::ABS, 6}
#define op_21 {"AND", &Core65c02::AND, &Core65c02::IZX, 6}
#define op_22 {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_23 {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_24 {"BITS", &Core65c02::BITS, &Core65c02::ZP0, 3}
#define op_25 {"AND", &Core65c02::AND, &Core65c02::ZP0, 3}
#define op_26 {"ROL", &Core65c02::ROL, &Core65c02::ZP0, 5}
#define op_27 {"RMB2", &Core65c02::RMB2, &Core65c02::ZP0, 5}
#define op_28 {"PLP", &Core65c02::PLP, &Core65c02::IMP, 4}
#define op_29 {"AND", &Core65c02::AND, &Core65c02::IMM, 2}
#define op_2a {"ROL", &Core65c02::ROL, &Core65c02::IMP, 2}
#define op_2b {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_2c {"BITS", &Core65c02::BITS, &Core65c02::ABS, 4}
#define op_2d {"AND", &Core65c02::AND, &Core65c02::ABS, 4}
#define op_2e {"ROL", &Core65c02::ROL, &Core65c02::ABS, 6}
#define op_2f {"BBR2", &Core65c02::BBR2, &Core65c02::ZPREL, 5}
#define op_30 {"BMI", &Core65c02::BMI, &Core65c02::REL, 2}
#define op_31 {"AND", &Core65c02::AND, &Core65c02::IZY, 5}
#define op_32 {"AND", &Core65c02::AND, &Core65c02::IZ0, 5}
#define op_33 {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_34 {"BITS", &Core65c02::BITS, &Core65c02::ZPX, 4}
#define op_35 {"AND", &Core65c02::AND, &Core65c02::ZPX, 4}
#define op_36 {"ROL", &Core65c02::ROL, &Core65c02::ZPX, 6}
#define op_37 {"RMB3", &Core65c02::RMB3, &Core65c02::ZP0, 5}
#define op_38 {"SEC", &Core65c02::SEC, &Core65c02::IMP, 2}
#define op_39 {"AND", &Core65c02::AND, &Core65c02::ABY, 4}
#define op_3a {"DEC", &Core65c02::DEC, &Core65c02::IMP, 2}
#define op_3b {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_3c {"BITS", &Core65c02::BITS, &Core65c02::ABX, 4}
#define op_3d {"AND", &Core65c02::AND, &Core65c02::ABX, 4}
#define op_3e {"ROL", &Core65c02::ROL, &Core65c02::ABX, 7}
#define op_3f {"BBR3", &Core65c02::BBR3, &Core65c02::ZPREL, 5}
#define op_40 {"RTI", &Core65c02::RTI, &Core65c02::IMP, 6}
#define op_41 {"EOR", &Core65c02::EOR, &Core65c02::IZX, 6}
#define op_42 {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_43 {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_44 {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_45 {"EOR", &Core65c02::EOR, &Core65c02::ZP0, 3}
#define op_46 {"LSR", &Core65c02::LSR, &Core65c02::ZP0, 5}
#define op_47 {"RMB4", &Core65c02::RMB4, &Core65c02::ZP0, 5}
#define op_48 {"PHA", &Core65c02::PHA, &Core65c02::IMP, 3}
#define op_49 {"EOR", &Core65c02::EOR, &Core65c02::IMM, 2}
#define op_4a {"LSR", &Core65c02::LSR, &Core65c02::IMP, 2}
#define op_4b {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_4c {"JMP", &Core65c02::JMP, &Core65c02::ABS, 3}
#define op_4d {"EOR", &Core65c02::EOR, &Core65c02::ABS, 4}
#define op_4e {"LSR", &Core65c02::LSR, &Core65c02::ABS, 6}
#define op_4f {"BBR4", &Core65c02::BBR4, &Core65c02::ZPREL, 5}
#define op_50 {"BVC", &Core65c02::BVC, &Core65c02::REL, 2}
#define op_51 {"EOR", &Core65c02::EOR, &Core65c02::IZY, 5}
#define op_52 {"EOR", &Core65c02::EOR, &Core65c02::IZ0, 5}
#define op_53 {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_54 {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_55 {"EOR", &Core65c02::EOR, &Core65c02::ZPX, 4}
#define op_56 {"LSR", &Core65c02::LSR, &Core65c02::ZPX, 6}
#define op_57 {"RMB5", &Core65c02::RMB5, &Core65c02::ZP0, 5}
#define op_58 {"CLI", &Core65c02::CLI, &Core65c02::IMP, 2}
#define op_59 {"EOR", &Core65c02::EOR, &Core65c02::ABY, 4}
#define op_5a {"PHY", &Core65c02::PHY, &Core65c02::IMP, 3}
#define op_5b {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_5c {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_5d {"EOR", &Core65c02::EOR, &Core65c02::ABX, 4}
#define op_5e {"LSR", &Core65c02::LSR, &Core65c02::ABX, 7}
#define op_5f {"BBR5", &Core65c02::BBR5, &Core65c02::ZPREL, 5}
#define op_60 {"RTS", &Core65c02::RTS, &Core65c02::IMP, 6}
#define op_61 {"ADC", &Core65c02::ADC, &Core65c02::IZX, 6}
#define op_62 {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_63 {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_64 {"STZ", &Core65c02::STZ, &Core65c02::ZP0, 3}
#define op_65 {"ADC", &Core65c02::ADC, &Core65c02::ZP0, 3}
#define op_66 {"ROR", &Core65c02::ROR, &Core65c02::ZP0, 5}
#define op_67 {"RMB6", &Core65c02::RMB6, &Core65c02::ZP0, 5}
#define op_68 {"PLA", &Core65c02::PLA, &Core65c02::IMP, 4}
#define op_69 {"ADC", &Core65c02::ADC, &Core65c02::IMM, 2}
#define op_6a {"ROR", &Core65c02::ROR, &Core65c02::IMP, 2}
#define op_6b {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_6c {"JMP", &Core65c02::JMP, &Core65c02::IND, 5}
#define op_6d {"ADC", &Core65c02::ADC, &Core65c02::ABS, 4}
#define op_6e {"ROR", &Core65c02::ROR, &Core65c02::ABS, 6}
#define op_6f {"BBR6", &Core65c02::BBR6, &Core65c02::ZPREL, 5}
#define op_70 {"BVS", &Core65c02::BVS, &Core65c02::REL, 2}
#define op_71 {"ADC", &Core65c02::ADC, &Core65c02::IZY, 5}
#define op_72 {"ADC", &Core65c02::ADC, &Core65c02::IZ0, 5}
#define op_73 {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_74 {"STZ", &Core65c02::STZ, &Core65c02::ZPX, 4}
#define op_75 {"ADC", &Core65c02::ADC, &Core65c02::ZPX, 4}
#define op_76 {"ROR", &Core65c02::ROR, &Core65c02::ZPX, 6}
#define op_77 {"RMB7", &Core65c02::RMB7, &Core65c02::ZP0, 5}
#define op_78 {"SEI", &Core65c02::SEI, &Core65c02::IMP, 2}
#define op_79 {"ADC", &Core65c02::ADC, &Core65c02::ABY, 4}
#define op_7a {"PLY", &Core65c02::PLY, &Core65c02::IMP, 4}
#define op_7b {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_7c {"JMP", &Core65c02::JMP, &Core65c02::AINX, 6}
#define op_7d {"ADC", &Core65c02::ADC, &Core65c02::ABX, 4}
#define op_7e {"ROR", &Core65c02::ROR, &Core65c02::ABX, 7}
#define op_7f {"BBR7", &Core65c02::BBR7, &Core65c02::ZPREL, 5}
#define op_80 {"BRA", &Core65c02::BRA, &Core65c02::REL, 3}
#define op_81 {"STA", &Core65c02::STA, &Core65c02::IZX, 6}
#define op_82 {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_83 {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_84 {"STY", &Core65c02::STY, &Core65c02::ZP0, 3}
#define op_85 {"STA", &Core65c02::STA, &Core65c02::ZP0, 3}
#define op_86 {"STX", &Core65c02::STX, &Core65c02::ZP0, 3}
#define op_87 {"SMB0", &Core65c02::SMB0, &Core65c02::ZP0, 5}
#define op_88 {"DEY", &Core65c02::DEY, &Core65c02::IMP, 2}
#define op_89 {"BITS", &Core65c02::BITS, &Core65c02::IMM, 2}
#define op_8a {"TXA", &Core65c02::TXA, &Core65c02::IMP, 2}
#define op_8b {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_8c {"STY", &Core65c02::STY, &Core65c02::ABS, 4}
#define op_8d {"STA", &Core65c02::STA, &Core65c02::ABS, 4}
#define op_8e {"STX", &Core65c02::STX, &Core65c02::ABS, 4}
#define op_8f {"BBS0", &Core65c02::BBS0, &Core65c02::ZPREL, 5}
#define op_90 {"BCC", &Core65c02::BCC, &Core65c02::REL, 2}
#define op_91 {"STA", &Core65c02::STA, &Core65c02::IZY, 6}
#define op_92 {"STA", &Core65c02::STA, &Core65c02::IZ0, 5}
#define op_93 {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_94 {"STY", &Core65c02::STY, &Core65c02::ZPX, 4}
#define op_95 {"STA", &Core65c02::STA, &Core65c02::ZPX, 4}
#define op_96 {"STX", &Core65c02::STX, &Core65c02::ZPY, 4}
#define op_97 {"SMB1", &Core65c02::SMB1, &Core65c02::ZP0, 5}
#define op_98 {"TYA", &Core65c02::TYA, &Core65c02::IMP, 2}
#define op_99 {"STA", &Core65c02::STA, &Core65c02::ABY, 5}
#define op_9a {"TXS", &Core65c02::TXS, &Core65c02::IMP, 2}
#define op_9b {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_9c {"STZ", &Core65c02::STZ, &Core65c02::ABS, 4}
#define op_9d {"STA", &Core65c02::STA, &Core65c02::ABX, 5}
#define op_9e {"STZ", &Core65c02::STZ, &Core65c02::ABX, 5}
#define op_9f {"BBS1", &Core65c02::BBS1, &Core65c02::ZPREL, 5}
#define op_a0 {"LDY", &Core65c02::LDY, &Core65c02::IMM, 2}
#define op_a1 {"LDA", &Core65c02::LDA, &Core65c02::IZX, 6}
#define op_a2 {"LDX", &Core65c02::LDX, &Core65c02::IMM, 2}
#define op_a3 {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_a4 {"LDY", &Core65c02::LDY, &Core65c02::ZP0, 3}
#define op_a5 {"LDA", &Core65c02::LDA, &Core65c02::ZP0, 3}
#define op_a6 {"LDX", &Core65c02::LDX, &Core65c02::ZP0, 3}
#define op_a7 {"SMB2", &Core65c02::SMB2, &Core65c02::ZP0, 5}
#define op_a8 {"TAY", &Core65c02::TAY, &Core65c02::IMP, 2}
#define op_a9 {"LDA", &Core65c02::LDA, &Core65c02::IMM, 2}
#define op_aa {"TAX", &Core65c02::TAX, &Core65c02::IMP, 2}
#define op_ab {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_ac {"LDY", &Core65c02::LDY, &Core65c02::ABS, 4}
#define op_ad {"LDA", &Core65c02::LDA, &Core65c02::ABS, 4}
#define op_ae {"LDX", &Core65c02::LDX, &Core65c02::ABS, 4}
#define op_af {"BBS2", &Core65c02::BBS2, &Core65c02::ZPREL, 5}
#define op_b0 {"BCS", &Core65c02::BCS, &Core65c02::REL, 2}
#define op_b1 {"LDA", &Core65c02::LDA, &Core65c02::IZY, 5}
#define op_b2 {"LDA", &Core65c02::LDA, &Core65c02::IZ0, 5}
#define op_b3 {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_b4 {"LDY", &Core65c02::LDY, &Core65c02::ZPX, 4}
#define op_b5 {"LDA", &Core65c02::LDA, &Core65c02::ZPX, 4}
#define op_b6 {"LDX", &Core65c02::LDX, &Core65c02::ZPY, 4}
#define op_b7 {"SMB3", &Core65c02::SMB3, &Core65c02::ZP0, 5}
#define op_b8 {"CLV", &Core65c02::CLV, &Core65c02::IMP, 2}
#define op_b9 {"LDA", &Core65c02::LDA, &Core65c02::ABY, 4}
#define op_ba {"TSX", &Core65c02::TSX, &Core65c02::IMP, 2}
#define op_bb {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_bc {"LDY", &Core65c02::LDY, &Core65c02::ABX, 4}
#define op_bd {"LDA", &Core65c02::LDA, &Core65c02::ABX, 4}
#define op_be {"LDX", &Core65c02::LDX, &Core65c02::ABY, 4}
#define op_bf {"BBS3", &Core65c02::BBS3, &Core65c02::ZPREL, 5}
#define op_c0 {"CPY", &Core65c02::CPY, &Core65c02::IMM, 2}
#define op_c1 {"CMP", &Core65c02::CMP, &Core65c02::IZX, 6}
#define op_c2 {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_c3 {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_c4 {"CPY", &Core65c02::CPY, &Core65c02::ZP0, 3}
#define op_c5 {"CMP", &Core65c02::CMP, &Core65c02::ZP0, 3}
#define op_c6 {"DEC", &Core65c02::DEC, &Core65c02::ZP0, 5}
#define op_c7 {"SMB4", &Core65c02::SMB4, &Core65c02::ZP0, 5}
#define op_c8 {"INY", &Core65c02::INY, &Core65c02::IMP, 2}
#define op_c9 {"CMP", &Core65c02::CMP, &Core65c02::IMM, 2}
#define op_ca {"DEX", &Core65c02::DEX, &Core65c02::IMP, 2}
#define op_cb {"WAI", &Core65c02::WAI, &Core65c02::IMP, 3}
#define op_cc {"CPY", &Core65c02::CPY, &Core65c02::ABS, 4}
#define op_cd {"CMP", &Core65c02::CMP, &Core65c02::ABS, 4}
#define op_ce {"DEC", &Core65c02::DEC, &Core65c02::ABS, 6}
#define op_cf {"BBS4", &Core65c02::BBS4, &Core65c02::ZPREL, 5}
#define op_d0 {"BNE", &Core65c02::BNE, &Core65c02::REL, 2}
#define op_d1 {"CMP", &Core65c02::CMP, &Core65c02::IZY, 5}
#define op_d2 {"CMP", &Core65c02::CMP, &Core65c02::IZ0, 5}
#define op_d3 {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_d4 {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_d5 {"CMP", &Core65c02::CMP, &Core65c02::ZPX, 4}
#define op_d6 {"DEC", &Core65c02::DEC, &Core65c02::ZPX, 6}
#define op_d7 {"SMB5", &Core65c02::SMB5, &Core65c02::ZP0, 5}
#define op_d8 {"CLD", &Core65c02::CLD, &Core65c02::IMP, 2}
#define op_d9 {"CMP", &Core65c02::CMP, &Core65c02::ABY, 4}
#define op_da {"PHX", &Core65c02::PHX, &Core65c02::IMP, 3}
#define op_db {"DBG", &Core65c02::DBG, &Core65c02::IMP, 1}
#define op_dc {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_dd {"CMP", &Core65c02::CMP, &Core65c02::ABX, 4}
#define op_de {"DEC", &Core65c02::DEC, &Core65c02::ABX, 7}
#define op_df {"BBS5", &Core65c02::BBS5, &Core65c02::ZPREL, 5}
#define op_e0 {"CPX", &Core65c02::CPX, &Core65c02::IMM, 2}
#define op_e1 {"SBC", &Core65c02::SBC, &Core65c02::IZX, 6}
#define op_e2 {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_e3 {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_e4 {"CPX", &Core65c02::CPX, &Core65c02::ZP0, 3}
#define op_e5 {"SBC", &Core65c02::SBC, &Core65c02::ZP0, 3}
#define op_e6 {"INC", &Core65c02::INC, &Core65c02::ZP0, 5}
#define op_e7 {"SMB6", &Core65c02::SMB6, &Core65c02::ZP0, 5}
#define op_e8 {"INX", &Core65c02::INX, &Core65c02::IMP, 2}
#define op_e9 {"SBC", &Core65c02::SBC, &Core65c02::IMM, 2}
#define op_ea {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_eb {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_ec {"CPX", &Core65c02::CPX, &Core65c02::ABS, 4}
#define op_ed {"SBC", &Core65c02::SBC, &Core65c02::ABS, 4}
#define op_ee {"INC", &Core65c02::INC, &Core65c02::ABS, 6}
#define op_ef {"BBS6", &Core65c02::BBS6, &Core65c02::ZPREL, 5}
#define op_f0 {"BEQ", &Core65c02::BEQ, &Core65c02::REL, 2}
#define op_f1 {"SBC", &Core65c02::SBC, &Core65c02::IZY, 5}
#define op_f2 {"SBC", &Core65c02::SBC, &Core65c02::IZ0, 5}
#define op_f3 {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_f4 {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_f5 {"SBC", &Core65c02::SBC, &Core65c02::ZPX, 4}
#define op_f6 {"INC", &Core65c02::INC, &Core65c02::ZPX, 6}
#define op_f7 {"SMB7", &Core65c02::SMB7, &Core65c02::ZP0, 5}
#define op_f8 {"SED", &Core65c02::SED, &Core65c02::IMP, 2}
#define op_f9 {"SBC", &Core65c02::SBC, &Core65c02::ABY, 4}
#define op_fa {"PLX", &Core65c02::PLX, &Core65c02::IMP, 4}
#define op_fb {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_fc {"NOP", &Core65c02::NOP, &Core65c02::IMP, 2}
#define op_fd {"SBC", &Core65c02::SBC, &Core65c02::ABX, 4}
#define op_fe {"INC", &Core65c02::INC, &Core65c02::ABX, 7}
#define op_ff {"BBS7", &Core65c02::BBS7, &Core65c02::ZPREL, 5}
