# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project my
# Compile of ADD_A.vhd was successful.
# Compile of ADD_B.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of alucontrol.vhd was successful.
# Compile of and2.vhd was successful.
# Compile of cpucontrol.vhd was successful.
# Compile of dmem.vhd was successful.
# Compile of EXMEM.vhd was successful.
# Compile of forward.vhd was successful.
# Compile of harzard.vhd was successful.
# Compile of IDEX.vhd was successful.
# Compile of IFID.vhd was successful.
# Compile of imem.vhd was successful.
# Compile of MEMWB.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of mux5.vhd was successful.
# Compile of MUX32_3A.vhd was successful.
# Compile of MUX32_3B.vhd was successful.
# Compile of MUX32_A.vhd was successful.
# Compile of MUX32_B.vhd was successful.
# Compile of MUX32_C.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of pipelinedcpu1.vhd was successful.
# Compile of piplelinedcpu1_tb.vhd was successful.
# Compile of registers.vhd was successful.
# Compile of ShiftLeft.vhd was successful.
# Compile of signextend.vhd was successful.
# 27 compiles, 0 failed with no errors.
vsim work.plcpu_tb
# vsim work.plcpu_tb 
# Start time: 14:48:31 on Nov 17,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.plcpu_tb(tb)#1
# Loading ieee.numeric_std(body)
# Loading work.pipelinedcpu1(arch)#1
# Loading work.add_a(behavioral)#1
add wave -position insertpoint sim:/plcpu_tb/*
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /plcpu_tb/UUT/U17
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /plcpu_tb/UUT/U8
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /plcpu_tb/UUT/U8
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /plcpu_tb/UUT/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /plcpu_tb/UUT/U17
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /plcpu_tb/UUT/U8
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /plcpu_tb/UUT/U8
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 3  Instance: /plcpu_tb/UUT/U17
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 300 ns  Iteration: 2  Instance: /plcpu_tb/UUT/U8
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 300 ns  Iteration: 2  Instance: /plcpu_tb/UUT/U8
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 320 ns  Iteration: 4  Instance: /plcpu_tb/UUT/U17
# End time: 14:48:48 on Nov 17,2019, Elapsed time: 0:00:17
# Errors: 0, Warnings: 11
