#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Aug  3 12:51:38 2023
# Process ID: 648063
# Current directory: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado
# Command line: vivado servant_1.2.1.xpr
# Log file: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/vivado.log
# Journal file: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/vivado.jou
# Running On: binhkieudo, OS: Linux, CPU Frequency: 3300.000 MHz, CPU Physical cores: 10, Host memory: 134739 MB
#-----------------------------------------------------------
start_gui
open_project servant_1.2.1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 7411.078 ; gain = 307.051 ; free physical = 110759 ; free virtual = 122482
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-12490] The selected simulation model for 'ila_0' IP changed to 'rtl' from '', the simulation run directory will be deleted.
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/questasim/linux_x86_64'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/modelsim.ini' copied to run dir:'/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/questa'
INFO: [SIM-utils-80] Simulation library compiled with '7.4.0' version ('/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa)
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/questa'
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 12:52:06 on Aug 03,2023
vlog -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.gen/sources_1/ip/ila_0/sim/ila_0.v ../../../../servant_1.2.1.gen/sources_1/ip/vio_0/sim/vio_0.v ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v ../../../../servant_1.2.1.srcs/sources_1/new/debug_dtm.v ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v ../../../../servant_1.2.1.srcs/sources_1/new/spi_master.v 
-- Compiling module ila_0
-- Compiling module vio_0
-- Compiling module debug_dm
-- Compiling module debug_dtm
-- Compiling module flash_controller
-- Compiling module serv_alu
-- Compiling module serv_bufreg
-- Compiling module serv_bufreg2
-- Compiling module serv_csr
-- Compiling module serv_ctrl
-- Compiling module serv_decode
-- Compiling module serv_immdec
-- Compiling module serv_mem_if
-- Compiling module serv_rf_if
-- Compiling module serv_rf_ram
-- Compiling module serv_rf_ram_if
-- Compiling module serv_rf_top
-- Compiling module serv_state
-- Compiling module serv_top
-- Compiling module servant
-- Compiling module servant_arbiter
-- Compiling module servant_gpio
-- Compiling module servant_mux
-- Compiling module servant_ram
-- Compiling module servant_timer
-- Compiling module spi_master

Top level modules:
	servant
End time: 12:52:06 on Aug 03,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 12:52:06 on Aug 03,2023
vlog -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
-- Compiling module tb

Top level modules:
	tb
End time: 12:52:06 on Aug 03,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 12:52:06 on Aug 03,2023
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 12:52:06 on Aug 03,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '0' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/questa'
QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 12:52:07 on Aug 03,2023
vopt "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 

Top level modules:
	tb
	glbl

Analyzing design...
-- Loading module tb
-- Loading module glbl
-- Loading module servant
** Error (suppressible): ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv(43): (vopt-2247) The implicit port connection (.*) did not find a matching port, net, variable or interface instance for port 'wb_rstn'.
-- Loading module servant_arbiter
-- Loading module servant_mux
-- Loading module servant_ram
-- Loading module servant_timer
-- Loading module servant_gpio
-- Loading module serv_rf_top
-- Loading module serv_top
-- Loading module serv_state
-- Loading module serv_decode
-- Loading module serv_immdec
-- Loading module serv_bufreg
-- Loading module serv_bufreg2
-- Loading module serv_ctrl
-- Loading module serv_alu
-- Loading module serv_rf_if
-- Loading module serv_mem_if
-- Loading module serv_csr
-- Loading module serv_rf_ram_if
-- Loading module serv_rf_ram
-- Loading module flash_controller
-- Loading module spi_master
-- Loading module debug_dtm
-- Loading module vio_0
-- Loading module ila_0
-- Loading module debug_dm
Optimization failed
End time: 12:52:07 on Aug 03,2023, Elapsed time: 0:00:00
Errors: 1, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '0' seconds
ERROR: [USF-Questa-70] 'elaborate' step failed with error(s) while executing '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/questa/elaborate.sh' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top servant [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/utils_1/imports/synth_1/servix.dcp with file /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 20
[Thu Aug  3 12:52:34 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/questasim/linux_x86_64'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/modelsim.ini' copied to run dir:'/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/questa'
INFO: [SIM-utils-80] Simulation library compiled with '7.4.0' version ('/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa)
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/questa'
** Warning: (vlib-34) Library already exists at "questa_lib/work".
Errors: 0, Warnings: 1
** Warning: (vlib-34) Library already exists at "questa_lib/msim".
Errors: 0, Warnings: 1
** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
Errors: 0, Warnings: 1
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 12:54:27 on Aug 03,2023
vlog -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.gen/sources_1/ip/ila_0/sim/ila_0.v ../../../../servant_1.2.1.gen/sources_1/ip/vio_0/sim/vio_0.v ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v ../../../../servant_1.2.1.srcs/sources_1/new/debug_dtm.v ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v ../../../../servant_1.2.1.srcs/sources_1/new/spi_master.v 
-- Skipping module ila_0
-- Skipping module vio_0
-- Skipping module debug_dm
-- Skipping module debug_dtm
-- Skipping module flash_controller
-- Skipping module serv_alu
-- Skipping module serv_bufreg
-- Skipping module serv_bufreg2
-- Skipping module serv_csr
-- Skipping module serv_ctrl
-- Skipping module serv_decode
-- Skipping module serv_immdec
-- Skipping module serv_mem_if
-- Skipping module serv_rf_if
-- Skipping module serv_rf_ram
-- Skipping module serv_rf_ram_if
-- Skipping module serv_rf_top
-- Skipping module serv_state
-- Skipping module serv_top
-- Skipping module servant
-- Skipping module servant_arbiter
-- Skipping module servant_gpio
-- Skipping module servant_mux
-- Skipping module servant_ram
-- Skipping module servant_timer
-- Skipping module spi_master

Top level modules:
	servant
End time: 12:54:27 on Aug 03,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 12:54:27 on Aug 03,2023
vlog -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
-- Skipping module tb

Top level modules:
	tb
End time: 12:54:27 on Aug 03,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 12:54:27 on Aug 03,2023
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 12:54:27 on Aug 03,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '1' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/questa'
QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 12:54:27 on Aug 03,2023
vopt "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 

Top level modules:
	tb
	glbl

Analyzing design...
-- Loading module tb
-- Loading module glbl
-- Loading module servant
** Error (suppressible): ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv(43): (vopt-2247) The implicit port connection (.*) did not find a matching port, net, variable or interface instance for port 'wb_rstn'.
-- Loading module servant_arbiter
-- Loading module servant_mux
-- Loading module servant_ram
-- Loading module servant_timer
-- Loading module servant_gpio
-- Loading module serv_rf_top
-- Loading module serv_top
-- Loading module serv_state
-- Loading module serv_decode
-- Loading module serv_immdec
-- Loading module serv_bufreg
-- Loading module serv_bufreg2
-- Loading module serv_ctrl
-- Loading module serv_alu
-- Loading module serv_rf_if
-- Loading module serv_mem_if
-- Loading module serv_csr
-- Loading module serv_rf_ram_if
-- Loading module serv_rf_ram
-- Loading module flash_controller
-- Loading module spi_master
-- Loading module debug_dtm
-- Loading module vio_0
-- Loading module ila_0
-- Loading module debug_dm
Optimization failed
End time: 12:54:27 on Aug 03,2023, Elapsed time: 0:00:00
Errors: 1, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '0' seconds
ERROR: [USF-Questa-70] 'elaborate' step failed with error(s) while executing '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/questa/elaborate.sh' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/questasim/linux_x86_64'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/modelsim.ini' copied to run dir:'/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/questa'
INFO: [SIM-utils-80] Simulation library compiled with '7.4.0' version ('/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa)
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/questa'
** Warning: (vlib-34) Library already exists at "questa_lib/work".
Errors: 0, Warnings: 1
** Warning: (vlib-34) Library already exists at "questa_lib/msim".
Errors: 0, Warnings: 1
** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
Errors: 0, Warnings: 1
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 12:56:08 on Aug 03,2023
vlog -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.gen/sources_1/ip/ila_0/sim/ila_0.v ../../../../servant_1.2.1.gen/sources_1/ip/vio_0/sim/vio_0.v ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v ../../../../servant_1.2.1.srcs/sources_1/new/debug_dtm.v ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v ../../../../servant_1.2.1.srcs/sources_1/new/spi_master.v 
-- Skipping module ila_0
-- Skipping module vio_0
-- Skipping module debug_dm
-- Skipping module debug_dtm
-- Skipping module flash_controller
-- Skipping module serv_alu
-- Skipping module serv_bufreg
-- Skipping module serv_bufreg2
-- Skipping module serv_csr
-- Skipping module serv_ctrl
-- Skipping module serv_decode
-- Skipping module serv_immdec
-- Skipping module serv_mem_if
-- Skipping module serv_rf_if
-- Skipping module serv_rf_ram
-- Skipping module serv_rf_ram_if
-- Skipping module serv_rf_top
-- Skipping module serv_state
-- Skipping module serv_top
-- Skipping module servant
-- Skipping module servant_arbiter
-- Skipping module servant_gpio
-- Skipping module servant_mux
-- Skipping module servant_ram
-- Skipping module servant_timer
-- Skipping module spi_master

Top level modules:
	servant
End time: 12:56:09 on Aug 03,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 12:56:09 on Aug 03,2023
vlog -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
-- Compiling module tb

Top level modules:
	tb
End time: 12:56:09 on Aug 03,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 12:56:09 on Aug 03,2023
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 12:56:09 on Aug 03,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '1' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/questa'
QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 12:56:09 on Aug 03,2023
vopt "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 

Top level modules:
	tb
	glbl

Analyzing design...
-- Loading module tb
-- Loading module glbl
-- Loading module servant
-- Loading module servant_arbiter
-- Loading module servant_mux
-- Loading module servant_ram
-- Loading module servant_timer
-- Loading module servant_gpio
-- Loading module serv_rf_top
-- Loading module serv_top
-- Loading module serv_state
-- Loading module serv_decode
-- Loading module serv_immdec
-- Loading module serv_bufreg
-- Loading module serv_bufreg2
-- Loading module serv_ctrl
-- Loading module serv_alu
-- Loading module serv_rf_if
-- Loading module serv_mem_if
-- Loading module serv_csr
-- Loading module serv_rf_ram_if
-- Loading module serv_rf_ram
-- Loading module flash_controller
-- Loading module spi_master
-- Loading module debug_dtm
-- Loading module vio_0
-- Loading module ila_0
-- Loading module debug_dm
Optimizing 28 design-units (inlining 0/28 module instances):
-- Optimizing module debug_dm(fast)
-- Optimizing module serv_decode(fast)
-- Optimizing module debug_dtm(fast)
-- Optimizing module serv_top(fast)
** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(224): (vopt-2685) [TFMPC] - Too few port connections for 'decode'.  Expected 57, found 56.
** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(224): (vopt-2718) [TFMPC] - Missing connection for port 'o_ext_funct3'.
-- Optimizing module flash_controller(fast)
-- Optimizing module serv_state(fast)
-- Optimizing module serv_rf_ram_if(fast)
-- Optimizing module serv_immdec(fast)
-- Optimizing module serv_csr(fast)
-- Optimizing module servant(fast)
-- Optimizing module spi_master(fast)
-- Optimizing module serv_rf_if(fast)
-- Optimizing module serv_ctrl(fast)
-- Optimizing module servant_ram(fast)
-- Optimizing module serv_rf_top(fast)
-- Optimizing module servant_mux(fast)
-- Optimizing module servant_arbiter(fast)
-- Optimizing module serv_mem_if(fast)
-- Optimizing module serv_alu(fast)
-- Optimizing module serv_bufreg2(fast)
-- Optimizing module vio_0(fast)
-- Optimizing module serv_bufreg(fast)
-- Optimizing module ila_0(fast)
-- Optimizing module serv_rf_ram(fast)
-- Optimizing module glbl(fast)
-- Optimizing module servant_timer(fast)
-- Optimizing module tb(fast)
-- Optimizing module servant_gpio(fast)
Optimized design name is tb_opt
End time: 12:56:10 on Aug 03,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 2
INFO: [USF-Questa-69] 'elaborate' step finished in '1' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/questa'
Program launched (PID=648996)
