<dec f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='558' type='llvm::Register llvm::SIMachineFunctionInfo::addDispatchID(const llvm::SIRegisterInfo &amp; TRI)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='644' u='c' c='_ZL20allocateHSAUserSGPRsRN4llvm7CCStateERNS_16MachineIRBuilderERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1987' u='c' c='_ZNK4llvm16SITargetLowering20allocateHSAUserSGPRsERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='221' ll='226' type='llvm::Register llvm::SIMachineFunctionInfo::addDispatchID(const llvm::SIRegisterInfo &amp; TRI)'/>
