/**
  ******************************************************************************
  * @file  pinctrl-starfive-jh7110.c
  * @author  StarFive Technology
  * @version  V1.0
  * @date  11/30/2021
  * @brief
  ******************************************************************************
  * @copy
  *
  * THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  * TIME. AS A RESULT, STARFIVE SHALL NOT BE HELD LIABLE FOR ANY
  * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  * FROM THE CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  *
  * <h2><center>&copy; COPYRIGHT 20120 Shanghai StarFive Technology Co., Ltd. </center></h2>
  */

#include <linux/err.h>
#include <linux/init.h>
#include <linux/of.h>
#include <linux/gpio/driver.h>
#include <linux/interrupt.h>
#include <linux/io.h>
#include <linux/of_device.h>
#include <linux/of_irq.h>
#include <linux/of_platform.h>
#include <linux/pinctrl/pinctrl.h>
#include <linux/pinctrl/pinmux.h>
#include <linux/pinctrl/pinconf.h>
#include <linux/pinctrl/pinconf-generic.h>
#include <linux/platform_device.h>
#include <linux/regmap.h>
#include <linux/slab.h>

#include "../core.h"
#include "../pinconf.h"
#include "../pinmux.h"
#include "pinctrl-starfive.h"

/***************sys_iomux***************/
#define SYS_GPO_DOEN_CFG_BASE_REG 				0x0
#define SYS_GPO_DOEN_CFG_END_REG 				0x3c

#define SYS_GPO_DOUT_CFG_BASE_REG 				0x40
#define SYS_GPO_DOUT_CFG_END_REG 				0x7c

#define SYS_GPI_DIN_CFG_BASE_REG				0x80
#define SYS_GPI_DIN_CFG_END_REG					0xd8

/*sys_iomux PIN 0-74 ioconfig reg*/
#define SYS_GPO_PDA_0_74_CFG_BASE_REG 				0x120 
#define SYS_GPO_PDA_0_74_CFG_END_REG 				0x248 

/*sys_iomux PIN 75-88 gamc1 no ioconfig reg*/

/*sys_iomux PIN 89-94 ioconfig reg*/
#define SYS_GPO_PDA_89_94_CFG_BASE_REG 				0x284 
#define SYS_GPO_PDA_89_94_CFG_END_REG				0x298

//sys_iomux GPIO CTRL
#define GPIO_EN							0xdc
#define GPIO_IS_LOW						0xe0
#define GPIO_IS_HIGH						0xe4
#define GPIO_IC_LOW						0xe8
#define GPIO_IC_HIGH						0xec
#define GPIO_IBE_LOW						0xf0
#define GPIO_IBE_HIGH						0xf4
#define GPIO_IEV_LOW						0xf8
#define GPIO_IEV_HIGH						0xfc
#define GPIO_IE_LOW						0x100
#define GPIO_IE_HIGH						0x104
//read only
#define GPIO_RIS_LOW						0x108
#define GPIO_RIS_HIGH						0x10c
#define GPIO_MIS_LOW						0x110
#define GPIO_MIS_HIGH						0x114
#define GPIO_DIN_LOW						0x118
#define GPIO_DIN_HIGH						0x11c

#define GPIO_DOEN_X_REG						0x0
#define GPIO_DOUT_X_REG						0x40

#define GPIO_INPUT_ENABLE_X_REG					0x120

#define MAX_GPIO	 					64
/***************sys_iomux***************/

/***************aon_iomux***************/
#define AON_GPO_DOEN_CFG_BASE_REG 				0x0
#define AON_GPO_DOUT_CFG_BASE_REG 				0x4
#define AON_GPI_DIN_CFG_BASE_REG				0x8

//aon_iomux GPIO CTRL
#define AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_3_ADDR			(0xcU)
#define AON_GPIOEN_0_REG_SHIFT					0x0U
#define AON_GPIOEN_0_REG_MASK					0x1U
#define AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_4_ADDR			(0x10U)
#define AON_GPIOIS_0_REG_SHIFT					0x0U
#define AON_GPIOIS_0_REG_MASK					0xFU
#define AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_5_ADDR			(0x14U)
#define AON_GPIOIC_0_REG_SHIFT					0x0U
#define AON_GPIOIC_0_REG_MASK					0xFU
#define AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_6_ADDR			(0x18U)
#define AON_GPIOIBE_0_REG_SHIFT					0x0U
#define AON_GPIOIBE_0_REG_MASK					0xFU
#define AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_7_ADDR			(0x1cU)
#define AON_GPIOIEV_0_REG_SHIFT					0x0U
#define AON_GPIOIEV_0_REG_MASK					0xFU
#define AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_8_ADDR			(0x20U)
#define AON_GPIOIE_0_REG_SHIFT					0x0U
#define AON_GPIOIE_0_REG_MASK					0xFU
#define AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_9_ADDR			(0x24U)
#define AON_GPIORIS_0_REG_SHIFT					0x0U
#define AON_GPIORIS_0_REG_MASK					0xFU
#define AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_10_ADDR 		(0x28U)
#define AON_GPIOMIS_0_REG_SHIFT					0x0U
#define AON_GPIOMIS_0_REG_MASK					0xFU
#define AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_11_ADDR 		(0x2cU)
#define AON_GPIO_IN_SYNC2_0_REG_SHIFT				0x0U
#define AON_GPIO_IN_SYNC2_0_REG_MASK				0xFU


/* aon_iomux PIN ioconfig reg*/
#define AON_IOMUX_CFG__SAIF__SYSCFG_48_ADDR			(0x30U)
#define PADCFG_PAD_TESTEN_POS_WIDTH				0x1U
#define PADCFG_PAD_TESTEN_POS_SHIFT				0x0U
#define PADCFG_PAD_TESTEN_POS_MASK				0x1U
#define AON_IOMUX_CFG__SAIF__SYSCFG_52_ADDR			(0x34U)
#define PADCFG_PAD_RGPIO0_IE_WIDTH				0x1U
#define PADCFG_PAD_RGPIO0_IE_SHIFT				0x0U
#define PADCFG_PAD_RGPIO0_IE_MASK				0x1U
#define PADCFG_PAD_RGPIO0_DS_WIDTH				0x2U
#define PADCFG_PAD_RGPIO0_DS_SHIFT				0x1U
#define PADCFG_PAD_RGPIO0_DS_MASK				0x6U
#define PADCFG_PAD_RGPIO0_PU_WIDTH				0x1U
#define PADCFG_PAD_RGPIO0_PU_SHIFT				0x3U
#define PADCFG_PAD_RGPIO0_PU_MASK				0x8U
#define PADCFG_PAD_RGPIO0_PD_WIDTH				0x1U
#define PADCFG_PAD_RGPIO0_PD_SHIFT				0x4U
#define PADCFG_PAD_RGPIO0_PD_MASK				0x10U
#define PADCFG_PAD_RGPIO0_SLEW_WIDTH				0x1U
#define PADCFG_PAD_RGPIO0_SLEW_SHIFT				0x5U
#define PADCFG_PAD_RGPIO0_SLEW_MASK				0x20U
#define PADCFG_PAD_RGPIO0_SMT_WIDTH				0x1U
#define PADCFG_PAD_RGPIO0_SMT_SHIFT				0x6U
#define PADCFG_PAD_RGPIO0_SMT_MASK				0x40U
#define PADCFG_PAD_RGPIO0_POS_WIDTH				0x1U
#define PADCFG_PAD_RGPIO0_POS_SHIFT				0x7U
#define PADCFG_PAD_RGPIO0_POS_MASK				0x80U
#define AON_IOMUX_CFG__SAIF__SYSCFG_56_ADDR			(0x38U)
#define PADCFG_PAD_RGPIO1_IE_WIDTH				0x1U
#define PADCFG_PAD_RGPIO1_IE_SHIFT				0x0U
#define PADCFG_PAD_RGPIO1_IE_MASK				0x1U
#define PADCFG_PAD_RGPIO1_DS_WIDTH				0x2U
#define PADCFG_PAD_RGPIO1_DS_SHIFT				0x1U
#define PADCFG_PAD_RGPIO1_DS_MASK				0x6U
#define PADCFG_PAD_RGPIO1_PU_WIDTH				0x1U
#define PADCFG_PAD_RGPIO1_PU_SHIFT				0x3U
#define PADCFG_PAD_RGPIO1_PU_MASK				0x8U
#define PADCFG_PAD_RGPIO1_PD_WIDTH				0x1U
#define PADCFG_PAD_RGPIO1_PD_SHIFT				0x4U
#define PADCFG_PAD_RGPIO1_PD_MASK				0x10U
#define PADCFG_PAD_RGPIO1_SLEW_WIDTH				0x1U
#define PADCFG_PAD_RGPIO1_SLEW_SHIFT				0x5U
#define PADCFG_PAD_RGPIO1_SLEW_MASK				0x20U
#define PADCFG_PAD_RGPIO1_SMT_WIDTH				0x1U
#define PADCFG_PAD_RGPIO1_SMT_SHIFT				0x6U
#define PADCFG_PAD_RGPIO1_SMT_MASK				0x40U
#define PADCFG_PAD_RGPIO1_POS_WIDTH				0x1U
#define PADCFG_PAD_RGPIO1_POS_SHIFT				0x7U
#define PADCFG_PAD_RGPIO1_POS_MASK				0x80U
#define AON_IOMUX_CFG__SAIF__SYSCFG_60_ADDR			(0x3cU)
#define PADCFG_PAD_RGPIO2_IE_WIDTH				0x1U
#define PADCFG_PAD_RGPIO2_IE_SHIFT				0x0U
#define PADCFG_PAD_RGPIO2_IE_MASK				0x1U
#define PADCFG_PAD_RGPIO2_DS_WIDTH				0x2U
#define PADCFG_PAD_RGPIO2_DS_SHIFT				0x1U
#define PADCFG_PAD_RGPIO2_DS_MASK				0x6U
#define PADCFG_PAD_RGPIO2_PU_WIDTH				0x1U
#define PADCFG_PAD_RGPIO2_PU_SHIFT				0x3U
#define PADCFG_PAD_RGPIO2_PU_MASK				0x8U
#define PADCFG_PAD_RGPIO2_PD_WIDTH				0x1U
#define PADCFG_PAD_RGPIO2_PD_SHIFT				0x4U
#define PADCFG_PAD_RGPIO2_PD_MASK				0x10U
#define PADCFG_PAD_RGPIO2_SLEW_WIDTH				0x1U
#define PADCFG_PAD_RGPIO2_SLEW_SHIFT				0x5U
#define PADCFG_PAD_RGPIO2_SLEW_MASK				0x20U
#define PADCFG_PAD_RGPIO2_SMT_WIDTH				0x1U
#define PADCFG_PAD_RGPIO2_SMT_SHIFT				0x6U
#define PADCFG_PAD_RGPIO2_SMT_MASK				0x40U
#define PADCFG_PAD_RGPIO2_POS_WIDTH				0x1U
#define PADCFG_PAD_RGPIO2_POS_SHIFT				0x7U
#define PADCFG_PAD_RGPIO2_POS_MASK				0x80U
#define AON_IOMUX_CFG__SAIF__SYSCFG_64_ADDR			(0x40U)
#define PADCFG_PAD_RGPIO3_IE_WIDTH				0x1U
#define PADCFG_PAD_RGPIO3_IE_SHIFT				0x0U
#define PADCFG_PAD_RGPIO3_IE_MASK				0x1U
#define PADCFG_PAD_RGPIO3_DS_WIDTH				0x2U
#define PADCFG_PAD_RGPIO3_DS_SHIFT				0x1U
#define PADCFG_PAD_RGPIO3_DS_MASK				0x6U
#define PADCFG_PAD_RGPIO3_PU_WIDTH				0x1U
#define PADCFG_PAD_RGPIO3_PU_SHIFT				0x3U
#define PADCFG_PAD_RGPIO3_PU_MASK				0x8U
#define PADCFG_PAD_RGPIO3_PD_WIDTH				0x1U
#define PADCFG_PAD_RGPIO3_PD_SHIFT				0x4U
#define PADCFG_PAD_RGPIO3_PD_MASK				0x10U
#define PADCFG_PAD_RGPIO3_SLEW_WIDTH				0x1U
#define PADCFG_PAD_RGPIO3_SLEW_SHIFT				0x5U
#define PADCFG_PAD_RGPIO3_SLEW_MASK				0x20U
#define PADCFG_PAD_RGPIO3_SMT_WIDTH				0x1U
#define PADCFG_PAD_RGPIO3_SMT_SHIFT				0x6U
#define PADCFG_PAD_RGPIO3_SMT_MASK				0x40U
#define PADCFG_PAD_RGPIO3_POS_WIDTH				0x1U
#define PADCFG_PAD_RGPIO3_POS_SHIFT				0x7U
#define PADCFG_PAD_RGPIO3_POS_MASK				0x80U
#define AON_IOMUX_CFG__SAIF__SYSCFG_68_ADDR			(0x44U)
#define PADCFG_PAD_RSTN_SMT_WIDTH				0x1U
#define PADCFG_PAD_RSTN_SMT_SHIFT				0x0U
#define PADCFG_PAD_RSTN_SMT_MASK				0x1U
#define PADCFG_PAD_RSTN_POS_WIDTH				0x1U
#define PADCFG_PAD_RSTN_POS_SHIFT				0x1U
#define PADCFG_PAD_RSTN_POS_MASK				0x2U
#define AON_IOMUX_CFG__SAIF__SYSCFG_72_ADDR			(0x48U)
#define AON_IOMUX_CFG__SAIF__SYSCFG_76_ADDR			(0x4cU)
#define PADCFG_PAD_RTC_DS_WIDTH					0x2U
#define PADCFG_PAD_RTC_DS_SHIFT					0x0U
#define PADCFG_PAD_RTC_DS_MASK					0x3U
#define AON_IOMUX_CFG__SAIF__SYSCFG_80_ADDR			(0x50U)
#define AON_IOMUX_CFG__SAIF__SYSCFG_84_ADDR			(0x54U)
#define PADCFG_PAD_OSC_DS_WIDTH					0x2U
#define PADCFG_PAD_OSC_DS_SHIFT					0x0U
#define PADCFG_PAD_OSC_DS_MASK					0x3U

/*aon_iomux PIN 0-5 ioconfig reg*/
#define AON_GPO_PDA_0_5_CFG_BASE_REG	AON_IOMUX_CFG__SAIF__SYSCFG_48_ADDR
#define AON_GPO_PDA_0_5_CFG_END_REG	AON_IOMUX_CFG__SAIF__SYSCFG_68_ADDR
#define AON_GPO_PDA_RTC_CFG_REG		AON_IOMUX_CFG__SAIF__SYSCFG_76_ADDR
/***************aon_iomux***************/

#define PADCFG_PAD_GMAC_SYSCON_WIDTH				0x2U
#define PADCFG_PAD_GMAC_SYSCON_SHIFT				0x0U
#define PADCFG_PAD_GMAC_SYSCON_MASK				0x3U

#define GPO_PDA_CFG_OFFSET					0x4U

/*one dword include 4 gpios*/
#define GPIO_NUM_SHIFT						2	
/*8 bits for each gpio*/
#define GPIO_BYTE_SHIFT						3
/*gpio index in dword */
#define GPIO_INDEX_MASK						0x3	
#define GPIO_VAL_MASK						0x7f	

enum starfive_jh7110_sys_pads {
	PAD_GPIO0	= 0,
	PAD_GPIO1	= 1,
	PAD_GPIO2	= 2,
	PAD_GPIO3	= 3,
	PAD_GPIO4	= 4,
	PAD_GPIO5	= 5,
	PAD_GPIO6	= 6,
	PAD_GPIO7	= 7,
	PAD_GPIO8	= 8,
	PAD_GPIO9	= 9,
	PAD_GPIO10	= 10,
	PAD_GPIO11	= 11,
	PAD_GPIO12	= 12,
	PAD_GPIO13	= 13,
	PAD_GPIO14	= 14,
	PAD_GPIO15	= 15,
	PAD_GPIO16	= 16,
	PAD_GPIO17	= 17,
	PAD_GPIO18	= 18,
	PAD_GPIO19	= 19,
	PAD_GPIO20	= 20,
	PAD_GPIO21	= 21,
	PAD_GPIO22	= 22,
	PAD_GPIO23	= 23,
	PAD_GPIO24	= 24,
	PAD_GPIO25	= 25,
	PAD_GPIO26	= 26,
	PAD_GPIO27	= 27,
	PAD_GPIO28	= 28,
	PAD_GPIO29	= 29,
	PAD_GPIO30	= 30,
	PAD_GPIO31	= 31,
	PAD_GPIO32	= 32,
	PAD_GPIO33	= 33,
	PAD_GPIO34	= 34,
	PAD_GPIO35	= 35,
	PAD_GPIO36	= 36,
	PAD_GPIO37	= 37,
	PAD_GPIO38	= 38,
	PAD_GPIO39	= 39,
	PAD_GPIO40	= 40,
	PAD_GPIO41	= 41,
	PAD_GPIO42	= 42,
	PAD_GPIO43	= 43,
	PAD_GPIO44	= 44,
	PAD_GPIO45	= 45,
	PAD_GPIO46	= 46,
	PAD_GPIO47	= 47,
	PAD_GPIO48	= 48,
	PAD_GPIO49	= 49,
	PAD_GPIO50	= 50,
	PAD_GPIO51	= 51,
	PAD_GPIO52	= 52,
	PAD_GPIO53	= 53,
	PAD_GPIO54	= 54,
	PAD_GPIO55	= 55,
	PAD_GPIO56	= 56,
	PAD_GPIO57	= 57,
	PAD_GPIO58	= 58,
	PAD_GPIO59	= 59,
	PAD_GPIO60	= 60,
	PAD_GPIO61	= 61,
	PAD_GPIO62	= 62,
	PAD_GPIO63	= 63,
	PAD_SD0_CLK	= 64,
	PAD_SD0_CMD	= 65,
	PAD_SD0_DATA0	= 66,
	PAD_SD0_DATA1	= 67,
	PAD_SD0_DATA2	= 68,
	PAD_SD0_DATA3	= 69,
	PAD_SD0_DATA4	= 70,
	PAD_SD0_DATA5	= 71,
	PAD_SD0_DATA6	= 72,
	PAD_SD0_DATA7	= 73,
	PAD_SD0_STRB	= 74,
	PAD_GMAC1_MDC	= 75,
	PAD_GMAC1_MDIO	= 76,
	PAD_GMAC1_RXD0	= 77,
	PAD_GMAC1_RXD1	= 78,
	PAD_GMAC1_RXD2	= 79,
	PAD_GMAC1_RXD3	= 80,
	PAD_GMAC1_RXDV	= 81,
	PAD_GMAC1_RXC	= 82,
	PAD_GMAC1_TXD0	= 83,
	PAD_GMAC1_TXD1	= 84,
	PAD_GMAC1_TXD2	= 85,
	PAD_GMAC1_TXD3	= 86,
	PAD_GMAC1_TXEN	= 87,
	PAD_GMAC1_TXC	= 88,
	PAD_QSPI_SCLK	= 89,
	PAD_QSPI_CSn0	= 90,
	PAD_QSPI_DATA0	= 91,
	PAD_QSPI_DATA1	= 92,
	PAD_QSPI_DATA2	= 93,
	PAD_QSPI_DATA3	= 94,
};


/* Pad names for the pinmux subsystem */
static const struct pinctrl_pin_desc starfive_jh7110_sys_pinctrl_pads[]= {
	STARFIVE_PINCTRL_PIN(PAD_GPIO0),
	STARFIVE_PINCTRL_PIN(PAD_GPIO1),
	STARFIVE_PINCTRL_PIN(PAD_GPIO2),
	STARFIVE_PINCTRL_PIN(PAD_GPIO3),
	STARFIVE_PINCTRL_PIN(PAD_GPIO4),
	STARFIVE_PINCTRL_PIN(PAD_GPIO5),
	STARFIVE_PINCTRL_PIN(PAD_GPIO6),
	STARFIVE_PINCTRL_PIN(PAD_GPIO7),
	STARFIVE_PINCTRL_PIN(PAD_GPIO8),
	STARFIVE_PINCTRL_PIN(PAD_GPIO9),
	STARFIVE_PINCTRL_PIN(PAD_GPIO10),
	STARFIVE_PINCTRL_PIN(PAD_GPIO11),
	STARFIVE_PINCTRL_PIN(PAD_GPIO12),
	STARFIVE_PINCTRL_PIN(PAD_GPIO13),
	STARFIVE_PINCTRL_PIN(PAD_GPIO14),
	STARFIVE_PINCTRL_PIN(PAD_GPIO15),
	STARFIVE_PINCTRL_PIN(PAD_GPIO16),
	STARFIVE_PINCTRL_PIN(PAD_GPIO17),
	STARFIVE_PINCTRL_PIN(PAD_GPIO18),
	STARFIVE_PINCTRL_PIN(PAD_GPIO19),
	STARFIVE_PINCTRL_PIN(PAD_GPIO20),
	STARFIVE_PINCTRL_PIN(PAD_GPIO21),
	STARFIVE_PINCTRL_PIN(PAD_GPIO22),
	STARFIVE_PINCTRL_PIN(PAD_GPIO23),
	STARFIVE_PINCTRL_PIN(PAD_GPIO24),
	STARFIVE_PINCTRL_PIN(PAD_GPIO25),
	STARFIVE_PINCTRL_PIN(PAD_GPIO26),
	STARFIVE_PINCTRL_PIN(PAD_GPIO27),
	STARFIVE_PINCTRL_PIN(PAD_GPIO28),
	STARFIVE_PINCTRL_PIN(PAD_GPIO29),
	STARFIVE_PINCTRL_PIN(PAD_GPIO30),
	STARFIVE_PINCTRL_PIN(PAD_GPIO31),
	STARFIVE_PINCTRL_PIN(PAD_GPIO32),
	STARFIVE_PINCTRL_PIN(PAD_GPIO33),
	STARFIVE_PINCTRL_PIN(PAD_GPIO34),
	STARFIVE_PINCTRL_PIN(PAD_GPIO35),
	STARFIVE_PINCTRL_PIN(PAD_GPIO36),
	STARFIVE_PINCTRL_PIN(PAD_GPIO37),
	STARFIVE_PINCTRL_PIN(PAD_GPIO38),
	STARFIVE_PINCTRL_PIN(PAD_GPIO39),
	STARFIVE_PINCTRL_PIN(PAD_GPIO40),
	STARFIVE_PINCTRL_PIN(PAD_GPIO41),
	STARFIVE_PINCTRL_PIN(PAD_GPIO42),
	STARFIVE_PINCTRL_PIN(PAD_GPIO43),
	STARFIVE_PINCTRL_PIN(PAD_GPIO44),
	STARFIVE_PINCTRL_PIN(PAD_GPIO45),
	STARFIVE_PINCTRL_PIN(PAD_GPIO46),
	STARFIVE_PINCTRL_PIN(PAD_GPIO47),
	STARFIVE_PINCTRL_PIN(PAD_GPIO48),
	STARFIVE_PINCTRL_PIN(PAD_GPIO49),
	STARFIVE_PINCTRL_PIN(PAD_GPIO50),
	STARFIVE_PINCTRL_PIN(PAD_GPIO51),
	STARFIVE_PINCTRL_PIN(PAD_GPIO52),
	STARFIVE_PINCTRL_PIN(PAD_GPIO53),
	STARFIVE_PINCTRL_PIN(PAD_GPIO54),
	STARFIVE_PINCTRL_PIN(PAD_GPIO55),
	STARFIVE_PINCTRL_PIN(PAD_GPIO56),
	STARFIVE_PINCTRL_PIN(PAD_GPIO57),
	STARFIVE_PINCTRL_PIN(PAD_GPIO58),
	STARFIVE_PINCTRL_PIN(PAD_GPIO59),
	STARFIVE_PINCTRL_PIN(PAD_GPIO60),
	STARFIVE_PINCTRL_PIN(PAD_GPIO61),
	STARFIVE_PINCTRL_PIN(PAD_GPIO62),
	STARFIVE_PINCTRL_PIN(PAD_GPIO63),
	STARFIVE_PINCTRL_PIN(PAD_SD0_CLK),
	STARFIVE_PINCTRL_PIN(PAD_SD0_CMD),
	STARFIVE_PINCTRL_PIN(PAD_SD0_DATA0),
	STARFIVE_PINCTRL_PIN(PAD_SD0_DATA1),
	STARFIVE_PINCTRL_PIN(PAD_SD0_DATA2),
	STARFIVE_PINCTRL_PIN(PAD_SD0_DATA3),
	STARFIVE_PINCTRL_PIN(PAD_SD0_DATA4),
	STARFIVE_PINCTRL_PIN(PAD_SD0_DATA5),
	STARFIVE_PINCTRL_PIN(PAD_SD0_DATA6),
	STARFIVE_PINCTRL_PIN(PAD_SD0_DATA7),
	STARFIVE_PINCTRL_PIN(PAD_SD0_STRB),
	STARFIVE_PINCTRL_PIN(PAD_GMAC1_MDC),
	STARFIVE_PINCTRL_PIN(PAD_GMAC1_MDIO),
	STARFIVE_PINCTRL_PIN(PAD_GMAC1_RXD0),
	STARFIVE_PINCTRL_PIN(PAD_GMAC1_RXD1),
	STARFIVE_PINCTRL_PIN(PAD_GMAC1_RXD2),
	STARFIVE_PINCTRL_PIN(PAD_GMAC1_RXD3),
	STARFIVE_PINCTRL_PIN(PAD_GMAC1_RXDV),
	STARFIVE_PINCTRL_PIN(PAD_GMAC1_RXC),
	STARFIVE_PINCTRL_PIN(PAD_GMAC1_TXD0),
	STARFIVE_PINCTRL_PIN(PAD_GMAC1_TXD1),
	STARFIVE_PINCTRL_PIN(PAD_GMAC1_TXD2),
	STARFIVE_PINCTRL_PIN(PAD_GMAC1_TXD3),
	STARFIVE_PINCTRL_PIN(PAD_GMAC1_TXEN),
	STARFIVE_PINCTRL_PIN(PAD_GMAC1_TXC),
	STARFIVE_PINCTRL_PIN(PAD_QSPI_SCLK),
	STARFIVE_PINCTRL_PIN(PAD_QSPI_CSn0),
	STARFIVE_PINCTRL_PIN(PAD_QSPI_DATA0),
	STARFIVE_PINCTRL_PIN(PAD_QSPI_DATA1),
	STARFIVE_PINCTRL_PIN(PAD_QSPI_DATA2),
	STARFIVE_PINCTRL_PIN(PAD_QSPI_DATA3),
};

enum starfive_jh7110_aon_pads {
	PAD_TESTEN	= 0,
	PAD_RGPIO0	= 1,
	PAD_RGPIO1	= 2,
	PAD_RGPIO2	= 3,
	PAD_RGPIO3	= 4,
	PAD_RSTN	= 5,
	PAD_GMAC0_MDC	= 6,
	PAD_GMAC0_MDIO	= 7,
	PAD_GMAC0_RXD0	= 8,
	PAD_GMAC0_RXD1	= 9,
	PAD_GMAC0_RXD2	= 10,
	PAD_GMAC0_RXD3	= 11,
	PAD_GMAC0_RXDV	= 12,
	PAD_GMAC0_RXC	= 13,
	PAD_GMAC0_TXD0	= 14,
	PAD_GMAC0_TXD1	= 15,
	PAD_GMAC0_TXD2	= 16,
	PAD_GMAC0_TXD3	= 17,
	PAD_GMAC0_TXEN	= 18,
	PAD_GMAC0_TXC	= 19,
};

static const struct pinctrl_pin_desc starfive_jh7110_aon_pinctrl_pads[]= {
	STARFIVE_PINCTRL_PIN(PAD_TESTEN),
	STARFIVE_PINCTRL_PIN(PAD_RGPIO0),
	STARFIVE_PINCTRL_PIN(PAD_RGPIO1),
	STARFIVE_PINCTRL_PIN(PAD_RGPIO2),
	STARFIVE_PINCTRL_PIN(PAD_RGPIO3),
	STARFIVE_PINCTRL_PIN(PAD_RSTN),
	STARFIVE_PINCTRL_PIN(PAD_GMAC0_MDC),
	STARFIVE_PINCTRL_PIN(PAD_GMAC0_MDIO),
	STARFIVE_PINCTRL_PIN(PAD_GMAC0_RXD0),
	STARFIVE_PINCTRL_PIN(PAD_GMAC0_RXD1),
	STARFIVE_PINCTRL_PIN(PAD_GMAC0_RXD2),
	STARFIVE_PINCTRL_PIN(PAD_GMAC0_RXD3),
	STARFIVE_PINCTRL_PIN(PAD_GMAC0_RXDV),
	STARFIVE_PINCTRL_PIN(PAD_GMAC0_RXC),
	STARFIVE_PINCTRL_PIN(PAD_GMAC0_TXD0),
	STARFIVE_PINCTRL_PIN(PAD_GMAC0_TXD1),
	STARFIVE_PINCTRL_PIN(PAD_GMAC0_TXD2),
	STARFIVE_PINCTRL_PIN(PAD_GMAC0_TXD3),
	STARFIVE_PINCTRL_PIN(PAD_GMAC0_TXEN),
	STARFIVE_PINCTRL_PIN(PAD_GMAC0_TXC),
};

static void pinctrl_write_reg(volatile void __iomem *addr, u32 mask, u32 val)
{
	u32 value;

	value= readl_relaxed(addr);
	value &= ~mask;
	value |= (val & mask);
	writel_relaxed(value,addr);
}

uint32_t pinctrl_get_reg(volatile void __iomem *addr,u32 shift,u32 mask)
{
	u32 tmp;
	tmp= readl_relaxed(addr);
	tmp= (tmp & mask) >> shift;
	return tmp;
}

void pinctrl_set_reg(volatile void __iomem *addr,u32 data,u32 shift,u32 mask)
{
	u32 tmp;

	tmp= readl_relaxed(addr);
	tmp &= ~mask;
	tmp |= (data<<shift) & mask;
	writel_relaxed(tmp,addr);
}

static int starfive_jh7110_sys_direction_input(struct gpio_chip *gc,
							unsigned offset)
{
	struct starfive_pinctrl *chip = gpiochip_get_data(gc);
	unsigned long flags;
	unsigned int v;

	if (offset >= gc->ngpio)
		return -EINVAL;
	
	raw_spin_lock_irqsave(&chip->lock, flags);
	v= readl_relaxed(chip->padctl_base + GPIO_DOEN_X_REG + (offset & ~0x3));
	v &= ~(0x3f << ((offset & 0x3) * 8));
	v |= 1 << ((offset & 0x3) * 8);
	writel_relaxed(v, chip->padctl_base + GPIO_DOEN_X_REG + (offset & ~0x3));
	raw_spin_unlock_irqrestore(&chip->lock, flags);

	return 0;
}

static int starfive_jh7110_sys_direction_output(struct gpio_chip *gc, 
							unsigned offset,
							int value)
{
	struct starfive_pinctrl *chip = gpiochip_get_data(gc);
	unsigned long flags;
	unsigned int v;

	if (offset >= gc->ngpio)
		return -EINVAL;
	
	raw_spin_lock_irqsave(&chip->lock, flags);
	v= readl_relaxed(chip->padctl_base + GPIO_DOEN_X_REG + (offset & ~0x3));
	v &= ~(0x3f << ((offset & 0x3) * 8));
	writel_relaxed(v, chip->padctl_base + GPIO_DOEN_X_REG + (offset & ~0x3));

	v= readl_relaxed(chip->padctl_base + GPIO_DOUT_X_REG + (offset & ~0x3));
	v &= ~(0x7f << ((offset & 0x3) * 8));
	v |= value << ((offset & 0x3) * 8);
	writel_relaxed(v, chip->padctl_base + GPIO_DOUT_X_REG + (offset & ~0x3));
	raw_spin_unlock_irqrestore(&chip->lock, flags);

	return 0;
}

static int starfive_jh7110_sys_get_direction(struct gpio_chip *gc,
							unsigned offset)
{
	struct starfive_pinctrl *chip = gpiochip_get_data(gc);
	unsigned int v;

	if (offset >= gc->ngpio)
		return -EINVAL;

	v= readl_relaxed(chip->padctl_base + GPIO_DOEN_X_REG + (offset & ~0x3));
	return !!(v & (0x3f << ((offset & 0x3) * 8)));
}

static int starfive_jh7110_sys_get_value(struct gpio_chip *gc,
						unsigned offset)
{
	struct starfive_pinctrl *chip = gpiochip_get_data(gc);
	int value;

	if (offset >= gc->ngpio)
		return -EINVAL;

	if(offset < 32){
		value= readl_relaxed(chip->padctl_base + GPIO_DIN_LOW);
		return (value >> offset) & 0x1;
	} else {
		value= readl_relaxed(chip->padctl_base + GPIO_DIN_HIGH);
		return (value >> (offset - 32)) & 0x1;
	}
}

static void starfive_jh7110_sys_set_value(struct gpio_chip *gc, 
						unsigned offset,
						int value)
{
	struct starfive_pinctrl *chip = gpiochip_get_data(gc);
	unsigned long flags;
	unsigned int v;

	if (offset >= gc->ngpio)
		return;

	raw_spin_lock_irqsave(&chip->lock, flags);
	v= readl_relaxed(chip->padctl_base + GPIO_DOUT_X_REG + (offset & ~0x3));
	v &= ~(0x7f << ((offset & 0x3) * 8));
	v |= value << ((offset & 0x3) * 8);
	writel_relaxed(v, chip->padctl_base + GPIO_DOUT_X_REG + (offset & ~0x3));
	raw_spin_unlock_irqrestore(&chip->lock, flags);
}

static void starfive_jh7110_sys_set_ie(struct starfive_pinctrl *chip,
						int offset)
{
	unsigned long flags;
	int old_value, new_value;
	int reg_offset, index;

	if(offset < 32) {
		reg_offset= 0;
		index= offset;
	} else {
		reg_offset= 4;
		index= offset - 32;
	}
	raw_spin_lock_irqsave(&chip->lock, flags);
	old_value= readl_relaxed(chip->padctl_base + GPIO_IE_LOW + reg_offset);
	new_value= old_value | ( 1 << index);
	writel_relaxed(new_value, chip->padctl_base + GPIO_IE_LOW + reg_offset);
	raw_spin_unlock_irqrestore(&chip->lock, flags);
}

static int starfive_jh7110_sys_irq_set_type(struct irq_data *d,
							unsigned trigger)
{
	struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
	struct starfive_pinctrl *chip = gpiochip_get_data(gc);
	int offset= irqd_to_hwirq(d);
	unsigned int reg_is, reg_ibe, reg_iev;
	int reg_offset, index;

	if (offset < 0 || offset >= gc->ngpio)
		return -EINVAL;

	if(offset < 32) {
		reg_offset= 0;
		index= offset;
	} else {
		reg_offset= 4;
		index= offset - 32;
	}
	switch(trigger) {
	case IRQ_TYPE_LEVEL_HIGH:
		reg_is= readl_relaxed(chip->padctl_base + GPIO_IS_LOW + reg_offset);
		reg_ibe= readl_relaxed(chip->padctl_base + GPIO_IBE_LOW + reg_offset);
		reg_iev= readl_relaxed(chip->padctl_base + GPIO_IEV_LOW + reg_offset);
		reg_is  &= (~(0x1<< index));
		reg_ibe &= (~(0x1<< index));
		reg_iev |= (~(0x1<< index));
		writel_relaxed(reg_is, chip->padctl_base + GPIO_IS_LOW + reg_offset);
		writel_relaxed(reg_ibe, chip->padctl_base + GPIO_IBE_LOW + reg_offset);
		writel_relaxed(reg_iev, chip->padctl_base + GPIO_IEV_LOW + reg_offset);
		break;
	case IRQ_TYPE_LEVEL_LOW:
		reg_is= readl_relaxed(chip->padctl_base + GPIO_IS_LOW + reg_offset);
		reg_ibe= readl_relaxed(chip->padctl_base + GPIO_IBE_LOW + reg_offset);
		reg_iev= readl_relaxed(chip->padctl_base + GPIO_IEV_LOW + reg_offset);
		reg_is  &= (~(0x1<< index));
		reg_ibe &= (~(0x1<< index));
		reg_iev &= (0x1<< index);
		writel_relaxed(reg_is, chip->padctl_base + GPIO_IS_LOW + reg_offset);
		writel_relaxed(reg_ibe, chip->padctl_base + GPIO_IBE_LOW + reg_offset);
		writel_relaxed(reg_iev, chip->padctl_base + GPIO_IEV_LOW + reg_offset);
		break;
	case IRQ_TYPE_EDGE_BOTH:
		reg_is= readl_relaxed(chip->padctl_base + GPIO_IS_LOW + reg_offset);
		reg_ibe= readl_relaxed(chip->padctl_base + GPIO_IBE_LOW + reg_offset);
		reg_iev= readl_relaxed(chip->padctl_base + GPIO_IEV_LOW + reg_offset);
		reg_is  |= (0x1<< index);
		reg_ibe |= (0x1<< index);
		reg_iev |= (~(0x1<< index));
		writel_relaxed(reg_is, chip->padctl_base + GPIO_IS_LOW + reg_offset);
		writel_relaxed(reg_ibe, chip->padctl_base + GPIO_IBE_LOW + reg_offset);
		writel_relaxed(reg_iev, chip->padctl_base + GPIO_IEV_LOW + reg_offset);
		break;
	case IRQ_TYPE_EDGE_RISING:
		reg_is= readl_relaxed(chip->padctl_base + GPIO_IS_LOW + reg_offset);
		reg_ibe= readl_relaxed(chip->padctl_base + GPIO_IBE_LOW + reg_offset);
		reg_iev= readl_relaxed(chip->padctl_base + GPIO_IEV_LOW + reg_offset);
		reg_is  |= (0x1<< index);
		reg_ibe &= (~(0x1<< index));
		reg_iev |= (0x1<< index);
		writel_relaxed(reg_is, chip->padctl_base + GPIO_IS_LOW + reg_offset);
		writel_relaxed(reg_ibe, chip->padctl_base + GPIO_IBE_LOW + reg_offset);
		writel_relaxed(reg_iev, chip->padctl_base + GPIO_IEV_LOW + reg_offset);
		break;
	case IRQ_TYPE_EDGE_FALLING:
		reg_is= readl_relaxed(chip->padctl_base + GPIO_IS_LOW + reg_offset);
		reg_ibe= readl_relaxed(chip->padctl_base + GPIO_IBE_LOW + reg_offset);
		reg_iev= readl_relaxed(chip->padctl_base + GPIO_IEV_LOW + reg_offset);
		reg_is  |= (0x1<< index);
		reg_ibe &= (~(0x1<< index));
		reg_iev &= (~(0x1<< index));
		writel_relaxed(reg_is, chip->padctl_base + GPIO_IS_LOW + reg_offset);
		writel_relaxed(reg_ibe, chip->padctl_base + GPIO_IBE_LOW + reg_offset);
		writel_relaxed(reg_iev, chip->padctl_base + GPIO_IEV_LOW + reg_offset);
		break;
	}

	chip->trigger[offset]= trigger;
	starfive_jh7110_sys_set_ie(chip, offset);
	return 0;
}

/* chained_irq_{enter,exit} already mask the parent */
static void starfive_jh7110_sys_irq_mask(struct irq_data *d)
{
	struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
	struct starfive_pinctrl *chip = gpiochip_get_data(gc);
	unsigned int value;
	int offset= irqd_to_hwirq(d);
	int reg_offset, index;

	if (offset < 0 || offset >= gc->ngpio)
		return;

	if(offset < 32) {
		reg_offset= 0;
		index= offset;
	} else {
		reg_offset= 4;
		index= offset - 32;
	}

	value= readl_relaxed(chip->padctl_base + GPIO_IE_LOW + reg_offset);
	value &= ~(0x1 << index);
	writel_relaxed(value,chip->padctl_base + GPIO_IE_LOW + reg_offset);
}

static void starfive_jh7110_sys_irq_unmask(struct irq_data *d)
{
	struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
	struct starfive_pinctrl *chip = gpiochip_get_data(gc);
	unsigned int value;
	int offset= irqd_to_hwirq(d);
	int reg_offset, index;

	if (offset < 0 || offset >= gc->ngpio)
		return;

	if(offset < 32) {
		reg_offset= 0;
		index= offset;
	} else {
		reg_offset= 4;
		index= offset - 32;
	}

	value= readl_relaxed(chip->padctl_base + GPIO_IE_LOW + reg_offset);
	value |= (0x1 << index);
	writel_relaxed(value,chip->padctl_base + GPIO_IE_LOW + reg_offset);
}

static void starfive_jh7110_sys_irq_enable(struct irq_data *d)
{
	struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
	struct starfive_pinctrl *chip = gpiochip_get_data(gc);
	int offset = irqd_to_hwirq(d);

	starfive_jh7110_sys_irq_unmask(d);
	assign_bit(offset, &chip->enabled, 1);
}

static void starfive_jh7110_sys_irq_disable(struct irq_data *d)
{
	struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
	struct starfive_pinctrl *chip = gpiochip_get_data(gc);
	int offset = irqd_to_hwirq(d) % MAX_GPIO; // must not fail

	assign_bit(offset, &chip->enabled, 0);
	starfive_jh7110_sys_set_ie(chip, offset);
}

static struct irq_chip starfive_jh7110_sys_irqchip= {
	.name		= "starfive_jh7110_sys-gpio",
	.irq_set_type	= starfive_jh7110_sys_irq_set_type,
	.irq_mask	= starfive_jh7110_sys_irq_mask,
	.irq_unmask	= starfive_jh7110_sys_irq_unmask,
	.irq_enable	= starfive_jh7110_sys_irq_enable,
	.irq_disable	= starfive_jh7110_sys_irq_disable,
};

static int starfive_gpio_child_to_parent_hwirq(struct gpio_chip *gc,
					     unsigned int child,
					     unsigned int child_type,
					     unsigned int *parent,
					     unsigned int *parent_type)
{
	struct starfive_pinctrl *chip;// = gpiochip_get_data(gc);
	struct irq_data *d;// = irq_get_irq_data(chip->irq_parent[child]);

#if 0
	chip = gpiochip_get_data(gc);
	d = irq_get_irq_data(chip->irq_parent[child]);
	*parent_type = IRQ_TYPE_NONE;
	*parent = irqd_to_hwirq(d);
#endif
	return 0;
}

static irqreturn_t starfive_jh7110_sys_irq_handler(int irq, void *gc)
{
	int offset;
	int reg_offset, index;
	unsigned int value;
	unsigned long flags;
	struct starfive_pinctrl *chip = gc;

	for (offset= 0; offset < 64; offset++) {
		if(offset < 32) {
			reg_offset= 0;
			index= offset;
		} else {
			reg_offset= 4;
			index= offset - 32;
		}

		raw_spin_lock_irqsave(&chip->lock, flags);
		value= readl_relaxed(chip->padctl_base + GPIO_MIS_LOW + reg_offset);
		if(value & BIT(index))
			writel_relaxed(BIT(index), chip->padctl_base + GPIO_IC_LOW +
						   reg_offset);

		//generic_handle_irq(irq_find_mapping(chip->gc.irq.domain,
		//				      offset));
		raw_spin_unlock_irqrestore(&chip->lock, flags);
	}

	return IRQ_HANDLED;
}

static int starfive_jh7110_sys_gpio_register(struct platform_device *pdev,
						struct starfive_pinctrl *pctl)
{
	struct device *dev = &pdev->dev;
	int irq, ret, ngpio;
	int loop;
	struct gpio_irq_chip *girq;
	struct device_node *node = pdev->dev.of_node;
	struct device_node *irq_parent;
	struct irq_domain *parent;

	ngpio = 64;

	pctl->gc.direction_input = starfive_jh7110_sys_direction_input;
	pctl->gc.direction_output = starfive_jh7110_sys_direction_output;
	pctl->gc.get_direction = starfive_jh7110_sys_get_direction;
	pctl->gc.get = starfive_jh7110_sys_get_value;
	pctl->gc.set = starfive_jh7110_sys_set_value;
	pctl->gc.base = 0;
	pctl->gc.ngpio = ngpio;
	pctl->gc.label = dev_name(dev);
	pctl->gc.parent = dev;
	pctl->gc.owner = THIS_MODULE;

		irq_parent = of_irq_find_parent(node);
	if (!irq_parent) {
		dev_err(dev, "no IRQ parent node\n");
		return -ENODEV;
	}
	parent = irq_find_host(irq_parent);
	if (!parent) {
		dev_err(dev, "no IRQ parent domain\n");
		return -ENODEV;
	}

	girq = &pctl->gc.irq;
	girq->chip = &starfive_jh7110_sys_irqchip;
	girq->fwnode = of_node_to_fwnode(node);
	girq->parent_domain = parent;
	girq->child_to_parent_hwirq = starfive_gpio_child_to_parent_hwirq;
	girq->handler = handle_simple_irq;
	girq->default_type = IRQ_TYPE_NONE;

	/* Disable all GPIO interrupts before enabling parent interrupts */
	iowrite32(0, pctl->padctl_base + GPIO_IE_HIGH);
	iowrite32(0, pctl->padctl_base + GPIO_IE_LOW);
	pctl->enabled = 0;

	platform_set_drvdata(pdev, pctl);

	ret = gpiochip_add_data(&pctl->gc, pctl);
	if (ret){
		dev_err(dev, "gpiochip_add_data ret=%d!\n", ret);
		return ret;
	}

#if 0
	/* Disable all GPIO interrupts before enabling parent interrupts */
	iowrite32(0, pctl->padctl_base + GPIO_IE_HIGH);
	iowrite32(0, pctl->padctl_base + GPIO_IE_LOW);
	pctl->enabled = 0;

	ret = gpiochip_irqchip_add(&pctl->gc, &starfive_jh7110_sys_irqchip, 0,
				   handle_simple_irq, IRQ_TYPE_NONE);
	if (ret) {
		dev_err(dev, "could not add irqchip\n");
		gpiochip_remove(&pctl->gc);
		return ret;
	}
#endif

	irq = platform_get_irq(pdev, 0);
	if (irq < 0) {
		dev_err(dev, "Cannot get IRQ resource\n");
		return irq;
	}

	ret = devm_request_irq(dev, irq, starfive_jh7110_sys_irq_handler, IRQF_SHARED,
			       dev_name(dev), pctl);
	if (ret) {
		dev_err(dev, "IRQ handler registering failed (%d)\n", ret);
		return ret;
	}

	writel_relaxed(1, pctl->padctl_base + GPIO_EN);

	for(loop = 0; loop < MAX_GPIO; loop++) {
		unsigned int v;
		v = readl_relaxed(pctl->padctl_base + GPIO_INPUT_ENABLE_X_REG + (loop << 2));
		v |= 0x1;
		writel_relaxed(v, pctl->padctl_base + GPIO_INPUT_ENABLE_X_REG + (loop << 2));
	}

	dev_info(dev, "SiFive GPIO chip registered %d GPIOs\n", ngpio);


	return 0;
}



static int starfive_jh7110_pinconf_get(struct pinctrl_dev *pctldev, unsigned pin_id,
				unsigned long *config)
{
	struct starfive_pinctrl *pctl = pinctrl_dev_get_drvdata(pctldev);
	const struct starfive_pinctrl_soc_info *info = pctl->info;
	const struct starfive_pin_reg *pin_reg = &pctl->pin_regs[pin_id];
	u32 value;
		
	if (pin_reg->io_conf_reg == -1) {
		dev_err(pctl->dev, "Pin(%s) does not support config function\n",
			info->pins[pin_id].name);
		return -EINVAL;
	}
	
	value = readl_relaxed(pctl->padctl_base + pin_reg->io_conf_reg);
	*config = value & 0xff; 
	return 0;
}
		       
static int starfive_jh7110_pinconf_set(struct pinctrl_dev *pctldev,
				unsigned pin_id, unsigned long *configs,
				unsigned num_configs)
{
	struct starfive_pinctrl *pctl = pinctrl_dev_get_drvdata(pctldev);
	const struct starfive_pinctrl_soc_info *info = pctl->info;
	const struct starfive_pin_reg *pin_reg = &pctl->pin_regs[pin_id];
	int i;
	u32 value;
	unsigned long flags;

	if (pin_reg->io_conf_reg == -1) {
		dev_err(pctl->dev, "Pin(%s) does not support config function\n",
			info->pins[pin_id].name);
		return -EINVAL;
	}
	
	raw_spin_lock_irqsave(&pctl->lock, flags);
	for (i= 0; i < num_configs; i++) {
		value = readl_relaxed(pctl->padctl_base + pin_reg->io_conf_reg);
		value = value|(configs[i] & 0xFF);
		writel_relaxed(value, pctl->padctl_base + pin_reg->io_conf_reg);
	} 
	raw_spin_unlock_irqrestore(&pctl->lock, flags);

	return 0;
}

static int starfive_jh7110_sys_pmx_set_one_pin_mux(struct starfive_pinctrl *pctl,
						struct starfive_pin *pin)
{
	const struct starfive_pinctrl_soc_info *info = pctl->info;
	struct starfive_pin_config *pin_config = &pin->pin_config;
	const struct starfive_pin_reg *pin_reg;
	unsigned int gpio,pin_id;
	int i;
	unsigned long flags;
	int n,shift;

	gpio = pin->pin_config.gpio_num;
	pin_id = pin->pin;
	pin_reg = &pctl->pin_regs[pin_id];
		
	raw_spin_lock_irqsave(&pctl->lock, flags);
	if(pin_reg->func_sel_reg != -1){
		pinctrl_set_reg(pctl->padctl_base + pin_reg->func_sel_reg,
			pin_config->pinmux_func, pin_reg->func_sel_shift,
			pin_reg->func_sel_mask);
	}
	
	shift = (gpio & GPIO_INDEX_MASK) << GPIO_BYTE_SHIFT;
	if(pin_reg->gpo_dout_reg != -1){
		pinctrl_write_reg(pctl->padctl_base + pin_reg->gpo_dout_reg, 
				0x7F<<shift, pin_config->gpio_dout<<shift);
	}

	if(pin_reg->gpo_doen_reg != -1){
		pinctrl_write_reg(pctl->padctl_base + pin_reg->gpo_doen_reg, 
				0x3F<<shift, pin_config->gpio_doen<<shift);
	}

	for(i = 0; i < pin_config->gpio_din_num; i++){
		n = pin_config->gpio_din_reg[i] >> 2;
		shift = (pin_config->gpio_din_reg[i] & 3) << 3;
		pinctrl_write_reg(pctl->padctl_base + info->din_reg_base + n * 4,
					0x3F<<shift, (gpio+2)<<shift);
	}

	if(pin_reg->syscon_reg != -1){
		pinctrl_set_reg(pctl->padctl_base + pin_reg->syscon_reg, 
				pin_config->syscon, PADCFG_PAD_GMAC_SYSCON_SHIFT,
				PADCFG_PAD_GMAC_SYSCON_MASK);
	}

	if(pin_reg->pad_sel_reg != -1){
		pinctrl_set_reg(pctl->padctl_base + pin_reg->pad_sel_reg,
			pin_config->padmux_func, pin_reg->pad_sel_shift,
			pin_reg->pad_sel_mask);
	}
	raw_spin_unlock_irqrestore(&pctl->lock, flags);
	
	return 0;
}


static void starfive_jh7110_sys_parse_pin_config(struct starfive_pinctrl *pctl,
						unsigned int *pins_id,
						struct starfive_pin *pin_data,
						const __be32 *list_p,
						struct device_node *np)
{
	const struct starfive_pinctrl_soc_info *info = pctl->info;
	struct starfive_pin_reg *pin_reg;
	const __be32 *list = list_p;
	const __be32 *list_din;
	int size;
	int size_din;
	int pin_size;
	u32 value;
	int i;
	int n;
	
	pin_size = 4;
	*pins_id = be32_to_cpu(*list);
	pin_reg = &pctl->pin_regs[*pins_id];
	pin_data->pin = *pins_id;

	if(pin_data->pin > PAD_QSPI_DATA3){
		dev_err(pctl->dev,"err pin num\n");
		return;
	}

	if(pin_data->pin < PAD_GMAC1_MDC){
		pin_reg->io_conf_reg = (pin_data->pin * GPO_PDA_CFG_OFFSET) 
					+ SYS_GPO_PDA_0_74_CFG_BASE_REG;
	}
	else if(pin_data->pin > PAD_GMAC1_TXC){
		pin_reg->io_conf_reg = (pin_data->pin * GPO_PDA_CFG_OFFSET) 
					+ SYS_GPO_PDA_89_94_CFG_BASE_REG;		
	}

	if (!of_property_read_u32(np, "sf,pin-ioconfig", &value)) {
		pin_data->pin_config.io_config = value;
	}

	list = of_get_property(np, "sf,pinmux", &size);
	if (list) {
		pin_reg->func_sel_reg = be32_to_cpu(*list++);
		pin_reg->func_sel_shift = be32_to_cpu(*list++);
		pin_reg->func_sel_mask = be32_to_cpu(*list++);
		pin_data->pin_config.pinmux_func = be32_to_cpu(*list++);
	}

	list = of_get_property(np, "sf,padmux", &size);
	if (list) {
		pin_reg->pad_sel_reg = be32_to_cpu(*list++);
		pin_reg->pad_sel_shift = be32_to_cpu(*list++);
		pin_reg->pad_sel_mask = be32_to_cpu(*list++);
		pin_data->pin_config.padmux_func = be32_to_cpu(*list++);
	}

	list = of_get_property(np, "sf,pin-syscon", &size);
	if (list) {
		pin_reg->syscon_reg = be32_to_cpu(*list++);
		pin_data->pin_config.syscon = be32_to_cpu(*list++);
	}	

	if(pin_data->pin < PAD_SD0_CLK){
		pin_data->pin_config.gpio_num = pin_data->pin;
		n= pin_data->pin_config.gpio_num >> GPIO_NUM_SHIFT;
	
		if (!of_property_read_u32(np, "sf,pin-gpio-dout", &value)) {
			pin_data->pin_config.gpio_dout = value;
			pin_reg->gpo_dout_reg = info->dout_reg_base + n * 4;
		}
		
		if (!of_property_read_u32(np, "sf,pin-gpio-doen", &value)) {
			pin_data->pin_config.gpio_doen = value;
			pin_reg->gpo_doen_reg = info->doen_reg_base + n * 4;
		}

		list_din = of_get_property(np, "sf,pin-gpio-din", &size_din);
		if (list_din) {
			if (!size_din || size_din % pin_size) {
				dev_err(pctl->dev, 
					"Invalid sf,pin-gpio-din property in node\n");
				return;
			}
			
			pin_data->pin_config.gpio_din_num = size_din / pin_size;
			pin_data->pin_config.gpio_din_reg = devm_kcalloc(pctl->dev,
								 pin_data->pin_config.gpio_din_num,
								 sizeof(s32),
								 GFP_KERNEL);
			
			for(i = 0; i < pin_data->pin_config.gpio_din_num; i++){
				value = be32_to_cpu(*list_din++);
				pin_data->pin_config.gpio_din_reg[i] = value;
			}
		}
	}
	return;
}

static const struct starfive_pinctrl_soc_info starfive_jh7110_sys_pinctrl_info = {
	.pins = starfive_jh7110_sys_pinctrl_pads,
	.npins = ARRAY_SIZE(starfive_jh7110_sys_pinctrl_pads),
	.flags = 1,
	.dout_reg_base = SYS_GPO_DOUT_CFG_BASE_REG,
	.doen_reg_base = SYS_GPO_DOEN_CFG_BASE_REG,
	.din_reg_base = SYS_GPI_DIN_CFG_BASE_REG,
	.starfive_pinconf_get = starfive_jh7110_pinconf_get,
	.starfive_pinconf_set = starfive_jh7110_pinconf_set,
	.starfive_pmx_set_one_pin_mux = starfive_jh7110_sys_pmx_set_one_pin_mux,
	.starfive_gpio_register = starfive_jh7110_sys_gpio_register,
	.starfive_pinctrl_parse_pin = starfive_jh7110_sys_parse_pin_config,
};

static int starfive_jh7110_aon_pmx_set_one_pin_mux(struct starfive_pinctrl *pctl,
					struct starfive_pin *pin)
{
	const struct starfive_pinctrl_soc_info *info = pctl->info;
	struct starfive_pin_config *pin_config = &pin->pin_config;
	const struct starfive_pin_reg *pin_reg;
	unsigned int gpio,pin_id;
	int i;
	unsigned long flags;
	int n,shift;
	
	gpio = pin->pin_config.gpio_num;
	pin_id = pin->pin;
	pin_reg = &pctl->pin_regs[pin_id];
	
	raw_spin_lock_irqsave(&pctl->lock, flags);
	if(pin_reg->func_sel_reg != -1){
		pinctrl_set_reg(pctl->padctl_base + pin_reg->func_sel_reg,
				pin_config->pinmux_func,
				pin_reg->func_sel_shift,
				pin_reg->func_sel_mask);
	}
	
	shift = (gpio & GPIO_INDEX_MASK) << GPIO_BYTE_SHIFT;
	if(pin_reg->gpo_dout_reg != -1){
		pinctrl_write_reg(pctl->padctl_base + pin_reg->gpo_dout_reg, 
				0xF << shift,
				pin_config->gpio_dout<<shift);

	}

	if(pin_reg->gpo_doen_reg != -1){
		pinctrl_write_reg(pctl->padctl_base + pin_reg->gpo_doen_reg,
				0x7 << shift,
				pin_config->gpio_doen << shift);
		
	}

	for(i = 0; i < pin_config->gpio_din_num; i++){
		n = pin_config->gpio_din_reg[i] >> 2;
		shift = (pin_config->gpio_din_reg[i] & 3) << 3;
		pinctrl_write_reg(pctl->padctl_base + info->din_reg_base + n * 4, 
				0x7 << shift,
				(gpio+2) << shift);
	}

	if(pin_reg->syscon_reg != -1){
		pinctrl_set_reg(pctl->padctl_base + pin_reg->syscon_reg, 
				pin_config->syscon,
				PADCFG_PAD_GMAC_SYSCON_SHIFT,
				PADCFG_PAD_GMAC_SYSCON_MASK);
	}
	
	raw_spin_unlock_irqrestore(&pctl->lock, flags);
	
	return 0;
}


static void starfive_jh7110_aon_parse_pin_config(struct starfive_pinctrl *pctl,
							unsigned int *pins_id,
							struct starfive_pin *pin_data,
							const __be32 *list_p,
							struct device_node *np)
{
	const struct starfive_pinctrl_soc_info *info = pctl->info;
	struct starfive_pin_reg *pin_reg;
	const __be32 *list = list_p;
	const __be32 *list_din;
	int size;
	int size_din;
	int pin_size;
	u32 value;
	int i;
		
	pin_size = 4;
	*pins_id = be32_to_cpu(*list);
	pin_reg = &pctl->pin_regs[*pins_id];
	pin_data->pin = *pins_id;
	
	if(pin_data->pin > PAD_GMAC0_TXC){
		dev_err(pctl->dev,"err pin num\n");
		return;
	}
	
	if(pin_data->pin < PAD_GMAC0_MDC){
		pin_reg->io_conf_reg = (pin_data->pin * GPO_PDA_CFG_OFFSET) + 
					AON_GPO_PDA_0_5_CFG_BASE_REG;
	}

	if (!of_property_read_u32(np, "sf,pin-ioconfig", &value)) {
		pin_data->pin_config.io_config = value;
	}

	list = of_get_property(np, "sf,pinmux", &size);
	if (list) {
		pin_reg->func_sel_reg = be32_to_cpu(*list++);
		pin_reg->func_sel_shift = be32_to_cpu(*list++);
		pin_reg->func_sel_mask = be32_to_cpu(*list++);
		pin_data->pin_config.pinmux_func = be32_to_cpu(*list++);
	}
	
	list = of_get_property(np, "sf,pin-syscon", &size);
	if (list) {
		pin_reg->syscon_reg = be32_to_cpu(*list++);
		pin_data->pin_config.syscon = be32_to_cpu(*list++);
	}

	if((pin_data->pin >= PAD_RGPIO0) && (pin_data->pin <= PAD_RGPIO3)){
		pin_data->pin_config.gpio_num = pin_data->pin;
		pin_reg->gpo_dout_reg = info->dout_reg_base;
		pin_reg->gpo_doen_reg = info->doen_reg_base;

		if (!of_property_read_u32(np, "sf,pin-gpio-dout", &value)) {
			pin_data->pin_config.gpio_dout = value;
		}
		
		if (!of_property_read_u32(np, "sf,pin-gpio-doen", &value)) {
			pin_data->pin_config.gpio_doen = value;
		}
		
		list_din = of_get_property(np, "sf,pin-gpio-din", &size_din);
		if (list_din) {
			if (!size_din || size_din % pin_size) {
				dev_err(pctl->dev, 
					"Invalid sf,pin-gpio-din property in node\n");
				return;
			}
			pin_data->pin_config.gpio_din_num = size_din / pin_size;
			pin_data->pin_config.gpio_din_reg = devm_kcalloc(pctl->dev,
									pin_data->pin_config.gpio_din_num,
									sizeof(s32),
									GFP_KERNEL);
			for(i = 0; i < pin_data->pin_config.gpio_din_num; i++){
				value = be32_to_cpu(*list_din++);
				pin_data->pin_config.gpio_din_reg[i] = value;
			}
		}
	}
	return;
}

static const struct starfive_pinctrl_soc_info starfive_jh7110_aon_pinctrl_info = {
	.pins = starfive_jh7110_aon_pinctrl_pads,
	.npins = ARRAY_SIZE(starfive_jh7110_aon_pinctrl_pads),
	.flags = 1,
	.dout_reg_base = AON_GPO_DOUT_CFG_BASE_REG,
	.doen_reg_base = AON_GPO_DOEN_CFG_BASE_REG,
	.din_reg_base = AON_GPI_DIN_CFG_BASE_REG,
	.starfive_pinconf_get = starfive_jh7110_pinconf_get,
	.starfive_pinconf_set = starfive_jh7110_pinconf_set,
	.starfive_pmx_set_one_pin_mux = starfive_jh7110_aon_pmx_set_one_pin_mux,
	.starfive_pinctrl_parse_pin = starfive_jh7110_aon_parse_pin_config,
};

static const struct of_device_id starfive_jh7110_pinctrl_of_match[] = {
	{
		.compatible = "starfive_jh7110-sys-pinctrl",
		.data = &starfive_jh7110_sys_pinctrl_info,
	},
	{ 
		.compatible = "starfive_jh7110-aon-pinctrl", 
		.data = &starfive_jh7110_aon_pinctrl_info, 
	},
	{ /* sentinel */ }
};

static int starfive_jh7110_pinctrl_probe(struct platform_device *pdev)
{
	const struct starfive_pinctrl_soc_info *pinctrl_info;

	pinctrl_info = of_device_get_match_data(&pdev->dev);
	if (!pinctrl_info)
		return -ENODEV;
	
	return starfive_pinctrl_probe(pdev, pinctrl_info);
}

static struct platform_driver starfive_jh7110_pinctrl_driver = {
	.driver = {
		.name = "starfive_jh7110-pinctrl",
		.of_match_table = of_match_ptr(starfive_jh7110_pinctrl_of_match),
	},
	.probe = starfive_jh7110_pinctrl_probe,
};

static int __init starfive_jh7110_pinctrl_init(void)
{
	return platform_driver_register(&starfive_jh7110_pinctrl_driver);
}
arch_initcall(starfive_jh7110_pinctrl_init);
