# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../tree_adder_procedural.srcs/sources_1/new/tree_adder_procedural.v" \
"../../../../tree_adder_procedural.srcs/sources_1/new/tree_adder_procedural_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
