Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 13 05:11:34 2022
| Host         : Bryan running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    44 |
|    Minimum number of control sets                        |    44 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   131 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    44 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |    22 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     1 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              22 |           11 |
| Yes          | No                    | No                     |              30 |           20 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             306 |          113 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                  Enable Signal                                  |                                Set/Reset Signal                               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                                                 | reset_cond/M_reset_cond_in                                                    |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_bit_ctr_q[4]_i_1__0_n_0   | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/r/M_correct_k_d                                                         | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_bit_ctr_q[4]_i_1__2_n_0   | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/r/M_input_letter_4_d                                                    | reset_cond/Q[0]                                                               |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q[4]_i_1__1_n_0   | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/r/M_input_letter_2_d                                                    | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/r/M_guess_3_letter_3_d                                                  | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/r/M_input_ctr_q_reg[1]_1                                                |                                                                               |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | betaCPU/r/M_input_letter_3_d                                                    | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/r/M_guess_3_letter_2_d                                                  | reset_cond/Q[0]                                                               |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | betaCPU/r/M_temp_coloured_letter_d                                              | reset_cond/Q[0]                                                               |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | betaCPU/r/M_input_ctr_q_reg[1]_0                                                |                                                                               |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | betaCPU/r/M_temp_guess_g_letter_i_d                                             | reset_cond/Q[0]                                                               |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | betaCPU/r/M_guess_3_letter_4_d                                                  | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/r/M_input_i_d                                                           | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q[4]_i_1_n_0      | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/r/M_input_letter_1_d                                                    | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/r/M_guess_1_letter_3_d                                                  | reset_cond/Q[0]                                                               |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | betaCPU/r/M_guess_1_letter_4_d                                                  | reset_cond/Q[0]                                                               |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | betaCPU/r/M_guess_3_letter_1_d                                                  | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/r/M_guess_1_letter_2_d                                                  | reset_cond/Q[0]                                                               |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_pixel_ctr_q[4]_i_1__0_n_0 | reset_cond/Q[0]                                                               |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q[4]_i_1__1_n_0 | reset_cond/Q[0]                                                               |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q[4]_i_1__2_n_0 | reset_cond/Q[0]                                                               |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_1_n_0    | reset_cond/Q[0]                                                               |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_state_d                   | reset_cond/Q[0]                                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_state_d                   | reset_cond/Q[0]                                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_state_d                   | reset_cond/Q[0]                                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_d                   | reset_cond/Q[0]                                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | betaCPU/r/M_guess_1_letter_1_d                                                  | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/r/E[0]                                                                  |                                                                               |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG | betaCPU/r/M_input_ctr_q_reg[0]_3[0]                                             |                                                                               |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q[0]_i_2__0_n_0   | betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q[0]_i_1__0_n_0 |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_rst_ctr_q[0]_i_2__1_n_0   | betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_rst_ctr_q[0]_i_1__1_n_0 |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_rst_ctr_q[0]_i_2__2_n_0   | betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_rst_ctr_q[0]_i_1__2_n_0 |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_rst_ctr_q[0]_i_2_n_0      | betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_rst_ctr_q[0]_i_1_n_0    |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG |                                                                                 |                                                                               |                7 |             15 |         2.14 |
|  clk_IBUF_BUFG |                                                                                 | reset_cond/Q[0]                                                               |                9 |             18 |         2.00 |
|  clk_IBUF_BUFG | keyboard_controller/a_button/button_cond/M_ctr_q[0]_i_2__1_n_0                  | keyboard_controller/a_button/button_cond/sync/M_pipe_q_reg[1]_0               |                7 |             20 |         2.86 |
|  clk_IBUF_BUFG | keyboard_controller/b_button/button_cond/sel                                    | keyboard_controller/b_button/button_cond/sync/clear                           |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | keyboard_controller/e_button/button_cond/M_ctr_q[0]_i_2__0_n_0                  | keyboard_controller/e_button/button_cond/sync/M_pipe_q_reg[1]_0               |                6 |             20 |         3.33 |
|  clk_IBUF_BUFG | keyboard_controller/r_button/button_cond/M_ctr_q_reg[3]_0                       | keyboard_controller/r_button/button_cond/sync/M_pipe_q_reg[1]_0               |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_2__3_n_0                | button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[1]_0             |                5 |             20 |         4.00 |
+----------------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+--------------+


