Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2.0.1.281.2

Mon Mar 23 16:31:56 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt Addatone_ICE40_impl_1.tws Addatone_ICE40_impl_1_syn.udb -gui -msgset D:/Eurorack/Addatone/Addatone_ICE40/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock Main_Clock
        2.2  Clock pll_48/lscc_pll_inst/i_Clock_c
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_generated_clock -name {Main_Clock} -source [get_pins {pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 4 [get_pins {pll_48/lscc_pll_inst/u_PLL_B/OUTCORE }] 
create_clock -name {pll_48/lscc_pll_inst/i_Clock_c} -period 83.3333333333333 [get_nets i_Clock_c]

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "Main_Clock"
=======================
create_generated_clock -name {Main_Clock} -source [get_pins {pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 4 [get_pins {pll_48/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock Main_Clock            |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From Main_Clock                        |             Target |          20.833 ns |         48.001 MHz 
                                        | Actual (all paths) |          45.253 ns |         22.098 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock Main_Clock            |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll_48/lscc_pll_inst/i_Clock_c    |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "pll_48/lscc_pll_inst/i_Clock_c"
=======================
create_clock -name {pll_48/lscc_pll_inst/i_Clock_c} -period 83.3333333333333 [get_nets i_Clock_c]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
  Clock pll_48/lscc_pll_inst/i_Clock_c  |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll_48/lscc_pll_inst/i_Clock_c    |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
  Clock pll_48/lscc_pll_inst/i_Clock_c  |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From Main_Clock                        |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 65.3586%

3.1.2  Timing Errors
---------------------
Timing Errors: 32 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 740.629 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
sample_position/Accumulated_Offset__i7/SP|  -24.421 ns 
sample_position/Accumulated_Offset__i8/SP|  -24.421 ns 
sample_position/Accumulated_Offset__i9/SP|  -24.421 ns 
sample_position/Accumulated_Offset__i10/SP              
                                         |  -24.421 ns 
sample_position/Accumulated_Offset__i11/SP              
                                         |  -24.421 ns 
sample_position/Accumulated_Offset__i12/SP              
                                         |  -24.421 ns 
sample_position/Accumulated_Offset__i13/SP              
                                         |  -24.421 ns 
sample_position/Accumulated_Offset__i14/SP              
                                         |  -24.421 ns 
sample_position/Accumulated_Offset__i15/SP              
                                         |  -24.421 ns 
sample_position/Accumulated_Offset__i0/SP|  -24.421 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|          32 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
sample_output/dac/r_Data_To_Send_i23_i2/D|    1.671 ns 
genadder[1].adder/r_Multiple__i8/D       |    1.671 ns 
mult/o_Comb_Muted/D                      |    1.671 ns 
Reset_Mult_Scaler_c/D                    |    1.671 ns 
genadder[0].adder/r_Multiple__i8/D       |    1.671 ns 
Adder_Clear_c/D                          |    1.671 ns 
DAC_Send_c/D                             |    1.671 ns 
sample_position/o_Freq_Too_High/D        |    1.671 ns 
sample_position/SM_Sample_Position_FSM_i4/D              
                                         |    1.671 ns 
SM_Top_FSM_i8/D                          |    1.671 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 2 Start Points         |           Type           
-------------------------------------------------------------------
sample_output/dac/o_SPI_Data/Q          |          No required time
sample_output/dac/o_SPI_CS/Q            |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         2
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
SM_Top_FSM_i8/SR                        |           No arrival time
SM_Top_FSM_i9/SR                        |           No arrival time
SM_Top_FSM_i10/SR                       |           No arrival time
SM_Top_FSM_i4/SR                        |           No arrival time
SM_Top_FSM_i3/SR                        |           No arrival time
SM_Top_FSM_i2/SR                        |           No arrival time
SM_Top_FSM_i5/SR                        |           No arrival time
sample_position/SM_Sample_Position_FSM_i3/SR                           
                                        |           No arrival time
sample_position/SM_Sample_Position_FSM_i4/SR                           
                                        |           No arrival time
sample_position/SM_Sample_Position_FSM_i5/SR                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                       194
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 4 Start or End Points      |           Type           
-------------------------------------------------------------------
test                                    |                    output
o_DAC_MOSI                              |                    output
o_DAC_SCK                               |                    output
o_DAC_CS                                |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         4
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
test_i0                                 |                  No Clock
Freq_Scale_i0                           |                  No Clock
Harmonic_Scale_i0                       |                  No Clock
Frequency_i0                            |                  No Clock
Comb_Interval_i0                        |                  No Clock
Frequency_i4                            |                  No Clock
Frequency_i6                            |                  No Clock
Frequency_i3                            |                  No Clock
Frequency_i1                            |                  No Clock
Frequency_i5                            |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       153
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Frequency_831__i0/Q  (FD1P3XZ)
Path End         : sample_position/Accumulated_Offset__i7/SP  (FD1P3XZ)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 18
Delay Ratio      : 78.9% (route), 21.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -24.420 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
pll_48/lscc_pll_inst/u_PLL_B/OUTCORE      PLL_B           CLOCK LATENCY  2.225         2.225  191     
Main_Clock                                                NET DELAY      8.300        10.525  1       



sample_position/Accumulated_Frequency_831__i0/CK->sample_position/Accumulated_Frequency_831__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        11.916  3       
sample_position/Accumulated_Frequency[0]                  NET DELAY      0.280        12.196  1       
sample_position/LessThan_5_i4_4_lut/D->sample_position/LessThan_5_i4_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477        12.673  1       
sample_position/n4                                        NET DELAY      2.075        14.748  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        15.225  1       
sample_position/n6_adj_1068                               NET DELAY      2.075        17.300  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        17.777  1       
sample_position/n8_adj_1067                               NET DELAY      2.075        19.852  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        20.329  1       
sample_position/n10_adj_1063                              NET DELAY      2.075        22.404  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        22.881  1       
sample_position/n12_adj_1060                              NET DELAY      2.075        24.956  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        25.433  1       
sample_position/n14_adj_1058                              NET DELAY      2.075        27.508  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        27.985  1       
sample_position/n16                                       NET DELAY      2.075        30.060  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        30.537  1       
sample_position/n18                                       NET DELAY      2.075        32.612  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        33.089  1       
sample_position/n20                                       NET DELAY      2.075        35.164  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        35.641  1       
sample_position/n22                                       NET DELAY      2.075        37.716  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        38.193  1       
sample_position/n24                                       NET DELAY      2.075        40.268  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        40.745  1       
sample_position/n26                                       NET DELAY      2.075        42.820  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        43.297  1       
sample_position/n28                                       NET DELAY      2.075        45.372  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        45.849  1       
sample_position/n30                                       NET DELAY      2.075        47.924  1       
sample_position/LessThan_5_i32_3_lut/A->sample_position/LessThan_5_i32_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        48.401  17      
n70                                                       NET DELAY      2.075        50.476  1       
i1_2_lut_adj_491/B->i1_2_lut_adj_491/Z    LUT4            B_TO_Z_DELAY   0.477        50.953  1       
n57_2                                                     NET DELAY      2.075        53.028  1       
sample_position/i3991_4_lut_4_lut/C->sample_position/i3991_4_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY   0.477        53.505  16      
sample_position/n6094 ( SP )                              NET DELAY      2.075        55.580  1       



                                                          CONSTRAINT     0.000        20.833  1       
pll_48/lscc_pll_inst/u_PLL_B/OUTCORE      PLL_B           CLOCK LATENCY  2.225        23.058  191     
Main_Clock ( CK )                                         NET DELAY      8.300        31.358  1       
                                                          Uncertainty    0.000        31.358  
                                                          Setup time     0.199        31.159  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         31.159  
Arrival Time                                                                         -55.580  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                 -24.420  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Frequency_831__i0/Q  (FD1P3XZ)
Path End         : sample_position/Accumulated_Offset__i8/SP  (FD1P3XZ)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 18
Delay Ratio      : 78.9% (route), 21.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -24.420 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
pll_48/lscc_pll_inst/u_PLL_B/OUTCORE      PLL_B           CLOCK LATENCY  2.225         2.225  191     
Main_Clock                                                NET DELAY      8.300        10.525  1       



sample_position/Accumulated_Frequency_831__i0/CK->sample_position/Accumulated_Frequency_831__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        11.916  3       
sample_position/Accumulated_Frequency[0]                  NET DELAY      0.280        12.196  1       
sample_position/LessThan_5_i4_4_lut/D->sample_position/LessThan_5_i4_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477        12.673  1       
sample_position/n4                                        NET DELAY      2.075        14.748  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        15.225  1       
sample_position/n6_adj_1068                               NET DELAY      2.075        17.300  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        17.777  1       
sample_position/n8_adj_1067                               NET DELAY      2.075        19.852  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        20.329  1       
sample_position/n10_adj_1063                              NET DELAY      2.075        22.404  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        22.881  1       
sample_position/n12_adj_1060                              NET DELAY      2.075        24.956  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        25.433  1       
sample_position/n14_adj_1058                              NET DELAY      2.075        27.508  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        27.985  1       
sample_position/n16                                       NET DELAY      2.075        30.060  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        30.537  1       
sample_position/n18                                       NET DELAY      2.075        32.612  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        33.089  1       
sample_position/n20                                       NET DELAY      2.075        35.164  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        35.641  1       
sample_position/n22                                       NET DELAY      2.075        37.716  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        38.193  1       
sample_position/n24                                       NET DELAY      2.075        40.268  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        40.745  1       
sample_position/n26                                       NET DELAY      2.075        42.820  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        43.297  1       
sample_position/n28                                       NET DELAY      2.075        45.372  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        45.849  1       
sample_position/n30                                       NET DELAY      2.075        47.924  1       
sample_position/LessThan_5_i32_3_lut/A->sample_position/LessThan_5_i32_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        48.401  17      
n70                                                       NET DELAY      2.075        50.476  1       
i1_2_lut_adj_491/B->i1_2_lut_adj_491/Z    LUT4            B_TO_Z_DELAY   0.477        50.953  1       
n57_2                                                     NET DELAY      2.075        53.028  1       
sample_position/i3991_4_lut_4_lut/C->sample_position/i3991_4_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY   0.477        53.505  16      
sample_position/n6094 ( SP )                              NET DELAY      2.075        55.580  1       



                                                          CONSTRAINT     0.000        20.833  1       
pll_48/lscc_pll_inst/u_PLL_B/OUTCORE      PLL_B           CLOCK LATENCY  2.225        23.058  191     
Main_Clock ( CK )                                         NET DELAY      8.300        31.358  1       
                                                          Uncertainty    0.000        31.358  
                                                          Setup time     0.199        31.159  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         31.159  
Arrival Time                                                                         -55.580  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                 -24.420  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Frequency_831__i0/Q  (FD1P3XZ)
Path End         : sample_position/Accumulated_Offset__i9/SP  (FD1P3XZ)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 18
Delay Ratio      : 78.9% (route), 21.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -24.420 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
pll_48/lscc_pll_inst/u_PLL_B/OUTCORE      PLL_B           CLOCK LATENCY  2.225         2.225  191     
Main_Clock                                                NET DELAY      8.300        10.525  1       



sample_position/Accumulated_Frequency_831__i0/CK->sample_position/Accumulated_Frequency_831__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        11.916  3       
sample_position/Accumulated_Frequency[0]                  NET DELAY      0.280        12.196  1       
sample_position/LessThan_5_i4_4_lut/D->sample_position/LessThan_5_i4_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477        12.673  1       
sample_position/n4                                        NET DELAY      2.075        14.748  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        15.225  1       
sample_position/n6_adj_1068                               NET DELAY      2.075        17.300  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        17.777  1       
sample_position/n8_adj_1067                               NET DELAY      2.075        19.852  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        20.329  1       
sample_position/n10_adj_1063                              NET DELAY      2.075        22.404  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        22.881  1       
sample_position/n12_adj_1060                              NET DELAY      2.075        24.956  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        25.433  1       
sample_position/n14_adj_1058                              NET DELAY      2.075        27.508  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        27.985  1       
sample_position/n16                                       NET DELAY      2.075        30.060  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        30.537  1       
sample_position/n18                                       NET DELAY      2.075        32.612  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        33.089  1       
sample_position/n20                                       NET DELAY      2.075        35.164  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        35.641  1       
sample_position/n22                                       NET DELAY      2.075        37.716  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        38.193  1       
sample_position/n24                                       NET DELAY      2.075        40.268  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        40.745  1       
sample_position/n26                                       NET DELAY      2.075        42.820  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        43.297  1       
sample_position/n28                                       NET DELAY      2.075        45.372  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        45.849  1       
sample_position/n30                                       NET DELAY      2.075        47.924  1       
sample_position/LessThan_5_i32_3_lut/A->sample_position/LessThan_5_i32_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        48.401  17      
n70                                                       NET DELAY      2.075        50.476  1       
i1_2_lut_adj_491/B->i1_2_lut_adj_491/Z    LUT4            B_TO_Z_DELAY   0.477        50.953  1       
n57_2                                                     NET DELAY      2.075        53.028  1       
sample_position/i3991_4_lut_4_lut/C->sample_position/i3991_4_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY   0.477        53.505  16      
sample_position/n6094 ( SP )                              NET DELAY      2.075        55.580  1       



                                                          CONSTRAINT     0.000        20.833  1       
pll_48/lscc_pll_inst/u_PLL_B/OUTCORE      PLL_B           CLOCK LATENCY  2.225        23.058  191     
Main_Clock ( CK )                                         NET DELAY      8.300        31.358  1       
                                                          Uncertainty    0.000        31.358  
                                                          Setup time     0.199        31.159  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         31.159  
Arrival Time                                                                         -55.580  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                 -24.420  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Frequency_831__i0/Q  (FD1P3XZ)
Path End         : sample_position/Accumulated_Offset__i10/SP  (FD1P3XZ)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 18
Delay Ratio      : 78.9% (route), 21.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -24.420 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
pll_48/lscc_pll_inst/u_PLL_B/OUTCORE      PLL_B           CLOCK LATENCY  2.225         2.225  191     
Main_Clock                                                NET DELAY      8.300        10.525  1       



sample_position/Accumulated_Frequency_831__i0/CK->sample_position/Accumulated_Frequency_831__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        11.916  3       
sample_position/Accumulated_Frequency[0]                  NET DELAY      0.280        12.196  1       
sample_position/LessThan_5_i4_4_lut/D->sample_position/LessThan_5_i4_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477        12.673  1       
sample_position/n4                                        NET DELAY      2.075        14.748  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        15.225  1       
sample_position/n6_adj_1068                               NET DELAY      2.075        17.300  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        17.777  1       
sample_position/n8_adj_1067                               NET DELAY      2.075        19.852  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        20.329  1       
sample_position/n10_adj_1063                              NET DELAY      2.075        22.404  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        22.881  1       
sample_position/n12_adj_1060                              NET DELAY      2.075        24.956  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        25.433  1       
sample_position/n14_adj_1058                              NET DELAY      2.075        27.508  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        27.985  1       
sample_position/n16                                       NET DELAY      2.075        30.060  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        30.537  1       
sample_position/n18                                       NET DELAY      2.075        32.612  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        33.089  1       
sample_position/n20                                       NET DELAY      2.075        35.164  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        35.641  1       
sample_position/n22                                       NET DELAY      2.075        37.716  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        38.193  1       
sample_position/n24                                       NET DELAY      2.075        40.268  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        40.745  1       
sample_position/n26                                       NET DELAY      2.075        42.820  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        43.297  1       
sample_position/n28                                       NET DELAY      2.075        45.372  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        45.849  1       
sample_position/n30                                       NET DELAY      2.075        47.924  1       
sample_position/LessThan_5_i32_3_lut/A->sample_position/LessThan_5_i32_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        48.401  17      
n70                                                       NET DELAY      2.075        50.476  1       
i1_2_lut_adj_491/B->i1_2_lut_adj_491/Z    LUT4            B_TO_Z_DELAY   0.477        50.953  1       
n57_2                                                     NET DELAY      2.075        53.028  1       
sample_position/i3991_4_lut_4_lut/C->sample_position/i3991_4_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY   0.477        53.505  16      
sample_position/n6094 ( SP )                              NET DELAY      2.075        55.580  1       



                                                          CONSTRAINT     0.000        20.833  1       
pll_48/lscc_pll_inst/u_PLL_B/OUTCORE      PLL_B           CLOCK LATENCY  2.225        23.058  191     
Main_Clock ( CK )                                         NET DELAY      8.300        31.358  1       
                                                          Uncertainty    0.000        31.358  
                                                          Setup time     0.199        31.159  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         31.159  
Arrival Time                                                                         -55.580  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                 -24.420  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Frequency_831__i0/Q  (FD1P3XZ)
Path End         : sample_position/Accumulated_Offset__i11/SP  (FD1P3XZ)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 18
Delay Ratio      : 78.9% (route), 21.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -24.420 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
pll_48/lscc_pll_inst/u_PLL_B/OUTCORE      PLL_B           CLOCK LATENCY  2.225         2.225  191     
Main_Clock                                                NET DELAY      8.300        10.525  1       



sample_position/Accumulated_Frequency_831__i0/CK->sample_position/Accumulated_Frequency_831__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        11.916  3       
sample_position/Accumulated_Frequency[0]                  NET DELAY      0.280        12.196  1       
sample_position/LessThan_5_i4_4_lut/D->sample_position/LessThan_5_i4_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477        12.673  1       
sample_position/n4                                        NET DELAY      2.075        14.748  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        15.225  1       
sample_position/n6_adj_1068                               NET DELAY      2.075        17.300  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        17.777  1       
sample_position/n8_adj_1067                               NET DELAY      2.075        19.852  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        20.329  1       
sample_position/n10_adj_1063                              NET DELAY      2.075        22.404  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        22.881  1       
sample_position/n12_adj_1060                              NET DELAY      2.075        24.956  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        25.433  1       
sample_position/n14_adj_1058                              NET DELAY      2.075        27.508  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        27.985  1       
sample_position/n16                                       NET DELAY      2.075        30.060  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        30.537  1       
sample_position/n18                                       NET DELAY      2.075        32.612  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        33.089  1       
sample_position/n20                                       NET DELAY      2.075        35.164  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        35.641  1       
sample_position/n22                                       NET DELAY      2.075        37.716  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        38.193  1       
sample_position/n24                                       NET DELAY      2.075        40.268  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        40.745  1       
sample_position/n26                                       NET DELAY      2.075        42.820  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        43.297  1       
sample_position/n28                                       NET DELAY      2.075        45.372  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        45.849  1       
sample_position/n30                                       NET DELAY      2.075        47.924  1       
sample_position/LessThan_5_i32_3_lut/A->sample_position/LessThan_5_i32_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        48.401  17      
n70                                                       NET DELAY      2.075        50.476  1       
i1_2_lut_adj_491/B->i1_2_lut_adj_491/Z    LUT4            B_TO_Z_DELAY   0.477        50.953  1       
n57_2                                                     NET DELAY      2.075        53.028  1       
sample_position/i3991_4_lut_4_lut/C->sample_position/i3991_4_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY   0.477        53.505  16      
sample_position/n6094 ( SP )                              NET DELAY      2.075        55.580  1       



                                                          CONSTRAINT     0.000        20.833  1       
pll_48/lscc_pll_inst/u_PLL_B/OUTCORE      PLL_B           CLOCK LATENCY  2.225        23.058  191     
Main_Clock ( CK )                                         NET DELAY      8.300        31.358  1       
                                                          Uncertainty    0.000        31.358  
                                                          Setup time     0.199        31.159  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         31.159  
Arrival Time                                                                         -55.580  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                 -24.420  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Frequency_831__i0/Q  (FD1P3XZ)
Path End         : sample_position/Accumulated_Offset__i12/SP  (FD1P3XZ)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 18
Delay Ratio      : 78.9% (route), 21.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -24.420 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
pll_48/lscc_pll_inst/u_PLL_B/OUTCORE      PLL_B           CLOCK LATENCY  2.225         2.225  191     
Main_Clock                                                NET DELAY      8.300        10.525  1       



sample_position/Accumulated_Frequency_831__i0/CK->sample_position/Accumulated_Frequency_831__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        11.916  3       
sample_position/Accumulated_Frequency[0]                  NET DELAY      0.280        12.196  1       
sample_position/LessThan_5_i4_4_lut/D->sample_position/LessThan_5_i4_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477        12.673  1       
sample_position/n4                                        NET DELAY      2.075        14.748  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        15.225  1       
sample_position/n6_adj_1068                               NET DELAY      2.075        17.300  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        17.777  1       
sample_position/n8_adj_1067                               NET DELAY      2.075        19.852  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        20.329  1       
sample_position/n10_adj_1063                              NET DELAY      2.075        22.404  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        22.881  1       
sample_position/n12_adj_1060                              NET DELAY      2.075        24.956  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        25.433  1       
sample_position/n14_adj_1058                              NET DELAY      2.075        27.508  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        27.985  1       
sample_position/n16                                       NET DELAY      2.075        30.060  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        30.537  1       
sample_position/n18                                       NET DELAY      2.075        32.612  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        33.089  1       
sample_position/n20                                       NET DELAY      2.075        35.164  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        35.641  1       
sample_position/n22                                       NET DELAY      2.075        37.716  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        38.193  1       
sample_position/n24                                       NET DELAY      2.075        40.268  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        40.745  1       
sample_position/n26                                       NET DELAY      2.075        42.820  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        43.297  1       
sample_position/n28                                       NET DELAY      2.075        45.372  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        45.849  1       
sample_position/n30                                       NET DELAY      2.075        47.924  1       
sample_position/LessThan_5_i32_3_lut/A->sample_position/LessThan_5_i32_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        48.401  17      
n70                                                       NET DELAY      2.075        50.476  1       
i1_2_lut_adj_491/B->i1_2_lut_adj_491/Z    LUT4            B_TO_Z_DELAY   0.477        50.953  1       
n57_2                                                     NET DELAY      2.075        53.028  1       
sample_position/i3991_4_lut_4_lut/C->sample_position/i3991_4_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY   0.477        53.505  16      
sample_position/n6094 ( SP )                              NET DELAY      2.075        55.580  1       



                                                          CONSTRAINT     0.000        20.833  1       
pll_48/lscc_pll_inst/u_PLL_B/OUTCORE      PLL_B           CLOCK LATENCY  2.225        23.058  191     
Main_Clock ( CK )                                         NET DELAY      8.300        31.358  1       
                                                          Uncertainty    0.000        31.358  
                                                          Setup time     0.199        31.159  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         31.159  
Arrival Time                                                                         -55.580  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                 -24.420  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Frequency_831__i0/Q  (FD1P3XZ)
Path End         : sample_position/Accumulated_Offset__i13/SP  (FD1P3XZ)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 18
Delay Ratio      : 78.9% (route), 21.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -24.420 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
pll_48/lscc_pll_inst/u_PLL_B/OUTCORE      PLL_B           CLOCK LATENCY  2.225         2.225  191     
Main_Clock                                                NET DELAY      8.300        10.525  1       



sample_position/Accumulated_Frequency_831__i0/CK->sample_position/Accumulated_Frequency_831__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        11.916  3       
sample_position/Accumulated_Frequency[0]                  NET DELAY      0.280        12.196  1       
sample_position/LessThan_5_i4_4_lut/D->sample_position/LessThan_5_i4_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477        12.673  1       
sample_position/n4                                        NET DELAY      2.075        14.748  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        15.225  1       
sample_position/n6_adj_1068                               NET DELAY      2.075        17.300  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        17.777  1       
sample_position/n8_adj_1067                               NET DELAY      2.075        19.852  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        20.329  1       
sample_position/n10_adj_1063                              NET DELAY      2.075        22.404  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        22.881  1       
sample_position/n12_adj_1060                              NET DELAY      2.075        24.956  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        25.433  1       
sample_position/n14_adj_1058                              NET DELAY      2.075        27.508  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        27.985  1       
sample_position/n16                                       NET DELAY      2.075        30.060  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        30.537  1       
sample_position/n18                                       NET DELAY      2.075        32.612  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        33.089  1       
sample_position/n20                                       NET DELAY      2.075        35.164  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        35.641  1       
sample_position/n22                                       NET DELAY      2.075        37.716  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        38.193  1       
sample_position/n24                                       NET DELAY      2.075        40.268  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        40.745  1       
sample_position/n26                                       NET DELAY      2.075        42.820  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        43.297  1       
sample_position/n28                                       NET DELAY      2.075        45.372  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        45.849  1       
sample_position/n30                                       NET DELAY      2.075        47.924  1       
sample_position/LessThan_5_i32_3_lut/A->sample_position/LessThan_5_i32_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        48.401  17      
n70                                                       NET DELAY      2.075        50.476  1       
i1_2_lut_adj_491/B->i1_2_lut_adj_491/Z    LUT4            B_TO_Z_DELAY   0.477        50.953  1       
n57_2                                                     NET DELAY      2.075        53.028  1       
sample_position/i3991_4_lut_4_lut/C->sample_position/i3991_4_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY   0.477        53.505  16      
sample_position/n6094 ( SP )                              NET DELAY      2.075        55.580  1       



                                                          CONSTRAINT     0.000        20.833  1       
pll_48/lscc_pll_inst/u_PLL_B/OUTCORE      PLL_B           CLOCK LATENCY  2.225        23.058  191     
Main_Clock ( CK )                                         NET DELAY      8.300        31.358  1       
                                                          Uncertainty    0.000        31.358  
                                                          Setup time     0.199        31.159  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         31.159  
Arrival Time                                                                         -55.580  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                 -24.420  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Frequency_831__i0/Q  (FD1P3XZ)
Path End         : sample_position/Accumulated_Offset__i14/SP  (FD1P3XZ)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 18
Delay Ratio      : 78.9% (route), 21.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -24.420 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
pll_48/lscc_pll_inst/u_PLL_B/OUTCORE      PLL_B           CLOCK LATENCY  2.225         2.225  191     
Main_Clock                                                NET DELAY      8.300        10.525  1       



sample_position/Accumulated_Frequency_831__i0/CK->sample_position/Accumulated_Frequency_831__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        11.916  3       
sample_position/Accumulated_Frequency[0]                  NET DELAY      0.280        12.196  1       
sample_position/LessThan_5_i4_4_lut/D->sample_position/LessThan_5_i4_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477        12.673  1       
sample_position/n4                                        NET DELAY      2.075        14.748  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        15.225  1       
sample_position/n6_adj_1068                               NET DELAY      2.075        17.300  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        17.777  1       
sample_position/n8_adj_1067                               NET DELAY      2.075        19.852  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        20.329  1       
sample_position/n10_adj_1063                              NET DELAY      2.075        22.404  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        22.881  1       
sample_position/n12_adj_1060                              NET DELAY      2.075        24.956  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        25.433  1       
sample_position/n14_adj_1058                              NET DELAY      2.075        27.508  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        27.985  1       
sample_position/n16                                       NET DELAY      2.075        30.060  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        30.537  1       
sample_position/n18                                       NET DELAY      2.075        32.612  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        33.089  1       
sample_position/n20                                       NET DELAY      2.075        35.164  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        35.641  1       
sample_position/n22                                       NET DELAY      2.075        37.716  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        38.193  1       
sample_position/n24                                       NET DELAY      2.075        40.268  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        40.745  1       
sample_position/n26                                       NET DELAY      2.075        42.820  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        43.297  1       
sample_position/n28                                       NET DELAY      2.075        45.372  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        45.849  1       
sample_position/n30                                       NET DELAY      2.075        47.924  1       
sample_position/LessThan_5_i32_3_lut/A->sample_position/LessThan_5_i32_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        48.401  17      
n70                                                       NET DELAY      2.075        50.476  1       
i1_2_lut_adj_491/B->i1_2_lut_adj_491/Z    LUT4            B_TO_Z_DELAY   0.477        50.953  1       
n57_2                                                     NET DELAY      2.075        53.028  1       
sample_position/i3991_4_lut_4_lut/C->sample_position/i3991_4_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY   0.477        53.505  16      
sample_position/n6094 ( SP )                              NET DELAY      2.075        55.580  1       



                                                          CONSTRAINT     0.000        20.833  1       
pll_48/lscc_pll_inst/u_PLL_B/OUTCORE      PLL_B           CLOCK LATENCY  2.225        23.058  191     
Main_Clock ( CK )                                         NET DELAY      8.300        31.358  1       
                                                          Uncertainty    0.000        31.358  
                                                          Setup time     0.199        31.159  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         31.159  
Arrival Time                                                                         -55.580  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                 -24.420  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Frequency_831__i0/Q  (FD1P3XZ)
Path End         : sample_position/Accumulated_Offset__i15/SP  (FD1P3XZ)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 18
Delay Ratio      : 78.9% (route), 21.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -24.420 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
pll_48/lscc_pll_inst/u_PLL_B/OUTCORE      PLL_B           CLOCK LATENCY  2.225         2.225  191     
Main_Clock                                                NET DELAY      8.300        10.525  1       



sample_position/Accumulated_Frequency_831__i0/CK->sample_position/Accumulated_Frequency_831__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        11.916  3       
sample_position/Accumulated_Frequency[0]                  NET DELAY      0.280        12.196  1       
sample_position/LessThan_5_i4_4_lut/D->sample_position/LessThan_5_i4_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477        12.673  1       
sample_position/n4                                        NET DELAY      2.075        14.748  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        15.225  1       
sample_position/n6_adj_1068                               NET DELAY      2.075        17.300  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        17.777  1       
sample_position/n8_adj_1067                               NET DELAY      2.075        19.852  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        20.329  1       
sample_position/n10_adj_1063                              NET DELAY      2.075        22.404  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        22.881  1       
sample_position/n12_adj_1060                              NET DELAY      2.075        24.956  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        25.433  1       
sample_position/n14_adj_1058                              NET DELAY      2.075        27.508  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        27.985  1       
sample_position/n16                                       NET DELAY      2.075        30.060  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        30.537  1       
sample_position/n18                                       NET DELAY      2.075        32.612  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        33.089  1       
sample_position/n20                                       NET DELAY      2.075        35.164  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        35.641  1       
sample_position/n22                                       NET DELAY      2.075        37.716  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        38.193  1       
sample_position/n24                                       NET DELAY      2.075        40.268  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        40.745  1       
sample_position/n26                                       NET DELAY      2.075        42.820  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        43.297  1       
sample_position/n28                                       NET DELAY      2.075        45.372  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        45.849  1       
sample_position/n30                                       NET DELAY      2.075        47.924  1       
sample_position/LessThan_5_i32_3_lut/A->sample_position/LessThan_5_i32_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        48.401  17      
n70                                                       NET DELAY      2.075        50.476  1       
i1_2_lut_adj_491/B->i1_2_lut_adj_491/Z    LUT4            B_TO_Z_DELAY   0.477        50.953  1       
n57_2                                                     NET DELAY      2.075        53.028  1       
sample_position/i3991_4_lut_4_lut/C->sample_position/i3991_4_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY   0.477        53.505  16      
sample_position/n6094 ( SP )                              NET DELAY      2.075        55.580  1       



                                                          CONSTRAINT     0.000        20.833  1       
pll_48/lscc_pll_inst/u_PLL_B/OUTCORE      PLL_B           CLOCK LATENCY  2.225        23.058  191     
Main_Clock ( CK )                                         NET DELAY      8.300        31.358  1       
                                                          Uncertainty    0.000        31.358  
                                                          Setup time     0.199        31.159  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         31.159  
Arrival Time                                                                         -55.580  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                 -24.420  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Frequency_831__i0/Q  (FD1P3XZ)
Path End         : sample_position/Accumulated_Offset__i0/SP  (FD1P3XZ)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 18
Delay Ratio      : 78.9% (route), 21.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -24.420 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
pll_48/lscc_pll_inst/u_PLL_B/OUTCORE      PLL_B           CLOCK LATENCY  2.225         2.225  191     
Main_Clock                                                NET DELAY      8.300        10.525  1       



sample_position/Accumulated_Frequency_831__i0/CK->sample_position/Accumulated_Frequency_831__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        11.916  3       
sample_position/Accumulated_Frequency[0]                  NET DELAY      0.280        12.196  1       
sample_position/LessThan_5_i4_4_lut/D->sample_position/LessThan_5_i4_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477        12.673  1       
sample_position/n4                                        NET DELAY      2.075        14.748  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        15.225  1       
sample_position/n6_adj_1068                               NET DELAY      2.075        17.300  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        17.777  1       
sample_position/n8_adj_1067                               NET DELAY      2.075        19.852  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        20.329  1       
sample_position/n10_adj_1063                              NET DELAY      2.075        22.404  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        22.881  1       
sample_position/n12_adj_1060                              NET DELAY      2.075        24.956  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        25.433  1       
sample_position/n14_adj_1058                              NET DELAY      2.075        27.508  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        27.985  1       
sample_position/n16                                       NET DELAY      2.075        30.060  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        30.537  1       
sample_position/n18                                       NET DELAY      2.075        32.612  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        33.089  1       
sample_position/n20                                       NET DELAY      2.075        35.164  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        35.641  1       
sample_position/n22                                       NET DELAY      2.075        37.716  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        38.193  1       
sample_position/n24                                       NET DELAY      2.075        40.268  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        40.745  1       
sample_position/n26                                       NET DELAY      2.075        42.820  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        43.297  1       
sample_position/n28                                       NET DELAY      2.075        45.372  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        45.849  1       
sample_position/n30                                       NET DELAY      2.075        47.924  1       
sample_position/LessThan_5_i32_3_lut/A->sample_position/LessThan_5_i32_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        48.401  17      
n70                                                       NET DELAY      2.075        50.476  1       
i1_2_lut_adj_491/B->i1_2_lut_adj_491/Z    LUT4            B_TO_Z_DELAY   0.477        50.953  1       
n57_2                                                     NET DELAY      2.075        53.028  1       
sample_position/i3991_4_lut_4_lut/C->sample_position/i3991_4_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY   0.477        53.505  16      
sample_position/n6094 ( SP )                              NET DELAY      2.075        55.580  1       



                                                          CONSTRAINT     0.000        20.833  1       
pll_48/lscc_pll_inst/u_PLL_B/OUTCORE      PLL_B           CLOCK LATENCY  2.225        23.058  191     
Main_Clock ( CK )                                         NET DELAY      8.300        31.358  1       
                                                          Uncertainty    0.000        31.358  
                                                          Setup time     0.199        31.159  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         31.159  
Arrival Time                                                                         -55.580  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                 -24.420  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_output/Output_Data_i0_i21/Q  (FD1P3XZ)
Path End         : sample_output/dac/r_Data_To_Send_i23_i2/D  (FD1P3XZ)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
pll_48/lscc_pll_inst/u_PLL_B/OUTCORE      PLL_B           CLOCK LATENCY  2.225         2.225  191     
Main_Clock                                                NET DELAY      8.300        10.525  1       



sample_output/Output_Data_i0_i21/CK->sample_output/Output_Data_i0_i21/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        11.916  2       
sample_output/Output_Data[21] ( D )                       NET DELAY      0.280        12.196  1       



                                                          CONSTRAINT     0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/OUTCORE      PLL_B           CLOCK LATENCY  2.225         2.225  191     
Main_Clock ( CK )                                         NET DELAY      8.300        10.525  1       
                                                          Uncertainty    0.000        10.525  
                                                          Hold time      0.000        10.525  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                        -10.525  
Arrival Time                                                                          12.196  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.671  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mult/o_Mult_i8/Q  (FD1P3XZ)
Path End         : genadder[1].adder/r_Multiple__i8/D  (FD1P3XZ)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
pll_48/lscc_pll_inst/u_PLL_B/OUTCORE      PLL_B           CLOCK LATENCY  2.225         2.225  191     
Main_Clock                                                NET DELAY      8.300        10.525  1       



mult/o_Mult_i8/CK->mult/o_Mult_i8/Q       FD1P3XZ         CK_TO_Q_DELAY  1.391        11.916  3       
Adder_Mult[8] ( D )                                       NET DELAY      0.280        12.196  1       



                                                          CONSTRAINT     0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/OUTCORE      PLL_B           CLOCK LATENCY  2.225         2.225  191     
Main_Clock ( CK )                                         NET DELAY      8.300        10.525  1       
                                                          Uncertainty    0.000        10.525  
                                                          Hold time      0.000        10.525  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                        -10.525  
Arrival Time                                                                          12.196  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.671  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mult/SM_Scale_Mult_FSM_i3/Q  (FD1P3XZ)
Path End         : mult/o_Comb_Muted/D  (FD1P3XZ)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
pll_48/lscc_pll_inst/u_PLL_B/OUTCORE      PLL_B           CLOCK LATENCY  2.225         2.225  191     
Main_Clock                                                NET DELAY      8.300        10.525  1       



mult/SM_Scale_Mult_FSM_i3/CK->mult/SM_Scale_Mult_FSM_i3/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        11.916  5       
o_Comb_Muted_N_739 ( D )                                  NET DELAY      0.280        12.196  1       



                                                          CONSTRAINT     0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/OUTCORE      PLL_B           CLOCK LATENCY  2.225         2.225  191     
Main_Clock ( CK )                                         NET DELAY      8.300        10.525  1       
                                                          Uncertainty    0.000        10.525  
                                                          Hold time      0.000        10.525  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                        -10.525  
Arrival Time                                                                          12.196  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.671  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SM_Top_FSM_i7/Q  (FD1P3XZ)
Path End         : Reset_Mult_Scaler_c/D  (FD1P3XZ)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
pll_48/lscc_pll_inst/u_PLL_B/OUTCORE      PLL_B           CLOCK LATENCY  2.225         2.225  191     
Main_Clock                                                NET DELAY      8.300        10.525  1       



SM_Top_FSM_i7/CK->SM_Top_FSM_i7/Q         FD1P3XZ         CK_TO_Q_DELAY  1.391        11.916  15      
Reset_Mult_Scaler_N_201 ( D )                             NET DELAY      0.280        12.196  1       



                                                          CONSTRAINT     0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/OUTCORE      PLL_B           CLOCK LATENCY  2.225         2.225  191     
Main_Clock ( CK )                                         NET DELAY      8.300        10.525  1       
                                                          Uncertainty    0.000        10.525  
                                                          Hold time      0.000        10.525  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                        -10.525  
Arrival Time                                                                          12.196  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.671  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mult/o_Mult_i8/Q  (FD1P3XZ)
Path End         : genadder[0].adder/r_Multiple__i8/D  (FD1P3XZ)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
pll_48/lscc_pll_inst/u_PLL_B/OUTCORE      PLL_B           CLOCK LATENCY  2.225         2.225  191     
Main_Clock                                                NET DELAY      8.300        10.525  1       



mult/o_Mult_i8/CK->mult/o_Mult_i8/Q       FD1P3XZ         CK_TO_Q_DELAY  1.391        11.916  3       
Adder_Mult[8] ( D )                                       NET DELAY      0.280        12.196  1       



                                                          CONSTRAINT     0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/OUTCORE      PLL_B           CLOCK LATENCY  2.225         2.225  191     
Main_Clock ( CK )                                         NET DELAY      8.300        10.525  1       
                                                          Uncertainty    0.000        10.525  
                                                          Hold time      0.000        10.525  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                        -10.525  
Arrival Time                                                                          12.196  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.671  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SM_Top_FSM_i6/Q  (FD1P3XZ)
Path End         : Adder_Clear_c/D  (FD1P3XZ)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
pll_48/lscc_pll_inst/u_PLL_B/OUTCORE      PLL_B           CLOCK LATENCY  2.225         2.225  191     
Main_Clock                                                NET DELAY      8.300        10.525  1       



SM_Top_FSM_i6/CK->SM_Top_FSM_i6/Q         FD1P3XZ         CK_TO_Q_DELAY  1.391        11.916  3       
Adder_Clear_N_197 ( D )                                   NET DELAY      0.280        12.196  1       



                                                          CONSTRAINT     0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/OUTCORE      PLL_B           CLOCK LATENCY  2.225         2.225  191     
Main_Clock ( CK )                                         NET DELAY      8.300        10.525  1       
                                                          Uncertainty    0.000        10.525  
                                                          Hold time      0.000        10.525  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                        -10.525  
Arrival Time                                                                          12.196  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.671  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SM_Top_FSM_i7/Q  (FD1P3XZ)
Path End         : DAC_Send_c/D  (FD1P3XZ)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
pll_48/lscc_pll_inst/u_PLL_B/OUTCORE      PLL_B           CLOCK LATENCY  2.225         2.225  191     
Main_Clock                                                NET DELAY      8.300        10.525  1       



SM_Top_FSM_i7/CK->SM_Top_FSM_i7/Q         FD1P3XZ         CK_TO_Q_DELAY  1.391        11.916  15      
Reset_Mult_Scaler_N_201 ( D )                             NET DELAY      0.280        12.196  1       



                                                          CONSTRAINT     0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/OUTCORE      PLL_B           CLOCK LATENCY  2.225         2.225  191     
Main_Clock ( CK )                                         NET DELAY      8.300        10.525  1       
                                                          Uncertainty    0.000        10.525  
                                                          Hold time      0.000        10.525  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                        -10.525  
Arrival Time                                                                          12.196  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.671  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/SM_Sample_Position_FSM_i5/Q  (FD1P3XZ)
Path End         : sample_position/o_Freq_Too_High/D  (FD1P3XZ)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
pll_48/lscc_pll_inst/u_PLL_B/OUTCORE      PLL_B           CLOCK LATENCY  2.225         2.225  191     
Main_Clock                                                NET DELAY      8.300        10.525  1       



sample_position/SM_Sample_Position_FSM_i5/CK->sample_position/SM_Sample_Position_FSM_i5/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        11.916  28      
o_Freq_Too_High_N_366 ( D )                               NET DELAY      0.280        12.196  1       



                                                          CONSTRAINT     0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/OUTCORE      PLL_B           CLOCK LATENCY  2.225         2.225  191     
Main_Clock ( CK )                                         NET DELAY      8.300        10.525  1       
                                                          Uncertainty    0.000        10.525  
                                                          Hold time      0.000        10.525  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                        -10.525  
Arrival Time                                                                          12.196  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.671  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/SM_Sample_Position_FSM_i3/Q  (FD1P3XZ)
Path End         : sample_position/SM_Sample_Position_FSM_i4/D  (FD1P3XZ)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
pll_48/lscc_pll_inst/u_PLL_B/OUTCORE      PLL_B           CLOCK LATENCY  2.225         2.225  191     
Main_Clock                                                NET DELAY      8.300        10.525  1       



sample_position/SM_Sample_Position_FSM_i3/CK->sample_position/SM_Sample_Position_FSM_i3/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        11.916  7       
n1278 ( D )                                               NET DELAY      0.280        12.196  1       



                                                          CONSTRAINT     0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/OUTCORE      PLL_B           CLOCK LATENCY  2.225         2.225  191     
Main_Clock ( CK )                                         NET DELAY      8.300        10.525  1       
                                                          Uncertainty    0.000        10.525  
                                                          Hold time      0.000        10.525  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                        -10.525  
Arrival Time                                                                          12.196  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.671  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SM_Top_FSM_i6/Q  (FD1P3XZ)
Path End         : SM_Top_FSM_i8/D  (FD1P3XZ)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
pll_48/lscc_pll_inst/u_PLL_B/OUTCORE      PLL_B           CLOCK LATENCY  2.225         2.225  191     
Main_Clock                                                NET DELAY      8.300        10.525  1       



SM_Top_FSM_i6/CK->SM_Top_FSM_i6/Q         FD1P3XZ         CK_TO_Q_DELAY  1.391        11.916  3       
Adder_Clear_N_197 ( D )                                   NET DELAY      0.280        12.196  1       



                                                          CONSTRAINT     0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/OUTCORE      PLL_B           CLOCK LATENCY  2.225         2.225  191     
Main_Clock ( CK )                                         NET DELAY      8.300        10.525  1       
                                                          Uncertainty    0.000        10.525  
                                                          Hold time      0.000        10.525  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                        -10.525  
Arrival Time                                                                          12.196  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.671  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

