// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        srcYUV_dout,
        srcYUV_empty_n,
        srcYUV_read,
        srcYUV_num_data_valid,
        srcYUV_fifo_cap,
        bckgndYUV_din,
        bckgndYUV_full_n,
        bckgndYUV_write,
        bckgndYUV_num_data_valid,
        bckgndYUV_fifo_cap,
        rampVal_3_flag_0,
        hdata_flag_0,
        rampVal_2_flag_0,
        outpix_2,
        outpix_1,
        outpix,
        loopWidth,
        conv2_i_i_i313,
        conv2_i_i_i299,
        conv2_i_i_i286,
        conv2_i_i_i271_cast_cast,
        conv2_i_i_i_cast_cast,
        outpix_10,
        conv2_i_i10_i285_cast_cast_cast_cast,
        conv2_i_i10_i270,
        conv2_i_i10_i267,
        rampStart_1,
        patternId_val_load,
        Zplate_Hor_Control_Start,
        outpix_9_cast,
        y,
        colorFormatLocal,
        empty_48,
        barWidth_cast,
        barWidth,
        shl_i,
        Zplate_Hor_Control_Delta,
        Zplate_Ver_Control_Start,
        cmp12_i,
        Zplate_Ver_Control_Delta,
        sub_i_i_i,
        barWidthMinSamples,
        cmp11_i,
        sub35_i,
        add_i410,
        icmp,
        empty,
        cmp136_i,
        passthruStartX_val_load,
        passthruEndX_val_load,
        rev,
        rev304,
        dpYUVCoef,
        dpDynamicRange,
        colorSel,
        enableInput_val_load,
        rampVal_3_flag_1_out,
        rampVal_3_flag_1_out_ap_vld,
        rampVal_3_new_1_out,
        rampVal_3_new_1_out_ap_vld,
        rampVal_3_loc_1_out_i,
        rampVal_3_loc_1_out_o,
        rampVal_3_loc_1_out_o_ap_vld,
        rampVal_loc_1_out_i,
        rampVal_loc_1_out_o,
        rampVal_loc_1_out_o_ap_vld,
        tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_i,
        tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_o,
        tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_o_ap_vld,
        zonePlateVAddr_loc_1_out_i,
        zonePlateVAddr_loc_1_out_o,
        zonePlateVAddr_loc_1_out_o_ap_vld,
        vBarSel_loc_1_out_i,
        vBarSel_loc_1_out_o,
        vBarSel_loc_1_out_o_ap_vld,
        tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4_out_i,
        tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4_out_o,
        tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4_out_o_ap_vld,
        hdata_flag_1_out,
        hdata_flag_1_out_ap_vld,
        hdata_new_1_out,
        hdata_new_1_out_ap_vld,
        hdata_loc_1_out_i,
        hdata_loc_1_out_o,
        hdata_loc_1_out_o_ap_vld,
        vBarSel_2_loc_1_out_i,
        vBarSel_2_loc_1_out_o,
        vBarSel_2_loc_1_out_o_ap_vld,
        tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4_out_i,
        tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4_out_o,
        tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4_out_o_ap_vld,
        rampVal_2_flag_1_out,
        rampVal_2_flag_1_out_ap_vld,
        rampVal_2_new_1_out,
        rampVal_2_new_1_out_ap_vld,
        rampVal_2_loc_1_out_i,
        rampVal_2_loc_1_out_o,
        rampVal_2_loc_1_out_o_ap_vld,
        vBarSel_3_loc_1_out_i,
        vBarSel_3_loc_1_out_o,
        vBarSel_3_loc_1_out_o_ap_vld,
        tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4_out_i,
        tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4_out_o,
        tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4_out_o_ap_vld,
        outpix_5_out,
        outpix_5_out_ap_vld,
        outpix_4_out,
        outpix_4_out_ap_vld,
        outpix_3_out,
        outpix_3_out_ap_vld,
        p_0_0_0247_out_i,
        p_0_0_0247_out_o,
        p_0_0_0247_out_o_ap_vld,
        p_0_0_09245_out_i,
        p_0_0_09245_out_o,
        p_0_0_09245_out_o_ap_vld,
        p_0_0_010243_out_i,
        p_0_0_010243_out_o,
        p_0_0_010243_out_o_ap_vld,
        rampVal,
        rampVal_ap_vld,
        tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel,
        tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_ap_vld,
        zonePlateVAddr,
        zonePlateVAddr_ap_vld,
        tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_1,
        tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_1_ap_vld,
        vBarSel,
        vBarSel_ap_vld,
        tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_1,
        tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_1_ap_vld,
        vBarSel_2,
        vBarSel_2_ap_vld,
        tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_1,
        tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_1_ap_vld,
        vBarSel_1,
        vBarSel_1_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [29:0] srcYUV_dout;
input   srcYUV_empty_n;
output   srcYUV_read;
input  [4:0] srcYUV_num_data_valid;
input  [4:0] srcYUV_fifo_cap;
output  [29:0] bckgndYUV_din;
input   bckgndYUV_full_n;
output   bckgndYUV_write;
input  [4:0] bckgndYUV_num_data_valid;
input  [4:0] bckgndYUV_fifo_cap;
input  [0:0] rampVal_3_flag_0;
input  [0:0] hdata_flag_0;
input  [0:0] rampVal_2_flag_0;
input  [9:0] outpix_2;
input  [9:0] outpix_1;
input  [9:0] outpix;
input  [15:0] loopWidth;
input  [9:0] conv2_i_i_i313;
input  [9:0] conv2_i_i_i299;
input  [9:0] conv2_i_i_i286;
input  [6:0] conv2_i_i_i271_cast_cast;
input  [2:0] conv2_i_i_i_cast_cast;
input  [9:0] outpix_10;
input  [4:0] conv2_i_i10_i285_cast_cast_cast_cast;
input  [9:0] conv2_i_i10_i270;
input  [9:0] conv2_i_i10_i267;
input  [9:0] rampStart_1;
input  [7:0] patternId_val_load;
input  [15:0] Zplate_Hor_Control_Start;
input  [9:0] outpix_9_cast;
input  [15:0] y;
input  [7:0] colorFormatLocal;
input  [7:0] empty_48;
input  [10:0] barWidth_cast;
input  [10:0] barWidth;
input  [15:0] shl_i;
input  [15:0] Zplate_Hor_Control_Delta;
input  [15:0] Zplate_Ver_Control_Start;
input  [0:0] cmp12_i;
input  [15:0] Zplate_Ver_Control_Delta;
input  [10:0] sub_i_i_i;
input  [9:0] barWidthMinSamples;
input  [0:0] cmp11_i;
input  [16:0] sub35_i;
input  [9:0] add_i410;
input  [0:0] icmp;
input  [0:0] empty;
input  [0:0] cmp136_i;
input  [15:0] passthruStartX_val_load;
input  [15:0] passthruEndX_val_load;
input  [0:0] rev;
input  [0:0] rev304;
input  [7:0] dpYUVCoef;
input  [7:0] dpDynamicRange;
input  [1:0] colorSel;
input  [7:0] enableInput_val_load;
output  [0:0] rampVal_3_flag_1_out;
output   rampVal_3_flag_1_out_ap_vld;
output  [15:0] rampVal_3_new_1_out;
output   rampVal_3_new_1_out_ap_vld;
input  [15:0] rampVal_3_loc_1_out_i;
output  [15:0] rampVal_3_loc_1_out_o;
output   rampVal_3_loc_1_out_o_ap_vld;
input  [15:0] rampVal_loc_1_out_i;
output  [15:0] rampVal_loc_1_out_o;
output   rampVal_loc_1_out_o_ap_vld;
input  [7:0] tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_i;
output  [7:0] tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_o;
output   tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_o_ap_vld;
input  [15:0] zonePlateVAddr_loc_1_out_i;
output  [15:0] zonePlateVAddr_loc_1_out_o;
output   zonePlateVAddr_loc_1_out_o_ap_vld;
input  [7:0] vBarSel_loc_1_out_i;
output  [7:0] vBarSel_loc_1_out_o;
output   vBarSel_loc_1_out_o_ap_vld;
input  [7:0] tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4_out_i;
output  [7:0] tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4_out_o;
output   tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4_out_o_ap_vld;
output  [0:0] hdata_flag_1_out;
output   hdata_flag_1_out_ap_vld;
output  [15:0] hdata_new_1_out;
output   hdata_new_1_out_ap_vld;
input  [15:0] hdata_loc_1_out_i;
output  [15:0] hdata_loc_1_out_o;
output   hdata_loc_1_out_o_ap_vld;
input  [7:0] vBarSel_2_loc_1_out_i;
output  [7:0] vBarSel_2_loc_1_out_o;
output   vBarSel_2_loc_1_out_o_ap_vld;
input  [7:0] tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4_out_i;
output  [7:0] tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4_out_o;
output   tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4_out_o_ap_vld;
output  [0:0] rampVal_2_flag_1_out;
output   rampVal_2_flag_1_out_ap_vld;
output  [15:0] rampVal_2_new_1_out;
output   rampVal_2_new_1_out_ap_vld;
input  [15:0] rampVal_2_loc_1_out_i;
output  [15:0] rampVal_2_loc_1_out_o;
output   rampVal_2_loc_1_out_o_ap_vld;
input  [7:0] vBarSel_3_loc_1_out_i;
output  [7:0] vBarSel_3_loc_1_out_o;
output   vBarSel_3_loc_1_out_o_ap_vld;
input  [7:0] tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4_out_i;
output  [7:0] tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4_out_o;
output   tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4_out_o_ap_vld;
output  [9:0] outpix_5_out;
output   outpix_5_out_ap_vld;
output  [9:0] outpix_4_out;
output   outpix_4_out_ap_vld;
output  [9:0] outpix_3_out;
output   outpix_3_out_ap_vld;
input  [9:0] p_0_0_0247_out_i;
output  [9:0] p_0_0_0247_out_o;
output   p_0_0_0247_out_o_ap_vld;
input  [9:0] p_0_0_09245_out_i;
output  [9:0] p_0_0_09245_out_o;
output   p_0_0_09245_out_o_ap_vld;
input  [9:0] p_0_0_010243_out_i;
output  [9:0] p_0_0_010243_out_o;
output   p_0_0_010243_out_o_ap_vld;
output  [9:0] rampVal;
output   rampVal_ap_vld;
output  [7:0] tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel;
output   tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_ap_vld;
output  [15:0] zonePlateVAddr;
output   zonePlateVAddr_ap_vld;
output  [2:0] tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_1;
output   tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_1_ap_vld;
output  [2:0] vBarSel;
output   vBarSel_ap_vld;
output  [2:0] tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_1;
output   tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_1_ap_vld;
output  [7:0] vBarSel_2;
output   vBarSel_2_ap_vld;
output  [2:0] tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_1;
output   tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_1_ap_vld;
output  [0:0] vBarSel_1;
output   vBarSel_1_ap_vld;

reg ap_idle;
reg srcYUV_read;
reg bckgndYUV_write;
reg rampVal_3_flag_1_out_ap_vld;
reg rampVal_3_new_1_out_ap_vld;
reg[15:0] rampVal_3_loc_1_out_o;
reg rampVal_3_loc_1_out_o_ap_vld;
reg[15:0] rampVal_loc_1_out_o;
reg rampVal_loc_1_out_o_ap_vld;
reg[7:0] tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_o;
reg tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_o_ap_vld;
reg[15:0] zonePlateVAddr_loc_1_out_o;
reg zonePlateVAddr_loc_1_out_o_ap_vld;
reg[7:0] vBarSel_loc_1_out_o;
reg vBarSel_loc_1_out_o_ap_vld;
reg[7:0] tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4_out_o;
reg tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4_out_o_ap_vld;
reg hdata_flag_1_out_ap_vld;
reg hdata_new_1_out_ap_vld;
reg[15:0] hdata_loc_1_out_o;
reg hdata_loc_1_out_o_ap_vld;
reg[7:0] vBarSel_2_loc_1_out_o;
reg vBarSel_2_loc_1_out_o_ap_vld;
reg[7:0] tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4_out_o;
reg tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4_out_o_ap_vld;
reg rampVal_2_flag_1_out_ap_vld;
reg rampVal_2_new_1_out_ap_vld;
reg[15:0] rampVal_2_loc_1_out_o;
reg rampVal_2_loc_1_out_o_ap_vld;
reg[7:0] vBarSel_3_loc_1_out_o;
reg vBarSel_3_loc_1_out_o_ap_vld;
reg[7:0] tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4_out_o;
reg tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4_out_o_ap_vld;
reg outpix_5_out_ap_vld;
reg outpix_4_out_ap_vld;
reg outpix_3_out_ap_vld;
reg[9:0] p_0_0_0247_out_o;
reg p_0_0_0247_out_o_ap_vld;
reg[9:0] p_0_0_09245_out_o;
reg p_0_0_09245_out_o_ap_vld;
reg[9:0] p_0_0_010243_out_o;
reg p_0_0_010243_out_o_ap_vld;
reg[9:0] rampVal;
reg rampVal_ap_vld;
reg[7:0] tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel;
reg tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_ap_vld;
reg[15:0] zonePlateVAddr;
reg zonePlateVAddr_ap_vld;
reg[2:0] tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_1;
reg tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_1_ap_vld;
reg[2:0] vBarSel;
reg vBarSel_ap_vld;
reg[2:0] tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_1;
reg tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_1_ap_vld;
reg[7:0] vBarSel_2;
reg vBarSel_2_ap_vld;
reg[2:0] tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_1;
reg tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_1_ap_vld;
reg[0:0] vBarSel_1;
reg vBarSel_1_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln565_reg_5034;
reg   [0:0] icmp_ln565_reg_5034_pp0_iter17_reg;
reg   [0:0] cmp8_reg_5030;
reg    ap_predicate_op689_read_state19;
reg    ap_block_state19_pp0_stage0_iter18;
reg    ap_block_state22_pp0_stage0_iter21;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln565_fu_1988_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [1:0] redYuv_address0;
wire   [9:0] redYuv_q0;
wire   [1:0] grnYuv_address0;
wire   [9:0] grnYuv_q0;
wire   [1:0] bluYuv_address0;
wire   [9:0] bluYuv_q0;
wire   [1:0] blkYuv_address0;
wire   [9:0] blkYuv_q0;
wire   [1:0] whiYuv_address0;
wire   [9:0] whiYuv_q0;
wire   [1:0] tpgBarSelRgb_r_q0;
wire   [9:0] tpgBarSelYuv_y_q0;
wire   [1:0] tpgBarSelRgb_g_q0;
wire   [9:0] tpgBarSelYuv_u_q0;
wire   [9:0] tpgBarSelYuv_v_q0;
reg   [10:0] tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_xBar;
wire   [1:0] tpgBarSelRgb_b_q0;
wire   [10:0] tpgSinTableArray_address0;
wire   [19:0] tpgSinTableArray_q0;
reg   [15:0] zonePlateVDelta;
wire   [5:0] tpgTartanBarArray_address0;
wire   [2:0] tpgTartanBarArray_q0;
reg   [9:0] tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign;
reg   [9:0] yCount;
reg   [9:0] tpgPatternCrossHatch_unsigned_short_unsigned_short_unsigned_short_unsigned_sh;
reg   [0:0] vHatch;
reg   [9:0] yCount_2;
wire   [1:0] whiYuv_1_address0;
wire   [9:0] whiYuv_1_q0;
wire   [1:0] blkYuv_1_address0;
wire   [9:0] blkYuv_1_q0;
wire   [9:0] tpgSinTableArray_9bit_0_address0;
wire   [7:0] tpgSinTableArray_9bit_0_q0;
wire   [9:0] tpgSinTableArray_9bit_0_address1;
wire   [7:0] tpgSinTableArray_9bit_0_q1;
wire   [9:0] tpgSinTableArray_9bit_0_address2;
wire   [7:0] tpgSinTableArray_9bit_0_q2;
wire   [9:0] tpgSinTableArray_9bit_1_address0;
wire   [7:0] tpgSinTableArray_9bit_1_q0;
wire   [9:0] tpgSinTableArray_9bit_1_address1;
wire   [7:0] tpgSinTableArray_9bit_1_q1;
wire   [9:0] tpgSinTableArray_9bit_1_address2;
wire   [7:0] tpgSinTableArray_9bit_1_q2;
wire   [9:0] tpgSinTableArray_9bit_2_address0;
wire   [8:0] tpgSinTableArray_9bit_2_q0;
wire   [9:0] tpgSinTableArray_9bit_2_address1;
wire   [8:0] tpgSinTableArray_9bit_2_q1;
wire   [9:0] tpgSinTableArray_9bit_2_address2;
wire   [8:0] tpgSinTableArray_9bit_2_q2;
wire   [4:0] tpgCheckerBoardArray_address0;
wire   [1:0] tpgCheckerBoardArray_q0;
reg   [9:0] tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_s;
reg   [9:0] yCount_3;
reg   [27:0] rSerie;
reg   [27:0] gSerie;
reg   [27:0] bSerie;
wire   [2:0] DPtpgBarSelRgb_VESA_r_address0;
wire   [1:0] DPtpgBarSelRgb_VESA_r_q0;
wire   [2:0] DPtpgBarSelRgb_VESA_g_address0;
wire   [1:0] DPtpgBarSelRgb_VESA_g_q0;
wire   [2:0] DPtpgBarSelRgb_VESA_b_address0;
wire   [1:0] DPtpgBarSelRgb_VESA_b_q0;
wire   [3:0] DPtpgBarArray_address0;
wire   [2:0] DPtpgBarArray_q0;
reg   [9:0] tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_s;
reg   [5:0] yCount_1;
wire   [2:0] DPtpgBarSelRgb_CEA_r_address0;
wire   [7:0] DPtpgBarSelRgb_CEA_r_q0;
wire   [2:0] DPtpgBarSelRgb_CEA_g_address0;
wire   [7:0] DPtpgBarSelRgb_CEA_g_q0;
wire   [2:0] DPtpgBarSelRgb_CEA_b_address0;
wire   [7:0] DPtpgBarSelRgb_CEA_b_q0;
wire   [2:0] DPtpgBarSelYuv_601_y_address0;
wire   [9:0] DPtpgBarSelYuv_601_y_q0;
wire   [2:0] DPtpgBarSelYuv_601_v_address0;
wire   [9:0] DPtpgBarSelYuv_601_v_q0;
wire   [2:0] DPtpgBarSelYuv_601_u_address0;
wire   [9:0] DPtpgBarSelYuv_601_u_q0;
wire   [2:0] DPtpgBarSelYuv_709_y_address0;
wire   [9:0] DPtpgBarSelYuv_709_y_q0;
wire   [2:0] DPtpgBarSelYuv_709_v_address0;
wire   [9:0] DPtpgBarSelYuv_709_v_q0;
wire   [2:0] DPtpgBarSelYuv_709_u_address0;
wire   [9:0] DPtpgBarSelYuv_709_u_q0;
reg    bckgndYUV_blk_n;
wire    ap_block_pp0_stage0;
reg    srcYUV_blk_n;
reg   [9:0] outpix_41_reg_1815;
reg   [9:0] outpix_40_reg_1826;
reg   [9:0] outpix_39_reg_1837;
wire   [1:0] grp_fu_1848_p3;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln565_reg_5034_pp0_iter14_reg;
wire   [7:0] patternId_val_load_read_reg_4915;
wire   [7:0] colorFormatLocal_read_reg_4904;
reg   [0:0] or_ln1494_reg_5168;
reg   [0:0] or_ln1494_reg_5168_pp0_iter14_reg;
reg    ap_predicate_pred590_state17;
reg    ap_predicate_pred595_state17;
reg    ap_predicate_pred604_state17;
reg    ap_predicate_pred613_state17;
reg    ap_predicate_pred622_state17;
reg    ap_predicate_pred631_state17;
reg    ap_predicate_pred640_state17;
reg   [9:0] reg_1876;
reg   [0:0] icmp_ln565_reg_5034_pp0_iter16_reg;
reg    ap_predicate_pred652_state19;
reg    ap_predicate_pred658_state19;
reg    ap_predicate_pred665_state19;
reg   [1:0] reg_1883;
reg   [0:0] cmp2_i327_reg_4998;
reg    ap_predicate_pred674_state19;
reg    ap_predicate_pred678_state19;
reg    ap_predicate_pred683_state19;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
wire    ap_block_pp0_stage0_subdone_grp0;
wire   [7:0] colorFormatLocal_read_read_fu_710_p2;
wire   [7:0] patternId_val_load_read_read_fu_734_p2;
wire   [11:0] barWidth_cast_cast_fu_1887_p1;
reg   [11:0] barWidth_cast_cast_reg_4966;
wire   [15:0] outpix_9_cast_cast_fu_1891_p1;
reg   [15:0] outpix_9_cast_cast_reg_4971;
wire   [9:0] conv2_i_i10_i285_cast_cast_cast_cast_cast_cast_fu_1899_p1;
reg   [9:0] conv2_i_i10_i285_cast_cast_cast_cast_cast_cast_reg_4976;
wire  signed [9:0] conv2_i_i_i_cast_cast_cast_fu_1903_p1;
reg  signed [9:0] conv2_i_i_i_cast_cast_cast_reg_4982;
wire   [9:0] conv2_i_i_i271_cast_cast_cast_fu_1907_p1;
reg   [9:0] conv2_i_i_i271_cast_cast_cast_reg_4988;
wire   [0:0] cmp121_i_fu_1911_p2;
reg   [0:0] cmp121_i_reg_4994;
wire   [0:0] cmp2_i327_fu_1917_p2;
wire   [0:0] cmp54_i_fu_1923_p2;
reg   [0:0] cmp54_i_reg_5015;
wire   [15:0] colorSel_cast_fu_1929_p1;
reg   [15:0] colorSel_cast_reg_5019;
wire   [0:0] cmp_i371_fu_1933_p2;
reg   [0:0] cmp_i371_reg_5026;
wire   [0:0] cmp8_fu_1939_p2;
reg   [0:0] icmp_ln565_reg_5034_pp0_iter1_reg;
reg   [0:0] icmp_ln565_reg_5034_pp0_iter2_reg;
reg   [0:0] icmp_ln565_reg_5034_pp0_iter3_reg;
reg   [0:0] icmp_ln565_reg_5034_pp0_iter4_reg;
reg   [0:0] icmp_ln565_reg_5034_pp0_iter5_reg;
reg   [0:0] icmp_ln565_reg_5034_pp0_iter6_reg;
reg   [0:0] icmp_ln565_reg_5034_pp0_iter7_reg;
reg   [0:0] icmp_ln565_reg_5034_pp0_iter8_reg;
reg   [0:0] icmp_ln565_reg_5034_pp0_iter9_reg;
reg   [0:0] icmp_ln565_reg_5034_pp0_iter10_reg;
reg   [0:0] icmp_ln565_reg_5034_pp0_iter11_reg;
reg   [0:0] icmp_ln565_reg_5034_pp0_iter12_reg;
reg   [0:0] icmp_ln565_reg_5034_pp0_iter13_reg;
reg   [0:0] icmp_ln565_reg_5034_pp0_iter15_reg;
reg   [0:0] icmp_ln565_reg_5034_pp0_iter18_reg;
reg   [0:0] icmp_ln565_reg_5034_pp0_iter19_reg;
wire   [16:0] zext_ln1347_fu_2000_p1;
wire   [0:0] icmp_ln1072_fu_2004_p2;
reg   [0:0] icmp_ln1072_reg_5043;
reg   [0:0] icmp_ln1072_reg_5043_pp0_iter1_reg;
reg   [0:0] icmp_ln1072_reg_5043_pp0_iter2_reg;
reg   [0:0] icmp_ln1072_reg_5043_pp0_iter3_reg;
reg   [0:0] icmp_ln1072_reg_5043_pp0_iter4_reg;
reg   [0:0] icmp_ln1072_reg_5043_pp0_iter5_reg;
reg   [0:0] icmp_ln1072_reg_5043_pp0_iter6_reg;
reg   [0:0] icmp_ln1072_reg_5043_pp0_iter7_reg;
reg   [0:0] icmp_ln1072_reg_5043_pp0_iter8_reg;
reg   [0:0] icmp_ln1072_reg_5043_pp0_iter9_reg;
reg   [0:0] icmp_ln1072_reg_5043_pp0_iter10_reg;
reg   [0:0] icmp_ln1072_reg_5043_pp0_iter11_reg;
reg   [0:0] icmp_ln1072_reg_5043_pp0_iter12_reg;
reg   [0:0] icmp_ln1072_reg_5043_pp0_iter13_reg;
reg   [0:0] icmp_ln1072_reg_5043_pp0_iter14_reg;
reg   [0:0] icmp_ln1072_reg_5043_pp0_iter15_reg;
reg   [0:0] icmp_ln1072_reg_5043_pp0_iter16_reg;
reg   [0:0] icmp_ln1072_reg_5043_pp0_iter17_reg;
reg   [0:0] icmp_ln1072_reg_5043_pp0_iter18_reg;
wire   [0:0] outpix_50_fu_2010_p1;
reg   [0:0] outpix_50_reg_5053;
reg   [0:0] outpix_50_reg_5053_pp0_iter1_reg;
reg   [0:0] outpix_50_reg_5053_pp0_iter2_reg;
reg   [0:0] outpix_50_reg_5053_pp0_iter3_reg;
reg   [0:0] outpix_50_reg_5053_pp0_iter4_reg;
reg   [0:0] outpix_50_reg_5053_pp0_iter5_reg;
reg   [0:0] outpix_50_reg_5053_pp0_iter6_reg;
reg   [0:0] outpix_50_reg_5053_pp0_iter7_reg;
reg   [0:0] outpix_50_reg_5053_pp0_iter8_reg;
reg   [0:0] outpix_50_reg_5053_pp0_iter9_reg;
reg   [0:0] outpix_50_reg_5053_pp0_iter10_reg;
reg   [0:0] outpix_50_reg_5053_pp0_iter11_reg;
reg   [0:0] outpix_50_reg_5053_pp0_iter12_reg;
reg   [0:0] outpix_50_reg_5053_pp0_iter13_reg;
reg   [0:0] outpix_50_reg_5053_pp0_iter14_reg;
reg   [0:0] outpix_50_reg_5053_pp0_iter15_reg;
reg   [0:0] outpix_50_reg_5053_pp0_iter16_reg;
reg   [0:0] outpix_50_reg_5053_pp0_iter17_reg;
reg   [0:0] outpix_50_reg_5053_pp0_iter18_reg;
reg   [0:0] outpix_50_reg_5053_pp0_iter19_reg;
wire   [10:0] trunc_ln565_11_fu_2018_p1;
reg   [10:0] trunc_ln565_11_reg_5065;
reg   [10:0] trunc_ln565_11_reg_5065_pp0_iter1_reg;
reg   [10:0] trunc_ln565_11_reg_5065_pp0_iter2_reg;
reg   [10:0] trunc_ln565_11_reg_5065_pp0_iter3_reg;
reg   [10:0] trunc_ln565_11_reg_5065_pp0_iter4_reg;
reg   [10:0] trunc_ln565_11_reg_5065_pp0_iter5_reg;
reg   [10:0] trunc_ln565_11_reg_5065_pp0_iter6_reg;
reg   [10:0] trunc_ln565_11_reg_5065_pp0_iter7_reg;
reg   [10:0] trunc_ln565_11_reg_5065_pp0_iter8_reg;
reg   [10:0] trunc_ln565_11_reg_5065_pp0_iter9_reg;
reg   [10:0] trunc_ln565_11_reg_5065_pp0_iter10_reg;
reg   [10:0] trunc_ln565_11_reg_5065_pp0_iter11_reg;
wire   [10:0] add_ln552_fu_2022_p2;
reg   [10:0] add_ln552_reg_5071;
reg   [10:0] add_ln552_reg_5071_pp0_iter1_reg;
reg   [10:0] add_ln552_reg_5071_pp0_iter2_reg;
reg   [10:0] add_ln552_reg_5071_pp0_iter3_reg;
reg   [10:0] add_ln552_reg_5071_pp0_iter4_reg;
reg   [10:0] add_ln552_reg_5071_pp0_iter5_reg;
reg   [10:0] add_ln552_reg_5071_pp0_iter6_reg;
reg   [10:0] add_ln552_reg_5071_pp0_iter7_reg;
reg   [10:0] add_ln552_reg_5071_pp0_iter8_reg;
reg   [10:0] add_ln552_reg_5071_pp0_iter9_reg;
reg   [10:0] add_ln552_reg_5071_pp0_iter10_reg;
reg   [10:0] add_ln552_reg_5071_pp0_iter11_reg;
wire   [10:0] add_ln552_1_fu_2028_p2;
reg   [10:0] add_ln552_1_reg_5077;
reg   [10:0] add_ln552_1_reg_5077_pp0_iter1_reg;
reg   [10:0] add_ln552_1_reg_5077_pp0_iter2_reg;
reg   [10:0] add_ln552_1_reg_5077_pp0_iter3_reg;
reg   [10:0] add_ln552_1_reg_5077_pp0_iter4_reg;
reg   [10:0] add_ln552_1_reg_5077_pp0_iter5_reg;
reg   [10:0] add_ln552_1_reg_5077_pp0_iter6_reg;
reg   [10:0] add_ln552_1_reg_5077_pp0_iter7_reg;
reg   [10:0] add_ln552_1_reg_5077_pp0_iter8_reg;
reg   [10:0] add_ln552_1_reg_5077_pp0_iter9_reg;
reg   [10:0] add_ln552_1_reg_5077_pp0_iter10_reg;
reg   [10:0] add_ln552_1_reg_5077_pp0_iter11_reg;
wire   [0:0] icmp_ln1746_fu_2040_p2;
reg   [0:0] icmp_ln1746_reg_5083;
reg   [0:0] icmp_ln1746_reg_5083_pp0_iter1_reg;
reg   [0:0] icmp_ln1746_reg_5083_pp0_iter2_reg;
reg   [0:0] icmp_ln1746_reg_5083_pp0_iter3_reg;
reg   [0:0] icmp_ln1746_reg_5083_pp0_iter4_reg;
reg   [0:0] icmp_ln1746_reg_5083_pp0_iter5_reg;
reg   [0:0] icmp_ln1746_reg_5083_pp0_iter6_reg;
reg   [0:0] icmp_ln1746_reg_5083_pp0_iter7_reg;
reg   [0:0] icmp_ln1746_reg_5083_pp0_iter8_reg;
reg   [0:0] icmp_ln1746_reg_5083_pp0_iter9_reg;
reg   [0:0] icmp_ln1746_reg_5083_pp0_iter10_reg;
reg   [0:0] icmp_ln1746_reg_5083_pp0_iter11_reg;
reg   [0:0] icmp_ln1746_reg_5083_pp0_iter12_reg;
reg   [0:0] icmp_ln1746_reg_5083_pp0_iter13_reg;
wire   [0:0] icmp_ln1674_fu_2046_p2;
reg   [0:0] icmp_ln1674_reg_5087;
reg   [0:0] icmp_ln1674_reg_5087_pp0_iter1_reg;
reg   [0:0] icmp_ln1674_reg_5087_pp0_iter2_reg;
reg   [0:0] icmp_ln1674_reg_5087_pp0_iter3_reg;
reg   [0:0] icmp_ln1674_reg_5087_pp0_iter4_reg;
reg   [0:0] icmp_ln1674_reg_5087_pp0_iter5_reg;
reg   [0:0] icmp_ln1674_reg_5087_pp0_iter6_reg;
reg   [0:0] icmp_ln1674_reg_5087_pp0_iter7_reg;
reg   [0:0] icmp_ln1674_reg_5087_pp0_iter8_reg;
reg   [0:0] icmp_ln1674_reg_5087_pp0_iter9_reg;
reg   [0:0] icmp_ln1674_reg_5087_pp0_iter10_reg;
reg   [0:0] icmp_ln1674_reg_5087_pp0_iter11_reg;
reg   [0:0] icmp_ln1674_reg_5087_pp0_iter12_reg;
reg   [0:0] icmp_ln1674_reg_5087_pp0_iter13_reg;
reg   [0:0] icmp_ln1674_reg_5087_pp0_iter14_reg;
reg   [0:0] icmp_ln1674_reg_5087_pp0_iter15_reg;
reg   [0:0] icmp_ln1674_reg_5087_pp0_iter16_reg;
reg   [0:0] icmp_ln1674_reg_5087_pp0_iter17_reg;
wire   [0:0] icmp_ln1563_fu_2058_p2;
reg   [0:0] icmp_ln1563_reg_5093;
reg   [0:0] icmp_ln1563_reg_5093_pp0_iter1_reg;
reg   [0:0] icmp_ln1563_reg_5093_pp0_iter2_reg;
reg   [0:0] icmp_ln1563_reg_5093_pp0_iter3_reg;
reg   [0:0] icmp_ln1563_reg_5093_pp0_iter4_reg;
reg   [0:0] icmp_ln1563_reg_5093_pp0_iter5_reg;
reg   [0:0] icmp_ln1563_reg_5093_pp0_iter6_reg;
reg   [0:0] icmp_ln1563_reg_5093_pp0_iter7_reg;
reg   [0:0] icmp_ln1563_reg_5093_pp0_iter8_reg;
reg   [0:0] icmp_ln1563_reg_5093_pp0_iter9_reg;
reg   [0:0] icmp_ln1563_reg_5093_pp0_iter10_reg;
reg   [0:0] icmp_ln1563_reg_5093_pp0_iter11_reg;
reg   [0:0] icmp_ln1563_reg_5093_pp0_iter12_reg;
reg   [0:0] icmp_ln1563_reg_5093_pp0_iter13_reg;
wire   [0:0] and_ln1449_fu_2082_p2;
reg   [0:0] and_ln1449_reg_5097;
reg   [0:0] and_ln1449_reg_5097_pp0_iter1_reg;
wire   [0:0] icmp_ln1473_fu_2088_p2;
reg   [0:0] icmp_ln1473_reg_5101;
reg   [0:0] icmp_ln1473_reg_5101_pp0_iter1_reg;
wire   [0:0] icmp_ln1381_fu_2100_p2;
reg   [0:0] icmp_ln1381_reg_5105;
reg   [0:0] icmp_ln1381_reg_5105_pp0_iter1_reg;
reg   [0:0] icmp_ln1381_reg_5105_pp0_iter2_reg;
reg   [0:0] icmp_ln1381_reg_5105_pp0_iter3_reg;
reg   [0:0] icmp_ln1381_reg_5105_pp0_iter4_reg;
reg   [0:0] icmp_ln1381_reg_5105_pp0_iter5_reg;
reg   [0:0] icmp_ln1381_reg_5105_pp0_iter6_reg;
reg   [0:0] icmp_ln1381_reg_5105_pp0_iter7_reg;
reg   [0:0] icmp_ln1381_reg_5105_pp0_iter8_reg;
reg   [0:0] icmp_ln1381_reg_5105_pp0_iter9_reg;
reg   [0:0] icmp_ln1381_reg_5105_pp0_iter10_reg;
reg   [0:0] icmp_ln1381_reg_5105_pp0_iter11_reg;
reg   [0:0] icmp_ln1381_reg_5105_pp0_iter12_reg;
reg   [0:0] icmp_ln1381_reg_5105_pp0_iter13_reg;
wire   [0:0] icmp_ln1330_fu_2112_p2;
reg   [0:0] icmp_ln1330_reg_5109;
reg   [0:0] icmp_ln1330_reg_5109_pp0_iter1_reg;
reg   [0:0] icmp_ln1330_reg_5109_pp0_iter2_reg;
reg   [0:0] icmp_ln1330_reg_5109_pp0_iter3_reg;
wire   [0:0] and_ln1337_fu_2118_p2;
reg   [0:0] and_ln1337_reg_5113;
reg   [0:0] and_ln1337_reg_5113_pp0_iter1_reg;
reg   [0:0] and_ln1337_reg_5113_pp0_iter2_reg;
reg   [0:0] and_ln1337_reg_5113_pp0_iter3_reg;
wire   [0:0] icmp_ln1095_fu_2130_p2;
reg   [0:0] icmp_ln1095_reg_5117;
reg   [0:0] icmp_ln1095_reg_5117_pp0_iter1_reg;
reg   [0:0] icmp_ln1095_reg_5117_pp0_iter2_reg;
reg   [0:0] icmp_ln1095_reg_5117_pp0_iter3_reg;
reg   [0:0] icmp_ln1095_reg_5117_pp0_iter4_reg;
reg   [0:0] icmp_ln1095_reg_5117_pp0_iter5_reg;
reg   [0:0] icmp_ln1095_reg_5117_pp0_iter6_reg;
reg   [0:0] icmp_ln1095_reg_5117_pp0_iter7_reg;
reg   [0:0] icmp_ln1095_reg_5117_pp0_iter8_reg;
reg   [0:0] icmp_ln1095_reg_5117_pp0_iter9_reg;
reg   [0:0] icmp_ln1095_reg_5117_pp0_iter10_reg;
reg   [0:0] icmp_ln1095_reg_5117_pp0_iter11_reg;
reg   [0:0] icmp_ln1095_reg_5117_pp0_iter12_reg;
reg   [0:0] icmp_ln1095_reg_5117_pp0_iter13_reg;
reg   [0:0] icmp_ln1095_reg_5117_pp0_iter14_reg;
reg   [0:0] icmp_ln1095_reg_5117_pp0_iter15_reg;
reg   [0:0] icmp_ln1095_reg_5117_pp0_iter16_reg;
wire   [0:0] or_ln736_fu_2172_p2;
reg   [0:0] or_ln736_reg_5121;
reg   [0:0] or_ln736_reg_5121_pp0_iter1_reg;
reg   [0:0] or_ln736_reg_5121_pp0_iter2_reg;
reg   [0:0] or_ln736_reg_5121_pp0_iter3_reg;
reg   [0:0] or_ln736_reg_5121_pp0_iter4_reg;
reg   [0:0] or_ln736_reg_5121_pp0_iter5_reg;
reg   [0:0] or_ln736_reg_5121_pp0_iter6_reg;
reg   [0:0] or_ln736_reg_5121_pp0_iter7_reg;
reg   [0:0] or_ln736_reg_5121_pp0_iter8_reg;
reg   [0:0] or_ln736_reg_5121_pp0_iter9_reg;
reg   [0:0] or_ln736_reg_5121_pp0_iter10_reg;
reg   [0:0] or_ln736_reg_5121_pp0_iter11_reg;
reg   [0:0] or_ln736_reg_5121_pp0_iter12_reg;
reg   [0:0] or_ln736_reg_5121_pp0_iter13_reg;
reg   [0:0] or_ln736_reg_5121_pp0_iter14_reg;
reg   [0:0] or_ln736_reg_5121_pp0_iter15_reg;
reg   [0:0] or_ln736_reg_5121_pp0_iter16_reg;
reg   [0:0] or_ln736_reg_5121_pp0_iter17_reg;
reg   [0:0] or_ln736_reg_5121_pp0_iter18_reg;
reg   [0:0] or_ln736_reg_5121_pp0_iter19_reg;
wire   [0:0] and_ln1751_fu_2193_p2;
reg   [0:0] and_ln1751_reg_5128;
reg   [0:0] and_ln1751_reg_5128_pp0_iter2_reg;
reg   [0:0] and_ln1751_reg_5128_pp0_iter3_reg;
reg   [0:0] and_ln1751_reg_5128_pp0_iter4_reg;
reg   [0:0] and_ln1751_reg_5128_pp0_iter5_reg;
reg   [0:0] and_ln1751_reg_5128_pp0_iter6_reg;
reg   [0:0] and_ln1751_reg_5128_pp0_iter7_reg;
reg   [0:0] and_ln1751_reg_5128_pp0_iter8_reg;
reg   [0:0] and_ln1751_reg_5128_pp0_iter9_reg;
reg   [0:0] and_ln1751_reg_5128_pp0_iter10_reg;
reg   [0:0] and_ln1751_reg_5128_pp0_iter11_reg;
reg   [0:0] and_ln1751_reg_5128_pp0_iter12_reg;
reg   [0:0] and_ln1751_reg_5128_pp0_iter13_reg;
wire   [0:0] icmp_ln1768_fu_2230_p2;
reg   [0:0] icmp_ln1768_reg_5132;
reg   [0:0] icmp_ln1768_reg_5132_pp0_iter2_reg;
reg   [0:0] icmp_ln1768_reg_5132_pp0_iter3_reg;
reg   [0:0] icmp_ln1768_reg_5132_pp0_iter4_reg;
reg   [0:0] icmp_ln1768_reg_5132_pp0_iter5_reg;
reg   [0:0] icmp_ln1768_reg_5132_pp0_iter6_reg;
reg   [0:0] icmp_ln1768_reg_5132_pp0_iter7_reg;
reg   [0:0] icmp_ln1768_reg_5132_pp0_iter8_reg;
reg   [0:0] icmp_ln1768_reg_5132_pp0_iter9_reg;
reg   [0:0] icmp_ln1768_reg_5132_pp0_iter10_reg;
reg   [0:0] icmp_ln1768_reg_5132_pp0_iter11_reg;
reg   [0:0] icmp_ln1768_reg_5132_pp0_iter12_reg;
reg   [0:0] icmp_ln1768_reg_5132_pp0_iter13_reg;
wire   [0:0] and_ln1568_fu_2283_p2;
reg   [0:0] and_ln1568_reg_5136;
reg   [0:0] and_ln1568_reg_5136_pp0_iter2_reg;
reg   [0:0] and_ln1568_reg_5136_pp0_iter3_reg;
reg   [0:0] and_ln1568_reg_5136_pp0_iter4_reg;
reg   [0:0] and_ln1568_reg_5136_pp0_iter5_reg;
reg   [0:0] and_ln1568_reg_5136_pp0_iter6_reg;
reg   [0:0] and_ln1568_reg_5136_pp0_iter7_reg;
reg   [0:0] and_ln1568_reg_5136_pp0_iter8_reg;
reg   [0:0] and_ln1568_reg_5136_pp0_iter9_reg;
reg   [0:0] and_ln1568_reg_5136_pp0_iter10_reg;
reg   [0:0] and_ln1568_reg_5136_pp0_iter11_reg;
reg   [0:0] and_ln1568_reg_5136_pp0_iter12_reg;
reg   [0:0] and_ln1568_reg_5136_pp0_iter13_reg;
wire   [0:0] icmp_ln1586_fu_2316_p2;
reg   [0:0] icmp_ln1586_reg_5140;
reg   [0:0] icmp_ln1586_reg_5140_pp0_iter2_reg;
reg   [0:0] icmp_ln1586_reg_5140_pp0_iter3_reg;
reg   [0:0] icmp_ln1586_reg_5140_pp0_iter4_reg;
reg   [0:0] icmp_ln1586_reg_5140_pp0_iter5_reg;
reg   [0:0] icmp_ln1586_reg_5140_pp0_iter6_reg;
reg   [0:0] icmp_ln1586_reg_5140_pp0_iter7_reg;
reg   [0:0] icmp_ln1586_reg_5140_pp0_iter8_reg;
reg   [0:0] icmp_ln1586_reg_5140_pp0_iter9_reg;
reg   [0:0] icmp_ln1586_reg_5140_pp0_iter10_reg;
reg   [0:0] icmp_ln1586_reg_5140_pp0_iter11_reg;
reg   [0:0] icmp_ln1586_reg_5140_pp0_iter12_reg;
reg   [0:0] icmp_ln1586_reg_5140_pp0_iter13_reg;
wire   [0:0] and_ln1454_fu_2368_p2;
reg   [0:0] and_ln1454_reg_5144;
wire   [0:0] and_ln1386_fu_2410_p2;
reg   [0:0] and_ln1386_reg_5148;
reg   [0:0] and_ln1386_reg_5148_pp0_iter2_reg;
reg   [0:0] and_ln1386_reg_5148_pp0_iter3_reg;
reg   [0:0] and_ln1386_reg_5148_pp0_iter4_reg;
reg   [0:0] and_ln1386_reg_5148_pp0_iter5_reg;
reg   [0:0] and_ln1386_reg_5148_pp0_iter6_reg;
reg   [0:0] and_ln1386_reg_5148_pp0_iter7_reg;
reg   [0:0] and_ln1386_reg_5148_pp0_iter8_reg;
reg   [0:0] and_ln1386_reg_5148_pp0_iter9_reg;
reg   [0:0] and_ln1386_reg_5148_pp0_iter10_reg;
reg   [0:0] and_ln1386_reg_5148_pp0_iter11_reg;
reg   [0:0] and_ln1386_reg_5148_pp0_iter12_reg;
reg   [0:0] and_ln1386_reg_5148_pp0_iter13_reg;
wire   [0:0] icmp_ln1405_fu_2443_p2;
reg   [0:0] icmp_ln1405_reg_5152;
reg   [0:0] icmp_ln1405_reg_5152_pp0_iter2_reg;
reg   [0:0] icmp_ln1405_reg_5152_pp0_iter3_reg;
reg   [0:0] icmp_ln1405_reg_5152_pp0_iter4_reg;
reg   [0:0] icmp_ln1405_reg_5152_pp0_iter5_reg;
reg   [0:0] icmp_ln1405_reg_5152_pp0_iter6_reg;
reg   [0:0] icmp_ln1405_reg_5152_pp0_iter7_reg;
reg   [0:0] icmp_ln1405_reg_5152_pp0_iter8_reg;
reg   [0:0] icmp_ln1405_reg_5152_pp0_iter9_reg;
reg   [0:0] icmp_ln1405_reg_5152_pp0_iter10_reg;
reg   [0:0] icmp_ln1405_reg_5152_pp0_iter11_reg;
reg   [0:0] icmp_ln1405_reg_5152_pp0_iter12_reg;
reg   [0:0] icmp_ln1405_reg_5152_pp0_iter13_reg;
wire   [0:0] icmp_ln1250_fu_2491_p2;
reg   [0:0] icmp_ln1250_reg_5156;
reg   [0:0] icmp_ln1250_reg_5156_pp0_iter2_reg;
reg   [0:0] icmp_ln1250_reg_5156_pp0_iter3_reg;
reg   [0:0] icmp_ln1250_reg_5156_pp0_iter4_reg;
reg   [0:0] icmp_ln1250_reg_5156_pp0_iter5_reg;
reg   [0:0] icmp_ln1250_reg_5156_pp0_iter6_reg;
reg   [0:0] icmp_ln1250_reg_5156_pp0_iter7_reg;
reg   [0:0] icmp_ln1250_reg_5156_pp0_iter8_reg;
reg   [0:0] icmp_ln1250_reg_5156_pp0_iter9_reg;
reg   [0:0] icmp_ln1250_reg_5156_pp0_iter10_reg;
reg   [0:0] icmp_ln1250_reg_5156_pp0_iter11_reg;
reg   [0:0] icmp_ln1250_reg_5156_pp0_iter12_reg;
reg   [0:0] icmp_ln1250_reg_5156_pp0_iter13_reg;
reg   [0:0] icmp_ln1250_reg_5156_pp0_iter14_reg;
wire   [0:0] icmp_ln1478_fu_2547_p2;
wire   [0:0] icmp_ln1483_fu_2553_p2;
wire   [0:0] or_ln1494_fu_2605_p2;
reg   [0:0] or_ln1494_reg_5168_pp0_iter4_reg;
reg   [0:0] or_ln1494_reg_5168_pp0_iter5_reg;
reg   [0:0] or_ln1494_reg_5168_pp0_iter6_reg;
reg   [0:0] or_ln1494_reg_5168_pp0_iter7_reg;
reg   [0:0] or_ln1494_reg_5168_pp0_iter8_reg;
reg   [0:0] or_ln1494_reg_5168_pp0_iter9_reg;
reg   [0:0] or_ln1494_reg_5168_pp0_iter10_reg;
reg   [0:0] or_ln1494_reg_5168_pp0_iter11_reg;
reg   [0:0] or_ln1494_reg_5168_pp0_iter12_reg;
reg   [0:0] or_ln1494_reg_5168_pp0_iter13_reg;
reg   [0:0] or_ln1494_reg_5168_pp0_iter15_reg;
reg   [0:0] or_ln1494_reg_5168_pp0_iter16_reg;
reg   [0:0] or_ln1494_reg_5168_pp0_iter17_reg;
reg   [15:0] zonePlateVDelta_load_reg_5172;
wire  signed [15:0] grp_reg_int_s_fu_2620_ap_return;
reg    ap_block_state19_pp0_stage0_iter18_ignore_call5;
reg    ap_block_state22_pp0_stage0_iter21_ignore_call5;
reg    ap_block_pp0_stage0_11001_ignoreCallOp298;
reg   [10:0] lshr_ln3_reg_5187;
reg   [10:0] lshr_ln3_reg_5187_pp0_iter8_reg;
reg   [10:0] lshr_ln3_reg_5187_pp0_iter9_reg;
reg   [10:0] lshr_ln3_reg_5187_pp0_iter10_reg;
reg   [10:0] lshr_ln3_reg_5187_pp0_iter11_reg;
reg   [10:0] lshr_ln3_reg_5187_pp0_iter12_reg;
reg   [10:0] lshr_ln3_reg_5187_pp0_iter13_reg;
wire  signed [10:0] r_fu_2860_p3;
reg  signed [10:0] r_reg_5252;
reg  signed [10:0] r_reg_5252_pp0_iter15_reg;
reg  signed [10:0] r_reg_5252_pp0_iter16_reg;
reg  signed [10:0] r_reg_5252_pp0_iter17_reg;
reg  signed [10:0] r_reg_5252_pp0_iter18_reg;
reg  signed [10:0] r_reg_5252_pp0_iter19_reg;
wire   [8:0] tmp_5_fu_2880_p9;
reg   [8:0] tmp_5_reg_5258;
wire  signed [10:0] b_fu_2970_p3;
reg  signed [10:0] b_reg_5263;
reg  signed [10:0] b_reg_5263_pp0_iter15_reg;
reg  signed [10:0] b_reg_5263_pp0_iter16_reg;
reg  signed [10:0] b_reg_5263_pp0_iter17_reg;
reg  signed [10:0] b_reg_5263_pp0_iter18_reg;
wire   [22:0] zext_ln1302_fu_2982_p1;
wire  signed [15:0] sext_ln1302_2_fu_2986_p1;
reg  signed [15:0] sext_ln1302_2_reg_5275;
reg  signed [15:0] sext_ln1302_2_reg_5275_pp0_iter15_reg;
wire  signed [10:0] g_fu_3211_p3;
reg  signed [10:0] g_reg_5290;
reg  signed [10:0] g_reg_5290_pp0_iter16_reg;
reg  signed [10:0] g_reg_5290_pp0_iter17_reg;
reg  signed [10:0] g_reg_5290_pp0_iter18_reg;
reg  signed [10:0] g_reg_5290_pp0_iter19_reg;
wire   [23:0] zext_ln1302_1_fu_3223_p1;
reg  signed [19:0] tpgSinTableArray_load_reg_5302;
wire  signed [23:0] grp_fu_3227_p2;
reg   [16:0] v_reg_5437;
reg   [16:0] v_reg_5437_pp0_iter18_reg;
reg   [6:0] tmp_27_reg_5442;
reg   [9:0] pix_9_reg_5542;
reg   [9:0] DPtpgBarSelYuv_709_v_load_reg_5547;
wire   [9:0] phi_ln1811_fu_3661_p3;
reg   [9:0] phi_ln1811_reg_5552;
reg   [9:0] pix_8_reg_5557;
reg   [9:0] DPtpgBarSelYuv_601_v_load_reg_5562;
wire   [9:0] phi_ln1801_fu_3669_p3;
reg   [9:0] phi_ln1801_reg_5567;
reg   [7:0] pix_6_reg_5572;
reg   [7:0] pix_7_reg_5577;
reg   [7:0] DPtpgBarSelRgb_CEA_b_load_reg_5582;
reg   [1:0] pix_reg_5587;
reg   [1:0] pix_5_reg_5592;
reg   [1:0] DPtpgBarSelRgb_VESA_b_load_reg_5597;
wire   [9:0] tmp_33_fu_3706_p9;
reg   [9:0] tmp_33_reg_5602;
wire   [9:0] tmp_34_fu_3744_p9;
reg   [9:0] tmp_34_reg_5607;
wire   [9:0] outpix_48_fu_3767_p3;
reg   [9:0] outpix_48_reg_5612;
wire   [9:0] outpix_46_fu_3894_p3;
reg   [9:0] outpix_46_reg_5617;
wire   [9:0] outpix_45_fu_3920_p3;
reg   [9:0] outpix_45_reg_5622;
wire   [9:0] outpix_31_fu_3944_p3;
reg   [9:0] outpix_31_reg_5627;
wire   [9:0] outpix_57_fu_3979_p9;
reg   [9:0] outpix_57_reg_5633;
reg   [16:0] u_reg_5644;
reg   [6:0] tmp_26_reg_5649;
wire   [0:0] icmp_ln1307_fu_4046_p2;
reg   [0:0] icmp_ln1307_reg_5654;
reg   [9:0] blkYuv_1_load_reg_5659;
reg   [9:0] whiYuv_1_load_reg_5664;
wire   [9:0] outpix_29_fu_4055_p3;
reg   [9:0] outpix_29_reg_5669;
wire   [9:0] outpix_56_fu_4090_p9;
reg   [9:0] outpix_56_reg_5675;
wire   [9:0] outpix_27_fu_4114_p3;
reg   [9:0] outpix_27_reg_5681;
wire   [9:0] outpix_55_fu_4149_p9;
reg   [9:0] outpix_55_reg_5687;
reg   [9:0] whiYuv_load_reg_5693;
reg   [9:0] blkYuv_load_reg_5698;
reg   [9:0] bluYuv_load_reg_5703;
reg   [9:0] grnYuv_load_reg_5708;
reg   [9:0] redYuv_load_reg_5713;
reg   [9:0] outpix_13_reg_5718;
reg   [9:0] outpix_14_reg_5724;
reg   [9:0] outpix_18_reg_5730;
wire  signed [9:0] pix_6_cast_fu_4229_p1;
wire  signed [9:0] pix_7_cast_fu_4232_p1;
wire  signed [9:0] trunc_ln1792_cast_fu_4235_p1;
wire  signed [9:0] sext_ln1784_fu_4238_p1;
wire  signed [9:0] sext_ln1785_fu_4241_p1;
wire  signed [9:0] sext_ln1786_fu_4244_p1;
wire   [9:0] select_ln552_fu_4247_p3;
wire   [9:0] outpix_44_fu_4309_p3;
wire  signed [9:0] tpgBarSelRgb_b_load_2_cast_fu_4323_p1;
wire   [9:0] outpix_42_fu_4327_p3;
wire   [9:0] outpix_43_fu_4333_p3;
wire   [24:0] grp_fu_4768_p3;
reg   [24:0] add_ln1302_2_reg_5794;
wire   [0:0] icmp_ln1305_fu_4379_p2;
reg   [0:0] icmp_ln1305_reg_5799;
wire   [16:0] select_ln1306_fu_4390_p3;
reg   [16:0] select_ln1306_reg_5804;
wire   [0:0] icmp_ln1306_1_fu_4397_p2;
reg   [0:0] icmp_ln1306_1_reg_5809;
wire   [9:0] outpix_61_fu_4427_p3;
reg   [9:0] outpix_61_reg_5814;
wire  signed [9:0] tpgBarSelRgb_b_load_1_cast_fu_4434_p1;
wire   [27:0] grp_fu_3420_p2;
reg   [27:0] mul_ln1356_reg_5827;
wire   [7:0] sub_ln1356_1_fu_4458_p2;
reg   [7:0] sub_ln1356_1_reg_5833;
wire  signed [9:0] tpgBarSelRgb_b_load_cast_fu_4464_p1;
wire   [9:0] outpix_51_fu_4472_p1;
wire   [9:0] outpix_52_fu_4476_p3;
wire   [9:0] outpix_19_fu_4483_p3;
wire   [9:0] outpix_21_fu_4489_p3;
reg    ap_condition_exit_pp0_iter20_stage0;
wire    grp_reg_ap_uint_10_s_fu_2350_ap_start;
wire    grp_reg_ap_uint_10_s_fu_2350_ap_done;
wire    grp_reg_ap_uint_10_s_fu_2350_ap_idle;
wire    grp_reg_ap_uint_10_s_fu_2350_ap_ready;
reg    grp_reg_ap_uint_10_s_fu_2350_ap_ce;
wire   [9:0] grp_reg_ap_uint_10_s_fu_2350_ap_return;
reg    ap_predicate_op205_call_state2;
reg    ap_block_state19_pp0_stage0_iter18_ignore_call0;
reg    ap_block_state22_pp0_stage0_iter21_ignore_call0;
reg    ap_block_pp0_stage0_11001_ignoreCallOp205;
wire    grp_reg_int_s_fu_2620_ap_start;
wire    grp_reg_int_s_fu_2620_ap_done;
wire    grp_reg_int_s_fu_2620_ap_idle;
wire    grp_reg_int_s_fu_2620_ap_ready;
reg    grp_reg_int_s_fu_2620_ap_ce;
wire   [15:0] grp_reg_int_s_fu_2620_d;
reg    ap_predicate_op290_call_state4;
reg    ap_block_pp0_stage0_11001_ignoreCallOp290;
wire   [0:0] ap_phi_reg_pp0_iter0_hHatch_reg_1460;
reg   [0:0] ap_phi_reg_pp0_iter1_hHatch_reg_1460;
reg   [0:0] ap_phi_reg_pp0_iter2_hHatch_reg_1460;
reg   [0:0] ap_phi_reg_pp0_iter3_hHatch_reg_1460;
reg    ap_predicate_pred2162_state3;
reg    ap_predicate_pred2171_state3;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1519_reg_1482;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1519_reg_1482;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1519_reg_1482;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1519_reg_1482;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1519_reg_1482;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1519_reg_1482;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1519_reg_1482;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1519_reg_1482;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1519_reg_1482;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1519_reg_1482;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1519_reg_1482;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1519_reg_1482;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1519_reg_1482;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1519_reg_1482;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1519_reg_1482;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1519_reg_1482;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1519_reg_1482;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1519_reg_1482;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1504_reg_1493;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1504_reg_1493;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1504_reg_1493;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1504_reg_1493;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1504_reg_1493;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1504_reg_1493;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1504_reg_1493;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1504_reg_1493;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1504_reg_1493;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1504_reg_1493;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1504_reg_1493;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1504_reg_1493;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1504_reg_1493;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1504_reg_1493;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1504_reg_1493;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1504_reg_1493;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1504_reg_1493;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1504_reg_1493;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1228_reg_1504;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1228_reg_1504;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1228_reg_1504;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1228_reg_1504;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1228_reg_1504;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1228_reg_1504;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1228_reg_1504;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1228_reg_1504;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1228_reg_1504;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1228_reg_1504;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1228_reg_1504;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1228_reg_1504;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1228_reg_1504;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1228_reg_1504;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1228_reg_1504;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1228_reg_1504;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1228_reg_1504;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1228_reg_1504;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1207_reg_1515;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1207_reg_1515;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1207_reg_1515;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1207_reg_1515;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1207_reg_1515;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1207_reg_1515;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1207_reg_1515;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1207_reg_1515;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1207_reg_1515;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1207_reg_1515;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1207_reg_1515;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1207_reg_1515;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1207_reg_1515;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1207_reg_1515;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1207_reg_1515;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1207_reg_1515;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1207_reg_1515;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1207_reg_1515;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1186_reg_1526;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1186_reg_1526;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1186_reg_1526;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1186_reg_1526;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1186_reg_1526;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1186_reg_1526;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1186_reg_1526;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1186_reg_1526;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1186_reg_1526;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1186_reg_1526;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1186_reg_1526;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1186_reg_1526;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1186_reg_1526;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1186_reg_1526;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1186_reg_1526;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1186_reg_1526;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1186_reg_1526;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1186_reg_1526;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1165_reg_1537;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1165_reg_1537;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1165_reg_1537;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1165_reg_1537;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1165_reg_1537;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1165_reg_1537;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1165_reg_1537;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1165_reg_1537;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1165_reg_1537;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1165_reg_1537;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1165_reg_1537;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1165_reg_1537;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1165_reg_1537;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1165_reg_1537;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1165_reg_1537;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1165_reg_1537;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1165_reg_1537;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1165_reg_1537;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1144_reg_1548;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1144_reg_1548;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1144_reg_1548;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1144_reg_1548;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1144_reg_1548;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1144_reg_1548;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1144_reg_1548;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1144_reg_1548;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1144_reg_1548;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1144_reg_1548;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1144_reg_1548;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1144_reg_1548;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1144_reg_1548;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1144_reg_1548;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1144_reg_1548;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1144_reg_1548;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1144_reg_1548;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1144_reg_1548;
reg   [9:0] ap_phi_mux_outpix_35_phi_fu_1562_p74;
reg   [9:0] ap_phi_reg_pp0_iter20_outpix_35_reg_1559;
wire   [9:0] ap_phi_reg_pp0_iter0_outpix_35_reg_1559;
reg   [9:0] ap_phi_reg_pp0_iter1_outpix_35_reg_1559;
reg   [9:0] ap_phi_reg_pp0_iter2_outpix_35_reg_1559;
reg   [9:0] ap_phi_reg_pp0_iter3_outpix_35_reg_1559;
reg   [9:0] ap_phi_reg_pp0_iter4_outpix_35_reg_1559;
reg   [9:0] ap_phi_reg_pp0_iter5_outpix_35_reg_1559;
reg   [9:0] ap_phi_reg_pp0_iter6_outpix_35_reg_1559;
reg   [9:0] ap_phi_reg_pp0_iter7_outpix_35_reg_1559;
reg   [9:0] ap_phi_reg_pp0_iter8_outpix_35_reg_1559;
reg   [9:0] ap_phi_reg_pp0_iter9_outpix_35_reg_1559;
reg   [9:0] ap_phi_reg_pp0_iter10_outpix_35_reg_1559;
reg   [9:0] ap_phi_reg_pp0_iter11_outpix_35_reg_1559;
reg   [9:0] ap_phi_reg_pp0_iter12_outpix_35_reg_1559;
reg   [9:0] ap_phi_reg_pp0_iter13_outpix_35_reg_1559;
reg   [9:0] ap_phi_reg_pp0_iter14_outpix_35_reg_1559;
reg   [9:0] ap_phi_reg_pp0_iter15_outpix_35_reg_1559;
reg   [9:0] ap_phi_reg_pp0_iter16_outpix_35_reg_1559;
reg   [9:0] ap_phi_reg_pp0_iter17_outpix_35_reg_1559;
reg   [9:0] ap_phi_reg_pp0_iter18_outpix_35_reg_1559;
reg   [9:0] ap_phi_reg_pp0_iter19_outpix_35_reg_1559;
reg    ap_predicate_pred2495_state20;
reg    ap_predicate_pred2499_state20;
reg    ap_predicate_pred2503_state20;
reg    ap_predicate_pred2507_state20;
reg    ap_predicate_pred2519_state20;
reg    ap_predicate_pred2523_state20;
reg    ap_predicate_pred2561_state20;
reg    ap_predicate_pred2566_state20;
reg    ap_predicate_pred2573_state20;
reg    ap_predicate_pred2578_state20;
reg    ap_predicate_pred2585_state20;
reg    ap_predicate_pred2590_state20;
wire   [9:0] outpix_54_fu_4620_p3;
reg    ap_predicate_pred2601_state20;
reg    ap_predicate_pred2607_state20;
reg    ap_predicate_pred2613_state20;
reg    ap_predicate_pred2618_state20;
reg    ap_predicate_pred2623_state20;
reg    ap_predicate_pred2627_state20;
reg    ap_predicate_pred2632_state20;
reg    ap_predicate_pred2637_state20;
reg    ap_predicate_pred2655_state20;
reg    ap_predicate_pred2659_state20;
reg    ap_predicate_pred2663_state20;
reg    ap_predicate_pred2668_state20;
reg   [9:0] ap_phi_mux_outpix_34_phi_fu_1643_p74;
reg   [9:0] ap_phi_reg_pp0_iter20_outpix_34_reg_1638;
wire   [9:0] ap_phi_reg_pp0_iter0_outpix_34_reg_1638;
reg   [9:0] ap_phi_reg_pp0_iter1_outpix_34_reg_1638;
reg   [9:0] ap_phi_reg_pp0_iter2_outpix_34_reg_1638;
reg   [9:0] ap_phi_reg_pp0_iter3_outpix_34_reg_1638;
reg   [9:0] ap_phi_reg_pp0_iter4_outpix_34_reg_1638;
reg   [9:0] ap_phi_reg_pp0_iter5_outpix_34_reg_1638;
reg   [9:0] ap_phi_reg_pp0_iter6_outpix_34_reg_1638;
reg   [9:0] ap_phi_reg_pp0_iter7_outpix_34_reg_1638;
reg   [9:0] ap_phi_reg_pp0_iter8_outpix_34_reg_1638;
reg   [9:0] ap_phi_reg_pp0_iter9_outpix_34_reg_1638;
reg   [9:0] ap_phi_reg_pp0_iter10_outpix_34_reg_1638;
reg   [9:0] ap_phi_reg_pp0_iter11_outpix_34_reg_1638;
reg   [9:0] ap_phi_reg_pp0_iter12_outpix_34_reg_1638;
reg   [9:0] ap_phi_reg_pp0_iter13_outpix_34_reg_1638;
reg   [9:0] ap_phi_reg_pp0_iter14_outpix_34_reg_1638;
reg   [9:0] ap_phi_reg_pp0_iter15_outpix_34_reg_1638;
reg   [9:0] ap_phi_reg_pp0_iter16_outpix_34_reg_1638;
reg   [9:0] ap_phi_reg_pp0_iter17_outpix_34_reg_1638;
reg   [9:0] ap_phi_reg_pp0_iter18_outpix_34_reg_1638;
reg   [9:0] ap_phi_reg_pp0_iter19_outpix_34_reg_1638;
wire   [9:0] g_2_fu_4577_p3;
reg   [9:0] ap_phi_mux_outpix_33_phi_fu_1731_p74;
reg   [9:0] ap_phi_reg_pp0_iter20_outpix_33_reg_1726;
wire   [9:0] ap_phi_reg_pp0_iter0_outpix_33_reg_1726;
reg   [9:0] ap_phi_reg_pp0_iter1_outpix_33_reg_1726;
reg   [9:0] ap_phi_reg_pp0_iter2_outpix_33_reg_1726;
reg   [9:0] ap_phi_reg_pp0_iter3_outpix_33_reg_1726;
reg   [9:0] ap_phi_reg_pp0_iter4_outpix_33_reg_1726;
reg   [9:0] ap_phi_reg_pp0_iter5_outpix_33_reg_1726;
reg   [9:0] ap_phi_reg_pp0_iter6_outpix_33_reg_1726;
reg   [9:0] ap_phi_reg_pp0_iter7_outpix_33_reg_1726;
reg   [9:0] ap_phi_reg_pp0_iter8_outpix_33_reg_1726;
reg   [9:0] ap_phi_reg_pp0_iter9_outpix_33_reg_1726;
reg   [9:0] ap_phi_reg_pp0_iter10_outpix_33_reg_1726;
reg   [9:0] ap_phi_reg_pp0_iter11_outpix_33_reg_1726;
reg   [9:0] ap_phi_reg_pp0_iter12_outpix_33_reg_1726;
reg   [9:0] ap_phi_reg_pp0_iter13_outpix_33_reg_1726;
reg   [9:0] ap_phi_reg_pp0_iter14_outpix_33_reg_1726;
reg   [9:0] ap_phi_reg_pp0_iter15_outpix_33_reg_1726;
reg   [9:0] ap_phi_reg_pp0_iter16_outpix_33_reg_1726;
reg   [9:0] ap_phi_reg_pp0_iter17_outpix_33_reg_1726;
reg   [9:0] ap_phi_reg_pp0_iter18_outpix_33_reg_1726;
reg   [9:0] ap_phi_reg_pp0_iter19_outpix_33_reg_1726;
wire   [9:0] outpix_62_fu_4567_p3;
wire   [9:0] zext_ln1359_fu_4615_p1;
reg   [9:0] ap_phi_mux_outpix_41_phi_fu_1818_p4;
wire   [9:0] outpix_60_fu_4629_p3;
wire   [9:0] ap_phi_reg_pp0_iter20_outpix_41_reg_1815;
reg   [9:0] ap_phi_mux_outpix_40_phi_fu_1829_p4;
wire   [9:0] outpix_59_fu_4636_p3;
wire   [9:0] ap_phi_reg_pp0_iter20_outpix_40_reg_1826;
reg   [9:0] ap_phi_mux_outpix_39_phi_fu_1840_p4;
wire   [9:0] outpix_58_fu_4643_p3;
wire   [9:0] ap_phi_reg_pp0_iter20_outpix_39_reg_1837;
reg    grp_reg_ap_uint_10_s_fu_2350_ap_start_reg;
reg    ap_predicate_op205_call_state2_state1;
wire    ap_block_pp0_stage0_ignoreCallOp205;
reg    grp_reg_int_s_fu_2620_ap_start_reg;
reg    ap_predicate_op290_call_state4_state3;
wire    ap_block_pp0_stage0_ignoreCallOp290;
wire   [63:0] zext_ln1281_fu_2749_p1;
wire   [63:0] zext_ln1285_fu_2766_p1;
wire   [63:0] zext_ln1289_fu_2783_p1;
wire   [63:0] zext_ln1355_fu_2994_p1;
wire   [63:0] zext_ln1784_fu_3339_p1;
wire   [63:0] zext_ln1600_fu_3374_p1;
wire   [63:0] zext_ln1419_fu_3412_p1;
wire   [63:0] zext_ln1784_1_fu_3458_p1;
wire   [63:0] zext_ln1600_1_fu_3478_p1;
reg    ap_predicate_pred2825_state18;
reg    ap_predicate_pred2829_state18;
reg    ap_predicate_pred2824_state18;
wire   [63:0] zext_ln1519_fu_3548_p1;
wire   [63:0] zext_ln1504_fu_3553_p1;
wire   [63:0] zext_ln1419_1_fu_3558_p1;
reg    ap_predicate_pred2852_state18;
reg    ap_predicate_pred2856_state18;
reg    ap_predicate_pred2851_state18;
wire   [63:0] zext_ln1260_fu_3572_p1;
reg    ap_predicate_pred2865_state18;
reg    ap_predicate_pred2869_state18;
reg    ap_predicate_pred2864_state18;
wire   [63:0] zext_ln1228_fu_3582_p1;
wire   [63:0] zext_ln1207_fu_3587_p1;
wire   [63:0] zext_ln1186_fu_3592_p1;
wire   [63:0] zext_ln1165_fu_3597_p1;
wire   [63:0] zext_ln1144_fu_3602_p1;
wire   [15:0] zext_ln552_fu_4502_p1;
wire   [15:0] zext_ln1101_fu_4175_p1;
reg    ap_predicate_pred2921_state19;
reg    ap_predicate_pred2927_state19;
wire   [7:0] zext_ln1257_fu_3432_p1;
reg    ap_predicate_pred2945_state17;
reg    ap_predicate_pred2951_state17;
wire   [15:0] add_ln1341_fu_2650_p2;
reg    ap_predicate_pred2968_state6;
reg    ap_predicate_pred2974_state6;
wire   [7:0] zext_ln1393_fu_3239_p1;
reg    ap_predicate_pred3000_state16;
reg    ap_predicate_pred3006_state16;
wire   [7:0] zext_ln1412_fu_3273_p1;
reg    ap_predicate_pred3022_state16;
reg    ap_predicate_pred2996_state16;
wire   [15:0] zext_ln552_1_fu_4346_p1;
wire   [7:0] add_ln1575_fu_3110_p2;
reg    ap_predicate_pred3048_state16;
reg    ap_predicate_pred3054_state16;
wire   [7:0] zext_ln1593_fu_3146_p1;
reg    ap_predicate_pred3068_state16;
reg    ap_predicate_pred3044_state16;
wire   [15:0] add_ln1709_fu_3782_p2;
reg    ap_predicate_pred3083_state19;
wire   [7:0] zext_ln1758_fu_3044_p1;
reg    ap_predicate_pred3098_state16;
reg    ap_predicate_pred3104_state16;
wire   [7:0] zext_ln1775_fu_3078_p1;
reg    ap_predicate_pred3118_state16;
reg    ap_predicate_pred3123_state16;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
wire   [9:0] trunc_ln571_fu_3615_p1;
wire   [9:0] add_ln1101_fu_4169_p2;
wire    ap_block_pp0_stage0_grp0;
wire   [10:0] sub_ln1256_fu_2502_p2;
wire   [10:0] add_ln1252_fu_2496_p2;
wire   [15:0] add_ln1343_fu_2630_p2;
reg    ap_predicate_pred3212_state5;
reg    ap_predicate_pred3217_state5;
wire   [2:0] add_ln1412_fu_3267_p2;
wire   [9:0] sub_ln1411_fu_2448_p2;
wire   [9:0] add_ln1407_fu_2459_p2;
wire   [9:0] add_ln1388_fu_2421_p2;
wire   [2:0] add_ln1393_fu_3233_p2;
wire   [9:0] sub_ln1490_fu_2559_p2;
wire   [9:0] add_ln1480_fu_2577_p2;
reg    ap_predicate_pred2177_state3;
reg    ap_predicate_pred3307_state3;
wire   [9:0] add_ln1461_fu_2373_p2;
wire   [2:0] add_ln1593_fu_3140_p2;
wire   [9:0] sub_ln1592_fu_2321_p2;
wire   [9:0] add_ln1588_fu_2332_p2;
wire   [9:0] add_ln1570_fu_2294_p2;
wire   [27:0] lfsr_r_1_fu_4291_p3;
wire   [27:0] lfsr_g_1_fu_3836_p3;
reg    ap_predicate_pred3381_state19;
wire   [27:0] lfsr_b_1_fu_3872_p3;
wire   [2:0] add_ln1775_fu_3072_p2;
wire   [9:0] add_ln1774_fu_2236_p2;
wire   [9:0] zext_ln1770_fu_2254_p1;
wire   [5:0] add_ln1753_fu_2204_p2;
wire   [0:0] xor_ln1758_fu_3038_p2;
reg   [15:0] phi_mul_fu_534;
wire   [15:0] add_ln570_fu_2680_p2;
wire    ap_loop_init;
reg   [15:0] x_fu_538;
wire   [15:0] add_ln565_fu_1994_p2;
reg   [15:0] ap_sig_allocacmp_x_4;
reg   [0:0] rampVal_2_flag_1_fu_542;
reg   [0:0] hdata_flag_1_fu_546;
reg   [0:0] rampVal_3_flag_1_fu_550;
reg   [9:0] outpix_3_fu_554;
reg   [9:0] outpix_4_fu_558;
reg   [9:0] outpix_5_fu_562;
reg    ap_block_pp0_stage0_01001;
wire    ap_block_pp0_stage0_01001_grp0;
reg    tpgSinTableArray_9bit_0_ce2_local;
reg    tpgSinTableArray_9bit_0_ce1_local;
reg    tpgSinTableArray_9bit_0_ce0_local;
reg    tpgSinTableArray_9bit_1_ce2_local;
reg    tpgSinTableArray_9bit_1_ce1_local;
reg    tpgSinTableArray_9bit_1_ce0_local;
reg    tpgSinTableArray_9bit_2_ce2_local;
reg    tpgSinTableArray_9bit_2_ce1_local;
reg    tpgSinTableArray_9bit_2_ce0_local;
reg    tpgSinTableArray_ce0_local;
reg    DPtpgBarArray_ce0_local;
reg    tpgCheckerBoardArray_ce0_local;
reg    tpgTartanBarArray_ce0_local;
reg    DPtpgBarSelYuv_709_y_ce0_local;
reg    DPtpgBarSelYuv_709_v_ce0_local;
reg    DPtpgBarSelYuv_709_u_ce0_local;
reg    DPtpgBarSelYuv_601_y_ce0_local;
reg    DPtpgBarSelYuv_601_v_ce0_local;
reg    DPtpgBarSelYuv_601_u_ce0_local;
reg    DPtpgBarSelRgb_CEA_r_ce0_local;
reg    DPtpgBarSelRgb_CEA_g_ce0_local;
reg    DPtpgBarSelRgb_CEA_b_ce0_local;
reg    DPtpgBarSelRgb_VESA_r_ce0_local;
reg    DPtpgBarSelRgb_VESA_g_ce0_local;
reg    DPtpgBarSelRgb_VESA_b_ce0_local;
reg    tpgBarSelRgb_r_ce0_local;
reg   [2:0] tpgBarSelRgb_r_address0_local;
reg    tpgBarSelYuv_y_ce0_local;
reg   [2:0] tpgBarSelYuv_y_address0_local;
reg    tpgBarSelRgb_g_ce0_local;
reg   [2:0] tpgBarSelRgb_g_address0_local;
reg    tpgBarSelYuv_u_ce0_local;
reg   [2:0] tpgBarSelYuv_u_address0_local;
reg    tpgBarSelYuv_v_ce0_local;
reg   [2:0] tpgBarSelYuv_v_address0_local;
reg    tpgBarSelRgb_b_ce0_local;
reg   [2:0] tpgBarSelRgb_b_address0_local;
reg    blkYuv_1_ce0_local;
reg    whiYuv_1_ce0_local;
reg    whiYuv_ce0_local;
reg    blkYuv_ce0_local;
reg    bluYuv_ce0_local;
reg    grnYuv_ce0_local;
reg    redYuv_ce0_local;
wire  signed [6:0] conv2_i_i10_i285_cast_cast_cast_cast_cast_fu_1895_p1;
wire   [15:0] or_ln1746_fu_2034_p2;
wire   [7:0] trunc_ln565_10_fu_2014_p1;
wire   [15:0] or_ln1563_fu_2052_p2;
wire   [2:0] grp_fu_2064_p1;
wire   [10:0] grp_fu_2070_p0;
wire   [2:0] grp_fu_2070_p1;
wire   [10:0] grp_fu_2076_p0;
wire   [2:0] grp_fu_2076_p1;
wire   [15:0] or_ln1381_fu_2094_p2;
wire   [15:0] or_ln1330_fu_2106_p2;
wire   [15:0] or_ln1095_fu_2124_p2;
wire   [0:0] icmp_ln736_fu_2136_p2;
wire   [0:0] xor_ln736_1_fu_2142_p2;
wire   [0:0] icmp_ln736_1_fu_2148_p2;
wire   [0:0] and_ln736_fu_2154_p2;
wire   [0:0] and_ln736_1_fu_2160_p2;
wire   [0:0] xor_ln736_fu_2166_p2;
wire   [0:0] icmp_ln1751_fu_2187_p2;
wire   [5:0] trunc_ln1768_fu_2226_p1;
wire   [5:0] add_ln1770_fu_2248_p2;
wire   [10:0] zext_ln1568_fu_2274_p1;
wire   [0:0] icmp_ln1568_fu_2278_p2;
wire   [10:0] zext_ln1454_fu_2359_p1;
wire   [0:0] icmp_ln1454_fu_2363_p2;
wire   [10:0] zext_ln1386_fu_2401_p1;
wire   [0:0] icmp_ln1386_fu_2405_p2;
wire   [11:0] zext_ln1250_fu_2481_p1;
wire   [11:0] add_ln1250_fu_2485_p2;
wire  signed [16:0] grp_fu_4706_p3;
wire  signed [15:0] lshr_ln3_fu_2703_p1;
wire   [15:0] grp_fu_4715_p3;
wire   [10:0] grp_fu_2715_p0;
wire   [12:0] grp_fu_2715_p1;
wire   [10:0] grp_fu_2724_p0;
wire   [12:0] grp_fu_2724_p1;
wire   [10:0] grp_fu_2733_p0;
wire   [12:0] grp_fu_2733_p1;
wire   [22:0] grp_fu_2715_p2;
wire   [9:0] tmp_9_fu_2739_p4;
wire   [22:0] grp_fu_2724_p2;
wire   [9:0] tmp_18_fu_2756_p4;
wire   [22:0] grp_fu_2733_p2;
wire   [9:0] tmp_21_fu_2773_p4;
wire   [1:0] grp_fu_2064_p2;
wire  signed [8:0] tmp_4_fu_2802_p2;
wire  signed [8:0] tmp_4_fu_2802_p4;
wire   [8:0] tmp_4_fu_2802_p7;
wire   [1:0] tmp_4_fu_2802_p8;
wire   [8:0] tmp_4_fu_2802_p9;
wire   [10:0] shl_ln_fu_2822_p3;
wire  signed [11:0] sext_ln1281_fu_2830_p1;
wire   [11:0] add_ln1281_fu_2834_p2;
wire   [1:0] tmp_17_fu_2844_p4;
wire   [0:0] icmp_ln1281_fu_2854_p2;
wire   [10:0] trunc_ln1281_1_fu_2840_p1;
wire   [1:0] grp_fu_2070_p2;
wire  signed [8:0] tmp_5_fu_2880_p2;
wire  signed [8:0] tmp_5_fu_2880_p4;
wire   [8:0] tmp_5_fu_2880_p7;
wire   [1:0] tmp_5_fu_2880_p8;
wire   [1:0] grp_fu_2076_p2;
wire  signed [8:0] tmp_6_fu_2912_p2;
wire  signed [8:0] tmp_6_fu_2912_p4;
wire   [8:0] tmp_6_fu_2912_p7;
wire   [1:0] tmp_6_fu_2912_p8;
wire   [8:0] tmp_6_fu_2912_p9;
wire   [10:0] shl_ln2_fu_2932_p3;
wire  signed [11:0] sext_ln1289_fu_2940_p1;
wire   [11:0] add_ln1289_fu_2944_p2;
wire   [1:0] tmp_24_fu_2954_p4;
wire   [0:0] icmp_ln1289_fu_2964_p2;
wire   [10:0] trunc_ln1289_1_fu_2950_p1;
wire  signed [15:0] sext_ln1302_fu_2978_p1;
wire   [0:0] trunc_ln565_6_fu_3030_p1;
wire   [2:0] trunc_ln565_3_fu_3018_p1;
wire   [2:0] trunc_ln565_4_fu_3022_p1;
wire   [10:0] shl_ln1_fu_3174_p3;
wire  signed [11:0] sext_ln1285_fu_3181_p1;
wire   [11:0] add_ln1285_fu_3185_p2;
wire   [1:0] tmp_19_fu_3195_p4;
wire   [0:0] icmp_ln1285_fu_3205_p2;
wire   [10:0] trunc_ln1285_1_fu_3191_p1;
wire  signed [15:0] sext_ln1302_1_fu_3219_p1;
wire   [15:0] grp_fu_3227_p0;
wire  signed [7:0] grp_fu_3227_p1;
wire   [2:0] trunc_ln565_7_fu_3034_p1;
wire   [2:0] trunc_ln565_5_fu_3026_p1;
wire   [0:0] trunc_ln1778_fu_3313_p1;
wire   [3:0] shl_ln4_fu_3317_p3;
wire   [3:0] trunc_ln1778_1_fu_3329_p1;
wire   [3:0] or_ln1778_fu_3333_p2;
wire   [0:0] empty_123_fu_3348_p1;
wire   [4:0] trunc_ln1596_fu_3364_p1;
wire   [4:0] tmp_16_fu_3352_p3;
wire   [4:0] tBarSel_fu_3368_p2;
wire   [2:0] trunc_ln1415_fu_3386_p1;
wire   [5:0] shl_ln3_fu_3390_p3;
wire   [5:0] trunc_ln1415_1_fu_3402_p1;
wire   [5:0] or_ln1415_fu_3406_p2;
wire   [8:0] grp_fu_3420_p1;
wire   [2:0] trunc_ln565_8_fu_3305_p1;
wire   [2:0] add_ln1257_fu_3426_p2;
wire  signed [2:0] sext_ln1600_fu_3474_p1;
wire   [22:0] grp_fu_4723_p3;
wire  signed [22:0] grp_fu_4732_p3;
wire   [17:0] tmp_1_fu_3494_p3;
wire  signed [22:0] sext_ln1304_2_fu_3501_p1;
wire   [23:0] zext_ln1304_fu_3505_p1;
wire   [23:0] add_ln1304_fu_3509_p2;
wire  signed [23:0] grp_fu_4741_p3;
wire  signed [24:0] sext_ln1304_1_fu_3519_p1;
wire   [24:0] zext_ln1304_1_fu_3515_p1;
wire   [24:0] add_ln1304_2_fu_3522_p2;
wire   [0:0] and_ln1801_fu_3657_p2;
wire   [15:0] select_ln1678_fu_3688_p3;
wire   [15:0] select_ln1674_fu_3681_p3;
wire   [15:0] rampVal_2_loc_4_fu_3695_p3;
wire   [9:0] tmp_31_fu_3702_p1;
wire   [0:0] and_ln1707_fu_3763_p2;
wire   [9:0] tmp_2_fu_3725_p9;
wire   [15:0] select_ln1709_fu_3775_p3;
wire   [0:0] tmp_29_fu_3812_p3;
wire   [0:0] trunc_ln1845_fu_3808_p1;
wire   [0:0] xor_ln1846_fu_3830_p2;
wire   [26:0] lshr_ln1_fu_3820_p4;
wire   [0:0] tmp_30_fu_3848_p3;
wire   [0:0] trunc_ln1852_fu_3844_p1;
wire   [0:0] xor_ln1853_fu_3866_p2;
wire   [26:0] lshr_ln2_fu_3856_p4;
wire   [8:0] tmp_10_fu_3884_p4;
wire   [8:0] tmp_12_fu_3902_p4;
wire   [0:0] and_ln1862_fu_3880_p2;
wire   [9:0] tmp_13_fu_3912_p3;
wire  signed [9:0] tpgBarSelRgb_r_load_2_cast_fu_3940_p1;
wire   [0:0] grp_fu_1860_p2;
wire   [0:0] xor_ln565_2_fu_3955_p2;
wire   [0:0] grp_fu_1855_p2;
wire   [0:0] and_ln565_2_fu_3960_p2;
wire   [0:0] or_ln565_2_fu_3966_p2;
wire  signed [9:0] outpix_57_fu_3979_p2;
wire   [9:0] outpix_57_fu_3979_p7;
wire   [1:0] outpix_57_fu_3979_p8;
wire   [23:0] grp_fu_4750_p3;
wire   [17:0] tmp_s_fu_4002_p3;
wire  signed [22:0] sext_ln1303_2_fu_4009_p1;
wire  signed [23:0] grp_fu_4759_p3;
wire  signed [24:0] sext_ln1303_1_fu_4017_p1;
wire   [24:0] zext_ln1303_fu_4013_p1;
wire   [24:0] add_ln1303_2_fu_4020_p2;
wire  signed [9:0] tpgBarSelRgb_r_load_1_cast_fu_4051_p1;
wire   [0:0] xor_ln565_1_fu_4066_p2;
wire   [0:0] and_ln565_1_fu_4071_p2;
wire   [0:0] or_ln565_1_fu_4077_p2;
wire  signed [9:0] outpix_56_fu_4090_p2;
wire   [9:0] outpix_56_fu_4090_p7;
wire   [1:0] outpix_56_fu_4090_p8;
wire  signed [9:0] tpgBarSelRgb_r_load_cast_fu_4110_p1;
wire   [0:0] xor_ln565_fu_4125_p2;
wire   [0:0] and_ln565_fu_4130_p2;
wire   [0:0] or_ln565_fu_4136_p2;
wire  signed [9:0] outpix_55_fu_4149_p2;
wire   [9:0] outpix_55_fu_4149_p7;
wire   [1:0] outpix_55_fu_4149_p8;
wire   [9:0] trunc_ln565_9_fu_3611_p1;
wire   [0:0] tmp_28_fu_4267_p3;
wire   [0:0] trunc_ln1838_fu_4263_p1;
wire   [0:0] xor_ln1839_fu_4285_p2;
wire   [26:0] lshr_ln_fu_4275_p4;
wire   [8:0] tmp_3_fu_4299_p4;
wire   [9:0] trunc_ln565_fu_4209_p1;
wire   [9:0] add_ln1545_fu_4340_p2;
wire   [6:0] tmp_25_fu_4370_p4;
wire   [0:0] icmp_ln1306_fu_4385_p2;
wire   [16:0] select_ln1307_fu_4403_p3;
wire   [0:0] icmp_ln1307_1_fu_4409_p2;
wire   [9:0] trunc_ln1307_fu_4415_p1;
wire   [9:0] trunc_ln1288_fu_4367_p1;
wire   [9:0] b_1_fu_4419_p3;
wire   [26:0] trunc_ln1356_fu_4438_p1;
wire   [26:0] sub_ln1356_fu_4442_p2;
wire   [7:0] trunc_ln1356_1_fu_4448_p4;
wire   [9:0] trunc_ln565_1_fu_4213_p1;
wire   [9:0] add_ln1084_fu_4496_p2;
wire   [9:0] trunc_ln8_fu_4541_p4;
wire   [9:0] trunc_ln1306_fu_4557_p1;
wire   [9:0] trunc_ln1280_fu_4535_p1;
wire   [9:0] r_1_fu_4550_p3;
wire   [9:0] trunc_ln1284_fu_4538_p1;
wire   [9:0] g_1_fu_4560_p3;
wire   [0:0] tmp_32_fu_4586_p3;
wire   [7:0] trunc_ln1356_2_fu_4593_p4;
wire   [7:0] select_ln1356_fu_4602_p3;
wire   [7:0] outpix_53_fu_4609_p2;
wire   [15:0] grp_fu_4706_p0;
wire  signed [0:0] grp_fu_4706_p1;
wire   [15:0] grp_fu_4706_p2;
wire   [15:0] grp_fu_4715_p2;
wire   [15:0] grp_fu_4723_p0;
wire   [6:0] grp_fu_4723_p1;
wire   [14:0] grp_fu_4723_p2;
wire   [15:0] grp_fu_4732_p0;
wire  signed [6:0] grp_fu_4732_p1;
wire   [17:0] grp_fu_4732_p2;
wire   [15:0] grp_fu_4741_p0;
wire  signed [5:0] grp_fu_4741_p1;
wire   [15:0] grp_fu_4750_p0;
wire   [7:0] grp_fu_4750_p1;
wire   [22:0] grp_fu_4750_p2;
wire   [15:0] grp_fu_4759_p0;
wire  signed [7:0] grp_fu_4759_p1;
wire   [15:0] grp_fu_4768_p0;
wire   [4:0] grp_fu_4768_p1;
wire   [23:0] grp_fu_4768_p2;
reg    grp_fu_2064_ce;
reg    grp_fu_2070_ce;
reg    grp_fu_2076_ce;
reg    grp_fu_2715_ce;
reg    grp_fu_2724_ce;
reg    grp_fu_2733_ce;
reg    ap_predicate_pred4766_state15;
reg    ap_predicate_pred4769_state16;
reg    grp_fu_3227_ce;
reg    grp_fu_3420_ce;
reg    ap_predicate_pred5132_state19;
reg    ap_predicate_pred5179_state20;
reg    grp_fu_4706_ce;
reg    grp_fu_4715_ce;
reg    grp_fu_4723_ce;
reg    grp_fu_4732_ce;
reg    grp_fu_4741_ce;
reg    grp_fu_4750_ce;
reg    grp_fu_4759_ce;
reg    grp_fu_4768_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [22:0] grp_fu_2715_p00;
wire   [22:0] grp_fu_2724_p00;
wire   [22:0] grp_fu_2733_p00;
wire   [21:0] grp_fu_4741_p00;
wire   [23:0] grp_fu_4750_p20;
wire   [20:0] grp_fu_4768_p00;
wire   [24:0] grp_fu_4768_p20;
reg    ap_condition_2541;
reg    ap_condition_2543;
reg    ap_condition_2545;
reg    ap_condition_2547;
reg    ap_condition_2549;
reg    ap_condition_2153;
reg    ap_condition_2384;
reg    ap_condition_2361;
reg    ap_condition_2338;
reg    ap_condition_2315;
reg    ap_condition_2292;
reg    ap_condition_2157;
reg    ap_condition_2513;
reg    ap_condition_2515;
reg    ap_condition_2267;
reg    ap_condition_2245;
reg    ap_condition_5468;
reg    ap_condition_5477;
reg    ap_condition_2192;
reg    ap_condition_2188;
reg    ap_condition_2183;
reg    ap_condition_5503;
reg    ap_condition_5510;
reg    ap_condition_5525;
reg    ap_condition_5530;
reg    ap_condition_5535;
wire   [1:0] tmp_4_fu_2802_p1;
wire   [1:0] tmp_4_fu_2802_p3;
wire  signed [1:0] tmp_4_fu_2802_p5;
wire   [1:0] tmp_5_fu_2880_p1;
wire   [1:0] tmp_5_fu_2880_p3;
wire  signed [1:0] tmp_5_fu_2880_p5;
wire   [1:0] tmp_6_fu_2912_p1;
wire   [1:0] tmp_6_fu_2912_p3;
wire  signed [1:0] tmp_6_fu_2912_p5;
wire   [15:0] tmp_33_fu_3706_p1;
wire   [15:0] tmp_33_fu_3706_p3;
wire   [15:0] tmp_33_fu_3706_p5;
wire   [15:0] tmp_2_fu_3725_p1;
wire   [15:0] tmp_2_fu_3725_p3;
wire   [15:0] tmp_2_fu_3725_p5;
wire   [15:0] tmp_34_fu_3744_p1;
wire   [15:0] tmp_34_fu_3744_p3;
wire   [15:0] tmp_34_fu_3744_p5;
wire  signed [1:0] outpix_57_fu_3979_p1;
wire   [1:0] outpix_57_fu_3979_p3;
wire   [1:0] outpix_57_fu_3979_p5;
wire  signed [1:0] outpix_56_fu_4090_p1;
wire   [1:0] outpix_56_fu_4090_p3;
wire   [1:0] outpix_56_fu_4090_p5;
wire  signed [1:0] outpix_55_fu_4149_p1;
wire   [1:0] outpix_55_fu_4149_p3;
wire   [1:0] outpix_55_fu_4149_p5;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_xBar = 11'd0;
#0 zonePlateVDelta = 16'd0;
#0 tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign = 10'd0;
#0 yCount = 10'd0;
#0 tpgPatternCrossHatch_unsigned_short_unsigned_short_unsigned_short_unsigned_sh = 10'd0;
#0 vHatch = 1'd0;
#0 yCount_2 = 10'd0;
#0 tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_s = 10'd0;
#0 yCount_3 = 10'd0;
#0 rSerie = 28'd94741925;
#0 gSerie = 28'd178608805;
#0 bSerie = 28'd1044495;
#0 tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_s = 10'd0;
#0 yCount_1 = 6'd0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
#0 grp_reg_ap_uint_10_s_fu_2350_ap_start_reg = 1'b0;
#0 grp_reg_int_s_fu_2620_ap_start_reg = 1'b0;
#0 phi_mul_fu_534 = 16'd0;
#0 x_fu_538 = 16'd0;
#0 rampVal_2_flag_1_fu_542 = 1'd0;
#0 hdata_flag_1_fu_546 = 1'd0;
#0 rampVal_3_flag_1_fu_550 = 1'd0;
#0 outpix_3_fu_554 = 10'd0;
#0 outpix_4_fu_558 = 10'd0;
#0 outpix_5_fu_562 = 10'd0;
#0 ap_done_reg = 1'b0;
end

system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
redYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(redYuv_address0),
    .ce0(redYuv_ce0_local),
    .q0(redYuv_q0)
);

system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
grnYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grnYuv_address0),
    .ce0(grnYuv_ce0_local),
    .q0(grnYuv_q0)
);

system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
bluYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bluYuv_address0),
    .ce0(bluYuv_ce0_local),
    .q0(bluYuv_q0)
);

system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
blkYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(blkYuv_address0),
    .ce0(blkYuv_ce0_local),
    .q0(blkYuv_q0)
);

system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
whiYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(whiYuv_address0),
    .ce0(whiYuv_ce0_local),
    .q0(whiYuv_q0)
);

system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_r_address0_local),
    .ce0(tpgBarSelRgb_r_ce0_local),
    .q0(tpgBarSelRgb_r_q0)
);

system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_y_address0_local),
    .ce0(tpgBarSelYuv_y_ce0_local),
    .q0(tpgBarSelYuv_y_q0)
);

system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_g_address0_local),
    .ce0(tpgBarSelRgb_g_ce0_local),
    .q0(tpgBarSelRgb_g_q0)
);

system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_u_address0_local),
    .ce0(tpgBarSelYuv_u_ce0_local),
    .q0(tpgBarSelYuv_u_q0)
);

system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_v_address0_local),
    .ce0(tpgBarSelYuv_v_ce0_local),
    .q0(tpgBarSelYuv_v_q0)
);

system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_b_address0_local),
    .ce0(tpgBarSelRgb_b_ce0_local),
    .q0(tpgBarSelRgb_b_q0)
);

system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R #(
    .DataWidth( 20 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
tpgSinTableArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_address0),
    .ce0(tpgSinTableArray_ce0_local),
    .q0(tpgSinTableArray_q0)
);

system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R #(
    .DataWidth( 3 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
tpgTartanBarArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgTartanBarArray_address0),
    .ce0(tpgTartanBarArray_ce0_local),
    .q0(tpgTartanBarArray_q0)
);

system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
whiYuv_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(whiYuv_1_address0),
    .ce0(whiYuv_1_ce0_local),
    .q0(whiYuv_1_q0)
);

system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
blkYuv_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(blkYuv_1_address0),
    .ce0(blkYuv_1_ce0_local),
    .q0(blkYuv_1_q0)
);

system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 683 ),
    .AddressWidth( 10 ))
tpgSinTableArray_9bit_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_0_address0),
    .ce0(tpgSinTableArray_9bit_0_ce0_local),
    .q0(tpgSinTableArray_9bit_0_q0),
    .address1(tpgSinTableArray_9bit_0_address1),
    .ce1(tpgSinTableArray_9bit_0_ce1_local),
    .q1(tpgSinTableArray_9bit_0_q1),
    .address2(tpgSinTableArray_9bit_0_address2),
    .ce2(tpgSinTableArray_9bit_0_ce2_local),
    .q2(tpgSinTableArray_9bit_0_q2)
);

system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 683 ),
    .AddressWidth( 10 ))
tpgSinTableArray_9bit_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_1_address0),
    .ce0(tpgSinTableArray_9bit_1_ce0_local),
    .q0(tpgSinTableArray_9bit_1_q0),
    .address1(tpgSinTableArray_9bit_1_address1),
    .ce1(tpgSinTableArray_9bit_1_ce1_local),
    .q1(tpgSinTableArray_9bit_1_q1),
    .address2(tpgSinTableArray_9bit_1_address2),
    .ce2(tpgSinTableArray_9bit_1_ce2_local),
    .q2(tpgSinTableArray_9bit_1_q2)
);

system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 683 ),
    .AddressWidth( 10 ))
tpgSinTableArray_9bit_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_2_address0),
    .ce0(tpgSinTableArray_9bit_2_ce0_local),
    .q0(tpgSinTableArray_9bit_2_q0),
    .address1(tpgSinTableArray_9bit_2_address1),
    .ce1(tpgSinTableArray_9bit_2_ce1_local),
    .q1(tpgSinTableArray_9bit_2_q1),
    .address2(tpgSinTableArray_9bit_2_address2),
    .ce2(tpgSinTableArray_9bit_2_ce2_local),
    .q2(tpgSinTableArray_9bit_2_q2)
);

system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
tpgCheckerBoardArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgCheckerBoardArray_address0),
    .ce0(tpgCheckerBoardArray_ce0_local),
    .q0(tpgCheckerBoardArray_q0)
);

system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_VESA_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_VESA_r_address0),
    .ce0(DPtpgBarSelRgb_VESA_r_ce0_local),
    .q0(DPtpgBarSelRgb_VESA_r_q0)
);

system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_VESA_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_VESA_g_address0),
    .ce0(DPtpgBarSelRgb_VESA_g_ce0_local),
    .q0(DPtpgBarSelRgb_VESA_g_q0)
);

system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_VESA_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_VESA_b_address0),
    .ce0(DPtpgBarSelRgb_VESA_b_ce0_local),
    .q0(DPtpgBarSelRgb_VESA_b_q0)
);

system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R #(
    .DataWidth( 3 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
DPtpgBarArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarArray_address0),
    .ce0(DPtpgBarArray_ce0_local),
    .q0(DPtpgBarArray_q0)
);

system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_CEA_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_CEA_r_address0),
    .ce0(DPtpgBarSelRgb_CEA_r_ce0_local),
    .q0(DPtpgBarSelRgb_CEA_r_q0)
);

system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_CEA_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_CEA_g_address0),
    .ce0(DPtpgBarSelRgb_CEA_g_ce0_local),
    .q0(DPtpgBarSelRgb_CEA_g_q0)
);

system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_CEA_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_CEA_b_address0),
    .ce0(DPtpgBarSelRgb_CEA_b_ce0_local),
    .q0(DPtpgBarSelRgb_CEA_b_q0)
);

system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_601_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_601_y_address0),
    .ce0(DPtpgBarSelYuv_601_y_ce0_local),
    .q0(DPtpgBarSelYuv_601_y_q0)
);

system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_601_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_601_v_address0),
    .ce0(DPtpgBarSelYuv_601_v_ce0_local),
    .q0(DPtpgBarSelYuv_601_v_q0)
);

system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_601_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_601_u_address0),
    .ce0(DPtpgBarSelYuv_601_u_ce0_local),
    .q0(DPtpgBarSelYuv_601_u_q0)
);

system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_709_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_709_y_address0),
    .ce0(DPtpgBarSelYuv_709_y_ce0_local),
    .q0(DPtpgBarSelYuv_709_y_q0)
);

system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_709_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_709_v_address0),
    .ce0(DPtpgBarSelYuv_709_v_ce0_local),
    .q0(DPtpgBarSelYuv_709_v_q0)
);

system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_709_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_709_u_address0),
    .ce0(DPtpgBarSelYuv_709_u_ce0_local),
    .q0(DPtpgBarSelYuv_709_u_q0)
);

system_v_tpg_0_0_reg_ap_uint_10_s grp_reg_ap_uint_10_s_fu_2350(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_reg_ap_uint_10_s_fu_2350_ap_start),
    .ap_done(grp_reg_ap_uint_10_s_fu_2350_ap_done),
    .ap_idle(grp_reg_ap_uint_10_s_fu_2350_ap_idle),
    .ap_ready(grp_reg_ap_uint_10_s_fu_2350_ap_ready),
    .ap_ce(grp_reg_ap_uint_10_s_fu_2350_ap_ce),
    .d(barWidthMinSamples),
    .ap_return(grp_reg_ap_uint_10_s_fu_2350_ap_return)
);

system_v_tpg_0_0_reg_int_s grp_reg_int_s_fu_2620(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_reg_int_s_fu_2620_ap_start),
    .ap_done(grp_reg_int_s_fu_2620_ap_done),
    .ap_idle(grp_reg_int_s_fu_2620_ap_idle),
    .ap_ready(grp_reg_int_s_fu_2620_ap_ready),
    .ap_ce(grp_reg_int_s_fu_2620_ap_ce),
    .d(grp_reg_int_s_fu_2620_d),
    .ap_return(grp_reg_int_s_fu_2620_ap_return)
);

system_v_tpg_0_0_urem_11ns_3ns_2_15_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_11ns_3ns_2_15_1_U100(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln565_11_fu_2018_p1),
    .din1(grp_fu_2064_p1),
    .ce(grp_fu_2064_ce),
    .dout(grp_fu_2064_p2)
);

system_v_tpg_0_0_urem_11ns_3ns_2_15_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_11ns_3ns_2_15_1_U101(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2070_p0),
    .din1(grp_fu_2070_p1),
    .ce(grp_fu_2070_ce),
    .dout(grp_fu_2070_p2)
);

system_v_tpg_0_0_urem_11ns_3ns_2_15_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_11ns_3ns_2_15_1_U102(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2076_p0),
    .din1(grp_fu_2076_p1),
    .ce(grp_fu_2076_ce),
    .dout(grp_fu_2076_p2)
);

system_v_tpg_0_0_mul_11ns_13ns_23_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 23 ))
mul_11ns_13ns_23_2_1_U103(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2715_p0),
    .din1(grp_fu_2715_p1),
    .ce(grp_fu_2715_ce),
    .dout(grp_fu_2715_p2)
);

system_v_tpg_0_0_mul_11ns_13ns_23_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 23 ))
mul_11ns_13ns_23_2_1_U104(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2724_p0),
    .din1(grp_fu_2724_p1),
    .ce(grp_fu_2724_ce),
    .dout(grp_fu_2724_p2)
);

system_v_tpg_0_0_mul_11ns_13ns_23_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 23 ))
mul_11ns_13ns_23_2_1_U105(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2733_p0),
    .din1(grp_fu_2733_p1),
    .ce(grp_fu_2733_ce),
    .dout(grp_fu_2733_p2)
);

(* dissolve_hierarchy = "yes" *) system_v_tpg_0_0_sparsemux_7_2_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 9 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 9 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 9 ),
    .def_WIDTH( 9 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 9 ))
sparsemux_7_2_9_1_1_U106(
    .din0(tmp_4_fu_2802_p2),
    .din1(tmp_4_fu_2802_p4),
    .din2(tpgSinTableArray_9bit_2_q2),
    .def(tmp_4_fu_2802_p7),
    .sel(tmp_4_fu_2802_p8),
    .dout(tmp_4_fu_2802_p9)
);

(* dissolve_hierarchy = "yes" *) system_v_tpg_0_0_sparsemux_7_2_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 9 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 9 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 9 ),
    .def_WIDTH( 9 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 9 ))
sparsemux_7_2_9_1_1_U107(
    .din0(tmp_5_fu_2880_p2),
    .din1(tmp_5_fu_2880_p4),
    .din2(tpgSinTableArray_9bit_2_q1),
    .def(tmp_5_fu_2880_p7),
    .sel(tmp_5_fu_2880_p8),
    .dout(tmp_5_fu_2880_p9)
);

(* dissolve_hierarchy = "yes" *) system_v_tpg_0_0_sparsemux_7_2_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 9 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 9 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 9 ),
    .def_WIDTH( 9 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 9 ))
sparsemux_7_2_9_1_1_U108(
    .din0(tmp_6_fu_2912_p2),
    .din1(tmp_6_fu_2912_p4),
    .din2(tpgSinTableArray_9bit_2_q0),
    .def(tmp_6_fu_2912_p7),
    .sel(tmp_6_fu_2912_p8),
    .dout(tmp_6_fu_2912_p9)
);

system_v_tpg_0_0_mul_16ns_8s_24_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16ns_8s_24_2_1_U109(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3227_p0),
    .din1(grp_fu_3227_p1),
    .ce(grp_fu_3227_ce),
    .dout(grp_fu_3227_p2)
);

system_v_tpg_0_0_mul_20s_9ns_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 28 ))
mul_20s_9ns_28_4_1_U110(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tpgSinTableArray_load_reg_5302),
    .din1(grp_fu_3420_p1),
    .ce(grp_fu_3420_ce),
    .dout(grp_fu_3420_p2)
);

(* dissolve_hierarchy = "yes" *) system_v_tpg_0_0_sparsemux_7_16_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 16'h0 ),
    .din0_WIDTH( 10 ),
    .CASE1( 16'h1 ),
    .din1_WIDTH( 10 ),
    .CASE2( 16'h2 ),
    .din2_WIDTH( 10 ),
    .def_WIDTH( 10 ),
    .sel_WIDTH( 16 ),
    .dout_WIDTH( 10 ))
sparsemux_7_16_10_1_1_U111(
    .din0(tmp_31_fu_3702_p1),
    .din1(10'd0),
    .din2(10'd0),
    .def(tmp_31_fu_3702_p1),
    .sel(colorSel_cast_reg_5019),
    .dout(tmp_33_fu_3706_p9)
);

(* dissolve_hierarchy = "yes" *) system_v_tpg_0_0_sparsemux_7_16_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 16'h0 ),
    .din0_WIDTH( 10 ),
    .CASE1( 16'h1 ),
    .din1_WIDTH( 10 ),
    .CASE2( 16'h2 ),
    .din2_WIDTH( 10 ),
    .def_WIDTH( 10 ),
    .sel_WIDTH( 16 ),
    .dout_WIDTH( 10 ))
sparsemux_7_16_10_1_1_U112(
    .din0(10'd0),
    .din1(tmp_31_fu_3702_p1),
    .din2(10'd0),
    .def(tmp_31_fu_3702_p1),
    .sel(colorSel_cast_reg_5019),
    .dout(tmp_2_fu_3725_p9)
);

(* dissolve_hierarchy = "yes" *) system_v_tpg_0_0_sparsemux_7_16_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 16'h0 ),
    .din0_WIDTH( 10 ),
    .CASE1( 16'h1 ),
    .din1_WIDTH( 10 ),
    .CASE2( 16'h2 ),
    .din2_WIDTH( 10 ),
    .def_WIDTH( 10 ),
    .sel_WIDTH( 16 ),
    .dout_WIDTH( 10 ))
sparsemux_7_16_10_1_1_U113(
    .din0(10'd0),
    .din1(10'd0),
    .din2(tmp_31_fu_3702_p1),
    .def(tmp_31_fu_3702_p1),
    .sel(colorSel_cast_reg_5019),
    .dout(tmp_34_fu_3744_p9)
);

(* dissolve_hierarchy = "yes" *) system_v_tpg_0_0_sparsemux_7_2_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 10 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 10 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 10 ),
    .def_WIDTH( 10 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 10 ))
sparsemux_7_2_10_1_1_U114(
    .din0(outpix_57_fu_3979_p2),
    .din1(tpgBarSelYuv_u_q0),
    .din2(tpgBarSelYuv_v_q0),
    .def(outpix_57_fu_3979_p7),
    .sel(outpix_57_fu_3979_p8),
    .dout(outpix_57_fu_3979_p9)
);

(* dissolve_hierarchy = "yes" *) system_v_tpg_0_0_sparsemux_7_2_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 10 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 10 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 10 ),
    .def_WIDTH( 10 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 10 ))
sparsemux_7_2_10_1_1_U115(
    .din0(outpix_56_fu_4090_p2),
    .din1(tpgBarSelYuv_u_q0),
    .din2(tpgBarSelYuv_v_q0),
    .def(outpix_56_fu_4090_p7),
    .sel(outpix_56_fu_4090_p8),
    .dout(outpix_56_fu_4090_p9)
);

(* dissolve_hierarchy = "yes" *) system_v_tpg_0_0_sparsemux_7_2_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 10 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 10 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 10 ),
    .def_WIDTH( 10 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 10 ))
sparsemux_7_2_10_1_1_U116(
    .din0(outpix_55_fu_4149_p2),
    .din1(tpgBarSelYuv_u_q0),
    .din2(tpgBarSelYuv_v_q0),
    .def(outpix_55_fu_4149_p7),
    .sel(outpix_55_fu_4149_p8),
    .dout(outpix_55_fu_4149_p9)
);

system_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
am_addmul_16ns_1s_16ns_17_4_1_U117(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4706_p0),
    .din1(grp_fu_4706_p1),
    .din2(grp_fu_4706_p2),
    .ce(grp_fu_4706_ce),
    .dout(grp_fu_4706_p3)
);

system_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U118(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(Zplate_Hor_Control_Delta),
    .din1(grp_reg_int_s_fu_2620_ap_return),
    .din2(grp_fu_4715_p2),
    .ce(grp_fu_4715_ce),
    .dout(grp_fu_4715_p3)
);

system_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 23 ))
mac_muladd_16ns_7ns_15ns_23_4_1_U119(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4723_p0),
    .din1(grp_fu_4723_p1),
    .din2(grp_fu_4723_p2),
    .ce(grp_fu_4723_ce),
    .dout(grp_fu_4723_p3)
);

system_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 23 ))
mac_muladd_16ns_7s_18ns_23_4_1_U120(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4732_p0),
    .din1(grp_fu_4732_p1),
    .din2(grp_fu_4732_p2),
    .ce(grp_fu_4732_ce),
    .dout(grp_fu_4732_p3)
);

system_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16ns_6s_24s_24_4_1_U121(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4741_p0),
    .din1(grp_fu_4741_p1),
    .din2(grp_fu_3227_p2),
    .ce(grp_fu_4741_ce),
    .dout(grp_fu_4741_p3)
);

system_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 24 ))
mac_muladd_16ns_8ns_23ns_24_4_1_U122(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4750_p0),
    .din1(grp_fu_4750_p1),
    .din2(grp_fu_4750_p2),
    .ce(grp_fu_4750_ce),
    .dout(grp_fu_4750_p3)
);

system_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 24 ))
mac_muladd_16ns_8s_23s_24_4_1_U123(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4759_p0),
    .din1(grp_fu_4759_p1),
    .din2(grp_fu_4732_p3),
    .ce(grp_fu_4759_ce),
    .dout(grp_fu_4759_p3)
);

system_v_tpg_0_0_mac_muladd_16ns_5ns_24ns_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16ns_5ns_24ns_25_4_1_U124(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4768_p0),
    .din1(grp_fu_4768_p1),
    .din2(grp_fu_4768_p2),
    .ce(grp_fu_4768_ce),
    .dout(grp_fu_4768_p3)
);

system_v_tpg_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
            ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter20_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter20_stage0)) begin
            ap_enable_reg_pp0_iter21 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_reg_ap_uint_10_s_fu_2350_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_predicate_op205_call_state2_state1 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_reg_ap_uint_10_s_fu_2350_ap_start_reg <= 1'b1;
        end else if ((grp_reg_ap_uint_10_s_fu_2350_ap_ready == 1'b1)) begin
            grp_reg_ap_uint_10_s_fu_2350_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_reg_int_s_fu_2620_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_predicate_op290_call_state4_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_reg_int_s_fu_2620_ap_start_reg <= 1'b1;
        end else if ((grp_reg_int_s_fu_2620_ap_ready == 1'b1)) begin
            grp_reg_int_s_fu_2620_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred640_state17 == 1'b1)) begin
            ap_phi_reg_pp0_iter17_phi_ln1144_reg_1548 <= grp_fu_1848_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter17_phi_ln1144_reg_1548 <= ap_phi_reg_pp0_iter16_phi_ln1144_reg_1548;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred631_state17 == 1'b1)) begin
            ap_phi_reg_pp0_iter17_phi_ln1165_reg_1537 <= grp_fu_1848_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter17_phi_ln1165_reg_1537 <= ap_phi_reg_pp0_iter16_phi_ln1165_reg_1537;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred622_state17 == 1'b1)) begin
            ap_phi_reg_pp0_iter17_phi_ln1186_reg_1526 <= grp_fu_1848_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter17_phi_ln1186_reg_1526 <= ap_phi_reg_pp0_iter16_phi_ln1186_reg_1526;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred613_state17 == 1'b1)) begin
            ap_phi_reg_pp0_iter17_phi_ln1207_reg_1515 <= grp_fu_1848_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter17_phi_ln1207_reg_1515 <= ap_phi_reg_pp0_iter16_phi_ln1207_reg_1515;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred604_state17 == 1'b1)) begin
            ap_phi_reg_pp0_iter17_phi_ln1228_reg_1504 <= grp_fu_1848_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter17_phi_ln1228_reg_1504 <= ap_phi_reg_pp0_iter16_phi_ln1228_reg_1504;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred595_state17 == 1'b1)) begin
            ap_phi_reg_pp0_iter17_phi_ln1504_reg_1493 <= grp_fu_1848_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter17_phi_ln1504_reg_1493 <= ap_phi_reg_pp0_iter16_phi_ln1504_reg_1493;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred590_state17 == 1'b1)) begin
            ap_phi_reg_pp0_iter17_phi_ln1519_reg_1482 <= grp_fu_1848_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter17_phi_ln1519_reg_1482 <= ap_phi_reg_pp0_iter16_phi_ln1519_reg_1482;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2153)) begin
        if ((1'b1 == ap_condition_2549)) begin
            ap_phi_reg_pp0_iter1_outpix_33_reg_1726 <= conv2_i_i10_i267;
        end else if ((1'b1 == ap_condition_2547)) begin
            ap_phi_reg_pp0_iter1_outpix_33_reg_1726 <= conv2_i_i10_i270;
        end else if ((1'b1 == ap_condition_2545)) begin
            ap_phi_reg_pp0_iter1_outpix_33_reg_1726 <= conv2_i_i10_i285_cast_cast_cast_cast_cast_cast_fu_1899_p1;
        end else if ((1'b1 == ap_condition_2543)) begin
            ap_phi_reg_pp0_iter1_outpix_33_reg_1726 <= 10'd0;
        end else if ((1'b1 == ap_condition_2541)) begin
            ap_phi_reg_pp0_iter1_outpix_33_reg_1726 <= 10'd1023;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_outpix_33_reg_1726 <= ap_phi_reg_pp0_iter0_outpix_33_reg_1726;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((patternId_val_load_read_read_fu_734_p2 == 8'd4) & (colorFormatLocal_read_read_fu_710_p2 == 8'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln565_fu_1988_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((patternId_val_load_read_read_fu_734_p2 == 8'd6) & (colorFormatLocal_read_read_fu_710_p2 == 8'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln565_fu_1988_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((patternId_val_load_read_read_fu_734_p2 == 8'd7) & (colorFormatLocal_read_read_fu_710_p2 == 8'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln565_fu_1988_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_outpix_34_reg_1638 <= 10'd0;
    end else if ((((patternId_val_load_read_read_fu_734_p2 == 8'd5) & (colorFormatLocal_read_read_fu_710_p2 == 8'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln565_fu_1988_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((patternId_val_load_read_read_fu_734_p2 == 8'd8) & (colorFormatLocal_read_read_fu_710_p2 == 8'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln565_fu_1988_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_outpix_34_reg_1638 <= 10'd1023;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_outpix_34_reg_1638 <= ap_phi_reg_pp0_iter0_outpix_34_reg_1638;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2153)) begin
        if ((1'b1 == ap_condition_2549)) begin
            ap_phi_reg_pp0_iter1_outpix_35_reg_1559 <= conv2_i_i_i_cast_cast_cast_fu_1903_p1;
        end else if ((1'b1 == ap_condition_2547)) begin
            ap_phi_reg_pp0_iter1_outpix_35_reg_1559 <= conv2_i_i_i271_cast_cast_cast_fu_1907_p1;
        end else if ((1'b1 == ap_condition_2545)) begin
            ap_phi_reg_pp0_iter1_outpix_35_reg_1559 <= conv2_i_i_i286;
        end else if ((1'b1 == ap_condition_2543)) begin
            ap_phi_reg_pp0_iter1_outpix_35_reg_1559 <= conv2_i_i_i299;
        end else if ((1'b1 == ap_condition_2541)) begin
            ap_phi_reg_pp0_iter1_outpix_35_reg_1559 <= conv2_i_i_i313;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_outpix_35_reg_1559 <= ap_phi_reg_pp0_iter0_outpix_35_reg_1559;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2153)) begin
        if ((1'b1 == ap_condition_2384)) begin
            ap_phi_reg_pp0_iter1_phi_ln1144_reg_1548 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phi_ln1144_reg_1548 <= ap_phi_reg_pp0_iter0_phi_ln1144_reg_1548;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2153)) begin
        if ((1'b1 == ap_condition_2361)) begin
            ap_phi_reg_pp0_iter1_phi_ln1165_reg_1537 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phi_ln1165_reg_1537 <= ap_phi_reg_pp0_iter0_phi_ln1165_reg_1537;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2153)) begin
        if ((1'b1 == ap_condition_2338)) begin
            ap_phi_reg_pp0_iter1_phi_ln1186_reg_1526 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phi_ln1186_reg_1526 <= ap_phi_reg_pp0_iter0_phi_ln1186_reg_1526;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2153)) begin
        if ((1'b1 == ap_condition_2315)) begin
            ap_phi_reg_pp0_iter1_phi_ln1207_reg_1515 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phi_ln1207_reg_1515 <= ap_phi_reg_pp0_iter0_phi_ln1207_reg_1515;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2153)) begin
        if ((1'b1 == ap_condition_2292)) begin
            ap_phi_reg_pp0_iter1_phi_ln1228_reg_1504 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phi_ln1228_reg_1504 <= ap_phi_reg_pp0_iter0_phi_ln1228_reg_1504;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2668_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2655_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter20_outpix_33_reg_1726 <= outpix_31_reg_5627;
    end else if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2663_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2637_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter20_outpix_33_reg_1726 <= outpix_29_reg_5669;
    end else if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2659_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2632_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter20_outpix_33_reg_1726 <= outpix_27_reg_5681;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2627_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_33_reg_1726 <= outpix_51_fu_4472_p1;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2623_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_33_reg_1726 <= conv2_i_i10_i267;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2618_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_33_reg_1726 <= conv2_i_i10_i270;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2613_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_33_reg_1726 <= conv2_i_i10_i285_cast_cast_cast_cast_cast_cast_reg_4976;
    end else if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2607_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2590_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter20_outpix_33_reg_1726 <= 10'd0;
    end else if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2601_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2585_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter20_outpix_33_reg_1726 <= 10'd1023;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2578_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_33_reg_1726 <= pix_9_reg_5542;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2573_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_33_reg_1726 <= pix_8_reg_5557;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2566_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_33_reg_1726 <= pix_6_cast_fu_4229_p1;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2561_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_33_reg_1726 <= sext_ln1784_fu_4238_p1;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2523_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_33_reg_1726 <= p_0_0_010243_out_i;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2519_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_33_reg_1726 <= outpix_19_fu_4483_p3;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2507_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_33_reg_1726 <= outpix_42_fu_4327_p3;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2503_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_33_reg_1726 <= outpix_44_fu_4309_p3;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2499_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_33_reg_1726 <= tmp_33_reg_5602;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2495_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_33_reg_1726 <= select_ln552_fu_4247_p3;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_33_reg_1726 <= ap_phi_reg_pp0_iter19_outpix_33_reg_1726;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2668_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2655_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= outpix_57_reg_5633;
    end else if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2663_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2637_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= outpix_56_reg_5675;
    end else if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2659_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2632_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= outpix_55_reg_5687;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2627_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= outpix_52_fu_4476_p3;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2623_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= redYuv_load_reg_5713;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2618_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= grnYuv_load_reg_5708;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2613_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= bluYuv_load_reg_5703;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2607_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= blkYuv_load_reg_5698;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2601_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= whiYuv_load_reg_5693;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2590_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= blkYuv_1_load_reg_5659;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2585_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= whiYuv_1_load_reg_5664;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2578_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= phi_ln1811_reg_5552;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2573_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= phi_ln1801_reg_5567;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2566_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= pix_7_cast_fu_4232_p1;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2561_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= sext_ln1785_fu_4241_p1;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2523_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= p_0_0_09245_out_i;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2519_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= outpix_21_fu_4489_p3;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2507_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= outpix_43_fu_4333_p3;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2503_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= outpix_45_reg_5622;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2499_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= outpix_48_reg_5612;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2495_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= select_ln552_fu_4247_p3;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_34_reg_1638 <= ap_phi_reg_pp0_iter19_outpix_34_reg_1638;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2668_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2663_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2659_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= reg_1876;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2655_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= tpgBarSelRgb_b_load_2_cast_fu_4323_p1;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2637_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= tpgBarSelRgb_b_load_1_cast_fu_4434_p1;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2632_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= tpgBarSelRgb_b_load_cast_fu_4464_p1;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2627_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= outpix_52_fu_4476_p3;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2623_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= conv2_i_i_i_cast_cast_cast_reg_4982;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2618_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= conv2_i_i_i271_cast_cast_cast_reg_4988;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2613_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= conv2_i_i_i286;
    end else if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2607_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2590_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= conv2_i_i_i299;
    end else if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2601_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2585_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= conv2_i_i_i313;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2578_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= DPtpgBarSelYuv_709_v_load_reg_5547;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2573_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= DPtpgBarSelYuv_601_v_load_reg_5562;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2566_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= trunc_ln1792_cast_fu_4235_p1;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2561_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= sext_ln1786_fu_4244_p1;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2523_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= p_0_0_0247_out_i;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2519_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= outpix_21_fu_4489_p3;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2507_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= outpix_43_fu_4333_p3;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2503_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= outpix_46_reg_5617;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2499_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= tmp_34_reg_5607;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2495_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= select_ln552_fu_4247_p3;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_35_reg_1559 <= ap_phi_reg_pp0_iter19_outpix_35_reg_1559;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2157)) begin
        if (((icmp_ln565_reg_5034 == 1'd0) & (patternId_val_load_read_reg_4915 == 8'd3))) begin
            ap_phi_reg_pp0_iter2_outpix_33_reg_1726 <= rampStart_1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_outpix_33_reg_1726 <= ap_phi_reg_pp0_iter1_outpix_33_reg_1726;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2157)) begin
        if (((icmp_ln565_reg_5034 == 1'd0) & (patternId_val_load_read_reg_4915 == 8'd3))) begin
            ap_phi_reg_pp0_iter2_outpix_34_reg_1638 <= outpix_10;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_outpix_34_reg_1638 <= ap_phi_reg_pp0_iter1_outpix_34_reg_1638;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2157)) begin
        if (((icmp_ln565_reg_5034 == 1'd0) & (patternId_val_load_read_reg_4915 == 8'd3))) begin
            ap_phi_reg_pp0_iter2_outpix_35_reg_1559 <= outpix_10;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_outpix_35_reg_1559 <= ap_phi_reg_pp0_iter1_outpix_35_reg_1559;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((patternId_val_load == 8'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1483_fu_2553_p2 == 1'd0) & (icmp_ln1478_fu_2547_p2 == 1'd0) & (icmp_ln1473_reg_5101_pp0_iter1_reg == 1'd0) & (icmp_ln1072_reg_5043_pp0_iter1_reg == 1'd0) & (icmp_ln565_reg_5034_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((patternId_val_load == 8'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1478_fu_2547_p2 == 1'd1) & (icmp_ln1473_reg_5101_pp0_iter1_reg == 1'd0) & (icmp_ln1072_reg_5043_pp0_iter1_reg == 1'd0) & (icmp_ln565_reg_5034_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter3_hHatch_reg_1460 <= 1'd0;
    end else if ((((patternId_val_load == 8'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1483_fu_2553_p2 == 1'd1) & (icmp_ln1478_fu_2547_p2 == 1'd0) & (icmp_ln1473_reg_5101_pp0_iter1_reg == 1'd0) & (icmp_ln1072_reg_5043_pp0_iter1_reg == 1'd0) & (icmp_ln565_reg_5034_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred2171_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred2162_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter3_hHatch_reg_1460 <= 1'd1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_hHatch_reg_1460 <= ap_phi_reg_pp0_iter2_hHatch_reg_1460;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_2515)) begin
            ap_phi_reg_pp0_iter4_outpix_33_reg_1726 <= 10'd0;
        end else if ((1'b1 == ap_condition_2513)) begin
            ap_phi_reg_pp0_iter4_outpix_33_reg_1726 <= 10'd1023;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_outpix_33_reg_1726 <= ap_phi_reg_pp0_iter3_outpix_33_reg_1726;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_2515)) begin
            ap_phi_reg_pp0_iter4_outpix_34_reg_1638 <= 10'd0;
        end else if ((1'b1 == ap_condition_2513)) begin
            ap_phi_reg_pp0_iter4_outpix_34_reg_1638 <= 10'd1023;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_outpix_34_reg_1638 <= ap_phi_reg_pp0_iter3_outpix_34_reg_1638;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_2515)) begin
            ap_phi_reg_pp0_iter4_outpix_35_reg_1559 <= conv2_i_i_i299;
        end else if ((1'b1 == ap_condition_2513)) begin
            ap_phi_reg_pp0_iter4_outpix_35_reg_1559 <= conv2_i_i_i313;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_outpix_35_reg_1559 <= ap_phi_reg_pp0_iter3_outpix_35_reg_1559;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_2267)) begin
            ap_phi_reg_pp0_iter4_phi_ln1504_reg_1493 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_phi_ln1504_reg_1493 <= ap_phi_reg_pp0_iter3_phi_ln1504_reg_1493;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_2245)) begin
            ap_phi_reg_pp0_iter4_phi_ln1519_reg_1482 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_phi_ln1519_reg_1482 <= ap_phi_reg_pp0_iter3_phi_ln1519_reg_1482;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            hdata_flag_1_fu_546 <= hdata_flag_0;
        end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2507_state20 == 1'b1))) begin
            hdata_flag_1_fu_546 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln565_reg_5034_pp0_iter19_reg == 1'd0) & (cmp8_reg_5030 == 1'd0))) begin
            outpix_39_reg_1837 <= ap_phi_mux_outpix_33_phi_fu_1731_p74;
        end else if (((icmp_ln565_reg_5034_pp0_iter19_reg == 1'd0) & (cmp8_reg_5030 == 1'd1))) begin
            outpix_39_reg_1837 <= outpix_58_fu_4643_p3;
        end else if (~(icmp_ln565_reg_5034_pp0_iter19_reg == 1'd1)) begin
            outpix_39_reg_1837 <= ap_phi_reg_pp0_iter20_outpix_39_reg_1837;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            outpix_3_fu_554 <= outpix;
        end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln565_reg_5034_pp0_iter19_reg == 1'd0))) begin
            outpix_3_fu_554 <= ap_phi_mux_outpix_39_phi_fu_1840_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln565_reg_5034_pp0_iter19_reg == 1'd0) & (cmp8_reg_5030 == 1'd0))) begin
            outpix_40_reg_1826 <= ap_phi_mux_outpix_34_phi_fu_1643_p74;
        end else if (((icmp_ln565_reg_5034_pp0_iter19_reg == 1'd0) & (cmp8_reg_5030 == 1'd1))) begin
            outpix_40_reg_1826 <= outpix_59_fu_4636_p3;
        end else if (~(icmp_ln565_reg_5034_pp0_iter19_reg == 1'd1)) begin
            outpix_40_reg_1826 <= ap_phi_reg_pp0_iter20_outpix_40_reg_1826;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln565_reg_5034_pp0_iter19_reg == 1'd0) & (cmp8_reg_5030 == 1'd0))) begin
            outpix_41_reg_1815 <= ap_phi_mux_outpix_35_phi_fu_1562_p74;
        end else if (((icmp_ln565_reg_5034_pp0_iter19_reg == 1'd0) & (cmp8_reg_5030 == 1'd1))) begin
            outpix_41_reg_1815 <= outpix_60_fu_4629_p3;
        end else if (~(icmp_ln565_reg_5034_pp0_iter19_reg == 1'd1)) begin
            outpix_41_reg_1815 <= ap_phi_reg_pp0_iter20_outpix_41_reg_1815;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            outpix_4_fu_558 <= outpix_1;
        end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln565_reg_5034_pp0_iter19_reg == 1'd0))) begin
            outpix_4_fu_558 <= ap_phi_mux_outpix_40_phi_fu_1829_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            outpix_5_fu_562 <= outpix_2;
        end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln565_reg_5034_pp0_iter19_reg == 1'd0))) begin
            outpix_5_fu_562 <= ap_phi_mux_outpix_41_phi_fu_1818_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            phi_mul_fu_534 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln565_reg_5034_pp0_iter5_reg == 1'd0))) begin
            phi_mul_fu_534 <= add_ln570_fu_2680_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rampVal_2_flag_1_fu_542 <= rampVal_2_flag_0;
        end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2499_state20 == 1'b1))) begin
            rampVal_2_flag_1_fu_542 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rampVal_3_flag_1_fu_550 <= rampVal_3_flag_0;
        end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2519_state20 == 1'b1))) begin
            rampVal_3_flag_1_fu_550 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_5468)) begin
        if ((icmp_ln1072_reg_5043 == 1'd1)) begin
            tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_s <= 10'd0;
        end else if (((icmp_ln1586_fu_2316_p2 == 1'd1) & (icmp_ln1072_reg_5043 == 1'd0))) begin
            tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_s <= add_ln1588_fu_2332_p2;
        end else if (((icmp_ln1586_fu_2316_p2 == 1'd0) & (icmp_ln1072_reg_5043 == 1'd0))) begin
            tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_s <= sub_ln1592_fu_2321_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_5477)) begin
        if ((icmp_ln1072_reg_5043 == 1'd1)) begin
            tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_xBar <= 11'd0;
        end else if (((icmp_ln1250_fu_2491_p2 == 1'd1) & (icmp_ln1072_reg_5043 == 1'd0))) begin
            tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_xBar <= add_ln1252_fu_2496_p2;
        end else if (((icmp_ln1250_fu_2491_p2 == 1'd0) & (icmp_ln1072_reg_5043 == 1'd0))) begin
            tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_xBar <= sub_ln1256_fu_2502_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred2162_state3 == 1'b1)) begin
            tpgPatternCrossHatch_unsigned_short_unsigned_short_unsigned_short_unsigned_sh <= 10'd0;
        end else if ((ap_predicate_pred2171_state3 == 1'b1)) begin
            tpgPatternCrossHatch_unsigned_short_unsigned_short_unsigned_short_unsigned_sh <= 10'd0;
        end else if ((1'b1 == ap_condition_2183)) begin
            tpgPatternCrossHatch_unsigned_short_unsigned_short_unsigned_short_unsigned_sh <= add_ln1480_fu_2577_p2;
        end else if ((1'b1 == ap_condition_2188)) begin
            tpgPatternCrossHatch_unsigned_short_unsigned_short_unsigned_short_unsigned_sh <= 10'd0;
        end else if ((1'b1 == ap_condition_2192)) begin
            tpgPatternCrossHatch_unsigned_short_unsigned_short_unsigned_short_unsigned_sh <= sub_ln1490_fu_2559_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_5503)) begin
        if ((icmp_ln1072_reg_5043 == 1'd1)) begin
            tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_s <= 10'd0;
        end else if (((icmp_ln1768_fu_2230_p2 == 1'd1) & (icmp_ln1072_reg_5043 == 1'd0))) begin
            tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_s <= zext_ln1770_fu_2254_p1;
        end else if (((icmp_ln1768_fu_2230_p2 == 1'd0) & (icmp_ln1072_reg_5043 == 1'd0))) begin
            tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_s <= add_ln1774_fu_2236_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_5510)) begin
        if ((icmp_ln1072_reg_5043 == 1'd1)) begin
            tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign <= 10'd0;
        end else if (((icmp_ln1405_fu_2443_p2 == 1'd1) & (icmp_ln1072_reg_5043 == 1'd0))) begin
            tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign <= add_ln1407_fu_2459_p2;
        end else if (((icmp_ln1405_fu_2443_p2 == 1'd0) & (icmp_ln1072_reg_5043 == 1'd0))) begin
            tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign <= sub_ln1411_fu_2448_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_predicate_pred3307_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((patternId_val_load == 8'd12) & (icmp_ln1072_reg_5043_pp0_iter1_reg == 1'd0) & (icmp_ln565_reg_5034_pp0_iter1_reg == 1'd0) & (cmp_i371_reg_5026 == 1'd1) & (1'd1 == and_ln1454_reg_5144)) | ((1'd0 == and_ln1449_reg_5097_pp0_iter1_reg) & (patternId_val_load == 8'd12) & (icmp_ln565_reg_5034_pp0_iter1_reg == 1'd0) & (cmp_i371_reg_5026 == 1'd0) & (1'd1 == and_ln1454_reg_5144)))))) begin
        vHatch <= 1'd1;
    end else if (((1'd0 == and_ln1454_reg_5144) & (1'd0 == and_ln1449_reg_5097_pp0_iter1_reg) & (patternId_val_load == 8'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1072_reg_5043_pp0_iter1_reg == 1'd1) & (icmp_ln565_reg_5034_pp0_iter1_reg == 1'd0) & (cmp_i371_reg_5026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        vHatch <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln565_fu_1988_p2 == 1'd0))) begin
            x_fu_538 <= add_ln565_fu_1994_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_538 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_5510)) begin
        if ((icmp_ln1381_reg_5105 == 1'd1)) begin
            yCount <= 10'd0;
        end else if (((icmp_ln1381_reg_5105 == 1'd0) & (1'd1 == and_ln1386_fu_2410_p2))) begin
            yCount <= add_ln1388_fu_2421_p2;
        end else if ((1'b1 == ap_condition_5525)) begin
            yCount <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_5503)) begin
        if ((icmp_ln1746_reg_5083 == 1'd1)) begin
            yCount_1 <= 6'd0;
        end else if (((icmp_ln1746_reg_5083 == 1'd0) & (1'd1 == and_ln1751_fu_2193_p2))) begin
            yCount_1 <= add_ln1753_fu_2204_p2;
        end else if ((1'b1 == ap_condition_5530)) begin
            yCount_1 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((1'd0 == and_ln1449_reg_5097) & (icmp_ln565_reg_5034 == 1'd0) & (patternId_val_load == 8'd12) & (cmp_i371_reg_5026 == 1'd0) & (1'd1 == and_ln1454_fu_2368_p2)) | ((icmp_ln565_reg_5034 == 1'd0) & (patternId_val_load == 8'd12) & (icmp_ln1072_reg_5043 == 1'd0) & (cmp_i371_reg_5026 == 1'd1) & (1'd1 == and_ln1454_fu_2368_p2)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((icmp_ln565_reg_5034 == 1'd0) & (patternId_val_load == 8'd12) & (cmp_i371_reg_5026 == 1'd0) & (1'd1 == and_ln1449_reg_5097)) | ((icmp_ln565_reg_5034 == 1'd0) & (patternId_val_load == 8'd12) & (icmp_ln1072_reg_5043 == 1'd1) & (cmp_i371_reg_5026 == 1'd1)))))) begin
        yCount_2 <= 10'd0;
    end else if (((1'd0 == and_ln1454_fu_2368_p2) & (1'd0 == and_ln1449_reg_5097) & (icmp_ln565_reg_5034 == 1'd0) & (patternId_val_load == 8'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1072_reg_5043 == 1'd1) & (cmp_i371_reg_5026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        yCount_2 <= add_ln1461_fu_2373_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_5468)) begin
        if ((icmp_ln1563_reg_5093 == 1'd1)) begin
            yCount_3 <= 10'd0;
        end else if (((icmp_ln1563_reg_5093 == 1'd0) & (1'd1 == and_ln1568_fu_2283_p2))) begin
            yCount_3 <= add_ln1570_fu_2294_p2;
        end else if ((1'b1 == ap_condition_5535)) begin
            yCount_3 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred3217_state5 == 1'b1)) begin
            zonePlateVDelta <= Zplate_Ver_Control_Start;
        end else if ((ap_predicate_pred3212_state5 == 1'b1)) begin
            zonePlateVDelta <= add_ln1343_fu_2630_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        DPtpgBarSelRgb_CEA_b_load_reg_5582 <= DPtpgBarSelRgb_CEA_b_q0;
        DPtpgBarSelRgb_VESA_b_load_reg_5597 <= DPtpgBarSelRgb_VESA_b_q0;
        DPtpgBarSelYuv_601_v_load_reg_5562 <= DPtpgBarSelYuv_601_v_q0;
        DPtpgBarSelYuv_709_v_load_reg_5547 <= DPtpgBarSelYuv_709_v_q0;
        add_ln552_1_reg_5077_pp0_iter10_reg <= add_ln552_1_reg_5077_pp0_iter9_reg;
        add_ln552_1_reg_5077_pp0_iter11_reg <= add_ln552_1_reg_5077_pp0_iter10_reg;
        add_ln552_1_reg_5077_pp0_iter2_reg <= add_ln552_1_reg_5077_pp0_iter1_reg;
        add_ln552_1_reg_5077_pp0_iter3_reg <= add_ln552_1_reg_5077_pp0_iter2_reg;
        add_ln552_1_reg_5077_pp0_iter4_reg <= add_ln552_1_reg_5077_pp0_iter3_reg;
        add_ln552_1_reg_5077_pp0_iter5_reg <= add_ln552_1_reg_5077_pp0_iter4_reg;
        add_ln552_1_reg_5077_pp0_iter6_reg <= add_ln552_1_reg_5077_pp0_iter5_reg;
        add_ln552_1_reg_5077_pp0_iter7_reg <= add_ln552_1_reg_5077_pp0_iter6_reg;
        add_ln552_1_reg_5077_pp0_iter8_reg <= add_ln552_1_reg_5077_pp0_iter7_reg;
        add_ln552_1_reg_5077_pp0_iter9_reg <= add_ln552_1_reg_5077_pp0_iter8_reg;
        add_ln552_reg_5071_pp0_iter10_reg <= add_ln552_reg_5071_pp0_iter9_reg;
        add_ln552_reg_5071_pp0_iter11_reg <= add_ln552_reg_5071_pp0_iter10_reg;
        add_ln552_reg_5071_pp0_iter2_reg <= add_ln552_reg_5071_pp0_iter1_reg;
        add_ln552_reg_5071_pp0_iter3_reg <= add_ln552_reg_5071_pp0_iter2_reg;
        add_ln552_reg_5071_pp0_iter4_reg <= add_ln552_reg_5071_pp0_iter3_reg;
        add_ln552_reg_5071_pp0_iter5_reg <= add_ln552_reg_5071_pp0_iter4_reg;
        add_ln552_reg_5071_pp0_iter6_reg <= add_ln552_reg_5071_pp0_iter5_reg;
        add_ln552_reg_5071_pp0_iter7_reg <= add_ln552_reg_5071_pp0_iter6_reg;
        add_ln552_reg_5071_pp0_iter8_reg <= add_ln552_reg_5071_pp0_iter7_reg;
        add_ln552_reg_5071_pp0_iter9_reg <= add_ln552_reg_5071_pp0_iter8_reg;
        and_ln1337_reg_5113_pp0_iter2_reg <= and_ln1337_reg_5113_pp0_iter1_reg;
        and_ln1337_reg_5113_pp0_iter3_reg <= and_ln1337_reg_5113_pp0_iter2_reg;
        and_ln1386_reg_5148_pp0_iter10_reg <= and_ln1386_reg_5148_pp0_iter9_reg;
        and_ln1386_reg_5148_pp0_iter11_reg <= and_ln1386_reg_5148_pp0_iter10_reg;
        and_ln1386_reg_5148_pp0_iter12_reg <= and_ln1386_reg_5148_pp0_iter11_reg;
        and_ln1386_reg_5148_pp0_iter13_reg <= and_ln1386_reg_5148_pp0_iter12_reg;
        and_ln1386_reg_5148_pp0_iter2_reg <= and_ln1386_reg_5148;
        and_ln1386_reg_5148_pp0_iter3_reg <= and_ln1386_reg_5148_pp0_iter2_reg;
        and_ln1386_reg_5148_pp0_iter4_reg <= and_ln1386_reg_5148_pp0_iter3_reg;
        and_ln1386_reg_5148_pp0_iter5_reg <= and_ln1386_reg_5148_pp0_iter4_reg;
        and_ln1386_reg_5148_pp0_iter6_reg <= and_ln1386_reg_5148_pp0_iter5_reg;
        and_ln1386_reg_5148_pp0_iter7_reg <= and_ln1386_reg_5148_pp0_iter6_reg;
        and_ln1386_reg_5148_pp0_iter8_reg <= and_ln1386_reg_5148_pp0_iter7_reg;
        and_ln1386_reg_5148_pp0_iter9_reg <= and_ln1386_reg_5148_pp0_iter8_reg;
        and_ln1568_reg_5136_pp0_iter10_reg <= and_ln1568_reg_5136_pp0_iter9_reg;
        and_ln1568_reg_5136_pp0_iter11_reg <= and_ln1568_reg_5136_pp0_iter10_reg;
        and_ln1568_reg_5136_pp0_iter12_reg <= and_ln1568_reg_5136_pp0_iter11_reg;
        and_ln1568_reg_5136_pp0_iter13_reg <= and_ln1568_reg_5136_pp0_iter12_reg;
        and_ln1568_reg_5136_pp0_iter2_reg <= and_ln1568_reg_5136;
        and_ln1568_reg_5136_pp0_iter3_reg <= and_ln1568_reg_5136_pp0_iter2_reg;
        and_ln1568_reg_5136_pp0_iter4_reg <= and_ln1568_reg_5136_pp0_iter3_reg;
        and_ln1568_reg_5136_pp0_iter5_reg <= and_ln1568_reg_5136_pp0_iter4_reg;
        and_ln1568_reg_5136_pp0_iter6_reg <= and_ln1568_reg_5136_pp0_iter5_reg;
        and_ln1568_reg_5136_pp0_iter7_reg <= and_ln1568_reg_5136_pp0_iter6_reg;
        and_ln1568_reg_5136_pp0_iter8_reg <= and_ln1568_reg_5136_pp0_iter7_reg;
        and_ln1568_reg_5136_pp0_iter9_reg <= and_ln1568_reg_5136_pp0_iter8_reg;
        and_ln1751_reg_5128_pp0_iter10_reg <= and_ln1751_reg_5128_pp0_iter9_reg;
        and_ln1751_reg_5128_pp0_iter11_reg <= and_ln1751_reg_5128_pp0_iter10_reg;
        and_ln1751_reg_5128_pp0_iter12_reg <= and_ln1751_reg_5128_pp0_iter11_reg;
        and_ln1751_reg_5128_pp0_iter13_reg <= and_ln1751_reg_5128_pp0_iter12_reg;
        and_ln1751_reg_5128_pp0_iter2_reg <= and_ln1751_reg_5128;
        and_ln1751_reg_5128_pp0_iter3_reg <= and_ln1751_reg_5128_pp0_iter2_reg;
        and_ln1751_reg_5128_pp0_iter4_reg <= and_ln1751_reg_5128_pp0_iter3_reg;
        and_ln1751_reg_5128_pp0_iter5_reg <= and_ln1751_reg_5128_pp0_iter4_reg;
        and_ln1751_reg_5128_pp0_iter6_reg <= and_ln1751_reg_5128_pp0_iter5_reg;
        and_ln1751_reg_5128_pp0_iter7_reg <= and_ln1751_reg_5128_pp0_iter6_reg;
        and_ln1751_reg_5128_pp0_iter8_reg <= and_ln1751_reg_5128_pp0_iter7_reg;
        and_ln1751_reg_5128_pp0_iter9_reg <= and_ln1751_reg_5128_pp0_iter8_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        ap_predicate_pred2495_state20 <= ((icmp_ln565_reg_5034_pp0_iter17_reg == 1'd0) & (patternId_val_load_read_reg_4915 == 8'd18));
        ap_predicate_pred2499_state20 <= ((icmp_ln565_reg_5034_pp0_iter17_reg == 1'd0) & (patternId_val_load_read_reg_4915 == 8'd17));
        ap_predicate_pred2503_state20 <= ((icmp_ln565_reg_5034_pp0_iter17_reg == 1'd0) & (patternId_val_load_read_reg_4915 == 8'd16));
        ap_predicate_pred2507_state20 <= ((icmp_ln565_reg_5034_pp0_iter17_reg == 1'd0) & (patternId_val_load_read_reg_4915 == 8'd14));
        ap_predicate_pred2519_state20 <= ((icmp_ln565_reg_5034_pp0_iter17_reg == 1'd0) & (patternId_val_load_read_reg_4915 == 8'd1));
        ap_predicate_pred2523_state20 <= ((icmp_ln565_reg_5034_pp0_iter17_reg == 1'd0) & (patternId_val_load_read_reg_4915 == 8'd0));
        ap_predicate_pred2561_state20 <= ((icmp_ln565_reg_5034_pp0_iter17_reg == 1'd0) & (cmp2_i327_reg_4998 == 1'd1) & (patternId_val_load_read_reg_4915 == 8'd19) & (cmp54_i_reg_5015 == 1'd1));
        ap_predicate_pred2566_state20 <= ((icmp_ln565_reg_5034_pp0_iter17_reg == 1'd0) & (cmp2_i327_reg_4998 == 1'd1) & (patternId_val_load_read_reg_4915 == 8'd19) & (cmp54_i_reg_5015 == 1'd0));
        ap_predicate_pred2573_state20 <= ((icmp_ln565_reg_5034_pp0_iter17_reg == 1'd0) & (cmp2_i327_reg_4998 == 1'd0) & (patternId_val_load_read_reg_4915 == 8'd19) & (cmp121_i_reg_4994 == 1'd1));
        ap_predicate_pred2578_state20 <= ((icmp_ln565_reg_5034_pp0_iter17_reg == 1'd0) & (cmp2_i327_reg_4998 == 1'd0) & (patternId_val_load_read_reg_4915 == 8'd19) & (cmp121_i_reg_4994 == 1'd0));
        ap_predicate_pred2585_state20 <= (~(colorFormatLocal_read_reg_4904 == 8'd0) & (icmp_ln565_reg_5034_pp0_iter17_reg == 1'd0) & (patternId_val_load == 8'd12) & (or_ln1494_reg_5168_pp0_iter17_reg == 1'd1));
        ap_predicate_pred2590_state20 <= (~(colorFormatLocal_read_reg_4904 == 8'd0) & (icmp_ln565_reg_5034_pp0_iter17_reg == 1'd0) & (patternId_val_load == 8'd12) & (or_ln1494_reg_5168_pp0_iter17_reg == 1'd0));
        ap_predicate_pred2601_state20 <= (~(colorFormatLocal_read_reg_4904 == 8'd0) & (icmp_ln565_reg_5034_pp0_iter17_reg == 1'd0) & (patternId_val_load_read_reg_4915 == 8'd8));
        ap_predicate_pred2607_state20 <= (~(colorFormatLocal_read_reg_4904 == 8'd0) & (icmp_ln565_reg_5034_pp0_iter17_reg == 1'd0) & (patternId_val_load_read_reg_4915 == 8'd7));
        ap_predicate_pred2613_state20 <= (~(colorFormatLocal_read_reg_4904 == 8'd0) & (icmp_ln565_reg_5034_pp0_iter17_reg == 1'd0) & (patternId_val_load_read_reg_4915 == 8'd6));
        ap_predicate_pred2618_state20 <= (~(colorFormatLocal_read_reg_4904 == 8'd0) & (icmp_ln565_reg_5034_pp0_iter17_reg == 1'd0) & (patternId_val_load_read_reg_4915 == 8'd5));
        ap_predicate_pred2623_state20 <= (~(colorFormatLocal_read_reg_4904 == 8'd0) & (icmp_ln565_reg_5034_pp0_iter17_reg == 1'd0) & (patternId_val_load_read_reg_4915 == 8'd4));
        ap_predicate_pred2627_state20 <= ((icmp_ln565_reg_5034_pp0_iter17_reg == 1'd0) & (patternId_val_load_read_reg_4915 == 8'd2));
        ap_predicate_pred2632_state20 <= ((icmp_ln565_reg_5034_pp0_iter17_reg == 1'd0) & (cmp2_i327_reg_4998 == 1'd1) & (patternId_val_load_read_reg_4915 == 8'd9));
        ap_predicate_pred2637_state20 <= ((icmp_ln565_reg_5034_pp0_iter17_reg == 1'd0) & (cmp2_i327_reg_4998 == 1'd1) & (patternId_val_load_read_reg_4915 == 8'd11));
        ap_predicate_pred2655_state20 <= ((icmp_ln565_reg_5034_pp0_iter17_reg == 1'd0) & (cmp2_i327_reg_4998 == 1'd1) & (patternId_val_load_read_reg_4915 == 8'd15));
        ap_predicate_pred2659_state20 <= ((icmp_ln565_reg_5034_pp0_iter17_reg == 1'd0) & (cmp2_i327_reg_4998 == 1'd0) & (patternId_val_load_read_reg_4915 == 8'd9));
        ap_predicate_pred2663_state20 <= ((icmp_ln565_reg_5034_pp0_iter17_reg == 1'd0) & (cmp2_i327_reg_4998 == 1'd0) & (patternId_val_load_read_reg_4915 == 8'd11));
        ap_predicate_pred2668_state20 <= ((icmp_ln565_reg_5034_pp0_iter17_reg == 1'd0) & (cmp2_i327_reg_4998 == 1'd0) & (patternId_val_load_read_reg_4915 == 8'd15));
        ap_predicate_pred2824_state18 <= ((patternId_val_load_read_reg_4915 == 8'd15) & (icmp_ln565_reg_5034_pp0_iter15_reg == 1'd0));
        ap_predicate_pred2825_state18 <= ((cmp2_i327_reg_4998 == 1'd1) & (patternId_val_load_read_reg_4915 == 8'd15) & (icmp_ln565_reg_5034_pp0_iter15_reg == 1'd0));
        ap_predicate_pred2829_state18 <= ((cmp2_i327_reg_4998 == 1'd0) & (patternId_val_load_read_reg_4915 == 8'd15) & (icmp_ln565_reg_5034_pp0_iter15_reg == 1'd0));
        ap_predicate_pred2851_state18 <= ((patternId_val_load_read_reg_4915 == 8'd11) & (icmp_ln565_reg_5034_pp0_iter15_reg == 1'd0));
        ap_predicate_pred2852_state18 <= ((cmp2_i327_reg_4998 == 1'd1) & (patternId_val_load_read_reg_4915 == 8'd11) & (icmp_ln565_reg_5034_pp0_iter15_reg == 1'd0));
        ap_predicate_pred2856_state18 <= ((cmp2_i327_reg_4998 == 1'd0) & (patternId_val_load_read_reg_4915 == 8'd11) & (icmp_ln565_reg_5034_pp0_iter15_reg == 1'd0));
        ap_predicate_pred2864_state18 <= ((patternId_val_load_read_reg_4915 == 8'd9) & (icmp_ln565_reg_5034_pp0_iter15_reg == 1'd0));
        ap_predicate_pred2865_state18 <= ((cmp2_i327_reg_4998 == 1'd1) & (patternId_val_load_read_reg_4915 == 8'd9) & (icmp_ln565_reg_5034_pp0_iter15_reg == 1'd0));
        ap_predicate_pred2869_state18 <= ((cmp2_i327_reg_4998 == 1'd0) & (patternId_val_load_read_reg_4915 == 8'd9) & (icmp_ln565_reg_5034_pp0_iter15_reg == 1'd0));
        ap_predicate_pred2921_state19 <= ((icmp_ln565_reg_5034_pp0_iter16_reg == 1'd0) & (patternId_val_load_read_reg_4915 == 8'd2) & (icmp_ln1095_reg_5117_pp0_iter16_reg == 1'd0) & (icmp_ln1072_reg_5043_pp0_iter16_reg == 1'd1));
        ap_predicate_pred2927_state19 <= ((icmp_ln565_reg_5034_pp0_iter16_reg == 1'd0) & (patternId_val_load_read_reg_4915 == 8'd2) & (icmp_ln1095_reg_5117_pp0_iter16_reg == 1'd1));
        ap_predicate_pred2945_state17 <= ((patternId_val_load_read_reg_4915 == 8'd9) & (icmp_ln565_reg_5034_pp0_iter14_reg == 1'd0) & (icmp_ln1250_reg_5156_pp0_iter14_reg == 1'd0) & (icmp_ln1072_reg_5043_pp0_iter14_reg == 1'd0));
        ap_predicate_pred2951_state17 <= ((patternId_val_load_read_reg_4915 == 8'd9) & (icmp_ln565_reg_5034_pp0_iter14_reg == 1'd0) & (icmp_ln1072_reg_5043_pp0_iter14_reg == 1'd1));
        ap_predicate_pred2968_state6 <= ((patternId_val_load == 8'd10) & (icmp_ln1330_reg_5109_pp0_iter3_reg == 1'd0) & (icmp_ln565_reg_5034_pp0_iter3_reg == 1'd0) & (1'd1 == and_ln1337_reg_5113_pp0_iter3_reg));
        ap_predicate_pred2974_state6 <= ((patternId_val_load == 8'd10) & (icmp_ln1330_reg_5109_pp0_iter3_reg == 1'd1) & (icmp_ln565_reg_5034_pp0_iter3_reg == 1'd0));
        ap_predicate_pred2996_state16 <= ((patternId_val_load_read_reg_4915 == 8'd11) & (icmp_ln1072_reg_5043_pp0_iter13_reg == 1'd1) & (icmp_ln565_reg_5034_pp0_iter13_reg == 1'd0));
        ap_predicate_pred3000_state16 <= ((1'd0 == and_ln1386_reg_5148_pp0_iter13_reg) & (patternId_val_load_read_reg_4915 == 8'd11) & (icmp_ln1381_reg_5105_pp0_iter13_reg == 1'd0) & (icmp_ln1072_reg_5043_pp0_iter13_reg == 1'd1) & (icmp_ln565_reg_5034_pp0_iter13_reg == 1'd0));
        ap_predicate_pred3006_state16 <= ((patternId_val_load_read_reg_4915 == 8'd11) & (icmp_ln1381_reg_5105_pp0_iter13_reg == 1'd1) & (icmp_ln565_reg_5034_pp0_iter13_reg == 1'd0));
        ap_predicate_pred3022_state16 <= ((patternId_val_load_read_reg_4915 == 8'd11) & (icmp_ln1405_reg_5152_pp0_iter13_reg == 1'd0) & (icmp_ln1072_reg_5043_pp0_iter13_reg == 1'd0) & (icmp_ln565_reg_5034_pp0_iter13_reg == 1'd0));
        ap_predicate_pred3044_state16 <= ((patternId_val_load_read_reg_4915 == 8'd15) & (icmp_ln1072_reg_5043_pp0_iter13_reg == 1'd1) & (icmp_ln565_reg_5034_pp0_iter13_reg == 1'd0));
        ap_predicate_pred3048_state16 <= ((1'd0 == and_ln1568_reg_5136_pp0_iter13_reg) & (patternId_val_load_read_reg_4915 == 8'd15) & (icmp_ln1563_reg_5093_pp0_iter13_reg == 1'd0) & (icmp_ln1072_reg_5043_pp0_iter13_reg == 1'd1) & (icmp_ln565_reg_5034_pp0_iter13_reg == 1'd0));
        ap_predicate_pred3054_state16 <= ((patternId_val_load_read_reg_4915 == 8'd15) & (icmp_ln1563_reg_5093_pp0_iter13_reg == 1'd1) & (icmp_ln565_reg_5034_pp0_iter13_reg == 1'd0));
        ap_predicate_pred3068_state16 <= ((patternId_val_load_read_reg_4915 == 8'd15) & (icmp_ln1586_reg_5140_pp0_iter13_reg == 1'd0) & (icmp_ln1072_reg_5043_pp0_iter13_reg == 1'd0) & (icmp_ln565_reg_5034_pp0_iter13_reg == 1'd0));
        ap_predicate_pred3083_state19 <= ((icmp_ln565_reg_5034_pp0_iter16_reg == 1'd0) & (patternId_val_load_read_reg_4915 == 8'd17));
        ap_predicate_pred3098_state16 <= ((1'd0 == and_ln1751_reg_5128_pp0_iter13_reg) & (patternId_val_load_read_reg_4915 == 8'd19) & (icmp_ln1746_reg_5083_pp0_iter13_reg == 1'd0) & (icmp_ln1072_reg_5043_pp0_iter13_reg == 1'd1) & (icmp_ln565_reg_5034_pp0_iter13_reg == 1'd0));
        ap_predicate_pred3104_state16 <= ((patternId_val_load_read_reg_4915 == 8'd19) & (icmp_ln1746_reg_5083_pp0_iter13_reg == 1'd1) & (icmp_ln565_reg_5034_pp0_iter13_reg == 1'd0));
        ap_predicate_pred3118_state16 <= ((patternId_val_load_read_reg_4915 == 8'd19) & (icmp_ln1768_reg_5132_pp0_iter13_reg == 1'd0) & (icmp_ln1072_reg_5043_pp0_iter13_reg == 1'd0) & (icmp_ln565_reg_5034_pp0_iter13_reg == 1'd0));
        ap_predicate_pred3123_state16 <= ((patternId_val_load_read_reg_4915 == 8'd19) & (icmp_ln1072_reg_5043_pp0_iter13_reg == 1'd1) & (icmp_ln565_reg_5034_pp0_iter13_reg == 1'd0));
        ap_predicate_pred3212_state5 <= ((patternId_val_load == 8'd10) & (icmp_ln1330_reg_5109_pp0_iter2_reg == 1'd0) & (icmp_ln565_reg_5034_pp0_iter2_reg == 1'd0) & (1'd1 == and_ln1337_reg_5113_pp0_iter2_reg));
        ap_predicate_pred3217_state5 <= ((patternId_val_load == 8'd10) & (icmp_ln1330_reg_5109_pp0_iter2_reg == 1'd1) & (icmp_ln565_reg_5034_pp0_iter2_reg == 1'd0));
        ap_predicate_pred3381_state19 <= ((icmp_ln565_reg_5034_pp0_iter16_reg == 1'd0) & (patternId_val_load_read_reg_4915 == 8'd16));
        ap_predicate_pred4766_state15 <= ((patternId_val_load == 8'd13) & (icmp_ln565_reg_5034_pp0_iter12_reg == 1'd0));
        ap_predicate_pred4769_state16 <= ((patternId_val_load == 8'd13) & (icmp_ln565_reg_5034_pp0_iter13_reg == 1'd0));
        ap_predicate_pred5132_state19 <= ((cmp2_i327_reg_4998 == 1'd0) & (icmp_ln565_reg_5034_pp0_iter16_reg == 1'd0) & (patternId_val_load == 8'd13));
        ap_predicate_pred5179_state20 <= ((icmp_ln565_reg_5034_pp0_iter17_reg == 1'd0) & (cmp2_i327_reg_4998 == 1'd0) & (patternId_val_load == 8'd13));
        ap_predicate_pred590_state17 <= (~(colorFormatLocal_read_reg_4904 == 8'd1) & ~(colorFormatLocal_read_reg_4904 == 8'd0) & (or_ln1494_reg_5168_pp0_iter14_reg == 1'd0) & (patternId_val_load == 8'd12) & (icmp_ln565_reg_5034_pp0_iter14_reg == 1'd0));
        ap_predicate_pred595_state17 <= (~(colorFormatLocal_read_reg_4904 == 8'd1) & ~(colorFormatLocal_read_reg_4904 == 8'd0) & (or_ln1494_reg_5168_pp0_iter14_reg == 1'd1) & (patternId_val_load == 8'd12) & (icmp_ln565_reg_5034_pp0_iter14_reg == 1'd0));
        ap_predicate_pred604_state17 <= (~(colorFormatLocal_read_reg_4904 == 8'd1) & ~(colorFormatLocal_read_reg_4904 == 8'd0) & (patternId_val_load_read_reg_4915 == 8'd8) & (icmp_ln565_reg_5034_pp0_iter14_reg == 1'd0));
        ap_predicate_pred613_state17 <= (~(colorFormatLocal_read_reg_4904 == 8'd1) & ~(colorFormatLocal_read_reg_4904 == 8'd0) & (patternId_val_load_read_reg_4915 == 8'd7) & (icmp_ln565_reg_5034_pp0_iter14_reg == 1'd0));
        ap_predicate_pred622_state17 <= (~(colorFormatLocal_read_reg_4904 == 8'd1) & ~(colorFormatLocal_read_reg_4904 == 8'd0) & (patternId_val_load_read_reg_4915 == 8'd6) & (icmp_ln565_reg_5034_pp0_iter14_reg == 1'd0));
        ap_predicate_pred631_state17 <= (~(colorFormatLocal_read_reg_4904 == 8'd1) & ~(colorFormatLocal_read_reg_4904 == 8'd0) & (patternId_val_load_read_reg_4915 == 8'd5) & (icmp_ln565_reg_5034_pp0_iter14_reg == 1'd0));
        ap_predicate_pred640_state17 <= (~(colorFormatLocal_read_reg_4904 == 8'd1) & ~(colorFormatLocal_read_reg_4904 == 8'd0) & (patternId_val_load_read_reg_4915 == 8'd4) & (icmp_ln565_reg_5034_pp0_iter14_reg == 1'd0));
        ap_predicate_pred652_state19 <= ((icmp_ln565_reg_5034_pp0_iter16_reg == 1'd0) & (patternId_val_load_read_reg_4915 == 8'd15));
        ap_predicate_pred658_state19 <= ((icmp_ln565_reg_5034_pp0_iter16_reg == 1'd0) & (patternId_val_load_read_reg_4915 == 8'd11));
        ap_predicate_pred665_state19 <= ((icmp_ln565_reg_5034_pp0_iter16_reg == 1'd0) & (patternId_val_load_read_reg_4915 == 8'd9));
        ap_predicate_pred674_state19 <= ((cmp2_i327_reg_4998 == 1'd1) & (icmp_ln565_reg_5034_pp0_iter16_reg == 1'd0) & (patternId_val_load_read_reg_4915 == 8'd15));
        ap_predicate_pred678_state19 <= ((cmp2_i327_reg_4998 == 1'd1) & (icmp_ln565_reg_5034_pp0_iter16_reg == 1'd0) & (patternId_val_load_read_reg_4915 == 8'd11));
        ap_predicate_pred683_state19 <= ((cmp2_i327_reg_4998 == 1'd1) & (icmp_ln565_reg_5034_pp0_iter16_reg == 1'd0) & (patternId_val_load_read_reg_4915 == 8'd9));
        b_reg_5263 <= b_fu_2970_p3;
        b_reg_5263_pp0_iter15_reg <= b_reg_5263;
        b_reg_5263_pp0_iter16_reg <= b_reg_5263_pp0_iter15_reg;
        b_reg_5263_pp0_iter17_reg <= b_reg_5263_pp0_iter16_reg;
        b_reg_5263_pp0_iter18_reg <= b_reg_5263_pp0_iter17_reg;
        blkYuv_1_load_reg_5659 <= blkYuv_1_q0;
        blkYuv_load_reg_5698 <= blkYuv_q0;
        bluYuv_load_reg_5703 <= bluYuv_q0;
        g_reg_5290 <= g_fu_3211_p3;
        g_reg_5290_pp0_iter16_reg <= g_reg_5290;
        g_reg_5290_pp0_iter17_reg <= g_reg_5290_pp0_iter16_reg;
        g_reg_5290_pp0_iter18_reg <= g_reg_5290_pp0_iter17_reg;
        g_reg_5290_pp0_iter19_reg <= g_reg_5290_pp0_iter18_reg;
        grnYuv_load_reg_5708 <= grnYuv_q0;
        icmp_ln1072_reg_5043_pp0_iter10_reg <= icmp_ln1072_reg_5043_pp0_iter9_reg;
        icmp_ln1072_reg_5043_pp0_iter11_reg <= icmp_ln1072_reg_5043_pp0_iter10_reg;
        icmp_ln1072_reg_5043_pp0_iter12_reg <= icmp_ln1072_reg_5043_pp0_iter11_reg;
        icmp_ln1072_reg_5043_pp0_iter13_reg <= icmp_ln1072_reg_5043_pp0_iter12_reg;
        icmp_ln1072_reg_5043_pp0_iter14_reg <= icmp_ln1072_reg_5043_pp0_iter13_reg;
        icmp_ln1072_reg_5043_pp0_iter15_reg <= icmp_ln1072_reg_5043_pp0_iter14_reg;
        icmp_ln1072_reg_5043_pp0_iter16_reg <= icmp_ln1072_reg_5043_pp0_iter15_reg;
        icmp_ln1072_reg_5043_pp0_iter17_reg <= icmp_ln1072_reg_5043_pp0_iter16_reg;
        icmp_ln1072_reg_5043_pp0_iter18_reg <= icmp_ln1072_reg_5043_pp0_iter17_reg;
        icmp_ln1072_reg_5043_pp0_iter2_reg <= icmp_ln1072_reg_5043_pp0_iter1_reg;
        icmp_ln1072_reg_5043_pp0_iter3_reg <= icmp_ln1072_reg_5043_pp0_iter2_reg;
        icmp_ln1072_reg_5043_pp0_iter4_reg <= icmp_ln1072_reg_5043_pp0_iter3_reg;
        icmp_ln1072_reg_5043_pp0_iter5_reg <= icmp_ln1072_reg_5043_pp0_iter4_reg;
        icmp_ln1072_reg_5043_pp0_iter6_reg <= icmp_ln1072_reg_5043_pp0_iter5_reg;
        icmp_ln1072_reg_5043_pp0_iter7_reg <= icmp_ln1072_reg_5043_pp0_iter6_reg;
        icmp_ln1072_reg_5043_pp0_iter8_reg <= icmp_ln1072_reg_5043_pp0_iter7_reg;
        icmp_ln1072_reg_5043_pp0_iter9_reg <= icmp_ln1072_reg_5043_pp0_iter8_reg;
        icmp_ln1095_reg_5117_pp0_iter10_reg <= icmp_ln1095_reg_5117_pp0_iter9_reg;
        icmp_ln1095_reg_5117_pp0_iter11_reg <= icmp_ln1095_reg_5117_pp0_iter10_reg;
        icmp_ln1095_reg_5117_pp0_iter12_reg <= icmp_ln1095_reg_5117_pp0_iter11_reg;
        icmp_ln1095_reg_5117_pp0_iter13_reg <= icmp_ln1095_reg_5117_pp0_iter12_reg;
        icmp_ln1095_reg_5117_pp0_iter14_reg <= icmp_ln1095_reg_5117_pp0_iter13_reg;
        icmp_ln1095_reg_5117_pp0_iter15_reg <= icmp_ln1095_reg_5117_pp0_iter14_reg;
        icmp_ln1095_reg_5117_pp0_iter16_reg <= icmp_ln1095_reg_5117_pp0_iter15_reg;
        icmp_ln1095_reg_5117_pp0_iter2_reg <= icmp_ln1095_reg_5117_pp0_iter1_reg;
        icmp_ln1095_reg_5117_pp0_iter3_reg <= icmp_ln1095_reg_5117_pp0_iter2_reg;
        icmp_ln1095_reg_5117_pp0_iter4_reg <= icmp_ln1095_reg_5117_pp0_iter3_reg;
        icmp_ln1095_reg_5117_pp0_iter5_reg <= icmp_ln1095_reg_5117_pp0_iter4_reg;
        icmp_ln1095_reg_5117_pp0_iter6_reg <= icmp_ln1095_reg_5117_pp0_iter5_reg;
        icmp_ln1095_reg_5117_pp0_iter7_reg <= icmp_ln1095_reg_5117_pp0_iter6_reg;
        icmp_ln1095_reg_5117_pp0_iter8_reg <= icmp_ln1095_reg_5117_pp0_iter7_reg;
        icmp_ln1095_reg_5117_pp0_iter9_reg <= icmp_ln1095_reg_5117_pp0_iter8_reg;
        icmp_ln1250_reg_5156_pp0_iter10_reg <= icmp_ln1250_reg_5156_pp0_iter9_reg;
        icmp_ln1250_reg_5156_pp0_iter11_reg <= icmp_ln1250_reg_5156_pp0_iter10_reg;
        icmp_ln1250_reg_5156_pp0_iter12_reg <= icmp_ln1250_reg_5156_pp0_iter11_reg;
        icmp_ln1250_reg_5156_pp0_iter13_reg <= icmp_ln1250_reg_5156_pp0_iter12_reg;
        icmp_ln1250_reg_5156_pp0_iter14_reg <= icmp_ln1250_reg_5156_pp0_iter13_reg;
        icmp_ln1250_reg_5156_pp0_iter2_reg <= icmp_ln1250_reg_5156;
        icmp_ln1250_reg_5156_pp0_iter3_reg <= icmp_ln1250_reg_5156_pp0_iter2_reg;
        icmp_ln1250_reg_5156_pp0_iter4_reg <= icmp_ln1250_reg_5156_pp0_iter3_reg;
        icmp_ln1250_reg_5156_pp0_iter5_reg <= icmp_ln1250_reg_5156_pp0_iter4_reg;
        icmp_ln1250_reg_5156_pp0_iter6_reg <= icmp_ln1250_reg_5156_pp0_iter5_reg;
        icmp_ln1250_reg_5156_pp0_iter7_reg <= icmp_ln1250_reg_5156_pp0_iter6_reg;
        icmp_ln1250_reg_5156_pp0_iter8_reg <= icmp_ln1250_reg_5156_pp0_iter7_reg;
        icmp_ln1250_reg_5156_pp0_iter9_reg <= icmp_ln1250_reg_5156_pp0_iter8_reg;
        icmp_ln1305_reg_5799 <= icmp_ln1305_fu_4379_p2;
        icmp_ln1306_1_reg_5809 <= icmp_ln1306_1_fu_4397_p2;
        icmp_ln1307_reg_5654 <= icmp_ln1307_fu_4046_p2;
        icmp_ln1330_reg_5109_pp0_iter2_reg <= icmp_ln1330_reg_5109_pp0_iter1_reg;
        icmp_ln1330_reg_5109_pp0_iter3_reg <= icmp_ln1330_reg_5109_pp0_iter2_reg;
        icmp_ln1381_reg_5105_pp0_iter10_reg <= icmp_ln1381_reg_5105_pp0_iter9_reg;
        icmp_ln1381_reg_5105_pp0_iter11_reg <= icmp_ln1381_reg_5105_pp0_iter10_reg;
        icmp_ln1381_reg_5105_pp0_iter12_reg <= icmp_ln1381_reg_5105_pp0_iter11_reg;
        icmp_ln1381_reg_5105_pp0_iter13_reg <= icmp_ln1381_reg_5105_pp0_iter12_reg;
        icmp_ln1381_reg_5105_pp0_iter2_reg <= icmp_ln1381_reg_5105_pp0_iter1_reg;
        icmp_ln1381_reg_5105_pp0_iter3_reg <= icmp_ln1381_reg_5105_pp0_iter2_reg;
        icmp_ln1381_reg_5105_pp0_iter4_reg <= icmp_ln1381_reg_5105_pp0_iter3_reg;
        icmp_ln1381_reg_5105_pp0_iter5_reg <= icmp_ln1381_reg_5105_pp0_iter4_reg;
        icmp_ln1381_reg_5105_pp0_iter6_reg <= icmp_ln1381_reg_5105_pp0_iter5_reg;
        icmp_ln1381_reg_5105_pp0_iter7_reg <= icmp_ln1381_reg_5105_pp0_iter6_reg;
        icmp_ln1381_reg_5105_pp0_iter8_reg <= icmp_ln1381_reg_5105_pp0_iter7_reg;
        icmp_ln1381_reg_5105_pp0_iter9_reg <= icmp_ln1381_reg_5105_pp0_iter8_reg;
        icmp_ln1405_reg_5152_pp0_iter10_reg <= icmp_ln1405_reg_5152_pp0_iter9_reg;
        icmp_ln1405_reg_5152_pp0_iter11_reg <= icmp_ln1405_reg_5152_pp0_iter10_reg;
        icmp_ln1405_reg_5152_pp0_iter12_reg <= icmp_ln1405_reg_5152_pp0_iter11_reg;
        icmp_ln1405_reg_5152_pp0_iter13_reg <= icmp_ln1405_reg_5152_pp0_iter12_reg;
        icmp_ln1405_reg_5152_pp0_iter2_reg <= icmp_ln1405_reg_5152;
        icmp_ln1405_reg_5152_pp0_iter3_reg <= icmp_ln1405_reg_5152_pp0_iter2_reg;
        icmp_ln1405_reg_5152_pp0_iter4_reg <= icmp_ln1405_reg_5152_pp0_iter3_reg;
        icmp_ln1405_reg_5152_pp0_iter5_reg <= icmp_ln1405_reg_5152_pp0_iter4_reg;
        icmp_ln1405_reg_5152_pp0_iter6_reg <= icmp_ln1405_reg_5152_pp0_iter5_reg;
        icmp_ln1405_reg_5152_pp0_iter7_reg <= icmp_ln1405_reg_5152_pp0_iter6_reg;
        icmp_ln1405_reg_5152_pp0_iter8_reg <= icmp_ln1405_reg_5152_pp0_iter7_reg;
        icmp_ln1405_reg_5152_pp0_iter9_reg <= icmp_ln1405_reg_5152_pp0_iter8_reg;
        icmp_ln1563_reg_5093_pp0_iter10_reg <= icmp_ln1563_reg_5093_pp0_iter9_reg;
        icmp_ln1563_reg_5093_pp0_iter11_reg <= icmp_ln1563_reg_5093_pp0_iter10_reg;
        icmp_ln1563_reg_5093_pp0_iter12_reg <= icmp_ln1563_reg_5093_pp0_iter11_reg;
        icmp_ln1563_reg_5093_pp0_iter13_reg <= icmp_ln1563_reg_5093_pp0_iter12_reg;
        icmp_ln1563_reg_5093_pp0_iter2_reg <= icmp_ln1563_reg_5093_pp0_iter1_reg;
        icmp_ln1563_reg_5093_pp0_iter3_reg <= icmp_ln1563_reg_5093_pp0_iter2_reg;
        icmp_ln1563_reg_5093_pp0_iter4_reg <= icmp_ln1563_reg_5093_pp0_iter3_reg;
        icmp_ln1563_reg_5093_pp0_iter5_reg <= icmp_ln1563_reg_5093_pp0_iter4_reg;
        icmp_ln1563_reg_5093_pp0_iter6_reg <= icmp_ln1563_reg_5093_pp0_iter5_reg;
        icmp_ln1563_reg_5093_pp0_iter7_reg <= icmp_ln1563_reg_5093_pp0_iter6_reg;
        icmp_ln1563_reg_5093_pp0_iter8_reg <= icmp_ln1563_reg_5093_pp0_iter7_reg;
        icmp_ln1563_reg_5093_pp0_iter9_reg <= icmp_ln1563_reg_5093_pp0_iter8_reg;
        icmp_ln1586_reg_5140_pp0_iter10_reg <= icmp_ln1586_reg_5140_pp0_iter9_reg;
        icmp_ln1586_reg_5140_pp0_iter11_reg <= icmp_ln1586_reg_5140_pp0_iter10_reg;
        icmp_ln1586_reg_5140_pp0_iter12_reg <= icmp_ln1586_reg_5140_pp0_iter11_reg;
        icmp_ln1586_reg_5140_pp0_iter13_reg <= icmp_ln1586_reg_5140_pp0_iter12_reg;
        icmp_ln1586_reg_5140_pp0_iter2_reg <= icmp_ln1586_reg_5140;
        icmp_ln1586_reg_5140_pp0_iter3_reg <= icmp_ln1586_reg_5140_pp0_iter2_reg;
        icmp_ln1586_reg_5140_pp0_iter4_reg <= icmp_ln1586_reg_5140_pp0_iter3_reg;
        icmp_ln1586_reg_5140_pp0_iter5_reg <= icmp_ln1586_reg_5140_pp0_iter4_reg;
        icmp_ln1586_reg_5140_pp0_iter6_reg <= icmp_ln1586_reg_5140_pp0_iter5_reg;
        icmp_ln1586_reg_5140_pp0_iter7_reg <= icmp_ln1586_reg_5140_pp0_iter6_reg;
        icmp_ln1586_reg_5140_pp0_iter8_reg <= icmp_ln1586_reg_5140_pp0_iter7_reg;
        icmp_ln1586_reg_5140_pp0_iter9_reg <= icmp_ln1586_reg_5140_pp0_iter8_reg;
        icmp_ln1674_reg_5087_pp0_iter10_reg <= icmp_ln1674_reg_5087_pp0_iter9_reg;
        icmp_ln1674_reg_5087_pp0_iter11_reg <= icmp_ln1674_reg_5087_pp0_iter10_reg;
        icmp_ln1674_reg_5087_pp0_iter12_reg <= icmp_ln1674_reg_5087_pp0_iter11_reg;
        icmp_ln1674_reg_5087_pp0_iter13_reg <= icmp_ln1674_reg_5087_pp0_iter12_reg;
        icmp_ln1674_reg_5087_pp0_iter14_reg <= icmp_ln1674_reg_5087_pp0_iter13_reg;
        icmp_ln1674_reg_5087_pp0_iter15_reg <= icmp_ln1674_reg_5087_pp0_iter14_reg;
        icmp_ln1674_reg_5087_pp0_iter16_reg <= icmp_ln1674_reg_5087_pp0_iter15_reg;
        icmp_ln1674_reg_5087_pp0_iter17_reg <= icmp_ln1674_reg_5087_pp0_iter16_reg;
        icmp_ln1674_reg_5087_pp0_iter2_reg <= icmp_ln1674_reg_5087_pp0_iter1_reg;
        icmp_ln1674_reg_5087_pp0_iter3_reg <= icmp_ln1674_reg_5087_pp0_iter2_reg;
        icmp_ln1674_reg_5087_pp0_iter4_reg <= icmp_ln1674_reg_5087_pp0_iter3_reg;
        icmp_ln1674_reg_5087_pp0_iter5_reg <= icmp_ln1674_reg_5087_pp0_iter4_reg;
        icmp_ln1674_reg_5087_pp0_iter6_reg <= icmp_ln1674_reg_5087_pp0_iter5_reg;
        icmp_ln1674_reg_5087_pp0_iter7_reg <= icmp_ln1674_reg_5087_pp0_iter6_reg;
        icmp_ln1674_reg_5087_pp0_iter8_reg <= icmp_ln1674_reg_5087_pp0_iter7_reg;
        icmp_ln1674_reg_5087_pp0_iter9_reg <= icmp_ln1674_reg_5087_pp0_iter8_reg;
        icmp_ln1746_reg_5083_pp0_iter10_reg <= icmp_ln1746_reg_5083_pp0_iter9_reg;
        icmp_ln1746_reg_5083_pp0_iter11_reg <= icmp_ln1746_reg_5083_pp0_iter10_reg;
        icmp_ln1746_reg_5083_pp0_iter12_reg <= icmp_ln1746_reg_5083_pp0_iter11_reg;
        icmp_ln1746_reg_5083_pp0_iter13_reg <= icmp_ln1746_reg_5083_pp0_iter12_reg;
        icmp_ln1746_reg_5083_pp0_iter2_reg <= icmp_ln1746_reg_5083_pp0_iter1_reg;
        icmp_ln1746_reg_5083_pp0_iter3_reg <= icmp_ln1746_reg_5083_pp0_iter2_reg;
        icmp_ln1746_reg_5083_pp0_iter4_reg <= icmp_ln1746_reg_5083_pp0_iter3_reg;
        icmp_ln1746_reg_5083_pp0_iter5_reg <= icmp_ln1746_reg_5083_pp0_iter4_reg;
        icmp_ln1746_reg_5083_pp0_iter6_reg <= icmp_ln1746_reg_5083_pp0_iter5_reg;
        icmp_ln1746_reg_5083_pp0_iter7_reg <= icmp_ln1746_reg_5083_pp0_iter6_reg;
        icmp_ln1746_reg_5083_pp0_iter8_reg <= icmp_ln1746_reg_5083_pp0_iter7_reg;
        icmp_ln1746_reg_5083_pp0_iter9_reg <= icmp_ln1746_reg_5083_pp0_iter8_reg;
        icmp_ln1768_reg_5132_pp0_iter10_reg <= icmp_ln1768_reg_5132_pp0_iter9_reg;
        icmp_ln1768_reg_5132_pp0_iter11_reg <= icmp_ln1768_reg_5132_pp0_iter10_reg;
        icmp_ln1768_reg_5132_pp0_iter12_reg <= icmp_ln1768_reg_5132_pp0_iter11_reg;
        icmp_ln1768_reg_5132_pp0_iter13_reg <= icmp_ln1768_reg_5132_pp0_iter12_reg;
        icmp_ln1768_reg_5132_pp0_iter2_reg <= icmp_ln1768_reg_5132;
        icmp_ln1768_reg_5132_pp0_iter3_reg <= icmp_ln1768_reg_5132_pp0_iter2_reg;
        icmp_ln1768_reg_5132_pp0_iter4_reg <= icmp_ln1768_reg_5132_pp0_iter3_reg;
        icmp_ln1768_reg_5132_pp0_iter5_reg <= icmp_ln1768_reg_5132_pp0_iter4_reg;
        icmp_ln1768_reg_5132_pp0_iter6_reg <= icmp_ln1768_reg_5132_pp0_iter5_reg;
        icmp_ln1768_reg_5132_pp0_iter7_reg <= icmp_ln1768_reg_5132_pp0_iter6_reg;
        icmp_ln1768_reg_5132_pp0_iter8_reg <= icmp_ln1768_reg_5132_pp0_iter7_reg;
        icmp_ln1768_reg_5132_pp0_iter9_reg <= icmp_ln1768_reg_5132_pp0_iter8_reg;
        icmp_ln565_reg_5034_pp0_iter10_reg <= icmp_ln565_reg_5034_pp0_iter9_reg;
        icmp_ln565_reg_5034_pp0_iter11_reg <= icmp_ln565_reg_5034_pp0_iter10_reg;
        icmp_ln565_reg_5034_pp0_iter12_reg <= icmp_ln565_reg_5034_pp0_iter11_reg;
        icmp_ln565_reg_5034_pp0_iter13_reg <= icmp_ln565_reg_5034_pp0_iter12_reg;
        icmp_ln565_reg_5034_pp0_iter14_reg <= icmp_ln565_reg_5034_pp0_iter13_reg;
        icmp_ln565_reg_5034_pp0_iter15_reg <= icmp_ln565_reg_5034_pp0_iter14_reg;
        icmp_ln565_reg_5034_pp0_iter16_reg <= icmp_ln565_reg_5034_pp0_iter15_reg;
        icmp_ln565_reg_5034_pp0_iter17_reg <= icmp_ln565_reg_5034_pp0_iter16_reg;
        icmp_ln565_reg_5034_pp0_iter18_reg <= icmp_ln565_reg_5034_pp0_iter17_reg;
        icmp_ln565_reg_5034_pp0_iter19_reg <= icmp_ln565_reg_5034_pp0_iter18_reg;
        icmp_ln565_reg_5034_pp0_iter2_reg <= icmp_ln565_reg_5034_pp0_iter1_reg;
        icmp_ln565_reg_5034_pp0_iter3_reg <= icmp_ln565_reg_5034_pp0_iter2_reg;
        icmp_ln565_reg_5034_pp0_iter4_reg <= icmp_ln565_reg_5034_pp0_iter3_reg;
        icmp_ln565_reg_5034_pp0_iter5_reg <= icmp_ln565_reg_5034_pp0_iter4_reg;
        icmp_ln565_reg_5034_pp0_iter6_reg <= icmp_ln565_reg_5034_pp0_iter5_reg;
        icmp_ln565_reg_5034_pp0_iter7_reg <= icmp_ln565_reg_5034_pp0_iter6_reg;
        icmp_ln565_reg_5034_pp0_iter8_reg <= icmp_ln565_reg_5034_pp0_iter7_reg;
        icmp_ln565_reg_5034_pp0_iter9_reg <= icmp_ln565_reg_5034_pp0_iter8_reg;
        lshr_ln3_reg_5187 <= {{lshr_ln3_fu_2703_p1[15:5]}};
        lshr_ln3_reg_5187_pp0_iter10_reg <= lshr_ln3_reg_5187_pp0_iter9_reg;
        lshr_ln3_reg_5187_pp0_iter11_reg <= lshr_ln3_reg_5187_pp0_iter10_reg;
        lshr_ln3_reg_5187_pp0_iter12_reg <= lshr_ln3_reg_5187_pp0_iter11_reg;
        lshr_ln3_reg_5187_pp0_iter13_reg <= lshr_ln3_reg_5187_pp0_iter12_reg;
        lshr_ln3_reg_5187_pp0_iter8_reg <= lshr_ln3_reg_5187;
        lshr_ln3_reg_5187_pp0_iter9_reg <= lshr_ln3_reg_5187_pp0_iter8_reg;
        mul_ln1356_reg_5827 <= grp_fu_3420_p2;
        or_ln1494_reg_5168 <= or_ln1494_fu_2605_p2;
        or_ln1494_reg_5168_pp0_iter10_reg <= or_ln1494_reg_5168_pp0_iter9_reg;
        or_ln1494_reg_5168_pp0_iter11_reg <= or_ln1494_reg_5168_pp0_iter10_reg;
        or_ln1494_reg_5168_pp0_iter12_reg <= or_ln1494_reg_5168_pp0_iter11_reg;
        or_ln1494_reg_5168_pp0_iter13_reg <= or_ln1494_reg_5168_pp0_iter12_reg;
        or_ln1494_reg_5168_pp0_iter14_reg <= or_ln1494_reg_5168_pp0_iter13_reg;
        or_ln1494_reg_5168_pp0_iter15_reg <= or_ln1494_reg_5168_pp0_iter14_reg;
        or_ln1494_reg_5168_pp0_iter16_reg <= or_ln1494_reg_5168_pp0_iter15_reg;
        or_ln1494_reg_5168_pp0_iter17_reg <= or_ln1494_reg_5168_pp0_iter16_reg;
        or_ln1494_reg_5168_pp0_iter4_reg <= or_ln1494_reg_5168;
        or_ln1494_reg_5168_pp0_iter5_reg <= or_ln1494_reg_5168_pp0_iter4_reg;
        or_ln1494_reg_5168_pp0_iter6_reg <= or_ln1494_reg_5168_pp0_iter5_reg;
        or_ln1494_reg_5168_pp0_iter7_reg <= or_ln1494_reg_5168_pp0_iter6_reg;
        or_ln1494_reg_5168_pp0_iter8_reg <= or_ln1494_reg_5168_pp0_iter7_reg;
        or_ln1494_reg_5168_pp0_iter9_reg <= or_ln1494_reg_5168_pp0_iter8_reg;
        or_ln736_reg_5121_pp0_iter10_reg <= or_ln736_reg_5121_pp0_iter9_reg;
        or_ln736_reg_5121_pp0_iter11_reg <= or_ln736_reg_5121_pp0_iter10_reg;
        or_ln736_reg_5121_pp0_iter12_reg <= or_ln736_reg_5121_pp0_iter11_reg;
        or_ln736_reg_5121_pp0_iter13_reg <= or_ln736_reg_5121_pp0_iter12_reg;
        or_ln736_reg_5121_pp0_iter14_reg <= or_ln736_reg_5121_pp0_iter13_reg;
        or_ln736_reg_5121_pp0_iter15_reg <= or_ln736_reg_5121_pp0_iter14_reg;
        or_ln736_reg_5121_pp0_iter16_reg <= or_ln736_reg_5121_pp0_iter15_reg;
        or_ln736_reg_5121_pp0_iter17_reg <= or_ln736_reg_5121_pp0_iter16_reg;
        or_ln736_reg_5121_pp0_iter18_reg <= or_ln736_reg_5121_pp0_iter17_reg;
        or_ln736_reg_5121_pp0_iter19_reg <= or_ln736_reg_5121_pp0_iter18_reg;
        or_ln736_reg_5121_pp0_iter2_reg <= or_ln736_reg_5121_pp0_iter1_reg;
        or_ln736_reg_5121_pp0_iter3_reg <= or_ln736_reg_5121_pp0_iter2_reg;
        or_ln736_reg_5121_pp0_iter4_reg <= or_ln736_reg_5121_pp0_iter3_reg;
        or_ln736_reg_5121_pp0_iter5_reg <= or_ln736_reg_5121_pp0_iter4_reg;
        or_ln736_reg_5121_pp0_iter6_reg <= or_ln736_reg_5121_pp0_iter5_reg;
        or_ln736_reg_5121_pp0_iter7_reg <= or_ln736_reg_5121_pp0_iter6_reg;
        or_ln736_reg_5121_pp0_iter8_reg <= or_ln736_reg_5121_pp0_iter7_reg;
        or_ln736_reg_5121_pp0_iter9_reg <= or_ln736_reg_5121_pp0_iter8_reg;
        outpix_13_reg_5718 <= p_0_0_010243_out_i;
        outpix_14_reg_5724 <= p_0_0_09245_out_i;
        outpix_18_reg_5730 <= p_0_0_0247_out_i;
        outpix_27_reg_5681 <= outpix_27_fu_4114_p3;
        outpix_29_reg_5669 <= outpix_29_fu_4055_p3;
        outpix_31_reg_5627 <= outpix_31_fu_3944_p3;
        outpix_45_reg_5622 <= outpix_45_fu_3920_p3;
        outpix_46_reg_5617 <= outpix_46_fu_3894_p3;
        outpix_48_reg_5612 <= outpix_48_fu_3767_p3;
        outpix_50_reg_5053_pp0_iter10_reg <= outpix_50_reg_5053_pp0_iter9_reg;
        outpix_50_reg_5053_pp0_iter11_reg <= outpix_50_reg_5053_pp0_iter10_reg;
        outpix_50_reg_5053_pp0_iter12_reg <= outpix_50_reg_5053_pp0_iter11_reg;
        outpix_50_reg_5053_pp0_iter13_reg <= outpix_50_reg_5053_pp0_iter12_reg;
        outpix_50_reg_5053_pp0_iter14_reg <= outpix_50_reg_5053_pp0_iter13_reg;
        outpix_50_reg_5053_pp0_iter15_reg <= outpix_50_reg_5053_pp0_iter14_reg;
        outpix_50_reg_5053_pp0_iter16_reg <= outpix_50_reg_5053_pp0_iter15_reg;
        outpix_50_reg_5053_pp0_iter17_reg <= outpix_50_reg_5053_pp0_iter16_reg;
        outpix_50_reg_5053_pp0_iter18_reg <= outpix_50_reg_5053_pp0_iter17_reg;
        outpix_50_reg_5053_pp0_iter19_reg <= outpix_50_reg_5053_pp0_iter18_reg;
        outpix_50_reg_5053_pp0_iter2_reg <= outpix_50_reg_5053_pp0_iter1_reg;
        outpix_50_reg_5053_pp0_iter3_reg <= outpix_50_reg_5053_pp0_iter2_reg;
        outpix_50_reg_5053_pp0_iter4_reg <= outpix_50_reg_5053_pp0_iter3_reg;
        outpix_50_reg_5053_pp0_iter5_reg <= outpix_50_reg_5053_pp0_iter4_reg;
        outpix_50_reg_5053_pp0_iter6_reg <= outpix_50_reg_5053_pp0_iter5_reg;
        outpix_50_reg_5053_pp0_iter7_reg <= outpix_50_reg_5053_pp0_iter6_reg;
        outpix_50_reg_5053_pp0_iter8_reg <= outpix_50_reg_5053_pp0_iter7_reg;
        outpix_50_reg_5053_pp0_iter9_reg <= outpix_50_reg_5053_pp0_iter8_reg;
        outpix_55_reg_5687 <= outpix_55_fu_4149_p9;
        outpix_56_reg_5675 <= outpix_56_fu_4090_p9;
        outpix_57_reg_5633 <= outpix_57_fu_3979_p9;
        outpix_61_reg_5814 <= outpix_61_fu_4427_p3;
        phi_ln1801_reg_5567 <= phi_ln1801_fu_3669_p3;
        phi_ln1811_reg_5552 <= phi_ln1811_fu_3661_p3;
        pix_5_reg_5592 <= DPtpgBarSelRgb_VESA_g_q0;
        pix_6_reg_5572 <= DPtpgBarSelRgb_CEA_r_q0;
        pix_7_reg_5577 <= DPtpgBarSelRgb_CEA_g_q0;
        pix_8_reg_5557 <= DPtpgBarSelYuv_601_y_q0;
        pix_9_reg_5542 <= DPtpgBarSelYuv_709_y_q0;
        pix_reg_5587 <= DPtpgBarSelRgb_VESA_r_q0;
        r_reg_5252 <= r_fu_2860_p3;
        r_reg_5252_pp0_iter15_reg <= r_reg_5252;
        r_reg_5252_pp0_iter16_reg <= r_reg_5252_pp0_iter15_reg;
        r_reg_5252_pp0_iter17_reg <= r_reg_5252_pp0_iter16_reg;
        r_reg_5252_pp0_iter18_reg <= r_reg_5252_pp0_iter17_reg;
        r_reg_5252_pp0_iter19_reg <= r_reg_5252_pp0_iter18_reg;
        redYuv_load_reg_5713 <= redYuv_q0;
        select_ln1306_reg_5804 <= select_ln1306_fu_4390_p3;
        sext_ln1302_2_reg_5275 <= sext_ln1302_2_fu_2986_p1;
        sext_ln1302_2_reg_5275_pp0_iter15_reg <= sext_ln1302_2_reg_5275;
        sub_ln1356_1_reg_5833 <= sub_ln1356_1_fu_4458_p2;
        tmp_26_reg_5649 <= {{add_ln1303_2_fu_4020_p2[24:18]}};
        tmp_27_reg_5442 <= {{add_ln1304_2_fu_3522_p2[24:18]}};
        tmp_33_reg_5602 <= tmp_33_fu_3706_p9;
        tmp_34_reg_5607 <= tmp_34_fu_3744_p9;
        tmp_5_reg_5258 <= tmp_5_fu_2880_p9;
        tpgSinTableArray_load_reg_5302 <= tpgSinTableArray_q0;
        trunc_ln565_11_reg_5065_pp0_iter10_reg <= trunc_ln565_11_reg_5065_pp0_iter9_reg;
        trunc_ln565_11_reg_5065_pp0_iter11_reg <= trunc_ln565_11_reg_5065_pp0_iter10_reg;
        trunc_ln565_11_reg_5065_pp0_iter2_reg <= trunc_ln565_11_reg_5065_pp0_iter1_reg;
        trunc_ln565_11_reg_5065_pp0_iter3_reg <= trunc_ln565_11_reg_5065_pp0_iter2_reg;
        trunc_ln565_11_reg_5065_pp0_iter4_reg <= trunc_ln565_11_reg_5065_pp0_iter3_reg;
        trunc_ln565_11_reg_5065_pp0_iter5_reg <= trunc_ln565_11_reg_5065_pp0_iter4_reg;
        trunc_ln565_11_reg_5065_pp0_iter6_reg <= trunc_ln565_11_reg_5065_pp0_iter5_reg;
        trunc_ln565_11_reg_5065_pp0_iter7_reg <= trunc_ln565_11_reg_5065_pp0_iter6_reg;
        trunc_ln565_11_reg_5065_pp0_iter8_reg <= trunc_ln565_11_reg_5065_pp0_iter7_reg;
        trunc_ln565_11_reg_5065_pp0_iter9_reg <= trunc_ln565_11_reg_5065_pp0_iter8_reg;
        u_reg_5644 <= {{add_ln1303_2_fu_4020_p2[24:8]}};
        v_reg_5437 <= {{add_ln1304_2_fu_3522_p2[24:8]}};
        v_reg_5437_pp0_iter18_reg <= v_reg_5437;
        whiYuv_1_load_reg_5664 <= whiYuv_1_q0;
        whiYuv_load_reg_5693 <= whiYuv_q0;
        zonePlateVDelta_load_reg_5172 <= zonePlateVDelta;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln1302_2_reg_5794 <= grp_fu_4768_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln552_1_reg_5077 <= add_ln552_1_fu_2028_p2;
        add_ln552_1_reg_5077_pp0_iter1_reg <= add_ln552_1_reg_5077;
        add_ln552_reg_5071 <= add_ln552_fu_2022_p2;
        add_ln552_reg_5071_pp0_iter1_reg <= add_ln552_reg_5071;
        and_ln1337_reg_5113 <= and_ln1337_fu_2118_p2;
        and_ln1337_reg_5113_pp0_iter1_reg <= and_ln1337_reg_5113;
        and_ln1386_reg_5148 <= and_ln1386_fu_2410_p2;
        and_ln1449_reg_5097 <= and_ln1449_fu_2082_p2;
        and_ln1449_reg_5097_pp0_iter1_reg <= and_ln1449_reg_5097;
        and_ln1454_reg_5144 <= and_ln1454_fu_2368_p2;
        and_ln1568_reg_5136 <= and_ln1568_fu_2283_p2;
        and_ln1751_reg_5128 <= and_ln1751_fu_2193_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_predicate_pred2162_state3 <= ((icmp_ln565_reg_5034 == 1'd0) & (patternId_val_load == 8'd12) & (icmp_ln1072_reg_5043 == 1'd1));
        ap_predicate_pred2171_state3 <= ((icmp_ln565_reg_5034 == 1'd0) & (patternId_val_load == 8'd12) & (icmp_ln1473_reg_5101 == 1'd1) & (icmp_ln1072_reg_5043 == 1'd0));
        ap_predicate_pred2177_state3 <= ((icmp_ln565_reg_5034 == 1'd0) & (patternId_val_load == 8'd12) & (icmp_ln1473_reg_5101 == 1'd0) & (icmp_ln1072_reg_5043 == 1'd0));
        ap_predicate_pred3307_state3 <= (((icmp_ln565_reg_5034 == 1'd0) & (patternId_val_load == 8'd12) & (cmp_i371_reg_5026 == 1'd0) & (1'd1 == and_ln1449_reg_5097)) | ((icmp_ln565_reg_5034 == 1'd0) & (patternId_val_load == 8'd12) & (icmp_ln1072_reg_5043 == 1'd1) & (cmp_i371_reg_5026 == 1'd1)));
        barWidth_cast_cast_reg_4966[10 : 0] <= barWidth_cast_cast_fu_1887_p1[10 : 0];
        cmp121_i_reg_4994 <= cmp121_i_fu_1911_p2;
        cmp2_i327_reg_4998 <= cmp2_i327_fu_1917_p2;
        cmp54_i_reg_5015 <= cmp54_i_fu_1923_p2;
        cmp8_reg_5030 <= cmp8_fu_1939_p2;
        cmp_i371_reg_5026 <= cmp_i371_fu_1933_p2;
        colorSel_cast_reg_5019[1 : 0] <= colorSel_cast_fu_1929_p1[1 : 0];
        conv2_i_i10_i285_cast_cast_cast_cast_cast_cast_reg_4976[6 : 0] <= conv2_i_i10_i285_cast_cast_cast_cast_cast_cast_fu_1899_p1[6 : 0];
        conv2_i_i_i271_cast_cast_cast_reg_4988[6 : 0] <= conv2_i_i_i271_cast_cast_cast_fu_1907_p1[6 : 0];
        conv2_i_i_i_cast_cast_cast_reg_4982 <= conv2_i_i_i_cast_cast_cast_fu_1903_p1;
        icmp_ln1072_reg_5043 <= icmp_ln1072_fu_2004_p2;
        icmp_ln1072_reg_5043_pp0_iter1_reg <= icmp_ln1072_reg_5043;
        icmp_ln1095_reg_5117 <= icmp_ln1095_fu_2130_p2;
        icmp_ln1095_reg_5117_pp0_iter1_reg <= icmp_ln1095_reg_5117;
        icmp_ln1250_reg_5156 <= icmp_ln1250_fu_2491_p2;
        icmp_ln1330_reg_5109 <= icmp_ln1330_fu_2112_p2;
        icmp_ln1330_reg_5109_pp0_iter1_reg <= icmp_ln1330_reg_5109;
        icmp_ln1381_reg_5105 <= icmp_ln1381_fu_2100_p2;
        icmp_ln1381_reg_5105_pp0_iter1_reg <= icmp_ln1381_reg_5105;
        icmp_ln1405_reg_5152 <= icmp_ln1405_fu_2443_p2;
        icmp_ln1473_reg_5101 <= icmp_ln1473_fu_2088_p2;
        icmp_ln1473_reg_5101_pp0_iter1_reg <= icmp_ln1473_reg_5101;
        icmp_ln1563_reg_5093 <= icmp_ln1563_fu_2058_p2;
        icmp_ln1563_reg_5093_pp0_iter1_reg <= icmp_ln1563_reg_5093;
        icmp_ln1586_reg_5140 <= icmp_ln1586_fu_2316_p2;
        icmp_ln1674_reg_5087 <= icmp_ln1674_fu_2046_p2;
        icmp_ln1674_reg_5087_pp0_iter1_reg <= icmp_ln1674_reg_5087;
        icmp_ln1746_reg_5083 <= icmp_ln1746_fu_2040_p2;
        icmp_ln1746_reg_5083_pp0_iter1_reg <= icmp_ln1746_reg_5083;
        icmp_ln1768_reg_5132 <= icmp_ln1768_fu_2230_p2;
        icmp_ln565_reg_5034 <= icmp_ln565_fu_1988_p2;
        icmp_ln565_reg_5034_pp0_iter1_reg <= icmp_ln565_reg_5034;
        or_ln736_reg_5121 <= or_ln736_fu_2172_p2;
        or_ln736_reg_5121_pp0_iter1_reg <= or_ln736_reg_5121;
        outpix_50_reg_5053 <= outpix_50_fu_2010_p1;
        outpix_50_reg_5053_pp0_iter1_reg <= outpix_50_reg_5053;
        outpix_9_cast_cast_reg_4971[9 : 0] <= outpix_9_cast_cast_fu_1891_p1[9 : 0];
        trunc_ln565_11_reg_5065 <= trunc_ln565_11_fu_2018_p1;
        trunc_ln565_11_reg_5065_pp0_iter1_reg <= trunc_ln565_11_reg_5065;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_outpix_33_reg_1726 <= ap_phi_reg_pp0_iter9_outpix_33_reg_1726;
        ap_phi_reg_pp0_iter10_outpix_34_reg_1638 <= ap_phi_reg_pp0_iter9_outpix_34_reg_1638;
        ap_phi_reg_pp0_iter10_outpix_35_reg_1559 <= ap_phi_reg_pp0_iter9_outpix_35_reg_1559;
        ap_phi_reg_pp0_iter10_phi_ln1144_reg_1548 <= ap_phi_reg_pp0_iter9_phi_ln1144_reg_1548;
        ap_phi_reg_pp0_iter10_phi_ln1165_reg_1537 <= ap_phi_reg_pp0_iter9_phi_ln1165_reg_1537;
        ap_phi_reg_pp0_iter10_phi_ln1186_reg_1526 <= ap_phi_reg_pp0_iter9_phi_ln1186_reg_1526;
        ap_phi_reg_pp0_iter10_phi_ln1207_reg_1515 <= ap_phi_reg_pp0_iter9_phi_ln1207_reg_1515;
        ap_phi_reg_pp0_iter10_phi_ln1228_reg_1504 <= ap_phi_reg_pp0_iter9_phi_ln1228_reg_1504;
        ap_phi_reg_pp0_iter10_phi_ln1504_reg_1493 <= ap_phi_reg_pp0_iter9_phi_ln1504_reg_1493;
        ap_phi_reg_pp0_iter10_phi_ln1519_reg_1482 <= ap_phi_reg_pp0_iter9_phi_ln1519_reg_1482;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_outpix_33_reg_1726 <= ap_phi_reg_pp0_iter10_outpix_33_reg_1726;
        ap_phi_reg_pp0_iter11_outpix_34_reg_1638 <= ap_phi_reg_pp0_iter10_outpix_34_reg_1638;
        ap_phi_reg_pp0_iter11_outpix_35_reg_1559 <= ap_phi_reg_pp0_iter10_outpix_35_reg_1559;
        ap_phi_reg_pp0_iter11_phi_ln1144_reg_1548 <= ap_phi_reg_pp0_iter10_phi_ln1144_reg_1548;
        ap_phi_reg_pp0_iter11_phi_ln1165_reg_1537 <= ap_phi_reg_pp0_iter10_phi_ln1165_reg_1537;
        ap_phi_reg_pp0_iter11_phi_ln1186_reg_1526 <= ap_phi_reg_pp0_iter10_phi_ln1186_reg_1526;
        ap_phi_reg_pp0_iter11_phi_ln1207_reg_1515 <= ap_phi_reg_pp0_iter10_phi_ln1207_reg_1515;
        ap_phi_reg_pp0_iter11_phi_ln1228_reg_1504 <= ap_phi_reg_pp0_iter10_phi_ln1228_reg_1504;
        ap_phi_reg_pp0_iter11_phi_ln1504_reg_1493 <= ap_phi_reg_pp0_iter10_phi_ln1504_reg_1493;
        ap_phi_reg_pp0_iter11_phi_ln1519_reg_1482 <= ap_phi_reg_pp0_iter10_phi_ln1519_reg_1482;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_outpix_33_reg_1726 <= ap_phi_reg_pp0_iter11_outpix_33_reg_1726;
        ap_phi_reg_pp0_iter12_outpix_34_reg_1638 <= ap_phi_reg_pp0_iter11_outpix_34_reg_1638;
        ap_phi_reg_pp0_iter12_outpix_35_reg_1559 <= ap_phi_reg_pp0_iter11_outpix_35_reg_1559;
        ap_phi_reg_pp0_iter12_phi_ln1144_reg_1548 <= ap_phi_reg_pp0_iter11_phi_ln1144_reg_1548;
        ap_phi_reg_pp0_iter12_phi_ln1165_reg_1537 <= ap_phi_reg_pp0_iter11_phi_ln1165_reg_1537;
        ap_phi_reg_pp0_iter12_phi_ln1186_reg_1526 <= ap_phi_reg_pp0_iter11_phi_ln1186_reg_1526;
        ap_phi_reg_pp0_iter12_phi_ln1207_reg_1515 <= ap_phi_reg_pp0_iter11_phi_ln1207_reg_1515;
        ap_phi_reg_pp0_iter12_phi_ln1228_reg_1504 <= ap_phi_reg_pp0_iter11_phi_ln1228_reg_1504;
        ap_phi_reg_pp0_iter12_phi_ln1504_reg_1493 <= ap_phi_reg_pp0_iter11_phi_ln1504_reg_1493;
        ap_phi_reg_pp0_iter12_phi_ln1519_reg_1482 <= ap_phi_reg_pp0_iter11_phi_ln1519_reg_1482;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_outpix_33_reg_1726 <= ap_phi_reg_pp0_iter12_outpix_33_reg_1726;
        ap_phi_reg_pp0_iter13_outpix_34_reg_1638 <= ap_phi_reg_pp0_iter12_outpix_34_reg_1638;
        ap_phi_reg_pp0_iter13_outpix_35_reg_1559 <= ap_phi_reg_pp0_iter12_outpix_35_reg_1559;
        ap_phi_reg_pp0_iter13_phi_ln1144_reg_1548 <= ap_phi_reg_pp0_iter12_phi_ln1144_reg_1548;
        ap_phi_reg_pp0_iter13_phi_ln1165_reg_1537 <= ap_phi_reg_pp0_iter12_phi_ln1165_reg_1537;
        ap_phi_reg_pp0_iter13_phi_ln1186_reg_1526 <= ap_phi_reg_pp0_iter12_phi_ln1186_reg_1526;
        ap_phi_reg_pp0_iter13_phi_ln1207_reg_1515 <= ap_phi_reg_pp0_iter12_phi_ln1207_reg_1515;
        ap_phi_reg_pp0_iter13_phi_ln1228_reg_1504 <= ap_phi_reg_pp0_iter12_phi_ln1228_reg_1504;
        ap_phi_reg_pp0_iter13_phi_ln1504_reg_1493 <= ap_phi_reg_pp0_iter12_phi_ln1504_reg_1493;
        ap_phi_reg_pp0_iter13_phi_ln1519_reg_1482 <= ap_phi_reg_pp0_iter12_phi_ln1519_reg_1482;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_outpix_33_reg_1726 <= ap_phi_reg_pp0_iter13_outpix_33_reg_1726;
        ap_phi_reg_pp0_iter14_outpix_34_reg_1638 <= ap_phi_reg_pp0_iter13_outpix_34_reg_1638;
        ap_phi_reg_pp0_iter14_outpix_35_reg_1559 <= ap_phi_reg_pp0_iter13_outpix_35_reg_1559;
        ap_phi_reg_pp0_iter14_phi_ln1144_reg_1548 <= ap_phi_reg_pp0_iter13_phi_ln1144_reg_1548;
        ap_phi_reg_pp0_iter14_phi_ln1165_reg_1537 <= ap_phi_reg_pp0_iter13_phi_ln1165_reg_1537;
        ap_phi_reg_pp0_iter14_phi_ln1186_reg_1526 <= ap_phi_reg_pp0_iter13_phi_ln1186_reg_1526;
        ap_phi_reg_pp0_iter14_phi_ln1207_reg_1515 <= ap_phi_reg_pp0_iter13_phi_ln1207_reg_1515;
        ap_phi_reg_pp0_iter14_phi_ln1228_reg_1504 <= ap_phi_reg_pp0_iter13_phi_ln1228_reg_1504;
        ap_phi_reg_pp0_iter14_phi_ln1504_reg_1493 <= ap_phi_reg_pp0_iter13_phi_ln1504_reg_1493;
        ap_phi_reg_pp0_iter14_phi_ln1519_reg_1482 <= ap_phi_reg_pp0_iter13_phi_ln1519_reg_1482;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_outpix_33_reg_1726 <= ap_phi_reg_pp0_iter14_outpix_33_reg_1726;
        ap_phi_reg_pp0_iter15_outpix_34_reg_1638 <= ap_phi_reg_pp0_iter14_outpix_34_reg_1638;
        ap_phi_reg_pp0_iter15_outpix_35_reg_1559 <= ap_phi_reg_pp0_iter14_outpix_35_reg_1559;
        ap_phi_reg_pp0_iter15_phi_ln1144_reg_1548 <= ap_phi_reg_pp0_iter14_phi_ln1144_reg_1548;
        ap_phi_reg_pp0_iter15_phi_ln1165_reg_1537 <= ap_phi_reg_pp0_iter14_phi_ln1165_reg_1537;
        ap_phi_reg_pp0_iter15_phi_ln1186_reg_1526 <= ap_phi_reg_pp0_iter14_phi_ln1186_reg_1526;
        ap_phi_reg_pp0_iter15_phi_ln1207_reg_1515 <= ap_phi_reg_pp0_iter14_phi_ln1207_reg_1515;
        ap_phi_reg_pp0_iter15_phi_ln1228_reg_1504 <= ap_phi_reg_pp0_iter14_phi_ln1228_reg_1504;
        ap_phi_reg_pp0_iter15_phi_ln1504_reg_1493 <= ap_phi_reg_pp0_iter14_phi_ln1504_reg_1493;
        ap_phi_reg_pp0_iter15_phi_ln1519_reg_1482 <= ap_phi_reg_pp0_iter14_phi_ln1519_reg_1482;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_outpix_33_reg_1726 <= ap_phi_reg_pp0_iter15_outpix_33_reg_1726;
        ap_phi_reg_pp0_iter16_outpix_34_reg_1638 <= ap_phi_reg_pp0_iter15_outpix_34_reg_1638;
        ap_phi_reg_pp0_iter16_outpix_35_reg_1559 <= ap_phi_reg_pp0_iter15_outpix_35_reg_1559;
        ap_phi_reg_pp0_iter16_phi_ln1144_reg_1548 <= ap_phi_reg_pp0_iter15_phi_ln1144_reg_1548;
        ap_phi_reg_pp0_iter16_phi_ln1165_reg_1537 <= ap_phi_reg_pp0_iter15_phi_ln1165_reg_1537;
        ap_phi_reg_pp0_iter16_phi_ln1186_reg_1526 <= ap_phi_reg_pp0_iter15_phi_ln1186_reg_1526;
        ap_phi_reg_pp0_iter16_phi_ln1207_reg_1515 <= ap_phi_reg_pp0_iter15_phi_ln1207_reg_1515;
        ap_phi_reg_pp0_iter16_phi_ln1228_reg_1504 <= ap_phi_reg_pp0_iter15_phi_ln1228_reg_1504;
        ap_phi_reg_pp0_iter16_phi_ln1504_reg_1493 <= ap_phi_reg_pp0_iter15_phi_ln1504_reg_1493;
        ap_phi_reg_pp0_iter16_phi_ln1519_reg_1482 <= ap_phi_reg_pp0_iter15_phi_ln1519_reg_1482;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_outpix_33_reg_1726 <= ap_phi_reg_pp0_iter16_outpix_33_reg_1726;
        ap_phi_reg_pp0_iter17_outpix_34_reg_1638 <= ap_phi_reg_pp0_iter16_outpix_34_reg_1638;
        ap_phi_reg_pp0_iter17_outpix_35_reg_1559 <= ap_phi_reg_pp0_iter16_outpix_35_reg_1559;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_outpix_33_reg_1726 <= ap_phi_reg_pp0_iter17_outpix_33_reg_1726;
        ap_phi_reg_pp0_iter18_outpix_34_reg_1638 <= ap_phi_reg_pp0_iter17_outpix_34_reg_1638;
        ap_phi_reg_pp0_iter18_outpix_35_reg_1559 <= ap_phi_reg_pp0_iter17_outpix_35_reg_1559;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_outpix_33_reg_1726 <= ap_phi_reg_pp0_iter18_outpix_33_reg_1726;
        ap_phi_reg_pp0_iter19_outpix_34_reg_1638 <= ap_phi_reg_pp0_iter18_outpix_34_reg_1638;
        ap_phi_reg_pp0_iter19_outpix_35_reg_1559 <= ap_phi_reg_pp0_iter18_outpix_35_reg_1559;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_hHatch_reg_1460 <= ap_phi_reg_pp0_iter0_hHatch_reg_1460;
        ap_phi_reg_pp0_iter1_phi_ln1504_reg_1493 <= ap_phi_reg_pp0_iter0_phi_ln1504_reg_1493;
        ap_phi_reg_pp0_iter1_phi_ln1519_reg_1482 <= ap_phi_reg_pp0_iter0_phi_ln1519_reg_1482;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_hHatch_reg_1460 <= ap_phi_reg_pp0_iter1_hHatch_reg_1460;
        ap_phi_reg_pp0_iter2_phi_ln1144_reg_1548 <= ap_phi_reg_pp0_iter1_phi_ln1144_reg_1548;
        ap_phi_reg_pp0_iter2_phi_ln1165_reg_1537 <= ap_phi_reg_pp0_iter1_phi_ln1165_reg_1537;
        ap_phi_reg_pp0_iter2_phi_ln1186_reg_1526 <= ap_phi_reg_pp0_iter1_phi_ln1186_reg_1526;
        ap_phi_reg_pp0_iter2_phi_ln1207_reg_1515 <= ap_phi_reg_pp0_iter1_phi_ln1207_reg_1515;
        ap_phi_reg_pp0_iter2_phi_ln1228_reg_1504 <= ap_phi_reg_pp0_iter1_phi_ln1228_reg_1504;
        ap_phi_reg_pp0_iter2_phi_ln1504_reg_1493 <= ap_phi_reg_pp0_iter1_phi_ln1504_reg_1493;
        ap_phi_reg_pp0_iter2_phi_ln1519_reg_1482 <= ap_phi_reg_pp0_iter1_phi_ln1519_reg_1482;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_outpix_33_reg_1726 <= ap_phi_reg_pp0_iter2_outpix_33_reg_1726;
        ap_phi_reg_pp0_iter3_outpix_34_reg_1638 <= ap_phi_reg_pp0_iter2_outpix_34_reg_1638;
        ap_phi_reg_pp0_iter3_outpix_35_reg_1559 <= ap_phi_reg_pp0_iter2_outpix_35_reg_1559;
        ap_phi_reg_pp0_iter3_phi_ln1144_reg_1548 <= ap_phi_reg_pp0_iter2_phi_ln1144_reg_1548;
        ap_phi_reg_pp0_iter3_phi_ln1165_reg_1537 <= ap_phi_reg_pp0_iter2_phi_ln1165_reg_1537;
        ap_phi_reg_pp0_iter3_phi_ln1186_reg_1526 <= ap_phi_reg_pp0_iter2_phi_ln1186_reg_1526;
        ap_phi_reg_pp0_iter3_phi_ln1207_reg_1515 <= ap_phi_reg_pp0_iter2_phi_ln1207_reg_1515;
        ap_phi_reg_pp0_iter3_phi_ln1228_reg_1504 <= ap_phi_reg_pp0_iter2_phi_ln1228_reg_1504;
        ap_phi_reg_pp0_iter3_phi_ln1504_reg_1493 <= ap_phi_reg_pp0_iter2_phi_ln1504_reg_1493;
        ap_phi_reg_pp0_iter3_phi_ln1519_reg_1482 <= ap_phi_reg_pp0_iter2_phi_ln1519_reg_1482;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_phi_ln1144_reg_1548 <= ap_phi_reg_pp0_iter3_phi_ln1144_reg_1548;
        ap_phi_reg_pp0_iter4_phi_ln1165_reg_1537 <= ap_phi_reg_pp0_iter3_phi_ln1165_reg_1537;
        ap_phi_reg_pp0_iter4_phi_ln1186_reg_1526 <= ap_phi_reg_pp0_iter3_phi_ln1186_reg_1526;
        ap_phi_reg_pp0_iter4_phi_ln1207_reg_1515 <= ap_phi_reg_pp0_iter3_phi_ln1207_reg_1515;
        ap_phi_reg_pp0_iter4_phi_ln1228_reg_1504 <= ap_phi_reg_pp0_iter3_phi_ln1228_reg_1504;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_outpix_33_reg_1726 <= ap_phi_reg_pp0_iter4_outpix_33_reg_1726;
        ap_phi_reg_pp0_iter5_outpix_34_reg_1638 <= ap_phi_reg_pp0_iter4_outpix_34_reg_1638;
        ap_phi_reg_pp0_iter5_outpix_35_reg_1559 <= ap_phi_reg_pp0_iter4_outpix_35_reg_1559;
        ap_phi_reg_pp0_iter5_phi_ln1144_reg_1548 <= ap_phi_reg_pp0_iter4_phi_ln1144_reg_1548;
        ap_phi_reg_pp0_iter5_phi_ln1165_reg_1537 <= ap_phi_reg_pp0_iter4_phi_ln1165_reg_1537;
        ap_phi_reg_pp0_iter5_phi_ln1186_reg_1526 <= ap_phi_reg_pp0_iter4_phi_ln1186_reg_1526;
        ap_phi_reg_pp0_iter5_phi_ln1207_reg_1515 <= ap_phi_reg_pp0_iter4_phi_ln1207_reg_1515;
        ap_phi_reg_pp0_iter5_phi_ln1228_reg_1504 <= ap_phi_reg_pp0_iter4_phi_ln1228_reg_1504;
        ap_phi_reg_pp0_iter5_phi_ln1504_reg_1493 <= ap_phi_reg_pp0_iter4_phi_ln1504_reg_1493;
        ap_phi_reg_pp0_iter5_phi_ln1519_reg_1482 <= ap_phi_reg_pp0_iter4_phi_ln1519_reg_1482;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_outpix_33_reg_1726 <= ap_phi_reg_pp0_iter5_outpix_33_reg_1726;
        ap_phi_reg_pp0_iter6_outpix_34_reg_1638 <= ap_phi_reg_pp0_iter5_outpix_34_reg_1638;
        ap_phi_reg_pp0_iter6_outpix_35_reg_1559 <= ap_phi_reg_pp0_iter5_outpix_35_reg_1559;
        ap_phi_reg_pp0_iter6_phi_ln1144_reg_1548 <= ap_phi_reg_pp0_iter5_phi_ln1144_reg_1548;
        ap_phi_reg_pp0_iter6_phi_ln1165_reg_1537 <= ap_phi_reg_pp0_iter5_phi_ln1165_reg_1537;
        ap_phi_reg_pp0_iter6_phi_ln1186_reg_1526 <= ap_phi_reg_pp0_iter5_phi_ln1186_reg_1526;
        ap_phi_reg_pp0_iter6_phi_ln1207_reg_1515 <= ap_phi_reg_pp0_iter5_phi_ln1207_reg_1515;
        ap_phi_reg_pp0_iter6_phi_ln1228_reg_1504 <= ap_phi_reg_pp0_iter5_phi_ln1228_reg_1504;
        ap_phi_reg_pp0_iter6_phi_ln1504_reg_1493 <= ap_phi_reg_pp0_iter5_phi_ln1504_reg_1493;
        ap_phi_reg_pp0_iter6_phi_ln1519_reg_1482 <= ap_phi_reg_pp0_iter5_phi_ln1519_reg_1482;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_outpix_33_reg_1726 <= ap_phi_reg_pp0_iter6_outpix_33_reg_1726;
        ap_phi_reg_pp0_iter7_outpix_34_reg_1638 <= ap_phi_reg_pp0_iter6_outpix_34_reg_1638;
        ap_phi_reg_pp0_iter7_outpix_35_reg_1559 <= ap_phi_reg_pp0_iter6_outpix_35_reg_1559;
        ap_phi_reg_pp0_iter7_phi_ln1144_reg_1548 <= ap_phi_reg_pp0_iter6_phi_ln1144_reg_1548;
        ap_phi_reg_pp0_iter7_phi_ln1165_reg_1537 <= ap_phi_reg_pp0_iter6_phi_ln1165_reg_1537;
        ap_phi_reg_pp0_iter7_phi_ln1186_reg_1526 <= ap_phi_reg_pp0_iter6_phi_ln1186_reg_1526;
        ap_phi_reg_pp0_iter7_phi_ln1207_reg_1515 <= ap_phi_reg_pp0_iter6_phi_ln1207_reg_1515;
        ap_phi_reg_pp0_iter7_phi_ln1228_reg_1504 <= ap_phi_reg_pp0_iter6_phi_ln1228_reg_1504;
        ap_phi_reg_pp0_iter7_phi_ln1504_reg_1493 <= ap_phi_reg_pp0_iter6_phi_ln1504_reg_1493;
        ap_phi_reg_pp0_iter7_phi_ln1519_reg_1482 <= ap_phi_reg_pp0_iter6_phi_ln1519_reg_1482;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_outpix_33_reg_1726 <= ap_phi_reg_pp0_iter7_outpix_33_reg_1726;
        ap_phi_reg_pp0_iter8_outpix_34_reg_1638 <= ap_phi_reg_pp0_iter7_outpix_34_reg_1638;
        ap_phi_reg_pp0_iter8_outpix_35_reg_1559 <= ap_phi_reg_pp0_iter7_outpix_35_reg_1559;
        ap_phi_reg_pp0_iter8_phi_ln1144_reg_1548 <= ap_phi_reg_pp0_iter7_phi_ln1144_reg_1548;
        ap_phi_reg_pp0_iter8_phi_ln1165_reg_1537 <= ap_phi_reg_pp0_iter7_phi_ln1165_reg_1537;
        ap_phi_reg_pp0_iter8_phi_ln1186_reg_1526 <= ap_phi_reg_pp0_iter7_phi_ln1186_reg_1526;
        ap_phi_reg_pp0_iter8_phi_ln1207_reg_1515 <= ap_phi_reg_pp0_iter7_phi_ln1207_reg_1515;
        ap_phi_reg_pp0_iter8_phi_ln1228_reg_1504 <= ap_phi_reg_pp0_iter7_phi_ln1228_reg_1504;
        ap_phi_reg_pp0_iter8_phi_ln1504_reg_1493 <= ap_phi_reg_pp0_iter7_phi_ln1504_reg_1493;
        ap_phi_reg_pp0_iter8_phi_ln1519_reg_1482 <= ap_phi_reg_pp0_iter7_phi_ln1519_reg_1482;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_outpix_33_reg_1726 <= ap_phi_reg_pp0_iter8_outpix_33_reg_1726;
        ap_phi_reg_pp0_iter9_outpix_34_reg_1638 <= ap_phi_reg_pp0_iter8_outpix_34_reg_1638;
        ap_phi_reg_pp0_iter9_outpix_35_reg_1559 <= ap_phi_reg_pp0_iter8_outpix_35_reg_1559;
        ap_phi_reg_pp0_iter9_phi_ln1144_reg_1548 <= ap_phi_reg_pp0_iter8_phi_ln1144_reg_1548;
        ap_phi_reg_pp0_iter9_phi_ln1165_reg_1537 <= ap_phi_reg_pp0_iter8_phi_ln1165_reg_1537;
        ap_phi_reg_pp0_iter9_phi_ln1186_reg_1526 <= ap_phi_reg_pp0_iter8_phi_ln1186_reg_1526;
        ap_phi_reg_pp0_iter9_phi_ln1207_reg_1515 <= ap_phi_reg_pp0_iter8_phi_ln1207_reg_1515;
        ap_phi_reg_pp0_iter9_phi_ln1228_reg_1504 <= ap_phi_reg_pp0_iter8_phi_ln1228_reg_1504;
        ap_phi_reg_pp0_iter9_phi_ln1504_reg_1493 <= ap_phi_reg_pp0_iter8_phi_ln1504_reg_1493;
        ap_phi_reg_pp0_iter9_phi_ln1519_reg_1482 <= ap_phi_reg_pp0_iter8_phi_ln1519_reg_1482;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred3381_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bSerie <= lfsr_b_1_fu_3872_p3;
        gSerie <= lfsr_g_1_fu_3836_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2503_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rSerie <= lfsr_r_1_fu_4291_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred665_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred658_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred652_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_1876 <= tpgBarSelYuv_v_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred683_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred678_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred674_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_1883 <= tpgBarSelRgb_b_q0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarArray_ce0_local = 1'b1;
    end else begin
        DPtpgBarArray_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_CEA_b_ce0_local = 1'b1;
    end else begin
        DPtpgBarSelRgb_CEA_b_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_CEA_g_ce0_local = 1'b1;
    end else begin
        DPtpgBarSelRgb_CEA_g_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_CEA_r_ce0_local = 1'b1;
    end else begin
        DPtpgBarSelRgb_CEA_r_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_VESA_b_ce0_local = 1'b1;
    end else begin
        DPtpgBarSelRgb_VESA_b_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_VESA_g_ce0_local = 1'b1;
    end else begin
        DPtpgBarSelRgb_VESA_g_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_VESA_r_ce0_local = 1'b1;
    end else begin
        DPtpgBarSelRgb_VESA_r_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_601_u_ce0_local = 1'b1;
    end else begin
        DPtpgBarSelYuv_601_u_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_601_v_ce0_local = 1'b1;
    end else begin
        DPtpgBarSelYuv_601_v_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_601_y_ce0_local = 1'b1;
    end else begin
        DPtpgBarSelYuv_601_y_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_709_u_ce0_local = 1'b1;
    end else begin
        DPtpgBarSelYuv_709_u_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_709_v_ce0_local = 1'b1;
    end else begin
        DPtpgBarSelYuv_709_v_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_709_y_ce0_local = 1'b1;
    end else begin
        DPtpgBarSelYuv_709_y_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln565_fu_1988_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln565_reg_5034_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter20_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter20_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter20_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((patternId_val_load == 8'd10) & (icmp_ln565_reg_5034_pp0_iter19_reg == 1'd0))) begin
        ap_phi_mux_outpix_33_phi_fu_1731_p74 = zext_ln1359_fu_4615_p1;
    end else if (((~(colorFormatLocal_read_reg_4904 == 8'd1) & ~(colorFormatLocal_read_reg_4904 == 8'd0) & (patternId_val_load == 8'd13) & (outpix_50_reg_5053_pp0_iter19_reg == 1'd1) & (icmp_ln565_reg_5034_pp0_iter19_reg == 1'd0)) | ((colorFormatLocal_read_reg_4904 == 8'd1) & (patternId_val_load == 8'd13) & (icmp_ln565_reg_5034_pp0_iter19_reg == 1'd0)) | (~(colorFormatLocal_read_reg_4904 == 8'd0) & (patternId_val_load == 8'd13) & (outpix_50_reg_5053_pp0_iter19_reg == 1'd0) & (icmp_ln565_reg_5034_pp0_iter19_reg == 1'd0)) | ((colorFormatLocal_read_reg_4904 == 8'd0) & (patternId_val_load == 8'd13) & (icmp_ln565_reg_5034_pp0_iter19_reg == 1'd0)))) begin
        ap_phi_mux_outpix_33_phi_fu_1731_p74 = outpix_62_fu_4567_p3;
    end else if ((~(patternId_val_load_read_reg_4915 == 8'd9) & ~(patternId_val_load_read_reg_4915 == 8'd11) & ~(patternId_val_load_read_reg_4915 == 8'd15) & ~(patternId_val_load_read_reg_4915 == 8'd4) & ~(patternId_val_load_read_reg_4915 == 8'd5) & ~(patternId_val_load_read_reg_4915 == 8'd6) & ~(patternId_val_load_read_reg_4915 == 8'd7) & ~(patternId_val_load_read_reg_4915 == 8'd8) & ~(patternId_val_load == 8'd12) & ~(patternId_val_load_read_reg_4915 == 8'd19) & ~(patternId_val_load_read_reg_4915 == 8'd18) & ~(patternId_val_load_read_reg_4915 == 8'd17) & ~(patternId_val_load_read_reg_4915 == 8'd16) & ~(patternId_val_load_read_reg_4915 == 8'd14) & ~(patternId_val_load == 8'd13) & ~(patternId_val_load_read_reg_4915 == 8'd3) & ~(patternId_val_load_read_reg_4915 == 8'd2) & ~(patternId_val_load_read_reg_4915 == 8'd1) & ~(patternId_val_load_read_reg_4915 == 8'd0) & ~(patternId_val_load == 8'd10) & (icmp_ln565_reg_5034_pp0_iter19_reg == 1'd0))) begin
        ap_phi_mux_outpix_33_phi_fu_1731_p74 = outpix_3_fu_554;
    end else begin
        ap_phi_mux_outpix_33_phi_fu_1731_p74 = ap_phi_reg_pp0_iter20_outpix_33_reg_1726;
    end
end

always @ (*) begin
    if (((patternId_val_load == 8'd10) & (icmp_ln565_reg_5034_pp0_iter19_reg == 1'd0))) begin
        ap_phi_mux_outpix_34_phi_fu_1643_p74 = outpix_54_fu_4620_p3;
    end else if ((((colorFormatLocal_read_reg_4904 == 8'd1) & (patternId_val_load == 8'd13) & (icmp_ln565_reg_5034_pp0_iter19_reg == 1'd0)) | (~(colorFormatLocal_read_reg_4904 == 8'd0) & (patternId_val_load == 8'd13) & (outpix_50_reg_5053_pp0_iter19_reg == 1'd0) & (icmp_ln565_reg_5034_pp0_iter19_reg == 1'd0)) | ((colorFormatLocal_read_reg_4904 == 8'd0) & (patternId_val_load == 8'd13) & (icmp_ln565_reg_5034_pp0_iter19_reg == 1'd0)))) begin
        ap_phi_mux_outpix_34_phi_fu_1643_p74 = g_2_fu_4577_p3;
    end else if ((~(colorFormatLocal_read_reg_4904 == 8'd1) & ~(colorFormatLocal_read_reg_4904 == 8'd0) & (patternId_val_load == 8'd13) & (outpix_50_reg_5053_pp0_iter19_reg == 1'd1) & (icmp_ln565_reg_5034_pp0_iter19_reg == 1'd0))) begin
        ap_phi_mux_outpix_34_phi_fu_1643_p74 = outpix_61_reg_5814;
    end else if ((~(patternId_val_load_read_reg_4915 == 8'd9) & ~(patternId_val_load_read_reg_4915 == 8'd11) & ~(patternId_val_load_read_reg_4915 == 8'd15) & ~(patternId_val_load_read_reg_4915 == 8'd4) & ~(patternId_val_load_read_reg_4915 == 8'd5) & ~(patternId_val_load_read_reg_4915 == 8'd6) & ~(patternId_val_load_read_reg_4915 == 8'd7) & ~(patternId_val_load_read_reg_4915 == 8'd8) & ~(patternId_val_load == 8'd12) & ~(patternId_val_load_read_reg_4915 == 8'd19) & ~(patternId_val_load_read_reg_4915 == 8'd18) & ~(patternId_val_load_read_reg_4915 == 8'd17) & ~(patternId_val_load_read_reg_4915 == 8'd16) & ~(patternId_val_load_read_reg_4915 == 8'd14) & ~(patternId_val_load == 8'd13) & ~(patternId_val_load_read_reg_4915 == 8'd3) & ~(patternId_val_load_read_reg_4915 == 8'd2) & ~(patternId_val_load_read_reg_4915 == 8'd1) & ~(patternId_val_load_read_reg_4915 == 8'd0) & ~(patternId_val_load == 8'd10) & (icmp_ln565_reg_5034_pp0_iter19_reg == 1'd0))) begin
        ap_phi_mux_outpix_34_phi_fu_1643_p74 = outpix_4_fu_558;
    end else begin
        ap_phi_mux_outpix_34_phi_fu_1643_p74 = ap_phi_reg_pp0_iter20_outpix_34_reg_1638;
    end
end

always @ (*) begin
    if (((patternId_val_load == 8'd10) & (icmp_ln565_reg_5034_pp0_iter19_reg == 1'd0))) begin
        ap_phi_mux_outpix_35_phi_fu_1562_p74 = outpix_54_fu_4620_p3;
    end else if (((~(colorFormatLocal_read_reg_4904 == 8'd1) & ~(colorFormatLocal_read_reg_4904 == 8'd0) & (patternId_val_load == 8'd13) & (outpix_50_reg_5053_pp0_iter19_reg == 1'd1) & (icmp_ln565_reg_5034_pp0_iter19_reg == 1'd0)) | ((colorFormatLocal_read_reg_4904 == 8'd1) & (patternId_val_load == 8'd13) & (icmp_ln565_reg_5034_pp0_iter19_reg == 1'd0)) | (~(colorFormatLocal_read_reg_4904 == 8'd0) & (patternId_val_load == 8'd13) & (outpix_50_reg_5053_pp0_iter19_reg == 1'd0) & (icmp_ln565_reg_5034_pp0_iter19_reg == 1'd0)) | ((colorFormatLocal_read_reg_4904 == 8'd0) & (patternId_val_load == 8'd13) & (icmp_ln565_reg_5034_pp0_iter19_reg == 1'd0)))) begin
        ap_phi_mux_outpix_35_phi_fu_1562_p74 = outpix_61_reg_5814;
    end else if ((~(patternId_val_load_read_reg_4915 == 8'd9) & ~(patternId_val_load_read_reg_4915 == 8'd11) & ~(patternId_val_load_read_reg_4915 == 8'd15) & ~(patternId_val_load_read_reg_4915 == 8'd4) & ~(patternId_val_load_read_reg_4915 == 8'd5) & ~(patternId_val_load_read_reg_4915 == 8'd6) & ~(patternId_val_load_read_reg_4915 == 8'd7) & ~(patternId_val_load_read_reg_4915 == 8'd8) & ~(patternId_val_load == 8'd12) & ~(patternId_val_load_read_reg_4915 == 8'd19) & ~(patternId_val_load_read_reg_4915 == 8'd18) & ~(patternId_val_load_read_reg_4915 == 8'd17) & ~(patternId_val_load_read_reg_4915 == 8'd16) & ~(patternId_val_load_read_reg_4915 == 8'd14) & ~(patternId_val_load == 8'd13) & ~(patternId_val_load_read_reg_4915 == 8'd3) & ~(patternId_val_load_read_reg_4915 == 8'd2) & ~(patternId_val_load_read_reg_4915 == 8'd1) & ~(patternId_val_load_read_reg_4915 == 8'd0) & ~(patternId_val_load == 8'd10) & (icmp_ln565_reg_5034_pp0_iter19_reg == 1'd0))) begin
        ap_phi_mux_outpix_35_phi_fu_1562_p74 = outpix_5_fu_562;
    end else begin
        ap_phi_mux_outpix_35_phi_fu_1562_p74 = ap_phi_reg_pp0_iter20_outpix_35_reg_1559;
    end
end

always @ (*) begin
    if ((icmp_ln565_reg_5034_pp0_iter19_reg == 1'd0)) begin
        if ((cmp8_reg_5030 == 1'd0)) begin
            ap_phi_mux_outpix_39_phi_fu_1840_p4 = ap_phi_mux_outpix_33_phi_fu_1731_p74;
        end else if ((cmp8_reg_5030 == 1'd1)) begin
            ap_phi_mux_outpix_39_phi_fu_1840_p4 = outpix_58_fu_4643_p3;
        end else begin
            ap_phi_mux_outpix_39_phi_fu_1840_p4 = ap_phi_reg_pp0_iter20_outpix_39_reg_1837;
        end
    end else begin
        ap_phi_mux_outpix_39_phi_fu_1840_p4 = ap_phi_reg_pp0_iter20_outpix_39_reg_1837;
    end
end

always @ (*) begin
    if ((icmp_ln565_reg_5034_pp0_iter19_reg == 1'd0)) begin
        if ((cmp8_reg_5030 == 1'd0)) begin
            ap_phi_mux_outpix_40_phi_fu_1829_p4 = ap_phi_mux_outpix_34_phi_fu_1643_p74;
        end else if ((cmp8_reg_5030 == 1'd1)) begin
            ap_phi_mux_outpix_40_phi_fu_1829_p4 = outpix_59_fu_4636_p3;
        end else begin
            ap_phi_mux_outpix_40_phi_fu_1829_p4 = ap_phi_reg_pp0_iter20_outpix_40_reg_1826;
        end
    end else begin
        ap_phi_mux_outpix_40_phi_fu_1829_p4 = ap_phi_reg_pp0_iter20_outpix_40_reg_1826;
    end
end

always @ (*) begin
    if ((icmp_ln565_reg_5034_pp0_iter19_reg == 1'd0)) begin
        if ((cmp8_reg_5030 == 1'd0)) begin
            ap_phi_mux_outpix_41_phi_fu_1818_p4 = ap_phi_mux_outpix_35_phi_fu_1562_p74;
        end else if ((cmp8_reg_5030 == 1'd1)) begin
            ap_phi_mux_outpix_41_phi_fu_1818_p4 = outpix_60_fu_4629_p3;
        end else begin
            ap_phi_mux_outpix_41_phi_fu_1818_p4 = ap_phi_reg_pp0_iter20_outpix_41_reg_1815;
        end
    end else begin
        ap_phi_mux_outpix_41_phi_fu_1818_p4 = ap_phi_reg_pp0_iter20_outpix_41_reg_1815;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_x_4 = 16'd0;
    end else begin
        ap_sig_allocacmp_x_4 = x_fu_538;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        bckgndYUV_blk_n = bckgndYUV_full_n;
    end else begin
        bckgndYUV_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bckgndYUV_write = 1'b1;
    end else begin
        bckgndYUV_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        blkYuv_1_ce0_local = 1'b1;
    end else begin
        blkYuv_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        blkYuv_ce0_local = 1'b1;
    end else begin
        blkYuv_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bluYuv_ce0_local = 1'b1;
    end else begin
        bluYuv_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grnYuv_ce0_local = 1'b1;
    end else begin
        grnYuv_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2064_ce = 1'b1;
    end else begin
        grp_fu_2064_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2070_ce = 1'b1;
    end else begin
        grp_fu_2070_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2076_ce = 1'b1;
    end else begin
        grp_fu_2076_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_2715_ce = 1'b1;
    end else begin
        grp_fu_2715_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_2724_ce = 1'b1;
    end else begin
        grp_fu_2724_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_2733_ce = 1'b1;
    end else begin
        grp_fu_2733_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_3227_ce = 1'b1;
    end else begin
        grp_fu_3227_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_3420_ce = 1'b1;
    end else begin
        grp_fu_3420_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4706_ce = 1'b1;
    end else begin
        grp_fu_4706_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_4715_ce = 1'b1;
    end else begin
        grp_fu_4715_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_4723_ce = 1'b1;
    end else begin
        grp_fu_4723_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_4732_ce = 1'b1;
    end else begin
        grp_fu_4732_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_4741_ce = 1'b1;
    end else begin
        grp_fu_4741_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_4750_ce = 1'b1;
    end else begin
        grp_fu_4750_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_4759_ce = 1'b1;
    end else begin
        grp_fu_4759_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_4768_ce = 1'b1;
    end else begin
        grp_fu_4768_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp205))) begin
        grp_reg_ap_uint_10_s_fu_2350_ap_ce = 1'b1;
    end else begin
        grp_reg_ap_uint_10_s_fu_2350_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp290)) begin
        grp_reg_int_s_fu_2620_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_2620_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter20_reg == 1'b1) & (icmp_ln565_reg_5034_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        hdata_flag_1_out_ap_vld = 1'b1;
    end else begin
        hdata_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2507_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        hdata_loc_1_out_o = zext_ln552_1_fu_4346_p1;
    end else begin
        hdata_loc_1_out_o = hdata_loc_1_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2507_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hdata_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2507_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_new_1_out_ap_vld = 1'b1;
    end else begin
        hdata_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter20_reg == 1'b1) & (icmp_ln565_reg_5034_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_3_out_ap_vld = 1'b1;
    end else begin
        outpix_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter20_reg == 1'b1) & (icmp_ln565_reg_5034_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_4_out_ap_vld = 1'b1;
    end else begin
        outpix_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter20_reg == 1'b1) & (icmp_ln565_reg_5034_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_5_out_ap_vld = 1'b1;
    end else begin
        outpix_5_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln565_reg_5034_pp0_iter17_reg == 1'd0) & (ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (cmp8_reg_5030 == 1'd1))) begin
        p_0_0_010243_out_o = trunc_ln571_fu_3615_p1;
    end else begin
        p_0_0_010243_out_o = p_0_0_010243_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln565_reg_5034_pp0_iter17_reg == 1'd0) & (ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp8_reg_5030 == 1'd1))) begin
        p_0_0_010243_out_o_ap_vld = 1'b1;
    end else begin
        p_0_0_010243_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln565_reg_5034_pp0_iter17_reg == 1'd0) & (ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (cmp8_reg_5030 == 1'd1))) begin
        p_0_0_0247_out_o = {{srcYUV_dout[29:20]}};
    end else begin
        p_0_0_0247_out_o = p_0_0_0247_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln565_reg_5034_pp0_iter17_reg == 1'd0) & (ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp8_reg_5030 == 1'd1))) begin
        p_0_0_0247_out_o_ap_vld = 1'b1;
    end else begin
        p_0_0_0247_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln565_reg_5034_pp0_iter17_reg == 1'd0) & (ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (cmp8_reg_5030 == 1'd1))) begin
        p_0_0_09245_out_o = {{srcYUV_dout[19:10]}};
    end else begin
        p_0_0_09245_out_o = p_0_0_09245_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln565_reg_5034_pp0_iter17_reg == 1'd0) & (ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp8_reg_5030 == 1'd1))) begin
        p_0_0_09245_out_o_ap_vld = 1'b1;
    end else begin
        p_0_0_09245_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter18 == 1'b1)) begin
        if (((ap_predicate_pred2927_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
            rampVal = rampStart_1;
        end else if (((ap_predicate_pred2921_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
            rampVal = add_ln1101_fu_4169_p2;
        end else begin
            rampVal = 'bx;
        end
    end else begin
        rampVal = 'bx;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter20_reg == 1'b1) & (icmp_ln565_reg_5034_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        rampVal_2_flag_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_2_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred3083_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rampVal_2_loc_1_out_o = add_ln1709_fu_3782_p2;
    end else begin
        rampVal_2_loc_1_out_o = rampVal_2_loc_1_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred3083_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_2_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_2_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred3083_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_2_new_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_2_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter20_reg == 1'b1) & (icmp_ln565_reg_5034_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        rampVal_3_flag_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_3_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2519_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rampVal_3_loc_1_out_o = zext_ln552_fu_4502_p1;
    end else begin
        rampVal_3_loc_1_out_o = rampVal_3_loc_1_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2519_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_3_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2519_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_new_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_3_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred2927_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred2921_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rampVal_ap_vld = 1'b1;
    end else begin
        rampVal_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2927_state19 == 1'b1)) begin
            rampVal_loc_1_out_o = outpix_9_cast_cast_reg_4971;
        end else if ((ap_predicate_pred2921_state19 == 1'b1)) begin
            rampVal_loc_1_out_o = zext_ln1101_fu_4175_p1;
        end else begin
            rampVal_loc_1_out_o = rampVal_loc_1_out_i;
        end
    end else begin
        rampVal_loc_1_out_o = rampVal_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred2927_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred2921_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rampVal_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        redYuv_ce0_local = 1'b1;
    end else begin
        redYuv_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op689_read_state19 == 1'b1))) begin
        srcYUV_blk_n = srcYUV_empty_n;
    end else begin
        srcYUV_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op689_read_state19 == 1'b1))) begin
        srcYUV_read = 1'b1;
    end else begin
        srcYUV_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2865_state18 == 1'b1)) begin
            tpgBarSelRgb_b_address0_local = zext_ln1260_fu_3572_p1;
        end else if ((ap_predicate_pred2852_state18 == 1'b1)) begin
            tpgBarSelRgb_b_address0_local = zext_ln1419_1_fu_3558_p1;
        end else if ((ap_predicate_pred2825_state18 == 1'b1)) begin
            tpgBarSelRgb_b_address0_local = zext_ln1600_1_fu_3478_p1;
        end else begin
            tpgBarSelRgb_b_address0_local = 'bx;
        end
    end else begin
        tpgBarSelRgb_b_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2865_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2852_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2825_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelRgb_b_ce0_local = 1'b1;
    end else begin
        tpgBarSelRgb_b_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2864_state18 == 1'b1)) begin
            tpgBarSelRgb_g_address0_local = zext_ln1260_fu_3572_p1;
        end else if ((ap_predicate_pred2851_state18 == 1'b1)) begin
            tpgBarSelRgb_g_address0_local = zext_ln1419_1_fu_3558_p1;
        end else if ((ap_predicate_pred2824_state18 == 1'b1)) begin
            tpgBarSelRgb_g_address0_local = zext_ln1600_1_fu_3478_p1;
        end else begin
            tpgBarSelRgb_g_address0_local = 'bx;
        end
    end else begin
        tpgBarSelRgb_g_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2864_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2851_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2824_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelRgb_g_ce0_local = 1'b1;
    end else begin
        tpgBarSelRgb_g_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2865_state18 == 1'b1)) begin
            tpgBarSelRgb_r_address0_local = zext_ln1260_fu_3572_p1;
        end else if ((ap_predicate_pred2852_state18 == 1'b1)) begin
            tpgBarSelRgb_r_address0_local = zext_ln1419_1_fu_3558_p1;
        end else if ((ap_predicate_pred2825_state18 == 1'b1)) begin
            tpgBarSelRgb_r_address0_local = zext_ln1600_1_fu_3478_p1;
        end else begin
            tpgBarSelRgb_r_address0_local = 'bx;
        end
    end else begin
        tpgBarSelRgb_r_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2865_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2852_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2825_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelRgb_r_ce0_local = 1'b1;
    end else begin
        tpgBarSelRgb_r_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2864_state18 == 1'b1)) begin
            tpgBarSelYuv_u_address0_local = zext_ln1260_fu_3572_p1;
        end else if ((ap_predicate_pred2851_state18 == 1'b1)) begin
            tpgBarSelYuv_u_address0_local = zext_ln1419_1_fu_3558_p1;
        end else if ((ap_predicate_pred2824_state18 == 1'b1)) begin
            tpgBarSelYuv_u_address0_local = zext_ln1600_1_fu_3478_p1;
        end else begin
            tpgBarSelYuv_u_address0_local = 'bx;
        end
    end else begin
        tpgBarSelYuv_u_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2864_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2851_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2824_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelYuv_u_ce0_local = 1'b1;
    end else begin
        tpgBarSelYuv_u_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2864_state18 == 1'b1)) begin
            tpgBarSelYuv_v_address0_local = zext_ln1260_fu_3572_p1;
        end else if ((ap_predicate_pred2851_state18 == 1'b1)) begin
            tpgBarSelYuv_v_address0_local = zext_ln1419_1_fu_3558_p1;
        end else if ((ap_predicate_pred2824_state18 == 1'b1)) begin
            tpgBarSelYuv_v_address0_local = zext_ln1600_1_fu_3478_p1;
        end else begin
            tpgBarSelYuv_v_address0_local = 'bx;
        end
    end else begin
        tpgBarSelYuv_v_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2864_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2851_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2824_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelYuv_v_ce0_local = 1'b1;
    end else begin
        tpgBarSelYuv_v_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2869_state18 == 1'b1)) begin
            tpgBarSelYuv_y_address0_local = zext_ln1260_fu_3572_p1;
        end else if ((ap_predicate_pred2856_state18 == 1'b1)) begin
            tpgBarSelYuv_y_address0_local = zext_ln1419_1_fu_3558_p1;
        end else if ((ap_predicate_pred2829_state18 == 1'b1)) begin
            tpgBarSelYuv_y_address0_local = zext_ln1600_1_fu_3478_p1;
        end else begin
            tpgBarSelYuv_y_address0_local = 'bx;
        end
    end else begin
        tpgBarSelYuv_y_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2869_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2856_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2829_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelYuv_y_ce0_local = 1'b1;
    end else begin
        tpgBarSelYuv_y_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgCheckerBoardArray_ce0_local = 1'b1;
    end else begin
        tpgCheckerBoardArray_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter15 == 1'b1)) begin
        if (((ap_predicate_pred3044_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
            tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_1 = 3'd0;
        end else if (((ap_predicate_pred3068_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
            tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_1 = add_ln1593_fu_3140_p2;
        end else begin
            tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_1 = 'bx;
        end
    end else begin
        tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter15 == 1'b1) & (ap_predicate_pred3044_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (ap_predicate_pred3068_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_1_ap_vld = 1'b1;
    end else begin
        tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred3044_state16 == 1'b1)) begin
            tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4_out_o = 8'd0;
        end else if ((ap_predicate_pred3068_state16 == 1'b1)) begin
            tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4_out_o = zext_ln1593_fu_3146_p1;
        end else begin
            tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4_out_o = tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4_out_i;
        end
    end else begin
        tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4_out_o = tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter15 == 1'b1) & (ap_predicate_pred3044_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (ap_predicate_pred3068_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4_out_o_ap_vld = 1'b1;
    end else begin
        tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter16 == 1'b1)) begin
        if (((ap_predicate_pred2951_state17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
            tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel = empty_48;
        end else if (((ap_predicate_pred2945_state17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
            tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel = zext_ln1257_fu_3432_p1;
        end else begin
            tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel = 'bx;
        end
    end else begin
        tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter16 == 1'b1) & (ap_predicate_pred2951_state17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (ap_predicate_pred2945_state17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_ap_vld = 1'b1;
    end else begin
        tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2951_state17 == 1'b1)) begin
            tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_o = empty_48;
        end else if ((ap_predicate_pred2945_state17 == 1'b1)) begin
            tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_o = zext_ln1257_fu_3432_p1;
        end else begin
            tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_o = tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_i;
        end
    end else begin
        tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_o = tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter16 == 1'b1) & (ap_predicate_pred2951_state17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (ap_predicate_pred2945_state17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_o_ap_vld = 1'b1;
    end else begin
        tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter15 == 1'b1)) begin
        if (((ap_predicate_pred3123_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
            tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_1 = 3'd0;
        end else if (((ap_predicate_pred3118_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
            tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_1 = add_ln1775_fu_3072_p2;
        end else begin
            tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_1 = 'bx;
        end
    end else begin
        tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter15 == 1'b1) & (ap_predicate_pred3123_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (ap_predicate_pred3118_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_1_ap_vld = 1'b1;
    end else begin
        tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred3123_state16 == 1'b1)) begin
            tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4_out_o = 8'd0;
        end else if ((ap_predicate_pred3118_state16 == 1'b1)) begin
            tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4_out_o = zext_ln1775_fu_3078_p1;
        end else begin
            tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4_out_o = tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4_out_i;
        end
    end else begin
        tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4_out_o = tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter15 == 1'b1) & (ap_predicate_pred3123_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (ap_predicate_pred3118_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4_out_o_ap_vld = 1'b1;
    end else begin
        tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter15 == 1'b1)) begin
        if (((ap_predicate_pred2996_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
            tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_1 = 3'd0;
        end else if (((ap_predicate_pred3022_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
            tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_1 = add_ln1412_fu_3267_p2;
        end else begin
            tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_1 = 'bx;
        end
    end else begin
        tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter15 == 1'b1) & (ap_predicate_pred2996_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (ap_predicate_pred3022_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_1_ap_vld = 1'b1;
    end else begin
        tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2996_state16 == 1'b1)) begin
            tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4_out_o = 8'd0;
        end else if ((ap_predicate_pred3022_state16 == 1'b1)) begin
            tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4_out_o = zext_ln1412_fu_3273_p1;
        end else begin
            tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4_out_o = tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4_out_i;
        end
    end else begin
        tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4_out_o = tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter15 == 1'b1) & (ap_predicate_pred2996_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (ap_predicate_pred3022_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4_out_o_ap_vld = 1'b1;
    end else begin
        tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_0_ce0_local = 1'b1;
    end else begin
        tpgSinTableArray_9bit_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_0_ce1_local = 1'b1;
    end else begin
        tpgSinTableArray_9bit_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_0_ce2_local = 1'b1;
    end else begin
        tpgSinTableArray_9bit_0_ce2_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_1_ce0_local = 1'b1;
    end else begin
        tpgSinTableArray_9bit_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_1_ce1_local = 1'b1;
    end else begin
        tpgSinTableArray_9bit_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_1_ce2_local = 1'b1;
    end else begin
        tpgSinTableArray_9bit_1_ce2_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_2_ce0_local = 1'b1;
    end else begin
        tpgSinTableArray_9bit_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_2_ce1_local = 1'b1;
    end else begin
        tpgSinTableArray_9bit_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_2_ce2_local = 1'b1;
    end else begin
        tpgSinTableArray_9bit_2_ce2_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_ce0_local = 1'b1;
    end else begin
        tpgSinTableArray_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgTartanBarArray_ce0_local = 1'b1;
    end else begin
        tpgTartanBarArray_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter15 == 1'b1)) begin
        if (((ap_predicate_pred3006_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
            vBarSel = 3'd0;
        end else if (((ap_predicate_pred3000_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
            vBarSel = add_ln1393_fu_3233_p2;
        end else begin
            vBarSel = 'bx;
        end
    end else begin
        vBarSel = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter15 == 1'b1)) begin
        if (((ap_predicate_pred3104_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
            vBarSel_1 = 1'd0;
        end else if (((ap_predicate_pred3098_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
            vBarSel_1 = xor_ln1758_fu_3038_p2;
        end else begin
            vBarSel_1 = 'bx;
        end
    end else begin
        vBarSel_1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter15 == 1'b1) & (ap_predicate_pred3104_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (ap_predicate_pred3098_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vBarSel_1_ap_vld = 1'b1;
    end else begin
        vBarSel_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter15 == 1'b1)) begin
        if (((ap_predicate_pred3054_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
            vBarSel_2 = 8'd0;
        end else if (((ap_predicate_pred3048_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
            vBarSel_2 = add_ln1575_fu_3110_p2;
        end else begin
            vBarSel_2 = 'bx;
        end
    end else begin
        vBarSel_2 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter15 == 1'b1) & (ap_predicate_pred3054_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (ap_predicate_pred3048_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vBarSel_2_ap_vld = 1'b1;
    end else begin
        vBarSel_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred3054_state16 == 1'b1)) begin
            vBarSel_2_loc_1_out_o = 8'd0;
        end else if ((ap_predicate_pred3048_state16 == 1'b1)) begin
            vBarSel_2_loc_1_out_o = add_ln1575_fu_3110_p2;
        end else begin
            vBarSel_2_loc_1_out_o = vBarSel_2_loc_1_out_i;
        end
    end else begin
        vBarSel_2_loc_1_out_o = vBarSel_2_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter15 == 1'b1) & (ap_predicate_pred3054_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (ap_predicate_pred3048_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vBarSel_2_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        vBarSel_2_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred3104_state16 == 1'b1)) begin
            vBarSel_3_loc_1_out_o = 8'd0;
        end else if ((ap_predicate_pred3098_state16 == 1'b1)) begin
            vBarSel_3_loc_1_out_o = zext_ln1758_fu_3044_p1;
        end else begin
            vBarSel_3_loc_1_out_o = vBarSel_3_loc_1_out_i;
        end
    end else begin
        vBarSel_3_loc_1_out_o = vBarSel_3_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter15 == 1'b1) & (ap_predicate_pred3104_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (ap_predicate_pred3098_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vBarSel_3_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        vBarSel_3_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter15 == 1'b1) & (ap_predicate_pred3006_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (ap_predicate_pred3000_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vBarSel_ap_vld = 1'b1;
    end else begin
        vBarSel_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred3006_state16 == 1'b1)) begin
            vBarSel_loc_1_out_o = 8'd0;
        end else if ((ap_predicate_pred3000_state16 == 1'b1)) begin
            vBarSel_loc_1_out_o = zext_ln1393_fu_3239_p1;
        end else begin
            vBarSel_loc_1_out_o = vBarSel_loc_1_out_i;
        end
    end else begin
        vBarSel_loc_1_out_o = vBarSel_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter15 == 1'b1) & (ap_predicate_pred3006_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (ap_predicate_pred3000_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vBarSel_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        vBarSel_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        whiYuv_1_ce0_local = 1'b1;
    end else begin
        whiYuv_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        whiYuv_ce0_local = 1'b1;
    end else begin
        whiYuv_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
        if (((ap_predicate_pred2974_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
            zonePlateVAddr = shl_i;
        end else if (((ap_predicate_pred2968_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
            zonePlateVAddr = add_ln1341_fu_2650_p2;
        end else begin
            zonePlateVAddr = 'bx;
        end
    end else begin
        zonePlateVAddr = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2974_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2968_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        zonePlateVAddr_ap_vld = 1'b1;
    end else begin
        zonePlateVAddr_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2974_state6 == 1'b1)) begin
            zonePlateVAddr_loc_1_out_o = shl_i;
        end else if ((ap_predicate_pred2968_state6 == 1'b1)) begin
            zonePlateVAddr_loc_1_out_o = add_ln1341_fu_2650_p2;
        end else begin
            zonePlateVAddr_loc_1_out_o = zonePlateVAddr_loc_1_out_i;
        end
    end else begin
        zonePlateVAddr_loc_1_out_o = zonePlateVAddr_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2974_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2968_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        zonePlateVAddr_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        zonePlateVAddr_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign DPtpgBarArray_address0 = zext_ln1784_fu_3339_p1;

assign DPtpgBarSelRgb_CEA_b_address0 = zext_ln1784_1_fu_3458_p1;

assign DPtpgBarSelRgb_CEA_g_address0 = zext_ln1784_1_fu_3458_p1;

assign DPtpgBarSelRgb_CEA_r_address0 = zext_ln1784_1_fu_3458_p1;

assign DPtpgBarSelRgb_VESA_b_address0 = zext_ln1784_1_fu_3458_p1;

assign DPtpgBarSelRgb_VESA_g_address0 = zext_ln1784_1_fu_3458_p1;

assign DPtpgBarSelRgb_VESA_r_address0 = zext_ln1784_1_fu_3458_p1;

assign DPtpgBarSelYuv_601_u_address0 = zext_ln1784_1_fu_3458_p1;

assign DPtpgBarSelYuv_601_v_address0 = zext_ln1784_1_fu_3458_p1;

assign DPtpgBarSelYuv_601_y_address0 = zext_ln1784_1_fu_3458_p1;

assign DPtpgBarSelYuv_709_u_address0 = zext_ln1784_1_fu_3458_p1;

assign DPtpgBarSelYuv_709_v_address0 = zext_ln1784_1_fu_3458_p1;

assign DPtpgBarSelYuv_709_y_address0 = zext_ln1784_1_fu_3458_p1;

assign add_ln1084_fu_4496_p2 = (outpix_19_fu_4483_p3 + 10'd1);

assign add_ln1101_fu_4169_p2 = (trunc_ln565_9_fu_3611_p1 + 10'd1);

assign add_ln1250_fu_2485_p2 = (zext_ln1250_fu_2481_p1 + 12'd1);

assign add_ln1252_fu_2496_p2 = (tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_xBar + 11'd1);

assign add_ln1257_fu_3426_p2 = (trunc_ln565_8_fu_3305_p1 + 3'd1);

assign add_ln1281_fu_2834_p2 = ($signed(sext_ln1281_fu_2830_p1) + $signed(12'd512));

assign add_ln1285_fu_3185_p2 = ($signed(sext_ln1285_fu_3181_p1) + $signed(12'd512));

assign add_ln1289_fu_2944_p2 = ($signed(sext_ln1289_fu_2940_p1) + $signed(12'd512));

assign add_ln1303_2_fu_4020_p2 = ($signed(sext_ln1303_1_fu_4017_p1) + $signed(zext_ln1303_fu_4013_p1));

assign add_ln1304_2_fu_3522_p2 = ($signed(sext_ln1304_1_fu_3519_p1) + $signed(zext_ln1304_1_fu_3515_p1));

assign add_ln1304_fu_3509_p2 = (zext_ln1304_fu_3505_p1 + 24'd131200);

assign add_ln1341_fu_2650_p2 = (zonePlateVDelta_load_reg_5172 + zonePlateVAddr_loc_1_out_i);

assign add_ln1343_fu_2630_p2 = (zonePlateVDelta + Zplate_Ver_Control_Delta);

assign add_ln1388_fu_2421_p2 = (yCount + 10'd1);

assign add_ln1393_fu_3233_p2 = (trunc_ln565_7_fu_3034_p1 + 3'd1);

assign add_ln1407_fu_2459_p2 = (tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign + 10'd1);

assign add_ln1412_fu_3267_p2 = (trunc_ln565_5_fu_3026_p1 + 3'd1);

assign add_ln1461_fu_2373_p2 = (yCount_2 + 10'd1);

assign add_ln1480_fu_2577_p2 = (tpgPatternCrossHatch_unsigned_short_unsigned_short_unsigned_short_unsigned_sh + 10'd1);

assign add_ln1545_fu_4340_p2 = (outpix_42_fu_4327_p3 + 10'd1);

assign add_ln1570_fu_2294_p2 = (yCount_3 + 10'd1);

assign add_ln1575_fu_3110_p2 = (vBarSel_2_loc_1_out_i + 8'd1);

assign add_ln1588_fu_2332_p2 = (tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_s + 10'd1);

assign add_ln1593_fu_3140_p2 = (trunc_ln565_4_fu_3022_p1 + 3'd1);

assign add_ln1709_fu_3782_p2 = (rampVal_2_loc_4_fu_3695_p3 + select_ln1709_fu_3775_p3);

assign add_ln1753_fu_2204_p2 = (yCount_1 + 6'd1);

assign add_ln1770_fu_2248_p2 = (trunc_ln1768_fu_2226_p1 + 6'd1);

assign add_ln1774_fu_2236_p2 = ($signed(tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_s) + $signed(10'd961));

assign add_ln1775_fu_3072_p2 = (trunc_ln565_3_fu_3018_p1 + 3'd1);

assign add_ln552_1_fu_2028_p2 = (trunc_ln565_11_fu_2018_p1 + 11'd682);

assign add_ln552_fu_2022_p2 = ($signed(trunc_ln565_11_fu_2018_p1) + $signed(11'd1364));

assign add_ln565_fu_1994_p2 = (ap_sig_allocacmp_x_4 + 16'd1);

assign add_ln570_fu_2680_p2 = (phi_mul_fu_534 + Zplate_Hor_Control_Start);

assign and_ln1337_fu_2118_p2 = (icmp_ln1072_fu_2004_p2 & cmp12_i);

assign and_ln1386_fu_2410_p2 = (icmp_ln1386_fu_2405_p2 & icmp_ln1072_reg_5043);

assign and_ln1449_fu_2082_p2 = (icmp_ln1072_fu_2004_p2 & cmp11_i);

assign and_ln1454_fu_2368_p2 = (icmp_ln1454_fu_2363_p2 & icmp_ln1072_reg_5043);

assign and_ln1568_fu_2283_p2 = (icmp_ln1568_fu_2278_p2 & icmp_ln1072_reg_5043);

assign and_ln1707_fu_3763_p2 = (outpix_50_reg_5053_pp0_iter17_reg & icmp);

assign and_ln1751_fu_2193_p2 = (icmp_ln1751_fu_2187_p2 & icmp_ln1072_reg_5043);

assign and_ln1801_fu_3657_p2 = (outpix_50_reg_5053_pp0_iter17_reg & cmp136_i);

assign and_ln1862_fu_3880_p2 = (outpix_50_reg_5053_pp0_iter17_reg & icmp);

assign and_ln565_1_fu_4071_p2 = (xor_ln565_1_fu_4066_p2 & grp_fu_1860_p2);

assign and_ln565_2_fu_3960_p2 = (xor_ln565_2_fu_3955_p2 & grp_fu_1860_p2);

assign and_ln565_fu_4130_p2 = (xor_ln565_fu_4125_p2 & grp_fu_1860_p2);

assign and_ln736_1_fu_2160_p2 = (rev & and_ln736_fu_2154_p2);

assign and_ln736_fu_2154_p2 = (xor_ln736_1_fu_2142_p2 & icmp_ln736_1_fu_2148_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage0_iter21)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_block_state19_pp0_stage0_iter18)));
end

assign ap_block_pp0_stage0_01001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage0_iter21)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_block_state19_pp0_stage0_iter18)));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp205 = (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage0_iter21_ignore_call0)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_block_state19_pp0_stage0_iter18_ignore_call0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp290 = (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage0_iter21_ignore_call5)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_block_state19_pp0_stage0_iter18_ignore_call5)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp298 = (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage0_iter21_ignore_call5)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_block_state19_pp0_stage0_iter18_ignore_call5)));
end

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp205 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp290 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage0_iter21)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_block_state19_pp0_stage0_iter18)));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state19_pp0_stage0_iter18 = ((srcYUV_empty_n == 1'b0) & (ap_predicate_op689_read_state19 == 1'b1));
end

always @ (*) begin
    ap_block_state19_pp0_stage0_iter18_ignore_call0 = ((srcYUV_empty_n == 1'b0) & (ap_predicate_op689_read_state19 == 1'b1));
end

always @ (*) begin
    ap_block_state19_pp0_stage0_iter18_ignore_call5 = ((srcYUV_empty_n == 1'b0) & (ap_predicate_op689_read_state19 == 1'b1));
end

always @ (*) begin
    ap_block_state22_pp0_stage0_iter21 = (bckgndYUV_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state22_pp0_stage0_iter21_ignore_call0 = (bckgndYUV_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state22_pp0_stage0_iter21_ignore_call5 = (bckgndYUV_full_n == 1'b0);
end

always @ (*) begin
    ap_condition_2153 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_2157 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_2183 = ((patternId_val_load == 8'd12) & (icmp_ln1478_fu_2547_p2 == 1'd1) & (icmp_ln1473_reg_5101_pp0_iter1_reg == 1'd0) & (icmp_ln1072_reg_5043_pp0_iter1_reg == 1'd0) & (icmp_ln565_reg_5034_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2188 = ((patternId_val_load == 8'd12) & (icmp_ln1483_fu_2553_p2 == 1'd1) & (icmp_ln1478_fu_2547_p2 == 1'd0) & (icmp_ln1473_reg_5101_pp0_iter1_reg == 1'd0) & (icmp_ln1072_reg_5043_pp0_iter1_reg == 1'd0) & (icmp_ln565_reg_5034_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2192 = ((patternId_val_load == 8'd12) & (icmp_ln1483_fu_2553_p2 == 1'd0) & (icmp_ln1478_fu_2547_p2 == 1'd0) & (icmp_ln1473_reg_5101_pp0_iter1_reg == 1'd0) & (icmp_ln1072_reg_5043_pp0_iter1_reg == 1'd0) & (icmp_ln565_reg_5034_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2245 = ((colorFormatLocal_read_reg_4904 == 8'd1) & (patternId_val_load == 8'd12) & (or_ln1494_fu_2605_p2 == 1'd0) & (icmp_ln565_reg_5034_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2267 = ((colorFormatLocal_read_reg_4904 == 8'd1) & (patternId_val_load == 8'd12) & (or_ln1494_fu_2605_p2 == 1'd1) & (icmp_ln565_reg_5034_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2292 = ((patternId_val_load_read_read_fu_734_p2 == 8'd8) & (colorFormatLocal_read_read_fu_710_p2 == 8'd1) & (icmp_ln565_fu_1988_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2315 = ((patternId_val_load_read_read_fu_734_p2 == 8'd7) & (colorFormatLocal_read_read_fu_710_p2 == 8'd1) & (icmp_ln565_fu_1988_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2338 = ((patternId_val_load_read_read_fu_734_p2 == 8'd6) & (colorFormatLocal_read_read_fu_710_p2 == 8'd1) & (icmp_ln565_fu_1988_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2361 = ((patternId_val_load_read_read_fu_734_p2 == 8'd5) & (colorFormatLocal_read_read_fu_710_p2 == 8'd1) & (icmp_ln565_fu_1988_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2384 = ((patternId_val_load_read_read_fu_734_p2 == 8'd4) & (colorFormatLocal_read_read_fu_710_p2 == 8'd1) & (icmp_ln565_fu_1988_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2513 = ((colorFormatLocal_read_reg_4904 == 8'd0) & (patternId_val_load == 8'd12) & (or_ln1494_fu_2605_p2 == 1'd1) & (icmp_ln565_reg_5034_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2515 = ((colorFormatLocal_read_reg_4904 == 8'd0) & (patternId_val_load == 8'd12) & (or_ln1494_fu_2605_p2 == 1'd0) & (icmp_ln565_reg_5034_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2541 = ((patternId_val_load_read_read_fu_734_p2 == 8'd8) & (colorFormatLocal_read_read_fu_710_p2 == 8'd0) & (icmp_ln565_fu_1988_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2543 = ((patternId_val_load_read_read_fu_734_p2 == 8'd7) & (colorFormatLocal_read_read_fu_710_p2 == 8'd0) & (icmp_ln565_fu_1988_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2545 = ((patternId_val_load_read_read_fu_734_p2 == 8'd6) & (colorFormatLocal_read_read_fu_710_p2 == 8'd0) & (icmp_ln565_fu_1988_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2547 = ((patternId_val_load_read_read_fu_734_p2 == 8'd5) & (colorFormatLocal_read_read_fu_710_p2 == 8'd0) & (icmp_ln565_fu_1988_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2549 = ((patternId_val_load_read_read_fu_734_p2 == 8'd4) & (colorFormatLocal_read_read_fu_710_p2 == 8'd0) & (icmp_ln565_fu_1988_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_5468 = ((icmp_ln565_reg_5034 == 1'd0) & (patternId_val_load_read_reg_4915 == 8'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_5477 = ((icmp_ln565_reg_5034 == 1'd0) & (patternId_val_load_read_reg_4915 == 8'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_5503 = ((icmp_ln565_reg_5034 == 1'd0) & (patternId_val_load_read_reg_4915 == 8'd19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_5510 = ((icmp_ln565_reg_5034 == 1'd0) & (patternId_val_load_read_reg_4915 == 8'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_5525 = ((1'd0 == and_ln1386_fu_2410_p2) & (icmp_ln1381_reg_5105 == 1'd0) & (icmp_ln1072_reg_5043 == 1'd1));
end

always @ (*) begin
    ap_condition_5530 = ((1'd0 == and_ln1751_fu_2193_p2) & (icmp_ln1746_reg_5083 == 1'd0) & (icmp_ln1072_reg_5043 == 1'd1));
end

always @ (*) begin
    ap_condition_5535 = ((1'd0 == and_ln1568_fu_2283_p2) & (icmp_ln1563_reg_5093 == 1'd0) & (icmp_ln1072_reg_5043 == 1'd1));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_hHatch_reg_1460 = 'bx;

assign ap_phi_reg_pp0_iter0_outpix_33_reg_1726 = 'bx;

assign ap_phi_reg_pp0_iter0_outpix_34_reg_1638 = 'bx;

assign ap_phi_reg_pp0_iter0_outpix_35_reg_1559 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1144_reg_1548 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1165_reg_1537 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1186_reg_1526 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1207_reg_1515 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1228_reg_1504 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1504_reg_1493 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1519_reg_1482 = 'bx;

assign ap_phi_reg_pp0_iter20_outpix_39_reg_1837 = 'bx;

assign ap_phi_reg_pp0_iter20_outpix_40_reg_1826 = 'bx;

assign ap_phi_reg_pp0_iter20_outpix_41_reg_1815 = 'bx;

always @ (*) begin
    ap_predicate_op205_call_state2 = ((icmp_ln565_reg_5034 == 1'd0) & (patternId_val_load == 8'd12));
end

always @ (*) begin
    ap_predicate_op205_call_state2_state1 = ((patternId_val_load == 8'd12) & (icmp_ln565_fu_1988_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op290_call_state4 = ((patternId_val_load == 8'd10) & (icmp_ln565_reg_5034_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op290_call_state4_state3 = ((patternId_val_load == 8'd10) & (icmp_ln565_reg_5034_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op689_read_state19 = ((icmp_ln565_reg_5034_pp0_iter17_reg == 1'd0) & (cmp8_reg_5030 == 1'd1));
end

assign ap_ready = ap_ready_sig;

assign b_1_fu_4419_p3 = ((icmp_ln1307_1_fu_4409_p2[0:0] == 1'b1) ? trunc_ln1307_fu_4415_p1 : 10'd0);

assign b_fu_2970_p3 = ((icmp_ln1289_fu_2964_p2[0:0] == 1'b1) ? 11'd1023 : trunc_ln1289_1_fu_2950_p1);

assign barWidth_cast_cast_fu_1887_p1 = barWidth_cast;

assign bckgndYUV_din = {{{outpix_41_reg_1815}, {outpix_40_reg_1826}}, {outpix_39_reg_1837}};

assign blkYuv_1_address0 = zext_ln1519_fu_3548_p1;

assign blkYuv_address0 = zext_ln1207_fu_3587_p1;

assign bluYuv_address0 = zext_ln1186_fu_3592_p1;

assign cmp121_i_fu_1911_p2 = ((dpYUVCoef == 8'd0) ? 1'b1 : 1'b0);

assign cmp2_i327_fu_1917_p2 = ((colorFormatLocal == 8'd0) ? 1'b1 : 1'b0);

assign cmp54_i_fu_1923_p2 = ((dpDynamicRange == 8'd0) ? 1'b1 : 1'b0);

assign cmp8_fu_1939_p2 = ((enableInput_val_load != 8'd0) ? 1'b1 : 1'b0);

assign cmp_i371_fu_1933_p2 = ((y == 16'd0) ? 1'b1 : 1'b0);

assign colorFormatLocal_read_read_fu_710_p2 = colorFormatLocal;

assign colorFormatLocal_read_reg_4904 = colorFormatLocal;

assign colorSel_cast_fu_1929_p1 = colorSel;

assign conv2_i_i10_i285_cast_cast_cast_cast_cast_cast_fu_1899_p1 = $unsigned(conv2_i_i10_i285_cast_cast_cast_cast_cast_fu_1895_p1);

assign conv2_i_i10_i285_cast_cast_cast_cast_cast_fu_1895_p1 = $signed(conv2_i_i10_i285_cast_cast_cast_cast);

assign conv2_i_i_i271_cast_cast_cast_fu_1907_p1 = conv2_i_i_i271_cast_cast;

assign conv2_i_i_i_cast_cast_cast_fu_1903_p1 = $signed(conv2_i_i_i_cast_cast);

assign empty_123_fu_3348_p1 = vBarSel_2_loc_1_out_i[0:0];

assign g_1_fu_4560_p3 = ((icmp_ln1306_1_reg_5809[0:0] == 1'b1) ? trunc_ln1306_fu_4557_p1 : 10'd0);

assign g_2_fu_4577_p3 = ((cmp2_i327_reg_4998[0:0] == 1'b1) ? trunc_ln1284_fu_4538_p1 : g_1_fu_4560_p3);

assign g_fu_3211_p3 = ((icmp_ln1285_fu_3205_p2[0:0] == 1'b1) ? 11'd1023 : trunc_ln1285_1_fu_3191_p1);

assign grnYuv_address0 = zext_ln1165_fu_3597_p1;

assign grp_fu_1848_p3 = ((outpix_50_reg_5053_pp0_iter15_reg[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign grp_fu_1855_p2 = ((colorFormatLocal == 8'd1) ? 1'b1 : 1'b0);

assign grp_fu_1860_p2 = ((colorFormatLocal != 8'd0) ? 1'b1 : 1'b0);

assign grp_fu_2064_p1 = 11'd3;

assign grp_fu_2070_p0 = (trunc_ln565_11_fu_2018_p1 + 11'd682);

assign grp_fu_2070_p1 = 11'd3;

assign grp_fu_2076_p0 = ($signed(trunc_ln565_11_fu_2018_p1) + $signed(11'd1364));

assign grp_fu_2076_p1 = 11'd3;

assign grp_fu_2715_p0 = grp_fu_2715_p00;

assign grp_fu_2715_p00 = trunc_ln565_11_reg_5065_pp0_iter11_reg;

assign grp_fu_2715_p1 = 23'd2731;

assign grp_fu_2724_p0 = grp_fu_2724_p00;

assign grp_fu_2724_p00 = add_ln552_1_reg_5077_pp0_iter11_reg;

assign grp_fu_2724_p1 = 23'd2731;

assign grp_fu_2733_p0 = grp_fu_2733_p00;

assign grp_fu_2733_p00 = add_ln552_reg_5071_pp0_iter11_reg;

assign grp_fu_2733_p1 = 23'd2731;

assign grp_fu_3227_p0 = zext_ln1302_1_fu_3223_p1;

assign grp_fu_3227_p1 = 24'd16777109;

assign grp_fu_3420_p1 = 28'd221;

assign grp_fu_4706_p0 = zext_ln1347_fu_2000_p1;

assign grp_fu_4706_p1 = 17'd131071;

assign grp_fu_4706_p2 = zext_ln1347_fu_2000_p1;

assign grp_fu_4715_p2 = (phi_mul_fu_534 + zonePlateVAddr_loc_1_out_i);

assign grp_fu_4723_p0 = zext_ln1302_fu_2982_p1;

assign grp_fu_4723_p1 = 23'd77;

assign grp_fu_4723_p2 = 23'd16512;

assign grp_fu_4732_p0 = zext_ln1302_fu_2982_p1;

assign grp_fu_4732_p1 = 23'd8388565;

assign grp_fu_4732_p2 = 23'd131200;

assign grp_fu_4741_p0 = grp_fu_4741_p00;

assign grp_fu_4741_p00 = $unsigned(sext_ln1302_2_fu_2986_p1);

assign grp_fu_4741_p1 = 22'd4194283;

assign grp_fu_4750_p0 = zext_ln1302_1_fu_3223_p1;

assign grp_fu_4750_p1 = 24'd150;

assign grp_fu_4750_p2 = grp_fu_4750_p20;

assign grp_fu_4750_p20 = grp_fu_4723_p3;

assign grp_fu_4759_p0 = zext_ln1302_1_fu_3223_p1;

assign grp_fu_4759_p1 = 24'd16777131;

assign grp_fu_4768_p0 = grp_fu_4768_p00;

assign grp_fu_4768_p00 = $unsigned(sext_ln1302_2_reg_5275_pp0_iter15_reg);

assign grp_fu_4768_p1 = 21'd29;

assign grp_fu_4768_p2 = grp_fu_4768_p20;

assign grp_fu_4768_p20 = grp_fu_4750_p3;

assign grp_reg_ap_uint_10_s_fu_2350_ap_start = grp_reg_ap_uint_10_s_fu_2350_ap_start_reg;

assign grp_reg_int_s_fu_2620_ap_start = grp_reg_int_s_fu_2620_ap_start_reg;

assign grp_reg_int_s_fu_2620_d = {{grp_fu_4706_p3[16:1]}};

assign hdata_flag_1_out = hdata_flag_1_fu_546;

assign hdata_new_1_out = add_ln1545_fu_4340_p2;

assign icmp_ln1072_fu_2004_p2 = ((ap_sig_allocacmp_x_4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1095_fu_2130_p2 = ((or_ln1095_fu_2124_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1250_fu_2491_p2 = ((add_ln1250_fu_2485_p2 < barWidth_cast_cast_reg_4966) ? 1'b1 : 1'b0);

assign icmp_ln1281_fu_2854_p2 = ((tmp_17_fu_2844_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln1285_fu_3205_p2 = ((tmp_19_fu_3195_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln1289_fu_2964_p2 = ((tmp_24_fu_2954_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln1305_fu_4379_p2 = ((tmp_25_fu_4370_p4 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln1306_1_fu_4397_p2 = (($signed(select_ln1306_fu_4390_p3) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1306_fu_4385_p2 = (($signed(tmp_26_reg_5649) > $signed(7'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1307_1_fu_4409_p2 = (($signed(select_ln1307_fu_4403_p3) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1307_fu_4046_p2 = (($signed(tmp_27_reg_5442) > $signed(7'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1330_fu_2112_p2 = ((or_ln1330_fu_2106_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1381_fu_2100_p2 = ((or_ln1381_fu_2094_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1386_fu_2405_p2 = (($signed(sub_i_i_i) > $signed(zext_ln1386_fu_2401_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1405_fu_2443_p2 = ((tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign < barWidthMinSamples) ? 1'b1 : 1'b0);

assign icmp_ln1454_fu_2363_p2 = ((sub_i_i_i == zext_ln1454_fu_2359_p1) ? 1'b1 : 1'b0);

assign icmp_ln1473_fu_2088_p2 = ((sub35_i == zext_ln1347_fu_2000_p1) ? 1'b1 : 1'b0);

assign icmp_ln1478_fu_2547_p2 = ((tpgPatternCrossHatch_unsigned_short_unsigned_short_unsigned_short_unsigned_sh < grp_reg_ap_uint_10_s_fu_2350_ap_return) ? 1'b1 : 1'b0);

assign icmp_ln1483_fu_2553_p2 = ((tpgPatternCrossHatch_unsigned_short_unsigned_short_unsigned_short_unsigned_sh == grp_reg_ap_uint_10_s_fu_2350_ap_return) ? 1'b1 : 1'b0);

assign icmp_ln1563_fu_2058_p2 = ((or_ln1563_fu_2052_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1568_fu_2278_p2 = (($signed(sub_i_i_i) > $signed(zext_ln1568_fu_2274_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1586_fu_2316_p2 = ((tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_s < barWidthMinSamples) ? 1'b1 : 1'b0);

assign icmp_ln1674_fu_2046_p2 = ((trunc_ln565_10_fu_2014_p1 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1746_fu_2040_p2 = ((or_ln1746_fu_2034_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1751_fu_2187_p2 = ((yCount_1 != 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln1768_fu_2230_p2 = ((tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_s < 10'd63) ? 1'b1 : 1'b0);

assign icmp_ln565_fu_1988_p2 = ((ap_sig_allocacmp_x_4 == loopWidth) ? 1'b1 : 1'b0);

assign icmp_ln736_1_fu_2148_p2 = ((ap_sig_allocacmp_x_4 < passthruEndX_val_load) ? 1'b1 : 1'b0);

assign icmp_ln736_fu_2136_p2 = ((ap_sig_allocacmp_x_4 < passthruStartX_val_load) ? 1'b1 : 1'b0);

assign lfsr_b_1_fu_3872_p3 = {{xor_ln1853_fu_3866_p2}, {lshr_ln2_fu_3856_p4}};

assign lfsr_g_1_fu_3836_p3 = {{xor_ln1846_fu_3830_p2}, {lshr_ln1_fu_3820_p4}};

assign lfsr_r_1_fu_4291_p3 = {{xor_ln1839_fu_4285_p2}, {lshr_ln_fu_4275_p4}};

assign lshr_ln1_fu_3820_p4 = {{gSerie[27:1]}};

assign lshr_ln2_fu_3856_p4 = {{bSerie[27:1]}};

assign lshr_ln3_fu_2703_p1 = grp_fu_4715_p3;

assign lshr_ln_fu_4275_p4 = {{rSerie[27:1]}};

assign or_ln1095_fu_2124_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1330_fu_2106_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1381_fu_2094_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1415_fu_3406_p2 = (trunc_ln1415_1_fu_3402_p1 | shl_ln3_fu_3390_p3);

assign or_ln1494_fu_2605_p2 = (vHatch | ap_phi_reg_pp0_iter3_hHatch_reg_1460);

assign or_ln1563_fu_2052_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1746_fu_2034_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1778_fu_3333_p2 = (trunc_ln1778_1_fu_3329_p1 | shl_ln4_fu_3317_p3);

assign or_ln565_1_fu_4077_p2 = (grp_fu_1855_p2 | and_ln565_1_fu_4071_p2);

assign or_ln565_2_fu_3966_p2 = (grp_fu_1855_p2 | and_ln565_2_fu_3960_p2);

assign or_ln565_fu_4136_p2 = (grp_fu_1855_p2 | and_ln565_fu_4130_p2);

assign or_ln736_fu_2172_p2 = (xor_ln736_fu_2166_p2 | rev304);

assign outpix_19_fu_4483_p3 = ((icmp_ln1072_reg_5043_pp0_iter18_reg[0:0] == 1'b1) ? rampStart_1 : trunc_ln565_1_fu_4213_p1);

assign outpix_21_fu_4489_p3 = ((cmp2_i327_reg_4998[0:0] == 1'b1) ? outpix_19_fu_4483_p3 : 10'd512);

assign outpix_27_fu_4114_p3 = ((cmp2_i327_reg_4998[0:0] == 1'b1) ? tpgBarSelRgb_r_load_cast_fu_4110_p1 : tpgBarSelYuv_y_q0);

assign outpix_29_fu_4055_p3 = ((cmp2_i327_reg_4998[0:0] == 1'b1) ? tpgBarSelRgb_r_load_1_cast_fu_4051_p1 : tpgBarSelYuv_y_q0);

assign outpix_31_fu_3944_p3 = ((cmp2_i327_reg_4998[0:0] == 1'b1) ? tpgBarSelRgb_r_load_2_cast_fu_3940_p1 : tpgBarSelYuv_y_q0);

assign outpix_3_out = outpix_3_fu_554;

assign outpix_42_fu_4327_p3 = ((icmp_ln1072_reg_5043_pp0_iter18_reg[0:0] == 1'b1) ? add_i410 : trunc_ln565_fu_4209_p1);

assign outpix_43_fu_4333_p3 = ((cmp2_i327_reg_4998[0:0] == 1'b1) ? outpix_42_fu_4327_p3 : 10'd512);

assign outpix_44_fu_4309_p3 = {{xor_ln1839_fu_4285_p2}, {tmp_3_fu_4299_p4}};

assign outpix_45_fu_3920_p3 = ((and_ln1862_fu_3880_p2[0:0] == 1'b1) ? outpix_46_fu_3894_p3 : tmp_13_fu_3912_p3);

assign outpix_46_fu_3894_p3 = {{xor_ln1853_fu_3866_p2}, {tmp_10_fu_3884_p4}};

assign outpix_48_fu_3767_p3 = ((and_ln1707_fu_3763_p2[0:0] == 1'b1) ? tmp_34_fu_3744_p9 : tmp_2_fu_3725_p9);

assign outpix_4_out = outpix_4_fu_558;

assign outpix_50_fu_2010_p1 = ap_sig_allocacmp_x_4[0:0];

assign outpix_51_fu_4472_p1 = rampVal_loc_1_out_i[9:0];

assign outpix_52_fu_4476_p3 = ((cmp2_i327_reg_4998[0:0] == 1'b1) ? outpix_51_fu_4472_p1 : 10'd512);

assign outpix_53_fu_4609_p2 = ($signed(select_ln1356_fu_4602_p3) + $signed(8'd144));

assign outpix_54_fu_4620_p3 = ((cmp2_i327_reg_4998[0:0] == 1'b1) ? zext_ln1359_fu_4615_p1 : 10'd512);

assign outpix_55_fu_4149_p2 = $signed(tpgBarSelRgb_g_q0);

assign outpix_55_fu_4149_p7 = 'bx;

assign outpix_55_fu_4149_p8 = {{cmp2_i327_reg_4998}, {or_ln565_fu_4136_p2}};

assign outpix_56_fu_4090_p2 = $signed(tpgBarSelRgb_g_q0);

assign outpix_56_fu_4090_p7 = 'bx;

assign outpix_56_fu_4090_p8 = {{cmp2_i327_reg_4998}, {or_ln565_1_fu_4077_p2}};

assign outpix_57_fu_3979_p2 = $signed(tpgBarSelRgb_g_q0);

assign outpix_57_fu_3979_p7 = 'bx;

assign outpix_57_fu_3979_p8 = {{cmp2_i327_reg_4998}, {or_ln565_2_fu_3966_p2}};

assign outpix_58_fu_4643_p3 = ((or_ln736_reg_5121_pp0_iter19_reg[0:0] == 1'b1) ? ap_phi_mux_outpix_33_phi_fu_1731_p74 : outpix_13_reg_5718);

assign outpix_59_fu_4636_p3 = ((or_ln736_reg_5121_pp0_iter19_reg[0:0] == 1'b1) ? ap_phi_mux_outpix_34_phi_fu_1643_p74 : outpix_14_reg_5724);

assign outpix_5_out = outpix_5_fu_562;

assign outpix_60_fu_4629_p3 = ((or_ln736_reg_5121_pp0_iter19_reg[0:0] == 1'b1) ? ap_phi_mux_outpix_35_phi_fu_1562_p74 : outpix_18_reg_5730);

assign outpix_61_fu_4427_p3 = ((cmp2_i327_reg_4998[0:0] == 1'b1) ? trunc_ln1288_fu_4367_p1 : b_1_fu_4419_p3);

assign outpix_62_fu_4567_p3 = ((cmp2_i327_reg_4998[0:0] == 1'b1) ? trunc_ln1280_fu_4535_p1 : r_1_fu_4550_p3);

assign outpix_9_cast_cast_fu_1891_p1 = outpix_9_cast;

assign patternId_val_load_read_read_fu_734_p2 = patternId_val_load;

assign patternId_val_load_read_reg_4915 = patternId_val_load;

assign phi_ln1801_fu_3669_p3 = ((and_ln1801_fu_3657_p2[0:0] == 1'b1) ? DPtpgBarSelYuv_601_v_q0 : DPtpgBarSelYuv_601_u_q0);

assign phi_ln1811_fu_3661_p3 = ((and_ln1801_fu_3657_p2[0:0] == 1'b1) ? DPtpgBarSelYuv_709_v_q0 : DPtpgBarSelYuv_709_u_q0);

assign pix_6_cast_fu_4229_p1 = $signed(pix_6_reg_5572);

assign pix_7_cast_fu_4232_p1 = $signed(pix_7_reg_5577);

assign r_1_fu_4550_p3 = ((icmp_ln1305_reg_5799[0:0] == 1'b1) ? 10'd1023 : trunc_ln8_fu_4541_p4);

assign r_fu_2860_p3 = ((icmp_ln1281_fu_2854_p2[0:0] == 1'b1) ? 11'd1023 : trunc_ln1281_1_fu_2840_p1);

assign rampVal_2_flag_1_out = rampVal_2_flag_1_fu_542;

assign rampVal_2_loc_4_fu_3695_p3 = ((empty[0:0] == 1'b1) ? select_ln1678_fu_3688_p3 : select_ln1674_fu_3681_p3);

assign rampVal_2_new_1_out = (rampVal_2_loc_4_fu_3695_p3 + select_ln1709_fu_3775_p3);

assign rampVal_3_flag_1_out = rampVal_3_flag_1_fu_550;

assign rampVal_3_new_1_out = add_ln1084_fu_4496_p2;

assign redYuv_address0 = zext_ln1144_fu_3602_p1;

assign select_ln1306_fu_4390_p3 = ((icmp_ln1306_fu_4385_p2[0:0] == 1'b1) ? 17'd1023 : u_reg_5644);

assign select_ln1307_fu_4403_p3 = ((icmp_ln1307_reg_5654[0:0] == 1'b1) ? 17'd1023 : v_reg_5437_pp0_iter18_reg);

assign select_ln1356_fu_4602_p3 = ((tmp_32_fu_4586_p3[0:0] == 1'b1) ? sub_ln1356_1_reg_5833 : trunc_ln1356_2_fu_4593_p4);

assign select_ln1674_fu_3681_p3 = ((icmp_ln1674_reg_5087_pp0_iter17_reg[0:0] == 1'b1) ? 16'd384 : rampVal_2_loc_1_out_i);

assign select_ln1678_fu_3688_p3 = ((icmp_ln1674_reg_5087_pp0_iter17_reg[0:0] == 1'b1) ? 16'd0 : rampVal_2_loc_1_out_i);

assign select_ln1709_fu_3775_p3 = ((empty[0:0] == 1'b1) ? 16'd4 : 16'd1);

assign select_ln552_fu_4247_p3 = ((outpix_50_reg_5053_pp0_iter18_reg[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign sext_ln1281_fu_2830_p1 = $signed(shl_ln_fu_2822_p3);

assign sext_ln1285_fu_3181_p1 = $signed(shl_ln1_fu_3174_p3);

assign sext_ln1289_fu_2940_p1 = $signed(shl_ln2_fu_2932_p3);

assign sext_ln1302_1_fu_3219_p1 = g_fu_3211_p3;

assign sext_ln1302_2_fu_2986_p1 = b_fu_2970_p3;

assign sext_ln1302_fu_2978_p1 = r_fu_2860_p3;

assign sext_ln1303_1_fu_4017_p1 = grp_fu_4759_p3;

assign sext_ln1303_2_fu_4009_p1 = $signed(tmp_s_fu_4002_p3);

assign sext_ln1304_1_fu_3519_p1 = grp_fu_4741_p3;

assign sext_ln1304_2_fu_3501_p1 = $signed(tmp_1_fu_3494_p3);

assign sext_ln1600_fu_3474_p1 = $signed(tpgCheckerBoardArray_q0);

assign sext_ln1784_fu_4238_p1 = $signed(pix_reg_5587);

assign sext_ln1785_fu_4241_p1 = $signed(pix_5_reg_5592);

assign sext_ln1786_fu_4244_p1 = $signed(DPtpgBarSelRgb_VESA_b_load_reg_5597);

assign shl_ln1_fu_3174_p3 = {{tmp_5_reg_5258}, {2'd0}};

assign shl_ln2_fu_2932_p3 = {{tmp_6_fu_2912_p9}, {2'd0}};

assign shl_ln3_fu_3390_p3 = {{trunc_ln1415_fu_3386_p1}, {3'd0}};

assign shl_ln4_fu_3317_p3 = {{trunc_ln1778_fu_3313_p1}, {3'd0}};

assign shl_ln_fu_2822_p3 = {{tmp_4_fu_2802_p9}, {2'd0}};

assign sub_ln1256_fu_2502_p2 = (add_ln1252_fu_2496_p2 - barWidth);

assign sub_ln1356_1_fu_4458_p2 = (8'd0 - trunc_ln1356_1_fu_4448_p4);

assign sub_ln1356_fu_4442_p2 = (27'd0 - trunc_ln1356_fu_4438_p1);

assign sub_ln1411_fu_2448_p2 = (tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign - barWidthMinSamples);

assign sub_ln1490_fu_2559_p2 = (tpgPatternCrossHatch_unsigned_short_unsigned_short_unsigned_short_unsigned_sh - grp_reg_ap_uint_10_s_fu_2350_ap_return);

assign sub_ln1592_fu_2321_p2 = (tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_s - barWidthMinSamples);

assign tBarSel_fu_3368_p2 = (trunc_ln1596_fu_3364_p1 | tmp_16_fu_3352_p3);

assign tmp_10_fu_3884_p4 = {{bSerie[27:19]}};

assign tmp_12_fu_3902_p4 = {{gSerie[27:19]}};

assign tmp_13_fu_3912_p3 = {{xor_ln1846_fu_3830_p2}, {tmp_12_fu_3902_p4}};

assign tmp_16_fu_3352_p3 = {{empty_123_fu_3348_p1}, {4'd0}};

assign tmp_17_fu_2844_p4 = {{add_ln1281_fu_2834_p2[11:10]}};

assign tmp_18_fu_2756_p4 = {{grp_fu_2724_p2[22:13]}};

assign tmp_19_fu_3195_p4 = {{add_ln1285_fu_3185_p2[11:10]}};

assign tmp_1_fu_3494_p3 = {{r_reg_5252_pp0_iter16_reg}, {7'd0}};

assign tmp_21_fu_2773_p4 = {{grp_fu_2733_p2[22:13]}};

assign tmp_24_fu_2954_p4 = {{add_ln1289_fu_2944_p2[11:10]}};

assign tmp_25_fu_4370_p4 = {{grp_fu_4768_p3[24:18]}};

assign tmp_28_fu_4267_p3 = rSerie[32'd3];

assign tmp_29_fu_3812_p3 = gSerie[32'd3];

assign tmp_30_fu_3848_p3 = bSerie[32'd3];

assign tmp_31_fu_3702_p1 = rampVal_2_loc_4_fu_3695_p3[9:0];

assign tmp_32_fu_4586_p3 = mul_ln1356_reg_5827[32'd27];

assign tmp_3_fu_4299_p4 = {{rSerie[27:19]}};

assign tmp_4_fu_2802_p2 = $signed(tpgSinTableArray_9bit_0_q2);

assign tmp_4_fu_2802_p4 = $signed(tpgSinTableArray_9bit_1_q2);

assign tmp_4_fu_2802_p7 = 'bx;

assign tmp_4_fu_2802_p8 = grp_fu_2064_p2[1:0];

assign tmp_5_fu_2880_p2 = $signed(tpgSinTableArray_9bit_0_q1);

assign tmp_5_fu_2880_p4 = $signed(tpgSinTableArray_9bit_1_q1);

assign tmp_5_fu_2880_p7 = 'bx;

assign tmp_5_fu_2880_p8 = grp_fu_2070_p2[1:0];

assign tmp_6_fu_2912_p2 = $signed(tpgSinTableArray_9bit_0_q0);

assign tmp_6_fu_2912_p4 = $signed(tpgSinTableArray_9bit_1_q0);

assign tmp_6_fu_2912_p7 = 'bx;

assign tmp_6_fu_2912_p8 = grp_fu_2076_p2[1:0];

assign tmp_9_fu_2739_p4 = {{grp_fu_2715_p2[22:13]}};

assign tmp_s_fu_4002_p3 = {{b_reg_5263_pp0_iter17_reg}, {7'd0}};

assign tpgBarSelRgb_b_load_1_cast_fu_4434_p1 = $signed(reg_1883);

assign tpgBarSelRgb_b_load_2_cast_fu_4323_p1 = $signed(reg_1883);

assign tpgBarSelRgb_b_load_cast_fu_4464_p1 = $signed(reg_1883);

assign tpgBarSelRgb_r_load_1_cast_fu_4051_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgBarSelRgb_r_load_2_cast_fu_3940_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgBarSelRgb_r_load_cast_fu_4110_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgCheckerBoardArray_address0 = zext_ln1600_fu_3374_p1;

assign tpgSinTableArray_9bit_0_address0 = zext_ln1289_fu_2783_p1;

assign tpgSinTableArray_9bit_0_address1 = zext_ln1285_fu_2766_p1;

assign tpgSinTableArray_9bit_0_address2 = zext_ln1281_fu_2749_p1;

assign tpgSinTableArray_9bit_1_address0 = zext_ln1289_fu_2783_p1;

assign tpgSinTableArray_9bit_1_address1 = zext_ln1285_fu_2766_p1;

assign tpgSinTableArray_9bit_1_address2 = zext_ln1281_fu_2749_p1;

assign tpgSinTableArray_9bit_2_address0 = zext_ln1289_fu_2783_p1;

assign tpgSinTableArray_9bit_2_address1 = zext_ln1285_fu_2766_p1;

assign tpgSinTableArray_9bit_2_address2 = zext_ln1281_fu_2749_p1;

assign tpgSinTableArray_address0 = zext_ln1355_fu_2994_p1;

assign tpgTartanBarArray_address0 = zext_ln1419_fu_3412_p1;

assign trunc_ln1280_fu_4535_p1 = r_reg_5252_pp0_iter19_reg[9:0];

assign trunc_ln1281_1_fu_2840_p1 = add_ln1281_fu_2834_p2[10:0];

assign trunc_ln1284_fu_4538_p1 = g_reg_5290_pp0_iter19_reg[9:0];

assign trunc_ln1285_1_fu_3191_p1 = add_ln1285_fu_3185_p2[10:0];

assign trunc_ln1288_fu_4367_p1 = b_reg_5263_pp0_iter18_reg[9:0];

assign trunc_ln1289_1_fu_2950_p1 = add_ln1289_fu_2944_p2[10:0];

assign trunc_ln1306_fu_4557_p1 = select_ln1306_reg_5804[9:0];

assign trunc_ln1307_fu_4415_p1 = select_ln1307_fu_4403_p3[9:0];

assign trunc_ln1356_1_fu_4448_p4 = {{sub_ln1356_fu_4442_p2[26:19]}};

assign trunc_ln1356_2_fu_4593_p4 = {{mul_ln1356_reg_5827[26:19]}};

assign trunc_ln1356_fu_4438_p1 = grp_fu_3420_p2[26:0];

assign trunc_ln1415_1_fu_3402_p1 = tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4_out_i[5:0];

assign trunc_ln1415_fu_3386_p1 = vBarSel_loc_1_out_i[2:0];

assign trunc_ln1596_fu_3364_p1 = tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4_out_i[4:0];

assign trunc_ln1768_fu_2226_p1 = tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_s[5:0];

assign trunc_ln1778_1_fu_3329_p1 = tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4_out_i[3:0];

assign trunc_ln1778_fu_3313_p1 = vBarSel_3_loc_1_out_i[0:0];

assign trunc_ln1792_cast_fu_4235_p1 = $signed(DPtpgBarSelRgb_CEA_b_load_reg_5582);

assign trunc_ln1838_fu_4263_p1 = rSerie[0:0];

assign trunc_ln1845_fu_3808_p1 = gSerie[0:0];

assign trunc_ln1852_fu_3844_p1 = bSerie[0:0];

assign trunc_ln565_10_fu_2014_p1 = ap_sig_allocacmp_x_4[7:0];

assign trunc_ln565_11_fu_2018_p1 = ap_sig_allocacmp_x_4[10:0];

assign trunc_ln565_1_fu_4213_p1 = rampVal_3_loc_1_out_i[9:0];

assign trunc_ln565_3_fu_3018_p1 = tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4_out_i[2:0];

assign trunc_ln565_4_fu_3022_p1 = tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4_out_i[2:0];

assign trunc_ln565_5_fu_3026_p1 = tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4_out_i[2:0];

assign trunc_ln565_6_fu_3030_p1 = vBarSel_3_loc_1_out_i[0:0];

assign trunc_ln565_7_fu_3034_p1 = vBarSel_loc_1_out_i[2:0];

assign trunc_ln565_8_fu_3305_p1 = tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_i[2:0];

assign trunc_ln565_9_fu_3611_p1 = rampVal_loc_1_out_i[9:0];

assign trunc_ln565_fu_4209_p1 = hdata_loc_1_out_i[9:0];

assign trunc_ln571_fu_3615_p1 = srcYUV_dout[9:0];

assign trunc_ln8_fu_4541_p4 = {{add_ln1302_2_reg_5794[17:8]}};

assign whiYuv_1_address0 = zext_ln1504_fu_3553_p1;

assign whiYuv_address0 = zext_ln1228_fu_3582_p1;

assign xor_ln1758_fu_3038_p2 = (trunc_ln565_6_fu_3030_p1 ^ 1'd1);

assign xor_ln1839_fu_4285_p2 = (trunc_ln1838_fu_4263_p1 ^ tmp_28_fu_4267_p3);

assign xor_ln1846_fu_3830_p2 = (trunc_ln1845_fu_3808_p1 ^ tmp_29_fu_3812_p3);

assign xor_ln1853_fu_3866_p2 = (trunc_ln1852_fu_3844_p1 ^ tmp_30_fu_3848_p3);

assign xor_ln565_1_fu_4066_p2 = (outpix_50_reg_5053_pp0_iter17_reg ^ 1'd1);

assign xor_ln565_2_fu_3955_p2 = (outpix_50_reg_5053_pp0_iter17_reg ^ 1'd1);

assign xor_ln565_fu_4125_p2 = (outpix_50_reg_5053_pp0_iter17_reg ^ 1'd1);

assign xor_ln736_1_fu_2142_p2 = (icmp_ln736_fu_2136_p2 ^ 1'd1);

assign xor_ln736_fu_2166_p2 = (1'd1 ^ and_ln736_1_fu_2160_p2);

assign zext_ln1101_fu_4175_p1 = add_ln1101_fu_4169_p2;

assign zext_ln1144_fu_3602_p1 = ap_phi_reg_pp0_iter17_phi_ln1144_reg_1548;

assign zext_ln1165_fu_3597_p1 = ap_phi_reg_pp0_iter17_phi_ln1165_reg_1537;

assign zext_ln1186_fu_3592_p1 = ap_phi_reg_pp0_iter17_phi_ln1186_reg_1526;

assign zext_ln1207_fu_3587_p1 = ap_phi_reg_pp0_iter17_phi_ln1207_reg_1515;

assign zext_ln1228_fu_3582_p1 = ap_phi_reg_pp0_iter17_phi_ln1228_reg_1504;

assign zext_ln1250_fu_2481_p1 = tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_xBar;

assign zext_ln1257_fu_3432_p1 = add_ln1257_fu_3426_p2;

assign zext_ln1260_fu_3572_p1 = tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_i;

assign zext_ln1281_fu_2749_p1 = tmp_9_fu_2739_p4;

assign zext_ln1285_fu_2766_p1 = tmp_18_fu_2756_p4;

assign zext_ln1289_fu_2783_p1 = tmp_21_fu_2773_p4;

assign zext_ln1302_1_fu_3223_p1 = $unsigned(sext_ln1302_1_fu_3219_p1);

assign zext_ln1302_fu_2982_p1 = $unsigned(sext_ln1302_fu_2978_p1);

assign zext_ln1303_fu_4013_p1 = $unsigned(sext_ln1303_2_fu_4009_p1);

assign zext_ln1304_1_fu_3515_p1 = add_ln1304_fu_3509_p2;

assign zext_ln1304_fu_3505_p1 = $unsigned(sext_ln1304_2_fu_3501_p1);

assign zext_ln1347_fu_2000_p1 = ap_sig_allocacmp_x_4;

assign zext_ln1355_fu_2994_p1 = lshr_ln3_reg_5187_pp0_iter13_reg;

assign zext_ln1359_fu_4615_p1 = outpix_53_fu_4609_p2;

assign zext_ln1386_fu_2401_p1 = yCount;

assign zext_ln1393_fu_3239_p1 = add_ln1393_fu_3233_p2;

assign zext_ln1412_fu_3273_p1 = add_ln1412_fu_3267_p2;

assign zext_ln1419_1_fu_3558_p1 = tpgTartanBarArray_q0;

assign zext_ln1419_fu_3412_p1 = or_ln1415_fu_3406_p2;

assign zext_ln1454_fu_2359_p1 = yCount_2;

assign zext_ln1504_fu_3553_p1 = ap_phi_reg_pp0_iter17_phi_ln1504_reg_1493;

assign zext_ln1519_fu_3548_p1 = ap_phi_reg_pp0_iter17_phi_ln1519_reg_1482;

assign zext_ln1568_fu_2274_p1 = yCount_3;

assign zext_ln1593_fu_3146_p1 = add_ln1593_fu_3140_p2;

assign zext_ln1600_1_fu_3478_p1 = $unsigned(sext_ln1600_fu_3474_p1);

assign zext_ln1600_fu_3374_p1 = tBarSel_fu_3368_p2;

assign zext_ln1758_fu_3044_p1 = xor_ln1758_fu_3038_p2;

assign zext_ln1770_fu_2254_p1 = add_ln1770_fu_2248_p2;

assign zext_ln1775_fu_3078_p1 = add_ln1775_fu_3072_p2;

assign zext_ln1784_1_fu_3458_p1 = DPtpgBarArray_q0;

assign zext_ln1784_fu_3339_p1 = or_ln1778_fu_3333_p2;

assign zext_ln552_1_fu_4346_p1 = add_ln1545_fu_4340_p2;

assign zext_ln552_fu_4502_p1 = add_ln1084_fu_4496_p2;

always @ (posedge ap_clk) begin
    barWidth_cast_cast_reg_4966[11] <= 1'b0;
    outpix_9_cast_cast_reg_4971[15:10] <= 6'b000000;
    conv2_i_i10_i285_cast_cast_cast_cast_cast_cast_reg_4976[9:7] <= 3'b000;
    conv2_i_i_i271_cast_cast_cast_reg_4988[9:7] <= 3'b000;
    colorSel_cast_reg_5019[15:2] <= 14'b00000000000000;
end

endmodule //system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2
