// ==============================================================
// Generated by Vitis HLS v2025.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* DowngradeIPIdentifiedWarnings="yes" *)
module bgn_inference_bgn_inference_Pipeline_LAYER1_XNOR_POP (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        weight_mem_Addr_A,
        weight_mem_EN_A,
        weight_mem_WEN_A,
        weight_mem_Din_A,
        weight_mem_Dout_A,
        input_img_address0,
        input_img_ce0,
        input_img_q0,
        hidden_out_address0,
        hidden_out_ce0,
        hidden_out_we0,
        hidden_out_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] weight_mem_Addr_A;
output   weight_mem_EN_A;
output  [3:0] weight_mem_WEN_A;
output  [31:0] weight_mem_Din_A;
input  [31:0] weight_mem_Dout_A;
output  [4:0] input_img_address0;
output   input_img_ce0;
input  [31:0] input_img_q0;
output  [9:0] hidden_out_address0;
output   hidden_out_ce0;
output   hidden_out_we0;
output  [6:0] hidden_out_d0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln57_fu_247_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [9:0] bn_scale_address0;
wire   [4:0] bn_scale_q0;
wire   [9:0] bn_offset_address0;
wire   [12:0] bn_offset_q0;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln62_fu_265_p2;
reg   [0:0] icmp_ln62_reg_1172;
reg   [0:0] icmp_ln62_reg_1172_pp0_iter1_reg;
reg   [0:0] icmp_ln62_reg_1172_pp0_iter2_reg;
reg   [0:0] icmp_ln62_reg_1172_pp0_iter3_reg;
reg   [0:0] icmp_ln62_reg_1172_pp0_iter4_reg;
wire   [4:0] select_ln57_fu_271_p3;
reg   [4:0] select_ln57_reg_1177;
reg   [4:0] select_ln57_reg_1177_pp0_iter1_reg;
reg   [4:0] select_ln57_reg_1177_pp0_iter2_reg;
wire   [9:0] select_ln57_2_fu_285_p3;
reg   [9:0] select_ln57_2_reg_1183;
reg   [9:0] select_ln57_2_reg_1183_pp0_iter1_reg;
reg   [9:0] select_ln57_2_reg_1183_pp0_iter2_reg;
reg   [9:0] select_ln57_2_reg_1183_pp0_iter3_reg;
wire   [0:0] icmp_ln62_1_fu_303_p2;
reg   [0:0] icmp_ln62_1_reg_1193;
reg   [0:0] icmp_ln62_1_reg_1193_pp0_iter1_reg;
reg   [0:0] icmp_ln62_1_reg_1193_pp0_iter2_reg;
reg   [0:0] icmp_ln62_1_reg_1193_pp0_iter3_reg;
reg   [0:0] icmp_ln62_1_reg_1193_pp0_iter4_reg;
reg   [0:0] icmp_ln62_1_reg_1193_pp0_iter5_reg;
reg   [0:0] icmp_ln62_1_reg_1193_pp0_iter6_reg;
reg   [0:0] icmp_ln62_1_reg_1193_pp0_iter7_reg;
wire   [5:0] add_ln70_30_fu_1033_p2;
reg   [5:0] add_ln70_30_reg_1212;
reg   [9:0] hidden_out_addr_reg_1227;
reg   [9:0] hidden_out_addr_reg_1227_pp0_iter5_reg;
reg   [9:0] hidden_out_addr_reg_1227_pp0_iter6_reg;
reg   [9:0] hidden_out_addr_reg_1227_pp0_iter7_reg;
reg   [12:0] bn_offset_load_reg_1242;
reg  signed [12:0] bn_offset_load_reg_1242_pp0_iter6_reg;
wire   [63:0] zext_ln66_fu_331_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln62_1_fu_327_p1;
wire   [63:0] zext_ln57_fu_335_p1;
reg   [9:0] popcount_acc_fu_144;
wire   [9:0] popcount_acc_1_fu_1052_p2;
wire    ap_loop_init;
reg   [4:0] j_fu_148;
wire   [4:0] j_1_fu_297_p2;
reg   [4:0] ap_sig_allocacmp_j_load;
reg   [9:0] i_fu_152;
reg   [9:0] ap_sig_allocacmp_i_load;
reg   [13:0] indvar_flatten_fu_156;
wire   [13:0] add_ln57_fu_253_p2;
reg   [13:0] ap_sig_allocacmp_indvar_flatten_load;
reg    weight_mem_EN_A_local;
wire   [31:0] weight_mem_Addr_A_local;
wire   [31:0] weight_mem_Addr_A_orig;
reg    input_img_ce0_local;
reg    bn_scale_ce0_local;
reg    bn_offset_ce0_local;
reg    hidden_out_we0_local;
wire   [6:0] select_ln81_fu_1112_p3;
reg    hidden_out_ce0_local;
wire   [9:0] add_ln57_1_fu_279_p2;
wire   [13:0] grp_fu_1121_p3;
wire   [31:0] xor_ln69_fu_341_p2;
wire   [31:0] xnor_res_fu_347_p2;
wire   [0:0] trunc_ln15_fu_353_p1;
wire   [0:0] tmp_fu_361_p3;
wire   [0:0] tmp_1_fu_373_p3;
wire   [0:0] tmp_2_fu_385_p3;
wire   [0:0] tmp_3_fu_397_p3;
wire   [0:0] tmp_4_fu_409_p3;
wire   [0:0] tmp_5_fu_421_p3;
wire   [0:0] tmp_6_fu_433_p3;
wire   [0:0] tmp_7_fu_445_p3;
wire   [0:0] tmp_8_fu_457_p3;
wire   [0:0] tmp_9_fu_469_p3;
wire   [0:0] tmp_10_fu_481_p3;
wire   [0:0] tmp_11_fu_493_p3;
wire   [0:0] tmp_12_fu_505_p3;
wire   [0:0] tmp_13_fu_517_p3;
wire   [0:0] tmp_14_fu_529_p3;
wire   [0:0] tmp_15_fu_541_p3;
wire   [0:0] tmp_16_fu_553_p3;
wire   [0:0] tmp_17_fu_565_p3;
wire   [0:0] tmp_18_fu_577_p3;
wire   [0:0] tmp_19_fu_589_p3;
wire   [0:0] tmp_20_fu_601_p3;
wire   [0:0] tmp_21_fu_613_p3;
wire   [0:0] tmp_22_fu_625_p3;
wire   [0:0] tmp_23_fu_637_p3;
wire   [0:0] tmp_24_fu_649_p3;
wire   [0:0] tmp_25_fu_661_p3;
wire   [0:0] tmp_26_fu_673_p3;
wire   [0:0] tmp_27_fu_685_p3;
wire   [0:0] tmp_28_fu_697_p3;
wire   [0:0] tmp_29_fu_709_p3;
wire   [0:0] tmp_30_fu_721_p3;
wire   [1:0] zext_ln15_fu_357_p1;
wire   [1:0] zext_ln15_1_fu_369_p1;
wire   [1:0] add_ln70_fu_733_p2;
wire   [1:0] zext_ln15_2_fu_381_p1;
wire   [1:0] zext_ln15_3_fu_393_p1;
wire   [1:0] add_ln70_1_fu_743_p2;
wire   [2:0] zext_ln70_2_fu_749_p1;
wire   [2:0] zext_ln70_1_fu_739_p1;
wire   [2:0] add_ln70_2_fu_753_p2;
wire   [1:0] zext_ln15_4_fu_405_p1;
wire   [1:0] zext_ln15_5_fu_417_p1;
wire   [1:0] add_ln70_3_fu_763_p2;
wire   [1:0] zext_ln15_6_fu_429_p1;
wire   [1:0] zext_ln15_7_fu_441_p1;
wire   [1:0] add_ln70_4_fu_773_p2;
wire   [2:0] zext_ln70_5_fu_779_p1;
wire   [2:0] zext_ln70_4_fu_769_p1;
wire   [2:0] add_ln70_5_fu_783_p2;
wire   [3:0] zext_ln70_6_fu_789_p1;
wire   [3:0] zext_ln70_3_fu_759_p1;
wire   [3:0] add_ln70_6_fu_793_p2;
wire   [1:0] zext_ln15_8_fu_453_p1;
wire   [1:0] zext_ln15_9_fu_465_p1;
wire   [1:0] add_ln70_7_fu_803_p2;
wire   [1:0] zext_ln15_10_fu_477_p1;
wire   [1:0] zext_ln15_11_fu_489_p1;
wire   [1:0] add_ln70_8_fu_813_p2;
wire   [2:0] zext_ln70_9_fu_819_p1;
wire   [2:0] zext_ln70_8_fu_809_p1;
wire   [2:0] add_ln70_9_fu_823_p2;
wire   [1:0] zext_ln15_12_fu_501_p1;
wire   [1:0] zext_ln15_13_fu_513_p1;
wire   [1:0] add_ln70_10_fu_833_p2;
wire   [1:0] zext_ln15_14_fu_525_p1;
wire   [1:0] zext_ln15_15_fu_537_p1;
wire   [1:0] add_ln70_11_fu_843_p2;
wire   [2:0] zext_ln70_12_fu_849_p1;
wire   [2:0] zext_ln70_11_fu_839_p1;
wire   [2:0] add_ln70_12_fu_853_p2;
wire   [3:0] zext_ln70_13_fu_859_p1;
wire   [3:0] zext_ln70_10_fu_829_p1;
wire   [3:0] add_ln70_13_fu_863_p2;
wire   [4:0] zext_ln70_14_fu_869_p1;
wire   [4:0] zext_ln70_7_fu_799_p1;
wire   [4:0] add_ln70_14_fu_873_p2;
wire   [1:0] zext_ln15_16_fu_549_p1;
wire   [1:0] zext_ln15_17_fu_561_p1;
wire   [1:0] add_ln70_15_fu_883_p2;
wire   [1:0] zext_ln15_18_fu_573_p1;
wire   [1:0] zext_ln15_19_fu_585_p1;
wire   [1:0] add_ln70_16_fu_893_p2;
wire   [2:0] zext_ln70_17_fu_899_p1;
wire   [2:0] zext_ln70_16_fu_889_p1;
wire   [2:0] add_ln70_17_fu_903_p2;
wire   [1:0] zext_ln15_20_fu_597_p1;
wire   [1:0] zext_ln15_21_fu_609_p1;
wire   [1:0] add_ln70_18_fu_913_p2;
wire   [1:0] zext_ln15_22_fu_621_p1;
wire   [1:0] zext_ln15_23_fu_633_p1;
wire   [1:0] add_ln70_19_fu_923_p2;
wire   [2:0] zext_ln70_20_fu_929_p1;
wire   [2:0] zext_ln70_19_fu_919_p1;
wire   [2:0] add_ln70_20_fu_933_p2;
wire   [3:0] zext_ln70_21_fu_939_p1;
wire   [3:0] zext_ln70_18_fu_909_p1;
wire   [3:0] add_ln70_21_fu_943_p2;
wire   [1:0] zext_ln15_24_fu_645_p1;
wire   [1:0] zext_ln15_25_fu_657_p1;
wire   [1:0] add_ln70_22_fu_953_p2;
wire   [1:0] zext_ln15_26_fu_669_p1;
wire   [1:0] zext_ln15_27_fu_681_p1;
wire   [1:0] add_ln70_23_fu_963_p2;
wire   [2:0] zext_ln70_24_fu_969_p1;
wire   [2:0] zext_ln70_23_fu_959_p1;
wire   [2:0] add_ln70_24_fu_973_p2;
wire   [1:0] zext_ln15_28_fu_693_p1;
wire   [1:0] zext_ln15_29_fu_705_p1;
wire   [1:0] add_ln70_25_fu_983_p2;
wire   [1:0] zext_ln15_30_fu_717_p1;
wire   [1:0] zext_ln70_fu_729_p1;
wire   [1:0] add_ln70_26_fu_993_p2;
wire   [2:0] zext_ln70_27_fu_999_p1;
wire   [2:0] zext_ln70_26_fu_989_p1;
wire   [2:0] add_ln70_27_fu_1003_p2;
wire   [3:0] zext_ln70_28_fu_1009_p1;
wire   [3:0] zext_ln70_25_fu_979_p1;
wire   [3:0] add_ln70_28_fu_1013_p2;
wire   [4:0] zext_ln70_29_fu_1019_p1;
wire   [4:0] zext_ln70_22_fu_949_p1;
wire   [4:0] add_ln70_29_fu_1023_p2;
wire   [5:0] zext_ln70_30_fu_1029_p1;
wire   [5:0] zext_ln70_15_fu_879_p1;
wire   [9:0] select_ln57_1_fu_1042_p3;
wire   [9:0] zext_ln70_31_fu_1049_p1;
wire   [10:0] shl_ln_fu_1058_p3;
wire  signed [10:0] bipolar_val_fu_1066_p2;
wire  signed [15:0] grp_fu_1130_p3;
wire   [7:0] trunc_ln1_fu_1088_p4;
wire   [0:0] icmp_ln81_fu_1106_p2;
wire   [6:0] trunc_ln1_cast_fu_1097_p4;
wire   [9:0] grp_fu_1121_p0;
wire   [4:0] grp_fu_1121_p1;
wire   [4:0] grp_fu_1121_p2;
wire   [4:0] grp_fu_1130_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [13:0] grp_fu_1121_p00;
wire   [13:0] grp_fu_1121_p20;
wire   [15:0] grp_fu_1130_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 popcount_acc_fu_144 = 10'd0;
#0 j_fu_148 = 5'd0;
#0 i_fu_152 = 10'd0;
#0 indvar_flatten_fu_156 = 14'd0;
#0 ap_done_reg = 1'b0;
end

bgn_inference_bgn_inference_Pipeline_LAYER1_XNOR_POP_bn_scale_ROM_1P_BRAM_1R #(
    .DataWidth( 5 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
bn_scale_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bn_scale_address0),
    .ce0(bn_scale_ce0_local),
    .q0(bn_scale_q0)
);

bgn_inference_bgn_inference_Pipeline_LAYER1_XNOR_POP_bn_offset_ROM_1P_BRAM_1R #(
    .DataWidth( 13 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
bn_offset_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bn_offset_address0),
    .ce0(bn_offset_ce0_local),
    .q0(bn_offset_q0)
);

bgn_inference_mac_muladd_10ns_5ns_5ns_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 14 ))
mac_muladd_10ns_5ns_5ns_14_4_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1121_p0),
    .din1(grp_fu_1121_p1),
    .din2(grp_fu_1121_p2),
    .ce(1'b1),
    .dout(grp_fu_1121_p3)
);

bgn_inference_mac_muladd_11s_5ns_13s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 16 ))
mac_muladd_11s_5ns_13s_16_4_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bipolar_val_fu_1066_p2),
    .din1(grp_fu_1130_p1),
    .din2(bn_offset_load_reg_1242_pp0_iter6_reg),
    .ce(1'b1),
    .dout(grp_fu_1130_p3)
);

bgn_inference_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln57_fu_247_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_152 <= select_ln57_2_fu_285_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_152 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln57_fu_247_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_156 <= add_ln57_fu_253_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_156 <= 14'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln57_fu_247_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_148 <= j_1_fu_297_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_148 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            popcount_acc_fu_144 <= 10'd0;
        end else if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
            popcount_acc_fu_144 <= popcount_acc_1_fu_1052_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln70_30_reg_1212 <= add_ln70_30_fu_1033_p2;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        bn_offset_load_reg_1242 <= bn_offset_q0;
        bn_offset_load_reg_1242_pp0_iter6_reg <= bn_offset_load_reg_1242;
        hidden_out_addr_reg_1227 <= zext_ln57_fu_335_p1;
        hidden_out_addr_reg_1227_pp0_iter5_reg <= hidden_out_addr_reg_1227;
        hidden_out_addr_reg_1227_pp0_iter6_reg <= hidden_out_addr_reg_1227_pp0_iter5_reg;
        hidden_out_addr_reg_1227_pp0_iter7_reg <= hidden_out_addr_reg_1227_pp0_iter6_reg;
        icmp_ln62_1_reg_1193_pp0_iter2_reg <= icmp_ln62_1_reg_1193_pp0_iter1_reg;
        icmp_ln62_1_reg_1193_pp0_iter3_reg <= icmp_ln62_1_reg_1193_pp0_iter2_reg;
        icmp_ln62_1_reg_1193_pp0_iter4_reg <= icmp_ln62_1_reg_1193_pp0_iter3_reg;
        icmp_ln62_1_reg_1193_pp0_iter5_reg <= icmp_ln62_1_reg_1193_pp0_iter4_reg;
        icmp_ln62_1_reg_1193_pp0_iter6_reg <= icmp_ln62_1_reg_1193_pp0_iter5_reg;
        icmp_ln62_1_reg_1193_pp0_iter7_reg <= icmp_ln62_1_reg_1193_pp0_iter6_reg;
        icmp_ln62_reg_1172_pp0_iter2_reg <= icmp_ln62_reg_1172_pp0_iter1_reg;
        icmp_ln62_reg_1172_pp0_iter3_reg <= icmp_ln62_reg_1172_pp0_iter2_reg;
        icmp_ln62_reg_1172_pp0_iter4_reg <= icmp_ln62_reg_1172_pp0_iter3_reg;
        select_ln57_2_reg_1183_pp0_iter2_reg <= select_ln57_2_reg_1183_pp0_iter1_reg;
        select_ln57_2_reg_1183_pp0_iter3_reg <= select_ln57_2_reg_1183_pp0_iter2_reg;
        select_ln57_reg_1177_pp0_iter2_reg <= select_ln57_reg_1177_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln62_1_reg_1193 <= icmp_ln62_1_fu_303_p2;
        icmp_ln62_1_reg_1193_pp0_iter1_reg <= icmp_ln62_1_reg_1193;
        icmp_ln62_reg_1172 <= icmp_ln62_fu_265_p2;
        icmp_ln62_reg_1172_pp0_iter1_reg <= icmp_ln62_reg_1172;
        select_ln57_2_reg_1183 <= select_ln57_2_fu_285_p3;
        select_ln57_2_reg_1183_pp0_iter1_reg <= select_ln57_2_reg_1183;
        select_ln57_reg_1177 <= select_ln57_fu_271_p3;
        select_ln57_reg_1177_pp0_iter1_reg <= select_ln57_reg_1177;
    end
end

always @ (*) begin
    if (((icmp_ln57_fu_247_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_load = 10'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_152;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 14'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_156;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j_load = 5'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_148;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        bn_offset_ce0_local = 1'b1;
    end else begin
        bn_offset_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        bn_scale_ce0_local = 1'b1;
    end else begin
        bn_scale_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hidden_out_ce0_local = 1'b1;
    end else begin
        hidden_out_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln62_1_reg_1193_pp0_iter7_reg == 1'd1))) begin
        hidden_out_we0_local = 1'b1;
    end else begin
        hidden_out_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        input_img_ce0_local = 1'b1;
    end else begin
        input_img_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        weight_mem_EN_A_local = 1'b1;
    end else begin
        weight_mem_EN_A_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln57_1_fu_279_p2 = (ap_sig_allocacmp_i_load + 10'd1);

assign add_ln57_fu_253_p2 = (ap_sig_allocacmp_indvar_flatten_load + 14'd1);

assign add_ln70_10_fu_833_p2 = (zext_ln15_12_fu_501_p1 + zext_ln15_13_fu_513_p1);

assign add_ln70_11_fu_843_p2 = (zext_ln15_14_fu_525_p1 + zext_ln15_15_fu_537_p1);

assign add_ln70_12_fu_853_p2 = (zext_ln70_12_fu_849_p1 + zext_ln70_11_fu_839_p1);

assign add_ln70_13_fu_863_p2 = (zext_ln70_13_fu_859_p1 + zext_ln70_10_fu_829_p1);

assign add_ln70_14_fu_873_p2 = (zext_ln70_14_fu_869_p1 + zext_ln70_7_fu_799_p1);

assign add_ln70_15_fu_883_p2 = (zext_ln15_16_fu_549_p1 + zext_ln15_17_fu_561_p1);

assign add_ln70_16_fu_893_p2 = (zext_ln15_18_fu_573_p1 + zext_ln15_19_fu_585_p1);

assign add_ln70_17_fu_903_p2 = (zext_ln70_17_fu_899_p1 + zext_ln70_16_fu_889_p1);

assign add_ln70_18_fu_913_p2 = (zext_ln15_20_fu_597_p1 + zext_ln15_21_fu_609_p1);

assign add_ln70_19_fu_923_p2 = (zext_ln15_22_fu_621_p1 + zext_ln15_23_fu_633_p1);

assign add_ln70_1_fu_743_p2 = (zext_ln15_2_fu_381_p1 + zext_ln15_3_fu_393_p1);

assign add_ln70_20_fu_933_p2 = (zext_ln70_20_fu_929_p1 + zext_ln70_19_fu_919_p1);

assign add_ln70_21_fu_943_p2 = (zext_ln70_21_fu_939_p1 + zext_ln70_18_fu_909_p1);

assign add_ln70_22_fu_953_p2 = (zext_ln15_24_fu_645_p1 + zext_ln15_25_fu_657_p1);

assign add_ln70_23_fu_963_p2 = (zext_ln15_26_fu_669_p1 + zext_ln15_27_fu_681_p1);

assign add_ln70_24_fu_973_p2 = (zext_ln70_24_fu_969_p1 + zext_ln70_23_fu_959_p1);

assign add_ln70_25_fu_983_p2 = (zext_ln15_28_fu_693_p1 + zext_ln15_29_fu_705_p1);

assign add_ln70_26_fu_993_p2 = (zext_ln15_30_fu_717_p1 + zext_ln70_fu_729_p1);

assign add_ln70_27_fu_1003_p2 = (zext_ln70_27_fu_999_p1 + zext_ln70_26_fu_989_p1);

assign add_ln70_28_fu_1013_p2 = (zext_ln70_28_fu_1009_p1 + zext_ln70_25_fu_979_p1);

assign add_ln70_29_fu_1023_p2 = (zext_ln70_29_fu_1019_p1 + zext_ln70_22_fu_949_p1);

assign add_ln70_2_fu_753_p2 = (zext_ln70_2_fu_749_p1 + zext_ln70_1_fu_739_p1);

assign add_ln70_30_fu_1033_p2 = (zext_ln70_30_fu_1029_p1 + zext_ln70_15_fu_879_p1);

assign add_ln70_3_fu_763_p2 = (zext_ln15_4_fu_405_p1 + zext_ln15_5_fu_417_p1);

assign add_ln70_4_fu_773_p2 = (zext_ln15_6_fu_429_p1 + zext_ln15_7_fu_441_p1);

assign add_ln70_5_fu_783_p2 = (zext_ln70_5_fu_779_p1 + zext_ln70_4_fu_769_p1);

assign add_ln70_6_fu_793_p2 = (zext_ln70_6_fu_789_p1 + zext_ln70_3_fu_759_p1);

assign add_ln70_7_fu_803_p2 = (zext_ln15_8_fu_453_p1 + zext_ln15_9_fu_465_p1);

assign add_ln70_8_fu_813_p2 = (zext_ln15_10_fu_477_p1 + zext_ln15_11_fu_489_p1);

assign add_ln70_9_fu_823_p2 = (zext_ln70_9_fu_819_p1 + zext_ln70_8_fu_809_p1);

assign add_ln70_fu_733_p2 = (zext_ln15_fu_357_p1 + zext_ln15_1_fu_369_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign bipolar_val_fu_1066_p2 = ($signed(shl_ln_fu_1058_p3) + $signed(11'd1264));

assign bn_offset_address0 = zext_ln57_fu_335_p1;

assign bn_scale_address0 = zext_ln57_fu_335_p1;

assign grp_fu_1121_p0 = grp_fu_1121_p00;

assign grp_fu_1121_p00 = select_ln57_2_fu_285_p3;

assign grp_fu_1121_p1 = 14'd25;

assign grp_fu_1121_p2 = grp_fu_1121_p20;

assign grp_fu_1121_p20 = select_ln57_reg_1177_pp0_iter1_reg;

assign grp_fu_1130_p1 = grp_fu_1130_p10;

assign grp_fu_1130_p10 = bn_scale_q0;

assign hidden_out_address0 = hidden_out_addr_reg_1227_pp0_iter7_reg;

assign hidden_out_ce0 = hidden_out_ce0_local;

assign hidden_out_d0 = select_ln81_fu_1112_p3;

assign hidden_out_we0 = hidden_out_we0_local;

assign icmp_ln57_fu_247_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 14'd16000) ? 1'b1 : 1'b0);

assign icmp_ln62_1_fu_303_p2 = ((j_1_fu_297_p2 == 5'd25) ? 1'b1 : 1'b0);

assign icmp_ln62_fu_265_p2 = ((ap_sig_allocacmp_j_load == 5'd25) ? 1'b1 : 1'b0);

assign icmp_ln81_fu_1106_p2 = (($signed(trunc_ln1_fu_1088_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign input_img_address0 = zext_ln62_1_fu_327_p1;

assign input_img_ce0 = input_img_ce0_local;

assign j_1_fu_297_p2 = (select_ln57_fu_271_p3 + 5'd1);

assign popcount_acc_1_fu_1052_p2 = (select_ln57_1_fu_1042_p3 + zext_ln70_31_fu_1049_p1);

assign select_ln57_1_fu_1042_p3 = ((icmp_ln62_reg_1172_pp0_iter4_reg[0:0] == 1'b1) ? 10'd0 : popcount_acc_fu_144);

assign select_ln57_2_fu_285_p3 = ((icmp_ln62_fu_265_p2[0:0] == 1'b1) ? add_ln57_1_fu_279_p2 : ap_sig_allocacmp_i_load);

assign select_ln57_fu_271_p3 = ((icmp_ln62_fu_265_p2[0:0] == 1'b1) ? 5'd0 : ap_sig_allocacmp_j_load);

assign select_ln81_fu_1112_p3 = ((icmp_ln81_fu_1106_p2[0:0] == 1'b1) ? trunc_ln1_cast_fu_1097_p4 : 7'd0);

assign shl_ln_fu_1058_p3 = {{popcount_acc_1_fu_1052_p2}, {1'd0}};

assign tmp_10_fu_481_p3 = xnor_res_fu_347_p2[32'd11];

assign tmp_11_fu_493_p3 = xnor_res_fu_347_p2[32'd12];

assign tmp_12_fu_505_p3 = xnor_res_fu_347_p2[32'd13];

assign tmp_13_fu_517_p3 = xnor_res_fu_347_p2[32'd14];

assign tmp_14_fu_529_p3 = xnor_res_fu_347_p2[32'd15];

assign tmp_15_fu_541_p3 = xnor_res_fu_347_p2[32'd16];

assign tmp_16_fu_553_p3 = xnor_res_fu_347_p2[32'd17];

assign tmp_17_fu_565_p3 = xnor_res_fu_347_p2[32'd18];

assign tmp_18_fu_577_p3 = xnor_res_fu_347_p2[32'd19];

assign tmp_19_fu_589_p3 = xnor_res_fu_347_p2[32'd20];

assign tmp_1_fu_373_p3 = xnor_res_fu_347_p2[32'd2];

assign tmp_20_fu_601_p3 = xnor_res_fu_347_p2[32'd21];

assign tmp_21_fu_613_p3 = xnor_res_fu_347_p2[32'd22];

assign tmp_22_fu_625_p3 = xnor_res_fu_347_p2[32'd23];

assign tmp_23_fu_637_p3 = xnor_res_fu_347_p2[32'd24];

assign tmp_24_fu_649_p3 = xnor_res_fu_347_p2[32'd25];

assign tmp_25_fu_661_p3 = xnor_res_fu_347_p2[32'd26];

assign tmp_26_fu_673_p3 = xnor_res_fu_347_p2[32'd27];

assign tmp_27_fu_685_p3 = xnor_res_fu_347_p2[32'd28];

assign tmp_28_fu_697_p3 = xnor_res_fu_347_p2[32'd29];

assign tmp_29_fu_709_p3 = xnor_res_fu_347_p2[32'd30];

assign tmp_2_fu_385_p3 = xnor_res_fu_347_p2[32'd3];

assign tmp_30_fu_721_p3 = xnor_res_fu_347_p2[32'd31];

assign tmp_3_fu_397_p3 = xnor_res_fu_347_p2[32'd4];

assign tmp_4_fu_409_p3 = xnor_res_fu_347_p2[32'd5];

assign tmp_5_fu_421_p3 = xnor_res_fu_347_p2[32'd6];

assign tmp_6_fu_433_p3 = xnor_res_fu_347_p2[32'd7];

assign tmp_7_fu_445_p3 = xnor_res_fu_347_p2[32'd8];

assign tmp_8_fu_457_p3 = xnor_res_fu_347_p2[32'd9];

assign tmp_9_fu_469_p3 = xnor_res_fu_347_p2[32'd10];

assign tmp_fu_361_p3 = xnor_res_fu_347_p2[32'd1];

assign trunc_ln15_fu_353_p1 = xnor_res_fu_347_p2[0:0];

assign trunc_ln1_cast_fu_1097_p4 = {{grp_fu_1130_p3[14:8]}};

assign trunc_ln1_fu_1088_p4 = {{grp_fu_1130_p3[15:8]}};

assign weight_mem_Addr_A = weight_mem_Addr_A_local;

assign weight_mem_Addr_A_local = weight_mem_Addr_A_orig << 32'd2;

assign weight_mem_Addr_A_orig = zext_ln66_fu_331_p1;

assign weight_mem_Din_A = 32'd0;

assign weight_mem_EN_A = weight_mem_EN_A_local;

assign weight_mem_WEN_A = 4'd0;

assign xnor_res_fu_347_p2 = (xor_ln69_fu_341_p2 ^ weight_mem_Dout_A);

assign xor_ln69_fu_341_p2 = (input_img_q0 ^ 32'd4294967295);

assign zext_ln15_10_fu_477_p1 = tmp_9_fu_469_p3;

assign zext_ln15_11_fu_489_p1 = tmp_10_fu_481_p3;

assign zext_ln15_12_fu_501_p1 = tmp_11_fu_493_p3;

assign zext_ln15_13_fu_513_p1 = tmp_12_fu_505_p3;

assign zext_ln15_14_fu_525_p1 = tmp_13_fu_517_p3;

assign zext_ln15_15_fu_537_p1 = tmp_14_fu_529_p3;

assign zext_ln15_16_fu_549_p1 = tmp_15_fu_541_p3;

assign zext_ln15_17_fu_561_p1 = tmp_16_fu_553_p3;

assign zext_ln15_18_fu_573_p1 = tmp_17_fu_565_p3;

assign zext_ln15_19_fu_585_p1 = tmp_18_fu_577_p3;

assign zext_ln15_1_fu_369_p1 = tmp_fu_361_p3;

assign zext_ln15_20_fu_597_p1 = tmp_19_fu_589_p3;

assign zext_ln15_21_fu_609_p1 = tmp_20_fu_601_p3;

assign zext_ln15_22_fu_621_p1 = tmp_21_fu_613_p3;

assign zext_ln15_23_fu_633_p1 = tmp_22_fu_625_p3;

assign zext_ln15_24_fu_645_p1 = tmp_23_fu_637_p3;

assign zext_ln15_25_fu_657_p1 = tmp_24_fu_649_p3;

assign zext_ln15_26_fu_669_p1 = tmp_25_fu_661_p3;

assign zext_ln15_27_fu_681_p1 = tmp_26_fu_673_p3;

assign zext_ln15_28_fu_693_p1 = tmp_27_fu_685_p3;

assign zext_ln15_29_fu_705_p1 = tmp_28_fu_697_p3;

assign zext_ln15_2_fu_381_p1 = tmp_1_fu_373_p3;

assign zext_ln15_30_fu_717_p1 = tmp_29_fu_709_p3;

assign zext_ln15_3_fu_393_p1 = tmp_2_fu_385_p3;

assign zext_ln15_4_fu_405_p1 = tmp_3_fu_397_p3;

assign zext_ln15_5_fu_417_p1 = tmp_4_fu_409_p3;

assign zext_ln15_6_fu_429_p1 = tmp_5_fu_421_p3;

assign zext_ln15_7_fu_441_p1 = tmp_6_fu_433_p3;

assign zext_ln15_8_fu_453_p1 = tmp_7_fu_445_p3;

assign zext_ln15_9_fu_465_p1 = tmp_8_fu_457_p3;

assign zext_ln15_fu_357_p1 = trunc_ln15_fu_353_p1;

assign zext_ln57_fu_335_p1 = select_ln57_2_reg_1183_pp0_iter3_reg;

assign zext_ln62_1_fu_327_p1 = select_ln57_reg_1177_pp0_iter2_reg;

assign zext_ln66_fu_331_p1 = grp_fu_1121_p3;

assign zext_ln70_10_fu_829_p1 = add_ln70_9_fu_823_p2;

assign zext_ln70_11_fu_839_p1 = add_ln70_10_fu_833_p2;

assign zext_ln70_12_fu_849_p1 = add_ln70_11_fu_843_p2;

assign zext_ln70_13_fu_859_p1 = add_ln70_12_fu_853_p2;

assign zext_ln70_14_fu_869_p1 = add_ln70_13_fu_863_p2;

assign zext_ln70_15_fu_879_p1 = add_ln70_14_fu_873_p2;

assign zext_ln70_16_fu_889_p1 = add_ln70_15_fu_883_p2;

assign zext_ln70_17_fu_899_p1 = add_ln70_16_fu_893_p2;

assign zext_ln70_18_fu_909_p1 = add_ln70_17_fu_903_p2;

assign zext_ln70_19_fu_919_p1 = add_ln70_18_fu_913_p2;

assign zext_ln70_1_fu_739_p1 = add_ln70_fu_733_p2;

assign zext_ln70_20_fu_929_p1 = add_ln70_19_fu_923_p2;

assign zext_ln70_21_fu_939_p1 = add_ln70_20_fu_933_p2;

assign zext_ln70_22_fu_949_p1 = add_ln70_21_fu_943_p2;

assign zext_ln70_23_fu_959_p1 = add_ln70_22_fu_953_p2;

assign zext_ln70_24_fu_969_p1 = add_ln70_23_fu_963_p2;

assign zext_ln70_25_fu_979_p1 = add_ln70_24_fu_973_p2;

assign zext_ln70_26_fu_989_p1 = add_ln70_25_fu_983_p2;

assign zext_ln70_27_fu_999_p1 = add_ln70_26_fu_993_p2;

assign zext_ln70_28_fu_1009_p1 = add_ln70_27_fu_1003_p2;

assign zext_ln70_29_fu_1019_p1 = add_ln70_28_fu_1013_p2;

assign zext_ln70_2_fu_749_p1 = add_ln70_1_fu_743_p2;

assign zext_ln70_30_fu_1029_p1 = add_ln70_29_fu_1023_p2;

assign zext_ln70_31_fu_1049_p1 = add_ln70_30_reg_1212;

assign zext_ln70_3_fu_759_p1 = add_ln70_2_fu_753_p2;

assign zext_ln70_4_fu_769_p1 = add_ln70_3_fu_763_p2;

assign zext_ln70_5_fu_779_p1 = add_ln70_4_fu_773_p2;

assign zext_ln70_6_fu_789_p1 = add_ln70_5_fu_783_p2;

assign zext_ln70_7_fu_799_p1 = add_ln70_6_fu_793_p2;

assign zext_ln70_8_fu_809_p1 = add_ln70_7_fu_803_p2;

assign zext_ln70_9_fu_819_p1 = add_ln70_8_fu_813_p2;

assign zext_ln70_fu_729_p1 = tmp_30_fu_721_p3;

endmodule //bgn_inference_bgn_inference_Pipeline_LAYER1_XNOR_POP
