[Inputs]
clk50M
rst
is_write
com_read_ready
com_write_ready
=addr_in[31:0]=
=data_in[31:0]=
=com_data_in[7:0]=
[Outputs]
int_com_ack
baseram_ce
baseram_oe
baseram_we
extram_ce
extram_oe
extram_we
enable_com_write
=data_out[31:0]=
=segdisp[31:0]=
=baseram_addr[19:0]=
=extram_addr[19:0]=
=com_data_out[7:0]=
[BiDir]
=baseram_data[31:0]=
=extram_data[31:0]=
[ATTRIBUTES]
VeriModel phy_mem

