# Single host multiple HAPS-100
- Control many HAPS-100 from 1 host through USB

- Using the QSFP host port
	- Up to 4 PCIe boards installed in the same host
	- Works simultaneously with USB

# HAPS-100 Debug architecture
![[haps-100-debug-architecture.png]]

# HAPS-80 S104 clocking
- Schematic 1:
![[haps-80-s104-schematic-1.png]]

- Schematic 2:
![[haps-80-s104-clocking-schematic-2.png]]

# FPGA Generated Clocks
- Each FPGA module has 4 CLK_SRC output clock pins

