
`timescale 1ns / 10ps

module test;


wire  cout, s;

reg  a, b, cin;



fulladder top(cout, s, a, b, cin); 
 

`ifdef verilog

 //please enter any additional verilog stimulus in the /home/mbax3jp2/Cadence/COMP12111/halfadder_run1/testfixture.verilog file
`include 
     "/home/mbax3jp2/Cadence/COMP12111/halfadder_run1/testfixture.verilog"
`endif

endmodule 
