Analysis & Synthesis report for aca_nios_intro
Thu Jul 10 22:16:59 2014
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT
 11. State Machine - |nios_sys|distancecore:distancecore_0|CustomReader:c_0|NextStatexT
 12. State Machine - |nios_sys|nios_sys_sdram_controller:sdram_controller|m_next
 13. State Machine - |nios_sys|nios_sys_sdram_controller:sdram_controller|m_state
 14. State Machine - |nios_sys|nios_sys_sdram_controller:sdram_controller|i_next
 15. State Machine - |nios_sys|nios_sys_sdram_controller:sdram_controller|i_state
 16. State Machine - |nios_sys|usbFIFOCtrl:usbfifoctrl_0|state
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated
 24. Source assignments for nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_w:the_nios_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 25. Source assignments for nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_r:the_nios_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 26. Source assignments for nios_sys_sdram_controller:sdram_controller
 27. Source assignments for nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_register_bank_a_module:nios_sys_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_l9g1:auto_generated
 28. Source assignments for nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_register_bank_b_module:nios_sys_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_m9g1:auto_generated
 29. Source assignments for nios_sys_altpll_0:altpll_0
 30. Source assignments for nios_sys_altpll_0:altpll_0|nios_sys_altpll_0_stdsync_sv6:stdsync2|nios_sys_altpll_0_dffpipe_l2c:dffpipe3
 31. Source assignments for nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated
 32. Source assignments for nios_sys_altpll_1:altpll_1
 33. Source assignments for nios_sys_altpll_1:altpll_1|nios_sys_altpll_1_stdsync_sv6:stdsync2|nios_sys_altpll_1_dffpipe_l2c:dffpipe3
 34. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 35. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 36. Source assignments for altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 37. Source assignments for altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1
 38. Source assignments for altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1
 39. Source assignments for nios_sys_cmd_xbar_demux:cmd_xbar_demux
 40. Source assignments for nios_sys_cmd_xbar_demux_001:cmd_xbar_demux_001
 41. Source assignments for nios_sys_cmd_xbar_demux_002:cmd_xbar_demux_002
 42. Source assignments for nios_sys_cmd_xbar_demux:rsp_xbar_demux
 43. Source assignments for nios_sys_cmd_xbar_demux:rsp_xbar_demux_001
 44. Source assignments for nios_sys_cmd_xbar_demux_002:rsp_xbar_demux_002
 45. Source assignments for nios_sys_cmd_xbar_demux_002:rsp_xbar_demux_003
 46. Source assignments for nios_sys_cmd_xbar_demux_002:rsp_xbar_demux_004
 47. Source assignments for nios_sys_cmd_xbar_demux:rsp_xbar_demux_005
 48. Source assignments for nios_sys_cmd_xbar_demux_002:rsp_xbar_demux_006
 49. Source assignments for nios_sys_cmd_xbar_demux_002:rsp_xbar_demux_007
 50. Source assignments for nios_sys_cmd_xbar_demux_002:rsp_xbar_demux_008
 51. Source assignments for nios_sys_cmd_xbar_demux_002:rsp_xbar_demux_009
 52. Source assignments for nios_sys_cmd_xbar_demux_002:rsp_xbar_demux_010
 53. Source assignments for nios_sys_cmd_xbar_demux_002:rsp_xbar_demux_011
 54. Source assignments for nios_sys_cmd_xbar_demux_002:rsp_xbar_demux_012
 55. Source assignments for nios_sys_cmd_xbar_demux_002:rsp_xbar_demux_013
 56. Source assignments for nios_sys_cmd_xbar_demux_002:rsp_xbar_demux_014
 57. Source assignments for nios_sys_cmd_xbar_demux_003:cmd_xbar_demux_003
 58. Source assignments for nios_sys_cmd_xbar_demux_003:cmd_xbar_demux_004
 59. Source assignments for nios_sys_rsp_xbar_demux_015:rsp_xbar_demux_015
 60. Source assignments for nios_sys_cmd_xbar_demux_005:cmd_xbar_demux_005
 61. Source assignments for nios_sys_cmd_xbar_demux_005:rsp_xbar_demux_016
 62. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 63. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 64. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 65. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 66. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 67. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 68. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 69. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 70. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 71. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 72. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 73. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 74. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 75. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 76. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 77. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 78. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 79. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 80. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 81. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 82. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 83. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 84. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 85. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 86. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 87. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 88. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 89. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 90. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 91. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 92. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 93. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 94. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 95. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 96. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 97. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 98. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 99. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
100. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
101. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
102. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
103. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
104. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
105. Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
106. Parameter Settings for User Entity Instance: nios_sys_onchip_memory2_0:onchip_memory2_0
107. Parameter Settings for User Entity Instance: nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
108. Parameter Settings for User Entity Instance: nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_w:the_nios_sys_jtag_uart_0_scfifo_w|scfifo:wfifo
109. Parameter Settings for User Entity Instance: nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_r:the_nios_sys_jtag_uart_0_scfifo_r|scfifo:rfifo
110. Parameter Settings for User Entity Instance: nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_register_bank_a_module:nios_sys_cpu_0_register_bank_a
111. Parameter Settings for User Entity Instance: nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_register_bank_a_module:nios_sys_cpu_0_register_bank_a|altsyncram:the_altsyncram
112. Parameter Settings for User Entity Instance: nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_register_bank_b_module:nios_sys_cpu_0_register_bank_b
113. Parameter Settings for User Entity Instance: nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_register_bank_b_module:nios_sys_cpu_0_register_bank_b|altsyncram:the_altsyncram
114. Parameter Settings for User Entity Instance: nios_sys_altpll_0:altpll_0|altpll:sd1
115. Parameter Settings for User Entity Instance: nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|nios_sys_dma_fifo_module_fifo_ram_module:nios_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component
116. Parameter Settings for User Entity Instance: nios_sys_cache_0:cache_0
117. Parameter Settings for User Entity Instance: nios_sys_cache_0:cache_0|altsyncram:the_altsyncram
118. Parameter Settings for User Entity Instance: nios_sys_altpll_1:altpll_1|altpll:sd1
119. Parameter Settings for User Entity Instance: altera_merlin_master_translator:cpu_0_instruction_master_translator
120. Parameter Settings for User Entity Instance: altera_merlin_master_translator:cpu_0_data_master_translator
121. Parameter Settings for User Entity Instance: altera_merlin_master_translator:dma_read_master_translator
122. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:onchip_memory2_0_s1_translator
123. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:dma_control_port_slave_translator
124. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
125. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:pio_0_s1_translator
126. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator
127. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:sdram_controller_s1_translator
128. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:performance_counter_0_control_slave_translator
129. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator
130. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator
131. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator
132. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator
133. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:emptyreg_0_avalon_slave_0_translator
134. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator
135. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator
136. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator
137. Parameter Settings for User Entity Instance: altera_merlin_master_translator:dma_write_master_translator
138. Parameter Settings for User Entity Instance: altera_merlin_master_translator:distancecore_0_avalon_master_translator
139. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:cache_0_s1_translator
140. Parameter Settings for User Entity Instance: altera_merlin_master_translator:distancecore_0_avalon_master_1_translator
141. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:cache_0_s2_translator
142. Parameter Settings for User Entity Instance: altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent
143. Parameter Settings for User Entity Instance: altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent
144. Parameter Settings for User Entity Instance: altera_merlin_master_agent:dma_read_master_translator_avalon_universal_master_0_agent
145. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent
146. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
147. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
148. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:dma_control_port_slave_translator_avalon_universal_slave_0_agent
149. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:dma_control_port_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
150. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
151. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
152. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
153. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
154. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent
155. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
156. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
157. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent
158. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
159. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo
160. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo
161. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent
162. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
163. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
164. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent
165. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
166. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
167. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent
168. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
169. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo
170. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo
171. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent
172. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
173. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo
174. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo
175. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent
176. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
177. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo
178. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo
179. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent
180. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
181. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo
182. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo
183. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent
184. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
185. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo
186. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo
187. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent
188. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
189. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo
190. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo
191. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent
192. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
193. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo
194. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo
195. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent
196. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
197. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo
198. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo
199. Parameter Settings for User Entity Instance: altera_merlin_master_agent:dma_write_master_translator_avalon_universal_master_0_agent
200. Parameter Settings for User Entity Instance: altera_merlin_master_agent:distancecore_0_avalon_master_translator_avalon_universal_master_0_agent
201. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:cache_0_s1_translator_avalon_universal_slave_0_agent
202. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:cache_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
203. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:cache_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
204. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:cache_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
205. Parameter Settings for User Entity Instance: altera_merlin_master_agent:distancecore_0_avalon_master_1_translator_avalon_universal_master_0_agent
206. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:cache_0_s2_translator_avalon_universal_slave_0_agent
207. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:cache_0_s2_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
208. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rsp_fifo
209. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rdata_fifo
210. Parameter Settings for User Entity Instance: nios_sys_addr_router:addr_router|nios_sys_addr_router_default_decode:the_default_decode
211. Parameter Settings for User Entity Instance: nios_sys_addr_router_001:addr_router_001|nios_sys_addr_router_001_default_decode:the_default_decode
212. Parameter Settings for User Entity Instance: nios_sys_addr_router_002:addr_router_002|nios_sys_addr_router_002_default_decode:the_default_decode
213. Parameter Settings for User Entity Instance: nios_sys_id_router:id_router|nios_sys_id_router_default_decode:the_default_decode
214. Parameter Settings for User Entity Instance: nios_sys_id_router:id_router_001|nios_sys_id_router_default_decode:the_default_decode
215. Parameter Settings for User Entity Instance: nios_sys_id_router_002:id_router_002|nios_sys_id_router_002_default_decode:the_default_decode
216. Parameter Settings for User Entity Instance: nios_sys_id_router_002:id_router_003|nios_sys_id_router_002_default_decode:the_default_decode
217. Parameter Settings for User Entity Instance: nios_sys_id_router_004:id_router_004|nios_sys_id_router_004_default_decode:the_default_decode
218. Parameter Settings for User Entity Instance: nios_sys_id_router_005:id_router_005|nios_sys_id_router_005_default_decode:the_default_decode
219. Parameter Settings for User Entity Instance: nios_sys_id_router_002:id_router_006|nios_sys_id_router_002_default_decode:the_default_decode
220. Parameter Settings for User Entity Instance: nios_sys_id_router_002:id_router_007|nios_sys_id_router_002_default_decode:the_default_decode
221. Parameter Settings for User Entity Instance: nios_sys_id_router_002:id_router_008|nios_sys_id_router_002_default_decode:the_default_decode
222. Parameter Settings for User Entity Instance: nios_sys_id_router_002:id_router_009|nios_sys_id_router_002_default_decode:the_default_decode
223. Parameter Settings for User Entity Instance: nios_sys_id_router_002:id_router_010|nios_sys_id_router_002_default_decode:the_default_decode
224. Parameter Settings for User Entity Instance: nios_sys_id_router_002:id_router_011|nios_sys_id_router_002_default_decode:the_default_decode
225. Parameter Settings for User Entity Instance: nios_sys_id_router_002:id_router_012|nios_sys_id_router_002_default_decode:the_default_decode
226. Parameter Settings for User Entity Instance: nios_sys_id_router_002:id_router_013|nios_sys_id_router_002_default_decode:the_default_decode
227. Parameter Settings for User Entity Instance: nios_sys_id_router_002:id_router_014|nios_sys_id_router_002_default_decode:the_default_decode
228. Parameter Settings for User Entity Instance: nios_sys_addr_router_003:addr_router_003|nios_sys_addr_router_003_default_decode:the_default_decode
229. Parameter Settings for User Entity Instance: nios_sys_addr_router_003:addr_router_004|nios_sys_addr_router_003_default_decode:the_default_decode
230. Parameter Settings for User Entity Instance: nios_sys_id_router_015:id_router_015|nios_sys_id_router_015_default_decode:the_default_decode
231. Parameter Settings for User Entity Instance: nios_sys_addr_router_005:addr_router_005|nios_sys_addr_router_005_default_decode:the_default_decode
232. Parameter Settings for User Entity Instance: nios_sys_id_router_016:id_router_016|nios_sys_id_router_016_default_decode:the_default_decode
233. Parameter Settings for User Entity Instance: altera_merlin_burst_adapter:burst_adapter
234. Parameter Settings for User Entity Instance: altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba
235. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
236. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
237. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001
238. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
239. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002
240. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
241. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_003
242. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1
243. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_004
244. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1
245. Parameter Settings for User Entity Instance: nios_sys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
246. Parameter Settings for User Entity Instance: nios_sys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
247. Parameter Settings for User Entity Instance: nios_sys_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
248. Parameter Settings for User Entity Instance: nios_sys_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
249. Parameter Settings for User Entity Instance: nios_sys_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb
250. Parameter Settings for User Entity Instance: nios_sys_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
251. Parameter Settings for User Entity Instance: nios_sys_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
252. Parameter Settings for User Entity Instance: nios_sys_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
253. Parameter Settings for User Entity Instance: nios_sys_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
254. Parameter Settings for User Entity Instance: nios_sys_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
255. Parameter Settings for User Entity Instance: nios_sys_cmd_xbar_mux_015:cmd_xbar_mux_015|altera_merlin_arbitrator:arb
256. Parameter Settings for User Entity Instance: nios_sys_cmd_xbar_mux_015:cmd_xbar_mux_015|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
257. Parameter Settings for User Entity Instance: altera_merlin_width_adapter:width_adapter
258. Parameter Settings for User Entity Instance: altera_merlin_width_adapter:width_adapter_001
259. Parameter Settings for User Entity Instance: altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor
260. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser
261. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
262. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
263. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
264. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_001
265. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
266. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
267. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
268. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_002
269. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
270. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
271. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
272. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_003
273. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
274. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
275. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
276. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_004
277. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer
278. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
279. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
280. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_005
281. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer
282. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
283. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
284. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_006
285. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer
286. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
287. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
288. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_007
289. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer
290. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
291. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
292. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_008
293. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer
294. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
295. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
296. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_009
297. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer
298. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
299. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
300. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_010
301. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer
302. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
303. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
304. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_011
305. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer
306. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
307. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
308. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_012
309. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer
310. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
311. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
312. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_013
313. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer
314. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
315. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
316. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_014
317. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer
318. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
319. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
320. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_015
321. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer
322. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
323. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
324. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_016
325. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer
326. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
327. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
328. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_017
329. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer
330. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
331. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
332. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_018
333. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer
334. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
335. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
336. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_019
337. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer
338. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
339. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
340. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_020
341. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer
342. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
343. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
344. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_021
345. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer
346. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
347. Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
348. Parameter Settings for Inferred Entity Instance: distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|lpm_mult:Mult0
349. altsyncram Parameter Settings by Entity Instance
350. scfifo Parameter Settings by Entity Instance
351. altpll Parameter Settings by Entity Instance
352. lpm_mult Parameter Settings by Entity Instance
353. Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_021"
354. Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_020"
355. Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_019"
356. Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_018"
357. Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_017"
358. Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_016"
359. Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_015"
360. Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_014"
361. Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_013"
362. Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_012"
363. Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_011"
364. Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_010"
365. Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_009"
366. Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_008"
367. Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_007"
368. Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_006"
369. Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_005"
370. Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_004"
371. Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_003"
372. Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_002"
373. Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_001"
374. Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser"
375. Port Connectivity Checks: "altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor"
376. Port Connectivity Checks: "altera_merlin_width_adapter:width_adapter_001"
377. Port Connectivity Checks: "altera_merlin_width_adapter:width_adapter"
378. Port Connectivity Checks: "nios_sys_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
379. Port Connectivity Checks: "nios_sys_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
380. Port Connectivity Checks: "nios_sys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
381. Port Connectivity Checks: "altera_reset_controller:rst_controller_004"
382. Port Connectivity Checks: "altera_reset_controller:rst_controller_003"
383. Port Connectivity Checks: "altera_reset_controller:rst_controller_002"
384. Port Connectivity Checks: "altera_reset_controller:rst_controller_001"
385. Port Connectivity Checks: "altera_reset_controller:rst_controller"
386. Port Connectivity Checks: "nios_sys_id_router_016:id_router_016|nios_sys_id_router_016_default_decode:the_default_decode"
387. Port Connectivity Checks: "nios_sys_addr_router_005:addr_router_005|nios_sys_addr_router_005_default_decode:the_default_decode"
388. Port Connectivity Checks: "nios_sys_id_router_015:id_router_015|nios_sys_id_router_015_default_decode:the_default_decode"
389. Port Connectivity Checks: "nios_sys_addr_router_003:addr_router_003|nios_sys_addr_router_003_default_decode:the_default_decode"
390. Port Connectivity Checks: "nios_sys_id_router_005:id_router_005|nios_sys_id_router_005_default_decode:the_default_decode"
391. Port Connectivity Checks: "nios_sys_id_router_004:id_router_004|nios_sys_id_router_004_default_decode:the_default_decode"
392. Port Connectivity Checks: "nios_sys_id_router_002:id_router_002|nios_sys_id_router_002_default_decode:the_default_decode"
393. Port Connectivity Checks: "nios_sys_id_router:id_router|nios_sys_id_router_default_decode:the_default_decode"
394. Port Connectivity Checks: "nios_sys_addr_router_002:addr_router_002|nios_sys_addr_router_002_default_decode:the_default_decode"
395. Port Connectivity Checks: "altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rdata_fifo"
396. Port Connectivity Checks: "altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rsp_fifo"
397. Port Connectivity Checks: "altera_avalon_sc_fifo:cache_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
398. Port Connectivity Checks: "altera_avalon_sc_fifo:cache_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
399. Port Connectivity Checks: "altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo"
400. Port Connectivity Checks: "altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"
401. Port Connectivity Checks: "altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo"
402. Port Connectivity Checks: "altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"
403. Port Connectivity Checks: "altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo"
404. Port Connectivity Checks: "altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"
405. Port Connectivity Checks: "altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo"
406. Port Connectivity Checks: "altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"
407. Port Connectivity Checks: "altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo"
408. Port Connectivity Checks: "altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"
409. Port Connectivity Checks: "altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo"
410. Port Connectivity Checks: "altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"
411. Port Connectivity Checks: "altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo"
412. Port Connectivity Checks: "altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"
413. Port Connectivity Checks: "altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo"
414. Port Connectivity Checks: "altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"
415. Port Connectivity Checks: "altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
416. Port Connectivity Checks: "altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
417. Port Connectivity Checks: "altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo"
418. Port Connectivity Checks: "altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"
419. Port Connectivity Checks: "altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
420. Port Connectivity Checks: "altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
421. Port Connectivity Checks: "altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
422. Port Connectivity Checks: "altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
423. Port Connectivity Checks: "altera_merlin_slave_translator:cache_0_s2_translator"
424. Port Connectivity Checks: "altera_merlin_master_translator:distancecore_0_avalon_master_1_translator"
425. Port Connectivity Checks: "altera_merlin_slave_translator:cache_0_s1_translator"
426. Port Connectivity Checks: "altera_merlin_master_translator:distancecore_0_avalon_master_translator"
427. Port Connectivity Checks: "altera_merlin_master_translator:dma_write_master_translator"
428. Port Connectivity Checks: "altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator"
429. Port Connectivity Checks: "altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator"
430. Port Connectivity Checks: "altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator"
431. Port Connectivity Checks: "altera_merlin_slave_translator:emptyreg_0_avalon_slave_0_translator"
432. Port Connectivity Checks: "altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator"
433. Port Connectivity Checks: "altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator"
434. Port Connectivity Checks: "altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator"
435. Port Connectivity Checks: "altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator"
436. Port Connectivity Checks: "altera_merlin_slave_translator:performance_counter_0_control_slave_translator"
437. Port Connectivity Checks: "altera_merlin_slave_translator:sdram_controller_s1_translator"
438. Port Connectivity Checks: "altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator"
439. Port Connectivity Checks: "altera_merlin_slave_translator:pio_0_s1_translator"
440. Port Connectivity Checks: "altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
441. Port Connectivity Checks: "altera_merlin_slave_translator:dma_control_port_slave_translator"
442. Port Connectivity Checks: "altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
443. Port Connectivity Checks: "altera_merlin_master_translator:dma_read_master_translator"
444. Port Connectivity Checks: "altera_merlin_master_translator:cpu_0_data_master_translator"
445. Port Connectivity Checks: "altera_merlin_master_translator:cpu_0_instruction_master_translator"
446. Port Connectivity Checks: "nios_sys_altpll_1:altpll_1"
447. Port Connectivity Checks: "SkipAddrReg:skipaddrreg_0"
448. Port Connectivity Checks: "BaseQAddr:baseqaddr_0"
449. Port Connectivity Checks: "KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk"
450. Port Connectivity Checks: "KnnWrapper:knnclasscore|knnclass:c0|MuxDist:c4"
451. Port Connectivity Checks: "KnnWrapper:knnclasscore|knnclass:c0|MuxClass:c2"
452. Port Connectivity Checks: "KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:7:PGGenFH:PGBlockFH"
453. Port Connectivity Checks: "KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:6:PGGenFH:PGBlockFH"
454. Port Connectivity Checks: "KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:5:PGGenFH:PGBlockFH"
455. Port Connectivity Checks: "KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:4:PGGenFH:PGBlockFH"
456. Port Connectivity Checks: "KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:3:PGGenFH:PGBlockFH"
457. Port Connectivity Checks: "KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH"
458. Port Connectivity Checks: "KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:1:PGGenFH:PGBlockFH"
459. Port Connectivity Checks: "KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH"
460. Port Connectivity Checks: "KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0"
461. Port Connectivity Checks: "KnnWrapper:knnclasscore|knnclass:c0"
462. Port Connectivity Checks: "KnnWrapper:knnclasscore"
463. Port Connectivity Checks: "NDimReg:ndimreg"
464. Port Connectivity Checks: "distancecore:distancecore_0"
465. Port Connectivity Checks: "nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|nios_sys_dma_fifo_module_fifo_ram_module:nios_sys_dma_fifo_module_fifo_ram"
466. Port Connectivity Checks: "nios_sys_dma:dma|nios_sys_dma_read_data_mux:the_nios_sys_dma_read_data_mux"
467. Port Connectivity Checks: "nios_sys_dma:dma"
468. Port Connectivity Checks: "nios_sys_altpll_0:altpll_0"
469. Port Connectivity Checks: "nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_test_bench:the_nios_sys_cpu_0_test_bench"
470. Port Connectivity Checks: "nios_sys_cpu_0:cpu_0"
471. Port Connectivity Checks: "nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module"
472. Port Connectivity Checks: "nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic"
473. Port Connectivity Checks: "nios_sys_jtag_uart_0:jtag_uart_0"
474. Elapsed Time Per Partition
475. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jul 10 22:16:58 2014    ;
; Quartus II 32-bit Version          ; 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name                      ; aca_nios_intro                           ;
; Top-level Entity Name              ; nios_sys                                 ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 7,306                                    ;
;     Total combinational functions  ; 5,644                                    ;
;     Dedicated logic registers      ; 4,306                                    ;
; Total registers                    ; 4306                                     ;
; Total pins                         ; 95                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 102,400                                  ;
; Embedded Multiplier 9-bit elements ; 2                                        ;
; Total PLLs                         ; 2                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C8       ;                    ;
; Top-level entity name                                                      ; nios_sys           ; aca_nios_intro     ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Timing-Driven Synthesis                                                    ; On                 ; Off                ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                       ; Library ;
+-----------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------+
; synthesis/submodules/nios_sys_rsp_xbar_demux_015.sv             ; yes             ; User SystemVerilog HDL File            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/nios_sys_rsp_xbar_demux_015.sv             ;         ;
; synthesis/submodules/nios_sys_id_router_016.sv                  ; yes             ; User SystemVerilog HDL File            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/nios_sys_id_router_016.sv                  ;         ;
; synthesis/submodules/nios_sys_id_router_015.sv                  ; yes             ; User SystemVerilog HDL File            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/nios_sys_id_router_015.sv                  ;         ;
; synthesis/submodules/nios_sys_cmd_xbar_mux_015.sv               ; yes             ; User SystemVerilog HDL File            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/nios_sys_cmd_xbar_mux_015.sv               ;         ;
; synthesis/submodules/nios_sys_cmd_xbar_demux_005.sv             ; yes             ; User SystemVerilog HDL File            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/nios_sys_cmd_xbar_demux_005.sv             ;         ;
; synthesis/submodules/overflowlatch.vhd                          ; yes             ; User VHDL File                         ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/overflowlatch.vhd                          ;         ;
; synthesis/submodules/deccl.vhd                                  ; yes             ; User VHDL File                         ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/deccl.vhd                                  ;         ;
; synthesis/submodules/dropdist.vhd                               ; yes             ; User VHDL File                         ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/dropdist.vhd                               ;         ;
; synthesis/submodules/usbFIFOctrl.vhd                            ; yes             ; User VHDL File                         ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/usbFIFOctrl.vhd                            ;         ;
; synthesis/submodules/customreader.vhd                           ; yes             ; User VHDL File                         ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/customreader.vhd                           ;         ;
; synthesis/submodules/avinterface.vhd                            ; yes             ; User VHDL File                         ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/avinterface.vhd                            ;         ;
; synthesis/submodules/nios_sys_altpll_1.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/nios_sys_altpll_1.v                        ;         ;
; synthesis/submodules/muxdist.vhd                                ; yes             ; User VHDL File                         ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/muxdist.vhd                                ;         ;
; synthesis/submodules/muxclass.vhd                               ; yes             ; User VHDL File                         ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/muxclass.vhd                               ;         ;
; synthesis/submodules/prefix.vhd                                 ; yes             ; User VHDL File                         ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/prefix.vhd                                 ;         ;
; synthesis/submodules/pg.vhd                                     ; yes             ; User VHDL File                         ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/pg.vhd                                     ;         ;
; synthesis/submodules/muxkaddr.vhd                               ; yes             ; User VHDL File                         ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/muxkaddr.vhd                               ;         ;
; synthesis/submodules/compdist.vhd                               ; yes             ; User VHDL File                         ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/compdist.vhd                               ;         ;
; synthesis/submodules/subdim.vhd                                 ; yes             ; User VHDL File                         ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/subdim.vhd                                 ;         ;
; synthesis/submodules/twopower.vhd                               ; yes             ; User VHDL File                         ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/twopower.vhd                               ;         ;
; synthesis/submodules/Summation.vhd                              ; yes             ; User VHDL File                         ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/Summation.vhd                              ;         ;
; synthesis/submodules/eucdistpkg.vhd                             ; yes             ; User VHDL File                         ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/eucdistpkg.vhd                             ;         ;
; synthesis/submodules/eucdis.vhd                                 ; yes             ; User VHDL File                         ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/eucdis.vhd                                 ;         ;
; synthesis/submodules/countcl.vhd                                ; yes             ; User VHDL File                         ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/countcl.vhd                                ;         ;
; synthesis/submodules/common_types.vhd                           ; yes             ; User VHDL File                         ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/common_types.vhd                           ;         ;
; synthesis/submodules/findmaxcl.vhd                              ; yes             ; User VHDL File                         ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/findmaxcl.vhd                              ;         ;
; synthesis/submodules/voter.vhd                                  ; yes             ; User VHDL File                         ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/voter.vhd                                  ;         ;
; synthesis/submodules/muxcompcl.vhd                              ; yes             ; User VHDL File                         ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/muxcompcl.vhd                              ;         ;
; synthesis/submodules/kram.vhd                                   ; yes             ; User VHDL File                         ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/kram.vhd                                   ;         ;
; synthesis/submodules/knnclass.vhd                               ; yes             ; User VHDL File                         ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/knnclass.vhd                               ;         ;
; synthesis/submodules/controllerclass.vhd                        ; yes             ; User VHDL File                         ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/controllerclass.vhd                        ;         ;
; synthesis/submodules/findmaxdist.vhd                            ; yes             ; User VHDL File                         ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/findmaxdist.vhd                            ;         ;
; synthesis/submodules/nios_sys_onchip_memory2_0.v                ; yes             ; User Verilog HDL File                  ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/nios_sys_onchip_memory2_0.v                ;         ;
; synthesis/submodules/nios_sys_jtag_uart_0.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/nios_sys_jtag_uart_0.v                     ;         ;
; synthesis/submodules/nios_sys_pio_0.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/nios_sys_pio_0.v                           ;         ;
; synthesis/submodules/nios_sys_sdram_controller.v                ; yes             ; User Verilog HDL File                  ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/nios_sys_sdram_controller.v                ;         ;
; synthesis/submodules/nios_sys_cpu_0_test_bench.v                ; yes             ; User Verilog HDL File                  ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/nios_sys_cpu_0_test_bench.v                ;         ;
; synthesis/submodules/nios_sys_cpu_0.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/nios_sys_cpu_0.v                           ;         ;
; synthesis/submodules/nios_sys_altpll_0.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/nios_sys_altpll_0.v                        ;         ;
; synthesis/submodules/nios_sys_performance_counter_0.v           ; yes             ; User Verilog HDL File                  ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/nios_sys_performance_counter_0.v           ;         ;
; synthesis/submodules/nios_sys_dma.v                             ; yes             ; User Verilog HDL File                  ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/nios_sys_dma.v                             ;         ;
; synthesis/submodules/nios_sys_cache_0.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/nios_sys_cache_0.v                         ;         ;
; synthesis/submodules/ndimreg.vhd                                ; yes             ; User VHDL File                         ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/ndimreg.vhd                                ;         ;
; synthesis/submodules/distancecore.vhd                           ; yes             ; User VHDL File                         ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/distancecore.vhd                           ;         ;
; synthesis/submodules/skipaddrreg.vhd                            ; yes             ; User VHDL File                         ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/skipaddrreg.vhd                            ;         ;
; synthesis/submodules/ntrreg.vhd                                 ; yes             ; User VHDL File                         ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/ntrreg.vhd                                 ;         ;
; synthesis/submodules/nios_sys_rsp_xbar_mux_001.sv               ; yes             ; User SystemVerilog HDL File            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/nios_sys_rsp_xbar_mux_001.sv               ;         ;
; synthesis/submodules/nios_sys_rsp_xbar_mux.sv                   ; yes             ; User SystemVerilog HDL File            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/nios_sys_rsp_xbar_mux.sv                   ;         ;
; synthesis/submodules/nios_sys_irq_mapper.sv                     ; yes             ; User SystemVerilog HDL File            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/nios_sys_irq_mapper.sv                     ;         ;
; synthesis/submodules/nios_sys_id_router_005.sv                  ; yes             ; User SystemVerilog HDL File            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/nios_sys_id_router_005.sv                  ;         ;
; synthesis/submodules/nios_sys_id_router_004.sv                  ; yes             ; User SystemVerilog HDL File            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/nios_sys_id_router_004.sv                  ;         ;
; synthesis/submodules/nios_sys_id_router_002.sv                  ; yes             ; User SystemVerilog HDL File            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/nios_sys_id_router_002.sv                  ;         ;
; synthesis/submodules/nios_sys_id_router.sv                      ; yes             ; User SystemVerilog HDL File            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/nios_sys_id_router.sv                      ;         ;
; synthesis/submodules/nios_sys_cmd_xbar_mux.sv                   ; yes             ; User SystemVerilog HDL File            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/nios_sys_cmd_xbar_mux.sv                   ;         ;
; synthesis/submodules/nios_sys_cmd_xbar_demux_003.sv             ; yes             ; User SystemVerilog HDL File            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/nios_sys_cmd_xbar_demux_003.sv             ;         ;
; synthesis/submodules/nios_sys_cmd_xbar_demux_002.sv             ; yes             ; User SystemVerilog HDL File            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/nios_sys_cmd_xbar_demux_002.sv             ;         ;
; synthesis/submodules/nios_sys_cmd_xbar_demux_001.sv             ; yes             ; User SystemVerilog HDL File            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/nios_sys_cmd_xbar_demux_001.sv             ;         ;
; synthesis/submodules/nios_sys_cmd_xbar_demux.sv                 ; yes             ; User SystemVerilog HDL File            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/nios_sys_cmd_xbar_demux.sv                 ;         ;
; synthesis/submodules/nios_sys_addr_router_005.sv                ; yes             ; User SystemVerilog HDL File            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/nios_sys_addr_router_005.sv                ;         ;
; synthesis/submodules/nios_sys_addr_router_003.sv                ; yes             ; User SystemVerilog HDL File            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/nios_sys_addr_router_003.sv                ;         ;
; synthesis/submodules/nios_sys_addr_router_002.sv                ; yes             ; User SystemVerilog HDL File            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/nios_sys_addr_router_002.sv                ;         ;
; synthesis/submodules/nios_sys_addr_router_001.sv                ; yes             ; User SystemVerilog HDL File            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/nios_sys_addr_router_001.sv                ;         ;
; synthesis/submodules/nios_sys_addr_router.sv                    ; yes             ; User SystemVerilog HDL File            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/nios_sys_addr_router.sv                    ;         ;
; synthesis/submodules/knnwrapper.vhd                             ; yes             ; User VHDL File                         ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/knnwrapper.vhd                             ;         ;
; synthesis/submodules/fullreg.vhd                                ; yes             ; User VHDL File                         ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/fullreg.vhd                                ;         ;
; synthesis/submodules/endtsetreg.vhd                             ; yes             ; User VHDL File                         ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/endtsetreg.vhd                             ;         ;
; synthesis/submodules/emptyreg.vhd                               ; yes             ; User VHDL File                         ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/emptyreg.vhd                               ;         ;
; synthesis/submodules/baseqaddr.vhdl                             ; yes             ; User VHDL File                         ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/baseqaddr.vhdl                             ;         ;
; synthesis/submodules/altera_reset_synchronizer.v                ; yes             ; User Verilog HDL File                  ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/altera_reset_synchronizer.v                ;         ;
; synthesis/submodules/altera_reset_controller.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/altera_reset_controller.v                  ;         ;
; synthesis/submodules/altera_merlin_width_adapter.sv             ; yes             ; User SystemVerilog HDL File            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/altera_merlin_width_adapter.sv             ;         ;
; synthesis/submodules/altera_merlin_slave_translator.sv          ; yes             ; User SystemVerilog HDL File            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/altera_merlin_slave_translator.sv          ;         ;
; synthesis/submodules/altera_merlin_slave_agent.sv               ; yes             ; User SystemVerilog HDL File            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/altera_merlin_slave_agent.sv               ;         ;
; synthesis/submodules/altera_merlin_master_translator.sv         ; yes             ; User SystemVerilog HDL File            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/altera_merlin_master_translator.sv         ;         ;
; synthesis/submodules/altera_merlin_master_agent.sv              ; yes             ; User SystemVerilog HDL File            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/altera_merlin_master_agent.sv              ;         ;
; synthesis/submodules/altera_merlin_burst_uncompressor.sv        ; yes             ; User SystemVerilog HDL File            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/altera_merlin_burst_uncompressor.sv        ;         ;
; synthesis/submodules/altera_merlin_burst_adapter.sv             ; yes             ; User SystemVerilog HDL File            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/altera_merlin_burst_adapter.sv             ;         ;
; synthesis/submodules/altera_merlin_arbitrator.sv                ; yes             ; User SystemVerilog HDL File            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/altera_merlin_arbitrator.sv                ;         ;
; synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v ; yes             ; User Verilog HDL File                  ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v ;         ;
; synthesis/submodules/altera_avalon_st_clock_crosser.v           ; yes             ; User Verilog HDL File                  ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/altera_avalon_st_clock_crosser.v           ;         ;
; synthesis/submodules/altera_avalon_sc_fifo.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/altera_avalon_sc_fifo.v                    ;         ;
; synthesis/nios_sys.v                                            ; yes             ; User Verilog HDL File                  ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/nios_sys.v                                            ;         ;
; synthesis/submodules/muxcompdist.vhd                            ; yes             ; User VHDL File                         ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/synthesis/submodules/muxcompdist.vhd                            ;         ;
; altsyncram.tdf                                                  ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf                                                      ;         ;
; stratix_ram_block.inc                                           ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                               ;         ;
; lpm_mux.inc                                                     ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.inc                                                         ;         ;
; lpm_decode.inc                                                  ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_decode.inc                                                      ;         ;
; aglobal121.inc                                                  ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/aglobal121.inc                                                      ;         ;
; a_rdenreg.inc                                                   ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                       ;         ;
; altrom.inc                                                      ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altrom.inc                                                          ;         ;
; altram.inc                                                      ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altram.inc                                                          ;         ;
; altdpram.inc                                                    ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altdpram.inc                                                        ;         ;
; db/altsyncram_l2d1.tdf                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/db/altsyncram_l2d1.tdf                                          ;         ;
; nios_sys_onchip_memory2_0.hex                                   ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/nios_sys_onchip_memory2_0.hex                                   ;         ;
; scfifo.tdf                                                      ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf                                                          ;         ;
; a_regfifo.inc                                                   ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/a_regfifo.inc                                                       ;         ;
; a_dpfifo.inc                                                    ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                        ;         ;
; a_i2fifo.inc                                                    ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                        ;         ;
; a_fffifo.inc                                                    ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/a_fffifo.inc                                                        ;         ;
; a_f2fifo.inc                                                    ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                        ;         ;
; db/scfifo_1n21.tdf                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/db/scfifo_1n21.tdf                                              ;         ;
; db/a_dpfifo_8t21.tdf                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/db/a_dpfifo_8t21.tdf                                            ;         ;
; db/a_fefifo_7cf.tdf                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/db/a_fefifo_7cf.tdf                                             ;         ;
; db/cntr_rj7.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/db/cntr_rj7.tdf                                                 ;         ;
; db/dpram_5h21.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/db/dpram_5h21.tdf                                               ;         ;
; db/altsyncram_9tl1.tdf                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/db/altsyncram_9tl1.tdf                                          ;         ;
; db/cntr_fjb.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/db/cntr_fjb.tdf                                                 ;         ;
; alt_jtag_atlantic.v                                             ; yes             ; Encrypted Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                 ;         ;
; db/altsyncram_l9g1.tdf                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/db/altsyncram_l9g1.tdf                                          ;         ;
; nios_sys_cpu_0_rf_ram_a.mif                                     ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/nios_sys_cpu_0_rf_ram_a.mif                                     ;         ;
; db/altsyncram_m9g1.tdf                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/db/altsyncram_m9g1.tdf                                          ;         ;
; nios_sys_cpu_0_rf_ram_b.mif                                     ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/nios_sys_cpu_0_rf_ram_b.mif                                     ;         ;
; altpll.tdf                                                      ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf                                                          ;         ;
; stratix_pll.inc                                                 ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_pll.inc                                                     ;         ;
; stratixii_pll.inc                                               ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                   ;         ;
; cycloneii_pll.inc                                               ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                   ;         ;
; lpm_ram_dp.tdf                                                  ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf                                                      ;         ;
; altdpram.tdf                                                    ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altdpram.tdf                                                        ;         ;
; memmodes.inc                                                    ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/others/maxplus2/memmodes.inc                                                      ;         ;
; a_hdffe.inc                                                     ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/a_hdffe.inc                                                         ;         ;
; alt_le_rden_reg.inc                                             ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                 ;         ;
; altsyncram.inc                                                  ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.inc                                                      ;         ;
; lpm_mux.tdf                                                     ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                         ;         ;
; muxlut.inc                                                      ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/muxlut.inc                                                          ;         ;
; bypassff.inc                                                    ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/bypassff.inc                                                        ;         ;
; altshift.inc                                                    ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altshift.inc                                                        ;         ;
; db/mux_coc.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/db/mux_coc.tdf                                                  ;         ;
; lpm_decode.tdf                                                  ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                      ;         ;
; declut.inc                                                      ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/declut.inc                                                          ;         ;
; lpm_compare.inc                                                 ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_compare.inc                                                     ;         ;
; lpm_constant.inc                                                ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_constant.inc                                                    ;         ;
; db/decode_uqf.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/db/decode_uqf.tdf                                               ;         ;
; db/altsyncram_i8v1.tdf                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/db/altsyncram_i8v1.tdf                                          ;         ;
; altera_std_synchronizer.v                                       ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                           ;         ;
; sld_hub.vhd                                                     ; yes             ; Encrypted Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/sld_hub.vhd                                                         ;         ;
; sld_jtag_hub.vhd                                                ; yes             ; Encrypted Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                    ;         ;
; sld_rom_sr.vhd                                                  ; yes             ; Encrypted Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                      ;         ;
; lpm_mult.tdf                                                    ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                        ;         ;
; lpm_add_sub.inc                                                 ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                     ;         ;
; multcore.inc                                                    ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/multcore.inc                                                        ;         ;
; db/mult_31t.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/Giovanni/Desktop/tesi_pulita/knn_acc_par1/db/mult_31t.tdf                                                 ;         ;
+-----------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 7,306  ;
;                                             ;        ;
; Total combinational functions               ; 5644   ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 2841   ;
;     -- 3 input functions                    ; 1779   ;
;     -- <=2 input functions                  ; 1024   ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 4912   ;
;     -- arithmetic mode                      ; 732    ;
;                                             ;        ;
; Total registers                             ; 4306   ;
;     -- Dedicated logic registers            ; 4306   ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 95     ;
; Total memory bits                           ; 102400 ;
; Embedded Multiplier 9-bit elements          ; 2      ;
; Total PLLs                                  ; 2      ;
;     -- PLLs                                 ; 2      ;
;                                             ;        ;
; Maximum fan-out                             ; 2370   ;
; Total fan-out                               ; 35153  ;
; Average fan-out                             ; 3.45   ;
+---------------------------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                     ; Library Name ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |nios_sys                                                                                                         ; 5644 (1)          ; 4306 (0)     ; 102400      ; 2            ; 0       ; 1         ; 95   ; 0            ; |nios_sys                                                                                                                                                                                                                                               ;              ;
;    |BaseQAddr:baseqaddr_0|                                                                                        ; 3 (3)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|BaseQAddr:baseqaddr_0                                                                                                                                                                                                                         ;              ;
;    |EmptyReg:emptyreg_0|                                                                                          ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|EmptyReg:emptyreg_0                                                                                                                                                                                                                           ;              ;
;    |EndTSetReg:endtsetreg_0|                                                                                      ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|EndTSetReg:endtsetreg_0                                                                                                                                                                                                                       ;              ;
;    |FullReg:fullreg_0|                                                                                            ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|FullReg:fullreg_0                                                                                                                                                                                                                             ;              ;
;    |KnnWrapper:knnclasscore|                                                                                      ; 1531 (0)          ; 1353 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore                                                                                                                                                                                                                       ;              ;
;       |knnclass:c0|                                                                                               ; 1531 (2)          ; 1353 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0                                                                                                                                                                                                           ;              ;
;          |AvInterface:c8|                                                                                         ; 179 (179)         ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8                                                                                                                                                                                            ;              ;
;          |ControllerClass:c0|                                                                                     ; 86 (86)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0                                                                                                                                                                                        ;              ;
;          |DropDist:c6|                                                                                            ; 22 (0)            ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|DropDist:c6                                                                                                                                                                                               ;              ;
;             |CompDist:\DropDistGen:0:CompDistBlk|                                                                 ; 22 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|DropDist:c6|CompDist:\DropDistGen:0:CompDistBlk                                                                                                                                                           ;              ;
;                |PG:\GenPGLayer:0:PGGenFH:PGBlockFH|                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|DropDist:c6|CompDist:\DropDistGen:0:CompDistBlk|PG:\GenPGLayer:0:PGGenFH:PGBlockFH                                                                                                                        ;              ;
;                |PG:\GenPGLayer:7:PGGenFH:PGBlockFH|                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|DropDist:c6|CompDist:\DropDistGen:0:CompDistBlk|PG:\GenPGLayer:7:PGGenFH:PGBlockFH                                                                                                                        ;              ;
;                |Prefix:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen|                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|DropDist:c6|CompDist:\DropDistGen:0:CompDistBlk|Prefix:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen                                                                                                       ;              ;
;                |Prefix:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen|                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|DropDist:c6|CompDist:\DropDistGen:0:CompDistBlk|Prefix:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen                                                                                                       ;              ;
;                |Prefix:\TreeGenExt:2:TreeGenInt:0:NodeGen:PrefixGen|                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|DropDist:c6|CompDist:\DropDistGen:0:CompDistBlk|Prefix:\TreeGenExt:2:TreeGenInt:0:NodeGen:PrefixGen                                                                                                       ;              ;
;          |FindMaxDist:c1|                                                                                         ; 596 (0)           ; 522 (256)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1                                                                                                                                                                                            ;              ;
;             |MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|                                                         ; 39 (31)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH                                                                                                                                                ;              ;
;                |PG:\GenPGLayer:0:PGGenFH:PGBlockFH|                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|PG:\GenPGLayer:0:PGGenFH:PGBlockFH                                                                                                             ;              ;
;                |PG:\GenPGLayer:11:PGGenFH:PGBlockFH|                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|PG:\GenPGLayer:11:PGGenFH:PGBlockFH                                                                                                            ;              ;
;                |PG:\GenPGLayer:8:PGGenFH:PGBlockFH|                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|PG:\GenPGLayer:8:PGGenFH:PGBlockFH                                                                                                             ;              ;
;                |Prefix:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen|                                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|Prefix:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen                                                                                            ;              ;
;                |Prefix:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen|                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|Prefix:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen                                                                                            ;              ;
;             |MuxCompDist:\GenPGLayer:1:PGGenFH:PGBlockFH|                                                         ; 39 (31)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:1:PGGenFH:PGBlockFH                                                                                                                                                ;              ;
;                |PG:\GenPGLayer:0:PGGenFH:PGBlockFH|                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:1:PGGenFH:PGBlockFH|PG:\GenPGLayer:0:PGGenFH:PGBlockFH                                                                                                             ;              ;
;                |PG:\GenPGLayer:11:PGGenFH:PGBlockFH|                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:1:PGGenFH:PGBlockFH|PG:\GenPGLayer:11:PGGenFH:PGBlockFH                                                                                                            ;              ;
;                |PG:\GenPGLayer:8:PGGenFH:PGBlockFH|                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:1:PGGenFH:PGBlockFH|PG:\GenPGLayer:8:PGGenFH:PGBlockFH                                                                                                             ;              ;
;                |Prefix:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen|                                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:1:PGGenFH:PGBlockFH|Prefix:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen                                                                                            ;              ;
;                |Prefix:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen|                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:1:PGGenFH:PGBlockFH|Prefix:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen                                                                                            ;              ;
;             |MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH|                                                         ; 39 (31)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH                                                                                                                                                ;              ;
;                |PG:\GenPGLayer:0:PGGenFH:PGBlockFH|                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH|PG:\GenPGLayer:0:PGGenFH:PGBlockFH                                                                                                             ;              ;
;                |PG:\GenPGLayer:11:PGGenFH:PGBlockFH|                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH|PG:\GenPGLayer:11:PGGenFH:PGBlockFH                                                                                                            ;              ;
;                |PG:\GenPGLayer:8:PGGenFH:PGBlockFH|                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH|PG:\GenPGLayer:8:PGGenFH:PGBlockFH                                                                                                             ;              ;
;                |Prefix:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen|                                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH|Prefix:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen                                                                                            ;              ;
;                |Prefix:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen|                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH|Prefix:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen                                                                                            ;              ;
;             |MuxCompDist:\GenPGLayer:3:PGGenFH:PGBlockFH|                                                         ; 39 (31)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:3:PGGenFH:PGBlockFH                                                                                                                                                ;              ;
;                |PG:\GenPGLayer:0:PGGenFH:PGBlockFH|                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:3:PGGenFH:PGBlockFH|PG:\GenPGLayer:0:PGGenFH:PGBlockFH                                                                                                             ;              ;
;                |PG:\GenPGLayer:11:PGGenFH:PGBlockFH|                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:3:PGGenFH:PGBlockFH|PG:\GenPGLayer:11:PGGenFH:PGBlockFH                                                                                                            ;              ;
;                |PG:\GenPGLayer:8:PGGenFH:PGBlockFH|                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:3:PGGenFH:PGBlockFH|PG:\GenPGLayer:8:PGGenFH:PGBlockFH                                                                                                             ;              ;
;                |Prefix:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen|                                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:3:PGGenFH:PGBlockFH|Prefix:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen                                                                                            ;              ;
;                |Prefix:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen|                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:3:PGGenFH:PGBlockFH|Prefix:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen                                                                                            ;              ;
;             |MuxCompDist:\GenPGLayer:4:PGGenFH:PGBlockFH|                                                         ; 39 (31)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:4:PGGenFH:PGBlockFH                                                                                                                                                ;              ;
;                |PG:\GenPGLayer:0:PGGenFH:PGBlockFH|                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:4:PGGenFH:PGBlockFH|PG:\GenPGLayer:0:PGGenFH:PGBlockFH                                                                                                             ;              ;
;                |PG:\GenPGLayer:11:PGGenFH:PGBlockFH|                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:4:PGGenFH:PGBlockFH|PG:\GenPGLayer:11:PGGenFH:PGBlockFH                                                                                                            ;              ;
;                |PG:\GenPGLayer:8:PGGenFH:PGBlockFH|                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:4:PGGenFH:PGBlockFH|PG:\GenPGLayer:8:PGGenFH:PGBlockFH                                                                                                             ;              ;
;                |Prefix:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen|                                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:4:PGGenFH:PGBlockFH|Prefix:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen                                                                                            ;              ;
;                |Prefix:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen|                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:4:PGGenFH:PGBlockFH|Prefix:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen                                                                                            ;              ;
;             |MuxCompDist:\GenPGLayer:5:PGGenFH:PGBlockFH|                                                         ; 39 (31)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:5:PGGenFH:PGBlockFH                                                                                                                                                ;              ;
;                |PG:\GenPGLayer:0:PGGenFH:PGBlockFH|                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:5:PGGenFH:PGBlockFH|PG:\GenPGLayer:0:PGGenFH:PGBlockFH                                                                                                             ;              ;
;                |PG:\GenPGLayer:11:PGGenFH:PGBlockFH|                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:5:PGGenFH:PGBlockFH|PG:\GenPGLayer:11:PGGenFH:PGBlockFH                                                                                                            ;              ;
;                |PG:\GenPGLayer:8:PGGenFH:PGBlockFH|                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:5:PGGenFH:PGBlockFH|PG:\GenPGLayer:8:PGGenFH:PGBlockFH                                                                                                             ;              ;
;                |Prefix:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen|                                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:5:PGGenFH:PGBlockFH|Prefix:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen                                                                                            ;              ;
;                |Prefix:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen|                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:5:PGGenFH:PGBlockFH|Prefix:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen                                                                                            ;              ;
;             |MuxCompDist:\GenPGLayer:6:PGGenFH:PGBlockFH|                                                         ; 39 (31)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:6:PGGenFH:PGBlockFH                                                                                                                                                ;              ;
;                |PG:\GenPGLayer:0:PGGenFH:PGBlockFH|                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:6:PGGenFH:PGBlockFH|PG:\GenPGLayer:0:PGGenFH:PGBlockFH                                                                                                             ;              ;
;                |PG:\GenPGLayer:11:PGGenFH:PGBlockFH|                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:6:PGGenFH:PGBlockFH|PG:\GenPGLayer:11:PGGenFH:PGBlockFH                                                                                                            ;              ;
;                |PG:\GenPGLayer:8:PGGenFH:PGBlockFH|                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:6:PGGenFH:PGBlockFH|PG:\GenPGLayer:8:PGGenFH:PGBlockFH                                                                                                             ;              ;
;                |Prefix:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen|                                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:6:PGGenFH:PGBlockFH|Prefix:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen                                                                                            ;              ;
;                |Prefix:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen|                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:6:PGGenFH:PGBlockFH|Prefix:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen                                                                                            ;              ;
;             |MuxCompDist:\GenPGLayer:7:PGGenFH:PGBlockFH|                                                         ; 39 (31)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:7:PGGenFH:PGBlockFH                                                                                                                                                ;              ;
;                |PG:\GenPGLayer:0:PGGenFH:PGBlockFH|                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:7:PGGenFH:PGBlockFH|PG:\GenPGLayer:0:PGGenFH:PGBlockFH                                                                                                             ;              ;
;                |PG:\GenPGLayer:11:PGGenFH:PGBlockFH|                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:7:PGGenFH:PGBlockFH|PG:\GenPGLayer:11:PGGenFH:PGBlockFH                                                                                                            ;              ;
;                |PG:\GenPGLayer:8:PGGenFH:PGBlockFH|                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:7:PGGenFH:PGBlockFH|PG:\GenPGLayer:8:PGGenFH:PGBlockFH                                                                                                             ;              ;
;                |Prefix:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen|                                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:7:PGGenFH:PGBlockFH|Prefix:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen                                                                                            ;              ;
;                |Prefix:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen|                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:7:PGGenFH:PGBlockFH|Prefix:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen                                                                                            ;              ;
;             |MuxCompDist:\TreeGenExt:0:TreeGenInt:0:NodeGen:PrefixGen|                                            ; 42 (34)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:0:TreeGenInt:0:NodeGen:PrefixGen                                                                                                                                   ;              ;
;                |PG:\GenPGLayer:0:PGGenFH:PGBlockFH|                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:0:TreeGenInt:0:NodeGen:PrefixGen|PG:\GenPGLayer:0:PGGenFH:PGBlockFH                                                                                                ;              ;
;                |PG:\GenPGLayer:11:PGGenFH:PGBlockFH|                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:0:TreeGenInt:0:NodeGen:PrefixGen|PG:\GenPGLayer:11:PGGenFH:PGBlockFH                                                                                               ;              ;
;                |PG:\GenPGLayer:8:PGGenFH:PGBlockFH|                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:0:TreeGenInt:0:NodeGen:PrefixGen|PG:\GenPGLayer:8:PGGenFH:PGBlockFH                                                                                                ;              ;
;                |Prefix:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen|                                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:0:TreeGenInt:0:NodeGen:PrefixGen|Prefix:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen                                                                               ;              ;
;                |Prefix:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen|                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:0:TreeGenInt:0:NodeGen:PrefixGen|Prefix:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen                                                                               ;              ;
;             |MuxCompDist:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen|                                            ; 41 (33)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen                                                                                                                                   ;              ;
;                |PG:\GenPGLayer:0:PGGenFH:PGBlockFH|                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen|PG:\GenPGLayer:0:PGGenFH:PGBlockFH                                                                                                ;              ;
;                |PG:\GenPGLayer:11:PGGenFH:PGBlockFH|                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen|PG:\GenPGLayer:11:PGGenFH:PGBlockFH                                                                                               ;              ;
;                |PG:\GenPGLayer:8:PGGenFH:PGBlockFH|                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen|PG:\GenPGLayer:8:PGGenFH:PGBlockFH                                                                                                ;              ;
;                |Prefix:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen|                                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen|Prefix:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen                                                                               ;              ;
;                |Prefix:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen|                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen|Prefix:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen                                                                               ;              ;
;             |MuxCompDist:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen|                                            ; 41 (33)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen                                                                                                                                   ;              ;
;                |PG:\GenPGLayer:0:PGGenFH:PGBlockFH|                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen|PG:\GenPGLayer:0:PGGenFH:PGBlockFH                                                                                                ;              ;
;                |PG:\GenPGLayer:11:PGGenFH:PGBlockFH|                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen|PG:\GenPGLayer:11:PGGenFH:PGBlockFH                                                                                               ;              ;
;                |PG:\GenPGLayer:8:PGGenFH:PGBlockFH|                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen|PG:\GenPGLayer:8:PGGenFH:PGBlockFH                                                                                                ;              ;
;                |Prefix:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen|                                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen|Prefix:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen                                                                               ;              ;
;                |Prefix:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen|                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen|Prefix:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen                                                                               ;              ;
;             |MuxCompDist:\TreeGenExt:2:TreeGenInt:0:NodeGen:PrefixGen|                                            ; 40 (32)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:0:NodeGen:PrefixGen                                                                                                                                   ;              ;
;                |PG:\GenPGLayer:0:PGGenFH:PGBlockFH|                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:0:NodeGen:PrefixGen|PG:\GenPGLayer:0:PGGenFH:PGBlockFH                                                                                                ;              ;
;                |PG:\GenPGLayer:11:PGGenFH:PGBlockFH|                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:0:NodeGen:PrefixGen|PG:\GenPGLayer:11:PGGenFH:PGBlockFH                                                                                               ;              ;
;                |PG:\GenPGLayer:8:PGGenFH:PGBlockFH|                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:0:NodeGen:PrefixGen|PG:\GenPGLayer:8:PGGenFH:PGBlockFH                                                                                                ;              ;
;                |Prefix:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen|                                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:0:NodeGen:PrefixGen|Prefix:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen                                                                               ;              ;
;                |Prefix:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen|                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:0:NodeGen:PrefixGen|Prefix:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen                                                                               ;              ;
;             |MuxCompDist:\TreeGenExt:2:TreeGenInt:1:NodeGen:PrefixGen|                                            ; 40 (32)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:1:NodeGen:PrefixGen                                                                                                                                   ;              ;
;                |PG:\GenPGLayer:0:PGGenFH:PGBlockFH|                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:1:NodeGen:PrefixGen|PG:\GenPGLayer:0:PGGenFH:PGBlockFH                                                                                                ;              ;
;                |PG:\GenPGLayer:11:PGGenFH:PGBlockFH|                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:1:NodeGen:PrefixGen|PG:\GenPGLayer:11:PGGenFH:PGBlockFH                                                                                               ;              ;
;                |PG:\GenPGLayer:8:PGGenFH:PGBlockFH|                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:1:NodeGen:PrefixGen|PG:\GenPGLayer:8:PGGenFH:PGBlockFH                                                                                                ;              ;
;                |Prefix:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen|                                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:1:NodeGen:PrefixGen|Prefix:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen                                                                               ;              ;
;                |Prefix:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen|                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:1:NodeGen:PrefixGen|Prefix:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen                                                                               ;              ;
;             |MuxCompDist:\TreeGenExt:2:TreeGenInt:2:NodeGen:PrefixGen|                                            ; 40 (32)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:2:NodeGen:PrefixGen                                                                                                                                   ;              ;
;                |PG:\GenPGLayer:0:PGGenFH:PGBlockFH|                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:2:NodeGen:PrefixGen|PG:\GenPGLayer:0:PGGenFH:PGBlockFH                                                                                                ;              ;
;                |PG:\GenPGLayer:11:PGGenFH:PGBlockFH|                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:2:NodeGen:PrefixGen|PG:\GenPGLayer:11:PGGenFH:PGBlockFH                                                                                               ;              ;
;                |PG:\GenPGLayer:8:PGGenFH:PGBlockFH|                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:2:NodeGen:PrefixGen|PG:\GenPGLayer:8:PGGenFH:PGBlockFH                                                                                                ;              ;
;                |Prefix:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen|                                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:2:NodeGen:PrefixGen|Prefix:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen                                                                               ;              ;
;                |Prefix:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen|                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:2:NodeGen:PrefixGen|Prefix:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen                                                                               ;              ;
;             |MuxCompDist:\TreeGenExt:2:TreeGenInt:3:NodeGen:PrefixGen|                                            ; 40 (32)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:3:NodeGen:PrefixGen                                                                                                                                   ;              ;
;                |PG:\GenPGLayer:0:PGGenFH:PGBlockFH|                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:3:NodeGen:PrefixGen|PG:\GenPGLayer:0:PGGenFH:PGBlockFH                                                                                                ;              ;
;                |PG:\GenPGLayer:11:PGGenFH:PGBlockFH|                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:3:NodeGen:PrefixGen|PG:\GenPGLayer:11:PGGenFH:PGBlockFH                                                                                               ;              ;
;                |PG:\GenPGLayer:8:PGGenFH:PGBlockFH|                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:3:NodeGen:PrefixGen|PG:\GenPGLayer:8:PGGenFH:PGBlockFH                                                                                                ;              ;
;                |Prefix:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen|                                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:3:NodeGen:PrefixGen|Prefix:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen                                                                               ;              ;
;                |Prefix:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen|                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:3:NodeGen:PrefixGen|Prefix:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen                                                                               ;              ;
;          |KRam:c5|                                                                                                ; 392 (392)         ; 580 (580)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|KRam:c5                                                                                                                                                                                                   ;              ;
;          |MuxKAddr:c3|                                                                                            ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|MuxKAddr:c3                                                                                                                                                                                               ;              ;
;          |Voter:c7|                                                                                               ; 250 (0)           ; 181 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|Voter:c7                                                                                                                                                                                                  ;              ;
;             |CountCl:\CountGen:0:CountClBlk|                                                                      ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:0:CountClBlk                                                                                                                                                                   ;              ;
;             |CountCl:\CountGen:10:CountClBlk|                                                                     ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:10:CountClBlk                                                                                                                                                                  ;              ;
;             |CountCl:\CountGen:11:CountClBlk|                                                                     ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:11:CountClBlk                                                                                                                                                                  ;              ;
;             |CountCl:\CountGen:12:CountClBlk|                                                                     ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:12:CountClBlk                                                                                                                                                                  ;              ;
;             |CountCl:\CountGen:13:CountClBlk|                                                                     ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:13:CountClBlk                                                                                                                                                                  ;              ;
;             |CountCl:\CountGen:14:CountClBlk|                                                                     ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:14:CountClBlk                                                                                                                                                                  ;              ;
;             |CountCl:\CountGen:15:CountClBlk|                                                                     ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:15:CountClBlk                                                                                                                                                                  ;              ;
;             |CountCl:\CountGen:1:CountClBlk|                                                                      ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:1:CountClBlk                                                                                                                                                                   ;              ;
;             |CountCl:\CountGen:2:CountClBlk|                                                                      ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:2:CountClBlk                                                                                                                                                                   ;              ;
;             |CountCl:\CountGen:3:CountClBlk|                                                                      ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:3:CountClBlk                                                                                                                                                                   ;              ;
;             |CountCl:\CountGen:4:CountClBlk|                                                                      ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:4:CountClBlk                                                                                                                                                                   ;              ;
;             |CountCl:\CountGen:5:CountClBlk|                                                                      ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:5:CountClBlk                                                                                                                                                                   ;              ;
;             |CountCl:\CountGen:6:CountClBlk|                                                                      ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:6:CountClBlk                                                                                                                                                                   ;              ;
;             |CountCl:\CountGen:7:CountClBlk|                                                                      ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:7:CountClBlk                                                                                                                                                                   ;              ;
;             |CountCl:\CountGen:8:CountClBlk|                                                                      ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:8:CountClBlk                                                                                                                                                                   ;              ;
;             |CountCl:\CountGen:9:CountClBlk|                                                                      ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:9:CountClBlk                                                                                                                                                                   ;              ;
;             |DecCl:DecClBlk|                                                                                      ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|DecCl:DecClBlk                                                                                                                                                                                   ;              ;
;             |FindMaxCl:FindMaxClBlk|                                                                              ; 146 (0)           ; 101 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk                                                                                                                                                                           ;              ;
;                |MuxCompCl:\GenPGLayer:0:PGGenFH:PGBlockFH|                                                        ; 9 (9)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\GenPGLayer:0:PGGenFH:PGBlockFH                                                                                                                                 ;              ;
;                |MuxCompCl:\GenPGLayer:1:PGGenFH:PGBlockFH|                                                        ; 9 (9)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\GenPGLayer:1:PGGenFH:PGBlockFH                                                                                                                                 ;              ;
;                |MuxCompCl:\GenPGLayer:2:PGGenFH:PGBlockFH|                                                        ; 9 (9)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\GenPGLayer:2:PGGenFH:PGBlockFH                                                                                                                                 ;              ;
;                |MuxCompCl:\GenPGLayer:3:PGGenFH:PGBlockFH|                                                        ; 9 (9)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\GenPGLayer:3:PGGenFH:PGBlockFH                                                                                                                                 ;              ;
;                |MuxCompCl:\GenPGLayer:4:PGGenFH:PGBlockFH|                                                        ; 9 (9)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\GenPGLayer:4:PGGenFH:PGBlockFH                                                                                                                                 ;              ;
;                |MuxCompCl:\GenPGLayer:5:PGGenFH:PGBlockFH|                                                        ; 9 (9)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\GenPGLayer:5:PGGenFH:PGBlockFH                                                                                                                                 ;              ;
;                |MuxCompCl:\GenPGLayer:6:PGGenFH:PGBlockFH|                                                        ; 9 (9)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\GenPGLayer:6:PGGenFH:PGBlockFH                                                                                                                                 ;              ;
;                |MuxCompCl:\GenPGLayer:7:PGGenFH:PGBlockFH|                                                        ; 9 (9)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\GenPGLayer:7:PGGenFH:PGBlockFH                                                                                                                                 ;              ;
;                |MuxCompCl:\TreeGenExt:0:TreeGenInt:0:NodeGen:PrefixGen|                                           ; 12 (12)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\TreeGenExt:0:TreeGenInt:0:NodeGen:PrefixGen                                                                                                                    ;              ;
;                |MuxCompCl:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen|                                           ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen                                                                                                                    ;              ;
;                |MuxCompCl:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen|                                           ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen                                                                                                                    ;              ;
;                |MuxCompCl:\TreeGenExt:2:TreeGenInt:0:NodeGen:PrefixGen|                                           ; 10 (10)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\TreeGenExt:2:TreeGenInt:0:NodeGen:PrefixGen                                                                                                                    ;              ;
;                |MuxCompCl:\TreeGenExt:2:TreeGenInt:1:NodeGen:PrefixGen|                                           ; 10 (10)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\TreeGenExt:2:TreeGenInt:1:NodeGen:PrefixGen                                                                                                                    ;              ;
;                |MuxCompCl:\TreeGenExt:2:TreeGenInt:2:NodeGen:PrefixGen|                                           ; 10 (10)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\TreeGenExt:2:TreeGenInt:2:NodeGen:PrefixGen                                                                                                                    ;              ;
;                |MuxCompCl:\TreeGenExt:2:TreeGenInt:3:NodeGen:PrefixGen|                                           ; 10 (10)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\TreeGenExt:2:TreeGenInt:3:NodeGen:PrefixGen                                                                                                                    ;              ;
;    |NDimReg:ndimreg|                                                                                              ; 3 (3)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|NDimReg:ndimreg                                                                                                                                                                                                                               ;              ;
;    |NTrReg:ntrreg_0|                                                                                              ; 3 (3)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|NTrReg:ntrreg_0                                                                                                                                                                                                                               ;              ;
;    |SkipAddrReg:skipaddrreg_0|                                                                                    ; 3 (3)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|SkipAddrReg:skipaddrreg_0                                                                                                                                                                                                                     ;              ;
;    |altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|        ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                         ;              ;
;    |altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|          ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                           ;              ;
;    |altera_avalon_sc_fifo:cache_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                        ; 64 (64)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_sc_fifo:cache_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                         ;              ;
;    |altera_avalon_sc_fifo:cache_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                          ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_sc_fifo:cache_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                           ;              ;
;    |altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|                        ; 63 (63)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                         ;              ;
;    |altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                           ;              ;
;    |altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|              ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                               ;              ;
;    |altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|         ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                          ;              ;
;    |altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|           ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                            ;              ;
;    |altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|       ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                        ;              ;
;    |altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|         ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                          ;              ;
;    |altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|          ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                           ;              ;
;    |altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|            ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                             ;              ;
;    |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|       ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                        ;              ;
;    |altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|       ; 36 (36)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                        ;              ;
;    |altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|         ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                          ;              ;
;    |altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|            ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                             ;              ;
;    |altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|              ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                               ;              ;
;    |altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|           ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                            ;              ;
;    |altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|             ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                              ;              ;
;    |altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                 ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                  ;              ;
;    |altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                  ;              ;
;    |altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                            ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                             ;              ;
;    |altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                 ; 32 (32)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                  ;              ;
;    |altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|      ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                       ;              ;
;    |altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|        ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                         ;              ;
;    |altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|      ; 21 (21)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                       ;              ;
;    |altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|        ; 17 (17)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                         ;              ;
;    |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                         ; 7 (0)             ; 34 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                          ;              ;
;       |altera_avalon_st_clock_crosser:clock_xer|                                                                  ; 7 (7)             ; 34 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                 ;              ;
;          |altera_std_synchronizer:in_to_out_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                  ;              ;
;          |altera_std_synchronizer:out_to_in_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                  ;              ;
;    |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                         ; 6 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                          ;              ;
;       |altera_avalon_st_clock_crosser:clock_xer|                                                                  ; 6 (6)             ; 20 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                 ;              ;
;          |altera_std_synchronizer:in_to_out_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                  ;              ;
;          |altera_std_synchronizer:out_to_in_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                  ;              ;
;    |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                         ; 7 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                          ;              ;
;       |altera_avalon_st_clock_crosser:clock_xer|                                                                  ; 7 (7)             ; 20 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                 ;              ;
;          |altera_std_synchronizer:in_to_out_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                  ;              ;
;          |altera_std_synchronizer:out_to_in_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                  ;              ;
;    |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                         ; 6 (0)             ; 34 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                          ;              ;
;       |altera_avalon_st_clock_crosser:clock_xer|                                                                  ; 6 (6)             ; 34 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                 ;              ;
;          |altera_std_synchronizer:in_to_out_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                  ;              ;
;          |altera_std_synchronizer:out_to_in_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                  ;              ;
;    |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                         ; 5 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                          ;              ;
;       |altera_avalon_st_clock_crosser:clock_xer|                                                                  ; 5 (5)             ; 18 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                 ;              ;
;          |altera_std_synchronizer:in_to_out_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                  ;              ;
;          |altera_std_synchronizer:out_to_in_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                  ;              ;
;    |altera_avalon_st_handshake_clock_crosser:crosser_006|                                                         ; 6 (0)             ; 36 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                          ;              ;
;       |altera_avalon_st_clock_crosser:clock_xer|                                                                  ; 6 (6)             ; 36 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                 ;              ;
;          |altera_std_synchronizer:in_to_out_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                  ;              ;
;          |altera_std_synchronizer:out_to_in_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                  ;              ;
;    |altera_avalon_st_handshake_clock_crosser:crosser_007|                                                         ; 5 (0)             ; 40 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                          ;              ;
;       |altera_avalon_st_clock_crosser:clock_xer|                                                                  ; 5 (5)             ; 40 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                 ;              ;
;          |altera_std_synchronizer:in_to_out_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                  ;              ;
;          |altera_std_synchronizer:out_to_in_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                  ;              ;
;    |altera_avalon_st_handshake_clock_crosser:crosser_008|                                                         ; 5 (0)             ; 40 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_008                                                                                                                                                                                          ;              ;
;       |altera_avalon_st_clock_crosser:clock_xer|                                                                  ; 5 (5)             ; 40 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                 ;              ;
;          |altera_std_synchronizer:in_to_out_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                  ;              ;
;          |altera_std_synchronizer:out_to_in_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                  ;              ;
;    |altera_avalon_st_handshake_clock_crosser:crosser_009|                                                         ; 4 (0)             ; 70 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_009                                                                                                                                                                                          ;              ;
;       |altera_avalon_st_clock_crosser:clock_xer|                                                                  ; 4 (4)             ; 70 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                 ;              ;
;          |altera_std_synchronizer:in_to_out_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                  ;              ;
;          |altera_std_synchronizer:out_to_in_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                  ;              ;
;    |altera_avalon_st_handshake_clock_crosser:crosser_010|                                                         ; 3 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_010                                                                                                                                                                                          ;              ;
;       |altera_avalon_st_clock_crosser:clock_xer|                                                                  ; 3 (3)             ; 6 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                 ;              ;
;          |altera_std_synchronizer:in_to_out_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                  ;              ;
;          |altera_std_synchronizer:out_to_in_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                  ;              ;
;    |altera_avalon_st_handshake_clock_crosser:crosser_011|                                                         ; 3 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_011                                                                                                                                                                                          ;              ;
;       |altera_avalon_st_clock_crosser:clock_xer|                                                                  ; 3 (3)             ; 6 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                 ;              ;
;          |altera_std_synchronizer:in_to_out_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                  ;              ;
;          |altera_std_synchronizer:out_to_in_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                  ;              ;
;    |altera_avalon_st_handshake_clock_crosser:crosser_012|                                                         ; 3 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_012                                                                                                                                                                                          ;              ;
;       |altera_avalon_st_clock_crosser:clock_xer|                                                                  ; 3 (3)             ; 6 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                 ;              ;
;          |altera_std_synchronizer:in_to_out_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                  ;              ;
;          |altera_std_synchronizer:out_to_in_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                  ;              ;
;    |altera_avalon_st_handshake_clock_crosser:crosser_013|                                                         ; 3 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_013                                                                                                                                                                                          ;              ;
;       |altera_avalon_st_clock_crosser:clock_xer|                                                                  ; 3 (3)             ; 6 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                 ;              ;
;          |altera_std_synchronizer:in_to_out_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                  ;              ;
;          |altera_std_synchronizer:out_to_in_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                  ;              ;
;    |altera_avalon_st_handshake_clock_crosser:crosser_014|                                                         ; 4 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_014                                                                                                                                                                                          ;              ;
;       |altera_avalon_st_clock_crosser:clock_xer|                                                                  ; 4 (4)             ; 8 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                 ;              ;
;          |altera_std_synchronizer:in_to_out_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                  ;              ;
;          |altera_std_synchronizer:out_to_in_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                  ;              ;
;    |altera_avalon_st_handshake_clock_crosser:crosser_015|                                                         ; 3 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_015                                                                                                                                                                                          ;              ;
;       |altera_avalon_st_clock_crosser:clock_xer|                                                                  ; 3 (3)             ; 6 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                 ;              ;
;          |altera_std_synchronizer:in_to_out_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                  ;              ;
;          |altera_std_synchronizer:out_to_in_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                  ;              ;
;    |altera_avalon_st_handshake_clock_crosser:crosser_016|                                                         ; 3 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_016                                                                                                                                                                                          ;              ;
;       |altera_avalon_st_clock_crosser:clock_xer|                                                                  ; 3 (3)             ; 6 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                 ;              ;
;          |altera_std_synchronizer:in_to_out_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                  ;              ;
;          |altera_std_synchronizer:out_to_in_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                  ;              ;
;    |altera_avalon_st_handshake_clock_crosser:crosser_017|                                                         ; 3 (0)             ; 38 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_017                                                                                                                                                                                          ;              ;
;       |altera_avalon_st_clock_crosser:clock_xer|                                                                  ; 3 (3)             ; 38 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                 ;              ;
;          |altera_std_synchronizer:in_to_out_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                  ;              ;
;          |altera_std_synchronizer:out_to_in_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                  ;              ;
;    |altera_avalon_st_handshake_clock_crosser:crosser_018|                                                         ; 4 (0)             ; 38 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_018                                                                                                                                                                                          ;              ;
;       |altera_avalon_st_clock_crosser:clock_xer|                                                                  ; 4 (4)             ; 38 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                 ;              ;
;          |altera_std_synchronizer:in_to_out_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                  ;              ;
;          |altera_std_synchronizer:out_to_in_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                  ;              ;
;    |altera_avalon_st_handshake_clock_crosser:crosser_019|                                                         ; 2 (0)             ; 66 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_019                                                                                                                                                                                          ;              ;
;       |altera_avalon_st_clock_crosser:clock_xer|                                                                  ; 2 (2)             ; 66 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                 ;              ;
;          |altera_std_synchronizer:in_to_out_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                  ;              ;
;          |altera_std_synchronizer:out_to_in_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                  ;              ;
;    |altera_avalon_st_handshake_clock_crosser:crosser_020|                                                         ; 4 (0)             ; 34 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_020                                                                                                                                                                                          ;              ;
;       |altera_avalon_st_clock_crosser:clock_xer|                                                                  ; 4 (4)             ; 34 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                 ;              ;
;          |altera_std_synchronizer:in_to_out_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                  ;              ;
;          |altera_std_synchronizer:out_to_in_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                  ;              ;
;    |altera_avalon_st_handshake_clock_crosser:crosser_021|                                                         ; 2 (0)             ; 66 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_021                                                                                                                                                                                          ;              ;
;       |altera_avalon_st_clock_crosser:clock_xer|                                                                  ; 2 (2)             ; 66 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                 ;              ;
;          |altera_std_synchronizer:in_to_out_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                  ;              ;
;          |altera_std_synchronizer:out_to_in_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                  ;              ;
;    |altera_avalon_st_handshake_clock_crosser:crosser|                                                             ; 4 (0)             ; 92 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                              ;              ;
;       |altera_avalon_st_clock_crosser:clock_xer|                                                                  ; 4 (4)             ; 92 (88)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:in_to_out_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                      ;              ;
;          |altera_std_synchronizer:out_to_in_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                      ;              ;
;    |altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                       ;              ;
;    |altera_merlin_master_translator:cpu_0_data_master_translator|                                                 ; 9 (9)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_merlin_master_translator:cpu_0_data_master_translator                                                                                                                                                                                  ;              ;
;    |altera_merlin_master_translator:cpu_0_instruction_master_translator|                                          ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_merlin_master_translator:cpu_0_instruction_master_translator                                                                                                                                                                           ;              ;
;    |altera_merlin_master_translator:distancecore_0_avalon_master_1_translator|                                    ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_merlin_master_translator:distancecore_0_avalon_master_1_translator                                                                                                                                                                     ;              ;
;    |altera_merlin_master_translator:distancecore_0_avalon_master_translator|                                      ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_merlin_master_translator:distancecore_0_avalon_master_translator                                                                                                                                                                       ;              ;
;    |altera_merlin_slave_agent:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_merlin_slave_agent:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent                                                                                                                                                ;              ;
;    |altera_merlin_slave_agent:cache_0_s1_translator_avalon_universal_slave_0_agent|                               ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_merlin_slave_agent:cache_0_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                ;              ;
;       |altera_merlin_burst_uncompressor:uncompressor|                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_merlin_slave_agent:cache_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                  ;              ;
;    |altera_merlin_slave_agent:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|                ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_merlin_slave_agent:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent                                                                                                                                                 ;              ;
;    |altera_merlin_slave_agent:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_merlin_slave_agent:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent                                                                                                                                               ;              ;
;    |altera_merlin_slave_agent:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_merlin_slave_agent:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent                                                                                                                                                  ;              ;
;    |altera_merlin_slave_agent:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent|              ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_merlin_slave_agent:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent                                                                                                                                               ;              ;
;       |altera_merlin_burst_uncompressor:uncompressor|                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_merlin_slave_agent:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                 ;              ;
;    |altera_merlin_slave_agent:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_merlin_slave_agent:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent                                                                                                                                                    ;              ;
;    |altera_merlin_slave_agent:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_merlin_slave_agent:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent                                                                                                                                                   ;              ;
;    |altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                       ;              ;
;    |altera_merlin_slave_agent:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_merlin_slave_agent:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent                                                                                                                                              ;              ;
;    |altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|             ; 18 (7)            ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent                                                                                                                                              ;              ;
;       |altera_merlin_burst_uncompressor:uncompressor|                                                             ; 11 (11)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                ;              ;
;    |altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|                                         ; 6 (6)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator                                                                                                                                                                          ;              ;
;    |altera_merlin_slave_translator:cache_0_s1_translator|                                                         ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_merlin_slave_translator:cache_0_s1_translator                                                                                                                                                                                          ;              ;
;    |altera_merlin_slave_translator:cache_0_s2_translator|                                                         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_merlin_slave_translator:cache_0_s2_translator                                                                                                                                                                                          ;              ;
;    |altera_merlin_slave_translator:dma_control_port_slave_translator|                                             ; 5 (5)             ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_merlin_slave_translator:dma_control_port_slave_translator                                                                                                                                                                              ;              ;
;    |altera_merlin_slave_translator:emptyreg_0_avalon_slave_0_translator|                                          ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_merlin_slave_translator:emptyreg_0_avalon_slave_0_translator                                                                                                                                                                           ;              ;
;    |altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|                                        ; 6 (6)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator                                                                                                                                                                         ;              ;
;    |altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|                                           ; 6 (6)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator                                                                                                                                                                            ;              ;
;    |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                      ; 9 (9)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                       ;              ;
;    |altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|                                        ; 6 (6)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator                                                                                                                                                                         ;              ;
;    |altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator                                                                                                                                                                              ;              ;
;    |altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|                                            ; 6 (6)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator                                                                                                                                                                             ;              ;
;    |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                 ;              ;
;    |altera_merlin_slave_translator:performance_counter_0_control_slave_translator|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_merlin_slave_translator:performance_counter_0_control_slave_translator                                                                                                                                                                 ;              ;
;    |altera_merlin_slave_translator:pio_0_s1_translator|                                                           ; 7 (7)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                                            ;              ;
;    |altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|                                       ; 6 (6)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator                                                                                                                                                                        ;              ;
;    |altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|                                       ; 8 (8)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator                                                                                                                                                                        ;              ;
;    |altera_merlin_width_adapter:width_adapter_001|                                                                ; 67 (67)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                                                                 ;              ;
;    |altera_merlin_width_adapter:width_adapter|                                                                    ; 29 (29)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                     ;              ;
;    |altera_reset_controller:rst_controller_001|                                                                   ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_reset_controller:rst_controller_001                                                                                                                                                                                                    ;              ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                         ;              ;
;    |altera_reset_controller:rst_controller_003|                                                                   ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_reset_controller:rst_controller_003                                                                                                                                                                                                    ;              ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                         ;              ;
;    |altera_reset_controller:rst_controller|                                                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_reset_controller:rst_controller                                                                                                                                                                                                        ;              ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                             ;              ;
;    |distancecore:distancecore_0|                                                                                  ; 506 (0)           ; 173 (0)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |nios_sys|distancecore:distancecore_0                                                                                                                                                                                                                   ;              ;
;       |CustomReader:c_0|                                                                                          ; 474 (474)         ; 123 (123)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|distancecore:distancecore_0|CustomReader:c_0                                                                                                                                                                                                  ;              ;
;       |EucDis:c_1|                                                                                                ; 31 (0)            ; 49 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |nios_sys|distancecore:distancecore_0|EucDis:c_1                                                                                                                                                                                                        ;              ;
;          |SubDim:SubDimBlk|                                                                                       ; 11 (11)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|distancecore:distancecore_0|EucDis:c_1|SubDim:SubDimBlk                                                                                                                                                                                       ;              ;
;          |Summation:SummationBlk|                                                                                 ; 20 (20)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk                                                                                                                                                                                 ;              ;
;          |TwoPower:TwoPowerBlk|                                                                                   ; 0 (0)             ; 17 (17)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |nios_sys|distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk                                                                                                                                                                                   ;              ;
;             |lpm_mult:Mult0|                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |nios_sys|distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|lpm_mult:Mult0                                                                                                                                                                    ;              ;
;                |mult_31t:auto_generated|                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |nios_sys|distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|lpm_mult:Mult0|mult_31t:auto_generated                                                                                                                                            ;              ;
;       |OverflowLatch:c_2|                                                                                         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|distancecore:distancecore_0|OverflowLatch:c_2                                                                                                                                                                                                 ;              ;
;    |nios_sys_addr_router:addr_router|                                                                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_addr_router:addr_router                                                                                                                                                                                                              ;              ;
;    |nios_sys_addr_router_001:addr_router_001|                                                                     ; 45 (45)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_addr_router_001:addr_router_001                                                                                                                                                                                                      ;              ;
;    |nios_sys_altpll_0:altpll_0|                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_altpll_0:altpll_0                                                                                                                                                                                                                    ;              ;
;       |altpll:sd1|                                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_altpll_0:altpll_0|altpll:sd1                                                                                                                                                                                                         ;              ;
;    |nios_sys_altpll_1:altpll_1|                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_altpll_1:altpll_1                                                                                                                                                                                                                    ;              ;
;       |altpll:sd1|                                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_altpll_1:altpll_1|altpll:sd1                                                                                                                                                                                                         ;              ;
;    |nios_sys_cache_0:cache_0|                                                                                     ; 1 (1)             ; 0 (0)        ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_cache_0:cache_0                                                                                                                                                                                                                      ;              ;
;       |altsyncram:the_altsyncram|                                                                                 ; 0 (0)             ; 0 (0)        ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_cache_0:cache_0|altsyncram:the_altsyncram                                                                                                                                                                                            ;              ;
;          |altsyncram_i8v1:auto_generated|                                                                         ; 0 (0)             ; 0 (0)        ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated                                                                                                                                                             ;              ;
;    |nios_sys_cmd_xbar_demux:cmd_xbar_demux|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                        ;              ;
;    |nios_sys_cmd_xbar_demux:rsp_xbar_demux_001|                                                                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_cmd_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                    ;              ;
;    |nios_sys_cmd_xbar_demux:rsp_xbar_demux_005|                                                                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_cmd_xbar_demux:rsp_xbar_demux_005                                                                                                                                                                                                    ;              ;
;    |nios_sys_cmd_xbar_demux:rsp_xbar_demux|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_cmd_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                        ;              ;
;    |nios_sys_cmd_xbar_demux_001:cmd_xbar_demux_001|                                                               ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                ;              ;
;    |nios_sys_cmd_xbar_mux:cmd_xbar_mux_001|                                                                       ; 41 (33)           ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                        ;              ;
;       |altera_merlin_arbitrator:arb|                                                                              ; 8 (8)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                           ;              ;
;    |nios_sys_cmd_xbar_mux:cmd_xbar_mux_005|                                                                       ; 68 (60)           ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_cmd_xbar_mux:cmd_xbar_mux_005                                                                                                                                                                                                        ;              ;
;       |altera_merlin_arbitrator:arb|                                                                              ; 8 (8)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                           ;              ;
;    |nios_sys_cmd_xbar_mux:cmd_xbar_mux|                                                                           ; 57 (52)           ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                            ;              ;
;       |altera_merlin_arbitrator:arb|                                                                              ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                               ;              ;
;    |nios_sys_cmd_xbar_mux_015:cmd_xbar_mux_015|                                                                   ; 83 (75)           ; 3 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_cmd_xbar_mux_015:cmd_xbar_mux_015                                                                                                                                                                                                    ;              ;
;       |altera_merlin_arbitrator:arb|                                                                              ; 8 (8)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_cmd_xbar_mux_015:cmd_xbar_mux_015|altera_merlin_arbitrator:arb                                                                                                                                                                       ;              ;
;    |nios_sys_cpu_0:cpu_0|                                                                                         ; 640 (640)         ; 313 (312)    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_cpu_0:cpu_0                                                                                                                                                                                                                          ;              ;
;       |nios_sys_cpu_0_register_bank_a_module:nios_sys_cpu_0_register_bank_a|                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_register_bank_a_module:nios_sys_cpu_0_register_bank_a                                                                                                                                                     ;              ;
;          |altsyncram:the_altsyncram|                                                                              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_register_bank_a_module:nios_sys_cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                           ;              ;
;             |altsyncram_l9g1:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_register_bank_a_module:nios_sys_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_l9g1:auto_generated                                                                                            ;              ;
;       |nios_sys_cpu_0_register_bank_b_module:nios_sys_cpu_0_register_bank_b|                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_register_bank_b_module:nios_sys_cpu_0_register_bank_b                                                                                                                                                     ;              ;
;          |altsyncram:the_altsyncram|                                                                              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_register_bank_b_module:nios_sys_cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                           ;              ;
;             |altsyncram_m9g1:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_register_bank_b_module:nios_sys_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_m9g1:auto_generated                                                                                            ;              ;
;       |nios_sys_cpu_0_test_bench:the_nios_sys_cpu_0_test_bench|                                                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_test_bench:the_nios_sys_cpu_0_test_bench                                                                                                                                                                  ;              ;
;    |nios_sys_dma:dma|                                                                                             ; 416 (293)         ; 321 (156)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_dma:dma                                                                                                                                                                                                                              ;              ;
;       |nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|                                                     ; 82 (18)           ; 161 (39)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module                                                                                                                                                                        ;              ;
;          |nios_sys_dma_fifo_module_fifo_ram_module:nios_sys_dma_fifo_module_fifo_ram|                             ; 64 (0)            ; 122 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|nios_sys_dma_fifo_module_fifo_ram_module:nios_sys_dma_fifo_module_fifo_ram                                                                                             ;              ;
;             |lpm_ram_dp:lpm_ram_dp_component|                                                                     ; 64 (0)            ; 122 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|nios_sys_dma_fifo_module_fifo_ram_module:nios_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component                                                             ;              ;
;                |altdpram:sram|                                                                                    ; 64 (0)            ; 122 (122)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|nios_sys_dma_fifo_module_fifo_ram_module:nios_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram                                               ;              ;
;                   |lpm_decode:wdecoder|                                                                           ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|nios_sys_dma_fifo_module_fifo_ram_module:nios_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_decode:wdecoder                           ;              ;
;                      |decode_uqf:auto_generated|                                                                  ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|nios_sys_dma_fifo_module_fifo_ram_module:nios_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_decode:wdecoder|decode_uqf:auto_generated ;              ;
;                   |lpm_mux:mux|                                                                                   ; 60 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|nios_sys_dma_fifo_module_fifo_ram_module:nios_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux                                   ;              ;
;                      |mux_coc:auto_generated|                                                                     ; 60 (60)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|nios_sys_dma_fifo_module_fifo_ram_module:nios_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|mux_coc:auto_generated            ;              ;
;       |nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|                                                           ; 7 (7)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read                                                                                                                                                                              ;              ;
;       |nios_sys_dma_mem_write:the_nios_sys_dma_mem_write|                                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_dma:dma|nios_sys_dma_mem_write:the_nios_sys_dma_mem_write                                                                                                                                                                            ;              ;
;       |nios_sys_dma_read_data_mux:the_nios_sys_dma_read_data_mux|                                                 ; 33 (33)           ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_dma:dma|nios_sys_dma_read_data_mux:the_nios_sys_dma_read_data_mux                                                                                                                                                                    ;              ;
;    |nios_sys_jtag_uart_0:jtag_uart_0|                                                                             ; 141 (37)          ; 112 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                              ;              ;
;       |alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|                                                  ; 53 (53)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                     ;              ;
;       |nios_sys_jtag_uart_0_scfifo_r:the_nios_sys_jtag_uart_0_scfifo_r|                                           ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_r:the_nios_sys_jtag_uart_0_scfifo_r                                                                                                                                              ;              ;
;          |scfifo:rfifo|                                                                                           ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_r:the_nios_sys_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                 ;              ;
;             |scfifo_1n21:auto_generated|                                                                          ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_r:the_nios_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated                                                                                                      ;              ;
;                |a_dpfifo_8t21:dpfifo|                                                                             ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_r:the_nios_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                 ;              ;
;                   |a_fefifo_7cf:fifo_state|                                                                       ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_r:the_nios_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                         ;              ;
;                      |cntr_rj7:count_usedw|                                                                       ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_r:the_nios_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                    ;              ;
;                   |cntr_fjb:rd_ptr_count|                                                                         ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_r:the_nios_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                           ;              ;
;                   |cntr_fjb:wr_ptr|                                                                               ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_r:the_nios_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                 ;              ;
;                   |dpram_5h21:FIFOram|                                                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_r:the_nios_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                              ;              ;
;                      |altsyncram_9tl1:altsyncram2|                                                                ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_r:the_nios_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                  ;              ;
;       |nios_sys_jtag_uart_0_scfifo_w:the_nios_sys_jtag_uart_0_scfifo_w|                                           ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_w:the_nios_sys_jtag_uart_0_scfifo_w                                                                                                                                              ;              ;
;          |scfifo:wfifo|                                                                                           ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_w:the_nios_sys_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                 ;              ;
;             |scfifo_1n21:auto_generated|                                                                          ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_w:the_nios_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated                                                                                                      ;              ;
;                |a_dpfifo_8t21:dpfifo|                                                                             ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_w:the_nios_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                 ;              ;
;                   |a_fefifo_7cf:fifo_state|                                                                       ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_w:the_nios_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                         ;              ;
;                      |cntr_rj7:count_usedw|                                                                       ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_w:the_nios_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                    ;              ;
;                   |cntr_fjb:rd_ptr_count|                                                                         ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_w:the_nios_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                           ;              ;
;                   |cntr_fjb:wr_ptr|                                                                               ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_w:the_nios_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                 ;              ;
;                   |dpram_5h21:FIFOram|                                                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_w:the_nios_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                              ;              ;
;                      |altsyncram_9tl1:altsyncram2|                                                                ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_w:the_nios_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                  ;              ;
;    |nios_sys_onchip_memory2_0:onchip_memory2_0|                                                                   ; 1 (1)             ; 0 (0)        ; 83968       ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                    ;              ;
;       |altsyncram:the_altsyncram|                                                                                 ; 0 (0)             ; 0 (0)        ; 83968       ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                          ;              ;
;          |altsyncram_l2d1:auto_generated|                                                                         ; 0 (0)             ; 0 (0)        ; 83968       ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated                                                                                                                                           ;              ;
;    |nios_sys_performance_counter_0:performance_counter_0|                                                         ; 505 (505)         ; 323 (323)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_performance_counter_0:performance_counter_0                                                                                                                                                                                          ;              ;
;    |nios_sys_pio_0:pio_0|                                                                                         ; 12 (12)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_pio_0:pio_0                                                                                                                                                                                                                          ;              ;
;    |nios_sys_rsp_xbar_mux:rsp_xbar_mux|                                                                           ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                            ;              ;
;    |nios_sys_rsp_xbar_mux_001:rsp_xbar_mux_001|                                                                   ; 120 (120)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                    ;              ;
;    |nios_sys_sdram_controller:sdram_controller|                                                                   ; 528 (455)         ; 332 (208)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_sdram_controller:sdram_controller                                                                                                                                                                                                    ;              ;
;       |nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|             ; 73 (73)           ; 124 (124)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module                                                                                                      ;              ;
;    |sld_hub:auto_hub|                                                                                             ; 134 (1)           ; 82 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|sld_hub:auto_hub                                                                                                                                                                                                                              ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                              ; 133 (96)          ; 82 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                 ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                                ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                         ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                              ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                       ;              ;
;    |usbFIFOCtrl:usbfifoctrl_0|                                                                                    ; 59 (59)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_sys|usbFIFOCtrl:usbfifoctrl_0                                                                                                                                                                                                                     ;              ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------+
; Name                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------+
; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ALTSYNCRAM                                                                                                                            ; AUTO ; True Dual Port   ; 512          ; 32           ; 512          ; 32           ; 16384 ; None                          ;
; nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_register_bank_a_module:nios_sys_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_l9g1:auto_generated|ALTSYNCRAM                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; nios_sys_cpu_0_rf_ram_a.mif   ;
; nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_register_bank_b_module:nios_sys_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_m9g1:auto_generated|ALTSYNCRAM                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; nios_sys_cpu_0_rf_ram_b.mif   ;
; nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_r:the_nios_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                          ;
; nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_w:the_nios_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                          ;
; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ALTSYNCRAM                                                                                                          ; AUTO ; Single Port      ; 2624         ; 32           ; --           ; --           ; 83968 ; nios_sys_onchip_memory2_0.hex ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT                                                                                                                                  ;
+-------------------------------+------------------------+---------------------------+------------------------+----------------------------+-------------------------------+----------------------------+-----------------------+
; Name                          ; NextStatexT.ClassState ; NextStatexT.MaxClassState ; NextStatexT.VoterState ; NextStatexT.StoreDistState ; NextStatexT.CheckEndCompState ; NextStatexT.UpdateMaxState ; NextStatexT.InitState ;
+-------------------------------+------------------------+---------------------------+------------------------+----------------------------+-------------------------------+----------------------------+-----------------------+
; NextStatexT.InitState         ; 0                      ; 0                         ; 0                      ; 0                          ; 0                             ; 0                          ; 0                     ;
; NextStatexT.UpdateMaxState    ; 0                      ; 0                         ; 0                      ; 0                          ; 0                             ; 1                          ; 1                     ;
; NextStatexT.CheckEndCompState ; 0                      ; 0                         ; 0                      ; 0                          ; 1                             ; 0                          ; 1                     ;
; NextStatexT.StoreDistState    ; 0                      ; 0                         ; 0                      ; 1                          ; 0                             ; 0                          ; 1                     ;
; NextStatexT.VoterState        ; 0                      ; 0                         ; 1                      ; 0                          ; 0                             ; 0                          ; 1                     ;
; NextStatexT.MaxClassState     ; 0                      ; 1                         ; 0                      ; 0                          ; 0                             ; 0                          ; 1                     ;
; NextStatexT.ClassState        ; 1                      ; 0                         ; 0                      ; 0                          ; 0                             ; 0                          ; 1                     ;
+-------------------------------+------------------------+---------------------------+------------------------+----------------------------+-------------------------------+----------------------------+-----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |nios_sys|distancecore:distancecore_0|CustomReader:c_0|NextStatexT                                                                            ;
+-----------------------+---------------------+-----------------------+----------------------+---------------------+---------------------+----------------------+
; Name                  ; NextStatexT.ASKFULL ; NextStatexT.WAITRESET ; NextStatexT.SENDDIST ; NextStatexT.NEWADDR ; NextStatexT.READMEM ; NextStatexT.WAITFULL ;
+-----------------------+---------------------+-----------------------+----------------------+---------------------+---------------------+----------------------+
; NextStatexT.WAITFULL  ; 0                   ; 0                     ; 0                    ; 0                   ; 0                   ; 0                    ;
; NextStatexT.READMEM   ; 0                   ; 0                     ; 0                    ; 0                   ; 1                   ; 1                    ;
; NextStatexT.NEWADDR   ; 0                   ; 0                     ; 0                    ; 1                   ; 0                   ; 1                    ;
; NextStatexT.SENDDIST  ; 0                   ; 0                     ; 1                    ; 0                   ; 0                   ; 1                    ;
; NextStatexT.WAITRESET ; 0                   ; 1                     ; 0                    ; 0                   ; 0                   ; 1                    ;
; NextStatexT.ASKFULL   ; 1                   ; 0                     ; 0                    ; 0                   ; 0                   ; 1                    ;
+-----------------------+---------------------+-----------------------+----------------------+---------------------+---------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |nios_sys|nios_sys_sdram_controller:sdram_controller|m_next                  ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |nios_sys|nios_sys_sdram_controller:sdram_controller|m_state                                                                                                                          ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |nios_sys|nios_sys_sdram_controller:sdram_controller|i_next ;
+------------+------------+------------+------------+-------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000              ;
+------------+------------+------------+------------+-------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                       ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                       ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                       ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                       ;
+------------+------------+------------+------------+-------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |nios_sys|nios_sys_sdram_controller:sdram_controller|i_state                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |nios_sys|usbFIFOCtrl:usbfifoctrl_0|state                                       ;
+--------------+--------------+----------+----------+----------+----------+----------+------------+
; Name         ; state.PKTEND ; state.W1 ; state.W0 ; state.R2 ; state.R1 ; state.R0 ; state.IDLE ;
+--------------+--------------+----------+----------+----------+----------+----------+------------+
; state.IDLE   ; 0            ; 0        ; 0        ; 0        ; 0        ; 0        ; 0          ;
; state.R0     ; 0            ; 0        ; 0        ; 0        ; 0        ; 1        ; 1          ;
; state.R1     ; 0            ; 0        ; 0        ; 0        ; 1        ; 0        ; 1          ;
; state.R2     ; 0            ; 0        ; 0        ; 1        ; 0        ; 0        ; 1          ;
; state.W0     ; 0            ; 0        ; 1        ; 0        ; 0        ; 0        ; 1          ;
; state.W1     ; 0            ; 1        ; 0        ; 0        ; 0        ; 0        ; 1          ;
; state.PKTEND ; 1            ; 0        ; 0        ; 0        ; 0        ; 0        ; 1          ;
+--------------+--------------+----------+----------+----------+----------+----------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                        ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]     ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1      ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                  ; yes                                                              ; yes                                        ;
; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|rvalid                                                     ; yes                                                              ; yes                                        ;
; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                            ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                             ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1      ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                              ; yes                                                              ; yes                                        ;
; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                   ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                   ; yes                                                              ; yes                                        ;
; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|read_req                                                   ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                   ; yes                                                              ; yes                                        ;
; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|read                                                       ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                   ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                   ; yes                                                              ; yes                                        ;
; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                   ; yes                                                              ; yes                                        ;
; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                   ; yes                                                              ; yes                                        ;
; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                   ; yes                                                              ; yes                                        ;
; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                   ; yes                                                              ; yes                                        ;
; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                   ; yes                                                              ; yes                                        ;
; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                   ; yes                                                              ; yes                                        ;
; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                ; yes                                                              ; yes                                        ;
; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                   ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ; yes                                                              ; yes                                        ;
; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|write                                                      ; yes                                                              ; yes                                        ;
; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                   ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                    ; yes                                                              ; yes                                        ;
; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                   ; yes                                                              ; yes                                        ;
; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                   ; yes                                                              ; yes                                        ;
; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                   ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                ; Reason for Removal                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|nios_sys_dma_fifo_module_fifo_ram_module:nios_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[1][30] ; Lost fanout                                                                                                                                                                                        ;
; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|nios_sys_dma_fifo_module_fifo_ram_module:nios_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[0][30] ; Lost fanout                                                                                                                                                                                        ;
; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|nios_sys_dma_fifo_module_fifo_ram_module:nios_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[2][30] ; Lost fanout                                                                                                                                                                                        ;
; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|nios_sys_dma_fifo_module_fifo_ram_module:nios_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[3][30] ; Lost fanout                                                                                                                                                                                        ;
; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[30]                                                                                                                   ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|nios_sys_dma_fifo_module_fifo_ram_module:nios_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[1][31] ; Lost fanout                                                                                                                                                                                        ;
; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|nios_sys_dma_fifo_module_fifo_ram_module:nios_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[0][31] ; Lost fanout                                                                                                                                                                                        ;
; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|nios_sys_dma_fifo_module_fifo_ram_module:nios_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[2][31] ; Lost fanout                                                                                                                                                                                        ;
; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|nios_sys_dma_fifo_module_fifo_ram_module:nios_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[3][31] ; Lost fanout                                                                                                                                                                                        ;
; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[31]                                                                                                                   ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52..54,58,59,73]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52..54,58,59,73]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52..54,56,58,59]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52..54,56,58,59]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62,68,69,84..86]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62,68,69,84..86]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62,68,69,84..86]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62,68,69,84..86]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62,68,69,84..86]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62,68,69,84..86]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62,68,69,84..86]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62,68,69,84..86]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62,68,69,84..86]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62,68,69,84..86]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62,68,69,84..86]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62,68,69,84..86]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62,68,69,84..86]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62,68,69,84..86]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62,68,69,84..86]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62,68,69,84..86]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36,37,62,74,76,84..86]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36,37,62,74,76,84..86]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_merlin_slave_translator:cache_0_s2_translator|av_chipselect_pre                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_translator:cache_0_s1_translator|av_chipselect_pre                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|av_chipselect_pre                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_translator:emptyreg_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|av_chipselect_pre                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[8..31]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_translator:pio_0_s1_translator|av_chipselect_pre                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_translator:dma_control_port_slave_translator|av_chipselect_pre                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; SkipAddrReg:skipaddrreg_0|readdata[0..31]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; BaseQAddr:baseqaddr_0|readdata[0..31]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NTrReg:ntrreg_0|readdata[0..31]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; FullReg:fullreg_0|readdata[0..31]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; EndTSetReg:endtsetreg_0|readdata[0..31]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\GenPGLayer:7:PGGenFH:PGBlockFH|MaxCl[1..3]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\GenPGLayer:6:PGGenFH:PGBlockFH|MaxCl[1]                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\GenPGLayer:6:PGGenFH:PGBlockFH|MaxCl[2,3]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\GenPGLayer:5:PGGenFH:PGBlockFH|MaxCl[1]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\GenPGLayer:5:PGGenFH:PGBlockFH|MaxCl[2]                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\GenPGLayer:5:PGGenFH:PGBlockFH|MaxCl[3]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\GenPGLayer:4:PGGenFH:PGBlockFH|MaxCl[1,2]                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\GenPGLayer:4:PGGenFH:PGBlockFH|MaxCl[3]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\GenPGLayer:3:PGGenFH:PGBlockFH|MaxCl[1,2]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\GenPGLayer:3:PGGenFH:PGBlockFH|MaxCl[3]                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\GenPGLayer:2:PGGenFH:PGBlockFH|MaxCl[1]                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\GenPGLayer:2:PGGenFH:PGBlockFH|MaxCl[2]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\GenPGLayer:2:PGGenFH:PGBlockFH|MaxCl[3]                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\GenPGLayer:1:PGGenFH:PGBlockFH|MaxCl[1]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\GenPGLayer:1:PGGenFH:PGBlockFH|MaxCl[2,3]                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\GenPGLayer:0:PGGenFH:PGBlockFH|MaxCl[1..3]                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:7:PGGenFH:PGBlockFH|AddrMax[1..3]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:6:PGGenFH:PGBlockFH|AddrMax[1]                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:6:PGGenFH:PGBlockFH|AddrMax[2,3]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:5:PGGenFH:PGBlockFH|AddrMax[1]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:5:PGGenFH:PGBlockFH|AddrMax[2]                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:5:PGGenFH:PGBlockFH|AddrMax[3]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:4:PGGenFH:PGBlockFH|AddrMax[1,2]                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:4:PGGenFH:PGBlockFH|AddrMax[3]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:3:PGGenFH:PGBlockFH|AddrMax[1,2]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:3:PGGenFH:PGBlockFH|AddrMax[3]                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH|AddrMax[1]                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH|AddrMax[2]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH|AddrMax[3]                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:1:PGGenFH:PGBlockFH|AddrMax[1]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:1:PGGenFH:PGBlockFH|AddrMax[2,3]                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|AddrMax[1..3]                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; NDimReg:ndimreg|readdata[0..31]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; nios_sys_dma:dma|d1_enabled_write_endofpacket                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; nios_sys_cpu_0:cpu_0|W_ienable_reg[2..31]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; nios_sys_cpu_0:cpu_0|W_ipending_reg[2..31]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; nios_sys_cpu_0:cpu_0|R_ctrl_custom                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; nios_sys_sdram_controller:sdram_controller|i_addr[5]                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; nios_sys_cmd_xbar_mux_015:cmd_xbar_mux_015|locked[0,1]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; nios_sys_cmd_xbar_mux:cmd_xbar_mux_005|locked[0,1]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; nios_sys_cmd_xbar_mux:cmd_xbar_mux_001|locked[0,1]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; nios_sys_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|av_readdata_pre[0..31]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|av_readdata_pre[0..31]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|av_readdata_pre[0..31]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|av_readdata_pre[0..31]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|av_readdata_pre[0..31]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|av_readdata_pre[0..31]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; nios_sys_altpll_1:altpll_1|prev_reset                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                ; Lost fanout                                                                                                                                                                                        ;
; altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                                                                               ; Lost fanout                                                                                                                                                                                        ;
; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\TreeGenExt:2:TreeGenInt:3:NodeGen:PrefixGen|MaxCl[2,3]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\TreeGenExt:2:TreeGenInt:2:NodeGen:PrefixGen|MaxCl[2]                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\TreeGenExt:2:TreeGenInt:2:NodeGen:PrefixGen|MaxCl[3]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\TreeGenExt:2:TreeGenInt:1:NodeGen:PrefixGen|MaxCl[2]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\TreeGenExt:2:TreeGenInt:1:NodeGen:PrefixGen|MaxCl[3]                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\TreeGenExt:2:TreeGenInt:0:NodeGen:PrefixGen|MaxCl[2,3]                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen|MaxCl[3]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen|MaxCl[3]                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:3:NodeGen:PrefixGen|AddrMax[2,3]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:2:NodeGen:PrefixGen|AddrMax[2]                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:2:NodeGen:PrefixGen|AddrMax[3]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:1:NodeGen:PrefixGen|AddrMax[2]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:1:NodeGen:PrefixGen|AddrMax[3]                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:0:NodeGen:PrefixGen|AddrMax[2,3]                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen|AddrMax[3]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen|AddrMax[3]                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; nios_sys_altpll_0:altpll_0|prev_reset                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                ; Lost fanout                                                                                                                                                                                        ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                                                                               ; Lost fanout                                                                                                                                                                                        ;
; nios_sys_cpu_0:cpu_0|W_control_rd_data[2..31]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                                 ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                                ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                               ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                               ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                              ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                              ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                              ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                              ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                              ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                              ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                              ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                              ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                               ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                               ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                               ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                               ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                               ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                               ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                               ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                               ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                  ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                  ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                  ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                  ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                  ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                  ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                  ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                  ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                 ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                 ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                 ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                 ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                 ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                 ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                 ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                 ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                              ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                              ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                              ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                              ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                              ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                              ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                              ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                              ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                   ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                   ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                   ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                   ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                   ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                   ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                   ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                   ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                      ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                      ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                      ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                      ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                      ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                      ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                      ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                      ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                 ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                 ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                 ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                 ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                 ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                 ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                 ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                 ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; altera_merlin_master_translator:dma_write_master_translator|read_accepted                                                                                                                                    ; Lost fanout                                                                                                                                                                                        ;
; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[16..31]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|av_readdata_pre[16..31]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_translator:cache_0_s1_translator|waitrequest_reset_override                                                                                                                              ; Merged with altera_merlin_slave_translator:performance_counter_0_control_slave_translator|waitrequest_reset_override                                                                               ;
; altera_merlin_slave_translator:performance_counter_0_control_slave_translator|waitrequest_reset_override                                                                                                     ; Merged with altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                     ;
; altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                           ; Merged with altera_merlin_slave_translator:dma_control_port_slave_translator|waitrequest_reset_override                                                                                            ;
; altera_merlin_slave_translator:dma_control_port_slave_translator|waitrequest_reset_override                                                                                                                  ; Merged with altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                               ;
; altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                     ; Merged with nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                         ;
; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                               ; Merged with altera_merlin_slave_translator:cache_0_s2_translator|waitrequest_reset_override                                                                                                        ;
; altera_merlin_slave_translator:cache_0_s2_translator|waitrequest_reset_override                                                                                                                              ; Merged with altera_merlin_slave_translator:pio_0_s1_translator|waitrequest_reset_override                                                                                                          ;
; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|waitrequest_reset_override                                                                                                             ; Merged with altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                      ;
; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                            ; Merged with altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                        ;
; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                              ; Merged with altera_merlin_slave_translator:emptyreg_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                         ;
; altera_merlin_slave_translator:emptyreg_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                               ; Merged with altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                           ;
; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                 ; Merged with altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                          ;
; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                ; Merged with altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                       ;
; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                             ; Merged with altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|waitrequest_reset_override                                                                                            ;
; altera_merlin_width_adapter:width_adapter|byteen_reg[2]                                                                                                                                                      ; Merged with altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                                                ;
; altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                               ; Merged with altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                         ;
; altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                               ; Merged with altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                         ;
; altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                               ; Merged with altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                         ;
; altera_avalon_sc_fifo:cache_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                               ; Merged with altera_avalon_sc_fifo:cache_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                         ;
; altera_avalon_sc_fifo:cache_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                               ; Merged with altera_avalon_sc_fifo:cache_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                         ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                                            ; Merged with altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                      ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                            ; Merged with altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                      ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                                            ; Merged with altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                      ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                                            ; Merged with altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                      ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                                            ; Merged with altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                      ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                            ; Merged with altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                      ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                            ; Merged with altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                      ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                            ; Merged with altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                      ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                            ; Merged with altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                      ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                            ; Merged with altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                      ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                            ; Merged with altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                      ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                                            ; Merged with altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                      ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                            ; Merged with altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                      ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                     ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                     ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                     ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                     ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                                            ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                     ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                                            ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                     ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                     ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                     ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                     ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                                            ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                     ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                                            ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                     ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                     ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                     ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                     ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                     ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                     ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                     ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                                            ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                     ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                     ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                                            ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                     ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                                            ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                     ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                     ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                                            ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                     ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                                            ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                     ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                     ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                     ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                     ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                                            ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                     ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                             ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                       ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                             ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                       ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                       ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                       ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                                              ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                       ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                       ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                       ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                       ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                       ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                                              ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                       ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                       ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                       ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                                              ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                       ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                       ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                       ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                                              ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                       ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                                              ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                       ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                                              ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                       ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                       ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                                              ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                       ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                       ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                                              ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                       ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                                              ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                       ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                                              ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                       ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                       ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                       ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                       ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                       ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                       ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                       ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                       ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                               ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                         ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                          ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                                                 ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                          ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                          ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                                                 ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                          ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                                                 ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                          ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                                                 ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                          ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                          ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                          ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                          ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                          ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                          ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                          ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                          ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                                                 ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                          ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                                                 ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                          ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                                                 ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                          ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                          ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                                                 ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                          ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                 ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                          ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                          ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                          ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                          ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                          ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                                                 ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                          ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                          ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                          ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                          ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                          ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                          ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                  ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                            ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                         ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                         ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                                                ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                         ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                                                ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                         ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                         ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                         ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                                                ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                         ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                                                ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                         ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                         ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                         ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                         ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                         ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                         ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                                                ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                         ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                                                ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                         ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                         ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                         ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                         ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                         ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                                                ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                         ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                         ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                         ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                         ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                         ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                         ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                         ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                                                ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                         ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                                                ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                         ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                         ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                 ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                           ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                 ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                           ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                      ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                                             ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                      ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                      ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                                             ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                      ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                      ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                      ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                      ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                      ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                      ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                                             ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                      ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                      ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                                             ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                      ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                      ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                      ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                      ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                      ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                      ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                                             ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                      ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                                             ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                      ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                      ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                      ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                      ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                                             ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                      ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                                             ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                      ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                      ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                      ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                                             ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                      ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                      ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                              ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                        ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                                                  ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                           ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                                                  ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                           ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                           ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                           ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                           ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                           ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                  ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                           ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                           ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                                                  ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                           ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                           ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                                                  ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                           ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                           ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                           ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                           ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                           ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                           ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                           ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                           ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                                                  ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                           ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                           ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                           ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                           ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                           ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                                                  ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                           ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                                                  ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                           ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                                                  ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                           ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                           ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                                                  ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                           ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                           ;
; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                      ; Merged with altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                ;
; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                      ; Merged with altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][68]                                                                                                      ; Merged with altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][86]                                                                                ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][62]                                                                                                      ; Merged with altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][86]                                                                                ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][85]                                                                                                      ; Merged with altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][86]                                                                                ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][69]                                                                                                      ; Merged with altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][86]                                                                                ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44]                                                                                             ; Merged with altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                       ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]                                                                                             ; Merged with altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                       ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                             ; Merged with altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                       ;
; altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                 ; Merged with altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                           ;
; altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                 ; Merged with altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                           ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                            ; Merged with altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                      ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                            ; Merged with altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                      ;
; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                   ; Merged with altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                             ;
; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                   ; Merged with altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                             ;
; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                   ; Merged with altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                             ;
; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                   ; Merged with altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                             ;
; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                   ; Merged with altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                             ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                      ; Merged with altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                      ; Merged with altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                      ; Merged with altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                      ; Merged with altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                      ; Merged with altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                ;
; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamReset                                                                                                                                             ; Merged with KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[0]                                                                                                                    ;
; distancecore:distancecore_0|CustomReader:c_0|SubEn                                                                                                                                                           ; Merged with distancecore:distancecore_0|CustomReader:c_0|DataInPipexD                                                                                                                              ;
; nios_sys_dma:dma|write_got_endofpacket                                                                                                                                                                       ; Merged with nios_sys_dma:dma|read_got_endofpacket                                                                                                                                                  ;
; nios_sys_sdram_controller:sdram_controller|i_addr[0..4,6..10]                                                                                                                                                ; Merged with nios_sys_sdram_controller:sdram_controller|i_addr[11]                                                                                                                                  ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                            ; Merged with altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                      ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                            ; Merged with altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                      ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                              ; Merged with altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                        ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                              ; Merged with altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                        ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                     ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                     ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                     ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                       ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                       ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                               ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                         ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                          ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                          ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                          ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                         ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                         ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                                             ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                      ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                      ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                              ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                        ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                           ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                           ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                   ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                             ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                   ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                             ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                          ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                  ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                            ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                      ;
; altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                               ; Merged with altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                         ;
; altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                               ; Merged with altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                         ;
; altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                               ; Merged with altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                         ;
; altera_merlin_slave_agent:cache_0_s2_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                ; Merged with altera_merlin_slave_agent:cache_0_s2_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                          ;
; altera_avalon_sc_fifo:cache_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                               ; Merged with altera_avalon_sc_fifo:cache_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                         ;
; altera_avalon_sc_fifo:cache_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                               ; Merged with altera_avalon_sc_fifo:cache_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                         ;
; altera_merlin_slave_agent:cache_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                ; Merged with altera_merlin_slave_agent:cache_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                          ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                                            ; Merged with altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                      ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                                                                            ; Merged with altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                      ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                                                                            ; Merged with altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                      ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                                                                            ; Merged with altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                      ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                                                                            ; Merged with altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                      ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                                                                            ; Merged with altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                      ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                                            ; Merged with altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                      ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                                            ; Merged with altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                      ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                                            ; Merged with altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                      ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                                            ; Merged with altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                      ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                                            ; Merged with altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                      ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                                            ; Merged with altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                      ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                                            ; Merged with altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                      ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                                            ; Merged with altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                      ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                                            ; Merged with altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                      ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                              ; Merged with altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                        ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                              ; Merged with altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                        ;
; altera_merlin_slave_agent:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                               ; Merged with altera_merlin_slave_agent:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]         ;
; altera_merlin_slave_agent:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                ; Merged with altera_merlin_slave_agent:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]          ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                                                               ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                                                                               ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                                                                               ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                                                                               ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                                                                               ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                                                               ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                                               ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                                                                               ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                                                                               ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                                               ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                                               ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                              ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                                               ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                                               ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                                               ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                                               ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                                               ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                                               ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                                               ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                        ;
; altera_merlin_slave_agent:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                 ; Merged with altera_merlin_slave_agent:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]           ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                           ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                           ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                           ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                           ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                           ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                           ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                           ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                           ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                           ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                           ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                                                                 ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                           ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                           ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                           ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                           ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                           ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                           ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                           ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                           ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                           ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                           ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                           ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                                                                                 ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                           ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                           ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                           ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                                                                                 ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                           ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                 ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                           ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                                                                                 ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                           ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                 ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                           ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                                                 ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                           ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                 ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                           ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                                                                                 ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                           ;
; altera_merlin_slave_agent:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                   ; Merged with altera_merlin_slave_agent:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]             ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                          ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                          ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                          ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                          ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                          ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                          ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                          ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                          ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                          ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                          ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                                                                ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                          ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                          ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                          ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                          ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                          ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                          ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                          ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                          ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                          ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                          ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                          ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                                                                                ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                          ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                          ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                                               ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                          ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                                                                                ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                          ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                          ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                                                                                ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                          ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                          ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                                                ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                          ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                          ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                                                                                ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                          ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                 ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                           ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                 ; Merged with altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                           ;
; altera_merlin_slave_agent:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                  ; Merged with altera_merlin_slave_agent:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]            ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                       ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                       ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                       ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                       ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                       ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                       ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                       ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                       ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                       ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                       ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                                                             ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                       ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                       ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                       ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                       ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                       ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                       ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                       ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                       ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                       ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                       ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                       ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                                                                             ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                       ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                       ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                                            ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                       ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                                                                             ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                       ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                                                                             ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                       ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                                                                             ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                       ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                                                             ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                       ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                                             ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                       ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                                                                             ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                       ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                                                                             ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                       ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                              ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                        ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                              ; Merged with altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                        ;
; altera_merlin_slave_agent:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                               ; Merged with altera_merlin_slave_agent:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]         ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                            ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                            ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                            ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                            ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                            ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                            ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                            ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                            ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                            ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                            ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                                                                  ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                            ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                            ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                            ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                            ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                            ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                            ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                            ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                            ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                            ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                            ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                            ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                                                                                  ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                            ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                            ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                 ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                            ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                                                                                  ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                            ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                  ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                            ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                                                                                  ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                            ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                  ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                            ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                                                  ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                            ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                  ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                            ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                                                                                  ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                            ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                   ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                             ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                   ; Merged with altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                             ;
; altera_merlin_slave_agent:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                    ; Merged with altera_merlin_slave_agent:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]              ;
; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                      ; Merged with altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                ;
; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                      ; Merged with altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                ;
; altera_merlin_slave_agent:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                       ; Merged with altera_merlin_slave_agent:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0] ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                      ; Merged with altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                      ; Merged with altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                      ; Merged with altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                      ; Merged with altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                      ; Merged with altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                      ; Merged with altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                      ; Merged with altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                      ; Merged with altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][68]                                                                                                      ; Merged with altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][62]                                                                                ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][69]                                                                                                      ; Merged with altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][62]                                                                                ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][85]                                                                                                      ; Merged with altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][62]                                                                                ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][86]                                                                                                      ; Merged with altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][62]                                                                                ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][68]                                                                                                      ; Merged with altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][62]                                                                                ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][69]                                                                                                      ; Merged with altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][62]                                                                                ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][85]                                                                                                      ; Merged with altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][62]                                                                                ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][86]                                                                                                      ; Merged with altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][62]                                                                                ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][68]                                                                                                      ; Merged with altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][62]                                                                                ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][69]                                                                                                      ; Merged with altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][62]                                                                                ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][85]                                                                                                      ; Merged with altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][62]                                                                                ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][86]                                                                                                      ; Merged with altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][62]                                                                                ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][68]                                                                                                      ; Merged with altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][62]                                                                                ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][69]                                                                                                      ; Merged with altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][62]                                                                                ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][85]                                                                                                      ; Merged with altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][62]                                                                                ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][86]                                                                                                      ; Merged with altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][62]                                                                                ;
; altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                       ; Merged with altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                 ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                             ; Merged with altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]                                                                       ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                             ; Merged with altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]                                                                       ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                             ; Merged with altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]                                                                       ;
; altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                 ; Merged with altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                           ;
; altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                 ; Merged with altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                           ;
; altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                  ; Merged with altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                            ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                            ; Merged with altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                      ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                            ; Merged with altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                      ;
; altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                             ; Merged with altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]       ;
; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                   ; Merged with altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                             ;
; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                   ; Merged with altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                             ;
; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                   ; Merged with altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                             ;
; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                   ; Merged with altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                             ;
; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                   ; Merged with altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                             ;
; altera_merlin_slave_agent:dma_control_port_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                    ; Merged with altera_merlin_slave_agent:dma_control_port_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]              ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                      ; Merged with altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                      ; Merged with altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                      ; Merged with altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                      ; Merged with altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                      ; Merged with altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                ;
; altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                       ; Merged with altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                 ;
; altera_merlin_slave_translator:emptyreg_0_avalon_slave_0_translator|av_readdata_pre[1..9,11..31]                                                                                                             ; Merged with altera_merlin_slave_translator:emptyreg_0_avalon_slave_0_translator|av_readdata_pre[10]                                                                                                ;
; EmptyReg:emptyreg_0|readdata[1..9,11..31]                                                                                                                                                                    ; Merged with EmptyReg:emptyreg_0|readdata[10]                                                                                                                                                       ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                      ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                      ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                      ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                      ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                      ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                      ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                      ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                      ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                      ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                      ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                                                            ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                      ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                      ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                      ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                      ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                      ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                      ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                      ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                      ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                      ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                      ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                      ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                                                                            ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                      ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                      ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                                           ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                      ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                                                                            ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                      ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                                                                            ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                      ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                                                                            ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                      ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                                                            ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                      ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                                            ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                      ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                                                                            ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                      ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                                                                            ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                      ;
; altera_merlin_slave_agent:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                              ; Merged with altera_merlin_slave_agent:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]        ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                        ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                        ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                        ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                        ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                        ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                        ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                        ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                        ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                        ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                        ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                                                              ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                        ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                        ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                        ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                        ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                        ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                        ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                        ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                        ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                        ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                        ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                        ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                                                                              ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                        ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                        ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                                             ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                        ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                                                                              ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                        ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                                                                              ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                        ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                                                                              ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                        ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                                                              ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                        ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                                              ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                        ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                                                                              ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                        ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                                                                              ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                        ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                          ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                ; Merged with altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                          ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                  ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                            ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                  ; Merged with altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                            ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                             ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                       ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                             ; Merged with altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                       ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                               ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                         ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                               ; Merged with altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                         ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_cmpr_read                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..2]                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; altera_merlin_width_adapter:width_adapter|address_reg[0]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; nios_sys_cmd_xbar_mux_015:cmd_xbar_mux_015|prev_request[0]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; nios_sys_cmd_xbar_mux:cmd_xbar_mux_005|prev_request[0,1]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; nios_sys_cmd_xbar_mux:cmd_xbar_mux_001|prev_request[0,1]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; nios_sys_cmd_xbar_mux:cmd_xbar_mux|prev_request[0,1]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:cache_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][86]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; nios_sys_dma:dma|read_got_endofpacket                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; nios_sys_dma:dma|d1_read_got_endofpacket                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_endofpacket                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[0..15]                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_bwrap_field[0..2]                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[0..25]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[0..2]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[0]                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0..25]                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_agent:cache_0_s2_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_agent:cache_0_s2_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:cache_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_agent:cache_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_agent:cache_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_agent:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_agent:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_agent:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_agent:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_agent:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_agent:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_agent:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_agent:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_agent:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_agent:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_agent:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_agent:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_agent:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_agent:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_agent:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_agent:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_agent:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_agent:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][62]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..2]                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_agent:dma_control_port_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_agent:dma_control_port_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16..31]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16..31]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][62]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][62]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][62]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_width_adapter:width_adapter_001|p0_use_reg                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][18]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; nios_sys_dma:dma|reop                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; nios_sys_dma:dma|weop                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][18]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..29]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..29]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..29]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..29]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:cache_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_translator:performance_counter_0_control_slave_translator|end_begintransfer                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:cache_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51]                                                                                             ; Merged with altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                       ;
; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[1]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; EmptyReg:emptyreg_0|readdata[10]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_slave_translator:emptyreg_0_avalon_slave_0_translator|av_readdata_pre[10]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1..31]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1..31]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][101]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][101]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][101]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][101]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][101]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39..41,45..50,52..60]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_width_adapter:width_adapter|address_reg[24]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_width_adapter:width_adapter|address_reg[23]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_width_adapter:width_adapter|address_reg[22]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_width_adapter:width_adapter|address_reg[21]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_width_adapter:width_adapter|address_reg[20]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_width_adapter:width_adapter|address_reg[19]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_width_adapter:width_adapter|address_reg[18]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_width_adapter:width_adapter|address_reg[17]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_width_adapter:width_adapter|address_reg[16]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_width_adapter:width_adapter|address_reg[14]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_width_adapter:width_adapter|address_reg[13]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_width_adapter:width_adapter|address_reg[12]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_width_adapter:width_adapter|address_reg[11]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_width_adapter:width_adapter|address_reg[10]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_width_adapter:width_adapter|address_reg[9]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_width_adapter:width_adapter|address_reg[5]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_width_adapter:width_adapter|address_reg[4]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_merlin_width_adapter:width_adapter|address_reg[3]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][41]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][40]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][28]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][27]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][41]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; nios_sys_sdram_controller:sdram_controller|m_next~9                                                                                                                                                          ; Lost fanout                                                                                                                                                                                        ;
; nios_sys_sdram_controller:sdram_controller|m_next~10                                                                                                                                                         ; Lost fanout                                                                                                                                                                                        ;
; nios_sys_sdram_controller:sdram_controller|m_next~13                                                                                                                                                         ; Lost fanout                                                                                                                                                                                        ;
; nios_sys_sdram_controller:sdram_controller|m_next~14                                                                                                                                                         ; Lost fanout                                                                                                                                                                                        ;
; nios_sys_sdram_controller:sdram_controller|m_next~16                                                                                                                                                         ; Lost fanout                                                                                                                                                                                        ;
; nios_sys_sdram_controller:sdram_controller|i_next~4                                                                                                                                                          ; Lost fanout                                                                                                                                                                                        ;
; nios_sys_sdram_controller:sdram_controller|i_next~5                                                                                                                                                          ; Lost fanout                                                                                                                                                                                        ;
; nios_sys_sdram_controller:sdram_controller|i_next~6                                                                                                                                                          ; Lost fanout                                                                                                                                                                                        ;
; nios_sys_sdram_controller:sdram_controller|i_state~14                                                                                                                                                        ; Lost fanout                                                                                                                                                                                        ;
; nios_sys_sdram_controller:sdram_controller|i_state~15                                                                                                                                                        ; Lost fanout                                                                                                                                                                                        ;
; nios_sys_sdram_controller:sdram_controller|i_state~16                                                                                                                                                        ; Lost fanout                                                                                                                                                                                        ;
; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                           ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15..24]                       ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8..14]                        ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                            ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                            ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2..5]                         ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][20]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                                                                                ; Lost fanout                                                                                                                                                                                        ;
; altera_merlin_width_adapter:width_adapter|address_reg[25]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                                                                ; Lost fanout                                                                                                                                                                                        ;
; altera_merlin_width_adapter:width_adapter|address_reg[15]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][26]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                                                ; Lost fanout                                                                                                                                                                                        ;
; altera_merlin_width_adapter:width_adapter|address_reg[8]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                ; Lost fanout                                                                                                                                                                                        ;
; altera_merlin_width_adapter:width_adapter|address_reg[7]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][24]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                                                ; Lost fanout                                                                                                                                                                                        ;
; altera_merlin_width_adapter:width_adapter|address_reg[6]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][20]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42..44,51,61,73]                                                                                    ; Lost fanout                                                                                                                                                                                        ;
; distancecore:distancecore_0|CustomReader:c_0|CurrAddrxD[11..15]                                                                                                                                              ; Lost fanout                                                                                                                                                                                        ;
; SkipAddrReg:skipaddrreg_0|SkipAddr0[11..15]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                        ;
; distancecore:distancecore_0|CustomReader:c_0|AddressxD[11..15]                                                                                                                                               ; Lost fanout                                                                                                                                                                                        ;
; distancecore:distancecore_0|CustomReader:c_0|Address1xD[11..15]                                                                                                                                              ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11..15]                                                                                        ; Lost fanout                                                                                                                                                                                        ;
; BaseQAddr:baseqaddr_0|QAddress0[11..15]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11..15]                                                                                         ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11..15]                                                                                        ; Lost fanout                                                                                                                                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11..15]                                                                                         ; Lost fanout                                                                                                                                                                                        ;
; nios_sys_performance_counter_0:performance_counter_0|event_counter_0[32..63]                                                                                                                                 ; Lost fanout                                                                                                                                                                                        ;
; nios_sys_performance_counter_0:performance_counter_0|event_counter_1[32..63]                                                                                                                                 ; Lost fanout                                                                                                                                                                                        ;
; nios_sys_performance_counter_0:performance_counter_0|event_counter_2[32..63]                                                                                                                                 ; Lost fanout                                                                                                                                                                                        ;
; distancecore:distancecore_0|CustomReader:c_0|PosCountxD[2]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[4]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|nios_sys_dma_mem_read_access                                                                                                                ; Merged with nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|read_select                                                                                                           ;
; Total Number of Removed Registers = 2719                                                                                                                                                                     ;                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                          ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; nios_sys_altpll_0:altpll_0|prev_reset                                                                                  ; Stuck at GND              ; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,                                                          ;
;                                                                                                                        ; due to stuck port data_in ; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],                                                           ;
;                                                                                                                        ;                           ; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],                                                           ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_cmpr_read,                                                                                                                         ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                      ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                           ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                           ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                           ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1],                                                           ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter|address_reg[0],                                                                                                                               ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter|byteen_reg[3],                                                                                                                                ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69],                                                                ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][86],                                                                                ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69],                                                                                           ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86],                                                                             ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86],                                                                                ;
;                                                                                                                        ;                           ; nios_sys_dma:dma|d1_read_got_endofpacket,                                                                                                                                               ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_endofpacket,                                                                                                                       ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[15],                                                                                                                    ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[14],                                                                                                                    ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[13],                                                                                                                    ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[12],                                                                                                                    ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[11],                                                                                                                    ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[10],                                                                                                                    ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[9],                                                                                                                     ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[8],                                                                                                                     ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[7],                                                                                                                     ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[6],                                                                                                                     ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[5],                                                                                                                     ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[4],                                                                                                                     ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[3],                                                                                                                     ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[2],                                                                                                                     ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[1],                                                                                                                     ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[0],                                                                                                                     ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_bwrap_field[2],                                                                                                                    ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_bwrap_field[1],                                                                                                                    ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_bwrap_field[0],                                                                                                                    ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[25],                                                                                                                 ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[24],                                                                                                                 ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[23],                                                                                                                 ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[22],                                                                                                                 ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[21],                                                                                                                 ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[20],                                                                                                                 ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[19],                                                                                                                 ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[18],                                                                                                                 ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[17],                                                                                                                 ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[16],                                                                                                                 ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[15],                                                                                                                 ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[14],                                                                                                                 ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[13],                                                                                                                 ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[12],                                                                                                                 ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[11],                                                                                                                 ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[10],                                                                                                                 ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[9],                                                                                                                  ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[8],                                                                                                                  ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[7],                                                                                                                  ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[6],                                                                                                                  ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[5],                                                                                                                  ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[4],                                                                                                                  ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[3],                                                                                                                  ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[2],                                                                                                                  ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[1],                                                                                                                  ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[0],                                                                                                                  ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[2],                                                                                                                 ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[1],                                                                                                                 ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[0],                                                                                                                 ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[0],                                                                                                                        ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0],                                                         ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                        ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                        ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                        ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                        ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                        ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                        ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                        ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                        ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                        ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                        ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                        ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                        ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                        ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                        ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                        ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                        ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                         ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                         ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                         ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                         ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                         ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                         ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                         ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                         ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1],                                                         ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:cache_0_s2_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                     ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:cache_0_s2_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                          ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:cache_0_s2_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                          ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:cache_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                     ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:cache_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                          ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:cache_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                          ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62],                                                                ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,            ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2], ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0], ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][62],                                                                                ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                   ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],        ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],        ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],        ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62],                                                                                           ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                       ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                            ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                            ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62],                                                                      ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                  ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],       ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62],                                                                             ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:dma_control_port_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                         ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:dma_control_port_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],              ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:dma_control_port_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],              ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62],                                                                                ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                            ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                 ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                 ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][62],                                                                                ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][62],                                                                                ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][62],                                                                                ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62],                                                                                ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62],                                                                                ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                            ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                 ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                 ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter_001|p0_use_reg,                                                                                                                               ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0],        ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57],                                                                       ;
;                                                                                                                        ;                           ; altera_merlin_slave_translator:performance_counter_0_control_slave_translator|end_begintransfer,                                                                                        ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101],                                                                     ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101],                                                                                          ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101],                                                               ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101],                                                                     ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101],                                                                                          ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101],                                                               ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][101],                                                                               ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][101],                                                                               ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][101],                                                                               ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][101],                                                                               ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101],                                                                               ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60],                                                                           ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59],                                                                           ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58],                                                                           ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57],                                                                           ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56],                                                                           ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55],                                                                           ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54],                                                                           ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53],                                                                           ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52],                                                                           ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50],                                                                           ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49],                                                                           ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48],                                                                           ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47],                                                                           ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46],                                                                           ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45],                                                                           ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41],                                                                           ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40],                                                                           ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39],                                                                           ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60],                                                                          ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter|address_reg[24],                                                                                                                              ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59],                                                                          ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter|address_reg[23],                                                                                                                              ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58],                                                                          ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter|address_reg[22],                                                                                                                              ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57],                                                                          ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter|address_reg[21],                                                                                                                              ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56],                                                                          ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter|address_reg[20],                                                                                                                              ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55],                                                                          ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter|address_reg[19],                                                                                                                              ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54],                                                                          ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter|address_reg[18],                                                                                                                              ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53],                                                                          ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter|address_reg[17],                                                                                                                              ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52],                                                                          ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter|address_reg[16],                                                                                                                              ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50],                                                                          ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter|address_reg[14],                                                                                                                              ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49],                                                                          ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter|address_reg[13],                                                                                                                              ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48],                                                                          ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter|address_reg[12],                                                                                                                              ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47],                                                                          ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter|address_reg[11],                                                                                                                              ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],                                                                          ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter|address_reg[10],                                                                                                                              ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45],                                                                          ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter|address_reg[9],                                                                                                                               ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41],                                                                          ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter|address_reg[5],                                                                                                                               ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40],                                                                          ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter|address_reg[4],                                                                                                                               ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39],                                                                          ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter|address_reg[3],                                                                                                                               ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][41],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][40],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][28],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][27],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][41],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21],                                                                       ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],     ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43],                                                                       ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],     ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],     ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],     ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],     ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],     ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],     ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],     ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],     ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],     ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],     ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33],                                                                       ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],     ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],     ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],     ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],     ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],     ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],      ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],      ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26],                                                                       ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],      ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25],                                                                       ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],      ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24],                                                                       ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],      ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],      ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],      ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],      ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][20],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61],                                                                          ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter|address_reg[25],                                                                                                                              ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51],                                                                          ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter|address_reg[15],                                                                                                                              ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][26],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44],                                                                          ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter|address_reg[8],                                                                                                                               ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43],                                                                          ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter|address_reg[7],                                                                                                                               ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][24],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42],                                                                          ;
;                                                                                                                        ;                           ; altera_merlin_width_adapter:width_adapter|address_reg[6],                                                                                                                               ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][20],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73],                                                                          ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61],                                                                           ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51],                                                                           ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44],                                                                           ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43],                                                                           ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42],                                                                           ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                            ;
; nios_sys_altpll_1:altpll_1|prev_reset                                                                                  ; Stuck at GND              ; altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,                                                          ;
;                                                                                                                        ; due to stuck port data_in ; altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],                                                           ;
;                                                                                                                        ;                           ; altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],                                                           ;
;                                                                                                                        ;                           ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen|MaxCl[3],                                                    ;
;                                                                                                                        ;                           ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen|MaxCl[3],                                                    ;
;                                                                                                                        ;                           ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:1:TreeGenInt:1:NodeGen:PrefixGen|AddrMax[3],                                                                 ;
;                                                                                                                        ;                           ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen|AddrMax[3],                                                                 ;
;                                                                                                                        ;                           ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|av_readdata_pre[31],                                                                                              ;
;                                                                                                                        ;                           ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|av_readdata_pre[30],                                                                                              ;
;                                                                                                                        ;                           ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|av_readdata_pre[29],                                                                                              ;
;                                                                                                                        ;                           ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|av_readdata_pre[28],                                                                                              ;
;                                                                                                                        ;                           ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|av_readdata_pre[27],                                                                                              ;
;                                                                                                                        ;                           ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|av_readdata_pre[26],                                                                                              ;
;                                                                                                                        ;                           ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|av_readdata_pre[25],                                                                                              ;
;                                                                                                                        ;                           ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|av_readdata_pre[24],                                                                                              ;
;                                                                                                                        ;                           ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|av_readdata_pre[23],                                                                                              ;
;                                                                                                                        ;                           ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|av_readdata_pre[22],                                                                                              ;
;                                                                                                                        ;                           ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|av_readdata_pre[21],                                                                                              ;
;                                                                                                                        ;                           ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|av_readdata_pre[20],                                                                                              ;
;                                                                                                                        ;                           ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|av_readdata_pre[19],                                                                                              ;
;                                                                                                                        ;                           ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|av_readdata_pre[18],                                                                                              ;
;                                                                                                                        ;                           ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|av_readdata_pre[17],                                                                                              ;
;                                                                                                                        ;                           ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|av_readdata_pre[16],                                                                                              ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16],                                                                      ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                    ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],         ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],         ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                   ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],        ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],        ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                     ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],          ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],          ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                      ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],           ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],           ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                        ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],             ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],             ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                       ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],            ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],            ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                    ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],         ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],         ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                         ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],              ;
;                                                                                                                        ;                           ; altera_merlin_slave_agent:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],              ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                        ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                        ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                        ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                        ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                        ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                        ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                        ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                        ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],                                                                        ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0],                                                                        ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                        ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                        ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                        ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                        ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                        ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                        ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                        ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                        ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],                                                                        ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0],                                                                        ;
;                                                                                                                        ;                           ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[1],                                                                                                                  ;
;                                                                                                                        ;                           ; altera_merlin_slave_translator:emptyreg_0_avalon_slave_0_translator|av_readdata_pre[10],                                                                                                ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10],                                                                        ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],                                                                        ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],                                                                        ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                        ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                        ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                        ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                        ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                        ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                        ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                        ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                        ;
;                                                                                                                        ;                           ; distancecore:distancecore_0|CustomReader:c_0|PosCountxD[2],                                                                                                                             ;
;                                                                                                                        ;                           ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[4]                                                                                                                ;
; altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                      ;
;                                                                                                                        ; due to stuck port data_in ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[31],                                                                                                                        ;
;                                                                                                                        ;                           ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[30],                                                                                                                        ;
;                                                                                                                        ;                           ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[29],                                                                                                                        ;
;                                                                                                                        ;                           ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[28],                                                                                                                        ;
;                                                                                                                        ;                           ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[27],                                                                                                                        ;
;                                                                                                                        ;                           ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[26],                                                                                                                        ;
;                                                                                                                        ;                           ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[25],                                                                                                                        ;
;                                                                                                                        ;                           ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[24],                                                                                                                        ;
;                                                                                                                        ;                           ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[23],                                                                                                                        ;
;                                                                                                                        ;                           ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[22],                                                                                                                        ;
;                                                                                                                        ;                           ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[21],                                                                                                                        ;
;                                                                                                                        ;                           ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[20],                                                                                                                        ;
;                                                                                                                        ;                           ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[19],                                                                                                                        ;
;                                                                                                                        ;                           ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[18],                                                                                                                        ;
;                                                                                                                        ;                           ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[17],                                                                                                                        ;
;                                                                                                                        ;                           ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[16],                                                                                                                        ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                         ;
; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|av_chipselect_pre                               ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],                                                                      ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                        ;
; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|av_chipselect_pre                                 ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],                                                                      ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                        ;
; distancecore:distancecore_0|CustomReader:c_0|Address1xD[15]                                                            ; Lost Fanouts              ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[14],                                                                                                                            ;
;                                                                                                                        ;                           ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[13],                                                                                                                            ;
;                                                                                                                        ;                           ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[12],                                                                                                                            ;
;                                                                                                                        ;                           ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[11],                                                                                                                            ;
;                                                                                                                        ;                           ; BaseQAddr:baseqaddr_0|QAddress0[15], BaseQAddr:baseqaddr_0|QAddress0[14],                                                                                                               ;
;                                                                                                                        ;                           ; BaseQAddr:baseqaddr_0|QAddress0[13], BaseQAddr:baseqaddr_0|QAddress0[12],                                                                                                               ;
;                                                                                                                        ;                           ; BaseQAddr:baseqaddr_0|QAddress0[11]                                                                                                                                                     ;
; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54],                                                                      ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                          ;
; BaseQAddr:baseqaddr_0|readdata[0]                                                                                      ; Stuck at GND              ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|av_readdata_pre[0],                                                                                                ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0],                                                                        ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54],                                                                      ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_sc_fifo:cache_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85],                                                                                         ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:cache_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                          ;
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]           ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36],                                                                          ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][18],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][18]                                                                        ;
; NTrReg:ntrreg_0|readdata[31]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|av_readdata_pre[31],                                                                                                  ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31],                                                                          ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                        ;
; BaseQAddr:baseqaddr_0|readdata[31]                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|av_readdata_pre[31],                                                                                               ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                        ;
; SkipAddrReg:skipaddrreg_0|readdata[31]                                                                                 ; Stuck at GND              ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|av_readdata_pre[31],                                                                                             ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31],                                                                     ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                      ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62],                                                                          ;
;                                                                                                                        ;                           ; EmptyReg:emptyreg_0|readdata[10]                                                                                                                                                        ;
; SkipAddrReg:skipaddrreg_0|readdata[0]                                                                                  ; Stuck at GND              ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|av_readdata_pre[0],                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                         ;
; NTrReg:ntrreg_0|readdata[0]                                                                                            ; Stuck at GND              ; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|av_readdata_pre[0],                                                                                                   ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0],                                                                           ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                         ;
; FullReg:fullreg_0|readdata[31]                                                                                         ; Stuck at GND              ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|av_readdata_pre[31],                                                                                                 ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31],                                                                         ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                        ;
; FullReg:fullreg_0|readdata[0]                                                                                          ; Stuck at GND              ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|av_readdata_pre[0],                                                                                                  ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0],                                                                          ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                         ;
; EndTSetReg:endtsetreg_0|readdata[31]                                                                                   ; Stuck at GND              ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|av_readdata_pre[31],                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31],                                                                      ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                        ;
; EndTSetReg:endtsetreg_0|readdata[0]                                                                                    ; Stuck at GND              ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|av_readdata_pre[0],                                                                                               ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0],                                                                       ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                         ;
; NDimReg:ndimreg|readdata[31]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|av_readdata_pre[31],                                                                                                   ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31],                                                                           ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                        ;
; NDimReg:ndimreg|readdata[0]                                                                                            ; Stuck at GND              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|av_readdata_pre[0],                                                                                                    ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0],                                                                            ;
;                                                                                                                        ;                           ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                         ;
; nios_sys_cmd_xbar_mux:cmd_xbar_mux_005|locked[1]                                                                       ; Stuck at GND              ; nios_sys_cmd_xbar_mux:cmd_xbar_mux_005|prev_request[1],                                                                                                                                 ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][101],                                                                               ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                                ;
; nios_sys_cmd_xbar_mux:cmd_xbar_mux_001|locked[1]                                                                       ; Stuck at GND              ; nios_sys_cmd_xbar_mux:cmd_xbar_mux_001|prev_request[1],                                                                                                                                 ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101],                                                                            ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                             ;
; nios_sys_cmd_xbar_mux:cmd_xbar_mux|locked[1]                                                                           ; Stuck at GND              ; nios_sys_cmd_xbar_mux:cmd_xbar_mux|prev_request[1],                                                                                                                                     ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101],                                                                               ;
;                                                                                                                        ;                           ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                                ;
; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52],                                                                      ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_sc_fifo:cache_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                          ;
; BaseQAddr:baseqaddr_0|readdata[11]                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|av_readdata_pre[11],                                                                                               ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                        ;
; BaseQAddr:baseqaddr_0|readdata[10]                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|av_readdata_pre[10],                                                                                               ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                        ;
; BaseQAddr:baseqaddr_0|readdata[9]                                                                                      ; Stuck at GND              ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|av_readdata_pre[9],                                                                                                ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                      ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                         ;
; BaseQAddr:baseqaddr_0|readdata[8]                                                                                      ; Stuck at GND              ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|av_readdata_pre[8],                                                                                                ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                         ;
; BaseQAddr:baseqaddr_0|readdata[7]                                                                                      ; Stuck at GND              ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|av_readdata_pre[7],                                                                                                ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                         ;
; BaseQAddr:baseqaddr_0|readdata[6]                                                                                      ; Stuck at GND              ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|av_readdata_pre[6],                                                                                                ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                         ;
; BaseQAddr:baseqaddr_0|readdata[5]                                                                                      ; Stuck at GND              ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|av_readdata_pre[5],                                                                                                ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                      ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                        ;
; BaseQAddr:baseqaddr_0|readdata[4]                                                                                      ; Stuck at GND              ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|av_readdata_pre[4],                                                                                                ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                      ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                        ;
; BaseQAddr:baseqaddr_0|readdata[3]                                                                                      ; Stuck at GND              ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|av_readdata_pre[3],                                                                                                ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                         ;
; BaseQAddr:baseqaddr_0|readdata[2]                                                                                      ; Stuck at GND              ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|av_readdata_pre[2],                                                                                                ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                         ;
; BaseQAddr:baseqaddr_0|readdata[1]                                                                                      ; Stuck at GND              ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|av_readdata_pre[1],                                                                                                ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                      ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                          ;
; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                      ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                          ;
; NTrReg:ntrreg_0|readdata[30]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|av_readdata_pre[30],                                                                                                  ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                        ;
; NTrReg:ntrreg_0|readdata[29]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|av_readdata_pre[29],                                                                                                  ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                      ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                           ;
; NTrReg:ntrreg_0|readdata[28]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|av_readdata_pre[28],                                                                                                  ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                        ;
; NTrReg:ntrreg_0|readdata[27]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|av_readdata_pre[27],                                                                                                  ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                        ;
; NTrReg:ntrreg_0|readdata[6]                                                                                            ; Stuck at GND              ; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|av_readdata_pre[6],                                                                                                   ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                         ;
; NTrReg:ntrreg_0|readdata[26]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|av_readdata_pre[26],                                                                                                  ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                      ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                             ;
; NTrReg:ntrreg_0|readdata[25]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|av_readdata_pre[25],                                                                                                  ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                      ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                             ;
; NTrReg:ntrreg_0|readdata[24]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|av_readdata_pre[24],                                                                                                  ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                        ;
; NTrReg:ntrreg_0|readdata[23]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|av_readdata_pre[23],                                                                                                  ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                        ;
; NTrReg:ntrreg_0|readdata[22]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|av_readdata_pre[22],                                                                                                  ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                      ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                            ;
; NTrReg:ntrreg_0|readdata[21]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|av_readdata_pre[21],                                                                                                  ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                      ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                            ;
; NTrReg:ntrreg_0|readdata[20]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|av_readdata_pre[20],                                                                                                  ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                        ;
; NTrReg:ntrreg_0|readdata[19]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|av_readdata_pre[19],                                                                                                  ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                        ;
; NTrReg:ntrreg_0|readdata[18]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|av_readdata_pre[18],                                                                                                  ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                      ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                         ;
; NTrReg:ntrreg_0|readdata[17]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|av_readdata_pre[17],                                                                                                  ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                      ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                         ;
; NTrReg:ntrreg_0|readdata[16]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|av_readdata_pre[16],                                                                                                  ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                        ;
; NTrReg:ntrreg_0|readdata[15]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|av_readdata_pre[15],                                                                                                  ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                        ;
; NTrReg:ntrreg_0|readdata[14]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|av_readdata_pre[14],                                                                                                  ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                      ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                              ;
; NTrReg:ntrreg_0|readdata[13]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|av_readdata_pre[13],                                                                                                  ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                      ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                              ;
; NTrReg:ntrreg_0|readdata[12]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|av_readdata_pre[12],                                                                                                  ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                        ;
; NTrReg:ntrreg_0|readdata[11]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|av_readdata_pre[11],                                                                                                  ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                        ;
; NTrReg:ntrreg_0|readdata[10]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|av_readdata_pre[10],                                                                                                  ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]           ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76],                                                                          ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                        ;
; NTrReg:ntrreg_0|readdata[9]                                                                                            ; Stuck at GND              ; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|av_readdata_pre[9],                                                                                                   ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]           ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                          ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]                                                                        ;
; NTrReg:ntrreg_0|readdata[8]                                                                                            ; Stuck at GND              ; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|av_readdata_pre[8],                                                                                                   ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                         ;
; altera_merlin_slave_translator:dma_control_port_slave_translator|av_chipselect_pre                                     ; Stuck at GND              ; nios_sys_dma:dma|reop, nios_sys_dma:dma|weop                                                                                                                                            ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; SkipAddrReg:skipaddrreg_0|readdata[30]                                                                                 ; Stuck at GND              ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|av_readdata_pre[30],                                                                                             ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                        ;
; SkipAddrReg:skipaddrreg_0|readdata[29]                                                                                 ; Stuck at GND              ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|av_readdata_pre[29],                                                                                             ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                        ;
; SkipAddrReg:skipaddrreg_0|readdata[28]                                                                                 ; Stuck at GND              ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|av_readdata_pre[28],                                                                                             ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                        ;
; SkipAddrReg:skipaddrreg_0|readdata[27]                                                                                 ; Stuck at GND              ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|av_readdata_pre[27],                                                                                             ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                        ;
; SkipAddrReg:skipaddrreg_0|readdata[26]                                                                                 ; Stuck at GND              ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|av_readdata_pre[26],                                                                                             ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                        ;
; SkipAddrReg:skipaddrreg_0|readdata[25]                                                                                 ; Stuck at GND              ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|av_readdata_pre[25],                                                                                             ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                        ;
; NTrReg:ntrreg_0|readdata[7]                                                                                            ; Stuck at GND              ; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|av_readdata_pre[7],                                                                                                   ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                         ;
; SkipAddrReg:skipaddrreg_0|readdata[23]                                                                                 ; Stuck at GND              ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|av_readdata_pre[23],                                                                                             ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                        ;
; SkipAddrReg:skipaddrreg_0|readdata[22]                                                                                 ; Stuck at GND              ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|av_readdata_pre[22],                                                                                             ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                        ;
; SkipAddrReg:skipaddrreg_0|readdata[21]                                                                                 ; Stuck at GND              ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|av_readdata_pre[21],                                                                                             ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                        ;
; SkipAddrReg:skipaddrreg_0|readdata[20]                                                                                 ; Stuck at GND              ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|av_readdata_pre[20],                                                                                             ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                        ;
; SkipAddrReg:skipaddrreg_0|readdata[19]                                                                                 ; Stuck at GND              ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|av_readdata_pre[19],                                                                                             ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                        ;
; SkipAddrReg:skipaddrreg_0|readdata[18]                                                                                 ; Stuck at GND              ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|av_readdata_pre[18],                                                                                             ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                        ;
; SkipAddrReg:skipaddrreg_0|readdata[17]                                                                                 ; Stuck at GND              ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|av_readdata_pre[17],                                                                                             ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                        ;
; SkipAddrReg:skipaddrreg_0|readdata[16]                                                                                 ; Stuck at GND              ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|av_readdata_pre[16],                                                                                             ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                        ;
; SkipAddrReg:skipaddrreg_0|readdata[15]                                                                                 ; Stuck at GND              ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|av_readdata_pre[15],                                                                                             ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                        ;
; SkipAddrReg:skipaddrreg_0|readdata[14]                                                                                 ; Stuck at GND              ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|av_readdata_pre[14],                                                                                             ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                        ;
; SkipAddrReg:skipaddrreg_0|readdata[13]                                                                                 ; Stuck at GND              ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|av_readdata_pre[13],                                                                                             ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                        ;
; SkipAddrReg:skipaddrreg_0|readdata[12]                                                                                 ; Stuck at GND              ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|av_readdata_pre[12],                                                                                             ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                        ;
; SkipAddrReg:skipaddrreg_0|readdata[11]                                                                                 ; Stuck at GND              ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|av_readdata_pre[11],                                                                                             ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                        ;
; SkipAddrReg:skipaddrreg_0|readdata[10]                                                                                 ; Stuck at GND              ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|av_readdata_pre[10],                                                                                             ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                        ;
; SkipAddrReg:skipaddrreg_0|readdata[9]                                                                                  ; Stuck at GND              ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|av_readdata_pre[9],                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                         ;
; SkipAddrReg:skipaddrreg_0|readdata[8]                                                                                  ; Stuck at GND              ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|av_readdata_pre[8],                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                         ;
; SkipAddrReg:skipaddrreg_0|readdata[7]                                                                                  ; Stuck at GND              ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|av_readdata_pre[7],                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                         ;
; SkipAddrReg:skipaddrreg_0|readdata[6]                                                                                  ; Stuck at GND              ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|av_readdata_pre[6],                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                         ;
; SkipAddrReg:skipaddrreg_0|readdata[5]                                                                                  ; Stuck at GND              ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|av_readdata_pre[5],                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                         ;
; SkipAddrReg:skipaddrreg_0|readdata[4]                                                                                  ; Stuck at GND              ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|av_readdata_pre[4],                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                         ;
; SkipAddrReg:skipaddrreg_0|readdata[3]                                                                                  ; Stuck at GND              ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|av_readdata_pre[3],                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                         ;
; SkipAddrReg:skipaddrreg_0|readdata[2]                                                                                  ; Stuck at GND              ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|av_readdata_pre[2],                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                         ;
; SkipAddrReg:skipaddrreg_0|readdata[1]                                                                                  ; Stuck at GND              ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|av_readdata_pre[1],                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                         ;
; BaseQAddr:baseqaddr_0|readdata[30]                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|av_readdata_pre[30],                                                                                               ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                        ;
; BaseQAddr:baseqaddr_0|readdata[29]                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|av_readdata_pre[29],                                                                                               ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                        ;
; BaseQAddr:baseqaddr_0|readdata[28]                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|av_readdata_pre[28],                                                                                               ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                        ;
; BaseQAddr:baseqaddr_0|readdata[27]                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|av_readdata_pre[27],                                                                                               ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                        ;
; BaseQAddr:baseqaddr_0|readdata[26]                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|av_readdata_pre[26],                                                                                               ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                        ;
; BaseQAddr:baseqaddr_0|readdata[25]                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|av_readdata_pre[25],                                                                                               ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                        ;
; BaseQAddr:baseqaddr_0|readdata[24]                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|av_readdata_pre[24],                                                                                               ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                        ;
; BaseQAddr:baseqaddr_0|readdata[23]                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|av_readdata_pre[23],                                                                                               ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                        ;
; BaseQAddr:baseqaddr_0|readdata[22]                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|av_readdata_pre[22],                                                                                               ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                        ;
; BaseQAddr:baseqaddr_0|readdata[21]                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|av_readdata_pre[21],                                                                                               ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                        ;
; NTrReg:ntrreg_0|readdata[5]                                                                                            ; Stuck at GND              ; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|av_readdata_pre[5],                                                                                                   ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                         ;
; NTrReg:ntrreg_0|readdata[4]                                                                                            ; Stuck at GND              ; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|av_readdata_pre[4],                                                                                                   ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                         ;
; NTrReg:ntrreg_0|readdata[3]                                                                                            ; Stuck at GND              ; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|av_readdata_pre[3],                                                                                                   ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                         ;
; NTrReg:ntrreg_0|readdata[2]                                                                                            ; Stuck at GND              ; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|av_readdata_pre[2],                                                                                                   ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                         ;
; NTrReg:ntrreg_0|readdata[1]                                                                                            ; Stuck at GND              ; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|av_readdata_pre[1],                                                                                                   ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                         ;
; SkipAddrReg:skipaddrreg_0|readdata[24]                                                                                 ; Stuck at GND              ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|av_readdata_pre[24],                                                                                             ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                        ;
; BaseQAddr:baseqaddr_0|readdata[20]                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|av_readdata_pre[20],                                                                                               ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                        ;
; FullReg:fullreg_0|readdata[30]                                                                                         ; Stuck at GND              ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|av_readdata_pre[30],                                                                                                 ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                        ;
; FullReg:fullreg_0|readdata[29]                                                                                         ; Stuck at GND              ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|av_readdata_pre[29],                                                                                                 ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                        ;
; FullReg:fullreg_0|readdata[28]                                                                                         ; Stuck at GND              ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|av_readdata_pre[28],                                                                                                 ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                        ;
; FullReg:fullreg_0|readdata[27]                                                                                         ; Stuck at GND              ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|av_readdata_pre[27],                                                                                                 ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                        ;
; FullReg:fullreg_0|readdata[26]                                                                                         ; Stuck at GND              ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|av_readdata_pre[26],                                                                                                 ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                        ;
; FullReg:fullreg_0|readdata[25]                                                                                         ; Stuck at GND              ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|av_readdata_pre[25],                                                                                                 ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                        ;
; FullReg:fullreg_0|readdata[24]                                                                                         ; Stuck at GND              ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|av_readdata_pre[24],                                                                                                 ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                        ;
; FullReg:fullreg_0|readdata[23]                                                                                         ; Stuck at GND              ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|av_readdata_pre[23],                                                                                                 ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                        ;
; FullReg:fullreg_0|readdata[22]                                                                                         ; Stuck at GND              ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|av_readdata_pre[22],                                                                                                 ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                        ;
; FullReg:fullreg_0|readdata[21]                                                                                         ; Stuck at GND              ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|av_readdata_pre[21],                                                                                                 ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                        ;
; FullReg:fullreg_0|readdata[20]                                                                                         ; Stuck at GND              ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|av_readdata_pre[20],                                                                                                 ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                        ;
; FullReg:fullreg_0|readdata[19]                                                                                         ; Stuck at GND              ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|av_readdata_pre[19],                                                                                                 ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                        ;
; FullReg:fullreg_0|readdata[18]                                                                                         ; Stuck at GND              ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|av_readdata_pre[18],                                                                                                 ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                        ;
; FullReg:fullreg_0|readdata[17]                                                                                         ; Stuck at GND              ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|av_readdata_pre[17],                                                                                                 ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                        ;
; FullReg:fullreg_0|readdata[16]                                                                                         ; Stuck at GND              ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|av_readdata_pre[16],                                                                                                 ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                        ;
; FullReg:fullreg_0|readdata[15]                                                                                         ; Stuck at GND              ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|av_readdata_pre[15],                                                                                                 ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                        ;
; FullReg:fullreg_0|readdata[14]                                                                                         ; Stuck at GND              ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|av_readdata_pre[14],                                                                                                 ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                        ;
; FullReg:fullreg_0|readdata[13]                                                                                         ; Stuck at GND              ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|av_readdata_pre[13],                                                                                                 ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                        ;
; FullReg:fullreg_0|readdata[12]                                                                                         ; Stuck at GND              ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|av_readdata_pre[12],                                                                                                 ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                        ;
; FullReg:fullreg_0|readdata[11]                                                                                         ; Stuck at GND              ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|av_readdata_pre[11],                                                                                                 ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                        ;
; FullReg:fullreg_0|readdata[10]                                                                                         ; Stuck at GND              ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|av_readdata_pre[10],                                                                                                 ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                        ;
; FullReg:fullreg_0|readdata[9]                                                                                          ; Stuck at GND              ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|av_readdata_pre[9],                                                                                                  ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                         ;
; FullReg:fullreg_0|readdata[8]                                                                                          ; Stuck at GND              ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|av_readdata_pre[8],                                                                                                  ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                         ;
; FullReg:fullreg_0|readdata[7]                                                                                          ; Stuck at GND              ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|av_readdata_pre[7],                                                                                                  ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                         ;
; FullReg:fullreg_0|readdata[6]                                                                                          ; Stuck at GND              ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|av_readdata_pre[6],                                                                                                  ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                         ;
; FullReg:fullreg_0|readdata[5]                                                                                          ; Stuck at GND              ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|av_readdata_pre[5],                                                                                                  ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                         ;
; FullReg:fullreg_0|readdata[4]                                                                                          ; Stuck at GND              ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|av_readdata_pre[4],                                                                                                  ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                         ;
; FullReg:fullreg_0|readdata[3]                                                                                          ; Stuck at GND              ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|av_readdata_pre[3],                                                                                                  ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                         ;
; FullReg:fullreg_0|readdata[2]                                                                                          ; Stuck at GND              ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|av_readdata_pre[2],                                                                                                  ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                         ;
; FullReg:fullreg_0|readdata[1]                                                                                          ; Stuck at GND              ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|av_readdata_pre[1],                                                                                                  ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                         ;
; BaseQAddr:baseqaddr_0|readdata[19]                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|av_readdata_pre[19],                                                                                               ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                        ;
; BaseQAddr:baseqaddr_0|readdata[18]                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|av_readdata_pre[18],                                                                                               ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                        ;
; EndTSetReg:endtsetreg_0|readdata[30]                                                                                   ; Stuck at GND              ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|av_readdata_pre[30],                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                        ;
; EndTSetReg:endtsetreg_0|readdata[29]                                                                                   ; Stuck at GND              ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|av_readdata_pre[29],                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                        ;
; EndTSetReg:endtsetreg_0|readdata[28]                                                                                   ; Stuck at GND              ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|av_readdata_pre[28],                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                        ;
; EndTSetReg:endtsetreg_0|readdata[27]                                                                                   ; Stuck at GND              ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|av_readdata_pre[27],                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                        ;
; EndTSetReg:endtsetreg_0|readdata[26]                                                                                   ; Stuck at GND              ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|av_readdata_pre[26],                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                        ;
; EndTSetReg:endtsetreg_0|readdata[25]                                                                                   ; Stuck at GND              ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|av_readdata_pre[25],                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                        ;
; EndTSetReg:endtsetreg_0|readdata[24]                                                                                   ; Stuck at GND              ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|av_readdata_pre[24],                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                        ;
; EndTSetReg:endtsetreg_0|readdata[23]                                                                                   ; Stuck at GND              ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|av_readdata_pre[23],                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                        ;
; EndTSetReg:endtsetreg_0|readdata[22]                                                                                   ; Stuck at GND              ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|av_readdata_pre[22],                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                        ;
; EndTSetReg:endtsetreg_0|readdata[21]                                                                                   ; Stuck at GND              ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|av_readdata_pre[21],                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                        ;
; EndTSetReg:endtsetreg_0|readdata[20]                                                                                   ; Stuck at GND              ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|av_readdata_pre[20],                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                        ;
; EndTSetReg:endtsetreg_0|readdata[19]                                                                                   ; Stuck at GND              ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|av_readdata_pre[19],                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                        ;
; EndTSetReg:endtsetreg_0|readdata[18]                                                                                   ; Stuck at GND              ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|av_readdata_pre[18],                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                        ;
; BaseQAddr:baseqaddr_0|readdata[17]                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|av_readdata_pre[17],                                                                                               ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                        ;
; EndTSetReg:endtsetreg_0|readdata[16]                                                                                   ; Stuck at GND              ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|av_readdata_pre[16],                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                        ;
; EndTSetReg:endtsetreg_0|readdata[15]                                                                                   ; Stuck at GND              ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|av_readdata_pre[15],                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                        ;
; EndTSetReg:endtsetreg_0|readdata[14]                                                                                   ; Stuck at GND              ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|av_readdata_pre[14],                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                        ;
; EndTSetReg:endtsetreg_0|readdata[13]                                                                                   ; Stuck at GND              ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|av_readdata_pre[13],                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                        ;
; EndTSetReg:endtsetreg_0|readdata[12]                                                                                   ; Stuck at GND              ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|av_readdata_pre[12],                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                        ;
; EndTSetReg:endtsetreg_0|readdata[11]                                                                                   ; Stuck at GND              ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|av_readdata_pre[11],                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                        ;
; EndTSetReg:endtsetreg_0|readdata[10]                                                                                   ; Stuck at GND              ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|av_readdata_pre[10],                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                        ;
; EndTSetReg:endtsetreg_0|readdata[9]                                                                                    ; Stuck at GND              ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|av_readdata_pre[9],                                                                                               ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                         ;
; EndTSetReg:endtsetreg_0|readdata[8]                                                                                    ; Stuck at GND              ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|av_readdata_pre[8],                                                                                               ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                         ;
; EndTSetReg:endtsetreg_0|readdata[7]                                                                                    ; Stuck at GND              ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|av_readdata_pre[7],                                                                                               ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                         ;
; EndTSetReg:endtsetreg_0|readdata[6]                                                                                    ; Stuck at GND              ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|av_readdata_pre[6],                                                                                               ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                         ;
; EndTSetReg:endtsetreg_0|readdata[5]                                                                                    ; Stuck at GND              ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|av_readdata_pre[5],                                                                                               ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                         ;
; EndTSetReg:endtsetreg_0|readdata[4]                                                                                    ; Stuck at GND              ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|av_readdata_pre[4],                                                                                               ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                         ;
; EndTSetReg:endtsetreg_0|readdata[3]                                                                                    ; Stuck at GND              ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|av_readdata_pre[3],                                                                                               ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                         ;
; EndTSetReg:endtsetreg_0|readdata[2]                                                                                    ; Stuck at GND              ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|av_readdata_pre[2],                                                                                               ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                         ;
; EndTSetReg:endtsetreg_0|readdata[1]                                                                                    ; Stuck at GND              ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|av_readdata_pre[1],                                                                                               ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                         ;
; BaseQAddr:baseqaddr_0|readdata[16]                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|av_readdata_pre[16],                                                                                               ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                        ;
; BaseQAddr:baseqaddr_0|readdata[15]                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|av_readdata_pre[15],                                                                                               ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                        ;
; BaseQAddr:baseqaddr_0|readdata[14]                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|av_readdata_pre[14],                                                                                               ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                        ;
; NDimReg:ndimreg|readdata[30]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|av_readdata_pre[30],                                                                                                   ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                        ;
; NDimReg:ndimreg|readdata[29]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|av_readdata_pre[29],                                                                                                   ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                        ;
; NDimReg:ndimreg|readdata[28]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|av_readdata_pre[28],                                                                                                   ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                        ;
; NDimReg:ndimreg|readdata[27]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|av_readdata_pre[27],                                                                                                   ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                        ;
; NDimReg:ndimreg|readdata[26]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|av_readdata_pre[26],                                                                                                   ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                        ;
; NDimReg:ndimreg|readdata[25]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|av_readdata_pre[25],                                                                                                   ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                        ;
; NDimReg:ndimreg|readdata[24]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|av_readdata_pre[24],                                                                                                   ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                        ;
; NDimReg:ndimreg|readdata[23]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|av_readdata_pre[23],                                                                                                   ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                        ;
; EndTSetReg:endtsetreg_0|readdata[17]                                                                                   ; Stuck at GND              ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|av_readdata_pre[17],                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                        ;
; NDimReg:ndimreg|readdata[21]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|av_readdata_pre[21],                                                                                                   ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                        ;
; NDimReg:ndimreg|readdata[20]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|av_readdata_pre[20],                                                                                                   ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                        ;
; NDimReg:ndimreg|readdata[19]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|av_readdata_pre[19],                                                                                                   ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                        ;
; NDimReg:ndimreg|readdata[18]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|av_readdata_pre[18],                                                                                                   ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                        ;
; NDimReg:ndimreg|readdata[17]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|av_readdata_pre[17],                                                                                                   ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                        ;
; NDimReg:ndimreg|readdata[16]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|av_readdata_pre[16],                                                                                                   ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                        ;
; NDimReg:ndimreg|readdata[15]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|av_readdata_pre[15],                                                                                                   ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                        ;
; NDimReg:ndimreg|readdata[14]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|av_readdata_pre[14],                                                                                                   ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                        ;
; NDimReg:ndimreg|readdata[13]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|av_readdata_pre[13],                                                                                                   ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                        ;
; NDimReg:ndimreg|readdata[12]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|av_readdata_pre[12],                                                                                                   ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                        ;
; NDimReg:ndimreg|readdata[11]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|av_readdata_pre[11],                                                                                                   ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                        ;
; NDimReg:ndimreg|readdata[10]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|av_readdata_pre[10],                                                                                                   ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                        ;
; NDimReg:ndimreg|readdata[9]                                                                                            ; Stuck at GND              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|av_readdata_pre[9],                                                                                                    ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                         ;
; NDimReg:ndimreg|readdata[8]                                                                                            ; Stuck at GND              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|av_readdata_pre[8],                                                                                                    ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                         ;
; NDimReg:ndimreg|readdata[7]                                                                                            ; Stuck at GND              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|av_readdata_pre[7],                                                                                                    ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                         ;
; NDimReg:ndimreg|readdata[6]                                                                                            ; Stuck at GND              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|av_readdata_pre[6],                                                                                                    ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                         ;
; NDimReg:ndimreg|readdata[5]                                                                                            ; Stuck at GND              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|av_readdata_pre[5],                                                                                                    ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                         ;
; NDimReg:ndimreg|readdata[4]                                                                                            ; Stuck at GND              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|av_readdata_pre[4],                                                                                                    ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                         ;
; NDimReg:ndimreg|readdata[3]                                                                                            ; Stuck at GND              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|av_readdata_pre[3],                                                                                                    ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                         ;
; NDimReg:ndimreg|readdata[2]                                                                                            ; Stuck at GND              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|av_readdata_pre[2],                                                                                                    ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                         ;
; NDimReg:ndimreg|readdata[1]                                                                                            ; Stuck at GND              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|av_readdata_pre[1],                                                                                                    ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52],                                                                      ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                          ;
; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59],                                                                      ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_sc_fifo:cache_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                          ;
; BaseQAddr:baseqaddr_0|readdata[13]                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|av_readdata_pre[13],                                                                                               ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                        ;
; nios_sys_cmd_xbar_mux:cmd_xbar_mux_001|locked[0]                                                                       ; Stuck at GND              ; nios_sys_cmd_xbar_mux:cmd_xbar_mux_001|prev_request[0],                                                                                                                                 ;
;                                                                                                                        ; due to stuck port data_in ; nios_sys_dma:dma|read_got_endofpacket                                                                                                                                                   ;
; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56],                                                                      ;
;                                                                                                                        ; due to stuck port data_in ; nios_sys_cmd_xbar_mux_015:cmd_xbar_mux_015|locked[1]                                                                                                                                    ;
; BaseQAddr:baseqaddr_0|readdata[12]                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|av_readdata_pre[12],                                                                                               ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                        ;
; NDimReg:ndimreg|readdata[22]                                                                                           ; Stuck at GND              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|av_readdata_pre[22],                                                                                                   ;
;                                                                                                                        ; due to stuck port data_in ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                       ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                       ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                       ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                       ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                       ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                       ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                       ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                       ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\GenPGLayer:7:PGGenFH:PGBlockFH|MaxCl[2] ; Stuck at GND              ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\TreeGenExt:2:TreeGenInt:3:NodeGen:PrefixGen|MaxCl[2]                                                     ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\GenPGLayer:7:PGGenFH:PGBlockFH|MaxCl[3] ; Stuck at GND              ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\TreeGenExt:2:TreeGenInt:3:NodeGen:PrefixGen|MaxCl[3]                                                     ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\GenPGLayer:5:PGGenFH:PGBlockFH|MaxCl[2] ; Stuck at VCC              ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\TreeGenExt:2:TreeGenInt:2:NodeGen:PrefixGen|MaxCl[2]                                                     ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\GenPGLayer:5:PGGenFH:PGBlockFH|MaxCl[3] ; Stuck at GND              ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\TreeGenExt:2:TreeGenInt:2:NodeGen:PrefixGen|MaxCl[3]                                                     ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\GenPGLayer:3:PGGenFH:PGBlockFH|MaxCl[2] ; Stuck at GND              ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\TreeGenExt:2:TreeGenInt:1:NodeGen:PrefixGen|MaxCl[2]                                                     ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\GenPGLayer:3:PGGenFH:PGBlockFH|MaxCl[3] ; Stuck at VCC              ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\TreeGenExt:2:TreeGenInt:1:NodeGen:PrefixGen|MaxCl[3]                                                     ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\GenPGLayer:1:PGGenFH:PGBlockFH|MaxCl[2] ; Stuck at VCC              ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\TreeGenExt:2:TreeGenInt:0:NodeGen:PrefixGen|MaxCl[2]                                                     ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\GenPGLayer:1:PGGenFH:PGBlockFH|MaxCl[3] ; Stuck at VCC              ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\TreeGenExt:2:TreeGenInt:0:NodeGen:PrefixGen|MaxCl[3]                                                     ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:7:PGGenFH:PGBlockFH|AddrMax[2]              ; Stuck at GND              ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:3:NodeGen:PrefixGen|AddrMax[2]                                                                  ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:7:PGGenFH:PGBlockFH|AddrMax[3]              ; Stuck at GND              ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:3:NodeGen:PrefixGen|AddrMax[3]                                                                  ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                       ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:5:PGGenFH:PGBlockFH|AddrMax[3]              ; Stuck at GND              ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:2:NodeGen:PrefixGen|AddrMax[3]                                                                  ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:3:PGGenFH:PGBlockFH|AddrMax[2]              ; Stuck at GND              ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:1:NodeGen:PrefixGen|AddrMax[2]                                                                  ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:3:PGGenFH:PGBlockFH|AddrMax[3]              ; Stuck at VCC              ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:1:NodeGen:PrefixGen|AddrMax[3]                                                                  ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:1:PGGenFH:PGBlockFH|AddrMax[2]              ; Stuck at VCC              ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:0:NodeGen:PrefixGen|AddrMax[2]                                                                  ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:1:PGGenFH:PGBlockFH|AddrMax[3]              ; Stuck at VCC              ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:0:NodeGen:PrefixGen|AddrMax[3]                                                                  ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                       ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                       ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                       ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                       ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                       ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                       ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                       ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                       ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                       ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                       ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                       ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                       ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                       ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                       ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                       ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                       ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]           ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                           ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]           ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                           ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]           ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                           ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]           ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                                           ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]           ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                           ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                       ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]      ; Lost Fanouts              ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]      ; Lost Fanouts              ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]      ; Lost Fanouts              ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]      ; Lost Fanouts              ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                        ;
; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                       ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                                                       ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                                                       ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                       ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                                                       ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                       ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; nios_sys_cpu_0:cpu_0|W_ienable_reg[31]                                                                                 ; Stuck at GND              ; nios_sys_cpu_0:cpu_0|W_control_rd_data[31]                                                                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; nios_sys_cpu_0:cpu_0|W_ienable_reg[30]                                                                                 ; Stuck at GND              ; nios_sys_cpu_0:cpu_0|W_control_rd_data[30]                                                                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; nios_sys_cpu_0:cpu_0|W_ienable_reg[29]                                                                                 ; Stuck at GND              ; nios_sys_cpu_0:cpu_0|W_control_rd_data[29]                                                                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:5:PGGenFH:PGBlockFH|AddrMax[2]              ; Stuck at VCC              ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:2:NodeGen:PrefixGen|AddrMax[2]                                                                  ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; nios_sys_cpu_0:cpu_0|W_ienable_reg[27]                                                                                 ; Stuck at GND              ; nios_sys_cpu_0:cpu_0|W_control_rd_data[27]                                                                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; nios_sys_cpu_0:cpu_0|W_ienable_reg[26]                                                                                 ; Stuck at GND              ; nios_sys_cpu_0:cpu_0|W_control_rd_data[26]                                                                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; nios_sys_cpu_0:cpu_0|W_ienable_reg[25]                                                                                 ; Stuck at GND              ; nios_sys_cpu_0:cpu_0|W_control_rd_data[25]                                                                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; nios_sys_cpu_0:cpu_0|W_ienable_reg[24]                                                                                 ; Stuck at GND              ; nios_sys_cpu_0:cpu_0|W_control_rd_data[24]                                                                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; nios_sys_cpu_0:cpu_0|W_ienable_reg[23]                                                                                 ; Stuck at GND              ; nios_sys_cpu_0:cpu_0|W_control_rd_data[23]                                                                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; nios_sys_cpu_0:cpu_0|W_ienable_reg[22]                                                                                 ; Stuck at GND              ; nios_sys_cpu_0:cpu_0|W_control_rd_data[22]                                                                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; nios_sys_cpu_0:cpu_0|W_ienable_reg[21]                                                                                 ; Stuck at GND              ; nios_sys_cpu_0:cpu_0|W_control_rd_data[21]                                                                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; nios_sys_cpu_0:cpu_0|W_ienable_reg[20]                                                                                 ; Stuck at GND              ; nios_sys_cpu_0:cpu_0|W_control_rd_data[20]                                                                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; nios_sys_cpu_0:cpu_0|W_ienable_reg[19]                                                                                 ; Stuck at GND              ; nios_sys_cpu_0:cpu_0|W_control_rd_data[19]                                                                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; nios_sys_cpu_0:cpu_0|W_ienable_reg[18]                                                                                 ; Stuck at GND              ; nios_sys_cpu_0:cpu_0|W_control_rd_data[18]                                                                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; nios_sys_cpu_0:cpu_0|W_ienable_reg[17]                                                                                 ; Stuck at GND              ; nios_sys_cpu_0:cpu_0|W_control_rd_data[17]                                                                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; nios_sys_cpu_0:cpu_0|W_ienable_reg[16]                                                                                 ; Stuck at GND              ; nios_sys_cpu_0:cpu_0|W_control_rd_data[16]                                                                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; nios_sys_cpu_0:cpu_0|W_ienable_reg[15]                                                                                 ; Stuck at GND              ; nios_sys_cpu_0:cpu_0|W_control_rd_data[15]                                                                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; nios_sys_cpu_0:cpu_0|W_ienable_reg[14]                                                                                 ; Stuck at GND              ; nios_sys_cpu_0:cpu_0|W_control_rd_data[14]                                                                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; nios_sys_cpu_0:cpu_0|W_ienable_reg[13]                                                                                 ; Stuck at GND              ; nios_sys_cpu_0:cpu_0|W_control_rd_data[13]                                                                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; nios_sys_cpu_0:cpu_0|W_ienable_reg[12]                                                                                 ; Stuck at GND              ; nios_sys_cpu_0:cpu_0|W_control_rd_data[12]                                                                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; nios_sys_cpu_0:cpu_0|W_ienable_reg[11]                                                                                 ; Stuck at GND              ; nios_sys_cpu_0:cpu_0|W_control_rd_data[11]                                                                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; nios_sys_cpu_0:cpu_0|W_ienable_reg[10]                                                                                 ; Stuck at GND              ; nios_sys_cpu_0:cpu_0|W_control_rd_data[10]                                                                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; nios_sys_cpu_0:cpu_0|W_ienable_reg[9]                                                                                  ; Stuck at GND              ; nios_sys_cpu_0:cpu_0|W_control_rd_data[9]                                                                                                                                               ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; nios_sys_cpu_0:cpu_0|W_ienable_reg[8]                                                                                  ; Stuck at GND              ; nios_sys_cpu_0:cpu_0|W_control_rd_data[8]                                                                                                                                               ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; nios_sys_cpu_0:cpu_0|W_ienable_reg[7]                                                                                  ; Stuck at GND              ; nios_sys_cpu_0:cpu_0|W_control_rd_data[7]                                                                                                                                               ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; nios_sys_cpu_0:cpu_0|W_ienable_reg[6]                                                                                  ; Stuck at GND              ; nios_sys_cpu_0:cpu_0|W_control_rd_data[6]                                                                                                                                               ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; nios_sys_cpu_0:cpu_0|W_ienable_reg[5]                                                                                  ; Stuck at GND              ; nios_sys_cpu_0:cpu_0|W_control_rd_data[5]                                                                                                                                               ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; nios_sys_cpu_0:cpu_0|W_ienable_reg[4]                                                                                  ; Stuck at GND              ; nios_sys_cpu_0:cpu_0|W_control_rd_data[4]                                                                                                                                               ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; nios_sys_cpu_0:cpu_0|W_ienable_reg[3]                                                                                  ; Stuck at GND              ; nios_sys_cpu_0:cpu_0|W_control_rd_data[3]                                                                                                                                               ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; nios_sys_cpu_0:cpu_0|W_ienable_reg[2]                                                                                  ; Stuck at GND              ; nios_sys_cpu_0:cpu_0|W_control_rd_data[2]                                                                                                                                               ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; nios_sys_cmd_xbar_mux_015:cmd_xbar_mux_015|locked[0]                                                                   ; Stuck at GND              ; nios_sys_cmd_xbar_mux_015:cmd_xbar_mux_015|prev_request[0]                                                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                       ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; nios_sys_cmd_xbar_mux:cmd_xbar_mux_005|locked[0]                                                                       ; Stuck at GND              ; nios_sys_cmd_xbar_mux:cmd_xbar_mux_005|prev_request[0]                                                                                                                                  ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                       ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                       ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                       ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; nios_sys_cmd_xbar_mux:cmd_xbar_mux|locked[0]                                                                           ; Stuck at GND              ; nios_sys_cmd_xbar_mux:cmd_xbar_mux|prev_request[0]                                                                                                                                      ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                       ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]       ; Stuck at GND              ; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                       ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
; distancecore:distancecore_0|CustomReader:c_0|CurrAddrxD[15]                                                            ; Lost Fanouts              ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[15]                                                                                                                              ;
; distancecore:distancecore_0|CustomReader:c_0|CurrAddrxD[14]                                                            ; Lost Fanouts              ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[14]                                                                                                                              ;
; distancecore:distancecore_0|CustomReader:c_0|CurrAddrxD[13]                                                            ; Lost Fanouts              ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[13]                                                                                                                              ;
; distancecore:distancecore_0|CustomReader:c_0|CurrAddrxD[12]                                                            ; Lost Fanouts              ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[12]                                                                                                                              ;
; distancecore:distancecore_0|CustomReader:c_0|CurrAddrxD[11]                                                            ; Lost Fanouts              ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[11]                                                                                                                              ;
; nios_sys_cpu_0:cpu_0|W_ienable_reg[28]                                                                                 ; Stuck at GND              ; nios_sys_cpu_0:cpu_0|W_control_rd_data[28]                                                                                                                                              ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4306  ;
; Number of registers using Synchronous Clear  ; 377   ;
; Number of registers using Synchronous Load   ; 235   ;
; Number of registers using Asynchronous Clear ; 2601  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1993  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------+---------+
; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamAddrxD[0]                                                          ; 2       ;
; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamAddrxD[1]                                                          ; 2       ;
; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamAddrxD[2]                                                          ; 2       ;
; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamAddrxD[3]                                                          ; 2       ;
; nios_sys_sdram_controller:sdram_controller|m_cmd[1]                                                                           ; 2       ;
; nios_sys_sdram_controller:sdram_controller|m_cmd[3]                                                                           ; 1       ;
; nios_sys_sdram_controller:sdram_controller|m_cmd[2]                                                                           ; 2       ;
; nios_sys_sdram_controller:sdram_controller|m_cmd[0]                                                                           ; 2       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 254     ;
; nios_sys_sdram_controller:sdram_controller|i_addr[11]                                                                         ; 9       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; 1530    ;
; nios_sys_sdram_controller:sdram_controller|i_cmd[1]                                                                           ; 2       ;
; nios_sys_sdram_controller:sdram_controller|i_cmd[3]                                                                           ; 2       ;
; nios_sys_sdram_controller:sdram_controller|i_cmd[2]                                                                           ; 2       ;
; nios_sys_sdram_controller:sdram_controller|i_cmd[0]                                                                           ; 2       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; nios_sys_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                       ; 7       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]      ; 1       ;
; nios_sys_sdram_controller:sdram_controller|refresh_counter[13]                                                                ; 2       ;
; nios_sys_sdram_controller:sdram_controller|refresh_counter[12]                                                                ; 2       ;
; nios_sys_sdram_controller:sdram_controller|refresh_counter[11]                                                                ; 2       ;
; nios_sys_sdram_controller:sdram_controller|refresh_counter[6]                                                                 ; 2       ;
; altera_merlin_slave_translator:pio_0_s1_translator|waitrequest_reset_override                                                 ; 22      ;
; nios_sys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                           ; 6       ;
; nios_sys_cpu_0:cpu_0|i_read                                                                                                   ; 5       ;
; nios_sys_cpu_0:cpu_0|F_pc[12]                                                                                                 ; 2       ;
; nios_sys_cpu_0:cpu_0|F_pc[23]                                                                                                 ; 2       ;
; nios_sys_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                               ; 7       ;
; nios_sys_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                       ; 6       ;
; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|waitrequest_reset_override                             ; 6       ;
; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|count[9]                            ; 11      ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; nios_sys_dma:dma|control[7]                                                                                                   ; 3       ;
; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|fifo_empty                                             ; 7       ;
; nios_sys_cmd_xbar_mux_015:cmd_xbar_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[0]                                   ; 7       ;
; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|estimated_wraddress[0]                                 ; 3       ;
; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|estimated_wraddress[1]                                 ; 2       ;
; nios_sys_dma:dma|writelength_eq_0                                                                                             ; 5       ;
; nios_sys_dma:dma|control[2]                                                                                                   ; 33      ;
; nios_sys_dma:dma|length_eq_0                                                                                                  ; 2       ;
; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|nios_sys_dma_mem_read_idle                                   ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]      ; 1       ;
; nios_sys_jtag_uart_0:jtag_uart_0|t_dav                                                                                        ; 3       ;
; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|rst2                                ; 3       ;
; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 417     ;
; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|waitrequest_reset_override                                   ; 16      ;
; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; distancecore:distancecore_0|CustomReader:c_0|request                                                                          ; 7       ;
; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; distancecore:distancecore_0|CustomReader:c_0|Empty                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                  ; 3       ;
; Total number of inverted registers = 53                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |nios_sys|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0]                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |nios_sys|altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[1]            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |nios_sys|altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|wait_latency_counter[0]             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |nios_sys|altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|wait_latency_counter[1]                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |nios_sys|altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|wait_latency_counter[1]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |nios_sys|altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|wait_latency_counter[0]                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |nios_sys|altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|wait_latency_counter[0]             ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |nios_sys|altera_merlin_width_adapter:width_adapter|data_reg[6]                                                     ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |nios_sys|altera_merlin_width_adapter:width_adapter|address_reg[8]                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |nios_sys|nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|count[2]        ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |nios_sys|nios_sys_dma:dma|writeaddress[10]                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |nios_sys|nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[0]                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |nios_sys|nios_sys_dma:dma|nios_sys_dma_read_data_mux:the_nios_sys_dma_read_data_mux|readdata_mux_select[0]         ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |nios_sys|nios_sys_dma:dma|readaddress[0]                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |nios_sys|nios_sys_dma:dma|length[24]                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |nios_sys|nios_sys_dma:dma|writelength[17]                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |nios_sys|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |nios_sys|altera_merlin_slave_translator:dma_control_port_slave_translator|wait_latency_counter[0]                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |nios_sys|nios_sys_cpu_0:cpu_0|d_byteenable[1]                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |nios_sys|nios_sys_cpu_0:cpu_0|E_src2[13]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |nios_sys|nios_sys_cpu_0:cpu_0|E_src1[0]                                                                            ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |nios_sys|nios_sys_cpu_0:cpu_0|E_src1[20]                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |nios_sys|nios_sys_cpu_0:cpu_0|E_shift_rot_result[10]                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |nios_sys|nios_sys_cpu_0:cpu_0|av_ld_byte0_data[3]                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |nios_sys|nios_sys_cpu_0:cpu_0|av_ld_byte2_data[2]                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |nios_sys|altera_merlin_slave_translator:emptyreg_0_avalon_slave_0_translator|wait_latency_counter[1]               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |nios_sys|altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|wait_latency_counter[1]              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |nios_sys|altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|wait_latency_counter[1]            ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |nios_sys|nios_sys_cpu_0:cpu_0|W_alu_result[10]                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |nios_sys|nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |nios_sys|nios_sys_cpu_0:cpu_0|E_src2[22]                                                                           ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|KRam:c5|DistRamxD[15][5]                                              ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|KRam:c5|DistRamxD[14][5]                                              ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|KRam:c5|DistRamxD[13][1]                                              ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|KRam:c5|ClRamxD[12][3]                                                ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|KRam:c5|DistRamxD[11][1]                                              ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|KRam:c5|DistRamxD[10][1]                                              ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|KRam:c5|DistRamxD[9][10]                                              ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|KRam:c5|DistRamxD[8][0]                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|KRam:c5|DistRamxD[7][7]                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|KRam:c5|ClRamxD[6][3]                                                 ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|KRam:c5|DistRamxD[5][6]                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|KRam:c5|DistRamxD[4][11]                                              ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|KRam:c5|DistRamxD[3][7]                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|KRam:c5|DistRamxD[2][5]                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|KRam:c5|DistRamxD[1][0]                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|KRam:c5|DistRamxD[0][0]                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |nios_sys|nios_sys_cpu_0:cpu_0|d_writedata[31]                                                                      ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|KRam:c5|ClOut[0]                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |nios_sys|usbFIFOCtrl:usbfifoctrl_0|led[2]                                                                          ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |nios_sys|distancecore:distancecore_0|CustomReader:c_0|Q[5]                                                         ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |nios_sys|nios_sys_cpu_0:cpu_0|W_alu_result[31]                                                                     ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |nios_sys|nios_sys_cpu_0:cpu_0|F_pc[18]                                                                             ;
; 5:1                ; 12 bits   ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |nios_sys|usbFIFOCtrl:usbfifoctrl_0|readdata[10]                                                                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |nios_sys|nios_sys_sdram_controller:sdram_controller|m_dqm[2]                                                       ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |nios_sys|usbFIFOCtrl:usbfifoctrl_0|readdata[8]                                                                     ;
; 32:1               ; 11 bits   ; 231 LEs       ; 121 LEs              ; 110 LEs                ; Yes        ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[8]                                            ;
; 32:1               ; 3 bits    ; 63 LEs        ; 36 LEs               ; 27 LEs                 ; Yes        ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[1]                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |nios_sys|nios_sys_cpu_0:cpu_0|d_byteenable[3]                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |nios_sys|nios_sys_sdram_controller:sdram_controller|i_count[2]                                                     ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |nios_sys|nios_sys_sdram_controller:sdram_controller|m_addr[9]                                                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |nios_sys|usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |nios_sys|nios_sys_sdram_controller:sdram_controller|m_addr[2]                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |nios_sys|nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |nios_sys|nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; Yes        ; |nios_sys|distancecore:distancecore_0|CustomReader:c_0|AddressxD[1]                                                 ;
; 9:1                ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; Yes        ; |nios_sys|distancecore:distancecore_0|CustomReader:c_0|NTrCount[13]                                                 ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |nios_sys|distancecore:distancecore_0|CustomReader:c_0|read1                                                        ;
; 9:1                ; 9 bits    ; 54 LEs        ; 0 LEs                ; 54 LEs                 ; Yes        ; |nios_sys|distancecore:distancecore_0|CustomReader:c_0|address1[3]                                                  ;
; 9:1                ; 9 bits    ; 54 LEs        ; 0 LEs                ; 54 LEs                 ; Yes        ; |nios_sys|distancecore:distancecore_0|CustomReader:c_0|address[3]                                                   ;
; 12:1               ; 60 bits   ; 480 LEs       ; 0 LEs                ; 480 LEs                ; Yes        ; |nios_sys|nios_sys_sdram_controller:sdram_controller|active_addr[7]                                                 ;
; 14:1               ; 14 bits   ; 126 LEs       ; 28 LEs               ; 98 LEs                 ; Yes        ; |nios_sys|distancecore:distancecore_0|CustomReader:c_0|AddressxD[12]                                                ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |nios_sys|usbFIFOCtrl:usbfifoctrl_0|reg_data_out[11]                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |nios_sys|nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|estimated_wraddress[0]             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |nios_sys|KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamAddrxD[3]                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |nios_sys|nios_sys_sdram_controller:sdram_controller|m_data[2]                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |nios_sys|nios_sys_cpu_0:cpu_0|F_pc[23]                                                                             ;
; 10:1               ; 14 bits   ; 84 LEs        ; 14 LEs               ; 70 LEs                 ; Yes        ; |nios_sys|distancecore:distancecore_0|CustomReader:c_0|Address1xD[11]                                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; No         ; |nios_sys|altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |nios_sys|nios_sys_cpu_0:cpu_0|E_logic_result[9]                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |nios_sys|nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|rdaddress[0]                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |nios_sys|distancecore:distancecore_0|CustomReader:c_0|EndComp                                                      ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |nios_sys|nios_sys_cpu_0:cpu_0|W_rf_wr_data[21]                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |nios_sys|nios_sys_cpu_0:cpu_0|D_dst_regnum[3]                                                                      ;
; 9:1                ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; No         ; |nios_sys|distancecore:distancecore_0|CustomReader:c_0|NDimCount                                                    ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |nios_sys|distancecore:distancecore_0|CustomReader:c_0|PosCountxD                                                   ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |nios_sys|usbFIFOCtrl:usbfifoctrl_0|Selector2                                                                       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |nios_sys|usbFIFOCtrl:usbfifoctrl_0|Selector5                                                                       ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |nios_sys|usbFIFOCtrl:usbfifoctrl_0|Selector3                                                                       ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |nios_sys|nios_sys_sdram_controller:sdram_controller|Selector35                                                     ;
; 14:1               ; 2 bits    ; 18 LEs        ; 2 LEs                ; 16 LEs                 ; No         ; |nios_sys|nios_sys_addr_router_001:addr_router_001|src_channel[5]                                                   ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |nios_sys|nios_sys_sdram_controller:sdram_controller|Selector28                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |nios_sys|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |nios_sys|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |nios_sys|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                           ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |nios_sys|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]     ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |nios_sys|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                 ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |nios_sys|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                        ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |nios_sys|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                          ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |nios_sys|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_w:the_nios_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_r:the_nios_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for nios_sys_sdram_controller:sdram_controller ;
+-----------------------------+-------+------+----------------------+
; Assignment                  ; Value ; From ; To                   ;
+-----------------------------+-------+------+----------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[31]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[31]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[30]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[30]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[29]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[29]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[28]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[28]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[27]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[27]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[26]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[26]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[25]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[25]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[24]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[24]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[23]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[23]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[22]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[22]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[21]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[21]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[20]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[20]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[19]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[19]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[18]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[18]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[17]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[17]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[16]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[16]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[3]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[2]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0      ;
+-----------------------------+-------+------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_register_bank_a_module:nios_sys_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_l9g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_register_bank_b_module:nios_sys_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_m9g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Source assignments for nios_sys_altpll_0:altpll_0 ;
+----------------+-------+------+-------------------+
; Assignment     ; Value ; From ; To                ;
+----------------+-------+------+-------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg        ;
+----------------+-------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_sys_altpll_0:altpll_0|nios_sys_altpll_0_stdsync_sv6:stdsync2|nios_sys_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+---------------------------------------------------+
; Source assignments for nios_sys_altpll_1:altpll_1 ;
+----------------+-------+------+-------------------+
; Assignment     ; Value ; From ; To                ;
+----------------+-------+------+-------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg        ;
+----------------+-------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_sys_altpll_1:altpll_1|nios_sys_altpll_1_stdsync_sv6:stdsync2|nios_sys_altpll_1_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for nios_sys_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+------------------------------+
; Assignment      ; Value ; From ; To                           ;
+-----------------+-------+------+------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                        ;
+-----------------+-------+------+------------------------------+


+-----------------------------------------------------------------------+
; Source assignments for nios_sys_cmd_xbar_demux_001:cmd_xbar_demux_001 ;
+-----------------+-------+------+--------------------------------------+
; Assignment      ; Value ; From ; To                                   ;
+-----------------+-------+------+--------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                ;
+-----------------+-------+------+--------------------------------------+


+-----------------------------------------------------------------------+
; Source assignments for nios_sys_cmd_xbar_demux_002:cmd_xbar_demux_002 ;
+-----------------+-------+------+--------------------------------------+
; Assignment      ; Value ; From ; To                                   ;
+-----------------+-------+------+--------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                ;
+-----------------+-------+------+--------------------------------------+


+---------------------------------------------------------------+
; Source assignments for nios_sys_cmd_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+------------------------------+
; Assignment      ; Value ; From ; To                           ;
+-----------------+-------+------+------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                        ;
+-----------------+-------+------+------------------------------+


+-------------------------------------------------------------------+
; Source assignments for nios_sys_cmd_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+----------------------------------+
; Assignment      ; Value ; From ; To                               ;
+-----------------+-------+------+----------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                            ;
+-----------------+-------+------+----------------------------------+


+-----------------------------------------------------------------------+
; Source assignments for nios_sys_cmd_xbar_demux_002:rsp_xbar_demux_002 ;
+-----------------+-------+------+--------------------------------------+
; Assignment      ; Value ; From ; To                                   ;
+-----------------+-------+------+--------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                ;
+-----------------+-------+------+--------------------------------------+


+-----------------------------------------------------------------------+
; Source assignments for nios_sys_cmd_xbar_demux_002:rsp_xbar_demux_003 ;
+-----------------+-------+------+--------------------------------------+
; Assignment      ; Value ; From ; To                                   ;
+-----------------+-------+------+--------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                ;
+-----------------+-------+------+--------------------------------------+


+-----------------------------------------------------------------------+
; Source assignments for nios_sys_cmd_xbar_demux_002:rsp_xbar_demux_004 ;
+-----------------+-------+------+--------------------------------------+
; Assignment      ; Value ; From ; To                                   ;
+-----------------+-------+------+--------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                ;
+-----------------+-------+------+--------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for nios_sys_cmd_xbar_demux:rsp_xbar_demux_005 ;
+-----------------+-------+------+----------------------------------+
; Assignment      ; Value ; From ; To                               ;
+-----------------+-------+------+----------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                            ;
+-----------------+-------+------+----------------------------------+


+-----------------------------------------------------------------------+
; Source assignments for nios_sys_cmd_xbar_demux_002:rsp_xbar_demux_006 ;
+-----------------+-------+------+--------------------------------------+
; Assignment      ; Value ; From ; To                                   ;
+-----------------+-------+------+--------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                ;
+-----------------+-------+------+--------------------------------------+


+-----------------------------------------------------------------------+
; Source assignments for nios_sys_cmd_xbar_demux_002:rsp_xbar_demux_007 ;
+-----------------+-------+------+--------------------------------------+
; Assignment      ; Value ; From ; To                                   ;
+-----------------+-------+------+--------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                ;
+-----------------+-------+------+--------------------------------------+


+-----------------------------------------------------------------------+
; Source assignments for nios_sys_cmd_xbar_demux_002:rsp_xbar_demux_008 ;
+-----------------+-------+------+--------------------------------------+
; Assignment      ; Value ; From ; To                                   ;
+-----------------+-------+------+--------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                ;
+-----------------+-------+------+--------------------------------------+


+-----------------------------------------------------------------------+
; Source assignments for nios_sys_cmd_xbar_demux_002:rsp_xbar_demux_009 ;
+-----------------+-------+------+--------------------------------------+
; Assignment      ; Value ; From ; To                                   ;
+-----------------+-------+------+--------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                ;
+-----------------+-------+------+--------------------------------------+


+-----------------------------------------------------------------------+
; Source assignments for nios_sys_cmd_xbar_demux_002:rsp_xbar_demux_010 ;
+-----------------+-------+------+--------------------------------------+
; Assignment      ; Value ; From ; To                                   ;
+-----------------+-------+------+--------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                ;
+-----------------+-------+------+--------------------------------------+


+-----------------------------------------------------------------------+
; Source assignments for nios_sys_cmd_xbar_demux_002:rsp_xbar_demux_011 ;
+-----------------+-------+------+--------------------------------------+
; Assignment      ; Value ; From ; To                                   ;
+-----------------+-------+------+--------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                ;
+-----------------+-------+------+--------------------------------------+


+-----------------------------------------------------------------------+
; Source assignments for nios_sys_cmd_xbar_demux_002:rsp_xbar_demux_012 ;
+-----------------+-------+------+--------------------------------------+
; Assignment      ; Value ; From ; To                                   ;
+-----------------+-------+------+--------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                ;
+-----------------+-------+------+--------------------------------------+


+-----------------------------------------------------------------------+
; Source assignments for nios_sys_cmd_xbar_demux_002:rsp_xbar_demux_013 ;
+-----------------+-------+------+--------------------------------------+
; Assignment      ; Value ; From ; To                                   ;
+-----------------+-------+------+--------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                ;
+-----------------+-------+------+--------------------------------------+


+-----------------------------------------------------------------------+
; Source assignments for nios_sys_cmd_xbar_demux_002:rsp_xbar_demux_014 ;
+-----------------+-------+------+--------------------------------------+
; Assignment      ; Value ; From ; To                                   ;
+-----------------+-------+------+--------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                ;
+-----------------+-------+------+--------------------------------------+


+-----------------------------------------------------------------------+
; Source assignments for nios_sys_cmd_xbar_demux_003:cmd_xbar_demux_003 ;
+-----------------+-------+------+--------------------------------------+
; Assignment      ; Value ; From ; To                                   ;
+-----------------+-------+------+--------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                ;
+-----------------+-------+------+--------------------------------------+


+-----------------------------------------------------------------------+
; Source assignments for nios_sys_cmd_xbar_demux_003:cmd_xbar_demux_004 ;
+-----------------+-------+------+--------------------------------------+
; Assignment      ; Value ; From ; To                                   ;
+-----------------+-------+------+--------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                ;
+-----------------+-------+------+--------------------------------------+


+-----------------------------------------------------------------------+
; Source assignments for nios_sys_rsp_xbar_demux_015:rsp_xbar_demux_015 ;
+-----------------+-------+------+--------------------------------------+
; Assignment      ; Value ; From ; To                                   ;
+-----------------+-------+------+--------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                ;
+-----------------+-------+------+--------------------------------------+


+-----------------------------------------------------------------------+
; Source assignments for nios_sys_cmd_xbar_demux_005:cmd_xbar_demux_005 ;
+-----------------+-------+------+--------------------------------------+
; Assignment      ; Value ; From ; To                                   ;
+-----------------+-------+------+--------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                ;
+-----------------+-------+------+--------------------------------------+


+-----------------------------------------------------------------------+
; Source assignments for nios_sys_cmd_xbar_demux_005:rsp_xbar_demux_016 ;
+-----------------+-------+------+--------------------------------------+
; Assignment      ; Value ; From ; To                                   ;
+-----------------+-------+------+--------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                ;
+-----------------+-------+------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_onchip_memory2_0:onchip_memory2_0 ;
+----------------+----------------------------------+-------------------------------------+
; Parameter Name ; Value                            ; Type                                ;
+----------------+----------------------------------+-------------------------------------+
; INIT_FILE      ; ../nios_sys_onchip_memory2_0.hex ; String                              ;
+----------------+----------------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                         ;
+------------------------------------+-------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT                   ; Untyped                                      ;
; WIDTH_A                            ; 32                            ; Signed Integer                               ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                               ;
; NUMWORDS_A                         ; 2624                          ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                      ;
; WIDTH_B                            ; 1                             ; Untyped                                      ;
; WIDTHAD_B                          ; 1                             ; Untyped                                      ;
; NUMWORDS_B                         ; 1                             ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 4                             ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                                      ;
; BYTE_SIZE                          ; 8                             ; Signed Integer                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                      ;
; INIT_FILE                          ; nios_sys_onchip_memory2_0.hex ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 2624                          ; Signed Integer                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone II                    ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_l2d1               ; Untyped                                      ;
+------------------------------------+-------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_w:the_nios_sys_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                               ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                            ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_r:the_nios_sys_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                               ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                            ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_register_bank_a_module:nios_sys_cpu_0_register_bank_a ;
+----------------+-----------------------------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value                       ; Type                                                                                    ;
+----------------+-----------------------------+-----------------------------------------------------------------------------------------+
; lpm_file       ; nios_sys_cpu_0_rf_ram_a.mif ; String                                                                                  ;
+----------------+-----------------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_register_bank_a_module:nios_sys_cpu_0_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                                                          ;
+------------------------------------+-----------------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT                   ; Untyped                                                                                       ;
; WIDTH_A                            ; 32                          ; Signed Integer                                                                                ;
; WIDTHAD_A                          ; 5                           ; Signed Integer                                                                                ;
; NUMWORDS_A                         ; 32                          ; Signed Integer                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                                                                       ;
; WIDTH_B                            ; 32                          ; Signed Integer                                                                                ;
; WIDTHAD_B                          ; 5                           ; Signed Integer                                                                                ;
; NUMWORDS_B                         ; 32                          ; Signed Integer                                                                                ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0                      ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0                      ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                           ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                           ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                                                       ;
; INIT_FILE                          ; nios_sys_cpu_0_rf_ram_a.mif ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                           ; Signed Integer                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                      ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                      ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone II                  ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_l9g1             ; Untyped                                                                                       ;
+------------------------------------+-----------------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_register_bank_b_module:nios_sys_cpu_0_register_bank_b ;
+----------------+-----------------------------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value                       ; Type                                                                                    ;
+----------------+-----------------------------+-----------------------------------------------------------------------------------------+
; lpm_file       ; nios_sys_cpu_0_rf_ram_b.mif ; String                                                                                  ;
+----------------+-----------------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_register_bank_b_module:nios_sys_cpu_0_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                                                          ;
+------------------------------------+-----------------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT                   ; Untyped                                                                                       ;
; WIDTH_A                            ; 32                          ; Signed Integer                                                                                ;
; WIDTHAD_A                          ; 5                           ; Signed Integer                                                                                ;
; NUMWORDS_A                         ; 32                          ; Signed Integer                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                                                                       ;
; WIDTH_B                            ; 32                          ; Signed Integer                                                                                ;
; WIDTHAD_B                          ; 5                           ; Signed Integer                                                                                ;
; NUMWORDS_B                         ; 32                          ; Signed Integer                                                                                ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0                      ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0                      ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                           ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                           ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                                                       ;
; INIT_FILE                          ; nios_sys_cpu_0_rf_ram_b.mif ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                           ; Signed Integer                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                      ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                      ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone II                  ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_m9g1             ; Untyped                                                                                       ;
+------------------------------------+-----------------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_altpll_0:altpll_0|altpll:sd1 ;
+-------------------------------+-------------------+--------------------------------+
; Parameter Name                ; Value             ; Type                           ;
+-------------------------------+-------------------+--------------------------------+
; OPERATION_MODE                ; normal            ; Untyped                        ;
; PLL_TYPE                      ; AUTO              ; Untyped                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                        ;
; INCLK0_INPUT_FREQUENCY        ; 20833             ; Signed Integer                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                        ;
; LOCK_LOW                      ; 1                 ; Untyped                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                        ;
; SKIP_VCO                      ; OFF               ; Untyped                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                        ;
; BANDWIDTH                     ; 0                 ; Untyped                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                        ;
; CLK2_MULTIPLY_BY              ; 3                 ; Signed Integer                 ;
; CLK1_MULTIPLY_BY              ; 3                 ; Signed Integer                 ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Signed Integer                 ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                 ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                 ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                 ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                        ;
; VCO_MIN                       ; 0                 ; Untyped                        ;
; VCO_MAX                       ; 0                 ; Untyped                        ;
; VCO_CENTER                    ; 0                 ; Untyped                        ;
; PFD_MIN                       ; 0                 ; Untyped                        ;
; PFD_MAX                       ; 0                 ; Untyped                        ;
; M_INITIAL                     ; 0                 ; Untyped                        ;
; M                             ; 0                 ; Untyped                        ;
; N                             ; 1                 ; Untyped                        ;
; M2                            ; 1                 ; Untyped                        ;
; N2                            ; 1                 ; Untyped                        ;
; SS                            ; 1                 ; Untyped                        ;
; C0_HIGH                       ; 0                 ; Untyped                        ;
; C1_HIGH                       ; 0                 ; Untyped                        ;
; C2_HIGH                       ; 0                 ; Untyped                        ;
; C3_HIGH                       ; 0                 ; Untyped                        ;
; C4_HIGH                       ; 0                 ; Untyped                        ;
; C5_HIGH                       ; 0                 ; Untyped                        ;
; C6_HIGH                       ; 0                 ; Untyped                        ;
; C7_HIGH                       ; 0                 ; Untyped                        ;
; C8_HIGH                       ; 0                 ; Untyped                        ;
; C9_HIGH                       ; 0                 ; Untyped                        ;
; C0_LOW                        ; 0                 ; Untyped                        ;
; C1_LOW                        ; 0                 ; Untyped                        ;
; C2_LOW                        ; 0                 ; Untyped                        ;
; C3_LOW                        ; 0                 ; Untyped                        ;
; C4_LOW                        ; 0                 ; Untyped                        ;
; C5_LOW                        ; 0                 ; Untyped                        ;
; C6_LOW                        ; 0                 ; Untyped                        ;
; C7_LOW                        ; 0                 ; Untyped                        ;
; C8_LOW                        ; 0                 ; Untyped                        ;
; C9_LOW                        ; 0                 ; Untyped                        ;
; C0_INITIAL                    ; 0                 ; Untyped                        ;
; C1_INITIAL                    ; 0                 ; Untyped                        ;
; C2_INITIAL                    ; 0                 ; Untyped                        ;
; C3_INITIAL                    ; 0                 ; Untyped                        ;
; C4_INITIAL                    ; 0                 ; Untyped                        ;
; C5_INITIAL                    ; 0                 ; Untyped                        ;
; C6_INITIAL                    ; 0                 ; Untyped                        ;
; C7_INITIAL                    ; 0                 ; Untyped                        ;
; C8_INITIAL                    ; 0                 ; Untyped                        ;
; C9_INITIAL                    ; 0                 ; Untyped                        ;
; C0_MODE                       ; BYPASS            ; Untyped                        ;
; C1_MODE                       ; BYPASS            ; Untyped                        ;
; C2_MODE                       ; BYPASS            ; Untyped                        ;
; C3_MODE                       ; BYPASS            ; Untyped                        ;
; C4_MODE                       ; BYPASS            ; Untyped                        ;
; C5_MODE                       ; BYPASS            ; Untyped                        ;
; C6_MODE                       ; BYPASS            ; Untyped                        ;
; C7_MODE                       ; BYPASS            ; Untyped                        ;
; C8_MODE                       ; BYPASS            ; Untyped                        ;
; C9_MODE                       ; BYPASS            ; Untyped                        ;
; C0_PH                         ; 0                 ; Untyped                        ;
; C1_PH                         ; 0                 ; Untyped                        ;
; C2_PH                         ; 0                 ; Untyped                        ;
; C3_PH                         ; 0                 ; Untyped                        ;
; C4_PH                         ; 0                 ; Untyped                        ;
; C5_PH                         ; 0                 ; Untyped                        ;
; C6_PH                         ; 0                 ; Untyped                        ;
; C7_PH                         ; 0                 ; Untyped                        ;
; C8_PH                         ; 0                 ; Untyped                        ;
; C9_PH                         ; 0                 ; Untyped                        ;
; L0_HIGH                       ; 1                 ; Untyped                        ;
; L1_HIGH                       ; 1                 ; Untyped                        ;
; G0_HIGH                       ; 1                 ; Untyped                        ;
; G1_HIGH                       ; 1                 ; Untyped                        ;
; G2_HIGH                       ; 1                 ; Untyped                        ;
; G3_HIGH                       ; 1                 ; Untyped                        ;
; E0_HIGH                       ; 1                 ; Untyped                        ;
; E1_HIGH                       ; 1                 ; Untyped                        ;
; E2_HIGH                       ; 1                 ; Untyped                        ;
; E3_HIGH                       ; 1                 ; Untyped                        ;
; L0_LOW                        ; 1                 ; Untyped                        ;
; L1_LOW                        ; 1                 ; Untyped                        ;
; G0_LOW                        ; 1                 ; Untyped                        ;
; G1_LOW                        ; 1                 ; Untyped                        ;
; G2_LOW                        ; 1                 ; Untyped                        ;
; G3_LOW                        ; 1                 ; Untyped                        ;
; E0_LOW                        ; 1                 ; Untyped                        ;
; E1_LOW                        ; 1                 ; Untyped                        ;
; E2_LOW                        ; 1                 ; Untyped                        ;
; E3_LOW                        ; 1                 ; Untyped                        ;
; L0_INITIAL                    ; 1                 ; Untyped                        ;
; L1_INITIAL                    ; 1                 ; Untyped                        ;
; G0_INITIAL                    ; 1                 ; Untyped                        ;
; G1_INITIAL                    ; 1                 ; Untyped                        ;
; G2_INITIAL                    ; 1                 ; Untyped                        ;
; G3_INITIAL                    ; 1                 ; Untyped                        ;
; E0_INITIAL                    ; 1                 ; Untyped                        ;
; E1_INITIAL                    ; 1                 ; Untyped                        ;
; E2_INITIAL                    ; 1                 ; Untyped                        ;
; E3_INITIAL                    ; 1                 ; Untyped                        ;
; L0_MODE                       ; BYPASS            ; Untyped                        ;
; L1_MODE                       ; BYPASS            ; Untyped                        ;
; G0_MODE                       ; BYPASS            ; Untyped                        ;
; G1_MODE                       ; BYPASS            ; Untyped                        ;
; G2_MODE                       ; BYPASS            ; Untyped                        ;
; G3_MODE                       ; BYPASS            ; Untyped                        ;
; E0_MODE                       ; BYPASS            ; Untyped                        ;
; E1_MODE                       ; BYPASS            ; Untyped                        ;
; E2_MODE                       ; BYPASS            ; Untyped                        ;
; E3_MODE                       ; BYPASS            ; Untyped                        ;
; L0_PH                         ; 0                 ; Untyped                        ;
; L1_PH                         ; 0                 ; Untyped                        ;
; G0_PH                         ; 0                 ; Untyped                        ;
; G1_PH                         ; 0                 ; Untyped                        ;
; G2_PH                         ; 0                 ; Untyped                        ;
; G3_PH                         ; 0                 ; Untyped                        ;
; E0_PH                         ; 0                 ; Untyped                        ;
; E1_PH                         ; 0                 ; Untyped                        ;
; E2_PH                         ; 0                 ; Untyped                        ;
; E3_PH                         ; 0                 ; Untyped                        ;
; M_PH                          ; 0                 ; Untyped                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                        ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                        ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                        ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                        ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                        ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                 ;
+-------------------------------+-------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|nios_sys_dma_fifo_module_fifo_ram_module:nios_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                   ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                                                                                                                ;
; LPM_WIDTH              ; 32           ; Signed Integer                                                                                                                                                                         ;
; LPM_WIDTHAD            ; 2            ; Signed Integer                                                                                                                                                                         ;
; LPM_NUMWORDS           ; 4            ; Untyped                                                                                                                                                                                ;
; LPM_INDATA             ; REGISTERED   ; Untyped                                                                                                                                                                                ;
; LPM_RDADDRESS_CONTROL  ; REGISTERED   ; Untyped                                                                                                                                                                                ;
; LPM_WRADDRESS_CONTROL  ; REGISTERED   ; Untyped                                                                                                                                                                                ;
; LPM_OUTDATA            ; UNREGISTERED ; Untyped                                                                                                                                                                                ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                                                                                                                ;
; USE_EAB                ; OFF          ; Untyped                                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone II   ; Untyped                                                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                         ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_cache_0:cache_0 ;
+----------------+-------------------------+----------------------------+
; Parameter Name ; Value                   ; Type                       ;
+----------------+-------------------------+----------------------------+
; INIT_FILE      ; ../nios_sys_cache_0.hex ; String                     ;
+----------------+-------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_cache_0:cache_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                      ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                      ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 32                   ; Signed Integer                      ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                      ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 512                  ; Signed Integer                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_i8v1      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_altpll_1:altpll_1|altpll:sd1 ;
+-------------------------------+-------------------+--------------------------------+
; Parameter Name                ; Value             ; Type                           ;
+-------------------------------+-------------------+--------------------------------+
; OPERATION_MODE                ; normal            ; Untyped                        ;
; PLL_TYPE                      ; AUTO              ; Untyped                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                        ;
; INCLK0_INPUT_FREQUENCY        ; 41666             ; Signed Integer                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                        ;
; LOCK_LOW                      ; 1                 ; Untyped                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                        ;
; SKIP_VCO                      ; OFF               ; Untyped                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                        ;
; BANDWIDTH                     ; 0                 ; Untyped                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                        ;
; CLK2_MULTIPLY_BY              ; 3                 ; Signed Integer                 ;
; CLK1_MULTIPLY_BY              ; 3                 ; Signed Integer                 ;
; CLK0_MULTIPLY_BY              ; 4                 ; Signed Integer                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Signed Integer                 ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                 ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                 ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                 ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                        ;
; VCO_MIN                       ; 0                 ; Untyped                        ;
; VCO_MAX                       ; 0                 ; Untyped                        ;
; VCO_CENTER                    ; 0                 ; Untyped                        ;
; PFD_MIN                       ; 0                 ; Untyped                        ;
; PFD_MAX                       ; 0                 ; Untyped                        ;
; M_INITIAL                     ; 0                 ; Untyped                        ;
; M                             ; 0                 ; Untyped                        ;
; N                             ; 1                 ; Untyped                        ;
; M2                            ; 1                 ; Untyped                        ;
; N2                            ; 1                 ; Untyped                        ;
; SS                            ; 1                 ; Untyped                        ;
; C0_HIGH                       ; 0                 ; Untyped                        ;
; C1_HIGH                       ; 0                 ; Untyped                        ;
; C2_HIGH                       ; 0                 ; Untyped                        ;
; C3_HIGH                       ; 0                 ; Untyped                        ;
; C4_HIGH                       ; 0                 ; Untyped                        ;
; C5_HIGH                       ; 0                 ; Untyped                        ;
; C6_HIGH                       ; 0                 ; Untyped                        ;
; C7_HIGH                       ; 0                 ; Untyped                        ;
; C8_HIGH                       ; 0                 ; Untyped                        ;
; C9_HIGH                       ; 0                 ; Untyped                        ;
; C0_LOW                        ; 0                 ; Untyped                        ;
; C1_LOW                        ; 0                 ; Untyped                        ;
; C2_LOW                        ; 0                 ; Untyped                        ;
; C3_LOW                        ; 0                 ; Untyped                        ;
; C4_LOW                        ; 0                 ; Untyped                        ;
; C5_LOW                        ; 0                 ; Untyped                        ;
; C6_LOW                        ; 0                 ; Untyped                        ;
; C7_LOW                        ; 0                 ; Untyped                        ;
; C8_LOW                        ; 0                 ; Untyped                        ;
; C9_LOW                        ; 0                 ; Untyped                        ;
; C0_INITIAL                    ; 0                 ; Untyped                        ;
; C1_INITIAL                    ; 0                 ; Untyped                        ;
; C2_INITIAL                    ; 0                 ; Untyped                        ;
; C3_INITIAL                    ; 0                 ; Untyped                        ;
; C4_INITIAL                    ; 0                 ; Untyped                        ;
; C5_INITIAL                    ; 0                 ; Untyped                        ;
; C6_INITIAL                    ; 0                 ; Untyped                        ;
; C7_INITIAL                    ; 0                 ; Untyped                        ;
; C8_INITIAL                    ; 0                 ; Untyped                        ;
; C9_INITIAL                    ; 0                 ; Untyped                        ;
; C0_MODE                       ; BYPASS            ; Untyped                        ;
; C1_MODE                       ; BYPASS            ; Untyped                        ;
; C2_MODE                       ; BYPASS            ; Untyped                        ;
; C3_MODE                       ; BYPASS            ; Untyped                        ;
; C4_MODE                       ; BYPASS            ; Untyped                        ;
; C5_MODE                       ; BYPASS            ; Untyped                        ;
; C6_MODE                       ; BYPASS            ; Untyped                        ;
; C7_MODE                       ; BYPASS            ; Untyped                        ;
; C8_MODE                       ; BYPASS            ; Untyped                        ;
; C9_MODE                       ; BYPASS            ; Untyped                        ;
; C0_PH                         ; 0                 ; Untyped                        ;
; C1_PH                         ; 0                 ; Untyped                        ;
; C2_PH                         ; 0                 ; Untyped                        ;
; C3_PH                         ; 0                 ; Untyped                        ;
; C4_PH                         ; 0                 ; Untyped                        ;
; C5_PH                         ; 0                 ; Untyped                        ;
; C6_PH                         ; 0                 ; Untyped                        ;
; C7_PH                         ; 0                 ; Untyped                        ;
; C8_PH                         ; 0                 ; Untyped                        ;
; C9_PH                         ; 0                 ; Untyped                        ;
; L0_HIGH                       ; 1                 ; Untyped                        ;
; L1_HIGH                       ; 1                 ; Untyped                        ;
; G0_HIGH                       ; 1                 ; Untyped                        ;
; G1_HIGH                       ; 1                 ; Untyped                        ;
; G2_HIGH                       ; 1                 ; Untyped                        ;
; G3_HIGH                       ; 1                 ; Untyped                        ;
; E0_HIGH                       ; 1                 ; Untyped                        ;
; E1_HIGH                       ; 1                 ; Untyped                        ;
; E2_HIGH                       ; 1                 ; Untyped                        ;
; E3_HIGH                       ; 1                 ; Untyped                        ;
; L0_LOW                        ; 1                 ; Untyped                        ;
; L1_LOW                        ; 1                 ; Untyped                        ;
; G0_LOW                        ; 1                 ; Untyped                        ;
; G1_LOW                        ; 1                 ; Untyped                        ;
; G2_LOW                        ; 1                 ; Untyped                        ;
; G3_LOW                        ; 1                 ; Untyped                        ;
; E0_LOW                        ; 1                 ; Untyped                        ;
; E1_LOW                        ; 1                 ; Untyped                        ;
; E2_LOW                        ; 1                 ; Untyped                        ;
; E3_LOW                        ; 1                 ; Untyped                        ;
; L0_INITIAL                    ; 1                 ; Untyped                        ;
; L1_INITIAL                    ; 1                 ; Untyped                        ;
; G0_INITIAL                    ; 1                 ; Untyped                        ;
; G1_INITIAL                    ; 1                 ; Untyped                        ;
; G2_INITIAL                    ; 1                 ; Untyped                        ;
; G3_INITIAL                    ; 1                 ; Untyped                        ;
; E0_INITIAL                    ; 1                 ; Untyped                        ;
; E1_INITIAL                    ; 1                 ; Untyped                        ;
; E2_INITIAL                    ; 1                 ; Untyped                        ;
; E3_INITIAL                    ; 1                 ; Untyped                        ;
; L0_MODE                       ; BYPASS            ; Untyped                        ;
; L1_MODE                       ; BYPASS            ; Untyped                        ;
; G0_MODE                       ; BYPASS            ; Untyped                        ;
; G1_MODE                       ; BYPASS            ; Untyped                        ;
; G2_MODE                       ; BYPASS            ; Untyped                        ;
; G3_MODE                       ; BYPASS            ; Untyped                        ;
; E0_MODE                       ; BYPASS            ; Untyped                        ;
; E1_MODE                       ; BYPASS            ; Untyped                        ;
; E2_MODE                       ; BYPASS            ; Untyped                        ;
; E3_MODE                       ; BYPASS            ; Untyped                        ;
; L0_PH                         ; 0                 ; Untyped                        ;
; L1_PH                         ; 0                 ; Untyped                        ;
; G0_PH                         ; 0                 ; Untyped                        ;
; G1_PH                         ; 0                 ; Untyped                        ;
; G2_PH                         ; 0                 ; Untyped                        ;
; G3_PH                         ; 0                 ; Untyped                        ;
; E0_PH                         ; 0                 ; Untyped                        ;
; E1_PH                         ; 0                 ; Untyped                        ;
; E2_PH                         ; 0                 ; Untyped                        ;
; E3_PH                         ; 0                 ; Untyped                        ;
; M_PH                          ; 0                 ; Untyped                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                        ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                        ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                        ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                 ;
+-------------------------------+-------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_translator:cpu_0_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                       ;
+-----------------------------+-------+----------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                             ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                             ;
; USE_WRITE                   ; 0     ; Signed Integer                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                             ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                             ;
; UAV_ADDRESS_W               ; 26    ; Signed Integer                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_translator:cpu_0_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                ;
+-----------------------------+-------+---------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                      ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                      ;
; USE_WRITE                   ; 1     ; Signed Integer                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                      ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                      ;
; UAV_ADDRESS_W               ; 26    ; Signed Integer                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_translator:dma_read_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                              ;
+-----------------------------+-------+-------------------------------------------------------------------+
; AV_ADDRESS_W                ; 25    ; Signed Integer                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                    ;
; USE_CHIPSELECT              ; 1     ; Signed Integer                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                    ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                    ;
; USE_WRITE                   ; 0     ; Signed Integer                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                    ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                    ;
; UAV_ADDRESS_W               ; 26    ; Signed Integer                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                    ;
+-----------------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 12    ; Signed Integer                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                    ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                    ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                    ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:dma_control_port_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                       ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                              ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:pio_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                   ;
+--------------------------------+-------+--------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                         ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                         ;
+--------------------------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                             ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                             ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                             ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                             ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                             ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                             ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                             ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                             ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:sdram_controller_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 23    ; Signed Integer                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                    ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                    ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:performance_counter_0_control_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                    ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                    ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                    ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator ;
+--------------------------------+-------+----------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                       ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                            ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator ;
+--------------------------------+-------+------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                         ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                        ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:emptyreg_0_avalon_slave_0_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                          ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                           ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                             ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 5     ; Signed Integer                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                            ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_translator:dma_write_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                               ;
+-----------------------------+-------+--------------------------------------------------------------------+
; AV_ADDRESS_W                ; 13    ; Signed Integer                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                     ;
; USE_CHIPSELECT              ; 1     ; Signed Integer                                                     ;
; USE_READ                    ; 0     ; Signed Integer                                                     ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                     ;
; USE_WRITE                   ; 1     ; Signed Integer                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                     ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                     ;
; UAV_ADDRESS_W               ; 16    ; Signed Integer                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_translator:distancecore_0_avalon_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                           ;
+-----------------------------+-------+--------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 16    ; Signed Integer                                                                 ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                 ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                 ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                 ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                 ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                 ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                 ;
; USE_CHIPSELECT              ; 1     ; Signed Integer                                                                 ;
; USE_READ                    ; 1     ; Signed Integer                                                                 ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                 ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                 ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                 ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                 ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                 ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                 ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                 ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                 ;
; UAV_ADDRESS_W               ; 16    ; Signed Integer                                                                 ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                 ;
+-----------------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:cache_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                     ;
+--------------------------------+-------+----------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                           ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                           ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                           ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                           ;
+--------------------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_translator:distancecore_0_avalon_master_1_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 16    ; Signed Integer                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                   ;
; USE_CHIPSELECT              ; 1     ; Signed Integer                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                   ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                   ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                   ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                   ;
; UAV_ADDRESS_W               ; 16    ; Signed Integer                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:cache_0_s2_translator ;
+--------------------------------+-------+----------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                     ;
+--------------------------------+-------+----------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                           ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                           ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                           ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                           ;
+--------------------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 82    ; Signed Integer                                                                                          ;
; PKT_QOS_L                 ; 82    ; Signed Integer                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 80    ; Signed Integer                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 80    ; Signed Integer                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 79    ; Signed Integer                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 79    ; Signed Integer                                                                                          ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                          ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                          ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                          ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                          ;
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                          ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                          ;
; PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                          ;
; PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                          ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                          ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                          ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                          ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                          ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                          ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                          ;
; ID                        ; 0     ; Signed Integer                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                          ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                          ;
; CACHE_VALUE               ; 0000  ; Unsigned Binary                                                                                         ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                          ;
; PKT_ADDR_W                ; 26    ; Signed Integer                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                          ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                          ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 82    ; Signed Integer                                                                                   ;
; PKT_QOS_L                 ; 82    ; Signed Integer                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 80    ; Signed Integer                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 80    ; Signed Integer                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 79    ; Signed Integer                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 79    ; Signed Integer                                                                                   ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                   ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                   ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                   ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                   ;
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                   ;
; PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                   ;
; PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                   ;
; ID                        ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                   ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                   ;
; CACHE_VALUE               ; 0000  ; Unsigned Binary                                                                                  ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                   ;
; PKT_ADDR_W                ; 26    ; Signed Integer                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                   ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                   ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_agent:dma_read_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 82    ; Signed Integer                                                                                 ;
; PKT_QOS_L                 ; 82    ; Signed Integer                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 80    ; Signed Integer                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 80    ; Signed Integer                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 79    ; Signed Integer                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 79    ; Signed Integer                                                                                 ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                 ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                 ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                 ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                 ;
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                 ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                 ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                 ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                 ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                 ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                 ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                 ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                 ;
; PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                 ;
; PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                 ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                 ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                 ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                 ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                 ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                 ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                 ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                 ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                 ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                 ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                 ;
; ID                        ; 2     ; Signed Integer                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                 ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                 ;
; CACHE_VALUE               ; 0000  ; Unsigned Binary                                                                                ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                 ;
; PKT_ADDR_W                ; 26    ; Signed Integer                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                 ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                 ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                   ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                   ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:dma_control_port_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                      ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                      ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                      ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                      ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                      ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                      ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                      ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                      ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                      ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:dma_control_port_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                 ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                             ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                        ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                        ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                        ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                        ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                        ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                        ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                        ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                        ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                        ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                        ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                        ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                        ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                        ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                        ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                        ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                        ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                        ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                        ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                        ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                        ;
; ADDR_W                    ; 26    ; Signed Integer                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                        ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                   ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                   ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 43    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 48    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 45    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 46    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 47    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 53    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 83    ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                            ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                            ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                            ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                            ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                            ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                            ;
; FIFO_DATA_W               ; 84    ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 84    ; Signed Integer                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                       ;
; DATA_WIDTH          ; 84    ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 16    ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 16    ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                   ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                   ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 7     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                      ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                      ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                      ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                      ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                      ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                      ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                      ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                      ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                      ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                 ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 32    ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 32    ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                           ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                           ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                           ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                           ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                           ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                           ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                           ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                           ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                           ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 32    ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 32    ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                        ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                        ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                        ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                        ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                        ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                        ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                        ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                        ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                        ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                     ;
; BITS_PER_SYMBOL     ; 32    ; Signed Integer                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                     ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                     ;
; DATA_WIDTH          ; 32    ; Signed Integer                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                       ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 32    ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 32    ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                         ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 32    ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 32    ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                          ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                          ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                          ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                          ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                          ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                          ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                          ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                          ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                          ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                     ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                     ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 32    ; Signed Integer                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                       ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                       ;
; DATA_WIDTH          ; 32    ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                            ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                            ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                       ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 32    ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 32    ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                           ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                           ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                           ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                           ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                           ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                           ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                           ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                           ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                           ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 32    ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 32    ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_agent:dma_write_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 72    ; Signed Integer                                                                                  ;
; PKT_QOS_L                 ; 72    ; Signed Integer                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 70    ; Signed Integer                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 70    ; Signed Integer                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 69    ; Signed Integer                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 69    ; Signed Integer                                                                                  ;
; PKT_CACHE_H               ; 82    ; Signed Integer                                                                                  ;
; PKT_CACHE_L               ; 79    ; Signed Integer                                                                                  ;
; PKT_THREAD_ID_H           ; 75    ; Signed Integer                                                                                  ;
; PKT_THREAD_ID_L           ; 75    ; Signed Integer                                                                                  ;
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                  ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                  ;
; PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                                                                  ;
; PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 57    ; Signed Integer                                                                                  ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                  ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                  ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                  ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                  ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                  ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                  ;
; ID                        ; 0     ; Signed Integer                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                  ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                  ;
; CACHE_VALUE               ; 0000  ; Unsigned Binary                                                                                 ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                  ;
; PKT_ADDR_W                ; 16    ; Signed Integer                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                  ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                  ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_agent:distancecore_0_avalon_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 72    ; Signed Integer                                                                                              ;
; PKT_QOS_L                 ; 72    ; Signed Integer                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 70    ; Signed Integer                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 70    ; Signed Integer                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 69    ; Signed Integer                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 69    ; Signed Integer                                                                                              ;
; PKT_CACHE_H               ; 82    ; Signed Integer                                                                                              ;
; PKT_CACHE_L               ; 79    ; Signed Integer                                                                                              ;
; PKT_THREAD_ID_H           ; 75    ; Signed Integer                                                                                              ;
; PKT_THREAD_ID_L           ; 75    ; Signed Integer                                                                                              ;
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                              ;
; PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                                                                              ;
; PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 57    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                              ;
; ID                        ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                              ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                              ;
; CACHE_VALUE               ; 0000  ; Unsigned Binary                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                              ;
; PKT_ADDR_W                ; 16    ; Signed Integer                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                              ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                              ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:cache_0_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                          ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                          ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                          ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                          ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                          ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                          ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                          ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                          ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                          ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                          ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                          ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                          ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                          ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                          ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                          ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                          ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                          ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                          ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                          ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                          ;
; ADDR_W                    ; 16    ; Signed Integer                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                          ;
; FIFO_DATA_W               ; 86    ; Signed Integer                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:cache_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:cache_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                     ;
; BITS_PER_SYMBOL     ; 86    ; Signed Integer                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                     ;
; DATA_WIDTH          ; 86    ; Signed Integer                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:cache_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                       ;
; BITS_PER_SYMBOL     ; 32    ; Signed Integer                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                       ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                       ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                       ;
; DATA_WIDTH          ; 32    ; Signed Integer                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_agent:distancecore_0_avalon_master_1_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 72    ; Signed Integer                                                                                                ;
; PKT_QOS_L                 ; 72    ; Signed Integer                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 69    ; Signed Integer                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 69    ; Signed Integer                                                                                                ;
; PKT_CACHE_H               ; 82    ; Signed Integer                                                                                                ;
; PKT_CACHE_L               ; 79    ; Signed Integer                                                                                                ;
; PKT_THREAD_ID_H           ; 75    ; Signed Integer                                                                                                ;
; PKT_THREAD_ID_L           ; 75    ; Signed Integer                                                                                                ;
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                ;
; PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                                                                                ;
; PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 57    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                ;
; ID                        ; 0     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                ;
; CACHE_VALUE               ; 0000  ; Unsigned Binary                                                                                               ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                ;
; PKT_ADDR_W                ; 16    ; Signed Integer                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:cache_0_s2_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                          ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                          ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                          ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                          ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                          ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                          ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                          ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                          ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                          ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                          ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                          ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                          ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                          ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                          ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                          ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                          ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                          ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                          ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                          ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                          ;
; ADDR_W                    ; 16    ; Signed Integer                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                          ;
; FIFO_DATA_W               ; 86    ; Signed Integer                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:cache_0_s2_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                     ;
; BITS_PER_SYMBOL     ; 86    ; Signed Integer                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                     ;
; DATA_WIDTH          ; 86    ; Signed Integer                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                       ;
; BITS_PER_SYMBOL     ; 32    ; Signed Integer                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                       ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                       ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                       ;
; DATA_WIDTH          ; 32    ; Signed Integer                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_addr_router:addr_router|nios_sys_addr_router_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                             ;
; DEFAULT_DESTID  ; 0     ; Signed Integer                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_addr_router_001:addr_router_001|nios_sys_addr_router_001_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 5     ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID  ; 5     ; Signed Integer                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_addr_router_002:addr_router_002|nios_sys_addr_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID  ; 5     ; Signed Integer                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_id_router:id_router|nios_sys_id_router_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                       ;
; DEFAULT_DESTID  ; 0     ; Signed Integer                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_id_router:id_router_001|nios_sys_id_router_default_decode:the_default_decode ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                           ;
; DEFAULT_DESTID  ; 0     ; Signed Integer                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_id_router_002:id_router_002|nios_sys_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                   ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_id_router_002:id_router_003|nios_sys_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                   ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_id_router_004:id_router_004|nios_sys_id_router_004_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                   ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_id_router_005:id_router_005|nios_sys_id_router_005_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                   ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_id_router_002:id_router_006|nios_sys_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                   ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_id_router_002:id_router_007|nios_sys_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                   ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_id_router_002:id_router_008|nios_sys_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                   ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_id_router_002:id_router_009|nios_sys_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                   ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_id_router_002:id_router_010|nios_sys_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                   ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_id_router_002:id_router_011|nios_sys_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                   ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_id_router_002:id_router_012|nios_sys_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                   ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_id_router_002:id_router_013|nios_sys_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                   ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_id_router_002:id_router_014|nios_sys_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                   ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_addr_router_003:addr_router_003|nios_sys_addr_router_003_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID  ; 0     ; Signed Integer                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_addr_router_003:addr_router_004|nios_sys_addr_router_003_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID  ; 0     ; Signed Integer                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_id_router_015:id_router_015|nios_sys_id_router_015_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                   ;
; DEFAULT_DESTID  ; 0     ; Signed Integer                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_addr_router_005:addr_router_005|nios_sys_addr_router_005_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID  ; 0     ; Signed Integer                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_id_router_016:id_router_016|nios_sys_id_router_016_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                   ;
; DEFAULT_DESTID  ; 0     ; Signed Integer                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_burst_adapter:burst_adapter ;
+---------------------------+-------+----------------------------------------------------+
; Parameter Name            ; Value ; Type                                               ;
+---------------------------+-------+----------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                     ;
; PKT_ADDR_H                ; 43    ; Signed Integer                                     ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                     ;
; PKT_BYTE_CNT_H            ; 52    ; Signed Integer                                     ;
; PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                     ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                     ;
; PKT_BURSTWRAP_L           ; 53    ; Signed Integer                                     ;
; PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                     ;
; PKT_TRANS_WRITE           ; 46    ; Signed Integer                                     ;
; PKT_TRANS_READ            ; 47    ; Signed Integer                                     ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                     ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                     ;
; PKT_BURST_TYPE_H          ; 60    ; Signed Integer                                     ;
; PKT_BURST_TYPE_L          ; 59    ; Signed Integer                                     ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                     ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                     ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                     ;
; ST_DATA_W                 ; 83    ; Signed Integer                                     ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                     ;
; BYTEENABLE_SYNTHESIS      ; 0     ; Signed Integer                                     ;
; BURSTWRAP_CONST_MASK      ; 7     ; Signed Integer                                     ;
; BURSTWRAP_CONST_VALUE     ; 7     ; Signed Integer                                     ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                     ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                     ;
; OUT_BYTE_CNT_H            ; 51    ; Signed Integer                                     ;
; OUT_BURSTWRAP_H           ; 55    ; Signed Integer                                     ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                     ;
+---------------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 52    ; Signed Integer                                                                                                                                                   ;
; PKT_BYTE_CNT_L ; 50    ; Signed Integer                                                                                                                                                   ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                   ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                   ;
; ST_DATA_W      ; 83    ; Signed Integer                                                                                                                                                   ;
; ST_CHANNEL_W   ; 15    ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+-------------------------+----------+------------------------------------------------+
; Parameter Name          ; Value    ; Type                                           ;
+-------------------------+----------+------------------------------------------------+
; NUM_RESET_INPUTS        ; 1        ; Signed Integer                                 ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                         ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                 ;
+-------------------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001 ;
+-------------------------+----------+----------------------------------------------------+
; Parameter Name          ; Value    ; Type                                               ;
+-------------------------+----------+----------------------------------------------------+
; NUM_RESET_INPUTS        ; 1        ; Signed Integer                                     ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                             ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                     ;
+-------------------------+----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002 ;
+-------------------------+----------+----------------------------------------------------+
; Parameter Name          ; Value    ; Type                                               ;
+-------------------------+----------+----------------------------------------------------+
; NUM_RESET_INPUTS        ; 1        ; Signed Integer                                     ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                             ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                     ;
+-------------------------+----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_003 ;
+-------------------------+----------+----------------------------------------------------+
; Parameter Name          ; Value    ; Type                                               ;
+-------------------------+----------+----------------------------------------------------+
; NUM_RESET_INPUTS        ; 1        ; Signed Integer                                     ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                             ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                     ;
+-------------------------+----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_004 ;
+-------------------------+----------+----------------------------------------------------+
; Parameter Name          ; Value    ; Type                                               ;
+-------------------------+----------+----------------------------------------------------+
; NUM_RESET_INPUTS        ; 1        ; Signed Integer                                     ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                             ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                     ;
+-------------------------+----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                          ;
+----------------+-------------+-------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                ;
; SCHEME         ; round-robin ; String                                                                        ;
; PIPELINE       ; 0           ; Signed Integer                                                                ;
+----------------+-------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                              ;
+----------------+-------------+-----------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                    ;
; SCHEME         ; round-robin ; String                                                                            ;
; PIPELINE       ; 0           ; Signed Integer                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                              ;
+----------------+-------------+-----------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                    ;
; SCHEME         ; round-robin ; String                                                                            ;
; PIPELINE       ; 0           ; Signed Integer                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                     ;
; SCHEME         ; no-arb ; String                                                                             ;
; PIPELINE       ; 0      ; Signed Integer                                                                     ;
+----------------+--------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 15     ; Signed Integer                                                                             ;
; SCHEME         ; no-arb ; String                                                                                     ;
; PIPELINE       ; 0      ; Signed Integer                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 30    ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_cmd_xbar_mux_015:cmd_xbar_mux_015|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                  ;
+----------------+-------------+---------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                        ;
; SCHEME         ; round-robin ; String                                                                                ;
; PIPELINE       ; 0           ; Signed Integer                                                                        ;
+----------------+-------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_sys_cmd_xbar_mux_015:cmd_xbar_mux_015|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_width_adapter:width_adapter ;
+-------------------------------+-------+------------------------------------------------+
; Parameter Name                ; Value ; Type                                           ;
+-------------------------------+-------+------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                 ;
; IN_PKT_ADDR_H                 ; 61    ; Signed Integer                                 ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                 ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                 ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                 ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                 ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 62    ; Signed Integer                                 ;
; IN_PKT_BYTE_CNT_L             ; 68    ; Signed Integer                                 ;
; IN_PKT_BYTE_CNT_H             ; 70    ; Signed Integer                                 ;
; IN_PKT_BURSTWRAP_L            ; 71    ; Signed Integer                                 ;
; IN_PKT_BURSTWRAP_H            ; 73    ; Signed Integer                                 ;
; IN_PKT_BURST_SIZE_L           ; 74    ; Signed Integer                                 ;
; IN_PKT_BURST_SIZE_H           ; 76    ; Signed Integer                                 ;
; IN_PKT_RESPONSE_STATUS_L      ; 99    ; Signed Integer                                 ;
; IN_PKT_RESPONSE_STATUS_H      ; 100   ; Signed Integer                                 ;
; IN_PKT_TRANS_EXCLUSIVE        ; 67    ; Signed Integer                                 ;
; IN_PKT_BURST_TYPE_L           ; 77    ; Signed Integer                                 ;
; IN_PKT_BURST_TYPE_H           ; 78    ; Signed Integer                                 ;
; IN_ST_DATA_W                  ; 101   ; Signed Integer                                 ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                 ;
; OUT_PKT_ADDR_H                ; 43    ; Signed Integer                                 ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                 ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                 ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                 ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                 ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                 ;
; OUT_PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                 ;
; OUT_PKT_BYTE_CNT_H            ; 52    ; Signed Integer                                 ;
; OUT_PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                 ;
; OUT_PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                 ;
; OUT_PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                 ;
; OUT_PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                 ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 49    ; Signed Integer                                 ;
; OUT_PKT_BURST_TYPE_L          ; 59    ; Signed Integer                                 ;
; OUT_PKT_BURST_TYPE_H          ; 60    ; Signed Integer                                 ;
; OUT_ST_DATA_W                 ; 83    ; Signed Integer                                 ;
; ST_CHANNEL_W                  ; 15    ; Signed Integer                                 ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                 ;
; PACKING                       ; 1     ; Signed Integer                                 ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                 ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                 ;
+-------------------------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_width_adapter:width_adapter_001 ;
+-------------------------------+-------+----------------------------------------------------+
; Parameter Name                ; Value ; Type                                               ;
+-------------------------------+-------+----------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                     ;
; IN_PKT_ADDR_H                 ; 43    ; Signed Integer                                     ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                     ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                     ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                     ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                     ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 44    ; Signed Integer                                     ;
; IN_PKT_BYTE_CNT_L             ; 50    ; Signed Integer                                     ;
; IN_PKT_BYTE_CNT_H             ; 52    ; Signed Integer                                     ;
; IN_PKT_BURSTWRAP_L            ; 53    ; Signed Integer                                     ;
; IN_PKT_BURSTWRAP_H            ; 55    ; Signed Integer                                     ;
; IN_PKT_BURST_SIZE_L           ; 56    ; Signed Integer                                     ;
; IN_PKT_BURST_SIZE_H           ; 58    ; Signed Integer                                     ;
; IN_PKT_RESPONSE_STATUS_L      ; 81    ; Signed Integer                                     ;
; IN_PKT_RESPONSE_STATUS_H      ; 82    ; Signed Integer                                     ;
; IN_PKT_TRANS_EXCLUSIVE        ; 49    ; Signed Integer                                     ;
; IN_PKT_BURST_TYPE_L           ; 59    ; Signed Integer                                     ;
; IN_PKT_BURST_TYPE_H           ; 60    ; Signed Integer                                     ;
; IN_ST_DATA_W                  ; 83    ; Signed Integer                                     ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                     ;
; OUT_PKT_ADDR_H                ; 61    ; Signed Integer                                     ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                     ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                     ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                     ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                     ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                     ;
; OUT_PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                     ;
; OUT_PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                     ;
; OUT_PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                     ;
; OUT_PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                     ;
; OUT_PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                     ;
; OUT_PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                     ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                     ;
; OUT_PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                     ;
; OUT_PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                     ;
; OUT_ST_DATA_W                 ; 101   ; Signed Integer                                     ;
; ST_CHANNEL_W                  ; 15    ; Signed Integer                                     ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                     ;
; PACKING                       ; 1     ; Signed Integer                                     ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                     ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                     ;
+-------------------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+-----------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                            ;
+---------------------+-------+-----------------------------------------------------------------+
; DATA_WIDTH          ; 101   ; Signed Integer                                                  ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                  ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                  ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                  ;
; USE_ERROR           ; 0     ; Signed Integer                                                  ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                  ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                  ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                  ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                  ;
+---------------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                           ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                           ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                           ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+---------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                ;
+---------------------+-------+---------------------------------------------------------------------+
; DATA_WIDTH          ; 101   ; Signed Integer                                                      ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                      ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                      ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                      ;
; USE_ERROR           ; 0     ; Signed Integer                                                      ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                      ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                      ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                      ;
+---------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+---------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                ;
+---------------------+-------+---------------------------------------------------------------------+
; DATA_WIDTH          ; 101   ; Signed Integer                                                      ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                      ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                      ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                      ;
; USE_ERROR           ; 0     ; Signed Integer                                                      ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                      ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                      ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                      ;
+---------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+---------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                ;
+---------------------+-------+---------------------------------------------------------------------+
; DATA_WIDTH          ; 101   ; Signed Integer                                                      ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                      ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                      ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                      ;
; USE_ERROR           ; 0     ; Signed Integer                                                      ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                      ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                      ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                      ;
+---------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_004 ;
+---------------------+-------+---------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                ;
+---------------------+-------+---------------------------------------------------------------------+
; DATA_WIDTH          ; 101   ; Signed Integer                                                      ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                      ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                      ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                      ;
; USE_ERROR           ; 0     ; Signed Integer                                                      ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                      ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                      ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                      ;
+---------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_005 ;
+---------------------+-------+---------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                ;
+---------------------+-------+---------------------------------------------------------------------+
; DATA_WIDTH          ; 101   ; Signed Integer                                                      ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                      ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                      ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                      ;
; USE_ERROR           ; 0     ; Signed Integer                                                      ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                      ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                      ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                      ;
+---------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_006 ;
+---------------------+-------+---------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                ;
+---------------------+-------+---------------------------------------------------------------------+
; DATA_WIDTH          ; 101   ; Signed Integer                                                      ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                      ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                      ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                      ;
; USE_ERROR           ; 0     ; Signed Integer                                                      ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                      ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                      ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                      ;
+---------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_007 ;
+---------------------+-------+---------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                ;
+---------------------+-------+---------------------------------------------------------------------+
; DATA_WIDTH          ; 101   ; Signed Integer                                                      ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                      ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                      ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                      ;
; USE_ERROR           ; 0     ; Signed Integer                                                      ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                      ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                      ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                      ;
+---------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_008 ;
+---------------------+-------+---------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                ;
+---------------------+-------+---------------------------------------------------------------------+
; DATA_WIDTH          ; 101   ; Signed Integer                                                      ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                      ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                      ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                      ;
; USE_ERROR           ; 0     ; Signed Integer                                                      ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                      ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                      ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                      ;
+---------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_009 ;
+---------------------+-------+---------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                ;
+---------------------+-------+---------------------------------------------------------------------+
; DATA_WIDTH          ; 101   ; Signed Integer                                                      ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                      ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                      ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                      ;
; USE_ERROR           ; 0     ; Signed Integer                                                      ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                      ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                      ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                      ;
+---------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_010 ;
+---------------------+-------+---------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                ;
+---------------------+-------+---------------------------------------------------------------------+
; DATA_WIDTH          ; 101   ; Signed Integer                                                      ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                      ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                      ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                      ;
; USE_ERROR           ; 0     ; Signed Integer                                                      ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                      ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                      ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                      ;
+---------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_011 ;
+---------------------+-------+---------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                ;
+---------------------+-------+---------------------------------------------------------------------+
; DATA_WIDTH          ; 101   ; Signed Integer                                                      ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                      ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                      ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                      ;
; USE_ERROR           ; 0     ; Signed Integer                                                      ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                      ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                      ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                      ;
+---------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_012 ;
+---------------------+-------+---------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                ;
+---------------------+-------+---------------------------------------------------------------------+
; DATA_WIDTH          ; 101   ; Signed Integer                                                      ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                      ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                      ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                      ;
; USE_ERROR           ; 0     ; Signed Integer                                                      ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                      ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                      ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                      ;
+---------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_013 ;
+---------------------+-------+---------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                ;
+---------------------+-------+---------------------------------------------------------------------+
; DATA_WIDTH          ; 101   ; Signed Integer                                                      ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                      ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                      ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                      ;
; USE_ERROR           ; 0     ; Signed Integer                                                      ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                      ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                      ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                      ;
+---------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_014 ;
+---------------------+-------+---------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                ;
+---------------------+-------+---------------------------------------------------------------------+
; DATA_WIDTH          ; 101   ; Signed Integer                                                      ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                      ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                      ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                      ;
; USE_ERROR           ; 0     ; Signed Integer                                                      ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                      ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                      ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                      ;
+---------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_015 ;
+---------------------+-------+---------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                ;
+---------------------+-------+---------------------------------------------------------------------+
; DATA_WIDTH          ; 101   ; Signed Integer                                                      ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                      ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                      ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                      ;
; USE_ERROR           ; 0     ; Signed Integer                                                      ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                      ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                      ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                      ;
+---------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_016 ;
+---------------------+-------+---------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                ;
+---------------------+-------+---------------------------------------------------------------------+
; DATA_WIDTH          ; 101   ; Signed Integer                                                      ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                      ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                      ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                      ;
; USE_ERROR           ; 0     ; Signed Integer                                                      ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                      ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                      ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                      ;
+---------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_017 ;
+---------------------+-------+---------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                ;
+---------------------+-------+---------------------------------------------------------------------+
; DATA_WIDTH          ; 101   ; Signed Integer                                                      ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                      ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                      ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                      ;
; USE_ERROR           ; 0     ; Signed Integer                                                      ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                      ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                      ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                      ;
+---------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_018 ;
+---------------------+-------+---------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                ;
+---------------------+-------+---------------------------------------------------------------------+
; DATA_WIDTH          ; 85    ; Signed Integer                                                      ;
; BITS_PER_SYMBOL     ; 85    ; Signed Integer                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                      ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                      ;
; CHANNEL_WIDTH       ; 2     ; Signed Integer                                                      ;
; USE_ERROR           ; 0     ; Signed Integer                                                      ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                      ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                      ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                      ;
+---------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_019 ;
+---------------------+-------+---------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                ;
+---------------------+-------+---------------------------------------------------------------------+
; DATA_WIDTH          ; 85    ; Signed Integer                                                      ;
; BITS_PER_SYMBOL     ; 85    ; Signed Integer                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                      ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                      ;
; CHANNEL_WIDTH       ; 2     ; Signed Integer                                                      ;
; USE_ERROR           ; 0     ; Signed Integer                                                      ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                      ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                      ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                      ;
+---------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_020 ;
+---------------------+-------+---------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                ;
+---------------------+-------+---------------------------------------------------------------------+
; DATA_WIDTH          ; 85    ; Signed Integer                                                      ;
; BITS_PER_SYMBOL     ; 85    ; Signed Integer                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                      ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                      ;
; CHANNEL_WIDTH       ; 1     ; Signed Integer                                                      ;
; USE_ERROR           ; 0     ; Signed Integer                                                      ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                      ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                      ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                      ;
+---------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 88    ; Signed Integer                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_021 ;
+---------------------+-------+---------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                ;
+---------------------+-------+---------------------------------------------------------------------+
; DATA_WIDTH          ; 85    ; Signed Integer                                                      ;
; BITS_PER_SYMBOL     ; 85    ; Signed Integer                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                      ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                      ;
; CHANNEL_WIDTH       ; 1     ; Signed Integer                                                      ;
; USE_ERROR           ; 0     ; Signed Integer                                                      ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                      ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                      ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                      ;
+---------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 88    ; Signed Integer                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|lpm_mult:Mult0 ;
+------------------------------------------------+------------+---------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                          ;
+------------------------------------------------+------------+---------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                ;
; LPM_WIDTHA                                     ; 10         ; Untyped                                                       ;
; LPM_WIDTHB                                     ; 10         ; Untyped                                                       ;
; LPM_WIDTHP                                     ; 20         ; Untyped                                                       ;
; LPM_WIDTHR                                     ; 20         ; Untyped                                                       ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                       ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                       ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                       ;
; LATENCY                                        ; 0          ; Untyped                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                       ;
; USE_EAB                                        ; OFF        ; Untyped                                                       ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                                                       ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                       ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                       ;
; CBXI_PARAMETER                                 ; mult_31t   ; Untyped                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                       ;
+------------------------------------------------+------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                               ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                   ;
; Entity Instance                           ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                  ;
;     -- NUMWORDS_A                         ; 2624                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                           ;
; Entity Instance                           ; nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_register_bank_a_module:nios_sys_cpu_0_register_bank_a|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                           ;
; Entity Instance                           ; nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_register_bank_b_module:nios_sys_cpu_0_register_bank_b|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                           ;
; Entity Instance                           ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram                                                                  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                  ;
;     -- NUMWORDS_A                         ; 512                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                                                  ;
;     -- NUMWORDS_B                         ; 512                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                               ;
+----------------------------+---------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                         ;
+----------------------------+---------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                             ;
; Entity Instance            ; nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_w:the_nios_sys_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                            ;
; Entity Instance            ; nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_r:the_nios_sys_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                            ;
+----------------------------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 2                                     ;
; Entity Instance               ; nios_sys_altpll_0:altpll_0|altpll:sd1 ;
;     -- OPERATION_MODE         ; normal                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20833                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
; Entity Instance               ; nios_sys_altpll_1:altpll_1|altpll:sd1 ;
;     -- OPERATION_MODE         ; normal                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 41666                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                     ;
+---------------------------------------+----------------------------------------------------------------------------+
; Name                                  ; Value                                                                      ;
+---------------------------------------+----------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                          ;
; Entity Instance                       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                                                         ;
;     -- LPM_WIDTHB                     ; 10                                                                         ;
;     -- LPM_WIDTHP                     ; 20                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
+---------------------------------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_021" ;
+-----------+--------+----------+--------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                          ;
+-----------+--------+----------+--------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                     ;
; in_error  ; Input  ; Info     ; Stuck at GND                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                           ;
+-----------+--------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_020" ;
+-----------+--------+----------+--------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                          ;
+-----------+--------+----------+--------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                     ;
; in_error  ; Input  ; Info     ; Stuck at GND                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                           ;
+-----------+--------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_019" ;
+-----------+--------+----------+--------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                          ;
+-----------+--------+----------+--------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                     ;
; in_error  ; Input  ; Info     ; Stuck at GND                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                           ;
+-----------+--------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_018" ;
+-----------+--------+----------+--------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                          ;
+-----------+--------+----------+--------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                     ;
; in_error  ; Input  ; Info     ; Stuck at GND                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                           ;
+-----------+--------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_017" ;
+-----------+--------+----------+--------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                          ;
+-----------+--------+----------+--------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                     ;
; in_error  ; Input  ; Info     ; Stuck at GND                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                           ;
+-----------+--------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_016" ;
+-----------+--------+----------+--------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                          ;
+-----------+--------+----------+--------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                     ;
; in_error  ; Input  ; Info     ; Stuck at GND                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                           ;
+-----------+--------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_015" ;
+-----------+--------+----------+--------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                          ;
+-----------+--------+----------+--------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                     ;
; in_error  ; Input  ; Info     ; Stuck at GND                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                           ;
+-----------+--------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_014" ;
+-----------+--------+----------+--------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                          ;
+-----------+--------+----------+--------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                     ;
; in_error  ; Input  ; Info     ; Stuck at GND                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                           ;
+-----------+--------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_013" ;
+-----------+--------+----------+--------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                          ;
+-----------+--------+----------+--------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                     ;
; in_error  ; Input  ; Info     ; Stuck at GND                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                           ;
+-----------+--------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_012" ;
+-----------+--------+----------+--------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                          ;
+-----------+--------+----------+--------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                     ;
; in_error  ; Input  ; Info     ; Stuck at GND                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                           ;
+-----------+--------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_011" ;
+-----------+--------+----------+--------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                          ;
+-----------+--------+----------+--------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                     ;
; in_error  ; Input  ; Info     ; Stuck at GND                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                           ;
+-----------+--------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_010" ;
+-----------+--------+----------+--------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                          ;
+-----------+--------+----------+--------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                     ;
; in_error  ; Input  ; Info     ; Stuck at GND                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                           ;
+-----------+--------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_009" ;
+-----------+--------+----------+--------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                          ;
+-----------+--------+----------+--------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                     ;
; in_error  ; Input  ; Info     ; Stuck at GND                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                           ;
+-----------+--------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_008" ;
+-----------+--------+----------+--------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                          ;
+-----------+--------+----------+--------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                     ;
; in_error  ; Input  ; Info     ; Stuck at GND                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                           ;
+-----------+--------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_007" ;
+-----------+--------+----------+--------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                          ;
+-----------+--------+----------+--------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                     ;
; in_error  ; Input  ; Info     ; Stuck at GND                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                           ;
+-----------+--------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_006" ;
+-----------+--------+----------+--------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                          ;
+-----------+--------+----------+--------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                     ;
; in_error  ; Input  ; Info     ; Stuck at GND                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                           ;
+-----------+--------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_005" ;
+-----------+--------+----------+--------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                          ;
+-----------+--------+----------+--------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                     ;
; in_error  ; Input  ; Info     ; Stuck at GND                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                           ;
+-----------+--------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_004" ;
+-----------+--------+----------+--------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                          ;
+-----------+--------+----------+--------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                     ;
; in_error  ; Input  ; Info     ; Stuck at GND                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                           ;
+-----------+--------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+--------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                          ;
+-----------+--------+----------+--------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                     ;
; in_error  ; Input  ; Info     ; Stuck at GND                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                           ;
+-----------+--------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+--------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                          ;
+-----------+--------+----------+--------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                     ;
; in_error  ; Input  ; Info     ; Stuck at GND                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                           ;
+-----------+--------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+--------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                          ;
+-----------+--------+----------+--------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                     ;
; in_error  ; Input  ; Info     ; Stuck at GND                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                           ;
+-----------+--------+----------+--------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+----------------------------------------------+
; Port      ; Type   ; Severity ; Details                                      ;
+-----------+--------+----------+----------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                 ;
; in_error  ; Input  ; Info     ; Stuck at GND                                 ;
; out_empty ; Output ; Info     ; Explicitly unconnected                       ;
; out_error ; Output ; Info     ; Explicitly unconnected                       ;
+-----------+--------+----------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor"        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                              ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                              ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                              ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_width_adapter:width_adapter_001" ;
+----------------------+-------+----------+---------------------------------+
; Port                 ; Type  ; Severity ; Details                         ;
+----------------------+-------+----------+---------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                    ;
+----------------------+-------+----------+---------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_width_adapter:width_adapter" ;
+----------------------+-------+----------+-----------------------------+
; Port                 ; Type  ; Severity ; Details                     ;
+----------------------+-------+----------+-----------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                ;
+----------------------+-------+----------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_sys_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                            ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------+
; b[29..1] ; Input  ; Info     ; Stuck at GND                                                                                       ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_sys_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_sys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                 ;
+---------+-------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_004" ;
+------------+-------+----------+----------------------------------------+
; Port       ; Type  ; Severity ; Details                                ;
+------------+-------+----------+----------------------------------------+
; reset_in1  ; Input ; Info     ; Stuck at GND                           ;
; reset_in2  ; Input ; Info     ; Stuck at GND                           ;
; reset_in3  ; Input ; Info     ; Stuck at GND                           ;
; reset_in4  ; Input ; Info     ; Stuck at GND                           ;
; reset_in5  ; Input ; Info     ; Stuck at GND                           ;
; reset_in6  ; Input ; Info     ; Stuck at GND                           ;
; reset_in7  ; Input ; Info     ; Stuck at GND                           ;
; reset_in8  ; Input ; Info     ; Stuck at GND                           ;
; reset_in9  ; Input ; Info     ; Stuck at GND                           ;
; reset_in10 ; Input ; Info     ; Stuck at GND                           ;
; reset_in11 ; Input ; Info     ; Stuck at GND                           ;
; reset_in12 ; Input ; Info     ; Stuck at GND                           ;
; reset_in13 ; Input ; Info     ; Stuck at GND                           ;
; reset_in14 ; Input ; Info     ; Stuck at GND                           ;
; reset_in15 ; Input ; Info     ; Stuck at GND                           ;
+------------+-------+----------+----------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_003" ;
+------------+-------+----------+----------------------------------------+
; Port       ; Type  ; Severity ; Details                                ;
+------------+-------+----------+----------------------------------------+
; reset_in1  ; Input ; Info     ; Stuck at GND                           ;
; reset_in2  ; Input ; Info     ; Stuck at GND                           ;
; reset_in3  ; Input ; Info     ; Stuck at GND                           ;
; reset_in4  ; Input ; Info     ; Stuck at GND                           ;
; reset_in5  ; Input ; Info     ; Stuck at GND                           ;
; reset_in6  ; Input ; Info     ; Stuck at GND                           ;
; reset_in7  ; Input ; Info     ; Stuck at GND                           ;
; reset_in8  ; Input ; Info     ; Stuck at GND                           ;
; reset_in9  ; Input ; Info     ; Stuck at GND                           ;
; reset_in10 ; Input ; Info     ; Stuck at GND                           ;
; reset_in11 ; Input ; Info     ; Stuck at GND                           ;
; reset_in12 ; Input ; Info     ; Stuck at GND                           ;
; reset_in13 ; Input ; Info     ; Stuck at GND                           ;
; reset_in14 ; Input ; Info     ; Stuck at GND                           ;
; reset_in15 ; Input ; Info     ; Stuck at GND                           ;
+------------+-------+----------+----------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_002" ;
+------------+-------+----------+----------------------------------------+
; Port       ; Type  ; Severity ; Details                                ;
+------------+-------+----------+----------------------------------------+
; reset_in1  ; Input ; Info     ; Stuck at GND                           ;
; reset_in2  ; Input ; Info     ; Stuck at GND                           ;
; reset_in3  ; Input ; Info     ; Stuck at GND                           ;
; reset_in4  ; Input ; Info     ; Stuck at GND                           ;
; reset_in5  ; Input ; Info     ; Stuck at GND                           ;
; reset_in6  ; Input ; Info     ; Stuck at GND                           ;
; reset_in7  ; Input ; Info     ; Stuck at GND                           ;
; reset_in8  ; Input ; Info     ; Stuck at GND                           ;
; reset_in9  ; Input ; Info     ; Stuck at GND                           ;
; reset_in10 ; Input ; Info     ; Stuck at GND                           ;
; reset_in11 ; Input ; Info     ; Stuck at GND                           ;
; reset_in12 ; Input ; Info     ; Stuck at GND                           ;
; reset_in13 ; Input ; Info     ; Stuck at GND                           ;
; reset_in14 ; Input ; Info     ; Stuck at GND                           ;
; reset_in15 ; Input ; Info     ; Stuck at GND                           ;
+------------+-------+----------+----------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_001" ;
+------------+-------+----------+----------------------------------------+
; Port       ; Type  ; Severity ; Details                                ;
+------------+-------+----------+----------------------------------------+
; reset_in1  ; Input ; Info     ; Stuck at GND                           ;
; reset_in2  ; Input ; Info     ; Stuck at GND                           ;
; reset_in3  ; Input ; Info     ; Stuck at GND                           ;
; reset_in4  ; Input ; Info     ; Stuck at GND                           ;
; reset_in5  ; Input ; Info     ; Stuck at GND                           ;
; reset_in6  ; Input ; Info     ; Stuck at GND                           ;
; reset_in7  ; Input ; Info     ; Stuck at GND                           ;
; reset_in8  ; Input ; Info     ; Stuck at GND                           ;
; reset_in9  ; Input ; Info     ; Stuck at GND                           ;
; reset_in10 ; Input ; Info     ; Stuck at GND                           ;
; reset_in11 ; Input ; Info     ; Stuck at GND                           ;
; reset_in12 ; Input ; Info     ; Stuck at GND                           ;
; reset_in13 ; Input ; Info     ; Stuck at GND                           ;
; reset_in14 ; Input ; Info     ; Stuck at GND                           ;
; reset_in15 ; Input ; Info     ; Stuck at GND                           ;
+------------+-------+----------+----------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+------------+-------+----------+------------------------------------+
; Port       ; Type  ; Severity ; Details                            ;
+------------+-------+----------+------------------------------------+
; reset_in1  ; Input ; Info     ; Stuck at GND                       ;
; reset_in2  ; Input ; Info     ; Stuck at GND                       ;
; reset_in3  ; Input ; Info     ; Stuck at GND                       ;
; reset_in4  ; Input ; Info     ; Stuck at GND                       ;
; reset_in5  ; Input ; Info     ; Stuck at GND                       ;
; reset_in6  ; Input ; Info     ; Stuck at GND                       ;
; reset_in7  ; Input ; Info     ; Stuck at GND                       ;
; reset_in8  ; Input ; Info     ; Stuck at GND                       ;
; reset_in9  ; Input ; Info     ; Stuck at GND                       ;
; reset_in10 ; Input ; Info     ; Stuck at GND                       ;
; reset_in11 ; Input ; Info     ; Stuck at GND                       ;
; reset_in12 ; Input ; Info     ; Stuck at GND                       ;
; reset_in13 ; Input ; Info     ; Stuck at GND                       ;
; reset_in14 ; Input ; Info     ; Stuck at GND                       ;
; reset_in15 ; Input ; Info     ; Stuck at GND                       ;
+------------+-------+----------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_sys_id_router_016:id_router_016|nios_sys_id_router_016_default_decode:the_default_decode"        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_sys_addr_router_005:addr_router_005|nios_sys_addr_router_005_default_decode:the_default_decode"  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_sys_id_router_015:id_router_015|nios_sys_id_router_015_default_decode:the_default_decode"        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_sys_addr_router_003:addr_router_003|nios_sys_addr_router_003_default_decode:the_default_decode"  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_sys_id_router_005:id_router_005|nios_sys_id_router_005_default_decode:the_default_decode"        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_sys_id_router_004:id_router_004|nios_sys_id_router_004_default_decode:the_default_decode"        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_sys_id_router_002:id_router_002|nios_sys_id_router_002_default_decode:the_default_decode"        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_sys_id_router:id_router|nios_sys_id_router_default_decode:the_default_decode"                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_sys_addr_router_002:addr_router_002|nios_sys_addr_router_002_default_decode:the_default_decode"  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                              ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                              ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                    ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:cache_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                              ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                              ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                    ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:cache_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                               ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                     ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                      ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                              ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                    ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                             ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                   ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                           ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                 ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                            ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                  ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                               ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                     ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                          ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                      ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                ;
+-------------------+--------+----------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:cache_0_s2_translator" ;
+-----------------------+--------+----------+--------------------------------------+
; Port                  ; Type   ; Severity ; Details                              ;
+-----------------------+--------+----------+--------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected               ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected               ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected               ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected               ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                         ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                         ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected               ;
; av_lock               ; Output ; Info     ; Explicitly unconnected               ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                         ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected               ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected               ;
+-----------------------+--------+----------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_master_translator:distancecore_0_avalon_master_1_translator" ;
+-----------------------+--------+----------+-----------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                   ;
+-----------------------+--------+----------+-----------------------------------------------------------+
; av_burstcount         ; Input  ; Info     ; Stuck at VCC                                              ;
; av_byteenable         ; Input  ; Info     ; Stuck at VCC                                              ;
; av_beginbursttransfer ; Input  ; Info     ; Stuck at GND                                              ;
; av_begintransfer      ; Input  ; Info     ; Stuck at GND                                              ;
; av_readdatavalid      ; Output ; Info     ; Explicitly unconnected                                    ;
; av_lock               ; Input  ; Info     ; Stuck at GND                                              ;
; av_debugaccess        ; Input  ; Info     ; Stuck at GND                                              ;
; uav_clken             ; Output ; Info     ; Explicitly unconnected                                    ;
; av_clken              ; Input  ; Info     ; Stuck at VCC                                              ;
+-----------------------+--------+----------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:cache_0_s1_translator" ;
+-----------------------+--------+----------+--------------------------------------+
; Port                  ; Type   ; Severity ; Details                              ;
+-----------------------+--------+----------+--------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected               ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected               ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected               ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected               ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                         ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                         ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected               ;
; av_lock               ; Output ; Info     ; Explicitly unconnected               ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                         ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected               ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected               ;
+-----------------------+--------+----------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_master_translator:distancecore_0_avalon_master_translator" ;
+-----------------------+--------+----------+---------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                 ;
+-----------------------+--------+----------+---------------------------------------------------------+
; av_burstcount         ; Input  ; Info     ; Stuck at VCC                                            ;
; av_byteenable         ; Input  ; Info     ; Stuck at VCC                                            ;
; av_beginbursttransfer ; Input  ; Info     ; Stuck at GND                                            ;
; av_begintransfer      ; Input  ; Info     ; Stuck at GND                                            ;
; av_readdatavalid      ; Output ; Info     ; Explicitly unconnected                                  ;
; av_lock               ; Input  ; Info     ; Stuck at GND                                            ;
; av_debugaccess        ; Input  ; Info     ; Stuck at GND                                            ;
; uav_clken             ; Output ; Info     ; Explicitly unconnected                                  ;
; av_clken              ; Input  ; Info     ; Stuck at VCC                                            ;
+-----------------------+--------+----------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_master_translator:dma_write_master_translator" ;
+-----------------------+--------+----------+---------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                     ;
+-----------------------+--------+----------+---------------------------------------------+
; av_burstcount         ; Input  ; Info     ; Stuck at VCC                                ;
; av_beginbursttransfer ; Input  ; Info     ; Stuck at GND                                ;
; av_begintransfer      ; Input  ; Info     ; Stuck at GND                                ;
; av_read               ; Input  ; Info     ; Stuck at GND                                ;
; av_readdata           ; Output ; Info     ; Explicitly unconnected                      ;
; av_readdatavalid      ; Output ; Info     ; Explicitly unconnected                      ;
; av_lock               ; Input  ; Info     ; Stuck at GND                                ;
; av_debugaccess        ; Input  ; Info     ; Stuck at GND                                ;
; uav_clken             ; Output ; Info     ; Explicitly unconnected                      ;
; av_clken              ; Input  ; Info     ; Stuck at VCC                                ;
+-----------------------+--------+----------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator" ;
+-----------------------+--------+----------+-------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                               ;
+-----------------------+--------+----------+-------------------------------------------------------+
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                                ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                                ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                          ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                          ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                          ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                                ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                ;
+-----------------------+--------+----------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator" ;
+-----------------------+--------+----------+--------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                ;
+-----------------------+--------+----------+--------------------------------------------------------+
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                                 ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                 ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                 ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                                 ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                           ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                           ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                 ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                 ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                 ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                           ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                                 ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                 ;
+-----------------------+--------+----------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator" ;
+-----------------------+--------+----------+------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                              ;
+-----------------------+--------+----------+------------------------------------------------------+
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                               ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                               ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                               ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                               ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                         ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                         ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                               ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                               ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                               ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                         ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                               ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                               ;
+-----------------------+--------+----------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:emptyreg_0_avalon_slave_0_translator" ;
+-----------------------+--------+----------+-----------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                             ;
+-----------------------+--------+----------+-----------------------------------------------------+
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                              ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                              ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                              ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                              ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                        ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                        ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                              ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                              ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                              ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                        ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                              ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                              ;
+-----------------------+--------+----------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator" ;
+-----------------------+--------+----------+---------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                           ;
+-----------------------+--------+----------+---------------------------------------------------+
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                            ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                            ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                            ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                            ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                      ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                      ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                            ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                            ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                            ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                      ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                            ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                            ;
+-----------------------+--------+----------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator" ;
+-----------------------+--------+----------+----------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                            ;
+-----------------------+--------+----------+----------------------------------------------------+
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                             ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                             ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                             ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                             ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                       ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                       ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                             ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                             ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                             ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                       ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                             ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                             ;
+-----------------------+--------+----------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator" ;
+-----------------------+--------+----------+-------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                               ;
+-----------------------+--------+----------+-------------------------------------------------------+
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                                ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                                ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                          ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                          ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                          ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                                ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                ;
+-----------------------+--------+----------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator" ;
+-----------------------+--------+----------+--------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                          ;
+-----------------------+--------+----------+--------------------------------------------------+
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                           ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                           ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                           ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                           ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                     ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                     ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                           ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                           ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                           ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                     ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                           ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                           ;
+-----------------------+--------+----------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:performance_counter_0_control_slave_translator" ;
+-----------------------+--------+----------+---------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                       ;
+-----------------------+--------+----------+---------------------------------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected                                        ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                        ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                        ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                                        ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                                  ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                                  ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                        ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                        ;
; av_chipselect         ; Output ; Info     ; Explicitly unconnected                                        ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                        ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                                  ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                                        ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                        ;
+-----------------------+--------+----------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:sdram_controller_s1_translator" ;
+-----------------------+--------+----------+-----------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                       ;
+-----------------------+--------+----------+-----------------------------------------------+
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                        ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                        ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                        ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                        ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                        ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                        ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                  ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                        ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                        ;
+-----------------------+--------+----------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator" ;
+-----------------------+--------+----------+--------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                ;
+-----------------------+--------+----------+--------------------------------------------------------+
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                                 ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                 ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                 ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                           ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                           ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                 ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                 ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                 ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                           ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                                 ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                 ;
+-----------------------+--------+----------+--------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:pio_0_s1_translator" ;
+-----------------------+--------+----------+------------------------------------+
; Port                  ; Type   ; Severity ; Details                            ;
+-----------------------+--------+----------+------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected             ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected             ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected             ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected             ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected             ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                       ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                       ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected             ;
; av_lock               ; Output ; Info     ; Explicitly unconnected             ;
; av_clken              ; Output ; Info     ; Explicitly unconnected             ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                       ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected             ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected             ;
+-----------------------+--------+----------+------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+-----------------------+--------+----------+---------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                 ;
+-----------------------+--------+----------+---------------------------------------------------------+
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                                  ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                  ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                  ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                                  ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                            ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                  ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                  ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                  ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                            ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                                  ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                  ;
+-----------------------+--------+----------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:dma_control_port_slave_translator" ;
+-----------------------+--------+----------+--------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                          ;
+-----------------------+--------+----------+--------------------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected                           ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                           ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                           ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                           ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                           ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                     ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                     ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                           ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                           ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                           ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                     ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                           ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                           ;
+-----------------------+--------+----------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+-----------------------+--------+----------+-----------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                       ;
+-----------------------+--------+----------+-----------------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected                        ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                        ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                        ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                        ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                  ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                  ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                        ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                        ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                  ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                        ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                        ;
+-----------------------+--------+----------+-----------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_master_translator:dma_read_master_translator" ;
+-----------------------+--------+----------+--------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                    ;
+-----------------------+--------+----------+--------------------------------------------+
; av_burstcount         ; Input  ; Info     ; Stuck at VCC                               ;
; av_byteenable         ; Input  ; Info     ; Stuck at VCC                               ;
; av_beginbursttransfer ; Input  ; Info     ; Stuck at GND                               ;
; av_begintransfer      ; Input  ; Info     ; Stuck at GND                               ;
; av_write              ; Input  ; Info     ; Stuck at GND                               ;
; av_writedata          ; Input  ; Info     ; Stuck at GND                               ;
; av_lock               ; Input  ; Info     ; Stuck at GND                               ;
; av_debugaccess        ; Input  ; Info     ; Stuck at GND                               ;
; uav_clken             ; Output ; Info     ; Explicitly unconnected                     ;
; av_clken              ; Input  ; Info     ; Stuck at VCC                               ;
+-----------------------+--------+----------+--------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_master_translator:cpu_0_data_master_translator" ;
+-----------------------+--------+----------+----------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                      ;
+-----------------------+--------+----------+----------------------------------------------+
; av_burstcount         ; Input  ; Info     ; Stuck at VCC                                 ;
; av_beginbursttransfer ; Input  ; Info     ; Stuck at GND                                 ;
; av_begintransfer      ; Input  ; Info     ; Stuck at GND                                 ;
; av_chipselect         ; Input  ; Info     ; Stuck at GND                                 ;
; av_readdatavalid      ; Output ; Info     ; Explicitly unconnected                       ;
; av_lock               ; Input  ; Info     ; Stuck at GND                                 ;
; av_debugaccess        ; Input  ; Info     ; Stuck at GND                                 ;
; uav_clken             ; Output ; Info     ; Explicitly unconnected                       ;
; av_clken              ; Input  ; Info     ; Stuck at VCC                                 ;
+-----------------------+--------+----------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_master_translator:cpu_0_instruction_master_translator" ;
+-----------------------+--------+----------+-----------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                             ;
+-----------------------+--------+----------+-----------------------------------------------------+
; av_burstcount         ; Input  ; Info     ; Stuck at VCC                                        ;
; av_byteenable         ; Input  ; Info     ; Stuck at VCC                                        ;
; av_beginbursttransfer ; Input  ; Info     ; Stuck at GND                                        ;
; av_begintransfer      ; Input  ; Info     ; Stuck at GND                                        ;
; av_chipselect         ; Input  ; Info     ; Stuck at GND                                        ;
; av_readdatavalid      ; Output ; Info     ; Explicitly unconnected                              ;
; av_write              ; Input  ; Info     ; Stuck at GND                                        ;
; av_writedata          ; Input  ; Info     ; Stuck at GND                                        ;
; av_lock               ; Input  ; Info     ; Stuck at GND                                        ;
; av_debugaccess        ; Input  ; Info     ; Stuck at GND                                        ;
; uav_clken             ; Output ; Info     ; Explicitly unconnected                              ;
; av_clken              ; Input  ; Info     ; Stuck at VCC                                        ;
+-----------------------+--------+----------+-----------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "nios_sys_altpll_1:altpll_1" ;
+-----------+--------+----------+------------------------+
; Port      ; Type   ; Severity ; Details                ;
+-----------+--------+----------+------------------------+
; read      ; Input  ; Info     ; Explicitly unconnected ;
; write     ; Input  ; Info     ; Explicitly unconnected ;
; address   ; Input  ; Info     ; Explicitly unconnected ;
; readdata  ; Output ; Info     ; Explicitly unconnected ;
; writedata ; Input  ; Info     ; Explicitly unconnected ;
; areset    ; Input  ; Info     ; Explicitly unconnected ;
; c2        ; Output ; Info     ; Explicitly unconnected ;
; c1        ; Output ; Info     ; Explicitly unconnected ;
; locked    ; Output ; Info     ; Explicitly unconnected ;
; phasedone ; Output ; Info     ; Explicitly unconnected ;
+-----------+--------+----------+------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "SkipAddrReg:skipaddrreg_0"  ;
+-----------+--------+----------+------------------------+
; Port      ; Type   ; Severity ; Details                ;
+-----------+--------+----------+------------------------+
; skipaddr1 ; Output ; Info     ; Explicitly unconnected ;
+-----------+--------+----------+------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "BaseQAddr:baseqaddr_0"      ;
+-----------+--------+----------+------------------------+
; Port      ; Type   ; Severity ; Details                ;
+-----------+--------+----------+------------------------+
; qaddress1 ; Output ; Info     ; Explicitly unconnected ;
+-----------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk" ;
+----------------+-------+----------+-------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                     ;
+----------------+-------+----------+-------------------------------------------------------------+
; clin[15]       ; Input ; Info     ; Stuck at VCC                                                ;
; clin[14][3..1] ; Input ; Info     ; Stuck at VCC                                                ;
; clin[14][0]    ; Input ; Info     ; Stuck at GND                                                ;
; clin[13][3..2] ; Input ; Info     ; Stuck at VCC                                                ;
; clin[13][1]    ; Input ; Info     ; Stuck at GND                                                ;
; clin[13][0]    ; Input ; Info     ; Stuck at VCC                                                ;
; clin[12][3..2] ; Input ; Info     ; Stuck at VCC                                                ;
; clin[12][1..0] ; Input ; Info     ; Stuck at GND                                                ;
; clin[11][1..0] ; Input ; Info     ; Stuck at VCC                                                ;
; clin[11][3]    ; Input ; Info     ; Stuck at VCC                                                ;
; clin[11][2]    ; Input ; Info     ; Stuck at GND                                                ;
; clin[10][3]    ; Input ; Info     ; Stuck at VCC                                                ;
; clin[10][2]    ; Input ; Info     ; Stuck at GND                                                ;
; clin[10][1]    ; Input ; Info     ; Stuck at VCC                                                ;
; clin[10][0]    ; Input ; Info     ; Stuck at GND                                                ;
; clin[9][2..1]  ; Input ; Info     ; Stuck at GND                                                ;
; clin[9][3]     ; Input ; Info     ; Stuck at VCC                                                ;
; clin[9][0]     ; Input ; Info     ; Stuck at VCC                                                ;
; clin[8][2..0]  ; Input ; Info     ; Stuck at GND                                                ;
; clin[8][3]     ; Input ; Info     ; Stuck at VCC                                                ;
; clin[7][2..0]  ; Input ; Info     ; Stuck at VCC                                                ;
; clin[7][3]     ; Input ; Info     ; Stuck at GND                                                ;
; clin[6][2..1]  ; Input ; Info     ; Stuck at VCC                                                ;
; clin[6][3]     ; Input ; Info     ; Stuck at GND                                                ;
; clin[6][0]     ; Input ; Info     ; Stuck at GND                                                ;
; clin[5][3]     ; Input ; Info     ; Stuck at GND                                                ;
; clin[5][2]     ; Input ; Info     ; Stuck at VCC                                                ;
; clin[5][1]     ; Input ; Info     ; Stuck at GND                                                ;
; clin[5][0]     ; Input ; Info     ; Stuck at VCC                                                ;
; clin[4][1..0]  ; Input ; Info     ; Stuck at GND                                                ;
; clin[4][3]     ; Input ; Info     ; Stuck at GND                                                ;
; clin[4][2]     ; Input ; Info     ; Stuck at VCC                                                ;
; clin[3][1..0]  ; Input ; Info     ; Stuck at VCC                                                ;
; clin[3][3..2]  ; Input ; Info     ; Stuck at GND                                                ;
; clin[2][3..2]  ; Input ; Info     ; Stuck at GND                                                ;
; clin[2][1]     ; Input ; Info     ; Stuck at VCC                                                ;
; clin[2][0]     ; Input ; Info     ; Stuck at GND                                                ;
; clin[1][3..1]  ; Input ; Info     ; Stuck at GND                                                ;
; clin[1][0]     ; Input ; Info     ; Stuck at VCC                                                ;
; clin[0]        ; Input ; Info     ; Stuck at GND                                                ;
+----------------+-------+----------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KnnWrapper:knnclasscore|knnclass:c0|MuxDist:c4"              ;
+------+-------+----------+---------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                       ;
+------+-------+----------+---------------------------------------------------------------+
; sel  ; Input ; Info     ; Connecting port with null range to expression with null range ;
+------+-------+----------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KnnWrapper:knnclasscore|knnclass:c0|MuxClass:c2"             ;
+------+-------+----------+---------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                       ;
+------+-------+----------+---------------------------------------------------------------+
; sel  ; Input ; Info     ; Connecting port with null range to expression with null range ;
+------+-------+----------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:7:PGGenFH:PGBlockFH" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                   ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------+
; addra[3..1] ; Input ; Info     ; Stuck at GND                                                                              ;
; addra[0]    ; Input ; Info     ; Stuck at VCC                                                                              ;
; addrb       ; Input ; Info     ; Stuck at GND                                                                              ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:6:PGGenFH:PGBlockFH" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                   ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------+
; addra[1..0] ; Input ; Info     ; Stuck at VCC                                                                              ;
; addra[3..2] ; Input ; Info     ; Stuck at GND                                                                              ;
; addrb[3..2] ; Input ; Info     ; Stuck at GND                                                                              ;
; addrb[1]    ; Input ; Info     ; Stuck at VCC                                                                              ;
; addrb[0]    ; Input ; Info     ; Stuck at GND                                                                              ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:5:PGGenFH:PGBlockFH" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                   ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------+
; addra[3]    ; Input ; Info     ; Stuck at GND                                                                              ;
; addra[2]    ; Input ; Info     ; Stuck at VCC                                                                              ;
; addra[1]    ; Input ; Info     ; Stuck at GND                                                                              ;
; addra[0]    ; Input ; Info     ; Stuck at VCC                                                                              ;
; addrb[1..0] ; Input ; Info     ; Stuck at GND                                                                              ;
; addrb[3]    ; Input ; Info     ; Stuck at GND                                                                              ;
; addrb[2]    ; Input ; Info     ; Stuck at VCC                                                                              ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:4:PGGenFH:PGBlockFH" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                   ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------+
; addra[2..0] ; Input ; Info     ; Stuck at VCC                                                                              ;
; addra[3]    ; Input ; Info     ; Stuck at GND                                                                              ;
; addrb[2..1] ; Input ; Info     ; Stuck at VCC                                                                              ;
; addrb[3]    ; Input ; Info     ; Stuck at GND                                                                              ;
; addrb[0]    ; Input ; Info     ; Stuck at GND                                                                              ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:3:PGGenFH:PGBlockFH" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                   ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------+
; addra[2..1] ; Input ; Info     ; Stuck at GND                                                                              ;
; addra[3]    ; Input ; Info     ; Stuck at VCC                                                                              ;
; addra[0]    ; Input ; Info     ; Stuck at VCC                                                                              ;
; addrb[2..0] ; Input ; Info     ; Stuck at GND                                                                              ;
; addrb[3]    ; Input ; Info     ; Stuck at VCC                                                                              ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                   ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------+
; addra[1..0] ; Input ; Info     ; Stuck at VCC                                                                              ;
; addra[3]    ; Input ; Info     ; Stuck at VCC                                                                              ;
; addra[2]    ; Input ; Info     ; Stuck at GND                                                                              ;
; addrb[3]    ; Input ; Info     ; Stuck at VCC                                                                              ;
; addrb[2]    ; Input ; Info     ; Stuck at GND                                                                              ;
; addrb[1]    ; Input ; Info     ; Stuck at VCC                                                                              ;
; addrb[0]    ; Input ; Info     ; Stuck at GND                                                                              ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:1:PGGenFH:PGBlockFH" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                   ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------+
; addra[3..2] ; Input ; Info     ; Stuck at VCC                                                                              ;
; addra[1]    ; Input ; Info     ; Stuck at GND                                                                              ;
; addra[0]    ; Input ; Info     ; Stuck at VCC                                                                              ;
; addrb[3..2] ; Input ; Info     ; Stuck at VCC                                                                              ;
; addrb[1..0] ; Input ; Info     ; Stuck at GND                                                                              ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                   ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------+
; addra       ; Input ; Info     ; Stuck at VCC                                                                              ;
; addrb[3..1] ; Input ; Info     ; Stuck at VCC                                                                              ;
; addrb[0]    ; Input ; Info     ; Stuck at GND                                                                              ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0"             ;
+------------+--------+----------+---------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                       ;
+------------+--------+----------+---------------------------------------------------------------+
; muxdistsel ; Output ; Info     ; Connecting port with null range to expression with null range ;
+------------+--------+----------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KnnWrapper:knnclasscore|knnclass:c0"                      ;
+-----------+--------+----------+------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                              ;
+-----------+--------+----------+------------------------------------------------------+
; distreset ; Output ; Info     ; Connecting a non-array bit to a single-element array ;
+-----------+--------+----------+------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "KnnWrapper:knnclasscore" ;
+------+--------+----------+--------------------------+
; Port ; Type   ; Severity ; Details                  ;
+------+--------+----------+--------------------------+
; go1  ; Output ; Info     ; Explicitly unconnected   ;
; cl1  ; Input  ; Info     ; Explicitly unconnected   ;
+------+--------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "NDimReg:ndimreg"        ;
+-------+--------+----------+------------------------+
; Port  ; Type   ; Severity ; Details                ;
+-------+--------+----------+------------------------+
; ndim1 ; Output ; Info     ; Explicitly unconnected ;
; ndim2 ; Output ; Info     ; Explicitly unconnected ;
; ndim3 ; Output ; Info     ; Explicitly unconnected ;
+-------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "distancecore:distancecore_0"                                                                                   ;
+------+-------+------------------+---------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity         ; Details                                                                                                 ;
+------+-------+------------------+---------------------------------------------------------------------------------------------------------+
; ndim ; Input ; Critical Warning ; Can't connect array with 8 elements in array dimension 1 to port with 16 elements in the same dimension ;
; ntr  ; Input ; Critical Warning ; Can't connect array with 8 elements in array dimension 1 to port with 16 elements in the same dimension ;
+------+-------+------------------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|nios_sys_dma_fifo_module_fifo_ram_module:nios_sys_dma_fifo_module_fifo_ram" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                          ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; rdclken ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_sys_dma:dma|nios_sys_dma_read_data_mux:the_nios_sys_dma_read_data_mux" ;
+-----------------------+-------+----------+-------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------+
; readaddress_inc[4..3] ; Input ; Info     ; Stuck at GND                                                ;
; readaddress_inc[1]    ; Input ; Info     ; Stuck at GND                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_sys_dma:dma"                                                                                                        ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                  ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dma_ctl_readyfordata ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; read_flush           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "nios_sys_altpll_0:altpll_0" ;
+-----------+--------+----------+------------------------+
; Port      ; Type   ; Severity ; Details                ;
+-----------+--------+----------+------------------------+
; read      ; Input  ; Info     ; Explicitly unconnected ;
; write     ; Input  ; Info     ; Explicitly unconnected ;
; address   ; Input  ; Info     ; Explicitly unconnected ;
; readdata  ; Output ; Info     ; Explicitly unconnected ;
; writedata ; Input  ; Info     ; Explicitly unconnected ;
; areset    ; Input  ; Info     ; Explicitly unconnected ;
; locked    ; Output ; Info     ; Explicitly unconnected ;
; phasedone ; Output ; Info     ; Explicitly unconnected ;
+-----------+--------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_test_bench:the_nios_sys_cpu_0_test_bench"                  ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "nios_sys_cpu_0:cpu_0"          ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                           ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic"                                                             ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_sys_jtag_uart_0:jtag_uart_0"                                                                                 ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:27     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Thu Jul 10 22:16:12 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off knn_acc -c aca_nios_intro
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_sys_rsp_xbar_demux_015.sv
    Info (12023): Found entity 1: nios_sys_rsp_xbar_demux_015
Info (12021): Found 2 design units, including 2 entities, in source file synthesis/submodules/nios_sys_id_router_016.sv
    Info (12023): Found entity 1: nios_sys_id_router_016_default_decode
    Info (12023): Found entity 2: nios_sys_id_router_016
Info (12021): Found 2 design units, including 2 entities, in source file synthesis/submodules/nios_sys_id_router_015.sv
    Info (12023): Found entity 1: nios_sys_id_router_015_default_decode
    Info (12023): Found entity 2: nios_sys_id_router_015
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_sys_cmd_xbar_mux_015.sv
    Info (12023): Found entity 1: nios_sys_cmd_xbar_mux_015
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_sys_cmd_xbar_demux_005.sv
    Info (12023): Found entity 1: nios_sys_cmd_xbar_demux_005
Info (12021): Found 2 design units, including 1 entities, in source file synthesis/submodules/overflowlatch.vhd
    Info (12022): Found design unit 1: OverflowLatch-Behavioral
    Info (12023): Found entity 1: OverflowLatch
Info (12021): Found 2 design units, including 1 entities, in source file synthesis/submodules/deccl.vhd
    Info (12022): Found design unit 1: DecCl-Behavioral
    Info (12023): Found entity 1: DecCl
Info (12021): Found 2 design units, including 1 entities, in source file synthesis/submodules/dropdist.vhd
    Info (12022): Found design unit 1: DropDist-Structural
    Info (12023): Found entity 1: DropDist
Info (12021): Found 2 design units, including 1 entities, in source file synthesis/submodules/usbfifoctrl.vhd
    Info (12022): Found design unit 1: usbFIFOCtrl-synth
    Info (12023): Found entity 1: usbFIFOCtrl
Info (12021): Found 2 design units, including 1 entities, in source file synthesis/submodules/customreader.vhd
    Info (12022): Found design unit 1: CustomReader-Behavioral
    Info (12023): Found entity 1: CustomReader
Info (12021): Found 2 design units, including 1 entities, in source file synthesis/submodules/avinterface.vhd
    Info (12022): Found design unit 1: AvInterface-Structural
    Info (12023): Found entity 1: AvInterface
Info (12021): Found 3 design units, including 3 entities, in source file synthesis/submodules/nios_sys_altpll_1.v
    Info (12023): Found entity 1: nios_sys_altpll_1_dffpipe_l2c
    Info (12023): Found entity 2: nios_sys_altpll_1_stdsync_sv6
    Info (12023): Found entity 3: nios_sys_altpll_1
Info (12021): Found 2 design units, including 2 entities, in source file synthesis/submodules/nios_sys_id_router_020.sv
    Info (12023): Found entity 1: nios_sys_id_router_020_default_decode
    Info (12023): Found entity 2: nios_sys_id_router_020
Info (12021): Found 2 design units, including 2 entities, in source file synthesis/submodules/nios_sys_id_router_019.sv
    Info (12023): Found entity 1: nios_sys_id_router_019_default_decode
    Info (12023): Found entity 2: nios_sys_id_router_019
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_sys_cmd_xbar_mux_019.sv
    Info (12023): Found entity 1: nios_sys_cmd_xbar_mux_019
Info (12021): Found 2 design units, including 2 entities, in source file synthesis/submodules/nios_sys_id_router_026.sv
    Info (12023): Found entity 1: nios_sys_id_router_026_default_decode
    Info (12023): Found entity 2: nios_sys_id_router_026
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_sys_cmd_xbar_mux_024.sv
    Info (12023): Found entity 1: nios_sys_cmd_xbar_mux_024
Info (12021): Found 2 design units, including 1 entities, in source file synthesis/submodules/muxdist.vhd
    Info (12022): Found design unit 1: MuxDist-Behavioral
    Info (12023): Found entity 1: MuxDist
Info (12021): Found 2 design units, including 1 entities, in source file synthesis/submodules/muxclass.vhd
    Info (12022): Found design unit 1: MuxClass-Behavioral
    Info (12023): Found entity 1: MuxClass
Info (12021): Found 2 design units, including 1 entities, in source file synthesis/submodules/prefix.vhd
    Info (12022): Found design unit 1: Prefix-Dataflow
    Info (12023): Found entity 1: Prefix
Info (12021): Found 2 design units, including 1 entities, in source file synthesis/submodules/pg.vhd
    Info (12022): Found design unit 1: PG-Dataflow
    Info (12023): Found entity 1: PG
Info (12021): Found 2 design units, including 1 entities, in source file synthesis/submodules/muxkaddr.vhd
    Info (12022): Found design unit 1: MuxKAddr-Behavioral
    Info (12023): Found entity 1: MuxKAddr
Warning (12019): Can't analyze file -- file synthesis/submodules/controllerdist.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file synthesis/submodules/compdist.vhd
    Info (12022): Found design unit 1: CompDist-Structural
    Info (12023): Found entity 1: CompDist
Info (12021): Found 2 design units, including 1 entities, in source file synthesis/submodules/subdim.vhd
    Info (12022): Found design unit 1: SubDim-Behavioral
    Info (12023): Found entity 1: SubDim
Info (12021): Found 2 design units, including 1 entities, in source file synthesis/submodules/twopower.vhd
    Info (12022): Found design unit 1: TwoPower-Behavioral
    Info (12023): Found entity 1: TwoPower
Info (12021): Found 2 design units, including 1 entities, in source file synthesis/submodules/summation.vhd
    Info (12022): Found design unit 1: Summation-Behavioral
    Info (12023): Found entity 1: Summation
Info (12021): Found 1 design units, including 0 entities, in source file synthesis/submodules/eucdistpkg.vhd
    Info (12022): Found design unit 1: EucDisPkg
Info (12021): Found 2 design units, including 1 entities, in source file synthesis/submodules/eucdis.vhd
    Info (12022): Found design unit 1: EucDis-Structural
    Info (12023): Found entity 1: EucDis
Info (12021): Found 2 design units, including 1 entities, in source file synthesis/submodules/countcl.vhd
    Info (12022): Found design unit 1: CountCl-Behavioral
    Info (12023): Found entity 1: CountCl
Info (12021): Found 2 design units, including 2 entities, in source file synthesis/submodules/nios_sys_id_router_021.sv
    Info (12023): Found entity 1: nios_sys_id_router_021_default_decode
    Info (12023): Found entity 2: nios_sys_id_router_021
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_sys_cmd_xbar_mux_021.sv
    Info (12023): Found entity 1: nios_sys_cmd_xbar_mux_021
Info (12021): Found 1 design units, including 0 entities, in source file synthesis/submodules/common_types.vhd
    Info (12022): Found design unit 1: common_types
Info (12021): Found 2 design units, including 1 entities, in source file synthesis/submodules/findmaxcl.vhd
    Info (12022): Found design unit 1: FindMaxCl-Structural
    Info (12023): Found entity 1: FindMaxCl
Info (12021): Found 2 design units, including 1 entities, in source file synthesis/submodules/voter.vhd
    Info (12022): Found design unit 1: Voter-Structural
    Info (12023): Found entity 1: Voter
Info (12021): Found 2 design units, including 1 entities, in source file synthesis/submodules/muxcompcl.vhd
    Info (12022): Found design unit 1: MuxCompCl-Structural
    Info (12023): Found entity 1: MuxCompCl
Info (12021): Found 2 design units, including 1 entities, in source file synthesis/submodules/kram.vhd
    Info (12022): Found design unit 1: KRam-Behavioral
    Info (12023): Found entity 1: KRam
Info (12021): Found 2 design units, including 1 entities, in source file synthesis/submodules/knnclass.vhd
    Info (12022): Found design unit 1: knnclass-Structural
    Info (12023): Found entity 1: knnclass
Info (12021): Found 2 design units, including 1 entities, in source file synthesis/submodules/controllerclass.vhd
    Info (12022): Found design unit 1: ControllerClass-Behavioral
    Info (12023): Found entity 1: ControllerClass
Info (12021): Found 2 design units, including 1 entities, in source file synthesis/submodules/findmaxdist.vhd
    Info (12022): Found design unit 1: FindMaxDist-Structural
    Info (12023): Found entity 1: FindMaxDist
Info (12021): Found 2 design units, including 2 entities, in source file synthesis/submodules/nios_sys_id_router_001.sv
    Info (12023): Found entity 1: nios_sys_id_router_001_default_decode
    Info (12023): Found entity 2: nios_sys_id_router_001
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_sys_onchip_memory2_0.v
    Info (12023): Found entity 1: nios_sys_onchip_memory2_0
Info (12021): Found 7 design units, including 7 entities, in source file synthesis/submodules/nios_sys_jtag_uart_0.v
    Info (12023): Found entity 1: nios_sys_jtag_uart_0_log_module
    Info (12023): Found entity 2: nios_sys_jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 3: nios_sys_jtag_uart_0_scfifo_w
    Info (12023): Found entity 4: nios_sys_jtag_uart_0_drom_module
    Info (12023): Found entity 5: nios_sys_jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 6: nios_sys_jtag_uart_0_scfifo_r
    Info (12023): Found entity 7: nios_sys_jtag_uart_0
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_sys_pio_0.v
    Info (12023): Found entity 1: nios_sys_pio_0
Info (12021): Found 2 design units, including 2 entities, in source file synthesis/submodules/nios_sys_sdram_controller.v
    Info (12023): Found entity 1: nios_sys_sdram_controller_input_efifo_module
    Info (12023): Found entity 2: nios_sys_sdram_controller
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_sys_cpu_0_test_bench.v
    Info (12023): Found entity 1: nios_sys_cpu_0_test_bench
Info (12021): Found 3 design units, including 3 entities, in source file synthesis/submodules/nios_sys_cpu_0.v
    Info (12023): Found entity 1: nios_sys_cpu_0_register_bank_a_module
    Info (12023): Found entity 2: nios_sys_cpu_0_register_bank_b_module
    Info (12023): Found entity 3: nios_sys_cpu_0
Info (12021): Found 3 design units, including 3 entities, in source file synthesis/submodules/nios_sys_altpll_0.v
    Info (12023): Found entity 1: nios_sys_altpll_0_dffpipe_l2c
    Info (12023): Found entity 2: nios_sys_altpll_0_stdsync_sv6
    Info (12023): Found entity 3: nios_sys_altpll_0
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_sys_performance_counter_0.v
    Info (12023): Found entity 1: nios_sys_performance_counter_0
Info (12021): Found 7 design units, including 7 entities, in source file synthesis/submodules/nios_sys_dma.v
    Info (12023): Found entity 1: nios_sys_dma_read_data_mux
    Info (12023): Found entity 2: nios_sys_dma_byteenables
    Info (12023): Found entity 3: nios_sys_dma_fifo_module_fifo_ram_module
    Info (12023): Found entity 4: nios_sys_dma_fifo_module
    Info (12023): Found entity 5: nios_sys_dma_mem_read
    Info (12023): Found entity 6: nios_sys_dma_mem_write
    Info (12023): Found entity 7: nios_sys_dma
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_sys_cache_0.v
    Info (12023): Found entity 1: nios_sys_cache_0
Info (12021): Found 2 design units, including 1 entities, in source file synthesis/submodules/ndimreg.vhd
    Info (12022): Found design unit 1: NDimReg-Behavioral
    Info (12023): Found entity 1: NDimReg
Info (12021): Found 2 design units, including 1 entities, in source file synthesis/submodules/distancecore.vhd
    Info (12022): Found design unit 1: distancecore-Structural
    Info (12023): Found entity 1: distancecore
Info (12021): Found 2 design units, including 1 entities, in source file synthesis/submodules/skipaddrreg.vhd
    Info (12022): Found design unit 1: SkipAddrReg-Behavioral
    Info (12023): Found entity 1: SkipAddrReg
Info (12021): Found 2 design units, including 1 entities, in source file synthesis/submodules/ntrreg.vhd
    Info (12022): Found design unit 1: NTrReg-Behavioral
    Info (12023): Found entity 1: NTrReg
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_sys_rsp_xbar_mux_003.sv
    Info (12023): Found entity 1: nios_sys_rsp_xbar_mux_003
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_sys_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: nios_sys_rsp_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_sys_rsp_xbar_mux.sv
    Info (12023): Found entity 1: nios_sys_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_sys_irq_mapper.sv
    Info (12023): Found entity 1: nios_sys_irq_mapper
Info (12021): Found 2 design units, including 2 entities, in source file synthesis/submodules/nios_sys_id_router_025.sv
    Info (12023): Found entity 1: nios_sys_id_router_025_default_decode
    Info (12023): Found entity 2: nios_sys_id_router_025
Info (12021): Found 2 design units, including 2 entities, in source file synthesis/submodules/nios_sys_id_router_024.sv
    Info (12023): Found entity 1: nios_sys_id_router_024_default_decode
    Info (12023): Found entity 2: nios_sys_id_router_024
Info (12021): Found 2 design units, including 2 entities, in source file synthesis/submodules/nios_sys_id_router_023.sv
    Info (12023): Found entity 1: nios_sys_id_router_023_default_decode
    Info (12023): Found entity 2: nios_sys_id_router_023
Info (12021): Found 2 design units, including 2 entities, in source file synthesis/submodules/nios_sys_id_router_005.sv
    Info (12023): Found entity 1: nios_sys_id_router_005_default_decode
    Info (12023): Found entity 2: nios_sys_id_router_005
Info (12021): Found 2 design units, including 2 entities, in source file synthesis/submodules/nios_sys_id_router_004.sv
    Info (12023): Found entity 1: nios_sys_id_router_004_default_decode
    Info (12023): Found entity 2: nios_sys_id_router_004
Info (12021): Found 2 design units, including 2 entities, in source file synthesis/submodules/nios_sys_id_router_002.sv
    Info (12023): Found entity 1: nios_sys_id_router_002_default_decode
    Info (12023): Found entity 2: nios_sys_id_router_002
Info (12021): Found 2 design units, including 2 entities, in source file synthesis/submodules/nios_sys_id_router.sv
    Info (12023): Found entity 1: nios_sys_id_router_default_decode
    Info (12023): Found entity 2: nios_sys_id_router
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_sys_cmd_xbar_mux_023.sv
    Info (12023): Found entity 1: nios_sys_cmd_xbar_mux_023
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_sys_cmd_xbar_mux.sv
    Info (12023): Found entity 1: nios_sys_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_sys_cmd_xbar_demux_006.sv
    Info (12023): Found entity 1: nios_sys_cmd_xbar_demux_006
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_sys_cmd_xbar_demux_004.sv
    Info (12023): Found entity 1: nios_sys_cmd_xbar_demux_004
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_sys_cmd_xbar_demux_003.sv
    Info (12023): Found entity 1: nios_sys_cmd_xbar_demux_003
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_sys_cmd_xbar_demux_002.sv
    Info (12023): Found entity 1: nios_sys_cmd_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_sys_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: nios_sys_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_sys_cmd_xbar_demux.sv
    Info (12023): Found entity 1: nios_sys_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_sys_cache_1.v
    Info (12023): Found entity 1: nios_sys_cache_1
Info (12021): Found 2 design units, including 2 entities, in source file synthesis/submodules/nios_sys_addr_router_007.sv
    Info (12023): Found entity 1: nios_sys_addr_router_007_default_decode
    Info (12023): Found entity 2: nios_sys_addr_router_007
Info (12021): Found 2 design units, including 2 entities, in source file synthesis/submodules/nios_sys_addr_router_006.sv
    Info (12023): Found entity 1: nios_sys_addr_router_006_default_decode
    Info (12023): Found entity 2: nios_sys_addr_router_006
Info (12021): Found 2 design units, including 2 entities, in source file synthesis/submodules/nios_sys_addr_router_005.sv
    Info (12023): Found entity 1: nios_sys_addr_router_005_default_decode
    Info (12023): Found entity 2: nios_sys_addr_router_005
Info (12021): Found 2 design units, including 2 entities, in source file synthesis/submodules/nios_sys_addr_router_004.sv
    Info (12023): Found entity 1: nios_sys_addr_router_004_default_decode
    Info (12023): Found entity 2: nios_sys_addr_router_004
Info (12021): Found 2 design units, including 2 entities, in source file synthesis/submodules/nios_sys_addr_router_003.sv
    Info (12023): Found entity 1: nios_sys_addr_router_003_default_decode
    Info (12023): Found entity 2: nios_sys_addr_router_003
Info (12021): Found 2 design units, including 2 entities, in source file synthesis/submodules/nios_sys_addr_router_002.sv
    Info (12023): Found entity 1: nios_sys_addr_router_002_default_decode
    Info (12023): Found entity 2: nios_sys_addr_router_002
Info (12021): Found 2 design units, including 2 entities, in source file synthesis/submodules/nios_sys_addr_router_001.sv
    Info (12023): Found entity 1: nios_sys_addr_router_001_default_decode
    Info (12023): Found entity 2: nios_sys_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file synthesis/submodules/nios_sys_addr_router.sv
    Info (12023): Found entity 1: nios_sys_addr_router_default_decode
    Info (12023): Found entity 2: nios_sys_addr_router
Info (12021): Found 2 design units, including 1 entities, in source file synthesis/submodules/knnwrapper.vhd
    Info (12022): Found design unit 1: KnnWrapper-Structural
    Info (12023): Found entity 1: KnnWrapper
Info (12021): Found 2 design units, including 1 entities, in source file synthesis/submodules/fullreg.vhd
    Info (12022): Found design unit 1: FullReg-Behavioral
    Info (12023): Found entity 1: FullReg
Info (12021): Found 2 design units, including 1 entities, in source file synthesis/submodules/endtsetreg.vhd
    Info (12022): Found design unit 1: EndTSetReg-Behavioral
    Info (12023): Found entity 1: EndTSetReg
Info (12021): Found 2 design units, including 1 entities, in source file synthesis/submodules/emptyreg.vhd
    Info (12022): Found design unit 1: EmptyReg-Behavioral
    Info (12023): Found entity 1: EmptyReg
Info (12021): Found 2 design units, including 1 entities, in source file synthesis/submodules/baseqaddr.vhdl
    Info (12022): Found design unit 1: BaseQAddr-Structural
    Info (12023): Found entity 1: BaseQAddr
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 7 design units, including 7 entities, in source file synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full
Info (12021): Found 2 design units, including 2 entities, in source file synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/nios_sys.v
    Info (12023): Found entity 1: nios_sys
Info (12021): Found 1 design units, including 1 entities, in source file aca_nios_intro.bdf
    Info (12023): Found entity 1: aca_nios_intro
Info (12021): Found 2 design units, including 1 entities, in source file synthesis/submodules/muxcompdist.vhd
    Info (12022): Found design unit 1: MuxCompDist-Structural
    Info (12023): Found entity 1: MuxCompDist
Warning (10037): Verilog HDL or VHDL warning at nios_sys_sdram_controller.v(316): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at nios_sys_sdram_controller.v(326): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at nios_sys_sdram_controller.v(336): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at nios_sys_sdram_controller.v(680): conditional expression evaluates to a constant
Info (12127): Elaborating entity "nios_sys" for the top level hierarchy
Info (12128): Elaborating entity "nios_sys_onchip_memory2_0" for hierarchy "nios_sys_onchip_memory2_0:onchip_memory2_0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "nios_sys_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "2624"
    Info (12134): Parameter "numwords_a" = "2624"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l2d1.tdf
    Info (12023): Found entity 1: altsyncram_l2d1
Info (12128): Elaborating entity "altsyncram_l2d1" for hierarchy "nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated"
Warning (113015): Width of data items in "nios_sys_onchip_memory2_0.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 328 warnings, reporting 10
    Warning (113009): Data at line (2) of memory initialization file "nios_sys_onchip_memory2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (3) of memory initialization file "nios_sys_onchip_memory2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (4) of memory initialization file "nios_sys_onchip_memory2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (5) of memory initialization file "nios_sys_onchip_memory2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (6) of memory initialization file "nios_sys_onchip_memory2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (7) of memory initialization file "nios_sys_onchip_memory2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (8) of memory initialization file "nios_sys_onchip_memory2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (9) of memory initialization file "nios_sys_onchip_memory2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (10) of memory initialization file "nios_sys_onchip_memory2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (11) of memory initialization file "nios_sys_onchip_memory2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
Info (12128): Elaborating entity "nios_sys_jtag_uart_0" for hierarchy "nios_sys_jtag_uart_0:jtag_uart_0"
Info (12128): Elaborating entity "nios_sys_jtag_uart_0_scfifo_w" for hierarchy "nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_w:the_nios_sys_jtag_uart_0_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_w:the_nios_sys_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_w:the_nios_sys_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_w:the_nios_sys_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf
    Info (12023): Found entity 1: scfifo_1n21
Info (12128): Elaborating entity "scfifo_1n21" for hierarchy "nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_w:the_nios_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf
    Info (12023): Found entity 1: a_dpfifo_8t21
Info (12128): Elaborating entity "a_dpfifo_8t21" for hierarchy "nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_w:the_nios_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_w:the_nios_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf
    Info (12023): Found entity 1: cntr_rj7
Info (12128): Elaborating entity "cntr_rj7" for hierarchy "nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_w:the_nios_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf
    Info (12023): Found entity 1: dpram_5h21
Info (12128): Elaborating entity "dpram_5h21" for hierarchy "nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_w:the_nios_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf
    Info (12023): Found entity 1: altsyncram_9tl1
Info (12128): Elaborating entity "altsyncram_9tl1" for hierarchy "nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_w:the_nios_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf
    Info (12023): Found entity 1: cntr_fjb
Info (12128): Elaborating entity "cntr_fjb" for hierarchy "nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_w:the_nios_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count"
Info (12128): Elaborating entity "nios_sys_jtag_uart_0_scfifo_r" for hierarchy "nios_sys_jtag_uart_0:jtag_uart_0|nios_sys_jtag_uart_0_scfifo_r:the_nios_sys_jtag_uart_0_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "nios_sys_pio_0" for hierarchy "nios_sys_pio_0:pio_0"
Info (12128): Elaborating entity "usbFIFOCtrl" for hierarchy "usbFIFOCtrl:usbfifoctrl_0"
Info (12128): Elaborating entity "nios_sys_sdram_controller" for hierarchy "nios_sys_sdram_controller:sdram_controller"
Info (12128): Elaborating entity "nios_sys_sdram_controller_input_efifo_module" for hierarchy "nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module"
Info (12128): Elaborating entity "nios_sys_cpu_0" for hierarchy "nios_sys_cpu_0:cpu_0"
Info (12128): Elaborating entity "nios_sys_cpu_0_test_bench" for hierarchy "nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_test_bench:the_nios_sys_cpu_0_test_bench"
Info (12128): Elaborating entity "nios_sys_cpu_0_register_bank_a_module" for hierarchy "nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_register_bank_a_module:nios_sys_cpu_0_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_register_bank_a_module:nios_sys_cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_register_bank_a_module:nios_sys_cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_register_bank_a_module:nios_sys_cpu_0_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "nios_sys_cpu_0_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l9g1.tdf
    Info (12023): Found entity 1: altsyncram_l9g1
Info (12128): Elaborating entity "altsyncram_l9g1" for hierarchy "nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_register_bank_a_module:nios_sys_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_l9g1:auto_generated"
Info (12128): Elaborating entity "nios_sys_cpu_0_register_bank_b_module" for hierarchy "nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_register_bank_b_module:nios_sys_cpu_0_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_register_bank_b_module:nios_sys_cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_register_bank_b_module:nios_sys_cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_register_bank_b_module:nios_sys_cpu_0_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "nios_sys_cpu_0_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m9g1.tdf
    Info (12023): Found entity 1: altsyncram_m9g1
Info (12128): Elaborating entity "altsyncram_m9g1" for hierarchy "nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_register_bank_b_module:nios_sys_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_m9g1:auto_generated"
Info (12128): Elaborating entity "nios_sys_altpll_0" for hierarchy "nios_sys_altpll_0:altpll_0"
Info (12128): Elaborating entity "nios_sys_altpll_0_stdsync_sv6" for hierarchy "nios_sys_altpll_0:altpll_0|nios_sys_altpll_0_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "nios_sys_altpll_0_dffpipe_l2c" for hierarchy "nios_sys_altpll_0:altpll_0|nios_sys_altpll_0_stdsync_sv6:stdsync2|nios_sys_altpll_0_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "altpll" for hierarchy "nios_sys_altpll_0:altpll_0|altpll:sd1"
Info (12130): Elaborated megafunction instantiation "nios_sys_altpll_0:altpll_0|altpll:sd1"
Info (12133): Instantiated megafunction "nios_sys_altpll_0:altpll_0|altpll:sd1" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "3"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "3"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20833"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
Info (12128): Elaborating entity "nios_sys_performance_counter_0" for hierarchy "nios_sys_performance_counter_0:performance_counter_0"
Info (12128): Elaborating entity "nios_sys_dma" for hierarchy "nios_sys_dma:dma"
Info (12128): Elaborating entity "nios_sys_dma_read_data_mux" for hierarchy "nios_sys_dma:dma|nios_sys_dma_read_data_mux:the_nios_sys_dma_read_data_mux"
Info (12128): Elaborating entity "nios_sys_dma_byteenables" for hierarchy "nios_sys_dma:dma|nios_sys_dma_byteenables:the_nios_sys_dma_byteenables"
Info (12128): Elaborating entity "nios_sys_dma_fifo_module" for hierarchy "nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module"
Info (12128): Elaborating entity "nios_sys_dma_fifo_module_fifo_ram_module" for hierarchy "nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|nios_sys_dma_fifo_module_fifo_ram_module:nios_sys_dma_fifo_module_fifo_ram"
Info (12128): Elaborating entity "lpm_ram_dp" for hierarchy "nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|nios_sys_dma_fifo_module_fifo_ram_module:nios_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component"
Info (12130): Elaborated megafunction instantiation "nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|nios_sys_dma_fifo_module_fifo_ram_module:nios_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component"
Info (12133): Instantiated megafunction "nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|nios_sys_dma_fifo_module_fifo_ram_module:nios_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component" with the following parameter:
    Info (12134): Parameter "lpm_file" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "USE_EAB=OFF"
    Info (12134): Parameter "lpm_indata" = "REGISTERED"
    Info (12134): Parameter "lpm_outdata" = "UNREGISTERED"
    Info (12134): Parameter "lpm_rdaddress_control" = "REGISTERED"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthad" = "2"
    Info (12134): Parameter "lpm_wraddress_control" = "REGISTERED"
    Info (12134): Parameter "suppress_memory_conversion_warnings" = "ON"
Info (12128): Elaborating entity "altdpram" for hierarchy "nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|nios_sys_dma_fifo_module_fifo_ram_module:nios_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram"
Info (12131): Elaborated megafunction instantiation "nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|nios_sys_dma_fifo_module_fifo_ram_module:nios_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram", which is child of megafunction instantiation "nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|nios_sys_dma_fifo_module_fifo_ram_module:nios_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|nios_sys_dma_fifo_module_fifo_ram_module:nios_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux"
Info (12131): Elaborated megafunction instantiation "nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|nios_sys_dma_fifo_module_fifo_ram_module:nios_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux", which is child of megafunction instantiation "nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|nios_sys_dma_fifo_module_fifo_ram_module:nios_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_coc.tdf
    Info (12023): Found entity 1: mux_coc
Info (12128): Elaborating entity "mux_coc" for hierarchy "nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|nios_sys_dma_fifo_module_fifo_ram_module:nios_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|mux_coc:auto_generated"
Info (12128): Elaborating entity "lpm_decode" for hierarchy "nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|nios_sys_dma_fifo_module_fifo_ram_module:nios_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_decode:wdecoder"
Info (12131): Elaborated megafunction instantiation "nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|nios_sys_dma_fifo_module_fifo_ram_module:nios_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_decode:wdecoder", which is child of megafunction instantiation "nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|nios_sys_dma_fifo_module_fifo_ram_module:nios_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_uqf.tdf
    Info (12023): Found entity 1: decode_uqf
Info (12128): Elaborating entity "decode_uqf" for hierarchy "nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|nios_sys_dma_fifo_module_fifo_ram_module:nios_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_decode:wdecoder|decode_uqf:auto_generated"
Info (12128): Elaborating entity "nios_sys_dma_mem_read" for hierarchy "nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read"
Info (12128): Elaborating entity "nios_sys_dma_mem_write" for hierarchy "nios_sys_dma:dma|nios_sys_dma_mem_write:the_nios_sys_dma_mem_write"
Info (12128): Elaborating entity "nios_sys_cache_0" for hierarchy "nios_sys_cache_0:cache_0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_sys_cache_0:cache_0|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_sys_cache_0:cache_0|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_sys_cache_0:cache_0|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "512"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i8v1.tdf
    Info (12023): Found entity 1: altsyncram_i8v1
Info (12128): Elaborating entity "altsyncram_i8v1" for hierarchy "nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated"
Info (12128): Elaborating entity "distancecore" for hierarchy "distancecore:distancecore_0"
Info (12128): Elaborating entity "CustomReader" for hierarchy "distancecore:distancecore_0|CustomReader:c_0"
Warning (10541): VHDL Signal Declaration warning at customreader.vhd(14): used implicit default value for signal "chipselect" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at customreader.vhd(19): used implicit default value for signal "writedata" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at customreader.vhd(21): used implicit default value for signal "chipselect1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at customreader.vhd(26): used implicit default value for signal "writedata1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10492): VHDL Process Statement warning at customreader.vhd(77): signal "QAddress" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "EucDis" for hierarchy "distancecore:distancecore_0|EucDis:c_1"
Info (12128): Elaborating entity "SubDim" for hierarchy "distancecore:distancecore_0|EucDis:c_1|SubDim:SubDimBlk"
Warning (10492): VHDL Process Statement warning at subdim.vhd(27): signal "SubEn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "TwoPower" for hierarchy "distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk"
Info (12128): Elaborating entity "Summation" for hierarchy "distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk"
Info (12128): Elaborating entity "OverflowLatch" for hierarchy "distancecore:distancecore_0|OverflowLatch:c_2"
Info (12128): Elaborating entity "NDimReg" for hierarchy "NDimReg:ndimreg"
Info (12128): Elaborating entity "KnnWrapper" for hierarchy "KnnWrapper:knnclasscore"
Warning (10541): VHDL Signal Declaration warning at knnwrapper.vhd(18): used implicit default value for signal "Go1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "knnclass" for hierarchy "KnnWrapper:knnclasscore|knnclass:c0"
Warning (10445): VHDL Subtype or Type Declaration warning at knnclass.vhd(152): subtype or type has null range
Warning (10445): VHDL Subtype or Type Declaration warning at knnclass.vhd(44): subtype or type has null range
Warning (10296): VHDL warning at knnclass.vhd(183): ignored assignment of value to null range
Warning (10445): VHDL Subtype or Type Declaration warning at knnclass.vhd(88): subtype or type has null range
Warning (10296): VHDL warning at knnclass.vhd(185): ignored assignment of value to null range
Warning (10445): VHDL Subtype or Type Declaration warning at knnclass.vhd(79): subtype or type has null range
Warning (10296): VHDL warning at knnclass.vhd(187): ignored assignment of value to null range
Info (12128): Elaborating entity "ControllerClass" for hierarchy "KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0"
Warning (10445): VHDL Subtype or Type Declaration warning at controllerclass.vhd(18): subtype or type has null range
Warning (10445): VHDL Subtype or Type Declaration warning at controllerclass.vhd(34): subtype or type has null range
Warning (10296): VHDL warning at controllerclass.vhd(51): ignored assignment of value to null range
Warning (10296): VHDL warning at controllerclass.vhd(70): ignored assignment of value to null range
Warning (10296): VHDL warning at controllerclass.vhd(115): ignored assignment of value to null range
Warning (10296): VHDL warning at controllerclass.vhd(179): ignored assignment of value to null range
Warning (10296): VHDL warning at controllerclass.vhd(205): ignored assignment of value to null range
Warning (10296): VHDL warning at controllerclass.vhd(212): ignored assignment of value to null range
Info (12128): Elaborating entity "FindMaxDist" for hierarchy "KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1"
Info (12128): Elaborating entity "MuxCompDist" for hierarchy "KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH"
Info (12128): Elaborating entity "PG" for hierarchy "KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|PG:\GenPGLayer:0:PGGenFH:PGBlockFH"
Info (12128): Elaborating entity "Prefix" for hierarchy "KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|Prefix:\TreeGenExt:0:TreeGenInt:0:NodeGen:PrefixGen"
Info (12128): Elaborating entity "MuxClass" for hierarchy "KnnWrapper:knnclasscore|knnclass:c0|MuxClass:c2"
Warning (10445): VHDL Subtype or Type Declaration warning at muxclass.vhd(10): subtype or type has null range
Info (12128): Elaborating entity "MuxKAddr" for hierarchy "KnnWrapper:knnclasscore|knnclass:c0|MuxKAddr:c3"
Info (12128): Elaborating entity "MuxDist" for hierarchy "KnnWrapper:knnclasscore|knnclass:c0|MuxDist:c4"
Warning (10445): VHDL Subtype or Type Declaration warning at muxdist.vhd(11): subtype or type has null range
Info (12128): Elaborating entity "KRam" for hierarchy "KnnWrapper:knnclasscore|knnclass:c0|KRam:c5"
Info (12128): Elaborating entity "DropDist" for hierarchy "KnnWrapper:knnclasscore|knnclass:c0|DropDist:c6"
Info (12128): Elaborating entity "CompDist" for hierarchy "KnnWrapper:knnclasscore|knnclass:c0|DropDist:c6|CompDist:\DropDistGen:0:CompDistBlk"
Info (12128): Elaborating entity "Voter" for hierarchy "KnnWrapper:knnclasscore|knnclass:c0|Voter:c7"
Info (12128): Elaborating entity "DecCl" for hierarchy "KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|DecCl:DecClBlk"
Info (12128): Elaborating entity "CountCl" for hierarchy "KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:0:CountClBlk"
Info (12128): Elaborating entity "FindMaxCl" for hierarchy "KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk"
Info (12128): Elaborating entity "MuxCompCl" for hierarchy "KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|FindMaxCl:FindMaxClBlk|MuxCompCl:\GenPGLayer:0:PGGenFH:PGBlockFH"
Info (12128): Elaborating entity "AvInterface" for hierarchy "KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8"
Info (12128): Elaborating entity "EndTSetReg" for hierarchy "EndTSetReg:endtsetreg_0"
Info (12128): Elaborating entity "FullReg" for hierarchy "FullReg:fullreg_0"
Info (12128): Elaborating entity "NTrReg" for hierarchy "NTrReg:ntrreg_0"
Info (12128): Elaborating entity "EmptyReg" for hierarchy "EmptyReg:emptyreg_0"
Info (12128): Elaborating entity "BaseQAddr" for hierarchy "BaseQAddr:baseqaddr_0"
Info (12128): Elaborating entity "SkipAddrReg" for hierarchy "SkipAddrReg:skipaddrreg_0"
Info (12128): Elaborating entity "nios_sys_altpll_1" for hierarchy "nios_sys_altpll_1:altpll_1"
Warning (10034): Output port "c1" at nios_sys_altpll_1.v(147) has no driver
Warning (10034): Output port "c2" at nios_sys_altpll_1.v(148) has no driver
Info (12128): Elaborating entity "nios_sys_altpll_1_stdsync_sv6" for hierarchy "nios_sys_altpll_1:altpll_1|nios_sys_altpll_1_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "nios_sys_altpll_1_dffpipe_l2c" for hierarchy "nios_sys_altpll_1:altpll_1|nios_sys_altpll_1_stdsync_sv6:stdsync2|nios_sys_altpll_1_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "altpll" for hierarchy "nios_sys_altpll_1:altpll_1|altpll:sd1"
Info (12130): Elaborated megafunction instantiation "nios_sys_altpll_1:altpll_1|altpll:sd1"
Info (12133): Instantiated megafunction "nios_sys_altpll_1:altpll_1|altpll:sd1" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "3"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "3"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "41666"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "altera_merlin_master_translator:cpu_0_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "altera_merlin_master_translator:cpu_0_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "altera_merlin_master_translator:dma_read_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:dma_control_port_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:pio_0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:sdram_controller_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:performance_counter_0_control_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "altera_merlin_master_translator:dma_write_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "altera_merlin_master_translator:distancecore_0_avalon_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:cache_0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "altera_merlin_master_agent:dma_read_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "altera_merlin_master_agent:dma_write_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "altera_merlin_master_agent:distancecore_0_avalon_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "altera_merlin_slave_agent:cache_0_s1_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "altera_merlin_slave_agent:cache_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "altera_avalon_sc_fifo:cache_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "altera_merlin_master_agent:distancecore_0_avalon_master_1_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "altera_merlin_slave_agent:cache_0_s2_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "nios_sys_addr_router" for hierarchy "nios_sys_addr_router:addr_router"
Info (12128): Elaborating entity "nios_sys_addr_router_default_decode" for hierarchy "nios_sys_addr_router:addr_router|nios_sys_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "nios_sys_addr_router_001" for hierarchy "nios_sys_addr_router_001:addr_router_001"
Info (12128): Elaborating entity "nios_sys_addr_router_001_default_decode" for hierarchy "nios_sys_addr_router_001:addr_router_001|nios_sys_addr_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "nios_sys_addr_router_002" for hierarchy "nios_sys_addr_router_002:addr_router_002"
Info (12128): Elaborating entity "nios_sys_addr_router_002_default_decode" for hierarchy "nios_sys_addr_router_002:addr_router_002|nios_sys_addr_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "nios_sys_id_router" for hierarchy "nios_sys_id_router:id_router"
Info (12128): Elaborating entity "nios_sys_id_router_default_decode" for hierarchy "nios_sys_id_router:id_router|nios_sys_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "nios_sys_id_router_002" for hierarchy "nios_sys_id_router_002:id_router_002"
Info (12128): Elaborating entity "nios_sys_id_router_002_default_decode" for hierarchy "nios_sys_id_router_002:id_router_002|nios_sys_id_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "nios_sys_id_router_004" for hierarchy "nios_sys_id_router_004:id_router_004"
Info (12128): Elaborating entity "nios_sys_id_router_004_default_decode" for hierarchy "nios_sys_id_router_004:id_router_004|nios_sys_id_router_004_default_decode:the_default_decode"
Info (12128): Elaborating entity "nios_sys_id_router_005" for hierarchy "nios_sys_id_router_005:id_router_005"
Info (12128): Elaborating entity "nios_sys_id_router_005_default_decode" for hierarchy "nios_sys_id_router_005:id_router_005|nios_sys_id_router_005_default_decode:the_default_decode"
Info (12128): Elaborating entity "nios_sys_addr_router_003" for hierarchy "nios_sys_addr_router_003:addr_router_003"
Info (12128): Elaborating entity "nios_sys_addr_router_003_default_decode" for hierarchy "nios_sys_addr_router_003:addr_router_003|nios_sys_addr_router_003_default_decode:the_default_decode"
Info (12128): Elaborating entity "nios_sys_id_router_015" for hierarchy "nios_sys_id_router_015:id_router_015"
Info (12128): Elaborating entity "nios_sys_id_router_015_default_decode" for hierarchy "nios_sys_id_router_015:id_router_015|nios_sys_id_router_015_default_decode:the_default_decode"
Info (12128): Elaborating entity "nios_sys_addr_router_005" for hierarchy "nios_sys_addr_router_005:addr_router_005"
Info (12128): Elaborating entity "nios_sys_addr_router_005_default_decode" for hierarchy "nios_sys_addr_router_005:addr_router_005|nios_sys_addr_router_005_default_decode:the_default_decode"
Info (12128): Elaborating entity "nios_sys_id_router_016" for hierarchy "nios_sys_id_router_016:id_router_016"
Info (12128): Elaborating entity "nios_sys_id_router_016_default_decode" for hierarchy "nios_sys_id_router_016:id_router_016|nios_sys_id_router_016_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "altera_merlin_burst_adapter:burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "nios_sys_cmd_xbar_demux" for hierarchy "nios_sys_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "nios_sys_cmd_xbar_demux_001" for hierarchy "nios_sys_cmd_xbar_demux_001:cmd_xbar_demux_001"
Info (12128): Elaborating entity "nios_sys_cmd_xbar_demux_002" for hierarchy "nios_sys_cmd_xbar_demux_002:cmd_xbar_demux_002"
Info (12128): Elaborating entity "nios_sys_cmd_xbar_mux" for hierarchy "nios_sys_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "nios_sys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "nios_sys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "nios_sys_rsp_xbar_mux" for hierarchy "nios_sys_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "nios_sys_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "nios_sys_rsp_xbar_mux_001" for hierarchy "nios_sys_rsp_xbar_mux_001:rsp_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "nios_sys_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "nios_sys_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "nios_sys_cmd_xbar_demux_003" for hierarchy "nios_sys_cmd_xbar_demux_003:cmd_xbar_demux_003"
Info (12128): Elaborating entity "nios_sys_cmd_xbar_mux_015" for hierarchy "nios_sys_cmd_xbar_mux_015:cmd_xbar_mux_015"
Info (12128): Elaborating entity "nios_sys_rsp_xbar_demux_015" for hierarchy "nios_sys_rsp_xbar_demux_015:rsp_xbar_demux_015"
Info (12128): Elaborating entity "nios_sys_cmd_xbar_demux_005" for hierarchy "nios_sys_cmd_xbar_demux_005:cmd_xbar_demux_005"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "altera_merlin_width_adapter:width_adapter"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "altera_merlin_width_adapter:width_adapter_001"
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "altera_avalon_st_handshake_clock_crosser:crosser"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer"
Info (12130): Elaborated megafunction instantiation "altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer"
Info (12133): Instantiated megafunction "altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "altera_avalon_st_handshake_clock_crosser:crosser_018"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "altera_avalon_st_handshake_clock_crosser:crosser_020"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "nios_sys_irq_mapper" for hierarchy "nios_sys_irq_mapper:irq_mapper"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|q_a[31]"
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|Mult0"
Info (12130): Elaborated megafunction instantiation "distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_31t.tdf
    Info (12023): Found entity 1: mult_31t
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "distancecore:distancecore_0|CustomReader:c_0|Address1xD[2]" is converted into an equivalent circuit using register "distancecore:distancecore_0|CustomReader:c_0|Address1xD[2]~_emulated" and latch "distancecore:distancecore_0|CustomReader:c_0|Address1xD[2]~latch"
    Warning (13310): Register "distancecore:distancecore_0|CustomReader:c_0|Address1xD[3]" is converted into an equivalent circuit using register "distancecore:distancecore_0|CustomReader:c_0|Address1xD[3]~_emulated" and latch "distancecore:distancecore_0|CustomReader:c_0|Address1xD[3]~latch"
    Warning (13310): Register "distancecore:distancecore_0|CustomReader:c_0|Address1xD[4]" is converted into an equivalent circuit using register "distancecore:distancecore_0|CustomReader:c_0|Address1xD[4]~_emulated" and latch "distancecore:distancecore_0|CustomReader:c_0|Address1xD[4]~latch"
    Warning (13310): Register "distancecore:distancecore_0|CustomReader:c_0|Address1xD[5]" is converted into an equivalent circuit using register "distancecore:distancecore_0|CustomReader:c_0|Address1xD[5]~_emulated" and latch "distancecore:distancecore_0|CustomReader:c_0|Address1xD[5]~latch"
    Warning (13310): Register "distancecore:distancecore_0|CustomReader:c_0|Address1xD[6]" is converted into an equivalent circuit using register "distancecore:distancecore_0|CustomReader:c_0|Address1xD[6]~_emulated" and latch "distancecore:distancecore_0|CustomReader:c_0|Address1xD[6]~latch"
    Warning (13310): Register "distancecore:distancecore_0|CustomReader:c_0|Address1xD[7]" is converted into an equivalent circuit using register "distancecore:distancecore_0|CustomReader:c_0|Address1xD[7]~_emulated" and latch "distancecore:distancecore_0|CustomReader:c_0|Address1xD[7]~latch"
    Warning (13310): Register "distancecore:distancecore_0|CustomReader:c_0|Address1xD[8]" is converted into an equivalent circuit using register "distancecore:distancecore_0|CustomReader:c_0|Address1xD[8]~_emulated" and latch "distancecore:distancecore_0|CustomReader:c_0|Address1xD[8]~latch"
    Warning (13310): Register "distancecore:distancecore_0|CustomReader:c_0|Address1xD[9]" is converted into an equivalent circuit using register "distancecore:distancecore_0|CustomReader:c_0|Address1xD[9]~_emulated" and latch "distancecore:distancecore_0|CustomReader:c_0|Address1xD[9]~latch"
    Warning (13310): Register "distancecore:distancecore_0|CustomReader:c_0|Address1xD[10]" is converted into an equivalent circuit using register "distancecore:distancecore_0|CustomReader:c_0|Address1xD[10]~_emulated" and latch "distancecore:distancecore_0|CustomReader:c_0|Address1xD[10]~latch"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "zs_cke_from_the_sdram_0" is stuck at VCC
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register distancecore:distancecore_0|CustomReader:c_0|request will power up to High
Info (17049): 350 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk_1_clk_in_reset_reset_n"
Info (21057): Implemented 7835 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 42 output pins
    Info (21060): Implemented 48 bidirectional pins
    Info (21061): Implemented 7589 logic cells
    Info (21064): Implemented 142 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 65 warnings
    Info: Peak virtual memory: 535 megabytes
    Info: Processing ended: Thu Jul 10 22:16:59 2014
    Info: Elapsed time: 00:00:47
    Info: Total CPU time (on all processors): 00:00:46


