// Seed: 3278739899
module module_0 ();
  logic id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd9,
    parameter id_1 = 32'd73
) (
    output tri  _id_0,
    output tri0 _id_1
);
  module_0 modCall_1 ();
  logic [id_0 : id_1] id_3;
  uwire id_4 = -1;
  assign id_1 = id_4;
  assign id_4#(
      .id_3(1),
      .id_3(1),
      .id_3(1)
  ) = -1;
endmodule
module module_2 #(
    parameter id_10 = 32'd4
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout supply0 id_9;
  inout wire id_8;
  module_0 modCall_1 ();
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output logic [7:0] id_2;
  inout wire id_1;
  wire _id_10;
  assign id_2[id_10] = id_8;
  logic id_11;
  logic id_12;
  ;
  wire id_13;
  ;
  assign id_9 = -1;
endmodule
