<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v</a>
defines: 
time_elapsed: 1.004s
ram usage: 34876 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp275n1lfe/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple <a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:1</a>: No timescale set for &#34;bar&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:16</a>: No timescale set for &#34;foo&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:1</a>: Compile module &#34;work@bar&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:16</a>: Compile module &#34;work@foo&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:16</a>: Top level module &#34;work@foo&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp275n1lfe/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_bar
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp275n1lfe/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp275n1lfe/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@foo)
 |vpiName:work@foo
 |uhdmallPackages:
 \_package: builtin, parent:work@foo
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@bar, file:<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v</a>, line:1, parent:work@foo
   |vpiDefName:work@bar
   |vpiFullName:work@bar
   |vpiProcess:
   \_always: , line:10
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:10
       |vpiCondition:
       \_operation: , line:10
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:10
           |vpiName:clk
           |vpiFullName:work@bar.clk
       |vpiStmt:
       \_if_else: , line:11
         |vpiCondition:
         \_ref_obj: (rst), line:11
           |vpiName:rst
           |vpiFullName:work@bar.rst
         |vpiStmt:
         \_assignment: , line:11
           |vpiOpType:82
           |vpiLhs:
           \_ref_obj: (out), line:11
             |vpiName:out
             |vpiFullName:work@bar.out
           |vpiRhs:
           \_constant: , line:11
             |vpiConstType:3
             |vpiDecompile:1&#39;d0
             |BIN:1&#39;d0
         |vpiElseStmt:
         \_assignment: , line:12
           |vpiOpType:82
           |vpiLhs:
           \_ref_obj: (out), line:12
             |vpiName:out
             |vpiFullName:work@bar.out
           |vpiRhs:
           \_operation: , line:12
             |vpiOpType:4
             |vpiOperand:
             \_ref_obj: (inp), line:12
               |vpiName:inp
               |vpiFullName:work@bar.inp
   |vpiPort:
   \_port: (clk), line:1
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:1
         |vpiName:clk
         |vpiFullName:work@bar.clk
         |vpiNetType:1
   |vpiPort:
   \_port: (rst), line:1
     |vpiName:rst
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rst), line:1
         |vpiName:rst
         |vpiFullName:work@bar.rst
         |vpiNetType:1
   |vpiPort:
   \_port: (inp), line:1
     |vpiName:inp
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (inp), line:1
         |vpiName:inp
         |vpiFullName:work@bar.inp
         |vpiNetType:1
   |vpiPort:
   \_port: (out), line:1
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:1
         |vpiName:out
         |vpiFullName:work@bar.out
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (clk), line:1
   |vpiNet:
   \_logic_net: (rst), line:1
   |vpiNet:
   \_logic_net: (inp), line:1
   |vpiNet:
   \_logic_net: (out), line:1
 |uhdmallModules:
 \_module: work@foo, file:<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v</a>, line:16, parent:work@foo
   |vpiDefName:work@foo
   |vpiFullName:work@foo
   |vpiPort:
   \_port: (clk), line:16
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:16
         |vpiName:clk
         |vpiFullName:work@foo.clk
         |vpiNetType:1
   |vpiPort:
   \_port: (rst), line:16
     |vpiName:rst
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rst), line:16
         |vpiName:rst
         |vpiFullName:work@foo.rst
         |vpiNetType:1
   |vpiPort:
   \_port: (inp), line:16
     |vpiName:inp
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (inp), line:16
         |vpiName:inp
         |vpiFullName:work@foo.inp
         |vpiNetType:1
   |vpiPort:
   \_port: (out), line:16
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:16
         |vpiName:out
         |vpiFullName:work@foo.out
         |vpiNetType:1
   |vpiNet:
   \_logic_net: (clk), line:16
   |vpiNet:
   \_logic_net: (rst), line:16
   |vpiNet:
   \_logic_net: (inp), line:16
   |vpiNet:
   \_logic_net: (out), line:16
 |uhdmtopModules:
 \_module: work@foo (work@foo), file:<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v</a>, line:16
   |vpiDefName:work@foo
   |vpiName:work@foo
   |vpiPort:
   \_port: (clk), line:16, parent:work@foo
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:16, parent:work@foo
         |vpiName:clk
         |vpiFullName:work@foo.clk
         |vpiNetType:1
   |vpiPort:
   \_port: (rst), line:16, parent:work@foo
     |vpiName:rst
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rst), line:16, parent:work@foo
         |vpiName:rst
         |vpiFullName:work@foo.rst
         |vpiNetType:1
   |vpiPort:
   \_port: (inp), line:16, parent:work@foo
     |vpiName:inp
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (inp), line:16, parent:work@foo
         |vpiName:inp
         |vpiFullName:work@foo.inp
         |vpiNetType:1
   |vpiPort:
   \_port: (out), line:16, parent:work@foo
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:16, parent:work@foo
         |vpiName:out
         |vpiFullName:work@foo.out
         |vpiNetType:1
   |vpiModule:
   \_module: work@bar (bar_instance), file:<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v</a>, line:23, parent:work@foo
     |vpiDefName:work@bar
     |vpiName:bar_instance
     |vpiFullName:work@foo.bar_instance
     |vpiPort:
     \_port: (clk), line:1, parent:bar_instance
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk)
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:16, parent:work@foo
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:1, parent:bar_instance
           |vpiName:clk
           |vpiFullName:work@foo.bar_instance.clk
           |vpiNetType:1
     |vpiPort:
     \_port: (rst), line:1, parent:bar_instance
       |vpiName:rst
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (rst)
         |vpiName:rst
         |vpiActual:
         \_logic_net: (rst), line:16, parent:work@foo
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (rst), line:1, parent:bar_instance
           |vpiName:rst
           |vpiFullName:work@foo.bar_instance.rst
           |vpiNetType:1
     |vpiPort:
     \_port: (inp), line:1, parent:bar_instance
       |vpiName:inp
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (inp)
         |vpiName:inp
         |vpiActual:
         \_logic_net: (inp), line:16, parent:work@foo
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (inp), line:1, parent:bar_instance
           |vpiName:inp
           |vpiFullName:work@foo.bar_instance.inp
           |vpiNetType:1
     |vpiPort:
     \_port: (out), line:1, parent:bar_instance
       |vpiName:out
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (out)
         |vpiName:out
         |vpiActual:
         \_logic_net: (out), line:16, parent:work@foo
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (out), line:1, parent:bar_instance
           |vpiName:out
           |vpiFullName:work@foo.bar_instance.out
           |vpiNetType:48
     |vpiNet:
     \_logic_net: (clk), line:1, parent:bar_instance
     |vpiNet:
     \_logic_net: (rst), line:1, parent:bar_instance
     |vpiNet:
     \_logic_net: (inp), line:1, parent:bar_instance
     |vpiNet:
     \_logic_net: (out), line:1, parent:bar_instance
     |vpiInstance:
     \_module: work@foo (work@foo), file:<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v</a>, line:16
   |vpiNet:
   \_logic_net: (clk), line:16, parent:work@foo
   |vpiNet:
   \_logic_net: (rst), line:16, parent:work@foo
   |vpiNet:
   \_logic_net: (inp), line:16, parent:work@foo
   |vpiNet:
   \_logic_net: (out), line:16, parent:work@foo
Object: \work_foo of type 3000
Object: \work_foo of type 32
Object: \clk of type 44
Object: \rst of type 44
Object: \inp of type 44
Object: \out of type 44
Object: \bar_instance of type 32
Object: \clk of type 44
Object: \rst of type 44
Object: \inp of type 44
Object: \out of type 44
Object: \clk of type 36
Object: \rst of type 36
Object: \inp of type 36
Object: \out of type 36
Object: \clk of type 36
Object: \rst of type 36
Object: \inp of type 36
Object: \out of type 36
Object: \work_bar of type 32
Object: \clk of type 44
Object: \rst of type 44
Object: \inp of type 44
Object: \out of type 44
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \clk of type 608
Object:  of type 23
Object: \rst of type 608
Object:  of type 3
Object: \out of type 608
Object:  of type 7
Object:  of type 3
Object: \out of type 608
Object:  of type 39
Object: \inp of type 608
Object: \clk of type 36
Object: \rst of type 36
Object: \inp of type 36
Object: \out of type 36
Object: \work_foo of type 32
Object: \clk of type 44
Object: \rst of type 44
Object: \inp of type 44
Object: \out of type 44
Object: \clk of type 36
Object: \rst of type 36
Object: \inp of type 36
Object: \out of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_bar&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1bd58a0] str=&#39;\work_bar&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:1</a>.0-1.0&gt; [0x1bd59e0] str=&#39;\clk&#39; input port=5
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:1</a>.0-1.0&gt; [0x1bd5c20] str=&#39;\rst&#39; input port=6
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:1</a>.0-1.0&gt; [0x1bd5e00] str=&#39;\inp&#39; input port=7
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:1</a>.0-1.0&gt; [0x1bd5fc0] str=&#39;\out&#39; output reg port=8
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:10</a>.0-10.0&gt; [0x1beb400]
        AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:10</a>.0-10.0&gt; [0x1beb7c0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:10</a>.0-10.0&gt; [0x1beb9a0] str=&#39;\clk&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:10</a>.0-10.0&gt; [0x1beb660]
          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:11</a>.0-11.0&gt; [0x1bebbe0]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1bebd00]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:11</a>.0-11.0&gt; [0x1bebe20] str=&#39;\rst&#39;
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1bec020]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1bec140] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1bec810]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:11</a>.0-11.0&gt; [0x1bec2a0]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:11</a>.0-11.0&gt; [0x1bec480] str=&#39;\out&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:11</a>.0-11.0&gt; [0x1bec970] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1becb30]
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1becc50]
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1bed740]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:12</a>.0-12.0&gt; [0x1becd70]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:12</a>.0-12.0&gt; [0x1bece90] str=&#39;\out&#39;
                    AST_BIT_NOT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:12</a>.0-12.0&gt; [0x1bed0c0]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:12</a>.0-12.0&gt; [0x1bed3c0] str=&#39;\inp&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1bd58a0] str=&#39;\work_bar&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:1</a>.0-1.0&gt; [0x1bd59e0] str=&#39;\clk&#39; input basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:1</a>.0-1.0&gt; [0x1bd5c20] str=&#39;\rst&#39; input basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:1</a>.0-1.0&gt; [0x1bd5e00] str=&#39;\inp&#39; input basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:1</a>.0-1.0&gt; [0x1bd5fc0] str=&#39;\out&#39; output reg basic_prep port=8 range=[0:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:10</a>.0-10.0&gt; [0x1beb400] basic_prep
        AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:10</a>.0-10.0&gt; [0x1beb7c0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:10</a>.0-10.0&gt; [0x1beb9a0 -&gt; 0x1bd59e0] str=&#39;\clk&#39; basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:10</a>.0-10.0&gt; [0x1beb660] basic_prep
          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:11</a>.0-11.0&gt; [0x1bebbe0] basic_prep
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1bebd00] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:11</a>.0-11.0&gt; [0x1bebe20 -&gt; 0x1bd5c20] str=&#39;\rst&#39; basic_prep
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1bec020] basic_prep
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1bec140] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1bec810] basic_prep
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:11</a>.0-11.0&gt; [0x1bec2a0] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:11</a>.0-11.0&gt; [0x1bec480 -&gt; 0x1bd5fc0] str=&#39;\out&#39; basic_prep
                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:11</a>.0-11.0&gt; [0x1bec970] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1becb30] basic_prep
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1becc50] basic_prep
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1bed740] basic_prep
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:12</a>.0-12.0&gt; [0x1becd70] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:12</a>.0-12.0&gt; [0x1bece90 -&gt; 0x1bd5fc0] str=&#39;\out&#39; basic_prep
                    AST_BIT_NOT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:12</a>.0-12.0&gt; [0x1bed0c0] basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:12</a>.0-12.0&gt; [0x1bed3c0 -&gt; 0x1bd5e00] str=&#39;\inp&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_foo&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1bd4cb0] str=&#39;\work_foo&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:16</a>.0-16.0&gt; [0x1bd4ef0] str=&#39;\clk&#39; input port=1
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:16</a>.0-16.0&gt; [0x1bd5240] str=&#39;\rst&#39; input port=2
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:16</a>.0-16.0&gt; [0x1bd5420] str=&#39;\inp&#39; input port=3
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:16</a>.0-16.0&gt; [0x1bd55e0] str=&#39;\out&#39; output reg port=4
      AST_CELL &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:23</a>.0-23.0&gt; [0x1bd5780] str=&#39;\bar_instance&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1bea360] str=&#39;\work_bar&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:23</a>.0-23.0&gt; [0x1bea480] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:23</a>.0-23.0&gt; [0x1bea5a0] str=&#39;\clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:23</a>.0-23.0&gt; [0x1bea7a0] str=&#39;\rst&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:23</a>.0-23.0&gt; [0x1bea8c0] str=&#39;\rst&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:23</a>.0-23.0&gt; [0x1beaac0] str=&#39;\inp&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:23</a>.0-23.0&gt; [0x1beabe0] str=&#39;\inp&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:23</a>.0-23.0&gt; [0x1beae00] str=&#39;\out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:23</a>.0-23.0&gt; [0x1beaf20] str=&#39;\out&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1bd4cb0] str=&#39;\work_foo&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:16</a>.0-16.0&gt; [0x1bd4ef0] str=&#39;\clk&#39; input basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:16</a>.0-16.0&gt; [0x1bd5240] str=&#39;\rst&#39; input basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:16</a>.0-16.0&gt; [0x1bd5420] str=&#39;\inp&#39; input basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:16</a>.0-16.0&gt; [0x1bd55e0] str=&#39;\out&#39; output reg basic_prep port=4 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:23</a>.0-23.0&gt; [0x1bd5780] str=&#39;\bar_instance&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1bea360] str=&#39;\work_bar&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:23</a>.0-23.0&gt; [0x1bea480] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:23</a>.0-23.0&gt; [0x1bea5a0 -&gt; 0x1bd4ef0] str=&#39;\clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:23</a>.0-23.0&gt; [0x1bea7a0] str=&#39;\rst&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:23</a>.0-23.0&gt; [0x1bea8c0 -&gt; 0x1bd5240] str=&#39;\rst&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:23</a>.0-23.0&gt; [0x1beaac0] str=&#39;\inp&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:23</a>.0-23.0&gt; [0x1beabe0 -&gt; 0x1bd5420] str=&#39;\inp&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:23</a>.0-23.0&gt; [0x1beae00] str=&#39;\out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:23</a>.0-23.0&gt; [0x1beaf20 -&gt; 0x1bd55e0] str=&#39;\out&#39; basic_prep
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_bar

2.2. Analyzing design hierarchy..
Top module:  \work_bar
Removing unused module `\work_foo&#39;.
Removed 1 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:10</a>$1 in module work_bar.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_bar.$proc$<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:10</a>$1&#39;.
     1/1: $1\out[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\work_bar.\out&#39; using process `\work_bar.$proc$<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:10</a>$1&#39;.
  created $dff cell `$procdff$6&#39; with positive edge clock.

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\work_bar.$proc$<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:10</a>$1&#39;.
Removing empty process `work_bar.$proc$<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:10</a>$1&#39;.
Cleaned up 1 empty switch.

4. Executing CHECK pass (checking for obvious problems).
checking module work_bar..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_bar ===

   Number of wires:                  9
   Number of wire bits:              9
   Number of public wires:           4
   Number of public wire bits:       4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $dff                            1
     $mux                            1
     $not                            1

8. Executing CHECK pass (checking for obvious problems).
checking module work_bar..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_bar&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;clk&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;rst&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;inp&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 4 ]
        },
        &#34;out&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 5 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$not$<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:12</a>$2&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:12</a>.0-12.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 4 ],
            &#34;Y&#34;: [ 6 ]
          }
        },
        &#34;$procdff$6&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:10</a>.0-10.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 7 ],
            &#34;Q&#34;: [ 5 ]
          }
        },
        &#34;$procmux$4&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 6 ],
            &#34;B&#34;: [ &#34;0&#34; ],
            &#34;S&#34;: [ 3 ],
            &#34;Y&#34;: [ 7 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$0\\out[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 7 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:10</a>.0-10.0&#34;
          }
        },
        &#34;$1\\out[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 7 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:10</a>.0-10.0&#34;
          }
        },
        &#34;$not$<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:12</a>$2_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:12</a>.0-12.0&#34;
          }
        },
        &#34;$procmux$4_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 7 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$5_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;clk&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:1</a>.0-1.0&#34;
          }
        },
        &#34;inp&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:1</a>.0-1.0&#34;
          }
        },
        &#34;out&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:1</a>.0-1.0&#34;
          }
        },
        &#34;rst&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:1</a>.0-1.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_bar&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_bar(clk, rst, inp, out);
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:10</a>.0-10.0&#34; *)
  wire _0_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:10</a>.0-10.0&#34; *)
  wire _1_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:12</a>.0-12.0&#34; *)
  wire _2_;
  wire _3_;
  wire _4_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:1</a>.0-1.0&#34; *)
  input clk;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:1</a>.0-1.0&#34; *)
  input inp;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:1</a>.0-1.0&#34; *)
  output out;
  reg out;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:1</a>.0-1.0&#34; *)
  input rst;
  assign _2_ = ~ (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/attrib02_port_decl.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/attrib02_port_decl.v:12</a>.0-12.0&#34; *) inp;
  always @(posedge clk)
      out &lt;= _3_;
  assign _3_ = _4_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 1&#39;h0 : _2_;
  assign _0_ = _1_;
  assign _4_ = rst;
  assign _1_ = _3_;
endmodule

End of script. Logfile hash: 0b1d55235f, CPU: user 0.01s system 0.00s, MEM: 12.80 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 49% 2x write_verilog (0 sec), 49% 2x read_uhdm (0 sec), ...

</pre>
</body>