/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_raaga_dsp_fw_cfg_1.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 2/28/12 5:49p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Feb 28 11:03:19 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/b0/bchp_raaga_dsp_fw_cfg_1.h $
 * 
 * Hydra_Software_Devel/1   2/28/12 5:49p tdo
 * SW7435-40: Need 7435B0 public/central RDB (magnum) headers checked into
 * clearcase
 *
 ***************************************************************************/

#ifndef BCHP_RAAGA_DSP_FW_CFG_1_H__
#define BCHP_RAAGA_DSP_FW_CFG_1_H__

/***************************************************************************
 *RAAGA_DSP_FW_CFG_1 - Raaga DSP FW Configuration Registers 1
 ***************************************************************************/
#define BCHP_RAAGA_DSP_FW_CFG_1_CONTROL_REGISTER0_CXT0 0x00d2304c /* Decode Control Register 0 - Context 0 */
#define BCHP_RAAGA_DSP_FW_CFG_1_CONTROL_REGISTER1_CXT0 0x00d23050 /* Decode Control Register 1 - Context 0 */
#define BCHP_RAAGA_DSP_FW_CFG_1_CONTROL_REGISTER2_CXT0 0x00d23054 /* Decode Control Register 2 - Context 0 */
#define BCHP_RAAGA_DSP_FW_CFG_1_BASE_ADDR_FIFO_0 0x00d233e0 /* Base Address for FIFO 0 */
#define BCHP_RAAGA_DSP_FW_CFG_1_END_ADDR_FIFO_0  0x00d233e4 /* End Address for FIFO 0 */
#define BCHP_RAAGA_DSP_FW_CFG_1_WRITE_PTR_FIFO_0 0x00d233e8 /* Write Pointer for FIFO 0 */
#define BCHP_RAAGA_DSP_FW_CFG_1_READ_PTR_FIFO_0  0x00d233ec /* Read Pointer for FIFO 0 */
#define BCHP_RAAGA_DSP_FW_CFG_1_BASE_ADDR_FIFO_1 0x00d233f0 /* Base Address for FIFO 1 */
#define BCHP_RAAGA_DSP_FW_CFG_1_END_ADDR_FIFO_1  0x00d233f4 /* End Address for FIFO 1 */
#define BCHP_RAAGA_DSP_FW_CFG_1_WRITE_PTR_FIFO_1 0x00d233f8 /* Write Pointer for FIFO 1 */
#define BCHP_RAAGA_DSP_FW_CFG_1_READ_PTR_FIFO_1  0x00d233fc /* Read Pointer for FIFO 1 */
#define BCHP_RAAGA_DSP_FW_CFG_1_BASE_ADDR_FIFO_2 0x00d23400 /* Base Address for FIFO 2 */
#define BCHP_RAAGA_DSP_FW_CFG_1_END_ADDR_FIFO_2  0x00d23404 /* End Address for FIFO 2 */
#define BCHP_RAAGA_DSP_FW_CFG_1_WRITE_PTR_FIFO_2 0x00d23408 /* Write Pointer for FIFO 2 */
#define BCHP_RAAGA_DSP_FW_CFG_1_READ_PTR_FIFO_2  0x00d2340c /* Read Pointer for FIFO 2 */
#define BCHP_RAAGA_DSP_FW_CFG_1_BASE_ADDR_FIFO_3 0x00d23410 /* Base Address for FIFO 3 */
#define BCHP_RAAGA_DSP_FW_CFG_1_END_ADDR_FIFO_3  0x00d23414 /* End Address for FIFO 3 */
#define BCHP_RAAGA_DSP_FW_CFG_1_WRITE_PTR_FIFO_3 0x00d23418 /* Write Pointer for FIFO 3 */
#define BCHP_RAAGA_DSP_FW_CFG_1_READ_PTR_FIFO_3  0x00d2341c /* Read Pointer for FIFO 3 */
#define BCHP_RAAGA_DSP_FW_CFG_1_BASE_ADDR_FIFO_4 0x00d23420 /* Base Address for FIFO 4 */
#define BCHP_RAAGA_DSP_FW_CFG_1_END_ADDR_FIFO_4  0x00d23424 /* End Address for FIFO 4 */
#define BCHP_RAAGA_DSP_FW_CFG_1_WRITE_PTR_FIFO_4 0x00d23428 /* Write Pointer for FIFO 4 */
#define BCHP_RAAGA_DSP_FW_CFG_1_READ_PTR_FIFO_4  0x00d2342c /* Read Pointer for FIFO 4 */
#define BCHP_RAAGA_DSP_FW_CFG_1_BASE_ADDR_FIFO_5 0x00d23430 /* Base Address for FIFO 5 */
#define BCHP_RAAGA_DSP_FW_CFG_1_END_ADDR_FIFO_5  0x00d23434 /* End Address for FIFO 5 */
#define BCHP_RAAGA_DSP_FW_CFG_1_WRITE_PTR_FIFO_5 0x00d23438 /* Write Pointer for FIFO 5 */
#define BCHP_RAAGA_DSP_FW_CFG_1_READ_PTR_FIFO_5  0x00d2343c /* Read Pointer for FIFO 5 */
#define BCHP_RAAGA_DSP_FW_CFG_1_BASE_ADDR_FIFO_6 0x00d23440 /* Base Address for FIFO 6 */
#define BCHP_RAAGA_DSP_FW_CFG_1_END_ADDR_FIFO_6  0x00d23444 /* End Address for FIFO 6 */
#define BCHP_RAAGA_DSP_FW_CFG_1_WRITE_PTR_FIFO_6 0x00d23448 /* Write Pointer for FIFO 6 */
#define BCHP_RAAGA_DSP_FW_CFG_1_READ_PTR_FIFO_6  0x00d2344c /* Read Pointer for FIFO 6 */
#define BCHP_RAAGA_DSP_FW_CFG_1_BASE_ADDR_FIFO_7 0x00d23450 /* Base Address for FIFO 7 */
#define BCHP_RAAGA_DSP_FW_CFG_1_END_ADDR_FIFO_7  0x00d23454 /* End Address for FIFO 7 */
#define BCHP_RAAGA_DSP_FW_CFG_1_WRITE_PTR_FIFO_7 0x00d23458 /* Write Pointer for FIFO 7 */
#define BCHP_RAAGA_DSP_FW_CFG_1_READ_PTR_FIFO_7  0x00d2345c /* Read Pointer for FIFO 7 */
#define BCHP_RAAGA_DSP_FW_CFG_1_BASE_ADDR_FIFO_8 0x00d23460 /* Base Address for FIFO 8 */
#define BCHP_RAAGA_DSP_FW_CFG_1_END_ADDR_FIFO_8  0x00d23464 /* End Address for FIFO 8 */
#define BCHP_RAAGA_DSP_FW_CFG_1_WRITE_PTR_FIFO_8 0x00d23468 /* Write Pointer for FIFO 8 */
#define BCHP_RAAGA_DSP_FW_CFG_1_READ_PTR_FIFO_8  0x00d2346c /* Read Pointer for FIFO 8 */
#define BCHP_RAAGA_DSP_FW_CFG_1_BASE_ADDR_FIFO_9 0x00d23470 /* Base Address for FIFO 9 */
#define BCHP_RAAGA_DSP_FW_CFG_1_END_ADDR_FIFO_9  0x00d23474 /* End Address for FIFO 9 */
#define BCHP_RAAGA_DSP_FW_CFG_1_WRITE_PTR_FIFO_9 0x00d23478 /* Write Pointer for FIFO 9 */
#define BCHP_RAAGA_DSP_FW_CFG_1_READ_PTR_FIFO_9  0x00d2347c /* Read Pointer for FIFO 9 */
#define BCHP_RAAGA_DSP_FW_CFG_1_BASE_ADDR_FIFO_10 0x00d23480 /* Base Address for FIFO 10 */
#define BCHP_RAAGA_DSP_FW_CFG_1_END_ADDR_FIFO_10 0x00d23484 /* End Address for FIFO 10 */
#define BCHP_RAAGA_DSP_FW_CFG_1_WRITE_PTR_FIFO_10 0x00d23488 /* Write Pointer for FIFO 10 */
#define BCHP_RAAGA_DSP_FW_CFG_1_READ_PTR_FIFO_10 0x00d2348c /* Read Pointer for FIFO 10 */
#define BCHP_RAAGA_DSP_FW_CFG_1_BASE_ADDR_FIFO_11 0x00d23490 /* Base Address for FIFO 11 */
#define BCHP_RAAGA_DSP_FW_CFG_1_END_ADDR_FIFO_11 0x00d23494 /* End Address for FIFO 11 */
#define BCHP_RAAGA_DSP_FW_CFG_1_WRITE_PTR_FIFO_11 0x00d23498 /* Write Pointer for FIFO 11 */
#define BCHP_RAAGA_DSP_FW_CFG_1_READ_PTR_FIFO_11 0x00d2349c /* Read Pointer for FIFO 11 */
#define BCHP_RAAGA_DSP_FW_CFG_1_BASE_ADDR_FIFO_12 0x00d234a0 /* Base Address for FIFO 12 */
#define BCHP_RAAGA_DSP_FW_CFG_1_END_ADDR_FIFO_12 0x00d234a4 /* End Address for FIFO 12 */
#define BCHP_RAAGA_DSP_FW_CFG_1_WRITE_PTR_FIFO_12 0x00d234a8 /* Write Pointer for FIFO 12 */
#define BCHP_RAAGA_DSP_FW_CFG_1_READ_PTR_FIFO_12 0x00d234ac /* Read Pointer for FIFO 12 */
#define BCHP_RAAGA_DSP_FW_CFG_1_BASE_ADDR_FIFO_13 0x00d234b0 /* Base Address for FIFO 13 */
#define BCHP_RAAGA_DSP_FW_CFG_1_END_ADDR_FIFO_13 0x00d234b4 /* End Address for FIFO 13 */
#define BCHP_RAAGA_DSP_FW_CFG_1_WRITE_PTR_FIFO_13 0x00d234b8 /* Write Pointer for FIFO 13 */
#define BCHP_RAAGA_DSP_FW_CFG_1_READ_PTR_FIFO_13 0x00d234bc /* Read Pointer for FIFO 13 */
#define BCHP_RAAGA_DSP_FW_CFG_1_BASE_ADDR_FIFO_14 0x00d234c0 /* Base Address for FIFO 14 */
#define BCHP_RAAGA_DSP_FW_CFG_1_END_ADDR_FIFO_14 0x00d234c4 /* End Address for FIFO 14 */
#define BCHP_RAAGA_DSP_FW_CFG_1_WRITE_PTR_FIFO_14 0x00d234c8 /* Write Pointer for FIFO 14 */
#define BCHP_RAAGA_DSP_FW_CFG_1_READ_PTR_FIFO_14 0x00d234cc /* Read Pointer for FIFO 14 */
#define BCHP_RAAGA_DSP_FW_CFG_1_BASE_ADDR_FIFO_15 0x00d234d0 /* Base Address for FIFO 15 */
#define BCHP_RAAGA_DSP_FW_CFG_1_END_ADDR_FIFO_15 0x00d234d4 /* End Address for FIFO 15 */
#define BCHP_RAAGA_DSP_FW_CFG_1_WRITE_PTR_FIFO_15 0x00d234d8 /* Write Pointer for FIFO 15 */
#define BCHP_RAAGA_DSP_FW_CFG_1_READ_PTR_FIFO_15 0x00d234dc /* Read Pointer for FIFO 15 */
#define BCHP_RAAGA_DSP_FW_CFG_1_BASE_ADDR_FIFO_16 0x00d234e0 /* Base Address for FIFO 16 */
#define BCHP_RAAGA_DSP_FW_CFG_1_END_ADDR_FIFO_16 0x00d234e4 /* End Address for FIFO 16 */
#define BCHP_RAAGA_DSP_FW_CFG_1_WRITE_PTR_FIFO_16 0x00d234e8 /* Write Pointer for FIFO 16 */
#define BCHP_RAAGA_DSP_FW_CFG_1_READ_PTR_FIFO_16 0x00d234ec /* Read Pointer for FIFO 16 */
#define BCHP_RAAGA_DSP_FW_CFG_1_BASE_ADDR_FIFO_17 0x00d234f0 /* Base Address for FIFO 17 */
#define BCHP_RAAGA_DSP_FW_CFG_1_END_ADDR_FIFO_17 0x00d234f4 /* End Address for FIFO 17 */
#define BCHP_RAAGA_DSP_FW_CFG_1_WRITE_PTR_FIFO_17 0x00d234f8 /* Write Pointer for FIFO 17 */
#define BCHP_RAAGA_DSP_FW_CFG_1_READ_PTR_FIFO_17 0x00d234fc /* Read Pointer for FIFO 17 */

/***************************************************************************
 *SW_UNDEFINED_SECTION0_%i - Reserved Register 0..18
 ***************************************************************************/
#define BCHP_RAAGA_DSP_FW_CFG_1_SW_UNDEFINED_SECTION0_i_ARRAY_BASE 0x00d23000
#define BCHP_RAAGA_DSP_FW_CFG_1_SW_UNDEFINED_SECTION0_i_ARRAY_START 0
#define BCHP_RAAGA_DSP_FW_CFG_1_SW_UNDEFINED_SECTION0_i_ARRAY_END  18
#define BCHP_RAAGA_DSP_FW_CFG_1_SW_UNDEFINED_SECTION0_i_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *SW_UNDEFINED_SECTION0_%i - Reserved Register 0..18
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG_1 :: SW_UNDEFINED_SECTION0_i :: SW_UNDEFINED [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_1_SW_UNDEFINED_SECTION0_i_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_1_SW_UNDEFINED_SECTION0_i_SW_UNDEFINED_SHIFT 0


/***************************************************************************
 *SW_UNDEFINED_SECTION1_%i - Reserved Register 0..225
 ***************************************************************************/
#define BCHP_RAAGA_DSP_FW_CFG_1_SW_UNDEFINED_SECTION1_i_ARRAY_BASE 0x00d23058
#define BCHP_RAAGA_DSP_FW_CFG_1_SW_UNDEFINED_SECTION1_i_ARRAY_START 0
#define BCHP_RAAGA_DSP_FW_CFG_1_SW_UNDEFINED_SECTION1_i_ARRAY_END  225
#define BCHP_RAAGA_DSP_FW_CFG_1_SW_UNDEFINED_SECTION1_i_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *SW_UNDEFINED_SECTION1_%i - Reserved Register 0..225
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG_1 :: SW_UNDEFINED_SECTION1_i :: SW_UNDEFINED [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_1_SW_UNDEFINED_SECTION1_i_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_1_SW_UNDEFINED_SECTION1_i_SW_UNDEFINED_SHIFT 0


/***************************************************************************
 *SW_UNDEFINED_SPARE%i - Reserved Register 0..31
 ***************************************************************************/
#define BCHP_RAAGA_DSP_FW_CFG_1_SW_UNDEFINED_SPAREi_ARRAY_BASE     0x00d23500
#define BCHP_RAAGA_DSP_FW_CFG_1_SW_UNDEFINED_SPAREi_ARRAY_START    0
#define BCHP_RAAGA_DSP_FW_CFG_1_SW_UNDEFINED_SPAREi_ARRAY_END      31
#define BCHP_RAAGA_DSP_FW_CFG_1_SW_UNDEFINED_SPAREi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *SW_UNDEFINED_SPARE%i - Reserved Register 0..31
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG_1 :: SW_UNDEFINED_SPAREi :: SW_UNDEFINED [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_1_SW_UNDEFINED_SPAREi_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_1_SW_UNDEFINED_SPAREi_SW_UNDEFINED_SHIFT 0


#endif /* #ifndef BCHP_RAAGA_DSP_FW_CFG_1_H__ */

/* End of File */
