In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
Begin Clock violations...

 Warning: Clock scan_clk connects to LE clock/data inputs CK/D of DFF int_clk_div_tx/div_clk_reg_reg. (C12-1)
 Warning: Clock scan_clk connects to LE clock/data inputs CK/D of DFF int_clk_div_rx/div_clk_reg_reg. (C12-2)
 Warning: Clock as data connection between SYS_CTRL/current_state_reg[0] and inputs G/D of unstable DLAT (SYS_CTRL/next_state_reg[3]). (C22-1)
 Warning: Clock as data connection between DATA_SYNC_inst/enable_pulse_reg and inputs G/D of unstable DLAT (SYS_CTRL/next_state_reg[2]). (C22-2)
 Warning: Clock as data connection between DATA_SYNC_inst/enable_pulse_reg and inputs G/D of unstable DLAT (SYS_CTRL/next_state_reg[0]). (C22-3)
 Warning: Clock as data connection between DATA_SYNC_inst/enable_pulse_reg and inputs G/D of unstable DLAT (SYS_CTRL/next_state_reg[1]). (C22-4)
 Warning: DFF (DATA_SYNC_inst/sync_bus_reg[7]) connected to input G of unstable DLAT (SYS_CTRL/next_state_reg[3]). (C23-1)
 Warning: Input G of unstable DLAT (SYS_CTRL/next_state_reg[3]) connected from DFF (SYS_CTRL/current_state_reg[1]) and DFF (SYS_CTRL/current_state_reg[2]). (C25-1)
 Warning: Input G of unstable DLAT (SYS_CTRL/next_state_reg[2]) connected from DFF (SYS_CTRL/current_state_reg[1]) and DFF (SYS_CTRL/current_state_reg[2]). (C25-2)
 Warning: Input G of unstable DLAT (SYS_CTRL/next_state_reg[0]) connected from DFF (SYS_CTRL/current_state_reg[1]) and DFF (SYS_CTRL/current_state_reg[2]). (C25-3)
 Warning: Input G of unstable DLAT (SYS_CTRL/next_state_reg[1]) connected from DFF (SYS_CTRL/current_state_reg[1]) and DFF (SYS_CTRL/current_state_reg[2]). (C25-4)
 Warning: Clock scan_rst used as data is different than capture clock scan_clk for inputs CK/D of stable DFF (int_clk_div_tx/div_clk_reg_reg). (C26-1)
 Warning: Clock scan_rst used as data is different than capture clock scan_clk for inputs CK/D of stable DFF (int_clk_div_rx/div_clk_reg_reg). (C26-2)

Clock violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
Begin Other violations...

Warning: Cell CLK_GATE/Latch_Out_reg has constant 1 value. (TEST-505)

Other violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 14

-----------------------------------------------------------------

13 CLOCK VIOLATIONS
     2 Leading edge port captured data affected by clock violations (C12)
     4 Clock as data for unstable cells violations (C22)
     1 State element connected to unstable cell clock input violation (C23)
     4 Unstable cell clock input connected from multiple sources violations (C25)
     2 Clock as data different from capture clock for stable cell violations (C26)

1 OTHER VIOLATION
     1 Cell is constant 1 violation (TEST-505)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 376 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell has constant 1 value
         CLK_GATE/Latch_Out_reg
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 375 cells are valid scan cells
         DATA_SYNC_inst/sync_reg_reg[1]
         DATA_SYNC_inst/enable_flop_reg
         DATA_SYNC_inst/sync_bus_reg[7]
         DATA_SYNC_inst/sync_bus_reg[5]
         DATA_SYNC_inst/sync_bus_reg[4]
         DATA_SYNC_inst/sync_bus_reg[3]
         DATA_SYNC_inst/sync_bus_reg[2]
         DATA_SYNC_inst/sync_bus_reg[1]
         DATA_SYNC_inst/sync_bus_reg[0]
         DATA_SYNC_inst/sync_reg_reg[0]
         DATA_SYNC_inst/enable_pulse_reg
         DATA_SYNC_inst/sync_bus_reg[6]
         PULSE_GEN/out_reg[1]
         PULSE_GEN/out_reg[0]
         RST_SYNC_ref/out_reg[0]
         RST_SYNC_ref/sync_rst_reg
         RST_SYNC_ref/out_reg[1]
         RST_SYNC_uart/out_reg[0]
         RST_SYNC_uart/sync_rst_reg
         RST_SYNC_uart/out_reg[1]
         int_clk_div_tx/div_clk_reg_reg
         int_clk_div_tx/flag_reg
         int_clk_div_tx/counter_reg[7]
         int_clk_div_tx/counter_reg[6]
         int_clk_div_tx/counter_reg[5]
         int_clk_div_tx/counter_reg[4]
         int_clk_div_tx/counter_reg[3]
         int_clk_div_tx/counter_reg[2]
         int_clk_div_tx/counter_reg[1]
         int_clk_div_tx/counter_reg[0]
         int_clk_div_rx/div_clk_reg_reg
         int_clk_div_rx/flag_reg
         int_clk_div_rx/counter_reg[7]
         int_clk_div_rx/counter_reg[6]
         int_clk_div_rx/counter_reg[5]
         int_clk_div_rx/counter_reg[4]
         int_clk_div_rx/counter_reg[3]
         int_clk_div_rx/counter_reg[2]
         int_clk_div_rx/counter_reg[1]
         int_clk_div_rx/counter_reg[0]
         ALU_INST/ALU_OUT_reg[15]
         ALU_INST/ALU_OUT_reg[14]
         ALU_INST/ALU_OUT_reg[13]
         ALU_INST/ALU_OUT_reg[12]
         ALU_INST/ALU_OUT_reg[11]
         ALU_INST/ALU_OUT_reg[10]
         ALU_INST/ALU_OUT_reg[9]
         ALU_INST/ALU_OUT_reg[8]
         ALU_INST/ALU_OUT_reg[7]
         ALU_INST/ALU_OUT_reg[6]
         ALU_INST/ALU_OUT_reg[5]
         ALU_INST/ALU_OUT_reg[4]
         ALU_INST/ALU_OUT_reg[3]
         ALU_INST/ALU_OUT_reg[2]
         ALU_INST/ALU_OUT_reg[1]
         ALU_INST/ALU_OUT_reg[0]
         ALU_INST/OUT_VALID_reg
         register8_16_inst/REG_FILE_reg[2][0]
         register8_16_inst/RdData_Valid_reg
         register8_16_inst/REG_FILE_reg[15][7]
         register8_16_inst/REG_FILE_reg[15][6]
         register8_16_inst/REG_FILE_reg[15][5]
         register8_16_inst/REG_FILE_reg[15][4]
         register8_16_inst/REG_FILE_reg[15][3]
         register8_16_inst/REG_FILE_reg[15][2]
         register8_16_inst/REG_FILE_reg[15][1]
         register8_16_inst/REG_FILE_reg[14][7]
         register8_16_inst/REG_FILE_reg[14][6]
         register8_16_inst/REG_FILE_reg[14][5]
         register8_16_inst/REG_FILE_reg[14][4]
         register8_16_inst/REG_FILE_reg[14][3]
         register8_16_inst/REG_FILE_reg[14][2]
         register8_16_inst/REG_FILE_reg[14][1]
         register8_16_inst/REG_FILE_reg[13][7]
         register8_16_inst/REG_FILE_reg[13][6]
         register8_16_inst/REG_FILE_reg[13][5]
         register8_16_inst/REG_FILE_reg[13][4]
         register8_16_inst/REG_FILE_reg[13][3]
         register8_16_inst/REG_FILE_reg[13][2]
         register8_16_inst/REG_FILE_reg[13][1]
         register8_16_inst/REG_FILE_reg[12][7]
         register8_16_inst/REG_FILE_reg[12][6]
         register8_16_inst/REG_FILE_reg[12][5]
         register8_16_inst/REG_FILE_reg[12][4]
         register8_16_inst/REG_FILE_reg[12][3]
         register8_16_inst/REG_FILE_reg[12][2]
         register8_16_inst/REG_FILE_reg[12][1]
         register8_16_inst/REG_FILE_reg[15][0]
         register8_16_inst/REG_FILE_reg[14][0]
         register8_16_inst/REG_FILE_reg[13][0]
         register8_16_inst/REG_FILE_reg[12][0]
         register8_16_inst/REG_FILE_reg[9][7]
         register8_16_inst/REG_FILE_reg[9][6]
         register8_16_inst/REG_FILE_reg[9][5]
         register8_16_inst/REG_FILE_reg[9][4]
         register8_16_inst/REG_FILE_reg[9][3]
         register8_16_inst/REG_FILE_reg[9][2]
         register8_16_inst/REG_FILE_reg[9][1]
         register8_16_inst/REG_FILE_reg[8][7]
         register8_16_inst/REG_FILE_reg[8][6]
         register8_16_inst/REG_FILE_reg[8][5]
         register8_16_inst/REG_FILE_reg[8][4]
         register8_16_inst/REG_FILE_reg[8][3]
         register8_16_inst/REG_FILE_reg[8][2]
         register8_16_inst/REG_FILE_reg[8][1]
         register8_16_inst/REG_FILE_reg[11][7]
         register8_16_inst/REG_FILE_reg[11][6]
         register8_16_inst/REG_FILE_reg[11][5]
         register8_16_inst/REG_FILE_reg[11][4]
         register8_16_inst/REG_FILE_reg[11][3]
         register8_16_inst/REG_FILE_reg[11][2]
         register8_16_inst/REG_FILE_reg[11][1]
         register8_16_inst/REG_FILE_reg[10][7]
         register8_16_inst/REG_FILE_reg[10][6]
         register8_16_inst/REG_FILE_reg[10][5]
         register8_16_inst/REG_FILE_reg[10][4]
         register8_16_inst/REG_FILE_reg[10][3]
         register8_16_inst/REG_FILE_reg[10][2]
         register8_16_inst/REG_FILE_reg[10][1]
         register8_16_inst/REG_FILE_reg[9][0]
         register8_16_inst/REG_FILE_reg[8][0]
         register8_16_inst/REG_FILE_reg[11][0]
         register8_16_inst/REG_FILE_reg[10][0]
         register8_16_inst/REG_FILE_reg[6][7]
         register8_16_inst/REG_FILE_reg[6][6]
         register8_16_inst/REG_FILE_reg[6][5]
         register8_16_inst/REG_FILE_reg[6][4]
         register8_16_inst/REG_FILE_reg[6][3]
         register8_16_inst/REG_FILE_reg[6][2]
         register8_16_inst/REG_FILE_reg[6][1]
         register8_16_inst/REG_FILE_reg[4][7]
         register8_16_inst/REG_FILE_reg[4][6]
         register8_16_inst/REG_FILE_reg[4][5]
         register8_16_inst/REG_FILE_reg[4][4]
         register8_16_inst/REG_FILE_reg[4][3]
         register8_16_inst/REG_FILE_reg[4][2]
         register8_16_inst/REG_FILE_reg[4][1]
         register8_16_inst/REG_FILE_reg[6][0]
         register8_16_inst/REG_FILE_reg[4][0]
         register8_16_inst/REG_FILE_reg[7][7]
         register8_16_inst/REG_FILE_reg[7][6]
         register8_16_inst/REG_FILE_reg[7][5]
         register8_16_inst/REG_FILE_reg[7][4]
         register8_16_inst/REG_FILE_reg[7][3]
         register8_16_inst/REG_FILE_reg[7][2]
         register8_16_inst/REG_FILE_reg[7][1]
         register8_16_inst/REG_FILE_reg[5][7]
         register8_16_inst/REG_FILE_reg[5][6]
         register8_16_inst/REG_FILE_reg[5][5]
         register8_16_inst/REG_FILE_reg[5][4]
         register8_16_inst/REG_FILE_reg[5][3]
         register8_16_inst/REG_FILE_reg[5][2]
         register8_16_inst/REG_FILE_reg[5][1]
         register8_16_inst/REG_FILE_reg[7][0]
         register8_16_inst/REG_FILE_reg[5][0]
         register8_16_inst/REG_FILE_reg[2][1]
         register8_16_inst/REG_FILE_reg[1][6]
         register8_16_inst/REG_FILE_reg[0][7]
         register8_16_inst/REG_FILE_reg[0][6]
         register8_16_inst/REG_FILE_reg[0][5]
         register8_16_inst/REG_FILE_reg[0][4]
         register8_16_inst/REG_FILE_reg[0][3]
         register8_16_inst/REG_FILE_reg[0][2]
         register8_16_inst/REG_FILE_reg[0][1]
         register8_16_inst/REG_FILE_reg[0][0]
         register8_16_inst/RdData_reg[0]
         register8_16_inst/RdData_reg[1]
         register8_16_inst/RdData_reg[7]
         register8_16_inst/RdData_reg[6]
         register8_16_inst/RdData_reg[5]
         register8_16_inst/RdData_reg[4]
         register8_16_inst/RdData_reg[3]
         register8_16_inst/RdData_reg[2]
         register8_16_inst/REG_FILE_reg[2][4]
         register8_16_inst/REG_FILE_reg[2][2]
         register8_16_inst/REG_FILE_reg[1][7]
         register8_16_inst/REG_FILE_reg[1][0]
         register8_16_inst/REG_FILE_reg[1][1]
         register8_16_inst/REG_FILE_reg[1][5]
         register8_16_inst/REG_FILE_reg[1][4]
         register8_16_inst/REG_FILE_reg[2][5]
         register8_16_inst/REG_FILE_reg[1][2]
         register8_16_inst/REG_FILE_reg[3][0]
         register8_16_inst/REG_FILE_reg[1][3]
         register8_16_inst/REG_FILE_reg[2][7]
         register8_16_inst/REG_FILE_reg[3][6]
         register8_16_inst/REG_FILE_reg[3][1]
         register8_16_inst/REG_FILE_reg[2][3]
         register8_16_inst/REG_FILE_reg[3][7]
         register8_16_inst/REG_FILE_reg[3][2]
         register8_16_inst/REG_FILE_reg[3][4]
         register8_16_inst/REG_FILE_reg[3][3]
         register8_16_inst/REG_FILE_reg[3][5]
         register8_16_inst/REG_FILE_reg[2][6]
         SYS_CTRL/current_state_reg[0]
         SYS_CTRL/next_state_reg[3]
         SYS_CTRL/next_state_reg[2]
         SYS_CTRL/current_state_reg[1]
         SYS_CTRL/current_state_reg[3]
         SYS_CTRL/current_state_reg[2]
         SYS_CTRL/next_state_reg[0]
         SYS_CTRL/next_state_reg[1]
         SYS_CTRL/ALU_FUN_reg_reg[1]
         SYS_CTRL/ALU_FUN_reg_reg[3]
         SYS_CTRL/alu_dn_reg[15]
         SYS_CTRL/alu_dn_reg[14]
         SYS_CTRL/alu_dn_reg[13]
         SYS_CTRL/alu_dn_reg[12]
         SYS_CTRL/alu_dn_reg[11]
         SYS_CTRL/alu_dn_reg[10]
         SYS_CTRL/alu_dn_reg[9]
         SYS_CTRL/alu_dn_reg[8]
         SYS_CTRL/alu_dn_reg[7]
         SYS_CTRL/alu_dn_reg[6]
         SYS_CTRL/alu_dn_reg[5]
         SYS_CTRL/alu_dn_reg[4]
         SYS_CTRL/alu_dn_reg[3]
         SYS_CTRL/alu_dn_reg[2]
         SYS_CTRL/alu_dn_reg[1]
         SYS_CTRL/alu_dn_reg[0]
         SYS_CTRL/address_reg_reg[2]
         SYS_CTRL/address_reg_reg[0]
         SYS_CTRL/address_reg_reg[1]
         SYS_CTRL/address_reg_reg[3]
         SYS_CTRL/ALU_FUN_reg_reg[0]
         SYS_CTRL/ALU_FUN_reg_reg[2]
         ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[3]
         ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[2]
         ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[0]
         ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[1]
         ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[0]
         ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[3]
         ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[2]
         ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[1]
         ASYNC_FIFO_inst/sync_r2w/w_gray_encoding_reg[3]
         ASYNC_FIFO_inst/sync_r2w/w_gray_encoding_reg[0]
         ASYNC_FIFO_inst/sync_r2w/w_gray_encoding_reg[1]
         ASYNC_FIFO_inst/sync_r2w/w_gray_encoding_reg[2]
         ASYNC_FIFO_inst/sync_r2w/wr_pointer_reg[3]
         ASYNC_FIFO_inst/sync_r2w/wr_pointer_reg[2]
         ASYNC_FIFO_inst/sync_r2w/wr_pointer_reg[1]
         ASYNC_FIFO_inst/sync_r2w/wr_pointer_reg[0]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[4][7]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[4][6]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[4][5]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[4][4]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[4][3]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[4][2]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[4][1]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[4][0]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[0][7]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[0][6]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[0][5]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[0][4]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[0][3]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[0][2]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[0][1]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[0][0]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[3][7]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[3][6]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[3][5]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[3][4]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[3][3]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[3][2]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[3][1]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[3][0]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][7]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][6]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][5]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][4]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][3]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][2]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][1]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][7]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][6]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][5]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][4]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][3]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][2]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][1]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][0]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][0]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[7][7]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[7][6]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[7][5]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[7][4]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[7][3]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[7][2]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[7][1]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[7][0]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][7]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][6]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][5]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][4]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][3]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][2]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][1]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][0]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][7]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][6]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][5]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][4]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][3]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][2]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][1]
         ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][0]
         ASYNC_FIFO_inst/DF_SYNC_r/out2_reg[3]
         ASYNC_FIFO_inst/DF_SYNC_r/out2_reg[2]
         ASYNC_FIFO_inst/DF_SYNC_r/out2_reg[1]
         ASYNC_FIFO_inst/DF_SYNC_r/out2_reg[0]
         ASYNC_FIFO_inst/DF_SYNC_r/out1_reg[3]
         ASYNC_FIFO_inst/DF_SYNC_r/out1_reg[2]
         ASYNC_FIFO_inst/DF_SYNC_r/out1_reg[1]
         ASYNC_FIFO_inst/DF_SYNC_r/out1_reg[0]
         ASYNC_FIFO_inst/DF_SYNC_w/out2_reg[3]
         ASYNC_FIFO_inst/DF_SYNC_w/out2_reg[2]
         ASYNC_FIFO_inst/DF_SYNC_w/out2_reg[1]
         ASYNC_FIFO_inst/DF_SYNC_w/out2_reg[0]
         ASYNC_FIFO_inst/DF_SYNC_w/out1_reg[3]
         ASYNC_FIFO_inst/DF_SYNC_w/out1_reg[2]
         ASYNC_FIFO_inst/DF_SYNC_w/out1_reg[1]
         ASYNC_FIFO_inst/DF_SYNC_w/out1_reg[0]
         UART_TOP_inst/UART_TX_inst/U0_fsm/BUSY_reg
         UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[1]
         UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]
         UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[2]
         UART_TOP_inst/UART_TX_inst/U0_Serializer/ser_count_reg[1]
         UART_TOP_inst/UART_TX_inst/U0_Serializer/ser_count_reg[2]
         UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[1]
         UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[0]
         UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[6]
         UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[5]
         UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[4]
         UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[3]
         UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[2]
         UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[7]
         UART_TOP_inst/UART_TX_inst/U0_Serializer/ser_count_reg[0]
         UART_TOP_inst/UART_TX_inst/U0_mux/OUT_reg
         UART_TOP_inst/UART_TX_inst/U0_parity_calc/parity_reg
         UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[7]
         UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[6]
         UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[5]
         UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[4]
         UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[3]
         UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[2]
         UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[1]
         UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[0]
         UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[1]
         UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[2]
         UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[0]
         UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[2]
         UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[0]
         UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[1]
         UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[1]
         UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[2]
         UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[3]
         UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[5]
         UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[0]
         UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[4]
         UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[3]
         UART_TOP_inst/UART_RX_inst/U0_data_sampling/sampled_bit_reg
         UART_TOP_inst/UART_RX_inst/U0_data_sampling/Samples_reg[0]
         UART_TOP_inst/UART_RX_inst/U0_data_sampling/Samples_reg[1]
         UART_TOP_inst/UART_RX_inst/U0_data_sampling/Samples_reg[2]
         UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[0]
         UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[7]
         UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[6]
         UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[5]
         UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[4]
         UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[3]
         UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[2]
         UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[1]
         UART_TOP_inst/UART_RX_inst/U0_strt_chk/strt_glitch_reg
         UART_TOP_inst/UART_RX_inst/U0_par_chk/Parity_Error_reg
         UART_TOP_inst/UART_RX_inst/U0_stp_chk/Stop_Error_reg

....Inferring feed-through connections....
Information: Test design rule checking completed. (TEST-123)
  Running test coverage estimation...
 17656 faults were added to fault list.
 ATPG performed for stuck fault model using internal pattern source.
 ----------------------------------------------------------
 #patterns     #faults     #ATPG faults  test      process
 stored     detect/active  red/au/abort  coverage  CPU time
 ---------  -------------  ------------  --------  --------
 Begin deterministic ATPG: #uncollapsed_faults=13523, abort_limit=10...
 0            7811   5711         1/0/0    66.75%      0.01
 0            1342   4368         2/0/0    74.42%      0.01
 0            1082   3282         6/0/0    80.62%      0.01
 0             635   2620         9/0/0    84.38%      0.01
 0             461   2152        13/0/0    87.06%      0.02
 0             310   1833        16/2/0    88.86%      0.02
 0             344   1477        20/5/0    90.88%      0.02
 0             191   1279        26/6/0    92.01%      0.02
 0             187   1081        34/7/0    93.13%      0.02
 0             160    904        42/9/0    94.13%      0.02
 0              99    783       53/12/0    94.79%      0.03
 0              79    684       65/14/1    95.34%      0.03
 0              83    567       78/17/1    95.94%      0.03
 0              81    471       90/19/2    96.48%      0.03
 0              72    272      153/27/2    97.51%      0.04
 0              60    200      161/29/2    97.91%      0.04
 0              48    123      177/33/5    98.33%      0.04
 0              37     67      184/41/6    98.59%      0.04
 4 faults were identified as detected by implication, test coverage is now 98.62%.
 
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 -----------------------------------------------
 

     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT      16954
 Possibly detected                PT          0
 Undetectable                     UD        464
 ATPG untestable                  AU        171
 Not detected                     ND         67
 -----------------------------------------------
 total faults                             17656
 test coverage                            98.62%
 -----------------------------------------------
  Information: The test coverage above may be inferior
               than the real test coverage with customized
               protocol and test simulation library.
1
