module mux_tb;
reg[15:0] A;
reg[3:0] S;
wire     O;
mux M (.i(A),.s(S),.o(O));
initial
begin

$dumpfile("mux.vcd");
$dumpvars(0,mux_tb);
$monitor($time,"A=%h,S=%h,O=%b",A,S,O);
#5
A=16'h 3f0a;
S=4'h 0;
#5
S=4'h 1;
#5
S=4'h 6;
#5
S=4'h c;
#5
$finish;
end
endmodule