# Voting-Machine-Verilog

A simple voting machine design in Verilog for EDA Playground.

Features:

Four candidates, four vote buttons
Valid vote detection (debouncing)
Real-time LED result display
Switch between voting and result modes
Files:

design.sv — Main logic (module-based: buttonControl, voteLogger, modeControl, votingMachine)
testbench.sv — Testbench for simulation
How to use:

Copy design.sv and testbench.sv to EDA Playground.
Select a SystemVerilog simulator.
Run and observe output/waveforms.
Made by Cinnameldehyde
