Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Dec  8 18:45:58 2023
| Host         : ManviJha running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   970 |
|    Minimum number of control sets                        |   970 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1016 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   970 |
| >= 0 to < 4        |    25 |
| >= 4 to < 6        |    45 |
| >= 6 to < 8        |    25 |
| >= 8 to < 10       |    31 |
| >= 10 to < 12      |    10 |
| >= 12 to < 14      |    23 |
| >= 14 to < 16      |    13 |
| >= 16              |   798 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             772 |          369 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             421 |          197 |
| Yes          | No                    | No                     |           20378 |         5607 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            5501 |         1374 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                                                                                                 Enable Signal                                                                                                |                                                                                Set/Reset Signal                                                                                | Slice Load Count | Bel Load Count |
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_copy_lbuf2ibuf_fu_256/p_2_in                                                      |                                                                                                                                                                                |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                 |                                                                                                                                                                                |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                   |                                                                                                                                                                                |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                        |                                                                                                                                                                                |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                             |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                             |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                   |                                                                                                                                                                                |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                             |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                         | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.doutb_reg_reg[4]                                            |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.doutb_reg_reg[4]                                              |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                 |                                                                                                                                                                                |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                              |                                                                                                                                                                                |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                          |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                            |                                                                                                                                                                                |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_1                                                                                                          |                                                                                                                                                                                |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                 |                                                                                                                                                                                |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_1                                                                                                               |                                                                                                                                                                                |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/FPGA_Acc_mac_mulapcA_U426/FPGA_Acc_mac_mulapcA_DSP48_10_U/E[0]                                                          |                                                                                                                                                                                |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/FPGA_Acc_mac_mulaocq_U424/FPGA_Acc_mac_mulaocq_DSP48_9_U/E[0]                                                           |                                                                                                                                                                                |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                              | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_1                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                     |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                              | design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                                                                               |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_1                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__3_n_1                                                                                         | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.ARVALID_Dummy_reg[0]                                                                                              | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/fifo_rctl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                            |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/t4_0_reg_2325[3]_i_2_n_1                                                           | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/t4_0_reg_2325[3]_i_1_n_1                             |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                               | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__2_n_1                                                                                         | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_1                                         | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                               |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_1                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.AWVALID_Dummy_reg                                                                                 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_write_back_output_re_fu_2059/grp_nonlinear_leaky_row_fu_358/bn_local_1_fu_19814_out__0                                                                                        | design_1_i/FPGA_Acc_0/inst/grp_write_back_output_re_fu_2059/grp_nonlinear_leaky_row_fu_358/cnt_2_fu_202                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_1                                         | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                               |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_1                                                                | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__3_n_1                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__2_n_1                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_1                                                                  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_1                       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                  |                                                                                                                                                                                |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_1          |                                                                                                                                                                                |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/E[0]                                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/ap_CS_fsm_reg[12]_0[0]                                                             |                                                                                                                                                                                |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_1                                                             | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                           |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/E[0]                                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                     |                                                                                                                                                                                |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                            | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                           |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/E[0]                                                                                                                                        | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/E[0]                                                                                                                                        | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                               |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                             |                                                                                                                                                                                |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                               | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                               |                                                                                                                                                                                |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                               | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                       |                                                                                                                                                                                |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_copy_lbuf2ibuf_fu_256/bn_local_0_reg_247[7]_i_1_n_1                               | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_copy_lbuf2ibuf_fu_256/cnt_0_reg_236                 |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/and_ln149_1_reg_32920                                                              |                                                                                                                                                                                |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_CS_fsm_pp0_stage0                                                                                                    |                                                                                                                                                                                |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                 |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                         |                                                                                                                                                                                |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                 | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                            |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                           |                                                                                                                                                                                |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_mmu/inst/aw_pop                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                                                  |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/usedw[5]_i_1__0_n_1                                                                                                                 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_master_slots[1].reg_slice_mi/p_0_in                                                                                                  |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                  |                                                                                                                                                                                |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                |                                                                                                                                                                                |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_mmu/inst/w_pop                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                                                  |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                   | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                              |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_mmu/inst/ar_pop                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                                                  |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/invalid_len_event_reg2_reg_0                                                                                         |                                                                                                                                                                                |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/fifo_rctl/full_n_reg_7                                                                                                                         | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                              |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                              | design_1_i/rst_clk_wiz_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                         |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_write/buff_wdata/usedw[5]_i_1_n_1                                                                                                                   | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/trunc_ln373_reg_43590                                                                       |                                                                                                                                                                                |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                              | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/icmp_ln19_reg_4560                                               |                                                                                                                                                                                |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_reg_1                                                                                                        | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/indvar_flatten263_reg_2292[14]_i_2_n_1                                             | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/indvar_flatten_reg_23030_in[5]                       |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/ap_NS_fsm[11]                                                    | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/ap_CS_fsm_state13                  |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS1_m_axi_U/bus_read/fifo_rctl/full_n_reg_8                                                                                                                        | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS1_m_axi_U/bus_read/buff_rdata/usedw[6]_i_1_n_1                                                                                                                   | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_maxpool_tile5_fu_2191/ap_CS_fsm_state3                                                                                                       |                                                                                                                                                                                |                7 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/cnt_1_fu_5040                                                                      | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/cnt_1_fu_504                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/ap_NS_fsm1_0                                                                              | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/select_ln454_reg_953                                                              |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_write_back_output_re_fu_2059/grp_ofm_mmcpy_row_fu_496/ap_CS_fsm_reg[4]_0                                                                                                      | design_1_i/FPGA_Acc_0/inst/grp_write_back_output_re_fu_2059/grp_ofm_mmcpy_row_fu_496/SR[0]                                                                                     |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_maxpool_tile5_fu_2191/FPGA_Acc_mac_mulancg_U343/FPGA_Acc_mac_mulancg_DSP48_8_U/ap_enable_reg_pp0_iter2_reg                                   | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_maxpool_tile5_fu_2191/i_0_reg_221                                                                              |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_write_back_output_re_fu_2059/grp_ofm_mmcpy_row_fu_496/phi_ln239_reg_1660__1                                                                                                   | design_1_i/FPGA_Acc_0/inst/grp_write_back_output_re_fu_2059/grp_ofm_mmcpy_row_fu_496/phi_ln239_reg_166                                                                         |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_1                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                 |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                               | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1[0]                                               |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_write_back_output_re_fu_2059/grp_ofm_mmcpy_row_fu_496/E[0]                                                                                                                    | design_1_i/FPGA_Acc_0/inst/grp_write_back_output_re_fu_2059/grp_ofm_mmcpy_row_fu_496/ap_CS_fsm_reg[1]_0[0]                                                                     |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_1                                                                                                              | design_1_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_write/bus_equal_gen.WVALID_Dummy_reg_1[0]                                                                                                           | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_maxpool_tile5_fu_2191/j_0_reg_2320                                                                                                           |                                                                                                                                                                                |                6 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_1                                                                                | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                               |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_copy_lbuf2ibuf_fu_256/bn_local_0_reg_2471                                         | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_copy_lbuf2ibuf_fu_256/cnt_0_reg_236                 |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_1                                                                                  | design_1_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                    |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_copy_lbuf2ibuf_fu_256/bn_local_0_reg_247[7]_i_2_n_1                               | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_copy_lbuf2ibuf_fu_256/bn_local_0_reg_247[7]_i_1_n_1 |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/E[0]                                                             | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/SR[0]                              |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_write_back_output_re_fu_2059/grp_nonlinear_leaky_row_fu_358/bn_local_1_fu_1980__0                                                                                             | design_1_i/FPGA_Acc_0/inst/grp_write_back_output_re_fu_2059/grp_nonlinear_leaky_row_fu_358/bn_local_1_fu_198                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                     |                                                                                                                                                                                |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                 |                                                                                                                                                                                |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_write_back_output_re_fu_2059/ap_NS_fsm1375_out                                                                                                                                |                                                                                                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_copy_beta_fu_2262/bn_0_reg_1830                                                                                                                                               | design_1_i/FPGA_Acc_0/inst/grp_copy_beta_fu_2262/bn_0_reg_183[7]_i_1_n_1                                                                                                       |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                       | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                     |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_1[0]                                                                    |                                                                                                                                                                                |                5 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_write_back_output_re_fu_2059/grp_nonlinear_leaky_row_fu_358/tc_0_reg_10850__0                                                                                                 | design_1_i/FPGA_Acc_0/inst/grp_write_back_output_re_fu_2059/grp_nonlinear_leaky_row_fu_358/tc_0_reg_1085                                                                       |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/ap_CS_fsm_reg[4]_0[0]                                            | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/ap_CS_fsm_reg[4]_1[0]              |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_CTRL_BUS_s_axi_U/waddr                                                                                                                                                   |                                                                                                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_1                                               |                                                                                                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_1[0]                                                                                               | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_write/fifo_wreq/q_reg[35]_1[0]                                                                                        |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                               | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                               |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                 |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/output_buffer_0_add_reg_8885[9]_i_1_n_1                                                                                 |                                                                                                                                                                                |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_copy_beta_fu_2262/cnt_0_reg_172[0]_i_2_n_1                                                                                                                                    | design_1_i/FPGA_Acc_0/inst/grp_copy_beta_fu_2262/cnt_0_reg_172[0]_i_1_n_1                                                                                                      |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/t1_0_reg_2336[5]_i_2_n_1                                                           | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/t1_0_reg_2336                                        |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/offset_0_reg_1151[0]_i_1_n_1                                                                |                                                                                                                                                                                |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS1_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                             | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS1_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                 |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                              | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/fifo_rctl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                               |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/cnt_1_fu_5041                                                                      | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/lb_cnt_1_fu_492                                      |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                           |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_8_in                                                                             |                                                                                                                                                                                |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg                                                                                                    | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                               |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                     |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                     |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_1                                                                              | design_1_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                    |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_copy_beta_fu_2262/icmp_ln553_reg_3780                                                                                                                                         |                                                                                                                                                                                |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                     |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                           | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                   |                6 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                    |                5 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                          | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                  |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                          | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                  |                5 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                    |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/icmp_ln411_reg_80990                                                                                                    |                                                                                                                                                                                |                5 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_5_in                                                                             |                                                                                                                                                                                |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_mmu/inst/decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[11]_i_1_n_1                                                                                                          | design_1_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                                                  |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                               | design_1_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                    |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_mmu/inst/decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_1                                                                                                         | design_1_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                                                  |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in       |                                                                                                                                                                                |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                           | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                   |                6 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[2]_1[0]                                           |                                                                                                                                                                                |                5 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                           |                                                                                                                                                                                |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                       |                                                                                                                                                                                |                2 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/ap_CS_fsm_state14                                                                  |                                                                                                                                                                                |                5 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_copy_lbuf2ibuf_fu_256/add_ln51_reg_5940                                           |                                                                                                                                                                                |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                               |                7 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/indvar_flatten263_reg_2292[14]_i_2_n_1                                             | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/indvar_flatten263_reg_2292[14]                       |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                   |                                                                                                                                                                                |                2 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen41_in       |                                                                                                                                                                                |                2 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                 |                7 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                            |                                                                                                                                                                                |                2 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/FPGA_Acc_mac_mulaocq_U424/FPGA_Acc_mac_mulaocq_DSP48_9_U/select_ln423_2_reg_82270                                       |                                                                                                                                                                                |                5 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/t_V_reg_3278[2]_i_2_n_1                                                                                                 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/t_V_1_reg_3289                                                                            |                8 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                                                  |                6 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/indvar_flatten141_reg_32450                                                                                             | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/indvar_flatten_reg_3256[15]                                                               |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_maxpool_tile5_fu_2191/indvar_flatten25_reg_1870                                                                                              | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_maxpool_tile5_fu_2191/indvar_flatten_reg_2100_in[15]                                                           |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awcache_d                                                                                   |                                                                                                                                                                                |                8 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_maxpool_tile5_fu_2191/ap_NS_fsm1                                                                                                             |                                                                                                                                                                                |                6 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awcache_d                                                                                 |                                                                                                                                                                                |                5 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/offset_0_reg_11511                                                                          | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/tm_0_reg_1160                                                 |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_90                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_63                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_81                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_7                                                                           |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_83                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_64                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_68                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_61                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_62                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_58                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_66                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_69                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_73                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_54                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_65                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_72                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_49                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_78                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_80                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_8                                                                           |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_56                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_50                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_51                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_71                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_55                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_6                                                                           |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_76                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_48                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_CTRL_BUS_s_axi_U/int_pad_val[15]_i_1_n_1                                                                                                                                 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_82                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_74                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_86                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_57                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_5                                                                           |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_85                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_87                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_47                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_52                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_59                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_97                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_98                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_94                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_92                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_99                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_96                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_93                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_91                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_95                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/ap_enable_reg_pp0_iter4_reg_2[0]                                                   |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/ap_NS_fsm[3]                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/ap_enable_reg_pp0_iter4_reg[0]                                                     |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/ap_enable_reg_pp0_iter4_reg_1[0]                                                   |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/ap_enable_reg_pp0_iter4_reg_0[0]                                                   |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_write_back_output_re_fu_2059/grp_nonlinear_leaky_row_fu_358/phi_ln224_reg_1096                                                                                                |                                                                                                                                                                                |                8 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_write_back_output_re_fu_2059/grp_nonlinear_leaky_row_fu_358/Q[3]                                                                                                              | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_write_back_output_re_fu_2059/grp_ofm_mmcpy_row_fu_496/ap_CS_fsm_reg[4]_0                                                                                                      | design_1_i/FPGA_Acc_0/inst/grp_write_back_output_re_fu_2059/grp_ofm_mmcpy_row_fu_496/ap_CS_fsm_reg[1]_0[0]                                                                     |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_maxpool_tile5_fu_2191/ap_enable_reg_pp0_iter3                                                                                                |                                                                                                                                                                                |               10 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_maxpool_tile5_fu_2191/indvar_flatten25_reg_1870                                                                                              |                                                                                                                                                                                |                9 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_maxpool_tile5_fu_2191/tmp_0_2_fu_680                                                                                                         |                                                                                                                                                                                |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760_ap_start_reg2                                                                                                   |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760_ap_start_reg1                                                                                                   |                                                                                                                                                                                |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_77                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                               |                                                                                                                                                                                |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_copy_beta_fu_2262/E[0]                                                                                                                                                        | design_1_i/FPGA_Acc_0/inst/grp_copy_beta_fu_2262/phi_ln553_reg_140                                                                                                             |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_copy_beta_fu_2262/add_ln553_reg_3820                                                                                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_copy_beta_fu_2262/ap_NS_fsm16_out                                                                                                                                             |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_copy_beta_fu_2262/local_buf_1_address01                                                                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_copy_beta_fu_2262/grp_copy_beta_fu_2262_bias_buffer_we0                                                                                                                       | design_1_i/FPGA_Acc_0/inst/grp_copy_beta_fu_2262/t_0_reg_194                                                                                                                   |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_copy_beta_fu_2262/ap_CS_fsm_reg[3]_0[0]                                                                                                                                       | design_1_i/FPGA_Acc_0/inst/grp_copy_beta_fu_2262/SR[0]                                                                                                                         |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/E[0]                                                                                                                    |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/add_ln19_reg_4600                                                |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/grp_ifm_mmcpy_row_fu_278_m_axi_input_r_RREADY                    | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/phi_ln19_reg_182                   |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/ap_NS_fsm1_0                                                                              |                                                                                                                                                                                |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/ap_CS_fsm_state2                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_write_back_output_re_fu_2059/grp_ofm_mmcpy_row_fu_496/pp_0_reg_298_reg[0]_1[0]                                                                                                |                                                                                                                                                                                |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_write_back_output_re_fu_2059/grp_ofm_mmcpy_row_fu_496/pp_0_reg_298_reg[0]_0[0]                                                                                                |                                                                                                                                                                                |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_write_back_output_re_fu_2059/t_reg_7670                                                                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_12[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_126[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_1[0]                                                                                        |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_101[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_112[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_116[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_104[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_123[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_128[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_130[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_120[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_132[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_103[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_105[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_106[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_109[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_108[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_114[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_125[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_13[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_134[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_118[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_135[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_11[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_137[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_102[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_117[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_122[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_110[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_133[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_136[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_138[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_14[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_121[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_140[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_115[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_141[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_142[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_143[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_144[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_145[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_10[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_129[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_139[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_146[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_127[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_147[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_100[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_113[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_124[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_107[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_119[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_131[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_0[0]                                                                                        |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_111[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_187[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_193[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_196[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_166[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_162[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_164[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_185[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_158[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_16[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_169[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_194[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_175[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_195[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_157[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_15[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_168[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_198[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_161[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_171[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_199[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_179[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_2[0]                                                                                        |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_20[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_200[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_173[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_151[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_149[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_153[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_154[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_183[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_19[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_174[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_181[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_201[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_186[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_167[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_159[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_178[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_180[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_184[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_188[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_190[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_165[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_148[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_170[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_156[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_182[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_160[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_177[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_189[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_191[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_197[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_202[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_163[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_203[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_152[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_176[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_155[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_18[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_204[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_17[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_192[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_150[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_172[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_26[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_206[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_223[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_210[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_220[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_226[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_209[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_229[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_28[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_35[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_4[0]                                                                                        |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_213[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_34[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_41[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_231[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_222[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_217[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_230[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_233[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_234[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_29[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_216[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_32[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_39[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_43[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_218[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_24[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_211[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_224[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_225[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_227[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_212[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_219[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_23[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_25[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_27[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_3[0]                                                                                        |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_38[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_42[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_44[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_45[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_47[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_40[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_48[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_49[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_207[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_5[0]                                                                                        |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_51[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_215[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_208[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_228[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_30[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_36[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_205[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_21[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_214[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_221[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_31[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_232[0]                                                                                      |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_37[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_46[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_50[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_33[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_22[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_64[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_88[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_66[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_86[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_85[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_74[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_91[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_58[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_84[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_67[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_61[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_54[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_80[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_81[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_76[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_60[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_72[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_82[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_56[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_62[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_87[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_89[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_9[0]                                                                                        |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_69[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_65[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_57[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_63[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_93[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_97[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_98[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_71[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_77[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_94[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_68[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_78[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_95[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_53[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_7[0]                                                                                        |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_79[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_6[0]                                                                                        |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_75[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_92[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_96[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_73[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_90[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_59[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_83[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_99[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_52[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_8[0]                                                                                        |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_70[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_enable_reg_pp0_iter4_reg_55[0]                                                                                       |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_192                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/FPGA_Acc_mac_mulaibs_U58/FPGA_Acc_mac_mulaibs_DSP48_3_U/TM_MIN0_0_1_load_reg_31380 | design_1_i/FPGA_Acc_0/inst/TM_MIN_reg_3106[31]_i_1_n_1                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/add_ln129_reg_32090                                                                |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/grp_weight_load_reorg_fu_497_m_axi_Weight_RREADY                                   | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/phi_ln129_reg_2269                                   |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_136                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_140                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_104                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_109                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_102                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_112                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_118                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_14                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_120                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_117                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_115                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_12                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_121                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_122                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_125                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_128                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_129                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_141                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_142                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_143                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_107                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_144                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_111                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_145                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_130                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_106                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_116                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_114                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_113                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_131                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_134                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_124                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_135                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_10                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_100                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_105                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_11                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_126                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_132                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_138                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in                                                                             |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_108                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_103                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_110                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_123                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_1                                                                           |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_119                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_133                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_137                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_139                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_127                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_0                                                                           |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_13                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_101                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_175                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_188                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_153                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_178                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_159                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_180                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_187                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_19                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_193                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_160                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_171                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_17                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_170                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_183                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_197                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_189                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_198                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_199                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_147                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_152                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_172                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_181                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_149                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_174                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_190                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_15                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_148                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_165                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_168                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_176                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_161                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_156                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_184                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_185                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_154                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_157                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_18                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_182                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_186                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_163                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_191                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_194                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_195                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_2                                                                           |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_162                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_150                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_167                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_155                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_20                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_179                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_146                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_169                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_173                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_200                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_164                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_177                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_196                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_201                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_158                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_202                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_16                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_151                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_166                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_35                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_21                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_209                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_206                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_213                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_25                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_30                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_37                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_42                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_44                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_224                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_46                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_33                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_230                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_216                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_222                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_229                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_220                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_208                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_231                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_217                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_212                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_210                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_214                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_215                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_219                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_221                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_225                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_228                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_24                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_31                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_232                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_218                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_236                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_26                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_28                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_226                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_29                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_203                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_205                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_233                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_36                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_204                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_234                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_211                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_227                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_235                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_237                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_27                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_34                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_38                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_39                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_32                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_4                                                                           |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_40                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_41                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_43                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_223                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_45                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_3                                                                           |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_22                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_23                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_238                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_207                                                                         |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_67                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_60                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_70                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_88                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_89                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_75                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_84                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_53                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_79                                                                          |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/p_0_in_9                                                                           |                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_write_back_output_re_fu_2059/ap_NS_fsm110_out                                                                                                                                 |                                                                                                                                                                                |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/ap_CS_fsm_reg[5]_0[0]                                                                     |                                                                                                                                                                                |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/ap_NS_fsm[11]                                                    |                                                                                                                                                                                |               12 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/ap_NS_fsm1                                                       |                                                                                                                                                                                |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/ap_CS_fsm_reg[4]_0[0]                                            | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/SR[0]                              |                3 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/ap_NS_fsm111_out                                                                          |                                                                                                                                                                                |                6 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_write_back_output_re_fu_2059/grp_ofm_mmcpy_row_fu_496/ap_NS_fsm17_out                                                                                                         |                                                                                                                                                                                |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/ap_NS_fsm1267_out                                                                                                                                |                                                                                                                                                                                |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/indvar_flatten141_reg_32450                                                                                             | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/indvar_flatten141_reg_3245[18]                                                            |                5 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/CEP                                                                                                                     |                                                                                                                                                                                |                5 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_maxpool_tile5_fu_2191/tmp_0_3_reg_934[14]_i_1_n_1                                                                                            |                                                                                                                                                                                |                6 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_maxpool_tile5_fu_2191/icmp_ln338_reg_8380                                                                                                    |                                                                                                                                                                                |                8 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arcache_d                                                                                 |                                                                                                                                                                                |               10 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arcache_d                                                                                   |                                                                                                                                                                                |                6 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg[0]                                                                                                                 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                3 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_write/fifo_wreq/empty_n_reg_0[0]                                                                                                                    | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                3 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS1_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                4 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_onehot_rstate_reg[1]_1[0]                                                        |                                                                                                                                                                                |               10 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                 |                                                                                                                                                                                |                8 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                              | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                 |               11 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                               |               12 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_maxpool_tile5_fu_2191/indvar_flatten25_reg_1870                                                                                              | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_maxpool_tile5_fu_2191/indvar_flatten25_reg_187[23]                                                             |                6 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/indvar_flatten263_reg_2292[14]_i_2_n_1                                             | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/indvar_flatten_reg_2303                              |                6 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_write_back_output_re_fu_2059/E[0]                                                                                                                                             |                                                                                                                                                                                |                8 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/ap_CS_fsm_reg[2]_2[0]                                                                     |                                                                                                                                                                                |                9 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/Q[2]                                                             | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                6 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/ap_CS_fsm_state8                                                                                                                                                                  |                                                                                                                                                                                |               10 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/ap_CS_fsm_reg[1]_0                                                                        |                                                                                                                                                                                |                6 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_maxpool_tile5_fu_2191/FPGA_Acc_mac_mulancg_U343/FPGA_Acc_mac_mulancg_DSP48_8_U/ap_CS_fsm_reg[3]                                              |                                                                                                                                                                                |               11 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/ap_CS_fsm_state10                                                                                                                                                                 |                                                                                                                                                                                |               10 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_write_back_output_re_fu_2059/ap_CS_fsm_reg[8][0]                                                                                                                              |                                                                                                                                                                                |               12 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/pingpongm_0_reg_11840                                                                                                                                                             |                                                                                                                                                                                |                5 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_maxpool_tile5_fu_2191/j_0_reg_2320                                                                                                           | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_maxpool_tile5_fu_2191/j_0_reg_232                                                                              |               11 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/ap_CS_fsm_reg[4]_2[0]                                            |                                                                                                                                                                                |                6 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/ap_CS_fsm_reg[4]_3[0]                                            |                                                                                                                                                                                |                9 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_maxpool_tile5_fu_2191_ap_start_reg0                                                                                                          |                                                                                                                                                                                |                5 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/ap_CS_fsm_reg[6]_0[2]                                                                                                                            | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                9 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_write_back_output_re_fu_2059/grp_nonlinear_leaky_row_fu_358/ap_NS_fsm13_out                                                                                                   |                                                                                                                                                                                |                7 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                          | design_1_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                    |                6 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_copy_lbuf2ibuf_fu_256/ap_CS_fsm_state2                                            |                                                                                                                                                                                |                7 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i[62]_i_1__0_n_1                                                                                                           |                                                                                                                                                                                |                4 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                          | design_1_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                    |                5 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i[62]_i_1_n_1                                                                                                              |                                                                                                                                                                                |                4 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                     |                                                                                                                                                                                |                7 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                     |                                                                                                                                                                                |                7 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                                                |                6 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                                                |                7 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_nonlinear_leaky_row_fu_358/p_0_in                                                                                                                                             |                                                                                                                                                                                |                9 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_1[0]                                                                                               | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |               12 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/ap_CS_fsm_state2                                                                   |                                                                                                                                                                                |                8 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.ARVALID_Dummy_reg[0]                                                                                              | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                9 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/p_5_in                                                           |                                                                                                                                                                                |                6 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS1_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.ARVALID_Dummy_reg                                                                                                | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |               10 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/indvar_flatten141_reg_32450                                                                                             | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/indvar_flatten181_reg_3234                                                                |                9 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_write_back_output_re_fu_2059/grp_ofm_mmcpy_row_fu_496/p_6_in                                                                                                                  |                                                                                                                                                                                |                8 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg                                                                                                    | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                6 |             31 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS1_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                             | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                6 |             31 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                              | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                6 |             31 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                    |               13 |             31 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_CTRL_BUS_s_axi_U/p_0_in0                                                                                                                                                 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_CTRL_BUS_s_axi_U/int_ofm_w_h[31]_i_1_n_1                                                                                                                                 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag57_0_fu_6560                                                                      | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer17_0106_fu_648[31]_i_1_n_1                   |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/ap_NS_fsm1374_out                                                                                                                                                                 | design_1_i/FPGA_Acc_0/inst/grp_copy_beta_fu_2262/tr_0_reg_1148                                                                                                                 |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag53_0_fu_6680                                                                      | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer165_fu_660[31]_i_1_n_1                       |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS1_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                              |                                                                                                                                                                                |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS1_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                 |                                                                                                                                                                                |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS1_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                              |                                                                                                                                                                                |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/E[0]                                                                                                                                |                                                                                                                                                                                |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/input_addr_read_reg_4650                                         |                                                                                                                                                                                |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag87_0_fu_2960                                                                      | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer27_064_fu_308[31]_i_1_n_1                    |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag90_0_fu_3200                                                                      | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer28_067_fu_332[31]_i_1_n_1                    |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/pp_0_reg_220_reg[0]_0                                            |                                                                                                                                                                                |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                               |                                                                                                                                                                                |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                               |                                                                                                                                                                                |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                               |                                                                                                                                                                                |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag72_0_fu_5960                                                                      | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer22_098_fu_588[31]_i_1_n_1                    |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/pp_0_reg_220_reg[0]                                              |                                                                                                                                                                                |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                           |                                                                                                                                                                                |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/Weight_addr_read_reg_32140                                                         |                                                                                                                                                                                |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/pingpongm_0_reg_1184_reg[0]_rep__8[0]                                                     |                                                                                                                                                                                |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_copy_lbuf2ibuf_fu_256/buf_256b_1_0_reg_216                                        |                                                                                                                                                                                |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/ap_CS_fsm_reg[0]_0[0]                                                              |                                                                                                                                                                                |               15 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/ap_CS_fsm_state13                                                                  |                                                                                                                                                                                |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/ap_CS_fsm_state2                                                                   | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/select_ln124_reg_3182[31]_i_1_n_1                    |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_write_back_output_re_fu_2059/grp_nonlinear_leaky_row_fu_358/buf_256b_0_0120_reg_10730                                                                                         |                                                                                                                                                                                |               18 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_write_back_output_re_fu_2059/ap_NS_fsm1                                                                                                                                       | design_1_i/FPGA_Acc_0/inst/grp_write_back_output_re_fu_2059/tm_0_reg_1172                                                                                                      |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_write_back_output_re_fu_2059/CEP                                                                                                                                              |                                                                                                                                                                                |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_write_back_output_re_fu_2059/grp_nonlinear_leaky_row_fu_358/p_0_in__0_0                                                                                                       |                                                                                                                                                                                |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_write_back_output_re_fu_2059/grp_nonlinear_leaky_row_fu_358/p_0_in__0                                                                                                         |                                                                                                                                                                                |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_write_back_output_re_fu_2059/grp_nonlinear_leaky_row_fu_358/tmp_out_3_reg_18950                                                                                               |                                                                                                                                                                                |               19 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_write_back_output_re_fu_2059/grp_ofm_mmcpy_row_fu_496/ap_CS_fsm_reg[4]_1[0]                                                                                                   |                                                                                                                                                                                |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/reg_22460                                                                                                                                        |                                                                                                                                                                                |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/p_264_in                                                                                                                                         |                                                                                                                                                                                |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/reg_22520                                                                                                                                        |                                                                                                                                                                                |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/ap_NS_fsm1372_out                                                                                                                                                                 | design_1_i/FPGA_Acc_0/inst/tc_0_reg_1160                                                                                                                                       |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_CTRL_BUS_s_axi_U/int_ofm[31]_i_1_n_1                                                                                                                                     | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_write_back_output_re_fu_2059/grp_nonlinear_leaky_row_fu_358/pp_0_reg_298_reg[0][0]                                                                                            |                                                                                                                                                                                |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_write_back_output_re_fu_2059/grp_ofm_mmcpy_row_fu_496/local_buf_load_reg_3520                                                                                                 |                                                                                                                                                                                |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/pingpongm_0_reg_1184_reg[0]_rep__8_0[0]                                                   |                                                                                                                                                                                |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_maxpool_tile5_fu_2191/indvar_flatten25_reg_1870                                                                                              | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_maxpool_tile5_fu_2191/indvar_flatten_reg_210                                                                   |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_CTRL_BUS_s_axi_U/int_BetaQ[31]_i_1_n_1                                                                                                                                   | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_weight_load_wrap_fu_1760_ap_ready                                                 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |               15 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_CTRL_BUS_s_axi_U/ar_hs                                                                                                                                                   |                                                                                                                                                                                |               27 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_copy_lbuf2ibuf_fu_256/E[0]                                                        |                                                                                                                                                                                |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_CTRL_BUS_s_axi_U/int_IHW[31]_i_1_n_1                                                                                                                                     | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_CTRL_BUS_s_axi_U/int_InputQ[31]_i_1_n_1                                                                                                                                  | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_CTRL_BUS_s_axi_U/int_OHW[31]_i_1_n_1                                                                                                                                     | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_copy_lbuf2ibuf_fu_256/grp_ifm_copy_lbuf2ibuf_fu_256_ap_start_reg_reg[0]           |                                                                                                                                                                                |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_CTRL_BUS_s_axi_U/int_OFM_num_bound[31]_i_1_n_1                                                                                                                           | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_CTRL_BUS_s_axi_U/int_KK_INumxKK[31]_i_1_n_1                                                                                                                              | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/__0/ram_reg_0_15_0_0__0_i_1_n_1                                                           |                                                                                                                                                                                |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_CTRL_BUS_s_axi_U/int_en_bits[31]_i_1_n_1                                                                                                                                 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_CTRL_BUS_s_axi_U/int_WeightQ[31]_i_1_n_1                                                                                                                                 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_CTRL_BUS_s_axi_U/int_TMTN[31]_i_1_n_1                                                                                                                                    | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_CTRL_BUS_s_axi_U/int_TRowTCol[31]_i_1_n_1                                                                                                                                | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/ap_CS_fsm_reg[4]_rep__0                                                                   | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/tn_0_reg_1062                                               |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755//ram_reg_0_15_0_0__0_i_1_n_1                                                              |                                                                                                                                                                                |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag63_0_fu_6320                                                                      | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer19_0103_fu_624[31]_i_1_n_1                   |               14 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag4_0_fu_5800                                                                       | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer16_099_fu_592[31]_i_1_n_1                    |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag_0_fu_5560                                                                        | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer_096_fu_568[31]_i_1_n_1                      |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag94_0_fu_3440                                                                      | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer299_fu_356[31]_i_1_n_1                       |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_CTRL_BUS_s_axi_U/int_bias[31]_i_1_n_1                                                                                                                                    | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag60_0_fu_6440                                                                      | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer18_0104_fu_636[31]_i_1_n_1                   |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag66_0_fu_6200                                                                      | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer20_0101_fu_612[31]_i_1_n_1                   |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag98_0_fu_3680                                                                      | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer30_073_fu_380[31]_i_1_n_1                    |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag8_0_fu_6040                                                                       | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer2_0102_fu_616[31]_i_1_n_1                    |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag81_0_fu_5600                                                                      | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer25_094_fu_552[31]_i_1_n_1                    |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag78_0_fu_5720                                                                      | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer24_095_fu_564[31]_i_1_n_1                    |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag84_0_fu_5480                                                                      | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer26_061_fu_284[31]_i_1_n_1                    |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag75_0_fu_5840                                                                      | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer23_097_fu_576[31]_i_1_n_1                    |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag69_0_fu_6080                                                                      | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer21_0100_fu_600[31]_i_1_n_1                   |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag176_0_fu_3240                                                                     | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer56_065_fu_316[31]_i_1_n_1                    |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag155_0_fu_4080                                                                     | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer49_075_fu_400[31]_i_1_n_1                    |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag167_0_fu_3600                                                                     | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer53_069_fu_352[31]_i_1_n_1                    |               14 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag170_0_fu_3480                                                                     | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer54_068_fu_340[31]_i_1_n_1                    |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag35_0_fu_7280                                                                      | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer11_0115_fu_720[31]_i_1_n_1                   |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag38_0_fu_7160                                                                      | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer12_0113_fu_708[31]_i_1_n_1                   |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag48_0_fu_6800                                                                      | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer155_fu_672[31]_i_1_n_1                       |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag158_0_fu_3960                                                                     | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer50_074_fu_388[31]_i_1_n_1                    |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_CTRL_BUS_s_axi_U/int_OutputQ[31]_i_1_n_1                                                                                                                                 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag44_0_fu_6920                                                                      | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer14_0110_fu_684[31]_i_1_n_1                   |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag173_0_fu_3360                                                                     | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer55_066_fu_328[31]_i_1_n_1                    |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag128_0_fu_5160                                                                     | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer40_089_fu_508[31]_i_1_n_1                    |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag41_0_fu_7040                                                                      | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer13_0112_fu_696[31]_i_1_n_1                   |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag20_0_fu_7000                                                                      | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer6_0114_fu_712[31]_i_1_n_1                    |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag164_0_fu_3720                                                                     | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer52_071_fu_364[31]_i_1_n_1                    |               14 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag23_0_fu_7240                                                                      | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer7_0117_fu_736[31]_i_1_n_1                    |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag17_0_fu_6760                                                                      | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer5_0111_fu_688[31]_i_1_n_1                    |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag161_0_fu_3840                                                                     | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer51_072_fu_376[31]_i_1_n_1                    |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag179_0_fu_3120                                                                     | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer57_063_fu_304[31]_i_1_n_1                    |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag32_0_fu_7400                                                                      | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer10_0116_fu_732[31]_i_1_n_1                   |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag29_0_fu_7520                                                                      | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer9_0118_fu_744[31]_i_1_n_1                    |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_CTRL_BUS_s_axi_U/int_TRTC[31]_i_1_n_1                                                                                                                                    | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag185_0_fu_2880                                                                     | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer59_060_fu_280[31]_i_1_n_1                    |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag26_0_fu_7480                                                                      | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer8_0119_fu_756[31]_i_1_n_1                    |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag182_0_fu_3000                                                                     | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer58_062_fu_292[31]_i_1_n_1                    |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag146_0_fu_4440                                                                     | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer46_080_fu_436[31]_i_1_n_1                    |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag143_0_fu_4560                                                                     | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer45_081_fu_448[31]_i_1_n_1                    |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag107_0_fu_4400                                                                     | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer33_082_fu_452[31]_i_1_n_1                    |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag110_0_fu_4640                                                                     | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer34_085_fu_476[31]_i_1_n_1                    |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag140_0_fu_4680                                                                     | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer44_083_fu_460[31]_i_1_n_1                    |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                         |                                                                                                                                                                                |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag122_0_fu_5400                                                                     | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer38_092_fu_532[31]_i_1_n_1                    |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag101_0_fu_3920                                                                     | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer31_076_fu_404[31]_i_1_n_1                    |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag11_0_fu_6280                                                                      | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer3_0105_fu_640[31]_i_1_n_1                    |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag113_0_fu_4880                                                                     | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer35_088_fu_500[31]_i_1_n_1                    |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag104_0_fu_4160                                                                     | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer32_079_fu_428[31]_i_1_n_1                    |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag152_0_fu_4200                                                                     | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer48_077_fu_412[31]_i_1_n_1                    |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag131_0_fu_5040                                                                     | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer41_087_fu_496[31]_i_1_n_1                    |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag137_0_fu_4800                                                                     | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer43_084_fu_472[31]_i_1_n_1                    |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag125_0_fu_5280                                                                     | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer39_090_fu_520[31]_i_1_n_1                    |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_CTRL_BUS_s_axi_U/int_ifm_w_h[31]_i_1_n_1                                                                                                                                 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag119_0_fu_5360                                                                     | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer37_093_fu_544[31]_i_1_n_1                    |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_CTRL_BUS_s_axi_U/int_mLoopsxTM[31]_i_1_n_1                                                                                                                               | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag116_0_fu_5120                                                                     | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer36_091_fu_524[31]_i_1_n_1                    |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_CTRL_BUS_s_axi_U/int_k_s_pad_ltype[31]_i_1_n_1                                                                                                                           | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_CTRL_BUS_s_axi_U/int_mLoops_a1xTM[31]_i_1_n_1                                                                                                                            | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag14_0_fu_6520                                                                      | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer4_0108_fu_664[31]_i_1_n_1                    |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag149_0_fu_4320                                                                     | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer47_078_fu_424[31]_i_1_n_1                    |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                              |                                                                                                                                                                                |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_copy_beta_fu_2262/Beta_addr_read_reg_3870                                                                                                                                     |                                                                                                                                                                                |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_CTRL_BUS_s_axi_U/int_iofm_num[31]_i_1_n_1                                                                                                                                | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_CTRL_BUS_s_axi_U/int_weight[31]_i_1_n_1                                                                                                                                  | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/write_flag134_0_fu_4920                                                                     | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/local_beta_buffer42_086_fu_484[31]_i_1_n_1                    |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/FPGA_Acc_mac_mulaocq_U424/FPGA_Acc_mac_mulaocq_DSP48_9_U/ap_NS_fsm19_out                                                |                                                                                                                                                                                |               12 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_write_back_output_re_fu_2059/tm_n0_1_load_reg_777[7]_i_1_n_1                                                                                                                  |                                                                                                                                                                                |                6 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                           |                                                                                                                                                                                |               12 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                         |                                                                                                                                                                                |               12 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                5 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS1_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                5 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_1                                                                                                                     |                                                                                                                                                                                |                7 |             35 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                                |               12 |             35 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                    |                                                                                                                                                                                |               13 |             35 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_1                                                                                                                   |                                                                                                                                                                                |                8 |             35 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.AWVALID_Dummy_reg                                                                                 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |               10 |             36 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                5 |             36 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                    |                                                                                                                                                                                |                6 |             36 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_1                                                     |                                                                                                                                                                                |                6 |             36 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_1                                                                                                                     |                                                                                                                                                                                |                7 |             37 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                    |                                                                                                                                                                                |                5 |             37 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                               |                                                                                                                                                                                |               12 |             38 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_write_back_output_re_fu_2059/grp_ofm_mmcpy_row_fu_496/ap_CS_fsm_state2                                                                                                        |                                                                                                                                                                                |               10 |             38 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                               |                                                                                                                                                                                |               11 |             38 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_write/fifo_wreq/full_n_reg_1                                                                                                                        |                                                                                                                                                                                |                5 |             38 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_1                                                                                                                 |                                                                                                                                                                                |                8 |             39 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                   |                                                                                                                                                                                |                9 |             39 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_1                                                                                                            |                                                                                                                                                                                |                7 |             39 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                              |                                                                                                                                                                                |                8 |             39 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_0                                                                                                  | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                6 |             39 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_1                                                                                                                 |                                                                                                                                                                                |                7 |             39 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                   |                                                                                                                                                                                |                7 |             39 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                              |                                                                                                                                                                                |                7 |             39 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_1                                                                                                               |                                                                                                                                                                                |                7 |             39 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/push                                                                                                                                | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                5 |             39 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_write_back_output_re_fu_2059/grp_ofm_mmcpy_row_fu_496/push                                                                                                                    | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                7 |             39 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                            |                                                                                                                                                                                |                6 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_1                                                                                                             |                                                                                                                                                                                |                8 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                 |                                                                                                                                                                                |                6 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_1                                                                                                               |                                                                                                                                                                                |                8 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS1_m_axi_U/bus_read/buff_rdata/push                                                                                                                               | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                9 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                       |                                                                                                                                                                                |               11 |             45 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                            |                                                                                                                                                                                |                9 |             45 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_2[0]                                           |                                                                                                                                                                                |               11 |             45 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                   |                                                                                                                                                                                |                8 |             45 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS1_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                               |                                                                                                                                                                                |               14 |             46 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/ap_CS_fsm_state2                                                 |                                                                                                                                                                                |               13 |             46 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/fifo_rreq/full_n_reg_1                                                                                                                         |                                                                                                                                                                                |                6 |             46 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                |                                                                                                                                                                                |               16 |             46 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS1_m_axi_U/bus_read/fifo_rreq/full_n_reg_1                                                                                                                        |                                                                                                                                                                                |                6 |             46 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/s_ready_t_reg[0]                                                                   |                                                                                                                                                                                |               15 |             46 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/s_ready_t_reg[0]                                                 |                                                                                                                                                                                |               12 |             46 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                7 |             47 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS1_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg                                                                                                                   | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |                7 |             47 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_1                                                                                                                  |                                                                                                                                                                                |               10 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                    |                                                                                                                                                                                |                8 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_1                                                                                                                |                                                                                                                                                                                |                7 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                |                8 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_1                                                                                                                |                                                                                                                                                                                |               14 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                |               10 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/p_9_in                                                                                    |                                                                                                                                                                                |               13 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                    |                                                                                                                                                                                |                8 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_1                                                                                                                  |                                                                                                                                                                                |                9 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/i___3_n_1                                                                                            |                                                                                                                                                                                |               11 |             58 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/i___3_n_1                                                                                          |                                                                                                                                                                                |               11 |             58 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                         |                                                                                                                                                                                |               18 |             58 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                           |                                                                                                                                                                                |               18 |             58 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS1_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |               16 |             60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/fifo_rreq/empty_n_reg_0[0]                                                                                                                     | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |               16 |             60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/i___3_n_1                                                                                            |                                                                                                                                                                                |               14 |             63 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/i___3_n_1                                                                                          |                                                                                                                                                                                |               14 |             63 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                         |                                                                                                                                                                                |               20 |             63 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                           |                                                                                                                                                                                |               20 |             63 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                     |                                                                                                                                                                                |               12 |             67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_1                                                                                                                      |                                                                                                                                                                                |               11 |             67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/FPGA_Acc_mac_mulaibs_U58/FPGA_Acc_mac_mulaibs_DSP48_3_U/TM_MIN0_0_1_load_reg_31380 |                                                                                                                                                                                |               24 |             67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_1                                                                                                                    |                                                                                                                                                                                |               21 |             67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                |               15 |             67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |               14 |             68 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                               |               14 |             68 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                            | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |               17 |             72 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_1                                                                                                                      |                                                                                                                                                                                |               13 |             73 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                |               12 |             73 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                               |               16 |             73 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |               15 |             73 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_1                                                                                                                    |                                                                                                                                                                                |               13 |             73 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                            | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |               15 |             73 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS1_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                           | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |               18 |             73 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                     |                                                                                                                                                                                |               10 |             73 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                              |               15 |             75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                              | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                |               15 |             75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                              | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                |               16 |             78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                              |               16 |             78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_copy_beta_fu_2262/ap_CS_fsm_reg[3]_0[0]                                                                                                                                       |                                                                                                                                                                                |               20 |             80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/ap_CS_fsm_state3                                                                                                                                                                  |                                                                                                                                                                                |               25 |             88 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                |               12 |             96 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                                                |               12 |             96 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                |               13 |            104 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                                                |               13 |            104 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                  |                                                                                                                                                                                |               13 |            104 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                  |                                                                                                                                                                                |               13 |            104 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                |               13 |            104 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                |               13 |            104 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                              | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                 |              111 |            252 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_CS_fsm_state4                                                                                                        |                                                                                                                                                                                |              188 |            292 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/ap_CS_fsm_state2                                                                                                                                                                  |                                                                                                                                                                                |              147 |            528 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/FPGA_Acc_CTRL_BUS_s_axi_U/int_ap_start_reg_0                                                                                                                                      |                                                                                                                                                                                |              143 |            547 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                              |                                                                                                                                                                                |              373 |            777 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/grp_copy_local_beta_fu_3311/E[0]                                                                                        |                                                                                                                                                                                |              374 |           1920 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/local_beta_buffer_0_s_reg_75430                                                                                         |                                                                                                                                                                                |              517 |           1920 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ashr_ln430_50_reg_10225[31]_i_1_n_1                                                                                     |                                                                                                                                                                                |             1788 |           5760 |
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


