// Seed: 2076008566
module module_0 (
    input wire id_0,
    output wor id_1,
    input supply0 id_2,
    input wand id_3,
    output tri id_4,
    output uwire id_5,
    output uwire id_6,
    output wor id_7
);
  assign id_6 = 1;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    output wire id_0,
    output uwire id_1,
    input uwire id_2,
    output supply1 id_3,
    input supply1 id_4,
    output supply1 id_5,
    input wand id_6,
    output tri0 id_7,
    input wand id_8,
    input tri0 id_9,
    output wor id_10
);
  integer id_12;
  wire id_13, id_14;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_9,
      id_5,
      id_0,
      id_10,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
