/**
 *
 * @file GPIO_RegisterDefines_DR2R.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 25 jun. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 25 jun. 2020     vyldram    1.0         initial Version@endverbatim
 */

#ifndef XDRIVER_MCU_DRIVER_HEADER_GPIO_GPIO_PERIPHERAL_GPIO_REGISTER_GPIO_REGISTERDEFINES_GPIO_REGISTERDEFINES_DRR_GPIO_REGISTERDEFINES_DR2R_H_
#define XDRIVER_MCU_DRIVER_HEADER_GPIO_GPIO_PERIPHERAL_GPIO_REGISTER_GPIO_REGISTERDEFINES_GPIO_REGISTERDEFINES_DRR_GPIO_REGISTERDEFINES_DR2R_H_

#include <xUtils/Standard/Standard.h>

/******************************************************************************************
 ************************************ 11 DR2R *********************************************
 ******************************************************************************************/
/*----------*/
#define GPIO_DR2R_R_DRV2_MASK    ((uint32_t) 0x000000FFUL)
#define GPIO_DR2R_R_DRV2_BIT    (0UL)
#define GPIO_DR2R_R_DRV2_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_DR2R_R_DRV2_ENA    ((uint32_t) 0x000000FFUL)

#define GPIO_DR2R_DRV2_MASK    ((uint32_t) 0x000000FFUL)
#define GPIO_DR2R_DRV2_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_DR2R_DRV2_ENA    ((uint32_t) 0x000000FFUL)
/*----------*/

/*----------*/
#define GPIO_DR2R_R_DRV20_MASK    ((uint32_t) 0x00000001UL)
#define GPIO_DR2R_R_DRV20_BIT    (0UL)
#define GPIO_DR2R_R_DRV20_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_DR2R_R_DRV20_ENA    ((uint32_t) 0x00000001UL)

#define GPIO_DR2R_DRV20_MASK    ((uint32_t) 0x00000001UL)
#define GPIO_DR2R_DRV20_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_DR2R_DRV20_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define GPIO_DR2R_R_DRV21_MASK    ((uint32_t) 0x00000002UL)
#define GPIO_DR2R_R_DRV21_BIT    (1UL)
#define GPIO_DR2R_R_DRV21_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_DR2R_R_DRV21_ENA    ((uint32_t) 0x00000002UL)

#define GPIO_DR2R_DRV21_MASK    ((uint32_t) 0x00000001UL)
#define GPIO_DR2R_DRV21_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_DR2R_DRV21_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define GPIO_DR2R_R_DRV22_MASK    ((uint32_t) 0x00000004UL)
#define GPIO_DR2R_R_DRV22_BIT    (2UL)
#define GPIO_DR2R_R_DRV22_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_DR2R_R_DRV22_ENA    ((uint32_t) 0x00000004UL)

#define GPIO_DR2R_DRV22_MASK    ((uint32_t) 0x00000001UL)
#define GPIO_DR2R_DRV22_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_DR2R_DRV22_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define GPIO_DR2R_R_DRV23_MASK    ((uint32_t) 0x00000008UL)
#define GPIO_DR2R_R_DRV23_BIT    (3UL)
#define GPIO_DR2R_R_DRV23_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_DR2R_R_DRV23_ENA    ((uint32_t) 0x00000008UL)

#define GPIO_DR2R_DRV23_MASK    ((uint32_t) 0x00000001UL)
#define GPIO_DR2R_DRV23_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_DR2R_DRV23_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define GPIO_DR2R_R_DRV24_MASK    ((uint32_t) 0x00000010UL)
#define GPIO_DR2R_R_DRV24_BIT    (4UL)
#define GPIO_DR2R_R_DRV24_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_DR2R_R_DRV24_ENA    ((uint32_t) 0x00000010UL)

#define GPIO_DR2R_DRV24_MASK    ((uint32_t) 0x00000001UL)
#define GPIO_DR2R_DRV24_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_DR2R_DRV24_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define GPIO_DR2R_R_DRV25_MASK    ((uint32_t) 0x00000020UL)
#define GPIO_DR2R_R_DRV25_BIT    (5UL)
#define GPIO_DR2R_R_DRV25_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_DR2R_R_DRV25_ENA    ((uint32_t) 0x00000020UL)

#define GPIO_DR2R_DRV25_MASK    ((uint32_t) 0x00000001UL)
#define GPIO_DR2R_DRV25_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_DR2R_DRV25_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define GPIO_DR2R_R_DRV26_MASK    ((uint32_t) 0x00000040UL)
#define GPIO_DR2R_R_DRV26_BIT    (6UL)
#define GPIO_DR2R_R_DRV26_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_DR2R_R_DRV26_ENA    ((uint32_t) 0x00000040UL)

#define GPIO_DR2R_DRV26_MASK    ((uint32_t) 0x00000001UL)
#define GPIO_DR2R_DRV26_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_DR2R_DRV26_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define GPIO_DR2R_R_DRV27_MASK    ((uint32_t) 0x00000080UL)
#define GPIO_DR2R_R_DRV27_BIT    (7UL)
#define GPIO_DR2R_R_DRV27_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_DR2R_R_DRV27_ENA    ((uint32_t) 0x00000080UL)

#define GPIO_DR2R_DRV27_MASK    ((uint32_t) 0x00000001UL)
#define GPIO_DR2R_DRV27_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_DR2R_DRV27_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

#endif /* XDRIVER_MCU_DRIVER_HEADER_GPIO_GPIO_PERIPHERAL_GPIO_REGISTER_GPIO_REGISTERDEFINES_GPIO_REGISTERDEFINES_DRR_GPIO_REGISTERDEFINES_DR2R_H_ */
