tst r0, r1 
mvnne r0, r2 
mvnne r0, r1 
and r0, r2, r0, lsl #9 
lsr r0, r0, #11 
add r1, r0, r1 
