#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jan 13 18:16:25 2025
# Process ID: 17696
# Current directory: D:/FPGA_Learning_Journey/Pro/VGA/project/project_1.runs/clk_wiz_0_synth_1
# Command line: vivado.exe -log clk_wiz_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_wiz_0.tcl
# Log file: D:/FPGA_Learning_Journey/Pro/VGA/project/project_1.runs/clk_wiz_0_synth_1/clk_wiz_0.vds
# Journal file: D:/FPGA_Learning_Journey/Pro/VGA/project/project_1.runs/clk_wiz_0_synth_1\vivado.jou
#-----------------------------------------------------------
source clk_wiz_0.tcl -notrace
