// Seed: 2659655598
`define pp_9 0
`define pp_10 0
`define pp_11 0
`define pp_12 0
`define pp_13 0
module module_0 (
    input logic id_0,
    output logic id_1,
    input logic id_2,
    input id_3,
    output logic id_4,
    output id_5,
    output id_6,
    input id_7,
    output id_8
);
endmodule
`define pp_14 0
`define pp_15 0
`define pp_16 0
`define pp_17 0
`default_nettype `pp_16 `timescale 1ps / 1 ps
function [`pp_13  ===  id_0 : id_7] `pp_17;
  input [id_0 : `pp_12] `pp_14;
  reg [1 : `pp_16] id_8;
  begin
    id_1 <= id_3[`pp_16];
  end
endfunction
