Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Soft/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c321fe54c9614b21a0aca8e6e0b52e65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clr' [D:/Semesters/Sem3/ES203/ES203_Project/ES203_project_final/ES203_project_final.srcs/sources_1/new/pipeline.v:100]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
