[[insns-vandn, Vector And-Not]]
= vandn.[vv,vx,vi]

Synopsis::
Bitwise And-Not

Mnemonic::
vandn.vv vd, vs2, vs1, vm +
vandn.vx vd, vs2, rs1, vm  +
vandn.vi vd, vs2, imm, vm

Encoding (Vector-Vector)::
[wavedrom, , svg]
....
{reg:[
{bits: 7, name: 'OP-V'},
{bits: 5, name: 'vd'},
{bits: 3, name: 'OPIVV'},
{bits: 5, name: 'vs1'},
{bits: 5, name: 'vs2'},
{bits: 1, name: 'vm'},
{bits: 6, name: '000001'},
]}
....

Encoding (Vector-Scalar)::
[wavedrom, , svg]
....
{reg:[
{bits: 7, name: 'OP-V'},
{bits: 5, name: 'vd'},
{bits: 3, name: 'OPIVX'},
{bits: 5, name: 'rs1'},
{bits: 5, name: 'vs2'},
{bits: 1, name: 'vm'},
{bits: 6, name: '000001'},
]}
....

Encoding (Vector-Immediate)::
[wavedrom, , svg]
....
{reg:[
{bits: 7, name: 'OP-V'},
{bits: 5, name: 'vd'},
{bits: 3, name: 'OPIVI'},
{bits: 5, name: 'imm'},
{bits: 5, name: 'vs2'},
{bits: 1, name: 'vm'},
{bits: 6, name: '000001'},
]}
....

Vector-Vector Arguments::

[%autowidth]
[%header,cols="4,2,2,2,2,2"]
|===
|Register
|Direction
|EGW
|EGS 
|EEW
|Definition

| Vs1 | input  | SEW  | 1 | SEW | Operand A
| Vs2 | input  | SEW  | 1 | SEW | Operand B (to be inverted)
| Vd  | output | SEW  | 1 | SEW | Result 
|===

Vector-Scalar/Immediate Arguments::

[%autowidth]
[%header,cols="4,2,2,2,2,2"]
|===
|Register
|Direction
|EGW
|EGS 
|EEW
|Definition

| Rs1/imm | input  | SEW  | 1 | SEW | Operand A
| Vs2     | input  | SEW  | 1 | SEW | Operand B (to be inverted)
| Vd      | output | SEW  | 1 | SEW | Result 
|===

Description:: 
This instruction performs the bitwise _and-not_ operation.

It operates on all
active elements in the vector register group specified by `vs2`.
The other operand can come from a vector register group `vs1`, a scalar
integer register `rs1`, or a sign-extended 5-bit immediate.

[NOTE]
.Note on necessity of instruction
====
This instruction is performance-critical to SHA3. Specifically, the Chi step of the FIPS 202 Keccak Permutation. 
Emulating it via 2 instructions is expected to have significant performance impact.
The `.vv` form of the instruction is what is needed for SHA3; the `.vx` and `.vi` forms were added for completeness.
====

Operation::
[source,sail]
--
function clause execute (VANDN(vs2, vs1, vd, suffix)) = {
  foreach (i from vstart to vl-1) {
    let op1 = match suffix {
      "vv" => get_velem(vs1, EEW=SEW, i),
      "vx" => sext_or_truncate_to_sew(X(vs1)),
      "vi" => sext(vs1)
    };
    let op2 = get_velem(vs2, EEW=SEW, i);
    set_velem(vd, EEW=SEW, i, op1 & ~op2);
  }
  RETIRE_SUCCESS
}

--

Included in::
[%header,cols="4,2,2"]
|===
|Extension
|Minimum version
|Lifecycle state

| <<zvkb>>
| v0.1.0
| In Development
|===


