library ieee;
use ieee.std_logic_1164.all;

entity NOT1 is
	port
	(
		A: in std_logic;
		output: out std_logic
	);
end AND;

architecture AND_arch of AND is
begin
	output <= A and B;
end AND_arch;
