INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/test/test.sim/sim_1/impl/timing/xsim/test_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-311] analyzing module glbl
