
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: N-2018.03-SP1
Install: /home/macro/synopsys/fpga/N-2018.03-SP1
OS: CentOS Linux 7 (Core)
Hostname: localhost.localdomain

Implementation : idc_test
Synopsys Verilog Compiler, Version comp2018q2p1, Build 016R, Built Jun  1 2018 15:50:58

@N|Running in 64-bit mode
@I::"/home/macro/synopsys/fpga/N-2018.03-SP1/lib/xilinx/unisim_retarget.v" (library work)
@I::"/home/macro/synopsys/fpga/N-2018.03-SP1/lib/xilinx/unisim_vivado.v" (library work)
@I::"/home/macro/synopsys/fpga/N-2018.03-SP1/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/macro/synopsys/fpga/N-2018.03-SP1/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/macro/synopsys/fpga/N-2018.03-SP1/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/macro/synopsys/fpga/N-2018.03-SP1/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/macro/github/verilog-basic/identify_example/xilinx/src/flowled.v" (library work)
Verilog syntax check successful!

Identify db is up to date. No re-compile necessary

@END

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 96MB peak: 97MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug  5 08:37:48 2023

###########################################################]
