
Loading design for application trce from file rotlr00_rotlr0.ncd.
Design name: toprotLR00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Wed Feb 26 10:59:46 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o rotLR00_rotLR0.twr -gui -msgset C:/lscc/diamond/3.11_x64/bin/nt64/Arqui/Practicas/rotLR00/promote.xml rotLR00_rotLR0.ncd rotLR00_rotLR0.prf 
Design file:     rotlr00_rotlr0.ncd
Preference file: rotlr00_rotlr0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "SLR00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 467.049ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SLR00/D01/sdiv[13]  (from SLR00/sclk +)
   Destination:    FF         Data in        SLR00/D01/sdiv[20]  (to SLR00/sclk +)

   Delay:              13.570ns  (46.9% logic, 53.1% route), 19 logic levels.

 Constraint Details:

     13.570ns physical path delay SLR00/D01/SLICE_4 to SLR00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.049ns

 Physical Path Details:

      Data path SLR00/D01/SLICE_4 to SLR00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C18D.CLK to     R16C18D.Q0 SLR00/D01/SLICE_4 (from SLR00/sclk)
ROUTE         5     1.546     R16C18D.Q0 to     R15C17A.A1 SLR00/D01/sdiv[13]
CTOF_DEL    ---     0.452     R15C17A.A1 to     R15C17A.F1 SLR00/D01/SLICE_33
ROUTE         1     0.882     R15C17A.F1 to     R15C18C.B1 SLR00/D01/sdiv15lto18_i_a2_17_0
CTOF_DEL    ---     0.452     R15C18C.B1 to     R15C18C.F1 SLR00/D01/SLICE_18
ROUTE         5     0.893     R15C18C.F1 to     R15C19D.A0 SLR00/D01/N_3_18
CTOF_DEL    ---     0.452     R15C19D.A0 to     R15C19D.F0 SLR00/D01/SLICE_28
ROUTE         1     0.851     R15C19D.F0 to     R14C19C.A0 SLR00/D01/sdiv15lt20
CTOF_DEL    ---     0.452     R14C19C.A0 to     R14C19C.F0 SLR00/D01/SLICE_22
ROUTE         2     0.618     R14C19C.F0 to     R14C19D.B0 SLR00/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.452     R14C19D.B0 to     R14C19D.F0 SLR00/D01/SLICE_21
ROUTE         1     0.656     R14C19D.F0 to     R14C18A.C1 SLR00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C18A.C1 to     R14C18A.F1 SLR00/D01/SLICE_16
ROUTE         2     0.890     R14C18A.F1 to     R14C17C.B0 SLR00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452     R14C17C.B0 to     R14C17C.F0 SLR00/D01/SLICE_37
ROUTE         1     0.873     R14C17C.F0 to     R16C17A.A0 SLR00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R16C17A.A0 to    R16C17A.FCO SLR00/D01/SLICE_0
ROUTE         1     0.000    R16C17A.FCO to    R16C17B.FCI SLR00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C17B.FCI to    R16C17B.FCO SLR00/D01/SLICE_10
ROUTE         1     0.000    R16C17B.FCO to    R16C17C.FCI SLR00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C17C.FCI to    R16C17C.FCO SLR00/D01/SLICE_9
ROUTE         1     0.000    R16C17C.FCO to    R16C17D.FCI SLR00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C17D.FCI to    R16C17D.FCO SLR00/D01/SLICE_8
ROUTE         1     0.000    R16C17D.FCO to    R16C18A.FCI SLR00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C18A.FCI to    R16C18A.FCO SLR00/D01/SLICE_7
ROUTE         1     0.000    R16C18A.FCO to    R16C18B.FCI SLR00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C18B.FCI to    R16C18B.FCO SLR00/D01/SLICE_6
ROUTE         1     0.000    R16C18B.FCO to    R16C18C.FCI SLR00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C18C.FCI to    R16C18C.FCO SLR00/D01/SLICE_5
ROUTE         1     0.000    R16C18C.FCO to    R16C18D.FCI SLR00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C18D.FCI to    R16C18D.FCO SLR00/D01/SLICE_4
ROUTE         1     0.000    R16C18D.FCO to    R16C19A.FCI SLR00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C19A.FCI to    R16C19A.FCO SLR00/D01/SLICE_3
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI SLR00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO SLR00/D01/SLICE_2
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI SLR00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R16C19C.FCI to     R16C19C.F1 SLR00/D01/SLICE_1
ROUTE         1     0.000     R16C19C.F1 to    R16C19C.DI1 SLR00/D01/un1_sdiv[21] (to SLR00/sclk)
                  --------
                   13.570   (46.9% logic, 53.1% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SLR00/D00/OSCInst0 to SLR00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R16C18D.CLK SLR00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLR00/D00/OSCInst0 to SLR00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R16C19C.CLK SLR00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.101ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SLR00/D01/sdiv[13]  (from SLR00/sclk +)
   Destination:    FF         Data in        SLR00/D01/sdiv[19]  (to SLR00/sclk +)

   Delay:              13.518ns  (46.7% logic, 53.3% route), 19 logic levels.

 Constraint Details:

     13.518ns physical path delay SLR00/D01/SLICE_4 to SLR00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.101ns

 Physical Path Details:

      Data path SLR00/D01/SLICE_4 to SLR00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C18D.CLK to     R16C18D.Q0 SLR00/D01/SLICE_4 (from SLR00/sclk)
ROUTE         5     1.546     R16C18D.Q0 to     R15C17A.A1 SLR00/D01/sdiv[13]
CTOF_DEL    ---     0.452     R15C17A.A1 to     R15C17A.F1 SLR00/D01/SLICE_33
ROUTE         1     0.882     R15C17A.F1 to     R15C18C.B1 SLR00/D01/sdiv15lto18_i_a2_17_0
CTOF_DEL    ---     0.452     R15C18C.B1 to     R15C18C.F1 SLR00/D01/SLICE_18
ROUTE         5     0.893     R15C18C.F1 to     R15C19D.A0 SLR00/D01/N_3_18
CTOF_DEL    ---     0.452     R15C19D.A0 to     R15C19D.F0 SLR00/D01/SLICE_28
ROUTE         1     0.851     R15C19D.F0 to     R14C19C.A0 SLR00/D01/sdiv15lt20
CTOF_DEL    ---     0.452     R14C19C.A0 to     R14C19C.F0 SLR00/D01/SLICE_22
ROUTE         2     0.618     R14C19C.F0 to     R14C19D.B0 SLR00/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.452     R14C19D.B0 to     R14C19D.F0 SLR00/D01/SLICE_21
ROUTE         1     0.656     R14C19D.F0 to     R14C18A.C1 SLR00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C18A.C1 to     R14C18A.F1 SLR00/D01/SLICE_16
ROUTE         2     0.890     R14C18A.F1 to     R14C17C.B0 SLR00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452     R14C17C.B0 to     R14C17C.F0 SLR00/D01/SLICE_37
ROUTE         1     0.873     R14C17C.F0 to     R16C17A.A0 SLR00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R16C17A.A0 to    R16C17A.FCO SLR00/D01/SLICE_0
ROUTE         1     0.000    R16C17A.FCO to    R16C17B.FCI SLR00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C17B.FCI to    R16C17B.FCO SLR00/D01/SLICE_10
ROUTE         1     0.000    R16C17B.FCO to    R16C17C.FCI SLR00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C17C.FCI to    R16C17C.FCO SLR00/D01/SLICE_9
ROUTE         1     0.000    R16C17C.FCO to    R16C17D.FCI SLR00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C17D.FCI to    R16C17D.FCO SLR00/D01/SLICE_8
ROUTE         1     0.000    R16C17D.FCO to    R16C18A.FCI SLR00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C18A.FCI to    R16C18A.FCO SLR00/D01/SLICE_7
ROUTE         1     0.000    R16C18A.FCO to    R16C18B.FCI SLR00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C18B.FCI to    R16C18B.FCO SLR00/D01/SLICE_6
ROUTE         1     0.000    R16C18B.FCO to    R16C18C.FCI SLR00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C18C.FCI to    R16C18C.FCO SLR00/D01/SLICE_5
ROUTE         1     0.000    R16C18C.FCO to    R16C18D.FCI SLR00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C18D.FCI to    R16C18D.FCO SLR00/D01/SLICE_4
ROUTE         1     0.000    R16C18D.FCO to    R16C19A.FCI SLR00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C19A.FCI to    R16C19A.FCO SLR00/D01/SLICE_3
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI SLR00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO SLR00/D01/SLICE_2
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI SLR00/D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R16C19C.FCI to     R16C19C.F0 SLR00/D01/SLICE_1
ROUTE         1     0.000     R16C19C.F0 to    R16C19C.DI0 SLR00/D01/un1_sdiv[20] (to SLR00/sclk)
                  --------
                   13.518   (46.7% logic, 53.3% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SLR00/D00/OSCInst0 to SLR00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R16C18D.CLK SLR00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLR00/D00/OSCInst0 to SLR00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R16C19C.CLK SLR00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.195ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SLR00/D01/sdiv[13]  (from SLR00/sclk +)
   Destination:    FF         Data in        SLR00/D01/sdiv[18]  (to SLR00/sclk +)

   Delay:              13.424ns  (46.3% logic, 53.7% route), 18 logic levels.

 Constraint Details:

     13.424ns physical path delay SLR00/D01/SLICE_4 to SLR00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.195ns

 Physical Path Details:

      Data path SLR00/D01/SLICE_4 to SLR00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C18D.CLK to     R16C18D.Q0 SLR00/D01/SLICE_4 (from SLR00/sclk)
ROUTE         5     1.546     R16C18D.Q0 to     R15C17A.A1 SLR00/D01/sdiv[13]
CTOF_DEL    ---     0.452     R15C17A.A1 to     R15C17A.F1 SLR00/D01/SLICE_33
ROUTE         1     0.882     R15C17A.F1 to     R15C18C.B1 SLR00/D01/sdiv15lto18_i_a2_17_0
CTOF_DEL    ---     0.452     R15C18C.B1 to     R15C18C.F1 SLR00/D01/SLICE_18
ROUTE         5     0.893     R15C18C.F1 to     R15C19D.A0 SLR00/D01/N_3_18
CTOF_DEL    ---     0.452     R15C19D.A0 to     R15C19D.F0 SLR00/D01/SLICE_28
ROUTE         1     0.851     R15C19D.F0 to     R14C19C.A0 SLR00/D01/sdiv15lt20
CTOF_DEL    ---     0.452     R14C19C.A0 to     R14C19C.F0 SLR00/D01/SLICE_22
ROUTE         2     0.618     R14C19C.F0 to     R14C19D.B0 SLR00/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.452     R14C19D.B0 to     R14C19D.F0 SLR00/D01/SLICE_21
ROUTE         1     0.656     R14C19D.F0 to     R14C18A.C1 SLR00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C18A.C1 to     R14C18A.F1 SLR00/D01/SLICE_16
ROUTE         2     0.890     R14C18A.F1 to     R14C17C.B0 SLR00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452     R14C17C.B0 to     R14C17C.F0 SLR00/D01/SLICE_37
ROUTE         1     0.873     R14C17C.F0 to     R16C17A.A0 SLR00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R16C17A.A0 to    R16C17A.FCO SLR00/D01/SLICE_0
ROUTE         1     0.000    R16C17A.FCO to    R16C17B.FCI SLR00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C17B.FCI to    R16C17B.FCO SLR00/D01/SLICE_10
ROUTE         1     0.000    R16C17B.FCO to    R16C17C.FCI SLR00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C17C.FCI to    R16C17C.FCO SLR00/D01/SLICE_9
ROUTE         1     0.000    R16C17C.FCO to    R16C17D.FCI SLR00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C17D.FCI to    R16C17D.FCO SLR00/D01/SLICE_8
ROUTE         1     0.000    R16C17D.FCO to    R16C18A.FCI SLR00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C18A.FCI to    R16C18A.FCO SLR00/D01/SLICE_7
ROUTE         1     0.000    R16C18A.FCO to    R16C18B.FCI SLR00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C18B.FCI to    R16C18B.FCO SLR00/D01/SLICE_6
ROUTE         1     0.000    R16C18B.FCO to    R16C18C.FCI SLR00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C18C.FCI to    R16C18C.FCO SLR00/D01/SLICE_5
ROUTE         1     0.000    R16C18C.FCO to    R16C18D.FCI SLR00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C18D.FCI to    R16C18D.FCO SLR00/D01/SLICE_4
ROUTE         1     0.000    R16C18D.FCO to    R16C19A.FCI SLR00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C19A.FCI to    R16C19A.FCO SLR00/D01/SLICE_3
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI SLR00/D01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R16C19B.FCI to     R16C19B.F1 SLR00/D01/SLICE_2
ROUTE         1     0.000     R16C19B.F1 to    R16C19B.DI1 SLR00/D01/un1_sdiv[19] (to SLR00/sclk)
                  --------
                   13.424   (46.3% logic, 53.7% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path SLR00/D00/OSCInst0 to SLR00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R16C18D.CLK SLR00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLR00/D00/OSCInst0 to SLR00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R16C19B.CLK SLR00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.247ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SLR00/D01/sdiv[13]  (from SLR00/sclk +)
   Destination:    FF         Data in        SLR00/D01/sdiv[17]  (to SLR00/sclk +)

   Delay:              13.372ns  (46.1% logic, 53.9% route), 18 logic levels.

 Constraint Details:

     13.372ns physical path delay SLR00/D01/SLICE_4 to SLR00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.247ns

 Physical Path Details:

      Data path SLR00/D01/SLICE_4 to SLR00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C18D.CLK to     R16C18D.Q0 SLR00/D01/SLICE_4 (from SLR00/sclk)
ROUTE         5     1.546     R16C18D.Q0 to     R15C17A.A1 SLR00/D01/sdiv[13]
CTOF_DEL    ---     0.452     R15C17A.A1 to     R15C17A.F1 SLR00/D01/SLICE_33
ROUTE         1     0.882     R15C17A.F1 to     R15C18C.B1 SLR00/D01/sdiv15lto18_i_a2_17_0
CTOF_DEL    ---     0.452     R15C18C.B1 to     R15C18C.F1 SLR00/D01/SLICE_18
ROUTE         5     0.893     R15C18C.F1 to     R15C19D.A0 SLR00/D01/N_3_18
CTOF_DEL    ---     0.452     R15C19D.A0 to     R15C19D.F0 SLR00/D01/SLICE_28
ROUTE         1     0.851     R15C19D.F0 to     R14C19C.A0 SLR00/D01/sdiv15lt20
CTOF_DEL    ---     0.452     R14C19C.A0 to     R14C19C.F0 SLR00/D01/SLICE_22
ROUTE         2     0.618     R14C19C.F0 to     R14C19D.B0 SLR00/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.452     R14C19D.B0 to     R14C19D.F0 SLR00/D01/SLICE_21
ROUTE         1     0.656     R14C19D.F0 to     R14C18A.C1 SLR00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C18A.C1 to     R14C18A.F1 SLR00/D01/SLICE_16
ROUTE         2     0.890     R14C18A.F1 to     R14C17C.B0 SLR00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452     R14C17C.B0 to     R14C17C.F0 SLR00/D01/SLICE_37
ROUTE         1     0.873     R14C17C.F0 to     R16C17A.A0 SLR00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R16C17A.A0 to    R16C17A.FCO SLR00/D01/SLICE_0
ROUTE         1     0.000    R16C17A.FCO to    R16C17B.FCI SLR00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C17B.FCI to    R16C17B.FCO SLR00/D01/SLICE_10
ROUTE         1     0.000    R16C17B.FCO to    R16C17C.FCI SLR00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C17C.FCI to    R16C17C.FCO SLR00/D01/SLICE_9
ROUTE         1     0.000    R16C17C.FCO to    R16C17D.FCI SLR00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C17D.FCI to    R16C17D.FCO SLR00/D01/SLICE_8
ROUTE         1     0.000    R16C17D.FCO to    R16C18A.FCI SLR00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C18A.FCI to    R16C18A.FCO SLR00/D01/SLICE_7
ROUTE         1     0.000    R16C18A.FCO to    R16C18B.FCI SLR00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C18B.FCI to    R16C18B.FCO SLR00/D01/SLICE_6
ROUTE         1     0.000    R16C18B.FCO to    R16C18C.FCI SLR00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C18C.FCI to    R16C18C.FCO SLR00/D01/SLICE_5
ROUTE         1     0.000    R16C18C.FCO to    R16C18D.FCI SLR00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C18D.FCI to    R16C18D.FCO SLR00/D01/SLICE_4
ROUTE         1     0.000    R16C18D.FCO to    R16C19A.FCI SLR00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C19A.FCI to    R16C19A.FCO SLR00/D01/SLICE_3
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI SLR00/D01/un1_sdiv_cry_16
FCITOF0_DE  ---     0.517    R16C19B.FCI to     R16C19B.F0 SLR00/D01/SLICE_2
ROUTE         1     0.000     R16C19B.F0 to    R16C19B.DI0 SLR00/D01/un1_sdiv[18] (to SLR00/sclk)
                  --------
                   13.372   (46.1% logic, 53.9% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path SLR00/D00/OSCInst0 to SLR00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R16C18D.CLK SLR00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLR00/D00/OSCInst0 to SLR00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R16C19B.CLK SLR00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.257ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SLR00/D01/sdiv[15]  (from SLR00/sclk +)
   Destination:    FF         Data in        SLR00/D01/sdiv[20]  (to SLR00/sclk +)

   Delay:              13.362ns  (47.6% logic, 52.4% route), 19 logic levels.

 Constraint Details:

     13.362ns physical path delay SLR00/D01/SLICE_3 to SLR00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.257ns

 Physical Path Details:

      Data path SLR00/D01/SLICE_3 to SLR00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C19A.CLK to     R16C19A.Q0 SLR00/D01/SLICE_3 (from SLR00/sclk)
ROUTE         5     1.338     R16C19A.Q0 to     R15C17A.C1 SLR00/D01/sdiv[15]
CTOF_DEL    ---     0.452     R15C17A.C1 to     R15C17A.F1 SLR00/D01/SLICE_33
ROUTE         1     0.882     R15C17A.F1 to     R15C18C.B1 SLR00/D01/sdiv15lto18_i_a2_17_0
CTOF_DEL    ---     0.452     R15C18C.B1 to     R15C18C.F1 SLR00/D01/SLICE_18
ROUTE         5     0.893     R15C18C.F1 to     R15C19D.A0 SLR00/D01/N_3_18
CTOF_DEL    ---     0.452     R15C19D.A0 to     R15C19D.F0 SLR00/D01/SLICE_28
ROUTE         1     0.851     R15C19D.F0 to     R14C19C.A0 SLR00/D01/sdiv15lt20
CTOF_DEL    ---     0.452     R14C19C.A0 to     R14C19C.F0 SLR00/D01/SLICE_22
ROUTE         2     0.618     R14C19C.F0 to     R14C19D.B0 SLR00/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.452     R14C19D.B0 to     R14C19D.F0 SLR00/D01/SLICE_21
ROUTE         1     0.656     R14C19D.F0 to     R14C18A.C1 SLR00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C18A.C1 to     R14C18A.F1 SLR00/D01/SLICE_16
ROUTE         2     0.890     R14C18A.F1 to     R14C17C.B0 SLR00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452     R14C17C.B0 to     R14C17C.F0 SLR00/D01/SLICE_37
ROUTE         1     0.873     R14C17C.F0 to     R16C17A.A0 SLR00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R16C17A.A0 to    R16C17A.FCO SLR00/D01/SLICE_0
ROUTE         1     0.000    R16C17A.FCO to    R16C17B.FCI SLR00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C17B.FCI to    R16C17B.FCO SLR00/D01/SLICE_10
ROUTE         1     0.000    R16C17B.FCO to    R16C17C.FCI SLR00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C17C.FCI to    R16C17C.FCO SLR00/D01/SLICE_9
ROUTE         1     0.000    R16C17C.FCO to    R16C17D.FCI SLR00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C17D.FCI to    R16C17D.FCO SLR00/D01/SLICE_8
ROUTE         1     0.000    R16C17D.FCO to    R16C18A.FCI SLR00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C18A.FCI to    R16C18A.FCO SLR00/D01/SLICE_7
ROUTE         1     0.000    R16C18A.FCO to    R16C18B.FCI SLR00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C18B.FCI to    R16C18B.FCO SLR00/D01/SLICE_6
ROUTE         1     0.000    R16C18B.FCO to    R16C18C.FCI SLR00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C18C.FCI to    R16C18C.FCO SLR00/D01/SLICE_5
ROUTE         1     0.000    R16C18C.FCO to    R16C18D.FCI SLR00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C18D.FCI to    R16C18D.FCO SLR00/D01/SLICE_4
ROUTE         1     0.000    R16C18D.FCO to    R16C19A.FCI SLR00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C19A.FCI to    R16C19A.FCO SLR00/D01/SLICE_3
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI SLR00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO SLR00/D01/SLICE_2
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI SLR00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R16C19C.FCI to     R16C19C.F1 SLR00/D01/SLICE_1
ROUTE         1     0.000     R16C19C.F1 to    R16C19C.DI1 SLR00/D01/un1_sdiv[21] (to SLR00/sclk)
                  --------
                   13.362   (47.6% logic, 52.4% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SLR00/D00/OSCInst0 to SLR00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R16C19A.CLK SLR00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLR00/D00/OSCInst0 to SLR00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R16C19C.CLK SLR00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.309ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SLR00/D01/sdiv[15]  (from SLR00/sclk +)
   Destination:    FF         Data in        SLR00/D01/sdiv[19]  (to SLR00/sclk +)

   Delay:              13.310ns  (47.4% logic, 52.6% route), 19 logic levels.

 Constraint Details:

     13.310ns physical path delay SLR00/D01/SLICE_3 to SLR00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.309ns

 Physical Path Details:

      Data path SLR00/D01/SLICE_3 to SLR00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C19A.CLK to     R16C19A.Q0 SLR00/D01/SLICE_3 (from SLR00/sclk)
ROUTE         5     1.338     R16C19A.Q0 to     R15C17A.C1 SLR00/D01/sdiv[15]
CTOF_DEL    ---     0.452     R15C17A.C1 to     R15C17A.F1 SLR00/D01/SLICE_33
ROUTE         1     0.882     R15C17A.F1 to     R15C18C.B1 SLR00/D01/sdiv15lto18_i_a2_17_0
CTOF_DEL    ---     0.452     R15C18C.B1 to     R15C18C.F1 SLR00/D01/SLICE_18
ROUTE         5     0.893     R15C18C.F1 to     R15C19D.A0 SLR00/D01/N_3_18
CTOF_DEL    ---     0.452     R15C19D.A0 to     R15C19D.F0 SLR00/D01/SLICE_28
ROUTE         1     0.851     R15C19D.F0 to     R14C19C.A0 SLR00/D01/sdiv15lt20
CTOF_DEL    ---     0.452     R14C19C.A0 to     R14C19C.F0 SLR00/D01/SLICE_22
ROUTE         2     0.618     R14C19C.F0 to     R14C19D.B0 SLR00/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.452     R14C19D.B0 to     R14C19D.F0 SLR00/D01/SLICE_21
ROUTE         1     0.656     R14C19D.F0 to     R14C18A.C1 SLR00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C18A.C1 to     R14C18A.F1 SLR00/D01/SLICE_16
ROUTE         2     0.890     R14C18A.F1 to     R14C17C.B0 SLR00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452     R14C17C.B0 to     R14C17C.F0 SLR00/D01/SLICE_37
ROUTE         1     0.873     R14C17C.F0 to     R16C17A.A0 SLR00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R16C17A.A0 to    R16C17A.FCO SLR00/D01/SLICE_0
ROUTE         1     0.000    R16C17A.FCO to    R16C17B.FCI SLR00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C17B.FCI to    R16C17B.FCO SLR00/D01/SLICE_10
ROUTE         1     0.000    R16C17B.FCO to    R16C17C.FCI SLR00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C17C.FCI to    R16C17C.FCO SLR00/D01/SLICE_9
ROUTE         1     0.000    R16C17C.FCO to    R16C17D.FCI SLR00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C17D.FCI to    R16C17D.FCO SLR00/D01/SLICE_8
ROUTE         1     0.000    R16C17D.FCO to    R16C18A.FCI SLR00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C18A.FCI to    R16C18A.FCO SLR00/D01/SLICE_7
ROUTE         1     0.000    R16C18A.FCO to    R16C18B.FCI SLR00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C18B.FCI to    R16C18B.FCO SLR00/D01/SLICE_6
ROUTE         1     0.000    R16C18B.FCO to    R16C18C.FCI SLR00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C18C.FCI to    R16C18C.FCO SLR00/D01/SLICE_5
ROUTE         1     0.000    R16C18C.FCO to    R16C18D.FCI SLR00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C18D.FCI to    R16C18D.FCO SLR00/D01/SLICE_4
ROUTE         1     0.000    R16C18D.FCO to    R16C19A.FCI SLR00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C19A.FCI to    R16C19A.FCO SLR00/D01/SLICE_3
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI SLR00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO SLR00/D01/SLICE_2
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI SLR00/D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R16C19C.FCI to     R16C19C.F0 SLR00/D01/SLICE_1
ROUTE         1     0.000     R16C19C.F0 to    R16C19C.DI0 SLR00/D01/un1_sdiv[20] (to SLR00/sclk)
                  --------
                   13.310   (47.4% logic, 52.6% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SLR00/D00/OSCInst0 to SLR00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R16C19A.CLK SLR00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLR00/D00/OSCInst0 to SLR00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R16C19C.CLK SLR00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.341ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SLR00/D01/sdiv[13]  (from SLR00/sclk +)
   Destination:    FF         Data in        SLR00/D01/sdiv[16]  (to SLR00/sclk +)

   Delay:              13.278ns  (45.7% logic, 54.3% route), 17 logic levels.

 Constraint Details:

     13.278ns physical path delay SLR00/D01/SLICE_4 to SLR00/D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.341ns

 Physical Path Details:

      Data path SLR00/D01/SLICE_4 to SLR00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C18D.CLK to     R16C18D.Q0 SLR00/D01/SLICE_4 (from SLR00/sclk)
ROUTE         5     1.546     R16C18D.Q0 to     R15C17A.A1 SLR00/D01/sdiv[13]
CTOF_DEL    ---     0.452     R15C17A.A1 to     R15C17A.F1 SLR00/D01/SLICE_33
ROUTE         1     0.882     R15C17A.F1 to     R15C18C.B1 SLR00/D01/sdiv15lto18_i_a2_17_0
CTOF_DEL    ---     0.452     R15C18C.B1 to     R15C18C.F1 SLR00/D01/SLICE_18
ROUTE         5     0.893     R15C18C.F1 to     R15C19D.A0 SLR00/D01/N_3_18
CTOF_DEL    ---     0.452     R15C19D.A0 to     R15C19D.F0 SLR00/D01/SLICE_28
ROUTE         1     0.851     R15C19D.F0 to     R14C19C.A0 SLR00/D01/sdiv15lt20
CTOF_DEL    ---     0.452     R14C19C.A0 to     R14C19C.F0 SLR00/D01/SLICE_22
ROUTE         2     0.618     R14C19C.F0 to     R14C19D.B0 SLR00/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.452     R14C19D.B0 to     R14C19D.F0 SLR00/D01/SLICE_21
ROUTE         1     0.656     R14C19D.F0 to     R14C18A.C1 SLR00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C18A.C1 to     R14C18A.F1 SLR00/D01/SLICE_16
ROUTE         2     0.890     R14C18A.F1 to     R14C17C.B0 SLR00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452     R14C17C.B0 to     R14C17C.F0 SLR00/D01/SLICE_37
ROUTE         1     0.873     R14C17C.F0 to     R16C17A.A0 SLR00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R16C17A.A0 to    R16C17A.FCO SLR00/D01/SLICE_0
ROUTE         1     0.000    R16C17A.FCO to    R16C17B.FCI SLR00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C17B.FCI to    R16C17B.FCO SLR00/D01/SLICE_10
ROUTE         1     0.000    R16C17B.FCO to    R16C17C.FCI SLR00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C17C.FCI to    R16C17C.FCO SLR00/D01/SLICE_9
ROUTE         1     0.000    R16C17C.FCO to    R16C17D.FCI SLR00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C17D.FCI to    R16C17D.FCO SLR00/D01/SLICE_8
ROUTE         1     0.000    R16C17D.FCO to    R16C18A.FCI SLR00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C18A.FCI to    R16C18A.FCO SLR00/D01/SLICE_7
ROUTE         1     0.000    R16C18A.FCO to    R16C18B.FCI SLR00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C18B.FCI to    R16C18B.FCO SLR00/D01/SLICE_6
ROUTE         1     0.000    R16C18B.FCO to    R16C18C.FCI SLR00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C18C.FCI to    R16C18C.FCO SLR00/D01/SLICE_5
ROUTE         1     0.000    R16C18C.FCO to    R16C18D.FCI SLR00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C18D.FCI to    R16C18D.FCO SLR00/D01/SLICE_4
ROUTE         1     0.000    R16C18D.FCO to    R16C19A.FCI SLR00/D01/un1_sdiv_cry_14
FCITOF1_DE  ---     0.569    R16C19A.FCI to     R16C19A.F1 SLR00/D01/SLICE_3
ROUTE         1     0.000     R16C19A.F1 to    R16C19A.DI1 SLR00/D01/un1_sdiv[17] (to SLR00/sclk)
                  --------
                   13.278   (45.7% logic, 54.3% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path SLR00/D00/OSCInst0 to SLR00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R16C18D.CLK SLR00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLR00/D00/OSCInst0 to SLR00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R16C19A.CLK SLR00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SLR00/D01/sdiv[12]  (from SLR00/sclk +)
   Destination:    FF         Data in        SLR00/D01/sdiv[20]  (to SLR00/sclk +)

   Delay:              13.238ns  (48.1% logic, 51.9% route), 19 logic levels.

 Constraint Details:

     13.238ns physical path delay SLR00/D01/SLICE_5 to SLR00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.381ns

 Physical Path Details:

      Data path SLR00/D01/SLICE_5 to SLR00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C18C.CLK to     R16C18C.Q1 SLR00/D01/SLICE_5 (from SLR00/sclk)
ROUTE         5     1.214     R16C18C.Q1 to     R15C17A.B1 SLR00/D01/sdiv[12]
CTOF_DEL    ---     0.452     R15C17A.B1 to     R15C17A.F1 SLR00/D01/SLICE_33
ROUTE         1     0.882     R15C17A.F1 to     R15C18C.B1 SLR00/D01/sdiv15lto18_i_a2_17_0
CTOF_DEL    ---     0.452     R15C18C.B1 to     R15C18C.F1 SLR00/D01/SLICE_18
ROUTE         5     0.893     R15C18C.F1 to     R15C19D.A0 SLR00/D01/N_3_18
CTOF_DEL    ---     0.452     R15C19D.A0 to     R15C19D.F0 SLR00/D01/SLICE_28
ROUTE         1     0.851     R15C19D.F0 to     R14C19C.A0 SLR00/D01/sdiv15lt20
CTOF_DEL    ---     0.452     R14C19C.A0 to     R14C19C.F0 SLR00/D01/SLICE_22
ROUTE         2     0.618     R14C19C.F0 to     R14C19D.B0 SLR00/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.452     R14C19D.B0 to     R14C19D.F0 SLR00/D01/SLICE_21
ROUTE         1     0.656     R14C19D.F0 to     R14C18A.C1 SLR00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C18A.C1 to     R14C18A.F1 SLR00/D01/SLICE_16
ROUTE         2     0.890     R14C18A.F1 to     R14C17C.B0 SLR00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452     R14C17C.B0 to     R14C17C.F0 SLR00/D01/SLICE_37
ROUTE         1     0.873     R14C17C.F0 to     R16C17A.A0 SLR00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R16C17A.A0 to    R16C17A.FCO SLR00/D01/SLICE_0
ROUTE         1     0.000    R16C17A.FCO to    R16C17B.FCI SLR00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C17B.FCI to    R16C17B.FCO SLR00/D01/SLICE_10
ROUTE         1     0.000    R16C17B.FCO to    R16C17C.FCI SLR00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C17C.FCI to    R16C17C.FCO SLR00/D01/SLICE_9
ROUTE         1     0.000    R16C17C.FCO to    R16C17D.FCI SLR00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C17D.FCI to    R16C17D.FCO SLR00/D01/SLICE_8
ROUTE         1     0.000    R16C17D.FCO to    R16C18A.FCI SLR00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C18A.FCI to    R16C18A.FCO SLR00/D01/SLICE_7
ROUTE         1     0.000    R16C18A.FCO to    R16C18B.FCI SLR00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C18B.FCI to    R16C18B.FCO SLR00/D01/SLICE_6
ROUTE         1     0.000    R16C18B.FCO to    R16C18C.FCI SLR00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C18C.FCI to    R16C18C.FCO SLR00/D01/SLICE_5
ROUTE         1     0.000    R16C18C.FCO to    R16C18D.FCI SLR00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C18D.FCI to    R16C18D.FCO SLR00/D01/SLICE_4
ROUTE         1     0.000    R16C18D.FCO to    R16C19A.FCI SLR00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C19A.FCI to    R16C19A.FCO SLR00/D01/SLICE_3
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI SLR00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO SLR00/D01/SLICE_2
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI SLR00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R16C19C.FCI to     R16C19C.F1 SLR00/D01/SLICE_1
ROUTE         1     0.000     R16C19C.F1 to    R16C19C.DI1 SLR00/D01/un1_sdiv[21] (to SLR00/sclk)
                  --------
                   13.238   (48.1% logic, 51.9% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SLR00/D00/OSCInst0 to SLR00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R16C18C.CLK SLR00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLR00/D00/OSCInst0 to SLR00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R16C19C.CLK SLR00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.393ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SLR00/D01/sdiv[13]  (from SLR00/sclk +)
   Destination:    FF         Data in        SLR00/D01/sdiv[15]  (to SLR00/sclk +)

   Delay:              13.226ns  (45.5% logic, 54.5% route), 17 logic levels.

 Constraint Details:

     13.226ns physical path delay SLR00/D01/SLICE_4 to SLR00/D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.393ns

 Physical Path Details:

      Data path SLR00/D01/SLICE_4 to SLR00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C18D.CLK to     R16C18D.Q0 SLR00/D01/SLICE_4 (from SLR00/sclk)
ROUTE         5     1.546     R16C18D.Q0 to     R15C17A.A1 SLR00/D01/sdiv[13]
CTOF_DEL    ---     0.452     R15C17A.A1 to     R15C17A.F1 SLR00/D01/SLICE_33
ROUTE         1     0.882     R15C17A.F1 to     R15C18C.B1 SLR00/D01/sdiv15lto18_i_a2_17_0
CTOF_DEL    ---     0.452     R15C18C.B1 to     R15C18C.F1 SLR00/D01/SLICE_18
ROUTE         5     0.893     R15C18C.F1 to     R15C19D.A0 SLR00/D01/N_3_18
CTOF_DEL    ---     0.452     R15C19D.A0 to     R15C19D.F0 SLR00/D01/SLICE_28
ROUTE         1     0.851     R15C19D.F0 to     R14C19C.A0 SLR00/D01/sdiv15lt20
CTOF_DEL    ---     0.452     R14C19C.A0 to     R14C19C.F0 SLR00/D01/SLICE_22
ROUTE         2     0.618     R14C19C.F0 to     R14C19D.B0 SLR00/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.452     R14C19D.B0 to     R14C19D.F0 SLR00/D01/SLICE_21
ROUTE         1     0.656     R14C19D.F0 to     R14C18A.C1 SLR00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C18A.C1 to     R14C18A.F1 SLR00/D01/SLICE_16
ROUTE         2     0.890     R14C18A.F1 to     R14C17C.B0 SLR00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452     R14C17C.B0 to     R14C17C.F0 SLR00/D01/SLICE_37
ROUTE         1     0.873     R14C17C.F0 to     R16C17A.A0 SLR00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R16C17A.A0 to    R16C17A.FCO SLR00/D01/SLICE_0
ROUTE         1     0.000    R16C17A.FCO to    R16C17B.FCI SLR00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C17B.FCI to    R16C17B.FCO SLR00/D01/SLICE_10
ROUTE         1     0.000    R16C17B.FCO to    R16C17C.FCI SLR00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C17C.FCI to    R16C17C.FCO SLR00/D01/SLICE_9
ROUTE         1     0.000    R16C17C.FCO to    R16C17D.FCI SLR00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C17D.FCI to    R16C17D.FCO SLR00/D01/SLICE_8
ROUTE         1     0.000    R16C17D.FCO to    R16C18A.FCI SLR00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C18A.FCI to    R16C18A.FCO SLR00/D01/SLICE_7
ROUTE         1     0.000    R16C18A.FCO to    R16C18B.FCI SLR00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C18B.FCI to    R16C18B.FCO SLR00/D01/SLICE_6
ROUTE         1     0.000    R16C18B.FCO to    R16C18C.FCI SLR00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C18C.FCI to    R16C18C.FCO SLR00/D01/SLICE_5
ROUTE         1     0.000    R16C18C.FCO to    R16C18D.FCI SLR00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C18D.FCI to    R16C18D.FCO SLR00/D01/SLICE_4
ROUTE         1     0.000    R16C18D.FCO to    R16C19A.FCI SLR00/D01/un1_sdiv_cry_14
FCITOF0_DE  ---     0.517    R16C19A.FCI to     R16C19A.F0 SLR00/D01/SLICE_3
ROUTE         1     0.000     R16C19A.F0 to    R16C19A.DI0 SLR00/D01/un1_sdiv[16] (to SLR00/sclk)
                  --------
                   13.226   (45.5% logic, 54.5% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path SLR00/D00/OSCInst0 to SLR00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R16C18D.CLK SLR00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLR00/D00/OSCInst0 to SLR00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R16C19A.CLK SLR00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.403ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SLR00/D01/sdiv[15]  (from SLR00/sclk +)
   Destination:    FF         Data in        SLR00/D01/sdiv[18]  (to SLR00/sclk +)

   Delay:              13.216ns  (47.0% logic, 53.0% route), 18 logic levels.

 Constraint Details:

     13.216ns physical path delay SLR00/D01/SLICE_3 to SLR00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.403ns

 Physical Path Details:

      Data path SLR00/D01/SLICE_3 to SLR00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C19A.CLK to     R16C19A.Q0 SLR00/D01/SLICE_3 (from SLR00/sclk)
ROUTE         5     1.338     R16C19A.Q0 to     R15C17A.C1 SLR00/D01/sdiv[15]
CTOF_DEL    ---     0.452     R15C17A.C1 to     R15C17A.F1 SLR00/D01/SLICE_33
ROUTE         1     0.882     R15C17A.F1 to     R15C18C.B1 SLR00/D01/sdiv15lto18_i_a2_17_0
CTOF_DEL    ---     0.452     R15C18C.B1 to     R15C18C.F1 SLR00/D01/SLICE_18
ROUTE         5     0.893     R15C18C.F1 to     R15C19D.A0 SLR00/D01/N_3_18
CTOF_DEL    ---     0.452     R15C19D.A0 to     R15C19D.F0 SLR00/D01/SLICE_28
ROUTE         1     0.851     R15C19D.F0 to     R14C19C.A0 SLR00/D01/sdiv15lt20
CTOF_DEL    ---     0.452     R14C19C.A0 to     R14C19C.F0 SLR00/D01/SLICE_22
ROUTE         2     0.618     R14C19C.F0 to     R14C19D.B0 SLR00/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.452     R14C19D.B0 to     R14C19D.F0 SLR00/D01/SLICE_21
ROUTE         1     0.656     R14C19D.F0 to     R14C18A.C1 SLR00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C18A.C1 to     R14C18A.F1 SLR00/D01/SLICE_16
ROUTE         2     0.890     R14C18A.F1 to     R14C17C.B0 SLR00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452     R14C17C.B0 to     R14C17C.F0 SLR00/D01/SLICE_37
ROUTE         1     0.873     R14C17C.F0 to     R16C17A.A0 SLR00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R16C17A.A0 to    R16C17A.FCO SLR00/D01/SLICE_0
ROUTE         1     0.000    R16C17A.FCO to    R16C17B.FCI SLR00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C17B.FCI to    R16C17B.FCO SLR00/D01/SLICE_10
ROUTE         1     0.000    R16C17B.FCO to    R16C17C.FCI SLR00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C17C.FCI to    R16C17C.FCO SLR00/D01/SLICE_9
ROUTE         1     0.000    R16C17C.FCO to    R16C17D.FCI SLR00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C17D.FCI to    R16C17D.FCO SLR00/D01/SLICE_8
ROUTE         1     0.000    R16C17D.FCO to    R16C18A.FCI SLR00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C18A.FCI to    R16C18A.FCO SLR00/D01/SLICE_7
ROUTE         1     0.000    R16C18A.FCO to    R16C18B.FCI SLR00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C18B.FCI to    R16C18B.FCO SLR00/D01/SLICE_6
ROUTE         1     0.000    R16C18B.FCO to    R16C18C.FCI SLR00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C18C.FCI to    R16C18C.FCO SLR00/D01/SLICE_5
ROUTE         1     0.000    R16C18C.FCO to    R16C18D.FCI SLR00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C18D.FCI to    R16C18D.FCO SLR00/D01/SLICE_4
ROUTE         1     0.000    R16C18D.FCO to    R16C19A.FCI SLR00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C19A.FCI to    R16C19A.FCO SLR00/D01/SLICE_3
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI SLR00/D01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R16C19B.FCI to     R16C19B.F1 SLR00/D01/SLICE_2
ROUTE         1     0.000     R16C19B.F1 to    R16C19B.DI1 SLR00/D01/un1_sdiv[19] (to SLR00/sclk)
                  --------
                   13.216   (47.0% logic, 53.0% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path SLR00/D00/OSCInst0 to SLR00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R16C19A.CLK SLR00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLR00/D00/OSCInst0 to SLR00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R16C19B.CLK SLR00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

Report:   72.886MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SLR00/sclk" 2.080000 MHz |             |             |
;                                       |    2.080 MHz|   72.886 MHz|  19  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk00_c   Source: SLR00/D01/SLICE_15.Q0   Loads: 14
   No transfer within this clock domain is found

Clock Domain: SLR00/sclk   Source: SLR00/D00/OSCInst0.OSC   Loads: 12
   Covered under: FREQUENCY NET "SLR00/sclk" 2.080000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5335 paths, 1 nets, and 235 connections (74.84% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Wed Feb 26 10:59:47 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o rotLR00_rotLR0.twr -gui -msgset C:/lscc/diamond/3.11_x64/bin/nt64/Arqui/Practicas/rotLR00/promote.xml rotLR00_rotLR0.ncd rotLR00_rotLR0.prf 
Design file:     rotlr00_rotlr0.ncd
Preference file: rotlr00_rotlr0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "SLR00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SLR00/D01/sdiv[1]  (from SLR00/sclk +)
   Destination:    FF         Data in        SLR00/D01/sdiv[1]  (to SLR00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLR00/D01/SLICE_10 to SLR00/D01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLR00/D01/SLICE_10 to SLR00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C17B.CLK to     R16C17B.Q0 SLR00/D01/SLICE_10 (from SLR00/sclk)
ROUTE         2     0.132     R16C17B.Q0 to     R16C17B.A0 SLR00/D01/sdiv[1]
CTOF_DEL    ---     0.101     R16C17B.A0 to     R16C17B.F0 SLR00/D01/SLICE_10
ROUTE         1     0.000     R16C17B.F0 to    R16C17B.DI0 SLR00/D01/un1_sdiv[2] (to SLR00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLR00/D00/OSCInst0 to SLR00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R16C17B.CLK SLR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLR00/D00/OSCInst0 to SLR00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R16C17B.CLK SLR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SLR00/D01/sdiv[10]  (from SLR00/sclk +)
   Destination:    FF         Data in        SLR00/D01/sdiv[10]  (to SLR00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLR00/D01/SLICE_6 to SLR00/D01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLR00/D01/SLICE_6 to SLR00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C18B.CLK to     R16C18B.Q1 SLR00/D01/SLICE_6 (from SLR00/sclk)
ROUTE         2     0.132     R16C18B.Q1 to     R16C18B.A1 SLR00/D01/sdiv[10]
CTOF_DEL    ---     0.101     R16C18B.A1 to     R16C18B.F1 SLR00/D01/SLICE_6
ROUTE         1     0.000     R16C18B.F1 to    R16C18B.DI1 SLR00/D01/un1_sdiv[11] (to SLR00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLR00/D00/OSCInst0 to SLR00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R16C18B.CLK SLR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLR00/D00/OSCInst0 to SLR00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R16C18B.CLK SLR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SLR00/D01/sdiv[12]  (from SLR00/sclk +)
   Destination:    FF         Data in        SLR00/D01/sdiv[12]  (to SLR00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLR00/D01/SLICE_5 to SLR00/D01/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLR00/D01/SLICE_5 to SLR00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C18C.CLK to     R16C18C.Q1 SLR00/D01/SLICE_5 (from SLR00/sclk)
ROUTE         5     0.132     R16C18C.Q1 to     R16C18C.A1 SLR00/D01/sdiv[12]
CTOF_DEL    ---     0.101     R16C18C.A1 to     R16C18C.F1 SLR00/D01/SLICE_5
ROUTE         1     0.000     R16C18C.F1 to    R16C18C.DI1 SLR00/D01/un1_sdiv[13] (to SLR00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLR00/D00/OSCInst0 to SLR00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R16C18C.CLK SLR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLR00/D00/OSCInst0 to SLR00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R16C18C.CLK SLR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SLR00/D01/sdiv[20]  (from SLR00/sclk +)
   Destination:    FF         Data in        SLR00/D01/sdiv[20]  (to SLR00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLR00/D01/SLICE_1 to SLR00/D01/SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLR00/D01/SLICE_1 to SLR00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C19C.CLK to     R16C19C.Q1 SLR00/D01/SLICE_1 (from SLR00/sclk)
ROUTE         7     0.132     R16C19C.Q1 to     R16C19C.A1 SLR00/D01/sdiv[20]
CTOF_DEL    ---     0.101     R16C19C.A1 to     R16C19C.F1 SLR00/D01/SLICE_1
ROUTE         1     0.000     R16C19C.F1 to    R16C19C.DI1 SLR00/D01/un1_sdiv[21] (to SLR00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLR00/D00/OSCInst0 to SLR00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R16C19C.CLK SLR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLR00/D00/OSCInst0 to SLR00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R16C19C.CLK SLR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SLR00/D01/sdiv[13]  (from SLR00/sclk +)
   Destination:    FF         Data in        SLR00/D01/sdiv[13]  (to SLR00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLR00/D01/SLICE_4 to SLR00/D01/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLR00/D01/SLICE_4 to SLR00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C18D.CLK to     R16C18D.Q0 SLR00/D01/SLICE_4 (from SLR00/sclk)
ROUTE         5     0.132     R16C18D.Q0 to     R16C18D.A0 SLR00/D01/sdiv[13]
CTOF_DEL    ---     0.101     R16C18D.A0 to     R16C18D.F0 SLR00/D01/SLICE_4
ROUTE         1     0.000     R16C18D.F0 to    R16C18D.DI0 SLR00/D01/un1_sdiv[14] (to SLR00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLR00/D00/OSCInst0 to SLR00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R16C18D.CLK SLR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLR00/D00/OSCInst0 to SLR00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R16C18D.CLK SLR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SLR00/D01/sdiv[15]  (from SLR00/sclk +)
   Destination:    FF         Data in        SLR00/D01/sdiv[15]  (to SLR00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLR00/D01/SLICE_3 to SLR00/D01/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLR00/D01/SLICE_3 to SLR00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C19A.CLK to     R16C19A.Q0 SLR00/D01/SLICE_3 (from SLR00/sclk)
ROUTE         5     0.132     R16C19A.Q0 to     R16C19A.A0 SLR00/D01/sdiv[15]
CTOF_DEL    ---     0.101     R16C19A.A0 to     R16C19A.F0 SLR00/D01/SLICE_3
ROUTE         1     0.000     R16C19A.F0 to    R16C19A.DI0 SLR00/D01/un1_sdiv[16] (to SLR00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLR00/D00/OSCInst0 to SLR00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R16C19A.CLK SLR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLR00/D00/OSCInst0 to SLR00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R16C19A.CLK SLR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SLR00/D01/outdiv  (from SLR00/sclk +)
   Destination:    FF         Data in        SLR00/D01/outdiv  (to SLR00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLR00/D01/SLICE_15 to SLR00/D01/SLICE_15 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLR00/D01/SLICE_15 to SLR00/D01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C19D.CLK to      R2C19D.Q0 SLR00/D01/SLICE_15 (from SLR00/sclk)
ROUTE        14     0.132      R2C19D.Q0 to      R2C19D.A0 clk00_c
CTOF_DEL    ---     0.101      R2C19D.A0 to      R2C19D.F0 SLR00/D01/SLICE_15
ROUTE         1     0.000      R2C19D.F0 to     R2C19D.DI0 SLR00/D01/outdiv_0 (to SLR00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLR00/D00/OSCInst0 to SLR00/D01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to     R2C19D.CLK SLR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLR00/D00/OSCInst0 to SLR00/D01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to     R2C19D.CLK SLR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SLR00/D01/sdiv[3]  (from SLR00/sclk +)
   Destination:    FF         Data in        SLR00/D01/sdiv[3]  (to SLR00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLR00/D01/SLICE_9 to SLR00/D01/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLR00/D01/SLICE_9 to SLR00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C17C.CLK to     R16C17C.Q0 SLR00/D01/SLICE_9 (from SLR00/sclk)
ROUTE         2     0.132     R16C17C.Q0 to     R16C17C.A0 SLR00/D01/sdiv[3]
CTOF_DEL    ---     0.101     R16C17C.A0 to     R16C17C.F0 SLR00/D01/SLICE_9
ROUTE         1     0.000     R16C17C.F0 to    R16C17C.DI0 SLR00/D01/un1_sdiv[4] (to SLR00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLR00/D00/OSCInst0 to SLR00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R16C17C.CLK SLR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLR00/D00/OSCInst0 to SLR00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R16C17C.CLK SLR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SLR00/D01/sdiv[7]  (from SLR00/sclk +)
   Destination:    FF         Data in        SLR00/D01/sdiv[7]  (to SLR00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLR00/D01/SLICE_7 to SLR00/D01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLR00/D01/SLICE_7 to SLR00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C18A.CLK to     R16C18A.Q0 SLR00/D01/SLICE_7 (from SLR00/sclk)
ROUTE         2     0.132     R16C18A.Q0 to     R16C18A.A0 SLR00/D01/sdiv[7]
CTOF_DEL    ---     0.101     R16C18A.A0 to     R16C18A.F0 SLR00/D01/SLICE_7
ROUTE         1     0.000     R16C18A.F0 to    R16C18A.DI0 SLR00/D01/un1_sdiv[8] (to SLR00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLR00/D00/OSCInst0 to SLR00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R16C18A.CLK SLR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLR00/D00/OSCInst0 to SLR00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R16C18A.CLK SLR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SLR00/D01/sdiv[17]  (from SLR00/sclk +)
   Destination:    FF         Data in        SLR00/D01/sdiv[17]  (to SLR00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLR00/D01/SLICE_2 to SLR00/D01/SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLR00/D01/SLICE_2 to SLR00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C19B.CLK to     R16C19B.Q0 SLR00/D01/SLICE_2 (from SLR00/sclk)
ROUTE         5     0.132     R16C19B.Q0 to     R16C19B.A0 SLR00/D01/sdiv[17]
CTOF_DEL    ---     0.101     R16C19B.A0 to     R16C19B.F0 SLR00/D01/SLICE_2
ROUTE         1     0.000     R16C19B.F0 to    R16C19B.DI0 SLR00/D01/un1_sdiv[18] (to SLR00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLR00/D00/OSCInst0 to SLR00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R16C19B.CLK SLR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLR00/D00/OSCInst0 to SLR00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R16C19B.CLK SLR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SLR00/sclk" 2.080000 MHz |             |             |
;                                       |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk00_c   Source: SLR00/D01/SLICE_15.Q0   Loads: 14
   No transfer within this clock domain is found

Clock Domain: SLR00/sclk   Source: SLR00/D00/OSCInst0.OSC   Loads: 12
   Covered under: FREQUENCY NET "SLR00/sclk" 2.080000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5335 paths, 1 nets, and 235 connections (74.84% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

