#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Jul 21 20:20:14 2024
# Process ID: 6234
# Current directory: /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.runs/synth_1
# Command line: vivado -log fpga_core_40g.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga_core_40g.tcl
# Log file: /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.runs/synth_1/fpga_core_40g.vds
# Journal file: /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.runs/synth_1/vivado.jou
# Running On: joseantonio-Legion-5-15IAH7H, OS: Linux, CPU Frequency: 2539.648 MHz, CPU Physical cores: 14, Host memory: 16470 MB
#-----------------------------------------------------------
source fpga_core_40g.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/utils_1/imports/synth_1/eth_mac_10g.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/utils_1/imports/synth_1/eth_mac_10g.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top fpga_core_40g -part xcu200-fsgd2104-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu200'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu200'
INFO: [Device 21-403] Loading part xcu200-fsgd2104-2-e
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6258
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2765.586 ; gain = 397.715 ; free physical = 7918 ; free virtual = 27090
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'TIMEOUT_WIDTH' becomes localparam in 'axil_reg_if_rd' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/axil_reg_if_rd.v:71]
WARNING: [Synth 8-11065] parameter 'TIMEOUT_WIDTH' becomes localparam in 'axil_reg_if_wr' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/axil_reg_if_wr.v:75]
WARNING: [Synth 8-11065] parameter 'ADDR_WIDTH' becomes localparam in 'axis_async_fifo' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_async_fifo.v:145]
WARNING: [Synth 8-11065] parameter 'OUTPUT_FIFO_ADDR_WIDTH' becomes localparam in 'axis_async_fifo' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_async_fifo.v:147]
WARNING: [Synth 8-11065] parameter 'ADDR_WIDTH' becomes localparam in 'axis_fifo' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_fifo.v:137]
WARNING: [Synth 8-11065] parameter 'OUTPUT_FIFO_ADDR_WIDTH' becomes localparam in 'axis_fifo' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_fifo.v:139]
WARNING: [Synth 8-11065] parameter 'EMPTY_WIDTH' becomes localparam in 'axis_xgmii_tx_128' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/rtl/axis_xgmii_tx_128.v:91]
WARNING: [Synth 8-11065] parameter 'MIN_LEN_WIDTH' becomes localparam in 'axis_xgmii_tx_128' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/rtl/axis_xgmii_tx_128.v:92]
WARNING: [Synth 8-6901] identifier 'FLOW_WIDTH' is used before its declaration [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/conf_iface.v:65]
WARNING: [Synth 8-11065] parameter 'MAC_CTRL_ENABLE' becomes localparam in 'eth_mac_40g' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g.v:186]
WARNING: [Synth 8-11065] parameter 'TX_USER_WIDTH_INT' becomes localparam in 'eth_mac_40g' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g.v:187]
WARNING: [Synth 8-11065] parameter 'KEEP_WIDTH' becomes localparam in 'eth_mac_40g_fifo' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:138]
WARNING: [Synth 8-11065] parameter 'STYLE_INT' becomes localparam in 'lfsr' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:355]
WARNING: [Synth 8-6901] identifier 'FLOW_WIDTH' is used before its declaration [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/packet_manager.v:65]
WARNING: [Synth 8-6901] identifier 'DATA_WIDTH' is used before its declaration [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/packetgen_512.v:59]
WARNING: [Synth 8-6901] identifier 'DATA_WIDTH' is used before its declaration [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/packetgen_512.v:60]
WARNING: [Synth 8-11065] parameter 'LEVELS' becomes localparam in 'priority_encoder' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/priority_encoder.v:47]
WARNING: [Synth 8-11065] parameter 'W' becomes localparam in 'priority_encoder' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/priority_encoder.v:48]
WARNING: [Synth 8-11065] parameter 'ADDR_WIDTH' becomes localparam in 'switch_simple_fifo' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/switch_simple_fifo.v:93]
INFO: [Synth 8-6157] synthesizing module 'fpga_core_40g' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/fpga_core_40g.v:34]
INFO: [Synth 8-6157] synthesizing module 'packetgen' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/packetgen.v:29]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter FREQUENCY bound to: 156250 - type: integer 
	Parameter N_FLOWS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'packetgen_512' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/packetgen_512.v:29]
	Parameter FREQUENCY bound to: 156250 - type: integer 
	Parameter N_FLOWS bound to: 2 - type: integer 
	Parameter BANDWIDTHS bound to: 128'b00000000000011110100001001000000000000000000111101000010010000000000000000001111010000100100000000000000000011110100001001000000 
	Parameter SIZES bound to: 44'b00011000000000110000000001100000000011000000 
	Parameter D_MACS bound to: 192'b101010111100110111101111000000000000000000000001101010111100110111101111000000000000000000000010101010111100110111101111000000000000000000000011101010111100110111101111000000000000000000000100 
	Parameter S_MACS bound to: 192'b101111101110111110111110111011110000000000000001101111101110111110111110111011110000000000000010101111101110111110111110111011110000000000000011101111101110111110111110111011110000000000000100 
	Parameter ETHERTYPES bound to: 64'b0000100000000000000010000000000000001000000000000000100000000000 
	Parameter PAYLOADS bound to: -1430532899 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'packet_manager' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/packet_manager.v:29]
	Parameter ID bound to: 0 - type: integer 
	Parameter SIZE bound to: 11'b00011000000 
	Parameter FREQUENCY bound to: 156250 - type: integer 
	Parameter N_FLOWS bound to: 2 - type: integer 
	Parameter BANDWIDTH bound to: 1000000 - type: integer 
	Parameter MAC_D bound to: 48'b101010111100110111101111000000000000000000000100 
	Parameter MAC_S bound to: 48'b101111101110111110111110111011110000000000000100 
	Parameter ETHERTYPE bound to: 16'b0000100000000000 
	Parameter PAYLOAD bound to: 8'b11011101 
INFO: [Synth 8-6157] synthesizing module 'pm_counter' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/pm_counter.v:29]
	Parameter SIZE bound to: 11'b00011000000 
	Parameter FREQUENCY bound to: 156250 - type: integer 
	Parameter BANDWIDTH bound to: 1000000 - type: integer 
	Parameter INTEGRATION_CYCLE bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pm_counter' (0#1) [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/pm_counter.v:29]
INFO: [Synth 8-6155] done synthesizing module 'packet_manager' (0#1) [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/packet_manager.v:29]
INFO: [Synth 8-6157] synthesizing module 'packet_manager__parameterized0' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/packet_manager.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter SIZE bound to: 11'b00011000000 
	Parameter FREQUENCY bound to: 156250 - type: integer 
	Parameter N_FLOWS bound to: 2 - type: integer 
	Parameter BANDWIDTH bound to: 1000000 - type: integer 
	Parameter MAC_D bound to: 48'b101010111100110111101111000000000000000000000011 
	Parameter MAC_S bound to: 48'b101111101110111110111110111011110000000000000011 
	Parameter ETHERTYPE bound to: 16'b0000100000000000 
	Parameter PAYLOAD bound to: 8'b11001100 
INFO: [Synth 8-6155] done synthesizing module 'packet_manager__parameterized0' (0#1) [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/packet_manager.v:29]
INFO: [Synth 8-6157] synthesizing module 'packet_builder' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/packet_builder.v:29]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'packet_builder' (0#1) [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/packet_builder.v:29]
INFO: [Synth 8-6157] synthesizing module 'arbiter' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/arbiter.v:34]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter ARB_BLOCK bound to: 1 - type: integer 
	Parameter ARB_BLOCK_ACK bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/priority_encoder.v:34]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter LSB_HIGH_PRIORITY bound to: 0 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/priority_encoder.v:51]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (0#1) [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/priority_encoder.v:34]
INFO: [Synth 8-6155] done synthesizing module 'arbiter' (0#1) [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/arbiter.v:34]
WARNING: [Synth 8-7071] port 'grant_valid' of module 'arbiter' is unconnected for instance 'flow_arbiter' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/packetgen_512.v:130]
WARNING: [Synth 8-7071] port 'grant_encoded' of module 'arbiter' is unconnected for instance 'flow_arbiter' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/packetgen_512.v:130]
WARNING: [Synth 8-7023] instance 'flow_arbiter' of module 'arbiter' has 7 connections declared, but only 5 given [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/packetgen_512.v:130]
INFO: [Synth 8-6157] synthesizing module 'conf_iface' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/conf_iface.v:30]
	Parameter N_FLOWS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axil_reg_if' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/axil_reg_if.v:34]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter TIMEOUT bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axil_reg_if_wr' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/axil_reg_if_wr.v:34]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter TIMEOUT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axil_reg_if_wr' (0#1) [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/axil_reg_if_wr.v:34]
INFO: [Synth 8-6157] synthesizing module 'axil_reg_if_rd' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/axil_reg_if_rd.v:34]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter TIMEOUT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axil_reg_if_rd' (0#1) [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/axil_reg_if_rd.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axil_reg_if' (0#1) [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/axil_reg_if.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/conf_iface.v:163]
INFO: [Synth 8-6155] done synthesizing module 'conf_iface' (0#1) [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/conf_iface.v:30]
INFO: [Synth 8-6157] synthesizing module 'switch_simple_fifo' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/switch_simple_fifo.v:32]
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 131 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'switch_simple_fifo' (0#1) [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/switch_simple_fifo.v:32]
WARNING: [Synth 8-7071] port 'empty' of module 'switch_simple_fifo' is unconnected for instance 'command_fifo' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/packetgen_512.v:246]
WARNING: [Synth 8-7071] port 'full' of module 'switch_simple_fifo' is unconnected for instance 'command_fifo' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/packetgen_512.v:246]
WARNING: [Synth 8-7071] port 'status_depth' of module 'switch_simple_fifo' is unconnected for instance 'command_fifo' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/packetgen_512.v:246]
WARNING: [Synth 8-7071] port 'status_depth_commit' of module 'switch_simple_fifo' is unconnected for instance 'command_fifo' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/packetgen_512.v:246]
WARNING: [Synth 8-7071] port 'status_overflow' of module 'switch_simple_fifo' is unconnected for instance 'command_fifo' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/packetgen_512.v:246]
WARNING: [Synth 8-7071] port 'status_bad_frame' of module 'switch_simple_fifo' is unconnected for instance 'command_fifo' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/packetgen_512.v:246]
WARNING: [Synth 8-7071] port 'status_good_frame' of module 'switch_simple_fifo' is unconnected for instance 'command_fifo' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/packetgen_512.v:246]
WARNING: [Synth 8-7023] instance 'command_fifo' of module 'switch_simple_fifo' has 21 connections declared, but only 14 given [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/packetgen_512.v:246]
INFO: [Synth 8-6155] done synthesizing module 'packetgen_512' (0#1) [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/packetgen_512.v:29]
INFO: [Synth 8-6157] synthesizing module 'axis_fifo_adapter' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/axis_fifo_adapter.v:34]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter S_DATA_WIDTH bound to: 512 - type: integer 
	Parameter S_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter M_DATA_WIDTH bound to: 128 - type: integer 
	Parameter M_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_adapter' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/axis_adapter.v:34]
	Parameter S_DATA_WIDTH bound to: 512 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1'b1 
	Parameter S_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter M_DATA_WIDTH bound to: 128 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1'b1 
	Parameter M_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_adapter' (0#1) [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/axis_adapter.v:34]
INFO: [Synth 8-6157] synthesizing module 'axis_fifo' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_fifo.v:34]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b1 
	Parameter KEEP_WIDTH bound to: 64 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 0 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo' (0#1) [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_fifo.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo_adapter' (0#1) [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/axis_fifo_adapter.v:34]
WARNING: [Synth 8-7071] port 's_axis_tready' of module 'axis_fifo_adapter' is unconnected for instance 'adapter' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/packetgen.v:145]
WARNING: [Synth 8-7071] port 's_axis_tid' of module 'axis_fifo_adapter' is unconnected for instance 'adapter' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/packetgen.v:145]
WARNING: [Synth 8-7071] port 's_axis_tdest' of module 'axis_fifo_adapter' is unconnected for instance 'adapter' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/packetgen.v:145]
WARNING: [Synth 8-7071] port 's_axis_tuser' of module 'axis_fifo_adapter' is unconnected for instance 'adapter' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/packetgen.v:145]
WARNING: [Synth 8-7071] port 'm_axis_tid' of module 'axis_fifo_adapter' is unconnected for instance 'adapter' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/packetgen.v:145]
WARNING: [Synth 8-7071] port 'm_axis_tdest' of module 'axis_fifo_adapter' is unconnected for instance 'adapter' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/packetgen.v:145]
WARNING: [Synth 8-7071] port 'm_axis_tuser' of module 'axis_fifo_adapter' is unconnected for instance 'adapter' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/packetgen.v:145]
WARNING: [Synth 8-7071] port 'pause_req' of module 'axis_fifo_adapter' is unconnected for instance 'adapter' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/packetgen.v:145]
WARNING: [Synth 8-7071] port 'pause_ack' of module 'axis_fifo_adapter' is unconnected for instance 'adapter' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/packetgen.v:145]
WARNING: [Synth 8-7071] port 'status_depth' of module 'axis_fifo_adapter' is unconnected for instance 'adapter' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/packetgen.v:145]
WARNING: [Synth 8-7071] port 'status_depth_commit' of module 'axis_fifo_adapter' is unconnected for instance 'adapter' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/packetgen.v:145]
WARNING: [Synth 8-7071] port 'status_overflow' of module 'axis_fifo_adapter' is unconnected for instance 'adapter' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/packetgen.v:145]
WARNING: [Synth 8-7071] port 'status_bad_frame' of module 'axis_fifo_adapter' is unconnected for instance 'adapter' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/packetgen.v:145]
WARNING: [Synth 8-7071] port 'status_good_frame' of module 'axis_fifo_adapter' is unconnected for instance 'adapter' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/packetgen.v:145]
WARNING: [Synth 8-7023] instance 'adapter' of module 'axis_fifo_adapter' has 25 connections declared, but only 11 given [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/packetgen.v:145]
INFO: [Synth 8-6155] done synthesizing module 'packetgen' (0#1) [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/packetgen.v:29]
INFO: [Synth 8-6157] synthesizing module 'eth_mac_40g_fifo' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:34]
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter ENABLE_DIC bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter TX_FIFO_DEPTH bound to: 4096 - type: integer 
	Parameter TX_FRAME_FIFO bound to: 1 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 4096 - type: integer 
	Parameter RX_FRAME_FIFO bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eth_mac_40g' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g.v:34]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter KEEP_WIDTH bound to: 16 - type: integer 
	Parameter CTRL_WIDTH bound to: 16 - type: integer 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter ENABLE_DIC bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TS_FMT_TOD bound to: 1 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter TX_PTP_TS_CTRL_IN_TUSER bound to: 0 - type: integer 
	Parameter TX_PTP_TAG_ENABLE bound to: 0 - type: integer 
	Parameter TX_PTP_TAG_WIDTH bound to: 16 - type: integer 
	Parameter TX_USER_WIDTH bound to: 1 - type: integer 
	Parameter RX_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_xgmii_rx_128' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/axis_xgmii_rx_128.v:34]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter KEEP_WIDTH bound to: 16 - type: integer 
	Parameter CTRL_WIDTH bound to: 16 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TS_FMT_TOD bound to: 1 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lfsr' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr' (0#1) [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axis_xgmii_rx_128' (0#1) [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/axis_xgmii_rx_128.v:34]
INFO: [Synth 8-6157] synthesizing module 'axis_xgmii_tx_128' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/rtl/axis_xgmii_tx_128.v:34]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter KEEP_WIDTH bound to: 16 - type: integer 
	Parameter CTRL_WIDTH bound to: 16 - type: integer 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter ENABLE_DIC bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TS_FMT_TOD bound to: 1 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter PTP_TS_CTRL_IN_TUSER bound to: 0 - type: integer 
	Parameter PTP_TAG_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TAG_WIDTH bound to: 16 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized0' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized0' (0#1) [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized1' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized1' (0#1) [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized2' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized2' (0#1) [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized3' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized3' (0#1) [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized4' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 40 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized4' (0#1) [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized5' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 48 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized5' (0#1) [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized6' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 56 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized6' (0#1) [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized7' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized7' (0#1) [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized8' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized8' (0#1) [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized9' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 80 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized9' (0#1) [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized10' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 88 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized10' (0#1) [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized11' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized11' (0#1) [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized12' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 104 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized12' (0#1) [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized13' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 112 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized13' (0#1) [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized14' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 120 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized14' (0#1) [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axis_xgmii_tx_128' (0#1) [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/rtl/axis_xgmii_tx_128.v:34]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_40g' (0#1) [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g.v:34]
WARNING: [Synth 8-7071] port 'tx_lfc_req' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'tx_lfc_resend' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'rx_lfc_en' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'rx_lfc_req' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'rx_lfc_ack' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'tx_pfc_req' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'tx_pfc_resend' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'rx_pfc_en' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'rx_pfc_req' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'rx_pfc_ack' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'tx_lfc_pause_en' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'tx_pause_req' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'tx_pause_ack' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'tx_start_packet' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'rx_start_packet' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'stat_tx_mcf' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'stat_rx_mcf' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'stat_tx_lfc_pkt' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'stat_tx_lfc_xon' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'stat_tx_lfc_xoff' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'stat_tx_lfc_paused' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'stat_tx_pfc_pkt' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'stat_tx_pfc_xon' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'stat_tx_pfc_xoff' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'stat_tx_pfc_paused' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'stat_rx_lfc_pkt' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'stat_rx_lfc_xon' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'stat_rx_lfc_xoff' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'stat_rx_lfc_paused' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'stat_rx_pfc_pkt' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'stat_rx_pfc_xon' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'stat_rx_pfc_xoff' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'stat_rx_pfc_paused' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_eth_dst_mcast' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_check_eth_dst_mcast' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_eth_dst_ucast' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_check_eth_dst_ucast' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_eth_src' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_check_eth_src' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_eth_type' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_opcode_lfc' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_check_opcode_lfc' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_opcode_pfc' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_check_opcode_pfc' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_forward' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_enable' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_eth_dst' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_eth_src' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_eth_type' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_opcode' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_en' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_quanta' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_refresh' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_eth_dst' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_eth_src' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_eth_type' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_opcode' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_en' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_quanta' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_refresh' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_rx_lfc_opcode' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_rx_lfc_en' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_rx_pfc_opcode' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_rx_pfc_en' of module 'eth_mac_40g' is unconnected for instance 'eth_mac_40g_inst' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
WARNING: [Synth 8-7023] instance 'eth_mac_40g_inst' of module 'eth_mac_40g' has 94 connections declared, but only 30 given [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:343]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo_adapter' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v:34]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter S_DATA_WIDTH bound to: 128 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1'b1 
	Parameter S_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter M_DATA_WIDTH bound to: 128 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1 - type: integer 
	Parameter M_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_async_fifo.v:34]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter KEEP_ENABLE bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 16 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo' (0#1) [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_async_fifo.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo_adapter' (0#1) [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v:34]
WARNING: [Synth 8-7071] port 's_pause_req' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:402]
WARNING: [Synth 8-7071] port 's_pause_ack' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:402]
WARNING: [Synth 8-7071] port 'm_pause_req' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:402]
WARNING: [Synth 8-7071] port 'm_pause_ack' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:402]
WARNING: [Synth 8-7071] port 's_status_depth' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:402]
WARNING: [Synth 8-7071] port 's_status_depth_commit' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:402]
WARNING: [Synth 8-7071] port 'm_status_depth' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:402]
WARNING: [Synth 8-7071] port 'm_status_depth_commit' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:402]
WARNING: [Synth 8-7023] instance 'tx_fifo' of module 'axis_async_fifo_adapter' has 34 connections declared, but only 26 given [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:402]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo_adapter__parameterized0' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v:34]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter S_DATA_WIDTH bound to: 128 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1 - type: integer 
	Parameter S_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter M_DATA_WIDTH bound to: 128 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1'b1 
	Parameter M_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo__parameterized0' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_async_fifo.v:34]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter KEEP_ENABLE bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 16 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 1 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo__parameterized0' (0#1) [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_async_fifo.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo_adapter__parameterized0' (0#1) [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v:34]
WARNING: [Synth 8-7071] port 's_pause_req' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:454]
WARNING: [Synth 8-7071] port 's_pause_ack' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:454]
WARNING: [Synth 8-7071] port 'm_pause_req' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:454]
WARNING: [Synth 8-7071] port 'm_pause_ack' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:454]
WARNING: [Synth 8-7071] port 's_status_depth' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:454]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'axis_async_fifo_adapter' has 34 connections declared, but only 26 given [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:454]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_40g_fifo' (0#1) [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/eth_mac_40g_fifo.v:34]
WARNING: [Synth 8-7023] instance 'eth_mac_40g_fifo_inst' of module 'eth_mac_40g_fifo' has 41 connections declared, but only 33 given [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/fpga_core_40g.v:227]
WARNING: [Synth 8-7023] instance 'eth_mac_40g_fifo_inst_qsfp1' of module 'eth_mac_40g_fifo' has 41 connections declared, but only 33 given [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/fpga_core_40g.v:337]
INFO: [Synth 8-6155] done synthesizing module 'fpga_core_40g' (0#1) [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/fpga_core_40g.v:34]
WARNING: [Synth 8-6014] Unused sequential element packet_count_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/pm_counter.v:69]
WARNING: [Synth 8-3848] Net reg_wr_wait in module/entity conf_iface does not have driver. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/conf_iface.v:101]
WARNING: [Synth 8-3848] Net reg_rd_data in module/entity conf_iface does not have driver. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/conf_iface.v:105]
WARNING: [Synth 8-3848] Net reg_rd_wait in module/entity conf_iface does not have driver. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/conf_iface.v:106]
WARNING: [Synth 8-3848] Net reg_rd_ack in module/entity conf_iface does not have driver. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/conf_iface.v:107]
WARNING: [Synth 8-6014] Unused sequential element downsize.m_axis_tid_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/axis_adapter.v:271]
WARNING: [Synth 8-6014] Unused sequential element downsize.m_axis_tdest_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/axis_adapter.v:272]
WARNING: [Synth 8-6014] Unused sequential element downsize.s_axis_tid_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/axis_adapter.v:271]
WARNING: [Synth 8-6014] Unused sequential element downsize.s_axis_tdest_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/axis_adapter.v:272]
WARNING: [Synth 8-6014] Unused sequential element s_frame_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_fifo.v:267]
WARNING: [Synth 8-6014] Unused sequential element drop_frame_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_fifo.v:311]
WARNING: [Synth 8-6014] Unused sequential element send_frame_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_fifo.v:358]
WARNING: [Synth 8-6014] Unused sequential element bad_frame_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_fifo.v:256]
WARNING: [Synth 8-6014] Unused sequential element good_frame_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_fifo.v:257]
WARNING: [Synth 8-6014] Unused sequential element swap_rxd_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/axis_xgmii_rx_128.v:475]
WARNING: [Synth 8-6014] Unused sequential element swap_rxc_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/axis_xgmii_rx_128.v:476]
WARNING: [Synth 8-6014] Unused sequential element swap_rxc_term_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/axis_xgmii_rx_128.v:477]
WARNING: [Synth 8-6014] Unused sequential element xgmii_rxd_d0_no_masked_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/axis_xgmii_rx_128.v:482]
WARNING: [Synth 8-6014] Unused sequential element xgmii_rxc_d0_no_masked_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/axis_xgmii_rx_128.v:483]
WARNING: [Synth 8-6014] Unused sequential element xgmii_rxc_d1_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/axis_xgmii_rx_128.v:485]
WARNING: [Synth 8-6014] Unused sequential element xgmii_term_d0_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/axis_xgmii_rx_128.v:487]
WARNING: [Synth 8-6014] Unused sequential element xgmii_term_d1_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/axis_xgmii_rx_128.v:488]
WARNING: [Synth 8-6014] Unused sequential element lanes_swapped_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/axis_xgmii_rx_128.v:490]
WARNING: [Synth 8-6014] Unused sequential element chivato_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/axis_xgmii_rx_128.v:491]
WARNING: [Synth 8-6014] Unused sequential element framing_error_d2_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/axis_xgmii_rx_128.v:498]
WARNING: [Synth 8-6014] Unused sequential element xgmii_rxc_d0_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/axis_xgmii_rx_128.v:485]
WARNING: [Synth 8-6014] Unused sequential element term_lane_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/axis_xgmii_rx_128.v:507]
WARNING: [Synth 8-6014] Unused sequential element term_present_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/axis_xgmii_rx_128.v:508]
WARNING: [Synth 8-6014] Unused sequential element crc_valid_save_2_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/axis_xgmii_rx_128.v:586]
WARNING: [Synth 8-6014] Unused sequential element last_ts_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/axis_xgmii_rx_128.v:592]
WARNING: [Synth 8-6014] Unused sequential element ts_inc_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/axis_xgmii_rx_128.v:593]
WARNING: [Synth 8-6014] Unused sequential element s_empty_aux_lsb_2_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/rtl/axis_xgmii_tx_128.v:699]
WARNING: [Synth 8-6014] Unused sequential element s_empty_aux_msb_2_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/rtl/axis_xgmii_tx_128.v:701]
WARNING: [Synth 8-6014] Unused sequential element s_tdata_aux_lsb_3_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/rtl/axis_xgmii_tx_128.v:703]
WARNING: [Synth 8-6014] Unused sequential element s_empty_aux_lsb_3_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/rtl/axis_xgmii_tx_128.v:704]
WARNING: [Synth 8-6014] Unused sequential element s_empty_aux_msb_3_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/rtl/axis_xgmii_tx_128.v:706]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tkeep_aux_lsb_2_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/rtl/axis_xgmii_tx_128.v:708]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tkeep_aux_msb_2_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/rtl/axis_xgmii_tx_128.v:710]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tkeep_aux_lsb_3_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/rtl/axis_xgmii_tx_128.v:713]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tkeep_aux_msb_3_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/rtl/axis_xgmii_tx_128.v:715]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tlast_aux_2_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/rtl/axis_xgmii_tx_128.v:718]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tvalid_aux_2_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/rtl/axis_xgmii_tx_128.v:719]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tlast_aux_3_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/rtl/axis_xgmii_tx_128.v:720]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tvalid_aux_3_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/rtl/axis_xgmii_tx_128.v:721]
WARNING: [Synth 8-6014] Unused sequential element s_tdata_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/rtl/axis_xgmii_tx_128.v:723]
WARNING: [Synth 8-6014] Unused sequential element crc_state_reg_reg[3] was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/rtl/axis_xgmii_tx_128.v:741]
WARNING: [Synth 8-6014] Unused sequential element crc_state_reg_reg[2] was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/rtl/axis_xgmii_tx_128.v:741]
WARNING: [Synth 8-6014] Unused sequential element crc_state_reg_reg[1] was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/rtl/axis_xgmii_tx_128.v:741]
WARNING: [Synth 8-6014] Unused sequential element crc_state_reg_reg[0] was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/rtl/axis_xgmii_tx_128.v:741]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_temp_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_async_fifo.v:423]
WARNING: [Synth 8-6014] Unused sequential element send_frame_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_async_fifo.v:436]
WARNING: [Synth 8-6014] Unused sequential element rd_ptr_temp_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_async_fifo.v:670]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_temp_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_async_fifo.v:423]
WARNING: [Synth 8-6014] Unused sequential element send_frame_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_async_fifo.v:436]
WARNING: [Synth 8-6014] Unused sequential element rd_ptr_temp_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_async_fifo.v:670]
WARNING: [Synth 8-3848] Net qsfp_led_act in module/entity fpga_core_40g does not have driver. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/fpga_core_40g.v:55]
WARNING: [Synth 8-3848] Net qsfp_led_stat_g in module/entity fpga_core_40g does not have driver. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/fpga_core_40g.v:56]
WARNING: [Synth 8-3848] Net qsfp_led_stat_y in module/entity fpga_core_40g does not have driver. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/fpga_core_40g.v:57]
WARNING: [Synth 8-3848] Net tx_axis_tdata_qsfp1 in module/entity fpga_core_40g does not have driver. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/fpga_core_40g.v:100]
WARNING: [Synth 8-3848] Net tx_axis_tkeep_qsfp1 in module/entity fpga_core_40g does not have driver. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/fpga_core_40g.v:101]
WARNING: [Synth 8-3848] Net tx_axis_tvalid_qsfp1 in module/entity fpga_core_40g does not have driver. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/fpga_core_40g.v:102]
WARNING: [Synth 8-3848] Net tx_axis_tlast_qsfp1 in module/entity fpga_core_40g does not have driver. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/fpga_core_40g.v:104]
WARNING: [Synth 8-3848] Net tx_axis_tuser_qsfp1 in module/entity fpga_core_40g does not have driver. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/fpga_core_40g.v:105]
WARNING: [Synth 8-3848] Net rx_axis_tready_qsfp1 in module/entity fpga_core_40g does not have driver. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/fpga_core_40g.v:89]
WARNING: [Synth 8-3848] Net rx_axis_tready in module/entity fpga_core_40g does not have driver. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/fpga_core_40g.v:82]
WARNING: [Synth 8-3917] design fpga_core_40g has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[1023] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[1022] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[1021] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[1020] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[1019] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[1018] driven by constant 1
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[1017] driven by constant 1
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[1016] driven by constant 1
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[1015] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[1014] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[1013] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[1012] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[1011] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[1010] driven by constant 1
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[1009] driven by constant 1
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[1008] driven by constant 1
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[1007] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[1006] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[1005] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[1004] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[1003] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[1002] driven by constant 1
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[1001] driven by constant 1
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[1000] driven by constant 1
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[999] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[998] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[997] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[996] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[995] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[994] driven by constant 1
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[993] driven by constant 1
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[992] driven by constant 1
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[991] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[990] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[989] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[988] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[987] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[986] driven by constant 1
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[985] driven by constant 1
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[984] driven by constant 1
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[983] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[982] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[981] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[980] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[979] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[978] driven by constant 1
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[977] driven by constant 1
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[976] driven by constant 1
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[975] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[974] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[973] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[972] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[971] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[970] driven by constant 1
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[969] driven by constant 1
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[968] driven by constant 1
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[967] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[966] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[965] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[964] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[963] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[962] driven by constant 1
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[961] driven by constant 1
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[960] driven by constant 1
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[959] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[958] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[957] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[956] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[955] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[954] driven by constant 1
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[953] driven by constant 1
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[952] driven by constant 1
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[951] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[950] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[949] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[948] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[947] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[946] driven by constant 1
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[945] driven by constant 1
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[944] driven by constant 1
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[943] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[942] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[941] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[940] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[939] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[938] driven by constant 1
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[937] driven by constant 1
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[936] driven by constant 1
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[935] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[934] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[933] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[932] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[931] driven by constant 0
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[930] driven by constant 1
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[929] driven by constant 1
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[928] driven by constant 1
WARNING: [Synth 8-3917] design fpga_core_40g has port eth_txd[927] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port s_axis_tid[7] in module axis_async_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[6] in module axis_async_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[5] in module axis_async_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[4] in module axis_async_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[3] in module axis_async_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[2] in module axis_async_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[1] in module axis_async_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[0] in module axis_async_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[7] in module axis_async_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[6] in module axis_async_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[5] in module axis_async_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[4] in module axis_async_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[3] in module axis_async_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[2] in module axis_async_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[1] in module axis_async_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module axis_async_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_pause_req in module axis_async_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_pause_req in module axis_async_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[7] in module axis_async_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[6] in module axis_async_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[5] in module axis_async_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[4] in module axis_async_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[3] in module axis_async_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[2] in module axis_async_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[1] in module axis_async_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[0] in module axis_async_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[7] in module axis_async_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[6] in module axis_async_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[5] in module axis_async_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[4] in module axis_async_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[3] in module axis_async_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[2] in module axis_async_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[1] in module axis_async_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module axis_async_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_pause_req in module axis_async_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_pause_req in module axis_async_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tuser[0] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[95] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[94] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[93] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[92] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[91] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[90] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[89] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[88] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[87] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[86] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[85] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[84] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[83] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[82] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[81] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[80] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[79] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[78] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[77] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[76] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[75] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[74] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[73] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[72] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[71] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[70] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[69] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[68] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[67] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[66] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[65] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[64] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[63] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[62] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[61] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[60] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[59] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[58] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[57] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[56] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[55] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[54] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[53] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[52] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[51] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[50] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[49] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[48] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[47] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[46] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[45] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[44] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[43] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[42] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[41] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[40] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[39] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[38] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[37] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[36] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[35] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[34] in module axis_xgmii_tx_128 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[33] in module axis_xgmii_tx_128 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:08:54 ; elapsed = 00:08:57 . Memory (MB): peak = 12609.438 ; gain = 10241.566 ; free physical = 289 ; free virtual = 17196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:56 ; elapsed = 00:08:59 . Memory (MB): peak = 12609.438 ; gain = 10241.566 ; free physical = 289 ; free virtual = 17198
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:08:56 ; elapsed = 00:08:59 . Memory (MB): peak = 12609.438 ; gain = 10241.566 ; free physical = 289 ; free virtual = 17198
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.34 . Memory (MB): peak = 12609.438 ; gain = 0.000 ; free physical = 287 ; free virtual = 17198
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'reset'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:58]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_ports reset]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:58]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'reset'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:59]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports reset]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:59]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'qsfp0_rx_p[0]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp0_rx_n[0]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp0_tx_p[0]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp0_tx_n[0]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp0_rx_p[1]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp0_rx_n[1]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp0_tx_p[1]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp0_tx_n[1]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp0_rx_p[2]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp0_rx_n[2]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp0_tx_p[2]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp0_tx_n[2]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp0_rx_p[3]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp0_rx_n[3]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp0_tx_p[3]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp0_tx_n[3]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp0_mgt_refclk_1_p'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp0_mgt_refclk_1_n'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp0_modsell'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp0_resetl'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp0_modprsl'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp0_intl'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp0_lpmode'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp0_refclk_reset'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp0_fs[0]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp0_fs[1]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp0_mgt_refclk_1_p'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:129]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports qsfp0_mgt_refclk_1_p]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:129]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'qsfp0_modsell'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:131]
WARNING: [Vivado 12-584] No ports matched 'qsfp0_resetl'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:131]
WARNING: [Vivado 12-584] No ports matched 'qsfp0_lpmode'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:131]
WARNING: [Vivado 12-584] No ports matched 'qsfp0_refclk_reset'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:131]
WARNING: [Vivado 12-584] No ports matched 'qsfp0_fs[*]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:131]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_ports {qsfp0_modsell qsfp0_resetl qsfp0_lpmode qsfp0_refclk_reset {qsfp0_fs[*]}}]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:131]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'qsfp0_modsell'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:132]
WARNING: [Vivado 12-584] No ports matched 'qsfp0_resetl'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:132]
WARNING: [Vivado 12-584] No ports matched 'qsfp0_lpmode'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:132]
WARNING: [Vivado 12-584] No ports matched 'qsfp0_refclk_reset'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:132]
WARNING: [Vivado 12-584] No ports matched 'qsfp0_fs[*]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:132]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {qsfp0_modsell qsfp0_resetl qsfp0_lpmode qsfp0_refclk_reset {qsfp0_fs[*]}}]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:132]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'qsfp0_modprsl'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:133]
WARNING: [Vivado 12-584] No ports matched 'qsfp0_intl'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:133]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_ports {qsfp0_modprsl qsfp0_intl}]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:133]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'qsfp0_modprsl'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:134]
WARNING: [Vivado 12-584] No ports matched 'qsfp0_intl'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:134]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {qsfp0_modprsl qsfp0_intl}]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:134]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'qsfp1_rx_p[0]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp1_rx_n[0]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp1_tx_p[0]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp1_tx_n[0]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp1_rx_p[1]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp1_rx_n[1]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp1_tx_p[1]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp1_tx_n[1]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp1_rx_p[2]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp1_rx_n[2]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp1_tx_p[2]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp1_tx_n[2]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp1_rx_p[3]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp1_rx_n[3]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp1_tx_p[3]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp1_tx_n[3]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:151]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:151]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp1_mgt_refclk_1_p'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp1_mgt_refclk_1_n'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp1_modsell'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp1_resetl'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp1_modprsl'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp1_intl'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp1_lpmode'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp1_refclk_reset'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp1_fs[0]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp1_fs[1]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp1_mgt_refclk_1_p'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:172]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports qsfp1_mgt_refclk_1_p]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:172]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'qsfp1_modsell'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:174]
WARNING: [Vivado 12-584] No ports matched 'qsfp1_resetl'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:174]
WARNING: [Vivado 12-584] No ports matched 'qsfp1_lpmode'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:174]
WARNING: [Vivado 12-584] No ports matched 'qsfp1_refclk_reset'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:174]
WARNING: [Vivado 12-584] No ports matched 'qsfp1_fs[*]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:174]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_ports {qsfp1_modsell qsfp1_resetl qsfp1_lpmode qsfp1_refclk_reset {qsfp1_fs[*]}}]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:174]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'qsfp1_modsell'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:175]
WARNING: [Vivado 12-584] No ports matched 'qsfp1_resetl'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:175]
WARNING: [Vivado 12-584] No ports matched 'qsfp1_lpmode'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:175]
WARNING: [Vivado 12-584] No ports matched 'qsfp1_refclk_reset'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:175]
WARNING: [Vivado 12-584] No ports matched 'qsfp1_fs[*]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:175]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {qsfp1_modsell qsfp1_resetl qsfp1_lpmode qsfp1_refclk_reset {qsfp1_fs[*]}}]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:175]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'qsfp1_modprsl'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:176]
WARNING: [Vivado 12-584] No ports matched 'qsfp1_intl'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:176]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_ports {qsfp1_modprsl qsfp1_intl}]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:176]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'qsfp1_modprsl'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:177]
WARNING: [Vivado 12-584] No ports matched 'qsfp1_intl'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:177]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {qsfp1_modprsl qsfp1_intl}]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:177]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'i2c_scl'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_sda'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_sda'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:184]
WARNING: [Vivado 12-584] No ports matched 'i2c_scl'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:184]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_ports {i2c_sda i2c_scl}]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:184]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'i2c_sda'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:185]
WARNING: [Vivado 12-584] No ports matched 'i2c_scl'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:185]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {i2c_sda i2c_scl}]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:185]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'i2c_sda'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:186]
WARNING: [Vivado 12-584] No ports matched 'i2c_scl'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:186]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_ports {i2c_sda i2c_scl}]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:186]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'i2c_sda'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:187]
WARNING: [Vivado 12-584] No ports matched 'i2c_scl'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:187]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {i2c_sda i2c_scl}]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:187]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_core_40g_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_core_40g_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/syn/vivado/eth_mac_fifo.tcl]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -regexp -filter {(ORIG_REF_NAME =~ "eth_mac_(10g|1g_(gmii|rgmii)|mii)_fifo(__\w+__\d+)?" ||
REF_NAME =~ "eth_mac_(10g|1g_(gmii|rgmii)|mii)_fifo(__\w+__\d+)?")}'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/syn/vivado/eth_mac_fifo.tcl:23]
Finished Sourcing Tcl File [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/syn/vivado/eth_mac_fifo.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/syn/vivado/eth_mac_fifo.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_core_40g_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_core_40g_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl]
Inserting timing constraints for axis_async_fifo instance eth_mac_40g_fifo_inst/rx_fifo/fifo_inst
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_cells -quiet {{eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[*]} {eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[*]} {eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}}]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_cells -quiet {{eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_reg_reg[*]} {eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[*]} {eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}}]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
Inserting timing constraints for axis_async_fifo instance eth_mac_40g_fifo_inst/tx_fifo/fifo_inst
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_cells -quiet {{eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_reg_reg[*]} {eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_reg_reg[*]} {eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}}]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_cells -quiet {{eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[*]} {eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[*]} {eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}}]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
Inserting timing constraints for axis_async_fifo instance eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_cells -quiet {{eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/wr_ptr_reg_reg[*]} {eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[*]} {eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}}]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_cells -quiet {{eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/rd_ptr_reg_reg[*]} {eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[*]} {eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}}]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
Inserting timing constraints for axis_async_fifo instance eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_cells -quiet {{eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/wr_ptr_reg_reg[*]} {eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/wr_ptr_gray_reg_reg[*]} {eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}}]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_cells -quiet {{eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/rd_ptr_reg_reg[*]} {eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[*]} {eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}}]'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
Finished Sourcing Tcl File [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_core_40g_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_core_40g_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/sync_reset.tcl]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {(ORIG_REF_NAME == sync_reset || REF_NAME == sync_reset)}'. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/sync_reset.tcl:23]
Finished Sourcing Tcl File [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/sync_reset.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/sync_reset.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_core_40g_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_core_40g_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 12673.469 ; gain = 0.000 ; free physical = 261 ; free virtual = 17200
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 12673.504 ; gain = 0.000 ; free physical = 260 ; free virtual = 17200
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:09:08 ; elapsed = 00:09:11 . Memory (MB): peak = 12673.504 ; gain = 10305.633 ; free physical = 255 ; free virtual = 17200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu200-fsgd2104-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:09:08 ; elapsed = 00:09:11 . Memory (MB): peak = 12673.504 ; gain = 10305.633 ; free physical = 255 ; free virtual = 17200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/s_rst_sync3_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/m_rst_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/m_rst_sync3_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/overflow_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/overflow_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/overflow_sync3_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/bad_frame_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/bad_frame_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/bad_frame_sync3_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/good_frame_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/good_frame_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/rx_fifo/fifo_inst/good_frame_sync3_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync3_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/overflow_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/overflow_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/overflow_sync3_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/bad_frame_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/bad_frame_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/bad_frame_sync3_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/good_frame_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/good_frame_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst/tx_fifo/fifo_inst/good_frame_sync3_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/s_rst_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/s_rst_sync3_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/m_rst_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/m_rst_sync3_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/wr_ptr_update_ack_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/wr_ptr_update_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/overflow_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/overflow_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/overflow_sync3_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/bad_frame_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/bad_frame_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/bad_frame_sync3_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/good_frame_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/good_frame_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/rx_fifo/fifo_inst/good_frame_sync3_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/s_rst_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/s_rst_sync3_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/m_rst_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/m_rst_sync3_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/wr_ptr_update_ack_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/wr_ptr_update_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/overflow_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/overflow_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/overflow_sync3_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/bad_frame_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/bad_frame_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/bad_frame_sync3_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/good_frame_sync1_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/good_frame_sync2_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for eth_mac_40g_fifo_inst_qsfp1/tx_fifo/fifo_inst/good_frame_sync3_reg_reg. (constraint file  /home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:09:10 ; elapsed = 00:09:12 . Memory (MB): peak = 12673.504 ; gain = 10305.633 ; free physical = 189 ; free virtual = 17105
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'packet_builder'
WARNING: [Synth 8-3936] Found unconnected internal register 'mngr_id_reg_reg' and it is trimmed from '32' to '1' bits. [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.srcs/sources_1/imports/rtl/conf_iface.v:193]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axis_xgmii_rx_128'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axis_xgmii_tx_128'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
              SEND_START |                               01 |                               01
                    SEND |                               10 |                               10
               SEND_LAST |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'packet_builder'
INFO: [Synth 8-6904] The RAM "switch_simple_fifo:/mem_reg" of size (depth=8 x width=131) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
          STATE_PREAMBLE |                               01 |                               11
           STATE_PAYLOAD |                               10 |                               01
              STATE_LAST |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axis_xgmii_rx_128'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
          STATE_PREAMBLE |                              001 |                              111
           STATE_PAYLOAD |                              010 |                              001
               STATE_PAD |                              011 |                              010
               STATE_ERR |                              100 |                              101
             STATE_FCS_1 |                              101 |                              011
             STATE_FCS_2 |                              110 |                              100
               STATE_IFG |                              111 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axis_xgmii_tx_128'
WARNING: [Synth 8-327] inferring latch for variable 's_tdata_aux_lsb_reg' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/rtl/axis_xgmii_tx_128.v:418]
WARNING: [Synth 8-327] inferring latch for variable 's_tdata_aux_msb_reg' [/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/rtl/axis_xgmii_tx_128.v:419]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:09:45 ; elapsed = 00:09:49 . Memory (MB): peak = 12673.504 ; gain = 10305.633 ; free physical = 288 ; free virtual = 9677
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   2 Input   16 Bit       Adders := 2     
	   5 Input   16 Bit       Adders := 2     
	   3 Input   13 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 12    
	   3 Input    9 Bit       Adders := 16    
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 3     
	   3 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 6     
	   3 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input      9 Bit         XORs := 20    
	   2 Input      7 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 3914  
	   3 Input      1 Bit         XORs := 832   
	   5 Input      1 Bit         XORs := 216   
	   6 Input      1 Bit         XORs := 206   
	   7 Input      1 Bit         XORs := 184   
	   8 Input      1 Bit         XORs := 146   
	   9 Input      1 Bit         XORs := 152   
	  12 Input      1 Bit         XORs := 80    
	  11 Input      1 Bit         XORs := 72    
	  10 Input      1 Bit         XORs := 98    
	  13 Input      1 Bit         XORs := 44    
	  15 Input      1 Bit         XORs := 70    
	  16 Input      1 Bit         XORs := 64    
	  17 Input      1 Bit         XORs := 96    
	  18 Input      1 Bit         XORs := 104   
	   4 Input      1 Bit         XORs := 294   
	  20 Input      1 Bit         XORs := 82    
	  19 Input      1 Bit         XORs := 92    
	  24 Input      1 Bit         XORs := 116   
	  23 Input      1 Bit         XORs := 64    
	  21 Input      1 Bit         XORs := 72    
	  22 Input      1 Bit         XORs := 88    
	  25 Input      1 Bit         XORs := 48    
	  26 Input      1 Bit         XORs := 78    
	  28 Input      1 Bit         XORs := 82    
	  29 Input      1 Bit         XORs := 50    
	  30 Input      1 Bit         XORs := 46    
	  27 Input      1 Bit         XORs := 52    
	  31 Input      1 Bit         XORs := 50    
	  34 Input      1 Bit         XORs := 54    
	  33 Input      1 Bit         XORs := 78    
	  37 Input      1 Bit         XORs := 54    
	  38 Input      1 Bit         XORs := 66    
	  36 Input      1 Bit         XORs := 58    
	  35 Input      1 Bit         XORs := 62    
	  41 Input      1 Bit         XORs := 36    
	  40 Input      1 Bit         XORs := 46    
	  39 Input      1 Bit         XORs := 36    
	  44 Input      1 Bit         XORs := 46    
	  14 Input      1 Bit         XORs := 46    
	  32 Input      1 Bit         XORs := 58    
	  42 Input      1 Bit         XORs := 28    
	  45 Input      1 Bit         XORs := 48    
	  47 Input      1 Bit         XORs := 32    
	  46 Input      1 Bit         XORs := 40    
	  48 Input      1 Bit         XORs := 36    
	  52 Input      1 Bit         XORs := 24    
	  51 Input      1 Bit         XORs := 28    
	  49 Input      1 Bit         XORs := 24    
	  55 Input      1 Bit         XORs := 18    
	  54 Input      1 Bit         XORs := 20    
	  56 Input      1 Bit         XORs := 22    
	  53 Input      1 Bit         XORs := 32    
	  57 Input      1 Bit         XORs := 22    
	  58 Input      1 Bit         XORs := 14    
	  60 Input      1 Bit         XORs := 10    
	  61 Input      1 Bit         XORs := 12    
	  43 Input      1 Bit         XORs := 36    
	  62 Input      1 Bit         XORs := 4     
	  50 Input      1 Bit         XORs := 30    
	  70 Input      1 Bit         XORs := 4     
	  63 Input      1 Bit         XORs := 6     
	  64 Input      1 Bit         XORs := 6     
	  59 Input      1 Bit         XORs := 12    
	  66 Input      1 Bit         XORs := 2     
	  69 Input      1 Bit         XORs := 2     
+---XORs : 
	                9 Bit    Wide XORs := 64    
+---Registers : 
	              578 Bit    Registers := 2     
	              512 Bit    Registers := 2     
	              146 Bit    Registers := 8     
	              131 Bit    Registers := 2     
	              128 Bit    Registers := 11    
	               64 Bit    Registers := 12    
	               48 Bit    Registers := 8     
	               32 Bit    Registers := 30    
	               16 Bit    Registers := 13    
	               11 Bit    Registers := 4     
	                9 Bit    Registers := 64    
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 16    
	                2 Bit    Registers := 22    
	                1 Bit    Registers := 216   
+---RAMs : 
	              36K Bit	(64 X 578 bit)          RAMs := 1     
	              36K Bit	(256 X 146 bit)          RAMs := 4     
	               1K Bit	(8 X 131 bit)          RAMs := 1     
+---Muxes : 
	   3 Input  512 Bit        Muxes := 1     
	   2 Input  512 Bit        Muxes := 2     
	   2 Input  131 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 5     
	   4 Input  128 Bit        Muxes := 2     
	   8 Input  128 Bit        Muxes := 4     
	   4 Input   64 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 2     
	  10 Input   48 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 19    
	   4 Input   16 Bit        Muxes := 4     
	  16 Input   16 Bit        Muxes := 2     
	   8 Input   16 Bit        Muxes := 4     
	   2 Input   11 Bit        Muxes := 1     
	   4 Input   11 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 48    
	   2 Input    8 Bit        Muxes := 68    
	   8 Input    6 Bit        Muxes := 2     
	  10 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 42    
	  17 Input    4 Bit        Muxes := 2     
	   8 Input    4 Bit        Muxes := 4     
	  16 Input    3 Bit        Muxes := 2     
	  24 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 7     
	   2 Input    2 Bit        Muxes := 43    
	   2 Input    1 Bit        Muxes := 206   
	   4 Input    1 Bit        Muxes := 16    
	   9 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 3     
	  16 Input    1 Bit        Muxes := 4     
	  15 Input    1 Bit        Muxes := 4     
	   8 Input    1 Bit        Muxes := 28    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-6904] The RAM "packetgen_inst/generator/command_fifo/mem_reg" of size (depth=8 x width=131) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "packetgen_inst/generator/command_fifo/mem_reg" of size (depth=8 x width=131) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("packetgen_inst/adapter/fifo_inst/mem_reg") is too shallow (depth = 64) to use URAM. Choosing BRAM instead of URAM 
RAM ("fpga_core_40g/tx_fifo/fifo_inst/mem_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("fpga_core_40g/rx_fifo/fifo_inst/mem_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("fpga_core_40g/tx_fifo/fifo_inst/mem_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("fpga_core_40g/rx_fifo/fifo_inst/mem_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg_reg[1]) is unused and will be removed from module axis_xgmii_rx_128.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg_reg[0]) is unused and will be removed from module axis_xgmii_rx_128.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:09:56 ; elapsed = 00:10:01 . Memory (MB): peak = 12673.504 ; gain = 10305.633 ; free physical = 250 ; free virtual = 9620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+---------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name    | RTL Object                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|packetgen_inst | adapter/fifo_inst/mem_reg | 64 x 578(READ_FIRST)   | W |   | 64 x 578(WRITE_FIRST)  |   | R | Port A and B     | 1      | 8      |                 | 
|fpga_core_40g  | tx_fifo/fifo_inst/mem_reg | 256 x 146(NO_CHANGE)   | W |   | 256 x 146(WRITE_FIRST) |   | R | Port A and B     | 1      | 2      |                 | 
|fpga_core_40g  | tx_fifo/fifo_inst/mem_reg | 256 x 146(NO_CHANGE)   | W |   | 256 x 146(WRITE_FIRST) |   | R | Port A and B     | 1      | 2      |                 | 
+---------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+---------------+--------------------------------+-----------+----------------------+----------------+
|Module Name    | RTL Object                     | Inference | Size (Depth x Width) | Primitives     | 
+---------------+--------------------------------+-----------+----------------------+----------------+
|packetgen_inst | generator/command_fifo/mem_reg | Implied   | 8 x 131              | RAM32M16 x 10  | 
+---------------+--------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:10:01 ; elapsed = 00:10:07 . Memory (MB): peak = 12681.031 ; gain = 10313.160 ; free physical = 242 ; free virtual = 9367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:10:01 ; elapsed = 00:10:08 . Memory (MB): peak = 12681.031 ; gain = 10313.160 ; free physical = 239 ; free virtual = 9365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name    | RTL Object                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|packetgen_inst | adapter/fifo_inst/mem_reg | 64 x 578(READ_FIRST)   | W |   | 64 x 578(WRITE_FIRST)  |   | R | Port A and B     | 1      | 8      |                 | 
|fpga_core_40g  | tx_fifo/fifo_inst/mem_reg | 256 x 146(NO_CHANGE)   | W |   | 256 x 146(WRITE_FIRST) |   | R | Port A and B     | 1      | 2      |                 | 
|fpga_core_40g  | tx_fifo/fifo_inst/mem_reg | 256 x 146(NO_CHANGE)   | W |   | 256 x 146(WRITE_FIRST) |   | R | Port A and B     | 1      | 2      |                 | 
+---------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+---------------+--------------------------------+-----------+----------------------+----------------+
|Module Name    | RTL Object                     | Inference | Size (Depth x Width) | Primitives     | 
+---------------+--------------------------------+-----------+----------------------+----------------+
|packetgen_inst | generator/command_fifo/mem_reg | Implied   | 8 x 131              | RAM32M16 x 10  | 
+---------------+--------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'packetgen_inst/adapter/fifo_inst/mem_reg_3' (RAMB36E2) to 'packetgen_inst/adapter/fifo_inst/mem_reg_2'
INFO: [Synth 8-223] decloning instance 'packetgen_inst/adapter/fifo_inst/mem_reg_4' (RAMB36E2) to 'packetgen_inst/adapter/fifo_inst/mem_reg_2'
INFO: [Synth 8-223] decloning instance 'packetgen_inst/adapter/fifo_inst/mem_reg_5' (RAMB36E2) to 'packetgen_inst/adapter/fifo_inst/mem_reg_2'
INFO: [Synth 8-223] decloning instance 'packetgen_inst/adapter/fifo_inst/mem_reg_6' (RAMB36E2) to 'packetgen_inst/adapter/fifo_inst/mem_reg_2'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:10:02 ; elapsed = 00:10:09 . Memory (MB): peak = 12681.031 ; gain = 10313.160 ; free physical = 253 ; free virtual = 9315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:10:04 ; elapsed = 00:10:12 . Memory (MB): peak = 12681.031 ; gain = 10313.160 ; free physical = 243 ; free virtual = 9308
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:10:04 ; elapsed = 00:10:12 . Memory (MB): peak = 12681.031 ; gain = 10313.160 ; free physical = 243 ; free virtual = 9308
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:10:05 ; elapsed = 00:10:12 . Memory (MB): peak = 12681.031 ; gain = 10313.160 ; free physical = 243 ; free virtual = 9308
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:10:05 ; elapsed = 00:10:12 . Memory (MB): peak = 12681.031 ; gain = 10313.160 ; free physical = 243 ; free virtual = 9308
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:10:05 ; elapsed = 00:10:12 . Memory (MB): peak = 12681.031 ; gain = 10313.160 ; free physical = 243 ; free virtual = 9308
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:10:05 ; elapsed = 00:10:12 . Memory (MB): peak = 12681.031 ; gain = 10313.160 ; free physical = 243 ; free virtual = 9308
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     5|
|2     |CARRY8   |    10|
|3     |LUT1     |    17|
|4     |LUT2     |   975|
|5     |LUT3     |  1068|
|6     |LUT4     |  1135|
|7     |LUT5     |   950|
|8     |LUT6     |  4845|
|9     |MUXF7    |    20|
|10    |RAM32M16 |     3|
|11    |RAMB18E2 |     3|
|13    |RAMB36E2 |     8|
|15    |FDCE     |    16|
|16    |FDPE     |     4|
|17    |FDRE     |  2256|
|18    |FDSE     |   233|
|19    |LD       |   256|
|20    |IBUF     |     7|
|21    |OBUF     |  1012|
|22    |OBUFT    |   150|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:10:05 ; elapsed = 00:10:12 . Memory (MB): peak = 12681.031 ; gain = 10313.160 ; free physical = 243 ; free virtual = 9308
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1771 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:09:58 ; elapsed = 00:10:06 . Memory (MB): peak = 12684.941 ; gain = 10253.004 ; free physical = 6296 ; free virtual = 17012
Synthesis Optimization Complete : Time (s): cpu = 00:10:07 ; elapsed = 00:10:14 . Memory (MB): peak = 12684.941 ; gain = 10317.070 ; free physical = 6295 ; free virtual = 17012
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 12684.941 ; gain = 0.000 ; free physical = 6253 ; free virtual = 16991
INFO: [Netlist 29-17] Analyzing 301 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 12721.051 ; gain = 0.000 ; free physical = 6190 ; free virtual = 16963
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 271 instances were transformed.
  BUFG => BUFGCE: 5 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  LD => LDCE: 256 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 3 instances

Synth Design complete | Checksum: 71229854
INFO: [Common 17-83] Releasing license: Synthesis
134 Infos, 504 Warnings, 71 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:10:12 ; elapsed = 00:10:20 . Memory (MB): peak = 12721.086 ; gain = 11430.605 ; free physical = 6166 ; free virtual = 16949
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 14159.337; main = 11889.398; forked = 6260.275
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 24822.215; main = 12721.055; forked = 12180.758
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 12745.062 ; gain = 0.000 ; free physical = 6161 ; free virtual = 16947
INFO: [Common 17-1381] The checkpoint '/home/joseantonio/TFM/verilog-ethernet-toqueteo-190724/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_40g/fpga.runs/synth_1/fpga_core_40g.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fpga_core_40g_utilization_synth.rpt -pb fpga_core_40g_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jul 21 20:30:40 2024...
