<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2022.07.13.12:45:21"
 outputDirectory="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CSEMA5F31C6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_OSC_50_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_OSC_50_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_OSC_50_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UART_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UART_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <interface name="avl_dmem" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="4294967296" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="cpu_clk_out" />
   <property name="associatedReset" value="soc" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="1" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="avl_dmem_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
   <port
       name="avl_dmem_readdata"
       direction="output"
       role="readdata"
       width="32" />
   <port
       name="avl_dmem_readdatavalid"
       direction="output"
       role="readdatavalid"
       width="1" />
   <port name="avl_dmem_response" direction="output" role="response" width="2" />
   <port
       name="avl_dmem_burstcount"
       direction="input"
       role="burstcount"
       width="1" />
   <port
       name="avl_dmem_writedata"
       direction="input"
       role="writedata"
       width="32" />
   <port name="avl_dmem_address" direction="input" role="address" width="32" />
   <port name="avl_dmem_write" direction="input" role="write" width="1" />
   <port name="avl_dmem_read" direction="input" role="read" width="1" />
   <port
       name="avl_dmem_byteenable"
       direction="input"
       role="byteenable"
       width="4" />
   <port
       name="avl_dmem_debugaccess"
       direction="input"
       role="debugaccess"
       width="1" />
  </interface>
  <interface name="avl_imem" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="4294967296" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="cpu_clk_out" />
   <property name="associatedReset" value="soc" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="1" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="avl_imem_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
   <port
       name="avl_imem_readdata"
       direction="output"
       role="readdata"
       width="32" />
   <port
       name="avl_imem_readdatavalid"
       direction="output"
       role="readdatavalid"
       width="1" />
   <port name="avl_imem_response" direction="output" role="response" width="2" />
   <port
       name="avl_imem_burstcount"
       direction="input"
       role="burstcount"
       width="1" />
   <port
       name="avl_imem_writedata"
       direction="input"
       role="writedata"
       width="32" />
   <port name="avl_imem_address" direction="input" role="address" width="32" />
   <port name="avl_imem_write" direction="input" role="write" width="1" />
   <port name="avl_imem_read" direction="input" role="read" width="1" />
   <port
       name="avl_imem_byteenable"
       direction="input"
       role="byteenable"
       width="4" />
   <port
       name="avl_imem_debugaccess"
       direction="input"
       role="debugaccess"
       width="1" />
  </interface>
  <interface name="bld_id" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="bld_id_export" direction="input" role="export" width="32" />
  </interface>
  <interface name="core_clk_freq" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="core_clk_freq_export"
       direction="input"
       role="export"
       width="32" />
  </interface>
  <interface name="cpu_clk_out" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="20000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="true" />
   <property name="ptfSchematicName" value="" />
   <port name="cpu_clk_out_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="cpu_rst_out" kind="reset" start="1">
   <property name="associatedClock" value="cpu_clk_out" />
   <property name="associatedDirectReset" value="soc" />
   <property name="associatedResetSinks" value="soc" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port
       name="cpu_rst_out_reset_n"
       direction="output"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="osc_50" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="osc_50_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="pio_led" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="pio_led_export" direction="output" role="export" width="19" />
  </interface>
  <interface name="pio_sw" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="pio_sw_export" direction="input" role="export" width="19" />
  </interface>
  <interface name="pll" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="pll_reset" direction="input" role="reset" width="1" />
  </interface>
  <interface name="pwrup_rst_n_out" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pwrup_rst_n_out_export"
       direction="output"
       role="export"
       width="1" />
  </interface>
  <interface name="sdram" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="sdram_addr" direction="output" role="addr" width="13" />
   <port name="sdram_ba" direction="output" role="ba" width="2" />
   <port name="sdram_cas_n" direction="output" role="cas_n" width="1" />
   <port name="sdram_cke" direction="output" role="cke" width="1" />
   <port name="sdram_cs_n" direction="output" role="cs_n" width="1" />
   <port name="sdram_dq" direction="bidir" role="dq" width="16" />
   <port name="sdram_dqm" direction="output" role="dqm" width="2" />
   <port name="sdram_ras_n" direction="output" role="ras_n" width="1" />
   <port name="sdram_we_n" direction="output" role="we_n" width="1" />
  </interface>
  <interface name="sdram_clk_out" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="100000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="sdram_clk_out_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="soc" kind="reset" start="0">
   <property name="associatedClock" value="cpu_clk_out" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="soc_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="soc_id" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="soc_id_export" direction="input" role="export" width="32" />
  </interface>
  <interface name="uart" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="cpu_clk_out" />
   <property name="associatedReset" value="soc" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="writeWaitTime" value="0" />
   <port
       name="uart_waitrequest"
       direction="input"
       role="waitrequest"
       width="1" />
   <port name="uart_readdata" direction="input" role="readdata" width="32" />
   <port
       name="uart_readdatavalid"
       direction="input"
       role="readdatavalid"
       width="1" />
   <port name="uart_burstcount" direction="output" role="burstcount" width="1" />
   <port name="uart_writedata" direction="output" role="writedata" width="32" />
   <port name="uart_address" direction="output" role="address" width="5" />
   <port name="uart_write" direction="output" role="write" width="1" />
   <port name="uart_read" direction="output" role="read" width="1" />
   <port name="uart_byteenable" direction="output" role="byteenable" width="4" />
   <port
       name="uart_debugaccess"
       direction="output"
       role="debugaccess"
       width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="de10lite_sopc:1.0:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1657694620,AUTO_OSC_50_CLOCK_DOMAIN=-1,AUTO_OSC_50_CLOCK_RATE=-1,AUTO_OSC_50_RESET_DOMAIN=-1,AUTO_UART_ADDRESS_MAP=,AUTO_UART_ADDRESS_WIDTH=AddressWidth = -1,AUTO_UNIQUE_ID=(altera_avalon_mm_bridge:17.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=32,AUTO_ADDRESS_WIDTH=32,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=32,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=1,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=32,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=1)(altera_avalon_mm_bridge:17.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=32,AUTO_ADDRESS_WIDTH=32,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=32,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=1,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=32,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=1)(altera_avalon_mm_bridge:17.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=5,AUTO_ADDRESS_WIDTH=10,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=5,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=1,PIPELINE_COMMAND=0,PIPELINE_RESPONSE=0,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=10,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(altera_avalon_pio:17.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=20000000,derived_capture=false,derived_do_test_bench_wiring=true,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=3738876602,width=32)(altera_avalon_pio:17.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=20000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=32)(clock_source:17.1:clockFrequency=20000000,clockFrequencyKnown=true,inputClockFrequency=20000000,resetSynchronousEdges=DEASSERT)(altera_error_response_slave:17.1:AXI_ADDR_W=32,AXI_DATA_W=32,AXI_ID_W=4,LOG_CSR_DEPTH=1,REGISTER_AV_INPUTS=0,SUPPORT_CSR=0)(altera_avalon_onchip_memory2:17.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=de10lite_sopc_onchip_ram,blockType=AUTO,copyInitFile=false,dataWidth=64,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=scbl.hex,derived_is_hardcopy=false,derived_set_addr_width=13,derived_set_addr_width2=13,derived_set_data_width=64,derived_set_data_width2=64,derived_singleClockOperation=false,deviceFamily=Cyclone V,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=scbl.hex,instanceID=NONE,memorySize=65536,readDuringWriteMode=DONT_CARE,resetrequest_enabled=false,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=true,useShallowMemBlocks=false,writable=true)(altera_avalon_pio:17.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=20000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=19)(altera_avalon_pio:17.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=20000000,derived_capture=false,derived_do_test_bench_wiring=true,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=0,width=19)(altera_pll:17.1:c_cnt_bypass_en0=false,c_cnt_bypass_en1=false,c_cnt_bypass_en10=true,c_cnt_bypass_en11=true,c_cnt_bypass_en12=true,c_cnt_bypass_en13=true,c_cnt_bypass_en14=true,c_cnt_bypass_en15=true,c_cnt_bypass_en16=true,c_cnt_bypass_en17=true,c_cnt_bypass_en2=false,c_cnt_bypass_en3=true,c_cnt_bypass_en4=true,c_cnt_bypass_en5=true,c_cnt_bypass_en6=true,c_cnt_bypass_en7=true,c_cnt_bypass_en8=true,c_cnt_bypass_en9=true,c_cnt_hi_div0=8,c_cnt_hi_div1=2,c_cnt_hi_div10=1,c_cnt_hi_div11=1,c_cnt_hi_div12=1,c_cnt_hi_div13=1,c_cnt_hi_div14=1,c_cnt_hi_div15=1,c_cnt_hi_div16=1,c_cnt_hi_div17=1,c_cnt_hi_div2=2,c_cnt_hi_div3=1,c_cnt_hi_div4=1,c_cnt_hi_div5=1,c_cnt_hi_div6=1,c_cnt_hi_div7=1,c_cnt_hi_div8=1,c_cnt_hi_div9=1,c_cnt_in_src0=ph_mux_clk,c_cnt_in_src1=ph_mux_clk,c_cnt_in_src10=ph_mux_clk,c_cnt_in_src11=ph_mux_clk,c_cnt_in_src12=ph_mux_clk,c_cnt_in_src13=ph_mux_clk,c_cnt_in_src14=ph_mux_clk,c_cnt_in_src15=ph_mux_clk,c_cnt_in_src16=ph_mux_clk,c_cnt_in_src17=ph_mux_clk,c_cnt_in_src2=ph_mux_clk,c_cnt_in_src3=ph_mux_clk,c_cnt_in_src4=ph_mux_clk,c_cnt_in_src5=ph_mux_clk,c_cnt_in_src6=ph_mux_clk,c_cnt_in_src7=ph_mux_clk,c_cnt_in_src8=ph_mux_clk,c_cnt_in_src9=ph_mux_clk,c_cnt_lo_div0=7,c_cnt_lo_div1=1,c_cnt_lo_div10=1,c_cnt_lo_div11=1,c_cnt_lo_div12=1,c_cnt_lo_div13=1,c_cnt_lo_div14=1,c_cnt_lo_div15=1,c_cnt_lo_div16=1,c_cnt_lo_div17=1,c_cnt_lo_div2=1,c_cnt_lo_div3=1,c_cnt_lo_div4=1,c_cnt_lo_div5=1,c_cnt_lo_div6=1,c_cnt_lo_div7=1,c_cnt_lo_div8=1,c_cnt_lo_div9=1,c_cnt_odd_div_duty_en0=true,c_cnt_odd_div_duty_en1=true,c_cnt_odd_div_duty_en10=false,c_cnt_odd_div_duty_en11=false,c_cnt_odd_div_duty_en12=false,c_cnt_odd_div_duty_en13=false,c_cnt_odd_div_duty_en14=false,c_cnt_odd_div_duty_en15=false,c_cnt_odd_div_duty_en16=false,c_cnt_odd_div_duty_en17=false,c_cnt_odd_div_duty_en2=true,c_cnt_odd_div_duty_en3=false,c_cnt_odd_div_duty_en4=false,c_cnt_odd_div_duty_en5=false,c_cnt_odd_div_duty_en6=false,c_cnt_odd_div_duty_en7=false,c_cnt_odd_div_duty_en8=false,c_cnt_odd_div_duty_en9=false,c_cnt_ph_mux_prst0=0,c_cnt_ph_mux_prst1=0,c_cnt_ph_mux_prst10=0,c_cnt_ph_mux_prst11=0,c_cnt_ph_mux_prst12=0,c_cnt_ph_mux_prst13=0,c_cnt_ph_mux_prst14=0,c_cnt_ph_mux_prst15=0,c_cnt_ph_mux_prst16=0,c_cnt_ph_mux_prst17=0,c_cnt_ph_mux_prst2=0,c_cnt_ph_mux_prst3=0,c_cnt_ph_mux_prst4=0,c_cnt_ph_mux_prst5=0,c_cnt_ph_mux_prst6=0,c_cnt_ph_mux_prst7=0,c_cnt_ph_mux_prst8=0,c_cnt_ph_mux_prst9=0,c_cnt_prst0=1,c_cnt_prst1=1,c_cnt_prst10=1,c_cnt_prst11=1,c_cnt_prst12=1,c_cnt_prst13=1,c_cnt_prst14=1,c_cnt_prst15=1,c_cnt_prst16=1,c_cnt_prst17=1,c_cnt_prst2=1,c_cnt_prst3=1,c_cnt_prst4=1,c_cnt_prst5=1,c_cnt_prst6=1,c_cnt_prst7=1,c_cnt_prst8=1,c_cnt_prst9=1,debug_print_output=false,debug_use_rbc_taf_method=false,device=5CSEMA5F31C6,device_family=Cyclone V,duty_cycle0=50,duty_cycle1=50,duty_cycle10=50,duty_cycle11=50,duty_cycle12=50,duty_cycle13=50,duty_cycle14=50,duty_cycle15=50,duty_cycle16=50,duty_cycle17=50,duty_cycle2=50,duty_cycle3=50,duty_cycle4=50,duty_cycle5=50,duty_cycle6=50,duty_cycle7=50,duty_cycle8=50,duty_cycle9=50,fractional_vco_multiplier=false,gui_active_clk=false,gui_actual_divide_factor0=15,gui_actual_divide_factor1=3,gui_actual_divide_factor10=1,gui_actual_divide_factor11=1,gui_actual_divide_factor12=1,gui_actual_divide_factor13=1,gui_actual_divide_factor14=1,gui_actual_divide_factor15=1,gui_actual_divide_factor16=1,gui_actual_divide_factor17=1,gui_actual_divide_factor2=3,gui_actual_divide_factor3=1,gui_actual_divide_factor4=1,gui_actual_divide_factor5=1,gui_actual_divide_factor6=1,gui_actual_divide_factor7=1,gui_actual_divide_factor8=1,gui_actual_divide_factor9=1,gui_actual_frac_multiply_factor0=1,gui_actual_frac_multiply_factor1=1,gui_actual_frac_multiply_factor10=1,gui_actual_frac_multiply_factor11=1,gui_actual_frac_multiply_factor12=1,gui_actual_frac_multiply_factor13=1,gui_actual_frac_multiply_factor14=1,gui_actual_frac_multiply_factor15=1,gui_actual_frac_multiply_factor16=1,gui_actual_frac_multiply_factor17=1,gui_actual_frac_multiply_factor2=1,gui_actual_frac_multiply_factor3=1,gui_actual_frac_multiply_factor4=1,gui_actual_frac_multiply_factor5=1,gui_actual_frac_multiply_factor6=1,gui_actual_frac_multiply_factor7=1,gui_actual_frac_multiply_factor8=1,gui_actual_frac_multiply_factor9=1,gui_actual_multiply_factor0=3,gui_actual_multiply_factor1=3,gui_actual_multiply_factor10=1,gui_actual_multiply_factor11=1,gui_actual_multiply_factor12=1,gui_actual_multiply_factor13=1,gui_actual_multiply_factor14=1,gui_actual_multiply_factor15=1,gui_actual_multiply_factor16=1,gui_actual_multiply_factor17=1,gui_actual_multiply_factor2=3,gui_actual_multiply_factor3=1,gui_actual_multiply_factor4=1,gui_actual_multiply_factor5=1,gui_actual_multiply_factor6=1,gui_actual_multiply_factor7=1,gui_actual_multiply_factor8=1,gui_actual_multiply_factor9=1,gui_actual_output_clock_frequency0=0 MHz,gui_actual_output_clock_frequency1=0 MHz,gui_actual_output_clock_frequency10=0 MHz,gui_actual_output_clock_frequency11=0 MHz,gui_actual_output_clock_frequency12=0 MHz,gui_actual_output_clock_frequency13=0 MHz,gui_actual_output_clock_frequency14=0 MHz,gui_actual_output_clock_frequency15=0 MHz,gui_actual_output_clock_frequency16=0 MHz,gui_actual_output_clock_frequency17=0 MHz,gui_actual_output_clock_frequency2=0 MHz,gui_actual_output_clock_frequency3=0 MHz,gui_actual_output_clock_frequency4=0 MHz,gui_actual_output_clock_frequency5=0 MHz,gui_actual_output_clock_frequency6=0 MHz,gui_actual_output_clock_frequency7=0 MHz,gui_actual_output_clock_frequency8=0 MHz,gui_actual_output_clock_frequency9=0 MHz,gui_actual_phase_shift0=0,gui_actual_phase_shift1=0,gui_actual_phase_shift10=0,gui_actual_phase_shift11=0,gui_actual_phase_shift12=0,gui_actual_phase_shift13=0,gui_actual_phase_shift14=0,gui_actual_phase_shift15=0,gui_actual_phase_shift16=0,gui_actual_phase_shift17=0,gui_actual_phase_shift2=0,gui_actual_phase_shift3=0,gui_actual_phase_shift4=0,gui_actual_phase_shift5=0,gui_actual_phase_shift6=0,gui_actual_phase_shift7=0,gui_actual_phase_shift8=0,gui_actual_phase_shift9=0,gui_cascade_counter0=false,gui_cascade_counter1=false,gui_cascade_counter10=false,gui_cascade_counter11=false,gui_cascade_counter12=false,gui_cascade_counter13=false,gui_cascade_counter14=false,gui_cascade_counter15=false,gui_cascade_counter16=false,gui_cascade_counter17=false,gui_cascade_counter2=false,gui_cascade_counter3=false,gui_cascade_counter4=false,gui_cascade_counter5=false,gui_cascade_counter6=false,gui_cascade_counter7=false,gui_cascade_counter8=false,gui_cascade_counter9=false,gui_cascade_outclk_index=0,gui_channel_spacing=0.0,gui_clk_bad=false,gui_device_speed_grade=1,gui_divide_factor_c0=1,gui_divide_factor_c1=1,gui_divide_factor_c10=1,gui_divide_factor_c11=1,gui_divide_factor_c12=1,gui_divide_factor_c13=1,gui_divide_factor_c14=1,gui_divide_factor_c15=1,gui_divide_factor_c16=1,gui_divide_factor_c17=1,gui_divide_factor_c2=1,gui_divide_factor_c3=1,gui_divide_factor_c4=1,gui_divide_factor_c5=1,gui_divide_factor_c6=1,gui_divide_factor_c7=1,gui_divide_factor_c8=1,gui_divide_factor_c9=1,gui_divide_factor_n=1,gui_dps_cntr=C0,gui_dps_dir=Positive,gui_dps_num=1,gui_dsm_out_sel=1st_order,gui_duty_cycle0=50,gui_duty_cycle1=50,gui_duty_cycle10=50,gui_duty_cycle11=50,gui_duty_cycle12=50,gui_duty_cycle13=50,gui_duty_cycle14=50,gui_duty_cycle15=50,gui_duty_cycle16=50,gui_duty_cycle17=50,gui_duty_cycle2=50,gui_duty_cycle3=50,gui_duty_cycle4=50,gui_duty_cycle5=50,gui_duty_cycle6=50,gui_duty_cycle7=50,gui_duty_cycle8=50,gui_duty_cycle9=50,gui_en_adv_params=false,gui_en_dps_ports=false,gui_en_phout_ports=false,gui_en_reconf=false,gui_enable_cascade_in=false,gui_enable_cascade_out=false,gui_enable_mif_dps=false,gui_feedback_clock=Global Clock,gui_frac_multiply_factor=1,gui_fractional_cout=32,gui_mif_generate=false,gui_multiply_factor=1,gui_number_of_clocks=3,gui_operation_mode=direct,gui_output_clock_frequency0=20.0,gui_output_clock_frequency1=100.0,gui_output_clock_frequency10=100.0,gui_output_clock_frequency11=100.0,gui_output_clock_frequency12=100.0,gui_output_clock_frequency13=100.0,gui_output_clock_frequency14=100.0,gui_output_clock_frequency15=100.0,gui_output_clock_frequency16=100.0,gui_output_clock_frequency17=100.0,gui_output_clock_frequency2=100.0,gui_output_clock_frequency3=100.0,gui_output_clock_frequency4=100.0,gui_output_clock_frequency5=100.0,gui_output_clock_frequency6=100.0,gui_output_clock_frequency7=100.0,gui_output_clock_frequency8=100.0,gui_output_clock_frequency9=100.0,gui_parameter_list=M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,C-Counter-1 Hi Divide,C-Counter-1 Low Divide,C-Counter-1 Coarse Phase Shift,C-Counter-1 VCO Phase Tap,C-Counter-1 Input Source,C-Counter-1 Bypass Enable,C-Counter-1 Odd Divide Enable,C-Counter-2 Hi Divide,C-Counter-2 Low Divide,C-Counter-2 Coarse Phase Shift,C-Counter-2 VCO Phase Tap,C-Counter-2 Input Source,C-Counter-2 Bypass Enable,C-Counter-2 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset,gui_parameter_values=2,1,256,256,false,true,true,false,8,7,1,0,ph_mux_clk,false,true,2,1,1,0,ph_mux_clk,false,true,2,1,1,0,ph_mux_clk,false,true,2,20,2000,300.0 MHz,1,none,glb,m_cnt,ph_mux_clk,false,gui_phase_shift0=0,gui_phase_shift1=0,gui_phase_shift10=0,gui_phase_shift11=0,gui_phase_shift12=0,gui_phase_shift13=0,gui_phase_shift14=0,gui_phase_shift15=0,gui_phase_shift16=0,gui_phase_shift17=0,gui_phase_shift2=0,gui_phase_shift3=0,gui_phase_shift4=0,gui_phase_shift5=0,gui_phase_shift6=0,gui_phase_shift7=0,gui_phase_shift8=0,gui_phase_shift9=0,gui_phase_shift_deg0=0.0,gui_phase_shift_deg1=0.0,gui_phase_shift_deg10=0.0,gui_phase_shift_deg11=0.0,gui_phase_shift_deg12=0.0,gui_phase_shift_deg13=0.0,gui_phase_shift_deg14=0.0,gui_phase_shift_deg15=0.0,gui_phase_shift_deg16=0.0,gui_phase_shift_deg17=0.0,gui_phase_shift_deg2=0.0,gui_phase_shift_deg3=0.0,gui_phase_shift_deg4=0.0,gui_phase_shift_deg5=0.0,gui_phase_shift_deg6=0.0,gui_phase_shift_deg7=0.0,gui_phase_shift_deg8=0.0,gui_phase_shift_deg9=0.0,gui_phout_division=1,gui_pll_auto_reset=Off,gui_pll_bandwidth_preset=Auto,gui_pll_cascading_mode=Create an adjpllin signal to connect with an upstream PLL,gui_pll_mode=Integer-N PLL,gui_ps_units0=ps,gui_ps_units1=ps,gui_ps_units10=ps,gui_ps_units11=ps,gui_ps_units12=ps,gui_ps_units13=ps,gui_ps_units14=ps,gui_ps_units15=ps,gui_ps_units16=ps,gui_ps_units17=ps,gui_ps_units2=ps,gui_ps_units3=ps,gui_ps_units4=ps,gui_ps_units5=ps,gui_ps_units6=ps,gui_ps_units7=ps,gui_ps_units8=ps,gui_ps_units9=ps,gui_refclk1_frequency=100.0,gui_refclk_switch=false,gui_reference_clock_frequency=100.0,gui_switchover_delay=0,gui_switchover_mode=Automatic Switchover,gui_use_locked=true,m_cnt_bypass_en=false,m_cnt_hi_div=2,m_cnt_lo_div=1,m_cnt_odd_div_duty_en=true,mimic_fbclk_type=none,n_cnt_bypass_en=true,n_cnt_hi_div=256,n_cnt_lo_div=256,n_cnt_odd_div_duty_en=false,number_of_cascade_counters=0,number_of_clocks=3,operation_mode=direct,output_clock_frequency0=20.000000 MHz,output_clock_frequency1=100.000000 MHz,output_clock_frequency10=0 MHz,output_clock_frequency11=0 MHz,output_clock_frequency12=0 MHz,output_clock_frequency13=0 MHz,output_clock_frequency14=0 MHz,output_clock_frequency15=0 MHz,output_clock_frequency16=0 MHz,output_clock_frequency17=0 MHz,output_clock_frequency2=100.000000 MHz,output_clock_frequency3=0 MHz,output_clock_frequency4=0 MHz,output_clock_frequency5=0 MHz,output_clock_frequency6=0 MHz,output_clock_frequency7=0 MHz,output_clock_frequency8=0 MHz,output_clock_frequency9=0 MHz,phase_shift0=0 ps,phase_shift1=0 ps,phase_shift10=0 ps,phase_shift11=0 ps,phase_shift12=0 ps,phase_shift13=0 ps,phase_shift14=0 ps,phase_shift15=0 ps,phase_shift16=0 ps,phase_shift17=0 ps,phase_shift2=0 ps,phase_shift3=0 ps,phase_shift4=0 ps,phase_shift5=0 ps,phase_shift6=0 ps,phase_shift7=0 ps,phase_shift8=0 ps,phase_shift9=0 ps,pll_auto_clk_sw_en=false,pll_bwctrl=2000,pll_clk_loss_sw_en=false,pll_clk_sw_dly=0,pll_clkin_0_src=clk_0,pll_clkin_1_src=clk_0,pll_cp_current=20,pll_dsm_out_sel=1st_order,pll_fbclk_mux_1=glb,pll_fbclk_mux_2=m_cnt,pll_fractional_cout=32,pll_fractional_division=1,pll_m_cnt_in_src=ph_mux_clk,pll_manu_clk_sw_en=false,pll_output_clk_frequency=300.0 MHz,pll_slf_rst=false,pll_subtype=General,pll_type=General,pll_vco_div=2,pll_vcoph_div=1,refclk1_frequency=100.0 MHz,reference_clock_frequency=100.0 MHz)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=20000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_sequencer:17.1:ASRT_DELAY0=0,ASRT_DELAY1=0,ASRT_DELAY2=0,ASRT_DELAY3=0,ASRT_DELAY4=0,ASRT_DELAY5=0,ASRT_DELAY6=0,ASRT_DELAY7=0,ASRT_DELAY8=0,ASRT_DELAY9=0,ASRT_REMAP0=0,ASRT_REMAP1=1,ASRT_REMAP2=2,ASRT_REMAP3=3,ASRT_REMAP4=4,ASRT_REMAP5=5,ASRT_REMAP6=6,ASRT_REMAP7=7,ASRT_REMAP8=8,ASRT_REMAP9=9,ASRT_SEQ_MSG=SEQUENCE DISABLED (All Delays are 0),DSRT_DELAY0=0,DSRT_DELAY1=128,DSRT_DELAY2=0,DSRT_DELAY3=0,DSRT_DELAY4=0,DSRT_DELAY5=0,DSRT_DELAY6=0,DSRT_DELAY7=0,DSRT_DELAY8=0,DSRT_DELAY9=0,DSRT_QUALCNT_0=0,DSRT_QUALCNT_1=0,DSRT_QUALCNT_2=0,DSRT_QUALCNT_3=0,DSRT_QUALCNT_4=0,DSRT_QUALCNT_5=0,DSRT_QUALCNT_6=0,DSRT_QUALCNT_7=0,DSRT_QUALCNT_8=0,DSRT_QUALCNT_9=0,DSRT_REMAP0=0,DSRT_REMAP1=1,DSRT_REMAP2=2,DSRT_REMAP3=3,DSRT_REMAP4=4,DSRT_REMAP5=5,DSRT_REMAP6=6,DSRT_REMAP7=7,DSRT_REMAP8=8,DSRT_REMAP9=9,DSRT_SEQ_MSG=reset_in_deasserted-&gt; reset_out0 -&gt; #128-&gt; reset_out1,ENABLE_ASSERTION_SEQUENCE=0,ENABLE_CSR=0,ENABLE_DEASSERTION_INPUT_QUAL=0,ENABLE_DEASSERTION_SEQUENCE=1,ENABLE_RESET_REQUEST_INPUT=0,LIST_ASRT_DELAY=0,0,0,0,0,0,0,0,0,0,LIST_ASRT_SEQ=0,1,2,3,4,5,6,7,8,9,LIST_DSRT_DELAY=0,128,0,0,0,0,0,0,0,0,LIST_DSRT_SEQ=0,1,2,3,4,5,6,7,8,9,MIN_ASRT_TIME=0,NUM_INPUTS=1,NUM_OUTPUTS=2,RESET_OUT_NAME=reset_out0,reset_out1,USE_DSRT_QUAL=0,0,0,0,0,0,0,0,0,0)(altera_avalon_new_sdram_controller:17.1:TAC=5.4,TMRD=3,TRCD=15.0,TRFC=70.0,TRP=15.0,TWR=14.0,addressWidth=25,bankWidth=2,casLatency=3,clockRate=100000000,columnWidth=10,componentName=de10lite_sopc_sdram,dataWidth=16,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=7.8125,registerDataIn=true,rowWidth=13,size=67108864)(altera_avalon_pio:17.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=20000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=32)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=true)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=true)(avalon:17.1:arbitrationPriority=1,baseAddress=0xff010000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0xffff0000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0xffff0000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0xff020000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0xff029000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0xff001000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0xff000000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0xff002000,defaultConnection=false)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)"
   instancePathKey="de10lite_sopc"
   kind="de10lite_sopc"
   version="1.0"
   name="de10lite_sopc">
  <parameter name="AUTO_UART_ADDRESS_MAP" value="" />
  <parameter name="AUTO_GENERATION_ID" value="1657694620" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_OSC_50_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_OSC_50_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_UART_ADDRESS_WIDTH" value="AddressWidth = -1" />
  <parameter name="AUTO_OSC_50_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/de10lite_sopc.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_bld_id.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_core_clk_freq.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_error_response_slave.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_error_response_slave_resp_logic.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_error_response_slave_reg_fifo.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_onchip_ram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_pio_led.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_pio_sw.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_pll_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_pll_0.qip"
       type="OTHER"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_reset_sequencer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_reset_sequencer_main.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_reset_sequencer_seq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_reset_sequencer_deglitch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_reset_sequencer_deglitch_main.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_reset_sequencer_dlycntr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_reset_sequencer_av_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_reset_controller.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_reset_synchronizer.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_sdram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_axi_slave_ni.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_error_response_slave/altera_error_response_slave_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_error_response_slave/altera_error_response_slave.sv" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_error_response_slave/altera_error_response_slave_resp_logic.sv" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_error_response_slave/altera_error_response_slave_reg_fifo.sv" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/altera_pll/source/top/pll_hw.tcl" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_reset_sequencer/altera_reset_sequencer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni.sv" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 0 starting:de10lite_sopc "de10lite_sopc"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>15</b> modules, <b>39</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>13</b> modules, <b>34</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>23</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces avl_imem.m0 and avl_imem_m0_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces avl_dmem.m0 and avl_dmem_m0_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces onchip_ram_s1_translator.avalon_anti_slave_0 and onchip_ram.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sdram_s1_translator.avalon_anti_slave_0 and sdram.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces avl_uart_s0_translator.avalon_anti_slave_0 and avl_uart.s0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_led_s1_translator.avalon_anti_slave_0 and pio_led.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_sw_s1_translator.avalon_anti_slave_0 and pio_sw.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces bld_id_s1_translator.avalon_anti_slave_0 and bld_id.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces soc_id_s1_translator.avalon_anti_slave_0 and soc_id.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces core_clk_freq_s1_translator.avalon_anti_slave_0 and core_clk_freq.s1</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>44</b> modules, <b>176</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>56</b> modules, <b>212</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>58</b> modules, <b>220</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>60</b> modules, <b>226</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>83</b> modules, <b>278</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>87</b> modules, <b>290</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink1</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_001.sink3</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>91</b> modules, <b>310</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>91</b> modules, <b>312</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>95</b> modules, <b>409</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>16</b> modules, <b>42</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>16</b> modules, <b>42</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>19</b> modules, <b>48</b> connections]]></message>
   <message level="Debug" culprit="de10lite_sopc"><![CDATA["<b>de10lite_sopc</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc"><![CDATA["<b>de10lite_sopc</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc"><![CDATA["<b>de10lite_sopc</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc"><![CDATA["<b>de10lite_sopc</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/de10lite_sopc_bld_id</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc"><![CDATA["<b>de10lite_sopc</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/de10lite_sopc_core_clk_freq</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc"><![CDATA["<b>de10lite_sopc</b>" reuses <b>altera_error_response_slave</b> "<b>submodules/altera_error_response_slave</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc"><![CDATA["<b>de10lite_sopc</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/de10lite_sopc_onchip_ram</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc"><![CDATA["<b>de10lite_sopc</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/de10lite_sopc_pio_led</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc"><![CDATA["<b>de10lite_sopc</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/de10lite_sopc_pio_sw</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc"><![CDATA["<b>de10lite_sopc</b>" reuses <b>altera_pll</b> "<b>submodules/de10lite_sopc_pll_0</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc"><![CDATA["<b>de10lite_sopc</b>" reuses <b>altera_reset_sequencer</b> "<b>submodules/altera_reset_sequencer</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc"><![CDATA["<b>de10lite_sopc</b>" reuses <b>altera_avalon_new_sdram_controller</b> "<b>submodules/de10lite_sopc_sdram</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc"><![CDATA["<b>de10lite_sopc</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/de10lite_sopc_core_clk_freq</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc"><![CDATA["<b>de10lite_sopc</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/de10lite_sopc_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc"><![CDATA["<b>de10lite_sopc</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc"><![CDATA["<b>de10lite_sopc</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc"><![CDATA["<b>de10lite_sopc</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 16 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="avl_dmem"><![CDATA["<b>de10lite_sopc</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>avl_dmem</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 13 starting:altera_avalon_pio "submodules/de10lite_sopc_bld_id"</message>
   <message level="Info" culprit="bld_id">Starting RTL generation for module 'de10lite_sopc_bld_id'</message>
   <message level="Info" culprit="bld_id">  Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_bld_id --dir=C:/Users/ANASTA~1/AppData/Local/Temp/alt9186_1581023115971791163.dir/0003_bld_id_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/ANASTA~1/AppData/Local/Temp/alt9186_1581023115971791163.dir/0003_bld_id_gen//de10lite_sopc_bld_id_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="bld_id">Done RTL generation for module 'de10lite_sopc_bld_id'</message>
   <message level="Info" culprit="bld_id"><![CDATA["<b>de10lite_sopc</b>" instantiated <b>altera_avalon_pio</b> "<b>bld_id</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 12 starting:altera_avalon_pio "submodules/de10lite_sopc_core_clk_freq"</message>
   <message level="Info" culprit="core_clk_freq">Starting RTL generation for module 'de10lite_sopc_core_clk_freq'</message>
   <message level="Info" culprit="core_clk_freq">  Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_core_clk_freq --dir=C:/Users/ANASTA~1/AppData/Local/Temp/alt9186_1581023115971791163.dir/0004_core_clk_freq_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/ANASTA~1/AppData/Local/Temp/alt9186_1581023115971791163.dir/0004_core_clk_freq_gen//de10lite_sopc_core_clk_freq_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="core_clk_freq">Done RTL generation for module 'de10lite_sopc_core_clk_freq'</message>
   <message level="Info" culprit="core_clk_freq"><![CDATA["<b>de10lite_sopc</b>" instantiated <b>altera_avalon_pio</b> "<b>core_clk_freq</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 11 starting:altera_error_response_slave "submodules/altera_error_response_slave"</message>
   <message level="Info" culprit="default_slave"><![CDATA["<b>de10lite_sopc</b>" instantiated <b>altera_error_response_slave</b> "<b>default_slave</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 10 starting:altera_avalon_onchip_memory2 "submodules/de10lite_sopc_onchip_ram"</message>
   <message level="Info" culprit="onchip_ram">Starting RTL generation for module 'de10lite_sopc_onchip_ram'</message>
   <message level="Info" culprit="onchip_ram">  Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=de10lite_sopc_onchip_ram --dir=C:/Users/ANASTA~1/AppData/Local/Temp/alt9186_1581023115971791163.dir/0005_onchip_ram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/ANASTA~1/AppData/Local/Temp/alt9186_1581023115971791163.dir/0005_onchip_ram_gen//de10lite_sopc_onchip_ram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="onchip_ram">Done RTL generation for module 'de10lite_sopc_onchip_ram'</message>
   <message level="Info" culprit="onchip_ram"><![CDATA["<b>de10lite_sopc</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_ram</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 9 starting:altera_avalon_pio "submodules/de10lite_sopc_pio_led"</message>
   <message level="Info" culprit="pio_led">Starting RTL generation for module 'de10lite_sopc_pio_led'</message>
   <message level="Info" culprit="pio_led">  Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_pio_led --dir=C:/Users/ANASTA~1/AppData/Local/Temp/alt9186_1581023115971791163.dir/0006_pio_led_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/ANASTA~1/AppData/Local/Temp/alt9186_1581023115971791163.dir/0006_pio_led_gen//de10lite_sopc_pio_led_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_led">Done RTL generation for module 'de10lite_sopc_pio_led'</message>
   <message level="Info" culprit="pio_led"><![CDATA["<b>de10lite_sopc</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_led</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 8 starting:altera_avalon_pio "submodules/de10lite_sopc_pio_sw"</message>
   <message level="Info" culprit="pio_sw">Starting RTL generation for module 'de10lite_sopc_pio_sw'</message>
   <message level="Info" culprit="pio_sw">  Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_pio_sw --dir=C:/Users/ANASTA~1/AppData/Local/Temp/alt9186_1581023115971791163.dir/0007_pio_sw_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/ANASTA~1/AppData/Local/Temp/alt9186_1581023115971791163.dir/0007_pio_sw_gen//de10lite_sopc_pio_sw_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_sw">Done RTL generation for module 'de10lite_sopc_pio_sw'</message>
   <message level="Info" culprit="pio_sw"><![CDATA["<b>de10lite_sopc</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_sw</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 7 starting:altera_pll "submodules/de10lite_sopc_pll_0"</message>
   <message level="Info" culprit="pll_0"><![CDATA["<b>de10lite_sopc</b>" instantiated <b>altera_pll</b> "<b>pll_0</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 6 starting:altera_reset_sequencer "submodules/altera_reset_sequencer"</message>
   <message level="Info" culprit="reset_sequencer_0"><![CDATA["<b>de10lite_sopc</b>" instantiated <b>altera_reset_sequencer</b> "<b>reset_sequencer_0</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 5 starting:altera_avalon_new_sdram_controller "submodules/de10lite_sopc_sdram"</message>
   <message level="Info" culprit="sdram">Starting RTL generation for module 'de10lite_sopc_sdram'</message>
   <message level="Info" culprit="sdram">  Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=de10lite_sopc_sdram --dir=C:/Users/ANASTA~1/AppData/Local/Temp/alt9186_1581023115971791163.dir/0010_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/ANASTA~1/AppData/Local/Temp/alt9186_1581023115971791163.dir/0010_sdram_gen//de10lite_sopc_sdram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sdram">Done RTL generation for module 'de10lite_sopc_sdram'</message>
   <message level="Info" culprit="sdram"><![CDATA["<b>de10lite_sopc</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 3 starting:altera_mm_interconnect "submodules/de10lite_sopc_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>82</b> modules, <b>281</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>82</b> modules, <b>281</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>82</b> modules, <b>281</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>82</b> modules, <b>281</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>82</b> modules, <b>281</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>82</b> modules, <b>281</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>82</b> modules, <b>281</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>82</b> modules, <b>281</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>82</b> modules, <b>281</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>82</b> modules, <b>281</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>82</b> modules, <b>281</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.002s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.036s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.139s/0.194s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.024s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.046s/0.050s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.002s/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.032s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.051s/0.060s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.002s/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.030s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.061s/0.077s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.002s/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.036s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.062s/0.069s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.002s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.026s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.055s/0.061s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.001s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.033s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.055s/0.056s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.030s/0.037s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>90</b> modules, <b>305</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_axi_slave_ni</b> "<b>submodules/altera_merlin_axi_slave_ni</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_cmd_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_cmd_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_cmd_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_cmd_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_cmd_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_cmd_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>de10lite_sopc</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 85 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="avl_imem_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>avl_imem_m0_translator</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 83 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="onchip_ram_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>onchip_ram_s1_translator</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 75 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="avl_imem_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>avl_imem_m0_agent</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 73 starting:altera_merlin_axi_slave_ni "submodules/altera_merlin_axi_slave_ni"</message>
   <message level="Info" culprit="default_slave_axi_error_if_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_axi_slave_ni</b> "<b>default_slave_axi_error_if_agent</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 72 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="onchip_ram_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>onchip_ram_s1_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 71 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="onchip_ram_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>onchip_ram_s1_agent_rsp_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 55 starting:altera_merlin_router "submodules/de10lite_sopc_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 54 starting:altera_merlin_router "submodules/de10lite_sopc_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 53 starting:altera_merlin_router "submodules/de10lite_sopc_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 51 starting:altera_merlin_router "submodules/de10lite_sopc_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 50 starting:altera_merlin_router "submodules/de10lite_sopc_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 49 starting:altera_merlin_router "submodules/de10lite_sopc_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 43 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="avl_imem_m0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>avl_imem_m0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 41 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="onchip_ram_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>onchip_ram_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 39 starting:altera_merlin_demultiplexer "submodules/de10lite_sopc_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 38 starting:altera_merlin_demultiplexer "submodules/de10lite_sopc_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 37 starting:altera_merlin_multiplexer "submodules/de10lite_sopc_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 33 starting:altera_merlin_multiplexer "submodules/de10lite_sopc_mm_interconnect_0_cmd_mux_004"</message>
   <message level="Info" culprit="cmd_mux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_004</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 27 starting:altera_merlin_demultiplexer "submodules/de10lite_sopc_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 24 starting:altera_merlin_demultiplexer "submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_003"</message>
   <message level="Info" culprit="rsp_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 23 starting:altera_merlin_demultiplexer "submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_004"</message>
   <message level="Info" culprit="rsp_demux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 17 starting:altera_merlin_multiplexer "submodules/de10lite_sopc_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 16 starting:altera_merlin_multiplexer "submodules/de10lite_sopc_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 15 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="onchip_ram_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>onchip_ram_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 11 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 7 starting:altera_avalon_st_adapter "submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 2 starting:error_adapter "submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 7 starting:altera_avalon_st_adapter "submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 1 starting:error_adapter "submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 7 starting:altera_avalon_st_adapter "submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_002"><![CDATA["<b>avalon_st_adapter_002</b>" reuses <b>error_adapter</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 0 starting:error_adapter "submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_002</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 88 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>de10lite_sopc</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_reset_controller.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_reset_synchronizer.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_mm_bridge:17.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=32,AUTO_ADDRESS_WIDTH=32,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=32,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=1,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=32,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=1"
   instancePathKey="de10lite_sopc:.:avl_dmem"
   kind="altera_avalon_mm_bridge"
   version="17.1"
   name="altera_avalon_mm_bridge">
  <parameter name="MAX_BURST_SIZE" value="1" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de10lite_sopc" as="avl_dmem,avl_imem,avl_uart" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 16 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="avl_dmem"><![CDATA["<b>de10lite_sopc</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>avl_dmem</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:17.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=20000000,derived_capture=false,derived_do_test_bench_wiring=true,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=3738876602,width=32"
   instancePathKey="de10lite_sopc:.:bld_id"
   kind="altera_avalon_pio"
   version="17.1"
   name="de10lite_sopc_bld_id">
  <parameter name="derived_do_test_bench_wiring" value="true" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="20000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="3738876602" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="32" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Input" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_bld_id.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de10lite_sopc" as="bld_id" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 13 starting:altera_avalon_pio "submodules/de10lite_sopc_bld_id"</message>
   <message level="Info" culprit="bld_id">Starting RTL generation for module 'de10lite_sopc_bld_id'</message>
   <message level="Info" culprit="bld_id">  Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_bld_id --dir=C:/Users/ANASTA~1/AppData/Local/Temp/alt9186_1581023115971791163.dir/0003_bld_id_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/ANASTA~1/AppData/Local/Temp/alt9186_1581023115971791163.dir/0003_bld_id_gen//de10lite_sopc_bld_id_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="bld_id">Done RTL generation for module 'de10lite_sopc_bld_id'</message>
   <message level="Info" culprit="bld_id"><![CDATA["<b>de10lite_sopc</b>" instantiated <b>altera_avalon_pio</b> "<b>bld_id</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:17.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=20000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=32"
   instancePathKey="de10lite_sopc:.:core_clk_freq"
   kind="altera_avalon_pio"
   version="17.1"
   name="de10lite_sopc_core_clk_freq">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="20000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="32" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Input" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_core_clk_freq.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de10lite_sopc" as="core_clk_freq,soc_id" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 12 starting:altera_avalon_pio "submodules/de10lite_sopc_core_clk_freq"</message>
   <message level="Info" culprit="core_clk_freq">Starting RTL generation for module 'de10lite_sopc_core_clk_freq'</message>
   <message level="Info" culprit="core_clk_freq">  Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_core_clk_freq --dir=C:/Users/ANASTA~1/AppData/Local/Temp/alt9186_1581023115971791163.dir/0004_core_clk_freq_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/ANASTA~1/AppData/Local/Temp/alt9186_1581023115971791163.dir/0004_core_clk_freq_gen//de10lite_sopc_core_clk_freq_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="core_clk_freq">Done RTL generation for module 'de10lite_sopc_core_clk_freq'</message>
   <message level="Info" culprit="core_clk_freq"><![CDATA["<b>de10lite_sopc</b>" instantiated <b>altera_avalon_pio</b> "<b>core_clk_freq</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_error_response_slave:17.1:AXI_ADDR_W=32,AXI_DATA_W=32,AXI_ID_W=4,LOG_CSR_DEPTH=1,REGISTER_AV_INPUTS=0,SUPPORT_CSR=0"
   instancePathKey="de10lite_sopc:.:default_slave"
   kind="altera_error_response_slave"
   version="17.1"
   name="altera_error_response_slave">
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_error_response_slave.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_error_response_slave_resp_logic.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_error_response_slave_reg_fifo.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_error_response_slave/altera_error_response_slave_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_error_response_slave/altera_error_response_slave.sv" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_error_response_slave/altera_error_response_slave_resp_logic.sv" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_error_response_slave/altera_error_response_slave_reg_fifo.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de10lite_sopc" as="default_slave" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 11 starting:altera_error_response_slave "submodules/altera_error_response_slave"</message>
   <message level="Info" culprit="default_slave"><![CDATA["<b>de10lite_sopc</b>" instantiated <b>altera_error_response_slave</b> "<b>default_slave</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:17.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=de10lite_sopc_onchip_ram,blockType=AUTO,copyInitFile=false,dataWidth=64,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=scbl.hex,derived_is_hardcopy=false,derived_set_addr_width=13,derived_set_addr_width2=13,derived_set_data_width=64,derived_set_data_width2=64,derived_singleClockOperation=false,deviceFamily=Cyclone V,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=scbl.hex,instanceID=NONE,memorySize=65536,readDuringWriteMode=DONT_CARE,resetrequest_enabled=false,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=true,useShallowMemBlocks=false,writable=true"
   instancePathKey="de10lite_sopc:.:onchip_ram"
   kind="altera_avalon_onchip_memory2"
   version="17.1"
   name="de10lite_sopc_onchip_ram">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="autoInitializationFileName" value="de10lite_sopc_onchip_ram" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="false" />
  <parameter name="derived_set_addr_width2" value="13" />
  <parameter name="dataWidth" value="64" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="13" />
  <parameter name="derived_init_file_name" value="scbl.hex" />
  <parameter name="initializationFileName" value="scbl.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="64" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="true" />
  <parameter name="resetrequest_enabled" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone V" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="64" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="65536" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_onchip_ram.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de10lite_sopc" as="onchip_ram" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 10 starting:altera_avalon_onchip_memory2 "submodules/de10lite_sopc_onchip_ram"</message>
   <message level="Info" culprit="onchip_ram">Starting RTL generation for module 'de10lite_sopc_onchip_ram'</message>
   <message level="Info" culprit="onchip_ram">  Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=de10lite_sopc_onchip_ram --dir=C:/Users/ANASTA~1/AppData/Local/Temp/alt9186_1581023115971791163.dir/0005_onchip_ram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/ANASTA~1/AppData/Local/Temp/alt9186_1581023115971791163.dir/0005_onchip_ram_gen//de10lite_sopc_onchip_ram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="onchip_ram">Done RTL generation for module 'de10lite_sopc_onchip_ram'</message>
   <message level="Info" culprit="onchip_ram"><![CDATA["<b>de10lite_sopc</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_ram</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:17.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=20000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=19"
   instancePathKey="de10lite_sopc:.:pio_led"
   kind="altera_avalon_pio"
   version="17.1"
   name="de10lite_sopc_pio_led">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="20000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="19" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Output" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_pio_led.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de10lite_sopc" as="pio_led" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 9 starting:altera_avalon_pio "submodules/de10lite_sopc_pio_led"</message>
   <message level="Info" culprit="pio_led">Starting RTL generation for module 'de10lite_sopc_pio_led'</message>
   <message level="Info" culprit="pio_led">  Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_pio_led --dir=C:/Users/ANASTA~1/AppData/Local/Temp/alt9186_1581023115971791163.dir/0006_pio_led_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/ANASTA~1/AppData/Local/Temp/alt9186_1581023115971791163.dir/0006_pio_led_gen//de10lite_sopc_pio_led_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_led">Done RTL generation for module 'de10lite_sopc_pio_led'</message>
   <message level="Info" culprit="pio_led"><![CDATA["<b>de10lite_sopc</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_led</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:17.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=20000000,derived_capture=false,derived_do_test_bench_wiring=true,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=0,width=19"
   instancePathKey="de10lite_sopc:.:pio_sw"
   kind="altera_avalon_pio"
   version="17.1"
   name="de10lite_sopc_pio_sw">
  <parameter name="derived_do_test_bench_wiring" value="true" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="20000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="19" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Input" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_pio_sw.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de10lite_sopc" as="pio_sw" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 8 starting:altera_avalon_pio "submodules/de10lite_sopc_pio_sw"</message>
   <message level="Info" culprit="pio_sw">Starting RTL generation for module 'de10lite_sopc_pio_sw'</message>
   <message level="Info" culprit="pio_sw">  Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_pio_sw --dir=C:/Users/ANASTA~1/AppData/Local/Temp/alt9186_1581023115971791163.dir/0007_pio_sw_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/ANASTA~1/AppData/Local/Temp/alt9186_1581023115971791163.dir/0007_pio_sw_gen//de10lite_sopc_pio_sw_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_sw">Done RTL generation for module 'de10lite_sopc_pio_sw'</message>
   <message level="Info" culprit="pio_sw"><![CDATA["<b>de10lite_sopc</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_sw</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pll:17.1:c_cnt_bypass_en0=false,c_cnt_bypass_en1=false,c_cnt_bypass_en10=true,c_cnt_bypass_en11=true,c_cnt_bypass_en12=true,c_cnt_bypass_en13=true,c_cnt_bypass_en14=true,c_cnt_bypass_en15=true,c_cnt_bypass_en16=true,c_cnt_bypass_en17=true,c_cnt_bypass_en2=false,c_cnt_bypass_en3=true,c_cnt_bypass_en4=true,c_cnt_bypass_en5=true,c_cnt_bypass_en6=true,c_cnt_bypass_en7=true,c_cnt_bypass_en8=true,c_cnt_bypass_en9=true,c_cnt_hi_div0=8,c_cnt_hi_div1=2,c_cnt_hi_div10=1,c_cnt_hi_div11=1,c_cnt_hi_div12=1,c_cnt_hi_div13=1,c_cnt_hi_div14=1,c_cnt_hi_div15=1,c_cnt_hi_div16=1,c_cnt_hi_div17=1,c_cnt_hi_div2=2,c_cnt_hi_div3=1,c_cnt_hi_div4=1,c_cnt_hi_div5=1,c_cnt_hi_div6=1,c_cnt_hi_div7=1,c_cnt_hi_div8=1,c_cnt_hi_div9=1,c_cnt_in_src0=ph_mux_clk,c_cnt_in_src1=ph_mux_clk,c_cnt_in_src10=ph_mux_clk,c_cnt_in_src11=ph_mux_clk,c_cnt_in_src12=ph_mux_clk,c_cnt_in_src13=ph_mux_clk,c_cnt_in_src14=ph_mux_clk,c_cnt_in_src15=ph_mux_clk,c_cnt_in_src16=ph_mux_clk,c_cnt_in_src17=ph_mux_clk,c_cnt_in_src2=ph_mux_clk,c_cnt_in_src3=ph_mux_clk,c_cnt_in_src4=ph_mux_clk,c_cnt_in_src5=ph_mux_clk,c_cnt_in_src6=ph_mux_clk,c_cnt_in_src7=ph_mux_clk,c_cnt_in_src8=ph_mux_clk,c_cnt_in_src9=ph_mux_clk,c_cnt_lo_div0=7,c_cnt_lo_div1=1,c_cnt_lo_div10=1,c_cnt_lo_div11=1,c_cnt_lo_div12=1,c_cnt_lo_div13=1,c_cnt_lo_div14=1,c_cnt_lo_div15=1,c_cnt_lo_div16=1,c_cnt_lo_div17=1,c_cnt_lo_div2=1,c_cnt_lo_div3=1,c_cnt_lo_div4=1,c_cnt_lo_div5=1,c_cnt_lo_div6=1,c_cnt_lo_div7=1,c_cnt_lo_div8=1,c_cnt_lo_div9=1,c_cnt_odd_div_duty_en0=true,c_cnt_odd_div_duty_en1=true,c_cnt_odd_div_duty_en10=false,c_cnt_odd_div_duty_en11=false,c_cnt_odd_div_duty_en12=false,c_cnt_odd_div_duty_en13=false,c_cnt_odd_div_duty_en14=false,c_cnt_odd_div_duty_en15=false,c_cnt_odd_div_duty_en16=false,c_cnt_odd_div_duty_en17=false,c_cnt_odd_div_duty_en2=true,c_cnt_odd_div_duty_en3=false,c_cnt_odd_div_duty_en4=false,c_cnt_odd_div_duty_en5=false,c_cnt_odd_div_duty_en6=false,c_cnt_odd_div_duty_en7=false,c_cnt_odd_div_duty_en8=false,c_cnt_odd_div_duty_en9=false,c_cnt_ph_mux_prst0=0,c_cnt_ph_mux_prst1=0,c_cnt_ph_mux_prst10=0,c_cnt_ph_mux_prst11=0,c_cnt_ph_mux_prst12=0,c_cnt_ph_mux_prst13=0,c_cnt_ph_mux_prst14=0,c_cnt_ph_mux_prst15=0,c_cnt_ph_mux_prst16=0,c_cnt_ph_mux_prst17=0,c_cnt_ph_mux_prst2=0,c_cnt_ph_mux_prst3=0,c_cnt_ph_mux_prst4=0,c_cnt_ph_mux_prst5=0,c_cnt_ph_mux_prst6=0,c_cnt_ph_mux_prst7=0,c_cnt_ph_mux_prst8=0,c_cnt_ph_mux_prst9=0,c_cnt_prst0=1,c_cnt_prst1=1,c_cnt_prst10=1,c_cnt_prst11=1,c_cnt_prst12=1,c_cnt_prst13=1,c_cnt_prst14=1,c_cnt_prst15=1,c_cnt_prst16=1,c_cnt_prst17=1,c_cnt_prst2=1,c_cnt_prst3=1,c_cnt_prst4=1,c_cnt_prst5=1,c_cnt_prst6=1,c_cnt_prst7=1,c_cnt_prst8=1,c_cnt_prst9=1,debug_print_output=false,debug_use_rbc_taf_method=false,device=5CSEMA5F31C6,device_family=Cyclone V,duty_cycle0=50,duty_cycle1=50,duty_cycle10=50,duty_cycle11=50,duty_cycle12=50,duty_cycle13=50,duty_cycle14=50,duty_cycle15=50,duty_cycle16=50,duty_cycle17=50,duty_cycle2=50,duty_cycle3=50,duty_cycle4=50,duty_cycle5=50,duty_cycle6=50,duty_cycle7=50,duty_cycle8=50,duty_cycle9=50,fractional_vco_multiplier=false,gui_active_clk=false,gui_actual_divide_factor0=15,gui_actual_divide_factor1=3,gui_actual_divide_factor10=1,gui_actual_divide_factor11=1,gui_actual_divide_factor12=1,gui_actual_divide_factor13=1,gui_actual_divide_factor14=1,gui_actual_divide_factor15=1,gui_actual_divide_factor16=1,gui_actual_divide_factor17=1,gui_actual_divide_factor2=3,gui_actual_divide_factor3=1,gui_actual_divide_factor4=1,gui_actual_divide_factor5=1,gui_actual_divide_factor6=1,gui_actual_divide_factor7=1,gui_actual_divide_factor8=1,gui_actual_divide_factor9=1,gui_actual_frac_multiply_factor0=1,gui_actual_frac_multiply_factor1=1,gui_actual_frac_multiply_factor10=1,gui_actual_frac_multiply_factor11=1,gui_actual_frac_multiply_factor12=1,gui_actual_frac_multiply_factor13=1,gui_actual_frac_multiply_factor14=1,gui_actual_frac_multiply_factor15=1,gui_actual_frac_multiply_factor16=1,gui_actual_frac_multiply_factor17=1,gui_actual_frac_multiply_factor2=1,gui_actual_frac_multiply_factor3=1,gui_actual_frac_multiply_factor4=1,gui_actual_frac_multiply_factor5=1,gui_actual_frac_multiply_factor6=1,gui_actual_frac_multiply_factor7=1,gui_actual_frac_multiply_factor8=1,gui_actual_frac_multiply_factor9=1,gui_actual_multiply_factor0=3,gui_actual_multiply_factor1=3,gui_actual_multiply_factor10=1,gui_actual_multiply_factor11=1,gui_actual_multiply_factor12=1,gui_actual_multiply_factor13=1,gui_actual_multiply_factor14=1,gui_actual_multiply_factor15=1,gui_actual_multiply_factor16=1,gui_actual_multiply_factor17=1,gui_actual_multiply_factor2=3,gui_actual_multiply_factor3=1,gui_actual_multiply_factor4=1,gui_actual_multiply_factor5=1,gui_actual_multiply_factor6=1,gui_actual_multiply_factor7=1,gui_actual_multiply_factor8=1,gui_actual_multiply_factor9=1,gui_actual_output_clock_frequency0=0 MHz,gui_actual_output_clock_frequency1=0 MHz,gui_actual_output_clock_frequency10=0 MHz,gui_actual_output_clock_frequency11=0 MHz,gui_actual_output_clock_frequency12=0 MHz,gui_actual_output_clock_frequency13=0 MHz,gui_actual_output_clock_frequency14=0 MHz,gui_actual_output_clock_frequency15=0 MHz,gui_actual_output_clock_frequency16=0 MHz,gui_actual_output_clock_frequency17=0 MHz,gui_actual_output_clock_frequency2=0 MHz,gui_actual_output_clock_frequency3=0 MHz,gui_actual_output_clock_frequency4=0 MHz,gui_actual_output_clock_frequency5=0 MHz,gui_actual_output_clock_frequency6=0 MHz,gui_actual_output_clock_frequency7=0 MHz,gui_actual_output_clock_frequency8=0 MHz,gui_actual_output_clock_frequency9=0 MHz,gui_actual_phase_shift0=0,gui_actual_phase_shift1=0,gui_actual_phase_shift10=0,gui_actual_phase_shift11=0,gui_actual_phase_shift12=0,gui_actual_phase_shift13=0,gui_actual_phase_shift14=0,gui_actual_phase_shift15=0,gui_actual_phase_shift16=0,gui_actual_phase_shift17=0,gui_actual_phase_shift2=0,gui_actual_phase_shift3=0,gui_actual_phase_shift4=0,gui_actual_phase_shift5=0,gui_actual_phase_shift6=0,gui_actual_phase_shift7=0,gui_actual_phase_shift8=0,gui_actual_phase_shift9=0,gui_cascade_counter0=false,gui_cascade_counter1=false,gui_cascade_counter10=false,gui_cascade_counter11=false,gui_cascade_counter12=false,gui_cascade_counter13=false,gui_cascade_counter14=false,gui_cascade_counter15=false,gui_cascade_counter16=false,gui_cascade_counter17=false,gui_cascade_counter2=false,gui_cascade_counter3=false,gui_cascade_counter4=false,gui_cascade_counter5=false,gui_cascade_counter6=false,gui_cascade_counter7=false,gui_cascade_counter8=false,gui_cascade_counter9=false,gui_cascade_outclk_index=0,gui_channel_spacing=0.0,gui_clk_bad=false,gui_device_speed_grade=1,gui_divide_factor_c0=1,gui_divide_factor_c1=1,gui_divide_factor_c10=1,gui_divide_factor_c11=1,gui_divide_factor_c12=1,gui_divide_factor_c13=1,gui_divide_factor_c14=1,gui_divide_factor_c15=1,gui_divide_factor_c16=1,gui_divide_factor_c17=1,gui_divide_factor_c2=1,gui_divide_factor_c3=1,gui_divide_factor_c4=1,gui_divide_factor_c5=1,gui_divide_factor_c6=1,gui_divide_factor_c7=1,gui_divide_factor_c8=1,gui_divide_factor_c9=1,gui_divide_factor_n=1,gui_dps_cntr=C0,gui_dps_dir=Positive,gui_dps_num=1,gui_dsm_out_sel=1st_order,gui_duty_cycle0=50,gui_duty_cycle1=50,gui_duty_cycle10=50,gui_duty_cycle11=50,gui_duty_cycle12=50,gui_duty_cycle13=50,gui_duty_cycle14=50,gui_duty_cycle15=50,gui_duty_cycle16=50,gui_duty_cycle17=50,gui_duty_cycle2=50,gui_duty_cycle3=50,gui_duty_cycle4=50,gui_duty_cycle5=50,gui_duty_cycle6=50,gui_duty_cycle7=50,gui_duty_cycle8=50,gui_duty_cycle9=50,gui_en_adv_params=false,gui_en_dps_ports=false,gui_en_phout_ports=false,gui_en_reconf=false,gui_enable_cascade_in=false,gui_enable_cascade_out=false,gui_enable_mif_dps=false,gui_feedback_clock=Global Clock,gui_frac_multiply_factor=1,gui_fractional_cout=32,gui_mif_generate=false,gui_multiply_factor=1,gui_number_of_clocks=3,gui_operation_mode=direct,gui_output_clock_frequency0=20.0,gui_output_clock_frequency1=100.0,gui_output_clock_frequency10=100.0,gui_output_clock_frequency11=100.0,gui_output_clock_frequency12=100.0,gui_output_clock_frequency13=100.0,gui_output_clock_frequency14=100.0,gui_output_clock_frequency15=100.0,gui_output_clock_frequency16=100.0,gui_output_clock_frequency17=100.0,gui_output_clock_frequency2=100.0,gui_output_clock_frequency3=100.0,gui_output_clock_frequency4=100.0,gui_output_clock_frequency5=100.0,gui_output_clock_frequency6=100.0,gui_output_clock_frequency7=100.0,gui_output_clock_frequency8=100.0,gui_output_clock_frequency9=100.0,gui_parameter_list=M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,C-Counter-1 Hi Divide,C-Counter-1 Low Divide,C-Counter-1 Coarse Phase Shift,C-Counter-1 VCO Phase Tap,C-Counter-1 Input Source,C-Counter-1 Bypass Enable,C-Counter-1 Odd Divide Enable,C-Counter-2 Hi Divide,C-Counter-2 Low Divide,C-Counter-2 Coarse Phase Shift,C-Counter-2 VCO Phase Tap,C-Counter-2 Input Source,C-Counter-2 Bypass Enable,C-Counter-2 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset,gui_parameter_values=2,1,256,256,false,true,true,false,8,7,1,0,ph_mux_clk,false,true,2,1,1,0,ph_mux_clk,false,true,2,1,1,0,ph_mux_clk,false,true,2,20,2000,300.0 MHz,1,none,glb,m_cnt,ph_mux_clk,false,gui_phase_shift0=0,gui_phase_shift1=0,gui_phase_shift10=0,gui_phase_shift11=0,gui_phase_shift12=0,gui_phase_shift13=0,gui_phase_shift14=0,gui_phase_shift15=0,gui_phase_shift16=0,gui_phase_shift17=0,gui_phase_shift2=0,gui_phase_shift3=0,gui_phase_shift4=0,gui_phase_shift5=0,gui_phase_shift6=0,gui_phase_shift7=0,gui_phase_shift8=0,gui_phase_shift9=0,gui_phase_shift_deg0=0.0,gui_phase_shift_deg1=0.0,gui_phase_shift_deg10=0.0,gui_phase_shift_deg11=0.0,gui_phase_shift_deg12=0.0,gui_phase_shift_deg13=0.0,gui_phase_shift_deg14=0.0,gui_phase_shift_deg15=0.0,gui_phase_shift_deg16=0.0,gui_phase_shift_deg17=0.0,gui_phase_shift_deg2=0.0,gui_phase_shift_deg3=0.0,gui_phase_shift_deg4=0.0,gui_phase_shift_deg5=0.0,gui_phase_shift_deg6=0.0,gui_phase_shift_deg7=0.0,gui_phase_shift_deg8=0.0,gui_phase_shift_deg9=0.0,gui_phout_division=1,gui_pll_auto_reset=Off,gui_pll_bandwidth_preset=Auto,gui_pll_cascading_mode=Create an adjpllin signal to connect with an upstream PLL,gui_pll_mode=Integer-N PLL,gui_ps_units0=ps,gui_ps_units1=ps,gui_ps_units10=ps,gui_ps_units11=ps,gui_ps_units12=ps,gui_ps_units13=ps,gui_ps_units14=ps,gui_ps_units15=ps,gui_ps_units16=ps,gui_ps_units17=ps,gui_ps_units2=ps,gui_ps_units3=ps,gui_ps_units4=ps,gui_ps_units5=ps,gui_ps_units6=ps,gui_ps_units7=ps,gui_ps_units8=ps,gui_ps_units9=ps,gui_refclk1_frequency=100.0,gui_refclk_switch=false,gui_reference_clock_frequency=100.0,gui_switchover_delay=0,gui_switchover_mode=Automatic Switchover,gui_use_locked=true,m_cnt_bypass_en=false,m_cnt_hi_div=2,m_cnt_lo_div=1,m_cnt_odd_div_duty_en=true,mimic_fbclk_type=none,n_cnt_bypass_en=true,n_cnt_hi_div=256,n_cnt_lo_div=256,n_cnt_odd_div_duty_en=false,number_of_cascade_counters=0,number_of_clocks=3,operation_mode=direct,output_clock_frequency0=20.000000 MHz,output_clock_frequency1=100.000000 MHz,output_clock_frequency10=0 MHz,output_clock_frequency11=0 MHz,output_clock_frequency12=0 MHz,output_clock_frequency13=0 MHz,output_clock_frequency14=0 MHz,output_clock_frequency15=0 MHz,output_clock_frequency16=0 MHz,output_clock_frequency17=0 MHz,output_clock_frequency2=100.000000 MHz,output_clock_frequency3=0 MHz,output_clock_frequency4=0 MHz,output_clock_frequency5=0 MHz,output_clock_frequency6=0 MHz,output_clock_frequency7=0 MHz,output_clock_frequency8=0 MHz,output_clock_frequency9=0 MHz,phase_shift0=0 ps,phase_shift1=0 ps,phase_shift10=0 ps,phase_shift11=0 ps,phase_shift12=0 ps,phase_shift13=0 ps,phase_shift14=0 ps,phase_shift15=0 ps,phase_shift16=0 ps,phase_shift17=0 ps,phase_shift2=0 ps,phase_shift3=0 ps,phase_shift4=0 ps,phase_shift5=0 ps,phase_shift6=0 ps,phase_shift7=0 ps,phase_shift8=0 ps,phase_shift9=0 ps,pll_auto_clk_sw_en=false,pll_bwctrl=2000,pll_clk_loss_sw_en=false,pll_clk_sw_dly=0,pll_clkin_0_src=clk_0,pll_clkin_1_src=clk_0,pll_cp_current=20,pll_dsm_out_sel=1st_order,pll_fbclk_mux_1=glb,pll_fbclk_mux_2=m_cnt,pll_fractional_cout=32,pll_fractional_division=1,pll_m_cnt_in_src=ph_mux_clk,pll_manu_clk_sw_en=false,pll_output_clk_frequency=300.0 MHz,pll_slf_rst=false,pll_subtype=General,pll_type=General,pll_vco_div=2,pll_vcoph_div=1,refclk1_frequency=100.0 MHz,reference_clock_frequency=100.0 MHz"
   instancePathKey="de10lite_sopc:.:pll_0"
   kind="altera_pll"
   version="17.1"
   name="de10lite_sopc_pll_0">
  <parameter name="c_cnt_bypass_en17" value="true" />
  <parameter name="c_cnt_bypass_en14" value="true" />
  <parameter name="c_cnt_bypass_en13" value="true" />
  <parameter name="c_cnt_bypass_en16" value="true" />
  <parameter name="c_cnt_bypass_en15" value="true" />
  <parameter name="c_cnt_bypass_en10" value="true" />
  <parameter name="c_cnt_bypass_en12" value="true" />
  <parameter
     name="gui_pll_cascading_mode"
     value="Create an adjpllin signal to connect with an upstream PLL" />
  <parameter name="c_cnt_bypass_en11" value="true" />
  <parameter name="pll_fbclk_mux_2" value="m_cnt" />
  <parameter name="pll_fbclk_mux_1" value="glb" />
  <parameter name="gui_ps_units10" value="ps" />
  <parameter name="gui_ps_units11" value="ps" />
  <parameter name="gui_ps_units16" value="ps" />
  <parameter name="gui_ps_units17" value="ps" />
  <parameter name="gui_ps_units12" value="ps" />
  <parameter name="gui_ps_units13" value="ps" />
  <parameter name="gui_ps_units14" value="ps" />
  <parameter name="gui_ps_units15" value="ps" />
  <parameter name="c_cnt_prst6" value="1" />
  <parameter name="c_cnt_prst5" value="1" />
  <parameter name="c_cnt_prst8" value="1" />
  <parameter name="c_cnt_prst7" value="1" />
  <parameter name="c_cnt_prst9" value="1" />
  <parameter name="c_cnt_in_src9" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src8" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src5" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle9" value="50" />
  <parameter name="c_cnt_in_src4" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src7" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src6" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle6" value="50" />
  <parameter name="c_cnt_in_src1" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle5" value="50" />
  <parameter name="c_cnt_in_src0" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle8" value="50" />
  <parameter name="c_cnt_in_src3" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle7" value="50" />
  <parameter name="c_cnt_in_src2" value="ph_mux_clk" />
  <parameter name="gui_en_adv_params" value="false" />
  <parameter name="gui_duty_cycle2" value="50" />
  <parameter name="gui_duty_cycle1" value="50" />
  <parameter name="gui_duty_cycle4" value="50" />
  <parameter name="gui_duty_cycle3" value="50" />
  <parameter name="gui_duty_cycle0" value="50" />
  <parameter name="duty_cycle12" value="50" />
  <parameter name="gui_dps_cntr" value="C0" />
  <parameter name="duty_cycle13" value="50" />
  <parameter name="duty_cycle10" value="50" />
  <parameter name="duty_cycle11" value="50" />
  <parameter name="duty_cycle16" value="50" />
  <parameter name="duty_cycle17" value="50" />
  <parameter name="duty_cycle14" value="50" />
  <parameter name="duty_cycle15" value="50" />
  <parameter name="pll_vcoph_div" value="1" />
  <parameter name="gui_device_speed_grade" value="1" />
  <parameter name="gui_dps_num" value="1" />
  <parameter name="gui_feedback_clock" value="Global Clock" />
  <parameter name="gui_phase_shift15" value="0" />
  <parameter name="gui_phase_shift16" value="0" />
  <parameter name="gui_phase_shift13" value="0" />
  <parameter name="gui_phase_shift14" value="0" />
  <parameter name="gui_phase_shift11" value="0" />
  <parameter name="gui_phase_shift12" value="0" />
  <parameter name="pll_fractional_cout" value="32" />
  <parameter name="gui_phase_shift10" value="0" />
  <parameter name="gui_actual_output_clock_frequency17" value="0 MHz" />
  <parameter name="pll_manu_clk_sw_en" value="false" />
  <parameter name="gui_actual_output_clock_frequency12" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency11" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency10" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency16" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency15" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency14" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency13" value="0 MHz" />
  <parameter name="gui_phase_shift17" value="0" />
  <parameter name="c_cnt_prst0" value="1" />
  <parameter name="c_cnt_prst2" value="1" />
  <parameter name="c_cnt_prst1" value="1" />
  <parameter name="gui_actual_divide_factor8" value="1" />
  <parameter name="c_cnt_prst4" value="1" />
  <parameter name="gui_actual_divide_factor9" value="1" />
  <parameter name="c_cnt_prst3" value="1" />
  <parameter name="gui_pll_auto_reset" value="Off" />
  <parameter name="gui_divide_factor_c4" value="1" />
  <parameter name="phase_shift12" value="0 ps" />
  <parameter name="gui_divide_factor_c3" value="1" />
  <parameter name="phase_shift11" value="0 ps" />
  <parameter name="gui_divide_factor_c2" value="1" />
  <parameter name="phase_shift10" value="0 ps" />
  <parameter name="n_cnt_lo_div" value="256" />
  <parameter name="gui_divide_factor_c1" value="1" />
  <parameter name="gui_divide_factor_c0" value="1" />
  <parameter name="gui_operation_mode" value="direct" />
  <parameter name="gui_frac_multiply_factor" value="1" />
  <parameter name="gui_actual_divide_factor6" value="1" />
  <parameter name="gui_actual_divide_factor7" value="1" />
  <parameter name="gui_actual_divide_factor4" value="1" />
  <parameter name="gui_actual_divide_factor5" value="1" />
  <parameter name="gui_actual_divide_factor2" value="3" />
  <parameter name="gui_actual_divide_factor3" value="1" />
  <parameter name="gui_actual_divide_factor0" value="15" />
  <parameter name="gui_mif_generate" value="false" />
  <parameter name="gui_actual_divide_factor1" value="3" />
  <parameter name="gui_actual_frac_multiply_factor8" value="1" />
  <parameter name="gui_actual_frac_multiply_factor9" value="1" />
  <parameter name="gui_actual_frac_multiply_factor6" value="1" />
  <parameter name="gui_actual_frac_multiply_factor7" value="1" />
  <parameter name="gui_divide_factor_c9" value="1" />
  <parameter name="phase_shift17" value="0 ps" />
  <parameter name="pll_clk_sw_dly" value="0" />
  <parameter name="gui_divide_factor_c8" value="1" />
  <parameter name="phase_shift16" value="0 ps" />
  <parameter name="gui_divide_factor_c7" value="1" />
  <parameter name="phase_shift15" value="0 ps" />
  <parameter name="gui_divide_factor_c6" value="1" />
  <parameter name="phase_shift14" value="0 ps" />
  <parameter name="gui_divide_factor_c5" value="1" />
  <parameter name="phase_shift13" value="0 ps" />
  <parameter name="gui_refclk1_frequency" value="100.0" />
  <parameter name="gui_enable_cascade_in" value="false" />
  <parameter name="gui_pll_mode" value="Integer-N PLL" />
  <parameter name="gui_actual_frac_multiply_factor4" value="1" />
  <parameter name="gui_actual_frac_multiply_factor5" value="1" />
  <parameter name="gui_actual_frac_multiply_factor2" value="1" />
  <parameter name="gui_actual_frac_multiply_factor3" value="1" />
  <parameter name="gui_actual_frac_multiply_factor0" value="1" />
  <parameter name="gui_actual_frac_multiply_factor1" value="1" />
  <parameter name="gui_ps_units7" value="ps" />
  <parameter name="gui_ps_units8" value="ps" />
  <parameter name="gui_ps_units9" value="ps" />
  <parameter name="pll_slf_rst" value="false" />
  <parameter name="duty_cycle9" value="50" />
  <parameter name="duty_cycle7" value="50" />
  <parameter name="gui_pll_bandwidth_preset" value="Auto" />
  <parameter name="duty_cycle8" value="50" />
  <parameter name="duty_cycle5" value="50" />
  <parameter name="duty_cycle6" value="50" />
  <parameter name="duty_cycle3" value="50" />
  <parameter name="duty_cycle4" value="50" />
  <parameter name="duty_cycle1" value="50" />
  <parameter name="duty_cycle2" value="50" />
  <parameter name="duty_cycle0" value="50" />
  <parameter name="m_cnt_lo_div" value="1" />
  <parameter name="gui_actual_phase_shift9" value="0" />
  <parameter name="gui_actual_phase_shift8" value="0" />
  <parameter name="gui_actual_phase_shift7" value="0" />
  <parameter name="gui_actual_phase_shift6" value="0" />
  <parameter name="gui_actual_phase_shift5" value="0" />
  <parameter name="gui_actual_phase_shift4" value="0" />
  <parameter name="gui_actual_phase_shift3" value="0" />
  <parameter name="gui_actual_phase_shift2" value="0" />
  <parameter name="gui_actual_phase_shift1" value="0" />
  <parameter name="pll_clk_loss_sw_en" value="false" />
  <parameter name="gui_phout_division" value="1" />
  <parameter name="gui_ps_units3" value="ps" />
  <parameter name="gui_ps_units4" value="ps" />
  <parameter name="gui_ps_units5" value="ps" />
  <parameter name="gui_ps_units6" value="ps" />
  <parameter name="gui_ps_units0" value="ps" />
  <parameter name="gui_ps_units1" value="ps" />
  <parameter name="gui_ps_units2" value="ps" />
  <parameter name="gui_actual_output_clock_frequency5" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency4" value="0 MHz" />
  <parameter name="gui_use_locked" value="true" />
  <parameter name="gui_actual_output_clock_frequency3" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency2" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency9" value="0 MHz" />
  <parameter name="gui_en_reconf" value="false" />
  <parameter name="gui_actual_output_clock_frequency8" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency7" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency6" value="0 MHz" />
  <parameter name="pll_type" value="General" />
  <parameter name="gui_actual_output_clock_frequency1" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency0" value="0 MHz" />
  <parameter name="gui_actual_phase_shift0" value="0" />
  <parameter name="pll_output_clk_frequency" value="300.0 MHz" />
  <parameter name="gui_active_clk" value="false" />
  <parameter name="c_cnt_lo_div14" value="1" />
  <parameter name="c_cnt_lo_div15" value="1" />
  <parameter name="c_cnt_lo_div12" value="1" />
  <parameter name="c_cnt_lo_div13" value="1" />
  <parameter name="gui_phase_shift0" value="0" />
  <parameter name="c_cnt_lo_div16" value="1" />
  <parameter name="gui_phase_shift1" value="0" />
  <parameter name="c_cnt_lo_div17" value="1" />
  <parameter name="gui_phase_shift2" value="0" />
  <parameter name="gui_phase_shift3" value="0" />
  <parameter name="gui_phase_shift4" value="0" />
  <parameter name="gui_phase_shift5" value="0" />
  <parameter name="gui_phase_shift6" value="0" />
  <parameter name="c_cnt_lo_div10" value="1" />
  <parameter name="gui_phase_shift7" value="0" />
  <parameter name="c_cnt_lo_div11" value="1" />
  <parameter name="gui_phase_shift8" value="0" />
  <parameter name="gui_phase_shift9" value="0" />
  <parameter name="pll_fractional_division" value="1" />
  <parameter name="gui_cascade_counter15" value="false" />
  <parameter name="gui_cascade_counter14" value="false" />
  <parameter name="gui_cascade_counter17" value="false" />
  <parameter name="gui_cascade_counter16" value="false" />
  <parameter name="fractional_vco_multiplier" value="false" />
  <parameter name="gui_phase_shift_deg0" value="0.0" />
  <parameter name="gui_phase_shift_deg7" value="0.0" />
  <parameter name="gui_phase_shift_deg8" value="0.0" />
  <parameter name="gui_phase_shift_deg5" value="0.0" />
  <parameter name="gui_phase_shift_deg6" value="0.0" />
  <parameter name="gui_phase_shift_deg3" value="0.0" />
  <parameter name="gui_phase_shift_deg4" value="0.0" />
  <parameter name="gui_phase_shift_deg1" value="0.0" />
  <parameter name="gui_phase_shift_deg2" value="0.0" />
  <parameter name="gui_cascade_counter11" value="false" />
  <parameter name="gui_cascade_counter10" value="false" />
  <parameter name="gui_phase_shift_deg9" value="0.0" />
  <parameter name="gui_cascade_counter13" value="false" />
  <parameter name="gui_cascade_counter12" value="false" />
  <parameter name="m_cnt_bypass_en" value="false" />
  <parameter name="gui_number_of_clocks" value="3" />
  <parameter name="c_cnt_hi_div10" value="1" />
  <parameter name="c_cnt_hi_div11" value="1" />
  <parameter name="c_cnt_hi_div12" value="1" />
  <parameter name="c_cnt_hi_div13" value="1" />
  <parameter name="c_cnt_hi_div14" value="1" />
  <parameter name="c_cnt_hi_div15" value="1" />
  <parameter name="c_cnt_hi_div16" value="1" />
  <parameter name="gui_cascade_outclk_index" value="0" />
  <parameter name="c_cnt_hi_div17" value="1" />
  <parameter name="gui_clk_bad" value="false" />
  <parameter name="gui_output_clock_frequency0" value="20.0" />
  <parameter name="output_clock_frequency10" value="0 MHz" />
  <parameter name="output_clock_frequency11" value="0 MHz" />
  <parameter name="output_clock_frequency12" value="0 MHz" />
  <parameter name="pll_bwctrl" value="2000" />
  <parameter name="output_clock_frequency13" value="0 MHz" />
  <parameter name="mimic_fbclk_type" value="none" />
  <parameter name="pll_clkin_0_src" value="clk_0" />
  <parameter name="gui_multiply_factor" value="1" />
  <parameter name="output_clock_frequency14" value="0 MHz" />
  <parameter name="output_clock_frequency15" value="0 MHz" />
  <parameter name="output_clock_frequency16" value="0 MHz" />
  <parameter name="output_clock_frequency17" value="0 MHz" />
  <parameter name="n_cnt_bypass_en" value="true" />
  <parameter name="gui_divide_factor_c14" value="1" />
  <parameter name="gui_divide_factor_c15" value="1" />
  <parameter name="gui_divide_factor_c16" value="1" />
  <parameter name="m_cnt_odd_div_duty_en" value="true" />
  <parameter name="gui_divide_factor_c17" value="1" />
  <parameter name="gui_output_clock_frequency9" value="100.0" />
  <parameter name="gui_output_clock_frequency7" value="100.0" />
  <parameter name="gui_output_clock_frequency8" value="100.0" />
  <parameter name="gui_output_clock_frequency5" value="100.0" />
  <parameter name="gui_output_clock_frequency6" value="100.0" />
  <parameter name="gui_output_clock_frequency3" value="100.0" />
  <parameter name="gui_divide_factor_c10" value="1" />
  <parameter name="gui_output_clock_frequency4" value="100.0" />
  <parameter name="gui_divide_factor_c11" value="1" />
  <parameter name="gui_output_clock_frequency1" value="100.0" />
  <parameter name="gui_divide_factor_c12" value="1" />
  <parameter name="gui_output_clock_frequency2" value="100.0" />
  <parameter name="gui_divide_factor_c13" value="1" />
  <parameter name="gui_en_phout_ports" value="false" />
  <parameter name="gui_actual_divide_factor10" value="1" />
  <parameter name="gui_actual_divide_factor16" value="1" />
  <parameter name="device_family" value="Cyclone V" />
  <parameter name="gui_actual_divide_factor15" value="1" />
  <parameter name="gui_actual_divide_factor17" value="1" />
  <parameter name="gui_actual_divide_factor12" value="1" />
  <parameter name="gui_actual_divide_factor11" value="1" />
  <parameter name="gui_actual_divide_factor14" value="1" />
  <parameter name="gui_actual_divide_factor13" value="1" />
  <parameter name="gui_refclk_switch" value="false" />
  <parameter name="gui_actual_multiply_factor9" value="1" />
  <parameter name="gui_actual_multiply_factor6" value="1" />
  <parameter name="gui_actual_multiply_factor5" value="1" />
  <parameter name="gui_actual_multiply_factor8" value="1" />
  <parameter name="gui_actual_multiply_factor7" value="1" />
  <parameter name="gui_actual_multiply_factor2" value="3" />
  <parameter name="gui_actual_multiply_factor1" value="3" />
  <parameter name="gui_actual_multiply_factor4" value="1" />
  <parameter name="gui_actual_multiply_factor3" value="1" />
  <parameter name="refclk1_frequency" value="100.0 MHz" />
  <parameter name="gui_actual_multiply_factor0" value="3" />
  <parameter name="reference_clock_frequency" value="100.0 MHz" />
  <parameter name="pll_m_cnt_in_src" value="ph_mux_clk" />
  <parameter name="gui_divide_factor_n" value="1" />
  <parameter name="gui_output_clock_frequency12" value="100.0" />
  <parameter name="gui_output_clock_frequency13" value="100.0" />
  <parameter name="gui_output_clock_frequency10" value="100.0" />
  <parameter name="gui_output_clock_frequency11" value="100.0" />
  <parameter name="gui_output_clock_frequency16" value="100.0" />
  <parameter name="gui_output_clock_frequency17" value="100.0" />
  <parameter name="gui_output_clock_frequency14" value="100.0" />
  <parameter name="gui_output_clock_frequency15" value="100.0" />
  <parameter name="c_cnt_hi_div0" value="8" />
  <parameter name="c_cnt_hi_div1" value="2" />
  <parameter name="c_cnt_hi_div2" value="2" />
  <parameter name="c_cnt_hi_div3" value="1" />
  <parameter name="c_cnt_hi_div4" value="1" />
  <parameter name="m_cnt_hi_div" value="2" />
  <parameter name="c_cnt_hi_div5" value="1" />
  <parameter name="c_cnt_hi_div6" value="1" />
  <parameter name="c_cnt_hi_div7" value="1" />
  <parameter name="n_cnt_odd_div_duty_en" value="false" />
  <parameter name="c_cnt_hi_div8" value="1" />
  <parameter name="c_cnt_hi_div9" value="1" />
  <parameter name="c_cnt_ph_mux_prst8" value="0" />
  <parameter name="c_cnt_ph_mux_prst7" value="0" />
  <parameter name="c_cnt_ph_mux_prst9" value="0" />
  <parameter name="c_cnt_ph_mux_prst0" value="0" />
  <parameter name="c_cnt_ph_mux_prst2" value="0" />
  <parameter name="c_cnt_ph_mux_prst1" value="0" />
  <parameter name="c_cnt_ph_mux_prst4" value="0" />
  <parameter name="c_cnt_ph_mux_prst3" value="0" />
  <parameter name="c_cnt_ph_mux_prst6" value="0" />
  <parameter name="c_cnt_ph_mux_prst5" value="0" />
  <parameter name="gui_en_dps_ports" value="false" />
  <parameter name="gui_switchover_mode" value="Automatic Switchover" />
  <parameter
     name="gui_parameter_values"
     value="2,1,256,256,false,true,true,false,8,7,1,0,ph_mux_clk,false,true,2,1,1,0,ph_mux_clk,false,true,2,1,1,0,ph_mux_clk,false,true,2,20,2000,300.0 MHz,1,none,glb,m_cnt,ph_mux_clk,false" />
  <parameter name="pll_auto_clk_sw_en" value="false" />
  <parameter name="pll_subtype" value="General" />
  <parameter name="gui_enable_cascade_out" value="false" />
  <parameter name="gui_actual_multiply_factor10" value="1" />
  <parameter name="gui_actual_multiply_factor11" value="1" />
  <parameter name="c_cnt_in_src17" value="ph_mux_clk" />
  <parameter name="gui_actual_multiply_factor12" value="1" />
  <parameter name="c_cnt_in_src16" value="ph_mux_clk" />
  <parameter name="gui_actual_multiply_factor13" value="1" />
  <parameter name="c_cnt_in_src15" value="ph_mux_clk" />
  <parameter name="gui_phase_shift_deg10" value="0.0" />
  <parameter name="gui_phase_shift_deg11" value="0.0" />
  <parameter name="gui_phase_shift_deg12" value="0.0" />
  <parameter name="gui_phase_shift_deg13" value="0.0" />
  <parameter name="gui_phase_shift_deg14" value="0.0" />
  <parameter name="gui_phase_shift_deg15" value="0.0" />
  <parameter name="gui_phase_shift_deg16" value="0.0" />
  <parameter name="gui_phase_shift_deg17" value="0.0" />
  <parameter name="c_cnt_odd_div_duty_en0" value="true" />
  <parameter name="c_cnt_odd_div_duty_en1" value="true" />
  <parameter name="c_cnt_in_src14" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src13" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src12" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src11" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src10" value="ph_mux_clk" />
  <parameter name="pll_vco_div" value="2" />
  <parameter name="c_cnt_odd_div_duty_en2" value="true" />
  <parameter name="c_cnt_odd_div_duty_en3" value="false" />
  <parameter name="c_cnt_odd_div_duty_en4" value="false" />
  <parameter name="c_cnt_odd_div_duty_en5" value="false" />
  <parameter name="c_cnt_odd_div_duty_en6" value="false" />
  <parameter name="c_cnt_odd_div_duty_en7" value="false" />
  <parameter name="c_cnt_odd_div_duty_en8" value="false" />
  <parameter name="c_cnt_odd_div_duty_en9" value="false" />
  <parameter name="c_cnt_prst13" value="1" />
  <parameter name="c_cnt_prst12" value="1" />
  <parameter name="c_cnt_prst11" value="1" />
  <parameter name="c_cnt_prst10" value="1" />
  <parameter name="c_cnt_prst17" value="1" />
  <parameter name="c_cnt_prst16" value="1" />
  <parameter name="pll_dsm_out_sel" value="1st_order" />
  <parameter name="c_cnt_prst15" value="1" />
  <parameter name="c_cnt_prst14" value="1" />
  <parameter name="c_cnt_lo_div9" value="1" />
  <parameter name="c_cnt_lo_div7" value="1" />
  <parameter name="c_cnt_lo_div8" value="1" />
  <parameter name="number_of_cascade_counters" value="0" />
  <parameter name="c_cnt_lo_div5" value="1" />
  <parameter name="c_cnt_lo_div6" value="1" />
  <parameter name="c_cnt_lo_div3" value="1" />
  <parameter name="c_cnt_lo_div4" value="1" />
  <parameter name="c_cnt_lo_div1" value="1" />
  <parameter name="c_cnt_lo_div2" value="1" />
  <parameter name="c_cnt_lo_div0" value="7" />
  <parameter name="gui_actual_frac_multiply_factor12" value="1" />
  <parameter name="gui_actual_frac_multiply_factor11" value="1" />
  <parameter name="gui_actual_frac_multiply_factor10" value="1" />
  <parameter name="pll_cp_current" value="20" />
  <parameter name="gui_actual_frac_multiply_factor16" value="1" />
  <parameter name="gui_actual_frac_multiply_factor15" value="1" />
  <parameter name="gui_actual_frac_multiply_factor14" value="1" />
  <parameter name="gui_actual_frac_multiply_factor13" value="1" />
  <parameter name="gui_actual_frac_multiply_factor17" value="1" />
  <parameter name="gui_duty_cycle11" value="50" />
  <parameter name="gui_duty_cycle10" value="50" />
  <parameter name="gui_duty_cycle13" value="50" />
  <parameter name="gui_duty_cycle12" value="50" />
  <parameter name="gui_duty_cycle15" value="50" />
  <parameter name="gui_duty_cycle14" value="50" />
  <parameter name="gui_dps_dir" value="Positive" />
  <parameter name="gui_duty_cycle17" value="50" />
  <parameter name="gui_duty_cycle16" value="50" />
  <parameter name="gui_actual_phase_shift16" value="0" />
  <parameter name="gui_actual_phase_shift17" value="0" />
  <parameter name="gui_actual_phase_shift14" value="0" />
  <parameter name="gui_actual_phase_shift15" value="0" />
  <parameter name="gui_actual_phase_shift12" value="0" />
  <parameter name="gui_actual_phase_shift13" value="0" />
  <parameter name="gui_enable_mif_dps" value="false" />
  <parameter name="gui_actual_phase_shift10" value="0" />
  <parameter name="gui_actual_phase_shift11" value="0" />
  <parameter name="pll_clkin_1_src" value="clk_0" />
  <parameter name="phase_shift1" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst17" value="0" />
  <parameter name="phase_shift0" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst16" value="0" />
  <parameter name="phase_shift3" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst15" value="0" />
  <parameter name="phase_shift2" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst14" value="0" />
  <parameter name="phase_shift5" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst13" value="0" />
  <parameter name="phase_shift4" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst12" value="0" />
  <parameter name="phase_shift7" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst11" value="0" />
  <parameter name="phase_shift6" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst10" value="0" />
  <parameter name="phase_shift9" value="0 ps" />
  <parameter name="phase_shift8" value="0 ps" />
  <parameter name="gui_channel_spacing" value="0.0" />
  <parameter name="number_of_clocks" value="3" />
  <parameter name="n_cnt_hi_div" value="256" />
  <parameter name="gui_switchover_delay" value="0" />
  <parameter name="gui_cascade_counter8" value="false" />
  <parameter name="output_clock_frequency7" value="0 MHz" />
  <parameter name="gui_cascade_counter7" value="false" />
  <parameter name="output_clock_frequency8" value="0 MHz" />
  <parameter name="gui_cascade_counter6" value="false" />
  <parameter name="output_clock_frequency5" value="0 MHz" />
  <parameter name="gui_cascade_counter5" value="false" />
  <parameter name="output_clock_frequency6" value="0 MHz" />
  <parameter name="output_clock_frequency9" value="0 MHz" />
  <parameter
     name="gui_parameter_list"
     value="M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,C-Counter-1 Hi Divide,C-Counter-1 Low Divide,C-Counter-1 Coarse Phase Shift,C-Counter-1 VCO Phase Tap,C-Counter-1 Input Source,C-Counter-1 Bypass Enable,C-Counter-1 Odd Divide Enable,C-Counter-2 Hi Divide,C-Counter-2 Low Divide,C-Counter-2 Coarse Phase Shift,C-Counter-2 VCO Phase Tap,C-Counter-2 Input Source,C-Counter-2 Bypass Enable,C-Counter-2 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset" />
  <parameter name="gui_cascade_counter9" value="false" />
  <parameter name="c_cnt_odd_div_duty_en17" value="false" />
  <parameter name="operation_mode" value="direct" />
  <parameter name="gui_cascade_counter0" value="false" />
  <parameter name="gui_actual_multiply_factor14" value="1" />
  <parameter name="c_cnt_odd_div_duty_en16" value="false" />
  <parameter name="gui_actual_multiply_factor15" value="1" />
  <parameter name="output_clock_frequency0" value="20.000000 MHz" />
  <parameter name="c_cnt_odd_div_duty_en15" value="false" />
  <parameter name="gui_actual_multiply_factor16" value="1" />
  <parameter name="c_cnt_odd_div_duty_en14" value="false" />
  <parameter name="gui_actual_multiply_factor17" value="1" />
  <parameter name="c_cnt_odd_div_duty_en13" value="false" />
  <parameter name="gui_cascade_counter4" value="false" />
  <parameter name="output_clock_frequency3" value="0 MHz" />
  <parameter name="c_cnt_odd_div_duty_en12" value="false" />
  <parameter name="gui_cascade_counter3" value="false" />
  <parameter name="output_clock_frequency4" value="0 MHz" />
  <parameter name="c_cnt_odd_div_duty_en11" value="false" />
  <parameter name="gui_cascade_counter2" value="false" />
  <parameter name="output_clock_frequency1" value="100.000000 MHz" />
  <parameter name="c_cnt_odd_div_duty_en10" value="false" />
  <parameter name="gui_cascade_counter1" value="false" />
  <parameter name="output_clock_frequency2" value="100.000000 MHz" />
  <parameter name="c_cnt_bypass_en6" value="true" />
  <parameter name="c_cnt_bypass_en7" value="true" />
  <parameter name="c_cnt_bypass_en8" value="true" />
  <parameter name="c_cnt_bypass_en9" value="true" />
  <parameter name="c_cnt_bypass_en0" value="false" />
  <parameter name="c_cnt_bypass_en1" value="false" />
  <parameter name="c_cnt_bypass_en2" value="false" />
  <parameter name="gui_reference_clock_frequency" value="100.0" />
  <parameter name="c_cnt_bypass_en3" value="true" />
  <parameter name="c_cnt_bypass_en4" value="true" />
  <parameter name="c_cnt_bypass_en5" value="true" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_pll_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_pll_0.qip"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/altera_pll/source/top/pll_hw.tcl" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA_lite/17.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de10lite_sopc" as="pll_0" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 7 starting:altera_pll "submodules/de10lite_sopc_pll_0"</message>
   <message level="Info" culprit="pll_0"><![CDATA["<b>de10lite_sopc</b>" instantiated <b>altera_pll</b> "<b>pll_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_sequencer:17.1:ASRT_DELAY0=0,ASRT_DELAY1=0,ASRT_DELAY2=0,ASRT_DELAY3=0,ASRT_DELAY4=0,ASRT_DELAY5=0,ASRT_DELAY6=0,ASRT_DELAY7=0,ASRT_DELAY8=0,ASRT_DELAY9=0,ASRT_REMAP0=0,ASRT_REMAP1=1,ASRT_REMAP2=2,ASRT_REMAP3=3,ASRT_REMAP4=4,ASRT_REMAP5=5,ASRT_REMAP6=6,ASRT_REMAP7=7,ASRT_REMAP8=8,ASRT_REMAP9=9,ASRT_SEQ_MSG=SEQUENCE DISABLED (All Delays are 0),DSRT_DELAY0=0,DSRT_DELAY1=128,DSRT_DELAY2=0,DSRT_DELAY3=0,DSRT_DELAY4=0,DSRT_DELAY5=0,DSRT_DELAY6=0,DSRT_DELAY7=0,DSRT_DELAY8=0,DSRT_DELAY9=0,DSRT_QUALCNT_0=0,DSRT_QUALCNT_1=0,DSRT_QUALCNT_2=0,DSRT_QUALCNT_3=0,DSRT_QUALCNT_4=0,DSRT_QUALCNT_5=0,DSRT_QUALCNT_6=0,DSRT_QUALCNT_7=0,DSRT_QUALCNT_8=0,DSRT_QUALCNT_9=0,DSRT_REMAP0=0,DSRT_REMAP1=1,DSRT_REMAP2=2,DSRT_REMAP3=3,DSRT_REMAP4=4,DSRT_REMAP5=5,DSRT_REMAP6=6,DSRT_REMAP7=7,DSRT_REMAP8=8,DSRT_REMAP9=9,DSRT_SEQ_MSG=reset_in_deasserted-&gt; reset_out0 -&gt; #128-&gt; reset_out1,ENABLE_ASSERTION_SEQUENCE=0,ENABLE_CSR=0,ENABLE_DEASSERTION_INPUT_QUAL=0,ENABLE_DEASSERTION_SEQUENCE=1,ENABLE_RESET_REQUEST_INPUT=0,LIST_ASRT_DELAY=0,0,0,0,0,0,0,0,0,0,LIST_ASRT_SEQ=0,1,2,3,4,5,6,7,8,9,LIST_DSRT_DELAY=0,128,0,0,0,0,0,0,0,0,LIST_DSRT_SEQ=0,1,2,3,4,5,6,7,8,9,MIN_ASRT_TIME=0,NUM_INPUTS=1,NUM_OUTPUTS=2,RESET_OUT_NAME=reset_out0,reset_out1,USE_DSRT_QUAL=0,0,0,0,0,0,0,0,0,0"
   instancePathKey="de10lite_sopc:.:reset_sequencer_0"
   kind="altera_reset_sequencer"
   version="17.1"
   name="altera_reset_sequencer">
  <parameter name="USE_DSRT_QUAL" value="0,0,0,0,0,0,0,0,0,0" />
  <parameter name="ENABLE_CSR" value="0" />
  <parameter name="LIST_DSRT_SEQ" value="0,1,2,3,4,5,6,7,8,9" />
  <parameter name="ASRT_SEQ_MSG" value="SEQUENCE DISABLED (All Delays are 0)" />
  <parameter
     name="DSRT_SEQ_MSG"
     value="reset_in_deasserted-&gt; reset_out0 -&gt; #128-&gt; reset_out1" />
  <parameter name="RESET_OUT_NAME" value="reset_out0,reset_out1" />
  <parameter name="LIST_ASRT_SEQ" value="0,1,2,3,4,5,6,7,8,9" />
  <parameter name="LIST_DSRT_DELAY" value="0,128,0,0,0,0,0,0,0,0" />
  <parameter name="LIST_ASRT_DELAY" value="0,0,0,0,0,0,0,0,0,0" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_reset_sequencer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_reset_sequencer_main.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_reset_sequencer_seq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_reset_sequencer_deglitch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_reset_sequencer_deglitch_main.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_reset_sequencer_dlycntr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_reset_sequencer_av_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_reset_controller.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_reset_synchronizer.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_reset_sequencer/altera_reset_sequencer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de10lite_sopc" as="reset_sequencer_0" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 6 starting:altera_reset_sequencer "submodules/altera_reset_sequencer"</message>
   <message level="Info" culprit="reset_sequencer_0"><![CDATA["<b>de10lite_sopc</b>" instantiated <b>altera_reset_sequencer</b> "<b>reset_sequencer_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_new_sdram_controller:17.1:TAC=5.4,TMRD=3,TRCD=15.0,TRFC=70.0,TRP=15.0,TWR=14.0,addressWidth=25,bankWidth=2,casLatency=3,clockRate=100000000,columnWidth=10,componentName=de10lite_sopc_sdram,dataWidth=16,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=7.8125,registerDataIn=true,rowWidth=13,size=67108864"
   instancePathKey="de10lite_sopc:.:sdram"
   kind="altera_avalon_new_sdram_controller"
   version="17.1"
   name="de10lite_sopc_sdram">
  <parameter name="registerDataIn" value="true" />
  <parameter name="casLatency" value="3" />
  <parameter name="refreshPeriod" value="7.8125" />
  <parameter name="masteredTristateBridgeSlave" value="0" />
  <parameter name="TMRD" value="3" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="TRP" value="15.0" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="columnWidth" value="10" />
  <parameter name="componentName" value="de10lite_sopc_sdram" />
  <parameter name="TRFC" value="70.0" />
  <parameter name="generateSimulationModel" value="false" />
  <parameter name="dataWidth" value="16" />
  <parameter name="rowWidth" value="13" />
  <parameter name="bankWidth" value="2" />
  <parameter name="powerUpDelay" value="100.0" />
  <parameter name="TWR" value="14.0" />
  <parameter name="size" value="67108864" />
  <parameter name="TAC" value="5.4" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="TRCD" value="15.0" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="addressWidth" value="25" />
  <parameter name="numberOfBanks" value="4" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_sdram.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de10lite_sopc" as="sdram" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 5 starting:altera_avalon_new_sdram_controller "submodules/de10lite_sopc_sdram"</message>
   <message level="Info" culprit="sdram">Starting RTL generation for module 'de10lite_sopc_sdram'</message>
   <message level="Info" culprit="sdram">  Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=de10lite_sopc_sdram --dir=C:/Users/ANASTA~1/AppData/Local/Temp/alt9186_1581023115971791163.dir/0010_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/ANASTA~1/AppData/Local/Temp/alt9186_1581023115971791163.dir/0010_sdram_gen//de10lite_sopc_sdram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sdram">Done RTL generation for module 'de10lite_sopc_sdram'</message>
   <message level="Info" culprit="sdram"><![CDATA["<b>de10lite_sopc</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:17.1:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {avl_imem_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {avl_imem_m0_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {avl_imem_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {avl_imem_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {avl_imem_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {avl_imem_m0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {avl_imem_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_imem_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {avl_imem_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {avl_imem_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {avl_imem_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {avl_imem_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {avl_imem_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {avl_imem_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {avl_imem_m0_translator} {USE_READ} {1};set_instance_parameter_value {avl_imem_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {avl_imem_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {avl_imem_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {avl_imem_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {avl_imem_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {avl_imem_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {avl_imem_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {avl_imem_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {avl_imem_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {avl_imem_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {avl_imem_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {avl_imem_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {avl_imem_m0_translator} {USE_READRESPONSE} {1};set_instance_parameter_value {avl_imem_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avl_imem_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {avl_imem_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {avl_imem_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avl_imem_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_imem_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_imem_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_imem_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {avl_imem_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {avl_imem_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {avl_imem_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {avl_imem_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {avl_imem_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_imem_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_imem_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {avl_imem_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {avl_imem_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {avl_imem_m0_translator} {SYNC_RESET} {0};add_instance {avl_dmem_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {avl_dmem_m0_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {avl_dmem_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {avl_dmem_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {avl_dmem_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {avl_dmem_m0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {avl_dmem_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_dmem_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {avl_dmem_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {avl_dmem_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {avl_dmem_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {avl_dmem_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {avl_dmem_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {avl_dmem_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {avl_dmem_m0_translator} {USE_READ} {1};set_instance_parameter_value {avl_dmem_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {avl_dmem_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {avl_dmem_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {avl_dmem_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {avl_dmem_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {avl_dmem_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {avl_dmem_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {avl_dmem_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {avl_dmem_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {avl_dmem_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {avl_dmem_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {avl_dmem_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {avl_dmem_m0_translator} {USE_READRESPONSE} {1};set_instance_parameter_value {avl_dmem_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avl_dmem_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {avl_dmem_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {avl_dmem_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avl_dmem_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_dmem_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_dmem_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_dmem_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {avl_dmem_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {avl_dmem_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {avl_dmem_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {avl_dmem_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {avl_dmem_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_dmem_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_dmem_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {avl_dmem_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {avl_dmem_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {avl_dmem_m0_translator} {SYNC_RESET} {0};add_instance {onchip_ram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_ram_s1_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {onchip_ram_s1_translator} {AV_DATA_W} {64};set_instance_parameter_value {onchip_ram_s1_translator} {UAV_DATA_W} {64};set_instance_parameter_value {onchip_ram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_ram_s1_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {onchip_ram_s1_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {onchip_ram_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {onchip_ram_s1_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {onchip_ram_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_ram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_ram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_ram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_ram_s1_translator} {USE_READ} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_ram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_ram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_ram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_ram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_ram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {onchip_ram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_ram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_ram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_ram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_ram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_ram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sdram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {sdram_s1_translator} {UAV_DATA_W} {16};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_s1_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_s1_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sdram_s1_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READ} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sdram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {avl_uart_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {avl_uart_s0_translator} {AV_ADDRESS_W} {5};set_instance_parameter_value {avl_uart_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {avl_uart_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {avl_uart_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {avl_uart_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {avl_uart_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {avl_uart_s0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {avl_uart_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_uart_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {avl_uart_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {avl_uart_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {avl_uart_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {avl_uart_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {avl_uart_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {avl_uart_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {avl_uart_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {avl_uart_s0_translator} {USE_READ} {1};set_instance_parameter_value {avl_uart_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {avl_uart_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {avl_uart_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {avl_uart_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {avl_uart_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {avl_uart_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {avl_uart_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {avl_uart_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {avl_uart_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {avl_uart_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {avl_uart_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {avl_uart_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {avl_uart_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {avl_uart_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {avl_uart_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {avl_uart_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {avl_uart_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avl_uart_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {avl_uart_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {avl_uart_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avl_uart_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_uart_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_uart_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {avl_uart_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_uart_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {avl_uart_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {avl_uart_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {avl_uart_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {avl_uart_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {avl_uart_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {avl_uart_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_uart_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_uart_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {avl_uart_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {avl_uart_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {avl_uart_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pio_led_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pio_led_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {pio_led_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {pio_led_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pio_led_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pio_led_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {pio_led_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pio_led_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pio_led_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_led_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pio_led_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pio_led_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {pio_led_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pio_led_s1_translator} {USE_READ} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {pio_led_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pio_led_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pio_led_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pio_led_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_led_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pio_led_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pio_led_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_led_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pio_led_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pio_sw_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pio_sw_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {pio_sw_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {pio_sw_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pio_sw_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pio_sw_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {pio_sw_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pio_sw_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pio_sw_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_sw_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pio_sw_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pio_sw_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pio_sw_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pio_sw_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pio_sw_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pio_sw_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {pio_sw_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {pio_sw_s1_translator} {USE_READ} {0};set_instance_parameter_value {pio_sw_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {pio_sw_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pio_sw_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pio_sw_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pio_sw_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pio_sw_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pio_sw_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pio_sw_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pio_sw_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pio_sw_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pio_sw_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {pio_sw_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pio_sw_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pio_sw_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pio_sw_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pio_sw_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_sw_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_sw_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pio_sw_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pio_sw_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_sw_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_sw_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_sw_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pio_sw_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_sw_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pio_sw_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pio_sw_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pio_sw_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pio_sw_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pio_sw_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pio_sw_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_sw_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_sw_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pio_sw_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pio_sw_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pio_sw_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {bld_id_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {bld_id_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {bld_id_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {bld_id_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {bld_id_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {bld_id_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {bld_id_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {bld_id_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {bld_id_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {bld_id_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {bld_id_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {bld_id_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {bld_id_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {bld_id_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {bld_id_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {bld_id_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {bld_id_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {bld_id_s1_translator} {USE_READ} {0};set_instance_parameter_value {bld_id_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {bld_id_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {bld_id_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {bld_id_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {bld_id_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {bld_id_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {bld_id_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {bld_id_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {bld_id_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {bld_id_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {bld_id_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {bld_id_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {bld_id_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {bld_id_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {bld_id_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {bld_id_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {bld_id_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {bld_id_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {bld_id_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {bld_id_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {bld_id_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {bld_id_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {bld_id_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {bld_id_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {bld_id_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {bld_id_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {bld_id_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {bld_id_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {bld_id_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {bld_id_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {bld_id_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {bld_id_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {bld_id_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {bld_id_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {bld_id_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {bld_id_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {soc_id_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {soc_id_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {soc_id_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {soc_id_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {soc_id_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {soc_id_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {soc_id_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {soc_id_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {soc_id_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {soc_id_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {soc_id_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {soc_id_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {soc_id_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {soc_id_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {soc_id_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {soc_id_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {soc_id_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {soc_id_s1_translator} {USE_READ} {0};set_instance_parameter_value {soc_id_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {soc_id_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {soc_id_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {soc_id_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {soc_id_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {soc_id_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {soc_id_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {soc_id_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {soc_id_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {soc_id_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {soc_id_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {soc_id_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {soc_id_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {soc_id_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {soc_id_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {soc_id_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {soc_id_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {soc_id_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {soc_id_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {soc_id_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {soc_id_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {soc_id_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {soc_id_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {soc_id_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {soc_id_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {soc_id_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {soc_id_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {soc_id_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {soc_id_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {soc_id_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {soc_id_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {soc_id_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {soc_id_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {soc_id_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {soc_id_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {soc_id_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {core_clk_freq_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {core_clk_freq_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {core_clk_freq_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {core_clk_freq_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {core_clk_freq_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {core_clk_freq_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {core_clk_freq_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {USE_READ} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {core_clk_freq_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {avl_imem_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {avl_imem_m0_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {avl_imem_m0_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {avl_imem_m0_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {avl_imem_m0_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {avl_imem_m0_agent} {PKT_QOS_H} {96};set_instance_parameter_value {avl_imem_m0_agent} {PKT_QOS_L} {96};set_instance_parameter_value {avl_imem_m0_agent} {PKT_DATA_SIDEBAND_H} {94};set_instance_parameter_value {avl_imem_m0_agent} {PKT_DATA_SIDEBAND_L} {94};set_instance_parameter_value {avl_imem_m0_agent} {PKT_ADDR_SIDEBAND_H} {93};set_instance_parameter_value {avl_imem_m0_agent} {PKT_ADDR_SIDEBAND_L} {93};set_instance_parameter_value {avl_imem_m0_agent} {PKT_BURST_TYPE_H} {92};set_instance_parameter_value {avl_imem_m0_agent} {PKT_BURST_TYPE_L} {91};set_instance_parameter_value {avl_imem_m0_agent} {PKT_CACHE_H} {112};set_instance_parameter_value {avl_imem_m0_agent} {PKT_CACHE_L} {109};set_instance_parameter_value {avl_imem_m0_agent} {PKT_THREAD_ID_H} {105};set_instance_parameter_value {avl_imem_m0_agent} {PKT_THREAD_ID_L} {105};set_instance_parameter_value {avl_imem_m0_agent} {PKT_BURST_SIZE_H} {90};set_instance_parameter_value {avl_imem_m0_agent} {PKT_BURST_SIZE_L} {88};set_instance_parameter_value {avl_imem_m0_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {avl_imem_m0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {avl_imem_m0_agent} {PKT_BEGIN_BURST} {95};set_instance_parameter_value {avl_imem_m0_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {avl_imem_m0_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {avl_imem_m0_agent} {PKT_BURSTWRAP_H} {87};set_instance_parameter_value {avl_imem_m0_agent} {PKT_BURSTWRAP_L} {81};set_instance_parameter_value {avl_imem_m0_agent} {PKT_BYTE_CNT_H} {80};set_instance_parameter_value {avl_imem_m0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {avl_imem_m0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {avl_imem_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {avl_imem_m0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {avl_imem_m0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {avl_imem_m0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {avl_imem_m0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {avl_imem_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {avl_imem_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {avl_imem_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avl_imem_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avl_imem_m0_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {avl_imem_m0_agent} {PKT_SRC_ID_L} {97};set_instance_parameter_value {avl_imem_m0_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {avl_imem_m0_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {avl_imem_m0_agent} {ST_DATA_W} {118};set_instance_parameter_value {avl_imem_m0_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {avl_imem_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_imem_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_imem_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {avl_imem_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avl_imem_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;default_slave.axi_error_if&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000100000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ffff0000&quot;
   end=&quot;0x00000000100000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {avl_imem_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {avl_imem_m0_agent} {ID} {1};set_instance_parameter_value {avl_imem_m0_agent} {BURSTWRAP_VALUE} {127};set_instance_parameter_value {avl_imem_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {avl_imem_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {avl_imem_m0_agent} {USE_READRESPONSE} {1};set_instance_parameter_value {avl_imem_m0_agent} {USE_WRITERESPONSE} {0};add_instance {avl_dmem_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_QOS_H} {96};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_QOS_L} {96};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_DATA_SIDEBAND_H} {94};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_DATA_SIDEBAND_L} {94};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_ADDR_SIDEBAND_H} {93};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_ADDR_SIDEBAND_L} {93};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_BURST_TYPE_H} {92};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_BURST_TYPE_L} {91};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_CACHE_H} {112};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_CACHE_L} {109};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_THREAD_ID_H} {105};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_THREAD_ID_L} {105};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_BURST_SIZE_H} {90};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_BURST_SIZE_L} {88};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_BEGIN_BURST} {95};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_BURSTWRAP_H} {87};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_BURSTWRAP_L} {81};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_BYTE_CNT_H} {80};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_SRC_ID_L} {97};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {avl_dmem_m0_agent} {ST_DATA_W} {118};set_instance_parameter_value {avl_dmem_m0_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {avl_dmem_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_dmem_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_dmem_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {avl_dmem_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avl_dmem_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;default_slave.axi_error_if&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000100000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ffff0000&quot;
   end=&quot;0x00000000100000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;avl_uart_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff010000&quot;
   end=&quot;0x000000000ff010020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;pio_led_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff020000&quot;
   end=&quot;0x000000000ff020010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;pio_sw_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff029000&quot;
   end=&quot;0x000000000ff029010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;bld_id_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff001000&quot;
   end=&quot;0x000000000ff001010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;soc_id_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff000000&quot;
   end=&quot;0x000000000ff000010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;core_clk_freq_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff002000&quot;
   end=&quot;0x000000000ff002010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {avl_dmem_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {avl_dmem_m0_agent} {ID} {0};set_instance_parameter_value {avl_dmem_m0_agent} {BURSTWRAP_VALUE} {127};set_instance_parameter_value {avl_dmem_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {avl_dmem_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {avl_dmem_m0_agent} {USE_READRESPONSE} {1};set_instance_parameter_value {avl_dmem_m0_agent} {USE_WRITERESPONSE} {0};add_instance {default_slave_axi_error_if_agent} {altera_merlin_axi_slave_ni};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_QOS_H} {96};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_QOS_L} {96};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_THREAD_ID_H} {105};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_THREAD_ID_L} {105};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_BEGIN_BURST} {95};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_CACHE_H} {112};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_CACHE_L} {109};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_DATA_SIDEBAND_H} {94};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_DATA_SIDEBAND_L} {94};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_ADDR_SIDEBAND_H} {93};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_ADDR_SIDEBAND_L} {93};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_BURST_TYPE_H} {92};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_BURST_TYPE_L} {91};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_BURST_SIZE_H} {90};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_BURST_SIZE_L} {88};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_BURSTWRAP_H} {87};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_BURSTWRAP_L} {81};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_BYTE_CNT_H} {80};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_DATA_H} {31};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_DATA_L} {0};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_SRC_ID_L} {97};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {default_slave_axi_error_if_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {default_slave_axi_error_if_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {default_slave_axi_error_if_agent} {ST_DATA_W} {118};set_instance_parameter_value {default_slave_axi_error_if_agent} {ADDR_WIDTH} {32};set_instance_parameter_value {default_slave_axi_error_if_agent} {RDATA_WIDTH} {32};set_instance_parameter_value {default_slave_axi_error_if_agent} {WDATA_WIDTH} {32};set_instance_parameter_value {default_slave_axi_error_if_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {default_slave_axi_error_if_agent} {AXI_SLAVE_ID_W} {4};set_instance_parameter_value {default_slave_axi_error_if_agent} {PASS_ID_TO_SLAVE} {1};set_instance_parameter_value {default_slave_axi_error_if_agent} {AXI_VERSION} {AXI3};set_instance_parameter_value {default_slave_axi_error_if_agent} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {default_slave_axi_error_if_agent} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {default_slave_axi_error_if_agent} {ID} {3};set_instance_parameter_value {default_slave_axi_error_if_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {default_slave_axi_error_if_agent} {USE_ADDR_USER} {0};add_instance {onchip_ram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_ORI_BURST_SIZE_H} {153};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_ORI_BURST_SIZE_L} {151};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_RESPONSE_STATUS_H} {150};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_RESPONSE_STATUS_L} {149};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_BURST_SIZE_H} {126};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_BURST_SIZE_L} {124};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_BEGIN_BURST} {131};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_PROTECTION_H} {144};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_PROTECTION_L} {142};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_BURSTWRAP_H} {123};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_BURSTWRAP_L} {117};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_BYTE_CNT_H} {116};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_DATA_H} {63};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_SRC_ID_H} {136};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_SRC_ID_L} {133};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_DEST_ID_H} {140};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_DEST_ID_L} {137};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_ram_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {onchip_ram_s1_agent} {ST_DATA_W} {154};set_instance_parameter_value {onchip_ram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_ram_s1_agent} {AVS_BURSTCOUNT_W} {4};set_instance_parameter_value {onchip_ram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_ram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(153:151) response_status(150:149) cache(148:145) protection(144:142) thread_id(141) dest_id(140:137) src_id(136:133) qos(132) begin_burst(131) data_sideband(130) addr_sideband(129) burst_type(128:127) burst_size(126:124) burstwrap(123:117) byte_cnt(116:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {onchip_ram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_ram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_ram_s1_agent} {MAX_BYTE_CNT} {8};set_instance_parameter_value {onchip_ram_s1_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {onchip_ram_s1_agent} {ID} {4};set_instance_parameter_value {onchip_ram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_ram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_ram_s1_agent} {ECC_ENABLE} {0};add_instance {onchip_ram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {155};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sdram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_H} {99};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_L} {97};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_H} {96};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_L} {95};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_H} {72};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_L} {70};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {sdram_s1_agent} {PKT_BEGIN_BURST} {77};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_H} {90};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_L} {88};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_H} {69};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_L} {63};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_H} {62};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_H} {15};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_H} {82};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_L} {79};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_H} {86};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_L} {83};set_instance_parameter_value {sdram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sdram_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {sdram_s1_agent} {ST_DATA_W} {100};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(99:97) response_status(96:95) cache(94:91) protection(90:88) thread_id(87) dest_id(86:83) src_id(82:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:63) byte_cnt(62:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sdram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sdram_s1_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {sdram_s1_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {sdram_s1_agent} {ID} {7};set_instance_parameter_value {sdram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {ECC_ENABLE} {0};add_instance {sdram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {101};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sdram_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avl_uart_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {avl_uart_s0_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {avl_uart_s0_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {avl_uart_s0_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {avl_uart_s0_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {avl_uart_s0_agent} {PKT_BURST_SIZE_H} {90};set_instance_parameter_value {avl_uart_s0_agent} {PKT_BURST_SIZE_L} {88};set_instance_parameter_value {avl_uart_s0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {avl_uart_s0_agent} {PKT_BEGIN_BURST} {95};set_instance_parameter_value {avl_uart_s0_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {avl_uart_s0_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {avl_uart_s0_agent} {PKT_BURSTWRAP_H} {87};set_instance_parameter_value {avl_uart_s0_agent} {PKT_BURSTWRAP_L} {81};set_instance_parameter_value {avl_uart_s0_agent} {PKT_BYTE_CNT_H} {80};set_instance_parameter_value {avl_uart_s0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {avl_uart_s0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {avl_uart_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {avl_uart_s0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {avl_uart_s0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {avl_uart_s0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {avl_uart_s0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {avl_uart_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {avl_uart_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {avl_uart_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avl_uart_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avl_uart_s0_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {avl_uart_s0_agent} {PKT_SRC_ID_L} {97};set_instance_parameter_value {avl_uart_s0_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {avl_uart_s0_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {avl_uart_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {avl_uart_s0_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {avl_uart_s0_agent} {ST_DATA_W} {118};set_instance_parameter_value {avl_uart_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avl_uart_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_uart_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_uart_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avl_uart_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {avl_uart_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {avl_uart_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {avl_uart_s0_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {avl_uart_s0_agent} {ID} {0};set_instance_parameter_value {avl_uart_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {avl_uart_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avl_uart_s0_agent} {ECC_ENABLE} {0};add_instance {avl_uart_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avl_uart_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avl_uart_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {avl_uart_s0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avl_uart_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avl_uart_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avl_uart_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {avl_uart_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avl_uart_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {avl_uart_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avl_uart_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avl_uart_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avl_uart_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avl_uart_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avl_uart_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pio_led_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pio_led_s1_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {pio_led_s1_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {pio_led_s1_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {pio_led_s1_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {pio_led_s1_agent} {PKT_BURST_SIZE_H} {90};set_instance_parameter_value {pio_led_s1_agent} {PKT_BURST_SIZE_L} {88};set_instance_parameter_value {pio_led_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {pio_led_s1_agent} {PKT_BEGIN_BURST} {95};set_instance_parameter_value {pio_led_s1_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {pio_led_s1_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {pio_led_s1_agent} {PKT_BURSTWRAP_H} {87};set_instance_parameter_value {pio_led_s1_agent} {PKT_BURSTWRAP_L} {81};set_instance_parameter_value {pio_led_s1_agent} {PKT_BYTE_CNT_H} {80};set_instance_parameter_value {pio_led_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pio_led_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {pio_led_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pio_led_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pio_led_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {pio_led_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {pio_led_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {pio_led_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pio_led_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pio_led_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pio_led_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pio_led_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {pio_led_s1_agent} {PKT_SRC_ID_L} {97};set_instance_parameter_value {pio_led_s1_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {pio_led_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {pio_led_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pio_led_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {pio_led_s1_agent} {ST_DATA_W} {118};set_instance_parameter_value {pio_led_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_led_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_led_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_led_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pio_led_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pio_led_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pio_led_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pio_led_s1_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {pio_led_s1_agent} {ID} {5};set_instance_parameter_value {pio_led_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_led_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_led_s1_agent} {ECC_ENABLE} {0};add_instance {pio_led_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pio_sw_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pio_sw_s1_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {pio_sw_s1_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {pio_sw_s1_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {pio_sw_s1_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {pio_sw_s1_agent} {PKT_BURST_SIZE_H} {90};set_instance_parameter_value {pio_sw_s1_agent} {PKT_BURST_SIZE_L} {88};set_instance_parameter_value {pio_sw_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {pio_sw_s1_agent} {PKT_BEGIN_BURST} {95};set_instance_parameter_value {pio_sw_s1_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {pio_sw_s1_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {pio_sw_s1_agent} {PKT_BURSTWRAP_H} {87};set_instance_parameter_value {pio_sw_s1_agent} {PKT_BURSTWRAP_L} {81};set_instance_parameter_value {pio_sw_s1_agent} {PKT_BYTE_CNT_H} {80};set_instance_parameter_value {pio_sw_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pio_sw_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {pio_sw_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pio_sw_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pio_sw_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {pio_sw_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {pio_sw_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {pio_sw_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pio_sw_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pio_sw_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pio_sw_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pio_sw_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {pio_sw_s1_agent} {PKT_SRC_ID_L} {97};set_instance_parameter_value {pio_sw_s1_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {pio_sw_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {pio_sw_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pio_sw_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {pio_sw_s1_agent} {ST_DATA_W} {118};set_instance_parameter_value {pio_sw_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_sw_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_sw_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_sw_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pio_sw_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pio_sw_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pio_sw_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pio_sw_s1_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {pio_sw_s1_agent} {ID} {6};set_instance_parameter_value {pio_sw_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_sw_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_sw_s1_agent} {ECC_ENABLE} {0};add_instance {pio_sw_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pio_sw_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pio_sw_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {pio_sw_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pio_sw_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pio_sw_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pio_sw_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pio_sw_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pio_sw_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pio_sw_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pio_sw_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pio_sw_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pio_sw_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pio_sw_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pio_sw_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {bld_id_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {bld_id_s1_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {bld_id_s1_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {bld_id_s1_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {bld_id_s1_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {bld_id_s1_agent} {PKT_BURST_SIZE_H} {90};set_instance_parameter_value {bld_id_s1_agent} {PKT_BURST_SIZE_L} {88};set_instance_parameter_value {bld_id_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {bld_id_s1_agent} {PKT_BEGIN_BURST} {95};set_instance_parameter_value {bld_id_s1_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {bld_id_s1_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {bld_id_s1_agent} {PKT_BURSTWRAP_H} {87};set_instance_parameter_value {bld_id_s1_agent} {PKT_BURSTWRAP_L} {81};set_instance_parameter_value {bld_id_s1_agent} {PKT_BYTE_CNT_H} {80};set_instance_parameter_value {bld_id_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {bld_id_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {bld_id_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {bld_id_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {bld_id_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {bld_id_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {bld_id_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {bld_id_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {bld_id_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {bld_id_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {bld_id_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {bld_id_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {bld_id_s1_agent} {PKT_SRC_ID_L} {97};set_instance_parameter_value {bld_id_s1_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {bld_id_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {bld_id_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {bld_id_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {bld_id_s1_agent} {ST_DATA_W} {118};set_instance_parameter_value {bld_id_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {bld_id_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {bld_id_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {bld_id_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {bld_id_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {bld_id_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {bld_id_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {bld_id_s1_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {bld_id_s1_agent} {ID} {1};set_instance_parameter_value {bld_id_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {bld_id_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {bld_id_s1_agent} {ECC_ENABLE} {0};add_instance {bld_id_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {bld_id_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {bld_id_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {bld_id_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {bld_id_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {bld_id_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {bld_id_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {bld_id_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {bld_id_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {bld_id_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {bld_id_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {bld_id_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {bld_id_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {bld_id_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {bld_id_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {soc_id_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {soc_id_s1_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {soc_id_s1_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {soc_id_s1_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {soc_id_s1_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {soc_id_s1_agent} {PKT_BURST_SIZE_H} {90};set_instance_parameter_value {soc_id_s1_agent} {PKT_BURST_SIZE_L} {88};set_instance_parameter_value {soc_id_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {soc_id_s1_agent} {PKT_BEGIN_BURST} {95};set_instance_parameter_value {soc_id_s1_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {soc_id_s1_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {soc_id_s1_agent} {PKT_BURSTWRAP_H} {87};set_instance_parameter_value {soc_id_s1_agent} {PKT_BURSTWRAP_L} {81};set_instance_parameter_value {soc_id_s1_agent} {PKT_BYTE_CNT_H} {80};set_instance_parameter_value {soc_id_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {soc_id_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {soc_id_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {soc_id_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {soc_id_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {soc_id_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {soc_id_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {soc_id_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {soc_id_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {soc_id_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {soc_id_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {soc_id_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {soc_id_s1_agent} {PKT_SRC_ID_L} {97};set_instance_parameter_value {soc_id_s1_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {soc_id_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {soc_id_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {soc_id_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {soc_id_s1_agent} {ST_DATA_W} {118};set_instance_parameter_value {soc_id_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {soc_id_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {soc_id_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {soc_id_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {soc_id_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {soc_id_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {soc_id_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {soc_id_s1_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {soc_id_s1_agent} {ID} {8};set_instance_parameter_value {soc_id_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {soc_id_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {soc_id_s1_agent} {ECC_ENABLE} {0};add_instance {soc_id_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {soc_id_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {soc_id_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {soc_id_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {soc_id_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {soc_id_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {soc_id_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {soc_id_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {soc_id_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {soc_id_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {soc_id_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {soc_id_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {soc_id_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {soc_id_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {soc_id_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {core_clk_freq_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_BURST_SIZE_H} {90};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_BURST_SIZE_L} {88};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_BEGIN_BURST} {95};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_BURSTWRAP_H} {87};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_BURSTWRAP_L} {81};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_BYTE_CNT_H} {80};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_SRC_ID_L} {97};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {core_clk_freq_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {core_clk_freq_s1_agent} {ST_DATA_W} {118};set_instance_parameter_value {core_clk_freq_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {core_clk_freq_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {core_clk_freq_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {core_clk_freq_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {core_clk_freq_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {core_clk_freq_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {core_clk_freq_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {core_clk_freq_s1_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {core_clk_freq_s1_agent} {ID} {2};set_instance_parameter_value {core_clk_freq_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {core_clk_freq_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {core_clk_freq_s1_agent} {ECC_ENABLE} {0};add_instance {core_clk_freq_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {core_clk_freq_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {core_clk_freq_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {core_clk_freq_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {core_clk_freq_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {core_clk_freq_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {core_clk_freq_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {core_clk_freq_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {core_clk_freq_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {core_clk_freq_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {core_clk_freq_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {core_clk_freq_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {core_clk_freq_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {core_clk_freq_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {core_clk_freq_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {7 4 };set_instance_parameter_value {router} {CHANNEL_ID} {1000 0100 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0xffff0000 };set_instance_parameter_value {router} {END_ADDRESS} {0x4000000 0x100000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {118};set_instance_parameter_value {router} {ST_CHANNEL_W} {10};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_DESTID} {3};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {1};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {7 8 1 2 0 5 6 4 };set_instance_parameter_value {router_001} {CHANNEL_ID} {0000001000 0100000000 0010000000 1000000000 0000010000 0000100000 0001000000 0000000100 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both read read read both both read both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0xff000000 0xff001000 0xff002000 0xff010000 0xff020000 0xff029000 0xffff0000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x4000000 0xff000010 0xff001010 0xff002010 0xff010020 0xff020010 0xff029010 0x100000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {118};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {1};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {118};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {118};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {103};set_instance_parameter_value {router_004} {PKT_ADDR_L} {72};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {144};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {142};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {140};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {137};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {107};set_instance_parameter_value {router_004} {ST_DATA_W} {154};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(153:151) response_status(150:149) cache(148:145) protection(144:142) thread_id(141) dest_id(140:137) src_id(136:133) qos(132) begin_burst(131) data_sideband(130) addr_sideband(129) burst_type(128:127) burst_size(126:124) burstwrap(123:117) byte_cnt(116:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {49};set_instance_parameter_value {router_005} {PKT_ADDR_L} {18};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {90};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {88};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {86};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {83};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_005} {ST_DATA_W} {100};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(99:97) response_status(96:95) cache(94:91) protection(90:88) thread_id(87) dest_id(86:83) src_id(82:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:63) byte_cnt(62:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {67};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_006} {ST_DATA_W} {118};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {67};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_007} {ST_DATA_W} {118};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {1 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {67};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_008} {ST_DATA_W} {118};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {0 };set_instance_parameter_value {router_009} {CHANNEL_ID} {1 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {67};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_009} {ST_DATA_W} {118};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {0 };set_instance_parameter_value {router_010} {CHANNEL_ID} {1 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {67};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_010} {ST_DATA_W} {118};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {0 };set_instance_parameter_value {router_011} {CHANNEL_ID} {1 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {67};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_011} {ST_DATA_W} {118};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {avl_imem_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {avl_imem_m0_limiter} {PKT_DEST_ID_H} {104};set_instance_parameter_value {avl_imem_m0_limiter} {PKT_DEST_ID_L} {101};set_instance_parameter_value {avl_imem_m0_limiter} {PKT_SRC_ID_H} {100};set_instance_parameter_value {avl_imem_m0_limiter} {PKT_SRC_ID_L} {97};set_instance_parameter_value {avl_imem_m0_limiter} {PKT_BYTE_CNT_H} {80};set_instance_parameter_value {avl_imem_m0_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {avl_imem_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avl_imem_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avl_imem_m0_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {avl_imem_m0_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {avl_imem_m0_limiter} {PKT_THREAD_ID_H} {105};set_instance_parameter_value {avl_imem_m0_limiter} {PKT_THREAD_ID_L} {105};set_instance_parameter_value {avl_imem_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {avl_imem_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {13};set_instance_parameter_value {avl_imem_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {avl_imem_m0_limiter} {ST_DATA_W} {118};set_instance_parameter_value {avl_imem_m0_limiter} {ST_CHANNEL_W} {10};set_instance_parameter_value {avl_imem_m0_limiter} {VALID_WIDTH} {10};set_instance_parameter_value {avl_imem_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {avl_imem_m0_limiter} {PREVENT_HAZARDS} {1};set_instance_parameter_value {avl_imem_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {avl_imem_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {avl_imem_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avl_imem_m0_limiter} {REORDER} {0};add_instance {avl_dmem_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {avl_dmem_m0_limiter} {PKT_DEST_ID_H} {104};set_instance_parameter_value {avl_dmem_m0_limiter} {PKT_DEST_ID_L} {101};set_instance_parameter_value {avl_dmem_m0_limiter} {PKT_SRC_ID_H} {100};set_instance_parameter_value {avl_dmem_m0_limiter} {PKT_SRC_ID_L} {97};set_instance_parameter_value {avl_dmem_m0_limiter} {PKT_BYTE_CNT_H} {80};set_instance_parameter_value {avl_dmem_m0_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {avl_dmem_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avl_dmem_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avl_dmem_m0_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {avl_dmem_m0_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {avl_dmem_m0_limiter} {PKT_THREAD_ID_H} {105};set_instance_parameter_value {avl_dmem_m0_limiter} {PKT_THREAD_ID_L} {105};set_instance_parameter_value {avl_dmem_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {avl_dmem_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {13};set_instance_parameter_value {avl_dmem_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {avl_dmem_m0_limiter} {ST_DATA_W} {118};set_instance_parameter_value {avl_dmem_m0_limiter} {ST_CHANNEL_W} {10};set_instance_parameter_value {avl_dmem_m0_limiter} {VALID_WIDTH} {10};set_instance_parameter_value {avl_dmem_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {avl_dmem_m0_limiter} {PREVENT_HAZARDS} {1};set_instance_parameter_value {avl_dmem_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {avl_dmem_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {avl_dmem_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avl_dmem_m0_limiter} {REORDER} {0};add_instance {onchip_ram_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_ADDR_H} {103};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_ADDR_L} {72};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BEGIN_BURST} {131};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BYTE_CNT_H} {116};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BYTEEN_H} {71};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BYTEEN_L} {64};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BURST_SIZE_H} {126};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BURST_SIZE_L} {124};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BURST_TYPE_H} {128};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BURST_TYPE_L} {127};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BURSTWRAP_H} {123};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BURSTWRAP_L} {117};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_TRANS_READ} {107};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {ST_DATA_W} {154};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {OUT_BYTE_CNT_H} {113};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {OUT_BURSTWRAP_H} {123};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(153:151) response_status(150:149) cache(148:145) protection(144:142) thread_id(141) dest_id(140:137) src_id(136:133) qos(132) begin_burst(131) data_sideband(130) addr_sideband(129) burst_type(128:127) burst_size(126:124) burstwrap(123:117) byte_cnt(116:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {127};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {127};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {sdram_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_ADDR_H} {49};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BEGIN_BURST} {77};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTE_CNT_H} {62};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_SIZE_H} {72};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_SIZE_L} {70};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_TYPE_H} {74};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_TYPE_L} {73};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURSTWRAP_H} {69};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURSTWRAP_L} {63};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_READ} {53};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {ST_DATA_W} {100};set_instance_parameter_value {sdram_s1_burst_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_BYTE_CNT_H} {57};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_BURSTWRAP_H} {69};set_instance_parameter_value {sdram_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(99:97) response_status(96:95) cache(94:91) protection(90:88) thread_id(87) dest_id(86:83) src_id(82:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:63) byte_cnt(62:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {127};set_instance_parameter_value {sdram_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {127};set_instance_parameter_value {sdram_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {118};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {4};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {10};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {118};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {10};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {10};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {118};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {4};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {118};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {10};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {onchip_ram_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {116};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {123};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {117};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {126};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {124};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {150};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {149};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {128};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {127};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {151};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {153};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_ST_DATA_W} {154};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {80};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {90};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {88};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {92};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {91};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OUT_ST_DATA_W} {118};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(153:151) response_status(150:149) cache(148:145) protection(144:142) thread_id(141) dest_id(140:137) src_id(136:133) qos(132) begin_burst(131) data_sideband(130) addr_sideband(129) burst_type(128:127) burst_size(126:124) burstwrap(123:117) byte_cnt(116:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sdram_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {62};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {69};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {63};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {72};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {70};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {96};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {95};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {74};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {73};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {97};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {99};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_ST_DATA_W} {100};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {80};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {90};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {88};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {92};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {91};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_ST_DATA_W} {118};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(99:97) response_status(96:95) cache(94:91) protection(90:88) thread_id(87) dest_id(86:83) src_id(82:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:63) byte_cnt(62:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {onchip_ram_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {80};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {87};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {81};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {90};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {88};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {92};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {91};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_ST_DATA_W} {118};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {116};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {126};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {124};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {150};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {149};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {128};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {127};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {151};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {153};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OUT_ST_DATA_W} {154};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(153:151) response_status(150:149) cache(148:145) protection(144:142) thread_id(141) dest_id(140:137) src_id(136:133) qos(132) begin_burst(131) data_sideband(130) addr_sideband(129) burst_type(128:127) burst_size(126:124) burstwrap(123:117) byte_cnt(116:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sdram_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {80};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {87};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {81};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {90};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {88};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {92};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {91};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_ST_DATA_W} {118};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {62};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {72};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {70};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {96};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {95};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {74};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {73};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {97};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {99};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_ST_DATA_W} {100};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(99:97) response_status(96:95) cache(94:91) protection(90:88) thread_id(87) dest_id(86:83) src_id(82:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:63) byte_cnt(62:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {118};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {118};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {10};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {118};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {118};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {10};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {118};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {118};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {10};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {118};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {118};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {10};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {avl_imem_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {avl_imem_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {avl_imem_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {avl_imem_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {avl_imem_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sdram_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sdram_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sdram_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sdram_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sdram_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pll_0_outclk0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pll_0_outclk0_clock_bridge} {EXPLICIT_CLOCK_RATE} {20000000};set_instance_parameter_value {pll_0_outclk0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {pll_0_outclk1_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pll_0_outclk1_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {pll_0_outclk1_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {avl_imem_m0_translator.avalon_universal_master_0} {avl_imem_m0_agent.av} {avalon};set_connection_parameter_value {avl_imem_m0_translator.avalon_universal_master_0/avl_imem_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {avl_imem_m0_translator.avalon_universal_master_0/avl_imem_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {avl_imem_m0_translator.avalon_universal_master_0/avl_imem_m0_agent.av} {defaultConnection} {false};add_connection {avl_dmem_m0_translator.avalon_universal_master_0} {avl_dmem_m0_agent.av} {avalon};set_connection_parameter_value {avl_dmem_m0_translator.avalon_universal_master_0/avl_dmem_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {avl_dmem_m0_translator.avalon_universal_master_0/avl_dmem_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {avl_dmem_m0_translator.avalon_universal_master_0/avl_dmem_m0_agent.av} {defaultConnection} {false};add_connection {cmd_mux.src} {default_slave_axi_error_if_agent.write_cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/default_slave_axi_error_if_agent.write_cp} {qsys_mm.command};add_connection {cmd_mux_001.src} {default_slave_axi_error_if_agent.read_cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/default_slave_axi_error_if_agent.read_cp} {qsys_mm.command};add_connection {onchip_ram_s1_agent.m0} {onchip_ram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_ram_s1_agent.m0/onchip_ram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_ram_s1_agent.m0/onchip_ram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_ram_s1_agent.m0/onchip_ram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_ram_s1_agent.rf_source} {onchip_ram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_ram_s1_agent_rsp_fifo.out} {onchip_ram_s1_agent.rf_sink} {avalon_streaming};add_connection {onchip_ram_s1_agent.rdata_fifo_src} {onchip_ram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sdram_s1_agent.m0} {sdram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sdram_s1_agent.rf_source} {sdram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sdram_s1_agent_rsp_fifo.out} {sdram_s1_agent.rf_sink} {avalon_streaming};add_connection {sdram_s1_agent.rdata_fifo_src} {sdram_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {sdram_s1_agent_rdata_fifo.out} {sdram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {avl_uart_s0_agent.m0} {avl_uart_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {avl_uart_s0_agent.m0/avl_uart_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {avl_uart_s0_agent.m0/avl_uart_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {avl_uart_s0_agent.m0/avl_uart_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {avl_uart_s0_agent.rf_source} {avl_uart_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {avl_uart_s0_agent_rsp_fifo.out} {avl_uart_s0_agent.rf_sink} {avalon_streaming};add_connection {avl_uart_s0_agent.rdata_fifo_src} {avl_uart_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {avl_uart_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/avl_uart_s0_agent.cp} {qsys_mm.command};add_connection {pio_led_s1_agent.m0} {pio_led_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pio_led_s1_agent.m0/pio_led_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pio_led_s1_agent.m0/pio_led_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pio_led_s1_agent.m0/pio_led_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pio_led_s1_agent.rf_source} {pio_led_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {pio_led_s1_agent_rsp_fifo.out} {pio_led_s1_agent.rf_sink} {avalon_streaming};add_connection {pio_led_s1_agent.rdata_fifo_src} {pio_led_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {pio_led_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/pio_led_s1_agent.cp} {qsys_mm.command};add_connection {pio_sw_s1_agent.m0} {pio_sw_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pio_sw_s1_agent.m0/pio_sw_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pio_sw_s1_agent.m0/pio_sw_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pio_sw_s1_agent.m0/pio_sw_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pio_sw_s1_agent.rf_source} {pio_sw_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {pio_sw_s1_agent_rsp_fifo.out} {pio_sw_s1_agent.rf_sink} {avalon_streaming};add_connection {pio_sw_s1_agent.rdata_fifo_src} {pio_sw_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {pio_sw_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/pio_sw_s1_agent.cp} {qsys_mm.command};add_connection {bld_id_s1_agent.m0} {bld_id_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {bld_id_s1_agent.m0/bld_id_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {bld_id_s1_agent.m0/bld_id_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {bld_id_s1_agent.m0/bld_id_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {bld_id_s1_agent.rf_source} {bld_id_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {bld_id_s1_agent_rsp_fifo.out} {bld_id_s1_agent.rf_sink} {avalon_streaming};add_connection {bld_id_s1_agent.rdata_fifo_src} {bld_id_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {bld_id_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/bld_id_s1_agent.cp} {qsys_mm.command};add_connection {soc_id_s1_agent.m0} {soc_id_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {soc_id_s1_agent.m0/soc_id_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {soc_id_s1_agent.m0/soc_id_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {soc_id_s1_agent.m0/soc_id_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {soc_id_s1_agent.rf_source} {soc_id_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {soc_id_s1_agent_rsp_fifo.out} {soc_id_s1_agent.rf_sink} {avalon_streaming};add_connection {soc_id_s1_agent.rdata_fifo_src} {soc_id_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_008.src} {soc_id_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/soc_id_s1_agent.cp} {qsys_mm.command};add_connection {core_clk_freq_s1_agent.m0} {core_clk_freq_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {core_clk_freq_s1_agent.m0/core_clk_freq_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {core_clk_freq_s1_agent.m0/core_clk_freq_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {core_clk_freq_s1_agent.m0/core_clk_freq_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {core_clk_freq_s1_agent.rf_source} {core_clk_freq_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {core_clk_freq_s1_agent_rsp_fifo.out} {core_clk_freq_s1_agent.rf_sink} {avalon_streaming};add_connection {core_clk_freq_s1_agent.rdata_fifo_src} {core_clk_freq_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_009.src} {core_clk_freq_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/core_clk_freq_s1_agent.cp} {qsys_mm.command};add_connection {avl_imem_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {avl_imem_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {avl_dmem_m0_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {avl_dmem_m0_agent.cp/router_001.sink} {qsys_mm.command};add_connection {default_slave_axi_error_if_agent.write_rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {default_slave_axi_error_if_agent.write_rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {default_slave_axi_error_if_agent.read_rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {default_slave_axi_error_if_agent.read_rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {onchip_ram_s1_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {onchip_ram_s1_agent.rp/router_004.sink} {qsys_mm.response};add_connection {sdram_s1_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {sdram_s1_agent.rp/router_005.sink} {qsys_mm.response};add_connection {avl_uart_s0_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {avl_uart_s0_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {pio_led_s1_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {pio_led_s1_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {pio_sw_s1_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {pio_sw_s1_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {bld_id_s1_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {bld_id_s1_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {soc_id_s1_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {soc_id_s1_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {core_clk_freq_s1_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {core_clk_freq_s1_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {router.src} {avl_imem_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/avl_imem_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {avl_imem_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {avl_imem_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {avl_imem_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/avl_imem_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {avl_imem_m0_limiter.rsp_src} {avl_imem_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {avl_imem_m0_limiter.rsp_src/avl_imem_m0_agent.rp} {qsys_mm.response};add_connection {router_001.src} {avl_dmem_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/avl_dmem_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {avl_dmem_m0_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {avl_dmem_m0_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {avl_dmem_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/avl_dmem_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {avl_dmem_m0_limiter.rsp_src} {avl_dmem_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {avl_dmem_m0_limiter.rsp_src/avl_dmem_m0_agent.rp} {qsys_mm.response};add_connection {onchip_ram_s1_burst_adapter.source0} {onchip_ram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {onchip_ram_s1_burst_adapter.source0/onchip_ram_s1_agent.cp} {qsys_mm.command};add_connection {sdram_s1_burst_adapter.source0} {sdram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {sdram_s1_burst_adapter.source0/sdram_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_001.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_002.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src8} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src8/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src9} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src9/cmd_mux_009.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_001.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_002.src1} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src1/rsp_mux_001.sink2} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux_001.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux_001.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux_001.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux_001.sink5} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux_001.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux_001.sink6} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux_001.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux_001.sink7} {qsys_mm.response};add_connection {rsp_demux_008.src0} {rsp_mux_001.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/rsp_mux_001.sink8} {qsys_mm.response};add_connection {rsp_demux_009.src0} {rsp_mux_001.sink9} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/rsp_mux_001.sink9} {qsys_mm.response};add_connection {router_004.src} {onchip_ram_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/onchip_ram_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {onchip_ram_s1_rsp_width_adapter.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {onchip_ram_s1_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {router_005.src} {sdram_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/sdram_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sdram_s1_rsp_width_adapter.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {sdram_s1_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {cmd_mux_002.src} {onchip_ram_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/onchip_ram_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {onchip_ram_s1_cmd_width_adapter.src} {onchip_ram_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {onchip_ram_s1_cmd_width_adapter.src/onchip_ram_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_003.src} {sdram_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/sdram_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sdram_s1_cmd_width_adapter.src} {sdram_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {sdram_s1_cmd_width_adapter.src/sdram_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src3} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src3/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux_003.sink1} {qsys_mm.command};add_connection {rsp_demux_003.src0} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/crosser_002.in} {qsys_mm.response};add_connection {crosser_002.out} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {crosser_002.out/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_003.src1} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src1/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux_001.sink3} {avalon_streaming};preview_set_connection_tag {crosser_003.out/rsp_mux_001.sink3} {qsys_mm.response};add_connection {avl_imem_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {avl_dmem_m0_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {avl_imem_reset_reset_bridge.out_reset} {avl_imem_m0_translator.reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {avl_dmem_m0_translator.reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {onchip_ram_s1_translator.reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {avl_uart_s0_translator.reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {pio_led_s1_translator.reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {pio_sw_s1_translator.reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {bld_id_s1_translator.reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {soc_id_s1_translator.reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {core_clk_freq_s1_translator.reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {avl_imem_m0_agent.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {avl_dmem_m0_agent.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {default_slave_axi_error_if_agent.reset_sink} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {onchip_ram_s1_agent.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {onchip_ram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {avl_uart_s0_agent.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {avl_uart_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {pio_led_s1_agent.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {pio_led_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {pio_sw_s1_agent.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {pio_sw_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {bld_id_s1_agent.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {bld_id_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {soc_id_s1_agent.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {soc_id_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {core_clk_freq_s1_agent.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {core_clk_freq_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {avl_imem_m0_limiter.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {avl_dmem_m0_limiter.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {onchip_ram_s1_burst_adapter.cr0_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {onchip_ram_s1_rsp_width_adapter.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {onchip_ram_s1_cmd_width_adapter.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {sdram_s1_translator.reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {sdram_s1_agent.clk_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {sdram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {sdram_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {sdram_s1_burst_adapter.cr0_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {sdram_s1_rsp_width_adapter.clk_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {sdram_s1_cmd_width_adapter.clk_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {pll_0_outclk0_clock_bridge.out_clk} {avl_imem_m0_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {avl_dmem_m0_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {onchip_ram_s1_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {avl_uart_s0_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {pio_led_s1_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {pio_sw_s1_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {bld_id_s1_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {soc_id_s1_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {core_clk_freq_s1_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {avl_imem_m0_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {avl_dmem_m0_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {default_slave_axi_error_if_agent.clock_sink} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {onchip_ram_s1_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {onchip_ram_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {avl_uart_s0_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {avl_uart_s0_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {pio_led_s1_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {pio_led_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {pio_sw_s1_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {pio_sw_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {bld_id_s1_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {bld_id_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {soc_id_s1_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {soc_id_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {core_clk_freq_s1_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {core_clk_freq_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {avl_imem_m0_limiter.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {avl_dmem_m0_limiter.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {onchip_ram_s1_burst_adapter.cr0} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {onchip_ram_s1_rsp_width_adapter.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {onchip_ram_s1_cmd_width_adapter.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {avl_imem_reset_reset_bridge.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_agent_rdata_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_burst_adapter.cr0} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_rsp_width_adapter.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_cmd_width_adapter.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_reset_reset_bridge.clk} {clock};add_interface {default_slave_axi_error_if} {axi} {master};set_interface_property {default_slave_axi_error_if} {EXPORT_OF} {default_slave_axi_error_if_agent.altera_axi_master};add_interface {pll_0_outclk0} {clock} {slave};set_interface_property {pll_0_outclk0} {EXPORT_OF} {pll_0_outclk0_clock_bridge.in_clk};add_interface {pll_0_outclk1} {clock} {slave};set_interface_property {pll_0_outclk1} {EXPORT_OF} {pll_0_outclk1_clock_bridge.in_clk};add_interface {avl_imem_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {avl_imem_reset_reset_bridge_in_reset} {EXPORT_OF} {avl_imem_reset_reset_bridge.in_reset};add_interface {sdram_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {sdram_reset_reset_bridge_in_reset} {EXPORT_OF} {sdram_reset_reset_bridge.in_reset};add_interface {avl_dmem_m0} {avalon} {slave};set_interface_property {avl_dmem_m0} {EXPORT_OF} {avl_dmem_m0_translator.avalon_anti_master_0};add_interface {avl_imem_m0} {avalon} {slave};set_interface_property {avl_imem_m0} {EXPORT_OF} {avl_imem_m0_translator.avalon_anti_master_0};add_interface {avl_uart_s0} {avalon} {master};set_interface_property {avl_uart_s0} {EXPORT_OF} {avl_uart_s0_translator.avalon_anti_slave_0};add_interface {bld_id_s1} {avalon} {master};set_interface_property {bld_id_s1} {EXPORT_OF} {bld_id_s1_translator.avalon_anti_slave_0};add_interface {core_clk_freq_s1} {avalon} {master};set_interface_property {core_clk_freq_s1} {EXPORT_OF} {core_clk_freq_s1_translator.avalon_anti_slave_0};add_interface {onchip_ram_s1} {avalon} {master};set_interface_property {onchip_ram_s1} {EXPORT_OF} {onchip_ram_s1_translator.avalon_anti_slave_0};add_interface {pio_led_s1} {avalon} {master};set_interface_property {pio_led_s1} {EXPORT_OF} {pio_led_s1_translator.avalon_anti_slave_0};add_interface {pio_sw_s1} {avalon} {master};set_interface_property {pio_sw_s1} {EXPORT_OF} {pio_sw_s1_translator.avalon_anti_slave_0};add_interface {sdram_s1} {avalon} {master};set_interface_property {sdram_s1} {EXPORT_OF} {sdram_s1_translator.avalon_anti_slave_0};add_interface {soc_id_s1} {avalon} {master};set_interface_property {soc_id_s1} {EXPORT_OF} {soc_id_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.avl_dmem.m0} {0};set_module_assignment {interconnect_id.avl_imem.m0} {1};set_module_assignment {interconnect_id.avl_uart.s0} {0};set_module_assignment {interconnect_id.bld_id.s1} {1};set_module_assignment {interconnect_id.core_clk_freq.s1} {2};set_module_assignment {interconnect_id.default_slave.axi_error_if} {3};set_module_assignment {interconnect_id.onchip_ram.s1} {4};set_module_assignment {interconnect_id.pio_led.s1} {5};set_module_assignment {interconnect_id.pio_sw.s1} {6};set_module_assignment {interconnect_id.sdram.s1} {7};set_module_assignment {interconnect_id.soc_id.s1} {8};(altera_merlin_master_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=1,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=1,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=13,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=8,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=64,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=8,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=20000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=4,UAV_BYTEENABLE_W=8,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=64,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=25,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=7,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=5,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=20000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=20000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=20000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=20000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=20000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=20000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:17.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;default_slave.axi_error_if&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000100000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ffff0000&quot;
   end=&quot;0x00000000100000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=127,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=93,PKT_ADDR_SIDEBAND_L=93,PKT_BEGIN_BURST=95,PKT_BURSTWRAP_H=87,PKT_BURSTWRAP_L=81,PKT_BURST_SIZE_H=90,PKT_BURST_SIZE_L=88,PKT_BURST_TYPE_H=92,PKT_BURST_TYPE_L=91,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=80,PKT_BYTE_CNT_L=74,PKT_CACHE_H=112,PKT_CACHE_L=109,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=94,PKT_DATA_SIDEBAND_L=94,PKT_DEST_ID_H=104,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=117,PKT_ORI_BURST_SIZE_L=115,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_QOS_H=96,PKT_QOS_L=96,PKT_RESPONSE_STATUS_H=114,PKT_RESPONSE_STATUS_L=113,PKT_SRC_ID_H=100,PKT_SRC_ID_L=97,PKT_THREAD_ID_H=105,PKT_THREAD_ID_L=105,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=10,ST_DATA_W=118,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:17.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;default_slave.axi_error_if&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000100000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ffff0000&quot;
   end=&quot;0x00000000100000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;avl_uart_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff010000&quot;
   end=&quot;0x000000000ff010020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;pio_led_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff020000&quot;
   end=&quot;0x000000000ff020010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;pio_sw_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff029000&quot;
   end=&quot;0x000000000ff029010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;bld_id_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff001000&quot;
   end=&quot;0x000000000ff001010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;soc_id_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff000000&quot;
   end=&quot;0x000000000ff000010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;core_clk_freq_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff002000&quot;
   end=&quot;0x000000000ff002010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=127,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=93,PKT_ADDR_SIDEBAND_L=93,PKT_BEGIN_BURST=95,PKT_BURSTWRAP_H=87,PKT_BURSTWRAP_L=81,PKT_BURST_SIZE_H=90,PKT_BURST_SIZE_L=88,PKT_BURST_TYPE_H=92,PKT_BURST_TYPE_L=91,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=80,PKT_BYTE_CNT_L=74,PKT_CACHE_H=112,PKT_CACHE_L=109,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=94,PKT_DATA_SIDEBAND_L=94,PKT_DEST_ID_H=104,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=117,PKT_ORI_BURST_SIZE_L=115,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_QOS_H=96,PKT_QOS_L=96,PKT_RESPONSE_STATUS_H=114,PKT_RESPONSE_STATUS_L=113,PKT_SRC_ID_H=100,PKT_SRC_ID_L=97,PKT_THREAD_ID_H=105,PKT_THREAD_ID_L=105,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=10,ST_DATA_W=118,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=1,USE_WRITERESPONSE=0)(altera_merlin_axi_slave_ni:17.1:ADDR_USER_WIDTH=1,ADDR_WIDTH=32,AXI_SLAVE_ID_W=4,AXI_VERSION=AXI3,DATA_USER_WIDTH=1,ID=3,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PASS_ID_TO_SLAVE=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=93,PKT_ADDR_SIDEBAND_L=93,PKT_BEGIN_BURST=95,PKT_BURSTWRAP_H=87,PKT_BURSTWRAP_L=81,PKT_BURST_SIZE_H=90,PKT_BURST_SIZE_L=88,PKT_BURST_TYPE_H=92,PKT_BURST_TYPE_L=91,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=80,PKT_BYTE_CNT_L=74,PKT_CACHE_H=112,PKT_CACHE_L=109,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=94,PKT_DATA_SIDEBAND_L=94,PKT_DEST_ID_H=104,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=117,PKT_ORI_BURST_SIZE_L=115,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_QOS_H=96,PKT_QOS_L=96,PKT_RESPONSE_STATUS_H=114,PKT_RESPONSE_STATUS_L=113,PKT_SRC_ID_H=100,PKT_SRC_ID_L=97,PKT_THREAD_ID_H=105,PKT_THREAD_ID_L=105,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,RDATA_WIDTH=32,READ_ACCEPTANCE_CAPABILITY=1,ST_CHANNEL_W=10,ST_DATA_W=118,USE_ADDR_USER=0,WDATA_WIDTH=32,WRITE_ACCEPTANCE_CAPABILITY=1)(altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=4,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=127,MAX_BYTE_CNT=8,MERLIN_PACKET_FORMAT=ori_burst_size(153:151) response_status(150:149) cache(148:145) protection(144:142) thread_id(141) dest_id(140:137) src_id(136:133) qos(132) begin_burst(131) data_sideband(130) addr_sideband(129) burst_type(128:127) burst_size(126:124) burstwrap(123:117) byte_cnt(116:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_BEGIN_BURST=131,PKT_BURSTWRAP_H=123,PKT_BURSTWRAP_L=117,PKT_BURST_SIZE_H=126,PKT_BURST_SIZE_L=124,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=116,PKT_BYTE_CNT_L=110,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DEST_ID_H=140,PKT_DEST_ID_L=137,PKT_ORI_BURST_SIZE_H=153,PKT_ORI_BURST_SIZE_L=151,PKT_PROTECTION_H=144,PKT_PROTECTION_L=142,PKT_RESPONSE_STATUS_H=150,PKT_RESPONSE_STATUS_L=149,PKT_SRC_ID_H=136,PKT_SRC_ID_L=133,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_LOCK=108,PKT_TRANS_POSTED=105,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=154,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=155,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=7,MAX_BURSTWRAP=127,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(99:97) response_status(96:95) cache(94:91) protection(90:88) thread_id(87) dest_id(86:83) src_id(82:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:63) byte_cnt(62:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=77,PKT_BURSTWRAP_H=69,PKT_BURSTWRAP_L=63,PKT_BURST_SIZE_H=72,PKT_BURST_SIZE_L=70,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=62,PKT_BYTE_CNT_L=56,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=86,PKT_DEST_ID_L=83,PKT_ORI_BURST_SIZE_H=99,PKT_ORI_BURST_SIZE_L=97,PKT_PROTECTION_H=90,PKT_PROTECTION_L=88,PKT_RESPONSE_STATUS_H=96,PKT_RESPONSE_STATUS_L=95,PKT_SRC_ID_H=82,PKT_SRC_ID_L=79,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=100,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=101,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=18,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=127,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=95,PKT_BURSTWRAP_H=87,PKT_BURSTWRAP_L=81,PKT_BURST_SIZE_H=90,PKT_BURST_SIZE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=80,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=104,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=117,PKT_ORI_BURST_SIZE_L=115,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_RESPONSE_STATUS_H=114,PKT_RESPONSE_STATUS_L=113,PKT_SRC_ID_H=100,PKT_SRC_ID_L=97,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=118,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=5,MAX_BURSTWRAP=127,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=95,PKT_BURSTWRAP_H=87,PKT_BURSTWRAP_L=81,PKT_BURST_SIZE_H=90,PKT_BURST_SIZE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=80,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=104,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=117,PKT_ORI_BURST_SIZE_L=115,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_RESPONSE_STATUS_H=114,PKT_RESPONSE_STATUS_L=113,PKT_SRC_ID_H=100,PKT_SRC_ID_L=97,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=118,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=6,MAX_BURSTWRAP=127,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=95,PKT_BURSTWRAP_H=87,PKT_BURSTWRAP_L=81,PKT_BURST_SIZE_H=90,PKT_BURST_SIZE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=80,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=104,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=117,PKT_ORI_BURST_SIZE_L=115,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_RESPONSE_STATUS_H=114,PKT_RESPONSE_STATUS_L=113,PKT_SRC_ID_H=100,PKT_SRC_ID_L=97,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=118,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=127,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=95,PKT_BURSTWRAP_H=87,PKT_BURSTWRAP_L=81,PKT_BURST_SIZE_H=90,PKT_BURST_SIZE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=80,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=104,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=117,PKT_ORI_BURST_SIZE_L=115,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_RESPONSE_STATUS_H=114,PKT_RESPONSE_STATUS_L=113,PKT_SRC_ID_H=100,PKT_SRC_ID_L=97,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=118,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=8,MAX_BURSTWRAP=127,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=95,PKT_BURSTWRAP_H=87,PKT_BURSTWRAP_L=81,PKT_BURST_SIZE_H=90,PKT_BURST_SIZE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=80,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=104,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=117,PKT_ORI_BURST_SIZE_L=115,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_RESPONSE_STATUS_H=114,PKT_RESPONSE_STATUS_L=113,PKT_SRC_ID_H=100,PKT_SRC_ID_L=97,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=118,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=127,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=95,PKT_BURSTWRAP_H=87,PKT_BURSTWRAP_L=81,PKT_BURST_SIZE_H=90,PKT_BURST_SIZE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=80,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=104,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=117,PKT_ORI_BURST_SIZE_L=115,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_RESPONSE_STATUS_H=114,PKT_RESPONSE_STATUS_L=113,PKT_SRC_ID_H=100,PKT_SRC_ID_L=97,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=118,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:17.1:CHANNEL_ID=1000,0100,DECODER_TYPE=0,DEFAULT_CHANNEL=-1,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=1,DEFAULT_WR_CHANNEL=0,DESTINATION_ID=7,4,END_ADDRESS=0x4000000,0x100000000,MEMORY_ALIASING_DECODE=1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=101,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=7:1000:0x0:0x4000000:both:1:0:0:1,4:0100:0xffff0000:0x100000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0xffff0000,ST_CHANNEL_W=10,ST_DATA_W=118,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:17.1:CHANNEL_ID=0000001000,0100000000,0010000000,1000000000,0000010000,0000100000,0001000000,0000000100,DECODER_TYPE=0,DEFAULT_CHANNEL=-1,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=1,DEFAULT_WR_CHANNEL=0,DESTINATION_ID=7,8,1,2,0,5,6,4,END_ADDRESS=0x4000000,0xff000010,0xff001010,0xff002010,0xff010020,0xff020010,0xff029010,0x100000000,MEMORY_ALIASING_DECODE=1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=101,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,SLAVES_INFO=7:0000001000:0x0:0x4000000:both:1:0:0:1,8:0100000000:0xff000000:0xff000010:read:1:0:0:1,1:0010000000:0xff001000:0xff001010:read:1:0:0:1,2:1000000000:0xff002000:0xff002010:read:1:0:0:1,0:0000010000:0xff010000:0xff010020:both:1:0:0:1,5:0000100000:0xff020000:0xff020010:both:1:0:0:1,6:0001000000:0xff029000:0xff029010:read:1:0:0:1,4:0000000100:0xffff0000:0x100000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0xff000000,0xff001000,0xff002000,0xff010000,0xff020000,0xff029000,0xffff0000,ST_CHANNEL_W=10,ST_DATA_W=118,TYPE_OF_TRANSACTION=both,read,read,read,both,both,read,both)(altera_merlin_router:17.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=101,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=10,ST_DATA_W=118,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:17.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=101,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=10,ST_DATA_W=118,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:17.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(153:151) response_status(150:149) cache(148:145) protection(144:142) thread_id(141) dest_id(140:137) src_id(136:133) qos(132) begin_burst(131) data_sideband(130) addr_sideband(129) burst_type(128:127) burst_size(126:124) burstwrap(123:117) byte_cnt(116:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=140,PKT_DEST_ID_L=137,PKT_PROTECTION_H=144,PKT_PROTECTION_L=142,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=10,ST_DATA_W=154,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:17.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(99:97) response_status(96:95) cache(94:91) protection(90:88) thread_id(87) dest_id(86:83) src_id(82:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:63) byte_cnt(62:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=86,PKT_DEST_ID_L=83,PKT_PROTECTION_H=90,PKT_PROTECTION_L=88,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=10,ST_DATA_W=100,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=101,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=118,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=101,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=118,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=101,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=118,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=101,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=118,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=101,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=118,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=101,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=118,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:17.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=13,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=80,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=104,PKT_DEST_ID_L=101,PKT_SRC_ID_H=100,PKT_SRC_ID_L=97,PKT_THREAD_ID_H=105,PKT_THREAD_ID_L=105,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=1,REORDER=0,ST_CHANNEL_W=10,ST_DATA_W=118,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=10)(altera_merlin_traffic_limiter:17.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=13,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=80,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=104,PKT_DEST_ID_L=101,PKT_SRC_ID_H=100,PKT_SRC_ID_L=97,PKT_THREAD_ID_H=105,PKT_THREAD_ID_L=105,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=1,REORDER=0,ST_CHANNEL_W=10,ST_DATA_W=118,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=10)(altera_merlin_burst_adapter:17.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=127,BURSTWRAP_CONST_VALUE=127,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=1,MERLIN_PACKET_FORMAT=ori_burst_size(153:151) response_status(150:149) cache(148:145) protection(144:142) thread_id(141) dest_id(140:137) src_id(136:133) qos(132) begin_burst(131) data_sideband(130) addr_sideband(129) burst_type(128:127) burst_size(126:124) burstwrap(123:117) byte_cnt(116:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=123,OUT_BYTE_CNT_H=113,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_BEGIN_BURST=131,PKT_BURSTWRAP_H=123,PKT_BURSTWRAP_L=117,PKT_BURST_SIZE_H=126,PKT_BURST_SIZE_L=124,PKT_BURST_TYPE_H=128,PKT_BURST_TYPE_L=127,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=116,PKT_BYTE_CNT_L=110,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,ST_CHANNEL_W=10,ST_DATA_W=154)(altera_merlin_burst_adapter:17.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=127,BURSTWRAP_CONST_VALUE=127,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(99:97) response_status(96:95) cache(94:91) protection(90:88) thread_id(87) dest_id(86:83) src_id(82:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:63) byte_cnt(62:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=69,OUT_BYTE_CNT_H=57,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=77,PKT_BURSTWRAP_H=69,PKT_BURSTWRAP_L=63,PKT_BURST_SIZE_H=72,PKT_BURST_SIZE_L=70,PKT_BURST_TYPE_H=74,PKT_BURST_TYPE_L=73,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=62,PKT_BYTE_CNT_L=56,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,ST_CHANNEL_W=10,ST_DATA_W=100)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=20000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=4,ST_CHANNEL_W=10,ST_DATA_W=118,VALID_WIDTH=10)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=20000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=10,ST_CHANNEL_W=10,ST_DATA_W=118,VALID_WIDTH=10)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=10,ST_DATA_W=118,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=10,ST_DATA_W=118,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=10,ST_DATA_W=118,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=10,ST_DATA_W=118,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=10,ST_DATA_W=118,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=10,ST_DATA_W=118,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=10,ST_DATA_W=118,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=10,ST_DATA_W=118,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=10,ST_DATA_W=118,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=10,ST_DATA_W=118,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=20000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=10,ST_DATA_W=118,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=20000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=10,ST_DATA_W=118,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=20000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=10,ST_DATA_W=118,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=10,ST_DATA_W=118,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=20000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=118,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=20000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=118,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=20000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=118,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=20000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=118,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=20000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=118,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=20000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=118,VALID_WIDTH=1)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=4,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=10,ST_DATA_W=118,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=10,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=10,ST_DATA_W=118,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:17.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=0,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(153:151) response_status(150:149) cache(148:145) protection(144:142) thread_id(141) dest_id(140:137) src_id(136:133) qos(132) begin_burst(131) data_sideband(130) addr_sideband(129) burst_type(128:127) burst_size(126:124) burstwrap(123:117) byte_cnt(116:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=103,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=123,IN_PKT_BURSTWRAP_L=117,IN_PKT_BURST_SIZE_H=126,IN_PKT_BURST_SIZE_L=124,IN_PKT_BURST_TYPE_H=128,IN_PKT_BURST_TYPE_L=127,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=116,IN_PKT_BYTE_CNT_L=110,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=153,IN_PKT_ORI_BURST_SIZE_L=151,IN_PKT_RESPONSE_STATUS_H=150,IN_PKT_RESPONSE_STATUS_L=149,IN_PKT_TRANS_COMPRESSED_READ=104,IN_PKT_TRANS_EXCLUSIVE=109,IN_PKT_TRANS_WRITE=106,IN_ST_DATA_W=154,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=90,OUT_PKT_BURST_SIZE_L=88,OUT_PKT_BURST_TYPE_H=92,OUT_PKT_BURST_TYPE_L=91,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=80,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=117,OUT_PKT_ORI_BURST_SIZE_L=115,OUT_PKT_RESPONSE_STATUS_H=114,OUT_PKT_RESPONSE_STATUS_L=113,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=118,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=10)(altera_merlin_width_adapter:17.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=0,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(99:97) response_status(96:95) cache(94:91) protection(90:88) thread_id(87) dest_id(86:83) src_id(82:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:63) byte_cnt(62:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=69,IN_PKT_BURSTWRAP_L=63,IN_PKT_BURST_SIZE_H=72,IN_PKT_BURST_SIZE_L=70,IN_PKT_BURST_TYPE_H=74,IN_PKT_BURST_TYPE_L=73,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=62,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=99,IN_PKT_ORI_BURST_SIZE_L=97,IN_PKT_RESPONSE_STATUS_H=96,IN_PKT_RESPONSE_STATUS_L=95,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_PKT_TRANS_WRITE=52,IN_ST_DATA_W=100,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=90,OUT_PKT_BURST_SIZE_L=88,OUT_PKT_BURST_TYPE_H=92,OUT_PKT_BURST_TYPE_L=91,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=80,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=117,OUT_PKT_ORI_BURST_SIZE_L=115,OUT_PKT_RESPONSE_STATUS_H=114,OUT_PKT_RESPONSE_STATUS_L=113,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=118,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=10)(altera_merlin_width_adapter:17.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=0,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=87,IN_PKT_BURSTWRAP_L=81,IN_PKT_BURST_SIZE_H=90,IN_PKT_BURST_SIZE_L=88,IN_PKT_BURST_TYPE_H=92,IN_PKT_BURST_TYPE_L=91,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=80,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=117,IN_PKT_ORI_BURST_SIZE_L=115,IN_PKT_RESPONSE_STATUS_H=114,IN_PKT_RESPONSE_STATUS_L=113,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=118,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(153:151) response_status(150:149) cache(148:145) protection(144:142) thread_id(141) dest_id(140:137) src_id(136:133) qos(132) begin_burst(131) data_sideband(130) addr_sideband(129) burst_type(128:127) burst_size(126:124) burstwrap(123:117) byte_cnt(116:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=126,OUT_PKT_BURST_SIZE_L=124,OUT_PKT_BURST_TYPE_H=128,OUT_PKT_BURST_TYPE_L=127,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=116,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=153,OUT_PKT_ORI_BURST_SIZE_L=151,OUT_PKT_RESPONSE_STATUS_H=150,OUT_PKT_RESPONSE_STATUS_L=149,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=154,PACKING=0,RESPONSE_PATH=0,ST_CHANNEL_W=10)(altera_merlin_width_adapter:17.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=0,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=87,IN_PKT_BURSTWRAP_L=81,IN_PKT_BURST_SIZE_H=90,IN_PKT_BURST_SIZE_L=88,IN_PKT_BURST_TYPE_H=92,IN_PKT_BURST_TYPE_L=91,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=80,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=117,IN_PKT_ORI_BURST_SIZE_L=115,IN_PKT_RESPONSE_STATUS_H=114,IN_PKT_RESPONSE_STATUS_L=113,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=118,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(99:97) response_status(96:95) cache(94:91) protection(90:88) thread_id(87) dest_id(86:83) src_id(82:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:63) byte_cnt(62:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=49,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=72,OUT_PKT_BURST_SIZE_L=70,OUT_PKT_BURST_TYPE_H=74,OUT_PKT_BURST_TYPE_L=73,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=62,OUT_PKT_BYTE_CNT_L=56,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=99,OUT_PKT_ORI_BURST_SIZE_L=97,OUT_PKT_RESPONSE_STATUS_H=96,OUT_PKT_RESPONSE_STATUS_L=95,OUT_PKT_TRANS_COMPRESSED_READ=50,OUT_PKT_TRANS_EXCLUSIVE=55,OUT_ST_DATA_W=100,PACKING=0,RESPONSE_PATH=0,ST_CHANNEL_W=10)(altera_avalon_st_handshake_clock_crosser:17.1:AUTO_IN_CLK_CLOCK_RATE=20000000,AUTO_OUT_CLK_CLOCK_RATE=100000000,BITS_PER_SYMBOL=118,CHANNEL_WIDTH=10,DATA_WIDTH=118,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:17.1:AUTO_IN_CLK_CLOCK_RATE=20000000,AUTO_OUT_CLK_CLOCK_RATE=100000000,BITS_PER_SYMBOL=118,CHANNEL_WIDTH=10,DATA_WIDTH=118,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:17.1:AUTO_IN_CLK_CLOCK_RATE=100000000,AUTO_OUT_CLK_CLOCK_RATE=20000000,BITS_PER_SYMBOL=118,CHANNEL_WIDTH=10,DATA_WIDTH=118,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:17.1:AUTO_IN_CLK_CLOCK_RATE=100000000,AUTO_OUT_CLK_CLOCK_RATE=20000000,BITS_PER_SYMBOL=118,CHANNEL_WIDTH=10,DATA_WIDTH=118,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=20000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=20000000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=100000000,NUM_CLOCK_OUTPUTS=1)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)"
   instancePathKey="de10lite_sopc:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="17.1"
   name="de10lite_sopc_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {avl_imem_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {avl_imem_m0_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {avl_imem_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {avl_imem_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {avl_imem_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {avl_imem_m0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {avl_imem_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_imem_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {avl_imem_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {avl_imem_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {avl_imem_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {avl_imem_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {avl_imem_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {avl_imem_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {avl_imem_m0_translator} {USE_READ} {1};set_instance_parameter_value {avl_imem_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {avl_imem_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {avl_imem_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {avl_imem_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {avl_imem_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {avl_imem_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {avl_imem_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {avl_imem_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {avl_imem_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {avl_imem_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {avl_imem_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {avl_imem_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {avl_imem_m0_translator} {USE_READRESPONSE} {1};set_instance_parameter_value {avl_imem_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avl_imem_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {avl_imem_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {avl_imem_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avl_imem_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_imem_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_imem_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_imem_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {avl_imem_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {avl_imem_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {avl_imem_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {avl_imem_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {avl_imem_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_imem_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_imem_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {avl_imem_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {avl_imem_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {avl_imem_m0_translator} {SYNC_RESET} {0};add_instance {avl_dmem_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {avl_dmem_m0_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {avl_dmem_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {avl_dmem_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {avl_dmem_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {avl_dmem_m0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {avl_dmem_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_dmem_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {avl_dmem_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {avl_dmem_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {avl_dmem_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {avl_dmem_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {avl_dmem_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {avl_dmem_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {avl_dmem_m0_translator} {USE_READ} {1};set_instance_parameter_value {avl_dmem_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {avl_dmem_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {avl_dmem_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {avl_dmem_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {avl_dmem_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {avl_dmem_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {avl_dmem_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {avl_dmem_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {avl_dmem_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {avl_dmem_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {avl_dmem_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {avl_dmem_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {avl_dmem_m0_translator} {USE_READRESPONSE} {1};set_instance_parameter_value {avl_dmem_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avl_dmem_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {avl_dmem_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {avl_dmem_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avl_dmem_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_dmem_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_dmem_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_dmem_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {avl_dmem_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {avl_dmem_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {avl_dmem_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {avl_dmem_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {avl_dmem_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_dmem_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_dmem_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {avl_dmem_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {avl_dmem_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {avl_dmem_m0_translator} {SYNC_RESET} {0};add_instance {onchip_ram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_ram_s1_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {onchip_ram_s1_translator} {AV_DATA_W} {64};set_instance_parameter_value {onchip_ram_s1_translator} {UAV_DATA_W} {64};set_instance_parameter_value {onchip_ram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_ram_s1_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {onchip_ram_s1_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {onchip_ram_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {onchip_ram_s1_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {onchip_ram_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_ram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_ram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_ram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_ram_s1_translator} {USE_READ} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_ram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_ram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_ram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_ram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_ram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {onchip_ram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_ram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_ram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_ram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_ram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_ram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sdram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {sdram_s1_translator} {UAV_DATA_W} {16};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_s1_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_s1_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sdram_s1_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READ} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sdram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {avl_uart_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {avl_uart_s0_translator} {AV_ADDRESS_W} {5};set_instance_parameter_value {avl_uart_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {avl_uart_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {avl_uart_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {avl_uart_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {avl_uart_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {avl_uart_s0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {avl_uart_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_uart_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {avl_uart_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {avl_uart_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {avl_uart_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {avl_uart_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {avl_uart_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {avl_uart_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {avl_uart_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {avl_uart_s0_translator} {USE_READ} {1};set_instance_parameter_value {avl_uart_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {avl_uart_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {avl_uart_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {avl_uart_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {avl_uart_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {avl_uart_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {avl_uart_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {avl_uart_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {avl_uart_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {avl_uart_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {avl_uart_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {avl_uart_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {avl_uart_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {avl_uart_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {avl_uart_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {avl_uart_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {avl_uart_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avl_uart_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {avl_uart_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {avl_uart_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avl_uart_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_uart_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_uart_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {avl_uart_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_uart_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {avl_uart_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {avl_uart_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {avl_uart_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {avl_uart_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {avl_uart_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {avl_uart_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_uart_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_uart_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {avl_uart_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {avl_uart_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {avl_uart_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pio_led_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pio_led_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {pio_led_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {pio_led_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pio_led_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pio_led_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {pio_led_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pio_led_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pio_led_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_led_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pio_led_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pio_led_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {pio_led_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pio_led_s1_translator} {USE_READ} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {pio_led_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pio_led_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pio_led_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pio_led_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_led_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pio_led_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pio_led_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_led_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pio_led_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pio_sw_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pio_sw_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {pio_sw_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {pio_sw_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pio_sw_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pio_sw_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {pio_sw_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pio_sw_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pio_sw_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_sw_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pio_sw_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pio_sw_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pio_sw_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pio_sw_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pio_sw_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pio_sw_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {pio_sw_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {pio_sw_s1_translator} {USE_READ} {0};set_instance_parameter_value {pio_sw_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {pio_sw_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pio_sw_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pio_sw_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pio_sw_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pio_sw_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pio_sw_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pio_sw_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pio_sw_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pio_sw_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pio_sw_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {pio_sw_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pio_sw_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pio_sw_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pio_sw_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pio_sw_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_sw_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_sw_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pio_sw_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pio_sw_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_sw_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_sw_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_sw_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pio_sw_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_sw_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pio_sw_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pio_sw_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pio_sw_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pio_sw_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pio_sw_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pio_sw_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_sw_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_sw_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pio_sw_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pio_sw_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pio_sw_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {bld_id_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {bld_id_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {bld_id_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {bld_id_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {bld_id_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {bld_id_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {bld_id_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {bld_id_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {bld_id_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {bld_id_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {bld_id_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {bld_id_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {bld_id_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {bld_id_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {bld_id_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {bld_id_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {bld_id_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {bld_id_s1_translator} {USE_READ} {0};set_instance_parameter_value {bld_id_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {bld_id_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {bld_id_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {bld_id_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {bld_id_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {bld_id_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {bld_id_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {bld_id_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {bld_id_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {bld_id_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {bld_id_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {bld_id_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {bld_id_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {bld_id_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {bld_id_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {bld_id_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {bld_id_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {bld_id_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {bld_id_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {bld_id_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {bld_id_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {bld_id_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {bld_id_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {bld_id_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {bld_id_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {bld_id_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {bld_id_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {bld_id_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {bld_id_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {bld_id_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {bld_id_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {bld_id_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {bld_id_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {bld_id_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {bld_id_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {bld_id_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {soc_id_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {soc_id_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {soc_id_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {soc_id_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {soc_id_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {soc_id_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {soc_id_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {soc_id_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {soc_id_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {soc_id_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {soc_id_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {soc_id_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {soc_id_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {soc_id_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {soc_id_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {soc_id_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {soc_id_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {soc_id_s1_translator} {USE_READ} {0};set_instance_parameter_value {soc_id_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {soc_id_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {soc_id_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {soc_id_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {soc_id_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {soc_id_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {soc_id_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {soc_id_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {soc_id_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {soc_id_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {soc_id_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {soc_id_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {soc_id_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {soc_id_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {soc_id_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {soc_id_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {soc_id_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {soc_id_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {soc_id_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {soc_id_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {soc_id_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {soc_id_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {soc_id_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {soc_id_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {soc_id_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {soc_id_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {soc_id_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {soc_id_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {soc_id_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {soc_id_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {soc_id_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {soc_id_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {soc_id_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {soc_id_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {soc_id_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {soc_id_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {core_clk_freq_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {core_clk_freq_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {core_clk_freq_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {core_clk_freq_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {core_clk_freq_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {core_clk_freq_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {core_clk_freq_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {USE_READ} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {core_clk_freq_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {core_clk_freq_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {avl_imem_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {avl_imem_m0_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {avl_imem_m0_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {avl_imem_m0_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {avl_imem_m0_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {avl_imem_m0_agent} {PKT_QOS_H} {96};set_instance_parameter_value {avl_imem_m0_agent} {PKT_QOS_L} {96};set_instance_parameter_value {avl_imem_m0_agent} {PKT_DATA_SIDEBAND_H} {94};set_instance_parameter_value {avl_imem_m0_agent} {PKT_DATA_SIDEBAND_L} {94};set_instance_parameter_value {avl_imem_m0_agent} {PKT_ADDR_SIDEBAND_H} {93};set_instance_parameter_value {avl_imem_m0_agent} {PKT_ADDR_SIDEBAND_L} {93};set_instance_parameter_value {avl_imem_m0_agent} {PKT_BURST_TYPE_H} {92};set_instance_parameter_value {avl_imem_m0_agent} {PKT_BURST_TYPE_L} {91};set_instance_parameter_value {avl_imem_m0_agent} {PKT_CACHE_H} {112};set_instance_parameter_value {avl_imem_m0_agent} {PKT_CACHE_L} {109};set_instance_parameter_value {avl_imem_m0_agent} {PKT_THREAD_ID_H} {105};set_instance_parameter_value {avl_imem_m0_agent} {PKT_THREAD_ID_L} {105};set_instance_parameter_value {avl_imem_m0_agent} {PKT_BURST_SIZE_H} {90};set_instance_parameter_value {avl_imem_m0_agent} {PKT_BURST_SIZE_L} {88};set_instance_parameter_value {avl_imem_m0_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {avl_imem_m0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {avl_imem_m0_agent} {PKT_BEGIN_BURST} {95};set_instance_parameter_value {avl_imem_m0_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {avl_imem_m0_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {avl_imem_m0_agent} {PKT_BURSTWRAP_H} {87};set_instance_parameter_value {avl_imem_m0_agent} {PKT_BURSTWRAP_L} {81};set_instance_parameter_value {avl_imem_m0_agent} {PKT_BYTE_CNT_H} {80};set_instance_parameter_value {avl_imem_m0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {avl_imem_m0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {avl_imem_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {avl_imem_m0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {avl_imem_m0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {avl_imem_m0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {avl_imem_m0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {avl_imem_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {avl_imem_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {avl_imem_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avl_imem_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avl_imem_m0_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {avl_imem_m0_agent} {PKT_SRC_ID_L} {97};set_instance_parameter_value {avl_imem_m0_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {avl_imem_m0_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {avl_imem_m0_agent} {ST_DATA_W} {118};set_instance_parameter_value {avl_imem_m0_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {avl_imem_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_imem_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_imem_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {avl_imem_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avl_imem_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;default_slave.axi_error_if&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000100000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ffff0000&quot;
   end=&quot;0x00000000100000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {avl_imem_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {avl_imem_m0_agent} {ID} {1};set_instance_parameter_value {avl_imem_m0_agent} {BURSTWRAP_VALUE} {127};set_instance_parameter_value {avl_imem_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {avl_imem_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {avl_imem_m0_agent} {USE_READRESPONSE} {1};set_instance_parameter_value {avl_imem_m0_agent} {USE_WRITERESPONSE} {0};add_instance {avl_dmem_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_QOS_H} {96};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_QOS_L} {96};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_DATA_SIDEBAND_H} {94};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_DATA_SIDEBAND_L} {94};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_ADDR_SIDEBAND_H} {93};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_ADDR_SIDEBAND_L} {93};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_BURST_TYPE_H} {92};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_BURST_TYPE_L} {91};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_CACHE_H} {112};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_CACHE_L} {109};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_THREAD_ID_H} {105};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_THREAD_ID_L} {105};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_BURST_SIZE_H} {90};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_BURST_SIZE_L} {88};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_BEGIN_BURST} {95};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_BURSTWRAP_H} {87};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_BURSTWRAP_L} {81};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_BYTE_CNT_H} {80};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_SRC_ID_L} {97};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {avl_dmem_m0_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {avl_dmem_m0_agent} {ST_DATA_W} {118};set_instance_parameter_value {avl_dmem_m0_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {avl_dmem_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_dmem_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_dmem_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {avl_dmem_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avl_dmem_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;default_slave.axi_error_if&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000100000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ffff0000&quot;
   end=&quot;0x00000000100000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;avl_uart_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff010000&quot;
   end=&quot;0x000000000ff010020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;pio_led_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff020000&quot;
   end=&quot;0x000000000ff020010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;pio_sw_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff029000&quot;
   end=&quot;0x000000000ff029010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;bld_id_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff001000&quot;
   end=&quot;0x000000000ff001010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;soc_id_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff000000&quot;
   end=&quot;0x000000000ff000010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;core_clk_freq_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ff002000&quot;
   end=&quot;0x000000000ff002010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {avl_dmem_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {avl_dmem_m0_agent} {ID} {0};set_instance_parameter_value {avl_dmem_m0_agent} {BURSTWRAP_VALUE} {127};set_instance_parameter_value {avl_dmem_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {avl_dmem_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {avl_dmem_m0_agent} {USE_READRESPONSE} {1};set_instance_parameter_value {avl_dmem_m0_agent} {USE_WRITERESPONSE} {0};add_instance {default_slave_axi_error_if_agent} {altera_merlin_axi_slave_ni};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_QOS_H} {96};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_QOS_L} {96};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_THREAD_ID_H} {105};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_THREAD_ID_L} {105};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_BEGIN_BURST} {95};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_CACHE_H} {112};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_CACHE_L} {109};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_DATA_SIDEBAND_H} {94};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_DATA_SIDEBAND_L} {94};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_ADDR_SIDEBAND_H} {93};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_ADDR_SIDEBAND_L} {93};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_BURST_TYPE_H} {92};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_BURST_TYPE_L} {91};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_BURST_SIZE_H} {90};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_BURST_SIZE_L} {88};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_BURSTWRAP_H} {87};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_BURSTWRAP_L} {81};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_BYTE_CNT_H} {80};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_DATA_H} {31};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_DATA_L} {0};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_SRC_ID_L} {97};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {default_slave_axi_error_if_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {default_slave_axi_error_if_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {default_slave_axi_error_if_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {default_slave_axi_error_if_agent} {ST_DATA_W} {118};set_instance_parameter_value {default_slave_axi_error_if_agent} {ADDR_WIDTH} {32};set_instance_parameter_value {default_slave_axi_error_if_agent} {RDATA_WIDTH} {32};set_instance_parameter_value {default_slave_axi_error_if_agent} {WDATA_WIDTH} {32};set_instance_parameter_value {default_slave_axi_error_if_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {default_slave_axi_error_if_agent} {AXI_SLAVE_ID_W} {4};set_instance_parameter_value {default_slave_axi_error_if_agent} {PASS_ID_TO_SLAVE} {1};set_instance_parameter_value {default_slave_axi_error_if_agent} {AXI_VERSION} {AXI3};set_instance_parameter_value {default_slave_axi_error_if_agent} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {default_slave_axi_error_if_agent} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {default_slave_axi_error_if_agent} {ID} {3};set_instance_parameter_value {default_slave_axi_error_if_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {default_slave_axi_error_if_agent} {USE_ADDR_USER} {0};add_instance {onchip_ram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_ORI_BURST_SIZE_H} {153};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_ORI_BURST_SIZE_L} {151};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_RESPONSE_STATUS_H} {150};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_RESPONSE_STATUS_L} {149};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_BURST_SIZE_H} {126};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_BURST_SIZE_L} {124};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_BEGIN_BURST} {131};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_PROTECTION_H} {144};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_PROTECTION_L} {142};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_BURSTWRAP_H} {123};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_BURSTWRAP_L} {117};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_BYTE_CNT_H} {116};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_DATA_H} {63};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_SRC_ID_H} {136};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_SRC_ID_L} {133};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_DEST_ID_H} {140};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_DEST_ID_L} {137};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_ram_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {onchip_ram_s1_agent} {ST_DATA_W} {154};set_instance_parameter_value {onchip_ram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_ram_s1_agent} {AVS_BURSTCOUNT_W} {4};set_instance_parameter_value {onchip_ram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_ram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(153:151) response_status(150:149) cache(148:145) protection(144:142) thread_id(141) dest_id(140:137) src_id(136:133) qos(132) begin_burst(131) data_sideband(130) addr_sideband(129) burst_type(128:127) burst_size(126:124) burstwrap(123:117) byte_cnt(116:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {onchip_ram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_ram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_ram_s1_agent} {MAX_BYTE_CNT} {8};set_instance_parameter_value {onchip_ram_s1_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {onchip_ram_s1_agent} {ID} {4};set_instance_parameter_value {onchip_ram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_ram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_ram_s1_agent} {ECC_ENABLE} {0};add_instance {onchip_ram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {155};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sdram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_H} {99};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_L} {97};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_H} {96};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_L} {95};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_H} {72};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_L} {70};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {sdram_s1_agent} {PKT_BEGIN_BURST} {77};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_H} {90};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_L} {88};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_H} {69};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_L} {63};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_H} {62};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_H} {15};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_H} {82};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_L} {79};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_H} {86};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_L} {83};set_instance_parameter_value {sdram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sdram_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {sdram_s1_agent} {ST_DATA_W} {100};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(99:97) response_status(96:95) cache(94:91) protection(90:88) thread_id(87) dest_id(86:83) src_id(82:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:63) byte_cnt(62:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sdram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sdram_s1_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {sdram_s1_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {sdram_s1_agent} {ID} {7};set_instance_parameter_value {sdram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {ECC_ENABLE} {0};add_instance {sdram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {101};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sdram_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avl_uart_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {avl_uart_s0_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {avl_uart_s0_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {avl_uart_s0_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {avl_uart_s0_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {avl_uart_s0_agent} {PKT_BURST_SIZE_H} {90};set_instance_parameter_value {avl_uart_s0_agent} {PKT_BURST_SIZE_L} {88};set_instance_parameter_value {avl_uart_s0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {avl_uart_s0_agent} {PKT_BEGIN_BURST} {95};set_instance_parameter_value {avl_uart_s0_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {avl_uart_s0_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {avl_uart_s0_agent} {PKT_BURSTWRAP_H} {87};set_instance_parameter_value {avl_uart_s0_agent} {PKT_BURSTWRAP_L} {81};set_instance_parameter_value {avl_uart_s0_agent} {PKT_BYTE_CNT_H} {80};set_instance_parameter_value {avl_uart_s0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {avl_uart_s0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {avl_uart_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {avl_uart_s0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {avl_uart_s0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {avl_uart_s0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {avl_uart_s0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {avl_uart_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {avl_uart_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {avl_uart_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avl_uart_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avl_uart_s0_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {avl_uart_s0_agent} {PKT_SRC_ID_L} {97};set_instance_parameter_value {avl_uart_s0_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {avl_uart_s0_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {avl_uart_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {avl_uart_s0_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {avl_uart_s0_agent} {ST_DATA_W} {118};set_instance_parameter_value {avl_uart_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avl_uart_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_uart_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_uart_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avl_uart_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {avl_uart_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {avl_uart_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {avl_uart_s0_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {avl_uart_s0_agent} {ID} {0};set_instance_parameter_value {avl_uart_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {avl_uart_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avl_uart_s0_agent} {ECC_ENABLE} {0};add_instance {avl_uart_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avl_uart_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avl_uart_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {avl_uart_s0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avl_uart_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avl_uart_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avl_uart_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {avl_uart_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avl_uart_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {avl_uart_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avl_uart_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avl_uart_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avl_uart_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avl_uart_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avl_uart_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pio_led_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pio_led_s1_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {pio_led_s1_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {pio_led_s1_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {pio_led_s1_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {pio_led_s1_agent} {PKT_BURST_SIZE_H} {90};set_instance_parameter_value {pio_led_s1_agent} {PKT_BURST_SIZE_L} {88};set_instance_parameter_value {pio_led_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {pio_led_s1_agent} {PKT_BEGIN_BURST} {95};set_instance_parameter_value {pio_led_s1_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {pio_led_s1_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {pio_led_s1_agent} {PKT_BURSTWRAP_H} {87};set_instance_parameter_value {pio_led_s1_agent} {PKT_BURSTWRAP_L} {81};set_instance_parameter_value {pio_led_s1_agent} {PKT_BYTE_CNT_H} {80};set_instance_parameter_value {pio_led_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pio_led_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {pio_led_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pio_led_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pio_led_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {pio_led_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {pio_led_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {pio_led_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pio_led_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pio_led_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pio_led_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pio_led_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {pio_led_s1_agent} {PKT_SRC_ID_L} {97};set_instance_parameter_value {pio_led_s1_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {pio_led_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {pio_led_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pio_led_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {pio_led_s1_agent} {ST_DATA_W} {118};set_instance_parameter_value {pio_led_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_led_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_led_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_led_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pio_led_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pio_led_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pio_led_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pio_led_s1_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {pio_led_s1_agent} {ID} {5};set_instance_parameter_value {pio_led_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_led_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_led_s1_agent} {ECC_ENABLE} {0};add_instance {pio_led_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pio_sw_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pio_sw_s1_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {pio_sw_s1_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {pio_sw_s1_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {pio_sw_s1_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {pio_sw_s1_agent} {PKT_BURST_SIZE_H} {90};set_instance_parameter_value {pio_sw_s1_agent} {PKT_BURST_SIZE_L} {88};set_instance_parameter_value {pio_sw_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {pio_sw_s1_agent} {PKT_BEGIN_BURST} {95};set_instance_parameter_value {pio_sw_s1_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {pio_sw_s1_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {pio_sw_s1_agent} {PKT_BURSTWRAP_H} {87};set_instance_parameter_value {pio_sw_s1_agent} {PKT_BURSTWRAP_L} {81};set_instance_parameter_value {pio_sw_s1_agent} {PKT_BYTE_CNT_H} {80};set_instance_parameter_value {pio_sw_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pio_sw_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {pio_sw_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pio_sw_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pio_sw_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {pio_sw_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {pio_sw_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {pio_sw_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pio_sw_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pio_sw_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pio_sw_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pio_sw_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {pio_sw_s1_agent} {PKT_SRC_ID_L} {97};set_instance_parameter_value {pio_sw_s1_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {pio_sw_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {pio_sw_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pio_sw_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {pio_sw_s1_agent} {ST_DATA_W} {118};set_instance_parameter_value {pio_sw_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_sw_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_sw_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_sw_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pio_sw_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pio_sw_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pio_sw_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pio_sw_s1_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {pio_sw_s1_agent} {ID} {6};set_instance_parameter_value {pio_sw_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_sw_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_sw_s1_agent} {ECC_ENABLE} {0};add_instance {pio_sw_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pio_sw_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pio_sw_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {pio_sw_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pio_sw_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pio_sw_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pio_sw_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pio_sw_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pio_sw_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pio_sw_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pio_sw_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pio_sw_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pio_sw_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pio_sw_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pio_sw_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {bld_id_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {bld_id_s1_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {bld_id_s1_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {bld_id_s1_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {bld_id_s1_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {bld_id_s1_agent} {PKT_BURST_SIZE_H} {90};set_instance_parameter_value {bld_id_s1_agent} {PKT_BURST_SIZE_L} {88};set_instance_parameter_value {bld_id_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {bld_id_s1_agent} {PKT_BEGIN_BURST} {95};set_instance_parameter_value {bld_id_s1_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {bld_id_s1_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {bld_id_s1_agent} {PKT_BURSTWRAP_H} {87};set_instance_parameter_value {bld_id_s1_agent} {PKT_BURSTWRAP_L} {81};set_instance_parameter_value {bld_id_s1_agent} {PKT_BYTE_CNT_H} {80};set_instance_parameter_value {bld_id_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {bld_id_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {bld_id_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {bld_id_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {bld_id_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {bld_id_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {bld_id_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {bld_id_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {bld_id_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {bld_id_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {bld_id_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {bld_id_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {bld_id_s1_agent} {PKT_SRC_ID_L} {97};set_instance_parameter_value {bld_id_s1_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {bld_id_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {bld_id_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {bld_id_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {bld_id_s1_agent} {ST_DATA_W} {118};set_instance_parameter_value {bld_id_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {bld_id_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {bld_id_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {bld_id_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {bld_id_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {bld_id_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {bld_id_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {bld_id_s1_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {bld_id_s1_agent} {ID} {1};set_instance_parameter_value {bld_id_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {bld_id_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {bld_id_s1_agent} {ECC_ENABLE} {0};add_instance {bld_id_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {bld_id_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {bld_id_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {bld_id_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {bld_id_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {bld_id_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {bld_id_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {bld_id_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {bld_id_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {bld_id_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {bld_id_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {bld_id_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {bld_id_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {bld_id_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {bld_id_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {soc_id_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {soc_id_s1_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {soc_id_s1_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {soc_id_s1_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {soc_id_s1_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {soc_id_s1_agent} {PKT_BURST_SIZE_H} {90};set_instance_parameter_value {soc_id_s1_agent} {PKT_BURST_SIZE_L} {88};set_instance_parameter_value {soc_id_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {soc_id_s1_agent} {PKT_BEGIN_BURST} {95};set_instance_parameter_value {soc_id_s1_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {soc_id_s1_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {soc_id_s1_agent} {PKT_BURSTWRAP_H} {87};set_instance_parameter_value {soc_id_s1_agent} {PKT_BURSTWRAP_L} {81};set_instance_parameter_value {soc_id_s1_agent} {PKT_BYTE_CNT_H} {80};set_instance_parameter_value {soc_id_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {soc_id_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {soc_id_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {soc_id_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {soc_id_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {soc_id_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {soc_id_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {soc_id_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {soc_id_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {soc_id_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {soc_id_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {soc_id_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {soc_id_s1_agent} {PKT_SRC_ID_L} {97};set_instance_parameter_value {soc_id_s1_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {soc_id_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {soc_id_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {soc_id_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {soc_id_s1_agent} {ST_DATA_W} {118};set_instance_parameter_value {soc_id_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {soc_id_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {soc_id_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {soc_id_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {soc_id_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {soc_id_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {soc_id_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {soc_id_s1_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {soc_id_s1_agent} {ID} {8};set_instance_parameter_value {soc_id_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {soc_id_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {soc_id_s1_agent} {ECC_ENABLE} {0};add_instance {soc_id_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {soc_id_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {soc_id_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {soc_id_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {soc_id_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {soc_id_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {soc_id_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {soc_id_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {soc_id_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {soc_id_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {soc_id_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {soc_id_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {soc_id_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {soc_id_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {soc_id_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {core_clk_freq_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_BURST_SIZE_H} {90};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_BURST_SIZE_L} {88};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_BEGIN_BURST} {95};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_BURSTWRAP_H} {87};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_BURSTWRAP_L} {81};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_BYTE_CNT_H} {80};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_SRC_ID_L} {97};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {core_clk_freq_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {core_clk_freq_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {core_clk_freq_s1_agent} {ST_DATA_W} {118};set_instance_parameter_value {core_clk_freq_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {core_clk_freq_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {core_clk_freq_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {core_clk_freq_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {core_clk_freq_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {core_clk_freq_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {core_clk_freq_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {core_clk_freq_s1_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {core_clk_freq_s1_agent} {ID} {2};set_instance_parameter_value {core_clk_freq_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {core_clk_freq_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {core_clk_freq_s1_agent} {ECC_ENABLE} {0};add_instance {core_clk_freq_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {core_clk_freq_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {core_clk_freq_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {core_clk_freq_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {core_clk_freq_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {core_clk_freq_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {core_clk_freq_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {core_clk_freq_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {core_clk_freq_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {core_clk_freq_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {core_clk_freq_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {core_clk_freq_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {core_clk_freq_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {core_clk_freq_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {core_clk_freq_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {7 4 };set_instance_parameter_value {router} {CHANNEL_ID} {1000 0100 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0xffff0000 };set_instance_parameter_value {router} {END_ADDRESS} {0x4000000 0x100000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {118};set_instance_parameter_value {router} {ST_CHANNEL_W} {10};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_DESTID} {3};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {1};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {7 8 1 2 0 5 6 4 };set_instance_parameter_value {router_001} {CHANNEL_ID} {0000001000 0100000000 0010000000 1000000000 0000010000 0000100000 0001000000 0000000100 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both read read read both both read both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0xff000000 0xff001000 0xff002000 0xff010000 0xff020000 0xff029000 0xffff0000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x4000000 0xff000010 0xff001010 0xff002010 0xff010020 0xff020010 0xff029010 0x100000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {118};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {1};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {118};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {118};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {103};set_instance_parameter_value {router_004} {PKT_ADDR_L} {72};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {144};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {142};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {140};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {137};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {107};set_instance_parameter_value {router_004} {ST_DATA_W} {154};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(153:151) response_status(150:149) cache(148:145) protection(144:142) thread_id(141) dest_id(140:137) src_id(136:133) qos(132) begin_burst(131) data_sideband(130) addr_sideband(129) burst_type(128:127) burst_size(126:124) burstwrap(123:117) byte_cnt(116:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {49};set_instance_parameter_value {router_005} {PKT_ADDR_L} {18};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {90};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {88};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {86};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {83};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_005} {ST_DATA_W} {100};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(99:97) response_status(96:95) cache(94:91) protection(90:88) thread_id(87) dest_id(86:83) src_id(82:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:63) byte_cnt(62:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {67};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_006} {ST_DATA_W} {118};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {67};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_007} {ST_DATA_W} {118};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {1 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {67};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_008} {ST_DATA_W} {118};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {0 };set_instance_parameter_value {router_009} {CHANNEL_ID} {1 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {67};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_009} {ST_DATA_W} {118};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {0 };set_instance_parameter_value {router_010} {CHANNEL_ID} {1 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {67};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_010} {ST_DATA_W} {118};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {0 };set_instance_parameter_value {router_011} {CHANNEL_ID} {1 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {67};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_011} {ST_DATA_W} {118};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {avl_imem_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {avl_imem_m0_limiter} {PKT_DEST_ID_H} {104};set_instance_parameter_value {avl_imem_m0_limiter} {PKT_DEST_ID_L} {101};set_instance_parameter_value {avl_imem_m0_limiter} {PKT_SRC_ID_H} {100};set_instance_parameter_value {avl_imem_m0_limiter} {PKT_SRC_ID_L} {97};set_instance_parameter_value {avl_imem_m0_limiter} {PKT_BYTE_CNT_H} {80};set_instance_parameter_value {avl_imem_m0_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {avl_imem_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avl_imem_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avl_imem_m0_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {avl_imem_m0_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {avl_imem_m0_limiter} {PKT_THREAD_ID_H} {105};set_instance_parameter_value {avl_imem_m0_limiter} {PKT_THREAD_ID_L} {105};set_instance_parameter_value {avl_imem_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {avl_imem_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {13};set_instance_parameter_value {avl_imem_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {avl_imem_m0_limiter} {ST_DATA_W} {118};set_instance_parameter_value {avl_imem_m0_limiter} {ST_CHANNEL_W} {10};set_instance_parameter_value {avl_imem_m0_limiter} {VALID_WIDTH} {10};set_instance_parameter_value {avl_imem_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {avl_imem_m0_limiter} {PREVENT_HAZARDS} {1};set_instance_parameter_value {avl_imem_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {avl_imem_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {avl_imem_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avl_imem_m0_limiter} {REORDER} {0};add_instance {avl_dmem_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {avl_dmem_m0_limiter} {PKT_DEST_ID_H} {104};set_instance_parameter_value {avl_dmem_m0_limiter} {PKT_DEST_ID_L} {101};set_instance_parameter_value {avl_dmem_m0_limiter} {PKT_SRC_ID_H} {100};set_instance_parameter_value {avl_dmem_m0_limiter} {PKT_SRC_ID_L} {97};set_instance_parameter_value {avl_dmem_m0_limiter} {PKT_BYTE_CNT_H} {80};set_instance_parameter_value {avl_dmem_m0_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {avl_dmem_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avl_dmem_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avl_dmem_m0_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {avl_dmem_m0_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {avl_dmem_m0_limiter} {PKT_THREAD_ID_H} {105};set_instance_parameter_value {avl_dmem_m0_limiter} {PKT_THREAD_ID_L} {105};set_instance_parameter_value {avl_dmem_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {avl_dmem_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {13};set_instance_parameter_value {avl_dmem_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {avl_dmem_m0_limiter} {ST_DATA_W} {118};set_instance_parameter_value {avl_dmem_m0_limiter} {ST_CHANNEL_W} {10};set_instance_parameter_value {avl_dmem_m0_limiter} {VALID_WIDTH} {10};set_instance_parameter_value {avl_dmem_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {avl_dmem_m0_limiter} {PREVENT_HAZARDS} {1};set_instance_parameter_value {avl_dmem_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {avl_dmem_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {avl_dmem_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avl_dmem_m0_limiter} {REORDER} {0};add_instance {onchip_ram_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_ADDR_H} {103};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_ADDR_L} {72};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BEGIN_BURST} {131};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BYTE_CNT_H} {116};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BYTEEN_H} {71};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BYTEEN_L} {64};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BURST_SIZE_H} {126};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BURST_SIZE_L} {124};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BURST_TYPE_H} {128};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BURST_TYPE_L} {127};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BURSTWRAP_H} {123};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BURSTWRAP_L} {117};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_TRANS_READ} {107};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {ST_DATA_W} {154};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {OUT_BYTE_CNT_H} {113};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {OUT_BURSTWRAP_H} {123};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(153:151) response_status(150:149) cache(148:145) protection(144:142) thread_id(141) dest_id(140:137) src_id(136:133) qos(132) begin_burst(131) data_sideband(130) addr_sideband(129) burst_type(128:127) burst_size(126:124) burstwrap(123:117) byte_cnt(116:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {127};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {127};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {sdram_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_ADDR_H} {49};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BEGIN_BURST} {77};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTE_CNT_H} {62};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_SIZE_H} {72};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_SIZE_L} {70};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_TYPE_H} {74};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_TYPE_L} {73};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURSTWRAP_H} {69};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURSTWRAP_L} {63};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_READ} {53};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {ST_DATA_W} {100};set_instance_parameter_value {sdram_s1_burst_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_BYTE_CNT_H} {57};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_BURSTWRAP_H} {69};set_instance_parameter_value {sdram_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(99:97) response_status(96:95) cache(94:91) protection(90:88) thread_id(87) dest_id(86:83) src_id(82:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:63) byte_cnt(62:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {127};set_instance_parameter_value {sdram_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {127};set_instance_parameter_value {sdram_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {118};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {4};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {10};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {118};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {10};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {10};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {118};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {4};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {118};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {10};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {onchip_ram_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {116};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {123};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {117};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {126};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {124};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {150};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {149};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {128};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {127};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {151};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {153};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_ST_DATA_W} {154};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {80};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {90};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {88};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {92};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {91};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OUT_ST_DATA_W} {118};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(153:151) response_status(150:149) cache(148:145) protection(144:142) thread_id(141) dest_id(140:137) src_id(136:133) qos(132) begin_burst(131) data_sideband(130) addr_sideband(129) burst_type(128:127) burst_size(126:124) burstwrap(123:117) byte_cnt(116:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {onchip_ram_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sdram_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {62};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {69};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {63};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {72};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {70};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {96};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {95};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {74};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {73};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {97};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {99};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_ST_DATA_W} {100};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {80};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {90};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {88};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {92};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {91};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_ST_DATA_W} {118};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(99:97) response_status(96:95) cache(94:91) protection(90:88) thread_id(87) dest_id(86:83) src_id(82:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:63) byte_cnt(62:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {onchip_ram_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {80};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {87};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {81};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {90};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {88};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {92};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {91};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_ST_DATA_W} {118};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {116};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {126};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {124};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {150};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {149};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {128};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {127};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {151};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {153};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OUT_ST_DATA_W} {154};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(153:151) response_status(150:149) cache(148:145) protection(144:142) thread_id(141) dest_id(140:137) src_id(136:133) qos(132) begin_burst(131) data_sideband(130) addr_sideband(129) burst_type(128:127) burst_size(126:124) burstwrap(123:117) byte_cnt(116:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {onchip_ram_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sdram_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {80};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {87};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {81};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {90};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {88};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {92};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {91};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_ST_DATA_W} {118};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {62};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {72};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {70};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {96};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {95};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {74};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {73};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {97};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {99};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_ST_DATA_W} {100};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(99:97) response_status(96:95) cache(94:91) protection(90:88) thread_id(87) dest_id(86:83) src_id(82:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:63) byte_cnt(62:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {118};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {118};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {10};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {118};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {118};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {10};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {118};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {118};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {10};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {118};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {118};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {10};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {avl_imem_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {avl_imem_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {avl_imem_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {avl_imem_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {avl_imem_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sdram_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sdram_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sdram_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sdram_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sdram_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pll_0_outclk0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pll_0_outclk0_clock_bridge} {EXPLICIT_CLOCK_RATE} {20000000};set_instance_parameter_value {pll_0_outclk0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {pll_0_outclk1_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pll_0_outclk1_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {pll_0_outclk1_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {avl_imem_m0_translator.avalon_universal_master_0} {avl_imem_m0_agent.av} {avalon};set_connection_parameter_value {avl_imem_m0_translator.avalon_universal_master_0/avl_imem_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {avl_imem_m0_translator.avalon_universal_master_0/avl_imem_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {avl_imem_m0_translator.avalon_universal_master_0/avl_imem_m0_agent.av} {defaultConnection} {false};add_connection {avl_dmem_m0_translator.avalon_universal_master_0} {avl_dmem_m0_agent.av} {avalon};set_connection_parameter_value {avl_dmem_m0_translator.avalon_universal_master_0/avl_dmem_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {avl_dmem_m0_translator.avalon_universal_master_0/avl_dmem_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {avl_dmem_m0_translator.avalon_universal_master_0/avl_dmem_m0_agent.av} {defaultConnection} {false};add_connection {cmd_mux.src} {default_slave_axi_error_if_agent.write_cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/default_slave_axi_error_if_agent.write_cp} {qsys_mm.command};add_connection {cmd_mux_001.src} {default_slave_axi_error_if_agent.read_cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/default_slave_axi_error_if_agent.read_cp} {qsys_mm.command};add_connection {onchip_ram_s1_agent.m0} {onchip_ram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_ram_s1_agent.m0/onchip_ram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_ram_s1_agent.m0/onchip_ram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_ram_s1_agent.m0/onchip_ram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_ram_s1_agent.rf_source} {onchip_ram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_ram_s1_agent_rsp_fifo.out} {onchip_ram_s1_agent.rf_sink} {avalon_streaming};add_connection {onchip_ram_s1_agent.rdata_fifo_src} {onchip_ram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sdram_s1_agent.m0} {sdram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sdram_s1_agent.rf_source} {sdram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sdram_s1_agent_rsp_fifo.out} {sdram_s1_agent.rf_sink} {avalon_streaming};add_connection {sdram_s1_agent.rdata_fifo_src} {sdram_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {sdram_s1_agent_rdata_fifo.out} {sdram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {avl_uart_s0_agent.m0} {avl_uart_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {avl_uart_s0_agent.m0/avl_uart_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {avl_uart_s0_agent.m0/avl_uart_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {avl_uart_s0_agent.m0/avl_uart_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {avl_uart_s0_agent.rf_source} {avl_uart_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {avl_uart_s0_agent_rsp_fifo.out} {avl_uart_s0_agent.rf_sink} {avalon_streaming};add_connection {avl_uart_s0_agent.rdata_fifo_src} {avl_uart_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {avl_uart_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/avl_uart_s0_agent.cp} {qsys_mm.command};add_connection {pio_led_s1_agent.m0} {pio_led_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pio_led_s1_agent.m0/pio_led_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pio_led_s1_agent.m0/pio_led_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pio_led_s1_agent.m0/pio_led_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pio_led_s1_agent.rf_source} {pio_led_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {pio_led_s1_agent_rsp_fifo.out} {pio_led_s1_agent.rf_sink} {avalon_streaming};add_connection {pio_led_s1_agent.rdata_fifo_src} {pio_led_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {pio_led_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/pio_led_s1_agent.cp} {qsys_mm.command};add_connection {pio_sw_s1_agent.m0} {pio_sw_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pio_sw_s1_agent.m0/pio_sw_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pio_sw_s1_agent.m0/pio_sw_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pio_sw_s1_agent.m0/pio_sw_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pio_sw_s1_agent.rf_source} {pio_sw_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {pio_sw_s1_agent_rsp_fifo.out} {pio_sw_s1_agent.rf_sink} {avalon_streaming};add_connection {pio_sw_s1_agent.rdata_fifo_src} {pio_sw_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {pio_sw_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/pio_sw_s1_agent.cp} {qsys_mm.command};add_connection {bld_id_s1_agent.m0} {bld_id_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {bld_id_s1_agent.m0/bld_id_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {bld_id_s1_agent.m0/bld_id_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {bld_id_s1_agent.m0/bld_id_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {bld_id_s1_agent.rf_source} {bld_id_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {bld_id_s1_agent_rsp_fifo.out} {bld_id_s1_agent.rf_sink} {avalon_streaming};add_connection {bld_id_s1_agent.rdata_fifo_src} {bld_id_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {bld_id_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/bld_id_s1_agent.cp} {qsys_mm.command};add_connection {soc_id_s1_agent.m0} {soc_id_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {soc_id_s1_agent.m0/soc_id_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {soc_id_s1_agent.m0/soc_id_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {soc_id_s1_agent.m0/soc_id_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {soc_id_s1_agent.rf_source} {soc_id_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {soc_id_s1_agent_rsp_fifo.out} {soc_id_s1_agent.rf_sink} {avalon_streaming};add_connection {soc_id_s1_agent.rdata_fifo_src} {soc_id_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_008.src} {soc_id_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/soc_id_s1_agent.cp} {qsys_mm.command};add_connection {core_clk_freq_s1_agent.m0} {core_clk_freq_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {core_clk_freq_s1_agent.m0/core_clk_freq_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {core_clk_freq_s1_agent.m0/core_clk_freq_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {core_clk_freq_s1_agent.m0/core_clk_freq_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {core_clk_freq_s1_agent.rf_source} {core_clk_freq_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {core_clk_freq_s1_agent_rsp_fifo.out} {core_clk_freq_s1_agent.rf_sink} {avalon_streaming};add_connection {core_clk_freq_s1_agent.rdata_fifo_src} {core_clk_freq_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_009.src} {core_clk_freq_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/core_clk_freq_s1_agent.cp} {qsys_mm.command};add_connection {avl_imem_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {avl_imem_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {avl_dmem_m0_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {avl_dmem_m0_agent.cp/router_001.sink} {qsys_mm.command};add_connection {default_slave_axi_error_if_agent.write_rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {default_slave_axi_error_if_agent.write_rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {default_slave_axi_error_if_agent.read_rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {default_slave_axi_error_if_agent.read_rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {onchip_ram_s1_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {onchip_ram_s1_agent.rp/router_004.sink} {qsys_mm.response};add_connection {sdram_s1_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {sdram_s1_agent.rp/router_005.sink} {qsys_mm.response};add_connection {avl_uart_s0_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {avl_uart_s0_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {pio_led_s1_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {pio_led_s1_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {pio_sw_s1_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {pio_sw_s1_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {bld_id_s1_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {bld_id_s1_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {soc_id_s1_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {soc_id_s1_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {core_clk_freq_s1_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {core_clk_freq_s1_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {router.src} {avl_imem_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/avl_imem_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {avl_imem_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {avl_imem_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {avl_imem_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/avl_imem_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {avl_imem_m0_limiter.rsp_src} {avl_imem_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {avl_imem_m0_limiter.rsp_src/avl_imem_m0_agent.rp} {qsys_mm.response};add_connection {router_001.src} {avl_dmem_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/avl_dmem_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {avl_dmem_m0_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {avl_dmem_m0_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {avl_dmem_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/avl_dmem_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {avl_dmem_m0_limiter.rsp_src} {avl_dmem_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {avl_dmem_m0_limiter.rsp_src/avl_dmem_m0_agent.rp} {qsys_mm.response};add_connection {onchip_ram_s1_burst_adapter.source0} {onchip_ram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {onchip_ram_s1_burst_adapter.source0/onchip_ram_s1_agent.cp} {qsys_mm.command};add_connection {sdram_s1_burst_adapter.source0} {sdram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {sdram_s1_burst_adapter.source0/sdram_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_001.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_002.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src8} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src8/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src9} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src9/cmd_mux_009.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_001.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_002.src1} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src1/rsp_mux_001.sink2} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux_001.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux_001.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux_001.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux_001.sink5} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux_001.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux_001.sink6} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux_001.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux_001.sink7} {qsys_mm.response};add_connection {rsp_demux_008.src0} {rsp_mux_001.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/rsp_mux_001.sink8} {qsys_mm.response};add_connection {rsp_demux_009.src0} {rsp_mux_001.sink9} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/rsp_mux_001.sink9} {qsys_mm.response};add_connection {router_004.src} {onchip_ram_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/onchip_ram_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {onchip_ram_s1_rsp_width_adapter.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {onchip_ram_s1_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {router_005.src} {sdram_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/sdram_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sdram_s1_rsp_width_adapter.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {sdram_s1_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {cmd_mux_002.src} {onchip_ram_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/onchip_ram_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {onchip_ram_s1_cmd_width_adapter.src} {onchip_ram_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {onchip_ram_s1_cmd_width_adapter.src/onchip_ram_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_003.src} {sdram_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/sdram_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sdram_s1_cmd_width_adapter.src} {sdram_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {sdram_s1_cmd_width_adapter.src/sdram_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src3} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src3/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux_003.sink1} {qsys_mm.command};add_connection {rsp_demux_003.src0} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/crosser_002.in} {qsys_mm.response};add_connection {crosser_002.out} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {crosser_002.out/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_003.src1} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src1/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux_001.sink3} {avalon_streaming};preview_set_connection_tag {crosser_003.out/rsp_mux_001.sink3} {qsys_mm.response};add_connection {avl_imem_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {avl_dmem_m0_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {avl_imem_reset_reset_bridge.out_reset} {avl_imem_m0_translator.reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {avl_dmem_m0_translator.reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {onchip_ram_s1_translator.reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {avl_uart_s0_translator.reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {pio_led_s1_translator.reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {pio_sw_s1_translator.reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {bld_id_s1_translator.reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {soc_id_s1_translator.reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {core_clk_freq_s1_translator.reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {avl_imem_m0_agent.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {avl_dmem_m0_agent.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {default_slave_axi_error_if_agent.reset_sink} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {onchip_ram_s1_agent.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {onchip_ram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {avl_uart_s0_agent.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {avl_uart_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {pio_led_s1_agent.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {pio_led_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {pio_sw_s1_agent.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {pio_sw_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {bld_id_s1_agent.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {bld_id_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {soc_id_s1_agent.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {soc_id_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {core_clk_freq_s1_agent.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {core_clk_freq_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {avl_imem_m0_limiter.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {avl_dmem_m0_limiter.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {onchip_ram_s1_burst_adapter.cr0_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {onchip_ram_s1_rsp_width_adapter.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {onchip_ram_s1_cmd_width_adapter.clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {avl_imem_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {sdram_s1_translator.reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {sdram_s1_agent.clk_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {sdram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {sdram_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {sdram_s1_burst_adapter.cr0_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {sdram_s1_rsp_width_adapter.clk_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {sdram_s1_cmd_width_adapter.clk_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {pll_0_outclk0_clock_bridge.out_clk} {avl_imem_m0_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {avl_dmem_m0_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {onchip_ram_s1_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {avl_uart_s0_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {pio_led_s1_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {pio_sw_s1_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {bld_id_s1_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {soc_id_s1_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {core_clk_freq_s1_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {avl_imem_m0_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {avl_dmem_m0_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {default_slave_axi_error_if_agent.clock_sink} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {onchip_ram_s1_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {onchip_ram_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {avl_uart_s0_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {avl_uart_s0_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {pio_led_s1_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {pio_led_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {pio_sw_s1_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {pio_sw_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {bld_id_s1_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {bld_id_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {soc_id_s1_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {soc_id_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {core_clk_freq_s1_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {core_clk_freq_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {avl_imem_m0_limiter.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {avl_dmem_m0_limiter.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {onchip_ram_s1_burst_adapter.cr0} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {onchip_ram_s1_rsp_width_adapter.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {onchip_ram_s1_cmd_width_adapter.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {avl_imem_reset_reset_bridge.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_agent_rdata_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_burst_adapter.cr0} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_rsp_width_adapter.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_cmd_width_adapter.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_reset_reset_bridge.clk} {clock};add_interface {default_slave_axi_error_if} {axi} {master};set_interface_property {default_slave_axi_error_if} {EXPORT_OF} {default_slave_axi_error_if_agent.altera_axi_master};add_interface {pll_0_outclk0} {clock} {slave};set_interface_property {pll_0_outclk0} {EXPORT_OF} {pll_0_outclk0_clock_bridge.in_clk};add_interface {pll_0_outclk1} {clock} {slave};set_interface_property {pll_0_outclk1} {EXPORT_OF} {pll_0_outclk1_clock_bridge.in_clk};add_interface {avl_imem_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {avl_imem_reset_reset_bridge_in_reset} {EXPORT_OF} {avl_imem_reset_reset_bridge.in_reset};add_interface {sdram_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {sdram_reset_reset_bridge_in_reset} {EXPORT_OF} {sdram_reset_reset_bridge.in_reset};add_interface {avl_dmem_m0} {avalon} {slave};set_interface_property {avl_dmem_m0} {EXPORT_OF} {avl_dmem_m0_translator.avalon_anti_master_0};add_interface {avl_imem_m0} {avalon} {slave};set_interface_property {avl_imem_m0} {EXPORT_OF} {avl_imem_m0_translator.avalon_anti_master_0};add_interface {avl_uart_s0} {avalon} {master};set_interface_property {avl_uart_s0} {EXPORT_OF} {avl_uart_s0_translator.avalon_anti_slave_0};add_interface {bld_id_s1} {avalon} {master};set_interface_property {bld_id_s1} {EXPORT_OF} {bld_id_s1_translator.avalon_anti_slave_0};add_interface {core_clk_freq_s1} {avalon} {master};set_interface_property {core_clk_freq_s1} {EXPORT_OF} {core_clk_freq_s1_translator.avalon_anti_slave_0};add_interface {onchip_ram_s1} {avalon} {master};set_interface_property {onchip_ram_s1} {EXPORT_OF} {onchip_ram_s1_translator.avalon_anti_slave_0};add_interface {pio_led_s1} {avalon} {master};set_interface_property {pio_led_s1} {EXPORT_OF} {pio_led_s1_translator.avalon_anti_slave_0};add_interface {pio_sw_s1} {avalon} {master};set_interface_property {pio_sw_s1} {EXPORT_OF} {pio_sw_s1_translator.avalon_anti_slave_0};add_interface {sdram_s1} {avalon} {master};set_interface_property {sdram_s1} {EXPORT_OF} {sdram_s1_translator.avalon_anti_slave_0};add_interface {soc_id_s1} {avalon} {master};set_interface_property {soc_id_s1} {EXPORT_OF} {soc_id_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.avl_dmem.m0} {0};set_module_assignment {interconnect_id.avl_imem.m0} {1};set_module_assignment {interconnect_id.avl_uart.s0} {0};set_module_assignment {interconnect_id.bld_id.s1} {1};set_module_assignment {interconnect_id.core_clk_freq.s1} {2};set_module_assignment {interconnect_id.default_slave.axi_error_if} {3};set_module_assignment {interconnect_id.onchip_ram.s1} {4};set_module_assignment {interconnect_id.pio_led.s1} {5};set_module_assignment {interconnect_id.pio_sw.s1} {6};set_module_assignment {interconnect_id.sdram.s1} {7};set_module_assignment {interconnect_id.soc_id.s1} {8};" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_axi_slave_ni.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni.sv" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="de10lite_sopc" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 3 starting:altera_mm_interconnect "submodules/de10lite_sopc_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>82</b> modules, <b>281</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>82</b> modules, <b>281</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>82</b> modules, <b>281</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>82</b> modules, <b>281</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>82</b> modules, <b>281</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>82</b> modules, <b>281</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>82</b> modules, <b>281</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>82</b> modules, <b>281</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>82</b> modules, <b>281</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>82</b> modules, <b>281</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>82</b> modules, <b>281</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.002s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.036s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.139s/0.194s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.024s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.046s/0.050s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.002s/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.032s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.051s/0.060s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.002s/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.030s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.061s/0.077s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.002s/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.036s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.062s/0.069s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.002s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.026s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.055s/0.061s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.001s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.033s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.055s/0.056s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.030s/0.037s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>90</b> modules, <b>305</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_axi_slave_ni</b> "<b>submodules/altera_merlin_axi_slave_ni</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_cmd_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_cmd_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_cmd_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_cmd_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_cmd_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_cmd_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>de10lite_sopc</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 85 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="avl_imem_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>avl_imem_m0_translator</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 83 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="onchip_ram_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>onchip_ram_s1_translator</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 75 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="avl_imem_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>avl_imem_m0_agent</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 73 starting:altera_merlin_axi_slave_ni "submodules/altera_merlin_axi_slave_ni"</message>
   <message level="Info" culprit="default_slave_axi_error_if_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_axi_slave_ni</b> "<b>default_slave_axi_error_if_agent</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 72 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="onchip_ram_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>onchip_ram_s1_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 71 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="onchip_ram_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>onchip_ram_s1_agent_rsp_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 55 starting:altera_merlin_router "submodules/de10lite_sopc_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 54 starting:altera_merlin_router "submodules/de10lite_sopc_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 53 starting:altera_merlin_router "submodules/de10lite_sopc_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 51 starting:altera_merlin_router "submodules/de10lite_sopc_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 50 starting:altera_merlin_router "submodules/de10lite_sopc_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 49 starting:altera_merlin_router "submodules/de10lite_sopc_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 43 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="avl_imem_m0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>avl_imem_m0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 41 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="onchip_ram_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>onchip_ram_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 39 starting:altera_merlin_demultiplexer "submodules/de10lite_sopc_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 38 starting:altera_merlin_demultiplexer "submodules/de10lite_sopc_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 37 starting:altera_merlin_multiplexer "submodules/de10lite_sopc_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 33 starting:altera_merlin_multiplexer "submodules/de10lite_sopc_mm_interconnect_0_cmd_mux_004"</message>
   <message level="Info" culprit="cmd_mux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_004</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 27 starting:altera_merlin_demultiplexer "submodules/de10lite_sopc_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 24 starting:altera_merlin_demultiplexer "submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_003"</message>
   <message level="Info" culprit="rsp_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 23 starting:altera_merlin_demultiplexer "submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_004"</message>
   <message level="Info" culprit="rsp_demux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 17 starting:altera_merlin_multiplexer "submodules/de10lite_sopc_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 16 starting:altera_merlin_multiplexer "submodules/de10lite_sopc_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 15 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="onchip_ram_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>onchip_ram_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 11 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 7 starting:altera_avalon_st_adapter "submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 2 starting:error_adapter "submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 7 starting:altera_avalon_st_adapter "submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 1 starting:error_adapter "submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 7 starting:altera_avalon_st_adapter "submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_002"><![CDATA["<b>avalon_st_adapter_002</b>" reuses <b>error_adapter</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 0 starting:error_adapter "submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_002</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:17.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="de10lite_sopc:.:rst_controller"
   kind="altera_reset_controller"
   version="17.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de10lite_sopc"
     as="rst_controller,rst_controller_001,rst_controller_002" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 88 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>de10lite_sopc</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_reset_controller.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_reset_synchronizer.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=1,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="de10lite_sopc:.:mm_interconnect_0:.:avl_imem_m0_translator"
   kind="altera_merlin_master_translator"
   version="17.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de10lite_sopc_mm_interconnect_0"
     as="avl_imem_m0_translator,avl_dmem_m0_translator" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 85 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="avl_imem_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>avl_imem_m0_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=13,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=8,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=64,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=8,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=20000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=4,UAV_BYTEENABLE_W=8,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=64,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="de10lite_sopc:.:mm_interconnect_0:.:onchip_ram_s1_translator"
   kind="altera_merlin_slave_translator"
   version="17.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de10lite_sopc_mm_interconnect_0"
     as="onchip_ram_s1_translator,sdram_s1_translator,avl_uart_s0_translator,pio_led_s1_translator,pio_sw_s1_translator,bld_id_s1_translator,soc_id_s1_translator,core_clk_freq_s1_translator" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 83 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="onchip_ram_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>onchip_ram_s1_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:17.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;default_slave.axi_error_if&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000100000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ffff0000&quot;
   end=&quot;0x00000000100000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=127,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=93,PKT_ADDR_SIDEBAND_L=93,PKT_BEGIN_BURST=95,PKT_BURSTWRAP_H=87,PKT_BURSTWRAP_L=81,PKT_BURST_SIZE_H=90,PKT_BURST_SIZE_L=88,PKT_BURST_TYPE_H=92,PKT_BURST_TYPE_L=91,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=80,PKT_BYTE_CNT_L=74,PKT_CACHE_H=112,PKT_CACHE_L=109,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=94,PKT_DATA_SIDEBAND_L=94,PKT_DEST_ID_H=104,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=117,PKT_ORI_BURST_SIZE_L=115,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_QOS_H=96,PKT_QOS_L=96,PKT_RESPONSE_STATUS_H=114,PKT_RESPONSE_STATUS_L=113,PKT_SRC_ID_H=100,PKT_SRC_ID_L=97,PKT_THREAD_ID_H=105,PKT_THREAD_ID_L=105,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=10,ST_DATA_W=118,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=1,USE_WRITERESPONSE=0"
   instancePathKey="de10lite_sopc:.:mm_interconnect_0:.:avl_imem_m0_agent"
   kind="altera_merlin_master_agent"
   version="17.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de10lite_sopc_mm_interconnect_0"
     as="avl_imem_m0_agent,avl_dmem_m0_agent" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 75 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="avl_imem_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>avl_imem_m0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_axi_slave_ni:17.1:ADDR_USER_WIDTH=1,ADDR_WIDTH=32,AXI_SLAVE_ID_W=4,AXI_VERSION=AXI3,DATA_USER_WIDTH=1,ID=3,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PASS_ID_TO_SLAVE=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=93,PKT_ADDR_SIDEBAND_L=93,PKT_BEGIN_BURST=95,PKT_BURSTWRAP_H=87,PKT_BURSTWRAP_L=81,PKT_BURST_SIZE_H=90,PKT_BURST_SIZE_L=88,PKT_BURST_TYPE_H=92,PKT_BURST_TYPE_L=91,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=80,PKT_BYTE_CNT_L=74,PKT_CACHE_H=112,PKT_CACHE_L=109,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=94,PKT_DATA_SIDEBAND_L=94,PKT_DEST_ID_H=104,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=117,PKT_ORI_BURST_SIZE_L=115,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_QOS_H=96,PKT_QOS_L=96,PKT_RESPONSE_STATUS_H=114,PKT_RESPONSE_STATUS_L=113,PKT_SRC_ID_H=100,PKT_SRC_ID_L=97,PKT_THREAD_ID_H=105,PKT_THREAD_ID_L=105,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,RDATA_WIDTH=32,READ_ACCEPTANCE_CAPABILITY=1,ST_CHANNEL_W=10,ST_DATA_W=118,USE_ADDR_USER=0,WDATA_WIDTH=32,WRITE_ACCEPTANCE_CAPABILITY=1"
   instancePathKey="de10lite_sopc:.:mm_interconnect_0:.:default_slave_axi_error_if_agent"
   kind="altera_merlin_axi_slave_ni"
   version="17.1"
   name="altera_merlin_axi_slave_ni">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_ADDR_USER" value="0" />
  <parameter name="PKT_ORI_BURST_SIZE_L" value="115" />
  <parameter name="ID" value="3" />
  <parameter name="PKT_ORI_BURST_SIZE_H" value="117" />
  <parameter name="DATA_USER_WIDTH" value="1" />
  <parameter name="ADDR_USER_WIDTH" value="1" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_axi_slave_ni.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de10lite_sopc_mm_interconnect_0"
     as="default_slave_axi_error_if_agent" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 73 starting:altera_merlin_axi_slave_ni "submodules/altera_merlin_axi_slave_ni"</message>
   <message level="Info" culprit="default_slave_axi_error_if_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_axi_slave_ni</b> "<b>default_slave_axi_error_if_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=4,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=127,MAX_BYTE_CNT=8,MERLIN_PACKET_FORMAT=ori_burst_size(153:151) response_status(150:149) cache(148:145) protection(144:142) thread_id(141) dest_id(140:137) src_id(136:133) qos(132) begin_burst(131) data_sideband(130) addr_sideband(129) burst_type(128:127) burst_size(126:124) burstwrap(123:117) byte_cnt(116:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_BEGIN_BURST=131,PKT_BURSTWRAP_H=123,PKT_BURSTWRAP_L=117,PKT_BURST_SIZE_H=126,PKT_BURST_SIZE_L=124,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=116,PKT_BYTE_CNT_L=110,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DEST_ID_H=140,PKT_DEST_ID_L=137,PKT_ORI_BURST_SIZE_H=153,PKT_ORI_BURST_SIZE_L=151,PKT_PROTECTION_H=144,PKT_PROTECTION_L=142,PKT_RESPONSE_STATUS_H=150,PKT_RESPONSE_STATUS_L=149,PKT_SRC_ID_H=136,PKT_SRC_ID_L=133,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_LOCK=108,PKT_TRANS_POSTED=105,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=154,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="de10lite_sopc:.:mm_interconnect_0:.:onchip_ram_s1_agent"
   kind="altera_merlin_slave_agent"
   version="17.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de10lite_sopc_mm_interconnect_0"
     as="onchip_ram_s1_agent,sdram_s1_agent,avl_uart_s0_agent,pio_led_s1_agent,pio_sw_s1_agent,bld_id_s1_agent,soc_id_s1_agent,core_clk_freq_s1_agent" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 72 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="onchip_ram_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>onchip_ram_s1_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=155,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="de10lite_sopc:.:mm_interconnect_0:.:onchip_ram_s1_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="17.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de10lite_sopc_mm_interconnect_0"
     as="onchip_ram_s1_agent_rsp_fifo,sdram_s1_agent_rsp_fifo,sdram_s1_agent_rdata_fifo,avl_uart_s0_agent_rsp_fifo,pio_led_s1_agent_rsp_fifo,pio_sw_s1_agent_rsp_fifo,bld_id_s1_agent_rsp_fifo,soc_id_s1_agent_rsp_fifo,core_clk_freq_s1_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 71 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="onchip_ram_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>onchip_ram_s1_agent_rsp_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.1:CHANNEL_ID=1000,0100,DECODER_TYPE=0,DEFAULT_CHANNEL=-1,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=1,DEFAULT_WR_CHANNEL=0,DESTINATION_ID=7,4,END_ADDRESS=0x4000000,0x100000000,MEMORY_ALIASING_DECODE=1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=101,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=7:1000:0x0:0x4000000:both:1:0:0:1,4:0100:0xffff0000:0x100000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0xffff0000,ST_CHANNEL_W=10,ST_DATA_W=118,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="de10lite_sopc:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="17.1"
   name="de10lite_sopc_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="DEFAULT_WR_CHANNEL" value="0" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0xffff0000" />
  <parameter name="DEFAULT_CHANNEL" value="-1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="1" />
  <parameter
     name="SLAVES_INFO"
     value="7:1000:0x0:0x4000000:both:1:0:0:1,4:0100:0xffff0000:0x100000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="104" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="101" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1000,0100" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="118" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="108" />
  <parameter name="END_ADDRESS" value="0x4000000,0x100000000" />
  <parameter name="PKT_PROTECTION_L" value="106" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="3" />
  <parameter name="DESTINATION_ID" value="7,4" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de10lite_sopc_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 55 starting:altera_merlin_router "submodules/de10lite_sopc_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.1:CHANNEL_ID=0000001000,0100000000,0010000000,1000000000,0000010000,0000100000,0001000000,0000000100,DECODER_TYPE=0,DEFAULT_CHANNEL=-1,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=1,DEFAULT_WR_CHANNEL=0,DESTINATION_ID=7,8,1,2,0,5,6,4,END_ADDRESS=0x4000000,0xff000010,0xff001010,0xff002010,0xff010020,0xff020010,0xff029010,0x100000000,MEMORY_ALIASING_DECODE=1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=101,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,SLAVES_INFO=7:0000001000:0x0:0x4000000:both:1:0:0:1,8:0100000000:0xff000000:0xff000010:read:1:0:0:1,1:0010000000:0xff001000:0xff001010:read:1:0:0:1,2:1000000000:0xff002000:0xff002010:read:1:0:0:1,0:0000010000:0xff010000:0xff010020:both:1:0:0:1,5:0000100000:0xff020000:0xff020010:both:1:0:0:1,6:0001000000:0xff029000:0xff029010:read:1:0:0:1,4:0000000100:0xffff0000:0x100000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0xff000000,0xff001000,0xff002000,0xff010000,0xff020000,0xff029000,0xffff0000,ST_CHANNEL_W=10,ST_DATA_W=118,TYPE_OF_TRANSACTION=both,read,read,read,both,both,read,both"
   instancePathKey="de10lite_sopc:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="17.1"
   name="de10lite_sopc_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="DEFAULT_WR_CHANNEL" value="0" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter
     name="START_ADDRESS"
     value="0x0,0xff000000,0xff001000,0xff002000,0xff010000,0xff020000,0xff029000,0xffff0000" />
  <parameter name="DEFAULT_CHANNEL" value="-1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="1" />
  <parameter
     name="SLAVES_INFO"
     value="7:0000001000:0x0:0x4000000:both:1:0:0:1,8:0100000000:0xff000000:0xff000010:read:1:0:0:1,1:0010000000:0xff001000:0xff001010:read:1:0:0:1,2:1000000000:0xff002000:0xff002010:read:1:0:0:1,0:0000010000:0xff010000:0xff010020:both:1:0:0:1,5:0000100000:0xff020000:0xff020010:both:1:0:0:1,6:0001000000:0xff029000:0xff029010:read:1:0:0:1,4:0000000100:0xffff0000:0x100000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="104" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="101" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter
     name="CHANNEL_ID"
     value="0000001000,0100000000,0010000000,1000000000,0000010000,0000100000,0001000000,0000000100" />
  <parameter
     name="TYPE_OF_TRANSACTION"
     value="both,read,read,read,both,both,read,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="118" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="108" />
  <parameter
     name="END_ADDRESS"
     value="0x4000000,0xff000010,0xff001010,0xff002010,0xff010020,0xff020010,0xff029010,0x100000000" />
  <parameter name="PKT_PROTECTION_L" value="106" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="3" />
  <parameter name="DESTINATION_ID" value="7,8,1,2,0,5,6,4" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de10lite_sopc_mm_interconnect_0" as="router_001" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 54 starting:altera_merlin_router "submodules/de10lite_sopc_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=101,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=10,ST_DATA_W=118,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="de10lite_sopc:.:mm_interconnect_0:.:router_002"
   kind="altera_merlin_router"
   version="17.1"
   name="de10lite_sopc_mm_interconnect_0_router_002">
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="104" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="101" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="118" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="108" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="106" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de10lite_sopc_mm_interconnect_0"
     as="router_002,router_003" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 53 starting:altera_merlin_router "submodules/de10lite_sopc_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(153:151) response_status(150:149) cache(148:145) protection(144:142) thread_id(141) dest_id(140:137) src_id(136:133) qos(132) begin_burst(131) data_sideband(130) addr_sideband(129) burst_type(128:127) burst_size(126:124) burstwrap(123:117) byte_cnt(116:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=140,PKT_DEST_ID_L=137,PKT_PROTECTION_H=144,PKT_PROTECTION_L=142,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=10,ST_DATA_W=154,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="de10lite_sopc:.:mm_interconnect_0:.:router_004"
   kind="altera_merlin_router"
   version="17.1"
   name="de10lite_sopc_mm_interconnect_0_router_004">
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="107" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="103" />
  <parameter name="PKT_DEST_ID_H" value="140" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="137" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(153:151) response_status(150:149) cache(148:145) protection(144:142) thread_id(141) dest_id(140:137) src_id(136:133) qos(132) begin_burst(131) data_sideband(130) addr_sideband(129) burst_type(128:127) burst_size(126:124) burstwrap(123:117) byte_cnt(116:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="154" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="144" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="142" />
  <parameter name="PKT_TRANS_WRITE" value="106" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de10lite_sopc_mm_interconnect_0" as="router_004" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 51 starting:altera_merlin_router "submodules/de10lite_sopc_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(99:97) response_status(96:95) cache(94:91) protection(90:88) thread_id(87) dest_id(86:83) src_id(82:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:63) byte_cnt(62:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=86,PKT_DEST_ID_L=83,PKT_PROTECTION_H=90,PKT_PROTECTION_L=88,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=10,ST_DATA_W=100,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="de10lite_sopc:.:mm_interconnect_0:.:router_005"
   kind="altera_merlin_router"
   version="17.1"
   name="de10lite_sopc_mm_interconnect_0_router_005">
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="53" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="49" />
  <parameter name="PKT_DEST_ID_H" value="86" />
  <parameter name="PKT_ADDR_L" value="18" />
  <parameter name="PKT_DEST_ID_L" value="83" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(99:97) response_status(96:95) cache(94:91) protection(90:88) thread_id(87) dest_id(86:83) src_id(82:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:63) byte_cnt(62:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="100" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="90" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="88" />
  <parameter name="PKT_TRANS_WRITE" value="52" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de10lite_sopc_mm_interconnect_0" as="router_005" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 50 starting:altera_merlin_router "submodules/de10lite_sopc_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=101,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=118,TYPE_OF_TRANSACTION=both"
   instancePathKey="de10lite_sopc:.:mm_interconnect_0:.:router_006"
   kind="altera_merlin_router"
   version="17.1"
   name="de10lite_sopc_mm_interconnect_0_router_006">
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="104" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="101" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="118" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="108" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="106" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de10lite_sopc_mm_interconnect_0"
     as="router_006,router_007,router_008,router_009,router_010,router_011" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 49 starting:altera_merlin_router "submodules/de10lite_sopc_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:17.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=13,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=80,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=104,PKT_DEST_ID_L=101,PKT_SRC_ID_H=100,PKT_SRC_ID_L=97,PKT_THREAD_ID_H=105,PKT_THREAD_ID_L=105,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=1,REORDER=0,ST_CHANNEL_W=10,ST_DATA_W=118,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=10"
   instancePathKey="de10lite_sopc:.:mm_interconnect_0:.:avl_imem_m0_limiter"
   kind="altera_merlin_traffic_limiter"
   version="17.1"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de10lite_sopc_mm_interconnect_0"
     as="avl_imem_m0_limiter,avl_dmem_m0_limiter" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 43 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="avl_imem_m0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>avl_imem_m0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:17.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=127,BURSTWRAP_CONST_VALUE=127,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=1,MERLIN_PACKET_FORMAT=ori_burst_size(153:151) response_status(150:149) cache(148:145) protection(144:142) thread_id(141) dest_id(140:137) src_id(136:133) qos(132) begin_burst(131) data_sideband(130) addr_sideband(129) burst_type(128:127) burst_size(126:124) burstwrap(123:117) byte_cnt(116:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=123,OUT_BYTE_CNT_H=113,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_BEGIN_BURST=131,PKT_BURSTWRAP_H=123,PKT_BURSTWRAP_L=117,PKT_BURST_SIZE_H=126,PKT_BURST_SIZE_L=124,PKT_BURST_TYPE_H=128,PKT_BURST_TYPE_L=127,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=116,PKT_BYTE_CNT_L=110,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,ST_CHANNEL_W=10,ST_DATA_W=154"
   instancePathKey="de10lite_sopc:.:mm_interconnect_0:.:onchip_ram_s1_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="17.1"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(153:151) response_status(150:149) cache(148:145) protection(144:142) thread_id(141) dest_id(140:137) src_id(136:133) qos(132) begin_burst(131) data_sideband(130) addr_sideband(129) burst_type(128:127) burst_size(126:124) burstwrap(123:117) byte_cnt(116:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="104" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de10lite_sopc_mm_interconnect_0"
     as="onchip_ram_s1_burst_adapter,sdram_s1_burst_adapter" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 41 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="onchip_ram_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>onchip_ram_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=20000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=4,ST_CHANNEL_W=10,ST_DATA_W=118,VALID_WIDTH=10"
   instancePathKey="de10lite_sopc:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="17.1"
   name="de10lite_sopc_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="20000000" />
  <parameter name="VALID_WIDTH" value="10" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="118" />
  <parameter name="NUM_OUTPUTS" value="4" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de10lite_sopc_mm_interconnect_0" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 39 starting:altera_merlin_demultiplexer "submodules/de10lite_sopc_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=20000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=10,ST_CHANNEL_W=10,ST_DATA_W=118,VALID_WIDTH=10"
   instancePathKey="de10lite_sopc:.:mm_interconnect_0:.:cmd_demux_001"
   kind="altera_merlin_demultiplexer"
   version="17.1"
   name="de10lite_sopc_mm_interconnect_0_cmd_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="20000000" />
  <parameter name="VALID_WIDTH" value="10" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="118" />
  <parameter name="NUM_OUTPUTS" value="10" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de10lite_sopc_mm_interconnect_0" as="cmd_demux_001" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 38 starting:altera_merlin_demultiplexer "submodules/de10lite_sopc_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=10,ST_DATA_W=118,USE_EXTERNAL_ARB=0"
   instancePathKey="de10lite_sopc:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="17.1"
   name="de10lite_sopc_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="118" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de10lite_sopc_mm_interconnect_0"
     as="cmd_mux,cmd_mux_001,cmd_mux_002,cmd_mux_003" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 37 starting:altera_merlin_multiplexer "submodules/de10lite_sopc_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=10,ST_DATA_W=118,USE_EXTERNAL_ARB=0"
   instancePathKey="de10lite_sopc:.:mm_interconnect_0:.:cmd_mux_004"
   kind="altera_merlin_multiplexer"
   version="17.1"
   name="de10lite_sopc_mm_interconnect_0_cmd_mux_004">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="118" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de10lite_sopc_mm_interconnect_0"
     as="cmd_mux_004,cmd_mux_005,cmd_mux_006,cmd_mux_007,cmd_mux_008,cmd_mux_009" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 33 starting:altera_merlin_multiplexer "submodules/de10lite_sopc_mm_interconnect_0_cmd_mux_004"</message>
   <message level="Info" culprit="cmd_mux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_004</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=20000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=10,ST_DATA_W=118,VALID_WIDTH=1"
   instancePathKey="de10lite_sopc:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="17.1"
   name="de10lite_sopc_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="20000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="118" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de10lite_sopc_mm_interconnect_0"
     as="rsp_demux,rsp_demux_001,rsp_demux_002" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 27 starting:altera_merlin_demultiplexer "submodules/de10lite_sopc_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=10,ST_DATA_W=118,VALID_WIDTH=1"
   instancePathKey="de10lite_sopc:.:mm_interconnect_0:.:rsp_demux_003"
   kind="altera_merlin_demultiplexer"
   version="17.1"
   name="de10lite_sopc_mm_interconnect_0_rsp_demux_003">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="118" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de10lite_sopc_mm_interconnect_0" as="rsp_demux_003" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 24 starting:altera_merlin_demultiplexer "submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_003"</message>
   <message level="Info" culprit="rsp_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=20000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=118,VALID_WIDTH=1"
   instancePathKey="de10lite_sopc:.:mm_interconnect_0:.:rsp_demux_004"
   kind="altera_merlin_demultiplexer"
   version="17.1"
   name="de10lite_sopc_mm_interconnect_0_rsp_demux_004">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="20000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="118" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de10lite_sopc_mm_interconnect_0"
     as="rsp_demux_004,rsp_demux_005,rsp_demux_006,rsp_demux_007,rsp_demux_008,rsp_demux_009" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 23 starting:altera_merlin_demultiplexer "submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_004"</message>
   <message level="Info" culprit="rsp_demux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=4,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=10,ST_DATA_W=118,USE_EXTERNAL_ARB=0"
   instancePathKey="de10lite_sopc:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="17.1"
   name="de10lite_sopc_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1" />
  <parameter name="NUM_INPUTS" value="4" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="118" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de10lite_sopc_mm_interconnect_0" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 17 starting:altera_merlin_multiplexer "submodules/de10lite_sopc_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=10,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=10,ST_DATA_W=118,USE_EXTERNAL_ARB=0"
   instancePathKey="de10lite_sopc:.:mm_interconnect_0:.:rsp_mux_001"
   kind="altera_merlin_multiplexer"
   version="17.1"
   name="de10lite_sopc_mm_interconnect_0_rsp_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="10" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="118" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de10lite_sopc_mm_interconnect_0" as="rsp_mux_001" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 16 starting:altera_merlin_multiplexer "submodules/de10lite_sopc_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:17.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=0,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(153:151) response_status(150:149) cache(148:145) protection(144:142) thread_id(141) dest_id(140:137) src_id(136:133) qos(132) begin_burst(131) data_sideband(130) addr_sideband(129) burst_type(128:127) burst_size(126:124) burstwrap(123:117) byte_cnt(116:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=103,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=123,IN_PKT_BURSTWRAP_L=117,IN_PKT_BURST_SIZE_H=126,IN_PKT_BURST_SIZE_L=124,IN_PKT_BURST_TYPE_H=128,IN_PKT_BURST_TYPE_L=127,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=116,IN_PKT_BYTE_CNT_L=110,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=153,IN_PKT_ORI_BURST_SIZE_L=151,IN_PKT_RESPONSE_STATUS_H=150,IN_PKT_RESPONSE_STATUS_L=149,IN_PKT_TRANS_COMPRESSED_READ=104,IN_PKT_TRANS_EXCLUSIVE=109,IN_PKT_TRANS_WRITE=106,IN_ST_DATA_W=154,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=90,OUT_PKT_BURST_SIZE_L=88,OUT_PKT_BURST_TYPE_H=92,OUT_PKT_BURST_TYPE_L=91,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=80,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=117,OUT_PKT_ORI_BURST_SIZE_L=115,OUT_PKT_RESPONSE_STATUS_H=114,OUT_PKT_RESPONSE_STATUS_L=113,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=118,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=10"
   instancePathKey="de10lite_sopc:.:mm_interconnect_0:.:onchip_ram_s1_rsp_width_adapter"
   kind="altera_merlin_width_adapter"
   version="17.1"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="117" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="115" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="153" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:101) src_id(100:97) qos(96) begin_burst(95) data_sideband(94) addr_sideband(93) burst_type(92:91) burst_size(90:88) burstwrap(87:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(153:151) response_status(150:149) cache(148:145) protection(144:142) thread_id(141) dest_id(140:137) src_id(136:133) qos(132) begin_burst(131) data_sideband(130) addr_sideband(129) burst_type(128:127) burst_size(126:124) burstwrap(123:117) byte_cnt(116:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="151" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de10lite_sopc_mm_interconnect_0"
     as="onchip_ram_s1_rsp_width_adapter,sdram_s1_rsp_width_adapter,onchip_ram_s1_cmd_width_adapter,sdram_s1_cmd_width_adapter" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 15 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="onchip_ram_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>onchip_ram_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_handshake_clock_crosser:17.1:AUTO_IN_CLK_CLOCK_RATE=20000000,AUTO_OUT_CLK_CLOCK_RATE=100000000,BITS_PER_SYMBOL=118,CHANNEL_WIDTH=10,DATA_WIDTH=118,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2"
   instancePathKey="de10lite_sopc:.:mm_interconnect_0:.:crosser"
   kind="altera_avalon_st_handshake_clock_crosser"
   version="17.1"
   name="altera_avalon_st_handshake_clock_crosser">
  <parameter name="AUTO_OUT_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="118" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="AUTO_IN_CLK_CLOCK_RATE" value="20000000" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="CHANNEL_WIDTH" value="10" />
  <parameter name="USE_CHANNEL" value="1" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de10lite_sopc_mm_interconnect_0"
     as="crosser,crosser_001,crosser_002,crosser_003" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 11 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:17.1:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=66,inChannelWidth=0,inDataWidth=66,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=66,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:17.1:inBitsPerSymbol=66,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:17.1:)(clock:17.1:)(reset:17.1:)"
   instancePathKey="de10lite_sopc:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="17.1"
   name="de10lite_sopc_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="66" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="66" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="inDataWidth" value="66" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="de10lite_sopc_mm_interconnect_0" as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 7 starting:altera_avalon_st_adapter "submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 2 starting:error_adapter "submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:17.1:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=18,inChannelWidth=0,inDataWidth=18,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=18,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:17.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:17.1:)(clock:17.1:)(reset:17.1:)"
   instancePathKey="de10lite_sopc:.:mm_interconnect_0:.:avalon_st_adapter_001"
   kind="altera_avalon_st_adapter"
   version="17.1"
   name="de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="18" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="inDataWidth" value="18" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="de10lite_sopc_mm_interconnect_0"
     as="avalon_st_adapter_001" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 7 starting:altera_avalon_st_adapter "submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 1 starting:error_adapter "submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:17.1:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:17.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:17.1:)(clock:17.1:)(reset:17.1:)"
   instancePathKey="de10lite_sopc:.:mm_interconnect_0:.:avalon_st_adapter_002"
   kind="altera_avalon_st_adapter"
   version="17.1"
   name="de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="de10lite_sopc_mm_interconnect_0"
     as="avalon_st_adapter_002,avalon_st_adapter_003,avalon_st_adapter_004,avalon_st_adapter_005,avalon_st_adapter_006,avalon_st_adapter_007" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 7 starting:altera_avalon_st_adapter "submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_002"><![CDATA["<b>avalon_st_adapter_002</b>" reuses <b>error_adapter</b> "<b>submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="de10lite_sopc">queue size: 0 starting:error_adapter "submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_002</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:17.1:inBitsPerSymbol=66,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="de10lite_sopc:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="17.1"
   name="de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="66" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de10lite_sopc_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 2 starting:error_adapter "submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:17.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="de10lite_sopc:.:mm_interconnect_0:.:avalon_st_adapter_001:.:error_adapter_0"
   kind="error_adapter"
   version="17.1"
   name="de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 1 starting:error_adapter "submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:17.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="de10lite_sopc:.:mm_interconnect_0:.:avalon_st_adapter_002:.:error_adapter_0"
   kind="error_adapter"
   version="17.1"
   name="de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc/synthesis/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="de10lite_sopc">queue size: 0 starting:error_adapter "submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_002</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
