/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [12:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [15:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [9:0] celloutsig_0_37z;
  wire [3:0] celloutsig_0_3z;
  wire [35:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = !(celloutsig_1_3z ? celloutsig_1_6z : celloutsig_1_4z);
  assign celloutsig_1_18z = !(celloutsig_1_3z ? celloutsig_1_11z : celloutsig_1_11z);
  assign celloutsig_0_7z = !(celloutsig_0_1z ? celloutsig_0_1z : celloutsig_0_2z);
  assign celloutsig_0_18z = !(celloutsig_0_3z[0] ? celloutsig_0_3z[3] : celloutsig_0_11z[3]);
  assign celloutsig_0_27z = !(celloutsig_0_21z ? in_data[91] : celloutsig_0_19z);
  assign celloutsig_0_13z = ~(celloutsig_0_11z[1] | celloutsig_0_8z);
  assign celloutsig_0_29z = ~(celloutsig_0_13z | celloutsig_0_12z);
  assign celloutsig_1_6z = ~((celloutsig_1_0z[0] | celloutsig_1_5z) & celloutsig_1_2z);
  assign celloutsig_0_19z = ~((celloutsig_0_1z | in_data[56]) & celloutsig_0_14z[1]);
  assign celloutsig_0_26z = ~((celloutsig_0_4z[22] | celloutsig_0_0z[0]) & celloutsig_0_6z[9]);
  assign celloutsig_0_5z = celloutsig_0_3z[2] | in_data[65];
  assign celloutsig_0_8z = celloutsig_0_5z | celloutsig_0_4z[26];
  assign celloutsig_0_2z = in_data[15] ^ celloutsig_0_0z[3];
  assign celloutsig_1_0z = in_data[167:165] / { 1'h1, in_data[103:102] };
  assign celloutsig_1_7z = { celloutsig_1_1z[5:1], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z } / { 1'h1, celloutsig_1_1z[4], celloutsig_1_1z };
  assign celloutsig_1_15z = { celloutsig_1_1z[5:4], celloutsig_1_6z } / { 1'h1, celloutsig_1_9z[2:1] };
  assign celloutsig_1_5z = in_data[146:136] > { in_data[160], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_36z = { celloutsig_0_6z[8:0], celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_35z, celloutsig_0_11z, celloutsig_0_26z, celloutsig_0_34z, celloutsig_0_2z } <= { celloutsig_0_35z, celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_31z, celloutsig_0_27z, celloutsig_0_32z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_32z };
  assign celloutsig_0_12z = { celloutsig_0_3z[3:2], celloutsig_0_7z, celloutsig_0_1z } && celloutsig_0_3z;
  assign celloutsig_0_15z = in_data[41:34] && { celloutsig_0_0z[3:2], celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_21z = { celloutsig_0_14z[2:0], celloutsig_0_15z, celloutsig_0_10z } && celloutsig_0_4z[7:3];
  assign celloutsig_0_34z = celloutsig_0_17z[9:2] || celloutsig_0_6z[8:1];
  assign celloutsig_1_2z = in_data[156:139] || { in_data[100:98], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_16z = celloutsig_0_6z[9:4] || { in_data[56], celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_1_4z = in_data[126:116] < { in_data[106:104], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_3z = celloutsig_1_1z != { celloutsig_1_1z[3:1], celloutsig_1_0z };
  assign celloutsig_0_37z = ~ { celloutsig_0_6z[5:4], celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_27z, celloutsig_0_18z, celloutsig_0_29z, celloutsig_0_35z, celloutsig_0_26z, celloutsig_0_2z };
  assign celloutsig_0_20z = ~ { celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_6z = { celloutsig_0_0z[4:1], celloutsig_0_0z, celloutsig_0_5z } | { celloutsig_0_4z[22:18], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_11z = celloutsig_0_4z[10:6] | { celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_35z = celloutsig_0_31z[1] & celloutsig_0_27z;
  assign celloutsig_0_10z = ~^ celloutsig_0_4z[21:12];
  assign celloutsig_0_31z = { celloutsig_0_4z[21], celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_27z, celloutsig_0_29z, celloutsig_0_15z } << { celloutsig_0_29z, celloutsig_0_11z };
  assign celloutsig_0_4z = { in_data[72:48], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } << { in_data[38:32], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_19z = celloutsig_1_1z[5:3] << { celloutsig_1_15z[1:0], celloutsig_1_18z };
  assign celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } >>> celloutsig_0_0z[4:1];
  assign celloutsig_1_9z = celloutsig_1_7z[6:3] >>> celloutsig_1_1z[3:0];
  assign celloutsig_1_1z = in_data[149:144] ~^ { celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_14z = { celloutsig_0_0z[3:2], celloutsig_0_5z, celloutsig_0_10z } ~^ { celloutsig_0_0z[2:0], celloutsig_0_12z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_0z = 5'h00;
    else if (!celloutsig_1_18z) celloutsig_0_0z = in_data[64:60];
  always_latch
    if (!clkin_data[0]) celloutsig_0_17z = 13'h0000;
    else if (!celloutsig_1_18z) celloutsig_0_17z = { in_data[83:82], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_3z[3], celloutsig_0_2z, celloutsig_0_11z };
  assign celloutsig_0_32z = ~((celloutsig_0_5z & celloutsig_0_20z[0]) | (celloutsig_0_7z & celloutsig_0_3z[3]));
  assign celloutsig_0_1z = ~((celloutsig_0_0z[2] & in_data[22]) | (celloutsig_0_0z[2] & celloutsig_0_0z[0]));
  assign { out_data[128], out_data[98:96], out_data[32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
