// Seed: 3547012584
module module_0 (
    input  wor  id_0,
    output wire id_1,
    input  wire id_2,
    input  tri0 id_3,
    output wand id_4,
    input  wire id_5
);
  logic [7:0] id_7;
  ;
  parameter id_8 = -1;
  wire id_9;
  ;
  assign module_1._id_0 = 0;
  assign id_7[-1] = id_5;
  always @(id_9 or posedge -1) #1;
  assign id_4 = id_9 < -1 ? id_8 : 1'h0 ? (id_2) : id_3;
endmodule
module module_1 #(
    parameter id_0 = 32'd58,
    parameter id_7 = 32'd64
) (
    input tri _id_0,
    input wand id_1,
    output tri0 id_2,
    output tri id_3,
    input tri1 id_4,
    input supply1 id_5
);
  wire _id_7;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_5,
      id_4,
      id_3,
      id_4
  );
  wire [1 : 1] id_8;
  wire [id_0 : -1  &  id_7  &  id_7] id_9;
  assign id_3 = {id_0 >= 1, -1, id_5, 1};
  assign id_8 = id_5;
  assign id_7 = id_7;
endmodule
