v++ -c -k  reEngineKernel -I/home/jiong/bsc-project/components/data_analytics/include/hw -I/home/jiong/bsc-project/kernels/data_analytics/include/hw -I/home/jiong/bsc-project/kernels/data_analytics/include /home/jiong/bsc-project/kernels/data_analytics/src/reEngineKernel.cpp -o reEngineKernel.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/report/reEngineKernel
	Log files: /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/log/reEngineKernel
Running Dispatch Server on port:35885
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/reEngineKernel.xo.compile_summary, at Fri Jan  6 06:57:14 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Jan  6 06:57:14 2023
Running Rule Check Server on port:35931
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/report/reEngineKernel/v++_compile_reEngineKernel_guidance.html', at Fri Jan  6 06:57:16 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'reEngineKernel'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: reEngineKernel Log file: /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/reEngineKernel/reEngineKernel/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_107_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_107_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_54_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_54_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_63_3'.
WARNING: [v++ 200-885] Unable to schedule 'store' operation ('bitset_buff_addr_1_write_ln71', /home/jiong/bsc-project/kernels/data_analytics/include/hw/xf_data_analytics/text/re_engine.hpp:71) of variable 'in_hp.V' on array 'bitset_buff' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bitset_buff'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_63_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_107_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_107_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_90_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_168_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_168_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_244_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_244_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_294_2_VITIS_LOOP_295_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 5, loop 'VITIS_LOOP_294_2_VITIS_LOOP_295_3'
INFO: [v++ 204-61] Pipelining loop 'LOOP_VM'.
INFO: [v++ 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 6, loop 'LOOP_VM'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_522_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_522_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_320_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_320_2'
INFO: [v++ 200-789] **** Estimated Fmax: 185.71 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/report/reEngineKernel/system_estimate_reEngineKernel.xtxt
INFO: [v++ 60-586] Created reEngineKernel.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/reEngineKernel.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 6m 44s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l reEngineKernel.xo -o re_engine.xclbin -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/logs/link
Running Dispatch Server on port:46085
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/re_engine.xclbin.link_summary, at Fri Jan  6 07:04:03 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Jan  6 07:04:03 2023
Running Rule Check Server on port:36701
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/reports/link/v++_link_re_engine_guidance.html', at Fri Jan  6 07:04:06 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [07:04:09] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/reEngineKernel.xo --config /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/int/syslinkConfig.ini --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Fri Jan  6 07:04:14 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/reEngineKernel.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [07:04:14] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/sys_link/iprepo/xilinx_com_hls_reEngineKernel_1_0,reEngineKernel -o /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [07:04:29] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 123263 ; free virtual = 223631
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [07:04:29] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -sp reEngineKernel_1.cfg_buff:HP0 -sp reEngineKernel_1.msg_buff:HP0 -sp reEngineKernel_1.len_buff:HP0 -sp reEngineKernel_1.out_buff:HP0 -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: reEngineKernel, num: 1  {reEngineKernel_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: reEngineKernel_1, k_port: cfg_buff, sptag: HP0
INFO: [CFGEN 83-0]   kernel: reEngineKernel_1, k_port: msg_buff, sptag: HP0
INFO: [CFGEN 83-0]   kernel: reEngineKernel_1, k_port: len_buff, sptag: HP0
INFO: [CFGEN 83-0]   kernel: reEngineKernel_1, k_port: out_buff, sptag: HP0
INFO: [CFGEN 83-2228] Creating mapping for argument reEngineKernel_1.cfg_buff to HP0 for directive reEngineKernel_1.cfg_buff:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument reEngineKernel_1.msg_buff to HP0 for directive reEngineKernel_1.msg_buff:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument reEngineKernel_1.len_buff to HP0 for directive reEngineKernel_1.len_buff:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument reEngineKernel_1.out_buff to HP0 for directive reEngineKernel_1.out_buff:HP0
INFO: [SYSTEM_LINK 82-37] [07:04:37] cfgen finished successfully
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 123266 ; free virtual = 223634
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [07:04:37] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/sys_link --output_dir /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [07:04:45] cf2bd finished successfully
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 123072 ; free virtual = 223451
INFO: [v++ 60-1441] [07:04:45] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:40 ; elapsed = 00:00:36 . Memory (MB): peak = 1579.465 ; gain = 0.000 ; free physical = 123129 ; free virtual = 223504
INFO: [v++ 60-1443] [07:04:45] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/run_link
INFO: [v++ 60-1441] [07:04:55] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1579.465 ; gain = 0.000 ; free physical = 123079 ; free virtual = 223456
INFO: [v++ 60-1443] [07:04:55] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/run_link
INFO: [v++ 60-1441] [07:04:58] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:03 . Memory (MB): peak = 1579.465 ; gain = 0.000 ; free physical = 122663 ; free virtual = 223033
INFO: [v++ 60-1443] [07:04:58] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/.ipcache --output_dir /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/int --log_dir /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/logs/link --report_dir /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/reports/link --config /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link --no-info --iprepo /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/int/xo/ip_repo/xilinx_com_hls_reEngineKernel_1_0 --messageDb /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/run_link/vpl.pb /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[07:05:19] Run vpl: Step create_project: Started
Creating Vivado project.
[07:05:36] Run vpl: Step create_project: Completed
[07:05:36] Run vpl: Step create_bd: Started
[07:05:59] Run vpl: Step create_bd: Completed
[07:05:59] Run vpl: Step update_bd: Started
[07:05:59] Run vpl: Step update_bd: Completed
[07:05:59] Run vpl: Step generate_target: Started
[07:07:15] Run vpl: Step generate_target: RUNNING...
[07:07:40] Run vpl: Step generate_target: Completed
[07:07:40] Run vpl: Step config_hw_runs: Started
[07:07:46] Run vpl: Step config_hw_runs: Completed
[07:07:46] Run vpl: Step synth: Started
[07:08:18] Block-level synthesis in progress, 0 of 15 jobs complete, 8 jobs running.
[07:08:48] Block-level synthesis in progress, 0 of 15 jobs complete, 8 jobs running.
[07:09:19] Block-level synthesis in progress, 0 of 15 jobs complete, 8 jobs running.
[07:09:49] Block-level synthesis in progress, 0 of 15 jobs complete, 8 jobs running.
[07:10:19] Block-level synthesis in progress, 1 of 15 jobs complete, 7 jobs running.
[07:10:49] Block-level synthesis in progress, 3 of 15 jobs complete, 6 jobs running.
[07:11:19] Block-level synthesis in progress, 5 of 15 jobs complete, 6 jobs running.
[07:11:49] Block-level synthesis in progress, 7 of 15 jobs complete, 6 jobs running.
[07:12:19] Block-level synthesis in progress, 8 of 15 jobs complete, 6 jobs running.
[07:12:50] Block-level synthesis in progress, 8 of 15 jobs complete, 6 jobs running.
[07:13:20] Block-level synthesis in progress, 9 of 15 jobs complete, 5 jobs running.
[07:13:50] Block-level synthesis in progress, 10 of 15 jobs complete, 4 jobs running.
[07:14:20] Block-level synthesis in progress, 10 of 15 jobs complete, 4 jobs running.
[07:14:51] Block-level synthesis in progress, 10 of 15 jobs complete, 4 jobs running.
[07:15:21] Block-level synthesis in progress, 12 of 15 jobs complete, 2 jobs running.
[07:15:51] Block-level synthesis in progress, 13 of 15 jobs complete, 1 job running.
[07:16:21] Block-level synthesis in progress, 14 of 15 jobs complete, 1 job running.
[07:16:52] Block-level synthesis in progress, 14 of 15 jobs complete, 1 job running.
[07:17:22] Block-level synthesis in progress, 14 of 15 jobs complete, 1 job running.
[07:17:52] Block-level synthesis in progress, 14 of 15 jobs complete, 1 job running.
[07:18:22] Block-level synthesis in progress, 14 of 15 jobs complete, 1 job running.
[07:18:53] Block-level synthesis in progress, 14 of 15 jobs complete, 1 job running.
[07:19:23] Block-level synthesis in progress, 14 of 15 jobs complete, 1 job running.
[07:19:53] Block-level synthesis in progress, 14 of 15 jobs complete, 1 job running.
[07:20:24] Block-level synthesis in progress, 14 of 15 jobs complete, 1 job running.
[07:20:54] Block-level synthesis in progress, 14 of 15 jobs complete, 1 job running.
[07:21:24] Block-level synthesis in progress, 14 of 15 jobs complete, 1 job running.
[07:21:54] Block-level synthesis in progress, 14 of 15 jobs complete, 1 job running.
[07:22:25] Block-level synthesis in progress, 14 of 15 jobs complete, 1 job running.
[07:22:55] Block-level synthesis in progress, 14 of 15 jobs complete, 1 job running.
[07:23:25] Block-level synthesis in progress, 14 of 15 jobs complete, 1 job running.
[07:23:55] Top-level synthesis in progress.
[07:24:26] Top-level synthesis in progress.
[07:24:56] Top-level synthesis in progress.
[07:25:26] Top-level synthesis in progress.
[07:25:57] Top-level synthesis in progress.
[07:26:27] Top-level synthesis in progress.
[07:26:57] Top-level synthesis in progress.
[07:27:04] Run vpl: Step synth: Completed
[07:27:04] Run vpl: Step impl: Started
[07:29:36] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 24m 35s 

[07:29:36] Starting logic optimization..
[07:29:36] Phase 1 Retarget
[07:29:36] Phase 2 Constant propagation
[07:30:06] Phase 3 Sweep
[07:30:06] Phase 4 BUFG optimization
[07:30:06] Phase 5 Shift Register Optimization
[07:30:06] Phase 6 Post Processing Netlist
[07:31:37] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 02m 00s 

[07:31:37] Starting logic placement..
[07:31:37] Phase 1 Placer Initialization
[07:31:37] Phase 1.1 Placer Initialization Netlist Sorting
[07:31:37] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[07:32:07] Phase 1.3 Build Placer Netlist Model
[07:32:07] Phase 1.4 Constrain Clocks/Macros
[07:32:38] Phase 2 Global Placement
[07:32:38] Phase 2.1 Floorplanning
[07:32:38] Phase 2.1.1 Partition Driven Placement
[07:32:38] Phase 2.1.1.1 PBP: Partition Driven Placement
[07:33:38] Phase 2.1.1.2 PBP: Clock Region Placement
[07:33:38] Phase 2.1.1.3 PBP: Compute Congestion
[07:33:38] Phase 2.1.1.4 PBP: UpdateTiming
[07:33:38] Phase 2.1.1.5 PBP: Add part constraints
[07:33:38] Phase 2.2 Update Timing before SLR Path Opt
[07:33:38] Phase 2.3 Global Placement Core
[07:35:39] Phase 2.3.1 Physical Synthesis In Placer
[07:36:09] Phase 3 Detail Placement
[07:36:09] Phase 3.1 Commit Multi Column Macros
[07:36:09] Phase 3.2 Commit Most Macros & LUTRAMs
[07:36:39] Phase 3.3 Small Shape DP
[07:36:39] Phase 3.3.1 Small Shape Clustering
[07:36:39] Phase 3.3.2 Flow Legalize Slice Clusters
[07:37:10] Phase 3.3.3 Slice Area Swap
[07:37:40] Phase 3.4 Re-assign LUT pins
[07:37:40] Phase 3.5 Pipeline Register Optimization
[07:37:40] Phase 4 Post Placement Optimization and Clean-Up
[07:37:40] Phase 4.1 Post Commit Optimization
[07:37:40] Phase 4.1.1 Post Placement Optimization
[07:37:40] Phase 4.1.1.1 BUFG Insertion
[07:37:40] Phase 1 Physical Synthesis Initialization
[07:38:11] Phase 4.2 Post Placement Cleanup
[07:38:11] Phase 4.3 Placer Reporting
[07:38:11] Phase 4.3.1 Print Estimated Congestion
[07:38:11] Phase 4.4 Final Placement Cleanup
[07:38:41] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 07m 03s 

[07:38:41] Starting logic routing..
[07:38:41] Phase 1 Build RT Design
[07:39:11] Phase 2 Router Initialization
[07:39:11] Phase 2.1 Fix Topology Constraints
[07:39:11] Phase 2.2 Pre Route Cleanup
[07:39:11] Phase 2.3 Global Clock Net Routing
[07:39:42] Phase 2.4 Update Timing
[07:40:12] Phase 3 Initial Routing
[07:40:12] Phase 3.1 Global Routing
[07:40:42] Phase 4 Rip-up And Reroute
[07:40:42] Phase 4.1 Global Iteration 0
[07:42:13] Phase 4.2 Global Iteration 1
[07:42:43] Phase 5 Delay and Skew Optimization
[07:42:43] Phase 5.1 Delay CleanUp
[07:42:43] Phase 5.1.1 Update Timing
[07:42:43] Phase 5.2 Clock Skew Optimization
[07:42:43] Phase 6 Post Hold Fix
[07:42:43] Phase 6.1 Hold Fix Iter
[07:42:43] Phase 6.1.1 Update Timing
[07:43:14] Phase 7 Route finalize
[07:43:14] Phase 8 Verifying routed nets
[07:43:14] Phase 9 Depositing Routes
[07:43:14] Phase 10 Post Router Timing
[07:43:14] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 04m 32s 

[07:43:14] Starting bitstream generation..
[07:45:15] Creating bitmap...
[07:45:57] Writing bitstream ./zcu106_base_wrapper.bit...
[07:45:57] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 02m 43s 
[07:45:57] Run vpl: Step impl: Completed
[07:45:57] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [07:45:58] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:33 ; elapsed = 00:40:59 . Memory (MB): peak = 1579.465 ; gain = 0.000 ; free physical = 129812 ; free virtual = 230556
INFO: [v++ 60-1443] [07:45:58] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/run_link
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/int/re_engine.rtd -o /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/int/re_engine.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/int/re_engine.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [07:46:06] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1579.465 ; gain = 0.000 ; free physical = 130684 ; free virtual = 231429
INFO: [v++ 60-1443] [07:46:06] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/int/system.bit --force --target hw --key-value SYS:dfx_enable:false --add-section :JSON:/home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/int/re_engine.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/int/re_engine_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/int/re_engine_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/int/re_engine.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_zcu106_zcu106_base_1_0 --output /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/re_engine.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 19311216 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/int/system.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/int/re_engine_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 2590 bytes
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/int/re_engine_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 168224 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/int/re_engine.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 7483 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (19497640 bytes) to the output file: /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/re_engine.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [07:46:06] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1579.465 ; gain = 0.000 ; free physical = 130664 ; free virtual = 231426
INFO: [v++ 60-1443] [07:46:06] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/re_engine.xclbin.info --input /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/re_engine.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/run_link
INFO: [v++ 60-1441] [07:46:07] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.66 . Memory (MB): peak = 1579.465 ; gain = 0.000 ; free physical = 130664 ; free virtual = 231427
INFO: [v++ 60-1443] [07:46:07] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/link/run_link
INFO: [v++ 60-1441] [07:46:07] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1579.465 ; gain = 0.000 ; free physical = 130664 ; free virtual = 231427
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/reports/link/system_estimate_re_engine.xtxt
INFO: [v++ 60-2397] Platform default or user specified output type sd_card detected but is not a supported output for v++ --link. Use the v++ --package option instead to create SD card output.
INFO: [v++ 60-586] Created re_engine.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/reports/link/v++_link_re_engine_guidance.html
	Timing Report: /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/reports/link/imp/impl_1_zcu106_base_wrapper_timing_summary_routed.rpt
	Vivado Log: /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/logs/link/vivado.log
	Steps Log File: /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_analytics_ZCU106/re_engine/re_engine.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 42m 14s
INFO: [v++ 60-1653] Closing dispatch client.
rm -rf _x .Xil log report *.log
