
*** Running vivado
    with args -log Module_register.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Module_register.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Module_register.tcl -notrace
Command: synth_design -top Module_register -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16132 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 348.828 ; gain = 101.758
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Module_register' [C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/Module_register.vhd:13]
INFO: [Synth 8-3491] module 'reloj' declared at 'C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/reloj.vhd:4' bound to instance 'reloj_1' of component 'reloj' [C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/Module_register.vhd:47]
INFO: [Synth 8-638] synthesizing module 'reloj' [C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/reloj.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'reloj' (1#1) [C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/reloj.vhd:10]
INFO: [Synth 8-3491] module 'mux' declared at 'C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/mux.vhd:4' bound to instance 'utt0' of component 'mux' [C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/Module_register.vhd:49]
INFO: [Synth 8-638] synthesizing module 'mux' [C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/mux.vhd:11]
INFO: [Synth 8-3491] module 'and_gate' declared at 'C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/and_gate.vhd:34' bound to instance 'utt2' of component 'and_gate' [C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/mux.vhd:38]
INFO: [Synth 8-638] synthesizing module 'and_gate' [C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/and_gate.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'and_gate' (2#1) [C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/and_gate.vhd:40]
INFO: [Synth 8-3491] module 'and_gate' declared at 'C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/and_gate.vhd:34' bound to instance 'utt3' of component 'and_gate' [C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/mux.vhd:39]
INFO: [Synth 8-3491] module 'not_gate' declared at 'C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/not_gate.vhd:34' bound to instance 'utt1' of component 'not_gate' [C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/mux.vhd:40]
INFO: [Synth 8-638] synthesizing module 'not_gate' [C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/not_gate.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'not_gate' (3#1) [C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/not_gate.vhd:39]
INFO: [Synth 8-3491] module 'or_gate' declared at 'C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/or_gate.vhd:34' bound to instance 'utt4' of component 'or_gate' [C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/mux.vhd:41]
INFO: [Synth 8-638] synthesizing module 'or_gate' [C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/or_gate.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'or_gate' (4#1) [C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/or_gate.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mux' (5#1) [C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/mux.vhd:11]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/flipflop.vhd:4' bound to instance 'utt1' of component 'flipflop' [C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/Module_register.vhd:50]
INFO: [Synth 8-638] synthesizing module 'flipflop' [C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/flipflop.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'flipflop' (6#1) [C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/flipflop.vhd:10]
INFO: [Synth 8-3491] module 'mux' declared at 'C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/mux.vhd:4' bound to instance 'utt2' of component 'mux' [C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/Module_register.vhd:52]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/flipflop.vhd:4' bound to instance 'utt3' of component 'flipflop' [C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/Module_register.vhd:53]
INFO: [Synth 8-3491] module 'mux' declared at 'C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/mux.vhd:4' bound to instance 'utt4' of component 'mux' [C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/Module_register.vhd:55]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/flipflop.vhd:4' bound to instance 'utt5' of component 'flipflop' [C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/Module_register.vhd:56]
INFO: [Synth 8-3491] module 'mux' declared at 'C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/mux.vhd:4' bound to instance 'utt6' of component 'mux' [C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/Module_register.vhd:58]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/flipflop.vhd:4' bound to instance 'utt7' of component 'flipflop' [C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/Module_register.vhd:59]
INFO: [Synth 8-3491] module 'mux' declared at 'C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/mux.vhd:4' bound to instance 'utt8' of component 'mux' [C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/Module_register.vhd:61]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/flipflop.vhd:4' bound to instance 'utt9' of component 'flipflop' [C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/Module_register.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'Module_register' (7#1) [C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/Module_register.vhd:13]
WARNING: [Synth 8-3331] design Module_register has unconnected port q0[6]
WARNING: [Synth 8-3331] design Module_register has unconnected port q0[5]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 404.609 ; gain = 157.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 404.609 ; gain = 157.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 404.609 ; gain = 157.539
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-5546] ROM "salida" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 404.609 ; gain = 157.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module reloj 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module flipflop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Module_register has unconnected port q0[6]
WARNING: [Synth 8-3331] design Module_register has unconnected port q0[5]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 559.992 ; gain = 312.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 559.992 ; gain = 312.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 559.992 ; gain = 312.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 559.992 ; gain = 312.922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 559.992 ; gain = 312.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 559.992 ; gain = 312.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 559.992 ; gain = 312.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 559.992 ; gain = 312.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 559.992 ; gain = 312.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT3 |     5|
|3     |FDCE |     5|
|4     |IBUF |     4|
|5     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |    20|
|2     |  utt1   |flipflop   |     2|
|3     |  utt3   |flipflop_0 |     3|
|4     |  utt5   |flipflop_1 |     2|
|5     |  utt7   |flipflop_2 |     2|
|6     |  utt9   |flipflop_3 |     1|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 559.992 ; gain = 312.922
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 559.992 ; gain = 312.922
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 559.992 ; gain = 312.922
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 674.313 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 674.313 ; gain = 428.277
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 674.313 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM/Laboratorio RAM.runs/synth_1/Module_register.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Module_register_utilization_synth.rpt -pb Module_register_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 28 09:22:51 2022...
