{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574205137578 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574205137578 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 20:12:17 2019 " "Processing started: Tue Nov 19 20:12:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574205137578 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574205137578 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AES -c AES " "Command: quartus_map --read_settings_files=on --write_settings_files=off AES -c AES" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574205137578 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1574205137915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AES-rtl " "Found design unit 1: AES-rtl" {  } { { "AES.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/AES.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574205138329 ""} { "Info" "ISGN_ENTITY_NAME" "1 AES " "Found entity 1: AES" {  } { { "AES.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/AES.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574205138329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574205138329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2_1-rtl " "Found design unit 1: Mux2_1-rtl" {  } { { "Mux2_1.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/Mux2_1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574205138332 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Found entity 1: Mux2_1" {  } { { "Mux2_1.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/Mux2_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574205138332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574205138332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addroundkey.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addroundkey.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddRoundKey-rtl " "Found design unit 1: AddRoundKey-rtl" {  } { { "AddRoundKey.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/AddRoundKey.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574205138335 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddRoundKey " "Found entity 1: AddRoundKey" {  } { { "AddRoundKey.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/AddRoundKey.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574205138335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574205138335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sbox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sbox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SBox-rtl " "Found design unit 1: SBox-rtl" {  } { { "SBox.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/SBox.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574205138340 ""} { "Info" "ISGN_ENTITY_NAME" "1 SBox " "Found entity 1: SBox" {  } { { "SBox.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/SBox.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574205138340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574205138340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-rtl " "Found design unit 1: PC-rtl" {  } { { "PC.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/PC.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574205138344 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574205138344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574205138344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "po.vhd 2 1 " "Found 2 design units, including 1 entities, in source file po.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PO-rtl " "Found design unit 1: PO-rtl" {  } { { "PO.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/PO.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574205138348 ""} { "Info" "ISGN_ENTITY_NAME" "1 PO " "Found entity 1: PO" {  } { { "PO.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/PO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574205138348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574205138348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_nb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_nb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_8b-rtl " "Found design unit 1: Reg_8b-rtl" {  } { { "Reg_nb.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/Reg_nb.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574205138354 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_8b " "Found entity 1: Reg_8b" {  } { { "Reg_nb.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/Reg_nb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574205138354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574205138354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixcolumn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mixcolumn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MixColumn-rtl " "Found design unit 1: MixColumn-rtl" {  } { { "MixColumn.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/MixColumn.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574205138360 ""} { "Info" "ISGN_ENTITY_NAME" "1 MixColumn " "Found entity 1: MixColumn" {  } { { "MixColumn.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/MixColumn.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574205138360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574205138360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixcolumns.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mixcolumns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MixColumns-rtl " "Found design unit 1: MixColumns-rtl" {  } { { "MixColumns.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/MixColumns.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574205138367 ""} { "Info" "ISGN_ENTITY_NAME" "1 MixColumns " "Found entity 1: MixColumns" {  } { { "MixColumns.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/MixColumns.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574205138367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574205138367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regs_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regs_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Regs_8b-rtl " "Found design unit 1: Regs_8b-rtl" {  } { { "Regs_8b.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/Regs_8b.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574205138374 ""} { "Info" "ISGN_ENTITY_NAME" "1 Regs_8b " "Found entity 1: Regs_8b" {  } { { "Regs_8b.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/Regs_8b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574205138374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574205138374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regs_32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regs_32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Regs_32b-rtl " "Found design unit 1: Regs_32b-rtl" {  } { { "Regs_32b.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/Regs_32b.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574205138376 ""} { "Info" "ISGN_ENTITY_NAME" "1 Regs_32b " "Found entity 1: Regs_32b" {  } { { "Regs_32b.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/Regs_32b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574205138376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574205138376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_muxes_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file block_muxes_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Block_muxes_reg-rtl " "Found design unit 1: Block_muxes_reg-rtl" {  } { { "Block_muxes_reg.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/Block_muxes_reg.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574205138384 ""} { "Info" "ISGN_ENTITY_NAME" "1 Block_muxes_reg " "Found entity 1: Block_muxes_reg" {  } { { "Block_muxes_reg.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/Block_muxes_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574205138384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574205138384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorrodadas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadorrodadas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contadorRodadas-rtl " "Found design unit 1: contadorRodadas-rtl" {  } { { "contadorRodadas.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/contadorRodadas.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574205138388 ""} { "Info" "ISGN_ENTITY_NAME" "1 contadorRodadas " "Found entity 1: contadorRodadas" {  } { { "contadorRodadas.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/contadorRodadas.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574205138388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574205138388 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AES " "Elaborating entity \"AES\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1574205138434 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output AES.vhd(12) " "VHDL Signal Declaration warning at AES.vhd(12): used implicit default value for signal \"output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "AES.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/AES.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1574205138434 "|AES"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:Controle " "Elaborating entity \"PC\" for hierarchy \"PC:Controle\"" {  } { { "AES.vhd" "Controle" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/AES.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574205138469 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enable_counter PC.vhd(15) " "VHDL Signal Declaration warning at PC.vhd(15): used implicit default value for signal \"enable_counter\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PC.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/PC.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1574205138472 "|AES|PC:Controle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PO PO:Operativa " "Elaborating entity \"PO\" for hierarchy \"PO:Operativa\"" {  } { { "AES.vhd" "Operativa" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/AES.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574205138502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regs_8b PO:Operativa\|Regs_8b:Regs_input " "Elaborating entity \"Regs_8b\" for hierarchy \"PO:Operativa\|Regs_8b:Regs_input\"" {  } { { "PO.vhd" "Regs_input" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/PO.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574205138506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SBox PO:Operativa\|SBox:S_Box " "Elaborating entity \"SBox\" for hierarchy \"PO:Operativa\|SBox:S_Box\"" {  } { { "PO.vhd" "S_Box" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/PO.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574205138506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regs_32b PO:Operativa\|Regs_32b:Regs_columns " "Elaborating entity \"Regs_32b\" for hierarchy \"PO:Operativa\|Regs_32b:Regs_columns\"" {  } { { "PO.vhd" "Regs_columns" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/PO.vhd" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574205138527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MixColumns PO:Operativa\|MixColumns:Mix_columns " "Elaborating entity \"MixColumns\" for hierarchy \"PO:Operativa\|MixColumns:Mix_columns\"" {  } { { "PO.vhd" "Mix_columns" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/PO.vhd" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574205138533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MixColumn PO:Operativa\|MixColumns:Mix_columns\|MixColumn:Col0 " "Elaborating entity \"MixColumn\" for hierarchy \"PO:Operativa\|MixColumns:Mix_columns\|MixColumn:Col0\"" {  } { { "MixColumns.vhd" "Col0" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/MixColumns.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574205138536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_muxes_reg PO:Operativa\|Block_muxes_reg:Bloco_mux_reg " "Elaborating entity \"Block_muxes_reg\" for hierarchy \"PO:Operativa\|Block_muxes_reg:Bloco_mux_reg\"" {  } { { "PO.vhd" "Bloco_mux_reg" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/PO.vhd" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574205138543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddRoundKey PO:Operativa\|AddRoundKey:Add " "Elaborating entity \"AddRoundKey\" for hierarchy \"PO:Operativa\|AddRoundKey:Add\"" {  } { { "PO.vhd" "Add" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/PO.vhd" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574205138544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorRodadas contadorRodadas:Contador " "Elaborating entity \"contadorRodadas\" for hierarchy \"contadorRodadas:Contador\"" {  } { { "AES.vhd" "Contador" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/AES.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574205138544 ""}
{ "Error" "EVRFX_VHDL_VAR_UNCONSTRAINED" "contadorRodadas.vhd(20) " "VHDL error at contadorRodadas.vhd(20): variable must be constrained" {  } { { "contadorRodadas.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/contadorRodadas.vhd" 20 0 0 } }  } 0 10529 "VHDL error at %1!s!: variable must be constrained" 0 0 "Quartus II" 0 -1 1574205138544 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "contadorRodadas:Contador " "Can't elaborate user hierarchy \"contadorRodadas:Contador\"" {  } { { "AES.vhd" "Contador" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/AES.vhd" 104 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574205138550 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574205138823 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 19 20:12:18 2019 " "Processing ended: Tue Nov 19 20:12:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574205138823 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574205138823 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574205138823 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574205138823 ""}
