
cookie.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000eba0  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  0800ed80  0800ed80  0000fd80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ee68  0800ee68  00010068  2**0
                  CONTENTS
  4 .ARM          00000008  0800ee68  0800ee68  0000fe68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ee70  0800ee70  00010068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ee70  0800ee70  0000fe70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ee74  0800ee74  0000fe74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800ee78  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003c80  20000068  0800eee0  00010068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003ce8  0800eee0  00010ce8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002e1ed  00000000  00000000  00010098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004eb0  00000000  00000000  0003e285  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002580  00000000  00000000  00043138  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001d40  00000000  00000000  000456b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005262  00000000  00000000  000473f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00029dfe  00000000  00000000  0004c65a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0014666f  00000000  00000000  00076458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001bcac7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a734  00000000  00000000  001bcb0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  001c7240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000068 	.word	0x20000068
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800ed68 	.word	0x0800ed68

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000006c 	.word	0x2000006c
 800021c:	0800ed68 	.word	0x0800ed68

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <__aeabi_uldivmod>:
 8000230:	b953      	cbnz	r3, 8000248 <__aeabi_uldivmod+0x18>
 8000232:	b94a      	cbnz	r2, 8000248 <__aeabi_uldivmod+0x18>
 8000234:	2900      	cmp	r1, #0
 8000236:	bf08      	it	eq
 8000238:	2800      	cmpeq	r0, #0
 800023a:	bf1c      	itt	ne
 800023c:	f04f 31ff 	movne.w	r1, #4294967295
 8000240:	f04f 30ff 	movne.w	r0, #4294967295
 8000244:	f000 b96a 	b.w	800051c <__aeabi_idiv0>
 8000248:	f1ad 0c08 	sub.w	ip, sp, #8
 800024c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000258:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800025c:	b004      	add	sp, #16
 800025e:	4770      	bx	lr

08000260 <__udivmoddi4>:
 8000260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000264:	9d08      	ldr	r5, [sp, #32]
 8000266:	460c      	mov	r4, r1
 8000268:	2b00      	cmp	r3, #0
 800026a:	d14e      	bne.n	800030a <__udivmoddi4+0xaa>
 800026c:	4694      	mov	ip, r2
 800026e:	458c      	cmp	ip, r1
 8000270:	4686      	mov	lr, r0
 8000272:	fab2 f282 	clz	r2, r2
 8000276:	d962      	bls.n	800033e <__udivmoddi4+0xde>
 8000278:	b14a      	cbz	r2, 800028e <__udivmoddi4+0x2e>
 800027a:	f1c2 0320 	rsb	r3, r2, #32
 800027e:	4091      	lsls	r1, r2
 8000280:	fa20 f303 	lsr.w	r3, r0, r3
 8000284:	fa0c fc02 	lsl.w	ip, ip, r2
 8000288:	4319      	orrs	r1, r3
 800028a:	fa00 fe02 	lsl.w	lr, r0, r2
 800028e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000292:	fa1f f68c 	uxth.w	r6, ip
 8000296:	fbb1 f4f7 	udiv	r4, r1, r7
 800029a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800029e:	fb07 1114 	mls	r1, r7, r4, r1
 80002a2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002a6:	fb04 f106 	mul.w	r1, r4, r6
 80002aa:	4299      	cmp	r1, r3
 80002ac:	d90a      	bls.n	80002c4 <__udivmoddi4+0x64>
 80002ae:	eb1c 0303 	adds.w	r3, ip, r3
 80002b2:	f104 30ff 	add.w	r0, r4, #4294967295
 80002b6:	f080 8112 	bcs.w	80004de <__udivmoddi4+0x27e>
 80002ba:	4299      	cmp	r1, r3
 80002bc:	f240 810f 	bls.w	80004de <__udivmoddi4+0x27e>
 80002c0:	3c02      	subs	r4, #2
 80002c2:	4463      	add	r3, ip
 80002c4:	1a59      	subs	r1, r3, r1
 80002c6:	fa1f f38e 	uxth.w	r3, lr
 80002ca:	fbb1 f0f7 	udiv	r0, r1, r7
 80002ce:	fb07 1110 	mls	r1, r7, r0, r1
 80002d2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002d6:	fb00 f606 	mul.w	r6, r0, r6
 80002da:	429e      	cmp	r6, r3
 80002dc:	d90a      	bls.n	80002f4 <__udivmoddi4+0x94>
 80002de:	eb1c 0303 	adds.w	r3, ip, r3
 80002e2:	f100 31ff 	add.w	r1, r0, #4294967295
 80002e6:	f080 80fc 	bcs.w	80004e2 <__udivmoddi4+0x282>
 80002ea:	429e      	cmp	r6, r3
 80002ec:	f240 80f9 	bls.w	80004e2 <__udivmoddi4+0x282>
 80002f0:	4463      	add	r3, ip
 80002f2:	3802      	subs	r0, #2
 80002f4:	1b9b      	subs	r3, r3, r6
 80002f6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002fa:	2100      	movs	r1, #0
 80002fc:	b11d      	cbz	r5, 8000306 <__udivmoddi4+0xa6>
 80002fe:	40d3      	lsrs	r3, r2
 8000300:	2200      	movs	r2, #0
 8000302:	e9c5 3200 	strd	r3, r2, [r5]
 8000306:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030a:	428b      	cmp	r3, r1
 800030c:	d905      	bls.n	800031a <__udivmoddi4+0xba>
 800030e:	b10d      	cbz	r5, 8000314 <__udivmoddi4+0xb4>
 8000310:	e9c5 0100 	strd	r0, r1, [r5]
 8000314:	2100      	movs	r1, #0
 8000316:	4608      	mov	r0, r1
 8000318:	e7f5      	b.n	8000306 <__udivmoddi4+0xa6>
 800031a:	fab3 f183 	clz	r1, r3
 800031e:	2900      	cmp	r1, #0
 8000320:	d146      	bne.n	80003b0 <__udivmoddi4+0x150>
 8000322:	42a3      	cmp	r3, r4
 8000324:	d302      	bcc.n	800032c <__udivmoddi4+0xcc>
 8000326:	4290      	cmp	r0, r2
 8000328:	f0c0 80f0 	bcc.w	800050c <__udivmoddi4+0x2ac>
 800032c:	1a86      	subs	r6, r0, r2
 800032e:	eb64 0303 	sbc.w	r3, r4, r3
 8000332:	2001      	movs	r0, #1
 8000334:	2d00      	cmp	r5, #0
 8000336:	d0e6      	beq.n	8000306 <__udivmoddi4+0xa6>
 8000338:	e9c5 6300 	strd	r6, r3, [r5]
 800033c:	e7e3      	b.n	8000306 <__udivmoddi4+0xa6>
 800033e:	2a00      	cmp	r2, #0
 8000340:	f040 8090 	bne.w	8000464 <__udivmoddi4+0x204>
 8000344:	eba1 040c 	sub.w	r4, r1, ip
 8000348:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800034c:	fa1f f78c 	uxth.w	r7, ip
 8000350:	2101      	movs	r1, #1
 8000352:	fbb4 f6f8 	udiv	r6, r4, r8
 8000356:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800035a:	fb08 4416 	mls	r4, r8, r6, r4
 800035e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000362:	fb07 f006 	mul.w	r0, r7, r6
 8000366:	4298      	cmp	r0, r3
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0x11c>
 800036a:	eb1c 0303 	adds.w	r3, ip, r3
 800036e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000372:	d202      	bcs.n	800037a <__udivmoddi4+0x11a>
 8000374:	4298      	cmp	r0, r3
 8000376:	f200 80cd 	bhi.w	8000514 <__udivmoddi4+0x2b4>
 800037a:	4626      	mov	r6, r4
 800037c:	1a1c      	subs	r4, r3, r0
 800037e:	fa1f f38e 	uxth.w	r3, lr
 8000382:	fbb4 f0f8 	udiv	r0, r4, r8
 8000386:	fb08 4410 	mls	r4, r8, r0, r4
 800038a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800038e:	fb00 f707 	mul.w	r7, r0, r7
 8000392:	429f      	cmp	r7, r3
 8000394:	d908      	bls.n	80003a8 <__udivmoddi4+0x148>
 8000396:	eb1c 0303 	adds.w	r3, ip, r3
 800039a:	f100 34ff 	add.w	r4, r0, #4294967295
 800039e:	d202      	bcs.n	80003a6 <__udivmoddi4+0x146>
 80003a0:	429f      	cmp	r7, r3
 80003a2:	f200 80b0 	bhi.w	8000506 <__udivmoddi4+0x2a6>
 80003a6:	4620      	mov	r0, r4
 80003a8:	1bdb      	subs	r3, r3, r7
 80003aa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ae:	e7a5      	b.n	80002fc <__udivmoddi4+0x9c>
 80003b0:	f1c1 0620 	rsb	r6, r1, #32
 80003b4:	408b      	lsls	r3, r1
 80003b6:	fa22 f706 	lsr.w	r7, r2, r6
 80003ba:	431f      	orrs	r7, r3
 80003bc:	fa20 fc06 	lsr.w	ip, r0, r6
 80003c0:	fa04 f301 	lsl.w	r3, r4, r1
 80003c4:	ea43 030c 	orr.w	r3, r3, ip
 80003c8:	40f4      	lsrs	r4, r6
 80003ca:	fa00 f801 	lsl.w	r8, r0, r1
 80003ce:	0c38      	lsrs	r0, r7, #16
 80003d0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003d4:	fbb4 fef0 	udiv	lr, r4, r0
 80003d8:	fa1f fc87 	uxth.w	ip, r7
 80003dc:	fb00 441e 	mls	r4, r0, lr, r4
 80003e0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003e4:	fb0e f90c 	mul.w	r9, lr, ip
 80003e8:	45a1      	cmp	r9, r4
 80003ea:	fa02 f201 	lsl.w	r2, r2, r1
 80003ee:	d90a      	bls.n	8000406 <__udivmoddi4+0x1a6>
 80003f0:	193c      	adds	r4, r7, r4
 80003f2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003f6:	f080 8084 	bcs.w	8000502 <__udivmoddi4+0x2a2>
 80003fa:	45a1      	cmp	r9, r4
 80003fc:	f240 8081 	bls.w	8000502 <__udivmoddi4+0x2a2>
 8000400:	f1ae 0e02 	sub.w	lr, lr, #2
 8000404:	443c      	add	r4, r7
 8000406:	eba4 0409 	sub.w	r4, r4, r9
 800040a:	fa1f f983 	uxth.w	r9, r3
 800040e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000412:	fb00 4413 	mls	r4, r0, r3, r4
 8000416:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800041a:	fb03 fc0c 	mul.w	ip, r3, ip
 800041e:	45a4      	cmp	ip, r4
 8000420:	d907      	bls.n	8000432 <__udivmoddi4+0x1d2>
 8000422:	193c      	adds	r4, r7, r4
 8000424:	f103 30ff 	add.w	r0, r3, #4294967295
 8000428:	d267      	bcs.n	80004fa <__udivmoddi4+0x29a>
 800042a:	45a4      	cmp	ip, r4
 800042c:	d965      	bls.n	80004fa <__udivmoddi4+0x29a>
 800042e:	3b02      	subs	r3, #2
 8000430:	443c      	add	r4, r7
 8000432:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000436:	fba0 9302 	umull	r9, r3, r0, r2
 800043a:	eba4 040c 	sub.w	r4, r4, ip
 800043e:	429c      	cmp	r4, r3
 8000440:	46ce      	mov	lr, r9
 8000442:	469c      	mov	ip, r3
 8000444:	d351      	bcc.n	80004ea <__udivmoddi4+0x28a>
 8000446:	d04e      	beq.n	80004e6 <__udivmoddi4+0x286>
 8000448:	b155      	cbz	r5, 8000460 <__udivmoddi4+0x200>
 800044a:	ebb8 030e 	subs.w	r3, r8, lr
 800044e:	eb64 040c 	sbc.w	r4, r4, ip
 8000452:	fa04 f606 	lsl.w	r6, r4, r6
 8000456:	40cb      	lsrs	r3, r1
 8000458:	431e      	orrs	r6, r3
 800045a:	40cc      	lsrs	r4, r1
 800045c:	e9c5 6400 	strd	r6, r4, [r5]
 8000460:	2100      	movs	r1, #0
 8000462:	e750      	b.n	8000306 <__udivmoddi4+0xa6>
 8000464:	f1c2 0320 	rsb	r3, r2, #32
 8000468:	fa20 f103 	lsr.w	r1, r0, r3
 800046c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000470:	fa24 f303 	lsr.w	r3, r4, r3
 8000474:	4094      	lsls	r4, r2
 8000476:	430c      	orrs	r4, r1
 8000478:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800047c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000480:	fa1f f78c 	uxth.w	r7, ip
 8000484:	fbb3 f0f8 	udiv	r0, r3, r8
 8000488:	fb08 3110 	mls	r1, r8, r0, r3
 800048c:	0c23      	lsrs	r3, r4, #16
 800048e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000492:	fb00 f107 	mul.w	r1, r0, r7
 8000496:	4299      	cmp	r1, r3
 8000498:	d908      	bls.n	80004ac <__udivmoddi4+0x24c>
 800049a:	eb1c 0303 	adds.w	r3, ip, r3
 800049e:	f100 36ff 	add.w	r6, r0, #4294967295
 80004a2:	d22c      	bcs.n	80004fe <__udivmoddi4+0x29e>
 80004a4:	4299      	cmp	r1, r3
 80004a6:	d92a      	bls.n	80004fe <__udivmoddi4+0x29e>
 80004a8:	3802      	subs	r0, #2
 80004aa:	4463      	add	r3, ip
 80004ac:	1a5b      	subs	r3, r3, r1
 80004ae:	b2a4      	uxth	r4, r4
 80004b0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004b4:	fb08 3311 	mls	r3, r8, r1, r3
 80004b8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004bc:	fb01 f307 	mul.w	r3, r1, r7
 80004c0:	42a3      	cmp	r3, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x276>
 80004c4:	eb1c 0404 	adds.w	r4, ip, r4
 80004c8:	f101 36ff 	add.w	r6, r1, #4294967295
 80004cc:	d213      	bcs.n	80004f6 <__udivmoddi4+0x296>
 80004ce:	42a3      	cmp	r3, r4
 80004d0:	d911      	bls.n	80004f6 <__udivmoddi4+0x296>
 80004d2:	3902      	subs	r1, #2
 80004d4:	4464      	add	r4, ip
 80004d6:	1ae4      	subs	r4, r4, r3
 80004d8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004dc:	e739      	b.n	8000352 <__udivmoddi4+0xf2>
 80004de:	4604      	mov	r4, r0
 80004e0:	e6f0      	b.n	80002c4 <__udivmoddi4+0x64>
 80004e2:	4608      	mov	r0, r1
 80004e4:	e706      	b.n	80002f4 <__udivmoddi4+0x94>
 80004e6:	45c8      	cmp	r8, r9
 80004e8:	d2ae      	bcs.n	8000448 <__udivmoddi4+0x1e8>
 80004ea:	ebb9 0e02 	subs.w	lr, r9, r2
 80004ee:	eb63 0c07 	sbc.w	ip, r3, r7
 80004f2:	3801      	subs	r0, #1
 80004f4:	e7a8      	b.n	8000448 <__udivmoddi4+0x1e8>
 80004f6:	4631      	mov	r1, r6
 80004f8:	e7ed      	b.n	80004d6 <__udivmoddi4+0x276>
 80004fa:	4603      	mov	r3, r0
 80004fc:	e799      	b.n	8000432 <__udivmoddi4+0x1d2>
 80004fe:	4630      	mov	r0, r6
 8000500:	e7d4      	b.n	80004ac <__udivmoddi4+0x24c>
 8000502:	46d6      	mov	lr, sl
 8000504:	e77f      	b.n	8000406 <__udivmoddi4+0x1a6>
 8000506:	4463      	add	r3, ip
 8000508:	3802      	subs	r0, #2
 800050a:	e74d      	b.n	80003a8 <__udivmoddi4+0x148>
 800050c:	4606      	mov	r6, r0
 800050e:	4623      	mov	r3, r4
 8000510:	4608      	mov	r0, r1
 8000512:	e70f      	b.n	8000334 <__udivmoddi4+0xd4>
 8000514:	3e02      	subs	r6, #2
 8000516:	4463      	add	r3, ip
 8000518:	e730      	b.n	800037c <__udivmoddi4+0x11c>
 800051a:	bf00      	nop

0800051c <__aeabi_idiv0>:
 800051c:	4770      	bx	lr
 800051e:	bf00      	nop

08000520 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000524:	f001 fd29 	bl	8001f7a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000528:	f000 f864 	bl	80005f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800052c:	f000 fc6e 	bl	8000e0c <MX_GPIO_Init>
  MX_COMP2_Init();
 8000530:	f000 f930 	bl	8000794 <MX_COMP2_Init>
  MX_COMP3_Init();
 8000534:	f000 f954 	bl	80007e0 <MX_COMP3_Init>
  MX_COMP4_Init();
 8000538:	f000 f978 	bl	800082c <MX_COMP4_Init>
  MX_COMP6_Init();
 800053c:	f000 f99c 	bl	8000878 <MX_COMP6_Init>
  MX_HRTIM1_Init();
 8000540:	f000 f9c0 	bl	80008c4 <MX_HRTIM1_Init>
  MX_USART3_UART_Init();
 8000544:	f000 fbee 	bl	8000d24 <MX_USART3_UART_Init>
  MX_USB_PCD_Init();
 8000548:	f000 fc38 	bl	8000dbc <MX_USB_PCD_Init>
  MX_ADC2_Init();
 800054c:	f000 f8ac 	bl	80006a8 <MX_ADC2_Init>
  MX_TIM3_Init();
 8000550:	f000 fb70 	bl	8000c34 <MX_TIM3_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8000554:	f000 f89b 	bl	800068e <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 8000558:	217f      	movs	r1, #127	@ 0x7f
 800055a:	4819      	ldr	r0, [pc, #100]	@ (80005c0 <main+0xa0>)
 800055c:	f003 fb60 	bl	8003c20 <HAL_ADCEx_Calibration_Start>
HAL_UART_Transmit(&huart3, (uint8_t *) Message, strlen(Message), 10);
 8000560:	4818      	ldr	r0, [pc, #96]	@ (80005c4 <main+0xa4>)
 8000562:	f7ff fe5d 	bl	8000220 <strlen>
 8000566:	4603      	mov	r3, r0
 8000568:	b29a      	uxth	r2, r3
 800056a:	230a      	movs	r3, #10
 800056c:	4915      	ldr	r1, [pc, #84]	@ (80005c4 <main+0xa4>)
 800056e:	4816      	ldr	r0, [pc, #88]	@ (80005c8 <main+0xa8>)
 8000570:	f009 fc1e 	bl	8009db0 <HAL_UART_Transmit>
HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8000574:	210c      	movs	r1, #12
 8000576:	4815      	ldr	r0, [pc, #84]	@ (80005cc <main+0xac>)
 8000578:	f008 f99a 	bl	80088b0 <HAL_TIM_PWM_Start>
PWM_setduty(TIM_CHANNEL_4,1);
 800057c:	2101      	movs	r1, #1
 800057e:	200c      	movs	r0, #12
 8000580:	f000 fd62 	bl	8001048 <PWM_setduty>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000584:	f00b fd5c 	bl	800c040 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000588:	4a11      	ldr	r2, [pc, #68]	@ (80005d0 <main+0xb0>)
 800058a:	2100      	movs	r1, #0
 800058c:	4811      	ldr	r0, [pc, #68]	@ (80005d4 <main+0xb4>)
 800058e:	f00b fda1 	bl	800c0d4 <osThreadNew>
 8000592:	4603      	mov	r3, r0
 8000594:	4a10      	ldr	r2, [pc, #64]	@ (80005d8 <main+0xb8>)
 8000596:	6013      	str	r3, [r2, #0]

  /* creation of myTask02 */
  myTask02Handle = osThreadNew(StartTask02, NULL, &myTask02_attributes);
 8000598:	4a10      	ldr	r2, [pc, #64]	@ (80005dc <main+0xbc>)
 800059a:	2100      	movs	r1, #0
 800059c:	4810      	ldr	r0, [pc, #64]	@ (80005e0 <main+0xc0>)
 800059e:	f00b fd99 	bl	800c0d4 <osThreadNew>
 80005a2:	4603      	mov	r3, r0
 80005a4:	4a0f      	ldr	r2, [pc, #60]	@ (80005e4 <main+0xc4>)
 80005a6:	6013      	str	r3, [r2, #0]

  /* creation of Position */
  PositionHandle = osThreadNew(StartTask03, NULL, &Position_attributes);
 80005a8:	4a0f      	ldr	r2, [pc, #60]	@ (80005e8 <main+0xc8>)
 80005aa:	2100      	movs	r1, #0
 80005ac:	480f      	ldr	r0, [pc, #60]	@ (80005ec <main+0xcc>)
 80005ae:	f00b fd91 	bl	800c0d4 <osThreadNew>
 80005b2:	4603      	mov	r3, r0
 80005b4:	4a0e      	ldr	r2, [pc, #56]	@ (80005f0 <main+0xd0>)
 80005b6:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80005b8:	f00b fd66 	bl	800c088 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005bc:	bf00      	nop
 80005be:	e7fd      	b.n	80005bc <main+0x9c>
 80005c0:	200000a0 	.word	0x200000a0
 80005c4:	20000000 	.word	0x20000000
 80005c8:	200002e4 	.word	0x200002e4
 80005cc:	20000298 	.word	0x20000298
 80005d0:	0800edbc 	.word	0x0800edbc
 80005d4:	08001181 	.word	0x08001181
 80005d8:	20000654 	.word	0x20000654
 80005dc:	0800ede0 	.word	0x0800ede0
 80005e0:	08001499 	.word	0x08001499
 80005e4:	20000658 	.word	0x20000658
 80005e8:	0800ee04 	.word	0x0800ee04
 80005ec:	080015e1 	.word	0x080015e1
 80005f0:	2000065c 	.word	0x2000065c

080005f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b094      	sub	sp, #80	@ 0x50
 80005f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005fa:	f107 0318 	add.w	r3, r7, #24
 80005fe:	2238      	movs	r2, #56	@ 0x38
 8000600:	2100      	movs	r1, #0
 8000602:	4618      	mov	r0, r3
 8000604:	f00e fac8 	bl	800eb98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000608:	1d3b      	adds	r3, r7, #4
 800060a:	2200      	movs	r2, #0
 800060c:	601a      	str	r2, [r3, #0]
 800060e:	605a      	str	r2, [r3, #4]
 8000610:	609a      	str	r2, [r3, #8]
 8000612:	60da      	str	r2, [r3, #12]
 8000614:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000616:	2000      	movs	r0, #0
 8000618:	f006 ffb6 	bl	8007588 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 800061c:	2322      	movs	r3, #34	@ 0x22
 800061e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000620:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000624:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000626:	2340      	movs	r3, #64	@ 0x40
 8000628:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800062a:	2301      	movs	r3, #1
 800062c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800062e:	2302      	movs	r3, #2
 8000630:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000632:	2302      	movs	r3, #2
 8000634:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000636:	2304      	movs	r3, #4
 8000638:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800063a:	2355      	movs	r3, #85	@ 0x55
 800063c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 800063e:	2308      	movs	r3, #8
 8000640:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV8;
 8000642:	2308      	movs	r3, #8
 8000644:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000646:	2302      	movs	r3, #2
 8000648:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800064a:	f107 0318 	add.w	r3, r7, #24
 800064e:	4618      	mov	r0, r3
 8000650:	f007 f84e 	bl	80076f0 <HAL_RCC_OscConfig>
 8000654:	4603      	mov	r3, r0
 8000656:	2b00      	cmp	r3, #0
 8000658:	d001      	beq.n	800065e <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800065a:	f001 f8a7 	bl	80017ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800065e:	230f      	movs	r3, #15
 8000660:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000662:	2303      	movs	r3, #3
 8000664:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000666:	2300      	movs	r3, #0
 8000668:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800066a:	2300      	movs	r3, #0
 800066c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800066e:	2300      	movs	r3, #0
 8000670:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000672:	1d3b      	adds	r3, r7, #4
 8000674:	2104      	movs	r1, #4
 8000676:	4618      	mov	r0, r3
 8000678:	f007 fb4c 	bl	8007d14 <HAL_RCC_ClockConfig>
 800067c:	4603      	mov	r3, r0
 800067e:	2b00      	cmp	r3, #0
 8000680:	d001      	beq.n	8000686 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000682:	f001 f893 	bl	80017ac <Error_Handler>
  }
}
 8000686:	bf00      	nop
 8000688:	3750      	adds	r7, #80	@ 0x50
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}

0800068e <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 800068e:	b580      	push	{r7, lr}
 8000690:	af00      	add	r7, sp, #0
  /* ADC1_2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 8000692:	2200      	movs	r2, #0
 8000694:	2105      	movs	r1, #5
 8000696:	2012      	movs	r0, #18
 8000698:	f003 fef8 	bl	800448c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800069c:	2012      	movs	r0, #18
 800069e:	f003 ff0f 	bl	80044c0 <HAL_NVIC_EnableIRQ>
}
 80006a2:	bf00      	nop
 80006a4:	bd80      	pop	{r7, pc}
	...

080006a8 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b088      	sub	sp, #32
 80006ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80006ae:	463b      	mov	r3, r7
 80006b0:	2220      	movs	r2, #32
 80006b2:	2100      	movs	r1, #0
 80006b4:	4618      	mov	r0, r3
 80006b6:	f00e fa6f 	bl	800eb98 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80006ba:	4b32      	ldr	r3, [pc, #200]	@ (8000784 <MX_ADC2_Init+0xdc>)
 80006bc:	4a32      	ldr	r2, [pc, #200]	@ (8000788 <MX_ADC2_Init+0xe0>)
 80006be:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV16;
 80006c0:	4b30      	ldr	r3, [pc, #192]	@ (8000784 <MX_ADC2_Init+0xdc>)
 80006c2:	f44f 12e0 	mov.w	r2, #1835008	@ 0x1c0000
 80006c6:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80006c8:	4b2e      	ldr	r3, [pc, #184]	@ (8000784 <MX_ADC2_Init+0xdc>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006ce:	4b2d      	ldr	r3, [pc, #180]	@ (8000784 <MX_ADC2_Init+0xdc>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 80006d4:	4b2b      	ldr	r3, [pc, #172]	@ (8000784 <MX_ADC2_Init+0xdc>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80006da:	4b2a      	ldr	r3, [pc, #168]	@ (8000784 <MX_ADC2_Init+0xdc>)
 80006dc:	2201      	movs	r2, #1
 80006de:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80006e0:	4b28      	ldr	r3, [pc, #160]	@ (8000784 <MX_ADC2_Init+0xdc>)
 80006e2:	2204      	movs	r2, #4
 80006e4:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80006e6:	4b27      	ldr	r3, [pc, #156]	@ (8000784 <MX_ADC2_Init+0xdc>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80006ec:	4b25      	ldr	r3, [pc, #148]	@ (8000784 <MX_ADC2_Init+0xdc>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 2;
 80006f2:	4b24      	ldr	r3, [pc, #144]	@ (8000784 <MX_ADC2_Init+0xdc>)
 80006f4:	2202      	movs	r2, #2
 80006f6:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80006f8:	4b22      	ldr	r3, [pc, #136]	@ (8000784 <MX_ADC2_Init+0xdc>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000700:	4b20      	ldr	r3, [pc, #128]	@ (8000784 <MX_ADC2_Init+0xdc>)
 8000702:	2200      	movs	r2, #0
 8000704:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000706:	4b1f      	ldr	r3, [pc, #124]	@ (8000784 <MX_ADC2_Init+0xdc>)
 8000708:	2200      	movs	r2, #0
 800070a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800070c:	4b1d      	ldr	r3, [pc, #116]	@ (8000784 <MX_ADC2_Init+0xdc>)
 800070e:	2200      	movs	r2, #0
 8000710:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000714:	4b1b      	ldr	r3, [pc, #108]	@ (8000784 <MX_ADC2_Init+0xdc>)
 8000716:	2200      	movs	r2, #0
 8000718:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 800071a:	4b1a      	ldr	r3, [pc, #104]	@ (8000784 <MX_ADC2_Init+0xdc>)
 800071c:	2200      	movs	r2, #0
 800071e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000722:	4818      	ldr	r0, [pc, #96]	@ (8000784 <MX_ADC2_Init+0xdc>)
 8000724:	f001 fee8 	bl	80024f8 <HAL_ADC_Init>
 8000728:	4603      	mov	r3, r0
 800072a:	2b00      	cmp	r3, #0
 800072c:	d001      	beq.n	8000732 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 800072e:	f001 f83d 	bl	80017ac <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000732:	4b16      	ldr	r3, [pc, #88]	@ (800078c <MX_ADC2_Init+0xe4>)
 8000734:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000736:	2306      	movs	r3, #6
 8000738:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 800073a:	2307      	movs	r3, #7
 800073c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800073e:	237f      	movs	r3, #127	@ 0x7f
 8000740:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000742:	2304      	movs	r3, #4
 8000744:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000746:	2300      	movs	r3, #0
 8000748:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800074a:	463b      	mov	r3, r7
 800074c:	4619      	mov	r1, r3
 800074e:	480d      	ldr	r0, [pc, #52]	@ (8000784 <MX_ADC2_Init+0xdc>)
 8000750:	f002 fd04 	bl	800315c <HAL_ADC_ConfigChannel>
 8000754:	4603      	mov	r3, r0
 8000756:	2b00      	cmp	r3, #0
 8000758:	d001      	beq.n	800075e <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 800075a:	f001 f827 	bl	80017ac <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 800075e:	4b0c      	ldr	r3, [pc, #48]	@ (8000790 <MX_ADC2_Init+0xe8>)
 8000760:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000762:	230c      	movs	r3, #12
 8000764:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000766:	463b      	mov	r3, r7
 8000768:	4619      	mov	r1, r3
 800076a:	4806      	ldr	r0, [pc, #24]	@ (8000784 <MX_ADC2_Init+0xdc>)
 800076c:	f002 fcf6 	bl	800315c <HAL_ADC_ConfigChannel>
 8000770:	4603      	mov	r3, r0
 8000772:	2b00      	cmp	r3, #0
 8000774:	d001      	beq.n	800077a <MX_ADC2_Init+0xd2>
  {
    Error_Handler();
 8000776:	f001 f819 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800077a:	bf00      	nop
 800077c:	3720      	adds	r7, #32
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	200000a0 	.word	0x200000a0
 8000788:	50000100 	.word	0x50000100
 800078c:	0c900008 	.word	0x0c900008
 8000790:	36902000 	.word	0x36902000

08000794 <MX_COMP2_Init>:
  * @brief COMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP2_Init(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0
  /* USER CODE END COMP2_Init 0 */

  /* USER CODE BEGIN COMP2_Init 1 */

  /* USER CODE END COMP2_Init 1 */
  hcomp2.Instance = COMP2;
 8000798:	4b0f      	ldr	r3, [pc, #60]	@ (80007d8 <MX_COMP2_Init+0x44>)
 800079a:	4a10      	ldr	r2, [pc, #64]	@ (80007dc <MX_COMP2_Init+0x48>)
 800079c:	601a      	str	r2, [r3, #0]
  hcomp2.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 800079e:	4b0e      	ldr	r3, [pc, #56]	@ (80007d8 <MX_COMP2_Init+0x44>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	605a      	str	r2, [r3, #4]
  hcomp2.Init.InputMinus = COMP_INPUT_MINUS_1_4VREFINT;
 80007a4:	4b0c      	ldr	r3, [pc, #48]	@ (80007d8 <MX_COMP2_Init+0x44>)
 80007a6:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 80007aa:	609a      	str	r2, [r3, #8]
  hcomp2.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80007ac:	4b0a      	ldr	r3, [pc, #40]	@ (80007d8 <MX_COMP2_Init+0x44>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	611a      	str	r2, [r3, #16]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80007b2:	4b09      	ldr	r3, [pc, #36]	@ (80007d8 <MX_COMP2_Init+0x44>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	60da      	str	r2, [r3, #12]
  hcomp2.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80007b8:	4b07      	ldr	r3, [pc, #28]	@ (80007d8 <MX_COMP2_Init+0x44>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	615a      	str	r2, [r3, #20]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80007be:	4b06      	ldr	r3, [pc, #24]	@ (80007d8 <MX_COMP2_Init+0x44>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 80007c4:	4804      	ldr	r0, [pc, #16]	@ (80007d8 <MX_COMP2_Init+0x44>)
 80007c6:	f003 fc0f 	bl	8003fe8 <HAL_COMP_Init>
 80007ca:	4603      	mov	r3, r0
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d001      	beq.n	80007d4 <MX_COMP2_Init+0x40>
  {
    Error_Handler();
 80007d0:	f000 ffec 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN COMP2_Init 2 */

  /* USER CODE END COMP2_Init 2 */

}
 80007d4:	bf00      	nop
 80007d6:	bd80      	pop	{r7, pc}
 80007d8:	2000010c 	.word	0x2000010c
 80007dc:	40010204 	.word	0x40010204

080007e0 <MX_COMP3_Init>:
  * @brief COMP3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP3_Init(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	af00      	add	r7, sp, #0
  /* USER CODE END COMP3_Init 0 */

  /* USER CODE BEGIN COMP3_Init 1 */

  /* USER CODE END COMP3_Init 1 */
  hcomp3.Instance = COMP3;
 80007e4:	4b0f      	ldr	r3, [pc, #60]	@ (8000824 <MX_COMP3_Init+0x44>)
 80007e6:	4a10      	ldr	r2, [pc, #64]	@ (8000828 <MX_COMP3_Init+0x48>)
 80007e8:	601a      	str	r2, [r3, #0]
  hcomp3.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 80007ea:	4b0e      	ldr	r3, [pc, #56]	@ (8000824 <MX_COMP3_Init+0x44>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	605a      	str	r2, [r3, #4]
  hcomp3.Init.InputMinus = COMP_INPUT_MINUS_1_4VREFINT;
 80007f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000824 <MX_COMP3_Init+0x44>)
 80007f2:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 80007f6:	609a      	str	r2, [r3, #8]
  hcomp3.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80007f8:	4b0a      	ldr	r3, [pc, #40]	@ (8000824 <MX_COMP3_Init+0x44>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	611a      	str	r2, [r3, #16]
  hcomp3.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80007fe:	4b09      	ldr	r3, [pc, #36]	@ (8000824 <MX_COMP3_Init+0x44>)
 8000800:	2200      	movs	r2, #0
 8000802:	60da      	str	r2, [r3, #12]
  hcomp3.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8000804:	4b07      	ldr	r3, [pc, #28]	@ (8000824 <MX_COMP3_Init+0x44>)
 8000806:	2200      	movs	r2, #0
 8000808:	615a      	str	r2, [r3, #20]
  hcomp3.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 800080a:	4b06      	ldr	r3, [pc, #24]	@ (8000824 <MX_COMP3_Init+0x44>)
 800080c:	2200      	movs	r2, #0
 800080e:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp3) != HAL_OK)
 8000810:	4804      	ldr	r0, [pc, #16]	@ (8000824 <MX_COMP3_Init+0x44>)
 8000812:	f003 fbe9 	bl	8003fe8 <HAL_COMP_Init>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d001      	beq.n	8000820 <MX_COMP3_Init+0x40>
  {
    Error_Handler();
 800081c:	f000 ffc6 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN COMP3_Init 2 */

  /* USER CODE END COMP3_Init 2 */

}
 8000820:	bf00      	nop
 8000822:	bd80      	pop	{r7, pc}
 8000824:	20000130 	.word	0x20000130
 8000828:	40010208 	.word	0x40010208

0800082c <MX_COMP4_Init>:
  * @brief COMP4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP4_Init(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	af00      	add	r7, sp, #0
  /* USER CODE END COMP4_Init 0 */

  /* USER CODE BEGIN COMP4_Init 1 */

  /* USER CODE END COMP4_Init 1 */
  hcomp4.Instance = COMP4;
 8000830:	4b0f      	ldr	r3, [pc, #60]	@ (8000870 <MX_COMP4_Init+0x44>)
 8000832:	4a10      	ldr	r2, [pc, #64]	@ (8000874 <MX_COMP4_Init+0x48>)
 8000834:	601a      	str	r2, [r3, #0]
  hcomp4.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8000836:	4b0e      	ldr	r3, [pc, #56]	@ (8000870 <MX_COMP4_Init+0x44>)
 8000838:	2200      	movs	r2, #0
 800083a:	605a      	str	r2, [r3, #4]
  hcomp4.Init.InputMinus = COMP_INPUT_MINUS_1_4VREFINT;
 800083c:	4b0c      	ldr	r3, [pc, #48]	@ (8000870 <MX_COMP4_Init+0x44>)
 800083e:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8000842:	609a      	str	r2, [r3, #8]
  hcomp4.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000844:	4b0a      	ldr	r3, [pc, #40]	@ (8000870 <MX_COMP4_Init+0x44>)
 8000846:	2200      	movs	r2, #0
 8000848:	611a      	str	r2, [r3, #16]
  hcomp4.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 800084a:	4b09      	ldr	r3, [pc, #36]	@ (8000870 <MX_COMP4_Init+0x44>)
 800084c:	2200      	movs	r2, #0
 800084e:	60da      	str	r2, [r3, #12]
  hcomp4.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8000850:	4b07      	ldr	r3, [pc, #28]	@ (8000870 <MX_COMP4_Init+0x44>)
 8000852:	2200      	movs	r2, #0
 8000854:	615a      	str	r2, [r3, #20]
  hcomp4.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000856:	4b06      	ldr	r3, [pc, #24]	@ (8000870 <MX_COMP4_Init+0x44>)
 8000858:	2200      	movs	r2, #0
 800085a:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp4) != HAL_OK)
 800085c:	4804      	ldr	r0, [pc, #16]	@ (8000870 <MX_COMP4_Init+0x44>)
 800085e:	f003 fbc3 	bl	8003fe8 <HAL_COMP_Init>
 8000862:	4603      	mov	r3, r0
 8000864:	2b00      	cmp	r3, #0
 8000866:	d001      	beq.n	800086c <MX_COMP4_Init+0x40>
  {
    Error_Handler();
 8000868:	f000 ffa0 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN COMP4_Init 2 */

  /* USER CODE END COMP4_Init 2 */

}
 800086c:	bf00      	nop
 800086e:	bd80      	pop	{r7, pc}
 8000870:	20000154 	.word	0x20000154
 8000874:	4001020c 	.word	0x4001020c

08000878 <MX_COMP6_Init>:
  * @brief COMP6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP6_Init(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	af00      	add	r7, sp, #0
  /* USER CODE END COMP6_Init 0 */

  /* USER CODE BEGIN COMP6_Init 1 */

  /* USER CODE END COMP6_Init 1 */
  hcomp6.Instance = COMP6;
 800087c:	4b0f      	ldr	r3, [pc, #60]	@ (80008bc <MX_COMP6_Init+0x44>)
 800087e:	4a10      	ldr	r2, [pc, #64]	@ (80008c0 <MX_COMP6_Init+0x48>)
 8000880:	601a      	str	r2, [r3, #0]
  hcomp6.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8000882:	4b0e      	ldr	r3, [pc, #56]	@ (80008bc <MX_COMP6_Init+0x44>)
 8000884:	2200      	movs	r2, #0
 8000886:	605a      	str	r2, [r3, #4]
  hcomp6.Init.InputMinus = COMP_INPUT_MINUS_1_4VREFINT;
 8000888:	4b0c      	ldr	r3, [pc, #48]	@ (80008bc <MX_COMP6_Init+0x44>)
 800088a:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 800088e:	609a      	str	r2, [r3, #8]
  hcomp6.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000890:	4b0a      	ldr	r3, [pc, #40]	@ (80008bc <MX_COMP6_Init+0x44>)
 8000892:	2200      	movs	r2, #0
 8000894:	611a      	str	r2, [r3, #16]
  hcomp6.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000896:	4b09      	ldr	r3, [pc, #36]	@ (80008bc <MX_COMP6_Init+0x44>)
 8000898:	2200      	movs	r2, #0
 800089a:	60da      	str	r2, [r3, #12]
  hcomp6.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 800089c:	4b07      	ldr	r3, [pc, #28]	@ (80008bc <MX_COMP6_Init+0x44>)
 800089e:	2200      	movs	r2, #0
 80008a0:	615a      	str	r2, [r3, #20]
  hcomp6.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80008a2:	4b06      	ldr	r3, [pc, #24]	@ (80008bc <MX_COMP6_Init+0x44>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp6) != HAL_OK)
 80008a8:	4804      	ldr	r0, [pc, #16]	@ (80008bc <MX_COMP6_Init+0x44>)
 80008aa:	f003 fb9d 	bl	8003fe8 <HAL_COMP_Init>
 80008ae:	4603      	mov	r3, r0
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d001      	beq.n	80008b8 <MX_COMP6_Init+0x40>
  {
    Error_Handler();
 80008b4:	f000 ff7a 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN COMP6_Init 2 */

  /* USER CODE END COMP6_Init 2 */

}
 80008b8:	bf00      	nop
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	20000178 	.word	0x20000178
 80008c0:	40010214 	.word	0x40010214

080008c4 <MX_HRTIM1_Init>:
  * @brief HRTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_HRTIM1_Init(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b0ac      	sub	sp, #176	@ 0xb0
 80008c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN HRTIM1_Init 0 */

  /* USER CODE END HRTIM1_Init 0 */

  HRTIM_TimeBaseCfgTypeDef pTimeBaseCfg = {0};
 80008ca:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 80008ce:	2200      	movs	r2, #0
 80008d0:	601a      	str	r2, [r3, #0]
 80008d2:	605a      	str	r2, [r3, #4]
 80008d4:	609a      	str	r2, [r3, #8]
 80008d6:	60da      	str	r2, [r3, #12]
  HRTIM_TimerCtlTypeDef pTimerCtl = {0};
 80008d8:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 80008dc:	2200      	movs	r2, #0
 80008de:	601a      	str	r2, [r3, #0]
 80008e0:	605a      	str	r2, [r3, #4]
 80008e2:	609a      	str	r2, [r3, #8]
 80008e4:	60da      	str	r2, [r3, #12]
 80008e6:	611a      	str	r2, [r3, #16]
 80008e8:	615a      	str	r2, [r3, #20]
 80008ea:	619a      	str	r2, [r3, #24]
  HRTIM_TimerCfgTypeDef pTimerCfg = {0};
 80008ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008f0:	2260      	movs	r2, #96	@ 0x60
 80008f2:	2100      	movs	r1, #0
 80008f4:	4618      	mov	r0, r3
 80008f6:	f00e f94f 	bl	800eb98 <memset>
  HRTIM_OutputCfgTypeDef pOutputCfg = {0};
 80008fa:	1d3b      	adds	r3, r7, #4
 80008fc:	2220      	movs	r2, #32
 80008fe:	2100      	movs	r1, #0
 8000900:	4618      	mov	r0, r3
 8000902:	f00e f949 	bl	800eb98 <memset>

  /* USER CODE BEGIN HRTIM1_Init 1 */

  /* USER CODE END HRTIM1_Init 1 */
  hhrtim1.Instance = HRTIM1;
 8000906:	4bc3      	ldr	r3, [pc, #780]	@ (8000c14 <MX_HRTIM1_Init+0x350>)
 8000908:	4ac3      	ldr	r2, [pc, #780]	@ (8000c18 <MX_HRTIM1_Init+0x354>)
 800090a:	601a      	str	r2, [r3, #0]
  hhrtim1.Init.HRTIMInterruptResquests = HRTIM_IT_NONE;
 800090c:	4bc1      	ldr	r3, [pc, #772]	@ (8000c14 <MX_HRTIM1_Init+0x350>)
 800090e:	2200      	movs	r2, #0
 8000910:	605a      	str	r2, [r3, #4]
  hhrtim1.Init.SyncOptions = HRTIM_SYNCOPTION_NONE;
 8000912:	4bc0      	ldr	r3, [pc, #768]	@ (8000c14 <MX_HRTIM1_Init+0x350>)
 8000914:	2200      	movs	r2, #0
 8000916:	609a      	str	r2, [r3, #8]
  if (HAL_HRTIM_Init(&hhrtim1) != HAL_OK)
 8000918:	48be      	ldr	r0, [pc, #760]	@ (8000c14 <MX_HRTIM1_Init+0x350>)
 800091a:	f004 f88f 	bl	8004a3c <HAL_HRTIM_Init>
 800091e:	4603      	mov	r3, r0
 8000920:	2b00      	cmp	r3, #0
 8000922:	d001      	beq.n	8000928 <MX_HRTIM1_Init+0x64>
  {
    Error_Handler();
 8000924:	f000 ff42 	bl	80017ac <Error_Handler>
  }
  if (HAL_HRTIM_DLLCalibrationStart(&hhrtim1, HRTIM_CALIBRATIONRATE_3) != HAL_OK)
 8000928:	210c      	movs	r1, #12
 800092a:	48ba      	ldr	r0, [pc, #744]	@ (8000c14 <MX_HRTIM1_Init+0x350>)
 800092c:	f004 f956 	bl	8004bdc <HAL_HRTIM_DLLCalibrationStart>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d001      	beq.n	800093a <MX_HRTIM1_Init+0x76>
  {
    Error_Handler();
 8000936:	f000 ff39 	bl	80017ac <Error_Handler>
  }
  if (HAL_HRTIM_PollForDLLCalibration(&hhrtim1, 10) != HAL_OK)
 800093a:	210a      	movs	r1, #10
 800093c:	48b5      	ldr	r0, [pc, #724]	@ (8000c14 <MX_HRTIM1_Init+0x350>)
 800093e:	f004 f9a5 	bl	8004c8c <HAL_HRTIM_PollForDLLCalibration>
 8000942:	4603      	mov	r3, r0
 8000944:	2b00      	cmp	r3, #0
 8000946:	d001      	beq.n	800094c <MX_HRTIM1_Init+0x88>
  {
    Error_Handler();
 8000948:	f000 ff30 	bl	80017ac <Error_Handler>
  }
  pTimeBaseCfg.Period = 0xFFDF;
 800094c:	f64f 73df 	movw	r3, #65503	@ 0xffdf
 8000950:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  pTimeBaseCfg.RepetitionCounter = 0x00;
 8000954:	2300      	movs	r3, #0
 8000956:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  pTimeBaseCfg.PrescalerRatio = HRTIM_PRESCALERRATIO_MUL32;
 800095a:	2300      	movs	r3, #0
 800095c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  pTimeBaseCfg.Mode = HRTIM_MODE_CONTINUOUS;
 8000960:	2308      	movs	r3, #8
 8000962:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimeBaseCfg) != HAL_OK)
 8000966:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 800096a:	461a      	mov	r2, r3
 800096c:	2100      	movs	r1, #0
 800096e:	48a9      	ldr	r0, [pc, #676]	@ (8000c14 <MX_HRTIM1_Init+0x350>)
 8000970:	f004 f9c0 	bl	8004cf4 <HAL_HRTIM_TimeBaseConfig>
 8000974:	4603      	mov	r3, r0
 8000976:	2b00      	cmp	r3, #0
 8000978:	d001      	beq.n	800097e <MX_HRTIM1_Init+0xba>
  {
    Error_Handler();
 800097a:	f000 ff17 	bl	80017ac <Error_Handler>
  }
  pTimerCtl.UpDownMode = HRTIM_TIMERUPDOWNMODE_UP;
 800097e:	2300      	movs	r3, #0
 8000980:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  pTimerCtl.DualChannelDacEnable = HRTIM_TIMER_DCDE_DISABLED;
 8000984:	2300      	movs	r3, #0
 8000986:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimerCtl) != HAL_OK)
 800098a:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 800098e:	461a      	mov	r2, r3
 8000990:	2100      	movs	r1, #0
 8000992:	48a0      	ldr	r0, [pc, #640]	@ (8000c14 <MX_HRTIM1_Init+0x350>)
 8000994:	f004 fa63 	bl	8004e5e <HAL_HRTIM_WaveformTimerControl>
 8000998:	4603      	mov	r3, r0
 800099a:	2b00      	cmp	r3, #0
 800099c:	d001      	beq.n	80009a2 <MX_HRTIM1_Init+0xde>
  {
    Error_Handler();
 800099e:	f000 ff05 	bl	80017ac <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_TIM_IT_NONE;
 80009a2:	2300      	movs	r3, #0
 80009a4:	627b      	str	r3, [r7, #36]	@ 0x24
  pTimerCfg.DMARequests = HRTIM_TIM_DMA_NONE;
 80009a6:	2300      	movs	r3, #0
 80009a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  pTimerCfg.DMASrcAddress = 0x0000;
 80009aa:	2300      	movs	r3, #0
 80009ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pTimerCfg.DMADstAddress = 0x0000;
 80009ae:	2300      	movs	r3, #0
 80009b0:	633b      	str	r3, [r7, #48]	@ 0x30
  pTimerCfg.DMASize = 0x1;
 80009b2:	2301      	movs	r3, #1
 80009b4:	637b      	str	r3, [r7, #52]	@ 0x34
  pTimerCfg.HalfModeEnable = HRTIM_HALFMODE_DISABLED;
 80009b6:	2300      	movs	r3, #0
 80009b8:	63bb      	str	r3, [r7, #56]	@ 0x38
  pTimerCfg.InterleavedMode = HRTIM_INTERLEAVED_MODE_DISABLED;
 80009ba:	2300      	movs	r3, #0
 80009bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pTimerCfg.StartOnSync = HRTIM_SYNCSTART_DISABLED;
 80009be:	2300      	movs	r3, #0
 80009c0:	643b      	str	r3, [r7, #64]	@ 0x40
  pTimerCfg.ResetOnSync = HRTIM_SYNCRESET_DISABLED;
 80009c2:	2300      	movs	r3, #0
 80009c4:	647b      	str	r3, [r7, #68]	@ 0x44
  pTimerCfg.DACSynchro = HRTIM_DACSYNC_NONE;
 80009c6:	2300      	movs	r3, #0
 80009c8:	64bb      	str	r3, [r7, #72]	@ 0x48
  pTimerCfg.PreloadEnable = HRTIM_PRELOAD_DISABLED;
 80009ca:	2300      	movs	r3, #0
 80009cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  pTimerCfg.UpdateGating = HRTIM_UPDATEGATING_INDEPENDENT;
 80009ce:	2300      	movs	r3, #0
 80009d0:	653b      	str	r3, [r7, #80]	@ 0x50
  pTimerCfg.BurstMode = HRTIM_TIMERBURSTMODE_MAINTAINCLOCK;
 80009d2:	2300      	movs	r3, #0
 80009d4:	657b      	str	r3, [r7, #84]	@ 0x54
  pTimerCfg.RepetitionUpdate = HRTIM_UPDATEONREPETITION_DISABLED;
 80009d6:	2300      	movs	r3, #0
 80009d8:	65bb      	str	r3, [r7, #88]	@ 0x58
  pTimerCfg.PushPull = HRTIM_TIMPUSHPULLMODE_DISABLED;
 80009da:	2300      	movs	r3, #0
 80009dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pTimerCfg.FaultEnable = HRTIM_TIMFAULTENABLE_NONE;
 80009de:	2300      	movs	r3, #0
 80009e0:	663b      	str	r3, [r7, #96]	@ 0x60
  pTimerCfg.FaultLock = HRTIM_TIMFAULTLOCK_READWRITE;
 80009e2:	2300      	movs	r3, #0
 80009e4:	667b      	str	r3, [r7, #100]	@ 0x64
  pTimerCfg.DeadTimeInsertion = HRTIM_TIMDEADTIMEINSERTION_DISABLED;
 80009e6:	2300      	movs	r3, #0
 80009e8:	66bb      	str	r3, [r7, #104]	@ 0x68
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED;
 80009ea:	2300      	movs	r3, #0
 80009ec:	66fb      	str	r3, [r7, #108]	@ 0x6c
  pTimerCfg.UpdateTrigger = HRTIM_TIMUPDATETRIGGER_NONE;
 80009ee:	2300      	movs	r3, #0
 80009f0:	677b      	str	r3, [r7, #116]	@ 0x74
  pTimerCfg.ResetTrigger = HRTIM_TIMRESETTRIGGER_NONE;
 80009f2:	2300      	movs	r3, #0
 80009f4:	67bb      	str	r3, [r7, #120]	@ 0x78
  pTimerCfg.ResetUpdate = HRTIM_TIMUPDATEONRESET_DISABLED;
 80009f6:	2300      	movs	r3, #0
 80009f8:	67fb      	str	r3, [r7, #124]	@ 0x7c
  pTimerCfg.ReSyncUpdate = HRTIM_TIMERESYNC_UPDATE_UNCONDITIONAL;
 80009fa:	2300      	movs	r3, #0
 80009fc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimerCfg) != HAL_OK)
 8000a00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a04:	461a      	mov	r2, r3
 8000a06:	2100      	movs	r1, #0
 8000a08:	4882      	ldr	r0, [pc, #520]	@ (8000c14 <MX_HRTIM1_Init+0x350>)
 8000a0a:	f004 f99b 	bl	8004d44 <HAL_HRTIM_WaveformTimerConfig>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d001      	beq.n	8000a18 <MX_HRTIM1_Init+0x154>
  {
    Error_Handler();
 8000a14:	f000 feca 	bl	80017ac <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimerCfg) != HAL_OK)
 8000a18:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a1c:	461a      	mov	r2, r3
 8000a1e:	2102      	movs	r1, #2
 8000a20:	487c      	ldr	r0, [pc, #496]	@ (8000c14 <MX_HRTIM1_Init+0x350>)
 8000a22:	f004 f98f 	bl	8004d44 <HAL_HRTIM_WaveformTimerConfig>
 8000a26:	4603      	mov	r3, r0
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d001      	beq.n	8000a30 <MX_HRTIM1_Init+0x16c>
  {
    Error_Handler();
 8000a2c:	f000 febe 	bl	80017ac <Error_Handler>
  }
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_D_E_DELAYEDPROTECTION_DISABLED;
 8000a30:	2300      	movs	r3, #0
 8000a32:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, &pTimerCfg) != HAL_OK)
 8000a34:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a38:	461a      	mov	r2, r3
 8000a3a:	2103      	movs	r1, #3
 8000a3c:	4875      	ldr	r0, [pc, #468]	@ (8000c14 <MX_HRTIM1_Init+0x350>)
 8000a3e:	f004 f981 	bl	8004d44 <HAL_HRTIM_WaveformTimerConfig>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d001      	beq.n	8000a4c <MX_HRTIM1_Init+0x188>
  {
    Error_Handler();
 8000a48:	f000 feb0 	bl	80017ac <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, &pTimerCfg) != HAL_OK)
 8000a4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a50:	461a      	mov	r2, r3
 8000a52:	2104      	movs	r1, #4
 8000a54:	486f      	ldr	r0, [pc, #444]	@ (8000c14 <MX_HRTIM1_Init+0x350>)
 8000a56:	f004 f975 	bl	8004d44 <HAL_HRTIM_WaveformTimerConfig>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d001      	beq.n	8000a64 <MX_HRTIM1_Init+0x1a0>
  {
    Error_Handler();
 8000a60:	f000 fea4 	bl	80017ac <Error_Handler>
  }
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_F_DELAYEDPROTECTION_DISABLED;
 8000a64:	2300      	movs	r3, #0
 8000a66:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, &pTimerCfg) != HAL_OK)
 8000a68:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a6c:	461a      	mov	r2, r3
 8000a6e:	2105      	movs	r1, #5
 8000a70:	4868      	ldr	r0, [pc, #416]	@ (8000c14 <MX_HRTIM1_Init+0x350>)
 8000a72:	f004 f967 	bl	8004d44 <HAL_HRTIM_WaveformTimerConfig>
 8000a76:	4603      	mov	r3, r0
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d001      	beq.n	8000a80 <MX_HRTIM1_Init+0x1bc>
  {
    Error_Handler();
 8000a7c:	f000 fe96 	bl	80017ac <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_HIGH;
 8000a80:	2300      	movs	r3, #0
 8000a82:	607b      	str	r3, [r7, #4]
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_NONE;
 8000a84:	2300      	movs	r3, #0
 8000a86:	60bb      	str	r3, [r7, #8]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_NONE;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	60fb      	str	r3, [r7, #12]
  pOutputCfg.IdleMode = HRTIM_OUTPUTIDLEMODE_NONE;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	613b      	str	r3, [r7, #16]
  pOutputCfg.IdleLevel = HRTIM_OUTPUTIDLELEVEL_INACTIVE;
 8000a90:	2300      	movs	r3, #0
 8000a92:	617b      	str	r3, [r7, #20]
  pOutputCfg.FaultLevel = HRTIM_OUTPUTFAULTLEVEL_NONE;
 8000a94:	2300      	movs	r3, #0
 8000a96:	61bb      	str	r3, [r7, #24]
  pOutputCfg.ChopperModeEnable = HRTIM_OUTPUTCHOPPERMODE_DISABLED;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	61fb      	str	r3, [r7, #28]
  pOutputCfg.BurstModeEntryDelayed = HRTIM_OUTPUTBURSTMODEENTRY_REGULAR;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA1, &pOutputCfg) != HAL_OK)
 8000aa0:	1d3b      	adds	r3, r7, #4
 8000aa2:	2201      	movs	r2, #1
 8000aa4:	2100      	movs	r1, #0
 8000aa6:	485b      	ldr	r0, [pc, #364]	@ (8000c14 <MX_HRTIM1_Init+0x350>)
 8000aa8:	f004 fa0c 	bl	8004ec4 <HAL_HRTIM_WaveformOutputConfig>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d001      	beq.n	8000ab6 <MX_HRTIM1_Init+0x1f2>
  {
    Error_Handler();
 8000ab2:	f000 fe7b 	bl	80017ac <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, HRTIM_OUTPUT_TC1, &pOutputCfg) != HAL_OK)
 8000ab6:	1d3b      	adds	r3, r7, #4
 8000ab8:	2210      	movs	r2, #16
 8000aba:	2102      	movs	r1, #2
 8000abc:	4855      	ldr	r0, [pc, #340]	@ (8000c14 <MX_HRTIM1_Init+0x350>)
 8000abe:	f004 fa01 	bl	8004ec4 <HAL_HRTIM_WaveformOutputConfig>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d001      	beq.n	8000acc <MX_HRTIM1_Init+0x208>
  {
    Error_Handler();
 8000ac8:	f000 fe70 	bl	80017ac <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, HRTIM_OUTPUT_TD1, &pOutputCfg) != HAL_OK)
 8000acc:	1d3b      	adds	r3, r7, #4
 8000ace:	2240      	movs	r2, #64	@ 0x40
 8000ad0:	2103      	movs	r1, #3
 8000ad2:	4850      	ldr	r0, [pc, #320]	@ (8000c14 <MX_HRTIM1_Init+0x350>)
 8000ad4:	f004 f9f6 	bl	8004ec4 <HAL_HRTIM_WaveformOutputConfig>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d001      	beq.n	8000ae2 <MX_HRTIM1_Init+0x21e>
  {
    Error_Handler();
 8000ade:	f000 fe65 	bl	80017ac <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, HRTIM_OUTPUT_TE1, &pOutputCfg) != HAL_OK)
 8000ae2:	1d3b      	adds	r3, r7, #4
 8000ae4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000ae8:	2104      	movs	r1, #4
 8000aea:	484a      	ldr	r0, [pc, #296]	@ (8000c14 <MX_HRTIM1_Init+0x350>)
 8000aec:	f004 f9ea 	bl	8004ec4 <HAL_HRTIM_WaveformOutputConfig>
 8000af0:	4603      	mov	r3, r0
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d001      	beq.n	8000afa <MX_HRTIM1_Init+0x236>
  {
    Error_Handler();
 8000af6:	f000 fe59 	bl	80017ac <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, HRTIM_OUTPUT_TF1, &pOutputCfg) != HAL_OK)
 8000afa:	1d3b      	adds	r3, r7, #4
 8000afc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000b00:	2105      	movs	r1, #5
 8000b02:	4844      	ldr	r0, [pc, #272]	@ (8000c14 <MX_HRTIM1_Init+0x350>)
 8000b04:	f004 f9de 	bl	8004ec4 <HAL_HRTIM_WaveformOutputConfig>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d001      	beq.n	8000b12 <MX_HRTIM1_Init+0x24e>
  {
    Error_Handler();
 8000b0e:	f000 fe4d 	bl	80017ac <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimeBaseCfg) != HAL_OK)
 8000b12:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000b16:	461a      	mov	r2, r3
 8000b18:	2102      	movs	r1, #2
 8000b1a:	483e      	ldr	r0, [pc, #248]	@ (8000c14 <MX_HRTIM1_Init+0x350>)
 8000b1c:	f004 f8ea 	bl	8004cf4 <HAL_HRTIM_TimeBaseConfig>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <MX_HRTIM1_Init+0x266>
  {
    Error_Handler();
 8000b26:	f000 fe41 	bl	80017ac <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimerCtl) != HAL_OK)
 8000b2a:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000b2e:	461a      	mov	r2, r3
 8000b30:	2102      	movs	r1, #2
 8000b32:	4838      	ldr	r0, [pc, #224]	@ (8000c14 <MX_HRTIM1_Init+0x350>)
 8000b34:	f004 f993 	bl	8004e5e <HAL_HRTIM_WaveformTimerControl>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d001      	beq.n	8000b42 <MX_HRTIM1_Init+0x27e>
  {
    Error_Handler();
 8000b3e:	f000 fe35 	bl	80017ac <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, HRTIM_OUTPUT_TC2, &pOutputCfg) != HAL_OK)
 8000b42:	1d3b      	adds	r3, r7, #4
 8000b44:	2220      	movs	r2, #32
 8000b46:	2102      	movs	r1, #2
 8000b48:	4832      	ldr	r0, [pc, #200]	@ (8000c14 <MX_HRTIM1_Init+0x350>)
 8000b4a:	f004 f9bb 	bl	8004ec4 <HAL_HRTIM_WaveformOutputConfig>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d001      	beq.n	8000b58 <MX_HRTIM1_Init+0x294>
  {
    Error_Handler();
 8000b54:	f000 fe2a 	bl	80017ac <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, HRTIM_OUTPUT_TD2, &pOutputCfg) != HAL_OK)
 8000b58:	1d3b      	adds	r3, r7, #4
 8000b5a:	2280      	movs	r2, #128	@ 0x80
 8000b5c:	2103      	movs	r1, #3
 8000b5e:	482d      	ldr	r0, [pc, #180]	@ (8000c14 <MX_HRTIM1_Init+0x350>)
 8000b60:	f004 f9b0 	bl	8004ec4 <HAL_HRTIM_WaveformOutputConfig>
 8000b64:	4603      	mov	r3, r0
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d001      	beq.n	8000b6e <MX_HRTIM1_Init+0x2aa>
  {
    Error_Handler();
 8000b6a:	f000 fe1f 	bl	80017ac <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, HRTIM_OUTPUT_TF2, &pOutputCfg) != HAL_OK)
 8000b6e:	1d3b      	adds	r3, r7, #4
 8000b70:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000b74:	2105      	movs	r1, #5
 8000b76:	4827      	ldr	r0, [pc, #156]	@ (8000c14 <MX_HRTIM1_Init+0x350>)
 8000b78:	f004 f9a4 	bl	8004ec4 <HAL_HRTIM_WaveformOutputConfig>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d001      	beq.n	8000b86 <MX_HRTIM1_Init+0x2c2>
  {
    Error_Handler();
 8000b82:	f000 fe13 	bl	80017ac <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, &pTimeBaseCfg) != HAL_OK)
 8000b86:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000b8a:	461a      	mov	r2, r3
 8000b8c:	2103      	movs	r1, #3
 8000b8e:	4821      	ldr	r0, [pc, #132]	@ (8000c14 <MX_HRTIM1_Init+0x350>)
 8000b90:	f004 f8b0 	bl	8004cf4 <HAL_HRTIM_TimeBaseConfig>
 8000b94:	4603      	mov	r3, r0
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d001      	beq.n	8000b9e <MX_HRTIM1_Init+0x2da>
  {
    Error_Handler();
 8000b9a:	f000 fe07 	bl	80017ac <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, &pTimerCtl) != HAL_OK)
 8000b9e:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000ba2:	461a      	mov	r2, r3
 8000ba4:	2103      	movs	r1, #3
 8000ba6:	481b      	ldr	r0, [pc, #108]	@ (8000c14 <MX_HRTIM1_Init+0x350>)
 8000ba8:	f004 f959 	bl	8004e5e <HAL_HRTIM_WaveformTimerControl>
 8000bac:	4603      	mov	r3, r0
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d001      	beq.n	8000bb6 <MX_HRTIM1_Init+0x2f2>
  {
    Error_Handler();
 8000bb2:	f000 fdfb 	bl	80017ac <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, &pTimeBaseCfg) != HAL_OK)
 8000bb6:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000bba:	461a      	mov	r2, r3
 8000bbc:	2104      	movs	r1, #4
 8000bbe:	4815      	ldr	r0, [pc, #84]	@ (8000c14 <MX_HRTIM1_Init+0x350>)
 8000bc0:	f004 f898 	bl	8004cf4 <HAL_HRTIM_TimeBaseConfig>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d001      	beq.n	8000bce <MX_HRTIM1_Init+0x30a>
  {
    Error_Handler();
 8000bca:	f000 fdef 	bl	80017ac <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, &pTimerCtl) != HAL_OK)
 8000bce:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000bd2:	461a      	mov	r2, r3
 8000bd4:	2104      	movs	r1, #4
 8000bd6:	480f      	ldr	r0, [pc, #60]	@ (8000c14 <MX_HRTIM1_Init+0x350>)
 8000bd8:	f004 f941 	bl	8004e5e <HAL_HRTIM_WaveformTimerControl>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d001      	beq.n	8000be6 <MX_HRTIM1_Init+0x322>
  {
    Error_Handler();
 8000be2:	f000 fde3 	bl	80017ac <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, &pTimeBaseCfg) != HAL_OK)
 8000be6:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000bea:	461a      	mov	r2, r3
 8000bec:	2105      	movs	r1, #5
 8000bee:	4809      	ldr	r0, [pc, #36]	@ (8000c14 <MX_HRTIM1_Init+0x350>)
 8000bf0:	f004 f880 	bl	8004cf4 <HAL_HRTIM_TimeBaseConfig>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d001      	beq.n	8000bfe <MX_HRTIM1_Init+0x33a>
  {
    Error_Handler();
 8000bfa:	f000 fdd7 	bl	80017ac <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, &pTimerCtl) != HAL_OK)
 8000bfe:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000c02:	461a      	mov	r2, r3
 8000c04:	2105      	movs	r1, #5
 8000c06:	4803      	ldr	r0, [pc, #12]	@ (8000c14 <MX_HRTIM1_Init+0x350>)
 8000c08:	f004 f929 	bl	8004e5e <HAL_HRTIM_WaveformTimerControl>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d006      	beq.n	8000c20 <MX_HRTIM1_Init+0x35c>
 8000c12:	e003      	b.n	8000c1c <MX_HRTIM1_Init+0x358>
 8000c14:	2000019c 	.word	0x2000019c
 8000c18:	40016800 	.word	0x40016800
  {
    Error_Handler();
 8000c1c:	f000 fdc6 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN HRTIM1_Init 2 */

  /* USER CODE END HRTIM1_Init 2 */
  HAL_HRTIM_MspPostInit(&hhrtim1);
 8000c20:	4803      	ldr	r0, [pc, #12]	@ (8000c30 <MX_HRTIM1_Init+0x36c>)
 8000c22:	f000 ff0d 	bl	8001a40 <HAL_HRTIM_MspPostInit>

}
 8000c26:	bf00      	nop
 8000c28:	37b0      	adds	r7, #176	@ 0xb0
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	2000019c 	.word	0x2000019c

08000c34 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b08e      	sub	sp, #56	@ 0x38
 8000c38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c3a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000c3e:	2200      	movs	r2, #0
 8000c40:	601a      	str	r2, [r3, #0]
 8000c42:	605a      	str	r2, [r3, #4]
 8000c44:	609a      	str	r2, [r3, #8]
 8000c46:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c48:	f107 031c 	add.w	r3, r7, #28
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	601a      	str	r2, [r3, #0]
 8000c50:	605a      	str	r2, [r3, #4]
 8000c52:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c54:	463b      	mov	r3, r7
 8000c56:	2200      	movs	r2, #0
 8000c58:	601a      	str	r2, [r3, #0]
 8000c5a:	605a      	str	r2, [r3, #4]
 8000c5c:	609a      	str	r2, [r3, #8]
 8000c5e:	60da      	str	r2, [r3, #12]
 8000c60:	611a      	str	r2, [r3, #16]
 8000c62:	615a      	str	r2, [r3, #20]
 8000c64:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000c66:	4b2d      	ldr	r3, [pc, #180]	@ (8000d1c <MX_TIM3_Init+0xe8>)
 8000c68:	4a2d      	ldr	r2, [pc, #180]	@ (8000d20 <MX_TIM3_Init+0xec>)
 8000c6a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 32;
 8000c6c:	4b2b      	ldr	r3, [pc, #172]	@ (8000d1c <MX_TIM3_Init+0xe8>)
 8000c6e:	2220      	movs	r2, #32
 8000c70:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c72:	4b2a      	ldr	r3, [pc, #168]	@ (8000d1c <MX_TIM3_Init+0xe8>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000;
 8000c78:	4b28      	ldr	r3, [pc, #160]	@ (8000d1c <MX_TIM3_Init+0xe8>)
 8000c7a:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000c7e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c80:	4b26      	ldr	r3, [pc, #152]	@ (8000d1c <MX_TIM3_Init+0xe8>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c86:	4b25      	ldr	r3, [pc, #148]	@ (8000d1c <MX_TIM3_Init+0xe8>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000c8c:	4823      	ldr	r0, [pc, #140]	@ (8000d1c <MX_TIM3_Init+0xe8>)
 8000c8e:	f007 fcdd 	bl	800864c <HAL_TIM_Base_Init>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d001      	beq.n	8000c9c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000c98:	f000 fd88 	bl	80017ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c9c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ca0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000ca2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	481c      	ldr	r0, [pc, #112]	@ (8000d1c <MX_TIM3_Init+0xe8>)
 8000caa:	f008 f977 	bl	8008f9c <HAL_TIM_ConfigClockSource>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d001      	beq.n	8000cb8 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8000cb4:	f000 fd7a 	bl	80017ac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000cb8:	4818      	ldr	r0, [pc, #96]	@ (8000d1c <MX_TIM3_Init+0xe8>)
 8000cba:	f007 fd97 	bl	80087ec <HAL_TIM_PWM_Init>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d001      	beq.n	8000cc8 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8000cc4:	f000 fd72 	bl	80017ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000cd0:	f107 031c 	add.w	r3, r7, #28
 8000cd4:	4619      	mov	r1, r3
 8000cd6:	4811      	ldr	r0, [pc, #68]	@ (8000d1c <MX_TIM3_Init+0xe8>)
 8000cd8:	f008 ff3e 	bl	8009b58 <HAL_TIMEx_MasterConfigSynchronization>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d001      	beq.n	8000ce6 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8000ce2:	f000 fd63 	bl	80017ac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ce6:	2360      	movs	r3, #96	@ 0x60
 8000ce8:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000cea:	2300      	movs	r3, #0
 8000cec:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000cf6:	463b      	mov	r3, r7
 8000cf8:	220c      	movs	r2, #12
 8000cfa:	4619      	mov	r1, r3
 8000cfc:	4807      	ldr	r0, [pc, #28]	@ (8000d1c <MX_TIM3_Init+0xe8>)
 8000cfe:	f008 f839 	bl	8008d74 <HAL_TIM_PWM_ConfigChannel>
 8000d02:	4603      	mov	r3, r0
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d001      	beq.n	8000d0c <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8000d08:	f000 fd50 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000d0c:	4803      	ldr	r0, [pc, #12]	@ (8000d1c <MX_TIM3_Init+0xe8>)
 8000d0e:	f000 ff3d 	bl	8001b8c <HAL_TIM_MspPostInit>

}
 8000d12:	bf00      	nop
 8000d14:	3738      	adds	r7, #56	@ 0x38
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	20000298 	.word	0x20000298
 8000d20:	40000400 	.word	0x40000400

08000d24 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000d28:	4b22      	ldr	r3, [pc, #136]	@ (8000db4 <MX_USART3_UART_Init+0x90>)
 8000d2a:	4a23      	ldr	r2, [pc, #140]	@ (8000db8 <MX_USART3_UART_Init+0x94>)
 8000d2c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000d2e:	4b21      	ldr	r3, [pc, #132]	@ (8000db4 <MX_USART3_UART_Init+0x90>)
 8000d30:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d34:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000d36:	4b1f      	ldr	r3, [pc, #124]	@ (8000db4 <MX_USART3_UART_Init+0x90>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000d3c:	4b1d      	ldr	r3, [pc, #116]	@ (8000db4 <MX_USART3_UART_Init+0x90>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000d42:	4b1c      	ldr	r3, [pc, #112]	@ (8000db4 <MX_USART3_UART_Init+0x90>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000d48:	4b1a      	ldr	r3, [pc, #104]	@ (8000db4 <MX_USART3_UART_Init+0x90>)
 8000d4a:	220c      	movs	r2, #12
 8000d4c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d4e:	4b19      	ldr	r3, [pc, #100]	@ (8000db4 <MX_USART3_UART_Init+0x90>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d54:	4b17      	ldr	r3, [pc, #92]	@ (8000db4 <MX_USART3_UART_Init+0x90>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d5a:	4b16      	ldr	r3, [pc, #88]	@ (8000db4 <MX_USART3_UART_Init+0x90>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV4;
 8000d60:	4b14      	ldr	r3, [pc, #80]	@ (8000db4 <MX_USART3_UART_Init+0x90>)
 8000d62:	2202      	movs	r2, #2
 8000d64:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d66:	4b13      	ldr	r3, [pc, #76]	@ (8000db4 <MX_USART3_UART_Init+0x90>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000d6c:	4811      	ldr	r0, [pc, #68]	@ (8000db4 <MX_USART3_UART_Init+0x90>)
 8000d6e:	f008 ffcf 	bl	8009d10 <HAL_UART_Init>
 8000d72:	4603      	mov	r3, r0
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d001      	beq.n	8000d7c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000d78:	f000 fd18 	bl	80017ac <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	480d      	ldr	r0, [pc, #52]	@ (8000db4 <MX_USART3_UART_Init+0x90>)
 8000d80:	f00a f9b5 	bl	800b0ee <HAL_UARTEx_SetTxFifoThreshold>
 8000d84:	4603      	mov	r3, r0
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d001      	beq.n	8000d8e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000d8a:	f000 fd0f 	bl	80017ac <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d8e:	2100      	movs	r1, #0
 8000d90:	4808      	ldr	r0, [pc, #32]	@ (8000db4 <MX_USART3_UART_Init+0x90>)
 8000d92:	f00a f9ea 	bl	800b16a <HAL_UARTEx_SetRxFifoThreshold>
 8000d96:	4603      	mov	r3, r0
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d001      	beq.n	8000da0 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000d9c:	f000 fd06 	bl	80017ac <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000da0:	4804      	ldr	r0, [pc, #16]	@ (8000db4 <MX_USART3_UART_Init+0x90>)
 8000da2:	f00a f96b 	bl	800b07c <HAL_UARTEx_DisableFifoMode>
 8000da6:	4603      	mov	r3, r0
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d001      	beq.n	8000db0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000dac:	f000 fcfe 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000db0:	bf00      	nop
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	200002e4 	.word	0x200002e4
 8000db8:	40004800 	.word	0x40004800

08000dbc <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8000dc0:	4b10      	ldr	r3, [pc, #64]	@ (8000e04 <MX_USB_PCD_Init+0x48>)
 8000dc2:	4a11      	ldr	r2, [pc, #68]	@ (8000e08 <MX_USB_PCD_Init+0x4c>)
 8000dc4:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8000dc6:	4b0f      	ldr	r3, [pc, #60]	@ (8000e04 <MX_USB_PCD_Init+0x48>)
 8000dc8:	2208      	movs	r2, #8
 8000dca:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8000dcc:	4b0d      	ldr	r3, [pc, #52]	@ (8000e04 <MX_USB_PCD_Init+0x48>)
 8000dce:	2202      	movs	r2, #2
 8000dd0:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000dd2:	4b0c      	ldr	r3, [pc, #48]	@ (8000e04 <MX_USB_PCD_Init+0x48>)
 8000dd4:	2202      	movs	r2, #2
 8000dd6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8000dd8:	4b0a      	ldr	r3, [pc, #40]	@ (8000e04 <MX_USB_PCD_Init+0x48>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8000dde:	4b09      	ldr	r3, [pc, #36]	@ (8000e04 <MX_USB_PCD_Init+0x48>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8000de4:	4b07      	ldr	r3, [pc, #28]	@ (8000e04 <MX_USB_PCD_Init+0x48>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8000dea:	4b06      	ldr	r3, [pc, #24]	@ (8000e04 <MX_USB_PCD_Init+0x48>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8000df0:	4804      	ldr	r0, [pc, #16]	@ (8000e04 <MX_USB_PCD_Init+0x48>)
 8000df2:	f005 f8a3 	bl	8005f3c <HAL_PCD_Init>
 8000df6:	4603      	mov	r3, r0
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d001      	beq.n	8000e00 <MX_USB_PCD_Init+0x44>
  {
    Error_Handler();
 8000dfc:	f000 fcd6 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8000e00:	bf00      	nop
 8000e02:	bd80      	pop	{r7, pc}
 8000e04:	20000378 	.word	0x20000378
 8000e08:	40005c00 	.word	0x40005c00

08000e0c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b08a      	sub	sp, #40	@ 0x28
 8000e10:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e12:	f107 0314 	add.w	r3, r7, #20
 8000e16:	2200      	movs	r2, #0
 8000e18:	601a      	str	r2, [r3, #0]
 8000e1a:	605a      	str	r2, [r3, #4]
 8000e1c:	609a      	str	r2, [r3, #8]
 8000e1e:	60da      	str	r2, [r3, #12]
 8000e20:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e22:	4b84      	ldr	r3, [pc, #528]	@ (8001034 <MX_GPIO_Init+0x228>)
 8000e24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e26:	4a83      	ldr	r2, [pc, #524]	@ (8001034 <MX_GPIO_Init+0x228>)
 8000e28:	f043 0304 	orr.w	r3, r3, #4
 8000e2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e2e:	4b81      	ldr	r3, [pc, #516]	@ (8001034 <MX_GPIO_Init+0x228>)
 8000e30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e32:	f003 0304 	and.w	r3, r3, #4
 8000e36:	613b      	str	r3, [r7, #16]
 8000e38:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e3a:	4b7e      	ldr	r3, [pc, #504]	@ (8001034 <MX_GPIO_Init+0x228>)
 8000e3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e3e:	4a7d      	ldr	r2, [pc, #500]	@ (8001034 <MX_GPIO_Init+0x228>)
 8000e40:	f043 0320 	orr.w	r3, r3, #32
 8000e44:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e46:	4b7b      	ldr	r3, [pc, #492]	@ (8001034 <MX_GPIO_Init+0x228>)
 8000e48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e4a:	f003 0320 	and.w	r3, r3, #32
 8000e4e:	60fb      	str	r3, [r7, #12]
 8000e50:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e52:	4b78      	ldr	r3, [pc, #480]	@ (8001034 <MX_GPIO_Init+0x228>)
 8000e54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e56:	4a77      	ldr	r2, [pc, #476]	@ (8001034 <MX_GPIO_Init+0x228>)
 8000e58:	f043 0301 	orr.w	r3, r3, #1
 8000e5c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e5e:	4b75      	ldr	r3, [pc, #468]	@ (8001034 <MX_GPIO_Init+0x228>)
 8000e60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e62:	f003 0301 	and.w	r3, r3, #1
 8000e66:	60bb      	str	r3, [r7, #8]
 8000e68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e6a:	4b72      	ldr	r3, [pc, #456]	@ (8001034 <MX_GPIO_Init+0x228>)
 8000e6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e6e:	4a71      	ldr	r2, [pc, #452]	@ (8001034 <MX_GPIO_Init+0x228>)
 8000e70:	f043 0302 	orr.w	r3, r3, #2
 8000e74:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e76:	4b6f      	ldr	r3, [pc, #444]	@ (8001034 <MX_GPIO_Init+0x228>)
 8000e78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e7a:	f003 0302 	and.w	r3, r3, #2
 8000e7e:	607b      	str	r3, [r7, #4]
 8000e80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e82:	4b6c      	ldr	r3, [pc, #432]	@ (8001034 <MX_GPIO_Init+0x228>)
 8000e84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e86:	4a6b      	ldr	r2, [pc, #428]	@ (8001034 <MX_GPIO_Init+0x228>)
 8000e88:	f043 0308 	orr.w	r3, r3, #8
 8000e8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e8e:	4b69      	ldr	r3, [pc, #420]	@ (8001034 <MX_GPIO_Init+0x228>)
 8000e90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e92:	f003 0308 	and.w	r3, r3, #8
 8000e96:	603b      	str	r3, [r7, #0]
 8000e98:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BUCKBOOST_LOAD_1_Pin|BUCKBOOST_LOAD_2_Pin|GPIO_PIN_0|GPIO_PIN_1
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	f24d 010b 	movw	r1, #53259	@ 0xd00b
 8000ea0:	4865      	ldr	r0, [pc, #404]	@ (8001038 <MX_GPIO_Init+0x22c>)
 8000ea2:	f003 fd75 	bl	8004990 <HAL_GPIO_WritePin>
                          |BUCKBOOST_USBPD_EN_Pin|USBPD_1A_PROTECT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	2103      	movs	r1, #3
 8000eaa:	4864      	ldr	r0, [pc, #400]	@ (800103c <MX_GPIO_Init+0x230>)
 8000eac:	f003 fd70 	bl	8004990 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|LD2_Pin, GPIO_PIN_RESET);
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	f248 0110 	movw	r1, #32784	@ 0x8010
 8000eb6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000eba:	f003 fd69 	bl	8004990 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD5_Pin|GPIO_PIN_7|GPIO_PIN_8
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	f240 31a2 	movw	r1, #930	@ 0x3a2
 8000ec4:	485e      	ldr	r0, [pc, #376]	@ (8001040 <MX_GPIO_Init+0x234>)
 8000ec6:	f003 fd63 	bl	8004990 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USBPD_550mA_PROTECT_GPIO_Port, USBPD_550mA_PROTECT_Pin, GPIO_PIN_RESET);
 8000eca:	2200      	movs	r2, #0
 8000ecc:	2104      	movs	r1, #4
 8000ece:	485d      	ldr	r0, [pc, #372]	@ (8001044 <MX_GPIO_Init+0x238>)
 8000ed0:	f003 fd5e 	bl	8004990 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : JOYSTICK_SEL_Pin JOYSTICK_LEFT_Pin JOYSTICK_DOWN_Pin */
  GPIO_InitStruct.Pin = JOYSTICK_SEL_Pin|JOYSTICK_LEFT_Pin|JOYSTICK_DOWN_Pin;
 8000ed4:	f242 0330 	movw	r3, #8240	@ 0x2030
 8000ed8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000eda:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000ede:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ee0:	2301      	movs	r3, #1
 8000ee2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ee4:	f107 0314 	add.w	r3, r7, #20
 8000ee8:	4619      	mov	r1, r3
 8000eea:	4853      	ldr	r0, [pc, #332]	@ (8001038 <MX_GPIO_Init+0x22c>)
 8000eec:	f003 fbb6 	bl	800465c <HAL_GPIO_Init>

  /*Configure GPIO pins : BUCKBOOST_LOAD_1_Pin BUCKBOOST_LOAD_2_Pin PC0 PC1
                           BUCKBOOST_USBPD_EN_Pin USBPD_1A_PROTECT_Pin */
  GPIO_InitStruct.Pin = BUCKBOOST_LOAD_1_Pin|BUCKBOOST_LOAD_2_Pin|GPIO_PIN_0|GPIO_PIN_1
 8000ef0:	f24d 030b 	movw	r3, #53259	@ 0xd00b
 8000ef4:	617b      	str	r3, [r7, #20]
                          |BUCKBOOST_USBPD_EN_Pin|USBPD_1A_PROTECT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efa:	2300      	movs	r3, #0
 8000efc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000efe:	2300      	movs	r3, #0
 8000f00:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f02:	f107 0314 	add.w	r3, r7, #20
 8000f06:	4619      	mov	r1, r3
 8000f08:	484b      	ldr	r0, [pc, #300]	@ (8001038 <MX_GPIO_Init+0x22c>)
 8000f0a:	f003 fba7 	bl	800465c <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000f0e:	2303      	movs	r3, #3
 8000f10:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f12:	2301      	movs	r3, #1
 8000f14:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f16:	2300      	movs	r3, #0
 8000f18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000f1e:	f107 0314 	add.w	r3, r7, #20
 8000f22:	4619      	mov	r1, r3
 8000f24:	4845      	ldr	r0, [pc, #276]	@ (800103c <MX_GPIO_Init+0x230>)
 8000f26:	f003 fb99 	bl	800465c <HAL_GPIO_Init>

  /*Configure GPIO pin : USBPD_VIN_Pin */
  GPIO_InitStruct.Pin = USBPD_VIN_Pin;
 8000f2a:	2304      	movs	r3, #4
 8000f2c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f2e:	2303      	movs	r3, #3
 8000f30:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f32:	2300      	movs	r3, #0
 8000f34:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USBPD_VIN_GPIO_Port, &GPIO_InitStruct);
 8000f36:	f107 0314 	add.w	r3, r7, #20
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	483e      	ldr	r0, [pc, #248]	@ (8001038 <MX_GPIO_Init+0x22c>)
 8000f3e:	f003 fb8d 	bl	800465c <HAL_GPIO_Init>

  /*Configure GPIO pins : BUCKBOOST_VIN_Pin BUCKBOOST_I_IN_AVG_Pin BUCKBOOST_VOUT_Pin */
  GPIO_InitStruct.Pin = BUCKBOOST_VIN_Pin|BUCKBOOST_I_IN_AVG_Pin|BUCKBOOST_VOUT_Pin;
 8000f42:	230e      	movs	r3, #14
 8000f44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f46:	2303      	movs	r3, #3
 8000f48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f4e:	f107 0314 	add.w	r3, r7, #20
 8000f52:	4619      	mov	r1, r3
 8000f54:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f58:	f003 fb80 	bl	800465c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|LD2_Pin;
 8000f5c:	f248 0310 	movw	r3, #32784	@ 0x8010
 8000f60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f62:	2301      	movs	r3, #1
 8000f64:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f66:	2300      	movs	r3, #0
 8000f68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f6e:	f107 0314 	add.w	r3, r7, #20
 8000f72:	4619      	mov	r1, r3
 8000f74:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f78:	f003 fb70 	bl	800465c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD5_Pin PB7 PB8
                           PB9 */
  GPIO_InitStruct.Pin = LD3_Pin|LD5_Pin|GPIO_PIN_7|GPIO_PIN_8
 8000f7c:	f240 33a2 	movw	r3, #930	@ 0x3a2
 8000f80:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f82:	2301      	movs	r3, #1
 8000f84:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f86:	2300      	movs	r3, #0
 8000f88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f8e:	f107 0314 	add.w	r3, r7, #20
 8000f92:	4619      	mov	r1, r3
 8000f94:	482a      	ldr	r0, [pc, #168]	@ (8001040 <MX_GPIO_Init+0x234>)
 8000f96:	f003 fb61 	bl	800465c <HAL_GPIO_Init>

  /*Configure GPIO pins : JOYSTICK_RIGHT_Pin JOYSTICK_UP_Pin */
  GPIO_InitStruct.Pin = JOYSTICK_RIGHT_Pin|JOYSTICK_UP_Pin;
 8000f9a:	f240 4304 	movw	r3, #1028	@ 0x404
 8000f9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000fa0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000fa4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000faa:	f107 0314 	add.w	r3, r7, #20
 8000fae:	4619      	mov	r1, r3
 8000fb0:	4823      	ldr	r0, [pc, #140]	@ (8001040 <MX_GPIO_Init+0x234>)
 8000fb2:	f003 fb53 	bl	800465c <HAL_GPIO_Init>

  /*Configure GPIO pin : USBPD_550mA_PROTECT_Pin */
  GPIO_InitStruct.Pin = USBPD_550mA_PROTECT_Pin;
 8000fb6:	2304      	movs	r3, #4
 8000fb8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USBPD_550mA_PROTECT_GPIO_Port, &GPIO_InitStruct);
 8000fc6:	f107 0314 	add.w	r3, r7, #20
 8000fca:	4619      	mov	r1, r3
 8000fcc:	481d      	ldr	r0, [pc, #116]	@ (8001044 <MX_GPIO_Init+0x238>)
 8000fce:	f003 fb45 	bl	800465c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000fd2:	2310      	movs	r3, #16
 8000fd4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fd6:	2303      	movs	r3, #3
 8000fd8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fde:	f107 0314 	add.w	r3, r7, #20
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	4816      	ldr	r0, [pc, #88]	@ (8001040 <MX_GPIO_Init+0x234>)
 8000fe6:	f003 fb39 	bl	800465c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 8000fea:	2200      	movs	r2, #0
 8000fec:	2105      	movs	r1, #5
 8000fee:	2008      	movs	r0, #8
 8000ff0:	f003 fa4c 	bl	800448c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000ff4:	2008      	movs	r0, #8
 8000ff6:	f003 fa63 	bl	80044c0 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	2105      	movs	r1, #5
 8000ffe:	200a      	movs	r0, #10
 8001000:	f003 fa44 	bl	800448c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001004:	200a      	movs	r0, #10
 8001006:	f003 fa5b 	bl	80044c0 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 800100a:	2200      	movs	r2, #0
 800100c:	2105      	movs	r1, #5
 800100e:	2017      	movs	r0, #23
 8001010:	f003 fa3c 	bl	800448c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001014:	2017      	movs	r0, #23
 8001016:	f003 fa53 	bl	80044c0 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800101a:	2200      	movs	r2, #0
 800101c:	2105      	movs	r1, #5
 800101e:	2028      	movs	r0, #40	@ 0x28
 8001020:	f003 fa34 	bl	800448c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001024:	2028      	movs	r0, #40	@ 0x28
 8001026:	f003 fa4b 	bl	80044c0 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800102a:	bf00      	nop
 800102c:	3728      	adds	r7, #40	@ 0x28
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	40021000 	.word	0x40021000
 8001038:	48000800 	.word	0x48000800
 800103c:	48001400 	.word	0x48001400
 8001040:	48000400 	.word	0x48000400
 8001044:	48000c00 	.word	0x48000c00

08001048 <PWM_setduty>:

/* USER CODE BEGIN 4 */

static void PWM_setduty(uint8_t channel, uint16_t dutycycle)
{
 8001048:	b480      	push	{r7}
 800104a:	b085      	sub	sp, #20
 800104c:	af00      	add	r7, sp, #0
 800104e:	4603      	mov	r3, r0
 8001050:	460a      	mov	r2, r1
 8001052:	71fb      	strb	r3, [r7, #7]
 8001054:	4613      	mov	r3, r2
 8001056:	80bb      	strh	r3, [r7, #4]
	uint16_t calcduty=(htim3.Init.Period/100)*dutycycle;
 8001058:	4b1e      	ldr	r3, [pc, #120]	@ (80010d4 <PWM_setduty+0x8c>)
 800105a:	68db      	ldr	r3, [r3, #12]
 800105c:	4a1e      	ldr	r2, [pc, #120]	@ (80010d8 <PWM_setduty+0x90>)
 800105e:	fba2 2303 	umull	r2, r3, r2, r3
 8001062:	095b      	lsrs	r3, r3, #5
 8001064:	b29b      	uxth	r3, r3
 8001066:	88ba      	ldrh	r2, [r7, #4]
 8001068:	fb12 f303 	smulbb	r3, r2, r3
 800106c:	81fb      	strh	r3, [r7, #14]
	__HAL_TIM_SET_COMPARE(&htim3,channel,calcduty);
 800106e:	79fb      	ldrb	r3, [r7, #7]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d104      	bne.n	800107e <PWM_setduty+0x36>
 8001074:	4b17      	ldr	r3, [pc, #92]	@ (80010d4 <PWM_setduty+0x8c>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	89fa      	ldrh	r2, [r7, #14]
 800107a:	635a      	str	r2, [r3, #52]	@ 0x34

}
 800107c:	e023      	b.n	80010c6 <PWM_setduty+0x7e>
	__HAL_TIM_SET_COMPARE(&htim3,channel,calcduty);
 800107e:	79fb      	ldrb	r3, [r7, #7]
 8001080:	2b04      	cmp	r3, #4
 8001082:	d104      	bne.n	800108e <PWM_setduty+0x46>
 8001084:	4b13      	ldr	r3, [pc, #76]	@ (80010d4 <PWM_setduty+0x8c>)
 8001086:	681a      	ldr	r2, [r3, #0]
 8001088:	89fb      	ldrh	r3, [r7, #14]
 800108a:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800108c:	e01b      	b.n	80010c6 <PWM_setduty+0x7e>
	__HAL_TIM_SET_COMPARE(&htim3,channel,calcduty);
 800108e:	79fb      	ldrb	r3, [r7, #7]
 8001090:	2b08      	cmp	r3, #8
 8001092:	d104      	bne.n	800109e <PWM_setduty+0x56>
 8001094:	4b0f      	ldr	r3, [pc, #60]	@ (80010d4 <PWM_setduty+0x8c>)
 8001096:	681a      	ldr	r2, [r3, #0]
 8001098:	89fb      	ldrh	r3, [r7, #14]
 800109a:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 800109c:	e013      	b.n	80010c6 <PWM_setduty+0x7e>
	__HAL_TIM_SET_COMPARE(&htim3,channel,calcduty);
 800109e:	79fb      	ldrb	r3, [r7, #7]
 80010a0:	2b0c      	cmp	r3, #12
 80010a2:	d104      	bne.n	80010ae <PWM_setduty+0x66>
 80010a4:	4b0b      	ldr	r3, [pc, #44]	@ (80010d4 <PWM_setduty+0x8c>)
 80010a6:	681a      	ldr	r2, [r3, #0]
 80010a8:	89fb      	ldrh	r3, [r7, #14]
 80010aa:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80010ac:	e00b      	b.n	80010c6 <PWM_setduty+0x7e>
	__HAL_TIM_SET_COMPARE(&htim3,channel,calcduty);
 80010ae:	79fb      	ldrb	r3, [r7, #7]
 80010b0:	2b10      	cmp	r3, #16
 80010b2:	d104      	bne.n	80010be <PWM_setduty+0x76>
 80010b4:	4b07      	ldr	r3, [pc, #28]	@ (80010d4 <PWM_setduty+0x8c>)
 80010b6:	681a      	ldr	r2, [r3, #0]
 80010b8:	89fb      	ldrh	r3, [r7, #14]
 80010ba:	6493      	str	r3, [r2, #72]	@ 0x48
}
 80010bc:	e003      	b.n	80010c6 <PWM_setduty+0x7e>
	__HAL_TIM_SET_COMPARE(&htim3,channel,calcduty);
 80010be:	4b05      	ldr	r3, [pc, #20]	@ (80010d4 <PWM_setduty+0x8c>)
 80010c0:	681a      	ldr	r2, [r3, #0]
 80010c2:	89fb      	ldrh	r3, [r7, #14]
 80010c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80010c6:	bf00      	nop
 80010c8:	3714      	adds	r7, #20
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	20000298 	.word	0x20000298
 80010d8:	51eb851f 	.word	0x51eb851f

080010dc <StartADC>:

void StartADC(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
			HAL_ADC_Start(&hadc2);
 80010e0:	4820      	ldr	r0, [pc, #128]	@ (8001164 <StartADC+0x88>)
 80010e2:	f001 fbc5 	bl	8002870 <HAL_ADC_Start>
			   while(HAL_ADC_PollForConversion(&hadc2, 650000) != HAL_OK)
 80010e6:	bf00      	nop
 80010e8:	491f      	ldr	r1, [pc, #124]	@ (8001168 <StartADC+0x8c>)
 80010ea:	481e      	ldr	r0, [pc, #120]	@ (8001164 <StartADC+0x88>)
 80010ec:	f001 fca4 	bl	8002a38 <HAL_ADC_PollForConversion>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d1f8      	bne.n	80010e8 <StartADC+0xc>
			  {

			  }
			   value1 = HAL_ADC_GetValue(&hadc2);
 80010f6:	481b      	ldr	r0, [pc, #108]	@ (8001164 <StartADC+0x88>)
 80010f8:	f001 fda4 	bl	8002c44 <HAL_ADC_GetValue>
 80010fc:	4603      	mov	r3, r0
 80010fe:	4a1b      	ldr	r2, [pc, #108]	@ (800116c <StartADC+0x90>)
 8001100:	6013      	str	r3, [r2, #0]
			   value1_conv= __HAL_ADC_CALC_DATA_TO_VOLTAGE(Vref_mV,value1,ADC_RESOLUTION_12B);
 8001102:	4b1a      	ldr	r3, [pc, #104]	@ (800116c <StartADC+0x90>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	f640 42e4 	movw	r2, #3300	@ 0xce4
 800110a:	fb03 f202 	mul.w	r2, r3, r2
 800110e:	4b18      	ldr	r3, [pc, #96]	@ (8001170 <StartADC+0x94>)
 8001110:	fba3 1302 	umull	r1, r3, r3, r2
 8001114:	1ad2      	subs	r2, r2, r3
 8001116:	0852      	lsrs	r2, r2, #1
 8001118:	4413      	add	r3, r2
 800111a:	0adb      	lsrs	r3, r3, #11
 800111c:	4a15      	ldr	r2, [pc, #84]	@ (8001174 <StartADC+0x98>)
 800111e:	6013      	str	r3, [r2, #0]
			   HAL_ADC_Start(&hadc2);
 8001120:	4810      	ldr	r0, [pc, #64]	@ (8001164 <StartADC+0x88>)
 8001122:	f001 fba5 	bl	8002870 <HAL_ADC_Start>
			   while(HAL_ADC_PollForConversion(&hadc2, 650000) != HAL_OK)
 8001126:	bf00      	nop
 8001128:	490f      	ldr	r1, [pc, #60]	@ (8001168 <StartADC+0x8c>)
 800112a:	480e      	ldr	r0, [pc, #56]	@ (8001164 <StartADC+0x88>)
 800112c:	f001 fc84 	bl	8002a38 <HAL_ADC_PollForConversion>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	d1f8      	bne.n	8001128 <StartADC+0x4c>
			  {

			  }
			   value2 = HAL_ADC_GetValue(&hadc2);
 8001136:	480b      	ldr	r0, [pc, #44]	@ (8001164 <StartADC+0x88>)
 8001138:	f001 fd84 	bl	8002c44 <HAL_ADC_GetValue>
 800113c:	4603      	mov	r3, r0
 800113e:	4a0e      	ldr	r2, [pc, #56]	@ (8001178 <StartADC+0x9c>)
 8001140:	6013      	str	r3, [r2, #0]
			   value2_conv= __HAL_ADC_CALC_DATA_TO_VOLTAGE(Vref_mV,value2,ADC_RESOLUTION_12B);
 8001142:	4b0d      	ldr	r3, [pc, #52]	@ (8001178 <StartADC+0x9c>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	f640 42e4 	movw	r2, #3300	@ 0xce4
 800114a:	fb03 f202 	mul.w	r2, r3, r2
 800114e:	4b08      	ldr	r3, [pc, #32]	@ (8001170 <StartADC+0x94>)
 8001150:	fba3 1302 	umull	r1, r3, r3, r2
 8001154:	1ad2      	subs	r2, r2, r3
 8001156:	0852      	lsrs	r2, r2, #1
 8001158:	4413      	add	r3, r2
 800115a:	0adb      	lsrs	r3, r3, #11
 800115c:	4a07      	ldr	r2, [pc, #28]	@ (800117c <StartADC+0xa0>)
 800115e:	6013      	str	r3, [r2, #0]
}
 8001160:	bf00      	nop
 8001162:	bd80      	pop	{r7, pc}
 8001164:	200000a0 	.word	0x200000a0
 8001168:	0009eb10 	.word	0x0009eb10
 800116c:	20000084 	.word	0x20000084
 8001170:	00100101 	.word	0x00100101
 8001174:	2000008c 	.word	0x2000008c
 8001178:	20000088 	.word	0x20000088
 800117c:	20000090 	.word	0x20000090

08001180 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b082      	sub	sp, #8
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  switch (state) {
 8001188:	4b95      	ldr	r3, [pc, #596]	@ (80013e0 <StartDefaultTask+0x260>)
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d002      	beq.n	8001196 <StartDefaultTask+0x16>
 8001190:	2b01      	cmp	r3, #1
 8001192:	d007      	beq.n	80011a4 <StartDefaultTask+0x24>
 8001194:	e010      	b.n	80011b8 <StartDefaultTask+0x38>
	 	  	  	  case 0:
	 	  	  		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8001196:	2200      	movs	r2, #0
 8001198:	2110      	movs	r1, #16
 800119a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800119e:	f003 fbf7 	bl	8004990 <HAL_GPIO_WritePin>
	 	  	  		  break;
 80011a2:	e010      	b.n	80011c6 <StartDefaultTask+0x46>
	 	  			case 1:
	 	  				HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_4);
 80011a4:	2110      	movs	r1, #16
 80011a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011aa:	f003 fc09 	bl	80049c0 <HAL_GPIO_TogglePin>
	 	  				HAL_Delay(500);
 80011ae:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80011b2:	f000 ff19 	bl	8001fe8 <HAL_Delay>
	 	  				break;
 80011b6:	e006      	b.n	80011c6 <StartDefaultTask+0x46>
	 	  			default:
	 	  				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 80011b8:	2200      	movs	r2, #0
 80011ba:	2110      	movs	r1, #16
 80011bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011c0:	f003 fbe6 	bl	8004990 <HAL_GPIO_WritePin>
	 	  				break;
 80011c4:	bf00      	nop
	 	  		}
	  if(moveleft==1 && moveright==0 &&movedown==0&&moveup==0)
 80011c6:	4b87      	ldr	r3, [pc, #540]	@ (80013e4 <StartDefaultTask+0x264>)
 80011c8:	781b      	ldrb	r3, [r3, #0]
 80011ca:	2b01      	cmp	r3, #1
 80011cc:	d120      	bne.n	8001210 <StartDefaultTask+0x90>
 80011ce:	4b86      	ldr	r3, [pc, #536]	@ (80013e8 <StartDefaultTask+0x268>)
 80011d0:	781b      	ldrb	r3, [r3, #0]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d11c      	bne.n	8001210 <StartDefaultTask+0x90>
 80011d6:	4b85      	ldr	r3, [pc, #532]	@ (80013ec <StartDefaultTask+0x26c>)
 80011d8:	781b      	ldrb	r3, [r3, #0]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d118      	bne.n	8001210 <StartDefaultTask+0x90>
 80011de:	4b84      	ldr	r3, [pc, #528]	@ (80013f0 <StartDefaultTask+0x270>)
 80011e0:	781b      	ldrb	r3, [r3, #0]
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d114      	bne.n	8001210 <StartDefaultTask+0x90>
	  {
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, 1);
 80011e6:	2201      	movs	r2, #1
 80011e8:	2101      	movs	r1, #1
 80011ea:	4882      	ldr	r0, [pc, #520]	@ (80013f4 <StartDefaultTask+0x274>)
 80011ec:	f003 fbd0 	bl	8004990 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, 0);
 80011f0:	2200      	movs	r2, #0
 80011f2:	2102      	movs	r1, #2
 80011f4:	487f      	ldr	r0, [pc, #508]	@ (80013f4 <StartDefaultTask+0x274>)
 80011f6:	f003 fbcb 	bl	8004990 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 1);
 80011fa:	2201      	movs	r2, #1
 80011fc:	2101      	movs	r1, #1
 80011fe:	487e      	ldr	r0, [pc, #504]	@ (80013f8 <StartDefaultTask+0x278>)
 8001200:	f003 fbc6 	bl	8004990 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 1);
 8001204:	2201      	movs	r2, #1
 8001206:	2102      	movs	r1, #2
 8001208:	487b      	ldr	r0, [pc, #492]	@ (80013f8 <StartDefaultTask+0x278>)
 800120a:	f003 fbc1 	bl	8004990 <HAL_GPIO_WritePin>
 800120e:	e01b      	b.n	8001248 <StartDefaultTask+0xc8>
	  }
	  else if(moveleft==0 && moveright==0)
 8001210:	4b74      	ldr	r3, [pc, #464]	@ (80013e4 <StartDefaultTask+0x264>)
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d117      	bne.n	8001248 <StartDefaultTask+0xc8>
 8001218:	4b73      	ldr	r3, [pc, #460]	@ (80013e8 <StartDefaultTask+0x268>)
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d113      	bne.n	8001248 <StartDefaultTask+0xc8>
	  {
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, 1);
 8001220:	2201      	movs	r2, #1
 8001222:	2101      	movs	r1, #1
 8001224:	4873      	ldr	r0, [pc, #460]	@ (80013f4 <StartDefaultTask+0x274>)
 8001226:	f003 fbb3 	bl	8004990 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, 0);
 800122a:	2200      	movs	r2, #0
 800122c:	2102      	movs	r1, #2
 800122e:	4871      	ldr	r0, [pc, #452]	@ (80013f4 <StartDefaultTask+0x274>)
 8001230:	f003 fbae 	bl	8004990 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 1);
 8001234:	2201      	movs	r2, #1
 8001236:	2101      	movs	r1, #1
 8001238:	486f      	ldr	r0, [pc, #444]	@ (80013f8 <StartDefaultTask+0x278>)
 800123a:	f003 fba9 	bl	8004990 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 0);
 800123e:	2200      	movs	r2, #0
 8001240:	2102      	movs	r1, #2
 8001242:	486d      	ldr	r0, [pc, #436]	@ (80013f8 <StartDefaultTask+0x278>)
 8001244:	f003 fba4 	bl	8004990 <HAL_GPIO_WritePin>
	  }
	  if(moveright==1&&moveleft==0&&movedown==0&&moveup==0)
 8001248:	4b67      	ldr	r3, [pc, #412]	@ (80013e8 <StartDefaultTask+0x268>)
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	2b01      	cmp	r3, #1
 800124e:	d120      	bne.n	8001292 <StartDefaultTask+0x112>
 8001250:	4b64      	ldr	r3, [pc, #400]	@ (80013e4 <StartDefaultTask+0x264>)
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	2b00      	cmp	r3, #0
 8001256:	d11c      	bne.n	8001292 <StartDefaultTask+0x112>
 8001258:	4b64      	ldr	r3, [pc, #400]	@ (80013ec <StartDefaultTask+0x26c>)
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	2b00      	cmp	r3, #0
 800125e:	d118      	bne.n	8001292 <StartDefaultTask+0x112>
 8001260:	4b63      	ldr	r3, [pc, #396]	@ (80013f0 <StartDefaultTask+0x270>)
 8001262:	781b      	ldrb	r3, [r3, #0]
 8001264:	2b00      	cmp	r3, #0
 8001266:	d114      	bne.n	8001292 <StartDefaultTask+0x112>
	  {
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, 0);
 8001268:	2200      	movs	r2, #0
 800126a:	2101      	movs	r1, #1
 800126c:	4861      	ldr	r0, [pc, #388]	@ (80013f4 <StartDefaultTask+0x274>)
 800126e:	f003 fb8f 	bl	8004990 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, 1);
 8001272:	2201      	movs	r2, #1
 8001274:	2102      	movs	r1, #2
 8001276:	485f      	ldr	r0, [pc, #380]	@ (80013f4 <StartDefaultTask+0x274>)
 8001278:	f003 fb8a 	bl	8004990 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 0);
 800127c:	2200      	movs	r2, #0
 800127e:	2101      	movs	r1, #1
 8001280:	485d      	ldr	r0, [pc, #372]	@ (80013f8 <StartDefaultTask+0x278>)
 8001282:	f003 fb85 	bl	8004990 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 1);
 8001286:	2201      	movs	r2, #1
 8001288:	2102      	movs	r1, #2
 800128a:	485b      	ldr	r0, [pc, #364]	@ (80013f8 <StartDefaultTask+0x278>)
 800128c:	f003 fb80 	bl	8004990 <HAL_GPIO_WritePin>
 8001290:	e031      	b.n	80012f6 <StartDefaultTask+0x176>
	  }
	  else if(moveright==0&&moveleft==0)
 8001292:	4b55      	ldr	r3, [pc, #340]	@ (80013e8 <StartDefaultTask+0x268>)
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d12d      	bne.n	80012f6 <StartDefaultTask+0x176>
 800129a:	4b52      	ldr	r3, [pc, #328]	@ (80013e4 <StartDefaultTask+0x264>)
 800129c:	781b      	ldrb	r3, [r3, #0]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d129      	bne.n	80012f6 <StartDefaultTask+0x176>
	  	  {
	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 0);
 80012a2:	2200      	movs	r2, #0
 80012a4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80012a8:	4854      	ldr	r0, [pc, #336]	@ (80013fc <StartDefaultTask+0x27c>)
 80012aa:	f003 fb71 	bl	8004990 <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 0);
 80012ae:	2200      	movs	r2, #0
 80012b0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012b4:	4851      	ldr	r0, [pc, #324]	@ (80013fc <StartDefaultTask+0x27c>)
 80012b6:	f003 fb6b 	bl	8004990 <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 80012ba:	2200      	movs	r2, #0
 80012bc:	2180      	movs	r1, #128	@ 0x80
 80012be:	484f      	ldr	r0, [pc, #316]	@ (80013fc <StartDefaultTask+0x27c>)
 80012c0:	f003 fb66 	bl	8004990 <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 0);
 80012c4:	2200      	movs	r2, #0
 80012c6:	2120      	movs	r1, #32
 80012c8:	484c      	ldr	r0, [pc, #304]	@ (80013fc <StartDefaultTask+0x27c>)
 80012ca:	f003 fb61 	bl	8004990 <HAL_GPIO_WritePin>
  		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, 0);
 80012ce:	2200      	movs	r2, #0
 80012d0:	2101      	movs	r1, #1
 80012d2:	4848      	ldr	r0, [pc, #288]	@ (80013f4 <StartDefaultTask+0x274>)
 80012d4:	f003 fb5c 	bl	8004990 <HAL_GPIO_WritePin>
  		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, 0);
 80012d8:	2200      	movs	r2, #0
 80012da:	2102      	movs	r1, #2
 80012dc:	4845      	ldr	r0, [pc, #276]	@ (80013f4 <StartDefaultTask+0x274>)
 80012de:	f003 fb57 	bl	8004990 <HAL_GPIO_WritePin>
  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 0);
 80012e2:	2200      	movs	r2, #0
 80012e4:	2101      	movs	r1, #1
 80012e6:	4844      	ldr	r0, [pc, #272]	@ (80013f8 <StartDefaultTask+0x278>)
 80012e8:	f003 fb52 	bl	8004990 <HAL_GPIO_WritePin>
  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 0);
 80012ec:	2200      	movs	r2, #0
 80012ee:	2102      	movs	r1, #2
 80012f0:	4841      	ldr	r0, [pc, #260]	@ (80013f8 <StartDefaultTask+0x278>)
 80012f2:	f003 fb4d 	bl	8004990 <HAL_GPIO_WritePin>
	  	  }
	  if(moveup==1 && movedown==0 && moveright==0&&moveleft==0)
 80012f6:	4b3e      	ldr	r3, [pc, #248]	@ (80013f0 <StartDefaultTask+0x270>)
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	2b01      	cmp	r3, #1
 80012fc:	d122      	bne.n	8001344 <StartDefaultTask+0x1c4>
 80012fe:	4b3b      	ldr	r3, [pc, #236]	@ (80013ec <StartDefaultTask+0x26c>)
 8001300:	781b      	ldrb	r3, [r3, #0]
 8001302:	2b00      	cmp	r3, #0
 8001304:	d11e      	bne.n	8001344 <StartDefaultTask+0x1c4>
 8001306:	4b38      	ldr	r3, [pc, #224]	@ (80013e8 <StartDefaultTask+0x268>)
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d11a      	bne.n	8001344 <StartDefaultTask+0x1c4>
 800130e:	4b35      	ldr	r3, [pc, #212]	@ (80013e4 <StartDefaultTask+0x264>)
 8001310:	781b      	ldrb	r3, [r3, #0]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d116      	bne.n	8001344 <StartDefaultTask+0x1c4>
	 	  {
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 1);
 8001316:	2201      	movs	r2, #1
 8001318:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800131c:	4837      	ldr	r0, [pc, #220]	@ (80013fc <StartDefaultTask+0x27c>)
 800131e:	f003 fb37 	bl	8004990 <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 0);
 8001322:	2200      	movs	r2, #0
 8001324:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001328:	4834      	ldr	r0, [pc, #208]	@ (80013fc <StartDefaultTask+0x27c>)
 800132a:	f003 fb31 	bl	8004990 <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 800132e:	2201      	movs	r2, #1
 8001330:	2180      	movs	r1, #128	@ 0x80
 8001332:	4832      	ldr	r0, [pc, #200]	@ (80013fc <StartDefaultTask+0x27c>)
 8001334:	f003 fb2c 	bl	8004990 <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 1);
 8001338:	2201      	movs	r2, #1
 800133a:	2120      	movs	r1, #32
 800133c:	482f      	ldr	r0, [pc, #188]	@ (80013fc <StartDefaultTask+0x27c>)
 800133e:	f003 fb27 	bl	8004990 <HAL_GPIO_WritePin>
 8001342:	e025      	b.n	8001390 <StartDefaultTask+0x210>
	 	  }
	 	  else if(moveup==0 && movedown==0&& moveright==0&&moveleft==0)
 8001344:	4b2a      	ldr	r3, [pc, #168]	@ (80013f0 <StartDefaultTask+0x270>)
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d121      	bne.n	8001390 <StartDefaultTask+0x210>
 800134c:	4b27      	ldr	r3, [pc, #156]	@ (80013ec <StartDefaultTask+0x26c>)
 800134e:	781b      	ldrb	r3, [r3, #0]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d11d      	bne.n	8001390 <StartDefaultTask+0x210>
 8001354:	4b24      	ldr	r3, [pc, #144]	@ (80013e8 <StartDefaultTask+0x268>)
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d119      	bne.n	8001390 <StartDefaultTask+0x210>
 800135c:	4b21      	ldr	r3, [pc, #132]	@ (80013e4 <StartDefaultTask+0x264>)
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d115      	bne.n	8001390 <StartDefaultTask+0x210>
	 	  {
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 1);
 8001364:	2201      	movs	r2, #1
 8001366:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800136a:	4824      	ldr	r0, [pc, #144]	@ (80013fc <StartDefaultTask+0x27c>)
 800136c:	f003 fb10 	bl	8004990 <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 0);
 8001370:	2200      	movs	r2, #0
 8001372:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001376:	4821      	ldr	r0, [pc, #132]	@ (80013fc <StartDefaultTask+0x27c>)
 8001378:	f003 fb0a 	bl	8004990 <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 800137c:	2201      	movs	r2, #1
 800137e:	2180      	movs	r1, #128	@ 0x80
 8001380:	481e      	ldr	r0, [pc, #120]	@ (80013fc <StartDefaultTask+0x27c>)
 8001382:	f003 fb05 	bl	8004990 <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 0);
 8001386:	2200      	movs	r2, #0
 8001388:	2120      	movs	r1, #32
 800138a:	481c      	ldr	r0, [pc, #112]	@ (80013fc <StartDefaultTask+0x27c>)
 800138c:	f003 fb00 	bl	8004990 <HAL_GPIO_WritePin>
	 	  }
	 	  if(movedown==1&&moveup==0 && moveright==0&&moveleft==0)
 8001390:	4b16      	ldr	r3, [pc, #88]	@ (80013ec <StartDefaultTask+0x26c>)
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	2b01      	cmp	r3, #1
 8001396:	d133      	bne.n	8001400 <StartDefaultTask+0x280>
 8001398:	4b15      	ldr	r3, [pc, #84]	@ (80013f0 <StartDefaultTask+0x270>)
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d12f      	bne.n	8001400 <StartDefaultTask+0x280>
 80013a0:	4b11      	ldr	r3, [pc, #68]	@ (80013e8 <StartDefaultTask+0x268>)
 80013a2:	781b      	ldrb	r3, [r3, #0]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d12b      	bne.n	8001400 <StartDefaultTask+0x280>
 80013a8:	4b0e      	ldr	r3, [pc, #56]	@ (80013e4 <StartDefaultTask+0x264>)
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d127      	bne.n	8001400 <StartDefaultTask+0x280>
	 	  {
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 0);
 80013b0:	2200      	movs	r2, #0
 80013b2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80013b6:	4811      	ldr	r0, [pc, #68]	@ (80013fc <StartDefaultTask+0x27c>)
 80013b8:	f003 faea 	bl	8004990 <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 1);
 80013bc:	2201      	movs	r2, #1
 80013be:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80013c2:	480e      	ldr	r0, [pc, #56]	@ (80013fc <StartDefaultTask+0x27c>)
 80013c4:	f003 fae4 	bl	8004990 <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 80013c8:	2200      	movs	r2, #0
 80013ca:	2180      	movs	r1, #128	@ 0x80
 80013cc:	480b      	ldr	r0, [pc, #44]	@ (80013fc <StartDefaultTask+0x27c>)
 80013ce:	f003 fadf 	bl	8004990 <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 1);
 80013d2:	2201      	movs	r2, #1
 80013d4:	2120      	movs	r1, #32
 80013d6:	4809      	ldr	r0, [pc, #36]	@ (80013fc <StartDefaultTask+0x27c>)
 80013d8:	f003 fada 	bl	8004990 <HAL_GPIO_WritePin>
 80013dc:	e04a      	b.n	8001474 <StartDefaultTask+0x2f4>
 80013de:	bf00      	nop
 80013e0:	20000094 	.word	0x20000094
 80013e4:	20000095 	.word	0x20000095
 80013e8:	20000096 	.word	0x20000096
 80013ec:	20000098 	.word	0x20000098
 80013f0:	20000097 	.word	0x20000097
 80013f4:	48001400 	.word	0x48001400
 80013f8:	48000800 	.word	0x48000800
 80013fc:	48000400 	.word	0x48000400
	 	  }
	 	  else if(movedown==0&&moveup==0&& moveright==0&&moveleft==0)
 8001400:	4b1e      	ldr	r3, [pc, #120]	@ (800147c <StartDefaultTask+0x2fc>)
 8001402:	781b      	ldrb	r3, [r3, #0]
 8001404:	2b00      	cmp	r3, #0
 8001406:	d135      	bne.n	8001474 <StartDefaultTask+0x2f4>
 8001408:	4b1d      	ldr	r3, [pc, #116]	@ (8001480 <StartDefaultTask+0x300>)
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	2b00      	cmp	r3, #0
 800140e:	d131      	bne.n	8001474 <StartDefaultTask+0x2f4>
 8001410:	4b1c      	ldr	r3, [pc, #112]	@ (8001484 <StartDefaultTask+0x304>)
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d12d      	bne.n	8001474 <StartDefaultTask+0x2f4>
 8001418:	4b1b      	ldr	r3, [pc, #108]	@ (8001488 <StartDefaultTask+0x308>)
 800141a:	781b      	ldrb	r3, [r3, #0]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d129      	bne.n	8001474 <StartDefaultTask+0x2f4>
	 	  	  {
	 	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 0);
 8001420:	2200      	movs	r2, #0
 8001422:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001426:	4819      	ldr	r0, [pc, #100]	@ (800148c <StartDefaultTask+0x30c>)
 8001428:	f003 fab2 	bl	8004990 <HAL_GPIO_WritePin>
	 	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 0);
 800142c:	2200      	movs	r2, #0
 800142e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001432:	4816      	ldr	r0, [pc, #88]	@ (800148c <StartDefaultTask+0x30c>)
 8001434:	f003 faac 	bl	8004990 <HAL_GPIO_WritePin>
	 	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 8001438:	2200      	movs	r2, #0
 800143a:	2180      	movs	r1, #128	@ 0x80
 800143c:	4813      	ldr	r0, [pc, #76]	@ (800148c <StartDefaultTask+0x30c>)
 800143e:	f003 faa7 	bl	8004990 <HAL_GPIO_WritePin>
	 	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 0);
 8001442:	2200      	movs	r2, #0
 8001444:	2120      	movs	r1, #32
 8001446:	4811      	ldr	r0, [pc, #68]	@ (800148c <StartDefaultTask+0x30c>)
 8001448:	f003 faa2 	bl	8004990 <HAL_GPIO_WritePin>
		  		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, 0);
 800144c:	2200      	movs	r2, #0
 800144e:	2101      	movs	r1, #1
 8001450:	480f      	ldr	r0, [pc, #60]	@ (8001490 <StartDefaultTask+0x310>)
 8001452:	f003 fa9d 	bl	8004990 <HAL_GPIO_WritePin>
		  		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, 0);
 8001456:	2200      	movs	r2, #0
 8001458:	2102      	movs	r1, #2
 800145a:	480d      	ldr	r0, [pc, #52]	@ (8001490 <StartDefaultTask+0x310>)
 800145c:	f003 fa98 	bl	8004990 <HAL_GPIO_WritePin>
		  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 0);
 8001460:	2200      	movs	r2, #0
 8001462:	2101      	movs	r1, #1
 8001464:	480b      	ldr	r0, [pc, #44]	@ (8001494 <StartDefaultTask+0x314>)
 8001466:	f003 fa93 	bl	8004990 <HAL_GPIO_WritePin>
		  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 0);
 800146a:	2200      	movs	r2, #0
 800146c:	2102      	movs	r1, #2
 800146e:	4809      	ldr	r0, [pc, #36]	@ (8001494 <StartDefaultTask+0x314>)
 8001470:	f003 fa8e 	bl	8004990 <HAL_GPIO_WritePin>
	 	  	  }
    osDelay(5);
 8001474:	2005      	movs	r0, #5
 8001476:	f00a febf 	bl	800c1f8 <osDelay>
	  switch (state) {
 800147a:	e685      	b.n	8001188 <StartDefaultTask+0x8>
 800147c:	20000098 	.word	0x20000098
 8001480:	20000097 	.word	0x20000097
 8001484:	20000096 	.word	0x20000096
 8001488:	20000095 	.word	0x20000095
 800148c:	48000400 	.word	0x48000400
 8001490:	48001400 	.word	0x48001400
 8001494:	48000800 	.word	0x48000800

08001498 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)==0) {
 80014a0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80014a4:	4846      	ldr	r0, [pc, #280]	@ (80015c0 <StartTask02+0x128>)
 80014a6:	f003 fa5b 	bl	8004960 <HAL_GPIO_ReadPin>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d113      	bne.n	80014d8 <StartTask02+0x40>
		  debounceCounter[BUTTON_UP]++;
 80014b0:	4b44      	ldr	r3, [pc, #272]	@ (80015c4 <StartTask02+0x12c>)
 80014b2:	781b      	ldrb	r3, [r3, #0]
 80014b4:	3301      	adds	r3, #1
 80014b6:	b2da      	uxtb	r2, r3
 80014b8:	4b42      	ldr	r3, [pc, #264]	@ (80015c4 <StartTask02+0x12c>)
 80014ba:	701a      	strb	r2, [r3, #0]
		  if(debounceCounter[BUTTON_UP] == 4)
		  {
			// buttonState[BUTTON_UP] = TRUE;
		  }
	  		  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)==0) {
 80014bc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80014c0:	483f      	ldr	r0, [pc, #252]	@ (80015c0 <StartTask02+0x128>)
 80014c2:	f003 fa4d 	bl	8004960 <HAL_GPIO_ReadPin>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d105      	bne.n	80014d8 <StartTask02+0x40>

	  	  	  			  state++;
 80014cc:	4b3e      	ldr	r3, [pc, #248]	@ (80015c8 <StartTask02+0x130>)
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	3301      	adds	r3, #1
 80014d2:	b2da      	uxtb	r2, r3
 80014d4:	4b3c      	ldr	r3, [pc, #240]	@ (80015c8 <StartTask02+0x130>)
 80014d6:	701a      	strb	r2, [r3, #0]
	  		  }
	  	  	  	  }
	  	  	  	  if(state>1)
 80014d8:	4b3b      	ldr	r3, [pc, #236]	@ (80015c8 <StartTask02+0x130>)
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	2b01      	cmp	r3, #1
 80014de:	d902      	bls.n	80014e6 <StartTask02+0x4e>
	  	  	  	  {
	  	  	  		  state=0;
 80014e0:	4b39      	ldr	r3, [pc, #228]	@ (80015c8 <StartTask02+0x130>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	701a      	strb	r2, [r3, #0]
	  	  	  	  }
	  	  	  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4)==0) {
 80014e6:	2110      	movs	r1, #16
 80014e8:	4835      	ldr	r0, [pc, #212]	@ (80015c0 <StartTask02+0x128>)
 80014ea:	f003 fa39 	bl	8004960 <HAL_GPIO_ReadPin>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d10e      	bne.n	8001512 <StartTask02+0x7a>

	  	  	 	  		  HAL_Delay(500);
 80014f4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80014f8:	f000 fd76 	bl	8001fe8 <HAL_Delay>
	  	  	 	  		  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4)==0) {
 80014fc:	2110      	movs	r1, #16
 80014fe:	4830      	ldr	r0, [pc, #192]	@ (80015c0 <StartTask02+0x128>)
 8001500:	f003 fa2e 	bl	8004960 <HAL_GPIO_ReadPin>
 8001504:	4603      	mov	r3, r0
 8001506:	2b00      	cmp	r3, #0
 8001508:	d106      	bne.n	8001518 <StartTask02+0x80>

	  	  	 	  	  	  			  moveleft=1;
 800150a:	4b30      	ldr	r3, [pc, #192]	@ (80015cc <StartTask02+0x134>)
 800150c:	2201      	movs	r2, #1
 800150e:	701a      	strb	r2, [r3, #0]
 8001510:	e002      	b.n	8001518 <StartTask02+0x80>
	  	  	 	  		  }
	  	  	 	  	  	  	  }
	  	  	  	  	  	  	  	  else
	  	  	 	  	  	  	  {
	  	  	  	  	  	  	  		  moveleft=0;
 8001512:	4b2e      	ldr	r3, [pc, #184]	@ (80015cc <StartTask02+0x134>)
 8001514:	2200      	movs	r2, #0
 8001516:	701a      	strb	r2, [r3, #0]
	  	  	 	  	  	  	  }
	  	  	 	  	   if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)==0) {
 8001518:	2104      	movs	r1, #4
 800151a:	482d      	ldr	r0, [pc, #180]	@ (80015d0 <StartTask02+0x138>)
 800151c:	f003 fa20 	bl	8004960 <HAL_GPIO_ReadPin>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d10e      	bne.n	8001544 <StartTask02+0xac>

	  	  	 	  	  	  		  HAL_Delay(500);
 8001526:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800152a:	f000 fd5d 	bl	8001fe8 <HAL_Delay>
	  	  	 	  	  	  		  if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)==0) {
 800152e:	2104      	movs	r1, #4
 8001530:	4827      	ldr	r0, [pc, #156]	@ (80015d0 <StartTask02+0x138>)
 8001532:	f003 fa15 	bl	8004960 <HAL_GPIO_ReadPin>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d106      	bne.n	800154a <StartTask02+0xb2>

	  	  	 	  	  	  	  	  			  moveright=1;
 800153c:	4b25      	ldr	r3, [pc, #148]	@ (80015d4 <StartTask02+0x13c>)
 800153e:	2201      	movs	r2, #1
 8001540:	701a      	strb	r2, [r3, #0]
 8001542:	e002      	b.n	800154a <StartTask02+0xb2>
	  	  	 	  	  	  		  }
	  	  	 	  	  	  	  	  	  }
	  	  	 	  	   	   	   	   	  else
	  	  	 	  	  	  	  	  	  {
	  	  	 	  	  	  	  			moveright=0;
 8001544:	4b23      	ldr	r3, [pc, #140]	@ (80015d4 <StartTask02+0x13c>)
 8001546:	2200      	movs	r2, #0
 8001548:	701a      	strb	r2, [r3, #0]
	  	  	 	  	  	  	  	  	  }
	  	  	 	  if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10)==0) {
 800154a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800154e:	4820      	ldr	r0, [pc, #128]	@ (80015d0 <StartTask02+0x138>)
 8001550:	f003 fa06 	bl	8004960 <HAL_GPIO_ReadPin>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d10f      	bne.n	800157a <StartTask02+0xe2>

	  	  	 		  	  	 	  		  HAL_Delay(500);
 800155a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800155e:	f000 fd43 	bl	8001fe8 <HAL_Delay>
	  	  	 		  	  	 	  		  if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10)==0) {
 8001562:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001566:	481a      	ldr	r0, [pc, #104]	@ (80015d0 <StartTask02+0x138>)
 8001568:	f003 f9fa 	bl	8004960 <HAL_GPIO_ReadPin>
 800156c:	4603      	mov	r3, r0
 800156e:	2b00      	cmp	r3, #0
 8001570:	d106      	bne.n	8001580 <StartTask02+0xe8>

	  	  	 		  	  	 	  	  	  			  moveup=1;
 8001572:	4b19      	ldr	r3, [pc, #100]	@ (80015d8 <StartTask02+0x140>)
 8001574:	2201      	movs	r2, #1
 8001576:	701a      	strb	r2, [r3, #0]
 8001578:	e002      	b.n	8001580 <StartTask02+0xe8>
	  	  	 		  	  	 	  		  }
	  	  	 		  	  	 	  	  	  	  }
	  	  	 		  	  	  	  	  	  	  	  else
	  	  	 		  	  	 	  	  	  	  {
	  	  	 		  	  	  	  	  	moveup=0;
 800157a:	4b17      	ldr	r3, [pc, #92]	@ (80015d8 <StartTask02+0x140>)
 800157c:	2200      	movs	r2, #0
 800157e:	701a      	strb	r2, [r3, #0]
	  	  	 		  	  	 	  	  	  	  }
	  	  	 		  	  	 	  	   if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5)==0) {
 8001580:	2120      	movs	r1, #32
 8001582:	480f      	ldr	r0, [pc, #60]	@ (80015c0 <StartTask02+0x128>)
 8001584:	f003 f9ec 	bl	8004960 <HAL_GPIO_ReadPin>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d10e      	bne.n	80015ac <StartTask02+0x114>

	  	  	 		  	  	 	  	  	  		  HAL_Delay(500);
 800158e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001592:	f000 fd29 	bl	8001fe8 <HAL_Delay>
	  	  	 		  	  	 	  	  	  		  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5)==0) {
 8001596:	2120      	movs	r1, #32
 8001598:	4809      	ldr	r0, [pc, #36]	@ (80015c0 <StartTask02+0x128>)
 800159a:	f003 f9e1 	bl	8004960 <HAL_GPIO_ReadPin>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d106      	bne.n	80015b2 <StartTask02+0x11a>

	  	  	 		  	  	 	  	  	  	  	  			  movedown=1;
 80015a4:	4b0d      	ldr	r3, [pc, #52]	@ (80015dc <StartTask02+0x144>)
 80015a6:	2201      	movs	r2, #1
 80015a8:	701a      	strb	r2, [r3, #0]
 80015aa:	e002      	b.n	80015b2 <StartTask02+0x11a>
	  	  	 		  	  	 	  	  	  		  }
	  	  	 		  	  	 	  	  	  	  	  	  }
	  	  	 		  	  	 	  	   	   	   	   	  else
	  	  	 		  	  	 	  	  	  	  	  	  {
	  	  	 		  	  	 	  	   	   movedown=0;
 80015ac:	4b0b      	ldr	r3, [pc, #44]	@ (80015dc <StartTask02+0x144>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	701a      	strb	r2, [r3, #0]
	  	  	 		  	  	 	  	  	  	  	  	  }

									   StartADC();
 80015b2:	f7ff fd93 	bl	80010dc <StartADC>


    osDelay(10);
 80015b6:	200a      	movs	r0, #10
 80015b8:	f00a fe1e 	bl	800c1f8 <osDelay>
	  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)==0) {
 80015bc:	e770      	b.n	80014a0 <StartTask02+0x8>
 80015be:	bf00      	nop
 80015c0:	48000800 	.word	0x48000800
 80015c4:	2000009c 	.word	0x2000009c
 80015c8:	20000094 	.word	0x20000094
 80015cc:	20000095 	.word	0x20000095
 80015d0:	48000400 	.word	0x48000400
 80015d4:	20000096 	.word	0x20000096
 80015d8:	20000097 	.word	0x20000097
 80015dc:	20000098 	.word	0x20000098

080015e0 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
  for(;;)
  {
	  if(PositioningPhase==TRUE)
 80015e8:	4b61      	ldr	r3, [pc, #388]	@ (8001770 <StartTask03+0x190>)
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	2b01      	cmp	r3, #1
 80015ee:	f040 80bb 	bne.w	8001768 <StartTask03+0x188>
	  {

		  while(value2_conv>(Position_L_R+Hystersis) || value2_conv<(Position_L_R-Hystersis) )
 80015f2:	e04b      	b.n	800168c <StartTask03+0xac>
		  {
			  StartADC();
 80015f4:	f7ff fd72 	bl	80010dc <StartADC>
			  if(value2_conv>Position_L_R)
 80015f8:	4b5e      	ldr	r3, [pc, #376]	@ (8001774 <StartTask03+0x194>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8001600:	4293      	cmp	r3, r2
 8001602:	d914      	bls.n	800162e <StartTask03+0x4e>
			  {
				  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, 0);
 8001604:	2200      	movs	r2, #0
 8001606:	2101      	movs	r1, #1
 8001608:	485b      	ldr	r0, [pc, #364]	@ (8001778 <StartTask03+0x198>)
 800160a:	f003 f9c1 	bl	8004990 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, 1);
 800160e:	2201      	movs	r2, #1
 8001610:	2102      	movs	r1, #2
 8001612:	4859      	ldr	r0, [pc, #356]	@ (8001778 <StartTask03+0x198>)
 8001614:	f003 f9bc 	bl	8004990 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 0);
 8001618:	2200      	movs	r2, #0
 800161a:	2101      	movs	r1, #1
 800161c:	4857      	ldr	r0, [pc, #348]	@ (800177c <StartTask03+0x19c>)
 800161e:	f003 f9b7 	bl	8004990 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 1);
 8001622:	2201      	movs	r2, #1
 8001624:	2102      	movs	r1, #2
 8001626:	4855      	ldr	r0, [pc, #340]	@ (800177c <StartTask03+0x19c>)
 8001628:	f003 f9b2 	bl	8004990 <HAL_GPIO_WritePin>
 800162c:	e02e      	b.n	800168c <StartTask03+0xac>
			  }
			  else if(value2_conv<Position_L_R)
 800162e:	4b51      	ldr	r3, [pc, #324]	@ (8001774 <StartTask03+0x194>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8001636:	4293      	cmp	r3, r2
 8001638:	d814      	bhi.n	8001664 <StartTask03+0x84>
			  {
				  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, 1);
 800163a:	2201      	movs	r2, #1
 800163c:	2101      	movs	r1, #1
 800163e:	484e      	ldr	r0, [pc, #312]	@ (8001778 <StartTask03+0x198>)
 8001640:	f003 f9a6 	bl	8004990 <HAL_GPIO_WritePin>
				  		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, 0);
 8001644:	2200      	movs	r2, #0
 8001646:	2102      	movs	r1, #2
 8001648:	484b      	ldr	r0, [pc, #300]	@ (8001778 <StartTask03+0x198>)
 800164a:	f003 f9a1 	bl	8004990 <HAL_GPIO_WritePin>
				  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 1);
 800164e:	2201      	movs	r2, #1
 8001650:	2101      	movs	r1, #1
 8001652:	484a      	ldr	r0, [pc, #296]	@ (800177c <StartTask03+0x19c>)
 8001654:	f003 f99c 	bl	8004990 <HAL_GPIO_WritePin>
				  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 1);
 8001658:	2201      	movs	r2, #1
 800165a:	2102      	movs	r1, #2
 800165c:	4847      	ldr	r0, [pc, #284]	@ (800177c <StartTask03+0x19c>)
 800165e:	f003 f997 	bl	8004990 <HAL_GPIO_WritePin>
 8001662:	e013      	b.n	800168c <StartTask03+0xac>
			  }
			  else
			  {
				  	  	  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, 0);
 8001664:	2200      	movs	r2, #0
 8001666:	2101      	movs	r1, #1
 8001668:	4843      	ldr	r0, [pc, #268]	@ (8001778 <StartTask03+0x198>)
 800166a:	f003 f991 	bl	8004990 <HAL_GPIO_WritePin>
				  		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, 0);
 800166e:	2200      	movs	r2, #0
 8001670:	2102      	movs	r1, #2
 8001672:	4841      	ldr	r0, [pc, #260]	@ (8001778 <StartTask03+0x198>)
 8001674:	f003 f98c 	bl	8004990 <HAL_GPIO_WritePin>
				  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 0);
 8001678:	2200      	movs	r2, #0
 800167a:	2101      	movs	r1, #1
 800167c:	483f      	ldr	r0, [pc, #252]	@ (800177c <StartTask03+0x19c>)
 800167e:	f003 f987 	bl	8004990 <HAL_GPIO_WritePin>
				  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 0);
 8001682:	2200      	movs	r2, #0
 8001684:	2102      	movs	r1, #2
 8001686:	483d      	ldr	r0, [pc, #244]	@ (800177c <StartTask03+0x19c>)
 8001688:	f003 f982 	bl	8004990 <HAL_GPIO_WritePin>
		  while(value2_conv>(Position_L_R+Hystersis) || value2_conv<(Position_L_R-Hystersis) )
 800168c:	4b39      	ldr	r3, [pc, #228]	@ (8001774 <StartTask03+0x194>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f640 228c 	movw	r2, #2700	@ 0xa8c
 8001694:	4293      	cmp	r3, r2
 8001696:	d8ad      	bhi.n	80015f4 <StartTask03+0x14>
 8001698:	4b36      	ldr	r3, [pc, #216]	@ (8001774 <StartTask03+0x194>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f640 02fb 	movw	r2, #2299	@ 0x8fb
 80016a0:	4293      	cmp	r3, r2
 80016a2:	d9a7      	bls.n	80015f4 <StartTask03+0x14>
			  }


		  }

		  while(value1_conv>(Position_U_D+Hystersis) || value2_conv<(Position_U_D-Hystersis) )
 80016a4:	e051      	b.n	800174a <StartTask03+0x16a>
		  {
			  StartADC();
 80016a6:	f7ff fd19 	bl	80010dc <StartADC>
			  if(value1_conv>Position_U_D)
 80016aa:	4b35      	ldr	r3, [pc, #212]	@ (8001780 <StartTask03+0x1a0>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f640 228c 	movw	r2, #2700	@ 0xa8c
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d916      	bls.n	80016e4 <StartTask03+0x104>
			  			  {
				  	  	  	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 1);
 80016b6:	2201      	movs	r2, #1
 80016b8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80016bc:	4831      	ldr	r0, [pc, #196]	@ (8001784 <StartTask03+0x1a4>)
 80016be:	f003 f967 	bl	8004990 <HAL_GPIO_WritePin>
				  	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 0);
 80016c2:	2200      	movs	r2, #0
 80016c4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80016c8:	482e      	ldr	r0, [pc, #184]	@ (8001784 <StartTask03+0x1a4>)
 80016ca:	f003 f961 	bl	8004990 <HAL_GPIO_WritePin>
				  	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 80016ce:	2201      	movs	r2, #1
 80016d0:	2180      	movs	r1, #128	@ 0x80
 80016d2:	482c      	ldr	r0, [pc, #176]	@ (8001784 <StartTask03+0x1a4>)
 80016d4:	f003 f95c 	bl	8004990 <HAL_GPIO_WritePin>
				  	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 1);
 80016d8:	2201      	movs	r2, #1
 80016da:	2120      	movs	r1, #32
 80016dc:	4829      	ldr	r0, [pc, #164]	@ (8001784 <StartTask03+0x1a4>)
 80016de:	f003 f957 	bl	8004990 <HAL_GPIO_WritePin>
 80016e2:	e032      	b.n	800174a <StartTask03+0x16a>
			  			  }
			  			  else if(value1_conv<Position_U_D)
 80016e4:	4b26      	ldr	r3, [pc, #152]	@ (8001780 <StartTask03+0x1a0>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f640 228b 	movw	r2, #2699	@ 0xa8b
 80016ec:	4293      	cmp	r3, r2
 80016ee:	d816      	bhi.n	800171e <StartTask03+0x13e>
			  			  {
			  		 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 1);
 80016f0:	2201      	movs	r2, #1
 80016f2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80016f6:	4823      	ldr	r0, [pc, #140]	@ (8001784 <StartTask03+0x1a4>)
 80016f8:	f003 f94a 	bl	8004990 <HAL_GPIO_WritePin>
			  		 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 0);
 80016fc:	2200      	movs	r2, #0
 80016fe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001702:	4820      	ldr	r0, [pc, #128]	@ (8001784 <StartTask03+0x1a4>)
 8001704:	f003 f944 	bl	8004990 <HAL_GPIO_WritePin>
			  		 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 8001708:	2201      	movs	r2, #1
 800170a:	2180      	movs	r1, #128	@ 0x80
 800170c:	481d      	ldr	r0, [pc, #116]	@ (8001784 <StartTask03+0x1a4>)
 800170e:	f003 f93f 	bl	8004990 <HAL_GPIO_WritePin>
			  		 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 0);
 8001712:	2200      	movs	r2, #0
 8001714:	2120      	movs	r1, #32
 8001716:	481b      	ldr	r0, [pc, #108]	@ (8001784 <StartTask03+0x1a4>)
 8001718:	f003 f93a 	bl	8004990 <HAL_GPIO_WritePin>
 800171c:	e015      	b.n	800174a <StartTask03+0x16a>
			  			  }
			  			  else
								{
			  		 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 0);
 800171e:	2200      	movs	r2, #0
 8001720:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001724:	4817      	ldr	r0, [pc, #92]	@ (8001784 <StartTask03+0x1a4>)
 8001726:	f003 f933 	bl	8004990 <HAL_GPIO_WritePin>
			  		 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 0);
 800172a:	2200      	movs	r2, #0
 800172c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001730:	4814      	ldr	r0, [pc, #80]	@ (8001784 <StartTask03+0x1a4>)
 8001732:	f003 f92d 	bl	8004990 <HAL_GPIO_WritePin>
			  		 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 8001736:	2200      	movs	r2, #0
 8001738:	2180      	movs	r1, #128	@ 0x80
 800173a:	4812      	ldr	r0, [pc, #72]	@ (8001784 <StartTask03+0x1a4>)
 800173c:	f003 f928 	bl	8004990 <HAL_GPIO_WritePin>
			  		 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 0);
 8001740:	2200      	movs	r2, #0
 8001742:	2120      	movs	r1, #32
 8001744:	480f      	ldr	r0, [pc, #60]	@ (8001784 <StartTask03+0x1a4>)
 8001746:	f003 f923 	bl	8004990 <HAL_GPIO_WritePin>
		  while(value1_conv>(Position_U_D+Hystersis) || value2_conv<(Position_U_D-Hystersis) )
 800174a:	4b0d      	ldr	r3, [pc, #52]	@ (8001780 <StartTask03+0x1a0>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f640 3254 	movw	r2, #2900	@ 0xb54
 8001752:	4293      	cmp	r3, r2
 8001754:	d8a7      	bhi.n	80016a6 <StartTask03+0xc6>
 8001756:	4b07      	ldr	r3, [pc, #28]	@ (8001774 <StartTask03+0x194>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 800175e:	4293      	cmp	r3, r2
 8001760:	d9a1      	bls.n	80016a6 <StartTask03+0xc6>
								}

		  }
		  PositioningPhase=FALSE;
 8001762:	4b03      	ldr	r3, [pc, #12]	@ (8001770 <StartTask03+0x190>)
 8001764:	2200      	movs	r2, #0
 8001766:	701a      	strb	r2, [r3, #0]
	  }
    osDelay(1);
 8001768:	2001      	movs	r0, #1
 800176a:	f00a fd45 	bl	800c1f8 <osDelay>
	  if(PositioningPhase==TRUE)
 800176e:	e73b      	b.n	80015e8 <StartTask03+0x8>
 8001770:	20000099 	.word	0x20000099
 8001774:	20000090 	.word	0x20000090
 8001778:	48001400 	.word	0x48001400
 800177c:	48000800 	.word	0x48000800
 8001780:	2000008c 	.word	0x2000008c
 8001784:	48000400 	.word	0x48000400

08001788 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b082      	sub	sp, #8
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4a04      	ldr	r2, [pc, #16]	@ (80017a8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001796:	4293      	cmp	r3, r2
 8001798:	d101      	bne.n	800179e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800179a:	f000 fc07 	bl	8001fac <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800179e:	bf00      	nop
 80017a0:	3708      	adds	r7, #8
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	40012c00 	.word	0x40012c00

080017ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017b0:	b672      	cpsid	i
}
 80017b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017b4:	bf00      	nop
 80017b6:	e7fd      	b.n	80017b4 <Error_Handler+0x8>

080017b8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b082      	sub	sp, #8
 80017bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017be:	4b12      	ldr	r3, [pc, #72]	@ (8001808 <HAL_MspInit+0x50>)
 80017c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017c2:	4a11      	ldr	r2, [pc, #68]	@ (8001808 <HAL_MspInit+0x50>)
 80017c4:	f043 0301 	orr.w	r3, r3, #1
 80017c8:	6613      	str	r3, [r2, #96]	@ 0x60
 80017ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001808 <HAL_MspInit+0x50>)
 80017cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017ce:	f003 0301 	and.w	r3, r3, #1
 80017d2:	607b      	str	r3, [r7, #4]
 80017d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001808 <HAL_MspInit+0x50>)
 80017d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017da:	4a0b      	ldr	r2, [pc, #44]	@ (8001808 <HAL_MspInit+0x50>)
 80017dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80017e2:	4b09      	ldr	r3, [pc, #36]	@ (8001808 <HAL_MspInit+0x50>)
 80017e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017ea:	603b      	str	r3, [r7, #0]
 80017ec:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80017ee:	2200      	movs	r2, #0
 80017f0:	210f      	movs	r1, #15
 80017f2:	f06f 0001 	mvn.w	r0, #1
 80017f6:	f002 fe49 	bl	800448c <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80017fa:	f005 ff69 	bl	80076d0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017fe:	bf00      	nop
 8001800:	3708      	adds	r7, #8
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	40021000 	.word	0x40021000

0800180c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b09e      	sub	sp, #120	@ 0x78
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001814:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001818:	2200      	movs	r2, #0
 800181a:	601a      	str	r2, [r3, #0]
 800181c:	605a      	str	r2, [r3, #4]
 800181e:	609a      	str	r2, [r3, #8]
 8001820:	60da      	str	r2, [r3, #12]
 8001822:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001824:	f107 0310 	add.w	r3, r7, #16
 8001828:	2254      	movs	r2, #84	@ 0x54
 800182a:	2100      	movs	r1, #0
 800182c:	4618      	mov	r0, r3
 800182e:	f00d f9b3 	bl	800eb98 <memset>
  if(hadc->Instance==ADC2)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4a1e      	ldr	r2, [pc, #120]	@ (80018b0 <HAL_ADC_MspInit+0xa4>)
 8001838:	4293      	cmp	r3, r2
 800183a:	d134      	bne.n	80018a6 <HAL_ADC_MspInit+0x9a>

  /* USER CODE END ADC2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800183c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001840:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001842:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001846:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001848:	f107 0310 	add.w	r3, r7, #16
 800184c:	4618      	mov	r0, r3
 800184e:	f006 fcaf 	bl	80081b0 <HAL_RCCEx_PeriphCLKConfig>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d001      	beq.n	800185c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001858:	f7ff ffa8 	bl	80017ac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800185c:	4b15      	ldr	r3, [pc, #84]	@ (80018b4 <HAL_ADC_MspInit+0xa8>)
 800185e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001860:	4a14      	ldr	r2, [pc, #80]	@ (80018b4 <HAL_ADC_MspInit+0xa8>)
 8001862:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001866:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001868:	4b12      	ldr	r3, [pc, #72]	@ (80018b4 <HAL_ADC_MspInit+0xa8>)
 800186a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800186c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001870:	60fb      	str	r3, [r7, #12]
 8001872:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001874:	4b0f      	ldr	r3, [pc, #60]	@ (80018b4 <HAL_ADC_MspInit+0xa8>)
 8001876:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001878:	4a0e      	ldr	r2, [pc, #56]	@ (80018b4 <HAL_ADC_MspInit+0xa8>)
 800187a:	f043 0301 	orr.w	r3, r3, #1
 800187e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001880:	4b0c      	ldr	r3, [pc, #48]	@ (80018b4 <HAL_ADC_MspInit+0xa8>)
 8001882:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001884:	f003 0301 	and.w	r3, r3, #1
 8001888:	60bb      	str	r3, [r7, #8]
 800188a:	68bb      	ldr	r3, [r7, #8]
    /**ADC2 GPIO Configuration
    PA5     ------> ADC2_IN13
    PA6     ------> ADC2_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800188c:	2360      	movs	r3, #96	@ 0x60
 800188e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001890:	2303      	movs	r3, #3
 8001892:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001894:	2300      	movs	r3, #0
 8001896:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001898:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800189c:	4619      	mov	r1, r3
 800189e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018a2:	f002 fedb 	bl	800465c <HAL_GPIO_Init>

  /* USER CODE END ADC2_MspInit 1 */

  }

}
 80018a6:	bf00      	nop
 80018a8:	3778      	adds	r7, #120	@ 0x78
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	50000100 	.word	0x50000100
 80018b4:	40021000 	.word	0x40021000

080018b8 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b08c      	sub	sp, #48	@ 0x30
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c0:	f107 031c 	add.w	r3, r7, #28
 80018c4:	2200      	movs	r2, #0
 80018c6:	601a      	str	r2, [r3, #0]
 80018c8:	605a      	str	r2, [r3, #4]
 80018ca:	609a      	str	r2, [r3, #8]
 80018cc:	60da      	str	r2, [r3, #12]
 80018ce:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP2)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a3d      	ldr	r2, [pc, #244]	@ (80019cc <HAL_COMP_MspInit+0x114>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d119      	bne.n	800190e <HAL_COMP_MspInit+0x56>
  {
  /* USER CODE BEGIN COMP2_MspInit 0 */

  /* USER CODE END COMP2_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018da:	4b3d      	ldr	r3, [pc, #244]	@ (80019d0 <HAL_COMP_MspInit+0x118>)
 80018dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018de:	4a3c      	ldr	r2, [pc, #240]	@ (80019d0 <HAL_COMP_MspInit+0x118>)
 80018e0:	f043 0301 	orr.w	r3, r3, #1
 80018e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018e6:	4b3a      	ldr	r3, [pc, #232]	@ (80019d0 <HAL_COMP_MspInit+0x118>)
 80018e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018ea:	f003 0301 	and.w	r3, r3, #1
 80018ee:	61bb      	str	r3, [r7, #24]
 80018f0:	69bb      	ldr	r3, [r7, #24]
    /**COMP2 GPIO Configuration
    PA7     ------> COMP2_INP
    */
    GPIO_InitStruct.Pin = BUCK_RED_SENSE_Pin;
 80018f2:	2380      	movs	r3, #128	@ 0x80
 80018f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018f6:	2303      	movs	r3, #3
 80018f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fa:	2300      	movs	r3, #0
 80018fc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_RED_SENSE_GPIO_Port, &GPIO_InitStruct);
 80018fe:	f107 031c 	add.w	r3, r7, #28
 8001902:	4619      	mov	r1, r3
 8001904:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001908:	f002 fea8 	bl	800465c <HAL_GPIO_Init>
  /* USER CODE BEGIN COMP6_MspInit 1 */

  /* USER CODE END COMP6_MspInit 1 */
  }

}
 800190c:	e05a      	b.n	80019c4 <HAL_COMP_MspInit+0x10c>
  else if(hcomp->Instance==COMP3)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	4a30      	ldr	r2, [pc, #192]	@ (80019d4 <HAL_COMP_MspInit+0x11c>)
 8001914:	4293      	cmp	r3, r2
 8001916:	d119      	bne.n	800194c <HAL_COMP_MspInit+0x94>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001918:	4b2d      	ldr	r3, [pc, #180]	@ (80019d0 <HAL_COMP_MspInit+0x118>)
 800191a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800191c:	4a2c      	ldr	r2, [pc, #176]	@ (80019d0 <HAL_COMP_MspInit+0x118>)
 800191e:	f043 0301 	orr.w	r3, r3, #1
 8001922:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001924:	4b2a      	ldr	r3, [pc, #168]	@ (80019d0 <HAL_COMP_MspInit+0x118>)
 8001926:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001928:	f003 0301 	and.w	r3, r3, #1
 800192c:	617b      	str	r3, [r7, #20]
 800192e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = BUCK_GREEN_SENSE_Pin;
 8001930:	2301      	movs	r3, #1
 8001932:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001934:	2303      	movs	r3, #3
 8001936:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001938:	2300      	movs	r3, #0
 800193a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_GREEN_SENSE_GPIO_Port, &GPIO_InitStruct);
 800193c:	f107 031c 	add.w	r3, r7, #28
 8001940:	4619      	mov	r1, r3
 8001942:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001946:	f002 fe89 	bl	800465c <HAL_GPIO_Init>
}
 800194a:	e03b      	b.n	80019c4 <HAL_COMP_MspInit+0x10c>
  else if(hcomp->Instance==COMP4)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4a21      	ldr	r2, [pc, #132]	@ (80019d8 <HAL_COMP_MspInit+0x120>)
 8001952:	4293      	cmp	r3, r2
 8001954:	d118      	bne.n	8001988 <HAL_COMP_MspInit+0xd0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001956:	4b1e      	ldr	r3, [pc, #120]	@ (80019d0 <HAL_COMP_MspInit+0x118>)
 8001958:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800195a:	4a1d      	ldr	r2, [pc, #116]	@ (80019d0 <HAL_COMP_MspInit+0x118>)
 800195c:	f043 0302 	orr.w	r3, r3, #2
 8001960:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001962:	4b1b      	ldr	r3, [pc, #108]	@ (80019d0 <HAL_COMP_MspInit+0x118>)
 8001964:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001966:	f003 0302 	and.w	r3, r3, #2
 800196a:	613b      	str	r3, [r7, #16]
 800196c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = BUCK_BLUE_SENSE_Pin;
 800196e:	2301      	movs	r3, #1
 8001970:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001972:	2303      	movs	r3, #3
 8001974:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001976:	2300      	movs	r3, #0
 8001978:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_BLUE_SENSE_GPIO_Port, &GPIO_InitStruct);
 800197a:	f107 031c 	add.w	r3, r7, #28
 800197e:	4619      	mov	r1, r3
 8001980:	4816      	ldr	r0, [pc, #88]	@ (80019dc <HAL_COMP_MspInit+0x124>)
 8001982:	f002 fe6b 	bl	800465c <HAL_GPIO_Init>
}
 8001986:	e01d      	b.n	80019c4 <HAL_COMP_MspInit+0x10c>
  else if(hcomp->Instance==COMP6)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4a14      	ldr	r2, [pc, #80]	@ (80019e0 <HAL_COMP_MspInit+0x128>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d118      	bne.n	80019c4 <HAL_COMP_MspInit+0x10c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001992:	4b0f      	ldr	r3, [pc, #60]	@ (80019d0 <HAL_COMP_MspInit+0x118>)
 8001994:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001996:	4a0e      	ldr	r2, [pc, #56]	@ (80019d0 <HAL_COMP_MspInit+0x118>)
 8001998:	f043 0302 	orr.w	r3, r3, #2
 800199c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800199e:	4b0c      	ldr	r3, [pc, #48]	@ (80019d0 <HAL_COMP_MspInit+0x118>)
 80019a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019a2:	f003 0302 	and.w	r3, r3, #2
 80019a6:	60fb      	str	r3, [r7, #12]
 80019a8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BUCKBOOST_I_IN_SENSE_Pin;
 80019aa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80019ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019b0:	2303      	movs	r3, #3
 80019b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b4:	2300      	movs	r3, #0
 80019b6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCKBOOST_I_IN_SENSE_GPIO_Port, &GPIO_InitStruct);
 80019b8:	f107 031c 	add.w	r3, r7, #28
 80019bc:	4619      	mov	r1, r3
 80019be:	4807      	ldr	r0, [pc, #28]	@ (80019dc <HAL_COMP_MspInit+0x124>)
 80019c0:	f002 fe4c 	bl	800465c <HAL_GPIO_Init>
}
 80019c4:	bf00      	nop
 80019c6:	3730      	adds	r7, #48	@ 0x30
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	40010204 	.word	0x40010204
 80019d0:	40021000 	.word	0x40021000
 80019d4:	40010208 	.word	0x40010208
 80019d8:	4001020c 	.word	0x4001020c
 80019dc:	48000400 	.word	0x48000400
 80019e0:	40010214 	.word	0x40010214

080019e4 <HAL_HRTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hhrtim: HRTIM handle pointer
* @retval None
*/
void HAL_HRTIM_MspInit(HRTIM_HandleTypeDef* hhrtim)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b084      	sub	sp, #16
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  if(hhrtim->Instance==HRTIM1)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a11      	ldr	r2, [pc, #68]	@ (8001a38 <HAL_HRTIM_MspInit+0x54>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d11b      	bne.n	8001a2e <HAL_HRTIM_MspInit+0x4a>
  {
  /* USER CODE BEGIN HRTIM1_MspInit 0 */

  /* USER CODE END HRTIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_HRTIM1_CLK_ENABLE();
 80019f6:	4b11      	ldr	r3, [pc, #68]	@ (8001a3c <HAL_HRTIM_MspInit+0x58>)
 80019f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019fa:	4a10      	ldr	r2, [pc, #64]	@ (8001a3c <HAL_HRTIM_MspInit+0x58>)
 80019fc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001a00:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a02:	4b0e      	ldr	r3, [pc, #56]	@ (8001a3c <HAL_HRTIM_MspInit+0x58>)
 8001a04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a06:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001a0a:	60fb      	str	r3, [r7, #12]
 8001a0c:	68fb      	ldr	r3, [r7, #12]
    /* HRTIM1 interrupt Init */
    HAL_NVIC_SetPriority(HRTIM1_Master_IRQn, 5, 0);
 8001a0e:	2200      	movs	r2, #0
 8001a10:	2105      	movs	r1, #5
 8001a12:	2043      	movs	r0, #67	@ 0x43
 8001a14:	f002 fd3a 	bl	800448c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(HRTIM1_Master_IRQn);
 8001a18:	2043      	movs	r0, #67	@ 0x43
 8001a1a:	f002 fd51 	bl	80044c0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(HRTIM1_TIMF_IRQn, 5, 0);
 8001a1e:	2200      	movs	r2, #0
 8001a20:	2105      	movs	r1, #5
 8001a22:	204a      	movs	r0, #74	@ 0x4a
 8001a24:	f002 fd32 	bl	800448c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(HRTIM1_TIMF_IRQn);
 8001a28:	204a      	movs	r0, #74	@ 0x4a
 8001a2a:	f002 fd49 	bl	80044c0 <HAL_NVIC_EnableIRQ>

  /* USER CODE END HRTIM1_MspInit 1 */

  }

}
 8001a2e:	bf00      	nop
 8001a30:	3710      	adds	r7, #16
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	40016800 	.word	0x40016800
 8001a3c:	40021000 	.word	0x40021000

08001a40 <HAL_HRTIM_MspPostInit>:

void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef* hhrtim)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b08a      	sub	sp, #40	@ 0x28
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a48:	f107 0314 	add.w	r3, r7, #20
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	601a      	str	r2, [r3, #0]
 8001a50:	605a      	str	r2, [r3, #4]
 8001a52:	609a      	str	r2, [r3, #8]
 8001a54:	60da      	str	r2, [r3, #12]
 8001a56:	611a      	str	r2, [r3, #16]
  if(hhrtim->Instance==HRTIM1)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a37      	ldr	r2, [pc, #220]	@ (8001b3c <HAL_HRTIM_MspPostInit+0xfc>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d167      	bne.n	8001b32 <HAL_HRTIM_MspPostInit+0xf2>
  {
  /* USER CODE BEGIN HRTIM1_MspPostInit 0 */

  /* USER CODE END HRTIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a62:	4b37      	ldr	r3, [pc, #220]	@ (8001b40 <HAL_HRTIM_MspPostInit+0x100>)
 8001a64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a66:	4a36      	ldr	r2, [pc, #216]	@ (8001b40 <HAL_HRTIM_MspPostInit+0x100>)
 8001a68:	f043 0302 	orr.w	r3, r3, #2
 8001a6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a6e:	4b34      	ldr	r3, [pc, #208]	@ (8001b40 <HAL_HRTIM_MspPostInit+0x100>)
 8001a70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a72:	f003 0302 	and.w	r3, r3, #2
 8001a76:	613b      	str	r3, [r7, #16]
 8001a78:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a7a:	4b31      	ldr	r3, [pc, #196]	@ (8001b40 <HAL_HRTIM_MspPostInit+0x100>)
 8001a7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a7e:	4a30      	ldr	r2, [pc, #192]	@ (8001b40 <HAL_HRTIM_MspPostInit+0x100>)
 8001a80:	f043 0304 	orr.w	r3, r3, #4
 8001a84:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a86:	4b2e      	ldr	r3, [pc, #184]	@ (8001b40 <HAL_HRTIM_MspPostInit+0x100>)
 8001a88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a8a:	f003 0304 	and.w	r3, r3, #4
 8001a8e:	60fb      	str	r3, [r7, #12]
 8001a90:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a92:	4b2b      	ldr	r3, [pc, #172]	@ (8001b40 <HAL_HRTIM_MspPostInit+0x100>)
 8001a94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a96:	4a2a      	ldr	r2, [pc, #168]	@ (8001b40 <HAL_HRTIM_MspPostInit+0x100>)
 8001a98:	f043 0301 	orr.w	r3, r3, #1
 8001a9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a9e:	4b28      	ldr	r3, [pc, #160]	@ (8001b40 <HAL_HRTIM_MspPostInit+0x100>)
 8001aa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aa2:	f003 0301 	and.w	r3, r3, #1
 8001aa6:	60bb      	str	r3, [r7, #8]
 8001aa8:	68bb      	ldr	r3, [r7, #8]
    PC6     ------> HRTIM1_CHF1
    PC7     ------> HRTIM1_CHF2
    PC8     ------> HRTIM1_CHE1
    PA8     ------> HRTIM1_CHA1
    */
    GPIO_InitStruct.Pin = BUCKBOOST_P1_DRIVE_Pin|BUCKBOOST_N1_DRIVE_Pin|BUCKBOOST_N2_DRIVE_Pin|BUCKBOOST_P2_DRIVE_Pin;
 8001aaa:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001aae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab0:	2302      	movs	r3, #2
 8001ab2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ab8:	2303      	movs	r3, #3
 8001aba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 8001abc:	230d      	movs	r3, #13
 8001abe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ac0:	f107 0314 	add.w	r3, r7, #20
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	481f      	ldr	r0, [pc, #124]	@ (8001b44 <HAL_HRTIM_MspPostInit+0x104>)
 8001ac8:	f002 fdc8 	bl	800465c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUCK_RED_DRIVE_Pin|RC_TP4_Pin;
 8001acc:	23c0      	movs	r3, #192	@ 0xc0
 8001ace:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ad0:	2302      	movs	r3, #2
 8001ad2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ad8:	2303      	movs	r3, #3
 8001ada:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 8001adc:	230d      	movs	r3, #13
 8001ade:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ae0:	f107 0314 	add.w	r3, r7, #20
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	4818      	ldr	r0, [pc, #96]	@ (8001b48 <HAL_HRTIM_MspPostInit+0x108>)
 8001ae8:	f002 fdb8 	bl	800465c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUCK_GREEN_DRIVE_Pin;
 8001aec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001af0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001af2:	2302      	movs	r3, #2
 8001af4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af6:	2300      	movs	r3, #0
 8001af8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001afa:	2303      	movs	r3, #3
 8001afc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_HRTIM1;
 8001afe:	2303      	movs	r3, #3
 8001b00:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_GREEN_DRIVE_GPIO_Port, &GPIO_InitStruct);
 8001b02:	f107 0314 	add.w	r3, r7, #20
 8001b06:	4619      	mov	r1, r3
 8001b08:	480f      	ldr	r0, [pc, #60]	@ (8001b48 <HAL_HRTIM_MspPostInit+0x108>)
 8001b0a:	f002 fda7 	bl	800465c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUCK_BLUE_DRIVE_Pin;
 8001b0e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b14:	2302      	movs	r3, #2
 8001b16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b1c:	2303      	movs	r3, #3
 8001b1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 8001b20:	230d      	movs	r3, #13
 8001b22:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_BLUE_DRIVE_GPIO_Port, &GPIO_InitStruct);
 8001b24:	f107 0314 	add.w	r3, r7, #20
 8001b28:	4619      	mov	r1, r3
 8001b2a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b2e:	f002 fd95 	bl	800465c <HAL_GPIO_Init>
  /* USER CODE BEGIN HRTIM1_MspPostInit 1 */

  /* USER CODE END HRTIM1_MspPostInit 1 */
  }

}
 8001b32:	bf00      	nop
 8001b34:	3728      	adds	r7, #40	@ 0x28
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	40016800 	.word	0x40016800
 8001b40:	40021000 	.word	0x40021000
 8001b44:	48000400 	.word	0x48000400
 8001b48:	48000800 	.word	0x48000800

08001b4c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b085      	sub	sp, #20
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4a0a      	ldr	r2, [pc, #40]	@ (8001b84 <HAL_TIM_Base_MspInit+0x38>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d10b      	bne.n	8001b76 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001b5e:	4b0a      	ldr	r3, [pc, #40]	@ (8001b88 <HAL_TIM_Base_MspInit+0x3c>)
 8001b60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b62:	4a09      	ldr	r2, [pc, #36]	@ (8001b88 <HAL_TIM_Base_MspInit+0x3c>)
 8001b64:	f043 0302 	orr.w	r3, r3, #2
 8001b68:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b6a:	4b07      	ldr	r3, [pc, #28]	@ (8001b88 <HAL_TIM_Base_MspInit+0x3c>)
 8001b6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b6e:	f003 0302 	and.w	r3, r3, #2
 8001b72:	60fb      	str	r3, [r7, #12]
 8001b74:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001b76:	bf00      	nop
 8001b78:	3714      	adds	r7, #20
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr
 8001b82:	bf00      	nop
 8001b84:	40000400 	.word	0x40000400
 8001b88:	40021000 	.word	0x40021000

08001b8c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b088      	sub	sp, #32
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b94:	f107 030c 	add.w	r3, r7, #12
 8001b98:	2200      	movs	r2, #0
 8001b9a:	601a      	str	r2, [r3, #0]
 8001b9c:	605a      	str	r2, [r3, #4]
 8001b9e:	609a      	str	r2, [r3, #8]
 8001ba0:	60da      	str	r2, [r3, #12]
 8001ba2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a11      	ldr	r2, [pc, #68]	@ (8001bf0 <HAL_TIM_MspPostInit+0x64>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d11c      	bne.n	8001be8 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bae:	4b11      	ldr	r3, [pc, #68]	@ (8001bf4 <HAL_TIM_MspPostInit+0x68>)
 8001bb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bb2:	4a10      	ldr	r2, [pc, #64]	@ (8001bf4 <HAL_TIM_MspPostInit+0x68>)
 8001bb4:	f043 0304 	orr.w	r3, r3, #4
 8001bb8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bba:	4b0e      	ldr	r3, [pc, #56]	@ (8001bf4 <HAL_TIM_MspPostInit+0x68>)
 8001bbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bbe:	f003 0304 	and.w	r3, r3, #4
 8001bc2:	60bb      	str	r3, [r7, #8]
 8001bc4:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC9     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001bc6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001bca:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bcc:	2302      	movs	r3, #2
 8001bce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001bd8:	2302      	movs	r3, #2
 8001bda:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bdc:	f107 030c 	add.w	r3, r7, #12
 8001be0:	4619      	mov	r1, r3
 8001be2:	4805      	ldr	r0, [pc, #20]	@ (8001bf8 <HAL_TIM_MspPostInit+0x6c>)
 8001be4:	f002 fd3a 	bl	800465c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001be8:	bf00      	nop
 8001bea:	3720      	adds	r7, #32
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	40000400 	.word	0x40000400
 8001bf4:	40021000 	.word	0x40021000
 8001bf8:	48000800 	.word	0x48000800

08001bfc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b09e      	sub	sp, #120	@ 0x78
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c04:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001c08:	2200      	movs	r2, #0
 8001c0a:	601a      	str	r2, [r3, #0]
 8001c0c:	605a      	str	r2, [r3, #4]
 8001c0e:	609a      	str	r2, [r3, #8]
 8001c10:	60da      	str	r2, [r3, #12]
 8001c12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c14:	f107 0310 	add.w	r3, r7, #16
 8001c18:	2254      	movs	r2, #84	@ 0x54
 8001c1a:	2100      	movs	r1, #0
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f00c ffbb 	bl	800eb98 <memset>
  if(huart->Instance==USART3)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4a23      	ldr	r2, [pc, #140]	@ (8001cb4 <HAL_UART_MspInit+0xb8>)
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d13e      	bne.n	8001caa <HAL_UART_MspInit+0xae>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001c2c:	2304      	movs	r3, #4
 8001c2e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001c30:	2300      	movs	r3, #0
 8001c32:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c34:	f107 0310 	add.w	r3, r7, #16
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f006 fab9 	bl	80081b0 <HAL_RCCEx_PeriphCLKConfig>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d001      	beq.n	8001c48 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001c44:	f7ff fdb2 	bl	80017ac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001c48:	4b1b      	ldr	r3, [pc, #108]	@ (8001cb8 <HAL_UART_MspInit+0xbc>)
 8001c4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c4c:	4a1a      	ldr	r2, [pc, #104]	@ (8001cb8 <HAL_UART_MspInit+0xbc>)
 8001c4e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c52:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c54:	4b18      	ldr	r3, [pc, #96]	@ (8001cb8 <HAL_UART_MspInit+0xbc>)
 8001c56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c58:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001c5c:	60fb      	str	r3, [r7, #12]
 8001c5e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c60:	4b15      	ldr	r3, [pc, #84]	@ (8001cb8 <HAL_UART_MspInit+0xbc>)
 8001c62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c64:	4a14      	ldr	r2, [pc, #80]	@ (8001cb8 <HAL_UART_MspInit+0xbc>)
 8001c66:	f043 0304 	orr.w	r3, r3, #4
 8001c6a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c6c:	4b12      	ldr	r3, [pc, #72]	@ (8001cb8 <HAL_UART_MspInit+0xbc>)
 8001c6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c70:	f003 0304 	and.w	r3, r3, #4
 8001c74:	60bb      	str	r3, [r7, #8]
 8001c76:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = USART3_TX_Pin|USART3_RX_Pin;
 8001c78:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001c7c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c7e:	2302      	movs	r3, #2
 8001c80:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c82:	2300      	movs	r3, #0
 8001c84:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001c86:	2301      	movs	r3, #1
 8001c88:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001c8a:	2307      	movs	r3, #7
 8001c8c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c8e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001c92:	4619      	mov	r1, r3
 8001c94:	4809      	ldr	r0, [pc, #36]	@ (8001cbc <HAL_UART_MspInit+0xc0>)
 8001c96:	f002 fce1 	bl	800465c <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	2105      	movs	r1, #5
 8001c9e:	2027      	movs	r0, #39	@ 0x27
 8001ca0:	f002 fbf4 	bl	800448c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001ca4:	2027      	movs	r0, #39	@ 0x27
 8001ca6:	f002 fc0b 	bl	80044c0 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8001caa:	bf00      	nop
 8001cac:	3778      	adds	r7, #120	@ 0x78
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	40004800 	.word	0x40004800
 8001cb8:	40021000 	.word	0x40021000
 8001cbc:	48000800 	.word	0x48000800

08001cc0 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b098      	sub	sp, #96	@ 0x60
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001cc8:	f107 030c 	add.w	r3, r7, #12
 8001ccc:	2254      	movs	r2, #84	@ 0x54
 8001cce:	2100      	movs	r1, #0
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f00c ff61 	bl	800eb98 <memset>
  if(hpcd->Instance==USB)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	4a15      	ldr	r2, [pc, #84]	@ (8001d30 <HAL_PCD_MspInit+0x70>)
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	d122      	bne.n	8001d26 <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001ce0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ce4:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001cea:	f107 030c 	add.w	r3, r7, #12
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f006 fa5e 	bl	80081b0 <HAL_RCCEx_PeriphCLKConfig>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 8001cfa:	f7ff fd57 	bl	80017ac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8001cfe:	4b0d      	ldr	r3, [pc, #52]	@ (8001d34 <HAL_PCD_MspInit+0x74>)
 8001d00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d02:	4a0c      	ldr	r2, [pc, #48]	@ (8001d34 <HAL_PCD_MspInit+0x74>)
 8001d04:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001d08:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d0a:	4b0a      	ldr	r3, [pc, #40]	@ (8001d34 <HAL_PCD_MspInit+0x74>)
 8001d0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d0e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001d12:	60bb      	str	r3, [r7, #8]
 8001d14:	68bb      	ldr	r3, [r7, #8]
    /* USB interrupt Init */
    HAL_NVIC_SetPriority(USB_HP_IRQn, 5, 0);
 8001d16:	2200      	movs	r2, #0
 8001d18:	2105      	movs	r1, #5
 8001d1a:	2013      	movs	r0, #19
 8001d1c:	f002 fbb6 	bl	800448c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_IRQn);
 8001d20:	2013      	movs	r0, #19
 8001d22:	f002 fbcd 	bl	80044c0 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USB_MspInit 1 */

  }

}
 8001d26:	bf00      	nop
 8001d28:	3760      	adds	r7, #96	@ 0x60
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	40005c00 	.word	0x40005c00
 8001d34:	40021000 	.word	0x40021000

08001d38 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b08c      	sub	sp, #48	@ 0x30
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001d40:	2300      	movs	r3, #0
 8001d42:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8001d44:	2300      	movs	r3, #0
 8001d46:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001d48:	4b2c      	ldr	r3, [pc, #176]	@ (8001dfc <HAL_InitTick+0xc4>)
 8001d4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d4c:	4a2b      	ldr	r2, [pc, #172]	@ (8001dfc <HAL_InitTick+0xc4>)
 8001d4e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001d52:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d54:	4b29      	ldr	r3, [pc, #164]	@ (8001dfc <HAL_InitTick+0xc4>)
 8001d56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d58:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001d5c:	60bb      	str	r3, [r7, #8]
 8001d5e:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001d60:	f107 020c 	add.w	r2, r7, #12
 8001d64:	f107 0310 	add.w	r3, r7, #16
 8001d68:	4611      	mov	r1, r2
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f006 f9a8 	bl	80080c0 <HAL_RCC_GetClockConfig>
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001d70:	f006 f990 	bl	8008094 <HAL_RCC_GetPCLK2Freq>
 8001d74:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001d76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d78:	4a21      	ldr	r2, [pc, #132]	@ (8001e00 <HAL_InitTick+0xc8>)
 8001d7a:	fba2 2303 	umull	r2, r3, r2, r3
 8001d7e:	0c9b      	lsrs	r3, r3, #18
 8001d80:	3b01      	subs	r3, #1
 8001d82:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001d84:	4b1f      	ldr	r3, [pc, #124]	@ (8001e04 <HAL_InitTick+0xcc>)
 8001d86:	4a20      	ldr	r2, [pc, #128]	@ (8001e08 <HAL_InitTick+0xd0>)
 8001d88:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001d8a:	4b1e      	ldr	r3, [pc, #120]	@ (8001e04 <HAL_InitTick+0xcc>)
 8001d8c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001d90:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001d92:	4a1c      	ldr	r2, [pc, #112]	@ (8001e04 <HAL_InitTick+0xcc>)
 8001d94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d96:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001d98:	4b1a      	ldr	r3, [pc, #104]	@ (8001e04 <HAL_InitTick+0xcc>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d9e:	4b19      	ldr	r3, [pc, #100]	@ (8001e04 <HAL_InitTick+0xcc>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim1);
 8001da4:	4817      	ldr	r0, [pc, #92]	@ (8001e04 <HAL_InitTick+0xcc>)
 8001da6:	f006 fc51 	bl	800864c <HAL_TIM_Base_Init>
 8001daa:	4603      	mov	r3, r0
 8001dac:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001db0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d11b      	bne.n	8001df0 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001db8:	4812      	ldr	r0, [pc, #72]	@ (8001e04 <HAL_InitTick+0xcc>)
 8001dba:	f006 fc9f 	bl	80086fc <HAL_TIM_Base_Start_IT>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001dc4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d111      	bne.n	8001df0 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001dcc:	2019      	movs	r0, #25
 8001dce:	f002 fb77 	bl	80044c0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2b0f      	cmp	r3, #15
 8001dd6:	d808      	bhi.n	8001dea <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8001dd8:	2200      	movs	r2, #0
 8001dda:	6879      	ldr	r1, [r7, #4]
 8001ddc:	2019      	movs	r0, #25
 8001dde:	f002 fb55 	bl	800448c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001de2:	4a0a      	ldr	r2, [pc, #40]	@ (8001e0c <HAL_InitTick+0xd4>)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6013      	str	r3, [r2, #0]
 8001de8:	e002      	b.n	8001df0 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8001dea:	2301      	movs	r3, #1
 8001dec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001df0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	3730      	adds	r7, #48	@ 0x30
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	40021000 	.word	0x40021000
 8001e00:	431bde83 	.word	0x431bde83
 8001e04:	20000660 	.word	0x20000660
 8001e08:	40012c00 	.word	0x40012c00
 8001e0c:	2000000c 	.word	0x2000000c

08001e10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e10:	b480      	push	{r7}
 8001e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e14:	bf00      	nop
 8001e16:	e7fd      	b.n	8001e14 <NMI_Handler+0x4>

08001e18 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e1c:	bf00      	nop
 8001e1e:	e7fd      	b.n	8001e1c <HardFault_Handler+0x4>

08001e20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e24:	bf00      	nop
 8001e26:	e7fd      	b.n	8001e24 <MemManage_Handler+0x4>

08001e28 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e2c:	bf00      	nop
 8001e2e:	e7fd      	b.n	8001e2c <BusFault_Handler+0x4>

08001e30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e34:	bf00      	nop
 8001e36:	e7fd      	b.n	8001e34 <UsageFault_Handler+0x4>

08001e38 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e3c:	bf00      	nop
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr

08001e46 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001e46:	b580      	push	{r7, lr}
 8001e48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOYSTICK_RIGHT_Pin);
 8001e4a:	2004      	movs	r0, #4
 8001e4c:	f002 fdd2 	bl	80049f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001e50:	bf00      	nop
 8001e52:	bd80      	pop	{r7, pc}

08001e54 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOYSTICK_LEFT_Pin);
 8001e58:	2010      	movs	r0, #16
 8001e5a:	f002 fdcb 	bl	80049f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001e5e:	bf00      	nop
 8001e60:	bd80      	pop	{r7, pc}
	...

08001e64 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc2);
 8001e68:	4802      	ldr	r0, [pc, #8]	@ (8001e74 <ADC1_2_IRQHandler+0x10>)
 8001e6a:	f000 fef9 	bl	8002c60 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001e6e:	bf00      	nop
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	bf00      	nop
 8001e74:	200000a0 	.word	0x200000a0

08001e78 <USB_HP_IRQHandler>:

/**
  * @brief This function handles USB high priority interrupt remap.
  */
void USB_HP_IRQHandler(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_IRQn 0 */

  /* USER CODE END USB_HP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001e7c:	4802      	ldr	r0, [pc, #8]	@ (8001e88 <USB_HP_IRQHandler+0x10>)
 8001e7e:	f004 f92b 	bl	80060d8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_HP_IRQn 1 */

  /* USER CODE END USB_HP_IRQn 1 */
}
 8001e82:	bf00      	nop
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	20000378 	.word	0x20000378

08001e8c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOYSTICK_DOWN_Pin);
 8001e90:	2020      	movs	r0, #32
 8001e92:	f002 fdaf 	bl	80049f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001e96:	bf00      	nop
 8001e98:	bd80      	pop	{r7, pc}
	...

08001e9c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001ea0:	4802      	ldr	r0, [pc, #8]	@ (8001eac <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001ea2:	f006 fe17 	bl	8008ad4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001ea6:	bf00      	nop
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	20000660 	.word	0x20000660

08001eb0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001eb4:	4802      	ldr	r0, [pc, #8]	@ (8001ec0 <USART3_IRQHandler+0x10>)
 8001eb6:	f008 f809 	bl	8009ecc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001eba:	bf00      	nop
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	200002e4 	.word	0x200002e4

08001ec4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOYSTICK_UP_Pin);
 8001ec8:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001ecc:	f002 fd92 	bl	80049f4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(JOYSTICK_SEL_Pin);
 8001ed0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001ed4:	f002 fd8e 	bl	80049f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001ed8:	bf00      	nop
 8001eda:	bd80      	pop	{r7, pc}

08001edc <HRTIM1_Master_IRQHandler>:

/**
  * @brief This function handles HRTIM master timer global interrupt.
  */
void HRTIM1_Master_IRQHandler(void)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HRTIM1_Master_IRQn 0 */

  /* USER CODE END HRTIM1_Master_IRQn 0 */
  HAL_HRTIM_IRQHandler(&hhrtim1,HRTIM_TIMERINDEX_MASTER);
 8001ee0:	2106      	movs	r1, #6
 8001ee2:	4802      	ldr	r0, [pc, #8]	@ (8001eec <HRTIM1_Master_IRQHandler+0x10>)
 8001ee4:	f003 f81f 	bl	8004f26 <HAL_HRTIM_IRQHandler>
  /* USER CODE BEGIN HRTIM1_Master_IRQn 1 */

  /* USER CODE END HRTIM1_Master_IRQn 1 */
}
 8001ee8:	bf00      	nop
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	2000019c 	.word	0x2000019c

08001ef0 <HRTIM1_TIMF_IRQHandler>:

/**
  * @brief This function handles HRTIM timer F global interrupt.
  */
void HRTIM1_TIMF_IRQHandler(void)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HRTIM1_TIMF_IRQn 0 */

  /* USER CODE END HRTIM1_TIMF_IRQn 0 */
  HAL_HRTIM_IRQHandler(&hhrtim1,HRTIM_TIMERINDEX_TIMER_F);
 8001ef4:	2105      	movs	r1, #5
 8001ef6:	4802      	ldr	r0, [pc, #8]	@ (8001f00 <HRTIM1_TIMF_IRQHandler+0x10>)
 8001ef8:	f003 f815 	bl	8004f26 <HAL_HRTIM_IRQHandler>
  /* USER CODE BEGIN HRTIM1_TIMF_IRQn 1 */

  /* USER CODE END HRTIM1_TIMF_IRQn 1 */
}
 8001efc:	bf00      	nop
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	2000019c 	.word	0x2000019c

08001f04 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001f04:	b480      	push	{r7}
 8001f06:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001f08:	4b06      	ldr	r3, [pc, #24]	@ (8001f24 <SystemInit+0x20>)
 8001f0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f0e:	4a05      	ldr	r2, [pc, #20]	@ (8001f24 <SystemInit+0x20>)
 8001f10:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f14:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f18:	bf00      	nop
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr
 8001f22:	bf00      	nop
 8001f24:	e000ed00 	.word	0xe000ed00

08001f28 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001f28:	480d      	ldr	r0, [pc, #52]	@ (8001f60 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001f2a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001f2c:	f7ff ffea 	bl	8001f04 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f30:	480c      	ldr	r0, [pc, #48]	@ (8001f64 <LoopForever+0x6>)
  ldr r1, =_edata
 8001f32:	490d      	ldr	r1, [pc, #52]	@ (8001f68 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001f34:	4a0d      	ldr	r2, [pc, #52]	@ (8001f6c <LoopForever+0xe>)
  movs r3, #0
 8001f36:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001f38:	e002      	b.n	8001f40 <LoopCopyDataInit>

08001f3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f3e:	3304      	adds	r3, #4

08001f40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f44:	d3f9      	bcc.n	8001f3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f46:	4a0a      	ldr	r2, [pc, #40]	@ (8001f70 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001f48:	4c0a      	ldr	r4, [pc, #40]	@ (8001f74 <LoopForever+0x16>)
  movs r3, #0
 8001f4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f4c:	e001      	b.n	8001f52 <LoopFillZerobss>

08001f4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f50:	3204      	adds	r2, #4

08001f52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f54:	d3fb      	bcc.n	8001f4e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f56:	f00c fe7d 	bl	800ec54 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001f5a:	f7fe fae1 	bl	8000520 <main>

08001f5e <LoopForever>:

LoopForever:
    b LoopForever
 8001f5e:	e7fe      	b.n	8001f5e <LoopForever>
  ldr   r0, =_estack
 8001f60:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001f64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f68:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001f6c:	0800ee78 	.word	0x0800ee78
  ldr r2, =_sbss
 8001f70:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001f74:	20003ce8 	.word	0x20003ce8

08001f78 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001f78:	e7fe      	b.n	8001f78 <ADC3_IRQHandler>

08001f7a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f7a:	b580      	push	{r7, lr}
 8001f7c:	b082      	sub	sp, #8
 8001f7e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001f80:	2300      	movs	r3, #0
 8001f82:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f84:	2003      	movs	r0, #3
 8001f86:	f002 fa76 	bl	8004476 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001f8a:	200f      	movs	r0, #15
 8001f8c:	f7ff fed4 	bl	8001d38 <HAL_InitTick>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d002      	beq.n	8001f9c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
 8001f98:	71fb      	strb	r3, [r7, #7]
 8001f9a:	e001      	b.n	8001fa0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001f9c:	f7ff fc0c 	bl	80017b8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001fa0:	79fb      	ldrb	r3, [r7, #7]

}
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	3708      	adds	r7, #8
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}
	...

08001fac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fb0:	4b05      	ldr	r3, [pc, #20]	@ (8001fc8 <HAL_IncTick+0x1c>)
 8001fb2:	681a      	ldr	r2, [r3, #0]
 8001fb4:	4b05      	ldr	r3, [pc, #20]	@ (8001fcc <HAL_IncTick+0x20>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4413      	add	r3, r2
 8001fba:	4a03      	ldr	r2, [pc, #12]	@ (8001fc8 <HAL_IncTick+0x1c>)
 8001fbc:	6013      	str	r3, [r2, #0]
}
 8001fbe:	bf00      	nop
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc6:	4770      	bx	lr
 8001fc8:	200006ac 	.word	0x200006ac
 8001fcc:	20000010 	.word	0x20000010

08001fd0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0
  return uwTick;
 8001fd4:	4b03      	ldr	r3, [pc, #12]	@ (8001fe4 <HAL_GetTick+0x14>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr
 8001fe2:	bf00      	nop
 8001fe4:	200006ac 	.word	0x200006ac

08001fe8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b084      	sub	sp, #16
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ff0:	f7ff ffee 	bl	8001fd0 <HAL_GetTick>
 8001ff4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002000:	d004      	beq.n	800200c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002002:	4b09      	ldr	r3, [pc, #36]	@ (8002028 <HAL_Delay+0x40>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	68fa      	ldr	r2, [r7, #12]
 8002008:	4413      	add	r3, r2
 800200a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800200c:	bf00      	nop
 800200e:	f7ff ffdf 	bl	8001fd0 <HAL_GetTick>
 8002012:	4602      	mov	r2, r0
 8002014:	68bb      	ldr	r3, [r7, #8]
 8002016:	1ad3      	subs	r3, r2, r3
 8002018:	68fa      	ldr	r2, [r7, #12]
 800201a:	429a      	cmp	r2, r3
 800201c:	d8f7      	bhi.n	800200e <HAL_Delay+0x26>
  {
  }
}
 800201e:	bf00      	nop
 8002020:	bf00      	nop
 8002022:	3710      	adds	r7, #16
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}
 8002028:	20000010 	.word	0x20000010

0800202c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800202c:	b480      	push	{r7}
 800202e:	b083      	sub	sp, #12
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
 8002034:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	689b      	ldr	r3, [r3, #8]
 800203a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	431a      	orrs	r2, r3
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	609a      	str	r2, [r3, #8]
}
 8002046:	bf00      	nop
 8002048:	370c      	adds	r7, #12
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr

08002052 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002052:	b480      	push	{r7}
 8002054:	b083      	sub	sp, #12
 8002056:	af00      	add	r7, sp, #0
 8002058:	6078      	str	r0, [r7, #4]
 800205a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	689b      	ldr	r3, [r3, #8]
 8002060:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	431a      	orrs	r2, r3
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	609a      	str	r2, [r3, #8]
}
 800206c:	bf00      	nop
 800206e:	370c      	adds	r7, #12
 8002070:	46bd      	mov	sp, r7
 8002072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002076:	4770      	bx	lr

08002078 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002078:	b480      	push	{r7}
 800207a:	b083      	sub	sp, #12
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	689b      	ldr	r3, [r3, #8]
 8002084:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002088:	4618      	mov	r0, r3
 800208a:	370c      	adds	r7, #12
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr

08002094 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002094:	b480      	push	{r7}
 8002096:	b087      	sub	sp, #28
 8002098:	af00      	add	r7, sp, #0
 800209a:	60f8      	str	r0, [r7, #12]
 800209c:	60b9      	str	r1, [r7, #8]
 800209e:	607a      	str	r2, [r7, #4]
 80020a0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	3360      	adds	r3, #96	@ 0x60
 80020a6:	461a      	mov	r2, r3
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	009b      	lsls	r3, r3, #2
 80020ac:	4413      	add	r3, r2
 80020ae:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	4b08      	ldr	r3, [pc, #32]	@ (80020d8 <LL_ADC_SetOffset+0x44>)
 80020b6:	4013      	ands	r3, r2
 80020b8:	687a      	ldr	r2, [r7, #4]
 80020ba:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80020be:	683a      	ldr	r2, [r7, #0]
 80020c0:	430a      	orrs	r2, r1
 80020c2:	4313      	orrs	r3, r2
 80020c4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80020c8:	697b      	ldr	r3, [r7, #20]
 80020ca:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80020cc:	bf00      	nop
 80020ce:	371c      	adds	r7, #28
 80020d0:	46bd      	mov	sp, r7
 80020d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d6:	4770      	bx	lr
 80020d8:	03fff000 	.word	0x03fff000

080020dc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80020dc:	b480      	push	{r7}
 80020de:	b085      	sub	sp, #20
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
 80020e4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	3360      	adds	r3, #96	@ 0x60
 80020ea:	461a      	mov	r2, r3
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	009b      	lsls	r3, r3, #2
 80020f0:	4413      	add	r3, r2
 80020f2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	3714      	adds	r7, #20
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr

08002108 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002108:	b480      	push	{r7}
 800210a:	b087      	sub	sp, #28
 800210c:	af00      	add	r7, sp, #0
 800210e:	60f8      	str	r0, [r7, #12]
 8002110:	60b9      	str	r1, [r7, #8]
 8002112:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	3360      	adds	r3, #96	@ 0x60
 8002118:	461a      	mov	r2, r3
 800211a:	68bb      	ldr	r3, [r7, #8]
 800211c:	009b      	lsls	r3, r3, #2
 800211e:	4413      	add	r3, r2
 8002120:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002122:	697b      	ldr	r3, [r7, #20]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	431a      	orrs	r2, r3
 800212e:	697b      	ldr	r3, [r7, #20]
 8002130:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002132:	bf00      	nop
 8002134:	371c      	adds	r7, #28
 8002136:	46bd      	mov	sp, r7
 8002138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213c:	4770      	bx	lr

0800213e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800213e:	b480      	push	{r7}
 8002140:	b087      	sub	sp, #28
 8002142:	af00      	add	r7, sp, #0
 8002144:	60f8      	str	r0, [r7, #12]
 8002146:	60b9      	str	r1, [r7, #8]
 8002148:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	3360      	adds	r3, #96	@ 0x60
 800214e:	461a      	mov	r2, r3
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	009b      	lsls	r3, r3, #2
 8002154:	4413      	add	r3, r2
 8002156:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002158:	697b      	ldr	r3, [r7, #20]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	431a      	orrs	r2, r3
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002168:	bf00      	nop
 800216a:	371c      	adds	r7, #28
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr

08002174 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002174:	b480      	push	{r7}
 8002176:	b087      	sub	sp, #28
 8002178:	af00      	add	r7, sp, #0
 800217a:	60f8      	str	r0, [r7, #12]
 800217c:	60b9      	str	r1, [r7, #8]
 800217e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	3360      	adds	r3, #96	@ 0x60
 8002184:	461a      	mov	r2, r3
 8002186:	68bb      	ldr	r3, [r7, #8]
 8002188:	009b      	lsls	r3, r3, #2
 800218a:	4413      	add	r3, r2
 800218c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800218e:	697b      	ldr	r3, [r7, #20]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	431a      	orrs	r2, r3
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800219e:	bf00      	nop
 80021a0:	371c      	adds	r7, #28
 80021a2:	46bd      	mov	sp, r7
 80021a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a8:	4770      	bx	lr

080021aa <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80021aa:	b480      	push	{r7}
 80021ac:	b083      	sub	sp, #12
 80021ae:	af00      	add	r7, sp, #0
 80021b0:	6078      	str	r0, [r7, #4]
 80021b2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	695b      	ldr	r3, [r3, #20]
 80021b8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	431a      	orrs	r2, r3
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	615a      	str	r2, [r3, #20]
}
 80021c4:	bf00      	nop
 80021c6:	370c      	adds	r7, #12
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr

080021d0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b083      	sub	sp, #12
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	68db      	ldr	r3, [r3, #12]
 80021dc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d101      	bne.n	80021e8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80021e4:	2301      	movs	r3, #1
 80021e6:	e000      	b.n	80021ea <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80021e8:	2300      	movs	r3, #0
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	370c      	adds	r7, #12
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr

080021f6 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80021f6:	b480      	push	{r7}
 80021f8:	b087      	sub	sp, #28
 80021fa:	af00      	add	r7, sp, #0
 80021fc:	60f8      	str	r0, [r7, #12]
 80021fe:	60b9      	str	r1, [r7, #8]
 8002200:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	3330      	adds	r3, #48	@ 0x30
 8002206:	461a      	mov	r2, r3
 8002208:	68bb      	ldr	r3, [r7, #8]
 800220a:	0a1b      	lsrs	r3, r3, #8
 800220c:	009b      	lsls	r3, r3, #2
 800220e:	f003 030c 	and.w	r3, r3, #12
 8002212:	4413      	add	r3, r2
 8002214:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002216:	697b      	ldr	r3, [r7, #20]
 8002218:	681a      	ldr	r2, [r3, #0]
 800221a:	68bb      	ldr	r3, [r7, #8]
 800221c:	f003 031f 	and.w	r3, r3, #31
 8002220:	211f      	movs	r1, #31
 8002222:	fa01 f303 	lsl.w	r3, r1, r3
 8002226:	43db      	mvns	r3, r3
 8002228:	401a      	ands	r2, r3
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	0e9b      	lsrs	r3, r3, #26
 800222e:	f003 011f 	and.w	r1, r3, #31
 8002232:	68bb      	ldr	r3, [r7, #8]
 8002234:	f003 031f 	and.w	r3, r3, #31
 8002238:	fa01 f303 	lsl.w	r3, r1, r3
 800223c:	431a      	orrs	r2, r3
 800223e:	697b      	ldr	r3, [r7, #20]
 8002240:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002242:	bf00      	nop
 8002244:	371c      	adds	r7, #28
 8002246:	46bd      	mov	sp, r7
 8002248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224c:	4770      	bx	lr

0800224e <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800224e:	b480      	push	{r7}
 8002250:	b083      	sub	sp, #12
 8002252:	af00      	add	r7, sp, #0
 8002254:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800225a:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800225e:	2b00      	cmp	r3, #0
 8002260:	d101      	bne.n	8002266 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002262:	2301      	movs	r3, #1
 8002264:	e000      	b.n	8002268 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002266:	2300      	movs	r3, #0
}
 8002268:	4618      	mov	r0, r3
 800226a:	370c      	adds	r7, #12
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr

08002274 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002274:	b480      	push	{r7}
 8002276:	b087      	sub	sp, #28
 8002278:	af00      	add	r7, sp, #0
 800227a:	60f8      	str	r0, [r7, #12]
 800227c:	60b9      	str	r1, [r7, #8]
 800227e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	3314      	adds	r3, #20
 8002284:	461a      	mov	r2, r3
 8002286:	68bb      	ldr	r3, [r7, #8]
 8002288:	0e5b      	lsrs	r3, r3, #25
 800228a:	009b      	lsls	r3, r3, #2
 800228c:	f003 0304 	and.w	r3, r3, #4
 8002290:	4413      	add	r3, r2
 8002292:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	681a      	ldr	r2, [r3, #0]
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	0d1b      	lsrs	r3, r3, #20
 800229c:	f003 031f 	and.w	r3, r3, #31
 80022a0:	2107      	movs	r1, #7
 80022a2:	fa01 f303 	lsl.w	r3, r1, r3
 80022a6:	43db      	mvns	r3, r3
 80022a8:	401a      	ands	r2, r3
 80022aa:	68bb      	ldr	r3, [r7, #8]
 80022ac:	0d1b      	lsrs	r3, r3, #20
 80022ae:	f003 031f 	and.w	r3, r3, #31
 80022b2:	6879      	ldr	r1, [r7, #4]
 80022b4:	fa01 f303 	lsl.w	r3, r1, r3
 80022b8:	431a      	orrs	r2, r3
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80022be:	bf00      	nop
 80022c0:	371c      	adds	r7, #28
 80022c2:	46bd      	mov	sp, r7
 80022c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c8:	4770      	bx	lr
	...

080022cc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b085      	sub	sp, #20
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	60f8      	str	r0, [r7, #12]
 80022d4:	60b9      	str	r1, [r7, #8]
 80022d6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80022de:	68bb      	ldr	r3, [r7, #8]
 80022e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022e4:	43db      	mvns	r3, r3
 80022e6:	401a      	ands	r2, r3
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	f003 0318 	and.w	r3, r3, #24
 80022ee:	4908      	ldr	r1, [pc, #32]	@ (8002310 <LL_ADC_SetChannelSingleDiff+0x44>)
 80022f0:	40d9      	lsrs	r1, r3
 80022f2:	68bb      	ldr	r3, [r7, #8]
 80022f4:	400b      	ands	r3, r1
 80022f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022fa:	431a      	orrs	r2, r3
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002302:	bf00      	nop
 8002304:	3714      	adds	r7, #20
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr
 800230e:	bf00      	nop
 8002310:	0007ffff 	.word	0x0007ffff

08002314 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002314:	b480      	push	{r7}
 8002316:	b083      	sub	sp, #12
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	689b      	ldr	r3, [r3, #8]
 8002320:	f003 031f 	and.w	r3, r3, #31
}
 8002324:	4618      	mov	r0, r3
 8002326:	370c      	adds	r7, #12
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr

08002330 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002330:	b480      	push	{r7}
 8002332:	b083      	sub	sp, #12
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	689b      	ldr	r3, [r3, #8]
 800233c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8002340:	4618      	mov	r0, r3
 8002342:	370c      	adds	r7, #12
 8002344:	46bd      	mov	sp, r7
 8002346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234a:	4770      	bx	lr

0800234c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800234c:	b480      	push	{r7}
 800234e:	b083      	sub	sp, #12
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800235c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002360:	687a      	ldr	r2, [r7, #4]
 8002362:	6093      	str	r3, [r2, #8]
}
 8002364:	bf00      	nop
 8002366:	370c      	adds	r7, #12
 8002368:	46bd      	mov	sp, r7
 800236a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236e:	4770      	bx	lr

08002370 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002370:	b480      	push	{r7}
 8002372:	b083      	sub	sp, #12
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	689b      	ldr	r3, [r3, #8]
 800237c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002380:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002384:	d101      	bne.n	800238a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002386:	2301      	movs	r3, #1
 8002388:	e000      	b.n	800238c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800238a:	2300      	movs	r3, #0
}
 800238c:	4618      	mov	r0, r3
 800238e:	370c      	adds	r7, #12
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr

08002398 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002398:	b480      	push	{r7}
 800239a:	b083      	sub	sp, #12
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	689b      	ldr	r3, [r3, #8]
 80023a4:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80023a8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80023ac:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80023b4:	bf00      	nop
 80023b6:	370c      	adds	r7, #12
 80023b8:	46bd      	mov	sp, r7
 80023ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023be:	4770      	bx	lr

080023c0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b083      	sub	sp, #12
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80023d4:	d101      	bne.n	80023da <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80023d6:	2301      	movs	r3, #1
 80023d8:	e000      	b.n	80023dc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80023da:	2300      	movs	r3, #0
}
 80023dc:	4618      	mov	r0, r3
 80023de:	370c      	adds	r7, #12
 80023e0:	46bd      	mov	sp, r7
 80023e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e6:	4770      	bx	lr

080023e8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80023e8:	b480      	push	{r7}
 80023ea:	b083      	sub	sp, #12
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	689b      	ldr	r3, [r3, #8]
 80023f4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80023f8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80023fc:	f043 0201 	orr.w	r2, r3, #1
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002404:	bf00      	nop
 8002406:	370c      	adds	r7, #12
 8002408:	46bd      	mov	sp, r7
 800240a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240e:	4770      	bx	lr

08002410 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002410:	b480      	push	{r7}
 8002412:	b083      	sub	sp, #12
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	689b      	ldr	r3, [r3, #8]
 800241c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002420:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002424:	f043 0202 	orr.w	r2, r3, #2
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800242c:	bf00      	nop
 800242e:	370c      	adds	r7, #12
 8002430:	46bd      	mov	sp, r7
 8002432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002436:	4770      	bx	lr

08002438 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002438:	b480      	push	{r7}
 800243a:	b083      	sub	sp, #12
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	f003 0301 	and.w	r3, r3, #1
 8002448:	2b01      	cmp	r3, #1
 800244a:	d101      	bne.n	8002450 <LL_ADC_IsEnabled+0x18>
 800244c:	2301      	movs	r3, #1
 800244e:	e000      	b.n	8002452 <LL_ADC_IsEnabled+0x1a>
 8002450:	2300      	movs	r3, #0
}
 8002452:	4618      	mov	r0, r3
 8002454:	370c      	adds	r7, #12
 8002456:	46bd      	mov	sp, r7
 8002458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245c:	4770      	bx	lr

0800245e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800245e:	b480      	push	{r7}
 8002460:	b083      	sub	sp, #12
 8002462:	af00      	add	r7, sp, #0
 8002464:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	689b      	ldr	r3, [r3, #8]
 800246a:	f003 0302 	and.w	r3, r3, #2
 800246e:	2b02      	cmp	r3, #2
 8002470:	d101      	bne.n	8002476 <LL_ADC_IsDisableOngoing+0x18>
 8002472:	2301      	movs	r3, #1
 8002474:	e000      	b.n	8002478 <LL_ADC_IsDisableOngoing+0x1a>
 8002476:	2300      	movs	r3, #0
}
 8002478:	4618      	mov	r0, r3
 800247a:	370c      	adds	r7, #12
 800247c:	46bd      	mov	sp, r7
 800247e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002482:	4770      	bx	lr

08002484 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002494:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002498:	f043 0204 	orr.w	r2, r3, #4
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80024a0:	bf00      	nop
 80024a2:	370c      	adds	r7, #12
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr

080024ac <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b083      	sub	sp, #12
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	f003 0304 	and.w	r3, r3, #4
 80024bc:	2b04      	cmp	r3, #4
 80024be:	d101      	bne.n	80024c4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80024c0:	2301      	movs	r3, #1
 80024c2:	e000      	b.n	80024c6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80024c4:	2300      	movs	r3, #0
}
 80024c6:	4618      	mov	r0, r3
 80024c8:	370c      	adds	r7, #12
 80024ca:	46bd      	mov	sp, r7
 80024cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d0:	4770      	bx	lr

080024d2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80024d2:	b480      	push	{r7}
 80024d4:	b083      	sub	sp, #12
 80024d6:	af00      	add	r7, sp, #0
 80024d8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	689b      	ldr	r3, [r3, #8]
 80024de:	f003 0308 	and.w	r3, r3, #8
 80024e2:	2b08      	cmp	r3, #8
 80024e4:	d101      	bne.n	80024ea <LL_ADC_INJ_IsConversionOngoing+0x18>
 80024e6:	2301      	movs	r3, #1
 80024e8:	e000      	b.n	80024ec <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80024ea:	2300      	movs	r3, #0
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	370c      	adds	r7, #12
 80024f0:	46bd      	mov	sp, r7
 80024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f6:	4770      	bx	lr

080024f8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80024f8:	b590      	push	{r4, r7, lr}
 80024fa:	b089      	sub	sp, #36	@ 0x24
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002500:	2300      	movs	r3, #0
 8002502:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002504:	2300      	movs	r3, #0
 8002506:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d101      	bne.n	8002512 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800250e:	2301      	movs	r3, #1
 8002510:	e1a9      	b.n	8002866 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	695b      	ldr	r3, [r3, #20]
 8002516:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800251c:	2b00      	cmp	r3, #0
 800251e:	d109      	bne.n	8002534 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002520:	6878      	ldr	r0, [r7, #4]
 8002522:	f7ff f973 	bl	800180c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2200      	movs	r2, #0
 800252a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2200      	movs	r2, #0
 8002530:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4618      	mov	r0, r3
 800253a:	f7ff ff19 	bl	8002370 <LL_ADC_IsDeepPowerDownEnabled>
 800253e:	4603      	mov	r3, r0
 8002540:	2b00      	cmp	r3, #0
 8002542:	d004      	beq.n	800254e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4618      	mov	r0, r3
 800254a:	f7ff feff 	bl	800234c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4618      	mov	r0, r3
 8002554:	f7ff ff34 	bl	80023c0 <LL_ADC_IsInternalRegulatorEnabled>
 8002558:	4603      	mov	r3, r0
 800255a:	2b00      	cmp	r3, #0
 800255c:	d115      	bne.n	800258a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4618      	mov	r0, r3
 8002564:	f7ff ff18 	bl	8002398 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002568:	4b9c      	ldr	r3, [pc, #624]	@ (80027dc <HAL_ADC_Init+0x2e4>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	099b      	lsrs	r3, r3, #6
 800256e:	4a9c      	ldr	r2, [pc, #624]	@ (80027e0 <HAL_ADC_Init+0x2e8>)
 8002570:	fba2 2303 	umull	r2, r3, r2, r3
 8002574:	099b      	lsrs	r3, r3, #6
 8002576:	3301      	adds	r3, #1
 8002578:	005b      	lsls	r3, r3, #1
 800257a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800257c:	e002      	b.n	8002584 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	3b01      	subs	r3, #1
 8002582:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d1f9      	bne.n	800257e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4618      	mov	r0, r3
 8002590:	f7ff ff16 	bl	80023c0 <LL_ADC_IsInternalRegulatorEnabled>
 8002594:	4603      	mov	r3, r0
 8002596:	2b00      	cmp	r3, #0
 8002598:	d10d      	bne.n	80025b6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800259e:	f043 0210 	orr.w	r2, r3, #16
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025aa:	f043 0201 	orr.w	r2, r3, #1
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4618      	mov	r0, r3
 80025bc:	f7ff ff76 	bl	80024ac <LL_ADC_REG_IsConversionOngoing>
 80025c0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025c6:	f003 0310 	and.w	r3, r3, #16
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	f040 8142 	bne.w	8002854 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	f040 813e 	bne.w	8002854 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025dc:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80025e0:	f043 0202 	orr.w	r2, r3, #2
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4618      	mov	r0, r3
 80025ee:	f7ff ff23 	bl	8002438 <LL_ADC_IsEnabled>
 80025f2:	4603      	mov	r3, r0
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d141      	bne.n	800267c <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002600:	d004      	beq.n	800260c <HAL_ADC_Init+0x114>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4a77      	ldr	r2, [pc, #476]	@ (80027e4 <HAL_ADC_Init+0x2ec>)
 8002608:	4293      	cmp	r3, r2
 800260a:	d10f      	bne.n	800262c <HAL_ADC_Init+0x134>
 800260c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002610:	f7ff ff12 	bl	8002438 <LL_ADC_IsEnabled>
 8002614:	4604      	mov	r4, r0
 8002616:	4873      	ldr	r0, [pc, #460]	@ (80027e4 <HAL_ADC_Init+0x2ec>)
 8002618:	f7ff ff0e 	bl	8002438 <LL_ADC_IsEnabled>
 800261c:	4603      	mov	r3, r0
 800261e:	4323      	orrs	r3, r4
 8002620:	2b00      	cmp	r3, #0
 8002622:	bf0c      	ite	eq
 8002624:	2301      	moveq	r3, #1
 8002626:	2300      	movne	r3, #0
 8002628:	b2db      	uxtb	r3, r3
 800262a:	e012      	b.n	8002652 <HAL_ADC_Init+0x15a>
 800262c:	486e      	ldr	r0, [pc, #440]	@ (80027e8 <HAL_ADC_Init+0x2f0>)
 800262e:	f7ff ff03 	bl	8002438 <LL_ADC_IsEnabled>
 8002632:	4604      	mov	r4, r0
 8002634:	486d      	ldr	r0, [pc, #436]	@ (80027ec <HAL_ADC_Init+0x2f4>)
 8002636:	f7ff feff 	bl	8002438 <LL_ADC_IsEnabled>
 800263a:	4603      	mov	r3, r0
 800263c:	431c      	orrs	r4, r3
 800263e:	486c      	ldr	r0, [pc, #432]	@ (80027f0 <HAL_ADC_Init+0x2f8>)
 8002640:	f7ff fefa 	bl	8002438 <LL_ADC_IsEnabled>
 8002644:	4603      	mov	r3, r0
 8002646:	4323      	orrs	r3, r4
 8002648:	2b00      	cmp	r3, #0
 800264a:	bf0c      	ite	eq
 800264c:	2301      	moveq	r3, #1
 800264e:	2300      	movne	r3, #0
 8002650:	b2db      	uxtb	r3, r3
 8002652:	2b00      	cmp	r3, #0
 8002654:	d012      	beq.n	800267c <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800265e:	d004      	beq.n	800266a <HAL_ADC_Init+0x172>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a5f      	ldr	r2, [pc, #380]	@ (80027e4 <HAL_ADC_Init+0x2ec>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d101      	bne.n	800266e <HAL_ADC_Init+0x176>
 800266a:	4a62      	ldr	r2, [pc, #392]	@ (80027f4 <HAL_ADC_Init+0x2fc>)
 800266c:	e000      	b.n	8002670 <HAL_ADC_Init+0x178>
 800266e:	4a62      	ldr	r2, [pc, #392]	@ (80027f8 <HAL_ADC_Init+0x300>)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	4619      	mov	r1, r3
 8002676:	4610      	mov	r0, r2
 8002678:	f7ff fcd8 	bl	800202c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	7f5b      	ldrb	r3, [r3, #29]
 8002680:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002686:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800268c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002692:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800269a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800269c:	4313      	orrs	r3, r2
 800269e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80026a6:	2b01      	cmp	r3, #1
 80026a8:	d106      	bne.n	80026b8 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026ae:	3b01      	subs	r3, #1
 80026b0:	045b      	lsls	r3, r3, #17
 80026b2:	69ba      	ldr	r2, [r7, #24]
 80026b4:	4313      	orrs	r3, r2
 80026b6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d009      	beq.n	80026d4 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026c4:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026cc:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80026ce:	69ba      	ldr	r2, [r7, #24]
 80026d0:	4313      	orrs	r3, r2
 80026d2:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	68da      	ldr	r2, [r3, #12]
 80026da:	4b48      	ldr	r3, [pc, #288]	@ (80027fc <HAL_ADC_Init+0x304>)
 80026dc:	4013      	ands	r3, r2
 80026de:	687a      	ldr	r2, [r7, #4]
 80026e0:	6812      	ldr	r2, [r2, #0]
 80026e2:	69b9      	ldr	r1, [r7, #24]
 80026e4:	430b      	orrs	r3, r1
 80026e6:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	691b      	ldr	r3, [r3, #16]
 80026ee:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	430a      	orrs	r2, r1
 80026fc:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4618      	mov	r0, r3
 8002704:	f7ff fee5 	bl	80024d2 <LL_ADC_INJ_IsConversionOngoing>
 8002708:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800270a:	697b      	ldr	r3, [r7, #20]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d17f      	bne.n	8002810 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002710:	693b      	ldr	r3, [r7, #16]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d17c      	bne.n	8002810 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800271a:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002722:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002724:	4313      	orrs	r3, r2
 8002726:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	68db      	ldr	r3, [r3, #12]
 800272e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002732:	f023 0302 	bic.w	r3, r3, #2
 8002736:	687a      	ldr	r2, [r7, #4]
 8002738:	6812      	ldr	r2, [r2, #0]
 800273a:	69b9      	ldr	r1, [r7, #24]
 800273c:	430b      	orrs	r3, r1
 800273e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	691b      	ldr	r3, [r3, #16]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d017      	beq.n	8002778 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	691a      	ldr	r2, [r3, #16]
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002756:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002760:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002764:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002768:	687a      	ldr	r2, [r7, #4]
 800276a:	6911      	ldr	r1, [r2, #16]
 800276c:	687a      	ldr	r2, [r7, #4]
 800276e:	6812      	ldr	r2, [r2, #0]
 8002770:	430b      	orrs	r3, r1
 8002772:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8002776:	e013      	b.n	80027a0 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	691a      	ldr	r2, [r3, #16]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002786:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002790:	687a      	ldr	r2, [r7, #4]
 8002792:	6812      	ldr	r2, [r2, #0]
 8002794:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002798:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800279c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80027a6:	2b01      	cmp	r3, #1
 80027a8:	d12a      	bne.n	8002800 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	691b      	ldr	r3, [r3, #16]
 80027b0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80027b4:	f023 0304 	bic.w	r3, r3, #4
 80027b8:	687a      	ldr	r2, [r7, #4]
 80027ba:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80027bc:	687a      	ldr	r2, [r7, #4]
 80027be:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80027c0:	4311      	orrs	r1, r2
 80027c2:	687a      	ldr	r2, [r7, #4]
 80027c4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80027c6:	4311      	orrs	r1, r2
 80027c8:	687a      	ldr	r2, [r7, #4]
 80027ca:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80027cc:	430a      	orrs	r2, r1
 80027ce:	431a      	orrs	r2, r3
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f042 0201 	orr.w	r2, r2, #1
 80027d8:	611a      	str	r2, [r3, #16]
 80027da:	e019      	b.n	8002810 <HAL_ADC_Init+0x318>
 80027dc:	20000008 	.word	0x20000008
 80027e0:	053e2d63 	.word	0x053e2d63
 80027e4:	50000100 	.word	0x50000100
 80027e8:	50000400 	.word	0x50000400
 80027ec:	50000500 	.word	0x50000500
 80027f0:	50000600 	.word	0x50000600
 80027f4:	50000300 	.word	0x50000300
 80027f8:	50000700 	.word	0x50000700
 80027fc:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	691a      	ldr	r2, [r3, #16]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f022 0201 	bic.w	r2, r2, #1
 800280e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	695b      	ldr	r3, [r3, #20]
 8002814:	2b01      	cmp	r3, #1
 8002816:	d10c      	bne.n	8002832 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800281e:	f023 010f 	bic.w	r1, r3, #15
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6a1b      	ldr	r3, [r3, #32]
 8002826:	1e5a      	subs	r2, r3, #1
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	430a      	orrs	r2, r1
 800282e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002830:	e007      	b.n	8002842 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f022 020f 	bic.w	r2, r2, #15
 8002840:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002846:	f023 0303 	bic.w	r3, r3, #3
 800284a:	f043 0201 	orr.w	r2, r3, #1
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002852:	e007      	b.n	8002864 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002858:	f043 0210 	orr.w	r2, r3, #16
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002860:	2301      	movs	r3, #1
 8002862:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002864:	7ffb      	ldrb	r3, [r7, #31]
}
 8002866:	4618      	mov	r0, r3
 8002868:	3724      	adds	r7, #36	@ 0x24
 800286a:	46bd      	mov	sp, r7
 800286c:	bd90      	pop	{r4, r7, pc}
 800286e:	bf00      	nop

08002870 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b086      	sub	sp, #24
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002880:	d004      	beq.n	800288c <HAL_ADC_Start+0x1c>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4a67      	ldr	r2, [pc, #412]	@ (8002a24 <HAL_ADC_Start+0x1b4>)
 8002888:	4293      	cmp	r3, r2
 800288a:	d101      	bne.n	8002890 <HAL_ADC_Start+0x20>
 800288c:	4b66      	ldr	r3, [pc, #408]	@ (8002a28 <HAL_ADC_Start+0x1b8>)
 800288e:	e000      	b.n	8002892 <HAL_ADC_Start+0x22>
 8002890:	4b66      	ldr	r3, [pc, #408]	@ (8002a2c <HAL_ADC_Start+0x1bc>)
 8002892:	4618      	mov	r0, r3
 8002894:	f7ff fd3e 	bl	8002314 <LL_ADC_GetMultimode>
 8002898:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4618      	mov	r0, r3
 80028a0:	f7ff fe04 	bl	80024ac <LL_ADC_REG_IsConversionOngoing>
 80028a4:	4603      	mov	r3, r0
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	f040 80b4 	bne.w	8002a14 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80028b2:	2b01      	cmp	r3, #1
 80028b4:	d101      	bne.n	80028ba <HAL_ADC_Start+0x4a>
 80028b6:	2302      	movs	r3, #2
 80028b8:	e0af      	b.n	8002a1a <HAL_ADC_Start+0x1aa>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2201      	movs	r2, #1
 80028be:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80028c2:	6878      	ldr	r0, [r7, #4]
 80028c4:	f001 f88a 	bl	80039dc <ADC_Enable>
 80028c8:	4603      	mov	r3, r0
 80028ca:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80028cc:	7dfb      	ldrb	r3, [r7, #23]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	f040 809b 	bne.w	8002a0a <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028d8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80028dc:	f023 0301 	bic.w	r3, r3, #1
 80028e0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a4d      	ldr	r2, [pc, #308]	@ (8002a24 <HAL_ADC_Start+0x1b4>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d009      	beq.n	8002906 <HAL_ADC_Start+0x96>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4a4e      	ldr	r2, [pc, #312]	@ (8002a30 <HAL_ADC_Start+0x1c0>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d002      	beq.n	8002902 <HAL_ADC_Start+0x92>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	e003      	b.n	800290a <HAL_ADC_Start+0x9a>
 8002902:	4b4c      	ldr	r3, [pc, #304]	@ (8002a34 <HAL_ADC_Start+0x1c4>)
 8002904:	e001      	b.n	800290a <HAL_ADC_Start+0x9a>
 8002906:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800290a:	687a      	ldr	r2, [r7, #4]
 800290c:	6812      	ldr	r2, [r2, #0]
 800290e:	4293      	cmp	r3, r2
 8002910:	d002      	beq.n	8002918 <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d105      	bne.n	8002924 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800291c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002928:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800292c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002930:	d106      	bne.n	8002940 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002936:	f023 0206 	bic.w	r2, r3, #6
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	661a      	str	r2, [r3, #96]	@ 0x60
 800293e:	e002      	b.n	8002946 <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2200      	movs	r2, #0
 8002944:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	221c      	movs	r2, #28
 800294c:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2200      	movs	r2, #0
 8002952:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4a32      	ldr	r2, [pc, #200]	@ (8002a24 <HAL_ADC_Start+0x1b4>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d009      	beq.n	8002974 <HAL_ADC_Start+0x104>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a32      	ldr	r2, [pc, #200]	@ (8002a30 <HAL_ADC_Start+0x1c0>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d002      	beq.n	8002970 <HAL_ADC_Start+0x100>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	e003      	b.n	8002978 <HAL_ADC_Start+0x108>
 8002970:	4b30      	ldr	r3, [pc, #192]	@ (8002a34 <HAL_ADC_Start+0x1c4>)
 8002972:	e001      	b.n	8002978 <HAL_ADC_Start+0x108>
 8002974:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002978:	687a      	ldr	r2, [r7, #4]
 800297a:	6812      	ldr	r2, [r2, #0]
 800297c:	4293      	cmp	r3, r2
 800297e:	d008      	beq.n	8002992 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002980:	693b      	ldr	r3, [r7, #16]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d005      	beq.n	8002992 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002986:	693b      	ldr	r3, [r7, #16]
 8002988:	2b05      	cmp	r3, #5
 800298a:	d002      	beq.n	8002992 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800298c:	693b      	ldr	r3, [r7, #16]
 800298e:	2b09      	cmp	r3, #9
 8002990:	d114      	bne.n	80029bc <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	68db      	ldr	r3, [r3, #12]
 8002998:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800299c:	2b00      	cmp	r3, #0
 800299e:	d007      	beq.n	80029b0 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029a4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80029a8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4618      	mov	r0, r3
 80029b6:	f7ff fd65 	bl	8002484 <LL_ADC_REG_StartConversion>
 80029ba:	e02d      	b.n	8002a18 <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029c0:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4a15      	ldr	r2, [pc, #84]	@ (8002a24 <HAL_ADC_Start+0x1b4>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d009      	beq.n	80029e6 <HAL_ADC_Start+0x176>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4a16      	ldr	r2, [pc, #88]	@ (8002a30 <HAL_ADC_Start+0x1c0>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d002      	beq.n	80029e2 <HAL_ADC_Start+0x172>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	e003      	b.n	80029ea <HAL_ADC_Start+0x17a>
 80029e2:	4b14      	ldr	r3, [pc, #80]	@ (8002a34 <HAL_ADC_Start+0x1c4>)
 80029e4:	e001      	b.n	80029ea <HAL_ADC_Start+0x17a>
 80029e6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80029ea:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	68db      	ldr	r3, [r3, #12]
 80029f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d00f      	beq.n	8002a18 <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029fc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002a00:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002a08:	e006      	b.n	8002a18 <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8002a12:	e001      	b.n	8002a18 <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002a14:	2302      	movs	r3, #2
 8002a16:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002a18:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	3718      	adds	r7, #24
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	bf00      	nop
 8002a24:	50000100 	.word	0x50000100
 8002a28:	50000300 	.word	0x50000300
 8002a2c:	50000700 	.word	0x50000700
 8002a30:	50000500 	.word	0x50000500
 8002a34:	50000400 	.word	0x50000400

08002a38 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b088      	sub	sp, #32
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
 8002a40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002a4a:	d004      	beq.n	8002a56 <HAL_ADC_PollForConversion+0x1e>
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a77      	ldr	r2, [pc, #476]	@ (8002c30 <HAL_ADC_PollForConversion+0x1f8>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d101      	bne.n	8002a5a <HAL_ADC_PollForConversion+0x22>
 8002a56:	4b77      	ldr	r3, [pc, #476]	@ (8002c34 <HAL_ADC_PollForConversion+0x1fc>)
 8002a58:	e000      	b.n	8002a5c <HAL_ADC_PollForConversion+0x24>
 8002a5a:	4b77      	ldr	r3, [pc, #476]	@ (8002c38 <HAL_ADC_PollForConversion+0x200>)
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	f7ff fc59 	bl	8002314 <LL_ADC_GetMultimode>
 8002a62:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	699b      	ldr	r3, [r3, #24]
 8002a68:	2b08      	cmp	r3, #8
 8002a6a:	d102      	bne.n	8002a72 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002a6c:	2308      	movs	r3, #8
 8002a6e:	61fb      	str	r3, [r7, #28]
 8002a70:	e037      	b.n	8002ae2 <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002a72:	697b      	ldr	r3, [r7, #20]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d005      	beq.n	8002a84 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002a78:	697b      	ldr	r3, [r7, #20]
 8002a7a:	2b05      	cmp	r3, #5
 8002a7c:	d002      	beq.n	8002a84 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002a7e:	697b      	ldr	r3, [r7, #20]
 8002a80:	2b09      	cmp	r3, #9
 8002a82:	d111      	bne.n	8002aa8 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	68db      	ldr	r3, [r3, #12]
 8002a8a:	f003 0301 	and.w	r3, r3, #1
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d007      	beq.n	8002aa2 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a96:	f043 0220 	orr.w	r2, r3, #32
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e0c1      	b.n	8002c26 <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002aa2:	2304      	movs	r3, #4
 8002aa4:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002aa6:	e01c      	b.n	8002ae2 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002ab0:	d004      	beq.n	8002abc <HAL_ADC_PollForConversion+0x84>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4a5e      	ldr	r2, [pc, #376]	@ (8002c30 <HAL_ADC_PollForConversion+0x1f8>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d101      	bne.n	8002ac0 <HAL_ADC_PollForConversion+0x88>
 8002abc:	4b5d      	ldr	r3, [pc, #372]	@ (8002c34 <HAL_ADC_PollForConversion+0x1fc>)
 8002abe:	e000      	b.n	8002ac2 <HAL_ADC_PollForConversion+0x8a>
 8002ac0:	4b5d      	ldr	r3, [pc, #372]	@ (8002c38 <HAL_ADC_PollForConversion+0x200>)
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f7ff fc34 	bl	8002330 <LL_ADC_GetMultiDMATransfer>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d007      	beq.n	8002ade <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ad2:	f043 0220 	orr.w	r2, r3, #32
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8002ada:	2301      	movs	r3, #1
 8002adc:	e0a3      	b.n	8002c26 <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002ade:	2304      	movs	r3, #4
 8002ae0:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002ae2:	f7ff fa75 	bl	8001fd0 <HAL_GetTick>
 8002ae6:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002ae8:	e021      	b.n	8002b2e <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002af0:	d01d      	beq.n	8002b2e <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002af2:	f7ff fa6d 	bl	8001fd0 <HAL_GetTick>
 8002af6:	4602      	mov	r2, r0
 8002af8:	693b      	ldr	r3, [r7, #16]
 8002afa:	1ad3      	subs	r3, r2, r3
 8002afc:	683a      	ldr	r2, [r7, #0]
 8002afe:	429a      	cmp	r2, r3
 8002b00:	d302      	bcc.n	8002b08 <HAL_ADC_PollForConversion+0xd0>
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d112      	bne.n	8002b2e <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	681a      	ldr	r2, [r3, #0]
 8002b0e:	69fb      	ldr	r3, [r7, #28]
 8002b10:	4013      	ands	r3, r2
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d10b      	bne.n	8002b2e <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b1a:	f043 0204 	orr.w	r2, r3, #4
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2200      	movs	r2, #0
 8002b26:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8002b2a:	2303      	movs	r3, #3
 8002b2c:	e07b      	b.n	8002c26 <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	681a      	ldr	r2, [r3, #0]
 8002b34:	69fb      	ldr	r3, [r7, #28]
 8002b36:	4013      	ands	r3, r2
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d0d6      	beq.n	8002aea <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b40:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f7ff fb3f 	bl	80021d0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002b52:	4603      	mov	r3, r0
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d01c      	beq.n	8002b92 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	7f5b      	ldrb	r3, [r3, #29]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d118      	bne.n	8002b92 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f003 0308 	and.w	r3, r3, #8
 8002b6a:	2b08      	cmp	r3, #8
 8002b6c:	d111      	bne.n	8002b92 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b72:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b7e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d105      	bne.n	8002b92 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b8a:	f043 0201 	orr.w	r2, r3, #1
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a26      	ldr	r2, [pc, #152]	@ (8002c30 <HAL_ADC_PollForConversion+0x1f8>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d009      	beq.n	8002bb0 <HAL_ADC_PollForConversion+0x178>
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a26      	ldr	r2, [pc, #152]	@ (8002c3c <HAL_ADC_PollForConversion+0x204>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d002      	beq.n	8002bac <HAL_ADC_PollForConversion+0x174>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	e003      	b.n	8002bb4 <HAL_ADC_PollForConversion+0x17c>
 8002bac:	4b24      	ldr	r3, [pc, #144]	@ (8002c40 <HAL_ADC_PollForConversion+0x208>)
 8002bae:	e001      	b.n	8002bb4 <HAL_ADC_PollForConversion+0x17c>
 8002bb0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002bb4:	687a      	ldr	r2, [r7, #4]
 8002bb6:	6812      	ldr	r2, [r2, #0]
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d008      	beq.n	8002bce <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d005      	beq.n	8002bce <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002bc2:	697b      	ldr	r3, [r7, #20]
 8002bc4:	2b05      	cmp	r3, #5
 8002bc6:	d002      	beq.n	8002bce <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	2b09      	cmp	r3, #9
 8002bcc:	d104      	bne.n	8002bd8 <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	68db      	ldr	r3, [r3, #12]
 8002bd4:	61bb      	str	r3, [r7, #24]
 8002bd6:	e014      	b.n	8002c02 <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a14      	ldr	r2, [pc, #80]	@ (8002c30 <HAL_ADC_PollForConversion+0x1f8>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d009      	beq.n	8002bf6 <HAL_ADC_PollForConversion+0x1be>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4a15      	ldr	r2, [pc, #84]	@ (8002c3c <HAL_ADC_PollForConversion+0x204>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d002      	beq.n	8002bf2 <HAL_ADC_PollForConversion+0x1ba>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	e003      	b.n	8002bfa <HAL_ADC_PollForConversion+0x1c2>
 8002bf2:	4b13      	ldr	r3, [pc, #76]	@ (8002c40 <HAL_ADC_PollForConversion+0x208>)
 8002bf4:	e001      	b.n	8002bfa <HAL_ADC_PollForConversion+0x1c2>
 8002bf6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002bfa:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	68db      	ldr	r3, [r3, #12]
 8002c00:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002c02:	69fb      	ldr	r3, [r7, #28]
 8002c04:	2b08      	cmp	r3, #8
 8002c06:	d104      	bne.n	8002c12 <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	2208      	movs	r2, #8
 8002c0e:	601a      	str	r2, [r3, #0]
 8002c10:	e008      	b.n	8002c24 <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002c12:	69bb      	ldr	r3, [r7, #24]
 8002c14:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d103      	bne.n	8002c24 <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	220c      	movs	r2, #12
 8002c22:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002c24:	2300      	movs	r3, #0
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	3720      	adds	r7, #32
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	50000100 	.word	0x50000100
 8002c34:	50000300 	.word	0x50000300
 8002c38:	50000700 	.word	0x50000700
 8002c3c:	50000500 	.word	0x50000500
 8002c40:	50000400 	.word	0x50000400

08002c44 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002c44:	b480      	push	{r7}
 8002c46:	b083      	sub	sp, #12
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002c52:	4618      	mov	r0, r3
 8002c54:	370c      	adds	r7, #12
 8002c56:	46bd      	mov	sp, r7
 8002c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5c:	4770      	bx	lr
	...

08002c60 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b08a      	sub	sp, #40	@ 0x28
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002c68:	2300      	movs	r3, #0
 8002c6a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002c84:	d004      	beq.n	8002c90 <HAL_ADC_IRQHandler+0x30>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4a8e      	ldr	r2, [pc, #568]	@ (8002ec4 <HAL_ADC_IRQHandler+0x264>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d101      	bne.n	8002c94 <HAL_ADC_IRQHandler+0x34>
 8002c90:	4b8d      	ldr	r3, [pc, #564]	@ (8002ec8 <HAL_ADC_IRQHandler+0x268>)
 8002c92:	e000      	b.n	8002c96 <HAL_ADC_IRQHandler+0x36>
 8002c94:	4b8d      	ldr	r3, [pc, #564]	@ (8002ecc <HAL_ADC_IRQHandler+0x26c>)
 8002c96:	4618      	mov	r0, r3
 8002c98:	f7ff fb3c 	bl	8002314 <LL_ADC_GetMultimode>
 8002c9c:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002c9e:	69fb      	ldr	r3, [r7, #28]
 8002ca0:	f003 0302 	and.w	r3, r3, #2
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d017      	beq.n	8002cd8 <HAL_ADC_IRQHandler+0x78>
 8002ca8:	69bb      	ldr	r3, [r7, #24]
 8002caa:	f003 0302 	and.w	r3, r3, #2
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d012      	beq.n	8002cd8 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cb6:	f003 0310 	and.w	r3, r3, #16
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d105      	bne.n	8002cca <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cc2:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002cca:	6878      	ldr	r0, [r7, #4]
 8002ccc:	f001 f832 	bl	8003d34 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	2202      	movs	r2, #2
 8002cd6:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002cd8:	69fb      	ldr	r3, [r7, #28]
 8002cda:	f003 0304 	and.w	r3, r3, #4
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d004      	beq.n	8002cec <HAL_ADC_IRQHandler+0x8c>
 8002ce2:	69bb      	ldr	r3, [r7, #24]
 8002ce4:	f003 0304 	and.w	r3, r3, #4
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d10b      	bne.n	8002d04 <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002cec:	69fb      	ldr	r3, [r7, #28]
 8002cee:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	f000 8094 	beq.w	8002e20 <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002cf8:	69bb      	ldr	r3, [r7, #24]
 8002cfa:	f003 0308 	and.w	r3, r3, #8
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	f000 808e 	beq.w	8002e20 <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d08:	f003 0310 	and.w	r3, r3, #16
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d105      	bne.n	8002d1c <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d14:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4618      	mov	r0, r3
 8002d22:	f7ff fa55 	bl	80021d0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002d26:	4603      	mov	r3, r0
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d072      	beq.n	8002e12 <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a64      	ldr	r2, [pc, #400]	@ (8002ec4 <HAL_ADC_IRQHandler+0x264>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d009      	beq.n	8002d4a <HAL_ADC_IRQHandler+0xea>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a65      	ldr	r2, [pc, #404]	@ (8002ed0 <HAL_ADC_IRQHandler+0x270>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d002      	beq.n	8002d46 <HAL_ADC_IRQHandler+0xe6>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	e003      	b.n	8002d4e <HAL_ADC_IRQHandler+0xee>
 8002d46:	4b63      	ldr	r3, [pc, #396]	@ (8002ed4 <HAL_ADC_IRQHandler+0x274>)
 8002d48:	e001      	b.n	8002d4e <HAL_ADC_IRQHandler+0xee>
 8002d4a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002d4e:	687a      	ldr	r2, [r7, #4]
 8002d50:	6812      	ldr	r2, [r2, #0]
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d008      	beq.n	8002d68 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002d56:	697b      	ldr	r3, [r7, #20]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d005      	beq.n	8002d68 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002d5c:	697b      	ldr	r3, [r7, #20]
 8002d5e:	2b05      	cmp	r3, #5
 8002d60:	d002      	beq.n	8002d68 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002d62:	697b      	ldr	r3, [r7, #20]
 8002d64:	2b09      	cmp	r3, #9
 8002d66:	d104      	bne.n	8002d72 <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	68db      	ldr	r3, [r3, #12]
 8002d6e:	623b      	str	r3, [r7, #32]
 8002d70:	e014      	b.n	8002d9c <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4a53      	ldr	r2, [pc, #332]	@ (8002ec4 <HAL_ADC_IRQHandler+0x264>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d009      	beq.n	8002d90 <HAL_ADC_IRQHandler+0x130>
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a53      	ldr	r2, [pc, #332]	@ (8002ed0 <HAL_ADC_IRQHandler+0x270>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d002      	beq.n	8002d8c <HAL_ADC_IRQHandler+0x12c>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	e003      	b.n	8002d94 <HAL_ADC_IRQHandler+0x134>
 8002d8c:	4b51      	ldr	r3, [pc, #324]	@ (8002ed4 <HAL_ADC_IRQHandler+0x274>)
 8002d8e:	e001      	b.n	8002d94 <HAL_ADC_IRQHandler+0x134>
 8002d90:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002d94:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	68db      	ldr	r3, [r3, #12]
 8002d9a:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002d9c:	6a3b      	ldr	r3, [r7, #32]
 8002d9e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d135      	bne.n	8002e12 <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f003 0308 	and.w	r3, r3, #8
 8002db0:	2b08      	cmp	r3, #8
 8002db2:	d12e      	bne.n	8002e12 <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4618      	mov	r0, r3
 8002dba:	f7ff fb77 	bl	80024ac <LL_ADC_REG_IsConversionOngoing>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d11a      	bne.n	8002dfa <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	685a      	ldr	r2, [r3, #4]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f022 020c 	bic.w	r2, r2, #12
 8002dd2:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dd8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002de4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d112      	bne.n	8002e12 <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002df0:	f043 0201 	orr.w	r2, r3, #1
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002df8:	e00b      	b.n	8002e12 <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dfe:	f043 0210 	orr.w	r2, r3, #16
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e0a:	f043 0201 	orr.w	r2, r3, #1
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002e12:	6878      	ldr	r0, [r7, #4]
 8002e14:	f000 f984 	bl	8003120 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	220c      	movs	r2, #12
 8002e1e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002e20:	69fb      	ldr	r3, [r7, #28]
 8002e22:	f003 0320 	and.w	r3, r3, #32
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d004      	beq.n	8002e34 <HAL_ADC_IRQHandler+0x1d4>
 8002e2a:	69bb      	ldr	r3, [r7, #24]
 8002e2c:	f003 0320 	and.w	r3, r3, #32
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d10b      	bne.n	8002e4c <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002e34:	69fb      	ldr	r3, [r7, #28]
 8002e36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	f000 80b3 	beq.w	8002fa6 <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002e40:	69bb      	ldr	r3, [r7, #24]
 8002e42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	f000 80ad 	beq.w	8002fa6 <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e50:	f003 0310 	and.w	r3, r3, #16
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d105      	bne.n	8002e64 <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e5c:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4618      	mov	r0, r3
 8002e6a:	f7ff f9f0 	bl	800224e <LL_ADC_INJ_IsTriggerSourceSWStart>
 8002e6e:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4618      	mov	r0, r3
 8002e76:	f7ff f9ab 	bl	80021d0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002e7a:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4a10      	ldr	r2, [pc, #64]	@ (8002ec4 <HAL_ADC_IRQHandler+0x264>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d009      	beq.n	8002e9a <HAL_ADC_IRQHandler+0x23a>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a11      	ldr	r2, [pc, #68]	@ (8002ed0 <HAL_ADC_IRQHandler+0x270>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d002      	beq.n	8002e96 <HAL_ADC_IRQHandler+0x236>
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	e003      	b.n	8002e9e <HAL_ADC_IRQHandler+0x23e>
 8002e96:	4b0f      	ldr	r3, [pc, #60]	@ (8002ed4 <HAL_ADC_IRQHandler+0x274>)
 8002e98:	e001      	b.n	8002e9e <HAL_ADC_IRQHandler+0x23e>
 8002e9a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002e9e:	687a      	ldr	r2, [r7, #4]
 8002ea0:	6812      	ldr	r2, [r2, #0]
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d008      	beq.n	8002eb8 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002ea6:	697b      	ldr	r3, [r7, #20]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d005      	beq.n	8002eb8 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002eac:	697b      	ldr	r3, [r7, #20]
 8002eae:	2b06      	cmp	r3, #6
 8002eb0:	d002      	beq.n	8002eb8 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002eb2:	697b      	ldr	r3, [r7, #20]
 8002eb4:	2b07      	cmp	r3, #7
 8002eb6:	d10f      	bne.n	8002ed8 <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	68db      	ldr	r3, [r3, #12]
 8002ebe:	623b      	str	r3, [r7, #32]
 8002ec0:	e01f      	b.n	8002f02 <HAL_ADC_IRQHandler+0x2a2>
 8002ec2:	bf00      	nop
 8002ec4:	50000100 	.word	0x50000100
 8002ec8:	50000300 	.word	0x50000300
 8002ecc:	50000700 	.word	0x50000700
 8002ed0:	50000500 	.word	0x50000500
 8002ed4:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a8b      	ldr	r2, [pc, #556]	@ (800310c <HAL_ADC_IRQHandler+0x4ac>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d009      	beq.n	8002ef6 <HAL_ADC_IRQHandler+0x296>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a8a      	ldr	r2, [pc, #552]	@ (8003110 <HAL_ADC_IRQHandler+0x4b0>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d002      	beq.n	8002ef2 <HAL_ADC_IRQHandler+0x292>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	e003      	b.n	8002efa <HAL_ADC_IRQHandler+0x29a>
 8002ef2:	4b88      	ldr	r3, [pc, #544]	@ (8003114 <HAL_ADC_IRQHandler+0x4b4>)
 8002ef4:	e001      	b.n	8002efa <HAL_ADC_IRQHandler+0x29a>
 8002ef6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002efa:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002efc:	693b      	ldr	r3, [r7, #16]
 8002efe:	68db      	ldr	r3, [r3, #12]
 8002f00:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d047      	beq.n	8002f98 <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002f08:	6a3b      	ldr	r3, [r7, #32]
 8002f0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d007      	beq.n	8002f22 <HAL_ADC_IRQHandler+0x2c2>
 8002f12:	68bb      	ldr	r3, [r7, #8]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d03f      	beq.n	8002f98 <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002f18:	6a3b      	ldr	r3, [r7, #32]
 8002f1a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d13a      	bne.n	8002f98 <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f2c:	2b40      	cmp	r3, #64	@ 0x40
 8002f2e:	d133      	bne.n	8002f98 <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002f30:	6a3b      	ldr	r3, [r7, #32]
 8002f32:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d12e      	bne.n	8002f98 <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f7ff fac7 	bl	80024d2 <LL_ADC_INJ_IsConversionOngoing>
 8002f44:	4603      	mov	r3, r0
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d11a      	bne.n	8002f80 <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	685a      	ldr	r2, [r3, #4]
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002f58:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f5e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d112      	bne.n	8002f98 <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f76:	f043 0201 	orr.w	r2, r3, #1
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002f7e:	e00b      	b.n	8002f98 <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f84:	f043 0210 	orr.w	r2, r3, #16
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f90:	f043 0201 	orr.w	r2, r3, #1
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002f98:	6878      	ldr	r0, [r7, #4]
 8002f9a:	f000 fea3 	bl	8003ce4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	2260      	movs	r2, #96	@ 0x60
 8002fa4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002fa6:	69fb      	ldr	r3, [r7, #28]
 8002fa8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d011      	beq.n	8002fd4 <HAL_ADC_IRQHandler+0x374>
 8002fb0:	69bb      	ldr	r3, [r7, #24]
 8002fb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d00c      	beq.n	8002fd4 <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fbe:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002fc6:	6878      	ldr	r0, [r7, #4]
 8002fc8:	f000 f8b4 	bl	8003134 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	2280      	movs	r2, #128	@ 0x80
 8002fd2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002fd4:	69fb      	ldr	r3, [r7, #28]
 8002fd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d012      	beq.n	8003004 <HAL_ADC_IRQHandler+0x3a4>
 8002fde:	69bb      	ldr	r3, [r7, #24]
 8002fe0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d00d      	beq.n	8003004 <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fec:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002ff4:	6878      	ldr	r0, [r7, #4]
 8002ff6:	f000 fe89 	bl	8003d0c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003002:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003004:	69fb      	ldr	r3, [r7, #28]
 8003006:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800300a:	2b00      	cmp	r3, #0
 800300c:	d012      	beq.n	8003034 <HAL_ADC_IRQHandler+0x3d4>
 800300e:	69bb      	ldr	r3, [r7, #24]
 8003010:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003014:	2b00      	cmp	r3, #0
 8003016:	d00d      	beq.n	8003034 <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800301c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003024:	6878      	ldr	r0, [r7, #4]
 8003026:	f000 fe7b 	bl	8003d20 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003032:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003034:	69fb      	ldr	r3, [r7, #28]
 8003036:	f003 0310 	and.w	r3, r3, #16
 800303a:	2b00      	cmp	r3, #0
 800303c:	d043      	beq.n	80030c6 <HAL_ADC_IRQHandler+0x466>
 800303e:	69bb      	ldr	r3, [r7, #24]
 8003040:	f003 0310 	and.w	r3, r3, #16
 8003044:	2b00      	cmp	r3, #0
 8003046:	d03e      	beq.n	80030c6 <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800304c:	2b00      	cmp	r3, #0
 800304e:	d102      	bne.n	8003056 <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 8003050:	2301      	movs	r3, #1
 8003052:	627b      	str	r3, [r7, #36]	@ 0x24
 8003054:	e021      	b.n	800309a <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d015      	beq.n	8003088 <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003064:	d004      	beq.n	8003070 <HAL_ADC_IRQHandler+0x410>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a28      	ldr	r2, [pc, #160]	@ (800310c <HAL_ADC_IRQHandler+0x4ac>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d101      	bne.n	8003074 <HAL_ADC_IRQHandler+0x414>
 8003070:	4b29      	ldr	r3, [pc, #164]	@ (8003118 <HAL_ADC_IRQHandler+0x4b8>)
 8003072:	e000      	b.n	8003076 <HAL_ADC_IRQHandler+0x416>
 8003074:	4b29      	ldr	r3, [pc, #164]	@ (800311c <HAL_ADC_IRQHandler+0x4bc>)
 8003076:	4618      	mov	r0, r3
 8003078:	f7ff f95a 	bl	8002330 <LL_ADC_GetMultiDMATransfer>
 800307c:	4603      	mov	r3, r0
 800307e:	2b00      	cmp	r3, #0
 8003080:	d00b      	beq.n	800309a <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8003082:	2301      	movs	r3, #1
 8003084:	627b      	str	r3, [r7, #36]	@ 0x24
 8003086:	e008      	b.n	800309a <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	68db      	ldr	r3, [r3, #12]
 800308e:	f003 0301 	and.w	r3, r3, #1
 8003092:	2b00      	cmp	r3, #0
 8003094:	d001      	beq.n	800309a <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8003096:	2301      	movs	r3, #1
 8003098:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 800309a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800309c:	2b01      	cmp	r3, #1
 800309e:	d10e      	bne.n	80030be <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030a4:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030b0:	f043 0202 	orr.w	r2, r3, #2
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80030b8:	6878      	ldr	r0, [r7, #4]
 80030ba:	f000 f845 	bl	8003148 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	2210      	movs	r2, #16
 80030c4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80030c6:	69fb      	ldr	r3, [r7, #28]
 80030c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d018      	beq.n	8003102 <HAL_ADC_IRQHandler+0x4a2>
 80030d0:	69bb      	ldr	r3, [r7, #24]
 80030d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d013      	beq.n	8003102 <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030de:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030ea:	f043 0208 	orr.w	r2, r3, #8
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80030fa:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80030fc:	6878      	ldr	r0, [r7, #4]
 80030fe:	f000 fdfb 	bl	8003cf8 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8003102:	bf00      	nop
 8003104:	3728      	adds	r7, #40	@ 0x28
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}
 800310a:	bf00      	nop
 800310c:	50000100 	.word	0x50000100
 8003110:	50000500 	.word	0x50000500
 8003114:	50000400 	.word	0x50000400
 8003118:	50000300 	.word	0x50000300
 800311c:	50000700 	.word	0x50000700

08003120 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003120:	b480      	push	{r7}
 8003122:	b083      	sub	sp, #12
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003128:	bf00      	nop
 800312a:	370c      	adds	r7, #12
 800312c:	46bd      	mov	sp, r7
 800312e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003132:	4770      	bx	lr

08003134 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003134:	b480      	push	{r7}
 8003136:	b083      	sub	sp, #12
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800313c:	bf00      	nop
 800313e:	370c      	adds	r7, #12
 8003140:	46bd      	mov	sp, r7
 8003142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003146:	4770      	bx	lr

08003148 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003148:	b480      	push	{r7}
 800314a:	b083      	sub	sp, #12
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003150:	bf00      	nop
 8003152:	370c      	adds	r7, #12
 8003154:	46bd      	mov	sp, r7
 8003156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315a:	4770      	bx	lr

0800315c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b0b6      	sub	sp, #216	@ 0xd8
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
 8003164:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003166:	2300      	movs	r3, #0
 8003168:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800316c:	2300      	movs	r3, #0
 800316e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003176:	2b01      	cmp	r3, #1
 8003178:	d102      	bne.n	8003180 <HAL_ADC_ConfigChannel+0x24>
 800317a:	2302      	movs	r3, #2
 800317c:	f000 bc13 	b.w	80039a6 <HAL_ADC_ConfigChannel+0x84a>
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2201      	movs	r2, #1
 8003184:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4618      	mov	r0, r3
 800318e:	f7ff f98d 	bl	80024ac <LL_ADC_REG_IsConversionOngoing>
 8003192:	4603      	mov	r3, r0
 8003194:	2b00      	cmp	r3, #0
 8003196:	f040 83f3 	bne.w	8003980 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6818      	ldr	r0, [r3, #0]
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	6859      	ldr	r1, [r3, #4]
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	461a      	mov	r2, r3
 80031a8:	f7ff f825 	bl	80021f6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4618      	mov	r0, r3
 80031b2:	f7ff f97b 	bl	80024ac <LL_ADC_REG_IsConversionOngoing>
 80031b6:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4618      	mov	r0, r3
 80031c0:	f7ff f987 	bl	80024d2 <LL_ADC_INJ_IsConversionOngoing>
 80031c4:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80031c8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	f040 81d9 	bne.w	8003584 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80031d2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	f040 81d4 	bne.w	8003584 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80031e4:	d10f      	bne.n	8003206 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6818      	ldr	r0, [r3, #0]
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	2200      	movs	r2, #0
 80031f0:	4619      	mov	r1, r3
 80031f2:	f7ff f83f 	bl	8002274 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80031fe:	4618      	mov	r0, r3
 8003200:	f7fe ffd3 	bl	80021aa <LL_ADC_SetSamplingTimeCommonConfig>
 8003204:	e00e      	b.n	8003224 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6818      	ldr	r0, [r3, #0]
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	6819      	ldr	r1, [r3, #0]
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	689b      	ldr	r3, [r3, #8]
 8003212:	461a      	mov	r2, r3
 8003214:	f7ff f82e 	bl	8002274 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	2100      	movs	r1, #0
 800321e:	4618      	mov	r0, r3
 8003220:	f7fe ffc3 	bl	80021aa <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	695a      	ldr	r2, [r3, #20]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	68db      	ldr	r3, [r3, #12]
 800322e:	08db      	lsrs	r3, r3, #3
 8003230:	f003 0303 	and.w	r3, r3, #3
 8003234:	005b      	lsls	r3, r3, #1
 8003236:	fa02 f303 	lsl.w	r3, r2, r3
 800323a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	691b      	ldr	r3, [r3, #16]
 8003242:	2b04      	cmp	r3, #4
 8003244:	d022      	beq.n	800328c <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6818      	ldr	r0, [r3, #0]
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	6919      	ldr	r1, [r3, #16]
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003256:	f7fe ff1d 	bl	8002094 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6818      	ldr	r0, [r3, #0]
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	6919      	ldr	r1, [r3, #16]
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	699b      	ldr	r3, [r3, #24]
 8003266:	461a      	mov	r2, r3
 8003268:	f7fe ff69 	bl	800213e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6818      	ldr	r0, [r3, #0]
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003278:	2b01      	cmp	r3, #1
 800327a:	d102      	bne.n	8003282 <HAL_ADC_ConfigChannel+0x126>
 800327c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003280:	e000      	b.n	8003284 <HAL_ADC_ConfigChannel+0x128>
 8003282:	2300      	movs	r3, #0
 8003284:	461a      	mov	r2, r3
 8003286:	f7fe ff75 	bl	8002174 <LL_ADC_SetOffsetSaturation>
 800328a:	e17b      	b.n	8003584 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	2100      	movs	r1, #0
 8003292:	4618      	mov	r0, r3
 8003294:	f7fe ff22 	bl	80020dc <LL_ADC_GetOffsetChannel>
 8003298:	4603      	mov	r3, r0
 800329a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d10a      	bne.n	80032b8 <HAL_ADC_ConfigChannel+0x15c>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	2100      	movs	r1, #0
 80032a8:	4618      	mov	r0, r3
 80032aa:	f7fe ff17 	bl	80020dc <LL_ADC_GetOffsetChannel>
 80032ae:	4603      	mov	r3, r0
 80032b0:	0e9b      	lsrs	r3, r3, #26
 80032b2:	f003 021f 	and.w	r2, r3, #31
 80032b6:	e01e      	b.n	80032f6 <HAL_ADC_ConfigChannel+0x19a>
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	2100      	movs	r1, #0
 80032be:	4618      	mov	r0, r3
 80032c0:	f7fe ff0c 	bl	80020dc <LL_ADC_GetOffsetChannel>
 80032c4:	4603      	mov	r3, r0
 80032c6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ca:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80032ce:	fa93 f3a3 	rbit	r3, r3
 80032d2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80032d6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80032da:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80032de:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d101      	bne.n	80032ea <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 80032e6:	2320      	movs	r3, #32
 80032e8:	e004      	b.n	80032f4 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 80032ea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80032ee:	fab3 f383 	clz	r3, r3
 80032f2:	b2db      	uxtb	r3, r3
 80032f4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d105      	bne.n	800330e <HAL_ADC_ConfigChannel+0x1b2>
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	0e9b      	lsrs	r3, r3, #26
 8003308:	f003 031f 	and.w	r3, r3, #31
 800330c:	e018      	b.n	8003340 <HAL_ADC_ConfigChannel+0x1e4>
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003316:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800331a:	fa93 f3a3 	rbit	r3, r3
 800331e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8003322:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003326:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800332a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800332e:	2b00      	cmp	r3, #0
 8003330:	d101      	bne.n	8003336 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8003332:	2320      	movs	r3, #32
 8003334:	e004      	b.n	8003340 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8003336:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800333a:	fab3 f383 	clz	r3, r3
 800333e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003340:	429a      	cmp	r2, r3
 8003342:	d106      	bne.n	8003352 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	2200      	movs	r2, #0
 800334a:	2100      	movs	r1, #0
 800334c:	4618      	mov	r0, r3
 800334e:	f7fe fedb 	bl	8002108 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	2101      	movs	r1, #1
 8003358:	4618      	mov	r0, r3
 800335a:	f7fe febf 	bl	80020dc <LL_ADC_GetOffsetChannel>
 800335e:	4603      	mov	r3, r0
 8003360:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003364:	2b00      	cmp	r3, #0
 8003366:	d10a      	bne.n	800337e <HAL_ADC_ConfigChannel+0x222>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	2101      	movs	r1, #1
 800336e:	4618      	mov	r0, r3
 8003370:	f7fe feb4 	bl	80020dc <LL_ADC_GetOffsetChannel>
 8003374:	4603      	mov	r3, r0
 8003376:	0e9b      	lsrs	r3, r3, #26
 8003378:	f003 021f 	and.w	r2, r3, #31
 800337c:	e01e      	b.n	80033bc <HAL_ADC_ConfigChannel+0x260>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	2101      	movs	r1, #1
 8003384:	4618      	mov	r0, r3
 8003386:	f7fe fea9 	bl	80020dc <LL_ADC_GetOffsetChannel>
 800338a:	4603      	mov	r3, r0
 800338c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003390:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003394:	fa93 f3a3 	rbit	r3, r3
 8003398:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800339c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80033a0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80033a4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d101      	bne.n	80033b0 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 80033ac:	2320      	movs	r3, #32
 80033ae:	e004      	b.n	80033ba <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 80033b0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80033b4:	fab3 f383 	clz	r3, r3
 80033b8:	b2db      	uxtb	r3, r3
 80033ba:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d105      	bne.n	80033d4 <HAL_ADC_ConfigChannel+0x278>
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	0e9b      	lsrs	r3, r3, #26
 80033ce:	f003 031f 	and.w	r3, r3, #31
 80033d2:	e018      	b.n	8003406 <HAL_ADC_ConfigChannel+0x2aa>
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80033e0:	fa93 f3a3 	rbit	r3, r3
 80033e4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80033e8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80033ec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80033f0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d101      	bne.n	80033fc <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 80033f8:	2320      	movs	r3, #32
 80033fa:	e004      	b.n	8003406 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80033fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003400:	fab3 f383 	clz	r3, r3
 8003404:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003406:	429a      	cmp	r2, r3
 8003408:	d106      	bne.n	8003418 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	2200      	movs	r2, #0
 8003410:	2101      	movs	r1, #1
 8003412:	4618      	mov	r0, r3
 8003414:	f7fe fe78 	bl	8002108 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	2102      	movs	r1, #2
 800341e:	4618      	mov	r0, r3
 8003420:	f7fe fe5c 	bl	80020dc <LL_ADC_GetOffsetChannel>
 8003424:	4603      	mov	r3, r0
 8003426:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800342a:	2b00      	cmp	r3, #0
 800342c:	d10a      	bne.n	8003444 <HAL_ADC_ConfigChannel+0x2e8>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	2102      	movs	r1, #2
 8003434:	4618      	mov	r0, r3
 8003436:	f7fe fe51 	bl	80020dc <LL_ADC_GetOffsetChannel>
 800343a:	4603      	mov	r3, r0
 800343c:	0e9b      	lsrs	r3, r3, #26
 800343e:	f003 021f 	and.w	r2, r3, #31
 8003442:	e01e      	b.n	8003482 <HAL_ADC_ConfigChannel+0x326>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	2102      	movs	r1, #2
 800344a:	4618      	mov	r0, r3
 800344c:	f7fe fe46 	bl	80020dc <LL_ADC_GetOffsetChannel>
 8003450:	4603      	mov	r3, r0
 8003452:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003456:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800345a:	fa93 f3a3 	rbit	r3, r3
 800345e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8003462:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003466:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800346a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800346e:	2b00      	cmp	r3, #0
 8003470:	d101      	bne.n	8003476 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8003472:	2320      	movs	r3, #32
 8003474:	e004      	b.n	8003480 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8003476:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800347a:	fab3 f383 	clz	r3, r3
 800347e:	b2db      	uxtb	r3, r3
 8003480:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800348a:	2b00      	cmp	r3, #0
 800348c:	d105      	bne.n	800349a <HAL_ADC_ConfigChannel+0x33e>
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	0e9b      	lsrs	r3, r3, #26
 8003494:	f003 031f 	and.w	r3, r3, #31
 8003498:	e016      	b.n	80034c8 <HAL_ADC_ConfigChannel+0x36c>
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034a2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80034a6:	fa93 f3a3 	rbit	r3, r3
 80034aa:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80034ac:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80034ae:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80034b2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d101      	bne.n	80034be <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 80034ba:	2320      	movs	r3, #32
 80034bc:	e004      	b.n	80034c8 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 80034be:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80034c2:	fab3 f383 	clz	r3, r3
 80034c6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80034c8:	429a      	cmp	r2, r3
 80034ca:	d106      	bne.n	80034da <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	2200      	movs	r2, #0
 80034d2:	2102      	movs	r1, #2
 80034d4:	4618      	mov	r0, r3
 80034d6:	f7fe fe17 	bl	8002108 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	2103      	movs	r1, #3
 80034e0:	4618      	mov	r0, r3
 80034e2:	f7fe fdfb 	bl	80020dc <LL_ADC_GetOffsetChannel>
 80034e6:	4603      	mov	r3, r0
 80034e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d10a      	bne.n	8003506 <HAL_ADC_ConfigChannel+0x3aa>
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	2103      	movs	r1, #3
 80034f6:	4618      	mov	r0, r3
 80034f8:	f7fe fdf0 	bl	80020dc <LL_ADC_GetOffsetChannel>
 80034fc:	4603      	mov	r3, r0
 80034fe:	0e9b      	lsrs	r3, r3, #26
 8003500:	f003 021f 	and.w	r2, r3, #31
 8003504:	e017      	b.n	8003536 <HAL_ADC_ConfigChannel+0x3da>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	2103      	movs	r1, #3
 800350c:	4618      	mov	r0, r3
 800350e:	f7fe fde5 	bl	80020dc <LL_ADC_GetOffsetChannel>
 8003512:	4603      	mov	r3, r0
 8003514:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003516:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003518:	fa93 f3a3 	rbit	r3, r3
 800351c:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800351e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003520:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8003522:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003524:	2b00      	cmp	r3, #0
 8003526:	d101      	bne.n	800352c <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8003528:	2320      	movs	r3, #32
 800352a:	e003      	b.n	8003534 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 800352c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800352e:	fab3 f383 	clz	r3, r3
 8003532:	b2db      	uxtb	r3, r3
 8003534:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800353e:	2b00      	cmp	r3, #0
 8003540:	d105      	bne.n	800354e <HAL_ADC_ConfigChannel+0x3f2>
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	0e9b      	lsrs	r3, r3, #26
 8003548:	f003 031f 	and.w	r3, r3, #31
 800354c:	e011      	b.n	8003572 <HAL_ADC_ConfigChannel+0x416>
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003554:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003556:	fa93 f3a3 	rbit	r3, r3
 800355a:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800355c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800355e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003560:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003562:	2b00      	cmp	r3, #0
 8003564:	d101      	bne.n	800356a <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8003566:	2320      	movs	r3, #32
 8003568:	e003      	b.n	8003572 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800356a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800356c:	fab3 f383 	clz	r3, r3
 8003570:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003572:	429a      	cmp	r2, r3
 8003574:	d106      	bne.n	8003584 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	2200      	movs	r2, #0
 800357c:	2103      	movs	r1, #3
 800357e:	4618      	mov	r0, r3
 8003580:	f7fe fdc2 	bl	8002108 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4618      	mov	r0, r3
 800358a:	f7fe ff55 	bl	8002438 <LL_ADC_IsEnabled>
 800358e:	4603      	mov	r3, r0
 8003590:	2b00      	cmp	r3, #0
 8003592:	f040 813d 	bne.w	8003810 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6818      	ldr	r0, [r3, #0]
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	6819      	ldr	r1, [r3, #0]
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	68db      	ldr	r3, [r3, #12]
 80035a2:	461a      	mov	r2, r3
 80035a4:	f7fe fe92 	bl	80022cc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	68db      	ldr	r3, [r3, #12]
 80035ac:	4aa2      	ldr	r2, [pc, #648]	@ (8003838 <HAL_ADC_ConfigChannel+0x6dc>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	f040 812e 	bne.w	8003810 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d10b      	bne.n	80035dc <HAL_ADC_ConfigChannel+0x480>
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	0e9b      	lsrs	r3, r3, #26
 80035ca:	3301      	adds	r3, #1
 80035cc:	f003 031f 	and.w	r3, r3, #31
 80035d0:	2b09      	cmp	r3, #9
 80035d2:	bf94      	ite	ls
 80035d4:	2301      	movls	r3, #1
 80035d6:	2300      	movhi	r3, #0
 80035d8:	b2db      	uxtb	r3, r3
 80035da:	e019      	b.n	8003610 <HAL_ADC_ConfigChannel+0x4b4>
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80035e4:	fa93 f3a3 	rbit	r3, r3
 80035e8:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80035ea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80035ec:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80035ee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d101      	bne.n	80035f8 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80035f4:	2320      	movs	r3, #32
 80035f6:	e003      	b.n	8003600 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80035f8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80035fa:	fab3 f383 	clz	r3, r3
 80035fe:	b2db      	uxtb	r3, r3
 8003600:	3301      	adds	r3, #1
 8003602:	f003 031f 	and.w	r3, r3, #31
 8003606:	2b09      	cmp	r3, #9
 8003608:	bf94      	ite	ls
 800360a:	2301      	movls	r3, #1
 800360c:	2300      	movhi	r3, #0
 800360e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003610:	2b00      	cmp	r3, #0
 8003612:	d079      	beq.n	8003708 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800361c:	2b00      	cmp	r3, #0
 800361e:	d107      	bne.n	8003630 <HAL_ADC_ConfigChannel+0x4d4>
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	0e9b      	lsrs	r3, r3, #26
 8003626:	3301      	adds	r3, #1
 8003628:	069b      	lsls	r3, r3, #26
 800362a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800362e:	e015      	b.n	800365c <HAL_ADC_ConfigChannel+0x500>
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003636:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003638:	fa93 f3a3 	rbit	r3, r3
 800363c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800363e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003640:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003642:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003644:	2b00      	cmp	r3, #0
 8003646:	d101      	bne.n	800364c <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8003648:	2320      	movs	r3, #32
 800364a:	e003      	b.n	8003654 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 800364c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800364e:	fab3 f383 	clz	r3, r3
 8003652:	b2db      	uxtb	r3, r3
 8003654:	3301      	adds	r3, #1
 8003656:	069b      	lsls	r3, r3, #26
 8003658:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003664:	2b00      	cmp	r3, #0
 8003666:	d109      	bne.n	800367c <HAL_ADC_ConfigChannel+0x520>
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	0e9b      	lsrs	r3, r3, #26
 800366e:	3301      	adds	r3, #1
 8003670:	f003 031f 	and.w	r3, r3, #31
 8003674:	2101      	movs	r1, #1
 8003676:	fa01 f303 	lsl.w	r3, r1, r3
 800367a:	e017      	b.n	80036ac <HAL_ADC_ConfigChannel+0x550>
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003682:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003684:	fa93 f3a3 	rbit	r3, r3
 8003688:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800368a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800368c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800368e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003690:	2b00      	cmp	r3, #0
 8003692:	d101      	bne.n	8003698 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8003694:	2320      	movs	r3, #32
 8003696:	e003      	b.n	80036a0 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8003698:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800369a:	fab3 f383 	clz	r3, r3
 800369e:	b2db      	uxtb	r3, r3
 80036a0:	3301      	adds	r3, #1
 80036a2:	f003 031f 	and.w	r3, r3, #31
 80036a6:	2101      	movs	r1, #1
 80036a8:	fa01 f303 	lsl.w	r3, r1, r3
 80036ac:	ea42 0103 	orr.w	r1, r2, r3
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d10a      	bne.n	80036d2 <HAL_ADC_ConfigChannel+0x576>
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	0e9b      	lsrs	r3, r3, #26
 80036c2:	3301      	adds	r3, #1
 80036c4:	f003 021f 	and.w	r2, r3, #31
 80036c8:	4613      	mov	r3, r2
 80036ca:	005b      	lsls	r3, r3, #1
 80036cc:	4413      	add	r3, r2
 80036ce:	051b      	lsls	r3, r3, #20
 80036d0:	e018      	b.n	8003704 <HAL_ADC_ConfigChannel+0x5a8>
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036da:	fa93 f3a3 	rbit	r3, r3
 80036de:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80036e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80036e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d101      	bne.n	80036ee <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80036ea:	2320      	movs	r3, #32
 80036ec:	e003      	b.n	80036f6 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80036ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036f0:	fab3 f383 	clz	r3, r3
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	3301      	adds	r3, #1
 80036f8:	f003 021f 	and.w	r2, r3, #31
 80036fc:	4613      	mov	r3, r2
 80036fe:	005b      	lsls	r3, r3, #1
 8003700:	4413      	add	r3, r2
 8003702:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003704:	430b      	orrs	r3, r1
 8003706:	e07e      	b.n	8003806 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003710:	2b00      	cmp	r3, #0
 8003712:	d107      	bne.n	8003724 <HAL_ADC_ConfigChannel+0x5c8>
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	0e9b      	lsrs	r3, r3, #26
 800371a:	3301      	adds	r3, #1
 800371c:	069b      	lsls	r3, r3, #26
 800371e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003722:	e015      	b.n	8003750 <HAL_ADC_ConfigChannel+0x5f4>
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800372a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800372c:	fa93 f3a3 	rbit	r3, r3
 8003730:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003732:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003734:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003738:	2b00      	cmp	r3, #0
 800373a:	d101      	bne.n	8003740 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 800373c:	2320      	movs	r3, #32
 800373e:	e003      	b.n	8003748 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8003740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003742:	fab3 f383 	clz	r3, r3
 8003746:	b2db      	uxtb	r3, r3
 8003748:	3301      	adds	r3, #1
 800374a:	069b      	lsls	r3, r3, #26
 800374c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003758:	2b00      	cmp	r3, #0
 800375a:	d109      	bne.n	8003770 <HAL_ADC_ConfigChannel+0x614>
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	0e9b      	lsrs	r3, r3, #26
 8003762:	3301      	adds	r3, #1
 8003764:	f003 031f 	and.w	r3, r3, #31
 8003768:	2101      	movs	r1, #1
 800376a:	fa01 f303 	lsl.w	r3, r1, r3
 800376e:	e017      	b.n	80037a0 <HAL_ADC_ConfigChannel+0x644>
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003776:	6a3b      	ldr	r3, [r7, #32]
 8003778:	fa93 f3a3 	rbit	r3, r3
 800377c:	61fb      	str	r3, [r7, #28]
  return result;
 800377e:	69fb      	ldr	r3, [r7, #28]
 8003780:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003784:	2b00      	cmp	r3, #0
 8003786:	d101      	bne.n	800378c <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8003788:	2320      	movs	r3, #32
 800378a:	e003      	b.n	8003794 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 800378c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800378e:	fab3 f383 	clz	r3, r3
 8003792:	b2db      	uxtb	r3, r3
 8003794:	3301      	adds	r3, #1
 8003796:	f003 031f 	and.w	r3, r3, #31
 800379a:	2101      	movs	r1, #1
 800379c:	fa01 f303 	lsl.w	r3, r1, r3
 80037a0:	ea42 0103 	orr.w	r1, r2, r3
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d10d      	bne.n	80037cc <HAL_ADC_ConfigChannel+0x670>
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	0e9b      	lsrs	r3, r3, #26
 80037b6:	3301      	adds	r3, #1
 80037b8:	f003 021f 	and.w	r2, r3, #31
 80037bc:	4613      	mov	r3, r2
 80037be:	005b      	lsls	r3, r3, #1
 80037c0:	4413      	add	r3, r2
 80037c2:	3b1e      	subs	r3, #30
 80037c4:	051b      	lsls	r3, r3, #20
 80037c6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80037ca:	e01b      	b.n	8003804 <HAL_ADC_ConfigChannel+0x6a8>
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	fa93 f3a3 	rbit	r3, r3
 80037d8:	613b      	str	r3, [r7, #16]
  return result;
 80037da:	693b      	ldr	r3, [r7, #16]
 80037dc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80037de:	69bb      	ldr	r3, [r7, #24]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d101      	bne.n	80037e8 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80037e4:	2320      	movs	r3, #32
 80037e6:	e003      	b.n	80037f0 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80037e8:	69bb      	ldr	r3, [r7, #24]
 80037ea:	fab3 f383 	clz	r3, r3
 80037ee:	b2db      	uxtb	r3, r3
 80037f0:	3301      	adds	r3, #1
 80037f2:	f003 021f 	and.w	r2, r3, #31
 80037f6:	4613      	mov	r3, r2
 80037f8:	005b      	lsls	r3, r3, #1
 80037fa:	4413      	add	r3, r2
 80037fc:	3b1e      	subs	r3, #30
 80037fe:	051b      	lsls	r3, r3, #20
 8003800:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003804:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003806:	683a      	ldr	r2, [r7, #0]
 8003808:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800380a:	4619      	mov	r1, r3
 800380c:	f7fe fd32 	bl	8002274 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	4b09      	ldr	r3, [pc, #36]	@ (800383c <HAL_ADC_ConfigChannel+0x6e0>)
 8003816:	4013      	ands	r3, r2
 8003818:	2b00      	cmp	r3, #0
 800381a:	f000 80be 	beq.w	800399a <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003826:	d004      	beq.n	8003832 <HAL_ADC_ConfigChannel+0x6d6>
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a04      	ldr	r2, [pc, #16]	@ (8003840 <HAL_ADC_ConfigChannel+0x6e4>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d10a      	bne.n	8003848 <HAL_ADC_ConfigChannel+0x6ec>
 8003832:	4b04      	ldr	r3, [pc, #16]	@ (8003844 <HAL_ADC_ConfigChannel+0x6e8>)
 8003834:	e009      	b.n	800384a <HAL_ADC_ConfigChannel+0x6ee>
 8003836:	bf00      	nop
 8003838:	407f0000 	.word	0x407f0000
 800383c:	80080000 	.word	0x80080000
 8003840:	50000100 	.word	0x50000100
 8003844:	50000300 	.word	0x50000300
 8003848:	4b59      	ldr	r3, [pc, #356]	@ (80039b0 <HAL_ADC_ConfigChannel+0x854>)
 800384a:	4618      	mov	r0, r3
 800384c:	f7fe fc14 	bl	8002078 <LL_ADC_GetCommonPathInternalCh>
 8003850:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a56      	ldr	r2, [pc, #344]	@ (80039b4 <HAL_ADC_ConfigChannel+0x858>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d004      	beq.n	8003868 <HAL_ADC_ConfigChannel+0x70c>
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4a55      	ldr	r2, [pc, #340]	@ (80039b8 <HAL_ADC_ConfigChannel+0x85c>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d13a      	bne.n	80038de <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003868:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800386c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003870:	2b00      	cmp	r3, #0
 8003872:	d134      	bne.n	80038de <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800387c:	d005      	beq.n	800388a <HAL_ADC_ConfigChannel+0x72e>
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4a4e      	ldr	r2, [pc, #312]	@ (80039bc <HAL_ADC_ConfigChannel+0x860>)
 8003884:	4293      	cmp	r3, r2
 8003886:	f040 8085 	bne.w	8003994 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003892:	d004      	beq.n	800389e <HAL_ADC_ConfigChannel+0x742>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4a49      	ldr	r2, [pc, #292]	@ (80039c0 <HAL_ADC_ConfigChannel+0x864>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d101      	bne.n	80038a2 <HAL_ADC_ConfigChannel+0x746>
 800389e:	4a49      	ldr	r2, [pc, #292]	@ (80039c4 <HAL_ADC_ConfigChannel+0x868>)
 80038a0:	e000      	b.n	80038a4 <HAL_ADC_ConfigChannel+0x748>
 80038a2:	4a43      	ldr	r2, [pc, #268]	@ (80039b0 <HAL_ADC_ConfigChannel+0x854>)
 80038a4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80038a8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80038ac:	4619      	mov	r1, r3
 80038ae:	4610      	mov	r0, r2
 80038b0:	f7fe fbcf 	bl	8002052 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80038b4:	4b44      	ldr	r3, [pc, #272]	@ (80039c8 <HAL_ADC_ConfigChannel+0x86c>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	099b      	lsrs	r3, r3, #6
 80038ba:	4a44      	ldr	r2, [pc, #272]	@ (80039cc <HAL_ADC_ConfigChannel+0x870>)
 80038bc:	fba2 2303 	umull	r2, r3, r2, r3
 80038c0:	099b      	lsrs	r3, r3, #6
 80038c2:	1c5a      	adds	r2, r3, #1
 80038c4:	4613      	mov	r3, r2
 80038c6:	005b      	lsls	r3, r3, #1
 80038c8:	4413      	add	r3, r2
 80038ca:	009b      	lsls	r3, r3, #2
 80038cc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80038ce:	e002      	b.n	80038d6 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	3b01      	subs	r3, #1
 80038d4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d1f9      	bne.n	80038d0 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80038dc:	e05a      	b.n	8003994 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4a3b      	ldr	r2, [pc, #236]	@ (80039d0 <HAL_ADC_ConfigChannel+0x874>)
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d125      	bne.n	8003934 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80038e8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80038ec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d11f      	bne.n	8003934 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a31      	ldr	r2, [pc, #196]	@ (80039c0 <HAL_ADC_ConfigChannel+0x864>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d104      	bne.n	8003908 <HAL_ADC_ConfigChannel+0x7ac>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4a34      	ldr	r2, [pc, #208]	@ (80039d4 <HAL_ADC_ConfigChannel+0x878>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d047      	beq.n	8003998 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003910:	d004      	beq.n	800391c <HAL_ADC_ConfigChannel+0x7c0>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a2a      	ldr	r2, [pc, #168]	@ (80039c0 <HAL_ADC_ConfigChannel+0x864>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d101      	bne.n	8003920 <HAL_ADC_ConfigChannel+0x7c4>
 800391c:	4a29      	ldr	r2, [pc, #164]	@ (80039c4 <HAL_ADC_ConfigChannel+0x868>)
 800391e:	e000      	b.n	8003922 <HAL_ADC_ConfigChannel+0x7c6>
 8003920:	4a23      	ldr	r2, [pc, #140]	@ (80039b0 <HAL_ADC_ConfigChannel+0x854>)
 8003922:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003926:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800392a:	4619      	mov	r1, r3
 800392c:	4610      	mov	r0, r2
 800392e:	f7fe fb90 	bl	8002052 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003932:	e031      	b.n	8003998 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4a27      	ldr	r2, [pc, #156]	@ (80039d8 <HAL_ADC_ConfigChannel+0x87c>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d12d      	bne.n	800399a <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800393e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003942:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003946:	2b00      	cmp	r3, #0
 8003948:	d127      	bne.n	800399a <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a1c      	ldr	r2, [pc, #112]	@ (80039c0 <HAL_ADC_ConfigChannel+0x864>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d022      	beq.n	800399a <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800395c:	d004      	beq.n	8003968 <HAL_ADC_ConfigChannel+0x80c>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4a17      	ldr	r2, [pc, #92]	@ (80039c0 <HAL_ADC_ConfigChannel+0x864>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d101      	bne.n	800396c <HAL_ADC_ConfigChannel+0x810>
 8003968:	4a16      	ldr	r2, [pc, #88]	@ (80039c4 <HAL_ADC_ConfigChannel+0x868>)
 800396a:	e000      	b.n	800396e <HAL_ADC_ConfigChannel+0x812>
 800396c:	4a10      	ldr	r2, [pc, #64]	@ (80039b0 <HAL_ADC_ConfigChannel+0x854>)
 800396e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003972:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003976:	4619      	mov	r1, r3
 8003978:	4610      	mov	r0, r2
 800397a:	f7fe fb6a 	bl	8002052 <LL_ADC_SetCommonPathInternalCh>
 800397e:	e00c      	b.n	800399a <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003984:	f043 0220 	orr.w	r2, r3, #32
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800398c:	2301      	movs	r3, #1
 800398e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8003992:	e002      	b.n	800399a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003994:	bf00      	nop
 8003996:	e000      	b.n	800399a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003998:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2200      	movs	r2, #0
 800399e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80039a2:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	37d8      	adds	r7, #216	@ 0xd8
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}
 80039ae:	bf00      	nop
 80039b0:	50000700 	.word	0x50000700
 80039b4:	c3210000 	.word	0xc3210000
 80039b8:	90c00010 	.word	0x90c00010
 80039bc:	50000600 	.word	0x50000600
 80039c0:	50000100 	.word	0x50000100
 80039c4:	50000300 	.word	0x50000300
 80039c8:	20000008 	.word	0x20000008
 80039cc:	053e2d63 	.word	0x053e2d63
 80039d0:	c7520000 	.word	0xc7520000
 80039d4:	50000500 	.word	0x50000500
 80039d8:	cb840000 	.word	0xcb840000

080039dc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b084      	sub	sp, #16
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80039e4:	2300      	movs	r3, #0
 80039e6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4618      	mov	r0, r3
 80039ee:	f7fe fd23 	bl	8002438 <LL_ADC_IsEnabled>
 80039f2:	4603      	mov	r3, r0
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d176      	bne.n	8003ae6 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	689a      	ldr	r2, [r3, #8]
 80039fe:	4b3c      	ldr	r3, [pc, #240]	@ (8003af0 <ADC_Enable+0x114>)
 8003a00:	4013      	ands	r3, r2
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d00d      	beq.n	8003a22 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a0a:	f043 0210 	orr.w	r2, r3, #16
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a16:	f043 0201 	orr.w	r2, r3, #1
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	e062      	b.n	8003ae8 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4618      	mov	r0, r3
 8003a28:	f7fe fcde 	bl	80023e8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003a34:	d004      	beq.n	8003a40 <ADC_Enable+0x64>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a2e      	ldr	r2, [pc, #184]	@ (8003af4 <ADC_Enable+0x118>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d101      	bne.n	8003a44 <ADC_Enable+0x68>
 8003a40:	4b2d      	ldr	r3, [pc, #180]	@ (8003af8 <ADC_Enable+0x11c>)
 8003a42:	e000      	b.n	8003a46 <ADC_Enable+0x6a>
 8003a44:	4b2d      	ldr	r3, [pc, #180]	@ (8003afc <ADC_Enable+0x120>)
 8003a46:	4618      	mov	r0, r3
 8003a48:	f7fe fb16 	bl	8002078 <LL_ADC_GetCommonPathInternalCh>
 8003a4c:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003a4e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d013      	beq.n	8003a7e <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003a56:	4b2a      	ldr	r3, [pc, #168]	@ (8003b00 <ADC_Enable+0x124>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	099b      	lsrs	r3, r3, #6
 8003a5c:	4a29      	ldr	r2, [pc, #164]	@ (8003b04 <ADC_Enable+0x128>)
 8003a5e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a62:	099b      	lsrs	r3, r3, #6
 8003a64:	1c5a      	adds	r2, r3, #1
 8003a66:	4613      	mov	r3, r2
 8003a68:	005b      	lsls	r3, r3, #1
 8003a6a:	4413      	add	r3, r2
 8003a6c:	009b      	lsls	r3, r3, #2
 8003a6e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003a70:	e002      	b.n	8003a78 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	3b01      	subs	r3, #1
 8003a76:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d1f9      	bne.n	8003a72 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003a7e:	f7fe faa7 	bl	8001fd0 <HAL_GetTick>
 8003a82:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003a84:	e028      	b.n	8003ad8 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	f7fe fcd4 	bl	8002438 <LL_ADC_IsEnabled>
 8003a90:	4603      	mov	r3, r0
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d104      	bne.n	8003aa0 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f7fe fca4 	bl	80023e8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003aa0:	f7fe fa96 	bl	8001fd0 <HAL_GetTick>
 8003aa4:	4602      	mov	r2, r0
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	1ad3      	subs	r3, r2, r3
 8003aaa:	2b02      	cmp	r3, #2
 8003aac:	d914      	bls.n	8003ad8 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f003 0301 	and.w	r3, r3, #1
 8003ab8:	2b01      	cmp	r3, #1
 8003aba:	d00d      	beq.n	8003ad8 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ac0:	f043 0210 	orr.w	r2, r3, #16
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003acc:	f043 0201 	orr.w	r2, r3, #1
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	e007      	b.n	8003ae8 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f003 0301 	and.w	r3, r3, #1
 8003ae2:	2b01      	cmp	r3, #1
 8003ae4:	d1cf      	bne.n	8003a86 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003ae6:	2300      	movs	r3, #0
}
 8003ae8:	4618      	mov	r0, r3
 8003aea:	3710      	adds	r7, #16
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bd80      	pop	{r7, pc}
 8003af0:	8000003f 	.word	0x8000003f
 8003af4:	50000100 	.word	0x50000100
 8003af8:	50000300 	.word	0x50000300
 8003afc:	50000700 	.word	0x50000700
 8003b00:	20000008 	.word	0x20000008
 8003b04:	053e2d63 	.word	0x053e2d63

08003b08 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b084      	sub	sp, #16
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4618      	mov	r0, r3
 8003b16:	f7fe fca2 	bl	800245e <LL_ADC_IsDisableOngoing>
 8003b1a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4618      	mov	r0, r3
 8003b22:	f7fe fc89 	bl	8002438 <LL_ADC_IsEnabled>
 8003b26:	4603      	mov	r3, r0
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d047      	beq.n	8003bbc <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d144      	bne.n	8003bbc <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	689b      	ldr	r3, [r3, #8]
 8003b38:	f003 030d 	and.w	r3, r3, #13
 8003b3c:	2b01      	cmp	r3, #1
 8003b3e:	d10c      	bne.n	8003b5a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4618      	mov	r0, r3
 8003b46:	f7fe fc63 	bl	8002410 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	2203      	movs	r2, #3
 8003b50:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003b52:	f7fe fa3d 	bl	8001fd0 <HAL_GetTick>
 8003b56:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003b58:	e029      	b.n	8003bae <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b5e:	f043 0210 	orr.w	r2, r3, #16
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b6a:	f043 0201 	orr.w	r2, r3, #1
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
 8003b74:	e023      	b.n	8003bbe <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003b76:	f7fe fa2b 	bl	8001fd0 <HAL_GetTick>
 8003b7a:	4602      	mov	r2, r0
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	1ad3      	subs	r3, r2, r3
 8003b80:	2b02      	cmp	r3, #2
 8003b82:	d914      	bls.n	8003bae <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	689b      	ldr	r3, [r3, #8]
 8003b8a:	f003 0301 	and.w	r3, r3, #1
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d00d      	beq.n	8003bae <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b96:	f043 0210 	orr.w	r2, r3, #16
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ba2:	f043 0201 	orr.w	r2, r3, #1
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003baa:	2301      	movs	r3, #1
 8003bac:	e007      	b.n	8003bbe <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	689b      	ldr	r3, [r3, #8]
 8003bb4:	f003 0301 	and.w	r3, r3, #1
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d1dc      	bne.n	8003b76 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003bbc:	2300      	movs	r3, #0
}
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	3710      	adds	r7, #16
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}

08003bc6 <LL_ADC_StartCalibration>:
{
 8003bc6:	b480      	push	{r7}
 8003bc8:	b083      	sub	sp, #12
 8003bca:	af00      	add	r7, sp, #0
 8003bcc:	6078      	str	r0, [r7, #4]
 8003bce:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	689b      	ldr	r3, [r3, #8]
 8003bd4:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8003bd8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003bdc:	683a      	ldr	r2, [r7, #0]
 8003bde:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003be2:	4313      	orrs	r3, r2
 8003be4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	609a      	str	r2, [r3, #8]
}
 8003bec:	bf00      	nop
 8003bee:	370c      	adds	r7, #12
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf6:	4770      	bx	lr

08003bf8 <LL_ADC_IsCalibrationOnGoing>:
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	b083      	sub	sp, #12
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	689b      	ldr	r3, [r3, #8]
 8003c04:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003c08:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003c0c:	d101      	bne.n	8003c12 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e000      	b.n	8003c14 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003c12:	2300      	movs	r3, #0
}
 8003c14:	4618      	mov	r0, r3
 8003c16:	370c      	adds	r7, #12
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1e:	4770      	bx	lr

08003c20 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b084      	sub	sp, #16
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
 8003c28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003c34:	2b01      	cmp	r3, #1
 8003c36:	d101      	bne.n	8003c3c <HAL_ADCEx_Calibration_Start+0x1c>
 8003c38:	2302      	movs	r3, #2
 8003c3a:	e04d      	b.n	8003cd8 <HAL_ADCEx_Calibration_Start+0xb8>
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2201      	movs	r2, #1
 8003c40:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003c44:	6878      	ldr	r0, [r7, #4]
 8003c46:	f7ff ff5f 	bl	8003b08 <ADC_Disable>
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003c4e:	7bfb      	ldrb	r3, [r7, #15]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d136      	bne.n	8003cc2 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c58:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003c5c:	f023 0302 	bic.w	r3, r3, #2
 8003c60:	f043 0202 	orr.w	r2, r3, #2
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	6839      	ldr	r1, [r7, #0]
 8003c6e:	4618      	mov	r0, r3
 8003c70:	f7ff ffa9 	bl	8003bc6 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003c74:	e014      	b.n	8003ca0 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003c76:	68bb      	ldr	r3, [r7, #8]
 8003c78:	3301      	adds	r3, #1
 8003c7a:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	4a18      	ldr	r2, [pc, #96]	@ (8003ce0 <HAL_ADCEx_Calibration_Start+0xc0>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d90d      	bls.n	8003ca0 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c88:	f023 0312 	bic.w	r3, r3, #18
 8003c8c:	f043 0210 	orr.w	r2, r3, #16
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2200      	movs	r2, #0
 8003c98:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	e01b      	b.n	8003cd8 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	f7ff ffa7 	bl	8003bf8 <LL_ADC_IsCalibrationOnGoing>
 8003caa:	4603      	mov	r3, r0
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d1e2      	bne.n	8003c76 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cb4:	f023 0303 	bic.w	r3, r3, #3
 8003cb8:	f043 0201 	orr.w	r2, r3, #1
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003cc0:	e005      	b.n	8003cce <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cc6:	f043 0210 	orr.w	r2, r3, #16
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003cd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cd8:	4618      	mov	r0, r3
 8003cda:	3710      	adds	r7, #16
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bd80      	pop	{r7, pc}
 8003ce0:	0004de01 	.word	0x0004de01

08003ce4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	b083      	sub	sp, #12
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003cec:	bf00      	nop
 8003cee:	370c      	adds	r7, #12
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf6:	4770      	bx	lr

08003cf8 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	b083      	sub	sp, #12
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003d00:	bf00      	nop
 8003d02:	370c      	adds	r7, #12
 8003d04:	46bd      	mov	sp, r7
 8003d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0a:	4770      	bx	lr

08003d0c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b083      	sub	sp, #12
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003d14:	bf00      	nop
 8003d16:	370c      	adds	r7, #12
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1e:	4770      	bx	lr

08003d20 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003d20:	b480      	push	{r7}
 8003d22:	b083      	sub	sp, #12
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003d28:	bf00      	nop
 8003d2a:	370c      	adds	r7, #12
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d32:	4770      	bx	lr

08003d34 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003d34:	b480      	push	{r7}
 8003d36:	b083      	sub	sp, #12
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003d3c:	bf00      	nop
 8003d3e:	370c      	adds	r7, #12
 8003d40:	46bd      	mov	sp, r7
 8003d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d46:	4770      	bx	lr

08003d48 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b083      	sub	sp, #12
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8003d50:	4b05      	ldr	r3, [pc, #20]	@ (8003d68 <LL_EXTI_EnableIT_0_31+0x20>)
 8003d52:	681a      	ldr	r2, [r3, #0]
 8003d54:	4904      	ldr	r1, [pc, #16]	@ (8003d68 <LL_EXTI_EnableIT_0_31+0x20>)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	600b      	str	r3, [r1, #0]
}
 8003d5c:	bf00      	nop
 8003d5e:	370c      	adds	r7, #12
 8003d60:	46bd      	mov	sp, r7
 8003d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d66:	4770      	bx	lr
 8003d68:	40010400 	.word	0x40010400

08003d6c <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	b083      	sub	sp, #12
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8003d74:	4b05      	ldr	r3, [pc, #20]	@ (8003d8c <LL_EXTI_EnableIT_32_63+0x20>)
 8003d76:	6a1a      	ldr	r2, [r3, #32]
 8003d78:	4904      	ldr	r1, [pc, #16]	@ (8003d8c <LL_EXTI_EnableIT_32_63+0x20>)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	620b      	str	r3, [r1, #32]
}
 8003d80:	bf00      	nop
 8003d82:	370c      	adds	r7, #12
 8003d84:	46bd      	mov	sp, r7
 8003d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8a:	4770      	bx	lr
 8003d8c:	40010400 	.word	0x40010400

08003d90 <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8003d90:	b480      	push	{r7}
 8003d92:	b083      	sub	sp, #12
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8003d98:	4b06      	ldr	r3, [pc, #24]	@ (8003db4 <LL_EXTI_DisableIT_0_31+0x24>)
 8003d9a:	681a      	ldr	r2, [r3, #0]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	43db      	mvns	r3, r3
 8003da0:	4904      	ldr	r1, [pc, #16]	@ (8003db4 <LL_EXTI_DisableIT_0_31+0x24>)
 8003da2:	4013      	ands	r3, r2
 8003da4:	600b      	str	r3, [r1, #0]
}
 8003da6:	bf00      	nop
 8003da8:	370c      	adds	r7, #12
 8003daa:	46bd      	mov	sp, r7
 8003dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db0:	4770      	bx	lr
 8003db2:	bf00      	nop
 8003db4:	40010400 	.word	0x40010400

08003db8 <LL_EXTI_DisableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
{
 8003db8:	b480      	push	{r7}
 8003dba:	b083      	sub	sp, #12
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8003dc0:	4b06      	ldr	r3, [pc, #24]	@ (8003ddc <LL_EXTI_DisableIT_32_63+0x24>)
 8003dc2:	6a1a      	ldr	r2, [r3, #32]
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	43db      	mvns	r3, r3
 8003dc8:	4904      	ldr	r1, [pc, #16]	@ (8003ddc <LL_EXTI_DisableIT_32_63+0x24>)
 8003dca:	4013      	ands	r3, r2
 8003dcc:	620b      	str	r3, [r1, #32]
}
 8003dce:	bf00      	nop
 8003dd0:	370c      	adds	r7, #12
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd8:	4770      	bx	lr
 8003dda:	bf00      	nop
 8003ddc:	40010400 	.word	0x40010400

08003de0 <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8003de0:	b480      	push	{r7}
 8003de2:	b083      	sub	sp, #12
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8003de8:	4b05      	ldr	r3, [pc, #20]	@ (8003e00 <LL_EXTI_EnableEvent_0_31+0x20>)
 8003dea:	685a      	ldr	r2, [r3, #4]
 8003dec:	4904      	ldr	r1, [pc, #16]	@ (8003e00 <LL_EXTI_EnableEvent_0_31+0x20>)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	4313      	orrs	r3, r2
 8003df2:	604b      	str	r3, [r1, #4]

}
 8003df4:	bf00      	nop
 8003df6:	370c      	adds	r7, #12
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfe:	4770      	bx	lr
 8003e00:	40010400 	.word	0x40010400

08003e04 <LL_EXTI_EnableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 8003e04:	b480      	push	{r7}
 8003e06:	b083      	sub	sp, #12
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8003e0c:	4b05      	ldr	r3, [pc, #20]	@ (8003e24 <LL_EXTI_EnableEvent_32_63+0x20>)
 8003e0e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003e10:	4904      	ldr	r1, [pc, #16]	@ (8003e24 <LL_EXTI_EnableEvent_32_63+0x20>)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	4313      	orrs	r3, r2
 8003e16:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8003e18:	bf00      	nop
 8003e1a:	370c      	adds	r7, #12
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e22:	4770      	bx	lr
 8003e24:	40010400 	.word	0x40010400

08003e28 <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b083      	sub	sp, #12
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8003e30:	4b06      	ldr	r3, [pc, #24]	@ (8003e4c <LL_EXTI_DisableEvent_0_31+0x24>)
 8003e32:	685a      	ldr	r2, [r3, #4]
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	43db      	mvns	r3, r3
 8003e38:	4904      	ldr	r1, [pc, #16]	@ (8003e4c <LL_EXTI_DisableEvent_0_31+0x24>)
 8003e3a:	4013      	ands	r3, r2
 8003e3c:	604b      	str	r3, [r1, #4]
}
 8003e3e:	bf00      	nop
 8003e40:	370c      	adds	r7, #12
 8003e42:	46bd      	mov	sp, r7
 8003e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e48:	4770      	bx	lr
 8003e4a:	bf00      	nop
 8003e4c:	40010400 	.word	0x40010400

08003e50 <LL_EXTI_DisableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b083      	sub	sp, #12
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8003e58:	4b06      	ldr	r3, [pc, #24]	@ (8003e74 <LL_EXTI_DisableEvent_32_63+0x24>)
 8003e5a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	43db      	mvns	r3, r3
 8003e60:	4904      	ldr	r1, [pc, #16]	@ (8003e74 <LL_EXTI_DisableEvent_32_63+0x24>)
 8003e62:	4013      	ands	r3, r2
 8003e64:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8003e66:	bf00      	nop
 8003e68:	370c      	adds	r7, #12
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e70:	4770      	bx	lr
 8003e72:	bf00      	nop
 8003e74:	40010400 	.word	0x40010400

08003e78 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b083      	sub	sp, #12
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8003e80:	4b05      	ldr	r3, [pc, #20]	@ (8003e98 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003e82:	689a      	ldr	r2, [r3, #8]
 8003e84:	4904      	ldr	r1, [pc, #16]	@ (8003e98 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	608b      	str	r3, [r1, #8]

}
 8003e8c:	bf00      	nop
 8003e8e:	370c      	adds	r7, #12
 8003e90:	46bd      	mov	sp, r7
 8003e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e96:	4770      	bx	lr
 8003e98:	40010400 	.word	0x40010400

08003e9c <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b083      	sub	sp, #12
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8003ea4:	4b05      	ldr	r3, [pc, #20]	@ (8003ebc <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8003ea6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003ea8:	4904      	ldr	r1, [pc, #16]	@ (8003ebc <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	4313      	orrs	r3, r2
 8003eae:	628b      	str	r3, [r1, #40]	@ 0x28
}
 8003eb0:	bf00      	nop
 8003eb2:	370c      	adds	r7, #12
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eba:	4770      	bx	lr
 8003ebc:	40010400 	.word	0x40010400

08003ec0 <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b083      	sub	sp, #12
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8003ec8:	4b06      	ldr	r3, [pc, #24]	@ (8003ee4 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003eca:	689a      	ldr	r2, [r3, #8]
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	43db      	mvns	r3, r3
 8003ed0:	4904      	ldr	r1, [pc, #16]	@ (8003ee4 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003ed2:	4013      	ands	r3, r2
 8003ed4:	608b      	str	r3, [r1, #8]

}
 8003ed6:	bf00      	nop
 8003ed8:	370c      	adds	r7, #12
 8003eda:	46bd      	mov	sp, r7
 8003edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee0:	4770      	bx	lr
 8003ee2:	bf00      	nop
 8003ee4:	40010400 	.word	0x40010400

08003ee8 <LL_EXTI_DisableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	b083      	sub	sp, #12
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8003ef0:	4b06      	ldr	r3, [pc, #24]	@ (8003f0c <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8003ef2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	43db      	mvns	r3, r3
 8003ef8:	4904      	ldr	r1, [pc, #16]	@ (8003f0c <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8003efa:	4013      	ands	r3, r2
 8003efc:	628b      	str	r3, [r1, #40]	@ 0x28
}
 8003efe:	bf00      	nop
 8003f00:	370c      	adds	r7, #12
 8003f02:	46bd      	mov	sp, r7
 8003f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f08:	4770      	bx	lr
 8003f0a:	bf00      	nop
 8003f0c:	40010400 	.word	0x40010400

08003f10 <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003f10:	b480      	push	{r7}
 8003f12:	b083      	sub	sp, #12
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8003f18:	4b05      	ldr	r3, [pc, #20]	@ (8003f30 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003f1a:	68da      	ldr	r2, [r3, #12]
 8003f1c:	4904      	ldr	r1, [pc, #16]	@ (8003f30 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	4313      	orrs	r3, r2
 8003f22:	60cb      	str	r3, [r1, #12]
}
 8003f24:	bf00      	nop
 8003f26:	370c      	adds	r7, #12
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2e:	4770      	bx	lr
 8003f30:	40010400 	.word	0x40010400

08003f34 <LL_EXTI_EnableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine)
{
 8003f34:	b480      	push	{r7}
 8003f36:	b083      	sub	sp, #12
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8003f3c:	4b05      	ldr	r3, [pc, #20]	@ (8003f54 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8003f3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f40:	4904      	ldr	r1, [pc, #16]	@ (8003f54 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	4313      	orrs	r3, r2
 8003f46:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 8003f48:	bf00      	nop
 8003f4a:	370c      	adds	r7, #12
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f52:	4770      	bx	lr
 8003f54:	40010400 	.word	0x40010400

08003f58 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003f58:	b480      	push	{r7}
 8003f5a:	b083      	sub	sp, #12
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8003f60:	4b06      	ldr	r3, [pc, #24]	@ (8003f7c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003f62:	68da      	ldr	r2, [r3, #12]
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	43db      	mvns	r3, r3
 8003f68:	4904      	ldr	r1, [pc, #16]	@ (8003f7c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003f6a:	4013      	ands	r3, r2
 8003f6c:	60cb      	str	r3, [r1, #12]
}
 8003f6e:	bf00      	nop
 8003f70:	370c      	adds	r7, #12
 8003f72:	46bd      	mov	sp, r7
 8003f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f78:	4770      	bx	lr
 8003f7a:	bf00      	nop
 8003f7c:	40010400 	.word	0x40010400

08003f80 <LL_EXTI_DisableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine)
{
 8003f80:	b480      	push	{r7}
 8003f82:	b083      	sub	sp, #12
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8003f88:	4b06      	ldr	r3, [pc, #24]	@ (8003fa4 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8003f8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	43db      	mvns	r3, r3
 8003f90:	4904      	ldr	r1, [pc, #16]	@ (8003fa4 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8003f92:	4013      	ands	r3, r2
 8003f94:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 8003f96:	bf00      	nop
 8003f98:	370c      	adds	r7, #12
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa0:	4770      	bx	lr
 8003fa2:	bf00      	nop
 8003fa4:	40010400 	.word	0x40010400

08003fa8 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b083      	sub	sp, #12
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8003fb0:	4a04      	ldr	r2, [pc, #16]	@ (8003fc4 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6153      	str	r3, [r2, #20]
}
 8003fb6:	bf00      	nop
 8003fb8:	370c      	adds	r7, #12
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc0:	4770      	bx	lr
 8003fc2:	bf00      	nop
 8003fc4:	40010400 	.word	0x40010400

08003fc8 <LL_EXTI_ClearFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b083      	sub	sp, #12
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR2, ExtiLine);
 8003fd0:	4a04      	ldr	r2, [pc, #16]	@ (8003fe4 <LL_EXTI_ClearFlag_32_63+0x1c>)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6353      	str	r3, [r2, #52]	@ 0x34
}
 8003fd6:	bf00      	nop
 8003fd8:	370c      	adds	r7, #12
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe0:	4770      	bx	lr
 8003fe2:	bf00      	nop
 8003fe4:	40010400 	.word	0x40010400

08003fe8 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b088      	sub	sp, #32
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d102      	bne.n	8004004 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 8003ffe:	2301      	movs	r3, #1
 8004000:	77fb      	strb	r3, [r7, #31]
 8004002:	e181      	b.n	8004308 <HAL_COMP_Init+0x320>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800400e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004012:	d102      	bne.n	800401a <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 8004014:	2301      	movs	r3, #1
 8004016:	77fb      	strb	r3, [r7, #31]
 8004018:	e176      	b.n	8004308 <HAL_COMP_Init+0x320>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if (hcomp->State == HAL_COMP_STATE_RESET)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	7f5b      	ldrb	r3, [r3, #29]
 800401e:	b2db      	uxtb	r3, r3
 8004020:	2b00      	cmp	r3, #0
 8004022:	d108      	bne.n	8004036 <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2200      	movs	r2, #0
 8004028:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2200      	movs	r2, #0
 800402e:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8004030:	6878      	ldr	r0, [r7, #4]
 8004032:	f7fd fc41 	bl	80018b8 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004040:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.InputMinus
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	685b      	ldr	r3, [r3, #4]
 800404a:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	695b      	ldr	r3, [r3, #20]
 8004050:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	68db      	ldr	r3, [r3, #12]
 8004056:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (hcomp->Init.InputMinus
 800405c:	4313      	orrs	r3, r2
 800405e:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	681a      	ldr	r2, [r3, #0]
 8004066:	4b90      	ldr	r3, [pc, #576]	@ (80042a8 <HAL_COMP_Init+0x2c0>)
 8004068:	4013      	ands	r3, r2
 800406a:	687a      	ldr	r2, [r7, #4]
 800406c:	6812      	ldr	r2, [r2, #0]
 800406e:	6979      	ldr	r1, [r7, #20]
 8004070:	430b      	orrs	r3, r1
 8004072:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800407e:	2b00      	cmp	r3, #0
 8004080:	d016      	beq.n	80040b0 <HAL_COMP_Init+0xc8>
 8004082:	69bb      	ldr	r3, [r7, #24]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d113      	bne.n	80040b0 <HAL_COMP_Init+0xc8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004088:	4b88      	ldr	r3, [pc, #544]	@ (80042ac <HAL_COMP_Init+0x2c4>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	099b      	lsrs	r3, r3, #6
 800408e:	4a88      	ldr	r2, [pc, #544]	@ (80042b0 <HAL_COMP_Init+0x2c8>)
 8004090:	fba2 2303 	umull	r2, r3, r2, r3
 8004094:	099b      	lsrs	r3, r3, #6
 8004096:	1c5a      	adds	r2, r3, #1
 8004098:	4613      	mov	r3, r2
 800409a:	009b      	lsls	r3, r3, #2
 800409c:	4413      	add	r3, r2
 800409e:	009b      	lsls	r3, r3, #2
 80040a0:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 80040a2:	e002      	b.n	80040aa <HAL_COMP_Init+0xc2>
      {
        wait_loop_index--;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	3b01      	subs	r3, #1
 80040a8:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d1f9      	bne.n	80040a4 <HAL_COMP_Init+0xbc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a7f      	ldr	r2, [pc, #508]	@ (80042b4 <HAL_COMP_Init+0x2cc>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d028      	beq.n	800410c <HAL_COMP_Init+0x124>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4a7e      	ldr	r2, [pc, #504]	@ (80042b8 <HAL_COMP_Init+0x2d0>)
 80040c0:	4293      	cmp	r3, r2
 80040c2:	d020      	beq.n	8004106 <HAL_COMP_Init+0x11e>
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a7c      	ldr	r2, [pc, #496]	@ (80042bc <HAL_COMP_Init+0x2d4>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d018      	beq.n	8004100 <HAL_COMP_Init+0x118>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4a7b      	ldr	r2, [pc, #492]	@ (80042c0 <HAL_COMP_Init+0x2d8>)
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d010      	beq.n	80040fa <HAL_COMP_Init+0x112>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4a79      	ldr	r2, [pc, #484]	@ (80042c4 <HAL_COMP_Init+0x2dc>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d008      	beq.n	80040f4 <HAL_COMP_Init+0x10c>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	4a78      	ldr	r2, [pc, #480]	@ (80042c8 <HAL_COMP_Init+0x2e0>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d101      	bne.n	80040f0 <HAL_COMP_Init+0x108>
 80040ec:	2301      	movs	r3, #1
 80040ee:	e00f      	b.n	8004110 <HAL_COMP_Init+0x128>
 80040f0:	2302      	movs	r3, #2
 80040f2:	e00d      	b.n	8004110 <HAL_COMP_Init+0x128>
 80040f4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80040f8:	e00a      	b.n	8004110 <HAL_COMP_Init+0x128>
 80040fa:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80040fe:	e007      	b.n	8004110 <HAL_COMP_Init+0x128>
 8004100:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8004104:	e004      	b.n	8004110 <HAL_COMP_Init+0x128>
 8004106:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800410a:	e001      	b.n	8004110 <HAL_COMP_Init+0x128>
 800410c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004110:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	699b      	ldr	r3, [r3, #24]
 8004116:	f003 0303 	and.w	r3, r3, #3
 800411a:	2b00      	cmp	r3, #0
 800411c:	f000 80b6 	beq.w	800428c <HAL_COMP_Init+0x2a4>
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	699b      	ldr	r3, [r3, #24]
 8004124:	f003 0310 	and.w	r3, r3, #16
 8004128:	2b00      	cmp	r3, #0
 800412a:	d011      	beq.n	8004150 <HAL_COMP_Init+0x168>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	4a65      	ldr	r2, [pc, #404]	@ (80042c8 <HAL_COMP_Init+0x2e0>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d004      	beq.n	8004140 <HAL_COMP_Init+0x158>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4a64      	ldr	r2, [pc, #400]	@ (80042cc <HAL_COMP_Init+0x2e4>)
 800413c:	4293      	cmp	r3, r2
 800413e:	d103      	bne.n	8004148 <HAL_COMP_Init+0x160>
        {
          LL_EXTI_EnableRisingTrig_32_63(exti_line);
 8004140:	6938      	ldr	r0, [r7, #16]
 8004142:	f7ff feab 	bl	8003e9c <LL_EXTI_EnableRisingTrig_32_63>
 8004146:	e014      	b.n	8004172 <HAL_COMP_Init+0x18a>
        }
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8004148:	6938      	ldr	r0, [r7, #16]
 800414a:	f7ff fe95 	bl	8003e78 <LL_EXTI_EnableRisingTrig_0_31>
 800414e:	e010      	b.n	8004172 <HAL_COMP_Init+0x18a>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4a5c      	ldr	r2, [pc, #368]	@ (80042c8 <HAL_COMP_Init+0x2e0>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d004      	beq.n	8004164 <HAL_COMP_Init+0x17c>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	4a5b      	ldr	r2, [pc, #364]	@ (80042cc <HAL_COMP_Init+0x2e4>)
 8004160:	4293      	cmp	r3, r2
 8004162:	d103      	bne.n	800416c <HAL_COMP_Init+0x184>
        {
          LL_EXTI_DisableRisingTrig_32_63(exti_line);
 8004164:	6938      	ldr	r0, [r7, #16]
 8004166:	f7ff febf 	bl	8003ee8 <LL_EXTI_DisableRisingTrig_32_63>
 800416a:	e002      	b.n	8004172 <HAL_COMP_Init+0x18a>
        }
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
 800416c:	6938      	ldr	r0, [r7, #16]
 800416e:	f7ff fea7 	bl	8003ec0 <LL_EXTI_DisableRisingTrig_0_31>
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	699b      	ldr	r3, [r3, #24]
 8004176:	f003 0320 	and.w	r3, r3, #32
 800417a:	2b00      	cmp	r3, #0
 800417c:	d011      	beq.n	80041a2 <HAL_COMP_Init+0x1ba>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4a51      	ldr	r2, [pc, #324]	@ (80042c8 <HAL_COMP_Init+0x2e0>)
 8004184:	4293      	cmp	r3, r2
 8004186:	d004      	beq.n	8004192 <HAL_COMP_Init+0x1aa>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a4f      	ldr	r2, [pc, #316]	@ (80042cc <HAL_COMP_Init+0x2e4>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d103      	bne.n	800419a <HAL_COMP_Init+0x1b2>
        {
          LL_EXTI_EnableFallingTrig_32_63(exti_line);
 8004192:	6938      	ldr	r0, [r7, #16]
 8004194:	f7ff fece 	bl	8003f34 <LL_EXTI_EnableFallingTrig_32_63>
 8004198:	e014      	b.n	80041c4 <HAL_COMP_Init+0x1dc>
        }
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
 800419a:	6938      	ldr	r0, [r7, #16]
 800419c:	f7ff feb8 	bl	8003f10 <LL_EXTI_EnableFallingTrig_0_31>
 80041a0:	e010      	b.n	80041c4 <HAL_COMP_Init+0x1dc>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a48      	ldr	r2, [pc, #288]	@ (80042c8 <HAL_COMP_Init+0x2e0>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d004      	beq.n	80041b6 <HAL_COMP_Init+0x1ce>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a46      	ldr	r2, [pc, #280]	@ (80042cc <HAL_COMP_Init+0x2e4>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d103      	bne.n	80041be <HAL_COMP_Init+0x1d6>
        {
          LL_EXTI_DisableFallingTrig_32_63(exti_line);
 80041b6:	6938      	ldr	r0, [r7, #16]
 80041b8:	f7ff fee2 	bl	8003f80 <LL_EXTI_DisableFallingTrig_32_63>
 80041bc:	e002      	b.n	80041c4 <HAL_COMP_Init+0x1dc>
        }
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
 80041be:	6938      	ldr	r0, [r7, #16]
 80041c0:	f7ff feca 	bl	8003f58 <LL_EXTI_DisableFallingTrig_0_31>
#endif /* COMP7 */
      }

      /* Clear COMP EXTI pending bit (if any) */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	4a3f      	ldr	r2, [pc, #252]	@ (80042c8 <HAL_COMP_Init+0x2e0>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d004      	beq.n	80041d8 <HAL_COMP_Init+0x1f0>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	4a3e      	ldr	r2, [pc, #248]	@ (80042cc <HAL_COMP_Init+0x2e4>)
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d103      	bne.n	80041e0 <HAL_COMP_Init+0x1f8>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 80041d8:	6938      	ldr	r0, [r7, #16]
 80041da:	f7ff fef5 	bl	8003fc8 <LL_EXTI_ClearFlag_32_63>
 80041de:	e002      	b.n	80041e6 <HAL_COMP_Init+0x1fe>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 80041e0:	6938      	ldr	r0, [r7, #16]
 80041e2:	f7ff fee1 	bl	8003fa8 <LL_EXTI_ClearFlag_0_31>
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif /* COMP7 */

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	699b      	ldr	r3, [r3, #24]
 80041ea:	f003 0302 	and.w	r3, r3, #2
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d011      	beq.n	8004216 <HAL_COMP_Init+0x22e>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4a34      	ldr	r2, [pc, #208]	@ (80042c8 <HAL_COMP_Init+0x2e0>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d004      	beq.n	8004206 <HAL_COMP_Init+0x21e>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	4a32      	ldr	r2, [pc, #200]	@ (80042cc <HAL_COMP_Init+0x2e4>)
 8004202:	4293      	cmp	r3, r2
 8004204:	d103      	bne.n	800420e <HAL_COMP_Init+0x226>
        {
          LL_EXTI_EnableEvent_32_63(exti_line);
 8004206:	6938      	ldr	r0, [r7, #16]
 8004208:	f7ff fdfc 	bl	8003e04 <LL_EXTI_EnableEvent_32_63>
 800420c:	e014      	b.n	8004238 <HAL_COMP_Init+0x250>
        }
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
 800420e:	6938      	ldr	r0, [r7, #16]
 8004210:	f7ff fde6 	bl	8003de0 <LL_EXTI_EnableEvent_0_31>
 8004214:	e010      	b.n	8004238 <HAL_COMP_Init+0x250>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a2b      	ldr	r2, [pc, #172]	@ (80042c8 <HAL_COMP_Init+0x2e0>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d004      	beq.n	800422a <HAL_COMP_Init+0x242>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a29      	ldr	r2, [pc, #164]	@ (80042cc <HAL_COMP_Init+0x2e4>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d103      	bne.n	8004232 <HAL_COMP_Init+0x24a>
        {
          LL_EXTI_DisableEvent_32_63(exti_line);
 800422a:	6938      	ldr	r0, [r7, #16]
 800422c:	f7ff fe10 	bl	8003e50 <LL_EXTI_DisableEvent_32_63>
 8004230:	e002      	b.n	8004238 <HAL_COMP_Init+0x250>
        }
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
 8004232:	6938      	ldr	r0, [r7, #16]
 8004234:	f7ff fdf8 	bl	8003e28 <LL_EXTI_DisableEvent_0_31>
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	699b      	ldr	r3, [r3, #24]
 800423c:	f003 0301 	and.w	r3, r3, #1
 8004240:	2b00      	cmp	r3, #0
 8004242:	d011      	beq.n	8004268 <HAL_COMP_Init+0x280>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a1f      	ldr	r2, [pc, #124]	@ (80042c8 <HAL_COMP_Init+0x2e0>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d004      	beq.n	8004258 <HAL_COMP_Init+0x270>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a1e      	ldr	r2, [pc, #120]	@ (80042cc <HAL_COMP_Init+0x2e4>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d103      	bne.n	8004260 <HAL_COMP_Init+0x278>
        {
          LL_EXTI_EnableIT_32_63(exti_line);
 8004258:	6938      	ldr	r0, [r7, #16]
 800425a:	f7ff fd87 	bl	8003d6c <LL_EXTI_EnableIT_32_63>
 800425e:	e04b      	b.n	80042f8 <HAL_COMP_Init+0x310>
        }
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
 8004260:	6938      	ldr	r0, [r7, #16]
 8004262:	f7ff fd71 	bl	8003d48 <LL_EXTI_EnableIT_0_31>
 8004266:	e047      	b.n	80042f8 <HAL_COMP_Init+0x310>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a16      	ldr	r2, [pc, #88]	@ (80042c8 <HAL_COMP_Init+0x2e0>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d004      	beq.n	800427c <HAL_COMP_Init+0x294>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	4a15      	ldr	r2, [pc, #84]	@ (80042cc <HAL_COMP_Init+0x2e4>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d103      	bne.n	8004284 <HAL_COMP_Init+0x29c>
        {
          LL_EXTI_DisableIT_32_63(exti_line);
 800427c:	6938      	ldr	r0, [r7, #16]
 800427e:	f7ff fd9b 	bl	8003db8 <LL_EXTI_DisableIT_32_63>
 8004282:	e039      	b.n	80042f8 <HAL_COMP_Init+0x310>
        }
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
 8004284:	6938      	ldr	r0, [r7, #16]
 8004286:	f7ff fd83 	bl	8003d90 <LL_EXTI_DisableIT_0_31>
 800428a:	e035      	b.n	80042f8 <HAL_COMP_Init+0x310>
    }
    else
    {
      /* Disable EXTI event mode */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a0d      	ldr	r2, [pc, #52]	@ (80042c8 <HAL_COMP_Init+0x2e0>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d004      	beq.n	80042a0 <HAL_COMP_Init+0x2b8>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4a0c      	ldr	r2, [pc, #48]	@ (80042cc <HAL_COMP_Init+0x2e4>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d117      	bne.n	80042d0 <HAL_COMP_Init+0x2e8>
      {
        LL_EXTI_DisableEvent_32_63(exti_line);
 80042a0:	6938      	ldr	r0, [r7, #16]
 80042a2:	f7ff fdd5 	bl	8003e50 <LL_EXTI_DisableEvent_32_63>
 80042a6:	e016      	b.n	80042d6 <HAL_COMP_Init+0x2ee>
 80042a8:	ff007e0f 	.word	0xff007e0f
 80042ac:	20000008 	.word	0x20000008
 80042b0:	053e2d63 	.word	0x053e2d63
 80042b4:	40010200 	.word	0x40010200
 80042b8:	40010204 	.word	0x40010204
 80042bc:	40010208 	.word	0x40010208
 80042c0:	4001020c 	.word	0x4001020c
 80042c4:	40010210 	.word	0x40010210
 80042c8:	40010214 	.word	0x40010214
 80042cc:	40010218 	.word	0x40010218
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 80042d0:	6938      	ldr	r0, [r7, #16]
 80042d2:	f7ff fda9 	bl	8003e28 <LL_EXTI_DisableEvent_0_31>
      LL_EXTI_DisableEvent_0_31(exti_line);
#endif /* COMP7 */

      /* Disable EXTI interrupt mode */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	4a0e      	ldr	r2, [pc, #56]	@ (8004314 <HAL_COMP_Init+0x32c>)
 80042dc:	4293      	cmp	r3, r2
 80042de:	d004      	beq.n	80042ea <HAL_COMP_Init+0x302>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4a0c      	ldr	r2, [pc, #48]	@ (8004318 <HAL_COMP_Init+0x330>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d103      	bne.n	80042f2 <HAL_COMP_Init+0x30a>
      {
        LL_EXTI_DisableIT_32_63(exti_line);
 80042ea:	6938      	ldr	r0, [r7, #16]
 80042ec:	f7ff fd64 	bl	8003db8 <LL_EXTI_DisableIT_32_63>
 80042f0:	e002      	b.n	80042f8 <HAL_COMP_Init+0x310>
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 80042f2:	6938      	ldr	r0, [r7, #16]
 80042f4:	f7ff fd4c 	bl	8003d90 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	7f5b      	ldrb	r3, [r3, #29]
 80042fc:	b2db      	uxtb	r3, r3
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d102      	bne.n	8004308 <HAL_COMP_Init+0x320>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2201      	movs	r2, #1
 8004306:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 8004308:	7ffb      	ldrb	r3, [r7, #31]
}
 800430a:	4618      	mov	r0, r3
 800430c:	3720      	adds	r7, #32
 800430e:	46bd      	mov	sp, r7
 8004310:	bd80      	pop	{r7, pc}
 8004312:	bf00      	nop
 8004314:	40010214 	.word	0x40010214
 8004318:	40010218 	.word	0x40010218

0800431c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800431c:	b480      	push	{r7}
 800431e:	b085      	sub	sp, #20
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	f003 0307 	and.w	r3, r3, #7
 800432a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800432c:	4b0c      	ldr	r3, [pc, #48]	@ (8004360 <__NVIC_SetPriorityGrouping+0x44>)
 800432e:	68db      	ldr	r3, [r3, #12]
 8004330:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004332:	68ba      	ldr	r2, [r7, #8]
 8004334:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004338:	4013      	ands	r3, r2
 800433a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004344:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004348:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800434c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800434e:	4a04      	ldr	r2, [pc, #16]	@ (8004360 <__NVIC_SetPriorityGrouping+0x44>)
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	60d3      	str	r3, [r2, #12]
}
 8004354:	bf00      	nop
 8004356:	3714      	adds	r7, #20
 8004358:	46bd      	mov	sp, r7
 800435a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435e:	4770      	bx	lr
 8004360:	e000ed00 	.word	0xe000ed00

08004364 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004364:	b480      	push	{r7}
 8004366:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004368:	4b04      	ldr	r3, [pc, #16]	@ (800437c <__NVIC_GetPriorityGrouping+0x18>)
 800436a:	68db      	ldr	r3, [r3, #12]
 800436c:	0a1b      	lsrs	r3, r3, #8
 800436e:	f003 0307 	and.w	r3, r3, #7
}
 8004372:	4618      	mov	r0, r3
 8004374:	46bd      	mov	sp, r7
 8004376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437a:	4770      	bx	lr
 800437c:	e000ed00 	.word	0xe000ed00

08004380 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004380:	b480      	push	{r7}
 8004382:	b083      	sub	sp, #12
 8004384:	af00      	add	r7, sp, #0
 8004386:	4603      	mov	r3, r0
 8004388:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800438a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800438e:	2b00      	cmp	r3, #0
 8004390:	db0b      	blt.n	80043aa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004392:	79fb      	ldrb	r3, [r7, #7]
 8004394:	f003 021f 	and.w	r2, r3, #31
 8004398:	4907      	ldr	r1, [pc, #28]	@ (80043b8 <__NVIC_EnableIRQ+0x38>)
 800439a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800439e:	095b      	lsrs	r3, r3, #5
 80043a0:	2001      	movs	r0, #1
 80043a2:	fa00 f202 	lsl.w	r2, r0, r2
 80043a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80043aa:	bf00      	nop
 80043ac:	370c      	adds	r7, #12
 80043ae:	46bd      	mov	sp, r7
 80043b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b4:	4770      	bx	lr
 80043b6:	bf00      	nop
 80043b8:	e000e100 	.word	0xe000e100

080043bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80043bc:	b480      	push	{r7}
 80043be:	b083      	sub	sp, #12
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	4603      	mov	r3, r0
 80043c4:	6039      	str	r1, [r7, #0]
 80043c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80043c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	db0a      	blt.n	80043e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	b2da      	uxtb	r2, r3
 80043d4:	490c      	ldr	r1, [pc, #48]	@ (8004408 <__NVIC_SetPriority+0x4c>)
 80043d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043da:	0112      	lsls	r2, r2, #4
 80043dc:	b2d2      	uxtb	r2, r2
 80043de:	440b      	add	r3, r1
 80043e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80043e4:	e00a      	b.n	80043fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	b2da      	uxtb	r2, r3
 80043ea:	4908      	ldr	r1, [pc, #32]	@ (800440c <__NVIC_SetPriority+0x50>)
 80043ec:	79fb      	ldrb	r3, [r7, #7]
 80043ee:	f003 030f 	and.w	r3, r3, #15
 80043f2:	3b04      	subs	r3, #4
 80043f4:	0112      	lsls	r2, r2, #4
 80043f6:	b2d2      	uxtb	r2, r2
 80043f8:	440b      	add	r3, r1
 80043fa:	761a      	strb	r2, [r3, #24]
}
 80043fc:	bf00      	nop
 80043fe:	370c      	adds	r7, #12
 8004400:	46bd      	mov	sp, r7
 8004402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004406:	4770      	bx	lr
 8004408:	e000e100 	.word	0xe000e100
 800440c:	e000ed00 	.word	0xe000ed00

08004410 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004410:	b480      	push	{r7}
 8004412:	b089      	sub	sp, #36	@ 0x24
 8004414:	af00      	add	r7, sp, #0
 8004416:	60f8      	str	r0, [r7, #12]
 8004418:	60b9      	str	r1, [r7, #8]
 800441a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	f003 0307 	and.w	r3, r3, #7
 8004422:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004424:	69fb      	ldr	r3, [r7, #28]
 8004426:	f1c3 0307 	rsb	r3, r3, #7
 800442a:	2b04      	cmp	r3, #4
 800442c:	bf28      	it	cs
 800442e:	2304      	movcs	r3, #4
 8004430:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004432:	69fb      	ldr	r3, [r7, #28]
 8004434:	3304      	adds	r3, #4
 8004436:	2b06      	cmp	r3, #6
 8004438:	d902      	bls.n	8004440 <NVIC_EncodePriority+0x30>
 800443a:	69fb      	ldr	r3, [r7, #28]
 800443c:	3b03      	subs	r3, #3
 800443e:	e000      	b.n	8004442 <NVIC_EncodePriority+0x32>
 8004440:	2300      	movs	r3, #0
 8004442:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004444:	f04f 32ff 	mov.w	r2, #4294967295
 8004448:	69bb      	ldr	r3, [r7, #24]
 800444a:	fa02 f303 	lsl.w	r3, r2, r3
 800444e:	43da      	mvns	r2, r3
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	401a      	ands	r2, r3
 8004454:	697b      	ldr	r3, [r7, #20]
 8004456:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004458:	f04f 31ff 	mov.w	r1, #4294967295
 800445c:	697b      	ldr	r3, [r7, #20]
 800445e:	fa01 f303 	lsl.w	r3, r1, r3
 8004462:	43d9      	mvns	r1, r3
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004468:	4313      	orrs	r3, r2
         );
}
 800446a:	4618      	mov	r0, r3
 800446c:	3724      	adds	r7, #36	@ 0x24
 800446e:	46bd      	mov	sp, r7
 8004470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004474:	4770      	bx	lr

08004476 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004476:	b580      	push	{r7, lr}
 8004478:	b082      	sub	sp, #8
 800447a:	af00      	add	r7, sp, #0
 800447c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	f7ff ff4c 	bl	800431c <__NVIC_SetPriorityGrouping>
}
 8004484:	bf00      	nop
 8004486:	3708      	adds	r7, #8
 8004488:	46bd      	mov	sp, r7
 800448a:	bd80      	pop	{r7, pc}

0800448c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b086      	sub	sp, #24
 8004490:	af00      	add	r7, sp, #0
 8004492:	4603      	mov	r3, r0
 8004494:	60b9      	str	r1, [r7, #8]
 8004496:	607a      	str	r2, [r7, #4]
 8004498:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800449a:	f7ff ff63 	bl	8004364 <__NVIC_GetPriorityGrouping>
 800449e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80044a0:	687a      	ldr	r2, [r7, #4]
 80044a2:	68b9      	ldr	r1, [r7, #8]
 80044a4:	6978      	ldr	r0, [r7, #20]
 80044a6:	f7ff ffb3 	bl	8004410 <NVIC_EncodePriority>
 80044aa:	4602      	mov	r2, r0
 80044ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80044b0:	4611      	mov	r1, r2
 80044b2:	4618      	mov	r0, r3
 80044b4:	f7ff ff82 	bl	80043bc <__NVIC_SetPriority>
}
 80044b8:	bf00      	nop
 80044ba:	3718      	adds	r7, #24
 80044bc:	46bd      	mov	sp, r7
 80044be:	bd80      	pop	{r7, pc}

080044c0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b082      	sub	sp, #8
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	4603      	mov	r3, r0
 80044c8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80044ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044ce:	4618      	mov	r0, r3
 80044d0:	f7ff ff56 	bl	8004380 <__NVIC_EnableIRQ>
}
 80044d4:	bf00      	nop
 80044d6:	3708      	adds	r7, #8
 80044d8:	46bd      	mov	sp, r7
 80044da:	bd80      	pop	{r7, pc}

080044dc <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80044dc:	b480      	push	{r7}
 80044de:	b085      	sub	sp, #20
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80044e4:	2300      	movs	r3, #0
 80044e6:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80044ee:	b2db      	uxtb	r3, r3
 80044f0:	2b02      	cmp	r3, #2
 80044f2:	d005      	beq.n	8004500 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2204      	movs	r2, #4
 80044f8:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80044fa:	2301      	movs	r3, #1
 80044fc:	73fb      	strb	r3, [r7, #15]
 80044fe:	e037      	b.n	8004570 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	681a      	ldr	r2, [r3, #0]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f022 020e 	bic.w	r2, r2, #14
 800450e:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800451a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800451e:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	681a      	ldr	r2, [r3, #0]
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f022 0201 	bic.w	r2, r2, #1
 800452e:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004534:	f003 021f 	and.w	r2, r3, #31
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800453c:	2101      	movs	r1, #1
 800453e:	fa01 f202 	lsl.w	r2, r1, r2
 8004542:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004548:	687a      	ldr	r2, [r7, #4]
 800454a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800454c:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004552:	2b00      	cmp	r3, #0
 8004554:	d00c      	beq.n	8004570 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800455a:	681a      	ldr	r2, [r3, #0]
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004560:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004564:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800456a:	687a      	ldr	r2, [r7, #4]
 800456c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800456e:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2201      	movs	r2, #1
 8004574:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2200      	movs	r2, #0
 800457c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8004580:	7bfb      	ldrb	r3, [r7, #15]
}
 8004582:	4618      	mov	r0, r3
 8004584:	3714      	adds	r7, #20
 8004586:	46bd      	mov	sp, r7
 8004588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458c:	4770      	bx	lr

0800458e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800458e:	b580      	push	{r7, lr}
 8004590:	b084      	sub	sp, #16
 8004592:	af00      	add	r7, sp, #0
 8004594:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004596:	2300      	movs	r3, #0
 8004598:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80045a0:	b2db      	uxtb	r3, r3
 80045a2:	2b02      	cmp	r3, #2
 80045a4:	d00d      	beq.n	80045c2 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2204      	movs	r2, #4
 80045aa:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2201      	movs	r2, #1
 80045b0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2200      	movs	r2, #0
 80045b8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80045bc:	2301      	movs	r3, #1
 80045be:	73fb      	strb	r3, [r7, #15]
 80045c0:	e047      	b.n	8004652 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	681a      	ldr	r2, [r3, #0]
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f022 020e 	bic.w	r2, r2, #14
 80045d0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	681a      	ldr	r2, [r3, #0]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f022 0201 	bic.w	r2, r2, #1
 80045e0:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045e6:	681a      	ldr	r2, [r3, #0]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045ec:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80045f0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045f6:	f003 021f 	and.w	r2, r3, #31
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045fe:	2101      	movs	r1, #1
 8004600:	fa01 f202 	lsl.w	r2, r1, r2
 8004604:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800460a:	687a      	ldr	r2, [r7, #4]
 800460c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800460e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004614:	2b00      	cmp	r3, #0
 8004616:	d00c      	beq.n	8004632 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800461c:	681a      	ldr	r2, [r3, #0]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004622:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004626:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800462c:	687a      	ldr	r2, [r7, #4]
 800462e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004630:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2201      	movs	r2, #1
 8004636:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2200      	movs	r2, #0
 800463e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004646:	2b00      	cmp	r3, #0
 8004648:	d003      	beq.n	8004652 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800464e:	6878      	ldr	r0, [r7, #4]
 8004650:	4798      	blx	r3
    }
  }
  return status;
 8004652:	7bfb      	ldrb	r3, [r7, #15]
}
 8004654:	4618      	mov	r0, r3
 8004656:	3710      	adds	r7, #16
 8004658:	46bd      	mov	sp, r7
 800465a:	bd80      	pop	{r7, pc}

0800465c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800465c:	b480      	push	{r7}
 800465e:	b087      	sub	sp, #28
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
 8004664:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004666:	2300      	movs	r3, #0
 8004668:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800466a:	e15a      	b.n	8004922 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	681a      	ldr	r2, [r3, #0]
 8004670:	2101      	movs	r1, #1
 8004672:	697b      	ldr	r3, [r7, #20]
 8004674:	fa01 f303 	lsl.w	r3, r1, r3
 8004678:	4013      	ands	r3, r2
 800467a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	2b00      	cmp	r3, #0
 8004680:	f000 814c 	beq.w	800491c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	f003 0303 	and.w	r3, r3, #3
 800468c:	2b01      	cmp	r3, #1
 800468e:	d005      	beq.n	800469c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004698:	2b02      	cmp	r3, #2
 800469a:	d130      	bne.n	80046fe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	689b      	ldr	r3, [r3, #8]
 80046a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80046a2:	697b      	ldr	r3, [r7, #20]
 80046a4:	005b      	lsls	r3, r3, #1
 80046a6:	2203      	movs	r2, #3
 80046a8:	fa02 f303 	lsl.w	r3, r2, r3
 80046ac:	43db      	mvns	r3, r3
 80046ae:	693a      	ldr	r2, [r7, #16]
 80046b0:	4013      	ands	r3, r2
 80046b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	68da      	ldr	r2, [r3, #12]
 80046b8:	697b      	ldr	r3, [r7, #20]
 80046ba:	005b      	lsls	r3, r3, #1
 80046bc:	fa02 f303 	lsl.w	r3, r2, r3
 80046c0:	693a      	ldr	r2, [r7, #16]
 80046c2:	4313      	orrs	r3, r2
 80046c4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	693a      	ldr	r2, [r7, #16]
 80046ca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80046d2:	2201      	movs	r2, #1
 80046d4:	697b      	ldr	r3, [r7, #20]
 80046d6:	fa02 f303 	lsl.w	r3, r2, r3
 80046da:	43db      	mvns	r3, r3
 80046dc:	693a      	ldr	r2, [r7, #16]
 80046de:	4013      	ands	r3, r2
 80046e0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	685b      	ldr	r3, [r3, #4]
 80046e6:	091b      	lsrs	r3, r3, #4
 80046e8:	f003 0201 	and.w	r2, r3, #1
 80046ec:	697b      	ldr	r3, [r7, #20]
 80046ee:	fa02 f303 	lsl.w	r3, r2, r3
 80046f2:	693a      	ldr	r2, [r7, #16]
 80046f4:	4313      	orrs	r3, r2
 80046f6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	693a      	ldr	r2, [r7, #16]
 80046fc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	f003 0303 	and.w	r3, r3, #3
 8004706:	2b03      	cmp	r3, #3
 8004708:	d017      	beq.n	800473a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	68db      	ldr	r3, [r3, #12]
 800470e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004710:	697b      	ldr	r3, [r7, #20]
 8004712:	005b      	lsls	r3, r3, #1
 8004714:	2203      	movs	r2, #3
 8004716:	fa02 f303 	lsl.w	r3, r2, r3
 800471a:	43db      	mvns	r3, r3
 800471c:	693a      	ldr	r2, [r7, #16]
 800471e:	4013      	ands	r3, r2
 8004720:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	689a      	ldr	r2, [r3, #8]
 8004726:	697b      	ldr	r3, [r7, #20]
 8004728:	005b      	lsls	r3, r3, #1
 800472a:	fa02 f303 	lsl.w	r3, r2, r3
 800472e:	693a      	ldr	r2, [r7, #16]
 8004730:	4313      	orrs	r3, r2
 8004732:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	693a      	ldr	r2, [r7, #16]
 8004738:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	685b      	ldr	r3, [r3, #4]
 800473e:	f003 0303 	and.w	r3, r3, #3
 8004742:	2b02      	cmp	r3, #2
 8004744:	d123      	bne.n	800478e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004746:	697b      	ldr	r3, [r7, #20]
 8004748:	08da      	lsrs	r2, r3, #3
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	3208      	adds	r2, #8
 800474e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004752:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004754:	697b      	ldr	r3, [r7, #20]
 8004756:	f003 0307 	and.w	r3, r3, #7
 800475a:	009b      	lsls	r3, r3, #2
 800475c:	220f      	movs	r2, #15
 800475e:	fa02 f303 	lsl.w	r3, r2, r3
 8004762:	43db      	mvns	r3, r3
 8004764:	693a      	ldr	r2, [r7, #16]
 8004766:	4013      	ands	r3, r2
 8004768:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	691a      	ldr	r2, [r3, #16]
 800476e:	697b      	ldr	r3, [r7, #20]
 8004770:	f003 0307 	and.w	r3, r3, #7
 8004774:	009b      	lsls	r3, r3, #2
 8004776:	fa02 f303 	lsl.w	r3, r2, r3
 800477a:	693a      	ldr	r2, [r7, #16]
 800477c:	4313      	orrs	r3, r2
 800477e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004780:	697b      	ldr	r3, [r7, #20]
 8004782:	08da      	lsrs	r2, r3, #3
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	3208      	adds	r2, #8
 8004788:	6939      	ldr	r1, [r7, #16]
 800478a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004794:	697b      	ldr	r3, [r7, #20]
 8004796:	005b      	lsls	r3, r3, #1
 8004798:	2203      	movs	r2, #3
 800479a:	fa02 f303 	lsl.w	r3, r2, r3
 800479e:	43db      	mvns	r3, r3
 80047a0:	693a      	ldr	r2, [r7, #16]
 80047a2:	4013      	ands	r3, r2
 80047a4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	f003 0203 	and.w	r2, r3, #3
 80047ae:	697b      	ldr	r3, [r7, #20]
 80047b0:	005b      	lsls	r3, r3, #1
 80047b2:	fa02 f303 	lsl.w	r3, r2, r3
 80047b6:	693a      	ldr	r2, [r7, #16]
 80047b8:	4313      	orrs	r3, r2
 80047ba:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	693a      	ldr	r2, [r7, #16]
 80047c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	685b      	ldr	r3, [r3, #4]
 80047c6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	f000 80a6 	beq.w	800491c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80047d0:	4b5b      	ldr	r3, [pc, #364]	@ (8004940 <HAL_GPIO_Init+0x2e4>)
 80047d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047d4:	4a5a      	ldr	r2, [pc, #360]	@ (8004940 <HAL_GPIO_Init+0x2e4>)
 80047d6:	f043 0301 	orr.w	r3, r3, #1
 80047da:	6613      	str	r3, [r2, #96]	@ 0x60
 80047dc:	4b58      	ldr	r3, [pc, #352]	@ (8004940 <HAL_GPIO_Init+0x2e4>)
 80047de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047e0:	f003 0301 	and.w	r3, r3, #1
 80047e4:	60bb      	str	r3, [r7, #8]
 80047e6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80047e8:	4a56      	ldr	r2, [pc, #344]	@ (8004944 <HAL_GPIO_Init+0x2e8>)
 80047ea:	697b      	ldr	r3, [r7, #20]
 80047ec:	089b      	lsrs	r3, r3, #2
 80047ee:	3302      	adds	r3, #2
 80047f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047f4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	f003 0303 	and.w	r3, r3, #3
 80047fc:	009b      	lsls	r3, r3, #2
 80047fe:	220f      	movs	r2, #15
 8004800:	fa02 f303 	lsl.w	r3, r2, r3
 8004804:	43db      	mvns	r3, r3
 8004806:	693a      	ldr	r2, [r7, #16]
 8004808:	4013      	ands	r3, r2
 800480a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004812:	d01f      	beq.n	8004854 <HAL_GPIO_Init+0x1f8>
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	4a4c      	ldr	r2, [pc, #304]	@ (8004948 <HAL_GPIO_Init+0x2ec>)
 8004818:	4293      	cmp	r3, r2
 800481a:	d019      	beq.n	8004850 <HAL_GPIO_Init+0x1f4>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	4a4b      	ldr	r2, [pc, #300]	@ (800494c <HAL_GPIO_Init+0x2f0>)
 8004820:	4293      	cmp	r3, r2
 8004822:	d013      	beq.n	800484c <HAL_GPIO_Init+0x1f0>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	4a4a      	ldr	r2, [pc, #296]	@ (8004950 <HAL_GPIO_Init+0x2f4>)
 8004828:	4293      	cmp	r3, r2
 800482a:	d00d      	beq.n	8004848 <HAL_GPIO_Init+0x1ec>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	4a49      	ldr	r2, [pc, #292]	@ (8004954 <HAL_GPIO_Init+0x2f8>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d007      	beq.n	8004844 <HAL_GPIO_Init+0x1e8>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	4a48      	ldr	r2, [pc, #288]	@ (8004958 <HAL_GPIO_Init+0x2fc>)
 8004838:	4293      	cmp	r3, r2
 800483a:	d101      	bne.n	8004840 <HAL_GPIO_Init+0x1e4>
 800483c:	2305      	movs	r3, #5
 800483e:	e00a      	b.n	8004856 <HAL_GPIO_Init+0x1fa>
 8004840:	2306      	movs	r3, #6
 8004842:	e008      	b.n	8004856 <HAL_GPIO_Init+0x1fa>
 8004844:	2304      	movs	r3, #4
 8004846:	e006      	b.n	8004856 <HAL_GPIO_Init+0x1fa>
 8004848:	2303      	movs	r3, #3
 800484a:	e004      	b.n	8004856 <HAL_GPIO_Init+0x1fa>
 800484c:	2302      	movs	r3, #2
 800484e:	e002      	b.n	8004856 <HAL_GPIO_Init+0x1fa>
 8004850:	2301      	movs	r3, #1
 8004852:	e000      	b.n	8004856 <HAL_GPIO_Init+0x1fa>
 8004854:	2300      	movs	r3, #0
 8004856:	697a      	ldr	r2, [r7, #20]
 8004858:	f002 0203 	and.w	r2, r2, #3
 800485c:	0092      	lsls	r2, r2, #2
 800485e:	4093      	lsls	r3, r2
 8004860:	693a      	ldr	r2, [r7, #16]
 8004862:	4313      	orrs	r3, r2
 8004864:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004866:	4937      	ldr	r1, [pc, #220]	@ (8004944 <HAL_GPIO_Init+0x2e8>)
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	089b      	lsrs	r3, r3, #2
 800486c:	3302      	adds	r3, #2
 800486e:	693a      	ldr	r2, [r7, #16]
 8004870:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004874:	4b39      	ldr	r3, [pc, #228]	@ (800495c <HAL_GPIO_Init+0x300>)
 8004876:	689b      	ldr	r3, [r3, #8]
 8004878:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	43db      	mvns	r3, r3
 800487e:	693a      	ldr	r2, [r7, #16]
 8004880:	4013      	ands	r3, r2
 8004882:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800488c:	2b00      	cmp	r3, #0
 800488e:	d003      	beq.n	8004898 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004890:	693a      	ldr	r2, [r7, #16]
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	4313      	orrs	r3, r2
 8004896:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004898:	4a30      	ldr	r2, [pc, #192]	@ (800495c <HAL_GPIO_Init+0x300>)
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800489e:	4b2f      	ldr	r3, [pc, #188]	@ (800495c <HAL_GPIO_Init+0x300>)
 80048a0:	68db      	ldr	r3, [r3, #12]
 80048a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	43db      	mvns	r3, r3
 80048a8:	693a      	ldr	r2, [r7, #16]
 80048aa:	4013      	ands	r3, r2
 80048ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d003      	beq.n	80048c2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80048ba:	693a      	ldr	r2, [r7, #16]
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	4313      	orrs	r3, r2
 80048c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80048c2:	4a26      	ldr	r2, [pc, #152]	@ (800495c <HAL_GPIO_Init+0x300>)
 80048c4:	693b      	ldr	r3, [r7, #16]
 80048c6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80048c8:	4b24      	ldr	r3, [pc, #144]	@ (800495c <HAL_GPIO_Init+0x300>)
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	43db      	mvns	r3, r3
 80048d2:	693a      	ldr	r2, [r7, #16]
 80048d4:	4013      	ands	r3, r2
 80048d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d003      	beq.n	80048ec <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80048e4:	693a      	ldr	r2, [r7, #16]
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	4313      	orrs	r3, r2
 80048ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80048ec:	4a1b      	ldr	r2, [pc, #108]	@ (800495c <HAL_GPIO_Init+0x300>)
 80048ee:	693b      	ldr	r3, [r7, #16]
 80048f0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80048f2:	4b1a      	ldr	r3, [pc, #104]	@ (800495c <HAL_GPIO_Init+0x300>)
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	43db      	mvns	r3, r3
 80048fc:	693a      	ldr	r2, [r7, #16]
 80048fe:	4013      	ands	r3, r2
 8004900:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800490a:	2b00      	cmp	r3, #0
 800490c:	d003      	beq.n	8004916 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800490e:	693a      	ldr	r2, [r7, #16]
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	4313      	orrs	r3, r2
 8004914:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004916:	4a11      	ldr	r2, [pc, #68]	@ (800495c <HAL_GPIO_Init+0x300>)
 8004918:	693b      	ldr	r3, [r7, #16]
 800491a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800491c:	697b      	ldr	r3, [r7, #20]
 800491e:	3301      	adds	r3, #1
 8004920:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	681a      	ldr	r2, [r3, #0]
 8004926:	697b      	ldr	r3, [r7, #20]
 8004928:	fa22 f303 	lsr.w	r3, r2, r3
 800492c:	2b00      	cmp	r3, #0
 800492e:	f47f ae9d 	bne.w	800466c <HAL_GPIO_Init+0x10>
  }
}
 8004932:	bf00      	nop
 8004934:	bf00      	nop
 8004936:	371c      	adds	r7, #28
 8004938:	46bd      	mov	sp, r7
 800493a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493e:	4770      	bx	lr
 8004940:	40021000 	.word	0x40021000
 8004944:	40010000 	.word	0x40010000
 8004948:	48000400 	.word	0x48000400
 800494c:	48000800 	.word	0x48000800
 8004950:	48000c00 	.word	0x48000c00
 8004954:	48001000 	.word	0x48001000
 8004958:	48001400 	.word	0x48001400
 800495c:	40010400 	.word	0x40010400

08004960 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004960:	b480      	push	{r7}
 8004962:	b085      	sub	sp, #20
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
 8004968:	460b      	mov	r3, r1
 800496a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	691a      	ldr	r2, [r3, #16]
 8004970:	887b      	ldrh	r3, [r7, #2]
 8004972:	4013      	ands	r3, r2
 8004974:	2b00      	cmp	r3, #0
 8004976:	d002      	beq.n	800497e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004978:	2301      	movs	r3, #1
 800497a:	73fb      	strb	r3, [r7, #15]
 800497c:	e001      	b.n	8004982 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800497e:	2300      	movs	r3, #0
 8004980:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004982:	7bfb      	ldrb	r3, [r7, #15]
}
 8004984:	4618      	mov	r0, r3
 8004986:	3714      	adds	r7, #20
 8004988:	46bd      	mov	sp, r7
 800498a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498e:	4770      	bx	lr

08004990 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004990:	b480      	push	{r7}
 8004992:	b083      	sub	sp, #12
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
 8004998:	460b      	mov	r3, r1
 800499a:	807b      	strh	r3, [r7, #2]
 800499c:	4613      	mov	r3, r2
 800499e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80049a0:	787b      	ldrb	r3, [r7, #1]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d003      	beq.n	80049ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80049a6:	887a      	ldrh	r2, [r7, #2]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80049ac:	e002      	b.n	80049b4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80049ae:	887a      	ldrh	r2, [r7, #2]
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80049b4:	bf00      	nop
 80049b6:	370c      	adds	r7, #12
 80049b8:	46bd      	mov	sp, r7
 80049ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049be:	4770      	bx	lr

080049c0 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80049c0:	b480      	push	{r7}
 80049c2:	b085      	sub	sp, #20
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
 80049c8:	460b      	mov	r3, r1
 80049ca:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	695b      	ldr	r3, [r3, #20]
 80049d0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80049d2:	887a      	ldrh	r2, [r7, #2]
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	4013      	ands	r3, r2
 80049d8:	041a      	lsls	r2, r3, #16
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	43d9      	mvns	r1, r3
 80049de:	887b      	ldrh	r3, [r7, #2]
 80049e0:	400b      	ands	r3, r1
 80049e2:	431a      	orrs	r2, r3
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	619a      	str	r2, [r3, #24]
}
 80049e8:	bf00      	nop
 80049ea:	3714      	adds	r7, #20
 80049ec:	46bd      	mov	sp, r7
 80049ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f2:	4770      	bx	lr

080049f4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b082      	sub	sp, #8
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	4603      	mov	r3, r0
 80049fc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80049fe:	4b08      	ldr	r3, [pc, #32]	@ (8004a20 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004a00:	695a      	ldr	r2, [r3, #20]
 8004a02:	88fb      	ldrh	r3, [r7, #6]
 8004a04:	4013      	ands	r3, r2
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d006      	beq.n	8004a18 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004a0a:	4a05      	ldr	r2, [pc, #20]	@ (8004a20 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004a0c:	88fb      	ldrh	r3, [r7, #6]
 8004a0e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004a10:	88fb      	ldrh	r3, [r7, #6]
 8004a12:	4618      	mov	r0, r3
 8004a14:	f000 f806 	bl	8004a24 <HAL_GPIO_EXTI_Callback>
  }
}
 8004a18:	bf00      	nop
 8004a1a:	3708      	adds	r7, #8
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	bd80      	pop	{r7, pc}
 8004a20:	40010400 	.word	0x40010400

08004a24 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b083      	sub	sp, #12
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	4603      	mov	r3, r0
 8004a2c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004a2e:	bf00      	nop
 8004a30:	370c      	adds	r7, #12
 8004a32:	46bd      	mov	sp, r7
 8004a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a38:	4770      	bx	lr
	...

08004a3c <HAL_HRTIM_Init>:
  * @brief  Initialize a HRTIM instance
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_Init(HRTIM_HandleTypeDef *hhrtim)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b086      	sub	sp, #24
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
  uint8_t timer_idx;
  uint32_t hrtim_mcr;

  /* Check the HRTIM handle allocation */
  if (hhrtim == NULL)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d101      	bne.n	8004a4e <HAL_HRTIM_Init+0x12>
  {
    return HAL_ERROR;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	e0be      	b.n	8004bcc <HAL_HRTIM_Init+0x190>
    }
  }
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2202      	movs	r2, #2
 8004a52:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Initialize the DMA handles */
  hhrtim->hdmaMaster = (DMA_HandleTypeDef *)NULL;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
  hhrtim->hdmaTimerA = (DMA_HandleTypeDef *)NULL;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2200      	movs	r2, #0
 8004a62:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
  hhrtim->hdmaTimerB = (DMA_HandleTypeDef *)NULL;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
  hhrtim->hdmaTimerC = (DMA_HandleTypeDef *)NULL;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2200      	movs	r2, #0
 8004a72:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
  hhrtim->hdmaTimerD = (DMA_HandleTypeDef *)NULL;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
  hhrtim->hdmaTimerE = (DMA_HandleTypeDef *)NULL;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2200      	movs	r2, #0
 8004a82:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
  hhrtim->hdmaTimerF = (DMA_HandleTypeDef *)NULL;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2200      	movs	r2, #0
 8004a8a:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8

  /* HRTIM output synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_MASTER) != (uint32_t)RESET)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	689b      	ldr	r3, [r3, #8]
 8004a92:	f003 0301 	and.w	r3, r3, #1
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d02e      	beq.n	8004af8 <HAL_HRTIM_Init+0xbc>
    assert_param(IS_HRTIM_SYNCOUTPUTPOLARITY(hhrtim->Init.SyncOutputPolarity));

    /* The synchronization output initialization procedure must be done prior
       to the configuration of the MCU outputs (done within HAL_HRTIM_MspInit)
    */
    if (hhrtim->Instance == HRTIM1)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	4a4d      	ldr	r2, [pc, #308]	@ (8004bd4 <HAL_HRTIM_Init+0x198>)
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	d10b      	bne.n	8004abc <HAL_HRTIM_Init+0x80>
    {
      /* Enable the HRTIM peripheral clock */
      __HAL_RCC_HRTIM1_CLK_ENABLE();
 8004aa4:	4b4c      	ldr	r3, [pc, #304]	@ (8004bd8 <HAL_HRTIM_Init+0x19c>)
 8004aa6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004aa8:	4a4b      	ldr	r2, [pc, #300]	@ (8004bd8 <HAL_HRTIM_Init+0x19c>)
 8004aaa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004aae:	6613      	str	r3, [r2, #96]	@ 0x60
 8004ab0:	4b49      	ldr	r3, [pc, #292]	@ (8004bd8 <HAL_HRTIM_Init+0x19c>)
 8004ab2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ab4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004ab8:	60fb      	str	r3, [r7, #12]
 8004aba:	68fb      	ldr	r3, [r7, #12]
    }

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	613b      	str	r3, [r7, #16]

    /* Set the event to be sent on the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_SRC);
 8004ac4:	693b      	ldr	r3, [r7, #16]
 8004ac6:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8004aca:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputSource & HRTIM_MCR_SYNC_SRC);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	691b      	ldr	r3, [r3, #16]
 8004ad0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004ad4:	693a      	ldr	r2, [r7, #16]
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	613b      	str	r3, [r7, #16]

    /* Set the polarity of the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_OUT);
 8004ada:	693b      	ldr	r3, [r7, #16]
 8004adc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004ae0:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputPolarity & HRTIM_MCR_SYNC_OUT);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	695b      	ldr	r3, [r3, #20]
 8004ae6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004aea:	693a      	ldr	r2, [r7, #16]
 8004aec:	4313      	orrs	r3, r2
 8004aee:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	693a      	ldr	r2, [r7, #16]
 8004af6:	601a      	str	r2, [r3, #0]

  /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
  hhrtim->MspInitCallback(hhrtim);
#else
  HAL_HRTIM_MspInit(hhrtim);
 8004af8:	6878      	ldr	r0, [r7, #4]
 8004afa:	f7fc ff73 	bl	80019e4 <HAL_HRTIM_MspInit>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* HRTIM input synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_SLAVE) != (uint32_t)RESET)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	689b      	ldr	r3, [r3, #8]
 8004b02:	f003 0302 	and.w	r3, r3, #2
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d012      	beq.n	8004b30 <HAL_HRTIM_Init+0xf4>
  {
    /* Check parameters */
    assert_param(IS_HRTIM_SYNCINPUTSOURCE(hhrtim->Init.SyncInputSource));

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	613b      	str	r3, [r7, #16]

    /* Set the synchronization input source */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_IN);
 8004b12:	693b      	ldr	r3, [r7, #16]
 8004b14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b18:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncInputSource & HRTIM_MCR_SYNC_IN);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	68db      	ldr	r3, [r3, #12]
 8004b1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b22:	693a      	ldr	r2, [r7, #16]
 8004b24:	4313      	orrs	r3, r2
 8004b26:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	693a      	ldr	r2, [r7, #16]
 8004b2e:	601a      	str	r2, [r3, #0]
  }

  /* Initialize the HRTIM state*/
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2201      	movs	r2, #1
 8004b34:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Initialize the lock status of the HRTIM HAL API */
  __HAL_UNLOCK(hhrtim);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  /* Initialize timer related parameters */
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 8004b40:	2300      	movs	r3, #0
 8004b42:	75fb      	strb	r3, [r7, #23]
 8004b44:	e03e      	b.n	8004bc4 <HAL_HRTIM_Init+0x188>
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
       timer_idx++)
  {
    hhrtim->TimerParam[timer_idx].CaptureTrigger1 = HRTIM_CAPTURETRIGGER_NONE;
 8004b46:	7dfa      	ldrb	r2, [r7, #23]
 8004b48:	6879      	ldr	r1, [r7, #4]
 8004b4a:	4613      	mov	r3, r2
 8004b4c:	00db      	lsls	r3, r3, #3
 8004b4e:	1a9b      	subs	r3, r3, r2
 8004b50:	009b      	lsls	r3, r3, #2
 8004b52:	440b      	add	r3, r1
 8004b54:	3318      	adds	r3, #24
 8004b56:	2200      	movs	r2, #0
 8004b58:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].CaptureTrigger2 = HRTIM_CAPTURETRIGGER_NONE;
 8004b5a:	7dfa      	ldrb	r2, [r7, #23]
 8004b5c:	6879      	ldr	r1, [r7, #4]
 8004b5e:	4613      	mov	r3, r2
 8004b60:	00db      	lsls	r3, r3, #3
 8004b62:	1a9b      	subs	r3, r3, r2
 8004b64:	009b      	lsls	r3, r3, #2
 8004b66:	440b      	add	r3, r1
 8004b68:	331c      	adds	r3, #28
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].InterruptRequests = HRTIM_IT_NONE;
 8004b6e:	7dfa      	ldrb	r2, [r7, #23]
 8004b70:	6879      	ldr	r1, [r7, #4]
 8004b72:	4613      	mov	r3, r2
 8004b74:	00db      	lsls	r3, r3, #3
 8004b76:	1a9b      	subs	r3, r3, r2
 8004b78:	009b      	lsls	r3, r3, #2
 8004b7a:	440b      	add	r3, r1
 8004b7c:	3320      	adds	r3, #32
 8004b7e:	2200      	movs	r2, #0
 8004b80:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMARequests = HRTIM_IT_NONE;
 8004b82:	7dfa      	ldrb	r2, [r7, #23]
 8004b84:	6879      	ldr	r1, [r7, #4]
 8004b86:	4613      	mov	r3, r2
 8004b88:	00db      	lsls	r3, r3, #3
 8004b8a:	1a9b      	subs	r3, r3, r2
 8004b8c:	009b      	lsls	r3, r3, #2
 8004b8e:	440b      	add	r3, r1
 8004b90:	3324      	adds	r3, #36	@ 0x24
 8004b92:	2200      	movs	r2, #0
 8004b94:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASrcAddress = 0U;
 8004b96:	7dfa      	ldrb	r2, [r7, #23]
 8004b98:	6879      	ldr	r1, [r7, #4]
 8004b9a:	4613      	mov	r3, r2
 8004b9c:	00db      	lsls	r3, r3, #3
 8004b9e:	1a9b      	subs	r3, r3, r2
 8004ba0:	009b      	lsls	r3, r3, #2
 8004ba2:	440b      	add	r3, r1
 8004ba4:	3328      	adds	r3, #40	@ 0x28
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASize = 0U;
 8004baa:	7dfa      	ldrb	r2, [r7, #23]
 8004bac:	6879      	ldr	r1, [r7, #4]
 8004bae:	4613      	mov	r3, r2
 8004bb0:	00db      	lsls	r3, r3, #3
 8004bb2:	1a9b      	subs	r3, r3, r2
 8004bb4:	009b      	lsls	r3, r3, #2
 8004bb6:	440b      	add	r3, r1
 8004bb8:	3330      	adds	r3, #48	@ 0x30
 8004bba:	2200      	movs	r2, #0
 8004bbc:	601a      	str	r2, [r3, #0]
       timer_idx++)
 8004bbe:	7dfb      	ldrb	r3, [r7, #23]
 8004bc0:	3301      	adds	r3, #1
 8004bc2:	75fb      	strb	r3, [r7, #23]
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
 8004bc4:	7dfb      	ldrb	r3, [r7, #23]
 8004bc6:	2b06      	cmp	r3, #6
 8004bc8:	d9bd      	bls.n	8004b46 <HAL_HRTIM_Init+0x10a>
  }

  return HAL_OK;
 8004bca:	2300      	movs	r3, #0
}
 8004bcc:	4618      	mov	r0, r3
 8004bce:	3718      	adds	r7, #24
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bd80      	pop	{r7, pc}
 8004bd4:	40016800 	.word	0x40016800
 8004bd8:	40021000 	.word	0x40021000

08004bdc <HAL_HRTIM_DLLCalibrationStart>:
  *       within the HAL_HRTIM_PollForDLLCalibration function, just before
  *       exiting the function.
  */
HAL_StatusTypeDef HAL_HRTIM_DLLCalibrationStart(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t CalibrationRate)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	b083      	sub	sp, #12
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
 8004be4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_CALIBRATIONRATE(CalibrationRate));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8004bec:	2b01      	cmp	r3, #1
 8004bee:	d101      	bne.n	8004bf4 <HAL_HRTIM_DLLCalibrationStart+0x18>
 8004bf0:	2302      	movs	r3, #2
 8004bf2:	e045      	b.n	8004c80 <HAL_HRTIM_DLLCalibrationStart+0xa4>
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2201      	movs	r2, #1
 8004bf8:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2202      	movs	r2, #2
 8004c00:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (CalibrationRate == HRTIM_SINGLE_CALIBRATION)
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c0a:	d114      	bne.n	8004c36 <HAL_HRTIM_DLLCalibrationStart+0x5a>
  {
    /* One shot DLL calibration */
    CLEAR_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f022 0202 	bic.w	r2, r2, #2
 8004c1c:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f042 0201 	orr.w	r2, r2, #1
 8004c30:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
 8004c34:	e01f      	b.n	8004c76 <HAL_HRTIM_DLLCalibrationStart+0x9a>
  }
  else
  {
    /* Periodic DLL calibration */
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f042 0202 	orr.w	r2, r2, #2
 8004c46:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    MODIFY_REG(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALRTE, CalibrationRate);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f8d3 33cc 	ldr.w	r3, [r3, #972]	@ 0x3cc
 8004c52:	f023 010c 	bic.w	r1, r3, #12
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	683a      	ldr	r2, [r7, #0]
 8004c5c:	430a      	orrs	r2, r1
 8004c5e:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f042 0201 	orr.w	r2, r2, #1
 8004c72:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2201      	movs	r2, #1
 8004c7a:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  return HAL_OK;
 8004c7e:	2300      	movs	r3, #0
}
 8004c80:	4618      	mov	r0, r3
 8004c82:	370c      	adds	r7, #12
 8004c84:	46bd      	mov	sp, r7
 8004c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8a:	4770      	bx	lr

08004c8c <HAL_HRTIM_PollForDLLCalibration>:
  * @param  Timeout Timeout duration in millisecond
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_PollForDLLCalibration(HRTIM_HandleTypeDef *hhrtim,
                                                  uint32_t Timeout)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b084      	sub	sp, #16
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
 8004c94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  tickstart = HAL_GetTick();
 8004c96:	f7fd f99b 	bl	8001fd0 <HAL_GetTick>
 8004c9a:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 8004c9c:	e014      	b.n	8004cc8 <HAL_HRTIM_PollForDLLCalibration+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ca4:	d010      	beq.n	8004cc8 <HAL_HRTIM_PollForDLLCalibration+0x3c>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004ca6:	f7fd f993 	bl	8001fd0 <HAL_GetTick>
 8004caa:	4602      	mov	r2, r0
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	1ad3      	subs	r3, r2, r3
 8004cb0:	683a      	ldr	r2, [r7, #0]
 8004cb2:	429a      	cmp	r2, r3
 8004cb4:	d302      	bcc.n	8004cbc <HAL_HRTIM_PollForDLLCalibration+0x30>
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d105      	bne.n	8004cc8 <HAL_HRTIM_PollForDLLCalibration+0x3c>
      {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2207      	movs	r2, #7
 8004cc0:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
        return HAL_TIMEOUT;
 8004cc4:	2303      	movs	r3, #3
 8004cc6:	e011      	b.n	8004cec <HAL_HRTIM_PollForDLLCalibration+0x60>
  while (__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 8004cd0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004cd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004cd8:	d1e1      	bne.n	8004c9e <HAL_HRTIM_PollForDLLCalibration+0x12>
      }
    }
  }

  /* Set HRTIM State */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2201      	movs	r2, #1
 8004cde:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process unlocked */
  __HAL_UNLOCK(hhrtim);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8004cea:	2300      	movs	r3, #0
}
 8004cec:	4618      	mov	r0, r3
 8004cee:	3710      	adds	r7, #16
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	bd80      	pop	{r7, pc}

08004cf4 <HAL_HRTIM_TimeBaseConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_TimeBaseConfig(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx,
                                           const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b084      	sub	sp, #16
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	60f8      	str	r0, [r7, #12]
 8004cfc:	60b9      	str	r1, [r7, #8]
 8004cfe:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));
  assert_param(IS_HRTIM_PRESCALERRATIO(pTimeBaseCfg->PrescalerRatio));
  assert_param(IS_HRTIM_MODE(pTimeBaseCfg->Mode));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8004d06:	b2db      	uxtb	r3, r3
 8004d08:	2b02      	cmp	r3, #2
 8004d0a:	d101      	bne.n	8004d10 <HAL_HRTIM_TimeBaseConfig+0x1c>
  {
    return HAL_BUSY;
 8004d0c:	2302      	movs	r3, #2
 8004d0e:	e015      	b.n	8004d3c <HAL_HRTIM_TimeBaseConfig+0x48>
  }

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	2202      	movs	r2, #2
 8004d14:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	2b06      	cmp	r3, #6
 8004d1c:	d104      	bne.n	8004d28 <HAL_HRTIM_TimeBaseConfig+0x34>
  {
    /* Configure master timer time base unit */
    HRTIM_MasterBase_Config(hhrtim, pTimeBaseCfg);
 8004d1e:	6879      	ldr	r1, [r7, #4]
 8004d20:	68f8      	ldr	r0, [r7, #12]
 8004d22:	f000 fa19 	bl	8005158 <HRTIM_MasterBase_Config>
 8004d26:	e004      	b.n	8004d32 <HAL_HRTIM_TimeBaseConfig+0x3e>
  }
  else
  {
    /* Configure timing unit time base unit */
    HRTIM_TimingUnitBase_Config(hhrtim, TimerIdx, pTimeBaseCfg);
 8004d28:	687a      	ldr	r2, [r7, #4]
 8004d2a:	68b9      	ldr	r1, [r7, #8]
 8004d2c:	68f8      	ldr	r0, [r7, #12]
 8004d2e:	f000 fa42 	bl	80051b6 <HRTIM_TimingUnitBase_Config>
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	2201      	movs	r2, #1
 8004d36:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  return HAL_OK;
 8004d3a:	2300      	movs	r3, #0
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	3710      	adds	r7, #16
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bd80      	pop	{r7, pc}

08004d44 <HAL_HRTIM_WaveformTimerConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerConfig(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t TimerIdx,
                                                const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b084      	sub	sp, #16
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	60f8      	str	r0, [r7, #12]
 8004d4c:	60b9      	str	r1, [r7, #8]
 8004d4e:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_DACSYNC(pTimerCfg->DACSynchro));
  assert_param(IS_HRTIM_PRELOAD(pTimerCfg->PreloadEnable));
  assert_param(IS_HRTIM_TIMERBURSTMODE(pTimerCfg->BurstMode));
  assert_param(IS_HRTIM_UPDATEONREPETITION(pTimerCfg->RepetitionUpdate));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8004d56:	b2db      	uxtb	r3, r3
 8004d58:	2b02      	cmp	r3, #2
 8004d5a:	d101      	bne.n	8004d60 <HAL_HRTIM_WaveformTimerConfig+0x1c>
  {
    return HAL_BUSY;
 8004d5c:	2302      	movs	r3, #2
 8004d5e:	e07a      	b.n	8004e56 <HAL_HRTIM_WaveformTimerConfig+0x112>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8004d66:	2b01      	cmp	r3, #1
 8004d68:	d101      	bne.n	8004d6e <HAL_HRTIM_WaveformTimerConfig+0x2a>
 8004d6a:	2302      	movs	r3, #2
 8004d6c:	e073      	b.n	8004e56 <HAL_HRTIM_WaveformTimerConfig+0x112>
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	2201      	movs	r2, #1
 8004d72:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	2202      	movs	r2, #2
 8004d7a:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8004d7e:	68bb      	ldr	r3, [r7, #8]
 8004d80:	2b06      	cmp	r3, #6
 8004d82:	d104      	bne.n	8004d8e <HAL_HRTIM_WaveformTimerConfig+0x4a>
    assert_param(IS_HRTIM_UPDATEGATING_MASTER(pTimerCfg->UpdateGating));
    assert_param(IS_HRTIM_MASTER_IT(pTimerCfg->InterruptRequests));
    assert_param(IS_HRTIM_MASTER_DMA(pTimerCfg->DMARequests));

    /* Configure master timer */
    HRTIM_MasterWaveform_Config(hhrtim, pTimerCfg);
 8004d84:	6879      	ldr	r1, [r7, #4]
 8004d86:	68f8      	ldr	r0, [r7, #12]
 8004d88:	f000 fa55 	bl	8005236 <HRTIM_MasterWaveform_Config>
 8004d8c:	e004      	b.n	8004d98 <HAL_HRTIM_WaveformTimerConfig+0x54>
    assert_param(IS_HRTIM_TIMRESETTRIGGER(pTimerCfg->ResetTrigger));
    assert_param(IS_HRTIM_TIMUPDATEONRESET(pTimerCfg->ResetUpdate));
    assert_param(IS_HRTIM_TIMSYNCUPDATE(pTimerCfg->ReSyncUpdate));

    /* Configure timing unit */
    HRTIM_TimingUnitWaveform_Config(hhrtim, TimerIdx, pTimerCfg);
 8004d8e:	687a      	ldr	r2, [r7, #4]
 8004d90:	68b9      	ldr	r1, [r7, #8]
 8004d92:	68f8      	ldr	r0, [r7, #12]
 8004d94:	f000 faec 	bl	8005370 <HRTIM_TimingUnitWaveform_Config>
  }

  /* Update timer parameters */
  hhrtim->TimerParam[TimerIdx].InterruptRequests = pTimerCfg->InterruptRequests;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6819      	ldr	r1, [r3, #0]
 8004d9c:	68f8      	ldr	r0, [r7, #12]
 8004d9e:	68ba      	ldr	r2, [r7, #8]
 8004da0:	4613      	mov	r3, r2
 8004da2:	00db      	lsls	r3, r3, #3
 8004da4:	1a9b      	subs	r3, r3, r2
 8004da6:	009b      	lsls	r3, r3, #2
 8004da8:	4403      	add	r3, r0
 8004daa:	3320      	adds	r3, #32
 8004dac:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMARequests = pTimerCfg->DMARequests;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6859      	ldr	r1, [r3, #4]
 8004db2:	68f8      	ldr	r0, [r7, #12]
 8004db4:	68ba      	ldr	r2, [r7, #8]
 8004db6:	4613      	mov	r3, r2
 8004db8:	00db      	lsls	r3, r3, #3
 8004dba:	1a9b      	subs	r3, r3, r2
 8004dbc:	009b      	lsls	r3, r3, #2
 8004dbe:	4403      	add	r3, r0
 8004dc0:	3324      	adds	r3, #36	@ 0x24
 8004dc2:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASrcAddress = pTimerCfg->DMASrcAddress;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6899      	ldr	r1, [r3, #8]
 8004dc8:	68f8      	ldr	r0, [r7, #12]
 8004dca:	68ba      	ldr	r2, [r7, #8]
 8004dcc:	4613      	mov	r3, r2
 8004dce:	00db      	lsls	r3, r3, #3
 8004dd0:	1a9b      	subs	r3, r3, r2
 8004dd2:	009b      	lsls	r3, r3, #2
 8004dd4:	4403      	add	r3, r0
 8004dd6:	3328      	adds	r3, #40	@ 0x28
 8004dd8:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMADstAddress = pTimerCfg->DMADstAddress;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	68d9      	ldr	r1, [r3, #12]
 8004dde:	68f8      	ldr	r0, [r7, #12]
 8004de0:	68ba      	ldr	r2, [r7, #8]
 8004de2:	4613      	mov	r3, r2
 8004de4:	00db      	lsls	r3, r3, #3
 8004de6:	1a9b      	subs	r3, r3, r2
 8004de8:	009b      	lsls	r3, r3, #2
 8004dea:	4403      	add	r3, r0
 8004dec:	332c      	adds	r3, #44	@ 0x2c
 8004dee:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASize = pTimerCfg->DMASize;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6919      	ldr	r1, [r3, #16]
 8004df4:	68f8      	ldr	r0, [r7, #12]
 8004df6:	68ba      	ldr	r2, [r7, #8]
 8004df8:	4613      	mov	r3, r2
 8004dfa:	00db      	lsls	r3, r3, #3
 8004dfc:	1a9b      	subs	r3, r3, r2
 8004dfe:	009b      	lsls	r3, r3, #2
 8004e00:	4403      	add	r3, r0
 8004e02:	3330      	adds	r3, #48	@ 0x30
 8004e04:	6019      	str	r1, [r3, #0]

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 8004e06:	68b9      	ldr	r1, [r7, #8]
 8004e08:	68f8      	ldr	r0, [r7, #12]
 8004e0a:	f000 fd7f 	bl	800590c <HRTIM_ForceRegistersUpdate>

  /* Configure slave timer update re-synchronization */
  if ((TimerIdx != HRTIM_TIMERINDEX_MASTER)
 8004e0e:	68bb      	ldr	r3, [r7, #8]
 8004e10:	2b06      	cmp	r3, #6
 8004e12:	d017      	beq.n	8004e44 <HAL_HRTIM_WaveformTimerConfig+0x100>
      && (pTimerCfg->UpdateGating == HRTIM_UPDATEGATING_INDEPENDENT))
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d113      	bne.n	8004e44 <HAL_HRTIM_WaveformTimerConfig+0x100>
  {
    MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR,
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681a      	ldr	r2, [r3, #0]
 8004e20:	68bb      	ldr	r3, [r7, #8]
 8004e22:	3301      	adds	r3, #1
 8004e24:	01db      	lsls	r3, r3, #7
 8004e26:	4413      	add	r3, r2
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e32:	025b      	lsls	r3, r3, #9
 8004e34:	68f9      	ldr	r1, [r7, #12]
 8004e36:	6809      	ldr	r1, [r1, #0]
 8004e38:	431a      	orrs	r2, r3
 8004e3a:	68bb      	ldr	r3, [r7, #8]
 8004e3c:	3301      	adds	r3, #1
 8004e3e:	01db      	lsls	r3, r3, #7
 8004e40:	440b      	add	r3, r1
 8004e42:	601a      	str	r2, [r3, #0]
               HRTIM_TIMCR_RSYNCU_Msk,
               pTimerCfg->ReSyncUpdate << HRTIM_TIMCR_RSYNCU_Pos);
  }

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	2201      	movs	r2, #1
 8004e48:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	2200      	movs	r2, #0
 8004e50:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8004e54:	2300      	movs	r3, #0
}
 8004e56:	4618      	mov	r0, r3
 8004e58:	3710      	adds	r7, #16
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bd80      	pop	{r7, pc}

08004e5e <HAL_HRTIM_WaveformTimerControl>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerControl(HRTIM_HandleTypeDef *hhrtim,
                                                 uint32_t TimerIdx,
                                                 const HRTIM_TimerCtlTypeDef *pTimerCtl)
{
 8004e5e:	b580      	push	{r7, lr}
 8004e60:	b084      	sub	sp, #16
 8004e62:	af00      	add	r7, sp, #0
 8004e64:	60f8      	str	r0, [r7, #12]
 8004e66:	60b9      	str	r1, [r7, #8]
 8004e68:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_TIMERGTCMP1(pTimerCtl->GreaterCMP1));
  assert_param(IS_HRTIM_DUALDAC_RESET(pTimerCtl->DualChannelDacReset));
  assert_param(IS_HRTIM_DUALDAC_STEP(pTimerCtl->DualChannelDacStep));
  assert_param(IS_HRTIM_DUALDAC_ENABLE(pTimerCtl->DualChannelDacEnable));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8004e70:	b2db      	uxtb	r3, r3
 8004e72:	2b02      	cmp	r3, #2
 8004e74:	d101      	bne.n	8004e7a <HAL_HRTIM_WaveformTimerControl+0x1c>
  {
    return HAL_BUSY;
 8004e76:	2302      	movs	r3, #2
 8004e78:	e020      	b.n	8004ebc <HAL_HRTIM_WaveformTimerControl+0x5e>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8004e80:	2b01      	cmp	r3, #1
 8004e82:	d101      	bne.n	8004e88 <HAL_HRTIM_WaveformTimerControl+0x2a>
 8004e84:	2302      	movs	r3, #2
 8004e86:	e019      	b.n	8004ebc <HAL_HRTIM_WaveformTimerControl+0x5e>
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	2201      	movs	r2, #1
 8004e8c:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	2202      	movs	r2, #2
 8004e94:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Configure timing unit */
  HRTIM_TimingUnitWaveform_Control(hhrtim, TimerIdx, pTimerCtl);
 8004e98:	687a      	ldr	r2, [r7, #4]
 8004e9a:	68b9      	ldr	r1, [r7, #8]
 8004e9c:	68f8      	ldr	r0, [r7, #12]
 8004e9e:	f000 fbed 	bl	800567c <HRTIM_TimingUnitWaveform_Control>

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 8004ea2:	68b9      	ldr	r1, [r7, #8]
 8004ea4:	68f8      	ldr	r0, [r7, #12]
 8004ea6:	f000 fd31 	bl	800590c <HRTIM_ForceRegistersUpdate>

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	2201      	movs	r2, #1
 8004eae:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8004eba:	2300      	movs	r3, #0
}
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	3710      	adds	r7, #16
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}

08004ec4 <HAL_HRTIM_WaveformOutputConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputConfig(HRTIM_HandleTypeDef *hhrtim,
                                                 uint32_t TimerIdx,
                                                 uint32_t Output,
                                                 const HRTIM_OutputCfgTypeDef *pOutputCfg)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b084      	sub	sp, #16
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	60f8      	str	r0, [r7, #12]
 8004ecc:	60b9      	str	r1, [r7, #8]
 8004ece:	607a      	str	r2, [r7, #4]
 8004ed0:	603b      	str	r3, [r7, #0]
  assert_param(IS_HRTIM_OUTPUTIDLEMODE(pOutputCfg->IdleMode));
  assert_param(IS_HRTIM_OUTPUTFAULTLEVEL(pOutputCfg->FaultLevel));
  assert_param(IS_HRTIM_OUTPUTCHOPPERMODE(pOutputCfg->ChopperModeEnable));
  assert_param(IS_HRTIM_OUTPUTBURSTMODEENTRY(pOutputCfg->BurstModeEntryDelayed));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8004ed8:	b2db      	uxtb	r3, r3
 8004eda:	2b02      	cmp	r3, #2
 8004edc:	d101      	bne.n	8004ee2 <HAL_HRTIM_WaveformOutputConfig+0x1e>
  {
    return HAL_BUSY;
 8004ede:	2302      	movs	r3, #2
 8004ee0:	e01d      	b.n	8004f1e <HAL_HRTIM_WaveformOutputConfig+0x5a>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8004ee8:	2b01      	cmp	r3, #1
 8004eea:	d101      	bne.n	8004ef0 <HAL_HRTIM_WaveformOutputConfig+0x2c>
 8004eec:	2302      	movs	r3, #2
 8004eee:	e016      	b.n	8004f1e <HAL_HRTIM_WaveformOutputConfig+0x5a>
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	2202      	movs	r2, #2
 8004efc:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Configure the timer output */
  HRTIM_OutputConfig(hhrtim,
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	687a      	ldr	r2, [r7, #4]
 8004f04:	68b9      	ldr	r1, [r7, #8]
 8004f06:	68f8      	ldr	r0, [r7, #12]
 8004f08:	f000 fc18 	bl	800573c <HRTIM_OutputConfig>
                     TimerIdx,
                     Output,
                     pOutputCfg);

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	2201      	movs	r2, #1
 8004f10:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	2200      	movs	r2, #0
 8004f18:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8004f1c:	2300      	movs	r3, #0
}
 8004f1e:	4618      	mov	r0, r3
 8004f20:	3710      	adds	r7, #16
 8004f22:	46bd      	mov	sp, r7
 8004f24:	bd80      	pop	{r7, pc}

08004f26 <HAL_HRTIM_IRQHandler>:
  *                   This parameter can be any value of HRTIM_Timer_Index
  * @retval None
  */
void HAL_HRTIM_IRQHandler(HRTIM_HandleTypeDef *hhrtim,
                          uint32_t TimerIdx)
{
 8004f26:	b580      	push	{r7, lr}
 8004f28:	b082      	sub	sp, #8
 8004f2a:	af00      	add	r7, sp, #0
 8004f2c:	6078      	str	r0, [r7, #4]
 8004f2e:	6039      	str	r1, [r7, #0]
  /* HRTIM interrupts handling */
  if (TimerIdx == HRTIM_TIMERINDEX_COMMON)
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	2bff      	cmp	r3, #255	@ 0xff
 8004f34:	d103      	bne.n	8004f3e <HAL_HRTIM_IRQHandler+0x18>
  {
    HRTIM_HRTIM_ISR(hhrtim);
 8004f36:	6878      	ldr	r0, [r7, #4]
 8004f38:	f000 fd56 	bl	80059e8 <HRTIM_HRTIM_ISR>
  {
    /* Timing unit related interrupts handling */
    HRTIM_Timer_ISR(hhrtim, TimerIdx);
  }

}
 8004f3c:	e00a      	b.n	8004f54 <HAL_HRTIM_IRQHandler+0x2e>
  else if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	2b06      	cmp	r3, #6
 8004f42:	d103      	bne.n	8004f4c <HAL_HRTIM_IRQHandler+0x26>
    HRTIM_Master_ISR(hhrtim);
 8004f44:	6878      	ldr	r0, [r7, #4]
 8004f46:	f000 fddf 	bl	8005b08 <HRTIM_Master_ISR>
}
 8004f4a:	e003      	b.n	8004f54 <HAL_HRTIM_IRQHandler+0x2e>
    HRTIM_Timer_ISR(hhrtim, TimerIdx);
 8004f4c:	6839      	ldr	r1, [r7, #0]
 8004f4e:	6878      	ldr	r0, [r7, #4]
 8004f50:	f000 fe9f 	bl	8005c92 <HRTIM_Timer_ISR>
}
 8004f54:	bf00      	nop
 8004f56:	3708      	adds	r7, #8
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	bd80      	pop	{r7, pc}

08004f5c <HAL_HRTIM_Fault1Callback>:
  * @brief  Callback function invoked when a fault 1 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle  * @retval None
  * @retval None
  */
__weak void HAL_HRTIM_Fault1Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b083      	sub	sp, #12
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault1Callback could be implemented in the user file
   */
}
 8004f64:	bf00      	nop
 8004f66:	370c      	adds	r7, #12
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6e:	4770      	bx	lr

08004f70 <HAL_HRTIM_Fault2Callback>:
  * @brief  Callback function invoked when a fault 2 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault2Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8004f70:	b480      	push	{r7}
 8004f72:	b083      	sub	sp, #12
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault2Callback could be implemented in the user file
   */
}
 8004f78:	bf00      	nop
 8004f7a:	370c      	adds	r7, #12
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f82:	4770      	bx	lr

08004f84 <HAL_HRTIM_Fault3Callback>:
  * @brief  Callback function invoked when a fault 3 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault3Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8004f84:	b480      	push	{r7}
 8004f86:	b083      	sub	sp, #12
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault3Callback could be implemented in the user file
   */
}
 8004f8c:	bf00      	nop
 8004f8e:	370c      	adds	r7, #12
 8004f90:	46bd      	mov	sp, r7
 8004f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f96:	4770      	bx	lr

08004f98 <HAL_HRTIM_Fault4Callback>:
  * @brief  Callback function invoked when a fault 4 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault4Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8004f98:	b480      	push	{r7}
 8004f9a:	b083      	sub	sp, #12
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault4Callback could be implemented in the user file
   */
}
 8004fa0:	bf00      	nop
 8004fa2:	370c      	adds	r7, #12
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004faa:	4770      	bx	lr

08004fac <HAL_HRTIM_Fault5Callback>:
  * @brief  Callback function invoked when a fault 5 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault5Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8004fac:	b480      	push	{r7}
 8004fae:	b083      	sub	sp, #12
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault5Callback could be implemented in the user file
   */
}
 8004fb4:	bf00      	nop
 8004fb6:	370c      	adds	r7, #12
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbe:	4770      	bx	lr

08004fc0 <HAL_HRTIM_Fault6Callback>:
  * @brief  Callback function invoked when a fault 6 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault6Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8004fc0:	b480      	push	{r7}
 8004fc2:	b083      	sub	sp, #12
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault6Callback could be implemented in the user file
   */
}
 8004fc8:	bf00      	nop
 8004fca:	370c      	adds	r7, #12
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd2:	4770      	bx	lr

08004fd4 <HAL_HRTIM_SystemFaultCallback>:
  * @brief  Callback function invoked when a system fault interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_SystemFaultCallback(HRTIM_HandleTypeDef *hhrtim)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b083      	sub	sp, #12
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_SystemFaultCallback could be implemented in the user file
   */
}
 8004fdc:	bf00      	nop
 8004fde:	370c      	adds	r7, #12
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe6:	4770      	bx	lr

08004fe8 <HAL_HRTIM_DLLCalibrationReadyCallback>:
  * @brief  Callback function invoked when the DLL calibration is completed
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_DLLCalibrationReadyCallback(HRTIM_HandleTypeDef *hhrtim)
{
 8004fe8:	b480      	push	{r7}
 8004fea:	b083      	sub	sp, #12
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_DLLCalibrationCallback could be implemented in the user file
   */
}
 8004ff0:	bf00      	nop
 8004ff2:	370c      	adds	r7, #12
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffa:	4770      	bx	lr

08004ffc <HAL_HRTIM_BurstModePeriodCallback>:
  * @brief  Callback function invoked when the end of the burst mode period is reached
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_BurstModePeriodCallback(HRTIM_HandleTypeDef *hhrtim)
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	b083      	sub	sp, #12
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_BurstModeCallback could be implemented in the user file
   */
}
 8005004:	bf00      	nop
 8005006:	370c      	adds	r7, #12
 8005008:	46bd      	mov	sp, r7
 800500a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500e:	4770      	bx	lr

08005010 <HAL_HRTIM_SynchronizationEventCallback>:
  * @brief  Callback function invoked when a synchronization input event is received
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_SynchronizationEventCallback(HRTIM_HandleTypeDef *hhrtim)
{
 8005010:	b480      	push	{r7}
 8005012:	b083      	sub	sp, #12
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_SynchronizationEventCallback could be implemented in the user file
   */
}
 8005018:	bf00      	nop
 800501a:	370c      	adds	r7, #12
 800501c:	46bd      	mov	sp, r7
 800501e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005022:	4770      	bx	lr

08005024 <HAL_HRTIM_RegistersUpdateCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_RegistersUpdateCallback(HRTIM_HandleTypeDef *hhrtim,
                                              uint32_t TimerIdx)
{
 8005024:	b480      	push	{r7}
 8005026:	b083      	sub	sp, #12
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
 800502c:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_RegistersUpdateCallback could be implemented in the user file
   */
}
 800502e:	bf00      	nop
 8005030:	370c      	adds	r7, #12
 8005032:	46bd      	mov	sp, r7
 8005034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005038:	4770      	bx	lr

0800503a <HAL_HRTIM_RepetitionEventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_RepetitionEventCallback(HRTIM_HandleTypeDef *hhrtim,
                                              uint32_t TimerIdx)
{
 800503a:	b480      	push	{r7}
 800503c:	b083      	sub	sp, #12
 800503e:	af00      	add	r7, sp, #0
 8005040:	6078      	str	r0, [r7, #4]
 8005042:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_RepetitionEventCallback could be implemented in the user file
   */
}
 8005044:	bf00      	nop
 8005046:	370c      	adds	r7, #12
 8005048:	46bd      	mov	sp, r7
 800504a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504e:	4770      	bx	lr

08005050 <HAL_HRTIM_Compare1EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Compare1EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8005050:	b480      	push	{r7}
 8005052:	b083      	sub	sp, #12
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
 8005058:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare1EventCallback could be implemented in the user file
   */
}
 800505a:	bf00      	nop
 800505c:	370c      	adds	r7, #12
 800505e:	46bd      	mov	sp, r7
 8005060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005064:	4770      	bx	lr

08005066 <HAL_HRTIM_Compare2EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  */
__weak void HAL_HRTIM_Compare2EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8005066:	b480      	push	{r7}
 8005068:	b083      	sub	sp, #12
 800506a:	af00      	add	r7, sp, #0
 800506c:	6078      	str	r0, [r7, #4]
 800506e:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare2EventCallback could be implemented in the user file
   */
}
 8005070:	bf00      	nop
 8005072:	370c      	adds	r7, #12
 8005074:	46bd      	mov	sp, r7
 8005076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507a:	4770      	bx	lr

0800507c <HAL_HRTIM_Compare3EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Compare3EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 800507c:	b480      	push	{r7}
 800507e:	b083      	sub	sp, #12
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
 8005084:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare3EventCallback could be implemented in the user file
   */
}
 8005086:	bf00      	nop
 8005088:	370c      	adds	r7, #12
 800508a:	46bd      	mov	sp, r7
 800508c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005090:	4770      	bx	lr

08005092 <HAL_HRTIM_Compare4EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Compare4EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8005092:	b480      	push	{r7}
 8005094:	b083      	sub	sp, #12
 8005096:	af00      	add	r7, sp, #0
 8005098:	6078      	str	r0, [r7, #4]
 800509a:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare4EventCallback could be implemented in the user file
   */
}
 800509c:	bf00      	nop
 800509e:	370c      	adds	r7, #12
 80050a0:	46bd      	mov	sp, r7
 80050a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a6:	4770      	bx	lr

080050a8 <HAL_HRTIM_Capture1EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Capture1EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 80050a8:	b480      	push	{r7}
 80050aa:	b083      	sub	sp, #12
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
 80050b0:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Capture1EventCallback could be implemented in the user file
   */
}
 80050b2:	bf00      	nop
 80050b4:	370c      	adds	r7, #12
 80050b6:	46bd      	mov	sp, r7
 80050b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050bc:	4770      	bx	lr

080050be <HAL_HRTIM_Capture2EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Capture2EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 80050be:	b480      	push	{r7}
 80050c0:	b083      	sub	sp, #12
 80050c2:	af00      	add	r7, sp, #0
 80050c4:	6078      	str	r0, [r7, #4]
 80050c6:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Capture2EventCallback could be implemented in the user file
   */
}
 80050c8:	bf00      	nop
 80050ca:	370c      	adds	r7, #12
 80050cc:	46bd      	mov	sp, r7
 80050ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d2:	4770      	bx	lr

080050d4 <HAL_HRTIM_DelayedProtectionCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_DelayedProtectionCallback(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t TimerIdx)
{
 80050d4:	b480      	push	{r7}
 80050d6:	b083      	sub	sp, #12
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
 80050dc:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_DelayedProtectionCallback could be implemented in the user file
   */
}
 80050de:	bf00      	nop
 80050e0:	370c      	adds	r7, #12
 80050e2:	46bd      	mov	sp, r7
 80050e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e8:	4770      	bx	lr

080050ea <HAL_HRTIM_CounterResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_CounterResetCallback(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx)
{
 80050ea:	b480      	push	{r7}
 80050ec:	b083      	sub	sp, #12
 80050ee:	af00      	add	r7, sp, #0
 80050f0:	6078      	str	r0, [r7, #4]
 80050f2:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_CounterResetCallback could be implemented in the user file
   */
}
 80050f4:	bf00      	nop
 80050f6:	370c      	adds	r7, #12
 80050f8:	46bd      	mov	sp, r7
 80050fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fe:	4770      	bx	lr

08005100 <HAL_HRTIM_Output1SetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output1SetCallback(HRTIM_HandleTypeDef *hhrtim,
                                         uint32_t TimerIdx)
{
 8005100:	b480      	push	{r7}
 8005102:	b083      	sub	sp, #12
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
 8005108:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output1SetCallback could be implemented in the user file
   */
}
 800510a:	bf00      	nop
 800510c:	370c      	adds	r7, #12
 800510e:	46bd      	mov	sp, r7
 8005110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005114:	4770      	bx	lr

08005116 <HAL_HRTIM_Output1ResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output1ResetCallback(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx)
{
 8005116:	b480      	push	{r7}
 8005118:	b083      	sub	sp, #12
 800511a:	af00      	add	r7, sp, #0
 800511c:	6078      	str	r0, [r7, #4]
 800511e:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output1ResetCallback could be implemented in the user file
   */
}
 8005120:	bf00      	nop
 8005122:	370c      	adds	r7, #12
 8005124:	46bd      	mov	sp, r7
 8005126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512a:	4770      	bx	lr

0800512c <HAL_HRTIM_Output2SetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output2SetCallback(HRTIM_HandleTypeDef *hhrtim,
                                         uint32_t TimerIdx)
{
 800512c:	b480      	push	{r7}
 800512e:	b083      	sub	sp, #12
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
 8005134:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output2SetCallback could be implemented in the user file
   */
}
 8005136:	bf00      	nop
 8005138:	370c      	adds	r7, #12
 800513a:	46bd      	mov	sp, r7
 800513c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005140:	4770      	bx	lr

08005142 <HAL_HRTIM_Output2ResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output2ResetCallback(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx)
{
 8005142:	b480      	push	{r7}
 8005144:	b083      	sub	sp, #12
 8005146:	af00      	add	r7, sp, #0
 8005148:	6078      	str	r0, [r7, #4]
 800514a:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output2ResetCallback could be implemented in the user file
   */
}
 800514c:	bf00      	nop
 800514e:	370c      	adds	r7, #12
 8005150:	46bd      	mov	sp, r7
 8005152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005156:	4770      	bx	lr

08005158 <HRTIM_MasterBase_Config>:
  * @param  pTimeBaseCfg pointer to the time base configuration structure
  * @retval None
  */
static void HRTIM_MasterBase_Config(HRTIM_HandleTypeDef *hhrtim,
                                    const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 8005158:	b480      	push	{r7}
 800515a:	b085      	sub	sp, #20
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
 8005160:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	60fb      	str	r3, [r7, #12]

  /* Set the prescaler ratio */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CK_PSC);
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	f023 0307 	bic.w	r3, r3, #7
 8005170:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	689b      	ldr	r3, [r3, #8]
 8005176:	68fa      	ldr	r2, [r7, #12]
 8005178:	4313      	orrs	r3, r2
 800517a:	60fb      	str	r3, [r7, #12]

  /* Set the operating mode */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CONT | HRTIM_MCR_RETRIG);
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	f023 0318 	bic.w	r3, r3, #24
 8005182:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->Mode;
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	68db      	ldr	r3, [r3, #12]
 8005188:	68fa      	ldr	r2, [r7, #12]
 800518a:	4313      	orrs	r3, r2
 800518c:	60fb      	str	r3, [r7, #12]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	68fa      	ldr	r2, [r7, #12]
 8005194:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sMasterRegs.MPER = pTimeBaseCfg->Period;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	683a      	ldr	r2, [r7, #0]
 800519c:	6812      	ldr	r2, [r2, #0]
 800519e:	615a      	str	r2, [r3, #20]
  hhrtim->Instance->sMasterRegs.MREP = pTimeBaseCfg->RepetitionCounter;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	683a      	ldr	r2, [r7, #0]
 80051a6:	6852      	ldr	r2, [r2, #4]
 80051a8:	619a      	str	r2, [r3, #24]
}
 80051aa:	bf00      	nop
 80051ac:	3714      	adds	r7, #20
 80051ae:	46bd      	mov	sp, r7
 80051b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b4:	4770      	bx	lr

080051b6 <HRTIM_TimingUnitBase_Config>:
  * @retval None
  */
static void HRTIM_TimingUnitBase_Config(HRTIM_HandleTypeDef *hhrtim,
                                        uint32_t TimerIdx,
                                        const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 80051b6:	b480      	push	{r7}
 80051b8:	b087      	sub	sp, #28
 80051ba:	af00      	add	r7, sp, #0
 80051bc:	60f8      	str	r0, [r7, #12]
 80051be:	60b9      	str	r1, [r7, #8]
 80051c0:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr;

  /* Configure master timing unit */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681a      	ldr	r2, [r3, #0]
 80051c6:	68bb      	ldr	r3, [r7, #8]
 80051c8:	3301      	adds	r3, #1
 80051ca:	01db      	lsls	r3, r3, #7
 80051cc:	4413      	add	r3, r2
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	617b      	str	r3, [r7, #20]

  /* Set the prescaler ratio */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CK_PSC);
 80051d2:	697b      	ldr	r3, [r7, #20]
 80051d4:	f023 0307 	bic.w	r3, r3, #7
 80051d8:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	689b      	ldr	r3, [r3, #8]
 80051de:	697a      	ldr	r2, [r7, #20]
 80051e0:	4313      	orrs	r3, r2
 80051e2:	617b      	str	r3, [r7, #20]

  /* Set the operating mode */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CONT | HRTIM_TIMCR_RETRIG);
 80051e4:	697b      	ldr	r3, [r7, #20]
 80051e6:	f023 0318 	bic.w	r3, r3, #24
 80051ea:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->Mode;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	68db      	ldr	r3, [r3, #12]
 80051f0:	697a      	ldr	r2, [r7, #20]
 80051f2:	4313      	orrs	r3, r2
 80051f4:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681a      	ldr	r2, [r3, #0]
 80051fa:	68bb      	ldr	r3, [r7, #8]
 80051fc:	3301      	adds	r3, #1
 80051fe:	01db      	lsls	r3, r3, #7
 8005200:	4413      	add	r3, r2
 8005202:	697a      	ldr	r2, [r7, #20]
 8005204:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].PERxR = pTimeBaseCfg->Period;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	6819      	ldr	r1, [r3, #0]
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681a      	ldr	r2, [r3, #0]
 800520e:	68bb      	ldr	r3, [r7, #8]
 8005210:	01db      	lsls	r3, r3, #7
 8005212:	440b      	add	r3, r1
 8005214:	3394      	adds	r3, #148	@ 0x94
 8005216:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].REPxR = pTimeBaseCfg->RepetitionCounter;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	6819      	ldr	r1, [r3, #0]
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	685a      	ldr	r2, [r3, #4]
 8005220:	68bb      	ldr	r3, [r7, #8]
 8005222:	01db      	lsls	r3, r3, #7
 8005224:	440b      	add	r3, r1
 8005226:	3398      	adds	r3, #152	@ 0x98
 8005228:	601a      	str	r2, [r3, #0]
}
 800522a:	bf00      	nop
 800522c:	371c      	adds	r7, #28
 800522e:	46bd      	mov	sp, r7
 8005230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005234:	4770      	bx	lr

08005236 <HRTIM_MasterWaveform_Config>:
  * @param  pTimerCfg pointer to the timer configuration data structure
  * @retval None
  */
static void HRTIM_MasterWaveform_Config(HRTIM_HandleTypeDef *hhrtim,
                                        const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 8005236:	b480      	push	{r7}
 8005238:	b085      	sub	sp, #20
 800523a:	af00      	add	r7, sp, #0
 800523c:	6078      	str	r0, [r7, #4]
 800523e:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;
  uint32_t hrtim_bmcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	60fb      	str	r3, [r7, #12]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 8005250:	60bb      	str	r3, [r7, #8]

  /* Enable/Disable the half mode */
  hrtim_mcr &= ~(HRTIM_MCR_HALF);
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	f023 0320 	bic.w	r3, r3, #32
 8005258:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->HalfModeEnable;
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	695b      	ldr	r3, [r3, #20]
 800525e:	68fa      	ldr	r2, [r7, #12]
 8005260:	4313      	orrs	r3, r2
 8005262:	60fb      	str	r3, [r7, #12]

  /* INTLVD bits are set to 00 */
  hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800526a:	60fb      	str	r3, [r7, #12]
  if ((pTimerCfg->HalfModeEnable == HRTIM_HALFMODE_ENABLED)
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	695b      	ldr	r3, [r3, #20]
 8005270:	2b20      	cmp	r3, #32
 8005272:	d003      	beq.n	800527c <HRTIM_MasterWaveform_Config+0x46>
      || (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_DUAL))
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	699b      	ldr	r3, [r3, #24]
 8005278:	2b02      	cmp	r3, #2
 800527a:	d108      	bne.n	800528e <HRTIM_MasterWaveform_Config+0x58>
  {
    /* INTLVD bits set to 00 */
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005282:	60fb      	str	r3, [r7, #12]
    hrtim_mcr |= (HRTIM_MCR_HALF);
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	f043 0320 	orr.w	r3, r3, #32
 800528a:	60fb      	str	r3, [r7, #12]
 800528c:	e021      	b.n	80052d2 <HRTIM_MasterWaveform_Config+0x9c>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_TRIPLE)
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	699b      	ldr	r3, [r3, #24]
 8005292:	2b03      	cmp	r3, #3
 8005294:	d108      	bne.n	80052a8 <HRTIM_MasterWaveform_Config+0x72>
  {
    hrtim_mcr |= (HRTIM_MCR_INTLVD_0);
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800529c:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD_1);
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80052a4:	60fb      	str	r3, [r7, #12]
 80052a6:	e014      	b.n	80052d2 <HRTIM_MasterWaveform_Config+0x9c>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_QUAD)
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	699b      	ldr	r3, [r3, #24]
 80052ac:	2b04      	cmp	r3, #4
 80052ae:	d108      	bne.n	80052c2 <HRTIM_MasterWaveform_Config+0x8c>
  {
    hrtim_mcr |= (HRTIM_MCR_INTLVD_1);
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80052b6:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD_0);
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80052be:	60fb      	str	r3, [r7, #12]
 80052c0:	e007      	b.n	80052d2 <HRTIM_MasterWaveform_Config+0x9c>
  }
  else
  {
    hrtim_mcr &= ~(HRTIM_MCR_HALF);
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	f023 0320 	bic.w	r3, r3, #32
 80052c8:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80052d0:	60fb      	str	r3, [r7, #12]
  }

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCSTRTM);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80052d8:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->StartOnSync;
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	69db      	ldr	r3, [r3, #28]
 80052de:	68fa      	ldr	r2, [r7, #12]
 80052e0:	4313      	orrs	r3, r2
 80052e2:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCRSTM);
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80052ea:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->ResetOnSync;
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	6a1b      	ldr	r3, [r3, #32]
 80052f0:	68fa      	ldr	r2, [r7, #12]
 80052f2:	4313      	orrs	r3, r2
 80052f4:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_mcr &= ~(HRTIM_MCR_DACSYNC);
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80052fc:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->DACSynchro;
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005302:	68fa      	ldr	r2, [r7, #12]
 8005304:	4313      	orrs	r3, r2
 8005306:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_mcr &= ~(HRTIM_MCR_PREEN);
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 800530e:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->PreloadEnable;
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005314:	68fa      	ldr	r2, [r7, #12]
 8005316:	4313      	orrs	r3, r2
 8005318:	60fb      	str	r3, [r7, #12]

  /* Master timer registers update handling */
  hrtim_mcr &= ~(HRTIM_MCR_BRSTDMA);
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8005320:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (pTimerCfg->UpdateGating << 2U);
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005326:	009b      	lsls	r3, r3, #2
 8005328:	68fa      	ldr	r2, [r7, #12]
 800532a:	4313      	orrs	r3, r2
 800532c:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable registers update on repetition */
  hrtim_mcr &= ~(HRTIM_MCR_MREPU);
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005334:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->RepetitionUpdate;
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800533a:	68fa      	ldr	r2, [r7, #12]
 800533c:	4313      	orrs	r3, r2
 800533e:	60fb      	str	r3, [r7, #12]

  /* Set the timer burst mode */
  hrtim_bmcr &= ~(HRTIM_BMCR_MTBM);
 8005340:	68bb      	ldr	r3, [r7, #8]
 8005342:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005346:	60bb      	str	r3, [r7, #8]
  hrtim_bmcr |= pTimerCfg->BurstMode;
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800534c:	68ba      	ldr	r2, [r7, #8]
 800534e:	4313      	orrs	r3, r2
 8005350:	60bb      	str	r3, [r7, #8]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	68fa      	ldr	r2, [r7, #12]
 8005358:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	68ba      	ldr	r2, [r7, #8]
 8005360:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 8005364:	bf00      	nop
 8005366:	3714      	adds	r7, #20
 8005368:	46bd      	mov	sp, r7
 800536a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536e:	4770      	bx	lr

08005370 <HRTIM_TimingUnitWaveform_Config>:
  * @retval None
  */
static void  HRTIM_TimingUnitWaveform_Config(HRTIM_HandleTypeDef *hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 8005370:	b480      	push	{r7}
 8005372:	b08b      	sub	sp, #44	@ 0x2c
 8005374:	af00      	add	r7, sp, #0
 8005376:	60f8      	str	r0, [r7, #12]
 8005378:	60b9      	str	r1, [r7, #8]
 800537a:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timoutr;
  uint32_t hrtim_timrstr;
  uint32_t hrtim_bmcr;

  /* UPDGAT bitfield must be reset before programming a new value */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~(HRTIM_TIMCR_UPDGAT);
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681a      	ldr	r2, [r3, #0]
 8005380:	68bb      	ldr	r3, [r7, #8]
 8005382:	3301      	adds	r3, #1
 8005384:	01db      	lsls	r3, r3, #7
 8005386:	4413      	add	r3, r2
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	68fa      	ldr	r2, [r7, #12]
 800538c:	6811      	ldr	r1, [r2, #0]
 800538e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	3301      	adds	r3, #1
 8005396:	01db      	lsls	r3, r3, #7
 8005398:	440b      	add	r3, r1
 800539a:	601a      	str	r2, [r3, #0]

  /* Configure timing unit (Timer A to Timer F) */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681a      	ldr	r2, [r3, #0]
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	3301      	adds	r3, #1
 80053a4:	01db      	lsls	r3, r3, #7
 80053a6:	4413      	add	r3, r2
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timfltr = hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681a      	ldr	r2, [r3, #0]
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	01db      	lsls	r3, r3, #7
 80053b4:	4413      	add	r3, r2
 80053b6:	33e8      	adds	r3, #232	@ 0xe8
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	61bb      	str	r3, [r7, #24]
  hrtim_timoutr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681a      	ldr	r2, [r3, #0]
 80053c0:	68bb      	ldr	r3, [r7, #8]
 80053c2:	01db      	lsls	r3, r3, #7
 80053c4:	4413      	add	r3, r2
 80053c6:	33e4      	adds	r3, #228	@ 0xe4
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	623b      	str	r3, [r7, #32]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 80053d4:	61fb      	str	r3, [r7, #28]

  /* Enable/Disable the half mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 80053d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053d8:	f023 0320 	bic.w	r3, r3, #32
 80053dc:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->HalfModeEnable;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	695b      	ldr	r3, [r3, #20]
 80053e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80053e4:	4313      	orrs	r3, r2
 80053e6:	627b      	str	r3, [r7, #36]	@ 0x24

  if ((pTimerCfg->HalfModeEnable == HRTIM_HALFMODE_ENABLED)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	695b      	ldr	r3, [r3, #20]
 80053ec:	2b20      	cmp	r3, #32
 80053ee:	d003      	beq.n	80053f8 <HRTIM_TimingUnitWaveform_Config+0x88>
      || (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_DUAL))
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	699b      	ldr	r3, [r3, #24]
 80053f4:	2b02      	cmp	r3, #2
 80053f6:	d108      	bne.n	800540a <HRTIM_TimingUnitWaveform_Config+0x9a>
  {
    /* INTLVD bits set to 00 */
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD);
 80053f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053fa:	f423 73c0 	bic.w	r3, r3, #384	@ 0x180
 80053fe:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr |= (HRTIM_TIMCR_HALF);
 8005400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005402:	f043 0320 	orr.w	r3, r3, #32
 8005406:	627b      	str	r3, [r7, #36]	@ 0x24
 8005408:	e021      	b.n	800544e <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_TRIPLE)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	699b      	ldr	r3, [r3, #24]
 800540e:	2b03      	cmp	r3, #3
 8005410:	d108      	bne.n	8005424 <HRTIM_TimingUnitWaveform_Config+0xb4>
  {
    hrtim_timcr |= (HRTIM_TIMCR_INTLVD_0);
 8005412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005414:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005418:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD_1);
 800541a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800541c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005420:	627b      	str	r3, [r7, #36]	@ 0x24
 8005422:	e014      	b.n	800544e <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_QUAD)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	699b      	ldr	r3, [r3, #24]
 8005428:	2b04      	cmp	r3, #4
 800542a:	d108      	bne.n	800543e <HRTIM_TimingUnitWaveform_Config+0xce>
  {
    hrtim_timcr |= (HRTIM_TIMCR_INTLVD_1);
 800542c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800542e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005432:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD_0);
 8005434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005436:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800543a:	627b      	str	r3, [r7, #36]	@ 0x24
 800543c:	e007      	b.n	800544e <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else
  {
    hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 800543e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005440:	f023 0320 	bic.w	r3, r3, #32
 8005444:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD);
 8005446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005448:	f423 73c0 	bic.w	r3, r3, #384	@ 0x180
 800544c:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCSTRT);
 800544e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005450:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005454:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->StartOnSync;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	69db      	ldr	r3, [r3, #28]
 800545a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800545c:	4313      	orrs	r3, r2
 800545e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCRST);
 8005460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005462:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005466:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetOnSync;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6a1b      	ldr	r3, [r3, #32]
 800546c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800546e:	4313      	orrs	r3, r2
 8005470:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_timcr &= ~(HRTIM_TIMCR_DACSYNC);
 8005472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005474:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005478:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->DACSynchro;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800547e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005480:	4313      	orrs	r3, r2
 8005482:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_timcr &= ~(HRTIM_TIMCR_PREEN);
 8005484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005486:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 800548a:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PreloadEnable;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005490:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005492:	4313      	orrs	r3, r2
 8005494:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Timing unit registers update handling */
  hrtim_timcr &= ~(HRTIM_TIMCR_UPDGAT);
 8005496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005498:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800549c:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateGating;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054a4:	4313      	orrs	r3, r2
 80054a6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on repetition */
  hrtim_timcr &= ~(HRTIM_TIMCR_TREPU);
 80054a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054aa:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80054ae:	627b      	str	r3, [r7, #36]	@ 0x24
  if (pTimerCfg->RepetitionUpdate == HRTIM_UPDATEONREPETITION_ENABLED)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80054b8:	d103      	bne.n	80054c2 <HRTIM_TimingUnitWaveform_Config+0x152>
  {
    hrtim_timcr |= HRTIM_TIMCR_TREPU;
 80054ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80054c0:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Set the push-pull mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_PSHPLL);
 80054c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80054c8:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PushPull;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054d0:	4313      	orrs	r3, r2
 80054d2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on timer counter reset */
  hrtim_timcr &= ~(HRTIM_TIMCR_TRSTU);
 80054d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80054da:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetUpdate;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054e2:	4313      	orrs	r3, r2
 80054e4:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Set the timer update trigger */
  hrtim_timcr &= ~(HRTIM_TIMCR_TIMUPDATETRIGGER);
 80054e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054e8:	f023 73fc 	bic.w	r3, r3, #33030144	@ 0x1f80000
 80054ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80054f0:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateTrigger;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054f8:	4313      	orrs	r3, r2
 80054fa:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the fault channel at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTxEN);
 80054fc:	69bb      	ldr	r3, [r7, #24]
 80054fe:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005502:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= (pTimerCfg->FaultEnable & HRTIM_FLTR_FLTxEN);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005508:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800550c:	69ba      	ldr	r2, [r7, #24]
 800550e:	4313      	orrs	r3, r2
 8005510:	61bb      	str	r3, [r7, #24]

  /* Lock/Unlock fault sources at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTLCK);
 8005512:	69bb      	ldr	r3, [r7, #24]
 8005514:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005518:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= pTimerCfg->FaultLock;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800551e:	69ba      	ldr	r2, [r7, #24]
 8005520:	4313      	orrs	r3, r2
 8005522:	61bb      	str	r3, [r7, #24]

  /* Enable/Disable dead time insertion at timer level */
  hrtim_timoutr &= ~(HRTIM_OUTR_DTEN);
 8005524:	6a3b      	ldr	r3, [r7, #32]
 8005526:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800552a:	623b      	str	r3, [r7, #32]
  hrtim_timoutr |= pTimerCfg->DeadTimeInsertion;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005530:	6a3a      	ldr	r2, [r7, #32]
 8005532:	4313      	orrs	r3, r2
 8005534:	623b      	str	r3, [r7, #32]

  /* Enable/Disable delayed protection at timer level
     Delayed Idle is available whatever the timer operating mode (regular, push-pull)
     Balanced Idle is only available in push-pull mode
  */
  if (((pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800553a:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 800553e:	d004      	beq.n	800554a <HRTIM_TimingUnitWaveform_Config+0x1da>
       && (pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7))
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005544:	f5b3 5ff0 	cmp.w	r3, #7680	@ 0x1e00
 8005548:	d103      	bne.n	8005552 <HRTIM_TimingUnitWaveform_Config+0x1e2>
      || (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_ENABLED))
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800554e:	2b40      	cmp	r3, #64	@ 0x40
 8005550:	d108      	bne.n	8005564 <HRTIM_TimingUnitWaveform_Config+0x1f4>
  {
    hrtim_timoutr &= ~(HRTIM_OUTR_DLYPRT | HRTIM_OUTR_DLYPRTEN);
 8005552:	6a3b      	ldr	r3, [r7, #32]
 8005554:	f423 53f0 	bic.w	r3, r3, #7680	@ 0x1e00
 8005558:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DelayedProtectionMode;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800555e:	6a3a      	ldr	r2, [r7, #32]
 8005560:	4313      	orrs	r3, r2
 8005562:	623b      	str	r3, [r7, #32]
  }

  /* Set the BIAR mode : one bit for both outputs */
  hrtim_timoutr &= ~(HRTIM_OUTR_BIAR);
 8005564:	6a3b      	ldr	r3, [r7, #32]
 8005566:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800556a:	623b      	str	r3, [r7, #32]
  hrtim_timoutr |= (pTimerCfg->BalancedIdleAutomaticResume);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005570:	6a3a      	ldr	r2, [r7, #32]
 8005572:	4313      	orrs	r3, r2
 8005574:	623b      	str	r3, [r7, #32]

  /* Set the timer counter reset trigger */
  hrtim_timrstr = pTimerCfg->ResetTrigger;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800557a:	617b      	str	r3, [r7, #20]

  /* Set the timer burst mode */
  switch (TimerIdx)
 800557c:	68bb      	ldr	r3, [r7, #8]
 800557e:	2b05      	cmp	r3, #5
 8005580:	d850      	bhi.n	8005624 <HRTIM_TimingUnitWaveform_Config+0x2b4>
 8005582:	a201      	add	r2, pc, #4	@ (adr r2, 8005588 <HRTIM_TimingUnitWaveform_Config+0x218>)
 8005584:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005588:	080055a1 	.word	0x080055a1
 800558c:	080055b7 	.word	0x080055b7
 8005590:	080055cd 	.word	0x080055cd
 8005594:	080055e3 	.word	0x080055e3
 8005598:	080055f9 	.word	0x080055f9
 800559c:	0800560f 	.word	0x0800560f
  {
    case HRTIM_TIMERINDEX_TIMER_A:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TABM);
 80055a0:	69fb      	ldr	r3, [r7, #28]
 80055a2:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80055a6:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 1U);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055ac:	005b      	lsls	r3, r3, #1
 80055ae:	69fa      	ldr	r2, [r7, #28]
 80055b0:	4313      	orrs	r3, r2
 80055b2:	61fb      	str	r3, [r7, #28]
      break;
 80055b4:	e037      	b.n	8005626 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_B:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TBBM);
 80055b6:	69fb      	ldr	r3, [r7, #28]
 80055b8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80055bc:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 2U);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055c2:	009b      	lsls	r3, r3, #2
 80055c4:	69fa      	ldr	r2, [r7, #28]
 80055c6:	4313      	orrs	r3, r2
 80055c8:	61fb      	str	r3, [r7, #28]
      break;
 80055ca:	e02c      	b.n	8005626 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_C:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TCBM);
 80055cc:	69fb      	ldr	r3, [r7, #28]
 80055ce:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80055d2:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 3U);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055d8:	00db      	lsls	r3, r3, #3
 80055da:	69fa      	ldr	r2, [r7, #28]
 80055dc:	4313      	orrs	r3, r2
 80055de:	61fb      	str	r3, [r7, #28]
      break;
 80055e0:	e021      	b.n	8005626 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_D:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TDBM);
 80055e2:	69fb      	ldr	r3, [r7, #28]
 80055e4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80055e8:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 4U);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055ee:	011b      	lsls	r3, r3, #4
 80055f0:	69fa      	ldr	r2, [r7, #28]
 80055f2:	4313      	orrs	r3, r2
 80055f4:	61fb      	str	r3, [r7, #28]
      break;
 80055f6:	e016      	b.n	8005626 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_E:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TEBM);
 80055f8:	69fb      	ldr	r3, [r7, #28]
 80055fa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80055fe:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 5U);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005604:	015b      	lsls	r3, r3, #5
 8005606:	69fa      	ldr	r2, [r7, #28]
 8005608:	4313      	orrs	r3, r2
 800560a:	61fb      	str	r3, [r7, #28]
      break;
 800560c:	e00b      	b.n	8005626 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_F:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TFBM);
 800560e:	69fb      	ldr	r3, [r7, #28]
 8005610:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8005614:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 6U);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800561a:	019b      	lsls	r3, r3, #6
 800561c:	69fa      	ldr	r2, [r7, #28]
 800561e:	4313      	orrs	r3, r2
 8005620:	61fb      	str	r3, [r7, #28]
      break;
 8005622:	e000      	b.n	8005626 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    default:
      break;
 8005624:	bf00      	nop
  }

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681a      	ldr	r2, [r3, #0]
 800562a:	68bb      	ldr	r3, [r7, #8]
 800562c:	3301      	adds	r3, #1
 800562e:	01db      	lsls	r3, r3, #7
 8005630:	4413      	add	r3, r2
 8005632:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005634:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR = hrtim_timfltr;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681a      	ldr	r2, [r3, #0]
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	01db      	lsls	r3, r3, #7
 800563e:	4413      	add	r3, r2
 8005640:	33e8      	adds	r3, #232	@ 0xe8
 8005642:	69ba      	ldr	r2, [r7, #24]
 8005644:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_timoutr;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681a      	ldr	r2, [r3, #0]
 800564a:	68bb      	ldr	r3, [r7, #8]
 800564c:	01db      	lsls	r3, r3, #7
 800564e:	4413      	add	r3, r2
 8005650:	33e4      	adds	r3, #228	@ 0xe4
 8005652:	6a3a      	ldr	r2, [r7, #32]
 8005654:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].RSTxR = hrtim_timrstr;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681a      	ldr	r2, [r3, #0]
 800565a:	68bb      	ldr	r3, [r7, #8]
 800565c:	01db      	lsls	r3, r3, #7
 800565e:	4413      	add	r3, r2
 8005660:	33d4      	adds	r3, #212	@ 0xd4
 8005662:	697a      	ldr	r2, [r7, #20]
 8005664:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	69fa      	ldr	r2, [r7, #28]
 800566c:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 8005670:	bf00      	nop
 8005672:	372c      	adds	r7, #44	@ 0x2c
 8005674:	46bd      	mov	sp, r7
 8005676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567a:	4770      	bx	lr

0800567c <HRTIM_TimingUnitWaveform_Control>:
  * @retval None
  */
static void HRTIM_TimingUnitWaveform_Control(HRTIM_HandleTypeDef *hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCtlTypeDef *pTimerCtl)
{
 800567c:	b480      	push	{r7}
 800567e:	b087      	sub	sp, #28
 8005680:	af00      	add	r7, sp, #0
 8005682:	60f8      	str	r0, [r7, #12]
 8005684:	60b9      	str	r1, [r7, #8]
 8005686:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr2;

  /* Configure timing unit (Timer A to Timer F) */
  hrtim_timcr2 = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR2;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681a      	ldr	r2, [r3, #0]
 800568c:	68bb      	ldr	r3, [r7, #8]
 800568e:	01db      	lsls	r3, r3, #7
 8005690:	4413      	add	r3, r2
 8005692:	33ec      	adds	r3, #236	@ 0xec
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	617b      	str	r3, [r7, #20]

  /* Set the UpDown counting Mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_UDM);
 8005698:	697b      	ldr	r3, [r7, #20]
 800569a:	f023 0310 	bic.w	r3, r3, #16
 800569e:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= (pTimerCtl->UpDownMode << HRTIM_TIMCR2_UDM_Pos) ;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	011b      	lsls	r3, r3, #4
 80056a6:	697a      	ldr	r2, [r7, #20]
 80056a8:	4313      	orrs	r3, r2
 80056aa:	617b      	str	r3, [r7, #20]

  /* Set the TrigHalf Mode : requires the counter to be disabled */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_TRGHLF);
 80056ac:	697b      	ldr	r3, [r7, #20]
 80056ae:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80056b2:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->TrigHalf;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	685b      	ldr	r3, [r3, #4]
 80056b8:	697a      	ldr	r2, [r7, #20]
 80056ba:	4313      	orrs	r3, r2
 80056bc:	617b      	str	r3, [r7, #20]

  /* define the compare event operating mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_GTCMP1);
 80056be:	697b      	ldr	r3, [r7, #20]
 80056c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80056c4:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->GreaterCMP1;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	68db      	ldr	r3, [r3, #12]
 80056ca:	697a      	ldr	r2, [r7, #20]
 80056cc:	4313      	orrs	r3, r2
 80056ce:	617b      	str	r3, [r7, #20]

  /* define the compare event operating mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_GTCMP3);
 80056d0:	697b      	ldr	r3, [r7, #20]
 80056d2:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80056d6:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->GreaterCMP3;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	689b      	ldr	r3, [r3, #8]
 80056dc:	697a      	ldr	r2, [r7, #20]
 80056de:	4313      	orrs	r3, r2
 80056e0:	617b      	str	r3, [r7, #20]

  if (pTimerCtl->DualChannelDacEnable == HRTIM_TIMER_DCDE_ENABLED)
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	699b      	ldr	r3, [r3, #24]
 80056e6:	2b01      	cmp	r3, #1
 80056e8:	d11a      	bne.n	8005720 <HRTIM_TimingUnitWaveform_Control+0xa4>
  {
    /* Set the DualChannel DAC Reset trigger : requires DCDE enabled */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDR);
 80056ea:	697b      	ldr	r3, [r7, #20]
 80056ec:	f023 0304 	bic.w	r3, r3, #4
 80056f0:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacReset;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	691b      	ldr	r3, [r3, #16]
 80056f6:	697a      	ldr	r2, [r7, #20]
 80056f8:	4313      	orrs	r3, r2
 80056fa:	617b      	str	r3, [r7, #20]

    /* Set the DualChannel DAC Step trigger : requires DCDE enabled */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDS);
 80056fc:	697b      	ldr	r3, [r7, #20]
 80056fe:	f023 0302 	bic.w	r3, r3, #2
 8005702:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacStep;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	695b      	ldr	r3, [r3, #20]
 8005708:	697a      	ldr	r2, [r7, #20]
 800570a:	4313      	orrs	r3, r2
 800570c:	617b      	str	r3, [r7, #20]

    /* Enable the DualChannel DAC trigger */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDE);
 800570e:	697b      	ldr	r3, [r7, #20]
 8005710:	f023 0301 	bic.w	r3, r3, #1
 8005714:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacEnable;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	699b      	ldr	r3, [r3, #24]
 800571a:	697a      	ldr	r2, [r7, #20]
 800571c:	4313      	orrs	r3, r2
 800571e:	617b      	str	r3, [r7, #20]
  }
  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR2  = hrtim_timcr2;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681a      	ldr	r2, [r3, #0]
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	01db      	lsls	r3, r3, #7
 8005728:	4413      	add	r3, r2
 800572a:	33ec      	adds	r3, #236	@ 0xec
 800572c:	697a      	ldr	r2, [r7, #20]
 800572e:	601a      	str	r2, [r3, #0]

}
 8005730:	bf00      	nop
 8005732:	371c      	adds	r7, #28
 8005734:	46bd      	mov	sp, r7
 8005736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573a:	4770      	bx	lr

0800573c <HRTIM_OutputConfig>:
  */
static void  HRTIM_OutputConfig(HRTIM_HandleTypeDef *hhrtim,
                                uint32_t TimerIdx,
                                uint32_t Output,
                                const HRTIM_OutputCfgTypeDef *pOutputCfg)
{
 800573c:	b480      	push	{r7}
 800573e:	b089      	sub	sp, #36	@ 0x24
 8005740:	af00      	add	r7, sp, #0
 8005742:	60f8      	str	r0, [r7, #12]
 8005744:	60b9      	str	r1, [r7, #8]
 8005746:	607a      	str	r2, [r7, #4]
 8005748:	603b      	str	r3, [r7, #0]
  uint32_t hrtim_outr;
  uint32_t hrtim_dtr;

  uint32_t shift = 0U;
 800574a:	2300      	movs	r3, #0
 800574c:	61bb      	str	r3, [r7, #24]

  hrtim_outr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681a      	ldr	r2, [r3, #0]
 8005752:	68bb      	ldr	r3, [r7, #8]
 8005754:	01db      	lsls	r3, r3, #7
 8005756:	4413      	add	r3, r2
 8005758:	33e4      	adds	r3, #228	@ 0xe4
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	61fb      	str	r3, [r7, #28]
  hrtim_dtr = hhrtim->Instance->sTimerxRegs[TimerIdx].DTxR;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681a      	ldr	r2, [r3, #0]
 8005762:	68bb      	ldr	r3, [r7, #8]
 8005764:	01db      	lsls	r3, r3, #7
 8005766:	4413      	add	r3, r2
 8005768:	33b8      	adds	r3, #184	@ 0xb8
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	617b      	str	r3, [r7, #20]

  switch (Output)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005774:	d05d      	beq.n	8005832 <HRTIM_OutputConfig+0xf6>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800577c:	d86e      	bhi.n	800585c <HRTIM_OutputConfig+0x120>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005784:	d042      	beq.n	800580c <HRTIM_OutputConfig+0xd0>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800578c:	d866      	bhi.n	800585c <HRTIM_OutputConfig+0x120>
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005794:	d04d      	beq.n	8005832 <HRTIM_OutputConfig+0xf6>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800579c:	d85e      	bhi.n	800585c <HRTIM_OutputConfig+0x120>
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057a4:	d032      	beq.n	800580c <HRTIM_OutputConfig+0xd0>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057ac:	d856      	bhi.n	800585c <HRTIM_OutputConfig+0x120>
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2b80      	cmp	r3, #128	@ 0x80
 80057b2:	d03e      	beq.n	8005832 <HRTIM_OutputConfig+0xf6>
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2b80      	cmp	r3, #128	@ 0x80
 80057b8:	d850      	bhi.n	800585c <HRTIM_OutputConfig+0x120>
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2b40      	cmp	r3, #64	@ 0x40
 80057be:	d025      	beq.n	800580c <HRTIM_OutputConfig+0xd0>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2b40      	cmp	r3, #64	@ 0x40
 80057c4:	d84a      	bhi.n	800585c <HRTIM_OutputConfig+0x120>
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2b01      	cmp	r3, #1
 80057ca:	d01f      	beq.n	800580c <HRTIM_OutputConfig+0xd0>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d044      	beq.n	800585c <HRTIM_OutputConfig+0x120>
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	2b20      	cmp	r3, #32
 80057d6:	d841      	bhi.n	800585c <HRTIM_OutputConfig+0x120>
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2b02      	cmp	r3, #2
 80057dc:	d33e      	bcc.n	800585c <HRTIM_OutputConfig+0x120>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	3b02      	subs	r3, #2
 80057e2:	2201      	movs	r2, #1
 80057e4:	409a      	lsls	r2, r3
 80057e6:	4b48      	ldr	r3, [pc, #288]	@ (8005908 <HRTIM_OutputConfig+0x1cc>)
 80057e8:	4013      	ands	r3, r2
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	bf14      	ite	ne
 80057ee:	2301      	movne	r3, #1
 80057f0:	2300      	moveq	r3, #0
 80057f2:	b2db      	uxtb	r3, r3
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d11c      	bne.n	8005832 <HRTIM_OutputConfig+0xf6>
 80057f8:	f244 0304 	movw	r3, #16388	@ 0x4004
 80057fc:	4013      	ands	r3, r2
 80057fe:	2b00      	cmp	r3, #0
 8005800:	bf14      	ite	ne
 8005802:	2301      	movne	r3, #1
 8005804:	2300      	moveq	r3, #0
 8005806:	b2db      	uxtb	r3, r3
 8005808:	2b00      	cmp	r3, #0
 800580a:	d027      	beq.n	800585c <HRTIM_OutputConfig+0x120>
    case HRTIM_OUTPUT_TD1:
    case HRTIM_OUTPUT_TE1:
    case HRTIM_OUTPUT_TF1:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx1R = pOutputCfg->SetSource;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	6819      	ldr	r1, [r3, #0]
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	685a      	ldr	r2, [r3, #4]
 8005814:	68bb      	ldr	r3, [r7, #8]
 8005816:	01db      	lsls	r3, r3, #7
 8005818:	440b      	add	r3, r1
 800581a:	33bc      	adds	r3, #188	@ 0xbc
 800581c:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx1R = pOutputCfg->ResetSource;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	6819      	ldr	r1, [r3, #0]
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	689a      	ldr	r2, [r3, #8]
 8005826:	68bb      	ldr	r3, [r7, #8]
 8005828:	01db      	lsls	r3, r3, #7
 800582a:	440b      	add	r3, r1
 800582c:	33c0      	adds	r3, #192	@ 0xc0
 800582e:	601a      	str	r2, [r3, #0]
      break;
 8005830:	e015      	b.n	800585e <HRTIM_OutputConfig+0x122>
    case HRTIM_OUTPUT_TD2:
    case HRTIM_OUTPUT_TE2:
    case HRTIM_OUTPUT_TF2:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx2R = pOutputCfg->SetSource;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	6819      	ldr	r1, [r3, #0]
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	685a      	ldr	r2, [r3, #4]
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	01db      	lsls	r3, r3, #7
 800583e:	440b      	add	r3, r1
 8005840:	33c4      	adds	r3, #196	@ 0xc4
 8005842:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx2R = pOutputCfg->ResetSource;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	6819      	ldr	r1, [r3, #0]
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	689a      	ldr	r2, [r3, #8]
 800584c:	68bb      	ldr	r3, [r7, #8]
 800584e:	01db      	lsls	r3, r3, #7
 8005850:	440b      	add	r3, r1
 8005852:	33c8      	adds	r3, #200	@ 0xc8
 8005854:	601a      	str	r2, [r3, #0]
      shift = 16U;
 8005856:	2310      	movs	r3, #16
 8005858:	61bb      	str	r3, [r7, #24]
      break;
 800585a:	e000      	b.n	800585e <HRTIM_OutputConfig+0x122>
    }

    default:
      break;
 800585c:	bf00      	nop
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
                   HRTIM_OUTR_IDLM1 |
                   HRTIM_OUTR_IDLES1 |
                   HRTIM_OUTR_FAULT1 |
                   HRTIM_OUTR_CHP1 |
                   HRTIM_OUTR_DIDL1) << shift);
 800585e:	22fe      	movs	r2, #254	@ 0xfe
 8005860:	69bb      	ldr	r3, [r7, #24]
 8005862:	fa02 f303 	lsl.w	r3, r2, r3
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
 8005866:	43db      	mvns	r3, r3
 8005868:	69fa      	ldr	r2, [r7, #28]
 800586a:	4013      	ands	r3, r2
 800586c:	61fb      	str	r3, [r7, #28]

  /* Set the polarity */
  hrtim_outr |= (pOutputCfg->Polarity << shift);
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	681a      	ldr	r2, [r3, #0]
 8005872:	69bb      	ldr	r3, [r7, #24]
 8005874:	fa02 f303 	lsl.w	r3, r2, r3
 8005878:	69fa      	ldr	r2, [r7, #28]
 800587a:	4313      	orrs	r3, r2
 800587c:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE mode */
  hrtim_outr |= (pOutputCfg->IdleMode << shift);
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	68da      	ldr	r2, [r3, #12]
 8005882:	69bb      	ldr	r3, [r7, #24]
 8005884:	fa02 f303 	lsl.w	r3, r2, r3
 8005888:	69fa      	ldr	r2, [r7, #28]
 800588a:	4313      	orrs	r3, r2
 800588c:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE state */
  hrtim_outr |= (pOutputCfg->IdleLevel << shift);
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	691a      	ldr	r2, [r3, #16]
 8005892:	69bb      	ldr	r3, [r7, #24]
 8005894:	fa02 f303 	lsl.w	r3, r2, r3
 8005898:	69fa      	ldr	r2, [r7, #28]
 800589a:	4313      	orrs	r3, r2
 800589c:	61fb      	str	r3, [r7, #28]

  /* Set the FAULT state */
  hrtim_outr |= (pOutputCfg->FaultLevel << shift);
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	695a      	ldr	r2, [r3, #20]
 80058a2:	69bb      	ldr	r3, [r7, #24]
 80058a4:	fa02 f303 	lsl.w	r3, r2, r3
 80058a8:	69fa      	ldr	r2, [r7, #28]
 80058aa:	4313      	orrs	r3, r2
 80058ac:	61fb      	str	r3, [r7, #28]

  /* Set the chopper mode */
  hrtim_outr |= (pOutputCfg->ChopperModeEnable << shift);
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	699a      	ldr	r2, [r3, #24]
 80058b2:	69bb      	ldr	r3, [r7, #24]
 80058b4:	fa02 f303 	lsl.w	r3, r2, r3
 80058b8:	69fa      	ldr	r2, [r7, #28]
 80058ba:	4313      	orrs	r3, r2
 80058bc:	61fb      	str	r3, [r7, #28]
     state during a burst mode operation is allowed only under the following
     conditions:
     - the outputs is active during the burst mode (IDLES=1U)
     - positive deadtimes (SDTR/SDTF set to 0U)
  */
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	691b      	ldr	r3, [r3, #16]
 80058c2:	2b08      	cmp	r3, #8
 80058c4:	d111      	bne.n	80058ea <HRTIM_OutputConfig+0x1ae>
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 80058c6:	697b      	ldr	r3, [r7, #20]
 80058c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d10c      	bne.n	80058ea <HRTIM_OutputConfig+0x1ae>
      ((hrtim_dtr & HRTIM_DTR_SDTF) == (uint32_t)RESET))
 80058d0:	697b      	ldr	r3, [r7, #20]
 80058d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d107      	bne.n	80058ea <HRTIM_OutputConfig+0x1ae>
  {
    hrtim_outr |= (pOutputCfg->BurstModeEntryDelayed << shift);
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	69da      	ldr	r2, [r3, #28]
 80058de:	69bb      	ldr	r3, [r7, #24]
 80058e0:	fa02 f303 	lsl.w	r3, r2, r3
 80058e4:	69fa      	ldr	r2, [r7, #28]
 80058e6:	4313      	orrs	r3, r2
 80058e8:	61fb      	str	r3, [r7, #28]
  }

  /* Update HRTIM register */
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_outr;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681a      	ldr	r2, [r3, #0]
 80058ee:	68bb      	ldr	r3, [r7, #8]
 80058f0:	01db      	lsls	r3, r3, #7
 80058f2:	4413      	add	r3, r2
 80058f4:	33e4      	adds	r3, #228	@ 0xe4
 80058f6:	69fa      	ldr	r2, [r7, #28]
 80058f8:	601a      	str	r2, [r3, #0]
}
 80058fa:	bf00      	nop
 80058fc:	3724      	adds	r7, #36	@ 0x24
 80058fe:	46bd      	mov	sp, r7
 8005900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005904:	4770      	bx	lr
 8005906:	bf00      	nop
 8005908:	40000041 	.word	0x40000041

0800590c <HRTIM_ForceRegistersUpdate>:
  * @param  TimerIdx Timer index
  * @retval None
  */
static void HRTIM_ForceRegistersUpdate(HRTIM_HandleTypeDef *hhrtim,
                                       uint32_t TimerIdx)
{
 800590c:	b480      	push	{r7}
 800590e:	b083      	sub	sp, #12
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
 8005914:	6039      	str	r1, [r7, #0]
  switch (TimerIdx)
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	2b06      	cmp	r3, #6
 800591a:	d85e      	bhi.n	80059da <HRTIM_ForceRegistersUpdate+0xce>
 800591c:	a201      	add	r2, pc, #4	@ (adr r2, 8005924 <HRTIM_ForceRegistersUpdate+0x18>)
 800591e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005922:	bf00      	nop
 8005924:	08005957 	.word	0x08005957
 8005928:	0800596d 	.word	0x0800596d
 800592c:	08005983 	.word	0x08005983
 8005930:	08005999 	.word	0x08005999
 8005934:	080059af 	.word	0x080059af
 8005938:	080059c5 	.word	0x080059c5
 800593c:	08005941 	.word	0x08005941
  {
    case HRTIM_TIMERINDEX_MASTER:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_MSWU;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f042 0201 	orr.w	r2, r2, #1
 8005950:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005954:	e042      	b.n	80059dc <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_A:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TASWU;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f042 0202 	orr.w	r2, r2, #2
 8005966:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 800596a:	e037      	b.n	80059dc <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_B:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TBSWU;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f042 0204 	orr.w	r2, r2, #4
 800597c:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005980:	e02c      	b.n	80059dc <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_C:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TCSWU;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f042 0208 	orr.w	r2, r2, #8
 8005992:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005996:	e021      	b.n	80059dc <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_D:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TDSWU;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f042 0210 	orr.w	r2, r2, #16
 80059a8:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 80059ac:	e016      	b.n	80059dc <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_E:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TESWU;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f042 0220 	orr.w	r2, r2, #32
 80059be:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 80059c2:	e00b      	b.n	80059dc <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_F:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TFSWU;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80059d4:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 80059d8:	e000      	b.n	80059dc <HRTIM_ForceRegistersUpdate+0xd0>
    }

    default:
      break;
 80059da:	bf00      	nop
  }
}
 80059dc:	bf00      	nop
 80059de:	370c      	adds	r7, #12
 80059e0:	46bd      	mov	sp, r7
 80059e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e6:	4770      	bx	lr

080059e8 <HRTIM_HRTIM_ISR>:
  * @brief  HRTIM interrupts service routine
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
static void HRTIM_HRTIM_ISR(HRTIM_HandleTypeDef *hhrtim)
{
 80059e8:	b580      	push	{r7, lr}
 80059ea:	b084      	sub	sp, #16
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hhrtim->Instance->sCommonRegs.ISR);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 80059f8:	60fb      	str	r3, [r7, #12]
  uint32_t ierits   = READ_REG(hhrtim->Instance->sCommonRegs.IER);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f8d3 3390 	ldr.w	r3, [r3, #912]	@ 0x390
 8005a02:	60bb      	str	r3, [r7, #8]

  /* Fault 1 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT1) != (uint32_t)RESET)
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	f003 0301 	and.w	r3, r3, #1
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d00c      	beq.n	8005a28 <HRTIM_HRTIM_ISR+0x40>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT1) != (uint32_t)RESET)
 8005a0e:	68bb      	ldr	r3, [r7, #8]
 8005a10:	f003 0301 	and.w	r3, r3, #1
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d007      	beq.n	8005a28 <HRTIM_HRTIM_ISR+0x40>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT1);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	2201      	movs	r2, #1
 8005a1e:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault1Callback(hhrtim);
#else
      HAL_HRTIM_Fault1Callback(hhrtim);
 8005a22:	6878      	ldr	r0, [r7, #4]
 8005a24:	f7ff fa9a 	bl	8004f5c <HAL_HRTIM_Fault1Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 2 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT2) != (uint32_t)RESET)
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	f003 0302 	and.w	r3, r3, #2
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d00c      	beq.n	8005a4c <HRTIM_HRTIM_ISR+0x64>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT2) != (uint32_t)RESET)
 8005a32:	68bb      	ldr	r3, [r7, #8]
 8005a34:	f003 0302 	and.w	r3, r3, #2
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d007      	beq.n	8005a4c <HRTIM_HRTIM_ISR+0x64>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT2);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	2202      	movs	r2, #2
 8005a42:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault2Callback(hhrtim);
#else
      HAL_HRTIM_Fault2Callback(hhrtim);
 8005a46:	6878      	ldr	r0, [r7, #4]
 8005a48:	f7ff fa92 	bl	8004f70 <HAL_HRTIM_Fault2Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 3 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT3) != (uint32_t)RESET)
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	f003 0304 	and.w	r3, r3, #4
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d00c      	beq.n	8005a70 <HRTIM_HRTIM_ISR+0x88>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT3) != (uint32_t)RESET)
 8005a56:	68bb      	ldr	r3, [r7, #8]
 8005a58:	f003 0304 	and.w	r3, r3, #4
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d007      	beq.n	8005a70 <HRTIM_HRTIM_ISR+0x88>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT3);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	2204      	movs	r2, #4
 8005a66:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault3Callback(hhrtim);
#else
      HAL_HRTIM_Fault3Callback(hhrtim);
 8005a6a:	6878      	ldr	r0, [r7, #4]
 8005a6c:	f7ff fa8a 	bl	8004f84 <HAL_HRTIM_Fault3Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 4 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT4) != (uint32_t)RESET)
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	f003 0308 	and.w	r3, r3, #8
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d00c      	beq.n	8005a94 <HRTIM_HRTIM_ISR+0xac>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT4) != (uint32_t)RESET)
 8005a7a:	68bb      	ldr	r3, [r7, #8]
 8005a7c:	f003 0308 	and.w	r3, r3, #8
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d007      	beq.n	8005a94 <HRTIM_HRTIM_ISR+0xac>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT4);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	2208      	movs	r2, #8
 8005a8a:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault4Callback(hhrtim);
#else
      HAL_HRTIM_Fault4Callback(hhrtim);
 8005a8e:	6878      	ldr	r0, [r7, #4]
 8005a90:	f7ff fa82 	bl	8004f98 <HAL_HRTIM_Fault4Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 5 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT5) != (uint32_t)RESET)
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	f003 0310 	and.w	r3, r3, #16
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d00c      	beq.n	8005ab8 <HRTIM_HRTIM_ISR+0xd0>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT5) != (uint32_t)RESET)
 8005a9e:	68bb      	ldr	r3, [r7, #8]
 8005aa0:	f003 0310 	and.w	r3, r3, #16
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d007      	beq.n	8005ab8 <HRTIM_HRTIM_ISR+0xd0>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT5);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	2210      	movs	r2, #16
 8005aae:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 5 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault5Callback(hhrtim);
#else
      HAL_HRTIM_Fault5Callback(hhrtim);
 8005ab2:	6878      	ldr	r0, [r7, #4]
 8005ab4:	f7ff fa7a 	bl	8004fac <HAL_HRTIM_Fault5Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 6 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT6) != (uint32_t)RESET)
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d00c      	beq.n	8005adc <HRTIM_HRTIM_ISR+0xf4>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT6) != (uint32_t)RESET)
 8005ac2:	68bb      	ldr	r3, [r7, #8]
 8005ac4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d007      	beq.n	8005adc <HRTIM_HRTIM_ISR+0xf4>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT6);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	2240      	movs	r2, #64	@ 0x40
 8005ad2:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 6 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault6Callback(hhrtim);
#else
      HAL_HRTIM_Fault6Callback(hhrtim);
 8005ad6:	6878      	ldr	r0, [r7, #4]
 8005ad8:	f7ff fa72 	bl	8004fc0 <HAL_HRTIM_Fault6Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* System fault event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_SYSFLT) != (uint32_t)RESET)
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	f003 0320 	and.w	r3, r3, #32
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d00c      	beq.n	8005b00 <HRTIM_HRTIM_ISR+0x118>
  {
    if ((uint32_t)(ierits & HRTIM_IT_SYSFLT) != (uint32_t)RESET)
 8005ae6:	68bb      	ldr	r3, [r7, #8]
 8005ae8:	f003 0320 	and.w	r3, r3, #32
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d007      	beq.n	8005b00 <HRTIM_HRTIM_ISR+0x118>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_SYSFLT);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	2220      	movs	r2, #32
 8005af6:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke System fault event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->SystemFaultCallback(hhrtim);
#else
      HAL_HRTIM_SystemFaultCallback(hhrtim);
 8005afa:	6878      	ldr	r0, [r7, #4]
 8005afc:	f7ff fa6a 	bl	8004fd4 <HAL_HRTIM_SystemFaultCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 8005b00:	bf00      	nop
 8005b02:	3710      	adds	r7, #16
 8005b04:	46bd      	mov	sp, r7
 8005b06:	bd80      	pop	{r7, pc}

08005b08 <HRTIM_Master_ISR>:
  * @brief  Master timer interrupts service routine
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
static void HRTIM_Master_ISR(HRTIM_HandleTypeDef *hhrtim)
{
 8005b08:	b580      	push	{r7, lr}
 8005b0a:	b086      	sub	sp, #24
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hhrtim->Instance->sCommonRegs.ISR);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 8005b18:	617b      	str	r3, [r7, #20]
  uint32_t ierits    = READ_REG(hhrtim->Instance->sCommonRegs.IER);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f8d3 3390 	ldr.w	r3, [r3, #912]	@ 0x390
 8005b22:	613b      	str	r3, [r7, #16]
  uint32_t misrflags = READ_REG(hhrtim->Instance->sMasterRegs.MISR);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	685b      	ldr	r3, [r3, #4]
 8005b2a:	60fb      	str	r3, [r7, #12]
  uint32_t mdierits  = READ_REG(hhrtim->Instance->sMasterRegs.MDIER);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	68db      	ldr	r3, [r3, #12]
 8005b32:	60bb      	str	r3, [r7, #8]

  /* DLL calibration ready event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_DLLRDY) != (uint32_t)RESET)
 8005b34:	697b      	ldr	r3, [r7, #20]
 8005b36:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d015      	beq.n	8005b6a <HRTIM_Master_ISR+0x62>
  {
    if ((uint32_t)(ierits & HRTIM_IT_DLLRDY) != (uint32_t)RESET)
 8005b3e:	693b      	ldr	r3, [r7, #16]
 8005b40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d010      	beq.n	8005b6a <HRTIM_Master_ISR+0x62>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_DLLRDY);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005b50:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Set HRTIM State */
      hhrtim->State = HAL_HRTIM_STATE_READY;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2201      	movs	r2, #1
 8005b58:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

      /* Process unlocked */
      __HAL_UNLOCK(hhrtim);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

      /* Invoke System fault event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->DLLCalibrationReadyCallback(hhrtim);
#else
      HAL_HRTIM_DLLCalibrationReadyCallback(hhrtim);
 8005b64:	6878      	ldr	r0, [r7, #4]
 8005b66:	f7ff fa3f 	bl	8004fe8 <HAL_HRTIM_DLLCalibrationReadyCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Burst mode period event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_BMPER) != (uint32_t)RESET)
 8005b6a:	697b      	ldr	r3, [r7, #20]
 8005b6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d00d      	beq.n	8005b90 <HRTIM_Master_ISR+0x88>
  {
    if ((uint32_t)(ierits & HRTIM_IT_BMPER) != (uint32_t)RESET)
 8005b74:	693b      	ldr	r3, [r7, #16]
 8005b76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d008      	beq.n	8005b90 <HRTIM_Master_ISR+0x88>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_BMPER);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005b86:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Burst mode period event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->BurstModePeriodCallback(hhrtim);
#else
      HAL_HRTIM_BurstModePeriodCallback(hhrtim);
 8005b8a:	6878      	ldr	r0, [r7, #4]
 8005b8c:	f7ff fa36 	bl	8004ffc <HAL_HRTIM_BurstModePeriodCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 1 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP1) != (uint32_t)RESET)
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	f003 0301 	and.w	r3, r3, #1
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d00c      	beq.n	8005bb4 <HRTIM_Master_ISR+0xac>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP1) != (uint32_t)RESET)
 8005b9a:	68bb      	ldr	r3, [r7, #8]
 8005b9c:	f003 0301 	and.w	r3, r3, #1
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d007      	beq.n	8005bb4 <HRTIM_Master_ISR+0xac>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP1);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	2201      	movs	r2, #1
 8005baa:	609a      	str	r2, [r3, #8]

      /* Invoke compare 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare1EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare1EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8005bac:	2106      	movs	r1, #6
 8005bae:	6878      	ldr	r0, [r7, #4]
 8005bb0:	f7ff fa4e 	bl	8005050 <HAL_HRTIM_Compare1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 2 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP2) != (uint32_t)RESET)
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	f003 0302 	and.w	r3, r3, #2
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d00c      	beq.n	8005bd8 <HRTIM_Master_ISR+0xd0>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP2) != (uint32_t)RESET)
 8005bbe:	68bb      	ldr	r3, [r7, #8]
 8005bc0:	f003 0302 	and.w	r3, r3, #2
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d007      	beq.n	8005bd8 <HRTIM_Master_ISR+0xd0>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP2);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	2202      	movs	r2, #2
 8005bce:	609a      	str	r2, [r3, #8]

      /* Invoke compare 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare2EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare2EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8005bd0:	2106      	movs	r1, #6
 8005bd2:	6878      	ldr	r0, [r7, #4]
 8005bd4:	f7ff fa47 	bl	8005066 <HAL_HRTIM_Compare2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 3 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP3) != (uint32_t)RESET)
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	f003 0304 	and.w	r3, r3, #4
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d00c      	beq.n	8005bfc <HRTIM_Master_ISR+0xf4>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP3) != (uint32_t)RESET)
 8005be2:	68bb      	ldr	r3, [r7, #8]
 8005be4:	f003 0304 	and.w	r3, r3, #4
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d007      	beq.n	8005bfc <HRTIM_Master_ISR+0xf4>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP3);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	2204      	movs	r2, #4
 8005bf2:	609a      	str	r2, [r3, #8]

      /* Invoke compare 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare3EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare3EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8005bf4:	2106      	movs	r1, #6
 8005bf6:	6878      	ldr	r0, [r7, #4]
 8005bf8:	f7ff fa40 	bl	800507c <HAL_HRTIM_Compare3EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 4 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP4) != (uint32_t)RESET)
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	f003 0308 	and.w	r3, r3, #8
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d00c      	beq.n	8005c20 <HRTIM_Master_ISR+0x118>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP4) != (uint32_t)RESET)
 8005c06:	68bb      	ldr	r3, [r7, #8]
 8005c08:	f003 0308 	and.w	r3, r3, #8
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d007      	beq.n	8005c20 <HRTIM_Master_ISR+0x118>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP4);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	2208      	movs	r2, #8
 8005c16:	609a      	str	r2, [r3, #8]

      /* Invoke compare 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare4EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare4EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8005c18:	2106      	movs	r1, #6
 8005c1a:	6878      	ldr	r0, [r7, #4]
 8005c1c:	f7ff fa39 	bl	8005092 <HAL_HRTIM_Compare4EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer repetition event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MREP) != (uint32_t)RESET)
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	f003 0310 	and.w	r3, r3, #16
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d00c      	beq.n	8005c44 <HRTIM_Master_ISR+0x13c>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MREP) != (uint32_t)RESET)
 8005c2a:	68bb      	ldr	r3, [r7, #8]
 8005c2c:	f003 0310 	and.w	r3, r3, #16
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d007      	beq.n	8005c44 <HRTIM_Master_ISR+0x13c>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MREP);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	2210      	movs	r2, #16
 8005c3a:	609a      	str	r2, [r3, #8]

      /* Invoke repetition event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RepetitionEventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_RepetitionEventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8005c3c:	2106      	movs	r1, #6
 8005c3e:	6878      	ldr	r0, [r7, #4]
 8005c40:	f7ff f9fb 	bl	800503a <HAL_HRTIM_RepetitionEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Synchronization input event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_SYNC) != (uint32_t)RESET)
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	f003 0320 	and.w	r3, r3, #32
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d00b      	beq.n	8005c66 <HRTIM_Master_ISR+0x15e>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_SYNC) != (uint32_t)RESET)
 8005c4e:	68bb      	ldr	r3, [r7, #8]
 8005c50:	f003 0320 	and.w	r3, r3, #32
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d006      	beq.n	8005c66 <HRTIM_Master_ISR+0x15e>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_SYNC);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	2220      	movs	r2, #32
 8005c5e:	609a      	str	r2, [r3, #8]

      /* Invoke synchronization event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->SynchronizationEventCallback(hhrtim);
#else
      HAL_HRTIM_SynchronizationEventCallback(hhrtim);
 8005c60:	6878      	ldr	r0, [r7, #4]
 8005c62:	f7ff f9d5 	bl	8005010 <HAL_HRTIM_SynchronizationEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer registers update event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MUPD) != (uint32_t)RESET)
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d00c      	beq.n	8005c8a <HRTIM_Master_ISR+0x182>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MUPD) != (uint32_t)RESET)
 8005c70:	68bb      	ldr	r3, [r7, #8]
 8005c72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d007      	beq.n	8005c8a <HRTIM_Master_ISR+0x182>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MUPD);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	2240      	movs	r2, #64	@ 0x40
 8005c80:	609a      	str	r2, [r3, #8]

      /* Invoke registers update event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RegistersUpdateCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_RegistersUpdateCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8005c82:	2106      	movs	r1, #6
 8005c84:	6878      	ldr	r0, [r7, #4]
 8005c86:	f7ff f9cd 	bl	8005024 <HAL_HRTIM_RegistersUpdateCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 8005c8a:	bf00      	nop
 8005c8c:	3718      	adds	r7, #24
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	bd80      	pop	{r7, pc}

08005c92 <HRTIM_Timer_ISR>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
static void HRTIM_Timer_ISR(HRTIM_HandleTypeDef *hhrtim,
                            uint32_t TimerIdx)
{
 8005c92:	b580      	push	{r7, lr}
 8005c94:	b084      	sub	sp, #16
 8005c96:	af00      	add	r7, sp, #0
 8005c98:	6078      	str	r0, [r7, #4]
 8005c9a:	6039      	str	r1, [r7, #0]
  uint32_t tisrflags = READ_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxISR);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681a      	ldr	r2, [r3, #0]
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	3301      	adds	r3, #1
 8005ca4:	01db      	lsls	r3, r3, #7
 8005ca6:	4413      	add	r3, r2
 8005ca8:	3304      	adds	r3, #4
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	60fb      	str	r3, [r7, #12]
  uint32_t tdierits  = READ_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxDIER);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681a      	ldr	r2, [r3, #0]
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	01db      	lsls	r3, r3, #7
 8005cb6:	4413      	add	r3, r2
 8005cb8:	338c      	adds	r3, #140	@ 0x8c
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	60bb      	str	r3, [r7, #8]

  /* Timer compare 1 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP1) != (uint32_t)RESET)
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	f003 0301 	and.w	r3, r3, #1
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d010      	beq.n	8005cea <HRTIM_Timer_ISR+0x58>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP1) != (uint32_t)RESET)
 8005cc8:	68bb      	ldr	r3, [r7, #8]
 8005cca:	f003 0301 	and.w	r3, r3, #1
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d00b      	beq.n	8005cea <HRTIM_Timer_ISR+0x58>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP1);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681a      	ldr	r2, [r3, #0]
 8005cd6:	683b      	ldr	r3, [r7, #0]
 8005cd8:	01db      	lsls	r3, r3, #7
 8005cda:	4413      	add	r3, r2
 8005cdc:	3388      	adds	r3, #136	@ 0x88
 8005cde:	2201      	movs	r2, #1
 8005ce0:	601a      	str	r2, [r3, #0]

      /* Invoke compare 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare1EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare1EventCallback(hhrtim, TimerIdx);
 8005ce2:	6839      	ldr	r1, [r7, #0]
 8005ce4:	6878      	ldr	r0, [r7, #4]
 8005ce6:	f7ff f9b3 	bl	8005050 <HAL_HRTIM_Compare1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 2 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP2) != (uint32_t)RESET)
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	f003 0302 	and.w	r3, r3, #2
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d010      	beq.n	8005d16 <HRTIM_Timer_ISR+0x84>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP2) != (uint32_t)RESET)
 8005cf4:	68bb      	ldr	r3, [r7, #8]
 8005cf6:	f003 0302 	and.w	r3, r3, #2
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d00b      	beq.n	8005d16 <HRTIM_Timer_ISR+0x84>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP2);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681a      	ldr	r2, [r3, #0]
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	01db      	lsls	r3, r3, #7
 8005d06:	4413      	add	r3, r2
 8005d08:	3388      	adds	r3, #136	@ 0x88
 8005d0a:	2202      	movs	r2, #2
 8005d0c:	601a      	str	r2, [r3, #0]

      /* Invoke compare 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare2EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare2EventCallback(hhrtim, TimerIdx);
 8005d0e:	6839      	ldr	r1, [r7, #0]
 8005d10:	6878      	ldr	r0, [r7, #4]
 8005d12:	f7ff f9a8 	bl	8005066 <HAL_HRTIM_Compare2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 3 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP3) != (uint32_t)RESET)
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	f003 0304 	and.w	r3, r3, #4
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d010      	beq.n	8005d42 <HRTIM_Timer_ISR+0xb0>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP3) != (uint32_t)RESET)
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	f003 0304 	and.w	r3, r3, #4
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d00b      	beq.n	8005d42 <HRTIM_Timer_ISR+0xb0>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP3);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681a      	ldr	r2, [r3, #0]
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	01db      	lsls	r3, r3, #7
 8005d32:	4413      	add	r3, r2
 8005d34:	3388      	adds	r3, #136	@ 0x88
 8005d36:	2204      	movs	r2, #4
 8005d38:	601a      	str	r2, [r3, #0]

      /* Invoke compare 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare3EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare3EventCallback(hhrtim, TimerIdx);
 8005d3a:	6839      	ldr	r1, [r7, #0]
 8005d3c:	6878      	ldr	r0, [r7, #4]
 8005d3e:	f7ff f99d 	bl	800507c <HAL_HRTIM_Compare3EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 4 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP4) != (uint32_t)RESET)
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	f003 0308 	and.w	r3, r3, #8
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d010      	beq.n	8005d6e <HRTIM_Timer_ISR+0xdc>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP4) != (uint32_t)RESET)
 8005d4c:	68bb      	ldr	r3, [r7, #8]
 8005d4e:	f003 0308 	and.w	r3, r3, #8
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d00b      	beq.n	8005d6e <HRTIM_Timer_ISR+0xdc>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP4);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681a      	ldr	r2, [r3, #0]
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	01db      	lsls	r3, r3, #7
 8005d5e:	4413      	add	r3, r2
 8005d60:	3388      	adds	r3, #136	@ 0x88
 8005d62:	2208      	movs	r2, #8
 8005d64:	601a      	str	r2, [r3, #0]

      /* Invoke compare 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare4EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare4EventCallback(hhrtim, TimerIdx);
 8005d66:	6839      	ldr	r1, [r7, #0]
 8005d68:	6878      	ldr	r0, [r7, #4]
 8005d6a:	f7ff f992 	bl	8005092 <HAL_HRTIM_Compare4EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer repetition event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_REP) != (uint32_t)RESET)
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	f003 0310 	and.w	r3, r3, #16
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d010      	beq.n	8005d9a <HRTIM_Timer_ISR+0x108>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_REP) != (uint32_t)RESET)
 8005d78:	68bb      	ldr	r3, [r7, #8]
 8005d7a:	f003 0310 	and.w	r3, r3, #16
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d00b      	beq.n	8005d9a <HRTIM_Timer_ISR+0x108>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_REP);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681a      	ldr	r2, [r3, #0]
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	01db      	lsls	r3, r3, #7
 8005d8a:	4413      	add	r3, r2
 8005d8c:	3388      	adds	r3, #136	@ 0x88
 8005d8e:	2210      	movs	r2, #16
 8005d90:	601a      	str	r2, [r3, #0]

      /* Invoke repetition event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RepetitionEventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_RepetitionEventCallback(hhrtim, TimerIdx);
 8005d92:	6839      	ldr	r1, [r7, #0]
 8005d94:	6878      	ldr	r0, [r7, #4]
 8005d96:	f7ff f950 	bl	800503a <HAL_HRTIM_RepetitionEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer registers update event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_UPD) != (uint32_t)RESET)
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d010      	beq.n	8005dc6 <HRTIM_Timer_ISR+0x134>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_UPD) != (uint32_t)RESET)
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d00b      	beq.n	8005dc6 <HRTIM_Timer_ISR+0x134>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_UPD);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681a      	ldr	r2, [r3, #0]
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	01db      	lsls	r3, r3, #7
 8005db6:	4413      	add	r3, r2
 8005db8:	3388      	adds	r3, #136	@ 0x88
 8005dba:	2240      	movs	r2, #64	@ 0x40
 8005dbc:	601a      	str	r2, [r3, #0]

      /* Invoke registers update event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RegistersUpdateCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_RegistersUpdateCallback(hhrtim, TimerIdx);
 8005dbe:	6839      	ldr	r1, [r7, #0]
 8005dc0:	6878      	ldr	r0, [r7, #4]
 8005dc2:	f7ff f92f 	bl	8005024 <HAL_HRTIM_RegistersUpdateCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer capture 1 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CPT1) != (uint32_t)RESET)
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d010      	beq.n	8005df2 <HRTIM_Timer_ISR+0x160>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CPT1) != (uint32_t)RESET)
 8005dd0:	68bb      	ldr	r3, [r7, #8]
 8005dd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d00b      	beq.n	8005df2 <HRTIM_Timer_ISR+0x160>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CPT1);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681a      	ldr	r2, [r3, #0]
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	01db      	lsls	r3, r3, #7
 8005de2:	4413      	add	r3, r2
 8005de4:	3388      	adds	r3, #136	@ 0x88
 8005de6:	2280      	movs	r2, #128	@ 0x80
 8005de8:	601a      	str	r2, [r3, #0]

      /* Invoke capture 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Capture1EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Capture1EventCallback(hhrtim, TimerIdx);
 8005dea:	6839      	ldr	r1, [r7, #0]
 8005dec:	6878      	ldr	r0, [r7, #4]
 8005dee:	f7ff f95b 	bl	80050a8 <HAL_HRTIM_Capture1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer capture 2 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CPT2) != (uint32_t)RESET)
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d011      	beq.n	8005e20 <HRTIM_Timer_ISR+0x18e>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CPT2) != (uint32_t)RESET)
 8005dfc:	68bb      	ldr	r3, [r7, #8]
 8005dfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d00c      	beq.n	8005e20 <HRTIM_Timer_ISR+0x18e>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CPT2);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681a      	ldr	r2, [r3, #0]
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	01db      	lsls	r3, r3, #7
 8005e0e:	4413      	add	r3, r2
 8005e10:	3388      	adds	r3, #136	@ 0x88
 8005e12:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005e16:	601a      	str	r2, [r3, #0]

      /* Invoke capture 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Capture2EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Capture2EventCallback(hhrtim, TimerIdx);
 8005e18:	6839      	ldr	r1, [r7, #0]
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f7ff f94f 	bl	80050be <HAL_HRTIM_Capture2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 1 set event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_SET1) != (uint32_t)RESET)
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d011      	beq.n	8005e4e <HRTIM_Timer_ISR+0x1bc>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_SET1) != (uint32_t)RESET)
 8005e2a:	68bb      	ldr	r3, [r7, #8]
 8005e2c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d00c      	beq.n	8005e4e <HRTIM_Timer_ISR+0x1bc>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_SET1);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681a      	ldr	r2, [r3, #0]
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	01db      	lsls	r3, r3, #7
 8005e3c:	4413      	add	r3, r2
 8005e3e:	3388      	adds	r3, #136	@ 0x88
 8005e40:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005e44:	601a      	str	r2, [r3, #0]

      /* Invoke output 1 set event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output1SetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output1SetCallback(hhrtim, TimerIdx);
 8005e46:	6839      	ldr	r1, [r7, #0]
 8005e48:	6878      	ldr	r0, [r7, #4]
 8005e4a:	f7ff f959 	bl	8005100 <HAL_HRTIM_Output1SetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 1 reset event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST1) != (uint32_t)RESET)
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d011      	beq.n	8005e7c <HRTIM_Timer_ISR+0x1ea>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_RST1) != (uint32_t)RESET)
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d00c      	beq.n	8005e7c <HRTIM_Timer_ISR+0x1ea>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST1);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681a      	ldr	r2, [r3, #0]
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	01db      	lsls	r3, r3, #7
 8005e6a:	4413      	add	r3, r2
 8005e6c:	3388      	adds	r3, #136	@ 0x88
 8005e6e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005e72:	601a      	str	r2, [r3, #0]

      /* Invoke output 1 reset event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output1ResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output1ResetCallback(hhrtim, TimerIdx);
 8005e74:	6839      	ldr	r1, [r7, #0]
 8005e76:	6878      	ldr	r0, [r7, #4]
 8005e78:	f7ff f94d 	bl	8005116 <HAL_HRTIM_Output1ResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 2 set event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_SET2) != (uint32_t)RESET)
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d011      	beq.n	8005eaa <HRTIM_Timer_ISR+0x218>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_SET2) != (uint32_t)RESET)
 8005e86:	68bb      	ldr	r3, [r7, #8]
 8005e88:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d00c      	beq.n	8005eaa <HRTIM_Timer_ISR+0x218>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_SET2);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681a      	ldr	r2, [r3, #0]
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	01db      	lsls	r3, r3, #7
 8005e98:	4413      	add	r3, r2
 8005e9a:	3388      	adds	r3, #136	@ 0x88
 8005e9c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005ea0:	601a      	str	r2, [r3, #0]

      /* Invoke output 2 set event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output2SetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output2SetCallback(hhrtim, TimerIdx);
 8005ea2:	6839      	ldr	r1, [r7, #0]
 8005ea4:	6878      	ldr	r0, [r7, #4]
 8005ea6:	f7ff f941 	bl	800512c <HAL_HRTIM_Output2SetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 2 reset event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST2) != (uint32_t)RESET)
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d011      	beq.n	8005ed8 <HRTIM_Timer_ISR+0x246>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_RST2) != (uint32_t)RESET)
 8005eb4:	68bb      	ldr	r3, [r7, #8]
 8005eb6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d00c      	beq.n	8005ed8 <HRTIM_Timer_ISR+0x246>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST2);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681a      	ldr	r2, [r3, #0]
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	01db      	lsls	r3, r3, #7
 8005ec6:	4413      	add	r3, r2
 8005ec8:	3388      	adds	r3, #136	@ 0x88
 8005eca:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005ece:	601a      	str	r2, [r3, #0]

      /* Invoke output 2 reset event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output2ResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output2ResetCallback(hhrtim, TimerIdx);
 8005ed0:	6839      	ldr	r1, [r7, #0]
 8005ed2:	6878      	ldr	r0, [r7, #4]
 8005ed4:	f7ff f935 	bl	8005142 <HAL_HRTIM_Output2ResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer reset event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST) != (uint32_t)RESET)
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d011      	beq.n	8005f06 <HRTIM_Timer_ISR+0x274>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_RST) != (uint32_t)RESET)
 8005ee2:	68bb      	ldr	r3, [r7, #8]
 8005ee4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d00c      	beq.n	8005f06 <HRTIM_Timer_ISR+0x274>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681a      	ldr	r2, [r3, #0]
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	01db      	lsls	r3, r3, #7
 8005ef4:	4413      	add	r3, r2
 8005ef6:	3388      	adds	r3, #136	@ 0x88
 8005ef8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005efc:	601a      	str	r2, [r3, #0]

      /* Invoke timer reset callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->CounterResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_CounterResetCallback(hhrtim, TimerIdx);
 8005efe:	6839      	ldr	r1, [r7, #0]
 8005f00:	6878      	ldr	r0, [r7, #4]
 8005f02:	f7ff f8f2 	bl	80050ea <HAL_HRTIM_CounterResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Delayed protection event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_DLYPRT) != (uint32_t)RESET)
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d011      	beq.n	8005f34 <HRTIM_Timer_ISR+0x2a2>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_DLYPRT) != (uint32_t)RESET)
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d00c      	beq.n	8005f34 <HRTIM_Timer_ISR+0x2a2>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_DLYPRT);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681a      	ldr	r2, [r3, #0]
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	01db      	lsls	r3, r3, #7
 8005f22:	4413      	add	r3, r2
 8005f24:	3388      	adds	r3, #136	@ 0x88
 8005f26:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005f2a:	601a      	str	r2, [r3, #0]

      /* Invoke delayed protection callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->DelayedProtectionCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_DelayedProtectionCallback(hhrtim, TimerIdx);
 8005f2c:	6839      	ldr	r1, [r7, #0]
 8005f2e:	6878      	ldr	r0, [r7, #4]
 8005f30:	f7ff f8d0 	bl	80050d4 <HAL_HRTIM_DelayedProtectionCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 8005f34:	bf00      	nop
 8005f36:	3710      	adds	r7, #16
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	bd80      	pop	{r7, pc}

08005f3c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	b084      	sub	sp, #16
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d101      	bne.n	8005f4e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005f4a:	2301      	movs	r3, #1
 8005f4c:	e0c0      	b.n	80060d0 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8005f54:	b2db      	uxtb	r3, r3
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d106      	bne.n	8005f68 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005f62:	6878      	ldr	r0, [r7, #4]
 8005f64:	f7fb feac 	bl	8001cc0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2203      	movs	r2, #3
 8005f6c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	4618      	mov	r0, r3
 8005f76:	f005 f985 	bl	800b284 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	73fb      	strb	r3, [r7, #15]
 8005f7e:	e03e      	b.n	8005ffe <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005f80:	7bfa      	ldrb	r2, [r7, #15]
 8005f82:	6879      	ldr	r1, [r7, #4]
 8005f84:	4613      	mov	r3, r2
 8005f86:	009b      	lsls	r3, r3, #2
 8005f88:	4413      	add	r3, r2
 8005f8a:	00db      	lsls	r3, r3, #3
 8005f8c:	440b      	add	r3, r1
 8005f8e:	3311      	adds	r3, #17
 8005f90:	2201      	movs	r2, #1
 8005f92:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005f94:	7bfa      	ldrb	r2, [r7, #15]
 8005f96:	6879      	ldr	r1, [r7, #4]
 8005f98:	4613      	mov	r3, r2
 8005f9a:	009b      	lsls	r3, r3, #2
 8005f9c:	4413      	add	r3, r2
 8005f9e:	00db      	lsls	r3, r3, #3
 8005fa0:	440b      	add	r3, r1
 8005fa2:	3310      	adds	r3, #16
 8005fa4:	7bfa      	ldrb	r2, [r7, #15]
 8005fa6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005fa8:	7bfa      	ldrb	r2, [r7, #15]
 8005faa:	6879      	ldr	r1, [r7, #4]
 8005fac:	4613      	mov	r3, r2
 8005fae:	009b      	lsls	r3, r3, #2
 8005fb0:	4413      	add	r3, r2
 8005fb2:	00db      	lsls	r3, r3, #3
 8005fb4:	440b      	add	r3, r1
 8005fb6:	3313      	adds	r3, #19
 8005fb8:	2200      	movs	r2, #0
 8005fba:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005fbc:	7bfa      	ldrb	r2, [r7, #15]
 8005fbe:	6879      	ldr	r1, [r7, #4]
 8005fc0:	4613      	mov	r3, r2
 8005fc2:	009b      	lsls	r3, r3, #2
 8005fc4:	4413      	add	r3, r2
 8005fc6:	00db      	lsls	r3, r3, #3
 8005fc8:	440b      	add	r3, r1
 8005fca:	3320      	adds	r3, #32
 8005fcc:	2200      	movs	r2, #0
 8005fce:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005fd0:	7bfa      	ldrb	r2, [r7, #15]
 8005fd2:	6879      	ldr	r1, [r7, #4]
 8005fd4:	4613      	mov	r3, r2
 8005fd6:	009b      	lsls	r3, r3, #2
 8005fd8:	4413      	add	r3, r2
 8005fda:	00db      	lsls	r3, r3, #3
 8005fdc:	440b      	add	r3, r1
 8005fde:	3324      	adds	r3, #36	@ 0x24
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005fe4:	7bfb      	ldrb	r3, [r7, #15]
 8005fe6:	6879      	ldr	r1, [r7, #4]
 8005fe8:	1c5a      	adds	r2, r3, #1
 8005fea:	4613      	mov	r3, r2
 8005fec:	009b      	lsls	r3, r3, #2
 8005fee:	4413      	add	r3, r2
 8005ff0:	00db      	lsls	r3, r3, #3
 8005ff2:	440b      	add	r3, r1
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005ff8:	7bfb      	ldrb	r3, [r7, #15]
 8005ffa:	3301      	adds	r3, #1
 8005ffc:	73fb      	strb	r3, [r7, #15]
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	791b      	ldrb	r3, [r3, #4]
 8006002:	7bfa      	ldrb	r2, [r7, #15]
 8006004:	429a      	cmp	r2, r3
 8006006:	d3bb      	bcc.n	8005f80 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006008:	2300      	movs	r3, #0
 800600a:	73fb      	strb	r3, [r7, #15]
 800600c:	e044      	b.n	8006098 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800600e:	7bfa      	ldrb	r2, [r7, #15]
 8006010:	6879      	ldr	r1, [r7, #4]
 8006012:	4613      	mov	r3, r2
 8006014:	009b      	lsls	r3, r3, #2
 8006016:	4413      	add	r3, r2
 8006018:	00db      	lsls	r3, r3, #3
 800601a:	440b      	add	r3, r1
 800601c:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8006020:	2200      	movs	r2, #0
 8006022:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006024:	7bfa      	ldrb	r2, [r7, #15]
 8006026:	6879      	ldr	r1, [r7, #4]
 8006028:	4613      	mov	r3, r2
 800602a:	009b      	lsls	r3, r3, #2
 800602c:	4413      	add	r3, r2
 800602e:	00db      	lsls	r3, r3, #3
 8006030:	440b      	add	r3, r1
 8006032:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006036:	7bfa      	ldrb	r2, [r7, #15]
 8006038:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800603a:	7bfa      	ldrb	r2, [r7, #15]
 800603c:	6879      	ldr	r1, [r7, #4]
 800603e:	4613      	mov	r3, r2
 8006040:	009b      	lsls	r3, r3, #2
 8006042:	4413      	add	r3, r2
 8006044:	00db      	lsls	r3, r3, #3
 8006046:	440b      	add	r3, r1
 8006048:	f203 1353 	addw	r3, r3, #339	@ 0x153
 800604c:	2200      	movs	r2, #0
 800604e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006050:	7bfa      	ldrb	r2, [r7, #15]
 8006052:	6879      	ldr	r1, [r7, #4]
 8006054:	4613      	mov	r3, r2
 8006056:	009b      	lsls	r3, r3, #2
 8006058:	4413      	add	r3, r2
 800605a:	00db      	lsls	r3, r3, #3
 800605c:	440b      	add	r3, r1
 800605e:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8006062:	2200      	movs	r2, #0
 8006064:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006066:	7bfa      	ldrb	r2, [r7, #15]
 8006068:	6879      	ldr	r1, [r7, #4]
 800606a:	4613      	mov	r3, r2
 800606c:	009b      	lsls	r3, r3, #2
 800606e:	4413      	add	r3, r2
 8006070:	00db      	lsls	r3, r3, #3
 8006072:	440b      	add	r3, r1
 8006074:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006078:	2200      	movs	r2, #0
 800607a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800607c:	7bfa      	ldrb	r2, [r7, #15]
 800607e:	6879      	ldr	r1, [r7, #4]
 8006080:	4613      	mov	r3, r2
 8006082:	009b      	lsls	r3, r3, #2
 8006084:	4413      	add	r3, r2
 8006086:	00db      	lsls	r3, r3, #3
 8006088:	440b      	add	r3, r1
 800608a:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800608e:	2200      	movs	r2, #0
 8006090:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006092:	7bfb      	ldrb	r3, [r7, #15]
 8006094:	3301      	adds	r3, #1
 8006096:	73fb      	strb	r3, [r7, #15]
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	791b      	ldrb	r3, [r3, #4]
 800609c:	7bfa      	ldrb	r2, [r7, #15]
 800609e:	429a      	cmp	r2, r3
 80060a0:	d3b5      	bcc.n	800600e <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6818      	ldr	r0, [r3, #0]
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	3304      	adds	r3, #4
 80060aa:	e893 0006 	ldmia.w	r3, {r1, r2}
 80060ae:	f005 f904 	bl	800b2ba <USB_DevInit>

  hpcd->USB_Address = 0U;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2200      	movs	r2, #0
 80060b6:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2201      	movs	r2, #1
 80060bc:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	7a9b      	ldrb	r3, [r3, #10]
 80060c4:	2b01      	cmp	r3, #1
 80060c6:	d102      	bne.n	80060ce <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80060c8:	6878      	ldr	r0, [r7, #4]
 80060ca:	f001 fa26 	bl	800751a <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 80060ce:	2300      	movs	r3, #0
}
 80060d0:	4618      	mov	r0, r3
 80060d2:	3710      	adds	r7, #16
 80060d4:	46bd      	mov	sp, r7
 80060d6:	bd80      	pop	{r7, pc}

080060d8 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80060d8:	b580      	push	{r7, lr}
 80060da:	b084      	sub	sp, #16
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	4618      	mov	r0, r3
 80060e6:	f005 fec9 	bl	800be7c <USB_ReadInterrupts>
 80060ea:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d003      	beq.n	80060fe <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80060f6:	6878      	ldr	r0, [r7, #4]
 80060f8:	f000 f983 	bl	8006402 <PCD_EP_ISR_Handler>

    return;
 80060fc:	e110      	b.n	8006320 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006104:	2b00      	cmp	r3, #0
 8006106:	d013      	beq.n	8006130 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006110:	b29a      	uxth	r2, r3
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800611a:	b292      	uxth	r2, r2
 800611c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8006120:	6878      	ldr	r0, [r7, #4]
 8006122:	f000 f92c 	bl	800637e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8006126:	2100      	movs	r1, #0
 8006128:	6878      	ldr	r0, [r7, #4]
 800612a:	f000 f946 	bl	80063ba <HAL_PCD_SetAddress>

    return;
 800612e:	e0f7      	b.n	8006320 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006136:	2b00      	cmp	r3, #0
 8006138:	d00c      	beq.n	8006154 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006142:	b29a      	uxth	r2, r3
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800614c:	b292      	uxth	r2, r2
 800614e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8006152:	e0e5      	b.n	8006320 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800615a:	2b00      	cmp	r3, #0
 800615c:	d00c      	beq.n	8006178 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006166:	b29a      	uxth	r2, r3
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006170:	b292      	uxth	r2, r2
 8006172:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8006176:	e0d3      	b.n	8006320 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800617e:	2b00      	cmp	r3, #0
 8006180:	d034      	beq.n	80061ec <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800618a:	b29a      	uxth	r2, r3
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f022 0204 	bic.w	r2, r2, #4
 8006194:	b292      	uxth	r2, r2
 8006196:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80061a2:	b29a      	uxth	r2, r3
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f022 0208 	bic.w	r2, r2, #8
 80061ac:	b292      	uxth	r2, r2
 80061ae:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80061b8:	2b01      	cmp	r3, #1
 80061ba:	d107      	bne.n	80061cc <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2200      	movs	r2, #0
 80061c0:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80061c4:	2100      	movs	r1, #0
 80061c6:	6878      	ldr	r0, [r7, #4]
 80061c8:	f001 f9d1 	bl	800756e <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80061cc:	6878      	ldr	r0, [r7, #4]
 80061ce:	f000 f8ea 	bl	80063a6 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80061da:	b29a      	uxth	r2, r3
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80061e4:	b292      	uxth	r2, r2
 80061e6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80061ea:	e099      	b.n	8006320 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d027      	beq.n	8006246 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80061fe:	b29a      	uxth	r2, r3
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f042 0208 	orr.w	r2, r2, #8
 8006208:	b292      	uxth	r2, r2
 800620a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006216:	b29a      	uxth	r2, r3
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006220:	b292      	uxth	r2, r2
 8006222:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800622e:	b29a      	uxth	r2, r3
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f042 0204 	orr.w	r2, r2, #4
 8006238:	b292      	uxth	r2, r2
 800623a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800623e:	6878      	ldr	r0, [r7, #4]
 8006240:	f000 f8a7 	bl	8006392 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8006244:	e06c      	b.n	8006320 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800624c:	2b00      	cmp	r3, #0
 800624e:	d040      	beq.n	80062d2 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006258:	b29a      	uxth	r2, r3
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006262:	b292      	uxth	r2, r2
 8006264:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800626e:	2b00      	cmp	r3, #0
 8006270:	d12b      	bne.n	80062ca <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800627a:	b29a      	uxth	r2, r3
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f042 0204 	orr.w	r2, r2, #4
 8006284:	b292      	uxth	r2, r2
 8006286:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006292:	b29a      	uxth	r2, r3
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f042 0208 	orr.w	r2, r2, #8
 800629c:	b292      	uxth	r2, r2
 800629e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	2201      	movs	r2, #1
 80062a6:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80062b2:	b29b      	uxth	r3, r3
 80062b4:	089b      	lsrs	r3, r3, #2
 80062b6:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80062c0:	2101      	movs	r1, #1
 80062c2:	6878      	ldr	r0, [r7, #4]
 80062c4:	f001 f953 	bl	800756e <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 80062c8:	e02a      	b.n	8006320 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 80062ca:	6878      	ldr	r0, [r7, #4]
 80062cc:	f000 f861 	bl	8006392 <HAL_PCD_SuspendCallback>
    return;
 80062d0:	e026      	b.n	8006320 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d00f      	beq.n	80062fc <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80062e4:	b29a      	uxth	r2, r3
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80062ee:	b292      	uxth	r2, r2
 80062f0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80062f4:	6878      	ldr	r0, [r7, #4]
 80062f6:	f000 f838 	bl	800636a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80062fa:	e011      	b.n	8006320 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006302:	2b00      	cmp	r3, #0
 8006304:	d00c      	beq.n	8006320 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800630e:	b29a      	uxth	r2, r3
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006318:	b292      	uxth	r2, r2
 800631a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800631e:	bf00      	nop
  }
}
 8006320:	3710      	adds	r7, #16
 8006322:	46bd      	mov	sp, r7
 8006324:	bd80      	pop	{r7, pc}

08006326 <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8006326:	b480      	push	{r7}
 8006328:	b083      	sub	sp, #12
 800632a:	af00      	add	r7, sp, #0
 800632c:	6078      	str	r0, [r7, #4]
 800632e:	460b      	mov	r3, r1
 8006330:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataOutStageCallback could be implemented in the user file
   */
}
 8006332:	bf00      	nop
 8006334:	370c      	adds	r7, #12
 8006336:	46bd      	mov	sp, r7
 8006338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633c:	4770      	bx	lr

0800633e <HAL_PCD_DataInStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 800633e:	b480      	push	{r7}
 8006340:	b083      	sub	sp, #12
 8006342:	af00      	add	r7, sp, #0
 8006344:	6078      	str	r0, [r7, #4]
 8006346:	460b      	mov	r3, r1
 8006348:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataInStageCallback could be implemented in the user file
   */
}
 800634a:	bf00      	nop
 800634c:	370c      	adds	r7, #12
 800634e:	46bd      	mov	sp, r7
 8006350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006354:	4770      	bx	lr

08006356 <HAL_PCD_SetupStageCallback>:
  * @brief  Setup stage callback
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 8006356:	b480      	push	{r7}
 8006358:	b083      	sub	sp, #12
 800635a:	af00      	add	r7, sp, #0
 800635c:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SetupStageCallback could be implemented in the user file
   */
}
 800635e:	bf00      	nop
 8006360:	370c      	adds	r7, #12
 8006362:	46bd      	mov	sp, r7
 8006364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006368:	4770      	bx	lr

0800636a <HAL_PCD_SOFCallback>:
  * @brief  USB Start Of Frame callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 800636a:	b480      	push	{r7}
 800636c:	b083      	sub	sp, #12
 800636e:	af00      	add	r7, sp, #0
 8006370:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SOFCallback could be implemented in the user file
   */
}
 8006372:	bf00      	nop
 8006374:	370c      	adds	r7, #12
 8006376:	46bd      	mov	sp, r7
 8006378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637c:	4770      	bx	lr

0800637e <HAL_PCD_ResetCallback>:
  * @brief  USB Reset callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 800637e:	b480      	push	{r7}
 8006380:	b083      	sub	sp, #12
 8006382:	af00      	add	r7, sp, #0
 8006384:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResetCallback could be implemented in the user file
   */
}
 8006386:	bf00      	nop
 8006388:	370c      	adds	r7, #12
 800638a:	46bd      	mov	sp, r7
 800638c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006390:	4770      	bx	lr

08006392 <HAL_PCD_SuspendCallback>:
  * @brief  Suspend event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 8006392:	b480      	push	{r7}
 8006394:	b083      	sub	sp, #12
 8006396:	af00      	add	r7, sp, #0
 8006398:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SuspendCallback could be implemented in the user file
   */
}
 800639a:	bf00      	nop
 800639c:	370c      	adds	r7, #12
 800639e:	46bd      	mov	sp, r7
 80063a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a4:	4770      	bx	lr

080063a6 <HAL_PCD_ResumeCallback>:
  * @brief  Resume event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 80063a6:	b480      	push	{r7}
 80063a8:	b083      	sub	sp, #12
 80063aa:	af00      	add	r7, sp, #0
 80063ac:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResumeCallback could be implemented in the user file
   */
}
 80063ae:	bf00      	nop
 80063b0:	370c      	adds	r7, #12
 80063b2:	46bd      	mov	sp, r7
 80063b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b8:	4770      	bx	lr

080063ba <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80063ba:	b580      	push	{r7, lr}
 80063bc:	b082      	sub	sp, #8
 80063be:	af00      	add	r7, sp, #0
 80063c0:	6078      	str	r0, [r7, #4]
 80063c2:	460b      	mov	r3, r1
 80063c4:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80063cc:	2b01      	cmp	r3, #1
 80063ce:	d101      	bne.n	80063d4 <HAL_PCD_SetAddress+0x1a>
 80063d0:	2302      	movs	r3, #2
 80063d2:	e012      	b.n	80063fa <HAL_PCD_SetAddress+0x40>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2201      	movs	r2, #1
 80063d8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	78fa      	ldrb	r2, [r7, #3]
 80063e0:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	78fa      	ldrb	r2, [r7, #3]
 80063e8:	4611      	mov	r1, r2
 80063ea:	4618      	mov	r0, r3
 80063ec:	f005 fd32 	bl	800be54 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2200      	movs	r2, #0
 80063f4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80063f8:	2300      	movs	r3, #0
}
 80063fa:	4618      	mov	r0, r3
 80063fc:	3708      	adds	r7, #8
 80063fe:	46bd      	mov	sp, r7
 8006400:	bd80      	pop	{r7, pc}

08006402 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8006402:	b580      	push	{r7, lr}
 8006404:	b092      	sub	sp, #72	@ 0x48
 8006406:	af00      	add	r7, sp, #0
 8006408:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800640a:	e333      	b.n	8006a74 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006414:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8006416:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006418:	b2db      	uxtb	r3, r3
 800641a:	f003 030f 	and.w	r3, r3, #15
 800641e:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8006422:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006426:	2b00      	cmp	r3, #0
 8006428:	f040 8108 	bne.w	800663c <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800642c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800642e:	f003 0310 	and.w	r3, r3, #16
 8006432:	2b00      	cmp	r3, #0
 8006434:	d14c      	bne.n	80064d0 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	881b      	ldrh	r3, [r3, #0]
 800643c:	b29b      	uxth	r3, r3
 800643e:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8006442:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006446:	813b      	strh	r3, [r7, #8]
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681a      	ldr	r2, [r3, #0]
 800644c:	893b      	ldrh	r3, [r7, #8]
 800644e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006452:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006456:	b29b      	uxth	r3, r3
 8006458:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	3310      	adds	r3, #16
 800645e:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006468:	b29b      	uxth	r3, r3
 800646a:	461a      	mov	r2, r3
 800646c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800646e:	781b      	ldrb	r3, [r3, #0]
 8006470:	00db      	lsls	r3, r3, #3
 8006472:	4413      	add	r3, r2
 8006474:	687a      	ldr	r2, [r7, #4]
 8006476:	6812      	ldr	r2, [r2, #0]
 8006478:	4413      	add	r3, r2
 800647a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800647e:	881b      	ldrh	r3, [r3, #0]
 8006480:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006484:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006486:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8006488:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800648a:	695a      	ldr	r2, [r3, #20]
 800648c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800648e:	69db      	ldr	r3, [r3, #28]
 8006490:	441a      	add	r2, r3
 8006492:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006494:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8006496:	2100      	movs	r1, #0
 8006498:	6878      	ldr	r0, [r7, #4]
 800649a:	f7ff ff50 	bl	800633e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	7b1b      	ldrb	r3, [r3, #12]
 80064a2:	b2db      	uxtb	r3, r3
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	f000 82e5 	beq.w	8006a74 <PCD_EP_ISR_Handler+0x672>
 80064aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80064ac:	699b      	ldr	r3, [r3, #24]
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	f040 82e0 	bne.w	8006a74 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	7b1b      	ldrb	r3, [r3, #12]
 80064b8:	b2db      	uxtb	r3, r3
 80064ba:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80064be:	b2da      	uxtb	r2, r3
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2200      	movs	r2, #0
 80064cc:	731a      	strb	r2, [r3, #12]
 80064ce:	e2d1      	b.n	8006a74 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80064d6:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	881b      	ldrh	r3, [r3, #0]
 80064de:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80064e0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80064e2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d032      	beq.n	8006550 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80064f2:	b29b      	uxth	r3, r3
 80064f4:	461a      	mov	r2, r3
 80064f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80064f8:	781b      	ldrb	r3, [r3, #0]
 80064fa:	00db      	lsls	r3, r3, #3
 80064fc:	4413      	add	r3, r2
 80064fe:	687a      	ldr	r2, [r7, #4]
 8006500:	6812      	ldr	r2, [r2, #0]
 8006502:	4413      	add	r3, r2
 8006504:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006508:	881b      	ldrh	r3, [r3, #0]
 800650a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800650e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006510:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	6818      	ldr	r0, [r3, #0]
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 800651c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800651e:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8006520:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006522:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8006524:	b29b      	uxth	r3, r3
 8006526:	f005 fcfb 	bl	800bf20 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	881b      	ldrh	r3, [r3, #0]
 8006530:	b29a      	uxth	r2, r3
 8006532:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8006536:	4013      	ands	r3, r2
 8006538:	817b      	strh	r3, [r7, #10]
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	897a      	ldrh	r2, [r7, #10]
 8006540:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006544:	b292      	uxth	r2, r2
 8006546:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8006548:	6878      	ldr	r0, [r7, #4]
 800654a:	f7ff ff04 	bl	8006356 <HAL_PCD_SetupStageCallback>
 800654e:	e291      	b.n	8006a74 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8006550:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8006554:	2b00      	cmp	r3, #0
 8006556:	f280 828d 	bge.w	8006a74 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	881b      	ldrh	r3, [r3, #0]
 8006560:	b29a      	uxth	r2, r3
 8006562:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8006566:	4013      	ands	r3, r2
 8006568:	81fb      	strh	r3, [r7, #14]
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	89fa      	ldrh	r2, [r7, #14]
 8006570:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006574:	b292      	uxth	r2, r2
 8006576:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006580:	b29b      	uxth	r3, r3
 8006582:	461a      	mov	r2, r3
 8006584:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006586:	781b      	ldrb	r3, [r3, #0]
 8006588:	00db      	lsls	r3, r3, #3
 800658a:	4413      	add	r3, r2
 800658c:	687a      	ldr	r2, [r7, #4]
 800658e:	6812      	ldr	r2, [r2, #0]
 8006590:	4413      	add	r3, r2
 8006592:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006596:	881b      	ldrh	r3, [r3, #0]
 8006598:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800659c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800659e:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80065a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065a2:	69db      	ldr	r3, [r3, #28]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d019      	beq.n	80065dc <PCD_EP_ISR_Handler+0x1da>
 80065a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065aa:	695b      	ldr	r3, [r3, #20]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d015      	beq.n	80065dc <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6818      	ldr	r0, [r3, #0]
 80065b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065b6:	6959      	ldr	r1, [r3, #20]
 80065b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065ba:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80065bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065be:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80065c0:	b29b      	uxth	r3, r3
 80065c2:	f005 fcad 	bl	800bf20 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80065c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065c8:	695a      	ldr	r2, [r3, #20]
 80065ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065cc:	69db      	ldr	r3, [r3, #28]
 80065ce:	441a      	add	r2, r3
 80065d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065d2:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80065d4:	2100      	movs	r1, #0
 80065d6:	6878      	ldr	r0, [r7, #4]
 80065d8:	f7ff fea5 	bl	8006326 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	881b      	ldrh	r3, [r3, #0]
 80065e2:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80065e4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80065e6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	f040 8242 	bne.w	8006a74 <PCD_EP_ISR_Handler+0x672>
 80065f0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80065f2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80065f6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80065fa:	f000 823b 	beq.w	8006a74 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	881b      	ldrh	r3, [r3, #0]
 8006604:	b29b      	uxth	r3, r3
 8006606:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800660a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800660e:	81bb      	strh	r3, [r7, #12]
 8006610:	89bb      	ldrh	r3, [r7, #12]
 8006612:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006616:	81bb      	strh	r3, [r7, #12]
 8006618:	89bb      	ldrh	r3, [r7, #12]
 800661a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800661e:	81bb      	strh	r3, [r7, #12]
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681a      	ldr	r2, [r3, #0]
 8006624:	89bb      	ldrh	r3, [r7, #12]
 8006626:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800662a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800662e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006632:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006636:	b29b      	uxth	r3, r3
 8006638:	8013      	strh	r3, [r2, #0]
 800663a:	e21b      	b.n	8006a74 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	461a      	mov	r2, r3
 8006642:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006646:	009b      	lsls	r3, r3, #2
 8006648:	4413      	add	r3, r2
 800664a:	881b      	ldrh	r3, [r3, #0]
 800664c:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800664e:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8006652:	2b00      	cmp	r3, #0
 8006654:	f280 80f1 	bge.w	800683a <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	461a      	mov	r2, r3
 800665e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006662:	009b      	lsls	r3, r3, #2
 8006664:	4413      	add	r3, r2
 8006666:	881b      	ldrh	r3, [r3, #0]
 8006668:	b29a      	uxth	r2, r3
 800666a:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800666e:	4013      	ands	r3, r2
 8006670:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	461a      	mov	r2, r3
 8006678:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800667c:	009b      	lsls	r3, r3, #2
 800667e:	4413      	add	r3, r2
 8006680:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8006682:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006686:	b292      	uxth	r2, r2
 8006688:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800668a:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800668e:	4613      	mov	r3, r2
 8006690:	009b      	lsls	r3, r3, #2
 8006692:	4413      	add	r3, r2
 8006694:	00db      	lsls	r3, r3, #3
 8006696:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800669a:	687a      	ldr	r2, [r7, #4]
 800669c:	4413      	add	r3, r2
 800669e:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80066a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066a2:	7b1b      	ldrb	r3, [r3, #12]
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d123      	bne.n	80066f0 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80066b0:	b29b      	uxth	r3, r3
 80066b2:	461a      	mov	r2, r3
 80066b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066b6:	781b      	ldrb	r3, [r3, #0]
 80066b8:	00db      	lsls	r3, r3, #3
 80066ba:	4413      	add	r3, r2
 80066bc:	687a      	ldr	r2, [r7, #4]
 80066be:	6812      	ldr	r2, [r2, #0]
 80066c0:	4413      	add	r3, r2
 80066c2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80066c6:	881b      	ldrh	r3, [r3, #0]
 80066c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80066cc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 80066d0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	f000 808b 	beq.w	80067f0 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	6818      	ldr	r0, [r3, #0]
 80066de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066e0:	6959      	ldr	r1, [r3, #20]
 80066e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066e4:	88da      	ldrh	r2, [r3, #6]
 80066e6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80066ea:	f005 fc19 	bl	800bf20 <USB_ReadPMA>
 80066ee:	e07f      	b.n	80067f0 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80066f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066f2:	78db      	ldrb	r3, [r3, #3]
 80066f4:	2b02      	cmp	r3, #2
 80066f6:	d109      	bne.n	800670c <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80066f8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80066fa:	461a      	mov	r2, r3
 80066fc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80066fe:	6878      	ldr	r0, [r7, #4]
 8006700:	f000 f9c6 	bl	8006a90 <HAL_PCD_EP_DB_Receive>
 8006704:	4603      	mov	r3, r0
 8006706:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800670a:	e071      	b.n	80067f0 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	461a      	mov	r2, r3
 8006712:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006714:	781b      	ldrb	r3, [r3, #0]
 8006716:	009b      	lsls	r3, r3, #2
 8006718:	4413      	add	r3, r2
 800671a:	881b      	ldrh	r3, [r3, #0]
 800671c:	b29b      	uxth	r3, r3
 800671e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006722:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006726:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	461a      	mov	r2, r3
 800672e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006730:	781b      	ldrb	r3, [r3, #0]
 8006732:	009b      	lsls	r3, r3, #2
 8006734:	441a      	add	r2, r3
 8006736:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8006738:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800673c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006740:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006744:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006748:	b29b      	uxth	r3, r3
 800674a:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	461a      	mov	r2, r3
 8006752:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006754:	781b      	ldrb	r3, [r3, #0]
 8006756:	009b      	lsls	r3, r3, #2
 8006758:	4413      	add	r3, r2
 800675a:	881b      	ldrh	r3, [r3, #0]
 800675c:	b29b      	uxth	r3, r3
 800675e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006762:	2b00      	cmp	r3, #0
 8006764:	d022      	beq.n	80067ac <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800676e:	b29b      	uxth	r3, r3
 8006770:	461a      	mov	r2, r3
 8006772:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006774:	781b      	ldrb	r3, [r3, #0]
 8006776:	00db      	lsls	r3, r3, #3
 8006778:	4413      	add	r3, r2
 800677a:	687a      	ldr	r2, [r7, #4]
 800677c:	6812      	ldr	r2, [r2, #0]
 800677e:	4413      	add	r3, r2
 8006780:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006784:	881b      	ldrh	r3, [r3, #0]
 8006786:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800678a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800678e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006792:	2b00      	cmp	r3, #0
 8006794:	d02c      	beq.n	80067f0 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	6818      	ldr	r0, [r3, #0]
 800679a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800679c:	6959      	ldr	r1, [r3, #20]
 800679e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067a0:	891a      	ldrh	r2, [r3, #8]
 80067a2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80067a6:	f005 fbbb 	bl	800bf20 <USB_ReadPMA>
 80067aa:	e021      	b.n	80067f0 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80067b4:	b29b      	uxth	r3, r3
 80067b6:	461a      	mov	r2, r3
 80067b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067ba:	781b      	ldrb	r3, [r3, #0]
 80067bc:	00db      	lsls	r3, r3, #3
 80067be:	4413      	add	r3, r2
 80067c0:	687a      	ldr	r2, [r7, #4]
 80067c2:	6812      	ldr	r2, [r2, #0]
 80067c4:	4413      	add	r3, r2
 80067c6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80067ca:	881b      	ldrh	r3, [r3, #0]
 80067cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80067d0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 80067d4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d009      	beq.n	80067f0 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	6818      	ldr	r0, [r3, #0]
 80067e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067e2:	6959      	ldr	r1, [r3, #20]
 80067e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067e6:	895a      	ldrh	r2, [r3, #10]
 80067e8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80067ec:	f005 fb98 	bl	800bf20 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80067f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067f2:	69da      	ldr	r2, [r3, #28]
 80067f4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80067f8:	441a      	add	r2, r3
 80067fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067fc:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80067fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006800:	695a      	ldr	r2, [r3, #20]
 8006802:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006806:	441a      	add	r2, r3
 8006808:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800680a:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800680c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800680e:	699b      	ldr	r3, [r3, #24]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d005      	beq.n	8006820 <PCD_EP_ISR_Handler+0x41e>
 8006814:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8006818:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800681a:	691b      	ldr	r3, [r3, #16]
 800681c:	429a      	cmp	r2, r3
 800681e:	d206      	bcs.n	800682e <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8006820:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006822:	781b      	ldrb	r3, [r3, #0]
 8006824:	4619      	mov	r1, r3
 8006826:	6878      	ldr	r0, [r7, #4]
 8006828:	f7ff fd7d 	bl	8006326 <HAL_PCD_DataOutStageCallback>
 800682c:	e005      	b.n	800683a <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006834:	4618      	mov	r0, r3
 8006836:	f004 fd5e 	bl	800b2f6 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800683a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800683c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006840:	2b00      	cmp	r3, #0
 8006842:	f000 8117 	beq.w	8006a74 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 8006846:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800684a:	4613      	mov	r3, r2
 800684c:	009b      	lsls	r3, r3, #2
 800684e:	4413      	add	r3, r2
 8006850:	00db      	lsls	r3, r3, #3
 8006852:	3310      	adds	r3, #16
 8006854:	687a      	ldr	r2, [r7, #4]
 8006856:	4413      	add	r3, r2
 8006858:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	461a      	mov	r2, r3
 8006860:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006864:	009b      	lsls	r3, r3, #2
 8006866:	4413      	add	r3, r2
 8006868:	881b      	ldrh	r3, [r3, #0]
 800686a:	b29b      	uxth	r3, r3
 800686c:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8006870:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006874:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	461a      	mov	r2, r3
 800687c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006880:	009b      	lsls	r3, r3, #2
 8006882:	441a      	add	r2, r3
 8006884:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8006886:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800688a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800688e:	b29b      	uxth	r3, r3
 8006890:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8006892:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006894:	78db      	ldrb	r3, [r3, #3]
 8006896:	2b01      	cmp	r3, #1
 8006898:	f040 80a1 	bne.w	80069de <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 800689c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800689e:	2200      	movs	r2, #0
 80068a0:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80068a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068a4:	7b1b      	ldrb	r3, [r3, #12]
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	f000 8092 	beq.w	80069d0 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80068ac:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80068ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d046      	beq.n	8006944 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80068b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068b8:	785b      	ldrb	r3, [r3, #1]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d126      	bne.n	800690c <PCD_EP_ISR_Handler+0x50a>
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	617b      	str	r3, [r7, #20]
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80068cc:	b29b      	uxth	r3, r3
 80068ce:	461a      	mov	r2, r3
 80068d0:	697b      	ldr	r3, [r7, #20]
 80068d2:	4413      	add	r3, r2
 80068d4:	617b      	str	r3, [r7, #20]
 80068d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068d8:	781b      	ldrb	r3, [r3, #0]
 80068da:	00da      	lsls	r2, r3, #3
 80068dc:	697b      	ldr	r3, [r7, #20]
 80068de:	4413      	add	r3, r2
 80068e0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80068e4:	613b      	str	r3, [r7, #16]
 80068e6:	693b      	ldr	r3, [r7, #16]
 80068e8:	881b      	ldrh	r3, [r3, #0]
 80068ea:	b29b      	uxth	r3, r3
 80068ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80068f0:	b29a      	uxth	r2, r3
 80068f2:	693b      	ldr	r3, [r7, #16]
 80068f4:	801a      	strh	r2, [r3, #0]
 80068f6:	693b      	ldr	r3, [r7, #16]
 80068f8:	881b      	ldrh	r3, [r3, #0]
 80068fa:	b29b      	uxth	r3, r3
 80068fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006900:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006904:	b29a      	uxth	r2, r3
 8006906:	693b      	ldr	r3, [r7, #16]
 8006908:	801a      	strh	r2, [r3, #0]
 800690a:	e061      	b.n	80069d0 <PCD_EP_ISR_Handler+0x5ce>
 800690c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800690e:	785b      	ldrb	r3, [r3, #1]
 8006910:	2b01      	cmp	r3, #1
 8006912:	d15d      	bne.n	80069d0 <PCD_EP_ISR_Handler+0x5ce>
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	61fb      	str	r3, [r7, #28]
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006922:	b29b      	uxth	r3, r3
 8006924:	461a      	mov	r2, r3
 8006926:	69fb      	ldr	r3, [r7, #28]
 8006928:	4413      	add	r3, r2
 800692a:	61fb      	str	r3, [r7, #28]
 800692c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800692e:	781b      	ldrb	r3, [r3, #0]
 8006930:	00da      	lsls	r2, r3, #3
 8006932:	69fb      	ldr	r3, [r7, #28]
 8006934:	4413      	add	r3, r2
 8006936:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800693a:	61bb      	str	r3, [r7, #24]
 800693c:	69bb      	ldr	r3, [r7, #24]
 800693e:	2200      	movs	r2, #0
 8006940:	801a      	strh	r2, [r3, #0]
 8006942:	e045      	b.n	80069d0 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800694a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800694c:	785b      	ldrb	r3, [r3, #1]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d126      	bne.n	80069a0 <PCD_EP_ISR_Handler+0x59e>
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	627b      	str	r3, [r7, #36]	@ 0x24
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006960:	b29b      	uxth	r3, r3
 8006962:	461a      	mov	r2, r3
 8006964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006966:	4413      	add	r3, r2
 8006968:	627b      	str	r3, [r7, #36]	@ 0x24
 800696a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800696c:	781b      	ldrb	r3, [r3, #0]
 800696e:	00da      	lsls	r2, r3, #3
 8006970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006972:	4413      	add	r3, r2
 8006974:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006978:	623b      	str	r3, [r7, #32]
 800697a:	6a3b      	ldr	r3, [r7, #32]
 800697c:	881b      	ldrh	r3, [r3, #0]
 800697e:	b29b      	uxth	r3, r3
 8006980:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006984:	b29a      	uxth	r2, r3
 8006986:	6a3b      	ldr	r3, [r7, #32]
 8006988:	801a      	strh	r2, [r3, #0]
 800698a:	6a3b      	ldr	r3, [r7, #32]
 800698c:	881b      	ldrh	r3, [r3, #0]
 800698e:	b29b      	uxth	r3, r3
 8006990:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006994:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006998:	b29a      	uxth	r2, r3
 800699a:	6a3b      	ldr	r3, [r7, #32]
 800699c:	801a      	strh	r2, [r3, #0]
 800699e:	e017      	b.n	80069d0 <PCD_EP_ISR_Handler+0x5ce>
 80069a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069a2:	785b      	ldrb	r3, [r3, #1]
 80069a4:	2b01      	cmp	r3, #1
 80069a6:	d113      	bne.n	80069d0 <PCD_EP_ISR_Handler+0x5ce>
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80069b0:	b29b      	uxth	r3, r3
 80069b2:	461a      	mov	r2, r3
 80069b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069b6:	4413      	add	r3, r2
 80069b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80069ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069bc:	781b      	ldrb	r3, [r3, #0]
 80069be:	00da      	lsls	r2, r3, #3
 80069c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069c2:	4413      	add	r3, r2
 80069c4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80069c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80069ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069cc:	2200      	movs	r2, #0
 80069ce:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80069d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069d2:	781b      	ldrb	r3, [r3, #0]
 80069d4:	4619      	mov	r1, r3
 80069d6:	6878      	ldr	r0, [r7, #4]
 80069d8:	f7ff fcb1 	bl	800633e <HAL_PCD_DataInStageCallback>
 80069dc:	e04a      	b.n	8006a74 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80069de:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80069e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d13f      	bne.n	8006a68 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80069f0:	b29b      	uxth	r3, r3
 80069f2:	461a      	mov	r2, r3
 80069f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069f6:	781b      	ldrb	r3, [r3, #0]
 80069f8:	00db      	lsls	r3, r3, #3
 80069fa:	4413      	add	r3, r2
 80069fc:	687a      	ldr	r2, [r7, #4]
 80069fe:	6812      	ldr	r2, [r2, #0]
 8006a00:	4413      	add	r3, r2
 8006a02:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006a06:	881b      	ldrh	r3, [r3, #0]
 8006a08:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006a0c:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8006a0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a10:	699a      	ldr	r2, [r3, #24]
 8006a12:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006a14:	429a      	cmp	r2, r3
 8006a16:	d906      	bls.n	8006a26 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 8006a18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a1a:	699a      	ldr	r2, [r3, #24]
 8006a1c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006a1e:	1ad2      	subs	r2, r2, r3
 8006a20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a22:	619a      	str	r2, [r3, #24]
 8006a24:	e002      	b.n	8006a2c <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 8006a26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a28:	2200      	movs	r2, #0
 8006a2a:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8006a2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a2e:	699b      	ldr	r3, [r3, #24]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d106      	bne.n	8006a42 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006a34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a36:	781b      	ldrb	r3, [r3, #0]
 8006a38:	4619      	mov	r1, r3
 8006a3a:	6878      	ldr	r0, [r7, #4]
 8006a3c:	f7ff fc7f 	bl	800633e <HAL_PCD_DataInStageCallback>
 8006a40:	e018      	b.n	8006a74 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8006a42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a44:	695a      	ldr	r2, [r3, #20]
 8006a46:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006a48:	441a      	add	r2, r3
 8006a4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a4c:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8006a4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a50:	69da      	ldr	r2, [r3, #28]
 8006a52:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006a54:	441a      	add	r2, r3
 8006a56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a58:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006a60:	4618      	mov	r0, r3
 8006a62:	f004 fc48 	bl	800b2f6 <USB_EPStartXfer>
 8006a66:	e005      	b.n	8006a74 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8006a68:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006a6a:	461a      	mov	r2, r3
 8006a6c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006a6e:	6878      	ldr	r0, [r7, #4]
 8006a70:	f000 f917 	bl	8006ca2 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006a7c:	b29b      	uxth	r3, r3
 8006a7e:	b21b      	sxth	r3, r3
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	f6ff acc3 	blt.w	800640c <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8006a86:	2300      	movs	r3, #0
}
 8006a88:	4618      	mov	r0, r3
 8006a8a:	3748      	adds	r7, #72	@ 0x48
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	bd80      	pop	{r7, pc}

08006a90 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b088      	sub	sp, #32
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	60f8      	str	r0, [r7, #12]
 8006a98:	60b9      	str	r1, [r7, #8]
 8006a9a:	4613      	mov	r3, r2
 8006a9c:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006a9e:	88fb      	ldrh	r3, [r7, #6]
 8006aa0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d07c      	beq.n	8006ba2 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006ab0:	b29b      	uxth	r3, r3
 8006ab2:	461a      	mov	r2, r3
 8006ab4:	68bb      	ldr	r3, [r7, #8]
 8006ab6:	781b      	ldrb	r3, [r3, #0]
 8006ab8:	00db      	lsls	r3, r3, #3
 8006aba:	4413      	add	r3, r2
 8006abc:	68fa      	ldr	r2, [r7, #12]
 8006abe:	6812      	ldr	r2, [r2, #0]
 8006ac0:	4413      	add	r3, r2
 8006ac2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006ac6:	881b      	ldrh	r3, [r3, #0]
 8006ac8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006acc:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8006ace:	68bb      	ldr	r3, [r7, #8]
 8006ad0:	699a      	ldr	r2, [r3, #24]
 8006ad2:	8b7b      	ldrh	r3, [r7, #26]
 8006ad4:	429a      	cmp	r2, r3
 8006ad6:	d306      	bcc.n	8006ae6 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8006ad8:	68bb      	ldr	r3, [r7, #8]
 8006ada:	699a      	ldr	r2, [r3, #24]
 8006adc:	8b7b      	ldrh	r3, [r7, #26]
 8006ade:	1ad2      	subs	r2, r2, r3
 8006ae0:	68bb      	ldr	r3, [r7, #8]
 8006ae2:	619a      	str	r2, [r3, #24]
 8006ae4:	e002      	b.n	8006aec <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8006ae6:	68bb      	ldr	r3, [r7, #8]
 8006ae8:	2200      	movs	r2, #0
 8006aea:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8006aec:	68bb      	ldr	r3, [r7, #8]
 8006aee:	699b      	ldr	r3, [r3, #24]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d123      	bne.n	8006b3c <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	461a      	mov	r2, r3
 8006afa:	68bb      	ldr	r3, [r7, #8]
 8006afc:	781b      	ldrb	r3, [r3, #0]
 8006afe:	009b      	lsls	r3, r3, #2
 8006b00:	4413      	add	r3, r2
 8006b02:	881b      	ldrh	r3, [r3, #0]
 8006b04:	b29b      	uxth	r3, r3
 8006b06:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006b0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b0e:	833b      	strh	r3, [r7, #24]
 8006b10:	8b3b      	ldrh	r3, [r7, #24]
 8006b12:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006b16:	833b      	strh	r3, [r7, #24]
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	461a      	mov	r2, r3
 8006b1e:	68bb      	ldr	r3, [r7, #8]
 8006b20:	781b      	ldrb	r3, [r3, #0]
 8006b22:	009b      	lsls	r3, r3, #2
 8006b24:	441a      	add	r2, r3
 8006b26:	8b3b      	ldrh	r3, [r7, #24]
 8006b28:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b2c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b30:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b38:	b29b      	uxth	r3, r3
 8006b3a:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006b3c:	88fb      	ldrh	r3, [r7, #6]
 8006b3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d01f      	beq.n	8006b86 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	461a      	mov	r2, r3
 8006b4c:	68bb      	ldr	r3, [r7, #8]
 8006b4e:	781b      	ldrb	r3, [r3, #0]
 8006b50:	009b      	lsls	r3, r3, #2
 8006b52:	4413      	add	r3, r2
 8006b54:	881b      	ldrh	r3, [r3, #0]
 8006b56:	b29b      	uxth	r3, r3
 8006b58:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b5c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b60:	82fb      	strh	r3, [r7, #22]
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	461a      	mov	r2, r3
 8006b68:	68bb      	ldr	r3, [r7, #8]
 8006b6a:	781b      	ldrb	r3, [r3, #0]
 8006b6c:	009b      	lsls	r3, r3, #2
 8006b6e:	441a      	add	r2, r3
 8006b70:	8afb      	ldrh	r3, [r7, #22]
 8006b72:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b76:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b7e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006b82:	b29b      	uxth	r3, r3
 8006b84:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8006b86:	8b7b      	ldrh	r3, [r7, #26]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	f000 8085 	beq.w	8006c98 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	6818      	ldr	r0, [r3, #0]
 8006b92:	68bb      	ldr	r3, [r7, #8]
 8006b94:	6959      	ldr	r1, [r3, #20]
 8006b96:	68bb      	ldr	r3, [r7, #8]
 8006b98:	891a      	ldrh	r2, [r3, #8]
 8006b9a:	8b7b      	ldrh	r3, [r7, #26]
 8006b9c:	f005 f9c0 	bl	800bf20 <USB_ReadPMA>
 8006ba0:	e07a      	b.n	8006c98 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006baa:	b29b      	uxth	r3, r3
 8006bac:	461a      	mov	r2, r3
 8006bae:	68bb      	ldr	r3, [r7, #8]
 8006bb0:	781b      	ldrb	r3, [r3, #0]
 8006bb2:	00db      	lsls	r3, r3, #3
 8006bb4:	4413      	add	r3, r2
 8006bb6:	68fa      	ldr	r2, [r7, #12]
 8006bb8:	6812      	ldr	r2, [r2, #0]
 8006bba:	4413      	add	r3, r2
 8006bbc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006bc0:	881b      	ldrh	r3, [r3, #0]
 8006bc2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006bc6:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8006bc8:	68bb      	ldr	r3, [r7, #8]
 8006bca:	699a      	ldr	r2, [r3, #24]
 8006bcc:	8b7b      	ldrh	r3, [r7, #26]
 8006bce:	429a      	cmp	r2, r3
 8006bd0:	d306      	bcc.n	8006be0 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8006bd2:	68bb      	ldr	r3, [r7, #8]
 8006bd4:	699a      	ldr	r2, [r3, #24]
 8006bd6:	8b7b      	ldrh	r3, [r7, #26]
 8006bd8:	1ad2      	subs	r2, r2, r3
 8006bda:	68bb      	ldr	r3, [r7, #8]
 8006bdc:	619a      	str	r2, [r3, #24]
 8006bde:	e002      	b.n	8006be6 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8006be0:	68bb      	ldr	r3, [r7, #8]
 8006be2:	2200      	movs	r2, #0
 8006be4:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8006be6:	68bb      	ldr	r3, [r7, #8]
 8006be8:	699b      	ldr	r3, [r3, #24]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d123      	bne.n	8006c36 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	461a      	mov	r2, r3
 8006bf4:	68bb      	ldr	r3, [r7, #8]
 8006bf6:	781b      	ldrb	r3, [r3, #0]
 8006bf8:	009b      	lsls	r3, r3, #2
 8006bfa:	4413      	add	r3, r2
 8006bfc:	881b      	ldrh	r3, [r3, #0]
 8006bfe:	b29b      	uxth	r3, r3
 8006c00:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006c04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c08:	83fb      	strh	r3, [r7, #30]
 8006c0a:	8bfb      	ldrh	r3, [r7, #30]
 8006c0c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006c10:	83fb      	strh	r3, [r7, #30]
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	461a      	mov	r2, r3
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	781b      	ldrb	r3, [r3, #0]
 8006c1c:	009b      	lsls	r3, r3, #2
 8006c1e:	441a      	add	r2, r3
 8006c20:	8bfb      	ldrh	r3, [r7, #30]
 8006c22:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c26:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006c2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c32:	b29b      	uxth	r3, r3
 8006c34:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8006c36:	88fb      	ldrh	r3, [r7, #6]
 8006c38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d11f      	bne.n	8006c80 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	461a      	mov	r2, r3
 8006c46:	68bb      	ldr	r3, [r7, #8]
 8006c48:	781b      	ldrb	r3, [r3, #0]
 8006c4a:	009b      	lsls	r3, r3, #2
 8006c4c:	4413      	add	r3, r2
 8006c4e:	881b      	ldrh	r3, [r3, #0]
 8006c50:	b29b      	uxth	r3, r3
 8006c52:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c5a:	83bb      	strh	r3, [r7, #28]
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	461a      	mov	r2, r3
 8006c62:	68bb      	ldr	r3, [r7, #8]
 8006c64:	781b      	ldrb	r3, [r3, #0]
 8006c66:	009b      	lsls	r3, r3, #2
 8006c68:	441a      	add	r2, r3
 8006c6a:	8bbb      	ldrh	r3, [r7, #28]
 8006c6c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c70:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c74:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006c78:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006c7c:	b29b      	uxth	r3, r3
 8006c7e:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8006c80:	8b7b      	ldrh	r3, [r7, #26]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d008      	beq.n	8006c98 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	6818      	ldr	r0, [r3, #0]
 8006c8a:	68bb      	ldr	r3, [r7, #8]
 8006c8c:	6959      	ldr	r1, [r3, #20]
 8006c8e:	68bb      	ldr	r3, [r7, #8]
 8006c90:	895a      	ldrh	r2, [r3, #10]
 8006c92:	8b7b      	ldrh	r3, [r7, #26]
 8006c94:	f005 f944 	bl	800bf20 <USB_ReadPMA>
    }
  }

  return count;
 8006c98:	8b7b      	ldrh	r3, [r7, #26]
}
 8006c9a:	4618      	mov	r0, r3
 8006c9c:	3720      	adds	r7, #32
 8006c9e:	46bd      	mov	sp, r7
 8006ca0:	bd80      	pop	{r7, pc}

08006ca2 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8006ca2:	b580      	push	{r7, lr}
 8006ca4:	b0a6      	sub	sp, #152	@ 0x98
 8006ca6:	af00      	add	r7, sp, #0
 8006ca8:	60f8      	str	r0, [r7, #12]
 8006caa:	60b9      	str	r1, [r7, #8]
 8006cac:	4613      	mov	r3, r2
 8006cae:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006cb0:	88fb      	ldrh	r3, [r7, #6]
 8006cb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	f000 81f7 	beq.w	80070aa <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006cc4:	b29b      	uxth	r3, r3
 8006cc6:	461a      	mov	r2, r3
 8006cc8:	68bb      	ldr	r3, [r7, #8]
 8006cca:	781b      	ldrb	r3, [r3, #0]
 8006ccc:	00db      	lsls	r3, r3, #3
 8006cce:	4413      	add	r3, r2
 8006cd0:	68fa      	ldr	r2, [r7, #12]
 8006cd2:	6812      	ldr	r2, [r2, #0]
 8006cd4:	4413      	add	r3, r2
 8006cd6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006cda:	881b      	ldrh	r3, [r3, #0]
 8006cdc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006ce0:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8006ce4:	68bb      	ldr	r3, [r7, #8]
 8006ce6:	699a      	ldr	r2, [r3, #24]
 8006ce8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006cec:	429a      	cmp	r2, r3
 8006cee:	d907      	bls.n	8006d00 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8006cf0:	68bb      	ldr	r3, [r7, #8]
 8006cf2:	699a      	ldr	r2, [r3, #24]
 8006cf4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006cf8:	1ad2      	subs	r2, r2, r3
 8006cfa:	68bb      	ldr	r3, [r7, #8]
 8006cfc:	619a      	str	r2, [r3, #24]
 8006cfe:	e002      	b.n	8006d06 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8006d00:	68bb      	ldr	r3, [r7, #8]
 8006d02:	2200      	movs	r2, #0
 8006d04:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8006d06:	68bb      	ldr	r3, [r7, #8]
 8006d08:	699b      	ldr	r3, [r3, #24]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	f040 80e1 	bne.w	8006ed2 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006d10:	68bb      	ldr	r3, [r7, #8]
 8006d12:	785b      	ldrb	r3, [r3, #1]
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d126      	bne.n	8006d66 <HAL_PCD_EP_DB_Transmit+0xc4>
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	633b      	str	r3, [r7, #48]	@ 0x30
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006d26:	b29b      	uxth	r3, r3
 8006d28:	461a      	mov	r2, r3
 8006d2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d2c:	4413      	add	r3, r2
 8006d2e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006d30:	68bb      	ldr	r3, [r7, #8]
 8006d32:	781b      	ldrb	r3, [r3, #0]
 8006d34:	00da      	lsls	r2, r3, #3
 8006d36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d38:	4413      	add	r3, r2
 8006d3a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006d3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006d40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d42:	881b      	ldrh	r3, [r3, #0]
 8006d44:	b29b      	uxth	r3, r3
 8006d46:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006d4a:	b29a      	uxth	r2, r3
 8006d4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d4e:	801a      	strh	r2, [r3, #0]
 8006d50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d52:	881b      	ldrh	r3, [r3, #0]
 8006d54:	b29b      	uxth	r3, r3
 8006d56:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006d5a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006d5e:	b29a      	uxth	r2, r3
 8006d60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d62:	801a      	strh	r2, [r3, #0]
 8006d64:	e01a      	b.n	8006d9c <HAL_PCD_EP_DB_Transmit+0xfa>
 8006d66:	68bb      	ldr	r3, [r7, #8]
 8006d68:	785b      	ldrb	r3, [r3, #1]
 8006d6a:	2b01      	cmp	r3, #1
 8006d6c:	d116      	bne.n	8006d9c <HAL_PCD_EP_DB_Transmit+0xfa>
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006d7c:	b29b      	uxth	r3, r3
 8006d7e:	461a      	mov	r2, r3
 8006d80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d82:	4413      	add	r3, r2
 8006d84:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006d86:	68bb      	ldr	r3, [r7, #8]
 8006d88:	781b      	ldrb	r3, [r3, #0]
 8006d8a:	00da      	lsls	r2, r3, #3
 8006d8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d8e:	4413      	add	r3, r2
 8006d90:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006d94:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d98:	2200      	movs	r2, #0
 8006d9a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006da2:	68bb      	ldr	r3, [r7, #8]
 8006da4:	785b      	ldrb	r3, [r3, #1]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d126      	bne.n	8006df8 <HAL_PCD_EP_DB_Transmit+0x156>
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	623b      	str	r3, [r7, #32]
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006db8:	b29b      	uxth	r3, r3
 8006dba:	461a      	mov	r2, r3
 8006dbc:	6a3b      	ldr	r3, [r7, #32]
 8006dbe:	4413      	add	r3, r2
 8006dc0:	623b      	str	r3, [r7, #32]
 8006dc2:	68bb      	ldr	r3, [r7, #8]
 8006dc4:	781b      	ldrb	r3, [r3, #0]
 8006dc6:	00da      	lsls	r2, r3, #3
 8006dc8:	6a3b      	ldr	r3, [r7, #32]
 8006dca:	4413      	add	r3, r2
 8006dcc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006dd0:	61fb      	str	r3, [r7, #28]
 8006dd2:	69fb      	ldr	r3, [r7, #28]
 8006dd4:	881b      	ldrh	r3, [r3, #0]
 8006dd6:	b29b      	uxth	r3, r3
 8006dd8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006ddc:	b29a      	uxth	r2, r3
 8006dde:	69fb      	ldr	r3, [r7, #28]
 8006de0:	801a      	strh	r2, [r3, #0]
 8006de2:	69fb      	ldr	r3, [r7, #28]
 8006de4:	881b      	ldrh	r3, [r3, #0]
 8006de6:	b29b      	uxth	r3, r3
 8006de8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006dec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006df0:	b29a      	uxth	r2, r3
 8006df2:	69fb      	ldr	r3, [r7, #28]
 8006df4:	801a      	strh	r2, [r3, #0]
 8006df6:	e017      	b.n	8006e28 <HAL_PCD_EP_DB_Transmit+0x186>
 8006df8:	68bb      	ldr	r3, [r7, #8]
 8006dfa:	785b      	ldrb	r3, [r3, #1]
 8006dfc:	2b01      	cmp	r3, #1
 8006dfe:	d113      	bne.n	8006e28 <HAL_PCD_EP_DB_Transmit+0x186>
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006e08:	b29b      	uxth	r3, r3
 8006e0a:	461a      	mov	r2, r3
 8006e0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e0e:	4413      	add	r3, r2
 8006e10:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006e12:	68bb      	ldr	r3, [r7, #8]
 8006e14:	781b      	ldrb	r3, [r3, #0]
 8006e16:	00da      	lsls	r2, r3, #3
 8006e18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e1a:	4413      	add	r3, r2
 8006e1c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006e20:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e24:	2200      	movs	r2, #0
 8006e26:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8006e28:	68bb      	ldr	r3, [r7, #8]
 8006e2a:	78db      	ldrb	r3, [r3, #3]
 8006e2c:	2b02      	cmp	r3, #2
 8006e2e:	d123      	bne.n	8006e78 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	461a      	mov	r2, r3
 8006e36:	68bb      	ldr	r3, [r7, #8]
 8006e38:	781b      	ldrb	r3, [r3, #0]
 8006e3a:	009b      	lsls	r3, r3, #2
 8006e3c:	4413      	add	r3, r2
 8006e3e:	881b      	ldrh	r3, [r3, #0]
 8006e40:	b29b      	uxth	r3, r3
 8006e42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e46:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e4a:	837b      	strh	r3, [r7, #26]
 8006e4c:	8b7b      	ldrh	r3, [r7, #26]
 8006e4e:	f083 0320 	eor.w	r3, r3, #32
 8006e52:	837b      	strh	r3, [r7, #26]
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	461a      	mov	r2, r3
 8006e5a:	68bb      	ldr	r3, [r7, #8]
 8006e5c:	781b      	ldrb	r3, [r3, #0]
 8006e5e:	009b      	lsls	r3, r3, #2
 8006e60:	441a      	add	r2, r3
 8006e62:	8b7b      	ldrh	r3, [r7, #26]
 8006e64:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006e68:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006e6c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006e70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e74:	b29b      	uxth	r3, r3
 8006e76:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006e78:	68bb      	ldr	r3, [r7, #8]
 8006e7a:	781b      	ldrb	r3, [r3, #0]
 8006e7c:	4619      	mov	r1, r3
 8006e7e:	68f8      	ldr	r0, [r7, #12]
 8006e80:	f7ff fa5d 	bl	800633e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006e84:	88fb      	ldrh	r3, [r7, #6]
 8006e86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d01f      	beq.n	8006ece <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	461a      	mov	r2, r3
 8006e94:	68bb      	ldr	r3, [r7, #8]
 8006e96:	781b      	ldrb	r3, [r3, #0]
 8006e98:	009b      	lsls	r3, r3, #2
 8006e9a:	4413      	add	r3, r2
 8006e9c:	881b      	ldrh	r3, [r3, #0]
 8006e9e:	b29b      	uxth	r3, r3
 8006ea0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006ea4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ea8:	833b      	strh	r3, [r7, #24]
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	461a      	mov	r2, r3
 8006eb0:	68bb      	ldr	r3, [r7, #8]
 8006eb2:	781b      	ldrb	r3, [r3, #0]
 8006eb4:	009b      	lsls	r3, r3, #2
 8006eb6:	441a      	add	r2, r3
 8006eb8:	8b3b      	ldrh	r3, [r7, #24]
 8006eba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ebe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ec2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006ec6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006eca:	b29b      	uxth	r3, r3
 8006ecc:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8006ece:	2300      	movs	r3, #0
 8006ed0:	e31f      	b.n	8007512 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006ed2:	88fb      	ldrh	r3, [r7, #6]
 8006ed4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d021      	beq.n	8006f20 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	461a      	mov	r2, r3
 8006ee2:	68bb      	ldr	r3, [r7, #8]
 8006ee4:	781b      	ldrb	r3, [r3, #0]
 8006ee6:	009b      	lsls	r3, r3, #2
 8006ee8:	4413      	add	r3, r2
 8006eea:	881b      	ldrh	r3, [r3, #0]
 8006eec:	b29b      	uxth	r3, r3
 8006eee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006ef2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ef6:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	461a      	mov	r2, r3
 8006f00:	68bb      	ldr	r3, [r7, #8]
 8006f02:	781b      	ldrb	r3, [r3, #0]
 8006f04:	009b      	lsls	r3, r3, #2
 8006f06:	441a      	add	r2, r3
 8006f08:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8006f0c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006f10:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006f14:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006f18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f1c:	b29b      	uxth	r3, r3
 8006f1e:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8006f20:	68bb      	ldr	r3, [r7, #8]
 8006f22:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006f26:	2b01      	cmp	r3, #1
 8006f28:	f040 82ca 	bne.w	80074c0 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8006f2c:	68bb      	ldr	r3, [r7, #8]
 8006f2e:	695a      	ldr	r2, [r3, #20]
 8006f30:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006f34:	441a      	add	r2, r3
 8006f36:	68bb      	ldr	r3, [r7, #8]
 8006f38:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8006f3a:	68bb      	ldr	r3, [r7, #8]
 8006f3c:	69da      	ldr	r2, [r3, #28]
 8006f3e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006f42:	441a      	add	r2, r3
 8006f44:	68bb      	ldr	r3, [r7, #8]
 8006f46:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8006f48:	68bb      	ldr	r3, [r7, #8]
 8006f4a:	6a1a      	ldr	r2, [r3, #32]
 8006f4c:	68bb      	ldr	r3, [r7, #8]
 8006f4e:	691b      	ldr	r3, [r3, #16]
 8006f50:	429a      	cmp	r2, r3
 8006f52:	d309      	bcc.n	8006f68 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8006f54:	68bb      	ldr	r3, [r7, #8]
 8006f56:	691b      	ldr	r3, [r3, #16]
 8006f58:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8006f5a:	68bb      	ldr	r3, [r7, #8]
 8006f5c:	6a1a      	ldr	r2, [r3, #32]
 8006f5e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006f60:	1ad2      	subs	r2, r2, r3
 8006f62:	68bb      	ldr	r3, [r7, #8]
 8006f64:	621a      	str	r2, [r3, #32]
 8006f66:	e015      	b.n	8006f94 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8006f68:	68bb      	ldr	r3, [r7, #8]
 8006f6a:	6a1b      	ldr	r3, [r3, #32]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d107      	bne.n	8006f80 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8006f70:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006f74:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	2200      	movs	r2, #0
 8006f7a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8006f7e:	e009      	b.n	8006f94 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8006f80:	68bb      	ldr	r3, [r7, #8]
 8006f82:	2200      	movs	r2, #0
 8006f84:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8006f88:	68bb      	ldr	r3, [r7, #8]
 8006f8a:	6a1b      	ldr	r3, [r3, #32]
 8006f8c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8006f8e:	68bb      	ldr	r3, [r7, #8]
 8006f90:	2200      	movs	r2, #0
 8006f92:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006f94:	68bb      	ldr	r3, [r7, #8]
 8006f96:	785b      	ldrb	r3, [r3, #1]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d15f      	bne.n	800705c <HAL_PCD_EP_DB_Transmit+0x3ba>
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	643b      	str	r3, [r7, #64]	@ 0x40
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006faa:	b29b      	uxth	r3, r3
 8006fac:	461a      	mov	r2, r3
 8006fae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006fb0:	4413      	add	r3, r2
 8006fb2:	643b      	str	r3, [r7, #64]	@ 0x40
 8006fb4:	68bb      	ldr	r3, [r7, #8]
 8006fb6:	781b      	ldrb	r3, [r3, #0]
 8006fb8:	00da      	lsls	r2, r3, #3
 8006fba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006fbc:	4413      	add	r3, r2
 8006fbe:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006fc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006fc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006fc6:	881b      	ldrh	r3, [r3, #0]
 8006fc8:	b29b      	uxth	r3, r3
 8006fca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006fce:	b29a      	uxth	r2, r3
 8006fd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006fd2:	801a      	strh	r2, [r3, #0]
 8006fd4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d10a      	bne.n	8006ff0 <HAL_PCD_EP_DB_Transmit+0x34e>
 8006fda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006fdc:	881b      	ldrh	r3, [r3, #0]
 8006fde:	b29b      	uxth	r3, r3
 8006fe0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006fe4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006fe8:	b29a      	uxth	r2, r3
 8006fea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006fec:	801a      	strh	r2, [r3, #0]
 8006fee:	e051      	b.n	8007094 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8006ff0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006ff2:	2b3e      	cmp	r3, #62	@ 0x3e
 8006ff4:	d816      	bhi.n	8007024 <HAL_PCD_EP_DB_Transmit+0x382>
 8006ff6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006ff8:	085b      	lsrs	r3, r3, #1
 8006ffa:	653b      	str	r3, [r7, #80]	@ 0x50
 8006ffc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006ffe:	f003 0301 	and.w	r3, r3, #1
 8007002:	2b00      	cmp	r3, #0
 8007004:	d002      	beq.n	800700c <HAL_PCD_EP_DB_Transmit+0x36a>
 8007006:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007008:	3301      	adds	r3, #1
 800700a:	653b      	str	r3, [r7, #80]	@ 0x50
 800700c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800700e:	881b      	ldrh	r3, [r3, #0]
 8007010:	b29a      	uxth	r2, r3
 8007012:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007014:	b29b      	uxth	r3, r3
 8007016:	029b      	lsls	r3, r3, #10
 8007018:	b29b      	uxth	r3, r3
 800701a:	4313      	orrs	r3, r2
 800701c:	b29a      	uxth	r2, r3
 800701e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007020:	801a      	strh	r2, [r3, #0]
 8007022:	e037      	b.n	8007094 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8007024:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007026:	095b      	lsrs	r3, r3, #5
 8007028:	653b      	str	r3, [r7, #80]	@ 0x50
 800702a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800702c:	f003 031f 	and.w	r3, r3, #31
 8007030:	2b00      	cmp	r3, #0
 8007032:	d102      	bne.n	800703a <HAL_PCD_EP_DB_Transmit+0x398>
 8007034:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007036:	3b01      	subs	r3, #1
 8007038:	653b      	str	r3, [r7, #80]	@ 0x50
 800703a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800703c:	881b      	ldrh	r3, [r3, #0]
 800703e:	b29a      	uxth	r2, r3
 8007040:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007042:	b29b      	uxth	r3, r3
 8007044:	029b      	lsls	r3, r3, #10
 8007046:	b29b      	uxth	r3, r3
 8007048:	4313      	orrs	r3, r2
 800704a:	b29b      	uxth	r3, r3
 800704c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007050:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007054:	b29a      	uxth	r2, r3
 8007056:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007058:	801a      	strh	r2, [r3, #0]
 800705a:	e01b      	b.n	8007094 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800705c:	68bb      	ldr	r3, [r7, #8]
 800705e:	785b      	ldrb	r3, [r3, #1]
 8007060:	2b01      	cmp	r3, #1
 8007062:	d117      	bne.n	8007094 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	64bb      	str	r3, [r7, #72]	@ 0x48
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007072:	b29b      	uxth	r3, r3
 8007074:	461a      	mov	r2, r3
 8007076:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007078:	4413      	add	r3, r2
 800707a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800707c:	68bb      	ldr	r3, [r7, #8]
 800707e:	781b      	ldrb	r3, [r3, #0]
 8007080:	00da      	lsls	r2, r3, #3
 8007082:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007084:	4413      	add	r3, r2
 8007086:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800708a:	647b      	str	r3, [r7, #68]	@ 0x44
 800708c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800708e:	b29a      	uxth	r2, r3
 8007090:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007092:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	6818      	ldr	r0, [r3, #0]
 8007098:	68bb      	ldr	r3, [r7, #8]
 800709a:	6959      	ldr	r1, [r3, #20]
 800709c:	68bb      	ldr	r3, [r7, #8]
 800709e:	891a      	ldrh	r2, [r3, #8]
 80070a0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80070a2:	b29b      	uxth	r3, r3
 80070a4:	f004 fefa 	bl	800be9c <USB_WritePMA>
 80070a8:	e20a      	b.n	80074c0 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80070b2:	b29b      	uxth	r3, r3
 80070b4:	461a      	mov	r2, r3
 80070b6:	68bb      	ldr	r3, [r7, #8]
 80070b8:	781b      	ldrb	r3, [r3, #0]
 80070ba:	00db      	lsls	r3, r3, #3
 80070bc:	4413      	add	r3, r2
 80070be:	68fa      	ldr	r2, [r7, #12]
 80070c0:	6812      	ldr	r2, [r2, #0]
 80070c2:	4413      	add	r3, r2
 80070c4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80070c8:	881b      	ldrh	r3, [r3, #0]
 80070ca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80070ce:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 80070d2:	68bb      	ldr	r3, [r7, #8]
 80070d4:	699a      	ldr	r2, [r3, #24]
 80070d6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80070da:	429a      	cmp	r2, r3
 80070dc:	d307      	bcc.n	80070ee <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 80070de:	68bb      	ldr	r3, [r7, #8]
 80070e0:	699a      	ldr	r2, [r3, #24]
 80070e2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80070e6:	1ad2      	subs	r2, r2, r3
 80070e8:	68bb      	ldr	r3, [r7, #8]
 80070ea:	619a      	str	r2, [r3, #24]
 80070ec:	e002      	b.n	80070f4 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 80070ee:	68bb      	ldr	r3, [r7, #8]
 80070f0:	2200      	movs	r2, #0
 80070f2:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80070f4:	68bb      	ldr	r3, [r7, #8]
 80070f6:	699b      	ldr	r3, [r3, #24]
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	f040 80f6 	bne.w	80072ea <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80070fe:	68bb      	ldr	r3, [r7, #8]
 8007100:	785b      	ldrb	r3, [r3, #1]
 8007102:	2b00      	cmp	r3, #0
 8007104:	d126      	bne.n	8007154 <HAL_PCD_EP_DB_Transmit+0x4b2>
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	677b      	str	r3, [r7, #116]	@ 0x74
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007114:	b29b      	uxth	r3, r3
 8007116:	461a      	mov	r2, r3
 8007118:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800711a:	4413      	add	r3, r2
 800711c:	677b      	str	r3, [r7, #116]	@ 0x74
 800711e:	68bb      	ldr	r3, [r7, #8]
 8007120:	781b      	ldrb	r3, [r3, #0]
 8007122:	00da      	lsls	r2, r3, #3
 8007124:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007126:	4413      	add	r3, r2
 8007128:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800712c:	673b      	str	r3, [r7, #112]	@ 0x70
 800712e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007130:	881b      	ldrh	r3, [r3, #0]
 8007132:	b29b      	uxth	r3, r3
 8007134:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007138:	b29a      	uxth	r2, r3
 800713a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800713c:	801a      	strh	r2, [r3, #0]
 800713e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007140:	881b      	ldrh	r3, [r3, #0]
 8007142:	b29b      	uxth	r3, r3
 8007144:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007148:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800714c:	b29a      	uxth	r2, r3
 800714e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007150:	801a      	strh	r2, [r3, #0]
 8007152:	e01a      	b.n	800718a <HAL_PCD_EP_DB_Transmit+0x4e8>
 8007154:	68bb      	ldr	r3, [r7, #8]
 8007156:	785b      	ldrb	r3, [r3, #1]
 8007158:	2b01      	cmp	r3, #1
 800715a:	d116      	bne.n	800718a <HAL_PCD_EP_DB_Transmit+0x4e8>
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800716a:	b29b      	uxth	r3, r3
 800716c:	461a      	mov	r2, r3
 800716e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007170:	4413      	add	r3, r2
 8007172:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007174:	68bb      	ldr	r3, [r7, #8]
 8007176:	781b      	ldrb	r3, [r3, #0]
 8007178:	00da      	lsls	r2, r3, #3
 800717a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800717c:	4413      	add	r3, r2
 800717e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007182:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007184:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007186:	2200      	movs	r2, #0
 8007188:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007192:	68bb      	ldr	r3, [r7, #8]
 8007194:	785b      	ldrb	r3, [r3, #1]
 8007196:	2b00      	cmp	r3, #0
 8007198:	d12f      	bne.n	80071fa <HAL_PCD_EP_DB_Transmit+0x558>
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80071aa:	b29b      	uxth	r3, r3
 80071ac:	461a      	mov	r2, r3
 80071ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80071b2:	4413      	add	r3, r2
 80071b4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80071b8:	68bb      	ldr	r3, [r7, #8]
 80071ba:	781b      	ldrb	r3, [r3, #0]
 80071bc:	00da      	lsls	r2, r3, #3
 80071be:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80071c2:	4413      	add	r3, r2
 80071c4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80071c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80071cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80071d0:	881b      	ldrh	r3, [r3, #0]
 80071d2:	b29b      	uxth	r3, r3
 80071d4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80071d8:	b29a      	uxth	r2, r3
 80071da:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80071de:	801a      	strh	r2, [r3, #0]
 80071e0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80071e4:	881b      	ldrh	r3, [r3, #0]
 80071e6:	b29b      	uxth	r3, r3
 80071e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80071ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80071f0:	b29a      	uxth	r2, r3
 80071f2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80071f6:	801a      	strh	r2, [r3, #0]
 80071f8:	e01c      	b.n	8007234 <HAL_PCD_EP_DB_Transmit+0x592>
 80071fa:	68bb      	ldr	r3, [r7, #8]
 80071fc:	785b      	ldrb	r3, [r3, #1]
 80071fe:	2b01      	cmp	r3, #1
 8007200:	d118      	bne.n	8007234 <HAL_PCD_EP_DB_Transmit+0x592>
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800720a:	b29b      	uxth	r3, r3
 800720c:	461a      	mov	r2, r3
 800720e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007212:	4413      	add	r3, r2
 8007214:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007218:	68bb      	ldr	r3, [r7, #8]
 800721a:	781b      	ldrb	r3, [r3, #0]
 800721c:	00da      	lsls	r2, r3, #3
 800721e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007222:	4413      	add	r3, r2
 8007224:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007228:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800722c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007230:	2200      	movs	r2, #0
 8007232:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8007234:	68bb      	ldr	r3, [r7, #8]
 8007236:	78db      	ldrb	r3, [r3, #3]
 8007238:	2b02      	cmp	r3, #2
 800723a:	d127      	bne.n	800728c <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	461a      	mov	r2, r3
 8007242:	68bb      	ldr	r3, [r7, #8]
 8007244:	781b      	ldrb	r3, [r3, #0]
 8007246:	009b      	lsls	r3, r3, #2
 8007248:	4413      	add	r3, r2
 800724a:	881b      	ldrh	r3, [r3, #0]
 800724c:	b29b      	uxth	r3, r3
 800724e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007252:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007256:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800725a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800725e:	f083 0320 	eor.w	r3, r3, #32
 8007262:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	461a      	mov	r2, r3
 800726c:	68bb      	ldr	r3, [r7, #8]
 800726e:	781b      	ldrb	r3, [r3, #0]
 8007270:	009b      	lsls	r3, r3, #2
 8007272:	441a      	add	r2, r3
 8007274:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8007278:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800727c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007280:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007284:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007288:	b29b      	uxth	r3, r3
 800728a:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800728c:	68bb      	ldr	r3, [r7, #8]
 800728e:	781b      	ldrb	r3, [r3, #0]
 8007290:	4619      	mov	r1, r3
 8007292:	68f8      	ldr	r0, [r7, #12]
 8007294:	f7ff f853 	bl	800633e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8007298:	88fb      	ldrh	r3, [r7, #6]
 800729a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d121      	bne.n	80072e6 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	461a      	mov	r2, r3
 80072a8:	68bb      	ldr	r3, [r7, #8]
 80072aa:	781b      	ldrb	r3, [r3, #0]
 80072ac:	009b      	lsls	r3, r3, #2
 80072ae:	4413      	add	r3, r2
 80072b0:	881b      	ldrh	r3, [r3, #0]
 80072b2:	b29b      	uxth	r3, r3
 80072b4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80072b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80072bc:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	461a      	mov	r2, r3
 80072c6:	68bb      	ldr	r3, [r7, #8]
 80072c8:	781b      	ldrb	r3, [r3, #0]
 80072ca:	009b      	lsls	r3, r3, #2
 80072cc:	441a      	add	r2, r3
 80072ce:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80072d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80072d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80072da:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80072de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072e2:	b29b      	uxth	r3, r3
 80072e4:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80072e6:	2300      	movs	r3, #0
 80072e8:	e113      	b.n	8007512 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80072ea:	88fb      	ldrh	r3, [r7, #6]
 80072ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d121      	bne.n	8007338 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	461a      	mov	r2, r3
 80072fa:	68bb      	ldr	r3, [r7, #8]
 80072fc:	781b      	ldrb	r3, [r3, #0]
 80072fe:	009b      	lsls	r3, r3, #2
 8007300:	4413      	add	r3, r2
 8007302:	881b      	ldrh	r3, [r3, #0]
 8007304:	b29b      	uxth	r3, r3
 8007306:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800730a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800730e:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	461a      	mov	r2, r3
 8007318:	68bb      	ldr	r3, [r7, #8]
 800731a:	781b      	ldrb	r3, [r3, #0]
 800731c:	009b      	lsls	r3, r3, #2
 800731e:	441a      	add	r2, r3
 8007320:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8007324:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007328:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800732c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007330:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007334:	b29b      	uxth	r3, r3
 8007336:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8007338:	68bb      	ldr	r3, [r7, #8]
 800733a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800733e:	2b01      	cmp	r3, #1
 8007340:	f040 80be 	bne.w	80074c0 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8007344:	68bb      	ldr	r3, [r7, #8]
 8007346:	695a      	ldr	r2, [r3, #20]
 8007348:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800734c:	441a      	add	r2, r3
 800734e:	68bb      	ldr	r3, [r7, #8]
 8007350:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8007352:	68bb      	ldr	r3, [r7, #8]
 8007354:	69da      	ldr	r2, [r3, #28]
 8007356:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800735a:	441a      	add	r2, r3
 800735c:	68bb      	ldr	r3, [r7, #8]
 800735e:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8007360:	68bb      	ldr	r3, [r7, #8]
 8007362:	6a1a      	ldr	r2, [r3, #32]
 8007364:	68bb      	ldr	r3, [r7, #8]
 8007366:	691b      	ldr	r3, [r3, #16]
 8007368:	429a      	cmp	r2, r3
 800736a:	d309      	bcc.n	8007380 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 800736c:	68bb      	ldr	r3, [r7, #8]
 800736e:	691b      	ldr	r3, [r3, #16]
 8007370:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8007372:	68bb      	ldr	r3, [r7, #8]
 8007374:	6a1a      	ldr	r2, [r3, #32]
 8007376:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007378:	1ad2      	subs	r2, r2, r3
 800737a:	68bb      	ldr	r3, [r7, #8]
 800737c:	621a      	str	r2, [r3, #32]
 800737e:	e015      	b.n	80073ac <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8007380:	68bb      	ldr	r3, [r7, #8]
 8007382:	6a1b      	ldr	r3, [r3, #32]
 8007384:	2b00      	cmp	r3, #0
 8007386:	d107      	bne.n	8007398 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8007388:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800738c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800738e:	68bb      	ldr	r3, [r7, #8]
 8007390:	2200      	movs	r2, #0
 8007392:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8007396:	e009      	b.n	80073ac <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8007398:	68bb      	ldr	r3, [r7, #8]
 800739a:	6a1b      	ldr	r3, [r3, #32]
 800739c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800739e:	68bb      	ldr	r3, [r7, #8]
 80073a0:	2200      	movs	r2, #0
 80073a2:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80073a4:	68bb      	ldr	r3, [r7, #8]
 80073a6:	2200      	movs	r2, #0
 80073a8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80073b2:	68bb      	ldr	r3, [r7, #8]
 80073b4:	785b      	ldrb	r3, [r3, #1]
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d15f      	bne.n	800747a <HAL_PCD_EP_DB_Transmit+0x7d8>
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	66bb      	str	r3, [r7, #104]	@ 0x68
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80073c8:	b29b      	uxth	r3, r3
 80073ca:	461a      	mov	r2, r3
 80073cc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80073ce:	4413      	add	r3, r2
 80073d0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80073d2:	68bb      	ldr	r3, [r7, #8]
 80073d4:	781b      	ldrb	r3, [r3, #0]
 80073d6:	00da      	lsls	r2, r3, #3
 80073d8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80073da:	4413      	add	r3, r2
 80073dc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80073e0:	667b      	str	r3, [r7, #100]	@ 0x64
 80073e2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80073e4:	881b      	ldrh	r3, [r3, #0]
 80073e6:	b29b      	uxth	r3, r3
 80073e8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80073ec:	b29a      	uxth	r2, r3
 80073ee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80073f0:	801a      	strh	r2, [r3, #0]
 80073f2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d10a      	bne.n	800740e <HAL_PCD_EP_DB_Transmit+0x76c>
 80073f8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80073fa:	881b      	ldrh	r3, [r3, #0]
 80073fc:	b29b      	uxth	r3, r3
 80073fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007402:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007406:	b29a      	uxth	r2, r3
 8007408:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800740a:	801a      	strh	r2, [r3, #0]
 800740c:	e04e      	b.n	80074ac <HAL_PCD_EP_DB_Transmit+0x80a>
 800740e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007410:	2b3e      	cmp	r3, #62	@ 0x3e
 8007412:	d816      	bhi.n	8007442 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8007414:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007416:	085b      	lsrs	r3, r3, #1
 8007418:	663b      	str	r3, [r7, #96]	@ 0x60
 800741a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800741c:	f003 0301 	and.w	r3, r3, #1
 8007420:	2b00      	cmp	r3, #0
 8007422:	d002      	beq.n	800742a <HAL_PCD_EP_DB_Transmit+0x788>
 8007424:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007426:	3301      	adds	r3, #1
 8007428:	663b      	str	r3, [r7, #96]	@ 0x60
 800742a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800742c:	881b      	ldrh	r3, [r3, #0]
 800742e:	b29a      	uxth	r2, r3
 8007430:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007432:	b29b      	uxth	r3, r3
 8007434:	029b      	lsls	r3, r3, #10
 8007436:	b29b      	uxth	r3, r3
 8007438:	4313      	orrs	r3, r2
 800743a:	b29a      	uxth	r2, r3
 800743c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800743e:	801a      	strh	r2, [r3, #0]
 8007440:	e034      	b.n	80074ac <HAL_PCD_EP_DB_Transmit+0x80a>
 8007442:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007444:	095b      	lsrs	r3, r3, #5
 8007446:	663b      	str	r3, [r7, #96]	@ 0x60
 8007448:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800744a:	f003 031f 	and.w	r3, r3, #31
 800744e:	2b00      	cmp	r3, #0
 8007450:	d102      	bne.n	8007458 <HAL_PCD_EP_DB_Transmit+0x7b6>
 8007452:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007454:	3b01      	subs	r3, #1
 8007456:	663b      	str	r3, [r7, #96]	@ 0x60
 8007458:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800745a:	881b      	ldrh	r3, [r3, #0]
 800745c:	b29a      	uxth	r2, r3
 800745e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007460:	b29b      	uxth	r3, r3
 8007462:	029b      	lsls	r3, r3, #10
 8007464:	b29b      	uxth	r3, r3
 8007466:	4313      	orrs	r3, r2
 8007468:	b29b      	uxth	r3, r3
 800746a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800746e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007472:	b29a      	uxth	r2, r3
 8007474:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007476:	801a      	strh	r2, [r3, #0]
 8007478:	e018      	b.n	80074ac <HAL_PCD_EP_DB_Transmit+0x80a>
 800747a:	68bb      	ldr	r3, [r7, #8]
 800747c:	785b      	ldrb	r3, [r3, #1]
 800747e:	2b01      	cmp	r3, #1
 8007480:	d114      	bne.n	80074ac <HAL_PCD_EP_DB_Transmit+0x80a>
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800748a:	b29b      	uxth	r3, r3
 800748c:	461a      	mov	r2, r3
 800748e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007490:	4413      	add	r3, r2
 8007492:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007494:	68bb      	ldr	r3, [r7, #8]
 8007496:	781b      	ldrb	r3, [r3, #0]
 8007498:	00da      	lsls	r2, r3, #3
 800749a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800749c:	4413      	add	r3, r2
 800749e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80074a2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80074a4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80074a6:	b29a      	uxth	r2, r3
 80074a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80074aa:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	6818      	ldr	r0, [r3, #0]
 80074b0:	68bb      	ldr	r3, [r7, #8]
 80074b2:	6959      	ldr	r1, [r3, #20]
 80074b4:	68bb      	ldr	r3, [r7, #8]
 80074b6:	895a      	ldrh	r2, [r3, #10]
 80074b8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80074ba:	b29b      	uxth	r3, r3
 80074bc:	f004 fcee 	bl	800be9c <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	461a      	mov	r2, r3
 80074c6:	68bb      	ldr	r3, [r7, #8]
 80074c8:	781b      	ldrb	r3, [r3, #0]
 80074ca:	009b      	lsls	r3, r3, #2
 80074cc:	4413      	add	r3, r2
 80074ce:	881b      	ldrh	r3, [r3, #0]
 80074d0:	b29b      	uxth	r3, r3
 80074d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80074d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80074da:	82fb      	strh	r3, [r7, #22]
 80074dc:	8afb      	ldrh	r3, [r7, #22]
 80074de:	f083 0310 	eor.w	r3, r3, #16
 80074e2:	82fb      	strh	r3, [r7, #22]
 80074e4:	8afb      	ldrh	r3, [r7, #22]
 80074e6:	f083 0320 	eor.w	r3, r3, #32
 80074ea:	82fb      	strh	r3, [r7, #22]
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	461a      	mov	r2, r3
 80074f2:	68bb      	ldr	r3, [r7, #8]
 80074f4:	781b      	ldrb	r3, [r3, #0]
 80074f6:	009b      	lsls	r3, r3, #2
 80074f8:	441a      	add	r2, r3
 80074fa:	8afb      	ldrh	r3, [r7, #22]
 80074fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007500:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007504:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007508:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800750c:	b29b      	uxth	r3, r3
 800750e:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8007510:	2300      	movs	r3, #0
}
 8007512:	4618      	mov	r0, r3
 8007514:	3798      	adds	r7, #152	@ 0x98
 8007516:	46bd      	mov	sp, r7
 8007518:	bd80      	pop	{r7, pc}

0800751a <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800751a:	b480      	push	{r7}
 800751c:	b085      	sub	sp, #20
 800751e:	af00      	add	r7, sp, #0
 8007520:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2201      	movs	r2, #1
 800752c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2200      	movs	r2, #0
 8007534:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800753e:	b29b      	uxth	r3, r3
 8007540:	f043 0301 	orr.w	r3, r3, #1
 8007544:	b29a      	uxth	r2, r3
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8007552:	b29b      	uxth	r3, r3
 8007554:	f043 0302 	orr.w	r3, r3, #2
 8007558:	b29a      	uxth	r2, r3
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8007560:	2300      	movs	r3, #0
}
 8007562:	4618      	mov	r0, r3
 8007564:	3714      	adds	r7, #20
 8007566:	46bd      	mov	sp, r7
 8007568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756c:	4770      	bx	lr

0800756e <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800756e:	b480      	push	{r7}
 8007570:	b083      	sub	sp, #12
 8007572:	af00      	add	r7, sp, #0
 8007574:	6078      	str	r0, [r7, #4]
 8007576:	460b      	mov	r3, r1
 8007578:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800757a:	bf00      	nop
 800757c:	370c      	adds	r7, #12
 800757e:	46bd      	mov	sp, r7
 8007580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007584:	4770      	bx	lr
	...

08007588 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007588:	b480      	push	{r7}
 800758a:	b085      	sub	sp, #20
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2b00      	cmp	r3, #0
 8007594:	d141      	bne.n	800761a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007596:	4b4b      	ldr	r3, [pc, #300]	@ (80076c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800759e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80075a2:	d131      	bne.n	8007608 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80075a4:	4b47      	ldr	r3, [pc, #284]	@ (80076c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80075a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075aa:	4a46      	ldr	r2, [pc, #280]	@ (80076c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80075ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80075b0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80075b4:	4b43      	ldr	r3, [pc, #268]	@ (80076c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80075bc:	4a41      	ldr	r2, [pc, #260]	@ (80076c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80075be:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80075c2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80075c4:	4b40      	ldr	r3, [pc, #256]	@ (80076c8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	2232      	movs	r2, #50	@ 0x32
 80075ca:	fb02 f303 	mul.w	r3, r2, r3
 80075ce:	4a3f      	ldr	r2, [pc, #252]	@ (80076cc <HAL_PWREx_ControlVoltageScaling+0x144>)
 80075d0:	fba2 2303 	umull	r2, r3, r2, r3
 80075d4:	0c9b      	lsrs	r3, r3, #18
 80075d6:	3301      	adds	r3, #1
 80075d8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80075da:	e002      	b.n	80075e2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	3b01      	subs	r3, #1
 80075e0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80075e2:	4b38      	ldr	r3, [pc, #224]	@ (80076c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80075e4:	695b      	ldr	r3, [r3, #20]
 80075e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80075ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80075ee:	d102      	bne.n	80075f6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d1f2      	bne.n	80075dc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80075f6:	4b33      	ldr	r3, [pc, #204]	@ (80076c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80075f8:	695b      	ldr	r3, [r3, #20]
 80075fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80075fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007602:	d158      	bne.n	80076b6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007604:	2303      	movs	r3, #3
 8007606:	e057      	b.n	80076b8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007608:	4b2e      	ldr	r3, [pc, #184]	@ (80076c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800760a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800760e:	4a2d      	ldr	r2, [pc, #180]	@ (80076c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007610:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007614:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8007618:	e04d      	b.n	80076b6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007620:	d141      	bne.n	80076a6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007622:	4b28      	ldr	r3, [pc, #160]	@ (80076c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800762a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800762e:	d131      	bne.n	8007694 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007630:	4b24      	ldr	r3, [pc, #144]	@ (80076c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007632:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007636:	4a23      	ldr	r2, [pc, #140]	@ (80076c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007638:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800763c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007640:	4b20      	ldr	r3, [pc, #128]	@ (80076c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007648:	4a1e      	ldr	r2, [pc, #120]	@ (80076c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800764a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800764e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007650:	4b1d      	ldr	r3, [pc, #116]	@ (80076c8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	2232      	movs	r2, #50	@ 0x32
 8007656:	fb02 f303 	mul.w	r3, r2, r3
 800765a:	4a1c      	ldr	r2, [pc, #112]	@ (80076cc <HAL_PWREx_ControlVoltageScaling+0x144>)
 800765c:	fba2 2303 	umull	r2, r3, r2, r3
 8007660:	0c9b      	lsrs	r3, r3, #18
 8007662:	3301      	adds	r3, #1
 8007664:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007666:	e002      	b.n	800766e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	3b01      	subs	r3, #1
 800766c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800766e:	4b15      	ldr	r3, [pc, #84]	@ (80076c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007670:	695b      	ldr	r3, [r3, #20]
 8007672:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007676:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800767a:	d102      	bne.n	8007682 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	2b00      	cmp	r3, #0
 8007680:	d1f2      	bne.n	8007668 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007682:	4b10      	ldr	r3, [pc, #64]	@ (80076c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007684:	695b      	ldr	r3, [r3, #20]
 8007686:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800768a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800768e:	d112      	bne.n	80076b6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007690:	2303      	movs	r3, #3
 8007692:	e011      	b.n	80076b8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007694:	4b0b      	ldr	r3, [pc, #44]	@ (80076c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007696:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800769a:	4a0a      	ldr	r2, [pc, #40]	@ (80076c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800769c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80076a0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80076a4:	e007      	b.n	80076b6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80076a6:	4b07      	ldr	r3, [pc, #28]	@ (80076c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80076ae:	4a05      	ldr	r2, [pc, #20]	@ (80076c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80076b0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80076b4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80076b6:	2300      	movs	r3, #0
}
 80076b8:	4618      	mov	r0, r3
 80076ba:	3714      	adds	r7, #20
 80076bc:	46bd      	mov	sp, r7
 80076be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c2:	4770      	bx	lr
 80076c4:	40007000 	.word	0x40007000
 80076c8:	20000008 	.word	0x20000008
 80076cc:	431bde83 	.word	0x431bde83

080076d0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80076d0:	b480      	push	{r7}
 80076d2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80076d4:	4b05      	ldr	r3, [pc, #20]	@ (80076ec <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80076d6:	689b      	ldr	r3, [r3, #8]
 80076d8:	4a04      	ldr	r2, [pc, #16]	@ (80076ec <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80076da:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80076de:	6093      	str	r3, [r2, #8]
}
 80076e0:	bf00      	nop
 80076e2:	46bd      	mov	sp, r7
 80076e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e8:	4770      	bx	lr
 80076ea:	bf00      	nop
 80076ec:	40007000 	.word	0x40007000

080076f0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80076f0:	b580      	push	{r7, lr}
 80076f2:	b088      	sub	sp, #32
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d101      	bne.n	8007702 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80076fe:	2301      	movs	r3, #1
 8007700:	e2fe      	b.n	8007d00 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	f003 0301 	and.w	r3, r3, #1
 800770a:	2b00      	cmp	r3, #0
 800770c:	d075      	beq.n	80077fa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800770e:	4b97      	ldr	r3, [pc, #604]	@ (800796c <HAL_RCC_OscConfig+0x27c>)
 8007710:	689b      	ldr	r3, [r3, #8]
 8007712:	f003 030c 	and.w	r3, r3, #12
 8007716:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007718:	4b94      	ldr	r3, [pc, #592]	@ (800796c <HAL_RCC_OscConfig+0x27c>)
 800771a:	68db      	ldr	r3, [r3, #12]
 800771c:	f003 0303 	and.w	r3, r3, #3
 8007720:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8007722:	69bb      	ldr	r3, [r7, #24]
 8007724:	2b0c      	cmp	r3, #12
 8007726:	d102      	bne.n	800772e <HAL_RCC_OscConfig+0x3e>
 8007728:	697b      	ldr	r3, [r7, #20]
 800772a:	2b03      	cmp	r3, #3
 800772c:	d002      	beq.n	8007734 <HAL_RCC_OscConfig+0x44>
 800772e:	69bb      	ldr	r3, [r7, #24]
 8007730:	2b08      	cmp	r3, #8
 8007732:	d10b      	bne.n	800774c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007734:	4b8d      	ldr	r3, [pc, #564]	@ (800796c <HAL_RCC_OscConfig+0x27c>)
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800773c:	2b00      	cmp	r3, #0
 800773e:	d05b      	beq.n	80077f8 <HAL_RCC_OscConfig+0x108>
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	685b      	ldr	r3, [r3, #4]
 8007744:	2b00      	cmp	r3, #0
 8007746:	d157      	bne.n	80077f8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007748:	2301      	movs	r3, #1
 800774a:	e2d9      	b.n	8007d00 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	685b      	ldr	r3, [r3, #4]
 8007750:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007754:	d106      	bne.n	8007764 <HAL_RCC_OscConfig+0x74>
 8007756:	4b85      	ldr	r3, [pc, #532]	@ (800796c <HAL_RCC_OscConfig+0x27c>)
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	4a84      	ldr	r2, [pc, #528]	@ (800796c <HAL_RCC_OscConfig+0x27c>)
 800775c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007760:	6013      	str	r3, [r2, #0]
 8007762:	e01d      	b.n	80077a0 <HAL_RCC_OscConfig+0xb0>
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	685b      	ldr	r3, [r3, #4]
 8007768:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800776c:	d10c      	bne.n	8007788 <HAL_RCC_OscConfig+0x98>
 800776e:	4b7f      	ldr	r3, [pc, #508]	@ (800796c <HAL_RCC_OscConfig+0x27c>)
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	4a7e      	ldr	r2, [pc, #504]	@ (800796c <HAL_RCC_OscConfig+0x27c>)
 8007774:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007778:	6013      	str	r3, [r2, #0]
 800777a:	4b7c      	ldr	r3, [pc, #496]	@ (800796c <HAL_RCC_OscConfig+0x27c>)
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	4a7b      	ldr	r2, [pc, #492]	@ (800796c <HAL_RCC_OscConfig+0x27c>)
 8007780:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007784:	6013      	str	r3, [r2, #0]
 8007786:	e00b      	b.n	80077a0 <HAL_RCC_OscConfig+0xb0>
 8007788:	4b78      	ldr	r3, [pc, #480]	@ (800796c <HAL_RCC_OscConfig+0x27c>)
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	4a77      	ldr	r2, [pc, #476]	@ (800796c <HAL_RCC_OscConfig+0x27c>)
 800778e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007792:	6013      	str	r3, [r2, #0]
 8007794:	4b75      	ldr	r3, [pc, #468]	@ (800796c <HAL_RCC_OscConfig+0x27c>)
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	4a74      	ldr	r2, [pc, #464]	@ (800796c <HAL_RCC_OscConfig+0x27c>)
 800779a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800779e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	685b      	ldr	r3, [r3, #4]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d013      	beq.n	80077d0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077a8:	f7fa fc12 	bl	8001fd0 <HAL_GetTick>
 80077ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80077ae:	e008      	b.n	80077c2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80077b0:	f7fa fc0e 	bl	8001fd0 <HAL_GetTick>
 80077b4:	4602      	mov	r2, r0
 80077b6:	693b      	ldr	r3, [r7, #16]
 80077b8:	1ad3      	subs	r3, r2, r3
 80077ba:	2b64      	cmp	r3, #100	@ 0x64
 80077bc:	d901      	bls.n	80077c2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80077be:	2303      	movs	r3, #3
 80077c0:	e29e      	b.n	8007d00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80077c2:	4b6a      	ldr	r3, [pc, #424]	@ (800796c <HAL_RCC_OscConfig+0x27c>)
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d0f0      	beq.n	80077b0 <HAL_RCC_OscConfig+0xc0>
 80077ce:	e014      	b.n	80077fa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077d0:	f7fa fbfe 	bl	8001fd0 <HAL_GetTick>
 80077d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80077d6:	e008      	b.n	80077ea <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80077d8:	f7fa fbfa 	bl	8001fd0 <HAL_GetTick>
 80077dc:	4602      	mov	r2, r0
 80077de:	693b      	ldr	r3, [r7, #16]
 80077e0:	1ad3      	subs	r3, r2, r3
 80077e2:	2b64      	cmp	r3, #100	@ 0x64
 80077e4:	d901      	bls.n	80077ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80077e6:	2303      	movs	r3, #3
 80077e8:	e28a      	b.n	8007d00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80077ea:	4b60      	ldr	r3, [pc, #384]	@ (800796c <HAL_RCC_OscConfig+0x27c>)
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d1f0      	bne.n	80077d8 <HAL_RCC_OscConfig+0xe8>
 80077f6:	e000      	b.n	80077fa <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80077f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	f003 0302 	and.w	r3, r3, #2
 8007802:	2b00      	cmp	r3, #0
 8007804:	d075      	beq.n	80078f2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007806:	4b59      	ldr	r3, [pc, #356]	@ (800796c <HAL_RCC_OscConfig+0x27c>)
 8007808:	689b      	ldr	r3, [r3, #8]
 800780a:	f003 030c 	and.w	r3, r3, #12
 800780e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007810:	4b56      	ldr	r3, [pc, #344]	@ (800796c <HAL_RCC_OscConfig+0x27c>)
 8007812:	68db      	ldr	r3, [r3, #12]
 8007814:	f003 0303 	and.w	r3, r3, #3
 8007818:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800781a:	69bb      	ldr	r3, [r7, #24]
 800781c:	2b0c      	cmp	r3, #12
 800781e:	d102      	bne.n	8007826 <HAL_RCC_OscConfig+0x136>
 8007820:	697b      	ldr	r3, [r7, #20]
 8007822:	2b02      	cmp	r3, #2
 8007824:	d002      	beq.n	800782c <HAL_RCC_OscConfig+0x13c>
 8007826:	69bb      	ldr	r3, [r7, #24]
 8007828:	2b04      	cmp	r3, #4
 800782a:	d11f      	bne.n	800786c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800782c:	4b4f      	ldr	r3, [pc, #316]	@ (800796c <HAL_RCC_OscConfig+0x27c>)
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007834:	2b00      	cmp	r3, #0
 8007836:	d005      	beq.n	8007844 <HAL_RCC_OscConfig+0x154>
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	68db      	ldr	r3, [r3, #12]
 800783c:	2b00      	cmp	r3, #0
 800783e:	d101      	bne.n	8007844 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8007840:	2301      	movs	r3, #1
 8007842:	e25d      	b.n	8007d00 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007844:	4b49      	ldr	r3, [pc, #292]	@ (800796c <HAL_RCC_OscConfig+0x27c>)
 8007846:	685b      	ldr	r3, [r3, #4]
 8007848:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	691b      	ldr	r3, [r3, #16]
 8007850:	061b      	lsls	r3, r3, #24
 8007852:	4946      	ldr	r1, [pc, #280]	@ (800796c <HAL_RCC_OscConfig+0x27c>)
 8007854:	4313      	orrs	r3, r2
 8007856:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007858:	4b45      	ldr	r3, [pc, #276]	@ (8007970 <HAL_RCC_OscConfig+0x280>)
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	4618      	mov	r0, r3
 800785e:	f7fa fa6b 	bl	8001d38 <HAL_InitTick>
 8007862:	4603      	mov	r3, r0
 8007864:	2b00      	cmp	r3, #0
 8007866:	d043      	beq.n	80078f0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8007868:	2301      	movs	r3, #1
 800786a:	e249      	b.n	8007d00 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	68db      	ldr	r3, [r3, #12]
 8007870:	2b00      	cmp	r3, #0
 8007872:	d023      	beq.n	80078bc <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007874:	4b3d      	ldr	r3, [pc, #244]	@ (800796c <HAL_RCC_OscConfig+0x27c>)
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	4a3c      	ldr	r2, [pc, #240]	@ (800796c <HAL_RCC_OscConfig+0x27c>)
 800787a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800787e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007880:	f7fa fba6 	bl	8001fd0 <HAL_GetTick>
 8007884:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007886:	e008      	b.n	800789a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007888:	f7fa fba2 	bl	8001fd0 <HAL_GetTick>
 800788c:	4602      	mov	r2, r0
 800788e:	693b      	ldr	r3, [r7, #16]
 8007890:	1ad3      	subs	r3, r2, r3
 8007892:	2b02      	cmp	r3, #2
 8007894:	d901      	bls.n	800789a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8007896:	2303      	movs	r3, #3
 8007898:	e232      	b.n	8007d00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800789a:	4b34      	ldr	r3, [pc, #208]	@ (800796c <HAL_RCC_OscConfig+0x27c>)
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d0f0      	beq.n	8007888 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80078a6:	4b31      	ldr	r3, [pc, #196]	@ (800796c <HAL_RCC_OscConfig+0x27c>)
 80078a8:	685b      	ldr	r3, [r3, #4]
 80078aa:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	691b      	ldr	r3, [r3, #16]
 80078b2:	061b      	lsls	r3, r3, #24
 80078b4:	492d      	ldr	r1, [pc, #180]	@ (800796c <HAL_RCC_OscConfig+0x27c>)
 80078b6:	4313      	orrs	r3, r2
 80078b8:	604b      	str	r3, [r1, #4]
 80078ba:	e01a      	b.n	80078f2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80078bc:	4b2b      	ldr	r3, [pc, #172]	@ (800796c <HAL_RCC_OscConfig+0x27c>)
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	4a2a      	ldr	r2, [pc, #168]	@ (800796c <HAL_RCC_OscConfig+0x27c>)
 80078c2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80078c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078c8:	f7fa fb82 	bl	8001fd0 <HAL_GetTick>
 80078cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80078ce:	e008      	b.n	80078e2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80078d0:	f7fa fb7e 	bl	8001fd0 <HAL_GetTick>
 80078d4:	4602      	mov	r2, r0
 80078d6:	693b      	ldr	r3, [r7, #16]
 80078d8:	1ad3      	subs	r3, r2, r3
 80078da:	2b02      	cmp	r3, #2
 80078dc:	d901      	bls.n	80078e2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80078de:	2303      	movs	r3, #3
 80078e0:	e20e      	b.n	8007d00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80078e2:	4b22      	ldr	r3, [pc, #136]	@ (800796c <HAL_RCC_OscConfig+0x27c>)
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d1f0      	bne.n	80078d0 <HAL_RCC_OscConfig+0x1e0>
 80078ee:	e000      	b.n	80078f2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80078f0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	f003 0308 	and.w	r3, r3, #8
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d041      	beq.n	8007982 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	695b      	ldr	r3, [r3, #20]
 8007902:	2b00      	cmp	r3, #0
 8007904:	d01c      	beq.n	8007940 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007906:	4b19      	ldr	r3, [pc, #100]	@ (800796c <HAL_RCC_OscConfig+0x27c>)
 8007908:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800790c:	4a17      	ldr	r2, [pc, #92]	@ (800796c <HAL_RCC_OscConfig+0x27c>)
 800790e:	f043 0301 	orr.w	r3, r3, #1
 8007912:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007916:	f7fa fb5b 	bl	8001fd0 <HAL_GetTick>
 800791a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800791c:	e008      	b.n	8007930 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800791e:	f7fa fb57 	bl	8001fd0 <HAL_GetTick>
 8007922:	4602      	mov	r2, r0
 8007924:	693b      	ldr	r3, [r7, #16]
 8007926:	1ad3      	subs	r3, r2, r3
 8007928:	2b02      	cmp	r3, #2
 800792a:	d901      	bls.n	8007930 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800792c:	2303      	movs	r3, #3
 800792e:	e1e7      	b.n	8007d00 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007930:	4b0e      	ldr	r3, [pc, #56]	@ (800796c <HAL_RCC_OscConfig+0x27c>)
 8007932:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007936:	f003 0302 	and.w	r3, r3, #2
 800793a:	2b00      	cmp	r3, #0
 800793c:	d0ef      	beq.n	800791e <HAL_RCC_OscConfig+0x22e>
 800793e:	e020      	b.n	8007982 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007940:	4b0a      	ldr	r3, [pc, #40]	@ (800796c <HAL_RCC_OscConfig+0x27c>)
 8007942:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007946:	4a09      	ldr	r2, [pc, #36]	@ (800796c <HAL_RCC_OscConfig+0x27c>)
 8007948:	f023 0301 	bic.w	r3, r3, #1
 800794c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007950:	f7fa fb3e 	bl	8001fd0 <HAL_GetTick>
 8007954:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007956:	e00d      	b.n	8007974 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007958:	f7fa fb3a 	bl	8001fd0 <HAL_GetTick>
 800795c:	4602      	mov	r2, r0
 800795e:	693b      	ldr	r3, [r7, #16]
 8007960:	1ad3      	subs	r3, r2, r3
 8007962:	2b02      	cmp	r3, #2
 8007964:	d906      	bls.n	8007974 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007966:	2303      	movs	r3, #3
 8007968:	e1ca      	b.n	8007d00 <HAL_RCC_OscConfig+0x610>
 800796a:	bf00      	nop
 800796c:	40021000 	.word	0x40021000
 8007970:	2000000c 	.word	0x2000000c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007974:	4b8c      	ldr	r3, [pc, #560]	@ (8007ba8 <HAL_RCC_OscConfig+0x4b8>)
 8007976:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800797a:	f003 0302 	and.w	r3, r3, #2
 800797e:	2b00      	cmp	r3, #0
 8007980:	d1ea      	bne.n	8007958 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	f003 0304 	and.w	r3, r3, #4
 800798a:	2b00      	cmp	r3, #0
 800798c:	f000 80a6 	beq.w	8007adc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007990:	2300      	movs	r3, #0
 8007992:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007994:	4b84      	ldr	r3, [pc, #528]	@ (8007ba8 <HAL_RCC_OscConfig+0x4b8>)
 8007996:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007998:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800799c:	2b00      	cmp	r3, #0
 800799e:	d101      	bne.n	80079a4 <HAL_RCC_OscConfig+0x2b4>
 80079a0:	2301      	movs	r3, #1
 80079a2:	e000      	b.n	80079a6 <HAL_RCC_OscConfig+0x2b6>
 80079a4:	2300      	movs	r3, #0
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d00d      	beq.n	80079c6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80079aa:	4b7f      	ldr	r3, [pc, #508]	@ (8007ba8 <HAL_RCC_OscConfig+0x4b8>)
 80079ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80079ae:	4a7e      	ldr	r2, [pc, #504]	@ (8007ba8 <HAL_RCC_OscConfig+0x4b8>)
 80079b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80079b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80079b6:	4b7c      	ldr	r3, [pc, #496]	@ (8007ba8 <HAL_RCC_OscConfig+0x4b8>)
 80079b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80079ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80079be:	60fb      	str	r3, [r7, #12]
 80079c0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80079c2:	2301      	movs	r3, #1
 80079c4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80079c6:	4b79      	ldr	r3, [pc, #484]	@ (8007bac <HAL_RCC_OscConfig+0x4bc>)
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d118      	bne.n	8007a04 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80079d2:	4b76      	ldr	r3, [pc, #472]	@ (8007bac <HAL_RCC_OscConfig+0x4bc>)
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	4a75      	ldr	r2, [pc, #468]	@ (8007bac <HAL_RCC_OscConfig+0x4bc>)
 80079d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80079dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80079de:	f7fa faf7 	bl	8001fd0 <HAL_GetTick>
 80079e2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80079e4:	e008      	b.n	80079f8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80079e6:	f7fa faf3 	bl	8001fd0 <HAL_GetTick>
 80079ea:	4602      	mov	r2, r0
 80079ec:	693b      	ldr	r3, [r7, #16]
 80079ee:	1ad3      	subs	r3, r2, r3
 80079f0:	2b02      	cmp	r3, #2
 80079f2:	d901      	bls.n	80079f8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80079f4:	2303      	movs	r3, #3
 80079f6:	e183      	b.n	8007d00 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80079f8:	4b6c      	ldr	r3, [pc, #432]	@ (8007bac <HAL_RCC_OscConfig+0x4bc>)
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d0f0      	beq.n	80079e6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	689b      	ldr	r3, [r3, #8]
 8007a08:	2b01      	cmp	r3, #1
 8007a0a:	d108      	bne.n	8007a1e <HAL_RCC_OscConfig+0x32e>
 8007a0c:	4b66      	ldr	r3, [pc, #408]	@ (8007ba8 <HAL_RCC_OscConfig+0x4b8>)
 8007a0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a12:	4a65      	ldr	r2, [pc, #404]	@ (8007ba8 <HAL_RCC_OscConfig+0x4b8>)
 8007a14:	f043 0301 	orr.w	r3, r3, #1
 8007a18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007a1c:	e024      	b.n	8007a68 <HAL_RCC_OscConfig+0x378>
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	689b      	ldr	r3, [r3, #8]
 8007a22:	2b05      	cmp	r3, #5
 8007a24:	d110      	bne.n	8007a48 <HAL_RCC_OscConfig+0x358>
 8007a26:	4b60      	ldr	r3, [pc, #384]	@ (8007ba8 <HAL_RCC_OscConfig+0x4b8>)
 8007a28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a2c:	4a5e      	ldr	r2, [pc, #376]	@ (8007ba8 <HAL_RCC_OscConfig+0x4b8>)
 8007a2e:	f043 0304 	orr.w	r3, r3, #4
 8007a32:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007a36:	4b5c      	ldr	r3, [pc, #368]	@ (8007ba8 <HAL_RCC_OscConfig+0x4b8>)
 8007a38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a3c:	4a5a      	ldr	r2, [pc, #360]	@ (8007ba8 <HAL_RCC_OscConfig+0x4b8>)
 8007a3e:	f043 0301 	orr.w	r3, r3, #1
 8007a42:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007a46:	e00f      	b.n	8007a68 <HAL_RCC_OscConfig+0x378>
 8007a48:	4b57      	ldr	r3, [pc, #348]	@ (8007ba8 <HAL_RCC_OscConfig+0x4b8>)
 8007a4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a4e:	4a56      	ldr	r2, [pc, #344]	@ (8007ba8 <HAL_RCC_OscConfig+0x4b8>)
 8007a50:	f023 0301 	bic.w	r3, r3, #1
 8007a54:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007a58:	4b53      	ldr	r3, [pc, #332]	@ (8007ba8 <HAL_RCC_OscConfig+0x4b8>)
 8007a5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a5e:	4a52      	ldr	r2, [pc, #328]	@ (8007ba8 <HAL_RCC_OscConfig+0x4b8>)
 8007a60:	f023 0304 	bic.w	r3, r3, #4
 8007a64:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	689b      	ldr	r3, [r3, #8]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d016      	beq.n	8007a9e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a70:	f7fa faae 	bl	8001fd0 <HAL_GetTick>
 8007a74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007a76:	e00a      	b.n	8007a8e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007a78:	f7fa faaa 	bl	8001fd0 <HAL_GetTick>
 8007a7c:	4602      	mov	r2, r0
 8007a7e:	693b      	ldr	r3, [r7, #16]
 8007a80:	1ad3      	subs	r3, r2, r3
 8007a82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007a86:	4293      	cmp	r3, r2
 8007a88:	d901      	bls.n	8007a8e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8007a8a:	2303      	movs	r3, #3
 8007a8c:	e138      	b.n	8007d00 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007a8e:	4b46      	ldr	r3, [pc, #280]	@ (8007ba8 <HAL_RCC_OscConfig+0x4b8>)
 8007a90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a94:	f003 0302 	and.w	r3, r3, #2
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d0ed      	beq.n	8007a78 <HAL_RCC_OscConfig+0x388>
 8007a9c:	e015      	b.n	8007aca <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a9e:	f7fa fa97 	bl	8001fd0 <HAL_GetTick>
 8007aa2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007aa4:	e00a      	b.n	8007abc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007aa6:	f7fa fa93 	bl	8001fd0 <HAL_GetTick>
 8007aaa:	4602      	mov	r2, r0
 8007aac:	693b      	ldr	r3, [r7, #16]
 8007aae:	1ad3      	subs	r3, r2, r3
 8007ab0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007ab4:	4293      	cmp	r3, r2
 8007ab6:	d901      	bls.n	8007abc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8007ab8:	2303      	movs	r3, #3
 8007aba:	e121      	b.n	8007d00 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007abc:	4b3a      	ldr	r3, [pc, #232]	@ (8007ba8 <HAL_RCC_OscConfig+0x4b8>)
 8007abe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ac2:	f003 0302 	and.w	r3, r3, #2
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d1ed      	bne.n	8007aa6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007aca:	7ffb      	ldrb	r3, [r7, #31]
 8007acc:	2b01      	cmp	r3, #1
 8007ace:	d105      	bne.n	8007adc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007ad0:	4b35      	ldr	r3, [pc, #212]	@ (8007ba8 <HAL_RCC_OscConfig+0x4b8>)
 8007ad2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ad4:	4a34      	ldr	r2, [pc, #208]	@ (8007ba8 <HAL_RCC_OscConfig+0x4b8>)
 8007ad6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007ada:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	f003 0320 	and.w	r3, r3, #32
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d03c      	beq.n	8007b62 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	699b      	ldr	r3, [r3, #24]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d01c      	beq.n	8007b2a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007af0:	4b2d      	ldr	r3, [pc, #180]	@ (8007ba8 <HAL_RCC_OscConfig+0x4b8>)
 8007af2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007af6:	4a2c      	ldr	r2, [pc, #176]	@ (8007ba8 <HAL_RCC_OscConfig+0x4b8>)
 8007af8:	f043 0301 	orr.w	r3, r3, #1
 8007afc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007b00:	f7fa fa66 	bl	8001fd0 <HAL_GetTick>
 8007b04:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007b06:	e008      	b.n	8007b1a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007b08:	f7fa fa62 	bl	8001fd0 <HAL_GetTick>
 8007b0c:	4602      	mov	r2, r0
 8007b0e:	693b      	ldr	r3, [r7, #16]
 8007b10:	1ad3      	subs	r3, r2, r3
 8007b12:	2b02      	cmp	r3, #2
 8007b14:	d901      	bls.n	8007b1a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8007b16:	2303      	movs	r3, #3
 8007b18:	e0f2      	b.n	8007d00 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007b1a:	4b23      	ldr	r3, [pc, #140]	@ (8007ba8 <HAL_RCC_OscConfig+0x4b8>)
 8007b1c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007b20:	f003 0302 	and.w	r3, r3, #2
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d0ef      	beq.n	8007b08 <HAL_RCC_OscConfig+0x418>
 8007b28:	e01b      	b.n	8007b62 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007b2a:	4b1f      	ldr	r3, [pc, #124]	@ (8007ba8 <HAL_RCC_OscConfig+0x4b8>)
 8007b2c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007b30:	4a1d      	ldr	r2, [pc, #116]	@ (8007ba8 <HAL_RCC_OscConfig+0x4b8>)
 8007b32:	f023 0301 	bic.w	r3, r3, #1
 8007b36:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007b3a:	f7fa fa49 	bl	8001fd0 <HAL_GetTick>
 8007b3e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007b40:	e008      	b.n	8007b54 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007b42:	f7fa fa45 	bl	8001fd0 <HAL_GetTick>
 8007b46:	4602      	mov	r2, r0
 8007b48:	693b      	ldr	r3, [r7, #16]
 8007b4a:	1ad3      	subs	r3, r2, r3
 8007b4c:	2b02      	cmp	r3, #2
 8007b4e:	d901      	bls.n	8007b54 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8007b50:	2303      	movs	r3, #3
 8007b52:	e0d5      	b.n	8007d00 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007b54:	4b14      	ldr	r3, [pc, #80]	@ (8007ba8 <HAL_RCC_OscConfig+0x4b8>)
 8007b56:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007b5a:	f003 0302 	and.w	r3, r3, #2
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d1ef      	bne.n	8007b42 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	69db      	ldr	r3, [r3, #28]
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	f000 80c9 	beq.w	8007cfe <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007b6c:	4b0e      	ldr	r3, [pc, #56]	@ (8007ba8 <HAL_RCC_OscConfig+0x4b8>)
 8007b6e:	689b      	ldr	r3, [r3, #8]
 8007b70:	f003 030c 	and.w	r3, r3, #12
 8007b74:	2b0c      	cmp	r3, #12
 8007b76:	f000 8083 	beq.w	8007c80 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	69db      	ldr	r3, [r3, #28]
 8007b7e:	2b02      	cmp	r3, #2
 8007b80:	d15e      	bne.n	8007c40 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007b82:	4b09      	ldr	r3, [pc, #36]	@ (8007ba8 <HAL_RCC_OscConfig+0x4b8>)
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	4a08      	ldr	r2, [pc, #32]	@ (8007ba8 <HAL_RCC_OscConfig+0x4b8>)
 8007b88:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007b8c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b8e:	f7fa fa1f 	bl	8001fd0 <HAL_GetTick>
 8007b92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007b94:	e00c      	b.n	8007bb0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007b96:	f7fa fa1b 	bl	8001fd0 <HAL_GetTick>
 8007b9a:	4602      	mov	r2, r0
 8007b9c:	693b      	ldr	r3, [r7, #16]
 8007b9e:	1ad3      	subs	r3, r2, r3
 8007ba0:	2b02      	cmp	r3, #2
 8007ba2:	d905      	bls.n	8007bb0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8007ba4:	2303      	movs	r3, #3
 8007ba6:	e0ab      	b.n	8007d00 <HAL_RCC_OscConfig+0x610>
 8007ba8:	40021000 	.word	0x40021000
 8007bac:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007bb0:	4b55      	ldr	r3, [pc, #340]	@ (8007d08 <HAL_RCC_OscConfig+0x618>)
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d1ec      	bne.n	8007b96 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007bbc:	4b52      	ldr	r3, [pc, #328]	@ (8007d08 <HAL_RCC_OscConfig+0x618>)
 8007bbe:	68da      	ldr	r2, [r3, #12]
 8007bc0:	4b52      	ldr	r3, [pc, #328]	@ (8007d0c <HAL_RCC_OscConfig+0x61c>)
 8007bc2:	4013      	ands	r3, r2
 8007bc4:	687a      	ldr	r2, [r7, #4]
 8007bc6:	6a11      	ldr	r1, [r2, #32]
 8007bc8:	687a      	ldr	r2, [r7, #4]
 8007bca:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007bcc:	3a01      	subs	r2, #1
 8007bce:	0112      	lsls	r2, r2, #4
 8007bd0:	4311      	orrs	r1, r2
 8007bd2:	687a      	ldr	r2, [r7, #4]
 8007bd4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007bd6:	0212      	lsls	r2, r2, #8
 8007bd8:	4311      	orrs	r1, r2
 8007bda:	687a      	ldr	r2, [r7, #4]
 8007bdc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007bde:	0852      	lsrs	r2, r2, #1
 8007be0:	3a01      	subs	r2, #1
 8007be2:	0552      	lsls	r2, r2, #21
 8007be4:	4311      	orrs	r1, r2
 8007be6:	687a      	ldr	r2, [r7, #4]
 8007be8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007bea:	0852      	lsrs	r2, r2, #1
 8007bec:	3a01      	subs	r2, #1
 8007bee:	0652      	lsls	r2, r2, #25
 8007bf0:	4311      	orrs	r1, r2
 8007bf2:	687a      	ldr	r2, [r7, #4]
 8007bf4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007bf6:	06d2      	lsls	r2, r2, #27
 8007bf8:	430a      	orrs	r2, r1
 8007bfa:	4943      	ldr	r1, [pc, #268]	@ (8007d08 <HAL_RCC_OscConfig+0x618>)
 8007bfc:	4313      	orrs	r3, r2
 8007bfe:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007c00:	4b41      	ldr	r3, [pc, #260]	@ (8007d08 <HAL_RCC_OscConfig+0x618>)
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	4a40      	ldr	r2, [pc, #256]	@ (8007d08 <HAL_RCC_OscConfig+0x618>)
 8007c06:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007c0a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007c0c:	4b3e      	ldr	r3, [pc, #248]	@ (8007d08 <HAL_RCC_OscConfig+0x618>)
 8007c0e:	68db      	ldr	r3, [r3, #12]
 8007c10:	4a3d      	ldr	r2, [pc, #244]	@ (8007d08 <HAL_RCC_OscConfig+0x618>)
 8007c12:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007c16:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c18:	f7fa f9da 	bl	8001fd0 <HAL_GetTick>
 8007c1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007c1e:	e008      	b.n	8007c32 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007c20:	f7fa f9d6 	bl	8001fd0 <HAL_GetTick>
 8007c24:	4602      	mov	r2, r0
 8007c26:	693b      	ldr	r3, [r7, #16]
 8007c28:	1ad3      	subs	r3, r2, r3
 8007c2a:	2b02      	cmp	r3, #2
 8007c2c:	d901      	bls.n	8007c32 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8007c2e:	2303      	movs	r3, #3
 8007c30:	e066      	b.n	8007d00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007c32:	4b35      	ldr	r3, [pc, #212]	@ (8007d08 <HAL_RCC_OscConfig+0x618>)
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d0f0      	beq.n	8007c20 <HAL_RCC_OscConfig+0x530>
 8007c3e:	e05e      	b.n	8007cfe <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007c40:	4b31      	ldr	r3, [pc, #196]	@ (8007d08 <HAL_RCC_OscConfig+0x618>)
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	4a30      	ldr	r2, [pc, #192]	@ (8007d08 <HAL_RCC_OscConfig+0x618>)
 8007c46:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007c4a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c4c:	f7fa f9c0 	bl	8001fd0 <HAL_GetTick>
 8007c50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007c52:	e008      	b.n	8007c66 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007c54:	f7fa f9bc 	bl	8001fd0 <HAL_GetTick>
 8007c58:	4602      	mov	r2, r0
 8007c5a:	693b      	ldr	r3, [r7, #16]
 8007c5c:	1ad3      	subs	r3, r2, r3
 8007c5e:	2b02      	cmp	r3, #2
 8007c60:	d901      	bls.n	8007c66 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8007c62:	2303      	movs	r3, #3
 8007c64:	e04c      	b.n	8007d00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007c66:	4b28      	ldr	r3, [pc, #160]	@ (8007d08 <HAL_RCC_OscConfig+0x618>)
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d1f0      	bne.n	8007c54 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8007c72:	4b25      	ldr	r3, [pc, #148]	@ (8007d08 <HAL_RCC_OscConfig+0x618>)
 8007c74:	68da      	ldr	r2, [r3, #12]
 8007c76:	4924      	ldr	r1, [pc, #144]	@ (8007d08 <HAL_RCC_OscConfig+0x618>)
 8007c78:	4b25      	ldr	r3, [pc, #148]	@ (8007d10 <HAL_RCC_OscConfig+0x620>)
 8007c7a:	4013      	ands	r3, r2
 8007c7c:	60cb      	str	r3, [r1, #12]
 8007c7e:	e03e      	b.n	8007cfe <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	69db      	ldr	r3, [r3, #28]
 8007c84:	2b01      	cmp	r3, #1
 8007c86:	d101      	bne.n	8007c8c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8007c88:	2301      	movs	r3, #1
 8007c8a:	e039      	b.n	8007d00 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8007c8c:	4b1e      	ldr	r3, [pc, #120]	@ (8007d08 <HAL_RCC_OscConfig+0x618>)
 8007c8e:	68db      	ldr	r3, [r3, #12]
 8007c90:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007c92:	697b      	ldr	r3, [r7, #20]
 8007c94:	f003 0203 	and.w	r2, r3, #3
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	6a1b      	ldr	r3, [r3, #32]
 8007c9c:	429a      	cmp	r2, r3
 8007c9e:	d12c      	bne.n	8007cfa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007ca0:	697b      	ldr	r3, [r7, #20]
 8007ca2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007caa:	3b01      	subs	r3, #1
 8007cac:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007cae:	429a      	cmp	r2, r3
 8007cb0:	d123      	bne.n	8007cfa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007cb2:	697b      	ldr	r3, [r7, #20]
 8007cb4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cbc:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007cbe:	429a      	cmp	r2, r3
 8007cc0:	d11b      	bne.n	8007cfa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007cc2:	697b      	ldr	r3, [r7, #20]
 8007cc4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ccc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007cce:	429a      	cmp	r2, r3
 8007cd0:	d113      	bne.n	8007cfa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007cd2:	697b      	ldr	r3, [r7, #20]
 8007cd4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cdc:	085b      	lsrs	r3, r3, #1
 8007cde:	3b01      	subs	r3, #1
 8007ce0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007ce2:	429a      	cmp	r2, r3
 8007ce4:	d109      	bne.n	8007cfa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007ce6:	697b      	ldr	r3, [r7, #20]
 8007ce8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007cf0:	085b      	lsrs	r3, r3, #1
 8007cf2:	3b01      	subs	r3, #1
 8007cf4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007cf6:	429a      	cmp	r2, r3
 8007cf8:	d001      	beq.n	8007cfe <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8007cfa:	2301      	movs	r3, #1
 8007cfc:	e000      	b.n	8007d00 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8007cfe:	2300      	movs	r3, #0
}
 8007d00:	4618      	mov	r0, r3
 8007d02:	3720      	adds	r7, #32
 8007d04:	46bd      	mov	sp, r7
 8007d06:	bd80      	pop	{r7, pc}
 8007d08:	40021000 	.word	0x40021000
 8007d0c:	019f800c 	.word	0x019f800c
 8007d10:	feeefffc 	.word	0xfeeefffc

08007d14 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007d14:	b580      	push	{r7, lr}
 8007d16:	b086      	sub	sp, #24
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
 8007d1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8007d1e:	2300      	movs	r3, #0
 8007d20:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d101      	bne.n	8007d2c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007d28:	2301      	movs	r3, #1
 8007d2a:	e11e      	b.n	8007f6a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007d2c:	4b91      	ldr	r3, [pc, #580]	@ (8007f74 <HAL_RCC_ClockConfig+0x260>)
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	f003 030f 	and.w	r3, r3, #15
 8007d34:	683a      	ldr	r2, [r7, #0]
 8007d36:	429a      	cmp	r2, r3
 8007d38:	d910      	bls.n	8007d5c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007d3a:	4b8e      	ldr	r3, [pc, #568]	@ (8007f74 <HAL_RCC_ClockConfig+0x260>)
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	f023 020f 	bic.w	r2, r3, #15
 8007d42:	498c      	ldr	r1, [pc, #560]	@ (8007f74 <HAL_RCC_ClockConfig+0x260>)
 8007d44:	683b      	ldr	r3, [r7, #0]
 8007d46:	4313      	orrs	r3, r2
 8007d48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007d4a:	4b8a      	ldr	r3, [pc, #552]	@ (8007f74 <HAL_RCC_ClockConfig+0x260>)
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	f003 030f 	and.w	r3, r3, #15
 8007d52:	683a      	ldr	r2, [r7, #0]
 8007d54:	429a      	cmp	r2, r3
 8007d56:	d001      	beq.n	8007d5c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007d58:	2301      	movs	r3, #1
 8007d5a:	e106      	b.n	8007f6a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	f003 0301 	and.w	r3, r3, #1
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d073      	beq.n	8007e50 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	685b      	ldr	r3, [r3, #4]
 8007d6c:	2b03      	cmp	r3, #3
 8007d6e:	d129      	bne.n	8007dc4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007d70:	4b81      	ldr	r3, [pc, #516]	@ (8007f78 <HAL_RCC_ClockConfig+0x264>)
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d101      	bne.n	8007d80 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8007d7c:	2301      	movs	r3, #1
 8007d7e:	e0f4      	b.n	8007f6a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8007d80:	f000 f9d0 	bl	8008124 <RCC_GetSysClockFreqFromPLLSource>
 8007d84:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8007d86:	693b      	ldr	r3, [r7, #16]
 8007d88:	4a7c      	ldr	r2, [pc, #496]	@ (8007f7c <HAL_RCC_ClockConfig+0x268>)
 8007d8a:	4293      	cmp	r3, r2
 8007d8c:	d93f      	bls.n	8007e0e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007d8e:	4b7a      	ldr	r3, [pc, #488]	@ (8007f78 <HAL_RCC_ClockConfig+0x264>)
 8007d90:	689b      	ldr	r3, [r3, #8]
 8007d92:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d009      	beq.n	8007dae <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d033      	beq.n	8007e0e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d12f      	bne.n	8007e0e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007dae:	4b72      	ldr	r3, [pc, #456]	@ (8007f78 <HAL_RCC_ClockConfig+0x264>)
 8007db0:	689b      	ldr	r3, [r3, #8]
 8007db2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007db6:	4a70      	ldr	r2, [pc, #448]	@ (8007f78 <HAL_RCC_ClockConfig+0x264>)
 8007db8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007dbc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8007dbe:	2380      	movs	r3, #128	@ 0x80
 8007dc0:	617b      	str	r3, [r7, #20]
 8007dc2:	e024      	b.n	8007e0e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	685b      	ldr	r3, [r3, #4]
 8007dc8:	2b02      	cmp	r3, #2
 8007dca:	d107      	bne.n	8007ddc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007dcc:	4b6a      	ldr	r3, [pc, #424]	@ (8007f78 <HAL_RCC_ClockConfig+0x264>)
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d109      	bne.n	8007dec <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007dd8:	2301      	movs	r3, #1
 8007dda:	e0c6      	b.n	8007f6a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007ddc:	4b66      	ldr	r3, [pc, #408]	@ (8007f78 <HAL_RCC_ClockConfig+0x264>)
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d101      	bne.n	8007dec <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007de8:	2301      	movs	r3, #1
 8007dea:	e0be      	b.n	8007f6a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8007dec:	f000 f8ce 	bl	8007f8c <HAL_RCC_GetSysClockFreq>
 8007df0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8007df2:	693b      	ldr	r3, [r7, #16]
 8007df4:	4a61      	ldr	r2, [pc, #388]	@ (8007f7c <HAL_RCC_ClockConfig+0x268>)
 8007df6:	4293      	cmp	r3, r2
 8007df8:	d909      	bls.n	8007e0e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007dfa:	4b5f      	ldr	r3, [pc, #380]	@ (8007f78 <HAL_RCC_ClockConfig+0x264>)
 8007dfc:	689b      	ldr	r3, [r3, #8]
 8007dfe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007e02:	4a5d      	ldr	r2, [pc, #372]	@ (8007f78 <HAL_RCC_ClockConfig+0x264>)
 8007e04:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e08:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8007e0a:	2380      	movs	r3, #128	@ 0x80
 8007e0c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007e0e:	4b5a      	ldr	r3, [pc, #360]	@ (8007f78 <HAL_RCC_ClockConfig+0x264>)
 8007e10:	689b      	ldr	r3, [r3, #8]
 8007e12:	f023 0203 	bic.w	r2, r3, #3
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	685b      	ldr	r3, [r3, #4]
 8007e1a:	4957      	ldr	r1, [pc, #348]	@ (8007f78 <HAL_RCC_ClockConfig+0x264>)
 8007e1c:	4313      	orrs	r3, r2
 8007e1e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007e20:	f7fa f8d6 	bl	8001fd0 <HAL_GetTick>
 8007e24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007e26:	e00a      	b.n	8007e3e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007e28:	f7fa f8d2 	bl	8001fd0 <HAL_GetTick>
 8007e2c:	4602      	mov	r2, r0
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	1ad3      	subs	r3, r2, r3
 8007e32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007e36:	4293      	cmp	r3, r2
 8007e38:	d901      	bls.n	8007e3e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8007e3a:	2303      	movs	r3, #3
 8007e3c:	e095      	b.n	8007f6a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007e3e:	4b4e      	ldr	r3, [pc, #312]	@ (8007f78 <HAL_RCC_ClockConfig+0x264>)
 8007e40:	689b      	ldr	r3, [r3, #8]
 8007e42:	f003 020c 	and.w	r2, r3, #12
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	685b      	ldr	r3, [r3, #4]
 8007e4a:	009b      	lsls	r3, r3, #2
 8007e4c:	429a      	cmp	r2, r3
 8007e4e:	d1eb      	bne.n	8007e28 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	f003 0302 	and.w	r3, r3, #2
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d023      	beq.n	8007ea4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	f003 0304 	and.w	r3, r3, #4
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d005      	beq.n	8007e74 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007e68:	4b43      	ldr	r3, [pc, #268]	@ (8007f78 <HAL_RCC_ClockConfig+0x264>)
 8007e6a:	689b      	ldr	r3, [r3, #8]
 8007e6c:	4a42      	ldr	r2, [pc, #264]	@ (8007f78 <HAL_RCC_ClockConfig+0x264>)
 8007e6e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007e72:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	f003 0308 	and.w	r3, r3, #8
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d007      	beq.n	8007e90 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8007e80:	4b3d      	ldr	r3, [pc, #244]	@ (8007f78 <HAL_RCC_ClockConfig+0x264>)
 8007e82:	689b      	ldr	r3, [r3, #8]
 8007e84:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007e88:	4a3b      	ldr	r2, [pc, #236]	@ (8007f78 <HAL_RCC_ClockConfig+0x264>)
 8007e8a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007e8e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007e90:	4b39      	ldr	r3, [pc, #228]	@ (8007f78 <HAL_RCC_ClockConfig+0x264>)
 8007e92:	689b      	ldr	r3, [r3, #8]
 8007e94:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	689b      	ldr	r3, [r3, #8]
 8007e9c:	4936      	ldr	r1, [pc, #216]	@ (8007f78 <HAL_RCC_ClockConfig+0x264>)
 8007e9e:	4313      	orrs	r3, r2
 8007ea0:	608b      	str	r3, [r1, #8]
 8007ea2:	e008      	b.n	8007eb6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8007ea4:	697b      	ldr	r3, [r7, #20]
 8007ea6:	2b80      	cmp	r3, #128	@ 0x80
 8007ea8:	d105      	bne.n	8007eb6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007eaa:	4b33      	ldr	r3, [pc, #204]	@ (8007f78 <HAL_RCC_ClockConfig+0x264>)
 8007eac:	689b      	ldr	r3, [r3, #8]
 8007eae:	4a32      	ldr	r2, [pc, #200]	@ (8007f78 <HAL_RCC_ClockConfig+0x264>)
 8007eb0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007eb4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007eb6:	4b2f      	ldr	r3, [pc, #188]	@ (8007f74 <HAL_RCC_ClockConfig+0x260>)
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	f003 030f 	and.w	r3, r3, #15
 8007ebe:	683a      	ldr	r2, [r7, #0]
 8007ec0:	429a      	cmp	r2, r3
 8007ec2:	d21d      	bcs.n	8007f00 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007ec4:	4b2b      	ldr	r3, [pc, #172]	@ (8007f74 <HAL_RCC_ClockConfig+0x260>)
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	f023 020f 	bic.w	r2, r3, #15
 8007ecc:	4929      	ldr	r1, [pc, #164]	@ (8007f74 <HAL_RCC_ClockConfig+0x260>)
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	4313      	orrs	r3, r2
 8007ed2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007ed4:	f7fa f87c 	bl	8001fd0 <HAL_GetTick>
 8007ed8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007eda:	e00a      	b.n	8007ef2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007edc:	f7fa f878 	bl	8001fd0 <HAL_GetTick>
 8007ee0:	4602      	mov	r2, r0
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	1ad3      	subs	r3, r2, r3
 8007ee6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007eea:	4293      	cmp	r3, r2
 8007eec:	d901      	bls.n	8007ef2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8007eee:	2303      	movs	r3, #3
 8007ef0:	e03b      	b.n	8007f6a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007ef2:	4b20      	ldr	r3, [pc, #128]	@ (8007f74 <HAL_RCC_ClockConfig+0x260>)
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	f003 030f 	and.w	r3, r3, #15
 8007efa:	683a      	ldr	r2, [r7, #0]
 8007efc:	429a      	cmp	r2, r3
 8007efe:	d1ed      	bne.n	8007edc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	f003 0304 	and.w	r3, r3, #4
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d008      	beq.n	8007f1e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007f0c:	4b1a      	ldr	r3, [pc, #104]	@ (8007f78 <HAL_RCC_ClockConfig+0x264>)
 8007f0e:	689b      	ldr	r3, [r3, #8]
 8007f10:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	68db      	ldr	r3, [r3, #12]
 8007f18:	4917      	ldr	r1, [pc, #92]	@ (8007f78 <HAL_RCC_ClockConfig+0x264>)
 8007f1a:	4313      	orrs	r3, r2
 8007f1c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	f003 0308 	and.w	r3, r3, #8
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d009      	beq.n	8007f3e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007f2a:	4b13      	ldr	r3, [pc, #76]	@ (8007f78 <HAL_RCC_ClockConfig+0x264>)
 8007f2c:	689b      	ldr	r3, [r3, #8]
 8007f2e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	691b      	ldr	r3, [r3, #16]
 8007f36:	00db      	lsls	r3, r3, #3
 8007f38:	490f      	ldr	r1, [pc, #60]	@ (8007f78 <HAL_RCC_ClockConfig+0x264>)
 8007f3a:	4313      	orrs	r3, r2
 8007f3c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007f3e:	f000 f825 	bl	8007f8c <HAL_RCC_GetSysClockFreq>
 8007f42:	4602      	mov	r2, r0
 8007f44:	4b0c      	ldr	r3, [pc, #48]	@ (8007f78 <HAL_RCC_ClockConfig+0x264>)
 8007f46:	689b      	ldr	r3, [r3, #8]
 8007f48:	091b      	lsrs	r3, r3, #4
 8007f4a:	f003 030f 	and.w	r3, r3, #15
 8007f4e:	490c      	ldr	r1, [pc, #48]	@ (8007f80 <HAL_RCC_ClockConfig+0x26c>)
 8007f50:	5ccb      	ldrb	r3, [r1, r3]
 8007f52:	f003 031f 	and.w	r3, r3, #31
 8007f56:	fa22 f303 	lsr.w	r3, r2, r3
 8007f5a:	4a0a      	ldr	r2, [pc, #40]	@ (8007f84 <HAL_RCC_ClockConfig+0x270>)
 8007f5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8007f5e:	4b0a      	ldr	r3, [pc, #40]	@ (8007f88 <HAL_RCC_ClockConfig+0x274>)
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	4618      	mov	r0, r3
 8007f64:	f7f9 fee8 	bl	8001d38 <HAL_InitTick>
 8007f68:	4603      	mov	r3, r0
}
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	3718      	adds	r7, #24
 8007f6e:	46bd      	mov	sp, r7
 8007f70:	bd80      	pop	{r7, pc}
 8007f72:	bf00      	nop
 8007f74:	40022000 	.word	0x40022000
 8007f78:	40021000 	.word	0x40021000
 8007f7c:	04c4b400 	.word	0x04c4b400
 8007f80:	0800ee28 	.word	0x0800ee28
 8007f84:	20000008 	.word	0x20000008
 8007f88:	2000000c 	.word	0x2000000c

08007f8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007f8c:	b480      	push	{r7}
 8007f8e:	b087      	sub	sp, #28
 8007f90:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8007f92:	4b2c      	ldr	r3, [pc, #176]	@ (8008044 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007f94:	689b      	ldr	r3, [r3, #8]
 8007f96:	f003 030c 	and.w	r3, r3, #12
 8007f9a:	2b04      	cmp	r3, #4
 8007f9c:	d102      	bne.n	8007fa4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007f9e:	4b2a      	ldr	r3, [pc, #168]	@ (8008048 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007fa0:	613b      	str	r3, [r7, #16]
 8007fa2:	e047      	b.n	8008034 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007fa4:	4b27      	ldr	r3, [pc, #156]	@ (8008044 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007fa6:	689b      	ldr	r3, [r3, #8]
 8007fa8:	f003 030c 	and.w	r3, r3, #12
 8007fac:	2b08      	cmp	r3, #8
 8007fae:	d102      	bne.n	8007fb6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007fb0:	4b26      	ldr	r3, [pc, #152]	@ (800804c <HAL_RCC_GetSysClockFreq+0xc0>)
 8007fb2:	613b      	str	r3, [r7, #16]
 8007fb4:	e03e      	b.n	8008034 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8007fb6:	4b23      	ldr	r3, [pc, #140]	@ (8008044 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007fb8:	689b      	ldr	r3, [r3, #8]
 8007fba:	f003 030c 	and.w	r3, r3, #12
 8007fbe:	2b0c      	cmp	r3, #12
 8007fc0:	d136      	bne.n	8008030 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007fc2:	4b20      	ldr	r3, [pc, #128]	@ (8008044 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007fc4:	68db      	ldr	r3, [r3, #12]
 8007fc6:	f003 0303 	and.w	r3, r3, #3
 8007fca:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007fcc:	4b1d      	ldr	r3, [pc, #116]	@ (8008044 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007fce:	68db      	ldr	r3, [r3, #12]
 8007fd0:	091b      	lsrs	r3, r3, #4
 8007fd2:	f003 030f 	and.w	r3, r3, #15
 8007fd6:	3301      	adds	r3, #1
 8007fd8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	2b03      	cmp	r3, #3
 8007fde:	d10c      	bne.n	8007ffa <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007fe0:	4a1a      	ldr	r2, [pc, #104]	@ (800804c <HAL_RCC_GetSysClockFreq+0xc0>)
 8007fe2:	68bb      	ldr	r3, [r7, #8]
 8007fe4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fe8:	4a16      	ldr	r2, [pc, #88]	@ (8008044 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007fea:	68d2      	ldr	r2, [r2, #12]
 8007fec:	0a12      	lsrs	r2, r2, #8
 8007fee:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007ff2:	fb02 f303 	mul.w	r3, r2, r3
 8007ff6:	617b      	str	r3, [r7, #20]
      break;
 8007ff8:	e00c      	b.n	8008014 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007ffa:	4a13      	ldr	r2, [pc, #76]	@ (8008048 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007ffc:	68bb      	ldr	r3, [r7, #8]
 8007ffe:	fbb2 f3f3 	udiv	r3, r2, r3
 8008002:	4a10      	ldr	r2, [pc, #64]	@ (8008044 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008004:	68d2      	ldr	r2, [r2, #12]
 8008006:	0a12      	lsrs	r2, r2, #8
 8008008:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800800c:	fb02 f303 	mul.w	r3, r2, r3
 8008010:	617b      	str	r3, [r7, #20]
      break;
 8008012:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008014:	4b0b      	ldr	r3, [pc, #44]	@ (8008044 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008016:	68db      	ldr	r3, [r3, #12]
 8008018:	0e5b      	lsrs	r3, r3, #25
 800801a:	f003 0303 	and.w	r3, r3, #3
 800801e:	3301      	adds	r3, #1
 8008020:	005b      	lsls	r3, r3, #1
 8008022:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8008024:	697a      	ldr	r2, [r7, #20]
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	fbb2 f3f3 	udiv	r3, r2, r3
 800802c:	613b      	str	r3, [r7, #16]
 800802e:	e001      	b.n	8008034 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8008030:	2300      	movs	r3, #0
 8008032:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8008034:	693b      	ldr	r3, [r7, #16]
}
 8008036:	4618      	mov	r0, r3
 8008038:	371c      	adds	r7, #28
 800803a:	46bd      	mov	sp, r7
 800803c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008040:	4770      	bx	lr
 8008042:	bf00      	nop
 8008044:	40021000 	.word	0x40021000
 8008048:	00f42400 	.word	0x00f42400
 800804c:	007a1200 	.word	0x007a1200

08008050 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008050:	b480      	push	{r7}
 8008052:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008054:	4b03      	ldr	r3, [pc, #12]	@ (8008064 <HAL_RCC_GetHCLKFreq+0x14>)
 8008056:	681b      	ldr	r3, [r3, #0]
}
 8008058:	4618      	mov	r0, r3
 800805a:	46bd      	mov	sp, r7
 800805c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008060:	4770      	bx	lr
 8008062:	bf00      	nop
 8008064:	20000008 	.word	0x20000008

08008068 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008068:	b580      	push	{r7, lr}
 800806a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800806c:	f7ff fff0 	bl	8008050 <HAL_RCC_GetHCLKFreq>
 8008070:	4602      	mov	r2, r0
 8008072:	4b06      	ldr	r3, [pc, #24]	@ (800808c <HAL_RCC_GetPCLK1Freq+0x24>)
 8008074:	689b      	ldr	r3, [r3, #8]
 8008076:	0a1b      	lsrs	r3, r3, #8
 8008078:	f003 0307 	and.w	r3, r3, #7
 800807c:	4904      	ldr	r1, [pc, #16]	@ (8008090 <HAL_RCC_GetPCLK1Freq+0x28>)
 800807e:	5ccb      	ldrb	r3, [r1, r3]
 8008080:	f003 031f 	and.w	r3, r3, #31
 8008084:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008088:	4618      	mov	r0, r3
 800808a:	bd80      	pop	{r7, pc}
 800808c:	40021000 	.word	0x40021000
 8008090:	0800ee38 	.word	0x0800ee38

08008094 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008094:	b580      	push	{r7, lr}
 8008096:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008098:	f7ff ffda 	bl	8008050 <HAL_RCC_GetHCLKFreq>
 800809c:	4602      	mov	r2, r0
 800809e:	4b06      	ldr	r3, [pc, #24]	@ (80080b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80080a0:	689b      	ldr	r3, [r3, #8]
 80080a2:	0adb      	lsrs	r3, r3, #11
 80080a4:	f003 0307 	and.w	r3, r3, #7
 80080a8:	4904      	ldr	r1, [pc, #16]	@ (80080bc <HAL_RCC_GetPCLK2Freq+0x28>)
 80080aa:	5ccb      	ldrb	r3, [r1, r3]
 80080ac:	f003 031f 	and.w	r3, r3, #31
 80080b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80080b4:	4618      	mov	r0, r3
 80080b6:	bd80      	pop	{r7, pc}
 80080b8:	40021000 	.word	0x40021000
 80080bc:	0800ee38 	.word	0x0800ee38

080080c0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80080c0:	b480      	push	{r7}
 80080c2:	b083      	sub	sp, #12
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	6078      	str	r0, [r7, #4]
 80080c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	220f      	movs	r2, #15
 80080ce:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80080d0:	4b12      	ldr	r3, [pc, #72]	@ (800811c <HAL_RCC_GetClockConfig+0x5c>)
 80080d2:	689b      	ldr	r3, [r3, #8]
 80080d4:	f003 0203 	and.w	r2, r3, #3
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80080dc:	4b0f      	ldr	r3, [pc, #60]	@ (800811c <HAL_RCC_GetClockConfig+0x5c>)
 80080de:	689b      	ldr	r3, [r3, #8]
 80080e0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80080e8:	4b0c      	ldr	r3, [pc, #48]	@ (800811c <HAL_RCC_GetClockConfig+0x5c>)
 80080ea:	689b      	ldr	r3, [r3, #8]
 80080ec:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80080f4:	4b09      	ldr	r3, [pc, #36]	@ (800811c <HAL_RCC_GetClockConfig+0x5c>)
 80080f6:	689b      	ldr	r3, [r3, #8]
 80080f8:	08db      	lsrs	r3, r3, #3
 80080fa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8008102:	4b07      	ldr	r3, [pc, #28]	@ (8008120 <HAL_RCC_GetClockConfig+0x60>)
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	f003 020f 	and.w	r2, r3, #15
 800810a:	683b      	ldr	r3, [r7, #0]
 800810c:	601a      	str	r2, [r3, #0]
}
 800810e:	bf00      	nop
 8008110:	370c      	adds	r7, #12
 8008112:	46bd      	mov	sp, r7
 8008114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008118:	4770      	bx	lr
 800811a:	bf00      	nop
 800811c:	40021000 	.word	0x40021000
 8008120:	40022000 	.word	0x40022000

08008124 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8008124:	b480      	push	{r7}
 8008126:	b087      	sub	sp, #28
 8008128:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800812a:	4b1e      	ldr	r3, [pc, #120]	@ (80081a4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800812c:	68db      	ldr	r3, [r3, #12]
 800812e:	f003 0303 	and.w	r3, r3, #3
 8008132:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008134:	4b1b      	ldr	r3, [pc, #108]	@ (80081a4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008136:	68db      	ldr	r3, [r3, #12]
 8008138:	091b      	lsrs	r3, r3, #4
 800813a:	f003 030f 	and.w	r3, r3, #15
 800813e:	3301      	adds	r3, #1
 8008140:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8008142:	693b      	ldr	r3, [r7, #16]
 8008144:	2b03      	cmp	r3, #3
 8008146:	d10c      	bne.n	8008162 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008148:	4a17      	ldr	r2, [pc, #92]	@ (80081a8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008150:	4a14      	ldr	r2, [pc, #80]	@ (80081a4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008152:	68d2      	ldr	r2, [r2, #12]
 8008154:	0a12      	lsrs	r2, r2, #8
 8008156:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800815a:	fb02 f303 	mul.w	r3, r2, r3
 800815e:	617b      	str	r3, [r7, #20]
    break;
 8008160:	e00c      	b.n	800817c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008162:	4a12      	ldr	r2, [pc, #72]	@ (80081ac <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	fbb2 f3f3 	udiv	r3, r2, r3
 800816a:	4a0e      	ldr	r2, [pc, #56]	@ (80081a4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800816c:	68d2      	ldr	r2, [r2, #12]
 800816e:	0a12      	lsrs	r2, r2, #8
 8008170:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008174:	fb02 f303 	mul.w	r3, r2, r3
 8008178:	617b      	str	r3, [r7, #20]
    break;
 800817a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800817c:	4b09      	ldr	r3, [pc, #36]	@ (80081a4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800817e:	68db      	ldr	r3, [r3, #12]
 8008180:	0e5b      	lsrs	r3, r3, #25
 8008182:	f003 0303 	and.w	r3, r3, #3
 8008186:	3301      	adds	r3, #1
 8008188:	005b      	lsls	r3, r3, #1
 800818a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800818c:	697a      	ldr	r2, [r7, #20]
 800818e:	68bb      	ldr	r3, [r7, #8]
 8008190:	fbb2 f3f3 	udiv	r3, r2, r3
 8008194:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8008196:	687b      	ldr	r3, [r7, #4]
}
 8008198:	4618      	mov	r0, r3
 800819a:	371c      	adds	r7, #28
 800819c:	46bd      	mov	sp, r7
 800819e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a2:	4770      	bx	lr
 80081a4:	40021000 	.word	0x40021000
 80081a8:	007a1200 	.word	0x007a1200
 80081ac:	00f42400 	.word	0x00f42400

080081b0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80081b0:	b580      	push	{r7, lr}
 80081b2:	b086      	sub	sp, #24
 80081b4:	af00      	add	r7, sp, #0
 80081b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80081b8:	2300      	movs	r3, #0
 80081ba:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80081bc:	2300      	movs	r3, #0
 80081be:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	f000 8098 	beq.w	80082fe <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80081ce:	2300      	movs	r3, #0
 80081d0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80081d2:	4b43      	ldr	r3, [pc, #268]	@ (80082e0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80081d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d10d      	bne.n	80081fa <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80081de:	4b40      	ldr	r3, [pc, #256]	@ (80082e0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80081e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081e2:	4a3f      	ldr	r2, [pc, #252]	@ (80082e0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80081e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80081e8:	6593      	str	r3, [r2, #88]	@ 0x58
 80081ea:	4b3d      	ldr	r3, [pc, #244]	@ (80082e0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80081ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80081f2:	60bb      	str	r3, [r7, #8]
 80081f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80081f6:	2301      	movs	r3, #1
 80081f8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80081fa:	4b3a      	ldr	r3, [pc, #232]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	4a39      	ldr	r2, [pc, #228]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008200:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008204:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008206:	f7f9 fee3 	bl	8001fd0 <HAL_GetTick>
 800820a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800820c:	e009      	b.n	8008222 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800820e:	f7f9 fedf 	bl	8001fd0 <HAL_GetTick>
 8008212:	4602      	mov	r2, r0
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	1ad3      	subs	r3, r2, r3
 8008218:	2b02      	cmp	r3, #2
 800821a:	d902      	bls.n	8008222 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800821c:	2303      	movs	r3, #3
 800821e:	74fb      	strb	r3, [r7, #19]
        break;
 8008220:	e005      	b.n	800822e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008222:	4b30      	ldr	r3, [pc, #192]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800822a:	2b00      	cmp	r3, #0
 800822c:	d0ef      	beq.n	800820e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800822e:	7cfb      	ldrb	r3, [r7, #19]
 8008230:	2b00      	cmp	r3, #0
 8008232:	d159      	bne.n	80082e8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008234:	4b2a      	ldr	r3, [pc, #168]	@ (80082e0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008236:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800823a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800823e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008240:	697b      	ldr	r3, [r7, #20]
 8008242:	2b00      	cmp	r3, #0
 8008244:	d01e      	beq.n	8008284 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800824a:	697a      	ldr	r2, [r7, #20]
 800824c:	429a      	cmp	r2, r3
 800824e:	d019      	beq.n	8008284 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008250:	4b23      	ldr	r3, [pc, #140]	@ (80082e0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008252:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008256:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800825a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800825c:	4b20      	ldr	r3, [pc, #128]	@ (80082e0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800825e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008262:	4a1f      	ldr	r2, [pc, #124]	@ (80082e0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008264:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008268:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800826c:	4b1c      	ldr	r3, [pc, #112]	@ (80082e0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800826e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008272:	4a1b      	ldr	r2, [pc, #108]	@ (80082e0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008274:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008278:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800827c:	4a18      	ldr	r2, [pc, #96]	@ (80082e0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800827e:	697b      	ldr	r3, [r7, #20]
 8008280:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008284:	697b      	ldr	r3, [r7, #20]
 8008286:	f003 0301 	and.w	r3, r3, #1
 800828a:	2b00      	cmp	r3, #0
 800828c:	d016      	beq.n	80082bc <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800828e:	f7f9 fe9f 	bl	8001fd0 <HAL_GetTick>
 8008292:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008294:	e00b      	b.n	80082ae <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008296:	f7f9 fe9b 	bl	8001fd0 <HAL_GetTick>
 800829a:	4602      	mov	r2, r0
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	1ad3      	subs	r3, r2, r3
 80082a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80082a4:	4293      	cmp	r3, r2
 80082a6:	d902      	bls.n	80082ae <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80082a8:	2303      	movs	r3, #3
 80082aa:	74fb      	strb	r3, [r7, #19]
            break;
 80082ac:	e006      	b.n	80082bc <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80082ae:	4b0c      	ldr	r3, [pc, #48]	@ (80082e0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80082b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082b4:	f003 0302 	and.w	r3, r3, #2
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d0ec      	beq.n	8008296 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80082bc:	7cfb      	ldrb	r3, [r7, #19]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d10b      	bne.n	80082da <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80082c2:	4b07      	ldr	r3, [pc, #28]	@ (80082e0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80082c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082c8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80082d0:	4903      	ldr	r1, [pc, #12]	@ (80082e0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80082d2:	4313      	orrs	r3, r2
 80082d4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80082d8:	e008      	b.n	80082ec <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80082da:	7cfb      	ldrb	r3, [r7, #19]
 80082dc:	74bb      	strb	r3, [r7, #18]
 80082de:	e005      	b.n	80082ec <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80082e0:	40021000 	.word	0x40021000
 80082e4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082e8:	7cfb      	ldrb	r3, [r7, #19]
 80082ea:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80082ec:	7c7b      	ldrb	r3, [r7, #17]
 80082ee:	2b01      	cmp	r3, #1
 80082f0:	d105      	bne.n	80082fe <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80082f2:	4ba7      	ldr	r3, [pc, #668]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80082f6:	4aa6      	ldr	r2, [pc, #664]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80082fc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	f003 0301 	and.w	r3, r3, #1
 8008306:	2b00      	cmp	r3, #0
 8008308:	d00a      	beq.n	8008320 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800830a:	4ba1      	ldr	r3, [pc, #644]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800830c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008310:	f023 0203 	bic.w	r2, r3, #3
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	685b      	ldr	r3, [r3, #4]
 8008318:	499d      	ldr	r1, [pc, #628]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800831a:	4313      	orrs	r3, r2
 800831c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	f003 0302 	and.w	r3, r3, #2
 8008328:	2b00      	cmp	r3, #0
 800832a:	d00a      	beq.n	8008342 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800832c:	4b98      	ldr	r3, [pc, #608]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800832e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008332:	f023 020c 	bic.w	r2, r3, #12
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	689b      	ldr	r3, [r3, #8]
 800833a:	4995      	ldr	r1, [pc, #596]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800833c:	4313      	orrs	r3, r2
 800833e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	f003 0304 	and.w	r3, r3, #4
 800834a:	2b00      	cmp	r3, #0
 800834c:	d00a      	beq.n	8008364 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800834e:	4b90      	ldr	r3, [pc, #576]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008350:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008354:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	68db      	ldr	r3, [r3, #12]
 800835c:	498c      	ldr	r1, [pc, #560]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800835e:	4313      	orrs	r3, r2
 8008360:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	f003 0308 	and.w	r3, r3, #8
 800836c:	2b00      	cmp	r3, #0
 800836e:	d00a      	beq.n	8008386 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008370:	4b87      	ldr	r3, [pc, #540]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008372:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008376:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	691b      	ldr	r3, [r3, #16]
 800837e:	4984      	ldr	r1, [pc, #528]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008380:	4313      	orrs	r3, r2
 8008382:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	f003 0310 	and.w	r3, r3, #16
 800838e:	2b00      	cmp	r3, #0
 8008390:	d00a      	beq.n	80083a8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008392:	4b7f      	ldr	r3, [pc, #508]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008394:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008398:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	695b      	ldr	r3, [r3, #20]
 80083a0:	497b      	ldr	r1, [pc, #492]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083a2:	4313      	orrs	r3, r2
 80083a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	f003 0320 	and.w	r3, r3, #32
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d00a      	beq.n	80083ca <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80083b4:	4b76      	ldr	r3, [pc, #472]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083ba:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	699b      	ldr	r3, [r3, #24]
 80083c2:	4973      	ldr	r1, [pc, #460]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083c4:	4313      	orrs	r3, r2
 80083c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d00a      	beq.n	80083ec <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80083d6:	4b6e      	ldr	r3, [pc, #440]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083dc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	69db      	ldr	r3, [r3, #28]
 80083e4:	496a      	ldr	r1, [pc, #424]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083e6:	4313      	orrs	r3, r2
 80083e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d00a      	beq.n	800840e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80083f8:	4b65      	ldr	r3, [pc, #404]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083fe:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	6a1b      	ldr	r3, [r3, #32]
 8008406:	4962      	ldr	r1, [pc, #392]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008408:	4313      	orrs	r3, r2
 800840a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008416:	2b00      	cmp	r3, #0
 8008418:	d00a      	beq.n	8008430 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800841a:	4b5d      	ldr	r3, [pc, #372]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800841c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008420:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008428:	4959      	ldr	r1, [pc, #356]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800842a:	4313      	orrs	r3, r2
 800842c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008438:	2b00      	cmp	r3, #0
 800843a:	d00a      	beq.n	8008452 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800843c:	4b54      	ldr	r3, [pc, #336]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800843e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008442:	f023 0203 	bic.w	r2, r3, #3
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800844a:	4951      	ldr	r1, [pc, #324]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800844c:	4313      	orrs	r3, r2
 800844e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800845a:	2b00      	cmp	r3, #0
 800845c:	d00a      	beq.n	8008474 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800845e:	4b4c      	ldr	r3, [pc, #304]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008460:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008464:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800846c:	4948      	ldr	r1, [pc, #288]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800846e:	4313      	orrs	r3, r2
 8008470:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800847c:	2b00      	cmp	r3, #0
 800847e:	d015      	beq.n	80084ac <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008480:	4b43      	ldr	r3, [pc, #268]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008482:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008486:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800848e:	4940      	ldr	r1, [pc, #256]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008490:	4313      	orrs	r3, r2
 8008492:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800849a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800849e:	d105      	bne.n	80084ac <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80084a0:	4b3b      	ldr	r3, [pc, #236]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084a2:	68db      	ldr	r3, [r3, #12]
 80084a4:	4a3a      	ldr	r2, [pc, #232]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80084aa:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d015      	beq.n	80084e4 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80084b8:	4b35      	ldr	r3, [pc, #212]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084be:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80084c6:	4932      	ldr	r1, [pc, #200]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084c8:	4313      	orrs	r3, r2
 80084ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80084d2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80084d6:	d105      	bne.n	80084e4 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80084d8:	4b2d      	ldr	r3, [pc, #180]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084da:	68db      	ldr	r3, [r3, #12]
 80084dc:	4a2c      	ldr	r2, [pc, #176]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80084e2:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d015      	beq.n	800851c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80084f0:	4b27      	ldr	r3, [pc, #156]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084f6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084fe:	4924      	ldr	r1, [pc, #144]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008500:	4313      	orrs	r3, r2
 8008502:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800850a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800850e:	d105      	bne.n	800851c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008510:	4b1f      	ldr	r3, [pc, #124]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008512:	68db      	ldr	r3, [r3, #12]
 8008514:	4a1e      	ldr	r2, [pc, #120]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008516:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800851a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008524:	2b00      	cmp	r3, #0
 8008526:	d015      	beq.n	8008554 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008528:	4b19      	ldr	r3, [pc, #100]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800852a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800852e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008536:	4916      	ldr	r1, [pc, #88]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008538:	4313      	orrs	r3, r2
 800853a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008542:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008546:	d105      	bne.n	8008554 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008548:	4b11      	ldr	r3, [pc, #68]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800854a:	68db      	ldr	r3, [r3, #12]
 800854c:	4a10      	ldr	r2, [pc, #64]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800854e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008552:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800855c:	2b00      	cmp	r3, #0
 800855e:	d019      	beq.n	8008594 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008560:	4b0b      	ldr	r3, [pc, #44]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008562:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008566:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800856e:	4908      	ldr	r1, [pc, #32]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008570:	4313      	orrs	r3, r2
 8008572:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800857a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800857e:	d109      	bne.n	8008594 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008580:	4b03      	ldr	r3, [pc, #12]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008582:	68db      	ldr	r3, [r3, #12]
 8008584:	4a02      	ldr	r2, [pc, #8]	@ (8008590 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008586:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800858a:	60d3      	str	r3, [r2, #12]
 800858c:	e002      	b.n	8008594 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800858e:	bf00      	nop
 8008590:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800859c:	2b00      	cmp	r3, #0
 800859e:	d015      	beq.n	80085cc <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80085a0:	4b29      	ldr	r3, [pc, #164]	@ (8008648 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80085a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80085a6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085ae:	4926      	ldr	r1, [pc, #152]	@ (8008648 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80085b0:	4313      	orrs	r3, r2
 80085b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085ba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80085be:	d105      	bne.n	80085cc <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80085c0:	4b21      	ldr	r3, [pc, #132]	@ (8008648 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80085c2:	68db      	ldr	r3, [r3, #12]
 80085c4:	4a20      	ldr	r2, [pc, #128]	@ (8008648 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80085c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80085ca:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d015      	beq.n	8008604 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80085d8:	4b1b      	ldr	r3, [pc, #108]	@ (8008648 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80085da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80085de:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80085e6:	4918      	ldr	r1, [pc, #96]	@ (8008648 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80085e8:	4313      	orrs	r3, r2
 80085ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80085f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80085f6:	d105      	bne.n	8008604 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80085f8:	4b13      	ldr	r3, [pc, #76]	@ (8008648 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80085fa:	68db      	ldr	r3, [r3, #12]
 80085fc:	4a12      	ldr	r2, [pc, #72]	@ (8008648 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80085fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008602:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800860c:	2b00      	cmp	r3, #0
 800860e:	d015      	beq.n	800863c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8008610:	4b0d      	ldr	r3, [pc, #52]	@ (8008648 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008612:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008616:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800861e:	490a      	ldr	r1, [pc, #40]	@ (8008648 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008620:	4313      	orrs	r3, r2
 8008622:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800862a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800862e:	d105      	bne.n	800863c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008630:	4b05      	ldr	r3, [pc, #20]	@ (8008648 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008632:	68db      	ldr	r3, [r3, #12]
 8008634:	4a04      	ldr	r2, [pc, #16]	@ (8008648 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008636:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800863a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800863c:	7cbb      	ldrb	r3, [r7, #18]
}
 800863e:	4618      	mov	r0, r3
 8008640:	3718      	adds	r7, #24
 8008642:	46bd      	mov	sp, r7
 8008644:	bd80      	pop	{r7, pc}
 8008646:	bf00      	nop
 8008648:	40021000 	.word	0x40021000

0800864c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800864c:	b580      	push	{r7, lr}
 800864e:	b082      	sub	sp, #8
 8008650:	af00      	add	r7, sp, #0
 8008652:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2b00      	cmp	r3, #0
 8008658:	d101      	bne.n	800865e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800865a:	2301      	movs	r3, #1
 800865c:	e049      	b.n	80086f2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008664:	b2db      	uxtb	r3, r3
 8008666:	2b00      	cmp	r3, #0
 8008668:	d106      	bne.n	8008678 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	2200      	movs	r2, #0
 800866e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008672:	6878      	ldr	r0, [r7, #4]
 8008674:	f7f9 fa6a 	bl	8001b4c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	2202      	movs	r2, #2
 800867c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681a      	ldr	r2, [r3, #0]
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	3304      	adds	r3, #4
 8008688:	4619      	mov	r1, r3
 800868a:	4610      	mov	r0, r2
 800868c:	f000 fdc4 	bl	8009218 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	2201      	movs	r2, #1
 8008694:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	2201      	movs	r2, #1
 800869c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	2201      	movs	r2, #1
 80086a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	2201      	movs	r2, #1
 80086ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2201      	movs	r2, #1
 80086b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	2201      	movs	r2, #1
 80086bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	2201      	movs	r2, #1
 80086c4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	2201      	movs	r2, #1
 80086cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2201      	movs	r2, #1
 80086d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	2201      	movs	r2, #1
 80086dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	2201      	movs	r2, #1
 80086e4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	2201      	movs	r2, #1
 80086ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80086f0:	2300      	movs	r3, #0
}
 80086f2:	4618      	mov	r0, r3
 80086f4:	3708      	adds	r7, #8
 80086f6:	46bd      	mov	sp, r7
 80086f8:	bd80      	pop	{r7, pc}
	...

080086fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80086fc:	b480      	push	{r7}
 80086fe:	b085      	sub	sp, #20
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800870a:	b2db      	uxtb	r3, r3
 800870c:	2b01      	cmp	r3, #1
 800870e:	d001      	beq.n	8008714 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008710:	2301      	movs	r3, #1
 8008712:	e054      	b.n	80087be <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	2202      	movs	r2, #2
 8008718:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	68da      	ldr	r2, [r3, #12]
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	f042 0201 	orr.w	r2, r2, #1
 800872a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	4a26      	ldr	r2, [pc, #152]	@ (80087cc <HAL_TIM_Base_Start_IT+0xd0>)
 8008732:	4293      	cmp	r3, r2
 8008734:	d022      	beq.n	800877c <HAL_TIM_Base_Start_IT+0x80>
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800873e:	d01d      	beq.n	800877c <HAL_TIM_Base_Start_IT+0x80>
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	4a22      	ldr	r2, [pc, #136]	@ (80087d0 <HAL_TIM_Base_Start_IT+0xd4>)
 8008746:	4293      	cmp	r3, r2
 8008748:	d018      	beq.n	800877c <HAL_TIM_Base_Start_IT+0x80>
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	4a21      	ldr	r2, [pc, #132]	@ (80087d4 <HAL_TIM_Base_Start_IT+0xd8>)
 8008750:	4293      	cmp	r3, r2
 8008752:	d013      	beq.n	800877c <HAL_TIM_Base_Start_IT+0x80>
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	4a1f      	ldr	r2, [pc, #124]	@ (80087d8 <HAL_TIM_Base_Start_IT+0xdc>)
 800875a:	4293      	cmp	r3, r2
 800875c:	d00e      	beq.n	800877c <HAL_TIM_Base_Start_IT+0x80>
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	4a1e      	ldr	r2, [pc, #120]	@ (80087dc <HAL_TIM_Base_Start_IT+0xe0>)
 8008764:	4293      	cmp	r3, r2
 8008766:	d009      	beq.n	800877c <HAL_TIM_Base_Start_IT+0x80>
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	4a1c      	ldr	r2, [pc, #112]	@ (80087e0 <HAL_TIM_Base_Start_IT+0xe4>)
 800876e:	4293      	cmp	r3, r2
 8008770:	d004      	beq.n	800877c <HAL_TIM_Base_Start_IT+0x80>
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	4a1b      	ldr	r2, [pc, #108]	@ (80087e4 <HAL_TIM_Base_Start_IT+0xe8>)
 8008778:	4293      	cmp	r3, r2
 800877a:	d115      	bne.n	80087a8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	689a      	ldr	r2, [r3, #8]
 8008782:	4b19      	ldr	r3, [pc, #100]	@ (80087e8 <HAL_TIM_Base_Start_IT+0xec>)
 8008784:	4013      	ands	r3, r2
 8008786:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	2b06      	cmp	r3, #6
 800878c:	d015      	beq.n	80087ba <HAL_TIM_Base_Start_IT+0xbe>
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008794:	d011      	beq.n	80087ba <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	681a      	ldr	r2, [r3, #0]
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	f042 0201 	orr.w	r2, r2, #1
 80087a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80087a6:	e008      	b.n	80087ba <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	681a      	ldr	r2, [r3, #0]
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	f042 0201 	orr.w	r2, r2, #1
 80087b6:	601a      	str	r2, [r3, #0]
 80087b8:	e000      	b.n	80087bc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80087ba:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80087bc:	2300      	movs	r3, #0
}
 80087be:	4618      	mov	r0, r3
 80087c0:	3714      	adds	r7, #20
 80087c2:	46bd      	mov	sp, r7
 80087c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c8:	4770      	bx	lr
 80087ca:	bf00      	nop
 80087cc:	40012c00 	.word	0x40012c00
 80087d0:	40000400 	.word	0x40000400
 80087d4:	40000800 	.word	0x40000800
 80087d8:	40000c00 	.word	0x40000c00
 80087dc:	40013400 	.word	0x40013400
 80087e0:	40014000 	.word	0x40014000
 80087e4:	40015000 	.word	0x40015000
 80087e8:	00010007 	.word	0x00010007

080087ec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80087ec:	b580      	push	{r7, lr}
 80087ee:	b082      	sub	sp, #8
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d101      	bne.n	80087fe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80087fa:	2301      	movs	r3, #1
 80087fc:	e049      	b.n	8008892 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008804:	b2db      	uxtb	r3, r3
 8008806:	2b00      	cmp	r3, #0
 8008808:	d106      	bne.n	8008818 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	2200      	movs	r2, #0
 800880e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008812:	6878      	ldr	r0, [r7, #4]
 8008814:	f000 f841 	bl	800889a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2202      	movs	r2, #2
 800881c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681a      	ldr	r2, [r3, #0]
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	3304      	adds	r3, #4
 8008828:	4619      	mov	r1, r3
 800882a:	4610      	mov	r0, r2
 800882c:	f000 fcf4 	bl	8009218 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	2201      	movs	r2, #1
 8008834:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	2201      	movs	r2, #1
 800883c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	2201      	movs	r2, #1
 8008844:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	2201      	movs	r2, #1
 800884c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	2201      	movs	r2, #1
 8008854:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	2201      	movs	r2, #1
 800885c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	2201      	movs	r2, #1
 8008864:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	2201      	movs	r2, #1
 800886c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	2201      	movs	r2, #1
 8008874:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2201      	movs	r2, #1
 800887c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	2201      	movs	r2, #1
 8008884:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	2201      	movs	r2, #1
 800888c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008890:	2300      	movs	r3, #0
}
 8008892:	4618      	mov	r0, r3
 8008894:	3708      	adds	r7, #8
 8008896:	46bd      	mov	sp, r7
 8008898:	bd80      	pop	{r7, pc}

0800889a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800889a:	b480      	push	{r7}
 800889c:	b083      	sub	sp, #12
 800889e:	af00      	add	r7, sp, #0
 80088a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80088a2:	bf00      	nop
 80088a4:	370c      	adds	r7, #12
 80088a6:	46bd      	mov	sp, r7
 80088a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ac:	4770      	bx	lr
	...

080088b0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80088b0:	b580      	push	{r7, lr}
 80088b2:	b084      	sub	sp, #16
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	6078      	str	r0, [r7, #4]
 80088b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80088ba:	683b      	ldr	r3, [r7, #0]
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d109      	bne.n	80088d4 <HAL_TIM_PWM_Start+0x24>
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80088c6:	b2db      	uxtb	r3, r3
 80088c8:	2b01      	cmp	r3, #1
 80088ca:	bf14      	ite	ne
 80088cc:	2301      	movne	r3, #1
 80088ce:	2300      	moveq	r3, #0
 80088d0:	b2db      	uxtb	r3, r3
 80088d2:	e03c      	b.n	800894e <HAL_TIM_PWM_Start+0x9e>
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	2b04      	cmp	r3, #4
 80088d8:	d109      	bne.n	80088ee <HAL_TIM_PWM_Start+0x3e>
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80088e0:	b2db      	uxtb	r3, r3
 80088e2:	2b01      	cmp	r3, #1
 80088e4:	bf14      	ite	ne
 80088e6:	2301      	movne	r3, #1
 80088e8:	2300      	moveq	r3, #0
 80088ea:	b2db      	uxtb	r3, r3
 80088ec:	e02f      	b.n	800894e <HAL_TIM_PWM_Start+0x9e>
 80088ee:	683b      	ldr	r3, [r7, #0]
 80088f0:	2b08      	cmp	r3, #8
 80088f2:	d109      	bne.n	8008908 <HAL_TIM_PWM_Start+0x58>
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80088fa:	b2db      	uxtb	r3, r3
 80088fc:	2b01      	cmp	r3, #1
 80088fe:	bf14      	ite	ne
 8008900:	2301      	movne	r3, #1
 8008902:	2300      	moveq	r3, #0
 8008904:	b2db      	uxtb	r3, r3
 8008906:	e022      	b.n	800894e <HAL_TIM_PWM_Start+0x9e>
 8008908:	683b      	ldr	r3, [r7, #0]
 800890a:	2b0c      	cmp	r3, #12
 800890c:	d109      	bne.n	8008922 <HAL_TIM_PWM_Start+0x72>
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008914:	b2db      	uxtb	r3, r3
 8008916:	2b01      	cmp	r3, #1
 8008918:	bf14      	ite	ne
 800891a:	2301      	movne	r3, #1
 800891c:	2300      	moveq	r3, #0
 800891e:	b2db      	uxtb	r3, r3
 8008920:	e015      	b.n	800894e <HAL_TIM_PWM_Start+0x9e>
 8008922:	683b      	ldr	r3, [r7, #0]
 8008924:	2b10      	cmp	r3, #16
 8008926:	d109      	bne.n	800893c <HAL_TIM_PWM_Start+0x8c>
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800892e:	b2db      	uxtb	r3, r3
 8008930:	2b01      	cmp	r3, #1
 8008932:	bf14      	ite	ne
 8008934:	2301      	movne	r3, #1
 8008936:	2300      	moveq	r3, #0
 8008938:	b2db      	uxtb	r3, r3
 800893a:	e008      	b.n	800894e <HAL_TIM_PWM_Start+0x9e>
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008942:	b2db      	uxtb	r3, r3
 8008944:	2b01      	cmp	r3, #1
 8008946:	bf14      	ite	ne
 8008948:	2301      	movne	r3, #1
 800894a:	2300      	moveq	r3, #0
 800894c:	b2db      	uxtb	r3, r3
 800894e:	2b00      	cmp	r3, #0
 8008950:	d001      	beq.n	8008956 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8008952:	2301      	movs	r3, #1
 8008954:	e0a6      	b.n	8008aa4 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008956:	683b      	ldr	r3, [r7, #0]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d104      	bne.n	8008966 <HAL_TIM_PWM_Start+0xb6>
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	2202      	movs	r2, #2
 8008960:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008964:	e023      	b.n	80089ae <HAL_TIM_PWM_Start+0xfe>
 8008966:	683b      	ldr	r3, [r7, #0]
 8008968:	2b04      	cmp	r3, #4
 800896a:	d104      	bne.n	8008976 <HAL_TIM_PWM_Start+0xc6>
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	2202      	movs	r2, #2
 8008970:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008974:	e01b      	b.n	80089ae <HAL_TIM_PWM_Start+0xfe>
 8008976:	683b      	ldr	r3, [r7, #0]
 8008978:	2b08      	cmp	r3, #8
 800897a:	d104      	bne.n	8008986 <HAL_TIM_PWM_Start+0xd6>
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	2202      	movs	r2, #2
 8008980:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008984:	e013      	b.n	80089ae <HAL_TIM_PWM_Start+0xfe>
 8008986:	683b      	ldr	r3, [r7, #0]
 8008988:	2b0c      	cmp	r3, #12
 800898a:	d104      	bne.n	8008996 <HAL_TIM_PWM_Start+0xe6>
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	2202      	movs	r2, #2
 8008990:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008994:	e00b      	b.n	80089ae <HAL_TIM_PWM_Start+0xfe>
 8008996:	683b      	ldr	r3, [r7, #0]
 8008998:	2b10      	cmp	r3, #16
 800899a:	d104      	bne.n	80089a6 <HAL_TIM_PWM_Start+0xf6>
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	2202      	movs	r2, #2
 80089a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80089a4:	e003      	b.n	80089ae <HAL_TIM_PWM_Start+0xfe>
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	2202      	movs	r2, #2
 80089aa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	2201      	movs	r2, #1
 80089b4:	6839      	ldr	r1, [r7, #0]
 80089b6:	4618      	mov	r0, r3
 80089b8:	f001 f8a8 	bl	8009b0c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	4a3a      	ldr	r2, [pc, #232]	@ (8008aac <HAL_TIM_PWM_Start+0x1fc>)
 80089c2:	4293      	cmp	r3, r2
 80089c4:	d018      	beq.n	80089f8 <HAL_TIM_PWM_Start+0x148>
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	4a39      	ldr	r2, [pc, #228]	@ (8008ab0 <HAL_TIM_PWM_Start+0x200>)
 80089cc:	4293      	cmp	r3, r2
 80089ce:	d013      	beq.n	80089f8 <HAL_TIM_PWM_Start+0x148>
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	4a37      	ldr	r2, [pc, #220]	@ (8008ab4 <HAL_TIM_PWM_Start+0x204>)
 80089d6:	4293      	cmp	r3, r2
 80089d8:	d00e      	beq.n	80089f8 <HAL_TIM_PWM_Start+0x148>
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	4a36      	ldr	r2, [pc, #216]	@ (8008ab8 <HAL_TIM_PWM_Start+0x208>)
 80089e0:	4293      	cmp	r3, r2
 80089e2:	d009      	beq.n	80089f8 <HAL_TIM_PWM_Start+0x148>
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	4a34      	ldr	r2, [pc, #208]	@ (8008abc <HAL_TIM_PWM_Start+0x20c>)
 80089ea:	4293      	cmp	r3, r2
 80089ec:	d004      	beq.n	80089f8 <HAL_TIM_PWM_Start+0x148>
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	4a33      	ldr	r2, [pc, #204]	@ (8008ac0 <HAL_TIM_PWM_Start+0x210>)
 80089f4:	4293      	cmp	r3, r2
 80089f6:	d101      	bne.n	80089fc <HAL_TIM_PWM_Start+0x14c>
 80089f8:	2301      	movs	r3, #1
 80089fa:	e000      	b.n	80089fe <HAL_TIM_PWM_Start+0x14e>
 80089fc:	2300      	movs	r3, #0
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d007      	beq.n	8008a12 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008a10:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	4a25      	ldr	r2, [pc, #148]	@ (8008aac <HAL_TIM_PWM_Start+0x1fc>)
 8008a18:	4293      	cmp	r3, r2
 8008a1a:	d022      	beq.n	8008a62 <HAL_TIM_PWM_Start+0x1b2>
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a24:	d01d      	beq.n	8008a62 <HAL_TIM_PWM_Start+0x1b2>
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	4a26      	ldr	r2, [pc, #152]	@ (8008ac4 <HAL_TIM_PWM_Start+0x214>)
 8008a2c:	4293      	cmp	r3, r2
 8008a2e:	d018      	beq.n	8008a62 <HAL_TIM_PWM_Start+0x1b2>
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	4a24      	ldr	r2, [pc, #144]	@ (8008ac8 <HAL_TIM_PWM_Start+0x218>)
 8008a36:	4293      	cmp	r3, r2
 8008a38:	d013      	beq.n	8008a62 <HAL_TIM_PWM_Start+0x1b2>
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	4a23      	ldr	r2, [pc, #140]	@ (8008acc <HAL_TIM_PWM_Start+0x21c>)
 8008a40:	4293      	cmp	r3, r2
 8008a42:	d00e      	beq.n	8008a62 <HAL_TIM_PWM_Start+0x1b2>
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	4a19      	ldr	r2, [pc, #100]	@ (8008ab0 <HAL_TIM_PWM_Start+0x200>)
 8008a4a:	4293      	cmp	r3, r2
 8008a4c:	d009      	beq.n	8008a62 <HAL_TIM_PWM_Start+0x1b2>
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	4a18      	ldr	r2, [pc, #96]	@ (8008ab4 <HAL_TIM_PWM_Start+0x204>)
 8008a54:	4293      	cmp	r3, r2
 8008a56:	d004      	beq.n	8008a62 <HAL_TIM_PWM_Start+0x1b2>
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	4a18      	ldr	r2, [pc, #96]	@ (8008ac0 <HAL_TIM_PWM_Start+0x210>)
 8008a5e:	4293      	cmp	r3, r2
 8008a60:	d115      	bne.n	8008a8e <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	689a      	ldr	r2, [r3, #8]
 8008a68:	4b19      	ldr	r3, [pc, #100]	@ (8008ad0 <HAL_TIM_PWM_Start+0x220>)
 8008a6a:	4013      	ands	r3, r2
 8008a6c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	2b06      	cmp	r3, #6
 8008a72:	d015      	beq.n	8008aa0 <HAL_TIM_PWM_Start+0x1f0>
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008a7a:	d011      	beq.n	8008aa0 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	681a      	ldr	r2, [r3, #0]
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	f042 0201 	orr.w	r2, r2, #1
 8008a8a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a8c:	e008      	b.n	8008aa0 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	681a      	ldr	r2, [r3, #0]
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	f042 0201 	orr.w	r2, r2, #1
 8008a9c:	601a      	str	r2, [r3, #0]
 8008a9e:	e000      	b.n	8008aa2 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008aa0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008aa2:	2300      	movs	r3, #0
}
 8008aa4:	4618      	mov	r0, r3
 8008aa6:	3710      	adds	r7, #16
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	bd80      	pop	{r7, pc}
 8008aac:	40012c00 	.word	0x40012c00
 8008ab0:	40013400 	.word	0x40013400
 8008ab4:	40014000 	.word	0x40014000
 8008ab8:	40014400 	.word	0x40014400
 8008abc:	40014800 	.word	0x40014800
 8008ac0:	40015000 	.word	0x40015000
 8008ac4:	40000400 	.word	0x40000400
 8008ac8:	40000800 	.word	0x40000800
 8008acc:	40000c00 	.word	0x40000c00
 8008ad0:	00010007 	.word	0x00010007

08008ad4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008ad4:	b580      	push	{r7, lr}
 8008ad6:	b084      	sub	sp, #16
 8008ad8:	af00      	add	r7, sp, #0
 8008ada:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	68db      	ldr	r3, [r3, #12]
 8008ae2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	691b      	ldr	r3, [r3, #16]
 8008aea:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008aec:	68bb      	ldr	r3, [r7, #8]
 8008aee:	f003 0302 	and.w	r3, r3, #2
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d020      	beq.n	8008b38 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	f003 0302 	and.w	r3, r3, #2
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d01b      	beq.n	8008b38 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	f06f 0202 	mvn.w	r2, #2
 8008b08:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	2201      	movs	r2, #1
 8008b0e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	699b      	ldr	r3, [r3, #24]
 8008b16:	f003 0303 	and.w	r3, r3, #3
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d003      	beq.n	8008b26 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008b1e:	6878      	ldr	r0, [r7, #4]
 8008b20:	f000 fb5c 	bl	80091dc <HAL_TIM_IC_CaptureCallback>
 8008b24:	e005      	b.n	8008b32 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b26:	6878      	ldr	r0, [r7, #4]
 8008b28:	f000 fb4e 	bl	80091c8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b2c:	6878      	ldr	r0, [r7, #4]
 8008b2e:	f000 fb5f 	bl	80091f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	2200      	movs	r2, #0
 8008b36:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008b38:	68bb      	ldr	r3, [r7, #8]
 8008b3a:	f003 0304 	and.w	r3, r3, #4
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d020      	beq.n	8008b84 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	f003 0304 	and.w	r3, r3, #4
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d01b      	beq.n	8008b84 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	f06f 0204 	mvn.w	r2, #4
 8008b54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	2202      	movs	r2, #2
 8008b5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	699b      	ldr	r3, [r3, #24]
 8008b62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d003      	beq.n	8008b72 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008b6a:	6878      	ldr	r0, [r7, #4]
 8008b6c:	f000 fb36 	bl	80091dc <HAL_TIM_IC_CaptureCallback>
 8008b70:	e005      	b.n	8008b7e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b72:	6878      	ldr	r0, [r7, #4]
 8008b74:	f000 fb28 	bl	80091c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b78:	6878      	ldr	r0, [r7, #4]
 8008b7a:	f000 fb39 	bl	80091f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	2200      	movs	r2, #0
 8008b82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008b84:	68bb      	ldr	r3, [r7, #8]
 8008b86:	f003 0308 	and.w	r3, r3, #8
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d020      	beq.n	8008bd0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	f003 0308 	and.w	r3, r3, #8
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d01b      	beq.n	8008bd0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	f06f 0208 	mvn.w	r2, #8
 8008ba0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	2204      	movs	r2, #4
 8008ba6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	69db      	ldr	r3, [r3, #28]
 8008bae:	f003 0303 	and.w	r3, r3, #3
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d003      	beq.n	8008bbe <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008bb6:	6878      	ldr	r0, [r7, #4]
 8008bb8:	f000 fb10 	bl	80091dc <HAL_TIM_IC_CaptureCallback>
 8008bbc:	e005      	b.n	8008bca <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008bbe:	6878      	ldr	r0, [r7, #4]
 8008bc0:	f000 fb02 	bl	80091c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008bc4:	6878      	ldr	r0, [r7, #4]
 8008bc6:	f000 fb13 	bl	80091f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	2200      	movs	r2, #0
 8008bce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008bd0:	68bb      	ldr	r3, [r7, #8]
 8008bd2:	f003 0310 	and.w	r3, r3, #16
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d020      	beq.n	8008c1c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	f003 0310 	and.w	r3, r3, #16
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d01b      	beq.n	8008c1c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	f06f 0210 	mvn.w	r2, #16
 8008bec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	2208      	movs	r2, #8
 8008bf2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	69db      	ldr	r3, [r3, #28]
 8008bfa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d003      	beq.n	8008c0a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008c02:	6878      	ldr	r0, [r7, #4]
 8008c04:	f000 faea 	bl	80091dc <HAL_TIM_IC_CaptureCallback>
 8008c08:	e005      	b.n	8008c16 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c0a:	6878      	ldr	r0, [r7, #4]
 8008c0c:	f000 fadc 	bl	80091c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c10:	6878      	ldr	r0, [r7, #4]
 8008c12:	f000 faed 	bl	80091f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	2200      	movs	r2, #0
 8008c1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008c1c:	68bb      	ldr	r3, [r7, #8]
 8008c1e:	f003 0301 	and.w	r3, r3, #1
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d00c      	beq.n	8008c40 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	f003 0301 	and.w	r3, r3, #1
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d007      	beq.n	8008c40 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	f06f 0201 	mvn.w	r2, #1
 8008c38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008c3a:	6878      	ldr	r0, [r7, #4]
 8008c3c:	f7f8 fda4 	bl	8001788 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008c40:	68bb      	ldr	r3, [r7, #8]
 8008c42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d104      	bne.n	8008c54 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8008c4a:	68bb      	ldr	r3, [r7, #8]
 8008c4c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d00c      	beq.n	8008c6e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d007      	beq.n	8008c6e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008c66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008c68:	6878      	ldr	r0, [r7, #4]
 8008c6a:	f001 f815 	bl	8009c98 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8008c6e:	68bb      	ldr	r3, [r7, #8]
 8008c70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d00c      	beq.n	8008c92 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d007      	beq.n	8008c92 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008c8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008c8c:	6878      	ldr	r0, [r7, #4]
 8008c8e:	f001 f80d 	bl	8009cac <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008c92:	68bb      	ldr	r3, [r7, #8]
 8008c94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d00c      	beq.n	8008cb6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d007      	beq.n	8008cb6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008cae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008cb0:	6878      	ldr	r0, [r7, #4]
 8008cb2:	f000 faa7 	bl	8009204 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008cb6:	68bb      	ldr	r3, [r7, #8]
 8008cb8:	f003 0320 	and.w	r3, r3, #32
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d00c      	beq.n	8008cda <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	f003 0320 	and.w	r3, r3, #32
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d007      	beq.n	8008cda <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	f06f 0220 	mvn.w	r2, #32
 8008cd2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008cd4:	6878      	ldr	r0, [r7, #4]
 8008cd6:	f000 ffd5 	bl	8009c84 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8008cda:	68bb      	ldr	r3, [r7, #8]
 8008cdc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d00c      	beq.n	8008cfe <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d007      	beq.n	8008cfe <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8008cf6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8008cf8:	6878      	ldr	r0, [r7, #4]
 8008cfa:	f000 ffe1 	bl	8009cc0 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8008cfe:	68bb      	ldr	r3, [r7, #8]
 8008d00:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d00c      	beq.n	8008d22 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d007      	beq.n	8008d22 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8008d1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8008d1c:	6878      	ldr	r0, [r7, #4]
 8008d1e:	f000 ffd9 	bl	8009cd4 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8008d22:	68bb      	ldr	r3, [r7, #8]
 8008d24:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d00c      	beq.n	8008d46 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d007      	beq.n	8008d46 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8008d3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8008d40:	6878      	ldr	r0, [r7, #4]
 8008d42:	f000 ffd1 	bl	8009ce8 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8008d46:	68bb      	ldr	r3, [r7, #8]
 8008d48:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d00c      	beq.n	8008d6a <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d007      	beq.n	8008d6a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8008d62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8008d64:	6878      	ldr	r0, [r7, #4]
 8008d66:	f000 ffc9 	bl	8009cfc <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008d6a:	bf00      	nop
 8008d6c:	3710      	adds	r7, #16
 8008d6e:	46bd      	mov	sp, r7
 8008d70:	bd80      	pop	{r7, pc}
	...

08008d74 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008d74:	b580      	push	{r7, lr}
 8008d76:	b086      	sub	sp, #24
 8008d78:	af00      	add	r7, sp, #0
 8008d7a:	60f8      	str	r0, [r7, #12]
 8008d7c:	60b9      	str	r1, [r7, #8]
 8008d7e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008d80:	2300      	movs	r3, #0
 8008d82:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008d8a:	2b01      	cmp	r3, #1
 8008d8c:	d101      	bne.n	8008d92 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008d8e:	2302      	movs	r3, #2
 8008d90:	e0ff      	b.n	8008f92 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	2201      	movs	r2, #1
 8008d96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	2b14      	cmp	r3, #20
 8008d9e:	f200 80f0 	bhi.w	8008f82 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8008da2:	a201      	add	r2, pc, #4	@ (adr r2, 8008da8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008da4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008da8:	08008dfd 	.word	0x08008dfd
 8008dac:	08008f83 	.word	0x08008f83
 8008db0:	08008f83 	.word	0x08008f83
 8008db4:	08008f83 	.word	0x08008f83
 8008db8:	08008e3d 	.word	0x08008e3d
 8008dbc:	08008f83 	.word	0x08008f83
 8008dc0:	08008f83 	.word	0x08008f83
 8008dc4:	08008f83 	.word	0x08008f83
 8008dc8:	08008e7f 	.word	0x08008e7f
 8008dcc:	08008f83 	.word	0x08008f83
 8008dd0:	08008f83 	.word	0x08008f83
 8008dd4:	08008f83 	.word	0x08008f83
 8008dd8:	08008ebf 	.word	0x08008ebf
 8008ddc:	08008f83 	.word	0x08008f83
 8008de0:	08008f83 	.word	0x08008f83
 8008de4:	08008f83 	.word	0x08008f83
 8008de8:	08008f01 	.word	0x08008f01
 8008dec:	08008f83 	.word	0x08008f83
 8008df0:	08008f83 	.word	0x08008f83
 8008df4:	08008f83 	.word	0x08008f83
 8008df8:	08008f41 	.word	0x08008f41
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	68b9      	ldr	r1, [r7, #8]
 8008e02:	4618      	mov	r0, r3
 8008e04:	f000 fabc 	bl	8009380 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	699a      	ldr	r2, [r3, #24]
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	f042 0208 	orr.w	r2, r2, #8
 8008e16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	699a      	ldr	r2, [r3, #24]
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	f022 0204 	bic.w	r2, r2, #4
 8008e26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	6999      	ldr	r1, [r3, #24]
 8008e2e:	68bb      	ldr	r3, [r7, #8]
 8008e30:	691a      	ldr	r2, [r3, #16]
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	430a      	orrs	r2, r1
 8008e38:	619a      	str	r2, [r3, #24]
      break;
 8008e3a:	e0a5      	b.n	8008f88 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	68b9      	ldr	r1, [r7, #8]
 8008e42:	4618      	mov	r0, r3
 8008e44:	f000 fb36 	bl	80094b4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	699a      	ldr	r2, [r3, #24]
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008e56:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	699a      	ldr	r2, [r3, #24]
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008e66:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	6999      	ldr	r1, [r3, #24]
 8008e6e:	68bb      	ldr	r3, [r7, #8]
 8008e70:	691b      	ldr	r3, [r3, #16]
 8008e72:	021a      	lsls	r2, r3, #8
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	430a      	orrs	r2, r1
 8008e7a:	619a      	str	r2, [r3, #24]
      break;
 8008e7c:	e084      	b.n	8008f88 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	68b9      	ldr	r1, [r7, #8]
 8008e84:	4618      	mov	r0, r3
 8008e86:	f000 fba9 	bl	80095dc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	69da      	ldr	r2, [r3, #28]
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	f042 0208 	orr.w	r2, r2, #8
 8008e98:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	69da      	ldr	r2, [r3, #28]
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	f022 0204 	bic.w	r2, r2, #4
 8008ea8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	69d9      	ldr	r1, [r3, #28]
 8008eb0:	68bb      	ldr	r3, [r7, #8]
 8008eb2:	691a      	ldr	r2, [r3, #16]
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	430a      	orrs	r2, r1
 8008eba:	61da      	str	r2, [r3, #28]
      break;
 8008ebc:	e064      	b.n	8008f88 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	68b9      	ldr	r1, [r7, #8]
 8008ec4:	4618      	mov	r0, r3
 8008ec6:	f000 fc1b 	bl	8009700 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	69da      	ldr	r2, [r3, #28]
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008ed8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	69da      	ldr	r2, [r3, #28]
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008ee8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	69d9      	ldr	r1, [r3, #28]
 8008ef0:	68bb      	ldr	r3, [r7, #8]
 8008ef2:	691b      	ldr	r3, [r3, #16]
 8008ef4:	021a      	lsls	r2, r3, #8
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	430a      	orrs	r2, r1
 8008efc:	61da      	str	r2, [r3, #28]
      break;
 8008efe:	e043      	b.n	8008f88 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	68b9      	ldr	r1, [r7, #8]
 8008f06:	4618      	mov	r0, r3
 8008f08:	f000 fc8e 	bl	8009828 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	f042 0208 	orr.w	r2, r2, #8
 8008f1a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	f022 0204 	bic.w	r2, r2, #4
 8008f2a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008f32:	68bb      	ldr	r3, [r7, #8]
 8008f34:	691a      	ldr	r2, [r3, #16]
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	430a      	orrs	r2, r1
 8008f3c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008f3e:	e023      	b.n	8008f88 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	68b9      	ldr	r1, [r7, #8]
 8008f46:	4618      	mov	r0, r3
 8008f48:	f000 fcd8 	bl	80098fc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008f5a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008f6a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008f72:	68bb      	ldr	r3, [r7, #8]
 8008f74:	691b      	ldr	r3, [r3, #16]
 8008f76:	021a      	lsls	r2, r3, #8
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	430a      	orrs	r2, r1
 8008f7e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008f80:	e002      	b.n	8008f88 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008f82:	2301      	movs	r3, #1
 8008f84:	75fb      	strb	r3, [r7, #23]
      break;
 8008f86:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	2200      	movs	r2, #0
 8008f8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008f90:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f92:	4618      	mov	r0, r3
 8008f94:	3718      	adds	r7, #24
 8008f96:	46bd      	mov	sp, r7
 8008f98:	bd80      	pop	{r7, pc}
 8008f9a:	bf00      	nop

08008f9c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008f9c:	b580      	push	{r7, lr}
 8008f9e:	b084      	sub	sp, #16
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	6078      	str	r0, [r7, #4]
 8008fa4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008fa6:	2300      	movs	r3, #0
 8008fa8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008fb0:	2b01      	cmp	r3, #1
 8008fb2:	d101      	bne.n	8008fb8 <HAL_TIM_ConfigClockSource+0x1c>
 8008fb4:	2302      	movs	r3, #2
 8008fb6:	e0f6      	b.n	80091a6 <HAL_TIM_ConfigClockSource+0x20a>
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	2201      	movs	r2, #1
 8008fbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	2202      	movs	r2, #2
 8008fc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	689b      	ldr	r3, [r3, #8]
 8008fce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008fd0:	68bb      	ldr	r3, [r7, #8]
 8008fd2:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8008fd6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008fda:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008fdc:	68bb      	ldr	r3, [r7, #8]
 8008fde:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008fe2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	68ba      	ldr	r2, [r7, #8]
 8008fea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008fec:	683b      	ldr	r3, [r7, #0]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	4a6f      	ldr	r2, [pc, #444]	@ (80091b0 <HAL_TIM_ConfigClockSource+0x214>)
 8008ff2:	4293      	cmp	r3, r2
 8008ff4:	f000 80c1 	beq.w	800917a <HAL_TIM_ConfigClockSource+0x1de>
 8008ff8:	4a6d      	ldr	r2, [pc, #436]	@ (80091b0 <HAL_TIM_ConfigClockSource+0x214>)
 8008ffa:	4293      	cmp	r3, r2
 8008ffc:	f200 80c6 	bhi.w	800918c <HAL_TIM_ConfigClockSource+0x1f0>
 8009000:	4a6c      	ldr	r2, [pc, #432]	@ (80091b4 <HAL_TIM_ConfigClockSource+0x218>)
 8009002:	4293      	cmp	r3, r2
 8009004:	f000 80b9 	beq.w	800917a <HAL_TIM_ConfigClockSource+0x1de>
 8009008:	4a6a      	ldr	r2, [pc, #424]	@ (80091b4 <HAL_TIM_ConfigClockSource+0x218>)
 800900a:	4293      	cmp	r3, r2
 800900c:	f200 80be 	bhi.w	800918c <HAL_TIM_ConfigClockSource+0x1f0>
 8009010:	4a69      	ldr	r2, [pc, #420]	@ (80091b8 <HAL_TIM_ConfigClockSource+0x21c>)
 8009012:	4293      	cmp	r3, r2
 8009014:	f000 80b1 	beq.w	800917a <HAL_TIM_ConfigClockSource+0x1de>
 8009018:	4a67      	ldr	r2, [pc, #412]	@ (80091b8 <HAL_TIM_ConfigClockSource+0x21c>)
 800901a:	4293      	cmp	r3, r2
 800901c:	f200 80b6 	bhi.w	800918c <HAL_TIM_ConfigClockSource+0x1f0>
 8009020:	4a66      	ldr	r2, [pc, #408]	@ (80091bc <HAL_TIM_ConfigClockSource+0x220>)
 8009022:	4293      	cmp	r3, r2
 8009024:	f000 80a9 	beq.w	800917a <HAL_TIM_ConfigClockSource+0x1de>
 8009028:	4a64      	ldr	r2, [pc, #400]	@ (80091bc <HAL_TIM_ConfigClockSource+0x220>)
 800902a:	4293      	cmp	r3, r2
 800902c:	f200 80ae 	bhi.w	800918c <HAL_TIM_ConfigClockSource+0x1f0>
 8009030:	4a63      	ldr	r2, [pc, #396]	@ (80091c0 <HAL_TIM_ConfigClockSource+0x224>)
 8009032:	4293      	cmp	r3, r2
 8009034:	f000 80a1 	beq.w	800917a <HAL_TIM_ConfigClockSource+0x1de>
 8009038:	4a61      	ldr	r2, [pc, #388]	@ (80091c0 <HAL_TIM_ConfigClockSource+0x224>)
 800903a:	4293      	cmp	r3, r2
 800903c:	f200 80a6 	bhi.w	800918c <HAL_TIM_ConfigClockSource+0x1f0>
 8009040:	4a60      	ldr	r2, [pc, #384]	@ (80091c4 <HAL_TIM_ConfigClockSource+0x228>)
 8009042:	4293      	cmp	r3, r2
 8009044:	f000 8099 	beq.w	800917a <HAL_TIM_ConfigClockSource+0x1de>
 8009048:	4a5e      	ldr	r2, [pc, #376]	@ (80091c4 <HAL_TIM_ConfigClockSource+0x228>)
 800904a:	4293      	cmp	r3, r2
 800904c:	f200 809e 	bhi.w	800918c <HAL_TIM_ConfigClockSource+0x1f0>
 8009050:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8009054:	f000 8091 	beq.w	800917a <HAL_TIM_ConfigClockSource+0x1de>
 8009058:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800905c:	f200 8096 	bhi.w	800918c <HAL_TIM_ConfigClockSource+0x1f0>
 8009060:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009064:	f000 8089 	beq.w	800917a <HAL_TIM_ConfigClockSource+0x1de>
 8009068:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800906c:	f200 808e 	bhi.w	800918c <HAL_TIM_ConfigClockSource+0x1f0>
 8009070:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009074:	d03e      	beq.n	80090f4 <HAL_TIM_ConfigClockSource+0x158>
 8009076:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800907a:	f200 8087 	bhi.w	800918c <HAL_TIM_ConfigClockSource+0x1f0>
 800907e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009082:	f000 8086 	beq.w	8009192 <HAL_TIM_ConfigClockSource+0x1f6>
 8009086:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800908a:	d87f      	bhi.n	800918c <HAL_TIM_ConfigClockSource+0x1f0>
 800908c:	2b70      	cmp	r3, #112	@ 0x70
 800908e:	d01a      	beq.n	80090c6 <HAL_TIM_ConfigClockSource+0x12a>
 8009090:	2b70      	cmp	r3, #112	@ 0x70
 8009092:	d87b      	bhi.n	800918c <HAL_TIM_ConfigClockSource+0x1f0>
 8009094:	2b60      	cmp	r3, #96	@ 0x60
 8009096:	d050      	beq.n	800913a <HAL_TIM_ConfigClockSource+0x19e>
 8009098:	2b60      	cmp	r3, #96	@ 0x60
 800909a:	d877      	bhi.n	800918c <HAL_TIM_ConfigClockSource+0x1f0>
 800909c:	2b50      	cmp	r3, #80	@ 0x50
 800909e:	d03c      	beq.n	800911a <HAL_TIM_ConfigClockSource+0x17e>
 80090a0:	2b50      	cmp	r3, #80	@ 0x50
 80090a2:	d873      	bhi.n	800918c <HAL_TIM_ConfigClockSource+0x1f0>
 80090a4:	2b40      	cmp	r3, #64	@ 0x40
 80090a6:	d058      	beq.n	800915a <HAL_TIM_ConfigClockSource+0x1be>
 80090a8:	2b40      	cmp	r3, #64	@ 0x40
 80090aa:	d86f      	bhi.n	800918c <HAL_TIM_ConfigClockSource+0x1f0>
 80090ac:	2b30      	cmp	r3, #48	@ 0x30
 80090ae:	d064      	beq.n	800917a <HAL_TIM_ConfigClockSource+0x1de>
 80090b0:	2b30      	cmp	r3, #48	@ 0x30
 80090b2:	d86b      	bhi.n	800918c <HAL_TIM_ConfigClockSource+0x1f0>
 80090b4:	2b20      	cmp	r3, #32
 80090b6:	d060      	beq.n	800917a <HAL_TIM_ConfigClockSource+0x1de>
 80090b8:	2b20      	cmp	r3, #32
 80090ba:	d867      	bhi.n	800918c <HAL_TIM_ConfigClockSource+0x1f0>
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d05c      	beq.n	800917a <HAL_TIM_ConfigClockSource+0x1de>
 80090c0:	2b10      	cmp	r3, #16
 80090c2:	d05a      	beq.n	800917a <HAL_TIM_ConfigClockSource+0x1de>
 80090c4:	e062      	b.n	800918c <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80090ca:	683b      	ldr	r3, [r7, #0]
 80090cc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80090ce:	683b      	ldr	r3, [r7, #0]
 80090d0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80090d2:	683b      	ldr	r3, [r7, #0]
 80090d4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80090d6:	f000 fcf9 	bl	8009acc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	689b      	ldr	r3, [r3, #8]
 80090e0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80090e2:	68bb      	ldr	r3, [r7, #8]
 80090e4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80090e8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	68ba      	ldr	r2, [r7, #8]
 80090f0:	609a      	str	r2, [r3, #8]
      break;
 80090f2:	e04f      	b.n	8009194 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80090f8:	683b      	ldr	r3, [r7, #0]
 80090fa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80090fc:	683b      	ldr	r3, [r7, #0]
 80090fe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009100:	683b      	ldr	r3, [r7, #0]
 8009102:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009104:	f000 fce2 	bl	8009acc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	689a      	ldr	r2, [r3, #8]
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009116:	609a      	str	r2, [r3, #8]
      break;
 8009118:	e03c      	b.n	8009194 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800911e:	683b      	ldr	r3, [r7, #0]
 8009120:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009122:	683b      	ldr	r3, [r7, #0]
 8009124:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009126:	461a      	mov	r2, r3
 8009128:	f000 fc54 	bl	80099d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	2150      	movs	r1, #80	@ 0x50
 8009132:	4618      	mov	r0, r3
 8009134:	f000 fcad 	bl	8009a92 <TIM_ITRx_SetConfig>
      break;
 8009138:	e02c      	b.n	8009194 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800913e:	683b      	ldr	r3, [r7, #0]
 8009140:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009142:	683b      	ldr	r3, [r7, #0]
 8009144:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009146:	461a      	mov	r2, r3
 8009148:	f000 fc73 	bl	8009a32 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	2160      	movs	r1, #96	@ 0x60
 8009152:	4618      	mov	r0, r3
 8009154:	f000 fc9d 	bl	8009a92 <TIM_ITRx_SetConfig>
      break;
 8009158:	e01c      	b.n	8009194 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800915e:	683b      	ldr	r3, [r7, #0]
 8009160:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009162:	683b      	ldr	r3, [r7, #0]
 8009164:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009166:	461a      	mov	r2, r3
 8009168:	f000 fc34 	bl	80099d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	2140      	movs	r1, #64	@ 0x40
 8009172:	4618      	mov	r0, r3
 8009174:	f000 fc8d 	bl	8009a92 <TIM_ITRx_SetConfig>
      break;
 8009178:	e00c      	b.n	8009194 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	681a      	ldr	r2, [r3, #0]
 800917e:	683b      	ldr	r3, [r7, #0]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	4619      	mov	r1, r3
 8009184:	4610      	mov	r0, r2
 8009186:	f000 fc84 	bl	8009a92 <TIM_ITRx_SetConfig>
      break;
 800918a:	e003      	b.n	8009194 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800918c:	2301      	movs	r3, #1
 800918e:	73fb      	strb	r3, [r7, #15]
      break;
 8009190:	e000      	b.n	8009194 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8009192:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	2201      	movs	r2, #1
 8009198:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	2200      	movs	r2, #0
 80091a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80091a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80091a6:	4618      	mov	r0, r3
 80091a8:	3710      	adds	r7, #16
 80091aa:	46bd      	mov	sp, r7
 80091ac:	bd80      	pop	{r7, pc}
 80091ae:	bf00      	nop
 80091b0:	00100070 	.word	0x00100070
 80091b4:	00100060 	.word	0x00100060
 80091b8:	00100050 	.word	0x00100050
 80091bc:	00100040 	.word	0x00100040
 80091c0:	00100030 	.word	0x00100030
 80091c4:	00100020 	.word	0x00100020

080091c8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80091c8:	b480      	push	{r7}
 80091ca:	b083      	sub	sp, #12
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80091d0:	bf00      	nop
 80091d2:	370c      	adds	r7, #12
 80091d4:	46bd      	mov	sp, r7
 80091d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091da:	4770      	bx	lr

080091dc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80091dc:	b480      	push	{r7}
 80091de:	b083      	sub	sp, #12
 80091e0:	af00      	add	r7, sp, #0
 80091e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80091e4:	bf00      	nop
 80091e6:	370c      	adds	r7, #12
 80091e8:	46bd      	mov	sp, r7
 80091ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ee:	4770      	bx	lr

080091f0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80091f0:	b480      	push	{r7}
 80091f2:	b083      	sub	sp, #12
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80091f8:	bf00      	nop
 80091fa:	370c      	adds	r7, #12
 80091fc:	46bd      	mov	sp, r7
 80091fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009202:	4770      	bx	lr

08009204 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009204:	b480      	push	{r7}
 8009206:	b083      	sub	sp, #12
 8009208:	af00      	add	r7, sp, #0
 800920a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800920c:	bf00      	nop
 800920e:	370c      	adds	r7, #12
 8009210:	46bd      	mov	sp, r7
 8009212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009216:	4770      	bx	lr

08009218 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009218:	b480      	push	{r7}
 800921a:	b085      	sub	sp, #20
 800921c:	af00      	add	r7, sp, #0
 800921e:	6078      	str	r0, [r7, #4]
 8009220:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	4a4c      	ldr	r2, [pc, #304]	@ (800935c <TIM_Base_SetConfig+0x144>)
 800922c:	4293      	cmp	r3, r2
 800922e:	d017      	beq.n	8009260 <TIM_Base_SetConfig+0x48>
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009236:	d013      	beq.n	8009260 <TIM_Base_SetConfig+0x48>
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	4a49      	ldr	r2, [pc, #292]	@ (8009360 <TIM_Base_SetConfig+0x148>)
 800923c:	4293      	cmp	r3, r2
 800923e:	d00f      	beq.n	8009260 <TIM_Base_SetConfig+0x48>
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	4a48      	ldr	r2, [pc, #288]	@ (8009364 <TIM_Base_SetConfig+0x14c>)
 8009244:	4293      	cmp	r3, r2
 8009246:	d00b      	beq.n	8009260 <TIM_Base_SetConfig+0x48>
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	4a47      	ldr	r2, [pc, #284]	@ (8009368 <TIM_Base_SetConfig+0x150>)
 800924c:	4293      	cmp	r3, r2
 800924e:	d007      	beq.n	8009260 <TIM_Base_SetConfig+0x48>
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	4a46      	ldr	r2, [pc, #280]	@ (800936c <TIM_Base_SetConfig+0x154>)
 8009254:	4293      	cmp	r3, r2
 8009256:	d003      	beq.n	8009260 <TIM_Base_SetConfig+0x48>
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	4a45      	ldr	r2, [pc, #276]	@ (8009370 <TIM_Base_SetConfig+0x158>)
 800925c:	4293      	cmp	r3, r2
 800925e:	d108      	bne.n	8009272 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009266:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009268:	683b      	ldr	r3, [r7, #0]
 800926a:	685b      	ldr	r3, [r3, #4]
 800926c:	68fa      	ldr	r2, [r7, #12]
 800926e:	4313      	orrs	r3, r2
 8009270:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	4a39      	ldr	r2, [pc, #228]	@ (800935c <TIM_Base_SetConfig+0x144>)
 8009276:	4293      	cmp	r3, r2
 8009278:	d023      	beq.n	80092c2 <TIM_Base_SetConfig+0xaa>
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009280:	d01f      	beq.n	80092c2 <TIM_Base_SetConfig+0xaa>
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	4a36      	ldr	r2, [pc, #216]	@ (8009360 <TIM_Base_SetConfig+0x148>)
 8009286:	4293      	cmp	r3, r2
 8009288:	d01b      	beq.n	80092c2 <TIM_Base_SetConfig+0xaa>
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	4a35      	ldr	r2, [pc, #212]	@ (8009364 <TIM_Base_SetConfig+0x14c>)
 800928e:	4293      	cmp	r3, r2
 8009290:	d017      	beq.n	80092c2 <TIM_Base_SetConfig+0xaa>
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	4a34      	ldr	r2, [pc, #208]	@ (8009368 <TIM_Base_SetConfig+0x150>)
 8009296:	4293      	cmp	r3, r2
 8009298:	d013      	beq.n	80092c2 <TIM_Base_SetConfig+0xaa>
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	4a33      	ldr	r2, [pc, #204]	@ (800936c <TIM_Base_SetConfig+0x154>)
 800929e:	4293      	cmp	r3, r2
 80092a0:	d00f      	beq.n	80092c2 <TIM_Base_SetConfig+0xaa>
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	4a33      	ldr	r2, [pc, #204]	@ (8009374 <TIM_Base_SetConfig+0x15c>)
 80092a6:	4293      	cmp	r3, r2
 80092a8:	d00b      	beq.n	80092c2 <TIM_Base_SetConfig+0xaa>
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	4a32      	ldr	r2, [pc, #200]	@ (8009378 <TIM_Base_SetConfig+0x160>)
 80092ae:	4293      	cmp	r3, r2
 80092b0:	d007      	beq.n	80092c2 <TIM_Base_SetConfig+0xaa>
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	4a31      	ldr	r2, [pc, #196]	@ (800937c <TIM_Base_SetConfig+0x164>)
 80092b6:	4293      	cmp	r3, r2
 80092b8:	d003      	beq.n	80092c2 <TIM_Base_SetConfig+0xaa>
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	4a2c      	ldr	r2, [pc, #176]	@ (8009370 <TIM_Base_SetConfig+0x158>)
 80092be:	4293      	cmp	r3, r2
 80092c0:	d108      	bne.n	80092d4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80092c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80092ca:	683b      	ldr	r3, [r7, #0]
 80092cc:	68db      	ldr	r3, [r3, #12]
 80092ce:	68fa      	ldr	r2, [r7, #12]
 80092d0:	4313      	orrs	r3, r2
 80092d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80092da:	683b      	ldr	r3, [r7, #0]
 80092dc:	695b      	ldr	r3, [r3, #20]
 80092de:	4313      	orrs	r3, r2
 80092e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	68fa      	ldr	r2, [r7, #12]
 80092e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80092e8:	683b      	ldr	r3, [r7, #0]
 80092ea:	689a      	ldr	r2, [r3, #8]
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80092f0:	683b      	ldr	r3, [r7, #0]
 80092f2:	681a      	ldr	r2, [r3, #0]
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	4a18      	ldr	r2, [pc, #96]	@ (800935c <TIM_Base_SetConfig+0x144>)
 80092fc:	4293      	cmp	r3, r2
 80092fe:	d013      	beq.n	8009328 <TIM_Base_SetConfig+0x110>
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	4a1a      	ldr	r2, [pc, #104]	@ (800936c <TIM_Base_SetConfig+0x154>)
 8009304:	4293      	cmp	r3, r2
 8009306:	d00f      	beq.n	8009328 <TIM_Base_SetConfig+0x110>
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	4a1a      	ldr	r2, [pc, #104]	@ (8009374 <TIM_Base_SetConfig+0x15c>)
 800930c:	4293      	cmp	r3, r2
 800930e:	d00b      	beq.n	8009328 <TIM_Base_SetConfig+0x110>
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	4a19      	ldr	r2, [pc, #100]	@ (8009378 <TIM_Base_SetConfig+0x160>)
 8009314:	4293      	cmp	r3, r2
 8009316:	d007      	beq.n	8009328 <TIM_Base_SetConfig+0x110>
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	4a18      	ldr	r2, [pc, #96]	@ (800937c <TIM_Base_SetConfig+0x164>)
 800931c:	4293      	cmp	r3, r2
 800931e:	d003      	beq.n	8009328 <TIM_Base_SetConfig+0x110>
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	4a13      	ldr	r2, [pc, #76]	@ (8009370 <TIM_Base_SetConfig+0x158>)
 8009324:	4293      	cmp	r3, r2
 8009326:	d103      	bne.n	8009330 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009328:	683b      	ldr	r3, [r7, #0]
 800932a:	691a      	ldr	r2, [r3, #16]
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	2201      	movs	r2, #1
 8009334:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	691b      	ldr	r3, [r3, #16]
 800933a:	f003 0301 	and.w	r3, r3, #1
 800933e:	2b01      	cmp	r3, #1
 8009340:	d105      	bne.n	800934e <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	691b      	ldr	r3, [r3, #16]
 8009346:	f023 0201 	bic.w	r2, r3, #1
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	611a      	str	r2, [r3, #16]
  }
}
 800934e:	bf00      	nop
 8009350:	3714      	adds	r7, #20
 8009352:	46bd      	mov	sp, r7
 8009354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009358:	4770      	bx	lr
 800935a:	bf00      	nop
 800935c:	40012c00 	.word	0x40012c00
 8009360:	40000400 	.word	0x40000400
 8009364:	40000800 	.word	0x40000800
 8009368:	40000c00 	.word	0x40000c00
 800936c:	40013400 	.word	0x40013400
 8009370:	40015000 	.word	0x40015000
 8009374:	40014000 	.word	0x40014000
 8009378:	40014400 	.word	0x40014400
 800937c:	40014800 	.word	0x40014800

08009380 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009380:	b480      	push	{r7}
 8009382:	b087      	sub	sp, #28
 8009384:	af00      	add	r7, sp, #0
 8009386:	6078      	str	r0, [r7, #4]
 8009388:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	6a1b      	ldr	r3, [r3, #32]
 800938e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	6a1b      	ldr	r3, [r3, #32]
 8009394:	f023 0201 	bic.w	r2, r3, #1
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	685b      	ldr	r3, [r3, #4]
 80093a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	699b      	ldr	r3, [r3, #24]
 80093a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80093ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80093b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	f023 0303 	bic.w	r3, r3, #3
 80093ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80093bc:	683b      	ldr	r3, [r7, #0]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	68fa      	ldr	r2, [r7, #12]
 80093c2:	4313      	orrs	r3, r2
 80093c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80093c6:	697b      	ldr	r3, [r7, #20]
 80093c8:	f023 0302 	bic.w	r3, r3, #2
 80093cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80093ce:	683b      	ldr	r3, [r7, #0]
 80093d0:	689b      	ldr	r3, [r3, #8]
 80093d2:	697a      	ldr	r2, [r7, #20]
 80093d4:	4313      	orrs	r3, r2
 80093d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	4a30      	ldr	r2, [pc, #192]	@ (800949c <TIM_OC1_SetConfig+0x11c>)
 80093dc:	4293      	cmp	r3, r2
 80093de:	d013      	beq.n	8009408 <TIM_OC1_SetConfig+0x88>
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	4a2f      	ldr	r2, [pc, #188]	@ (80094a0 <TIM_OC1_SetConfig+0x120>)
 80093e4:	4293      	cmp	r3, r2
 80093e6:	d00f      	beq.n	8009408 <TIM_OC1_SetConfig+0x88>
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	4a2e      	ldr	r2, [pc, #184]	@ (80094a4 <TIM_OC1_SetConfig+0x124>)
 80093ec:	4293      	cmp	r3, r2
 80093ee:	d00b      	beq.n	8009408 <TIM_OC1_SetConfig+0x88>
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	4a2d      	ldr	r2, [pc, #180]	@ (80094a8 <TIM_OC1_SetConfig+0x128>)
 80093f4:	4293      	cmp	r3, r2
 80093f6:	d007      	beq.n	8009408 <TIM_OC1_SetConfig+0x88>
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	4a2c      	ldr	r2, [pc, #176]	@ (80094ac <TIM_OC1_SetConfig+0x12c>)
 80093fc:	4293      	cmp	r3, r2
 80093fe:	d003      	beq.n	8009408 <TIM_OC1_SetConfig+0x88>
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	4a2b      	ldr	r2, [pc, #172]	@ (80094b0 <TIM_OC1_SetConfig+0x130>)
 8009404:	4293      	cmp	r3, r2
 8009406:	d10c      	bne.n	8009422 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009408:	697b      	ldr	r3, [r7, #20]
 800940a:	f023 0308 	bic.w	r3, r3, #8
 800940e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009410:	683b      	ldr	r3, [r7, #0]
 8009412:	68db      	ldr	r3, [r3, #12]
 8009414:	697a      	ldr	r2, [r7, #20]
 8009416:	4313      	orrs	r3, r2
 8009418:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800941a:	697b      	ldr	r3, [r7, #20]
 800941c:	f023 0304 	bic.w	r3, r3, #4
 8009420:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	4a1d      	ldr	r2, [pc, #116]	@ (800949c <TIM_OC1_SetConfig+0x11c>)
 8009426:	4293      	cmp	r3, r2
 8009428:	d013      	beq.n	8009452 <TIM_OC1_SetConfig+0xd2>
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	4a1c      	ldr	r2, [pc, #112]	@ (80094a0 <TIM_OC1_SetConfig+0x120>)
 800942e:	4293      	cmp	r3, r2
 8009430:	d00f      	beq.n	8009452 <TIM_OC1_SetConfig+0xd2>
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	4a1b      	ldr	r2, [pc, #108]	@ (80094a4 <TIM_OC1_SetConfig+0x124>)
 8009436:	4293      	cmp	r3, r2
 8009438:	d00b      	beq.n	8009452 <TIM_OC1_SetConfig+0xd2>
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	4a1a      	ldr	r2, [pc, #104]	@ (80094a8 <TIM_OC1_SetConfig+0x128>)
 800943e:	4293      	cmp	r3, r2
 8009440:	d007      	beq.n	8009452 <TIM_OC1_SetConfig+0xd2>
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	4a19      	ldr	r2, [pc, #100]	@ (80094ac <TIM_OC1_SetConfig+0x12c>)
 8009446:	4293      	cmp	r3, r2
 8009448:	d003      	beq.n	8009452 <TIM_OC1_SetConfig+0xd2>
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	4a18      	ldr	r2, [pc, #96]	@ (80094b0 <TIM_OC1_SetConfig+0x130>)
 800944e:	4293      	cmp	r3, r2
 8009450:	d111      	bne.n	8009476 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009452:	693b      	ldr	r3, [r7, #16]
 8009454:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009458:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800945a:	693b      	ldr	r3, [r7, #16]
 800945c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009460:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009462:	683b      	ldr	r3, [r7, #0]
 8009464:	695b      	ldr	r3, [r3, #20]
 8009466:	693a      	ldr	r2, [r7, #16]
 8009468:	4313      	orrs	r3, r2
 800946a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800946c:	683b      	ldr	r3, [r7, #0]
 800946e:	699b      	ldr	r3, [r3, #24]
 8009470:	693a      	ldr	r2, [r7, #16]
 8009472:	4313      	orrs	r3, r2
 8009474:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	693a      	ldr	r2, [r7, #16]
 800947a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	68fa      	ldr	r2, [r7, #12]
 8009480:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009482:	683b      	ldr	r3, [r7, #0]
 8009484:	685a      	ldr	r2, [r3, #4]
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	697a      	ldr	r2, [r7, #20]
 800948e:	621a      	str	r2, [r3, #32]
}
 8009490:	bf00      	nop
 8009492:	371c      	adds	r7, #28
 8009494:	46bd      	mov	sp, r7
 8009496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800949a:	4770      	bx	lr
 800949c:	40012c00 	.word	0x40012c00
 80094a0:	40013400 	.word	0x40013400
 80094a4:	40014000 	.word	0x40014000
 80094a8:	40014400 	.word	0x40014400
 80094ac:	40014800 	.word	0x40014800
 80094b0:	40015000 	.word	0x40015000

080094b4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80094b4:	b480      	push	{r7}
 80094b6:	b087      	sub	sp, #28
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	6078      	str	r0, [r7, #4]
 80094bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	6a1b      	ldr	r3, [r3, #32]
 80094c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	6a1b      	ldr	r3, [r3, #32]
 80094c8:	f023 0210 	bic.w	r2, r3, #16
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	685b      	ldr	r3, [r3, #4]
 80094d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	699b      	ldr	r3, [r3, #24]
 80094da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80094e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80094e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80094ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80094f0:	683b      	ldr	r3, [r7, #0]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	021b      	lsls	r3, r3, #8
 80094f6:	68fa      	ldr	r2, [r7, #12]
 80094f8:	4313      	orrs	r3, r2
 80094fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80094fc:	697b      	ldr	r3, [r7, #20]
 80094fe:	f023 0320 	bic.w	r3, r3, #32
 8009502:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009504:	683b      	ldr	r3, [r7, #0]
 8009506:	689b      	ldr	r3, [r3, #8]
 8009508:	011b      	lsls	r3, r3, #4
 800950a:	697a      	ldr	r2, [r7, #20]
 800950c:	4313      	orrs	r3, r2
 800950e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	4a2c      	ldr	r2, [pc, #176]	@ (80095c4 <TIM_OC2_SetConfig+0x110>)
 8009514:	4293      	cmp	r3, r2
 8009516:	d007      	beq.n	8009528 <TIM_OC2_SetConfig+0x74>
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	4a2b      	ldr	r2, [pc, #172]	@ (80095c8 <TIM_OC2_SetConfig+0x114>)
 800951c:	4293      	cmp	r3, r2
 800951e:	d003      	beq.n	8009528 <TIM_OC2_SetConfig+0x74>
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	4a2a      	ldr	r2, [pc, #168]	@ (80095cc <TIM_OC2_SetConfig+0x118>)
 8009524:	4293      	cmp	r3, r2
 8009526:	d10d      	bne.n	8009544 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009528:	697b      	ldr	r3, [r7, #20]
 800952a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800952e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009530:	683b      	ldr	r3, [r7, #0]
 8009532:	68db      	ldr	r3, [r3, #12]
 8009534:	011b      	lsls	r3, r3, #4
 8009536:	697a      	ldr	r2, [r7, #20]
 8009538:	4313      	orrs	r3, r2
 800953a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800953c:	697b      	ldr	r3, [r7, #20]
 800953e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009542:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	4a1f      	ldr	r2, [pc, #124]	@ (80095c4 <TIM_OC2_SetConfig+0x110>)
 8009548:	4293      	cmp	r3, r2
 800954a:	d013      	beq.n	8009574 <TIM_OC2_SetConfig+0xc0>
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	4a1e      	ldr	r2, [pc, #120]	@ (80095c8 <TIM_OC2_SetConfig+0x114>)
 8009550:	4293      	cmp	r3, r2
 8009552:	d00f      	beq.n	8009574 <TIM_OC2_SetConfig+0xc0>
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	4a1e      	ldr	r2, [pc, #120]	@ (80095d0 <TIM_OC2_SetConfig+0x11c>)
 8009558:	4293      	cmp	r3, r2
 800955a:	d00b      	beq.n	8009574 <TIM_OC2_SetConfig+0xc0>
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	4a1d      	ldr	r2, [pc, #116]	@ (80095d4 <TIM_OC2_SetConfig+0x120>)
 8009560:	4293      	cmp	r3, r2
 8009562:	d007      	beq.n	8009574 <TIM_OC2_SetConfig+0xc0>
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	4a1c      	ldr	r2, [pc, #112]	@ (80095d8 <TIM_OC2_SetConfig+0x124>)
 8009568:	4293      	cmp	r3, r2
 800956a:	d003      	beq.n	8009574 <TIM_OC2_SetConfig+0xc0>
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	4a17      	ldr	r2, [pc, #92]	@ (80095cc <TIM_OC2_SetConfig+0x118>)
 8009570:	4293      	cmp	r3, r2
 8009572:	d113      	bne.n	800959c <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009574:	693b      	ldr	r3, [r7, #16]
 8009576:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800957a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800957c:	693b      	ldr	r3, [r7, #16]
 800957e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009582:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009584:	683b      	ldr	r3, [r7, #0]
 8009586:	695b      	ldr	r3, [r3, #20]
 8009588:	009b      	lsls	r3, r3, #2
 800958a:	693a      	ldr	r2, [r7, #16]
 800958c:	4313      	orrs	r3, r2
 800958e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009590:	683b      	ldr	r3, [r7, #0]
 8009592:	699b      	ldr	r3, [r3, #24]
 8009594:	009b      	lsls	r3, r3, #2
 8009596:	693a      	ldr	r2, [r7, #16]
 8009598:	4313      	orrs	r3, r2
 800959a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	693a      	ldr	r2, [r7, #16]
 80095a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	68fa      	ldr	r2, [r7, #12]
 80095a6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80095a8:	683b      	ldr	r3, [r7, #0]
 80095aa:	685a      	ldr	r2, [r3, #4]
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	697a      	ldr	r2, [r7, #20]
 80095b4:	621a      	str	r2, [r3, #32]
}
 80095b6:	bf00      	nop
 80095b8:	371c      	adds	r7, #28
 80095ba:	46bd      	mov	sp, r7
 80095bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c0:	4770      	bx	lr
 80095c2:	bf00      	nop
 80095c4:	40012c00 	.word	0x40012c00
 80095c8:	40013400 	.word	0x40013400
 80095cc:	40015000 	.word	0x40015000
 80095d0:	40014000 	.word	0x40014000
 80095d4:	40014400 	.word	0x40014400
 80095d8:	40014800 	.word	0x40014800

080095dc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80095dc:	b480      	push	{r7}
 80095de:	b087      	sub	sp, #28
 80095e0:	af00      	add	r7, sp, #0
 80095e2:	6078      	str	r0, [r7, #4]
 80095e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	6a1b      	ldr	r3, [r3, #32]
 80095ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	6a1b      	ldr	r3, [r3, #32]
 80095f0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	685b      	ldr	r3, [r3, #4]
 80095fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	69db      	ldr	r3, [r3, #28]
 8009602:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800960a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800960e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	f023 0303 	bic.w	r3, r3, #3
 8009616:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009618:	683b      	ldr	r3, [r7, #0]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	68fa      	ldr	r2, [r7, #12]
 800961e:	4313      	orrs	r3, r2
 8009620:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009622:	697b      	ldr	r3, [r7, #20]
 8009624:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009628:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800962a:	683b      	ldr	r3, [r7, #0]
 800962c:	689b      	ldr	r3, [r3, #8]
 800962e:	021b      	lsls	r3, r3, #8
 8009630:	697a      	ldr	r2, [r7, #20]
 8009632:	4313      	orrs	r3, r2
 8009634:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	4a2b      	ldr	r2, [pc, #172]	@ (80096e8 <TIM_OC3_SetConfig+0x10c>)
 800963a:	4293      	cmp	r3, r2
 800963c:	d007      	beq.n	800964e <TIM_OC3_SetConfig+0x72>
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	4a2a      	ldr	r2, [pc, #168]	@ (80096ec <TIM_OC3_SetConfig+0x110>)
 8009642:	4293      	cmp	r3, r2
 8009644:	d003      	beq.n	800964e <TIM_OC3_SetConfig+0x72>
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	4a29      	ldr	r2, [pc, #164]	@ (80096f0 <TIM_OC3_SetConfig+0x114>)
 800964a:	4293      	cmp	r3, r2
 800964c:	d10d      	bne.n	800966a <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800964e:	697b      	ldr	r3, [r7, #20]
 8009650:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009654:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009656:	683b      	ldr	r3, [r7, #0]
 8009658:	68db      	ldr	r3, [r3, #12]
 800965a:	021b      	lsls	r3, r3, #8
 800965c:	697a      	ldr	r2, [r7, #20]
 800965e:	4313      	orrs	r3, r2
 8009660:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009662:	697b      	ldr	r3, [r7, #20]
 8009664:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009668:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	4a1e      	ldr	r2, [pc, #120]	@ (80096e8 <TIM_OC3_SetConfig+0x10c>)
 800966e:	4293      	cmp	r3, r2
 8009670:	d013      	beq.n	800969a <TIM_OC3_SetConfig+0xbe>
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	4a1d      	ldr	r2, [pc, #116]	@ (80096ec <TIM_OC3_SetConfig+0x110>)
 8009676:	4293      	cmp	r3, r2
 8009678:	d00f      	beq.n	800969a <TIM_OC3_SetConfig+0xbe>
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	4a1d      	ldr	r2, [pc, #116]	@ (80096f4 <TIM_OC3_SetConfig+0x118>)
 800967e:	4293      	cmp	r3, r2
 8009680:	d00b      	beq.n	800969a <TIM_OC3_SetConfig+0xbe>
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	4a1c      	ldr	r2, [pc, #112]	@ (80096f8 <TIM_OC3_SetConfig+0x11c>)
 8009686:	4293      	cmp	r3, r2
 8009688:	d007      	beq.n	800969a <TIM_OC3_SetConfig+0xbe>
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	4a1b      	ldr	r2, [pc, #108]	@ (80096fc <TIM_OC3_SetConfig+0x120>)
 800968e:	4293      	cmp	r3, r2
 8009690:	d003      	beq.n	800969a <TIM_OC3_SetConfig+0xbe>
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	4a16      	ldr	r2, [pc, #88]	@ (80096f0 <TIM_OC3_SetConfig+0x114>)
 8009696:	4293      	cmp	r3, r2
 8009698:	d113      	bne.n	80096c2 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800969a:	693b      	ldr	r3, [r7, #16]
 800969c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80096a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80096a2:	693b      	ldr	r3, [r7, #16]
 80096a4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80096a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80096aa:	683b      	ldr	r3, [r7, #0]
 80096ac:	695b      	ldr	r3, [r3, #20]
 80096ae:	011b      	lsls	r3, r3, #4
 80096b0:	693a      	ldr	r2, [r7, #16]
 80096b2:	4313      	orrs	r3, r2
 80096b4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80096b6:	683b      	ldr	r3, [r7, #0]
 80096b8:	699b      	ldr	r3, [r3, #24]
 80096ba:	011b      	lsls	r3, r3, #4
 80096bc:	693a      	ldr	r2, [r7, #16]
 80096be:	4313      	orrs	r3, r2
 80096c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	693a      	ldr	r2, [r7, #16]
 80096c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	68fa      	ldr	r2, [r7, #12]
 80096cc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80096ce:	683b      	ldr	r3, [r7, #0]
 80096d0:	685a      	ldr	r2, [r3, #4]
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	697a      	ldr	r2, [r7, #20]
 80096da:	621a      	str	r2, [r3, #32]
}
 80096dc:	bf00      	nop
 80096de:	371c      	adds	r7, #28
 80096e0:	46bd      	mov	sp, r7
 80096e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e6:	4770      	bx	lr
 80096e8:	40012c00 	.word	0x40012c00
 80096ec:	40013400 	.word	0x40013400
 80096f0:	40015000 	.word	0x40015000
 80096f4:	40014000 	.word	0x40014000
 80096f8:	40014400 	.word	0x40014400
 80096fc:	40014800 	.word	0x40014800

08009700 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009700:	b480      	push	{r7}
 8009702:	b087      	sub	sp, #28
 8009704:	af00      	add	r7, sp, #0
 8009706:	6078      	str	r0, [r7, #4]
 8009708:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	6a1b      	ldr	r3, [r3, #32]
 800970e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	6a1b      	ldr	r3, [r3, #32]
 8009714:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	685b      	ldr	r3, [r3, #4]
 8009720:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	69db      	ldr	r3, [r3, #28]
 8009726:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800972e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009732:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800973a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800973c:	683b      	ldr	r3, [r7, #0]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	021b      	lsls	r3, r3, #8
 8009742:	68fa      	ldr	r2, [r7, #12]
 8009744:	4313      	orrs	r3, r2
 8009746:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009748:	697b      	ldr	r3, [r7, #20]
 800974a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800974e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009750:	683b      	ldr	r3, [r7, #0]
 8009752:	689b      	ldr	r3, [r3, #8]
 8009754:	031b      	lsls	r3, r3, #12
 8009756:	697a      	ldr	r2, [r7, #20]
 8009758:	4313      	orrs	r3, r2
 800975a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	4a2c      	ldr	r2, [pc, #176]	@ (8009810 <TIM_OC4_SetConfig+0x110>)
 8009760:	4293      	cmp	r3, r2
 8009762:	d007      	beq.n	8009774 <TIM_OC4_SetConfig+0x74>
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	4a2b      	ldr	r2, [pc, #172]	@ (8009814 <TIM_OC4_SetConfig+0x114>)
 8009768:	4293      	cmp	r3, r2
 800976a:	d003      	beq.n	8009774 <TIM_OC4_SetConfig+0x74>
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	4a2a      	ldr	r2, [pc, #168]	@ (8009818 <TIM_OC4_SetConfig+0x118>)
 8009770:	4293      	cmp	r3, r2
 8009772:	d10d      	bne.n	8009790 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8009774:	697b      	ldr	r3, [r7, #20]
 8009776:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800977a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800977c:	683b      	ldr	r3, [r7, #0]
 800977e:	68db      	ldr	r3, [r3, #12]
 8009780:	031b      	lsls	r3, r3, #12
 8009782:	697a      	ldr	r2, [r7, #20]
 8009784:	4313      	orrs	r3, r2
 8009786:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8009788:	697b      	ldr	r3, [r7, #20]
 800978a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800978e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	4a1f      	ldr	r2, [pc, #124]	@ (8009810 <TIM_OC4_SetConfig+0x110>)
 8009794:	4293      	cmp	r3, r2
 8009796:	d013      	beq.n	80097c0 <TIM_OC4_SetConfig+0xc0>
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	4a1e      	ldr	r2, [pc, #120]	@ (8009814 <TIM_OC4_SetConfig+0x114>)
 800979c:	4293      	cmp	r3, r2
 800979e:	d00f      	beq.n	80097c0 <TIM_OC4_SetConfig+0xc0>
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	4a1e      	ldr	r2, [pc, #120]	@ (800981c <TIM_OC4_SetConfig+0x11c>)
 80097a4:	4293      	cmp	r3, r2
 80097a6:	d00b      	beq.n	80097c0 <TIM_OC4_SetConfig+0xc0>
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	4a1d      	ldr	r2, [pc, #116]	@ (8009820 <TIM_OC4_SetConfig+0x120>)
 80097ac:	4293      	cmp	r3, r2
 80097ae:	d007      	beq.n	80097c0 <TIM_OC4_SetConfig+0xc0>
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	4a1c      	ldr	r2, [pc, #112]	@ (8009824 <TIM_OC4_SetConfig+0x124>)
 80097b4:	4293      	cmp	r3, r2
 80097b6:	d003      	beq.n	80097c0 <TIM_OC4_SetConfig+0xc0>
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	4a17      	ldr	r2, [pc, #92]	@ (8009818 <TIM_OC4_SetConfig+0x118>)
 80097bc:	4293      	cmp	r3, r2
 80097be:	d113      	bne.n	80097e8 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80097c0:	693b      	ldr	r3, [r7, #16]
 80097c2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80097c6:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80097c8:	693b      	ldr	r3, [r7, #16]
 80097ca:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80097ce:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80097d0:	683b      	ldr	r3, [r7, #0]
 80097d2:	695b      	ldr	r3, [r3, #20]
 80097d4:	019b      	lsls	r3, r3, #6
 80097d6:	693a      	ldr	r2, [r7, #16]
 80097d8:	4313      	orrs	r3, r2
 80097da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80097dc:	683b      	ldr	r3, [r7, #0]
 80097de:	699b      	ldr	r3, [r3, #24]
 80097e0:	019b      	lsls	r3, r3, #6
 80097e2:	693a      	ldr	r2, [r7, #16]
 80097e4:	4313      	orrs	r3, r2
 80097e6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	693a      	ldr	r2, [r7, #16]
 80097ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	68fa      	ldr	r2, [r7, #12]
 80097f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80097f4:	683b      	ldr	r3, [r7, #0]
 80097f6:	685a      	ldr	r2, [r3, #4]
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	697a      	ldr	r2, [r7, #20]
 8009800:	621a      	str	r2, [r3, #32]
}
 8009802:	bf00      	nop
 8009804:	371c      	adds	r7, #28
 8009806:	46bd      	mov	sp, r7
 8009808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800980c:	4770      	bx	lr
 800980e:	bf00      	nop
 8009810:	40012c00 	.word	0x40012c00
 8009814:	40013400 	.word	0x40013400
 8009818:	40015000 	.word	0x40015000
 800981c:	40014000 	.word	0x40014000
 8009820:	40014400 	.word	0x40014400
 8009824:	40014800 	.word	0x40014800

08009828 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009828:	b480      	push	{r7}
 800982a:	b087      	sub	sp, #28
 800982c:	af00      	add	r7, sp, #0
 800982e:	6078      	str	r0, [r7, #4]
 8009830:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	6a1b      	ldr	r3, [r3, #32]
 8009836:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	6a1b      	ldr	r3, [r3, #32]
 800983c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	685b      	ldr	r3, [r3, #4]
 8009848:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800984e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009856:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800985a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800985c:	683b      	ldr	r3, [r7, #0]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	68fa      	ldr	r2, [r7, #12]
 8009862:	4313      	orrs	r3, r2
 8009864:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009866:	693b      	ldr	r3, [r7, #16]
 8009868:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800986c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800986e:	683b      	ldr	r3, [r7, #0]
 8009870:	689b      	ldr	r3, [r3, #8]
 8009872:	041b      	lsls	r3, r3, #16
 8009874:	693a      	ldr	r2, [r7, #16]
 8009876:	4313      	orrs	r3, r2
 8009878:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	4a19      	ldr	r2, [pc, #100]	@ (80098e4 <TIM_OC5_SetConfig+0xbc>)
 800987e:	4293      	cmp	r3, r2
 8009880:	d013      	beq.n	80098aa <TIM_OC5_SetConfig+0x82>
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	4a18      	ldr	r2, [pc, #96]	@ (80098e8 <TIM_OC5_SetConfig+0xc0>)
 8009886:	4293      	cmp	r3, r2
 8009888:	d00f      	beq.n	80098aa <TIM_OC5_SetConfig+0x82>
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	4a17      	ldr	r2, [pc, #92]	@ (80098ec <TIM_OC5_SetConfig+0xc4>)
 800988e:	4293      	cmp	r3, r2
 8009890:	d00b      	beq.n	80098aa <TIM_OC5_SetConfig+0x82>
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	4a16      	ldr	r2, [pc, #88]	@ (80098f0 <TIM_OC5_SetConfig+0xc8>)
 8009896:	4293      	cmp	r3, r2
 8009898:	d007      	beq.n	80098aa <TIM_OC5_SetConfig+0x82>
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	4a15      	ldr	r2, [pc, #84]	@ (80098f4 <TIM_OC5_SetConfig+0xcc>)
 800989e:	4293      	cmp	r3, r2
 80098a0:	d003      	beq.n	80098aa <TIM_OC5_SetConfig+0x82>
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	4a14      	ldr	r2, [pc, #80]	@ (80098f8 <TIM_OC5_SetConfig+0xd0>)
 80098a6:	4293      	cmp	r3, r2
 80098a8:	d109      	bne.n	80098be <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80098aa:	697b      	ldr	r3, [r7, #20]
 80098ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80098b0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80098b2:	683b      	ldr	r3, [r7, #0]
 80098b4:	695b      	ldr	r3, [r3, #20]
 80098b6:	021b      	lsls	r3, r3, #8
 80098b8:	697a      	ldr	r2, [r7, #20]
 80098ba:	4313      	orrs	r3, r2
 80098bc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	697a      	ldr	r2, [r7, #20]
 80098c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	68fa      	ldr	r2, [r7, #12]
 80098c8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80098ca:	683b      	ldr	r3, [r7, #0]
 80098cc:	685a      	ldr	r2, [r3, #4]
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	693a      	ldr	r2, [r7, #16]
 80098d6:	621a      	str	r2, [r3, #32]
}
 80098d8:	bf00      	nop
 80098da:	371c      	adds	r7, #28
 80098dc:	46bd      	mov	sp, r7
 80098de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e2:	4770      	bx	lr
 80098e4:	40012c00 	.word	0x40012c00
 80098e8:	40013400 	.word	0x40013400
 80098ec:	40014000 	.word	0x40014000
 80098f0:	40014400 	.word	0x40014400
 80098f4:	40014800 	.word	0x40014800
 80098f8:	40015000 	.word	0x40015000

080098fc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80098fc:	b480      	push	{r7}
 80098fe:	b087      	sub	sp, #28
 8009900:	af00      	add	r7, sp, #0
 8009902:	6078      	str	r0, [r7, #4]
 8009904:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	6a1b      	ldr	r3, [r3, #32]
 800990a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	6a1b      	ldr	r3, [r3, #32]
 8009910:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	685b      	ldr	r3, [r3, #4]
 800991c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009922:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800992a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800992e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009930:	683b      	ldr	r3, [r7, #0]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	021b      	lsls	r3, r3, #8
 8009936:	68fa      	ldr	r2, [r7, #12]
 8009938:	4313      	orrs	r3, r2
 800993a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800993c:	693b      	ldr	r3, [r7, #16]
 800993e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009942:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009944:	683b      	ldr	r3, [r7, #0]
 8009946:	689b      	ldr	r3, [r3, #8]
 8009948:	051b      	lsls	r3, r3, #20
 800994a:	693a      	ldr	r2, [r7, #16]
 800994c:	4313      	orrs	r3, r2
 800994e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	4a1a      	ldr	r2, [pc, #104]	@ (80099bc <TIM_OC6_SetConfig+0xc0>)
 8009954:	4293      	cmp	r3, r2
 8009956:	d013      	beq.n	8009980 <TIM_OC6_SetConfig+0x84>
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	4a19      	ldr	r2, [pc, #100]	@ (80099c0 <TIM_OC6_SetConfig+0xc4>)
 800995c:	4293      	cmp	r3, r2
 800995e:	d00f      	beq.n	8009980 <TIM_OC6_SetConfig+0x84>
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	4a18      	ldr	r2, [pc, #96]	@ (80099c4 <TIM_OC6_SetConfig+0xc8>)
 8009964:	4293      	cmp	r3, r2
 8009966:	d00b      	beq.n	8009980 <TIM_OC6_SetConfig+0x84>
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	4a17      	ldr	r2, [pc, #92]	@ (80099c8 <TIM_OC6_SetConfig+0xcc>)
 800996c:	4293      	cmp	r3, r2
 800996e:	d007      	beq.n	8009980 <TIM_OC6_SetConfig+0x84>
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	4a16      	ldr	r2, [pc, #88]	@ (80099cc <TIM_OC6_SetConfig+0xd0>)
 8009974:	4293      	cmp	r3, r2
 8009976:	d003      	beq.n	8009980 <TIM_OC6_SetConfig+0x84>
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	4a15      	ldr	r2, [pc, #84]	@ (80099d0 <TIM_OC6_SetConfig+0xd4>)
 800997c:	4293      	cmp	r3, r2
 800997e:	d109      	bne.n	8009994 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009980:	697b      	ldr	r3, [r7, #20]
 8009982:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009986:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009988:	683b      	ldr	r3, [r7, #0]
 800998a:	695b      	ldr	r3, [r3, #20]
 800998c:	029b      	lsls	r3, r3, #10
 800998e:	697a      	ldr	r2, [r7, #20]
 8009990:	4313      	orrs	r3, r2
 8009992:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	697a      	ldr	r2, [r7, #20]
 8009998:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	68fa      	ldr	r2, [r7, #12]
 800999e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80099a0:	683b      	ldr	r3, [r7, #0]
 80099a2:	685a      	ldr	r2, [r3, #4]
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	693a      	ldr	r2, [r7, #16]
 80099ac:	621a      	str	r2, [r3, #32]
}
 80099ae:	bf00      	nop
 80099b0:	371c      	adds	r7, #28
 80099b2:	46bd      	mov	sp, r7
 80099b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b8:	4770      	bx	lr
 80099ba:	bf00      	nop
 80099bc:	40012c00 	.word	0x40012c00
 80099c0:	40013400 	.word	0x40013400
 80099c4:	40014000 	.word	0x40014000
 80099c8:	40014400 	.word	0x40014400
 80099cc:	40014800 	.word	0x40014800
 80099d0:	40015000 	.word	0x40015000

080099d4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80099d4:	b480      	push	{r7}
 80099d6:	b087      	sub	sp, #28
 80099d8:	af00      	add	r7, sp, #0
 80099da:	60f8      	str	r0, [r7, #12]
 80099dc:	60b9      	str	r1, [r7, #8]
 80099de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	6a1b      	ldr	r3, [r3, #32]
 80099e4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	6a1b      	ldr	r3, [r3, #32]
 80099ea:	f023 0201 	bic.w	r2, r3, #1
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	699b      	ldr	r3, [r3, #24]
 80099f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80099f8:	693b      	ldr	r3, [r7, #16]
 80099fa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80099fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	011b      	lsls	r3, r3, #4
 8009a04:	693a      	ldr	r2, [r7, #16]
 8009a06:	4313      	orrs	r3, r2
 8009a08:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009a0a:	697b      	ldr	r3, [r7, #20]
 8009a0c:	f023 030a 	bic.w	r3, r3, #10
 8009a10:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009a12:	697a      	ldr	r2, [r7, #20]
 8009a14:	68bb      	ldr	r3, [r7, #8]
 8009a16:	4313      	orrs	r3, r2
 8009a18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	693a      	ldr	r2, [r7, #16]
 8009a1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	697a      	ldr	r2, [r7, #20]
 8009a24:	621a      	str	r2, [r3, #32]
}
 8009a26:	bf00      	nop
 8009a28:	371c      	adds	r7, #28
 8009a2a:	46bd      	mov	sp, r7
 8009a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a30:	4770      	bx	lr

08009a32 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009a32:	b480      	push	{r7}
 8009a34:	b087      	sub	sp, #28
 8009a36:	af00      	add	r7, sp, #0
 8009a38:	60f8      	str	r0, [r7, #12]
 8009a3a:	60b9      	str	r1, [r7, #8]
 8009a3c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	6a1b      	ldr	r3, [r3, #32]
 8009a42:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	6a1b      	ldr	r3, [r3, #32]
 8009a48:	f023 0210 	bic.w	r2, r3, #16
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	699b      	ldr	r3, [r3, #24]
 8009a54:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009a56:	693b      	ldr	r3, [r7, #16]
 8009a58:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009a5c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	031b      	lsls	r3, r3, #12
 8009a62:	693a      	ldr	r2, [r7, #16]
 8009a64:	4313      	orrs	r3, r2
 8009a66:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009a68:	697b      	ldr	r3, [r7, #20]
 8009a6a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009a6e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009a70:	68bb      	ldr	r3, [r7, #8]
 8009a72:	011b      	lsls	r3, r3, #4
 8009a74:	697a      	ldr	r2, [r7, #20]
 8009a76:	4313      	orrs	r3, r2
 8009a78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	693a      	ldr	r2, [r7, #16]
 8009a7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	697a      	ldr	r2, [r7, #20]
 8009a84:	621a      	str	r2, [r3, #32]
}
 8009a86:	bf00      	nop
 8009a88:	371c      	adds	r7, #28
 8009a8a:	46bd      	mov	sp, r7
 8009a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a90:	4770      	bx	lr

08009a92 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009a92:	b480      	push	{r7}
 8009a94:	b085      	sub	sp, #20
 8009a96:	af00      	add	r7, sp, #0
 8009a98:	6078      	str	r0, [r7, #4]
 8009a9a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	689b      	ldr	r3, [r3, #8]
 8009aa0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8009aa8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009aac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009aae:	683a      	ldr	r2, [r7, #0]
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	4313      	orrs	r3, r2
 8009ab4:	f043 0307 	orr.w	r3, r3, #7
 8009ab8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	68fa      	ldr	r2, [r7, #12]
 8009abe:	609a      	str	r2, [r3, #8]
}
 8009ac0:	bf00      	nop
 8009ac2:	3714      	adds	r7, #20
 8009ac4:	46bd      	mov	sp, r7
 8009ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aca:	4770      	bx	lr

08009acc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009acc:	b480      	push	{r7}
 8009ace:	b087      	sub	sp, #28
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	60f8      	str	r0, [r7, #12]
 8009ad4:	60b9      	str	r1, [r7, #8]
 8009ad6:	607a      	str	r2, [r7, #4]
 8009ad8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	689b      	ldr	r3, [r3, #8]
 8009ade:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009ae0:	697b      	ldr	r3, [r7, #20]
 8009ae2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009ae6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009ae8:	683b      	ldr	r3, [r7, #0]
 8009aea:	021a      	lsls	r2, r3, #8
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	431a      	orrs	r2, r3
 8009af0:	68bb      	ldr	r3, [r7, #8]
 8009af2:	4313      	orrs	r3, r2
 8009af4:	697a      	ldr	r2, [r7, #20]
 8009af6:	4313      	orrs	r3, r2
 8009af8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	697a      	ldr	r2, [r7, #20]
 8009afe:	609a      	str	r2, [r3, #8]
}
 8009b00:	bf00      	nop
 8009b02:	371c      	adds	r7, #28
 8009b04:	46bd      	mov	sp, r7
 8009b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b0a:	4770      	bx	lr

08009b0c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009b0c:	b480      	push	{r7}
 8009b0e:	b087      	sub	sp, #28
 8009b10:	af00      	add	r7, sp, #0
 8009b12:	60f8      	str	r0, [r7, #12]
 8009b14:	60b9      	str	r1, [r7, #8]
 8009b16:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009b18:	68bb      	ldr	r3, [r7, #8]
 8009b1a:	f003 031f 	and.w	r3, r3, #31
 8009b1e:	2201      	movs	r2, #1
 8009b20:	fa02 f303 	lsl.w	r3, r2, r3
 8009b24:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	6a1a      	ldr	r2, [r3, #32]
 8009b2a:	697b      	ldr	r3, [r7, #20]
 8009b2c:	43db      	mvns	r3, r3
 8009b2e:	401a      	ands	r2, r3
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	6a1a      	ldr	r2, [r3, #32]
 8009b38:	68bb      	ldr	r3, [r7, #8]
 8009b3a:	f003 031f 	and.w	r3, r3, #31
 8009b3e:	6879      	ldr	r1, [r7, #4]
 8009b40:	fa01 f303 	lsl.w	r3, r1, r3
 8009b44:	431a      	orrs	r2, r3
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	621a      	str	r2, [r3, #32]
}
 8009b4a:	bf00      	nop
 8009b4c:	371c      	adds	r7, #28
 8009b4e:	46bd      	mov	sp, r7
 8009b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b54:	4770      	bx	lr
	...

08009b58 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009b58:	b480      	push	{r7}
 8009b5a:	b085      	sub	sp, #20
 8009b5c:	af00      	add	r7, sp, #0
 8009b5e:	6078      	str	r0, [r7, #4]
 8009b60:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009b68:	2b01      	cmp	r3, #1
 8009b6a:	d101      	bne.n	8009b70 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009b6c:	2302      	movs	r3, #2
 8009b6e:	e074      	b.n	8009c5a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	2201      	movs	r2, #1
 8009b74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	2202      	movs	r2, #2
 8009b7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	685b      	ldr	r3, [r3, #4]
 8009b86:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	689b      	ldr	r3, [r3, #8]
 8009b8e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	4a34      	ldr	r2, [pc, #208]	@ (8009c68 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009b96:	4293      	cmp	r3, r2
 8009b98:	d009      	beq.n	8009bae <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	4a33      	ldr	r2, [pc, #204]	@ (8009c6c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009ba0:	4293      	cmp	r3, r2
 8009ba2:	d004      	beq.n	8009bae <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	4a31      	ldr	r2, [pc, #196]	@ (8009c70 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009baa:	4293      	cmp	r3, r2
 8009bac:	d108      	bne.n	8009bc0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009bb4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009bb6:	683b      	ldr	r3, [r7, #0]
 8009bb8:	685b      	ldr	r3, [r3, #4]
 8009bba:	68fa      	ldr	r2, [r7, #12]
 8009bbc:	4313      	orrs	r3, r2
 8009bbe:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8009bc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009bca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009bcc:	683b      	ldr	r3, [r7, #0]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	68fa      	ldr	r2, [r7, #12]
 8009bd2:	4313      	orrs	r3, r2
 8009bd4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	68fa      	ldr	r2, [r7, #12]
 8009bdc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	4a21      	ldr	r2, [pc, #132]	@ (8009c68 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009be4:	4293      	cmp	r3, r2
 8009be6:	d022      	beq.n	8009c2e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009bf0:	d01d      	beq.n	8009c2e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	4a1f      	ldr	r2, [pc, #124]	@ (8009c74 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8009bf8:	4293      	cmp	r3, r2
 8009bfa:	d018      	beq.n	8009c2e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	4a1d      	ldr	r2, [pc, #116]	@ (8009c78 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8009c02:	4293      	cmp	r3, r2
 8009c04:	d013      	beq.n	8009c2e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	4a1c      	ldr	r2, [pc, #112]	@ (8009c7c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8009c0c:	4293      	cmp	r3, r2
 8009c0e:	d00e      	beq.n	8009c2e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	4a15      	ldr	r2, [pc, #84]	@ (8009c6c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009c16:	4293      	cmp	r3, r2
 8009c18:	d009      	beq.n	8009c2e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	4a18      	ldr	r2, [pc, #96]	@ (8009c80 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8009c20:	4293      	cmp	r3, r2
 8009c22:	d004      	beq.n	8009c2e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	4a11      	ldr	r2, [pc, #68]	@ (8009c70 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009c2a:	4293      	cmp	r3, r2
 8009c2c:	d10c      	bne.n	8009c48 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009c2e:	68bb      	ldr	r3, [r7, #8]
 8009c30:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009c34:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009c36:	683b      	ldr	r3, [r7, #0]
 8009c38:	689b      	ldr	r3, [r3, #8]
 8009c3a:	68ba      	ldr	r2, [r7, #8]
 8009c3c:	4313      	orrs	r3, r2
 8009c3e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	68ba      	ldr	r2, [r7, #8]
 8009c46:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	2201      	movs	r2, #1
 8009c4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	2200      	movs	r2, #0
 8009c54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009c58:	2300      	movs	r3, #0
}
 8009c5a:	4618      	mov	r0, r3
 8009c5c:	3714      	adds	r7, #20
 8009c5e:	46bd      	mov	sp, r7
 8009c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c64:	4770      	bx	lr
 8009c66:	bf00      	nop
 8009c68:	40012c00 	.word	0x40012c00
 8009c6c:	40013400 	.word	0x40013400
 8009c70:	40015000 	.word	0x40015000
 8009c74:	40000400 	.word	0x40000400
 8009c78:	40000800 	.word	0x40000800
 8009c7c:	40000c00 	.word	0x40000c00
 8009c80:	40014000 	.word	0x40014000

08009c84 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009c84:	b480      	push	{r7}
 8009c86:	b083      	sub	sp, #12
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009c8c:	bf00      	nop
 8009c8e:	370c      	adds	r7, #12
 8009c90:	46bd      	mov	sp, r7
 8009c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c96:	4770      	bx	lr

08009c98 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009c98:	b480      	push	{r7}
 8009c9a:	b083      	sub	sp, #12
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009ca0:	bf00      	nop
 8009ca2:	370c      	adds	r7, #12
 8009ca4:	46bd      	mov	sp, r7
 8009ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009caa:	4770      	bx	lr

08009cac <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009cac:	b480      	push	{r7}
 8009cae:	b083      	sub	sp, #12
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009cb4:	bf00      	nop
 8009cb6:	370c      	adds	r7, #12
 8009cb8:	46bd      	mov	sp, r7
 8009cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cbe:	4770      	bx	lr

08009cc0 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8009cc0:	b480      	push	{r7}
 8009cc2:	b083      	sub	sp, #12
 8009cc4:	af00      	add	r7, sp, #0
 8009cc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8009cc8:	bf00      	nop
 8009cca:	370c      	adds	r7, #12
 8009ccc:	46bd      	mov	sp, r7
 8009cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd2:	4770      	bx	lr

08009cd4 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8009cd4:	b480      	push	{r7}
 8009cd6:	b083      	sub	sp, #12
 8009cd8:	af00      	add	r7, sp, #0
 8009cda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8009cdc:	bf00      	nop
 8009cde:	370c      	adds	r7, #12
 8009ce0:	46bd      	mov	sp, r7
 8009ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce6:	4770      	bx	lr

08009ce8 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8009ce8:	b480      	push	{r7}
 8009cea:	b083      	sub	sp, #12
 8009cec:	af00      	add	r7, sp, #0
 8009cee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8009cf0:	bf00      	nop
 8009cf2:	370c      	adds	r7, #12
 8009cf4:	46bd      	mov	sp, r7
 8009cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cfa:	4770      	bx	lr

08009cfc <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8009cfc:	b480      	push	{r7}
 8009cfe:	b083      	sub	sp, #12
 8009d00:	af00      	add	r7, sp, #0
 8009d02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8009d04:	bf00      	nop
 8009d06:	370c      	adds	r7, #12
 8009d08:	46bd      	mov	sp, r7
 8009d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d0e:	4770      	bx	lr

08009d10 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009d10:	b580      	push	{r7, lr}
 8009d12:	b082      	sub	sp, #8
 8009d14:	af00      	add	r7, sp, #0
 8009d16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d101      	bne.n	8009d22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009d1e:	2301      	movs	r3, #1
 8009d20:	e042      	b.n	8009da8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d106      	bne.n	8009d3a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	2200      	movs	r2, #0
 8009d30:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009d34:	6878      	ldr	r0, [r7, #4]
 8009d36:	f7f7 ff61 	bl	8001bfc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	2224      	movs	r2, #36	@ 0x24
 8009d3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	681a      	ldr	r2, [r3, #0]
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	f022 0201 	bic.w	r2, r2, #1
 8009d50:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d002      	beq.n	8009d60 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8009d5a:	6878      	ldr	r0, [r7, #4]
 8009d5c:	f000 ff14 	bl	800ab88 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009d60:	6878      	ldr	r0, [r7, #4]
 8009d62:	f000 fc15 	bl	800a590 <UART_SetConfig>
 8009d66:	4603      	mov	r3, r0
 8009d68:	2b01      	cmp	r3, #1
 8009d6a:	d101      	bne.n	8009d70 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009d6c:	2301      	movs	r3, #1
 8009d6e:	e01b      	b.n	8009da8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	685a      	ldr	r2, [r3, #4]
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009d7e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	689a      	ldr	r2, [r3, #8]
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009d8e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	681a      	ldr	r2, [r3, #0]
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	f042 0201 	orr.w	r2, r2, #1
 8009d9e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009da0:	6878      	ldr	r0, [r7, #4]
 8009da2:	f000 ff93 	bl	800accc <UART_CheckIdleState>
 8009da6:	4603      	mov	r3, r0
}
 8009da8:	4618      	mov	r0, r3
 8009daa:	3708      	adds	r7, #8
 8009dac:	46bd      	mov	sp, r7
 8009dae:	bd80      	pop	{r7, pc}

08009db0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009db0:	b580      	push	{r7, lr}
 8009db2:	b08a      	sub	sp, #40	@ 0x28
 8009db4:	af02      	add	r7, sp, #8
 8009db6:	60f8      	str	r0, [r7, #12]
 8009db8:	60b9      	str	r1, [r7, #8]
 8009dba:	603b      	str	r3, [r7, #0]
 8009dbc:	4613      	mov	r3, r2
 8009dbe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009dc6:	2b20      	cmp	r3, #32
 8009dc8:	d17b      	bne.n	8009ec2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8009dca:	68bb      	ldr	r3, [r7, #8]
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d002      	beq.n	8009dd6 <HAL_UART_Transmit+0x26>
 8009dd0:	88fb      	ldrh	r3, [r7, #6]
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d101      	bne.n	8009dda <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8009dd6:	2301      	movs	r3, #1
 8009dd8:	e074      	b.n	8009ec4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	2200      	movs	r2, #0
 8009dde:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	2221      	movs	r2, #33	@ 0x21
 8009de6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009dea:	f7f8 f8f1 	bl	8001fd0 <HAL_GetTick>
 8009dee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	88fa      	ldrh	r2, [r7, #6]
 8009df4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	88fa      	ldrh	r2, [r7, #6]
 8009dfc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	689b      	ldr	r3, [r3, #8]
 8009e04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009e08:	d108      	bne.n	8009e1c <HAL_UART_Transmit+0x6c>
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	691b      	ldr	r3, [r3, #16]
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d104      	bne.n	8009e1c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009e12:	2300      	movs	r3, #0
 8009e14:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009e16:	68bb      	ldr	r3, [r7, #8]
 8009e18:	61bb      	str	r3, [r7, #24]
 8009e1a:	e003      	b.n	8009e24 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009e1c:	68bb      	ldr	r3, [r7, #8]
 8009e1e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009e20:	2300      	movs	r3, #0
 8009e22:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009e24:	e030      	b.n	8009e88 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009e26:	683b      	ldr	r3, [r7, #0]
 8009e28:	9300      	str	r3, [sp, #0]
 8009e2a:	697b      	ldr	r3, [r7, #20]
 8009e2c:	2200      	movs	r2, #0
 8009e2e:	2180      	movs	r1, #128	@ 0x80
 8009e30:	68f8      	ldr	r0, [r7, #12]
 8009e32:	f000 fff5 	bl	800ae20 <UART_WaitOnFlagUntilTimeout>
 8009e36:	4603      	mov	r3, r0
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d005      	beq.n	8009e48 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	2220      	movs	r2, #32
 8009e40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8009e44:	2303      	movs	r3, #3
 8009e46:	e03d      	b.n	8009ec4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8009e48:	69fb      	ldr	r3, [r7, #28]
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d10b      	bne.n	8009e66 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009e4e:	69bb      	ldr	r3, [r7, #24]
 8009e50:	881b      	ldrh	r3, [r3, #0]
 8009e52:	461a      	mov	r2, r3
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009e5c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8009e5e:	69bb      	ldr	r3, [r7, #24]
 8009e60:	3302      	adds	r3, #2
 8009e62:	61bb      	str	r3, [r7, #24]
 8009e64:	e007      	b.n	8009e76 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009e66:	69fb      	ldr	r3, [r7, #28]
 8009e68:	781a      	ldrb	r2, [r3, #0]
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009e70:	69fb      	ldr	r3, [r7, #28]
 8009e72:	3301      	adds	r3, #1
 8009e74:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009e7c:	b29b      	uxth	r3, r3
 8009e7e:	3b01      	subs	r3, #1
 8009e80:	b29a      	uxth	r2, r3
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009e8e:	b29b      	uxth	r3, r3
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d1c8      	bne.n	8009e26 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009e94:	683b      	ldr	r3, [r7, #0]
 8009e96:	9300      	str	r3, [sp, #0]
 8009e98:	697b      	ldr	r3, [r7, #20]
 8009e9a:	2200      	movs	r2, #0
 8009e9c:	2140      	movs	r1, #64	@ 0x40
 8009e9e:	68f8      	ldr	r0, [r7, #12]
 8009ea0:	f000 ffbe 	bl	800ae20 <UART_WaitOnFlagUntilTimeout>
 8009ea4:	4603      	mov	r3, r0
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d005      	beq.n	8009eb6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	2220      	movs	r2, #32
 8009eae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8009eb2:	2303      	movs	r3, #3
 8009eb4:	e006      	b.n	8009ec4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	2220      	movs	r2, #32
 8009eba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	e000      	b.n	8009ec4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8009ec2:	2302      	movs	r3, #2
  }
}
 8009ec4:	4618      	mov	r0, r3
 8009ec6:	3720      	adds	r7, #32
 8009ec8:	46bd      	mov	sp, r7
 8009eca:	bd80      	pop	{r7, pc}

08009ecc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009ecc:	b580      	push	{r7, lr}
 8009ece:	b0ba      	sub	sp, #232	@ 0xe8
 8009ed0:	af00      	add	r7, sp, #0
 8009ed2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	69db      	ldr	r3, [r3, #28]
 8009eda:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	689b      	ldr	r3, [r3, #8]
 8009eee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009ef2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8009ef6:	f640 030f 	movw	r3, #2063	@ 0x80f
 8009efa:	4013      	ands	r3, r2
 8009efc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8009f00:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d11b      	bne.n	8009f40 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009f08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009f0c:	f003 0320 	and.w	r3, r3, #32
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d015      	beq.n	8009f40 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009f14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009f18:	f003 0320 	and.w	r3, r3, #32
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d105      	bne.n	8009f2c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009f20:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009f24:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d009      	beq.n	8009f40 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	f000 8300 	beq.w	800a536 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009f3a:	6878      	ldr	r0, [r7, #4]
 8009f3c:	4798      	blx	r3
      }
      return;
 8009f3e:	e2fa      	b.n	800a536 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009f40:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	f000 8123 	beq.w	800a190 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009f4a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009f4e:	4b8d      	ldr	r3, [pc, #564]	@ (800a184 <HAL_UART_IRQHandler+0x2b8>)
 8009f50:	4013      	ands	r3, r2
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d106      	bne.n	8009f64 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8009f56:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8009f5a:	4b8b      	ldr	r3, [pc, #556]	@ (800a188 <HAL_UART_IRQHandler+0x2bc>)
 8009f5c:	4013      	ands	r3, r2
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	f000 8116 	beq.w	800a190 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009f64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009f68:	f003 0301 	and.w	r3, r3, #1
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d011      	beq.n	8009f94 <HAL_UART_IRQHandler+0xc8>
 8009f70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009f74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d00b      	beq.n	8009f94 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	2201      	movs	r2, #1
 8009f82:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009f8a:	f043 0201 	orr.w	r2, r3, #1
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009f94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009f98:	f003 0302 	and.w	r3, r3, #2
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d011      	beq.n	8009fc4 <HAL_UART_IRQHandler+0xf8>
 8009fa0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009fa4:	f003 0301 	and.w	r3, r3, #1
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d00b      	beq.n	8009fc4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	2202      	movs	r2, #2
 8009fb2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009fba:	f043 0204 	orr.w	r2, r3, #4
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009fc4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009fc8:	f003 0304 	and.w	r3, r3, #4
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d011      	beq.n	8009ff4 <HAL_UART_IRQHandler+0x128>
 8009fd0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009fd4:	f003 0301 	and.w	r3, r3, #1
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d00b      	beq.n	8009ff4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	2204      	movs	r2, #4
 8009fe2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009fea:	f043 0202 	orr.w	r2, r3, #2
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009ff4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ff8:	f003 0308 	and.w	r3, r3, #8
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d017      	beq.n	800a030 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a000:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a004:	f003 0320 	and.w	r3, r3, #32
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d105      	bne.n	800a018 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800a00c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a010:	4b5c      	ldr	r3, [pc, #368]	@ (800a184 <HAL_UART_IRQHandler+0x2b8>)
 800a012:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a014:	2b00      	cmp	r3, #0
 800a016:	d00b      	beq.n	800a030 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	2208      	movs	r2, #8
 800a01e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a026:	f043 0208 	orr.w	r2, r3, #8
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a030:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a034:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d012      	beq.n	800a062 <HAL_UART_IRQHandler+0x196>
 800a03c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a040:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a044:	2b00      	cmp	r3, #0
 800a046:	d00c      	beq.n	800a062 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a050:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a058:	f043 0220 	orr.w	r2, r3, #32
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a068:	2b00      	cmp	r3, #0
 800a06a:	f000 8266 	beq.w	800a53a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a06e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a072:	f003 0320 	and.w	r3, r3, #32
 800a076:	2b00      	cmp	r3, #0
 800a078:	d013      	beq.n	800a0a2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a07a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a07e:	f003 0320 	and.w	r3, r3, #32
 800a082:	2b00      	cmp	r3, #0
 800a084:	d105      	bne.n	800a092 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a086:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a08a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d007      	beq.n	800a0a2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a096:	2b00      	cmp	r3, #0
 800a098:	d003      	beq.n	800a0a2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a09e:	6878      	ldr	r0, [r7, #4]
 800a0a0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a0a8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	689b      	ldr	r3, [r3, #8]
 800a0b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a0b6:	2b40      	cmp	r3, #64	@ 0x40
 800a0b8:	d005      	beq.n	800a0c6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a0ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a0be:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d054      	beq.n	800a170 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a0c6:	6878      	ldr	r0, [r7, #4]
 800a0c8:	f000 ff17 	bl	800aefa <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	689b      	ldr	r3, [r3, #8]
 800a0d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a0d6:	2b40      	cmp	r3, #64	@ 0x40
 800a0d8:	d146      	bne.n	800a168 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	3308      	adds	r3, #8
 800a0e0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a0e8:	e853 3f00 	ldrex	r3, [r3]
 800a0ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800a0f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a0f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a0f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	3308      	adds	r3, #8
 800a102:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800a106:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800a10a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a10e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800a112:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800a116:	e841 2300 	strex	r3, r2, [r1]
 800a11a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800a11e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a122:	2b00      	cmp	r3, #0
 800a124:	d1d9      	bne.n	800a0da <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d017      	beq.n	800a160 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a136:	4a15      	ldr	r2, [pc, #84]	@ (800a18c <HAL_UART_IRQHandler+0x2c0>)
 800a138:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a140:	4618      	mov	r0, r3
 800a142:	f7fa fa24 	bl	800458e <HAL_DMA_Abort_IT>
 800a146:	4603      	mov	r3, r0
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d019      	beq.n	800a180 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a152:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a154:	687a      	ldr	r2, [r7, #4]
 800a156:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800a15a:	4610      	mov	r0, r2
 800a15c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a15e:	e00f      	b.n	800a180 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a160:	6878      	ldr	r0, [r7, #4]
 800a162:	f000 f9ff 	bl	800a564 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a166:	e00b      	b.n	800a180 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a168:	6878      	ldr	r0, [r7, #4]
 800a16a:	f000 f9fb 	bl	800a564 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a16e:	e007      	b.n	800a180 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a170:	6878      	ldr	r0, [r7, #4]
 800a172:	f000 f9f7 	bl	800a564 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	2200      	movs	r2, #0
 800a17a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800a17e:	e1dc      	b.n	800a53a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a180:	bf00      	nop
    return;
 800a182:	e1da      	b.n	800a53a <HAL_UART_IRQHandler+0x66e>
 800a184:	10000001 	.word	0x10000001
 800a188:	04000120 	.word	0x04000120
 800a18c:	0800afc7 	.word	0x0800afc7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a194:	2b01      	cmp	r3, #1
 800a196:	f040 8170 	bne.w	800a47a <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a19a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a19e:	f003 0310 	and.w	r3, r3, #16
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	f000 8169 	beq.w	800a47a <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a1a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a1ac:	f003 0310 	and.w	r3, r3, #16
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	f000 8162 	beq.w	800a47a <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	2210      	movs	r2, #16
 800a1bc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	689b      	ldr	r3, [r3, #8]
 800a1c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a1c8:	2b40      	cmp	r3, #64	@ 0x40
 800a1ca:	f040 80d8 	bne.w	800a37e <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	685b      	ldr	r3, [r3, #4]
 800a1d8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a1dc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	f000 80af 	beq.w	800a344 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a1ec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a1f0:	429a      	cmp	r2, r3
 800a1f2:	f080 80a7 	bcs.w	800a344 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a1fc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	f003 0320 	and.w	r3, r3, #32
 800a20e:	2b00      	cmp	r3, #0
 800a210:	f040 8087 	bne.w	800a322 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a21c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a220:	e853 3f00 	ldrex	r3, [r3]
 800a224:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800a228:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a22c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a230:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	461a      	mov	r2, r3
 800a23a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a23e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a242:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a246:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800a24a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a24e:	e841 2300 	strex	r3, r2, [r1]
 800a252:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800a256:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d1da      	bne.n	800a214 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	3308      	adds	r3, #8
 800a264:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a266:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a268:	e853 3f00 	ldrex	r3, [r3]
 800a26c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a26e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a270:	f023 0301 	bic.w	r3, r3, #1
 800a274:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	3308      	adds	r3, #8
 800a27e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a282:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a286:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a288:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a28a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a28e:	e841 2300 	strex	r3, r2, [r1]
 800a292:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a294:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a296:	2b00      	cmp	r3, #0
 800a298:	d1e1      	bne.n	800a25e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	3308      	adds	r3, #8
 800a2a0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a2a4:	e853 3f00 	ldrex	r3, [r3]
 800a2a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a2aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a2ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a2b0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	3308      	adds	r3, #8
 800a2ba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a2be:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a2c0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2c2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a2c4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a2c6:	e841 2300 	strex	r3, r2, [r1]
 800a2ca:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a2cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d1e3      	bne.n	800a29a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	2220      	movs	r2, #32
 800a2d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	2200      	movs	r2, #0
 800a2de:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a2e8:	e853 3f00 	ldrex	r3, [r3]
 800a2ec:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a2ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a2f0:	f023 0310 	bic.w	r3, r3, #16
 800a2f4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	461a      	mov	r2, r3
 800a2fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a302:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a304:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a306:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a308:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a30a:	e841 2300 	strex	r3, r2, [r1]
 800a30e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a310:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a312:	2b00      	cmp	r3, #0
 800a314:	d1e4      	bne.n	800a2e0 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a31c:	4618      	mov	r0, r3
 800a31e:	f7fa f8dd 	bl	80044dc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	2202      	movs	r2, #2
 800a326:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a334:	b29b      	uxth	r3, r3
 800a336:	1ad3      	subs	r3, r2, r3
 800a338:	b29b      	uxth	r3, r3
 800a33a:	4619      	mov	r1, r3
 800a33c:	6878      	ldr	r0, [r7, #4]
 800a33e:	f000 f91b 	bl	800a578 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800a342:	e0fc      	b.n	800a53e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a34a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a34e:	429a      	cmp	r2, r3
 800a350:	f040 80f5 	bne.w	800a53e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	f003 0320 	and.w	r3, r3, #32
 800a362:	2b20      	cmp	r3, #32
 800a364:	f040 80eb 	bne.w	800a53e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	2202      	movs	r2, #2
 800a36c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a374:	4619      	mov	r1, r3
 800a376:	6878      	ldr	r0, [r7, #4]
 800a378:	f000 f8fe 	bl	800a578 <HAL_UARTEx_RxEventCallback>
      return;
 800a37c:	e0df      	b.n	800a53e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a38a:	b29b      	uxth	r3, r3
 800a38c:	1ad3      	subs	r3, r2, r3
 800a38e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a398:	b29b      	uxth	r3, r3
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	f000 80d1 	beq.w	800a542 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800a3a0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	f000 80cc 	beq.w	800a542 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3b2:	e853 3f00 	ldrex	r3, [r3]
 800a3b6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a3b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3ba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a3be:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	461a      	mov	r2, r3
 800a3c8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800a3cc:	647b      	str	r3, [r7, #68]	@ 0x44
 800a3ce:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3d0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a3d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a3d4:	e841 2300 	strex	r3, r2, [r1]
 800a3d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a3da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d1e4      	bne.n	800a3aa <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	3308      	adds	r3, #8
 800a3e6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3ea:	e853 3f00 	ldrex	r3, [r3]
 800a3ee:	623b      	str	r3, [r7, #32]
   return(result);
 800a3f0:	6a3b      	ldr	r3, [r7, #32]
 800a3f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a3f6:	f023 0301 	bic.w	r3, r3, #1
 800a3fa:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	3308      	adds	r3, #8
 800a404:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a408:	633a      	str	r2, [r7, #48]	@ 0x30
 800a40a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a40c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a40e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a410:	e841 2300 	strex	r3, r2, [r1]
 800a414:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a416:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d1e1      	bne.n	800a3e0 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	2220      	movs	r2, #32
 800a420:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	2200      	movs	r2, #0
 800a428:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	2200      	movs	r2, #0
 800a42e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a436:	693b      	ldr	r3, [r7, #16]
 800a438:	e853 3f00 	ldrex	r3, [r3]
 800a43c:	60fb      	str	r3, [r7, #12]
   return(result);
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	f023 0310 	bic.w	r3, r3, #16
 800a444:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	461a      	mov	r2, r3
 800a44e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a452:	61fb      	str	r3, [r7, #28]
 800a454:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a456:	69b9      	ldr	r1, [r7, #24]
 800a458:	69fa      	ldr	r2, [r7, #28]
 800a45a:	e841 2300 	strex	r3, r2, [r1]
 800a45e:	617b      	str	r3, [r7, #20]
   return(result);
 800a460:	697b      	ldr	r3, [r7, #20]
 800a462:	2b00      	cmp	r3, #0
 800a464:	d1e4      	bne.n	800a430 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	2202      	movs	r2, #2
 800a46a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a46c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a470:	4619      	mov	r1, r3
 800a472:	6878      	ldr	r0, [r7, #4]
 800a474:	f000 f880 	bl	800a578 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a478:	e063      	b.n	800a542 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a47a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a47e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a482:	2b00      	cmp	r3, #0
 800a484:	d00e      	beq.n	800a4a4 <HAL_UART_IRQHandler+0x5d8>
 800a486:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a48a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d008      	beq.n	800a4a4 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800a49a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800a49c:	6878      	ldr	r0, [r7, #4]
 800a49e:	f000 fdcf 	bl	800b040 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a4a2:	e051      	b.n	800a548 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800a4a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a4a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d014      	beq.n	800a4da <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800a4b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a4b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d105      	bne.n	800a4c8 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800a4bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a4c0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d008      	beq.n	800a4da <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d03a      	beq.n	800a546 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a4d4:	6878      	ldr	r0, [r7, #4]
 800a4d6:	4798      	blx	r3
    }
    return;
 800a4d8:	e035      	b.n	800a546 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a4da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a4de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d009      	beq.n	800a4fa <HAL_UART_IRQHandler+0x62e>
 800a4e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a4ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d003      	beq.n	800a4fa <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800a4f2:	6878      	ldr	r0, [r7, #4]
 800a4f4:	f000 fd79 	bl	800afea <UART_EndTransmit_IT>
    return;
 800a4f8:	e026      	b.n	800a548 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800a4fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a4fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a502:	2b00      	cmp	r3, #0
 800a504:	d009      	beq.n	800a51a <HAL_UART_IRQHandler+0x64e>
 800a506:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a50a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d003      	beq.n	800a51a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800a512:	6878      	ldr	r0, [r7, #4]
 800a514:	f000 fda8 	bl	800b068 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a518:	e016      	b.n	800a548 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800a51a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a51e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a522:	2b00      	cmp	r3, #0
 800a524:	d010      	beq.n	800a548 <HAL_UART_IRQHandler+0x67c>
 800a526:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	da0c      	bge.n	800a548 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800a52e:	6878      	ldr	r0, [r7, #4]
 800a530:	f000 fd90 	bl	800b054 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a534:	e008      	b.n	800a548 <HAL_UART_IRQHandler+0x67c>
      return;
 800a536:	bf00      	nop
 800a538:	e006      	b.n	800a548 <HAL_UART_IRQHandler+0x67c>
    return;
 800a53a:	bf00      	nop
 800a53c:	e004      	b.n	800a548 <HAL_UART_IRQHandler+0x67c>
      return;
 800a53e:	bf00      	nop
 800a540:	e002      	b.n	800a548 <HAL_UART_IRQHandler+0x67c>
      return;
 800a542:	bf00      	nop
 800a544:	e000      	b.n	800a548 <HAL_UART_IRQHandler+0x67c>
    return;
 800a546:	bf00      	nop
  }
}
 800a548:	37e8      	adds	r7, #232	@ 0xe8
 800a54a:	46bd      	mov	sp, r7
 800a54c:	bd80      	pop	{r7, pc}
 800a54e:	bf00      	nop

0800a550 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a550:	b480      	push	{r7}
 800a552:	b083      	sub	sp, #12
 800a554:	af00      	add	r7, sp, #0
 800a556:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a558:	bf00      	nop
 800a55a:	370c      	adds	r7, #12
 800a55c:	46bd      	mov	sp, r7
 800a55e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a562:	4770      	bx	lr

0800a564 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a564:	b480      	push	{r7}
 800a566:	b083      	sub	sp, #12
 800a568:	af00      	add	r7, sp, #0
 800a56a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a56c:	bf00      	nop
 800a56e:	370c      	adds	r7, #12
 800a570:	46bd      	mov	sp, r7
 800a572:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a576:	4770      	bx	lr

0800a578 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a578:	b480      	push	{r7}
 800a57a:	b083      	sub	sp, #12
 800a57c:	af00      	add	r7, sp, #0
 800a57e:	6078      	str	r0, [r7, #4]
 800a580:	460b      	mov	r3, r1
 800a582:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a584:	bf00      	nop
 800a586:	370c      	adds	r7, #12
 800a588:	46bd      	mov	sp, r7
 800a58a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a58e:	4770      	bx	lr

0800a590 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a590:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a594:	b08c      	sub	sp, #48	@ 0x30
 800a596:	af00      	add	r7, sp, #0
 800a598:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a59a:	2300      	movs	r3, #0
 800a59c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a5a0:	697b      	ldr	r3, [r7, #20]
 800a5a2:	689a      	ldr	r2, [r3, #8]
 800a5a4:	697b      	ldr	r3, [r7, #20]
 800a5a6:	691b      	ldr	r3, [r3, #16]
 800a5a8:	431a      	orrs	r2, r3
 800a5aa:	697b      	ldr	r3, [r7, #20]
 800a5ac:	695b      	ldr	r3, [r3, #20]
 800a5ae:	431a      	orrs	r2, r3
 800a5b0:	697b      	ldr	r3, [r7, #20]
 800a5b2:	69db      	ldr	r3, [r3, #28]
 800a5b4:	4313      	orrs	r3, r2
 800a5b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a5b8:	697b      	ldr	r3, [r7, #20]
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	681a      	ldr	r2, [r3, #0]
 800a5be:	4baa      	ldr	r3, [pc, #680]	@ (800a868 <UART_SetConfig+0x2d8>)
 800a5c0:	4013      	ands	r3, r2
 800a5c2:	697a      	ldr	r2, [r7, #20]
 800a5c4:	6812      	ldr	r2, [r2, #0]
 800a5c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a5c8:	430b      	orrs	r3, r1
 800a5ca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a5cc:	697b      	ldr	r3, [r7, #20]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	685b      	ldr	r3, [r3, #4]
 800a5d2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a5d6:	697b      	ldr	r3, [r7, #20]
 800a5d8:	68da      	ldr	r2, [r3, #12]
 800a5da:	697b      	ldr	r3, [r7, #20]
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	430a      	orrs	r2, r1
 800a5e0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a5e2:	697b      	ldr	r3, [r7, #20]
 800a5e4:	699b      	ldr	r3, [r3, #24]
 800a5e6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a5e8:	697b      	ldr	r3, [r7, #20]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	4a9f      	ldr	r2, [pc, #636]	@ (800a86c <UART_SetConfig+0x2dc>)
 800a5ee:	4293      	cmp	r3, r2
 800a5f0:	d004      	beq.n	800a5fc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a5f2:	697b      	ldr	r3, [r7, #20]
 800a5f4:	6a1b      	ldr	r3, [r3, #32]
 800a5f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a5f8:	4313      	orrs	r3, r2
 800a5fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a5fc:	697b      	ldr	r3, [r7, #20]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	689b      	ldr	r3, [r3, #8]
 800a602:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800a606:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800a60a:	697a      	ldr	r2, [r7, #20]
 800a60c:	6812      	ldr	r2, [r2, #0]
 800a60e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a610:	430b      	orrs	r3, r1
 800a612:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a614:	697b      	ldr	r3, [r7, #20]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a61a:	f023 010f 	bic.w	r1, r3, #15
 800a61e:	697b      	ldr	r3, [r7, #20]
 800a620:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a622:	697b      	ldr	r3, [r7, #20]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	430a      	orrs	r2, r1
 800a628:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a62a:	697b      	ldr	r3, [r7, #20]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	4a90      	ldr	r2, [pc, #576]	@ (800a870 <UART_SetConfig+0x2e0>)
 800a630:	4293      	cmp	r3, r2
 800a632:	d125      	bne.n	800a680 <UART_SetConfig+0xf0>
 800a634:	4b8f      	ldr	r3, [pc, #572]	@ (800a874 <UART_SetConfig+0x2e4>)
 800a636:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a63a:	f003 0303 	and.w	r3, r3, #3
 800a63e:	2b03      	cmp	r3, #3
 800a640:	d81a      	bhi.n	800a678 <UART_SetConfig+0xe8>
 800a642:	a201      	add	r2, pc, #4	@ (adr r2, 800a648 <UART_SetConfig+0xb8>)
 800a644:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a648:	0800a659 	.word	0x0800a659
 800a64c:	0800a669 	.word	0x0800a669
 800a650:	0800a661 	.word	0x0800a661
 800a654:	0800a671 	.word	0x0800a671
 800a658:	2301      	movs	r3, #1
 800a65a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a65e:	e116      	b.n	800a88e <UART_SetConfig+0x2fe>
 800a660:	2302      	movs	r3, #2
 800a662:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a666:	e112      	b.n	800a88e <UART_SetConfig+0x2fe>
 800a668:	2304      	movs	r3, #4
 800a66a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a66e:	e10e      	b.n	800a88e <UART_SetConfig+0x2fe>
 800a670:	2308      	movs	r3, #8
 800a672:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a676:	e10a      	b.n	800a88e <UART_SetConfig+0x2fe>
 800a678:	2310      	movs	r3, #16
 800a67a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a67e:	e106      	b.n	800a88e <UART_SetConfig+0x2fe>
 800a680:	697b      	ldr	r3, [r7, #20]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	4a7c      	ldr	r2, [pc, #496]	@ (800a878 <UART_SetConfig+0x2e8>)
 800a686:	4293      	cmp	r3, r2
 800a688:	d138      	bne.n	800a6fc <UART_SetConfig+0x16c>
 800a68a:	4b7a      	ldr	r3, [pc, #488]	@ (800a874 <UART_SetConfig+0x2e4>)
 800a68c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a690:	f003 030c 	and.w	r3, r3, #12
 800a694:	2b0c      	cmp	r3, #12
 800a696:	d82d      	bhi.n	800a6f4 <UART_SetConfig+0x164>
 800a698:	a201      	add	r2, pc, #4	@ (adr r2, 800a6a0 <UART_SetConfig+0x110>)
 800a69a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a69e:	bf00      	nop
 800a6a0:	0800a6d5 	.word	0x0800a6d5
 800a6a4:	0800a6f5 	.word	0x0800a6f5
 800a6a8:	0800a6f5 	.word	0x0800a6f5
 800a6ac:	0800a6f5 	.word	0x0800a6f5
 800a6b0:	0800a6e5 	.word	0x0800a6e5
 800a6b4:	0800a6f5 	.word	0x0800a6f5
 800a6b8:	0800a6f5 	.word	0x0800a6f5
 800a6bc:	0800a6f5 	.word	0x0800a6f5
 800a6c0:	0800a6dd 	.word	0x0800a6dd
 800a6c4:	0800a6f5 	.word	0x0800a6f5
 800a6c8:	0800a6f5 	.word	0x0800a6f5
 800a6cc:	0800a6f5 	.word	0x0800a6f5
 800a6d0:	0800a6ed 	.word	0x0800a6ed
 800a6d4:	2300      	movs	r3, #0
 800a6d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6da:	e0d8      	b.n	800a88e <UART_SetConfig+0x2fe>
 800a6dc:	2302      	movs	r3, #2
 800a6de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6e2:	e0d4      	b.n	800a88e <UART_SetConfig+0x2fe>
 800a6e4:	2304      	movs	r3, #4
 800a6e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6ea:	e0d0      	b.n	800a88e <UART_SetConfig+0x2fe>
 800a6ec:	2308      	movs	r3, #8
 800a6ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6f2:	e0cc      	b.n	800a88e <UART_SetConfig+0x2fe>
 800a6f4:	2310      	movs	r3, #16
 800a6f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6fa:	e0c8      	b.n	800a88e <UART_SetConfig+0x2fe>
 800a6fc:	697b      	ldr	r3, [r7, #20]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	4a5e      	ldr	r2, [pc, #376]	@ (800a87c <UART_SetConfig+0x2ec>)
 800a702:	4293      	cmp	r3, r2
 800a704:	d125      	bne.n	800a752 <UART_SetConfig+0x1c2>
 800a706:	4b5b      	ldr	r3, [pc, #364]	@ (800a874 <UART_SetConfig+0x2e4>)
 800a708:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a70c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a710:	2b30      	cmp	r3, #48	@ 0x30
 800a712:	d016      	beq.n	800a742 <UART_SetConfig+0x1b2>
 800a714:	2b30      	cmp	r3, #48	@ 0x30
 800a716:	d818      	bhi.n	800a74a <UART_SetConfig+0x1ba>
 800a718:	2b20      	cmp	r3, #32
 800a71a:	d00a      	beq.n	800a732 <UART_SetConfig+0x1a2>
 800a71c:	2b20      	cmp	r3, #32
 800a71e:	d814      	bhi.n	800a74a <UART_SetConfig+0x1ba>
 800a720:	2b00      	cmp	r3, #0
 800a722:	d002      	beq.n	800a72a <UART_SetConfig+0x19a>
 800a724:	2b10      	cmp	r3, #16
 800a726:	d008      	beq.n	800a73a <UART_SetConfig+0x1aa>
 800a728:	e00f      	b.n	800a74a <UART_SetConfig+0x1ba>
 800a72a:	2300      	movs	r3, #0
 800a72c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a730:	e0ad      	b.n	800a88e <UART_SetConfig+0x2fe>
 800a732:	2302      	movs	r3, #2
 800a734:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a738:	e0a9      	b.n	800a88e <UART_SetConfig+0x2fe>
 800a73a:	2304      	movs	r3, #4
 800a73c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a740:	e0a5      	b.n	800a88e <UART_SetConfig+0x2fe>
 800a742:	2308      	movs	r3, #8
 800a744:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a748:	e0a1      	b.n	800a88e <UART_SetConfig+0x2fe>
 800a74a:	2310      	movs	r3, #16
 800a74c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a750:	e09d      	b.n	800a88e <UART_SetConfig+0x2fe>
 800a752:	697b      	ldr	r3, [r7, #20]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	4a4a      	ldr	r2, [pc, #296]	@ (800a880 <UART_SetConfig+0x2f0>)
 800a758:	4293      	cmp	r3, r2
 800a75a:	d125      	bne.n	800a7a8 <UART_SetConfig+0x218>
 800a75c:	4b45      	ldr	r3, [pc, #276]	@ (800a874 <UART_SetConfig+0x2e4>)
 800a75e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a762:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a766:	2bc0      	cmp	r3, #192	@ 0xc0
 800a768:	d016      	beq.n	800a798 <UART_SetConfig+0x208>
 800a76a:	2bc0      	cmp	r3, #192	@ 0xc0
 800a76c:	d818      	bhi.n	800a7a0 <UART_SetConfig+0x210>
 800a76e:	2b80      	cmp	r3, #128	@ 0x80
 800a770:	d00a      	beq.n	800a788 <UART_SetConfig+0x1f8>
 800a772:	2b80      	cmp	r3, #128	@ 0x80
 800a774:	d814      	bhi.n	800a7a0 <UART_SetConfig+0x210>
 800a776:	2b00      	cmp	r3, #0
 800a778:	d002      	beq.n	800a780 <UART_SetConfig+0x1f0>
 800a77a:	2b40      	cmp	r3, #64	@ 0x40
 800a77c:	d008      	beq.n	800a790 <UART_SetConfig+0x200>
 800a77e:	e00f      	b.n	800a7a0 <UART_SetConfig+0x210>
 800a780:	2300      	movs	r3, #0
 800a782:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a786:	e082      	b.n	800a88e <UART_SetConfig+0x2fe>
 800a788:	2302      	movs	r3, #2
 800a78a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a78e:	e07e      	b.n	800a88e <UART_SetConfig+0x2fe>
 800a790:	2304      	movs	r3, #4
 800a792:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a796:	e07a      	b.n	800a88e <UART_SetConfig+0x2fe>
 800a798:	2308      	movs	r3, #8
 800a79a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a79e:	e076      	b.n	800a88e <UART_SetConfig+0x2fe>
 800a7a0:	2310      	movs	r3, #16
 800a7a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7a6:	e072      	b.n	800a88e <UART_SetConfig+0x2fe>
 800a7a8:	697b      	ldr	r3, [r7, #20]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	4a35      	ldr	r2, [pc, #212]	@ (800a884 <UART_SetConfig+0x2f4>)
 800a7ae:	4293      	cmp	r3, r2
 800a7b0:	d12a      	bne.n	800a808 <UART_SetConfig+0x278>
 800a7b2:	4b30      	ldr	r3, [pc, #192]	@ (800a874 <UART_SetConfig+0x2e4>)
 800a7b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a7b8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a7bc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a7c0:	d01a      	beq.n	800a7f8 <UART_SetConfig+0x268>
 800a7c2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a7c6:	d81b      	bhi.n	800a800 <UART_SetConfig+0x270>
 800a7c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a7cc:	d00c      	beq.n	800a7e8 <UART_SetConfig+0x258>
 800a7ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a7d2:	d815      	bhi.n	800a800 <UART_SetConfig+0x270>
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d003      	beq.n	800a7e0 <UART_SetConfig+0x250>
 800a7d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a7dc:	d008      	beq.n	800a7f0 <UART_SetConfig+0x260>
 800a7de:	e00f      	b.n	800a800 <UART_SetConfig+0x270>
 800a7e0:	2300      	movs	r3, #0
 800a7e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7e6:	e052      	b.n	800a88e <UART_SetConfig+0x2fe>
 800a7e8:	2302      	movs	r3, #2
 800a7ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7ee:	e04e      	b.n	800a88e <UART_SetConfig+0x2fe>
 800a7f0:	2304      	movs	r3, #4
 800a7f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7f6:	e04a      	b.n	800a88e <UART_SetConfig+0x2fe>
 800a7f8:	2308      	movs	r3, #8
 800a7fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7fe:	e046      	b.n	800a88e <UART_SetConfig+0x2fe>
 800a800:	2310      	movs	r3, #16
 800a802:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a806:	e042      	b.n	800a88e <UART_SetConfig+0x2fe>
 800a808:	697b      	ldr	r3, [r7, #20]
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	4a17      	ldr	r2, [pc, #92]	@ (800a86c <UART_SetConfig+0x2dc>)
 800a80e:	4293      	cmp	r3, r2
 800a810:	d13a      	bne.n	800a888 <UART_SetConfig+0x2f8>
 800a812:	4b18      	ldr	r3, [pc, #96]	@ (800a874 <UART_SetConfig+0x2e4>)
 800a814:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a818:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a81c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a820:	d01a      	beq.n	800a858 <UART_SetConfig+0x2c8>
 800a822:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a826:	d81b      	bhi.n	800a860 <UART_SetConfig+0x2d0>
 800a828:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a82c:	d00c      	beq.n	800a848 <UART_SetConfig+0x2b8>
 800a82e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a832:	d815      	bhi.n	800a860 <UART_SetConfig+0x2d0>
 800a834:	2b00      	cmp	r3, #0
 800a836:	d003      	beq.n	800a840 <UART_SetConfig+0x2b0>
 800a838:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a83c:	d008      	beq.n	800a850 <UART_SetConfig+0x2c0>
 800a83e:	e00f      	b.n	800a860 <UART_SetConfig+0x2d0>
 800a840:	2300      	movs	r3, #0
 800a842:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a846:	e022      	b.n	800a88e <UART_SetConfig+0x2fe>
 800a848:	2302      	movs	r3, #2
 800a84a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a84e:	e01e      	b.n	800a88e <UART_SetConfig+0x2fe>
 800a850:	2304      	movs	r3, #4
 800a852:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a856:	e01a      	b.n	800a88e <UART_SetConfig+0x2fe>
 800a858:	2308      	movs	r3, #8
 800a85a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a85e:	e016      	b.n	800a88e <UART_SetConfig+0x2fe>
 800a860:	2310      	movs	r3, #16
 800a862:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a866:	e012      	b.n	800a88e <UART_SetConfig+0x2fe>
 800a868:	cfff69f3 	.word	0xcfff69f3
 800a86c:	40008000 	.word	0x40008000
 800a870:	40013800 	.word	0x40013800
 800a874:	40021000 	.word	0x40021000
 800a878:	40004400 	.word	0x40004400
 800a87c:	40004800 	.word	0x40004800
 800a880:	40004c00 	.word	0x40004c00
 800a884:	40005000 	.word	0x40005000
 800a888:	2310      	movs	r3, #16
 800a88a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a88e:	697b      	ldr	r3, [r7, #20]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	4aae      	ldr	r2, [pc, #696]	@ (800ab4c <UART_SetConfig+0x5bc>)
 800a894:	4293      	cmp	r3, r2
 800a896:	f040 8097 	bne.w	800a9c8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a89a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a89e:	2b08      	cmp	r3, #8
 800a8a0:	d823      	bhi.n	800a8ea <UART_SetConfig+0x35a>
 800a8a2:	a201      	add	r2, pc, #4	@ (adr r2, 800a8a8 <UART_SetConfig+0x318>)
 800a8a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8a8:	0800a8cd 	.word	0x0800a8cd
 800a8ac:	0800a8eb 	.word	0x0800a8eb
 800a8b0:	0800a8d5 	.word	0x0800a8d5
 800a8b4:	0800a8eb 	.word	0x0800a8eb
 800a8b8:	0800a8db 	.word	0x0800a8db
 800a8bc:	0800a8eb 	.word	0x0800a8eb
 800a8c0:	0800a8eb 	.word	0x0800a8eb
 800a8c4:	0800a8eb 	.word	0x0800a8eb
 800a8c8:	0800a8e3 	.word	0x0800a8e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a8cc:	f7fd fbcc 	bl	8008068 <HAL_RCC_GetPCLK1Freq>
 800a8d0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a8d2:	e010      	b.n	800a8f6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a8d4:	4b9e      	ldr	r3, [pc, #632]	@ (800ab50 <UART_SetConfig+0x5c0>)
 800a8d6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a8d8:	e00d      	b.n	800a8f6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a8da:	f7fd fb57 	bl	8007f8c <HAL_RCC_GetSysClockFreq>
 800a8de:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a8e0:	e009      	b.n	800a8f6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a8e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a8e6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a8e8:	e005      	b.n	800a8f6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800a8ea:	2300      	movs	r3, #0
 800a8ec:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a8ee:	2301      	movs	r3, #1
 800a8f0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a8f4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a8f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	f000 8130 	beq.w	800ab5e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a8fe:	697b      	ldr	r3, [r7, #20]
 800a900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a902:	4a94      	ldr	r2, [pc, #592]	@ (800ab54 <UART_SetConfig+0x5c4>)
 800a904:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a908:	461a      	mov	r2, r3
 800a90a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a90c:	fbb3 f3f2 	udiv	r3, r3, r2
 800a910:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a912:	697b      	ldr	r3, [r7, #20]
 800a914:	685a      	ldr	r2, [r3, #4]
 800a916:	4613      	mov	r3, r2
 800a918:	005b      	lsls	r3, r3, #1
 800a91a:	4413      	add	r3, r2
 800a91c:	69ba      	ldr	r2, [r7, #24]
 800a91e:	429a      	cmp	r2, r3
 800a920:	d305      	bcc.n	800a92e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a922:	697b      	ldr	r3, [r7, #20]
 800a924:	685b      	ldr	r3, [r3, #4]
 800a926:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a928:	69ba      	ldr	r2, [r7, #24]
 800a92a:	429a      	cmp	r2, r3
 800a92c:	d903      	bls.n	800a936 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800a92e:	2301      	movs	r3, #1
 800a930:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a934:	e113      	b.n	800ab5e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a938:	2200      	movs	r2, #0
 800a93a:	60bb      	str	r3, [r7, #8]
 800a93c:	60fa      	str	r2, [r7, #12]
 800a93e:	697b      	ldr	r3, [r7, #20]
 800a940:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a942:	4a84      	ldr	r2, [pc, #528]	@ (800ab54 <UART_SetConfig+0x5c4>)
 800a944:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a948:	b29b      	uxth	r3, r3
 800a94a:	2200      	movs	r2, #0
 800a94c:	603b      	str	r3, [r7, #0]
 800a94e:	607a      	str	r2, [r7, #4]
 800a950:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a954:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a958:	f7f5 fc6a 	bl	8000230 <__aeabi_uldivmod>
 800a95c:	4602      	mov	r2, r0
 800a95e:	460b      	mov	r3, r1
 800a960:	4610      	mov	r0, r2
 800a962:	4619      	mov	r1, r3
 800a964:	f04f 0200 	mov.w	r2, #0
 800a968:	f04f 0300 	mov.w	r3, #0
 800a96c:	020b      	lsls	r3, r1, #8
 800a96e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a972:	0202      	lsls	r2, r0, #8
 800a974:	6979      	ldr	r1, [r7, #20]
 800a976:	6849      	ldr	r1, [r1, #4]
 800a978:	0849      	lsrs	r1, r1, #1
 800a97a:	2000      	movs	r0, #0
 800a97c:	460c      	mov	r4, r1
 800a97e:	4605      	mov	r5, r0
 800a980:	eb12 0804 	adds.w	r8, r2, r4
 800a984:	eb43 0905 	adc.w	r9, r3, r5
 800a988:	697b      	ldr	r3, [r7, #20]
 800a98a:	685b      	ldr	r3, [r3, #4]
 800a98c:	2200      	movs	r2, #0
 800a98e:	469a      	mov	sl, r3
 800a990:	4693      	mov	fp, r2
 800a992:	4652      	mov	r2, sl
 800a994:	465b      	mov	r3, fp
 800a996:	4640      	mov	r0, r8
 800a998:	4649      	mov	r1, r9
 800a99a:	f7f5 fc49 	bl	8000230 <__aeabi_uldivmod>
 800a99e:	4602      	mov	r2, r0
 800a9a0:	460b      	mov	r3, r1
 800a9a2:	4613      	mov	r3, r2
 800a9a4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a9a6:	6a3b      	ldr	r3, [r7, #32]
 800a9a8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a9ac:	d308      	bcc.n	800a9c0 <UART_SetConfig+0x430>
 800a9ae:	6a3b      	ldr	r3, [r7, #32]
 800a9b0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a9b4:	d204      	bcs.n	800a9c0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800a9b6:	697b      	ldr	r3, [r7, #20]
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	6a3a      	ldr	r2, [r7, #32]
 800a9bc:	60da      	str	r2, [r3, #12]
 800a9be:	e0ce      	b.n	800ab5e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800a9c0:	2301      	movs	r3, #1
 800a9c2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a9c6:	e0ca      	b.n	800ab5e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a9c8:	697b      	ldr	r3, [r7, #20]
 800a9ca:	69db      	ldr	r3, [r3, #28]
 800a9cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a9d0:	d166      	bne.n	800aaa0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800a9d2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a9d6:	2b08      	cmp	r3, #8
 800a9d8:	d827      	bhi.n	800aa2a <UART_SetConfig+0x49a>
 800a9da:	a201      	add	r2, pc, #4	@ (adr r2, 800a9e0 <UART_SetConfig+0x450>)
 800a9dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9e0:	0800aa05 	.word	0x0800aa05
 800a9e4:	0800aa0d 	.word	0x0800aa0d
 800a9e8:	0800aa15 	.word	0x0800aa15
 800a9ec:	0800aa2b 	.word	0x0800aa2b
 800a9f0:	0800aa1b 	.word	0x0800aa1b
 800a9f4:	0800aa2b 	.word	0x0800aa2b
 800a9f8:	0800aa2b 	.word	0x0800aa2b
 800a9fc:	0800aa2b 	.word	0x0800aa2b
 800aa00:	0800aa23 	.word	0x0800aa23
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800aa04:	f7fd fb30 	bl	8008068 <HAL_RCC_GetPCLK1Freq>
 800aa08:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aa0a:	e014      	b.n	800aa36 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800aa0c:	f7fd fb42 	bl	8008094 <HAL_RCC_GetPCLK2Freq>
 800aa10:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aa12:	e010      	b.n	800aa36 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800aa14:	4b4e      	ldr	r3, [pc, #312]	@ (800ab50 <UART_SetConfig+0x5c0>)
 800aa16:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800aa18:	e00d      	b.n	800aa36 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800aa1a:	f7fd fab7 	bl	8007f8c <HAL_RCC_GetSysClockFreq>
 800aa1e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aa20:	e009      	b.n	800aa36 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800aa22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800aa26:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800aa28:	e005      	b.n	800aa36 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800aa2a:	2300      	movs	r3, #0
 800aa2c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800aa2e:	2301      	movs	r3, #1
 800aa30:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800aa34:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800aa36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	f000 8090 	beq.w	800ab5e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800aa3e:	697b      	ldr	r3, [r7, #20]
 800aa40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa42:	4a44      	ldr	r2, [pc, #272]	@ (800ab54 <UART_SetConfig+0x5c4>)
 800aa44:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800aa48:	461a      	mov	r2, r3
 800aa4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa4c:	fbb3 f3f2 	udiv	r3, r3, r2
 800aa50:	005a      	lsls	r2, r3, #1
 800aa52:	697b      	ldr	r3, [r7, #20]
 800aa54:	685b      	ldr	r3, [r3, #4]
 800aa56:	085b      	lsrs	r3, r3, #1
 800aa58:	441a      	add	r2, r3
 800aa5a:	697b      	ldr	r3, [r7, #20]
 800aa5c:	685b      	ldr	r3, [r3, #4]
 800aa5e:	fbb2 f3f3 	udiv	r3, r2, r3
 800aa62:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800aa64:	6a3b      	ldr	r3, [r7, #32]
 800aa66:	2b0f      	cmp	r3, #15
 800aa68:	d916      	bls.n	800aa98 <UART_SetConfig+0x508>
 800aa6a:	6a3b      	ldr	r3, [r7, #32]
 800aa6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aa70:	d212      	bcs.n	800aa98 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800aa72:	6a3b      	ldr	r3, [r7, #32]
 800aa74:	b29b      	uxth	r3, r3
 800aa76:	f023 030f 	bic.w	r3, r3, #15
 800aa7a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800aa7c:	6a3b      	ldr	r3, [r7, #32]
 800aa7e:	085b      	lsrs	r3, r3, #1
 800aa80:	b29b      	uxth	r3, r3
 800aa82:	f003 0307 	and.w	r3, r3, #7
 800aa86:	b29a      	uxth	r2, r3
 800aa88:	8bfb      	ldrh	r3, [r7, #30]
 800aa8a:	4313      	orrs	r3, r2
 800aa8c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800aa8e:	697b      	ldr	r3, [r7, #20]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	8bfa      	ldrh	r2, [r7, #30]
 800aa94:	60da      	str	r2, [r3, #12]
 800aa96:	e062      	b.n	800ab5e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800aa98:	2301      	movs	r3, #1
 800aa9a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800aa9e:	e05e      	b.n	800ab5e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800aaa0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800aaa4:	2b08      	cmp	r3, #8
 800aaa6:	d828      	bhi.n	800aafa <UART_SetConfig+0x56a>
 800aaa8:	a201      	add	r2, pc, #4	@ (adr r2, 800aab0 <UART_SetConfig+0x520>)
 800aaaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aaae:	bf00      	nop
 800aab0:	0800aad5 	.word	0x0800aad5
 800aab4:	0800aadd 	.word	0x0800aadd
 800aab8:	0800aae5 	.word	0x0800aae5
 800aabc:	0800aafb 	.word	0x0800aafb
 800aac0:	0800aaeb 	.word	0x0800aaeb
 800aac4:	0800aafb 	.word	0x0800aafb
 800aac8:	0800aafb 	.word	0x0800aafb
 800aacc:	0800aafb 	.word	0x0800aafb
 800aad0:	0800aaf3 	.word	0x0800aaf3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800aad4:	f7fd fac8 	bl	8008068 <HAL_RCC_GetPCLK1Freq>
 800aad8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aada:	e014      	b.n	800ab06 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800aadc:	f7fd fada 	bl	8008094 <HAL_RCC_GetPCLK2Freq>
 800aae0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aae2:	e010      	b.n	800ab06 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800aae4:	4b1a      	ldr	r3, [pc, #104]	@ (800ab50 <UART_SetConfig+0x5c0>)
 800aae6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800aae8:	e00d      	b.n	800ab06 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800aaea:	f7fd fa4f 	bl	8007f8c <HAL_RCC_GetSysClockFreq>
 800aaee:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aaf0:	e009      	b.n	800ab06 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800aaf2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800aaf6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800aaf8:	e005      	b.n	800ab06 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800aafa:	2300      	movs	r3, #0
 800aafc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800aafe:	2301      	movs	r3, #1
 800ab00:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800ab04:	bf00      	nop
    }

    if (pclk != 0U)
 800ab06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d028      	beq.n	800ab5e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ab0c:	697b      	ldr	r3, [r7, #20]
 800ab0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab10:	4a10      	ldr	r2, [pc, #64]	@ (800ab54 <UART_SetConfig+0x5c4>)
 800ab12:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ab16:	461a      	mov	r2, r3
 800ab18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab1a:	fbb3 f2f2 	udiv	r2, r3, r2
 800ab1e:	697b      	ldr	r3, [r7, #20]
 800ab20:	685b      	ldr	r3, [r3, #4]
 800ab22:	085b      	lsrs	r3, r3, #1
 800ab24:	441a      	add	r2, r3
 800ab26:	697b      	ldr	r3, [r7, #20]
 800ab28:	685b      	ldr	r3, [r3, #4]
 800ab2a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ab2e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ab30:	6a3b      	ldr	r3, [r7, #32]
 800ab32:	2b0f      	cmp	r3, #15
 800ab34:	d910      	bls.n	800ab58 <UART_SetConfig+0x5c8>
 800ab36:	6a3b      	ldr	r3, [r7, #32]
 800ab38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ab3c:	d20c      	bcs.n	800ab58 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ab3e:	6a3b      	ldr	r3, [r7, #32]
 800ab40:	b29a      	uxth	r2, r3
 800ab42:	697b      	ldr	r3, [r7, #20]
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	60da      	str	r2, [r3, #12]
 800ab48:	e009      	b.n	800ab5e <UART_SetConfig+0x5ce>
 800ab4a:	bf00      	nop
 800ab4c:	40008000 	.word	0x40008000
 800ab50:	00f42400 	.word	0x00f42400
 800ab54:	0800ee40 	.word	0x0800ee40
      }
      else
      {
        ret = HAL_ERROR;
 800ab58:	2301      	movs	r3, #1
 800ab5a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800ab5e:	697b      	ldr	r3, [r7, #20]
 800ab60:	2201      	movs	r2, #1
 800ab62:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800ab66:	697b      	ldr	r3, [r7, #20]
 800ab68:	2201      	movs	r2, #1
 800ab6a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ab6e:	697b      	ldr	r3, [r7, #20]
 800ab70:	2200      	movs	r2, #0
 800ab72:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800ab74:	697b      	ldr	r3, [r7, #20]
 800ab76:	2200      	movs	r2, #0
 800ab78:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800ab7a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800ab7e:	4618      	mov	r0, r3
 800ab80:	3730      	adds	r7, #48	@ 0x30
 800ab82:	46bd      	mov	sp, r7
 800ab84:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800ab88 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ab88:	b480      	push	{r7}
 800ab8a:	b083      	sub	sp, #12
 800ab8c:	af00      	add	r7, sp, #0
 800ab8e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab94:	f003 0308 	and.w	r3, r3, #8
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d00a      	beq.n	800abb2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	685b      	ldr	r3, [r3, #4]
 800aba2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	430a      	orrs	r2, r1
 800abb0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abb6:	f003 0301 	and.w	r3, r3, #1
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d00a      	beq.n	800abd4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	685b      	ldr	r3, [r3, #4]
 800abc4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	430a      	orrs	r2, r1
 800abd2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abd8:	f003 0302 	and.w	r3, r3, #2
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d00a      	beq.n	800abf6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	685b      	ldr	r3, [r3, #4]
 800abe6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	430a      	orrs	r2, r1
 800abf4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abfa:	f003 0304 	and.w	r3, r3, #4
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d00a      	beq.n	800ac18 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	685b      	ldr	r3, [r3, #4]
 800ac08:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	430a      	orrs	r2, r1
 800ac16:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac1c:	f003 0310 	and.w	r3, r3, #16
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d00a      	beq.n	800ac3a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	689b      	ldr	r3, [r3, #8]
 800ac2a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	430a      	orrs	r2, r1
 800ac38:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac3e:	f003 0320 	and.w	r3, r3, #32
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d00a      	beq.n	800ac5c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	689b      	ldr	r3, [r3, #8]
 800ac4c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	430a      	orrs	r2, r1
 800ac5a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d01a      	beq.n	800ac9e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	685b      	ldr	r3, [r3, #4]
 800ac6e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	430a      	orrs	r2, r1
 800ac7c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac82:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ac86:	d10a      	bne.n	800ac9e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	685b      	ldr	r3, [r3, #4]
 800ac8e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	430a      	orrs	r2, r1
 800ac9c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aca2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d00a      	beq.n	800acc0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	685b      	ldr	r3, [r3, #4]
 800acb0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	430a      	orrs	r2, r1
 800acbe:	605a      	str	r2, [r3, #4]
  }
}
 800acc0:	bf00      	nop
 800acc2:	370c      	adds	r7, #12
 800acc4:	46bd      	mov	sp, r7
 800acc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acca:	4770      	bx	lr

0800accc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800accc:	b580      	push	{r7, lr}
 800acce:	b098      	sub	sp, #96	@ 0x60
 800acd0:	af02      	add	r7, sp, #8
 800acd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	2200      	movs	r2, #0
 800acd8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800acdc:	f7f7 f978 	bl	8001fd0 <HAL_GetTick>
 800ace0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	f003 0308 	and.w	r3, r3, #8
 800acec:	2b08      	cmp	r3, #8
 800acee:	d12f      	bne.n	800ad50 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800acf0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800acf4:	9300      	str	r3, [sp, #0]
 800acf6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800acf8:	2200      	movs	r2, #0
 800acfa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800acfe:	6878      	ldr	r0, [r7, #4]
 800ad00:	f000 f88e 	bl	800ae20 <UART_WaitOnFlagUntilTimeout>
 800ad04:	4603      	mov	r3, r0
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d022      	beq.n	800ad50 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad12:	e853 3f00 	ldrex	r3, [r3]
 800ad16:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ad18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad1a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ad1e:	653b      	str	r3, [r7, #80]	@ 0x50
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	461a      	mov	r2, r3
 800ad26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ad28:	647b      	str	r3, [r7, #68]	@ 0x44
 800ad2a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad2c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ad2e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ad30:	e841 2300 	strex	r3, r2, [r1]
 800ad34:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ad36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d1e6      	bne.n	800ad0a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	2220      	movs	r2, #32
 800ad40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	2200      	movs	r2, #0
 800ad48:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ad4c:	2303      	movs	r3, #3
 800ad4e:	e063      	b.n	800ae18 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	f003 0304 	and.w	r3, r3, #4
 800ad5a:	2b04      	cmp	r3, #4
 800ad5c:	d149      	bne.n	800adf2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ad5e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ad62:	9300      	str	r3, [sp, #0]
 800ad64:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ad66:	2200      	movs	r2, #0
 800ad68:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800ad6c:	6878      	ldr	r0, [r7, #4]
 800ad6e:	f000 f857 	bl	800ae20 <UART_WaitOnFlagUntilTimeout>
 800ad72:	4603      	mov	r3, r0
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d03c      	beq.n	800adf2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad80:	e853 3f00 	ldrex	r3, [r3]
 800ad84:	623b      	str	r3, [r7, #32]
   return(result);
 800ad86:	6a3b      	ldr	r3, [r7, #32]
 800ad88:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ad8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	461a      	mov	r2, r3
 800ad94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ad96:	633b      	str	r3, [r7, #48]	@ 0x30
 800ad98:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad9a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ad9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ad9e:	e841 2300 	strex	r3, r2, [r1]
 800ada2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ada4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d1e6      	bne.n	800ad78 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	3308      	adds	r3, #8
 800adb0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adb2:	693b      	ldr	r3, [r7, #16]
 800adb4:	e853 3f00 	ldrex	r3, [r3]
 800adb8:	60fb      	str	r3, [r7, #12]
   return(result);
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	f023 0301 	bic.w	r3, r3, #1
 800adc0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	3308      	adds	r3, #8
 800adc8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800adca:	61fa      	str	r2, [r7, #28]
 800adcc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adce:	69b9      	ldr	r1, [r7, #24]
 800add0:	69fa      	ldr	r2, [r7, #28]
 800add2:	e841 2300 	strex	r3, r2, [r1]
 800add6:	617b      	str	r3, [r7, #20]
   return(result);
 800add8:	697b      	ldr	r3, [r7, #20]
 800adda:	2b00      	cmp	r3, #0
 800addc:	d1e5      	bne.n	800adaa <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	2220      	movs	r2, #32
 800ade2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	2200      	movs	r2, #0
 800adea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800adee:	2303      	movs	r3, #3
 800adf0:	e012      	b.n	800ae18 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	2220      	movs	r2, #32
 800adf6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	2220      	movs	r2, #32
 800adfe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	2200      	movs	r2, #0
 800ae06:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	2200      	movs	r2, #0
 800ae0c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	2200      	movs	r2, #0
 800ae12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ae16:	2300      	movs	r3, #0
}
 800ae18:	4618      	mov	r0, r3
 800ae1a:	3758      	adds	r7, #88	@ 0x58
 800ae1c:	46bd      	mov	sp, r7
 800ae1e:	bd80      	pop	{r7, pc}

0800ae20 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ae20:	b580      	push	{r7, lr}
 800ae22:	b084      	sub	sp, #16
 800ae24:	af00      	add	r7, sp, #0
 800ae26:	60f8      	str	r0, [r7, #12]
 800ae28:	60b9      	str	r1, [r7, #8]
 800ae2a:	603b      	str	r3, [r7, #0]
 800ae2c:	4613      	mov	r3, r2
 800ae2e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ae30:	e04f      	b.n	800aed2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ae32:	69bb      	ldr	r3, [r7, #24]
 800ae34:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae38:	d04b      	beq.n	800aed2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ae3a:	f7f7 f8c9 	bl	8001fd0 <HAL_GetTick>
 800ae3e:	4602      	mov	r2, r0
 800ae40:	683b      	ldr	r3, [r7, #0]
 800ae42:	1ad3      	subs	r3, r2, r3
 800ae44:	69ba      	ldr	r2, [r7, #24]
 800ae46:	429a      	cmp	r2, r3
 800ae48:	d302      	bcc.n	800ae50 <UART_WaitOnFlagUntilTimeout+0x30>
 800ae4a:	69bb      	ldr	r3, [r7, #24]
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	d101      	bne.n	800ae54 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800ae50:	2303      	movs	r3, #3
 800ae52:	e04e      	b.n	800aef2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800ae54:	68fb      	ldr	r3, [r7, #12]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	f003 0304 	and.w	r3, r3, #4
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d037      	beq.n	800aed2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800ae62:	68bb      	ldr	r3, [r7, #8]
 800ae64:	2b80      	cmp	r3, #128	@ 0x80
 800ae66:	d034      	beq.n	800aed2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800ae68:	68bb      	ldr	r3, [r7, #8]
 800ae6a:	2b40      	cmp	r3, #64	@ 0x40
 800ae6c:	d031      	beq.n	800aed2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	69db      	ldr	r3, [r3, #28]
 800ae74:	f003 0308 	and.w	r3, r3, #8
 800ae78:	2b08      	cmp	r3, #8
 800ae7a:	d110      	bne.n	800ae9e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ae7c:	68fb      	ldr	r3, [r7, #12]
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	2208      	movs	r2, #8
 800ae82:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ae84:	68f8      	ldr	r0, [r7, #12]
 800ae86:	f000 f838 	bl	800aefa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	2208      	movs	r2, #8
 800ae8e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	2200      	movs	r2, #0
 800ae96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800ae9a:	2301      	movs	r3, #1
 800ae9c:	e029      	b.n	800aef2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	69db      	ldr	r3, [r3, #28]
 800aea4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800aea8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800aeac:	d111      	bne.n	800aed2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800aeb6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800aeb8:	68f8      	ldr	r0, [r7, #12]
 800aeba:	f000 f81e 	bl	800aefa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	2220      	movs	r2, #32
 800aec2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	2200      	movs	r2, #0
 800aeca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800aece:	2303      	movs	r3, #3
 800aed0:	e00f      	b.n	800aef2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	69da      	ldr	r2, [r3, #28]
 800aed8:	68bb      	ldr	r3, [r7, #8]
 800aeda:	4013      	ands	r3, r2
 800aedc:	68ba      	ldr	r2, [r7, #8]
 800aede:	429a      	cmp	r2, r3
 800aee0:	bf0c      	ite	eq
 800aee2:	2301      	moveq	r3, #1
 800aee4:	2300      	movne	r3, #0
 800aee6:	b2db      	uxtb	r3, r3
 800aee8:	461a      	mov	r2, r3
 800aeea:	79fb      	ldrb	r3, [r7, #7]
 800aeec:	429a      	cmp	r2, r3
 800aeee:	d0a0      	beq.n	800ae32 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800aef0:	2300      	movs	r3, #0
}
 800aef2:	4618      	mov	r0, r3
 800aef4:	3710      	adds	r7, #16
 800aef6:	46bd      	mov	sp, r7
 800aef8:	bd80      	pop	{r7, pc}

0800aefa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800aefa:	b480      	push	{r7}
 800aefc:	b095      	sub	sp, #84	@ 0x54
 800aefe:	af00      	add	r7, sp, #0
 800af00:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af0a:	e853 3f00 	ldrex	r3, [r3]
 800af0e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800af10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af12:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800af16:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	461a      	mov	r2, r3
 800af1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800af20:	643b      	str	r3, [r7, #64]	@ 0x40
 800af22:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af24:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800af26:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800af28:	e841 2300 	strex	r3, r2, [r1]
 800af2c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800af2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af30:	2b00      	cmp	r3, #0
 800af32:	d1e6      	bne.n	800af02 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	3308      	adds	r3, #8
 800af3a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af3c:	6a3b      	ldr	r3, [r7, #32]
 800af3e:	e853 3f00 	ldrex	r3, [r3]
 800af42:	61fb      	str	r3, [r7, #28]
   return(result);
 800af44:	69fb      	ldr	r3, [r7, #28]
 800af46:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800af4a:	f023 0301 	bic.w	r3, r3, #1
 800af4e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	3308      	adds	r3, #8
 800af56:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800af58:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800af5a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af5c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800af5e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800af60:	e841 2300 	strex	r3, r2, [r1]
 800af64:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800af66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d1e3      	bne.n	800af34 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800af70:	2b01      	cmp	r3, #1
 800af72:	d118      	bne.n	800afa6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	e853 3f00 	ldrex	r3, [r3]
 800af80:	60bb      	str	r3, [r7, #8]
   return(result);
 800af82:	68bb      	ldr	r3, [r7, #8]
 800af84:	f023 0310 	bic.w	r3, r3, #16
 800af88:	647b      	str	r3, [r7, #68]	@ 0x44
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	461a      	mov	r2, r3
 800af90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800af92:	61bb      	str	r3, [r7, #24]
 800af94:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af96:	6979      	ldr	r1, [r7, #20]
 800af98:	69ba      	ldr	r2, [r7, #24]
 800af9a:	e841 2300 	strex	r3, r2, [r1]
 800af9e:	613b      	str	r3, [r7, #16]
   return(result);
 800afa0:	693b      	ldr	r3, [r7, #16]
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d1e6      	bne.n	800af74 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	2220      	movs	r2, #32
 800afaa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	2200      	movs	r2, #0
 800afb2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	2200      	movs	r2, #0
 800afb8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800afba:	bf00      	nop
 800afbc:	3754      	adds	r7, #84	@ 0x54
 800afbe:	46bd      	mov	sp, r7
 800afc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afc4:	4770      	bx	lr

0800afc6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800afc6:	b580      	push	{r7, lr}
 800afc8:	b084      	sub	sp, #16
 800afca:	af00      	add	r7, sp, #0
 800afcc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afd2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	2200      	movs	r2, #0
 800afd8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800afdc:	68f8      	ldr	r0, [r7, #12]
 800afde:	f7ff fac1 	bl	800a564 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800afe2:	bf00      	nop
 800afe4:	3710      	adds	r7, #16
 800afe6:	46bd      	mov	sp, r7
 800afe8:	bd80      	pop	{r7, pc}

0800afea <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800afea:	b580      	push	{r7, lr}
 800afec:	b088      	sub	sp, #32
 800afee:	af00      	add	r7, sp, #0
 800aff0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	e853 3f00 	ldrex	r3, [r3]
 800affe:	60bb      	str	r3, [r7, #8]
   return(result);
 800b000:	68bb      	ldr	r3, [r7, #8]
 800b002:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b006:	61fb      	str	r3, [r7, #28]
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	461a      	mov	r2, r3
 800b00e:	69fb      	ldr	r3, [r7, #28]
 800b010:	61bb      	str	r3, [r7, #24]
 800b012:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b014:	6979      	ldr	r1, [r7, #20]
 800b016:	69ba      	ldr	r2, [r7, #24]
 800b018:	e841 2300 	strex	r3, r2, [r1]
 800b01c:	613b      	str	r3, [r7, #16]
   return(result);
 800b01e:	693b      	ldr	r3, [r7, #16]
 800b020:	2b00      	cmp	r3, #0
 800b022:	d1e6      	bne.n	800aff2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	2220      	movs	r2, #32
 800b028:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	2200      	movs	r2, #0
 800b030:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b032:	6878      	ldr	r0, [r7, #4]
 800b034:	f7ff fa8c 	bl	800a550 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b038:	bf00      	nop
 800b03a:	3720      	adds	r7, #32
 800b03c:	46bd      	mov	sp, r7
 800b03e:	bd80      	pop	{r7, pc}

0800b040 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800b040:	b480      	push	{r7}
 800b042:	b083      	sub	sp, #12
 800b044:	af00      	add	r7, sp, #0
 800b046:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b048:	bf00      	nop
 800b04a:	370c      	adds	r7, #12
 800b04c:	46bd      	mov	sp, r7
 800b04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b052:	4770      	bx	lr

0800b054 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800b054:	b480      	push	{r7}
 800b056:	b083      	sub	sp, #12
 800b058:	af00      	add	r7, sp, #0
 800b05a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800b05c:	bf00      	nop
 800b05e:	370c      	adds	r7, #12
 800b060:	46bd      	mov	sp, r7
 800b062:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b066:	4770      	bx	lr

0800b068 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800b068:	b480      	push	{r7}
 800b06a:	b083      	sub	sp, #12
 800b06c:	af00      	add	r7, sp, #0
 800b06e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800b070:	bf00      	nop
 800b072:	370c      	adds	r7, #12
 800b074:	46bd      	mov	sp, r7
 800b076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b07a:	4770      	bx	lr

0800b07c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b07c:	b480      	push	{r7}
 800b07e:	b085      	sub	sp, #20
 800b080:	af00      	add	r7, sp, #0
 800b082:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b08a:	2b01      	cmp	r3, #1
 800b08c:	d101      	bne.n	800b092 <HAL_UARTEx_DisableFifoMode+0x16>
 800b08e:	2302      	movs	r3, #2
 800b090:	e027      	b.n	800b0e2 <HAL_UARTEx_DisableFifoMode+0x66>
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	2201      	movs	r2, #1
 800b096:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	2224      	movs	r2, #36	@ 0x24
 800b09e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	681a      	ldr	r2, [r3, #0]
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	f022 0201 	bic.w	r2, r2, #1
 800b0b8:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b0c0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	2200      	movs	r2, #0
 800b0c6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	68fa      	ldr	r2, [r7, #12]
 800b0ce:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	2220      	movs	r2, #32
 800b0d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	2200      	movs	r2, #0
 800b0dc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b0e0:	2300      	movs	r3, #0
}
 800b0e2:	4618      	mov	r0, r3
 800b0e4:	3714      	adds	r7, #20
 800b0e6:	46bd      	mov	sp, r7
 800b0e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ec:	4770      	bx	lr

0800b0ee <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b0ee:	b580      	push	{r7, lr}
 800b0f0:	b084      	sub	sp, #16
 800b0f2:	af00      	add	r7, sp, #0
 800b0f4:	6078      	str	r0, [r7, #4]
 800b0f6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b0fe:	2b01      	cmp	r3, #1
 800b100:	d101      	bne.n	800b106 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b102:	2302      	movs	r3, #2
 800b104:	e02d      	b.n	800b162 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	2201      	movs	r2, #1
 800b10a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	2224      	movs	r2, #36	@ 0x24
 800b112:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	681b      	ldr	r3, [r3, #0]
 800b122:	681a      	ldr	r2, [r3, #0]
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	f022 0201 	bic.w	r2, r2, #1
 800b12c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	689b      	ldr	r3, [r3, #8]
 800b134:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	683a      	ldr	r2, [r7, #0]
 800b13e:	430a      	orrs	r2, r1
 800b140:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b142:	6878      	ldr	r0, [r7, #4]
 800b144:	f000 f850 	bl	800b1e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	68fa      	ldr	r2, [r7, #12]
 800b14e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	2220      	movs	r2, #32
 800b154:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	2200      	movs	r2, #0
 800b15c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b160:	2300      	movs	r3, #0
}
 800b162:	4618      	mov	r0, r3
 800b164:	3710      	adds	r7, #16
 800b166:	46bd      	mov	sp, r7
 800b168:	bd80      	pop	{r7, pc}

0800b16a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b16a:	b580      	push	{r7, lr}
 800b16c:	b084      	sub	sp, #16
 800b16e:	af00      	add	r7, sp, #0
 800b170:	6078      	str	r0, [r7, #4]
 800b172:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b17a:	2b01      	cmp	r3, #1
 800b17c:	d101      	bne.n	800b182 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b17e:	2302      	movs	r3, #2
 800b180:	e02d      	b.n	800b1de <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	2201      	movs	r2, #1
 800b186:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	2224      	movs	r2, #36	@ 0x24
 800b18e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	681a      	ldr	r2, [r3, #0]
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	f022 0201 	bic.w	r2, r2, #1
 800b1a8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	689b      	ldr	r3, [r3, #8]
 800b1b0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	683a      	ldr	r2, [r7, #0]
 800b1ba:	430a      	orrs	r2, r1
 800b1bc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b1be:	6878      	ldr	r0, [r7, #4]
 800b1c0:	f000 f812 	bl	800b1e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	681b      	ldr	r3, [r3, #0]
 800b1c8:	68fa      	ldr	r2, [r7, #12]
 800b1ca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	2220      	movs	r2, #32
 800b1d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	2200      	movs	r2, #0
 800b1d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b1dc:	2300      	movs	r3, #0
}
 800b1de:	4618      	mov	r0, r3
 800b1e0:	3710      	adds	r7, #16
 800b1e2:	46bd      	mov	sp, r7
 800b1e4:	bd80      	pop	{r7, pc}
	...

0800b1e8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b1e8:	b480      	push	{r7}
 800b1ea:	b085      	sub	sp, #20
 800b1ec:	af00      	add	r7, sp, #0
 800b1ee:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d108      	bne.n	800b20a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	2201      	movs	r2, #1
 800b1fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	2201      	movs	r2, #1
 800b204:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b208:	e031      	b.n	800b26e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b20a:	2308      	movs	r3, #8
 800b20c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b20e:	2308      	movs	r3, #8
 800b210:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	689b      	ldr	r3, [r3, #8]
 800b218:	0e5b      	lsrs	r3, r3, #25
 800b21a:	b2db      	uxtb	r3, r3
 800b21c:	f003 0307 	and.w	r3, r3, #7
 800b220:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	689b      	ldr	r3, [r3, #8]
 800b228:	0f5b      	lsrs	r3, r3, #29
 800b22a:	b2db      	uxtb	r3, r3
 800b22c:	f003 0307 	and.w	r3, r3, #7
 800b230:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b232:	7bbb      	ldrb	r3, [r7, #14]
 800b234:	7b3a      	ldrb	r2, [r7, #12]
 800b236:	4911      	ldr	r1, [pc, #68]	@ (800b27c <UARTEx_SetNbDataToProcess+0x94>)
 800b238:	5c8a      	ldrb	r2, [r1, r2]
 800b23a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b23e:	7b3a      	ldrb	r2, [r7, #12]
 800b240:	490f      	ldr	r1, [pc, #60]	@ (800b280 <UARTEx_SetNbDataToProcess+0x98>)
 800b242:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b244:	fb93 f3f2 	sdiv	r3, r3, r2
 800b248:	b29a      	uxth	r2, r3
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b250:	7bfb      	ldrb	r3, [r7, #15]
 800b252:	7b7a      	ldrb	r2, [r7, #13]
 800b254:	4909      	ldr	r1, [pc, #36]	@ (800b27c <UARTEx_SetNbDataToProcess+0x94>)
 800b256:	5c8a      	ldrb	r2, [r1, r2]
 800b258:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b25c:	7b7a      	ldrb	r2, [r7, #13]
 800b25e:	4908      	ldr	r1, [pc, #32]	@ (800b280 <UARTEx_SetNbDataToProcess+0x98>)
 800b260:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b262:	fb93 f3f2 	sdiv	r3, r3, r2
 800b266:	b29a      	uxth	r2, r3
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b26e:	bf00      	nop
 800b270:	3714      	adds	r7, #20
 800b272:	46bd      	mov	sp, r7
 800b274:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b278:	4770      	bx	lr
 800b27a:	bf00      	nop
 800b27c:	0800ee58 	.word	0x0800ee58
 800b280:	0800ee60 	.word	0x0800ee60

0800b284 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800b284:	b480      	push	{r7}
 800b286:	b085      	sub	sp, #20
 800b288:	af00      	add	r7, sp, #0
 800b28a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800b28c:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800b290:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800b298:	b29a      	uxth	r2, r3
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	b29b      	uxth	r3, r3
 800b29e:	43db      	mvns	r3, r3
 800b2a0:	b29b      	uxth	r3, r3
 800b2a2:	4013      	ands	r3, r2
 800b2a4:	b29a      	uxth	r2, r3
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800b2ac:	2300      	movs	r3, #0
}
 800b2ae:	4618      	mov	r0, r3
 800b2b0:	3714      	adds	r7, #20
 800b2b2:	46bd      	mov	sp, r7
 800b2b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2b8:	4770      	bx	lr

0800b2ba <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800b2ba:	b480      	push	{r7}
 800b2bc:	b085      	sub	sp, #20
 800b2be:	af00      	add	r7, sp, #0
 800b2c0:	60f8      	str	r0, [r7, #12]
 800b2c2:	1d3b      	adds	r3, r7, #4
 800b2c4:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	2201      	movs	r2, #1
 800b2cc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	2200      	movs	r2, #0
 800b2d4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800b2d8:	68fb      	ldr	r3, [r7, #12]
 800b2da:	2200      	movs	r2, #0
 800b2dc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	2200      	movs	r2, #0
 800b2e4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800b2e8:	2300      	movs	r3, #0
}
 800b2ea:	4618      	mov	r0, r3
 800b2ec:	3714      	adds	r7, #20
 800b2ee:	46bd      	mov	sp, r7
 800b2f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2f4:	4770      	bx	lr

0800b2f6 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b2f6:	b580      	push	{r7, lr}
 800b2f8:	b0ac      	sub	sp, #176	@ 0xb0
 800b2fa:	af00      	add	r7, sp, #0
 800b2fc:	6078      	str	r0, [r7, #4]
 800b2fe:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b300:	683b      	ldr	r3, [r7, #0]
 800b302:	785b      	ldrb	r3, [r3, #1]
 800b304:	2b01      	cmp	r3, #1
 800b306:	f040 84ca 	bne.w	800bc9e <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800b30a:	683b      	ldr	r3, [r7, #0]
 800b30c:	699a      	ldr	r2, [r3, #24]
 800b30e:	683b      	ldr	r3, [r7, #0]
 800b310:	691b      	ldr	r3, [r3, #16]
 800b312:	429a      	cmp	r2, r3
 800b314:	d904      	bls.n	800b320 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800b316:	683b      	ldr	r3, [r7, #0]
 800b318:	691b      	ldr	r3, [r3, #16]
 800b31a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b31e:	e003      	b.n	800b328 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800b320:	683b      	ldr	r3, [r7, #0]
 800b322:	699b      	ldr	r3, [r3, #24]
 800b324:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800b328:	683b      	ldr	r3, [r7, #0]
 800b32a:	7b1b      	ldrb	r3, [r3, #12]
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d122      	bne.n	800b376 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800b330:	683b      	ldr	r3, [r7, #0]
 800b332:	6959      	ldr	r1, [r3, #20]
 800b334:	683b      	ldr	r3, [r7, #0]
 800b336:	88da      	ldrh	r2, [r3, #6]
 800b338:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b33c:	b29b      	uxth	r3, r3
 800b33e:	6878      	ldr	r0, [r7, #4]
 800b340:	f000 fdac 	bl	800be9c <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	613b      	str	r3, [r7, #16]
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b34e:	b29b      	uxth	r3, r3
 800b350:	461a      	mov	r2, r3
 800b352:	693b      	ldr	r3, [r7, #16]
 800b354:	4413      	add	r3, r2
 800b356:	613b      	str	r3, [r7, #16]
 800b358:	683b      	ldr	r3, [r7, #0]
 800b35a:	781b      	ldrb	r3, [r3, #0]
 800b35c:	00da      	lsls	r2, r3, #3
 800b35e:	693b      	ldr	r3, [r7, #16]
 800b360:	4413      	add	r3, r2
 800b362:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b366:	60fb      	str	r3, [r7, #12]
 800b368:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b36c:	b29a      	uxth	r2, r3
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	801a      	strh	r2, [r3, #0]
 800b372:	f000 bc6f 	b.w	800bc54 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800b376:	683b      	ldr	r3, [r7, #0]
 800b378:	78db      	ldrb	r3, [r3, #3]
 800b37a:	2b02      	cmp	r3, #2
 800b37c:	f040 831e 	bne.w	800b9bc <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800b380:	683b      	ldr	r3, [r7, #0]
 800b382:	6a1a      	ldr	r2, [r3, #32]
 800b384:	683b      	ldr	r3, [r7, #0]
 800b386:	691b      	ldr	r3, [r3, #16]
 800b388:	429a      	cmp	r2, r3
 800b38a:	f240 82cf 	bls.w	800b92c <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800b38e:	687a      	ldr	r2, [r7, #4]
 800b390:	683b      	ldr	r3, [r7, #0]
 800b392:	781b      	ldrb	r3, [r3, #0]
 800b394:	009b      	lsls	r3, r3, #2
 800b396:	4413      	add	r3, r2
 800b398:	881b      	ldrh	r3, [r3, #0]
 800b39a:	b29b      	uxth	r3, r3
 800b39c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b3a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b3a4:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800b3a8:	687a      	ldr	r2, [r7, #4]
 800b3aa:	683b      	ldr	r3, [r7, #0]
 800b3ac:	781b      	ldrb	r3, [r3, #0]
 800b3ae:	009b      	lsls	r3, r3, #2
 800b3b0:	441a      	add	r2, r3
 800b3b2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800b3b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b3ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b3be:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800b3c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b3c6:	b29b      	uxth	r3, r3
 800b3c8:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800b3ca:	683b      	ldr	r3, [r7, #0]
 800b3cc:	6a1a      	ldr	r2, [r3, #32]
 800b3ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b3d2:	1ad2      	subs	r2, r2, r3
 800b3d4:	683b      	ldr	r3, [r7, #0]
 800b3d6:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800b3d8:	687a      	ldr	r2, [r7, #4]
 800b3da:	683b      	ldr	r3, [r7, #0]
 800b3dc:	781b      	ldrb	r3, [r3, #0]
 800b3de:	009b      	lsls	r3, r3, #2
 800b3e0:	4413      	add	r3, r2
 800b3e2:	881b      	ldrh	r3, [r3, #0]
 800b3e4:	b29b      	uxth	r3, r3
 800b3e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	f000 814f 	beq.w	800b68e <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	633b      	str	r3, [r7, #48]	@ 0x30
 800b3f4:	683b      	ldr	r3, [r7, #0]
 800b3f6:	785b      	ldrb	r3, [r3, #1]
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d16b      	bne.n	800b4d4 <USB_EPStartXfer+0x1de>
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b406:	b29b      	uxth	r3, r3
 800b408:	461a      	mov	r2, r3
 800b40a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b40c:	4413      	add	r3, r2
 800b40e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b410:	683b      	ldr	r3, [r7, #0]
 800b412:	781b      	ldrb	r3, [r3, #0]
 800b414:	00da      	lsls	r2, r3, #3
 800b416:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b418:	4413      	add	r3, r2
 800b41a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b41e:	627b      	str	r3, [r7, #36]	@ 0x24
 800b420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b422:	881b      	ldrh	r3, [r3, #0]
 800b424:	b29b      	uxth	r3, r3
 800b426:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b42a:	b29a      	uxth	r2, r3
 800b42c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b42e:	801a      	strh	r2, [r3, #0]
 800b430:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b434:	2b00      	cmp	r3, #0
 800b436:	d10a      	bne.n	800b44e <USB_EPStartXfer+0x158>
 800b438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b43a:	881b      	ldrh	r3, [r3, #0]
 800b43c:	b29b      	uxth	r3, r3
 800b43e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b442:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b446:	b29a      	uxth	r2, r3
 800b448:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b44a:	801a      	strh	r2, [r3, #0]
 800b44c:	e05b      	b.n	800b506 <USB_EPStartXfer+0x210>
 800b44e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b452:	2b3e      	cmp	r3, #62	@ 0x3e
 800b454:	d81c      	bhi.n	800b490 <USB_EPStartXfer+0x19a>
 800b456:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b45a:	085b      	lsrs	r3, r3, #1
 800b45c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b460:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b464:	f003 0301 	and.w	r3, r3, #1
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d004      	beq.n	800b476 <USB_EPStartXfer+0x180>
 800b46c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b470:	3301      	adds	r3, #1
 800b472:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b478:	881b      	ldrh	r3, [r3, #0]
 800b47a:	b29a      	uxth	r2, r3
 800b47c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b480:	b29b      	uxth	r3, r3
 800b482:	029b      	lsls	r3, r3, #10
 800b484:	b29b      	uxth	r3, r3
 800b486:	4313      	orrs	r3, r2
 800b488:	b29a      	uxth	r2, r3
 800b48a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b48c:	801a      	strh	r2, [r3, #0]
 800b48e:	e03a      	b.n	800b506 <USB_EPStartXfer+0x210>
 800b490:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b494:	095b      	lsrs	r3, r3, #5
 800b496:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b49a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b49e:	f003 031f 	and.w	r3, r3, #31
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d104      	bne.n	800b4b0 <USB_EPStartXfer+0x1ba>
 800b4a6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b4aa:	3b01      	subs	r3, #1
 800b4ac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b4b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4b2:	881b      	ldrh	r3, [r3, #0]
 800b4b4:	b29a      	uxth	r2, r3
 800b4b6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b4ba:	b29b      	uxth	r3, r3
 800b4bc:	029b      	lsls	r3, r3, #10
 800b4be:	b29b      	uxth	r3, r3
 800b4c0:	4313      	orrs	r3, r2
 800b4c2:	b29b      	uxth	r3, r3
 800b4c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b4c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b4cc:	b29a      	uxth	r2, r3
 800b4ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4d0:	801a      	strh	r2, [r3, #0]
 800b4d2:	e018      	b.n	800b506 <USB_EPStartXfer+0x210>
 800b4d4:	683b      	ldr	r3, [r7, #0]
 800b4d6:	785b      	ldrb	r3, [r3, #1]
 800b4d8:	2b01      	cmp	r3, #1
 800b4da:	d114      	bne.n	800b506 <USB_EPStartXfer+0x210>
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b4e2:	b29b      	uxth	r3, r3
 800b4e4:	461a      	mov	r2, r3
 800b4e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4e8:	4413      	add	r3, r2
 800b4ea:	633b      	str	r3, [r7, #48]	@ 0x30
 800b4ec:	683b      	ldr	r3, [r7, #0]
 800b4ee:	781b      	ldrb	r3, [r3, #0]
 800b4f0:	00da      	lsls	r2, r3, #3
 800b4f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4f4:	4413      	add	r3, r2
 800b4f6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b4fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b4fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b500:	b29a      	uxth	r2, r3
 800b502:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b504:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800b506:	683b      	ldr	r3, [r7, #0]
 800b508:	895b      	ldrh	r3, [r3, #10]
 800b50a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b50e:	683b      	ldr	r3, [r7, #0]
 800b510:	6959      	ldr	r1, [r3, #20]
 800b512:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b516:	b29b      	uxth	r3, r3
 800b518:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b51c:	6878      	ldr	r0, [r7, #4]
 800b51e:	f000 fcbd 	bl	800be9c <USB_WritePMA>
            ep->xfer_buff += len;
 800b522:	683b      	ldr	r3, [r7, #0]
 800b524:	695a      	ldr	r2, [r3, #20]
 800b526:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b52a:	441a      	add	r2, r3
 800b52c:	683b      	ldr	r3, [r7, #0]
 800b52e:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800b530:	683b      	ldr	r3, [r7, #0]
 800b532:	6a1a      	ldr	r2, [r3, #32]
 800b534:	683b      	ldr	r3, [r7, #0]
 800b536:	691b      	ldr	r3, [r3, #16]
 800b538:	429a      	cmp	r2, r3
 800b53a:	d907      	bls.n	800b54c <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800b53c:	683b      	ldr	r3, [r7, #0]
 800b53e:	6a1a      	ldr	r2, [r3, #32]
 800b540:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b544:	1ad2      	subs	r2, r2, r3
 800b546:	683b      	ldr	r3, [r7, #0]
 800b548:	621a      	str	r2, [r3, #32]
 800b54a:	e006      	b.n	800b55a <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800b54c:	683b      	ldr	r3, [r7, #0]
 800b54e:	6a1b      	ldr	r3, [r3, #32]
 800b550:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800b554:	683b      	ldr	r3, [r7, #0]
 800b556:	2200      	movs	r2, #0
 800b558:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b55a:	683b      	ldr	r3, [r7, #0]
 800b55c:	785b      	ldrb	r3, [r3, #1]
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d16b      	bne.n	800b63a <USB_EPStartXfer+0x344>
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	61bb      	str	r3, [r7, #24]
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b56c:	b29b      	uxth	r3, r3
 800b56e:	461a      	mov	r2, r3
 800b570:	69bb      	ldr	r3, [r7, #24]
 800b572:	4413      	add	r3, r2
 800b574:	61bb      	str	r3, [r7, #24]
 800b576:	683b      	ldr	r3, [r7, #0]
 800b578:	781b      	ldrb	r3, [r3, #0]
 800b57a:	00da      	lsls	r2, r3, #3
 800b57c:	69bb      	ldr	r3, [r7, #24]
 800b57e:	4413      	add	r3, r2
 800b580:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b584:	617b      	str	r3, [r7, #20]
 800b586:	697b      	ldr	r3, [r7, #20]
 800b588:	881b      	ldrh	r3, [r3, #0]
 800b58a:	b29b      	uxth	r3, r3
 800b58c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b590:	b29a      	uxth	r2, r3
 800b592:	697b      	ldr	r3, [r7, #20]
 800b594:	801a      	strh	r2, [r3, #0]
 800b596:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d10a      	bne.n	800b5b4 <USB_EPStartXfer+0x2be>
 800b59e:	697b      	ldr	r3, [r7, #20]
 800b5a0:	881b      	ldrh	r3, [r3, #0]
 800b5a2:	b29b      	uxth	r3, r3
 800b5a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b5a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b5ac:	b29a      	uxth	r2, r3
 800b5ae:	697b      	ldr	r3, [r7, #20]
 800b5b0:	801a      	strh	r2, [r3, #0]
 800b5b2:	e05d      	b.n	800b670 <USB_EPStartXfer+0x37a>
 800b5b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b5b8:	2b3e      	cmp	r3, #62	@ 0x3e
 800b5ba:	d81c      	bhi.n	800b5f6 <USB_EPStartXfer+0x300>
 800b5bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b5c0:	085b      	lsrs	r3, r3, #1
 800b5c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b5c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b5ca:	f003 0301 	and.w	r3, r3, #1
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d004      	beq.n	800b5dc <USB_EPStartXfer+0x2e6>
 800b5d2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b5d6:	3301      	adds	r3, #1
 800b5d8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b5dc:	697b      	ldr	r3, [r7, #20]
 800b5de:	881b      	ldrh	r3, [r3, #0]
 800b5e0:	b29a      	uxth	r2, r3
 800b5e2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b5e6:	b29b      	uxth	r3, r3
 800b5e8:	029b      	lsls	r3, r3, #10
 800b5ea:	b29b      	uxth	r3, r3
 800b5ec:	4313      	orrs	r3, r2
 800b5ee:	b29a      	uxth	r2, r3
 800b5f0:	697b      	ldr	r3, [r7, #20]
 800b5f2:	801a      	strh	r2, [r3, #0]
 800b5f4:	e03c      	b.n	800b670 <USB_EPStartXfer+0x37a>
 800b5f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b5fa:	095b      	lsrs	r3, r3, #5
 800b5fc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b600:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b604:	f003 031f 	and.w	r3, r3, #31
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d104      	bne.n	800b616 <USB_EPStartXfer+0x320>
 800b60c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b610:	3b01      	subs	r3, #1
 800b612:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b616:	697b      	ldr	r3, [r7, #20]
 800b618:	881b      	ldrh	r3, [r3, #0]
 800b61a:	b29a      	uxth	r2, r3
 800b61c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b620:	b29b      	uxth	r3, r3
 800b622:	029b      	lsls	r3, r3, #10
 800b624:	b29b      	uxth	r3, r3
 800b626:	4313      	orrs	r3, r2
 800b628:	b29b      	uxth	r3, r3
 800b62a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b62e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b632:	b29a      	uxth	r2, r3
 800b634:	697b      	ldr	r3, [r7, #20]
 800b636:	801a      	strh	r2, [r3, #0]
 800b638:	e01a      	b.n	800b670 <USB_EPStartXfer+0x37a>
 800b63a:	683b      	ldr	r3, [r7, #0]
 800b63c:	785b      	ldrb	r3, [r3, #1]
 800b63e:	2b01      	cmp	r3, #1
 800b640:	d116      	bne.n	800b670 <USB_EPStartXfer+0x37a>
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	623b      	str	r3, [r7, #32]
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b64c:	b29b      	uxth	r3, r3
 800b64e:	461a      	mov	r2, r3
 800b650:	6a3b      	ldr	r3, [r7, #32]
 800b652:	4413      	add	r3, r2
 800b654:	623b      	str	r3, [r7, #32]
 800b656:	683b      	ldr	r3, [r7, #0]
 800b658:	781b      	ldrb	r3, [r3, #0]
 800b65a:	00da      	lsls	r2, r3, #3
 800b65c:	6a3b      	ldr	r3, [r7, #32]
 800b65e:	4413      	add	r3, r2
 800b660:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b664:	61fb      	str	r3, [r7, #28]
 800b666:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b66a:	b29a      	uxth	r2, r3
 800b66c:	69fb      	ldr	r3, [r7, #28]
 800b66e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800b670:	683b      	ldr	r3, [r7, #0]
 800b672:	891b      	ldrh	r3, [r3, #8]
 800b674:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b678:	683b      	ldr	r3, [r7, #0]
 800b67a:	6959      	ldr	r1, [r3, #20]
 800b67c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b680:	b29b      	uxth	r3, r3
 800b682:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b686:	6878      	ldr	r0, [r7, #4]
 800b688:	f000 fc08 	bl	800be9c <USB_WritePMA>
 800b68c:	e2e2      	b.n	800bc54 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b68e:	683b      	ldr	r3, [r7, #0]
 800b690:	785b      	ldrb	r3, [r3, #1]
 800b692:	2b00      	cmp	r3, #0
 800b694:	d16b      	bne.n	800b76e <USB_EPStartXfer+0x478>
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b6a0:	b29b      	uxth	r3, r3
 800b6a2:	461a      	mov	r2, r3
 800b6a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b6a6:	4413      	add	r3, r2
 800b6a8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b6aa:	683b      	ldr	r3, [r7, #0]
 800b6ac:	781b      	ldrb	r3, [r3, #0]
 800b6ae:	00da      	lsls	r2, r3, #3
 800b6b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b6b2:	4413      	add	r3, r2
 800b6b4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b6b8:	647b      	str	r3, [r7, #68]	@ 0x44
 800b6ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b6bc:	881b      	ldrh	r3, [r3, #0]
 800b6be:	b29b      	uxth	r3, r3
 800b6c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b6c4:	b29a      	uxth	r2, r3
 800b6c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b6c8:	801a      	strh	r2, [r3, #0]
 800b6ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d10a      	bne.n	800b6e8 <USB_EPStartXfer+0x3f2>
 800b6d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b6d4:	881b      	ldrh	r3, [r3, #0]
 800b6d6:	b29b      	uxth	r3, r3
 800b6d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b6dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b6e0:	b29a      	uxth	r2, r3
 800b6e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b6e4:	801a      	strh	r2, [r3, #0]
 800b6e6:	e05d      	b.n	800b7a4 <USB_EPStartXfer+0x4ae>
 800b6e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b6ec:	2b3e      	cmp	r3, #62	@ 0x3e
 800b6ee:	d81c      	bhi.n	800b72a <USB_EPStartXfer+0x434>
 800b6f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b6f4:	085b      	lsrs	r3, r3, #1
 800b6f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b6fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b6fe:	f003 0301 	and.w	r3, r3, #1
 800b702:	2b00      	cmp	r3, #0
 800b704:	d004      	beq.n	800b710 <USB_EPStartXfer+0x41a>
 800b706:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b70a:	3301      	adds	r3, #1
 800b70c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b710:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b712:	881b      	ldrh	r3, [r3, #0]
 800b714:	b29a      	uxth	r2, r3
 800b716:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b71a:	b29b      	uxth	r3, r3
 800b71c:	029b      	lsls	r3, r3, #10
 800b71e:	b29b      	uxth	r3, r3
 800b720:	4313      	orrs	r3, r2
 800b722:	b29a      	uxth	r2, r3
 800b724:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b726:	801a      	strh	r2, [r3, #0]
 800b728:	e03c      	b.n	800b7a4 <USB_EPStartXfer+0x4ae>
 800b72a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b72e:	095b      	lsrs	r3, r3, #5
 800b730:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b734:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b738:	f003 031f 	and.w	r3, r3, #31
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d104      	bne.n	800b74a <USB_EPStartXfer+0x454>
 800b740:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b744:	3b01      	subs	r3, #1
 800b746:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b74a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b74c:	881b      	ldrh	r3, [r3, #0]
 800b74e:	b29a      	uxth	r2, r3
 800b750:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b754:	b29b      	uxth	r3, r3
 800b756:	029b      	lsls	r3, r3, #10
 800b758:	b29b      	uxth	r3, r3
 800b75a:	4313      	orrs	r3, r2
 800b75c:	b29b      	uxth	r3, r3
 800b75e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b762:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b766:	b29a      	uxth	r2, r3
 800b768:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b76a:	801a      	strh	r2, [r3, #0]
 800b76c:	e01a      	b.n	800b7a4 <USB_EPStartXfer+0x4ae>
 800b76e:	683b      	ldr	r3, [r7, #0]
 800b770:	785b      	ldrb	r3, [r3, #1]
 800b772:	2b01      	cmp	r3, #1
 800b774:	d116      	bne.n	800b7a4 <USB_EPStartXfer+0x4ae>
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	653b      	str	r3, [r7, #80]	@ 0x50
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b780:	b29b      	uxth	r3, r3
 800b782:	461a      	mov	r2, r3
 800b784:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b786:	4413      	add	r3, r2
 800b788:	653b      	str	r3, [r7, #80]	@ 0x50
 800b78a:	683b      	ldr	r3, [r7, #0]
 800b78c:	781b      	ldrb	r3, [r3, #0]
 800b78e:	00da      	lsls	r2, r3, #3
 800b790:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b792:	4413      	add	r3, r2
 800b794:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b798:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b79a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b79e:	b29a      	uxth	r2, r3
 800b7a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b7a2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800b7a4:	683b      	ldr	r3, [r7, #0]
 800b7a6:	891b      	ldrh	r3, [r3, #8]
 800b7a8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b7ac:	683b      	ldr	r3, [r7, #0]
 800b7ae:	6959      	ldr	r1, [r3, #20]
 800b7b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b7b4:	b29b      	uxth	r3, r3
 800b7b6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b7ba:	6878      	ldr	r0, [r7, #4]
 800b7bc:	f000 fb6e 	bl	800be9c <USB_WritePMA>
            ep->xfer_buff += len;
 800b7c0:	683b      	ldr	r3, [r7, #0]
 800b7c2:	695a      	ldr	r2, [r3, #20]
 800b7c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b7c8:	441a      	add	r2, r3
 800b7ca:	683b      	ldr	r3, [r7, #0]
 800b7cc:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800b7ce:	683b      	ldr	r3, [r7, #0]
 800b7d0:	6a1a      	ldr	r2, [r3, #32]
 800b7d2:	683b      	ldr	r3, [r7, #0]
 800b7d4:	691b      	ldr	r3, [r3, #16]
 800b7d6:	429a      	cmp	r2, r3
 800b7d8:	d907      	bls.n	800b7ea <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800b7da:	683b      	ldr	r3, [r7, #0]
 800b7dc:	6a1a      	ldr	r2, [r3, #32]
 800b7de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b7e2:	1ad2      	subs	r2, r2, r3
 800b7e4:	683b      	ldr	r3, [r7, #0]
 800b7e6:	621a      	str	r2, [r3, #32]
 800b7e8:	e006      	b.n	800b7f8 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800b7ea:	683b      	ldr	r3, [r7, #0]
 800b7ec:	6a1b      	ldr	r3, [r3, #32]
 800b7ee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800b7f2:	683b      	ldr	r3, [r7, #0]
 800b7f4:	2200      	movs	r2, #0
 800b7f6:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	643b      	str	r3, [r7, #64]	@ 0x40
 800b7fc:	683b      	ldr	r3, [r7, #0]
 800b7fe:	785b      	ldrb	r3, [r3, #1]
 800b800:	2b00      	cmp	r3, #0
 800b802:	d16b      	bne.n	800b8dc <USB_EPStartXfer+0x5e6>
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b80e:	b29b      	uxth	r3, r3
 800b810:	461a      	mov	r2, r3
 800b812:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b814:	4413      	add	r3, r2
 800b816:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b818:	683b      	ldr	r3, [r7, #0]
 800b81a:	781b      	ldrb	r3, [r3, #0]
 800b81c:	00da      	lsls	r2, r3, #3
 800b81e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b820:	4413      	add	r3, r2
 800b822:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b826:	637b      	str	r3, [r7, #52]	@ 0x34
 800b828:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b82a:	881b      	ldrh	r3, [r3, #0]
 800b82c:	b29b      	uxth	r3, r3
 800b82e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b832:	b29a      	uxth	r2, r3
 800b834:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b836:	801a      	strh	r2, [r3, #0]
 800b838:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d10a      	bne.n	800b856 <USB_EPStartXfer+0x560>
 800b840:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b842:	881b      	ldrh	r3, [r3, #0]
 800b844:	b29b      	uxth	r3, r3
 800b846:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b84a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b84e:	b29a      	uxth	r2, r3
 800b850:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b852:	801a      	strh	r2, [r3, #0]
 800b854:	e05b      	b.n	800b90e <USB_EPStartXfer+0x618>
 800b856:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b85a:	2b3e      	cmp	r3, #62	@ 0x3e
 800b85c:	d81c      	bhi.n	800b898 <USB_EPStartXfer+0x5a2>
 800b85e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b862:	085b      	lsrs	r3, r3, #1
 800b864:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b868:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b86c:	f003 0301 	and.w	r3, r3, #1
 800b870:	2b00      	cmp	r3, #0
 800b872:	d004      	beq.n	800b87e <USB_EPStartXfer+0x588>
 800b874:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b878:	3301      	adds	r3, #1
 800b87a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b87e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b880:	881b      	ldrh	r3, [r3, #0]
 800b882:	b29a      	uxth	r2, r3
 800b884:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b888:	b29b      	uxth	r3, r3
 800b88a:	029b      	lsls	r3, r3, #10
 800b88c:	b29b      	uxth	r3, r3
 800b88e:	4313      	orrs	r3, r2
 800b890:	b29a      	uxth	r2, r3
 800b892:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b894:	801a      	strh	r2, [r3, #0]
 800b896:	e03a      	b.n	800b90e <USB_EPStartXfer+0x618>
 800b898:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b89c:	095b      	lsrs	r3, r3, #5
 800b89e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b8a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b8a6:	f003 031f 	and.w	r3, r3, #31
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d104      	bne.n	800b8b8 <USB_EPStartXfer+0x5c2>
 800b8ae:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b8b2:	3b01      	subs	r3, #1
 800b8b4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b8b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b8ba:	881b      	ldrh	r3, [r3, #0]
 800b8bc:	b29a      	uxth	r2, r3
 800b8be:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b8c2:	b29b      	uxth	r3, r3
 800b8c4:	029b      	lsls	r3, r3, #10
 800b8c6:	b29b      	uxth	r3, r3
 800b8c8:	4313      	orrs	r3, r2
 800b8ca:	b29b      	uxth	r3, r3
 800b8cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b8d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b8d4:	b29a      	uxth	r2, r3
 800b8d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b8d8:	801a      	strh	r2, [r3, #0]
 800b8da:	e018      	b.n	800b90e <USB_EPStartXfer+0x618>
 800b8dc:	683b      	ldr	r3, [r7, #0]
 800b8de:	785b      	ldrb	r3, [r3, #1]
 800b8e0:	2b01      	cmp	r3, #1
 800b8e2:	d114      	bne.n	800b90e <USB_EPStartXfer+0x618>
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b8ea:	b29b      	uxth	r3, r3
 800b8ec:	461a      	mov	r2, r3
 800b8ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b8f0:	4413      	add	r3, r2
 800b8f2:	643b      	str	r3, [r7, #64]	@ 0x40
 800b8f4:	683b      	ldr	r3, [r7, #0]
 800b8f6:	781b      	ldrb	r3, [r3, #0]
 800b8f8:	00da      	lsls	r2, r3, #3
 800b8fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b8fc:	4413      	add	r3, r2
 800b8fe:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b902:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b904:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b908:	b29a      	uxth	r2, r3
 800b90a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b90c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800b90e:	683b      	ldr	r3, [r7, #0]
 800b910:	895b      	ldrh	r3, [r3, #10]
 800b912:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b916:	683b      	ldr	r3, [r7, #0]
 800b918:	6959      	ldr	r1, [r3, #20]
 800b91a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b91e:	b29b      	uxth	r3, r3
 800b920:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b924:	6878      	ldr	r0, [r7, #4]
 800b926:	f000 fab9 	bl	800be9c <USB_WritePMA>
 800b92a:	e193      	b.n	800bc54 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800b92c:	683b      	ldr	r3, [r7, #0]
 800b92e:	6a1b      	ldr	r3, [r3, #32]
 800b930:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800b934:	687a      	ldr	r2, [r7, #4]
 800b936:	683b      	ldr	r3, [r7, #0]
 800b938:	781b      	ldrb	r3, [r3, #0]
 800b93a:	009b      	lsls	r3, r3, #2
 800b93c:	4413      	add	r3, r2
 800b93e:	881b      	ldrh	r3, [r3, #0]
 800b940:	b29b      	uxth	r3, r3
 800b942:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800b946:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b94a:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800b94e:	687a      	ldr	r2, [r7, #4]
 800b950:	683b      	ldr	r3, [r7, #0]
 800b952:	781b      	ldrb	r3, [r3, #0]
 800b954:	009b      	lsls	r3, r3, #2
 800b956:	441a      	add	r2, r3
 800b958:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800b95c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b960:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b964:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b968:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b96c:	b29b      	uxth	r3, r3
 800b96e:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b97a:	b29b      	uxth	r3, r3
 800b97c:	461a      	mov	r2, r3
 800b97e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b980:	4413      	add	r3, r2
 800b982:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b984:	683b      	ldr	r3, [r7, #0]
 800b986:	781b      	ldrb	r3, [r3, #0]
 800b988:	00da      	lsls	r2, r3, #3
 800b98a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b98c:	4413      	add	r3, r2
 800b98e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b992:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b994:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b998:	b29a      	uxth	r2, r3
 800b99a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b99c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800b99e:	683b      	ldr	r3, [r7, #0]
 800b9a0:	891b      	ldrh	r3, [r3, #8]
 800b9a2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b9a6:	683b      	ldr	r3, [r7, #0]
 800b9a8:	6959      	ldr	r1, [r3, #20]
 800b9aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b9ae:	b29b      	uxth	r3, r3
 800b9b0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b9b4:	6878      	ldr	r0, [r7, #4]
 800b9b6:	f000 fa71 	bl	800be9c <USB_WritePMA>
 800b9ba:	e14b      	b.n	800bc54 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800b9bc:	683b      	ldr	r3, [r7, #0]
 800b9be:	6a1a      	ldr	r2, [r3, #32]
 800b9c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b9c4:	1ad2      	subs	r2, r2, r3
 800b9c6:	683b      	ldr	r3, [r7, #0]
 800b9c8:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800b9ca:	687a      	ldr	r2, [r7, #4]
 800b9cc:	683b      	ldr	r3, [r7, #0]
 800b9ce:	781b      	ldrb	r3, [r3, #0]
 800b9d0:	009b      	lsls	r3, r3, #2
 800b9d2:	4413      	add	r3, r2
 800b9d4:	881b      	ldrh	r3, [r3, #0]
 800b9d6:	b29b      	uxth	r3, r3
 800b9d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	f000 809a 	beq.w	800bb16 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	673b      	str	r3, [r7, #112]	@ 0x70
 800b9e6:	683b      	ldr	r3, [r7, #0]
 800b9e8:	785b      	ldrb	r3, [r3, #1]
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	d16b      	bne.n	800bac6 <USB_EPStartXfer+0x7d0>
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b9f8:	b29b      	uxth	r3, r3
 800b9fa:	461a      	mov	r2, r3
 800b9fc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b9fe:	4413      	add	r3, r2
 800ba00:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ba02:	683b      	ldr	r3, [r7, #0]
 800ba04:	781b      	ldrb	r3, [r3, #0]
 800ba06:	00da      	lsls	r2, r3, #3
 800ba08:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ba0a:	4413      	add	r3, r2
 800ba0c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ba10:	667b      	str	r3, [r7, #100]	@ 0x64
 800ba12:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ba14:	881b      	ldrh	r3, [r3, #0]
 800ba16:	b29b      	uxth	r3, r3
 800ba18:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ba1c:	b29a      	uxth	r2, r3
 800ba1e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ba20:	801a      	strh	r2, [r3, #0]
 800ba22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d10a      	bne.n	800ba40 <USB_EPStartXfer+0x74a>
 800ba2a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ba2c:	881b      	ldrh	r3, [r3, #0]
 800ba2e:	b29b      	uxth	r3, r3
 800ba30:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ba34:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ba38:	b29a      	uxth	r2, r3
 800ba3a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ba3c:	801a      	strh	r2, [r3, #0]
 800ba3e:	e05b      	b.n	800baf8 <USB_EPStartXfer+0x802>
 800ba40:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ba44:	2b3e      	cmp	r3, #62	@ 0x3e
 800ba46:	d81c      	bhi.n	800ba82 <USB_EPStartXfer+0x78c>
 800ba48:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ba4c:	085b      	lsrs	r3, r3, #1
 800ba4e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ba52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ba56:	f003 0301 	and.w	r3, r3, #1
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	d004      	beq.n	800ba68 <USB_EPStartXfer+0x772>
 800ba5e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ba62:	3301      	adds	r3, #1
 800ba64:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ba68:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ba6a:	881b      	ldrh	r3, [r3, #0]
 800ba6c:	b29a      	uxth	r2, r3
 800ba6e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ba72:	b29b      	uxth	r3, r3
 800ba74:	029b      	lsls	r3, r3, #10
 800ba76:	b29b      	uxth	r3, r3
 800ba78:	4313      	orrs	r3, r2
 800ba7a:	b29a      	uxth	r2, r3
 800ba7c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ba7e:	801a      	strh	r2, [r3, #0]
 800ba80:	e03a      	b.n	800baf8 <USB_EPStartXfer+0x802>
 800ba82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ba86:	095b      	lsrs	r3, r3, #5
 800ba88:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ba8c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ba90:	f003 031f 	and.w	r3, r3, #31
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d104      	bne.n	800baa2 <USB_EPStartXfer+0x7ac>
 800ba98:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ba9c:	3b01      	subs	r3, #1
 800ba9e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800baa2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800baa4:	881b      	ldrh	r3, [r3, #0]
 800baa6:	b29a      	uxth	r2, r3
 800baa8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800baac:	b29b      	uxth	r3, r3
 800baae:	029b      	lsls	r3, r3, #10
 800bab0:	b29b      	uxth	r3, r3
 800bab2:	4313      	orrs	r3, r2
 800bab4:	b29b      	uxth	r3, r3
 800bab6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800baba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800babe:	b29a      	uxth	r2, r3
 800bac0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bac2:	801a      	strh	r2, [r3, #0]
 800bac4:	e018      	b.n	800baf8 <USB_EPStartXfer+0x802>
 800bac6:	683b      	ldr	r3, [r7, #0]
 800bac8:	785b      	ldrb	r3, [r3, #1]
 800baca:	2b01      	cmp	r3, #1
 800bacc:	d114      	bne.n	800baf8 <USB_EPStartXfer+0x802>
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bad4:	b29b      	uxth	r3, r3
 800bad6:	461a      	mov	r2, r3
 800bad8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bada:	4413      	add	r3, r2
 800badc:	673b      	str	r3, [r7, #112]	@ 0x70
 800bade:	683b      	ldr	r3, [r7, #0]
 800bae0:	781b      	ldrb	r3, [r3, #0]
 800bae2:	00da      	lsls	r2, r3, #3
 800bae4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bae6:	4413      	add	r3, r2
 800bae8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800baec:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800baee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800baf2:	b29a      	uxth	r2, r3
 800baf4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800baf6:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800baf8:	683b      	ldr	r3, [r7, #0]
 800bafa:	895b      	ldrh	r3, [r3, #10]
 800bafc:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bb00:	683b      	ldr	r3, [r7, #0]
 800bb02:	6959      	ldr	r1, [r3, #20]
 800bb04:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb08:	b29b      	uxth	r3, r3
 800bb0a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800bb0e:	6878      	ldr	r0, [r7, #4]
 800bb10:	f000 f9c4 	bl	800be9c <USB_WritePMA>
 800bb14:	e09e      	b.n	800bc54 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800bb16:	683b      	ldr	r3, [r7, #0]
 800bb18:	785b      	ldrb	r3, [r3, #1]
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d16b      	bne.n	800bbf6 <USB_EPStartXfer+0x900>
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bb28:	b29b      	uxth	r3, r3
 800bb2a:	461a      	mov	r2, r3
 800bb2c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800bb2e:	4413      	add	r3, r2
 800bb30:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800bb32:	683b      	ldr	r3, [r7, #0]
 800bb34:	781b      	ldrb	r3, [r3, #0]
 800bb36:	00da      	lsls	r2, r3, #3
 800bb38:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800bb3a:	4413      	add	r3, r2
 800bb3c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bb40:	67bb      	str	r3, [r7, #120]	@ 0x78
 800bb42:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bb44:	881b      	ldrh	r3, [r3, #0]
 800bb46:	b29b      	uxth	r3, r3
 800bb48:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bb4c:	b29a      	uxth	r2, r3
 800bb4e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bb50:	801a      	strh	r2, [r3, #0]
 800bb52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	d10a      	bne.n	800bb70 <USB_EPStartXfer+0x87a>
 800bb5a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bb5c:	881b      	ldrh	r3, [r3, #0]
 800bb5e:	b29b      	uxth	r3, r3
 800bb60:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bb64:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bb68:	b29a      	uxth	r2, r3
 800bb6a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bb6c:	801a      	strh	r2, [r3, #0]
 800bb6e:	e063      	b.n	800bc38 <USB_EPStartXfer+0x942>
 800bb70:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb74:	2b3e      	cmp	r3, #62	@ 0x3e
 800bb76:	d81c      	bhi.n	800bbb2 <USB_EPStartXfer+0x8bc>
 800bb78:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb7c:	085b      	lsrs	r3, r3, #1
 800bb7e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bb82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb86:	f003 0301 	and.w	r3, r3, #1
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d004      	beq.n	800bb98 <USB_EPStartXfer+0x8a2>
 800bb8e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bb92:	3301      	adds	r3, #1
 800bb94:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bb98:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bb9a:	881b      	ldrh	r3, [r3, #0]
 800bb9c:	b29a      	uxth	r2, r3
 800bb9e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bba2:	b29b      	uxth	r3, r3
 800bba4:	029b      	lsls	r3, r3, #10
 800bba6:	b29b      	uxth	r3, r3
 800bba8:	4313      	orrs	r3, r2
 800bbaa:	b29a      	uxth	r2, r3
 800bbac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bbae:	801a      	strh	r2, [r3, #0]
 800bbb0:	e042      	b.n	800bc38 <USB_EPStartXfer+0x942>
 800bbb2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bbb6:	095b      	lsrs	r3, r3, #5
 800bbb8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bbbc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bbc0:	f003 031f 	and.w	r3, r3, #31
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d104      	bne.n	800bbd2 <USB_EPStartXfer+0x8dc>
 800bbc8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bbcc:	3b01      	subs	r3, #1
 800bbce:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bbd2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bbd4:	881b      	ldrh	r3, [r3, #0]
 800bbd6:	b29a      	uxth	r2, r3
 800bbd8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bbdc:	b29b      	uxth	r3, r3
 800bbde:	029b      	lsls	r3, r3, #10
 800bbe0:	b29b      	uxth	r3, r3
 800bbe2:	4313      	orrs	r3, r2
 800bbe4:	b29b      	uxth	r3, r3
 800bbe6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bbea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bbee:	b29a      	uxth	r2, r3
 800bbf0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bbf2:	801a      	strh	r2, [r3, #0]
 800bbf4:	e020      	b.n	800bc38 <USB_EPStartXfer+0x942>
 800bbf6:	683b      	ldr	r3, [r7, #0]
 800bbf8:	785b      	ldrb	r3, [r3, #1]
 800bbfa:	2b01      	cmp	r3, #1
 800bbfc:	d11c      	bne.n	800bc38 <USB_EPStartXfer+0x942>
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bc0a:	b29b      	uxth	r3, r3
 800bc0c:	461a      	mov	r2, r3
 800bc0e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bc12:	4413      	add	r3, r2
 800bc14:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800bc18:	683b      	ldr	r3, [r7, #0]
 800bc1a:	781b      	ldrb	r3, [r3, #0]
 800bc1c:	00da      	lsls	r2, r3, #3
 800bc1e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bc22:	4413      	add	r3, r2
 800bc24:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bc28:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800bc2c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc30:	b29a      	uxth	r2, r3
 800bc32:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800bc36:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800bc38:	683b      	ldr	r3, [r7, #0]
 800bc3a:	891b      	ldrh	r3, [r3, #8]
 800bc3c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bc40:	683b      	ldr	r3, [r7, #0]
 800bc42:	6959      	ldr	r1, [r3, #20]
 800bc44:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc48:	b29b      	uxth	r3, r3
 800bc4a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800bc4e:	6878      	ldr	r0, [r7, #4]
 800bc50:	f000 f924 	bl	800be9c <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800bc54:	687a      	ldr	r2, [r7, #4]
 800bc56:	683b      	ldr	r3, [r7, #0]
 800bc58:	781b      	ldrb	r3, [r3, #0]
 800bc5a:	009b      	lsls	r3, r3, #2
 800bc5c:	4413      	add	r3, r2
 800bc5e:	881b      	ldrh	r3, [r3, #0]
 800bc60:	b29b      	uxth	r3, r3
 800bc62:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bc66:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bc6a:	817b      	strh	r3, [r7, #10]
 800bc6c:	897b      	ldrh	r3, [r7, #10]
 800bc6e:	f083 0310 	eor.w	r3, r3, #16
 800bc72:	817b      	strh	r3, [r7, #10]
 800bc74:	897b      	ldrh	r3, [r7, #10]
 800bc76:	f083 0320 	eor.w	r3, r3, #32
 800bc7a:	817b      	strh	r3, [r7, #10]
 800bc7c:	687a      	ldr	r2, [r7, #4]
 800bc7e:	683b      	ldr	r3, [r7, #0]
 800bc80:	781b      	ldrb	r3, [r3, #0]
 800bc82:	009b      	lsls	r3, r3, #2
 800bc84:	441a      	add	r2, r3
 800bc86:	897b      	ldrh	r3, [r7, #10]
 800bc88:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bc8c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bc90:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bc94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bc98:	b29b      	uxth	r3, r3
 800bc9a:	8013      	strh	r3, [r2, #0]
 800bc9c:	e0d5      	b.n	800be4a <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800bc9e:	683b      	ldr	r3, [r7, #0]
 800bca0:	7b1b      	ldrb	r3, [r3, #12]
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d156      	bne.n	800bd54 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800bca6:	683b      	ldr	r3, [r7, #0]
 800bca8:	699b      	ldr	r3, [r3, #24]
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d122      	bne.n	800bcf4 <USB_EPStartXfer+0x9fe>
 800bcae:	683b      	ldr	r3, [r7, #0]
 800bcb0:	78db      	ldrb	r3, [r3, #3]
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d11e      	bne.n	800bcf4 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800bcb6:	687a      	ldr	r2, [r7, #4]
 800bcb8:	683b      	ldr	r3, [r7, #0]
 800bcba:	781b      	ldrb	r3, [r3, #0]
 800bcbc:	009b      	lsls	r3, r3, #2
 800bcbe:	4413      	add	r3, r2
 800bcc0:	881b      	ldrh	r3, [r3, #0]
 800bcc2:	b29b      	uxth	r3, r3
 800bcc4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bcc8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bccc:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800bcd0:	687a      	ldr	r2, [r7, #4]
 800bcd2:	683b      	ldr	r3, [r7, #0]
 800bcd4:	781b      	ldrb	r3, [r3, #0]
 800bcd6:	009b      	lsls	r3, r3, #2
 800bcd8:	441a      	add	r2, r3
 800bcda:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800bcde:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bce2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bce6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800bcea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bcee:	b29b      	uxth	r3, r3
 800bcf0:	8013      	strh	r3, [r2, #0]
 800bcf2:	e01d      	b.n	800bd30 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800bcf4:	687a      	ldr	r2, [r7, #4]
 800bcf6:	683b      	ldr	r3, [r7, #0]
 800bcf8:	781b      	ldrb	r3, [r3, #0]
 800bcfa:	009b      	lsls	r3, r3, #2
 800bcfc:	4413      	add	r3, r2
 800bcfe:	881b      	ldrh	r3, [r3, #0]
 800bd00:	b29b      	uxth	r3, r3
 800bd02:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800bd06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bd0a:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800bd0e:	687a      	ldr	r2, [r7, #4]
 800bd10:	683b      	ldr	r3, [r7, #0]
 800bd12:	781b      	ldrb	r3, [r3, #0]
 800bd14:	009b      	lsls	r3, r3, #2
 800bd16:	441a      	add	r2, r3
 800bd18:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800bd1c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bd20:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bd24:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bd28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bd2c:	b29b      	uxth	r3, r3
 800bd2e:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800bd30:	683b      	ldr	r3, [r7, #0]
 800bd32:	699a      	ldr	r2, [r3, #24]
 800bd34:	683b      	ldr	r3, [r7, #0]
 800bd36:	691b      	ldr	r3, [r3, #16]
 800bd38:	429a      	cmp	r2, r3
 800bd3a:	d907      	bls.n	800bd4c <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800bd3c:	683b      	ldr	r3, [r7, #0]
 800bd3e:	699a      	ldr	r2, [r3, #24]
 800bd40:	683b      	ldr	r3, [r7, #0]
 800bd42:	691b      	ldr	r3, [r3, #16]
 800bd44:	1ad2      	subs	r2, r2, r3
 800bd46:	683b      	ldr	r3, [r7, #0]
 800bd48:	619a      	str	r2, [r3, #24]
 800bd4a:	e054      	b.n	800bdf6 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800bd4c:	683b      	ldr	r3, [r7, #0]
 800bd4e:	2200      	movs	r2, #0
 800bd50:	619a      	str	r2, [r3, #24]
 800bd52:	e050      	b.n	800bdf6 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800bd54:	683b      	ldr	r3, [r7, #0]
 800bd56:	78db      	ldrb	r3, [r3, #3]
 800bd58:	2b02      	cmp	r3, #2
 800bd5a:	d142      	bne.n	800bde2 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800bd5c:	683b      	ldr	r3, [r7, #0]
 800bd5e:	69db      	ldr	r3, [r3, #28]
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	d048      	beq.n	800bdf6 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800bd64:	687a      	ldr	r2, [r7, #4]
 800bd66:	683b      	ldr	r3, [r7, #0]
 800bd68:	781b      	ldrb	r3, [r3, #0]
 800bd6a:	009b      	lsls	r3, r3, #2
 800bd6c:	4413      	add	r3, r2
 800bd6e:	881b      	ldrh	r3, [r3, #0]
 800bd70:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800bd74:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800bd78:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	d005      	beq.n	800bd8c <USB_EPStartXfer+0xa96>
 800bd80:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800bd84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	d10b      	bne.n	800bda4 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800bd8c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800bd90:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800bd94:	2b00      	cmp	r3, #0
 800bd96:	d12e      	bne.n	800bdf6 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800bd98:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800bd9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	d128      	bne.n	800bdf6 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800bda4:	687a      	ldr	r2, [r7, #4]
 800bda6:	683b      	ldr	r3, [r7, #0]
 800bda8:	781b      	ldrb	r3, [r3, #0]
 800bdaa:	009b      	lsls	r3, r3, #2
 800bdac:	4413      	add	r3, r2
 800bdae:	881b      	ldrh	r3, [r3, #0]
 800bdb0:	b29b      	uxth	r3, r3
 800bdb2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bdb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bdba:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800bdbe:	687a      	ldr	r2, [r7, #4]
 800bdc0:	683b      	ldr	r3, [r7, #0]
 800bdc2:	781b      	ldrb	r3, [r3, #0]
 800bdc4:	009b      	lsls	r3, r3, #2
 800bdc6:	441a      	add	r2, r3
 800bdc8:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800bdcc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bdd0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bdd4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bdd8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800bddc:	b29b      	uxth	r3, r3
 800bdde:	8013      	strh	r3, [r2, #0]
 800bde0:	e009      	b.n	800bdf6 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800bde2:	683b      	ldr	r3, [r7, #0]
 800bde4:	78db      	ldrb	r3, [r3, #3]
 800bde6:	2b01      	cmp	r3, #1
 800bde8:	d103      	bne.n	800bdf2 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800bdea:	683b      	ldr	r3, [r7, #0]
 800bdec:	2200      	movs	r2, #0
 800bdee:	619a      	str	r2, [r3, #24]
 800bdf0:	e001      	b.n	800bdf6 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800bdf2:	2301      	movs	r3, #1
 800bdf4:	e02a      	b.n	800be4c <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800bdf6:	687a      	ldr	r2, [r7, #4]
 800bdf8:	683b      	ldr	r3, [r7, #0]
 800bdfa:	781b      	ldrb	r3, [r3, #0]
 800bdfc:	009b      	lsls	r3, r3, #2
 800bdfe:	4413      	add	r3, r2
 800be00:	881b      	ldrh	r3, [r3, #0]
 800be02:	b29b      	uxth	r3, r3
 800be04:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800be08:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800be0c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800be10:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800be14:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800be18:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800be1c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800be20:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800be24:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800be28:	687a      	ldr	r2, [r7, #4]
 800be2a:	683b      	ldr	r3, [r7, #0]
 800be2c:	781b      	ldrb	r3, [r3, #0]
 800be2e:	009b      	lsls	r3, r3, #2
 800be30:	441a      	add	r2, r3
 800be32:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800be36:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800be3a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800be3e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800be42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800be46:	b29b      	uxth	r3, r3
 800be48:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800be4a:	2300      	movs	r3, #0
}
 800be4c:	4618      	mov	r0, r3
 800be4e:	37b0      	adds	r7, #176	@ 0xb0
 800be50:	46bd      	mov	sp, r7
 800be52:	bd80      	pop	{r7, pc}

0800be54 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800be54:	b480      	push	{r7}
 800be56:	b083      	sub	sp, #12
 800be58:	af00      	add	r7, sp, #0
 800be5a:	6078      	str	r0, [r7, #4]
 800be5c:	460b      	mov	r3, r1
 800be5e:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800be60:	78fb      	ldrb	r3, [r7, #3]
 800be62:	2b00      	cmp	r3, #0
 800be64:	d103      	bne.n	800be6e <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	2280      	movs	r2, #128	@ 0x80
 800be6a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800be6e:	2300      	movs	r3, #0
}
 800be70:	4618      	mov	r0, r3
 800be72:	370c      	adds	r7, #12
 800be74:	46bd      	mov	sp, r7
 800be76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be7a:	4770      	bx	lr

0800be7c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800be7c:	b480      	push	{r7}
 800be7e:	b085      	sub	sp, #20
 800be80:	af00      	add	r7, sp, #0
 800be82:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800be8a:	b29b      	uxth	r3, r3
 800be8c:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800be8e:	68fb      	ldr	r3, [r7, #12]
}
 800be90:	4618      	mov	r0, r3
 800be92:	3714      	adds	r7, #20
 800be94:	46bd      	mov	sp, r7
 800be96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be9a:	4770      	bx	lr

0800be9c <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800be9c:	b480      	push	{r7}
 800be9e:	b08b      	sub	sp, #44	@ 0x2c
 800bea0:	af00      	add	r7, sp, #0
 800bea2:	60f8      	str	r0, [r7, #12]
 800bea4:	60b9      	str	r1, [r7, #8]
 800bea6:	4611      	mov	r1, r2
 800bea8:	461a      	mov	r2, r3
 800beaa:	460b      	mov	r3, r1
 800beac:	80fb      	strh	r3, [r7, #6]
 800beae:	4613      	mov	r3, r2
 800beb0:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800beb2:	88bb      	ldrh	r3, [r7, #4]
 800beb4:	3301      	adds	r3, #1
 800beb6:	085b      	lsrs	r3, r3, #1
 800beb8:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800beba:	68fb      	ldr	r3, [r7, #12]
 800bebc:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800bebe:	68bb      	ldr	r3, [r7, #8]
 800bec0:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800bec2:	88fa      	ldrh	r2, [r7, #6]
 800bec4:	697b      	ldr	r3, [r7, #20]
 800bec6:	4413      	add	r3, r2
 800bec8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800becc:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800bece:	69bb      	ldr	r3, [r7, #24]
 800bed0:	627b      	str	r3, [r7, #36]	@ 0x24
 800bed2:	e01b      	b.n	800bf0c <USB_WritePMA+0x70>
  {
    WrVal = pBuf[0];
 800bed4:	69fb      	ldr	r3, [r7, #28]
 800bed6:	781b      	ldrb	r3, [r3, #0]
 800bed8:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800beda:	69fb      	ldr	r3, [r7, #28]
 800bedc:	3301      	adds	r3, #1
 800bede:	781b      	ldrb	r3, [r3, #0]
 800bee0:	021b      	lsls	r3, r3, #8
 800bee2:	b21a      	sxth	r2, r3
 800bee4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800bee8:	4313      	orrs	r3, r2
 800beea:	b21b      	sxth	r3, r3
 800beec:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800beee:	6a3b      	ldr	r3, [r7, #32]
 800bef0:	8a7a      	ldrh	r2, [r7, #18]
 800bef2:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800bef4:	6a3b      	ldr	r3, [r7, #32]
 800bef6:	3302      	adds	r3, #2
 800bef8:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800befa:	69fb      	ldr	r3, [r7, #28]
 800befc:	3301      	adds	r3, #1
 800befe:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800bf00:	69fb      	ldr	r3, [r7, #28]
 800bf02:	3301      	adds	r3, #1
 800bf04:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800bf06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf08:	3b01      	subs	r3, #1
 800bf0a:	627b      	str	r3, [r7, #36]	@ 0x24
 800bf0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d1e0      	bne.n	800bed4 <USB_WritePMA+0x38>
  }
}
 800bf12:	bf00      	nop
 800bf14:	bf00      	nop
 800bf16:	372c      	adds	r7, #44	@ 0x2c
 800bf18:	46bd      	mov	sp, r7
 800bf1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf1e:	4770      	bx	lr

0800bf20 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800bf20:	b480      	push	{r7}
 800bf22:	b08b      	sub	sp, #44	@ 0x2c
 800bf24:	af00      	add	r7, sp, #0
 800bf26:	60f8      	str	r0, [r7, #12]
 800bf28:	60b9      	str	r1, [r7, #8]
 800bf2a:	4611      	mov	r1, r2
 800bf2c:	461a      	mov	r2, r3
 800bf2e:	460b      	mov	r3, r1
 800bf30:	80fb      	strh	r3, [r7, #6]
 800bf32:	4613      	mov	r3, r2
 800bf34:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800bf36:	88bb      	ldrh	r3, [r7, #4]
 800bf38:	085b      	lsrs	r3, r3, #1
 800bf3a:	b29b      	uxth	r3, r3
 800bf3c:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800bf3e:	68fb      	ldr	r3, [r7, #12]
 800bf40:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800bf42:	68bb      	ldr	r3, [r7, #8]
 800bf44:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800bf46:	88fa      	ldrh	r2, [r7, #6]
 800bf48:	697b      	ldr	r3, [r7, #20]
 800bf4a:	4413      	add	r3, r2
 800bf4c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800bf50:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800bf52:	69bb      	ldr	r3, [r7, #24]
 800bf54:	627b      	str	r3, [r7, #36]	@ 0x24
 800bf56:	e018      	b.n	800bf8a <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800bf58:	6a3b      	ldr	r3, [r7, #32]
 800bf5a:	881b      	ldrh	r3, [r3, #0]
 800bf5c:	b29b      	uxth	r3, r3
 800bf5e:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800bf60:	6a3b      	ldr	r3, [r7, #32]
 800bf62:	3302      	adds	r3, #2
 800bf64:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800bf66:	693b      	ldr	r3, [r7, #16]
 800bf68:	b2da      	uxtb	r2, r3
 800bf6a:	69fb      	ldr	r3, [r7, #28]
 800bf6c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800bf6e:	69fb      	ldr	r3, [r7, #28]
 800bf70:	3301      	adds	r3, #1
 800bf72:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800bf74:	693b      	ldr	r3, [r7, #16]
 800bf76:	0a1b      	lsrs	r3, r3, #8
 800bf78:	b2da      	uxtb	r2, r3
 800bf7a:	69fb      	ldr	r3, [r7, #28]
 800bf7c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800bf7e:	69fb      	ldr	r3, [r7, #28]
 800bf80:	3301      	adds	r3, #1
 800bf82:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800bf84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf86:	3b01      	subs	r3, #1
 800bf88:	627b      	str	r3, [r7, #36]	@ 0x24
 800bf8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d1e3      	bne.n	800bf58 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800bf90:	88bb      	ldrh	r3, [r7, #4]
 800bf92:	f003 0301 	and.w	r3, r3, #1
 800bf96:	b29b      	uxth	r3, r3
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	d007      	beq.n	800bfac <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800bf9c:	6a3b      	ldr	r3, [r7, #32]
 800bf9e:	881b      	ldrh	r3, [r3, #0]
 800bfa0:	b29b      	uxth	r3, r3
 800bfa2:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800bfa4:	693b      	ldr	r3, [r7, #16]
 800bfa6:	b2da      	uxtb	r2, r3
 800bfa8:	69fb      	ldr	r3, [r7, #28]
 800bfaa:	701a      	strb	r2, [r3, #0]
  }
}
 800bfac:	bf00      	nop
 800bfae:	372c      	adds	r7, #44	@ 0x2c
 800bfb0:	46bd      	mov	sp, r7
 800bfb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfb6:	4770      	bx	lr

0800bfb8 <__NVIC_SetPriority>:
{
 800bfb8:	b480      	push	{r7}
 800bfba:	b083      	sub	sp, #12
 800bfbc:	af00      	add	r7, sp, #0
 800bfbe:	4603      	mov	r3, r0
 800bfc0:	6039      	str	r1, [r7, #0]
 800bfc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800bfc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	db0a      	blt.n	800bfe2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800bfcc:	683b      	ldr	r3, [r7, #0]
 800bfce:	b2da      	uxtb	r2, r3
 800bfd0:	490c      	ldr	r1, [pc, #48]	@ (800c004 <__NVIC_SetPriority+0x4c>)
 800bfd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bfd6:	0112      	lsls	r2, r2, #4
 800bfd8:	b2d2      	uxtb	r2, r2
 800bfda:	440b      	add	r3, r1
 800bfdc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800bfe0:	e00a      	b.n	800bff8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800bfe2:	683b      	ldr	r3, [r7, #0]
 800bfe4:	b2da      	uxtb	r2, r3
 800bfe6:	4908      	ldr	r1, [pc, #32]	@ (800c008 <__NVIC_SetPriority+0x50>)
 800bfe8:	79fb      	ldrb	r3, [r7, #7]
 800bfea:	f003 030f 	and.w	r3, r3, #15
 800bfee:	3b04      	subs	r3, #4
 800bff0:	0112      	lsls	r2, r2, #4
 800bff2:	b2d2      	uxtb	r2, r2
 800bff4:	440b      	add	r3, r1
 800bff6:	761a      	strb	r2, [r3, #24]
}
 800bff8:	bf00      	nop
 800bffa:	370c      	adds	r7, #12
 800bffc:	46bd      	mov	sp, r7
 800bffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c002:	4770      	bx	lr
 800c004:	e000e100 	.word	0xe000e100
 800c008:	e000ed00 	.word	0xe000ed00

0800c00c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800c00c:	b580      	push	{r7, lr}
 800c00e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800c010:	4b05      	ldr	r3, [pc, #20]	@ (800c028 <SysTick_Handler+0x1c>)
 800c012:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800c014:	f001 fd46 	bl	800daa4 <xTaskGetSchedulerState>
 800c018:	4603      	mov	r3, r0
 800c01a:	2b01      	cmp	r3, #1
 800c01c:	d001      	beq.n	800c022 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800c01e:	f002 fb3b 	bl	800e698 <xPortSysTickHandler>
  }
}
 800c022:	bf00      	nop
 800c024:	bd80      	pop	{r7, pc}
 800c026:	bf00      	nop
 800c028:	e000e010 	.word	0xe000e010

0800c02c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800c02c:	b580      	push	{r7, lr}
 800c02e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800c030:	2100      	movs	r1, #0
 800c032:	f06f 0004 	mvn.w	r0, #4
 800c036:	f7ff ffbf 	bl	800bfb8 <__NVIC_SetPriority>
#endif
}
 800c03a:	bf00      	nop
 800c03c:	bd80      	pop	{r7, pc}
	...

0800c040 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800c040:	b480      	push	{r7}
 800c042:	b083      	sub	sp, #12
 800c044:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c046:	f3ef 8305 	mrs	r3, IPSR
 800c04a:	603b      	str	r3, [r7, #0]
  return(result);
 800c04c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d003      	beq.n	800c05a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800c052:	f06f 0305 	mvn.w	r3, #5
 800c056:	607b      	str	r3, [r7, #4]
 800c058:	e00c      	b.n	800c074 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800c05a:	4b0a      	ldr	r3, [pc, #40]	@ (800c084 <osKernelInitialize+0x44>)
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	2b00      	cmp	r3, #0
 800c060:	d105      	bne.n	800c06e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800c062:	4b08      	ldr	r3, [pc, #32]	@ (800c084 <osKernelInitialize+0x44>)
 800c064:	2201      	movs	r2, #1
 800c066:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800c068:	2300      	movs	r3, #0
 800c06a:	607b      	str	r3, [r7, #4]
 800c06c:	e002      	b.n	800c074 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800c06e:	f04f 33ff 	mov.w	r3, #4294967295
 800c072:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c074:	687b      	ldr	r3, [r7, #4]
}
 800c076:	4618      	mov	r0, r3
 800c078:	370c      	adds	r7, #12
 800c07a:	46bd      	mov	sp, r7
 800c07c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c080:	4770      	bx	lr
 800c082:	bf00      	nop
 800c084:	200006b0 	.word	0x200006b0

0800c088 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800c088:	b580      	push	{r7, lr}
 800c08a:	b082      	sub	sp, #8
 800c08c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c08e:	f3ef 8305 	mrs	r3, IPSR
 800c092:	603b      	str	r3, [r7, #0]
  return(result);
 800c094:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c096:	2b00      	cmp	r3, #0
 800c098:	d003      	beq.n	800c0a2 <osKernelStart+0x1a>
    stat = osErrorISR;
 800c09a:	f06f 0305 	mvn.w	r3, #5
 800c09e:	607b      	str	r3, [r7, #4]
 800c0a0:	e010      	b.n	800c0c4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800c0a2:	4b0b      	ldr	r3, [pc, #44]	@ (800c0d0 <osKernelStart+0x48>)
 800c0a4:	681b      	ldr	r3, [r3, #0]
 800c0a6:	2b01      	cmp	r3, #1
 800c0a8:	d109      	bne.n	800c0be <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800c0aa:	f7ff ffbf 	bl	800c02c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800c0ae:	4b08      	ldr	r3, [pc, #32]	@ (800c0d0 <osKernelStart+0x48>)
 800c0b0:	2202      	movs	r2, #2
 800c0b2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800c0b4:	f001 f892 	bl	800d1dc <vTaskStartScheduler>
      stat = osOK;
 800c0b8:	2300      	movs	r3, #0
 800c0ba:	607b      	str	r3, [r7, #4]
 800c0bc:	e002      	b.n	800c0c4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800c0be:	f04f 33ff 	mov.w	r3, #4294967295
 800c0c2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c0c4:	687b      	ldr	r3, [r7, #4]
}
 800c0c6:	4618      	mov	r0, r3
 800c0c8:	3708      	adds	r7, #8
 800c0ca:	46bd      	mov	sp, r7
 800c0cc:	bd80      	pop	{r7, pc}
 800c0ce:	bf00      	nop
 800c0d0:	200006b0 	.word	0x200006b0

0800c0d4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800c0d4:	b580      	push	{r7, lr}
 800c0d6:	b08e      	sub	sp, #56	@ 0x38
 800c0d8:	af04      	add	r7, sp, #16
 800c0da:	60f8      	str	r0, [r7, #12]
 800c0dc:	60b9      	str	r1, [r7, #8]
 800c0de:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800c0e0:	2300      	movs	r3, #0
 800c0e2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c0e4:	f3ef 8305 	mrs	r3, IPSR
 800c0e8:	617b      	str	r3, [r7, #20]
  return(result);
 800c0ea:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	d17e      	bne.n	800c1ee <osThreadNew+0x11a>
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	2b00      	cmp	r3, #0
 800c0f4:	d07b      	beq.n	800c1ee <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800c0f6:	2380      	movs	r3, #128	@ 0x80
 800c0f8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800c0fa:	2318      	movs	r3, #24
 800c0fc:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800c0fe:	2300      	movs	r3, #0
 800c100:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800c102:	f04f 33ff 	mov.w	r3, #4294967295
 800c106:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d045      	beq.n	800c19a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	2b00      	cmp	r3, #0
 800c114:	d002      	beq.n	800c11c <osThreadNew+0x48>
        name = attr->name;
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	699b      	ldr	r3, [r3, #24]
 800c120:	2b00      	cmp	r3, #0
 800c122:	d002      	beq.n	800c12a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	699b      	ldr	r3, [r3, #24]
 800c128:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800c12a:	69fb      	ldr	r3, [r7, #28]
 800c12c:	2b00      	cmp	r3, #0
 800c12e:	d008      	beq.n	800c142 <osThreadNew+0x6e>
 800c130:	69fb      	ldr	r3, [r7, #28]
 800c132:	2b38      	cmp	r3, #56	@ 0x38
 800c134:	d805      	bhi.n	800c142 <osThreadNew+0x6e>
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	685b      	ldr	r3, [r3, #4]
 800c13a:	f003 0301 	and.w	r3, r3, #1
 800c13e:	2b00      	cmp	r3, #0
 800c140:	d001      	beq.n	800c146 <osThreadNew+0x72>
        return (NULL);
 800c142:	2300      	movs	r3, #0
 800c144:	e054      	b.n	800c1f0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	695b      	ldr	r3, [r3, #20]
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d003      	beq.n	800c156 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	695b      	ldr	r3, [r3, #20]
 800c152:	089b      	lsrs	r3, r3, #2
 800c154:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	689b      	ldr	r3, [r3, #8]
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d00e      	beq.n	800c17c <osThreadNew+0xa8>
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	68db      	ldr	r3, [r3, #12]
 800c162:	2ba7      	cmp	r3, #167	@ 0xa7
 800c164:	d90a      	bls.n	800c17c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d006      	beq.n	800c17c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	695b      	ldr	r3, [r3, #20]
 800c172:	2b00      	cmp	r3, #0
 800c174:	d002      	beq.n	800c17c <osThreadNew+0xa8>
        mem = 1;
 800c176:	2301      	movs	r3, #1
 800c178:	61bb      	str	r3, [r7, #24]
 800c17a:	e010      	b.n	800c19e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	689b      	ldr	r3, [r3, #8]
 800c180:	2b00      	cmp	r3, #0
 800c182:	d10c      	bne.n	800c19e <osThreadNew+0xca>
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	68db      	ldr	r3, [r3, #12]
 800c188:	2b00      	cmp	r3, #0
 800c18a:	d108      	bne.n	800c19e <osThreadNew+0xca>
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	691b      	ldr	r3, [r3, #16]
 800c190:	2b00      	cmp	r3, #0
 800c192:	d104      	bne.n	800c19e <osThreadNew+0xca>
          mem = 0;
 800c194:	2300      	movs	r3, #0
 800c196:	61bb      	str	r3, [r7, #24]
 800c198:	e001      	b.n	800c19e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800c19a:	2300      	movs	r3, #0
 800c19c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800c19e:	69bb      	ldr	r3, [r7, #24]
 800c1a0:	2b01      	cmp	r3, #1
 800c1a2:	d110      	bne.n	800c1c6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800c1a8:	687a      	ldr	r2, [r7, #4]
 800c1aa:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c1ac:	9202      	str	r2, [sp, #8]
 800c1ae:	9301      	str	r3, [sp, #4]
 800c1b0:	69fb      	ldr	r3, [r7, #28]
 800c1b2:	9300      	str	r3, [sp, #0]
 800c1b4:	68bb      	ldr	r3, [r7, #8]
 800c1b6:	6a3a      	ldr	r2, [r7, #32]
 800c1b8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c1ba:	68f8      	ldr	r0, [r7, #12]
 800c1bc:	f000 fe1a 	bl	800cdf4 <xTaskCreateStatic>
 800c1c0:	4603      	mov	r3, r0
 800c1c2:	613b      	str	r3, [r7, #16]
 800c1c4:	e013      	b.n	800c1ee <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800c1c6:	69bb      	ldr	r3, [r7, #24]
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d110      	bne.n	800c1ee <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800c1cc:	6a3b      	ldr	r3, [r7, #32]
 800c1ce:	b29a      	uxth	r2, r3
 800c1d0:	f107 0310 	add.w	r3, r7, #16
 800c1d4:	9301      	str	r3, [sp, #4]
 800c1d6:	69fb      	ldr	r3, [r7, #28]
 800c1d8:	9300      	str	r3, [sp, #0]
 800c1da:	68bb      	ldr	r3, [r7, #8]
 800c1dc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c1de:	68f8      	ldr	r0, [r7, #12]
 800c1e0:	f000 fe68 	bl	800ceb4 <xTaskCreate>
 800c1e4:	4603      	mov	r3, r0
 800c1e6:	2b01      	cmp	r3, #1
 800c1e8:	d001      	beq.n	800c1ee <osThreadNew+0x11a>
            hTask = NULL;
 800c1ea:	2300      	movs	r3, #0
 800c1ec:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800c1ee:	693b      	ldr	r3, [r7, #16]
}
 800c1f0:	4618      	mov	r0, r3
 800c1f2:	3728      	adds	r7, #40	@ 0x28
 800c1f4:	46bd      	mov	sp, r7
 800c1f6:	bd80      	pop	{r7, pc}

0800c1f8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800c1f8:	b580      	push	{r7, lr}
 800c1fa:	b084      	sub	sp, #16
 800c1fc:	af00      	add	r7, sp, #0
 800c1fe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c200:	f3ef 8305 	mrs	r3, IPSR
 800c204:	60bb      	str	r3, [r7, #8]
  return(result);
 800c206:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d003      	beq.n	800c214 <osDelay+0x1c>
    stat = osErrorISR;
 800c20c:	f06f 0305 	mvn.w	r3, #5
 800c210:	60fb      	str	r3, [r7, #12]
 800c212:	e007      	b.n	800c224 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800c214:	2300      	movs	r3, #0
 800c216:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	2b00      	cmp	r3, #0
 800c21c:	d002      	beq.n	800c224 <osDelay+0x2c>
      vTaskDelay(ticks);
 800c21e:	6878      	ldr	r0, [r7, #4]
 800c220:	f000 ffa6 	bl	800d170 <vTaskDelay>
    }
  }

  return (stat);
 800c224:	68fb      	ldr	r3, [r7, #12]
}
 800c226:	4618      	mov	r0, r3
 800c228:	3710      	adds	r7, #16
 800c22a:	46bd      	mov	sp, r7
 800c22c:	bd80      	pop	{r7, pc}
	...

0800c230 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800c230:	b480      	push	{r7}
 800c232:	b085      	sub	sp, #20
 800c234:	af00      	add	r7, sp, #0
 800c236:	60f8      	str	r0, [r7, #12]
 800c238:	60b9      	str	r1, [r7, #8]
 800c23a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	4a07      	ldr	r2, [pc, #28]	@ (800c25c <vApplicationGetIdleTaskMemory+0x2c>)
 800c240:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800c242:	68bb      	ldr	r3, [r7, #8]
 800c244:	4a06      	ldr	r2, [pc, #24]	@ (800c260 <vApplicationGetIdleTaskMemory+0x30>)
 800c246:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	2280      	movs	r2, #128	@ 0x80
 800c24c:	601a      	str	r2, [r3, #0]
}
 800c24e:	bf00      	nop
 800c250:	3714      	adds	r7, #20
 800c252:	46bd      	mov	sp, r7
 800c254:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c258:	4770      	bx	lr
 800c25a:	bf00      	nop
 800c25c:	200006b4 	.word	0x200006b4
 800c260:	2000075c 	.word	0x2000075c

0800c264 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800c264:	b480      	push	{r7}
 800c266:	b085      	sub	sp, #20
 800c268:	af00      	add	r7, sp, #0
 800c26a:	60f8      	str	r0, [r7, #12]
 800c26c:	60b9      	str	r1, [r7, #8]
 800c26e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	4a07      	ldr	r2, [pc, #28]	@ (800c290 <vApplicationGetTimerTaskMemory+0x2c>)
 800c274:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800c276:	68bb      	ldr	r3, [r7, #8]
 800c278:	4a06      	ldr	r2, [pc, #24]	@ (800c294 <vApplicationGetTimerTaskMemory+0x30>)
 800c27a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c282:	601a      	str	r2, [r3, #0]
}
 800c284:	bf00      	nop
 800c286:	3714      	adds	r7, #20
 800c288:	46bd      	mov	sp, r7
 800c28a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c28e:	4770      	bx	lr
 800c290:	2000095c 	.word	0x2000095c
 800c294:	20000a04 	.word	0x20000a04

0800c298 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800c298:	b480      	push	{r7}
 800c29a:	b083      	sub	sp, #12
 800c29c:	af00      	add	r7, sp, #0
 800c29e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	f103 0208 	add.w	r2, r3, #8
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	f04f 32ff 	mov.w	r2, #4294967295
 800c2b0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	f103 0208 	add.w	r2, r3, #8
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	f103 0208 	add.w	r2, r3, #8
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	2200      	movs	r2, #0
 800c2ca:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800c2cc:	bf00      	nop
 800c2ce:	370c      	adds	r7, #12
 800c2d0:	46bd      	mov	sp, r7
 800c2d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2d6:	4770      	bx	lr

0800c2d8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800c2d8:	b480      	push	{r7}
 800c2da:	b083      	sub	sp, #12
 800c2dc:	af00      	add	r7, sp, #0
 800c2de:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	2200      	movs	r2, #0
 800c2e4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800c2e6:	bf00      	nop
 800c2e8:	370c      	adds	r7, #12
 800c2ea:	46bd      	mov	sp, r7
 800c2ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2f0:	4770      	bx	lr

0800c2f2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c2f2:	b480      	push	{r7}
 800c2f4:	b085      	sub	sp, #20
 800c2f6:	af00      	add	r7, sp, #0
 800c2f8:	6078      	str	r0, [r7, #4]
 800c2fa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	685b      	ldr	r3, [r3, #4]
 800c300:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800c302:	683b      	ldr	r3, [r7, #0]
 800c304:	68fa      	ldr	r2, [r7, #12]
 800c306:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800c308:	68fb      	ldr	r3, [r7, #12]
 800c30a:	689a      	ldr	r2, [r3, #8]
 800c30c:	683b      	ldr	r3, [r7, #0]
 800c30e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800c310:	68fb      	ldr	r3, [r7, #12]
 800c312:	689b      	ldr	r3, [r3, #8]
 800c314:	683a      	ldr	r2, [r7, #0]
 800c316:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800c318:	68fb      	ldr	r3, [r7, #12]
 800c31a:	683a      	ldr	r2, [r7, #0]
 800c31c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800c31e:	683b      	ldr	r3, [r7, #0]
 800c320:	687a      	ldr	r2, [r7, #4]
 800c322:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	1c5a      	adds	r2, r3, #1
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	601a      	str	r2, [r3, #0]
}
 800c32e:	bf00      	nop
 800c330:	3714      	adds	r7, #20
 800c332:	46bd      	mov	sp, r7
 800c334:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c338:	4770      	bx	lr

0800c33a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c33a:	b480      	push	{r7}
 800c33c:	b085      	sub	sp, #20
 800c33e:	af00      	add	r7, sp, #0
 800c340:	6078      	str	r0, [r7, #4]
 800c342:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800c344:	683b      	ldr	r3, [r7, #0]
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800c34a:	68bb      	ldr	r3, [r7, #8]
 800c34c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c350:	d103      	bne.n	800c35a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	691b      	ldr	r3, [r3, #16]
 800c356:	60fb      	str	r3, [r7, #12]
 800c358:	e00c      	b.n	800c374 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	3308      	adds	r3, #8
 800c35e:	60fb      	str	r3, [r7, #12]
 800c360:	e002      	b.n	800c368 <vListInsert+0x2e>
 800c362:	68fb      	ldr	r3, [r7, #12]
 800c364:	685b      	ldr	r3, [r3, #4]
 800c366:	60fb      	str	r3, [r7, #12]
 800c368:	68fb      	ldr	r3, [r7, #12]
 800c36a:	685b      	ldr	r3, [r3, #4]
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	68ba      	ldr	r2, [r7, #8]
 800c370:	429a      	cmp	r2, r3
 800c372:	d2f6      	bcs.n	800c362 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800c374:	68fb      	ldr	r3, [r7, #12]
 800c376:	685a      	ldr	r2, [r3, #4]
 800c378:	683b      	ldr	r3, [r7, #0]
 800c37a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800c37c:	683b      	ldr	r3, [r7, #0]
 800c37e:	685b      	ldr	r3, [r3, #4]
 800c380:	683a      	ldr	r2, [r7, #0]
 800c382:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800c384:	683b      	ldr	r3, [r7, #0]
 800c386:	68fa      	ldr	r2, [r7, #12]
 800c388:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800c38a:	68fb      	ldr	r3, [r7, #12]
 800c38c:	683a      	ldr	r2, [r7, #0]
 800c38e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800c390:	683b      	ldr	r3, [r7, #0]
 800c392:	687a      	ldr	r2, [r7, #4]
 800c394:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	681b      	ldr	r3, [r3, #0]
 800c39a:	1c5a      	adds	r2, r3, #1
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	601a      	str	r2, [r3, #0]
}
 800c3a0:	bf00      	nop
 800c3a2:	3714      	adds	r7, #20
 800c3a4:	46bd      	mov	sp, r7
 800c3a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3aa:	4770      	bx	lr

0800c3ac <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800c3ac:	b480      	push	{r7}
 800c3ae:	b085      	sub	sp, #20
 800c3b0:	af00      	add	r7, sp, #0
 800c3b2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	691b      	ldr	r3, [r3, #16]
 800c3b8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	685b      	ldr	r3, [r3, #4]
 800c3be:	687a      	ldr	r2, [r7, #4]
 800c3c0:	6892      	ldr	r2, [r2, #8]
 800c3c2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	689b      	ldr	r3, [r3, #8]
 800c3c8:	687a      	ldr	r2, [r7, #4]
 800c3ca:	6852      	ldr	r2, [r2, #4]
 800c3cc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800c3ce:	68fb      	ldr	r3, [r7, #12]
 800c3d0:	685b      	ldr	r3, [r3, #4]
 800c3d2:	687a      	ldr	r2, [r7, #4]
 800c3d4:	429a      	cmp	r2, r3
 800c3d6:	d103      	bne.n	800c3e0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	689a      	ldr	r2, [r3, #8]
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	2200      	movs	r2, #0
 800c3e4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800c3e6:	68fb      	ldr	r3, [r7, #12]
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	1e5a      	subs	r2, r3, #1
 800c3ec:	68fb      	ldr	r3, [r7, #12]
 800c3ee:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	681b      	ldr	r3, [r3, #0]
}
 800c3f4:	4618      	mov	r0, r3
 800c3f6:	3714      	adds	r7, #20
 800c3f8:	46bd      	mov	sp, r7
 800c3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3fe:	4770      	bx	lr

0800c400 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800c400:	b580      	push	{r7, lr}
 800c402:	b084      	sub	sp, #16
 800c404:	af00      	add	r7, sp, #0
 800c406:	6078      	str	r0, [r7, #4]
 800c408:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800c40e:	68fb      	ldr	r3, [r7, #12]
 800c410:	2b00      	cmp	r3, #0
 800c412:	d10b      	bne.n	800c42c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800c414:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c418:	f383 8811 	msr	BASEPRI, r3
 800c41c:	f3bf 8f6f 	isb	sy
 800c420:	f3bf 8f4f 	dsb	sy
 800c424:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800c426:	bf00      	nop
 800c428:	bf00      	nop
 800c42a:	e7fd      	b.n	800c428 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800c42c:	f002 f8a4 	bl	800e578 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	681a      	ldr	r2, [r3, #0]
 800c434:	68fb      	ldr	r3, [r7, #12]
 800c436:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c438:	68f9      	ldr	r1, [r7, #12]
 800c43a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800c43c:	fb01 f303 	mul.w	r3, r1, r3
 800c440:	441a      	add	r2, r3
 800c442:	68fb      	ldr	r3, [r7, #12]
 800c444:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800c446:	68fb      	ldr	r3, [r7, #12]
 800c448:	2200      	movs	r2, #0
 800c44a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	681a      	ldr	r2, [r3, #0]
 800c450:	68fb      	ldr	r3, [r7, #12]
 800c452:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	681a      	ldr	r2, [r3, #0]
 800c458:	68fb      	ldr	r3, [r7, #12]
 800c45a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c45c:	3b01      	subs	r3, #1
 800c45e:	68f9      	ldr	r1, [r7, #12]
 800c460:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800c462:	fb01 f303 	mul.w	r3, r1, r3
 800c466:	441a      	add	r2, r3
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800c46c:	68fb      	ldr	r3, [r7, #12]
 800c46e:	22ff      	movs	r2, #255	@ 0xff
 800c470:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800c474:	68fb      	ldr	r3, [r7, #12]
 800c476:	22ff      	movs	r2, #255	@ 0xff
 800c478:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800c47c:	683b      	ldr	r3, [r7, #0]
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d114      	bne.n	800c4ac <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c482:	68fb      	ldr	r3, [r7, #12]
 800c484:	691b      	ldr	r3, [r3, #16]
 800c486:	2b00      	cmp	r3, #0
 800c488:	d01a      	beq.n	800c4c0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c48a:	68fb      	ldr	r3, [r7, #12]
 800c48c:	3310      	adds	r3, #16
 800c48e:	4618      	mov	r0, r3
 800c490:	f001 f942 	bl	800d718 <xTaskRemoveFromEventList>
 800c494:	4603      	mov	r3, r0
 800c496:	2b00      	cmp	r3, #0
 800c498:	d012      	beq.n	800c4c0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800c49a:	4b0d      	ldr	r3, [pc, #52]	@ (800c4d0 <xQueueGenericReset+0xd0>)
 800c49c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c4a0:	601a      	str	r2, [r3, #0]
 800c4a2:	f3bf 8f4f 	dsb	sy
 800c4a6:	f3bf 8f6f 	isb	sy
 800c4aa:	e009      	b.n	800c4c0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800c4ac:	68fb      	ldr	r3, [r7, #12]
 800c4ae:	3310      	adds	r3, #16
 800c4b0:	4618      	mov	r0, r3
 800c4b2:	f7ff fef1 	bl	800c298 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800c4b6:	68fb      	ldr	r3, [r7, #12]
 800c4b8:	3324      	adds	r3, #36	@ 0x24
 800c4ba:	4618      	mov	r0, r3
 800c4bc:	f7ff feec 	bl	800c298 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800c4c0:	f002 f88c 	bl	800e5dc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800c4c4:	2301      	movs	r3, #1
}
 800c4c6:	4618      	mov	r0, r3
 800c4c8:	3710      	adds	r7, #16
 800c4ca:	46bd      	mov	sp, r7
 800c4cc:	bd80      	pop	{r7, pc}
 800c4ce:	bf00      	nop
 800c4d0:	e000ed04 	.word	0xe000ed04

0800c4d4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800c4d4:	b580      	push	{r7, lr}
 800c4d6:	b08e      	sub	sp, #56	@ 0x38
 800c4d8:	af02      	add	r7, sp, #8
 800c4da:	60f8      	str	r0, [r7, #12]
 800c4dc:	60b9      	str	r1, [r7, #8]
 800c4de:	607a      	str	r2, [r7, #4]
 800c4e0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d10b      	bne.n	800c500 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800c4e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4ec:	f383 8811 	msr	BASEPRI, r3
 800c4f0:	f3bf 8f6f 	isb	sy
 800c4f4:	f3bf 8f4f 	dsb	sy
 800c4f8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800c4fa:	bf00      	nop
 800c4fc:	bf00      	nop
 800c4fe:	e7fd      	b.n	800c4fc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800c500:	683b      	ldr	r3, [r7, #0]
 800c502:	2b00      	cmp	r3, #0
 800c504:	d10b      	bne.n	800c51e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800c506:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c50a:	f383 8811 	msr	BASEPRI, r3
 800c50e:	f3bf 8f6f 	isb	sy
 800c512:	f3bf 8f4f 	dsb	sy
 800c516:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c518:	bf00      	nop
 800c51a:	bf00      	nop
 800c51c:	e7fd      	b.n	800c51a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	2b00      	cmp	r3, #0
 800c522:	d002      	beq.n	800c52a <xQueueGenericCreateStatic+0x56>
 800c524:	68bb      	ldr	r3, [r7, #8]
 800c526:	2b00      	cmp	r3, #0
 800c528:	d001      	beq.n	800c52e <xQueueGenericCreateStatic+0x5a>
 800c52a:	2301      	movs	r3, #1
 800c52c:	e000      	b.n	800c530 <xQueueGenericCreateStatic+0x5c>
 800c52e:	2300      	movs	r3, #0
 800c530:	2b00      	cmp	r3, #0
 800c532:	d10b      	bne.n	800c54c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800c534:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c538:	f383 8811 	msr	BASEPRI, r3
 800c53c:	f3bf 8f6f 	isb	sy
 800c540:	f3bf 8f4f 	dsb	sy
 800c544:	623b      	str	r3, [r7, #32]
}
 800c546:	bf00      	nop
 800c548:	bf00      	nop
 800c54a:	e7fd      	b.n	800c548 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	2b00      	cmp	r3, #0
 800c550:	d102      	bne.n	800c558 <xQueueGenericCreateStatic+0x84>
 800c552:	68bb      	ldr	r3, [r7, #8]
 800c554:	2b00      	cmp	r3, #0
 800c556:	d101      	bne.n	800c55c <xQueueGenericCreateStatic+0x88>
 800c558:	2301      	movs	r3, #1
 800c55a:	e000      	b.n	800c55e <xQueueGenericCreateStatic+0x8a>
 800c55c:	2300      	movs	r3, #0
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d10b      	bne.n	800c57a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800c562:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c566:	f383 8811 	msr	BASEPRI, r3
 800c56a:	f3bf 8f6f 	isb	sy
 800c56e:	f3bf 8f4f 	dsb	sy
 800c572:	61fb      	str	r3, [r7, #28]
}
 800c574:	bf00      	nop
 800c576:	bf00      	nop
 800c578:	e7fd      	b.n	800c576 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800c57a:	2350      	movs	r3, #80	@ 0x50
 800c57c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800c57e:	697b      	ldr	r3, [r7, #20]
 800c580:	2b50      	cmp	r3, #80	@ 0x50
 800c582:	d00b      	beq.n	800c59c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800c584:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c588:	f383 8811 	msr	BASEPRI, r3
 800c58c:	f3bf 8f6f 	isb	sy
 800c590:	f3bf 8f4f 	dsb	sy
 800c594:	61bb      	str	r3, [r7, #24]
}
 800c596:	bf00      	nop
 800c598:	bf00      	nop
 800c59a:	e7fd      	b.n	800c598 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800c59c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c59e:	683b      	ldr	r3, [r7, #0]
 800c5a0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800c5a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	d00d      	beq.n	800c5c4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800c5a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c5aa:	2201      	movs	r2, #1
 800c5ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c5b0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800c5b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c5b6:	9300      	str	r3, [sp, #0]
 800c5b8:	4613      	mov	r3, r2
 800c5ba:	687a      	ldr	r2, [r7, #4]
 800c5bc:	68b9      	ldr	r1, [r7, #8]
 800c5be:	68f8      	ldr	r0, [r7, #12]
 800c5c0:	f000 f805 	bl	800c5ce <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800c5c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800c5c6:	4618      	mov	r0, r3
 800c5c8:	3730      	adds	r7, #48	@ 0x30
 800c5ca:	46bd      	mov	sp, r7
 800c5cc:	bd80      	pop	{r7, pc}

0800c5ce <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800c5ce:	b580      	push	{r7, lr}
 800c5d0:	b084      	sub	sp, #16
 800c5d2:	af00      	add	r7, sp, #0
 800c5d4:	60f8      	str	r0, [r7, #12]
 800c5d6:	60b9      	str	r1, [r7, #8]
 800c5d8:	607a      	str	r2, [r7, #4]
 800c5da:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800c5dc:	68bb      	ldr	r3, [r7, #8]
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d103      	bne.n	800c5ea <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800c5e2:	69bb      	ldr	r3, [r7, #24]
 800c5e4:	69ba      	ldr	r2, [r7, #24]
 800c5e6:	601a      	str	r2, [r3, #0]
 800c5e8:	e002      	b.n	800c5f0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800c5ea:	69bb      	ldr	r3, [r7, #24]
 800c5ec:	687a      	ldr	r2, [r7, #4]
 800c5ee:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800c5f0:	69bb      	ldr	r3, [r7, #24]
 800c5f2:	68fa      	ldr	r2, [r7, #12]
 800c5f4:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800c5f6:	69bb      	ldr	r3, [r7, #24]
 800c5f8:	68ba      	ldr	r2, [r7, #8]
 800c5fa:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800c5fc:	2101      	movs	r1, #1
 800c5fe:	69b8      	ldr	r0, [r7, #24]
 800c600:	f7ff fefe 	bl	800c400 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800c604:	69bb      	ldr	r3, [r7, #24]
 800c606:	78fa      	ldrb	r2, [r7, #3]
 800c608:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800c60c:	bf00      	nop
 800c60e:	3710      	adds	r7, #16
 800c610:	46bd      	mov	sp, r7
 800c612:	bd80      	pop	{r7, pc}

0800c614 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800c614:	b580      	push	{r7, lr}
 800c616:	b08e      	sub	sp, #56	@ 0x38
 800c618:	af00      	add	r7, sp, #0
 800c61a:	60f8      	str	r0, [r7, #12]
 800c61c:	60b9      	str	r1, [r7, #8]
 800c61e:	607a      	str	r2, [r7, #4]
 800c620:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800c622:	2300      	movs	r3, #0
 800c624:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c626:	68fb      	ldr	r3, [r7, #12]
 800c628:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800c62a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c62c:	2b00      	cmp	r3, #0
 800c62e:	d10b      	bne.n	800c648 <xQueueGenericSend+0x34>
	__asm volatile
 800c630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c634:	f383 8811 	msr	BASEPRI, r3
 800c638:	f3bf 8f6f 	isb	sy
 800c63c:	f3bf 8f4f 	dsb	sy
 800c640:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800c642:	bf00      	nop
 800c644:	bf00      	nop
 800c646:	e7fd      	b.n	800c644 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c648:	68bb      	ldr	r3, [r7, #8]
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	d103      	bne.n	800c656 <xQueueGenericSend+0x42>
 800c64e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c652:	2b00      	cmp	r3, #0
 800c654:	d101      	bne.n	800c65a <xQueueGenericSend+0x46>
 800c656:	2301      	movs	r3, #1
 800c658:	e000      	b.n	800c65c <xQueueGenericSend+0x48>
 800c65a:	2300      	movs	r3, #0
 800c65c:	2b00      	cmp	r3, #0
 800c65e:	d10b      	bne.n	800c678 <xQueueGenericSend+0x64>
	__asm volatile
 800c660:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c664:	f383 8811 	msr	BASEPRI, r3
 800c668:	f3bf 8f6f 	isb	sy
 800c66c:	f3bf 8f4f 	dsb	sy
 800c670:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c672:	bf00      	nop
 800c674:	bf00      	nop
 800c676:	e7fd      	b.n	800c674 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c678:	683b      	ldr	r3, [r7, #0]
 800c67a:	2b02      	cmp	r3, #2
 800c67c:	d103      	bne.n	800c686 <xQueueGenericSend+0x72>
 800c67e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c680:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c682:	2b01      	cmp	r3, #1
 800c684:	d101      	bne.n	800c68a <xQueueGenericSend+0x76>
 800c686:	2301      	movs	r3, #1
 800c688:	e000      	b.n	800c68c <xQueueGenericSend+0x78>
 800c68a:	2300      	movs	r3, #0
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	d10b      	bne.n	800c6a8 <xQueueGenericSend+0x94>
	__asm volatile
 800c690:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c694:	f383 8811 	msr	BASEPRI, r3
 800c698:	f3bf 8f6f 	isb	sy
 800c69c:	f3bf 8f4f 	dsb	sy
 800c6a0:	623b      	str	r3, [r7, #32]
}
 800c6a2:	bf00      	nop
 800c6a4:	bf00      	nop
 800c6a6:	e7fd      	b.n	800c6a4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c6a8:	f001 f9fc 	bl	800daa4 <xTaskGetSchedulerState>
 800c6ac:	4603      	mov	r3, r0
 800c6ae:	2b00      	cmp	r3, #0
 800c6b0:	d102      	bne.n	800c6b8 <xQueueGenericSend+0xa4>
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	d101      	bne.n	800c6bc <xQueueGenericSend+0xa8>
 800c6b8:	2301      	movs	r3, #1
 800c6ba:	e000      	b.n	800c6be <xQueueGenericSend+0xaa>
 800c6bc:	2300      	movs	r3, #0
 800c6be:	2b00      	cmp	r3, #0
 800c6c0:	d10b      	bne.n	800c6da <xQueueGenericSend+0xc6>
	__asm volatile
 800c6c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c6c6:	f383 8811 	msr	BASEPRI, r3
 800c6ca:	f3bf 8f6f 	isb	sy
 800c6ce:	f3bf 8f4f 	dsb	sy
 800c6d2:	61fb      	str	r3, [r7, #28]
}
 800c6d4:	bf00      	nop
 800c6d6:	bf00      	nop
 800c6d8:	e7fd      	b.n	800c6d6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c6da:	f001 ff4d 	bl	800e578 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c6de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c6e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c6e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c6e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c6e6:	429a      	cmp	r2, r3
 800c6e8:	d302      	bcc.n	800c6f0 <xQueueGenericSend+0xdc>
 800c6ea:	683b      	ldr	r3, [r7, #0]
 800c6ec:	2b02      	cmp	r3, #2
 800c6ee:	d129      	bne.n	800c744 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c6f0:	683a      	ldr	r2, [r7, #0]
 800c6f2:	68b9      	ldr	r1, [r7, #8]
 800c6f4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c6f6:	f000 fa0f 	bl	800cb18 <prvCopyDataToQueue>
 800c6fa:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c6fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c6fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c700:	2b00      	cmp	r3, #0
 800c702:	d010      	beq.n	800c726 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c704:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c706:	3324      	adds	r3, #36	@ 0x24
 800c708:	4618      	mov	r0, r3
 800c70a:	f001 f805 	bl	800d718 <xTaskRemoveFromEventList>
 800c70e:	4603      	mov	r3, r0
 800c710:	2b00      	cmp	r3, #0
 800c712:	d013      	beq.n	800c73c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800c714:	4b3f      	ldr	r3, [pc, #252]	@ (800c814 <xQueueGenericSend+0x200>)
 800c716:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c71a:	601a      	str	r2, [r3, #0]
 800c71c:	f3bf 8f4f 	dsb	sy
 800c720:	f3bf 8f6f 	isb	sy
 800c724:	e00a      	b.n	800c73c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800c726:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c728:	2b00      	cmp	r3, #0
 800c72a:	d007      	beq.n	800c73c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800c72c:	4b39      	ldr	r3, [pc, #228]	@ (800c814 <xQueueGenericSend+0x200>)
 800c72e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c732:	601a      	str	r2, [r3, #0]
 800c734:	f3bf 8f4f 	dsb	sy
 800c738:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800c73c:	f001 ff4e 	bl	800e5dc <vPortExitCritical>
				return pdPASS;
 800c740:	2301      	movs	r3, #1
 800c742:	e063      	b.n	800c80c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	2b00      	cmp	r3, #0
 800c748:	d103      	bne.n	800c752 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c74a:	f001 ff47 	bl	800e5dc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800c74e:	2300      	movs	r3, #0
 800c750:	e05c      	b.n	800c80c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c752:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c754:	2b00      	cmp	r3, #0
 800c756:	d106      	bne.n	800c766 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c758:	f107 0314 	add.w	r3, r7, #20
 800c75c:	4618      	mov	r0, r3
 800c75e:	f001 f83f 	bl	800d7e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c762:	2301      	movs	r3, #1
 800c764:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c766:	f001 ff39 	bl	800e5dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c76a:	f000 fda7 	bl	800d2bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c76e:	f001 ff03 	bl	800e578 <vPortEnterCritical>
 800c772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c774:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c778:	b25b      	sxtb	r3, r3
 800c77a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c77e:	d103      	bne.n	800c788 <xQueueGenericSend+0x174>
 800c780:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c782:	2200      	movs	r2, #0
 800c784:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c78a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c78e:	b25b      	sxtb	r3, r3
 800c790:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c794:	d103      	bne.n	800c79e <xQueueGenericSend+0x18a>
 800c796:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c798:	2200      	movs	r2, #0
 800c79a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c79e:	f001 ff1d 	bl	800e5dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c7a2:	1d3a      	adds	r2, r7, #4
 800c7a4:	f107 0314 	add.w	r3, r7, #20
 800c7a8:	4611      	mov	r1, r2
 800c7aa:	4618      	mov	r0, r3
 800c7ac:	f001 f82e 	bl	800d80c <xTaskCheckForTimeOut>
 800c7b0:	4603      	mov	r3, r0
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	d124      	bne.n	800c800 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800c7b6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c7b8:	f000 faa6 	bl	800cd08 <prvIsQueueFull>
 800c7bc:	4603      	mov	r3, r0
 800c7be:	2b00      	cmp	r3, #0
 800c7c0:	d018      	beq.n	800c7f4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800c7c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7c4:	3310      	adds	r3, #16
 800c7c6:	687a      	ldr	r2, [r7, #4]
 800c7c8:	4611      	mov	r1, r2
 800c7ca:	4618      	mov	r0, r3
 800c7cc:	f000 ff52 	bl	800d674 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800c7d0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c7d2:	f000 fa31 	bl	800cc38 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800c7d6:	f000 fd7f 	bl	800d2d8 <xTaskResumeAll>
 800c7da:	4603      	mov	r3, r0
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	f47f af7c 	bne.w	800c6da <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800c7e2:	4b0c      	ldr	r3, [pc, #48]	@ (800c814 <xQueueGenericSend+0x200>)
 800c7e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c7e8:	601a      	str	r2, [r3, #0]
 800c7ea:	f3bf 8f4f 	dsb	sy
 800c7ee:	f3bf 8f6f 	isb	sy
 800c7f2:	e772      	b.n	800c6da <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800c7f4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c7f6:	f000 fa1f 	bl	800cc38 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c7fa:	f000 fd6d 	bl	800d2d8 <xTaskResumeAll>
 800c7fe:	e76c      	b.n	800c6da <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800c800:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c802:	f000 fa19 	bl	800cc38 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c806:	f000 fd67 	bl	800d2d8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800c80a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800c80c:	4618      	mov	r0, r3
 800c80e:	3738      	adds	r7, #56	@ 0x38
 800c810:	46bd      	mov	sp, r7
 800c812:	bd80      	pop	{r7, pc}
 800c814:	e000ed04 	.word	0xe000ed04

0800c818 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800c818:	b580      	push	{r7, lr}
 800c81a:	b090      	sub	sp, #64	@ 0x40
 800c81c:	af00      	add	r7, sp, #0
 800c81e:	60f8      	str	r0, [r7, #12]
 800c820:	60b9      	str	r1, [r7, #8]
 800c822:	607a      	str	r2, [r7, #4]
 800c824:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c826:	68fb      	ldr	r3, [r7, #12]
 800c828:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800c82a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c82c:	2b00      	cmp	r3, #0
 800c82e:	d10b      	bne.n	800c848 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800c830:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c834:	f383 8811 	msr	BASEPRI, r3
 800c838:	f3bf 8f6f 	isb	sy
 800c83c:	f3bf 8f4f 	dsb	sy
 800c840:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800c842:	bf00      	nop
 800c844:	bf00      	nop
 800c846:	e7fd      	b.n	800c844 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c848:	68bb      	ldr	r3, [r7, #8]
 800c84a:	2b00      	cmp	r3, #0
 800c84c:	d103      	bne.n	800c856 <xQueueGenericSendFromISR+0x3e>
 800c84e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c852:	2b00      	cmp	r3, #0
 800c854:	d101      	bne.n	800c85a <xQueueGenericSendFromISR+0x42>
 800c856:	2301      	movs	r3, #1
 800c858:	e000      	b.n	800c85c <xQueueGenericSendFromISR+0x44>
 800c85a:	2300      	movs	r3, #0
 800c85c:	2b00      	cmp	r3, #0
 800c85e:	d10b      	bne.n	800c878 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800c860:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c864:	f383 8811 	msr	BASEPRI, r3
 800c868:	f3bf 8f6f 	isb	sy
 800c86c:	f3bf 8f4f 	dsb	sy
 800c870:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c872:	bf00      	nop
 800c874:	bf00      	nop
 800c876:	e7fd      	b.n	800c874 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c878:	683b      	ldr	r3, [r7, #0]
 800c87a:	2b02      	cmp	r3, #2
 800c87c:	d103      	bne.n	800c886 <xQueueGenericSendFromISR+0x6e>
 800c87e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c880:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c882:	2b01      	cmp	r3, #1
 800c884:	d101      	bne.n	800c88a <xQueueGenericSendFromISR+0x72>
 800c886:	2301      	movs	r3, #1
 800c888:	e000      	b.n	800c88c <xQueueGenericSendFromISR+0x74>
 800c88a:	2300      	movs	r3, #0
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	d10b      	bne.n	800c8a8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800c890:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c894:	f383 8811 	msr	BASEPRI, r3
 800c898:	f3bf 8f6f 	isb	sy
 800c89c:	f3bf 8f4f 	dsb	sy
 800c8a0:	623b      	str	r3, [r7, #32]
}
 800c8a2:	bf00      	nop
 800c8a4:	bf00      	nop
 800c8a6:	e7fd      	b.n	800c8a4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c8a8:	f001 ff46 	bl	800e738 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800c8ac:	f3ef 8211 	mrs	r2, BASEPRI
 800c8b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8b4:	f383 8811 	msr	BASEPRI, r3
 800c8b8:	f3bf 8f6f 	isb	sy
 800c8bc:	f3bf 8f4f 	dsb	sy
 800c8c0:	61fa      	str	r2, [r7, #28]
 800c8c2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800c8c4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c8c6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c8c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8ca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c8cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c8d0:	429a      	cmp	r2, r3
 800c8d2:	d302      	bcc.n	800c8da <xQueueGenericSendFromISR+0xc2>
 800c8d4:	683b      	ldr	r3, [r7, #0]
 800c8d6:	2b02      	cmp	r3, #2
 800c8d8:	d12f      	bne.n	800c93a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800c8da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8dc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c8e0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c8e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c8e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c8ea:	683a      	ldr	r2, [r7, #0]
 800c8ec:	68b9      	ldr	r1, [r7, #8]
 800c8ee:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c8f0:	f000 f912 	bl	800cb18 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800c8f4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800c8f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c8fc:	d112      	bne.n	800c924 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c8fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c902:	2b00      	cmp	r3, #0
 800c904:	d016      	beq.n	800c934 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c906:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c908:	3324      	adds	r3, #36	@ 0x24
 800c90a:	4618      	mov	r0, r3
 800c90c:	f000 ff04 	bl	800d718 <xTaskRemoveFromEventList>
 800c910:	4603      	mov	r3, r0
 800c912:	2b00      	cmp	r3, #0
 800c914:	d00e      	beq.n	800c934 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	2b00      	cmp	r3, #0
 800c91a:	d00b      	beq.n	800c934 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	2201      	movs	r2, #1
 800c920:	601a      	str	r2, [r3, #0]
 800c922:	e007      	b.n	800c934 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c924:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800c928:	3301      	adds	r3, #1
 800c92a:	b2db      	uxtb	r3, r3
 800c92c:	b25a      	sxtb	r2, r3
 800c92e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c930:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800c934:	2301      	movs	r3, #1
 800c936:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800c938:	e001      	b.n	800c93e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800c93a:	2300      	movs	r3, #0
 800c93c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c93e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c940:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800c942:	697b      	ldr	r3, [r7, #20]
 800c944:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800c948:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c94a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800c94c:	4618      	mov	r0, r3
 800c94e:	3740      	adds	r7, #64	@ 0x40
 800c950:	46bd      	mov	sp, r7
 800c952:	bd80      	pop	{r7, pc}

0800c954 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800c954:	b580      	push	{r7, lr}
 800c956:	b08c      	sub	sp, #48	@ 0x30
 800c958:	af00      	add	r7, sp, #0
 800c95a:	60f8      	str	r0, [r7, #12]
 800c95c:	60b9      	str	r1, [r7, #8]
 800c95e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800c960:	2300      	movs	r3, #0
 800c962:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c964:	68fb      	ldr	r3, [r7, #12]
 800c966:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c968:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	d10b      	bne.n	800c986 <xQueueReceive+0x32>
	__asm volatile
 800c96e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c972:	f383 8811 	msr	BASEPRI, r3
 800c976:	f3bf 8f6f 	isb	sy
 800c97a:	f3bf 8f4f 	dsb	sy
 800c97e:	623b      	str	r3, [r7, #32]
}
 800c980:	bf00      	nop
 800c982:	bf00      	nop
 800c984:	e7fd      	b.n	800c982 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c986:	68bb      	ldr	r3, [r7, #8]
 800c988:	2b00      	cmp	r3, #0
 800c98a:	d103      	bne.n	800c994 <xQueueReceive+0x40>
 800c98c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c98e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c990:	2b00      	cmp	r3, #0
 800c992:	d101      	bne.n	800c998 <xQueueReceive+0x44>
 800c994:	2301      	movs	r3, #1
 800c996:	e000      	b.n	800c99a <xQueueReceive+0x46>
 800c998:	2300      	movs	r3, #0
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d10b      	bne.n	800c9b6 <xQueueReceive+0x62>
	__asm volatile
 800c99e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9a2:	f383 8811 	msr	BASEPRI, r3
 800c9a6:	f3bf 8f6f 	isb	sy
 800c9aa:	f3bf 8f4f 	dsb	sy
 800c9ae:	61fb      	str	r3, [r7, #28]
}
 800c9b0:	bf00      	nop
 800c9b2:	bf00      	nop
 800c9b4:	e7fd      	b.n	800c9b2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c9b6:	f001 f875 	bl	800daa4 <xTaskGetSchedulerState>
 800c9ba:	4603      	mov	r3, r0
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	d102      	bne.n	800c9c6 <xQueueReceive+0x72>
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	2b00      	cmp	r3, #0
 800c9c4:	d101      	bne.n	800c9ca <xQueueReceive+0x76>
 800c9c6:	2301      	movs	r3, #1
 800c9c8:	e000      	b.n	800c9cc <xQueueReceive+0x78>
 800c9ca:	2300      	movs	r3, #0
 800c9cc:	2b00      	cmp	r3, #0
 800c9ce:	d10b      	bne.n	800c9e8 <xQueueReceive+0x94>
	__asm volatile
 800c9d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9d4:	f383 8811 	msr	BASEPRI, r3
 800c9d8:	f3bf 8f6f 	isb	sy
 800c9dc:	f3bf 8f4f 	dsb	sy
 800c9e0:	61bb      	str	r3, [r7, #24]
}
 800c9e2:	bf00      	nop
 800c9e4:	bf00      	nop
 800c9e6:	e7fd      	b.n	800c9e4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c9e8:	f001 fdc6 	bl	800e578 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c9ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c9f0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c9f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	d01f      	beq.n	800ca38 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c9f8:	68b9      	ldr	r1, [r7, #8]
 800c9fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c9fc:	f000 f8f6 	bl	800cbec <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ca00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca02:	1e5a      	subs	r2, r3, #1
 800ca04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca06:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ca08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca0a:	691b      	ldr	r3, [r3, #16]
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	d00f      	beq.n	800ca30 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ca10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca12:	3310      	adds	r3, #16
 800ca14:	4618      	mov	r0, r3
 800ca16:	f000 fe7f 	bl	800d718 <xTaskRemoveFromEventList>
 800ca1a:	4603      	mov	r3, r0
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	d007      	beq.n	800ca30 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ca20:	4b3c      	ldr	r3, [pc, #240]	@ (800cb14 <xQueueReceive+0x1c0>)
 800ca22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ca26:	601a      	str	r2, [r3, #0]
 800ca28:	f3bf 8f4f 	dsb	sy
 800ca2c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ca30:	f001 fdd4 	bl	800e5dc <vPortExitCritical>
				return pdPASS;
 800ca34:	2301      	movs	r3, #1
 800ca36:	e069      	b.n	800cb0c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d103      	bne.n	800ca46 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ca3e:	f001 fdcd 	bl	800e5dc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ca42:	2300      	movs	r3, #0
 800ca44:	e062      	b.n	800cb0c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ca46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	d106      	bne.n	800ca5a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ca4c:	f107 0310 	add.w	r3, r7, #16
 800ca50:	4618      	mov	r0, r3
 800ca52:	f000 fec5 	bl	800d7e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ca56:	2301      	movs	r3, #1
 800ca58:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ca5a:	f001 fdbf 	bl	800e5dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ca5e:	f000 fc2d 	bl	800d2bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ca62:	f001 fd89 	bl	800e578 <vPortEnterCritical>
 800ca66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca68:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ca6c:	b25b      	sxtb	r3, r3
 800ca6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca72:	d103      	bne.n	800ca7c <xQueueReceive+0x128>
 800ca74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca76:	2200      	movs	r2, #0
 800ca78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ca7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca7e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ca82:	b25b      	sxtb	r3, r3
 800ca84:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca88:	d103      	bne.n	800ca92 <xQueueReceive+0x13e>
 800ca8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca8c:	2200      	movs	r2, #0
 800ca8e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ca92:	f001 fda3 	bl	800e5dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ca96:	1d3a      	adds	r2, r7, #4
 800ca98:	f107 0310 	add.w	r3, r7, #16
 800ca9c:	4611      	mov	r1, r2
 800ca9e:	4618      	mov	r0, r3
 800caa0:	f000 feb4 	bl	800d80c <xTaskCheckForTimeOut>
 800caa4:	4603      	mov	r3, r0
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d123      	bne.n	800caf2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800caaa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800caac:	f000 f916 	bl	800ccdc <prvIsQueueEmpty>
 800cab0:	4603      	mov	r3, r0
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	d017      	beq.n	800cae6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800cab6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cab8:	3324      	adds	r3, #36	@ 0x24
 800caba:	687a      	ldr	r2, [r7, #4]
 800cabc:	4611      	mov	r1, r2
 800cabe:	4618      	mov	r0, r3
 800cac0:	f000 fdd8 	bl	800d674 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800cac4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cac6:	f000 f8b7 	bl	800cc38 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800caca:	f000 fc05 	bl	800d2d8 <xTaskResumeAll>
 800cace:	4603      	mov	r3, r0
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	d189      	bne.n	800c9e8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800cad4:	4b0f      	ldr	r3, [pc, #60]	@ (800cb14 <xQueueReceive+0x1c0>)
 800cad6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cada:	601a      	str	r2, [r3, #0]
 800cadc:	f3bf 8f4f 	dsb	sy
 800cae0:	f3bf 8f6f 	isb	sy
 800cae4:	e780      	b.n	800c9e8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800cae6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cae8:	f000 f8a6 	bl	800cc38 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800caec:	f000 fbf4 	bl	800d2d8 <xTaskResumeAll>
 800caf0:	e77a      	b.n	800c9e8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800caf2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800caf4:	f000 f8a0 	bl	800cc38 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800caf8:	f000 fbee 	bl	800d2d8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800cafc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cafe:	f000 f8ed 	bl	800ccdc <prvIsQueueEmpty>
 800cb02:	4603      	mov	r3, r0
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	f43f af6f 	beq.w	800c9e8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800cb0a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800cb0c:	4618      	mov	r0, r3
 800cb0e:	3730      	adds	r7, #48	@ 0x30
 800cb10:	46bd      	mov	sp, r7
 800cb12:	bd80      	pop	{r7, pc}
 800cb14:	e000ed04 	.word	0xe000ed04

0800cb18 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800cb18:	b580      	push	{r7, lr}
 800cb1a:	b086      	sub	sp, #24
 800cb1c:	af00      	add	r7, sp, #0
 800cb1e:	60f8      	str	r0, [r7, #12]
 800cb20:	60b9      	str	r1, [r7, #8]
 800cb22:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800cb24:	2300      	movs	r3, #0
 800cb26:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800cb28:	68fb      	ldr	r3, [r7, #12]
 800cb2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cb2c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800cb2e:	68fb      	ldr	r3, [r7, #12]
 800cb30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	d10d      	bne.n	800cb52 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800cb36:	68fb      	ldr	r3, [r7, #12]
 800cb38:	681b      	ldr	r3, [r3, #0]
 800cb3a:	2b00      	cmp	r3, #0
 800cb3c:	d14d      	bne.n	800cbda <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800cb3e:	68fb      	ldr	r3, [r7, #12]
 800cb40:	689b      	ldr	r3, [r3, #8]
 800cb42:	4618      	mov	r0, r3
 800cb44:	f000 ffcc 	bl	800dae0 <xTaskPriorityDisinherit>
 800cb48:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800cb4a:	68fb      	ldr	r3, [r7, #12]
 800cb4c:	2200      	movs	r2, #0
 800cb4e:	609a      	str	r2, [r3, #8]
 800cb50:	e043      	b.n	800cbda <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	d119      	bne.n	800cb8c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800cb58:	68fb      	ldr	r3, [r7, #12]
 800cb5a:	6858      	ldr	r0, [r3, #4]
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cb60:	461a      	mov	r2, r3
 800cb62:	68b9      	ldr	r1, [r7, #8]
 800cb64:	f002 f89c 	bl	800eca0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	685a      	ldr	r2, [r3, #4]
 800cb6c:	68fb      	ldr	r3, [r7, #12]
 800cb6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cb70:	441a      	add	r2, r3
 800cb72:	68fb      	ldr	r3, [r7, #12]
 800cb74:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800cb76:	68fb      	ldr	r3, [r7, #12]
 800cb78:	685a      	ldr	r2, [r3, #4]
 800cb7a:	68fb      	ldr	r3, [r7, #12]
 800cb7c:	689b      	ldr	r3, [r3, #8]
 800cb7e:	429a      	cmp	r2, r3
 800cb80:	d32b      	bcc.n	800cbda <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800cb82:	68fb      	ldr	r3, [r7, #12]
 800cb84:	681a      	ldr	r2, [r3, #0]
 800cb86:	68fb      	ldr	r3, [r7, #12]
 800cb88:	605a      	str	r2, [r3, #4]
 800cb8a:	e026      	b.n	800cbda <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800cb8c:	68fb      	ldr	r3, [r7, #12]
 800cb8e:	68d8      	ldr	r0, [r3, #12]
 800cb90:	68fb      	ldr	r3, [r7, #12]
 800cb92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cb94:	461a      	mov	r2, r3
 800cb96:	68b9      	ldr	r1, [r7, #8]
 800cb98:	f002 f882 	bl	800eca0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800cb9c:	68fb      	ldr	r3, [r7, #12]
 800cb9e:	68da      	ldr	r2, [r3, #12]
 800cba0:	68fb      	ldr	r3, [r7, #12]
 800cba2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cba4:	425b      	negs	r3, r3
 800cba6:	441a      	add	r2, r3
 800cba8:	68fb      	ldr	r3, [r7, #12]
 800cbaa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800cbac:	68fb      	ldr	r3, [r7, #12]
 800cbae:	68da      	ldr	r2, [r3, #12]
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	681b      	ldr	r3, [r3, #0]
 800cbb4:	429a      	cmp	r2, r3
 800cbb6:	d207      	bcs.n	800cbc8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800cbb8:	68fb      	ldr	r3, [r7, #12]
 800cbba:	689a      	ldr	r2, [r3, #8]
 800cbbc:	68fb      	ldr	r3, [r7, #12]
 800cbbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cbc0:	425b      	negs	r3, r3
 800cbc2:	441a      	add	r2, r3
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	2b02      	cmp	r3, #2
 800cbcc:	d105      	bne.n	800cbda <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800cbce:	693b      	ldr	r3, [r7, #16]
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	d002      	beq.n	800cbda <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800cbd4:	693b      	ldr	r3, [r7, #16]
 800cbd6:	3b01      	subs	r3, #1
 800cbd8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800cbda:	693b      	ldr	r3, [r7, #16]
 800cbdc:	1c5a      	adds	r2, r3, #1
 800cbde:	68fb      	ldr	r3, [r7, #12]
 800cbe0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800cbe2:	697b      	ldr	r3, [r7, #20]
}
 800cbe4:	4618      	mov	r0, r3
 800cbe6:	3718      	adds	r7, #24
 800cbe8:	46bd      	mov	sp, r7
 800cbea:	bd80      	pop	{r7, pc}

0800cbec <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800cbec:	b580      	push	{r7, lr}
 800cbee:	b082      	sub	sp, #8
 800cbf0:	af00      	add	r7, sp, #0
 800cbf2:	6078      	str	r0, [r7, #4]
 800cbf4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cbfa:	2b00      	cmp	r3, #0
 800cbfc:	d018      	beq.n	800cc30 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	68da      	ldr	r2, [r3, #12]
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc06:	441a      	add	r2, r3
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	68da      	ldr	r2, [r3, #12]
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	689b      	ldr	r3, [r3, #8]
 800cc14:	429a      	cmp	r2, r3
 800cc16:	d303      	bcc.n	800cc20 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	681a      	ldr	r2, [r3, #0]
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	68d9      	ldr	r1, [r3, #12]
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc28:	461a      	mov	r2, r3
 800cc2a:	6838      	ldr	r0, [r7, #0]
 800cc2c:	f002 f838 	bl	800eca0 <memcpy>
	}
}
 800cc30:	bf00      	nop
 800cc32:	3708      	adds	r7, #8
 800cc34:	46bd      	mov	sp, r7
 800cc36:	bd80      	pop	{r7, pc}

0800cc38 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800cc38:	b580      	push	{r7, lr}
 800cc3a:	b084      	sub	sp, #16
 800cc3c:	af00      	add	r7, sp, #0
 800cc3e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800cc40:	f001 fc9a 	bl	800e578 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800cc4a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800cc4c:	e011      	b.n	800cc72 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc52:	2b00      	cmp	r3, #0
 800cc54:	d012      	beq.n	800cc7c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	3324      	adds	r3, #36	@ 0x24
 800cc5a:	4618      	mov	r0, r3
 800cc5c:	f000 fd5c 	bl	800d718 <xTaskRemoveFromEventList>
 800cc60:	4603      	mov	r3, r0
 800cc62:	2b00      	cmp	r3, #0
 800cc64:	d001      	beq.n	800cc6a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800cc66:	f000 fe35 	bl	800d8d4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800cc6a:	7bfb      	ldrb	r3, [r7, #15]
 800cc6c:	3b01      	subs	r3, #1
 800cc6e:	b2db      	uxtb	r3, r3
 800cc70:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800cc72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	dce9      	bgt.n	800cc4e <prvUnlockQueue+0x16>
 800cc7a:	e000      	b.n	800cc7e <prvUnlockQueue+0x46>
					break;
 800cc7c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	22ff      	movs	r2, #255	@ 0xff
 800cc82:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800cc86:	f001 fca9 	bl	800e5dc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800cc8a:	f001 fc75 	bl	800e578 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800cc94:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800cc96:	e011      	b.n	800ccbc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	691b      	ldr	r3, [r3, #16]
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	d012      	beq.n	800ccc6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	3310      	adds	r3, #16
 800cca4:	4618      	mov	r0, r3
 800cca6:	f000 fd37 	bl	800d718 <xTaskRemoveFromEventList>
 800ccaa:	4603      	mov	r3, r0
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	d001      	beq.n	800ccb4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800ccb0:	f000 fe10 	bl	800d8d4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800ccb4:	7bbb      	ldrb	r3, [r7, #14]
 800ccb6:	3b01      	subs	r3, #1
 800ccb8:	b2db      	uxtb	r3, r3
 800ccba:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ccbc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	dce9      	bgt.n	800cc98 <prvUnlockQueue+0x60>
 800ccc4:	e000      	b.n	800ccc8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800ccc6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	22ff      	movs	r2, #255	@ 0xff
 800cccc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800ccd0:	f001 fc84 	bl	800e5dc <vPortExitCritical>
}
 800ccd4:	bf00      	nop
 800ccd6:	3710      	adds	r7, #16
 800ccd8:	46bd      	mov	sp, r7
 800ccda:	bd80      	pop	{r7, pc}

0800ccdc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800ccdc:	b580      	push	{r7, lr}
 800ccde:	b084      	sub	sp, #16
 800cce0:	af00      	add	r7, sp, #0
 800cce2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800cce4:	f001 fc48 	bl	800e578 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ccec:	2b00      	cmp	r3, #0
 800ccee:	d102      	bne.n	800ccf6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800ccf0:	2301      	movs	r3, #1
 800ccf2:	60fb      	str	r3, [r7, #12]
 800ccf4:	e001      	b.n	800ccfa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800ccf6:	2300      	movs	r3, #0
 800ccf8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ccfa:	f001 fc6f 	bl	800e5dc <vPortExitCritical>

	return xReturn;
 800ccfe:	68fb      	ldr	r3, [r7, #12]
}
 800cd00:	4618      	mov	r0, r3
 800cd02:	3710      	adds	r7, #16
 800cd04:	46bd      	mov	sp, r7
 800cd06:	bd80      	pop	{r7, pc}

0800cd08 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800cd08:	b580      	push	{r7, lr}
 800cd0a:	b084      	sub	sp, #16
 800cd0c:	af00      	add	r7, sp, #0
 800cd0e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800cd10:	f001 fc32 	bl	800e578 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cd1c:	429a      	cmp	r2, r3
 800cd1e:	d102      	bne.n	800cd26 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800cd20:	2301      	movs	r3, #1
 800cd22:	60fb      	str	r3, [r7, #12]
 800cd24:	e001      	b.n	800cd2a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800cd26:	2300      	movs	r3, #0
 800cd28:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800cd2a:	f001 fc57 	bl	800e5dc <vPortExitCritical>

	return xReturn;
 800cd2e:	68fb      	ldr	r3, [r7, #12]
}
 800cd30:	4618      	mov	r0, r3
 800cd32:	3710      	adds	r7, #16
 800cd34:	46bd      	mov	sp, r7
 800cd36:	bd80      	pop	{r7, pc}

0800cd38 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800cd38:	b480      	push	{r7}
 800cd3a:	b085      	sub	sp, #20
 800cd3c:	af00      	add	r7, sp, #0
 800cd3e:	6078      	str	r0, [r7, #4]
 800cd40:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800cd42:	2300      	movs	r3, #0
 800cd44:	60fb      	str	r3, [r7, #12]
 800cd46:	e014      	b.n	800cd72 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800cd48:	4a0f      	ldr	r2, [pc, #60]	@ (800cd88 <vQueueAddToRegistry+0x50>)
 800cd4a:	68fb      	ldr	r3, [r7, #12]
 800cd4c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d10b      	bne.n	800cd6c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800cd54:	490c      	ldr	r1, [pc, #48]	@ (800cd88 <vQueueAddToRegistry+0x50>)
 800cd56:	68fb      	ldr	r3, [r7, #12]
 800cd58:	683a      	ldr	r2, [r7, #0]
 800cd5a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800cd5e:	4a0a      	ldr	r2, [pc, #40]	@ (800cd88 <vQueueAddToRegistry+0x50>)
 800cd60:	68fb      	ldr	r3, [r7, #12]
 800cd62:	00db      	lsls	r3, r3, #3
 800cd64:	4413      	add	r3, r2
 800cd66:	687a      	ldr	r2, [r7, #4]
 800cd68:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800cd6a:	e006      	b.n	800cd7a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	3301      	adds	r3, #1
 800cd70:	60fb      	str	r3, [r7, #12]
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	2b07      	cmp	r3, #7
 800cd76:	d9e7      	bls.n	800cd48 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800cd78:	bf00      	nop
 800cd7a:	bf00      	nop
 800cd7c:	3714      	adds	r7, #20
 800cd7e:	46bd      	mov	sp, r7
 800cd80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd84:	4770      	bx	lr
 800cd86:	bf00      	nop
 800cd88:	20000e04 	.word	0x20000e04

0800cd8c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800cd8c:	b580      	push	{r7, lr}
 800cd8e:	b086      	sub	sp, #24
 800cd90:	af00      	add	r7, sp, #0
 800cd92:	60f8      	str	r0, [r7, #12]
 800cd94:	60b9      	str	r1, [r7, #8]
 800cd96:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800cd98:	68fb      	ldr	r3, [r7, #12]
 800cd9a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800cd9c:	f001 fbec 	bl	800e578 <vPortEnterCritical>
 800cda0:	697b      	ldr	r3, [r7, #20]
 800cda2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800cda6:	b25b      	sxtb	r3, r3
 800cda8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cdac:	d103      	bne.n	800cdb6 <vQueueWaitForMessageRestricted+0x2a>
 800cdae:	697b      	ldr	r3, [r7, #20]
 800cdb0:	2200      	movs	r2, #0
 800cdb2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cdb6:	697b      	ldr	r3, [r7, #20]
 800cdb8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800cdbc:	b25b      	sxtb	r3, r3
 800cdbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cdc2:	d103      	bne.n	800cdcc <vQueueWaitForMessageRestricted+0x40>
 800cdc4:	697b      	ldr	r3, [r7, #20]
 800cdc6:	2200      	movs	r2, #0
 800cdc8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800cdcc:	f001 fc06 	bl	800e5dc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800cdd0:	697b      	ldr	r3, [r7, #20]
 800cdd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	d106      	bne.n	800cde6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800cdd8:	697b      	ldr	r3, [r7, #20]
 800cdda:	3324      	adds	r3, #36	@ 0x24
 800cddc:	687a      	ldr	r2, [r7, #4]
 800cdde:	68b9      	ldr	r1, [r7, #8]
 800cde0:	4618      	mov	r0, r3
 800cde2:	f000 fc6d 	bl	800d6c0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800cde6:	6978      	ldr	r0, [r7, #20]
 800cde8:	f7ff ff26 	bl	800cc38 <prvUnlockQueue>
	}
 800cdec:	bf00      	nop
 800cdee:	3718      	adds	r7, #24
 800cdf0:	46bd      	mov	sp, r7
 800cdf2:	bd80      	pop	{r7, pc}

0800cdf4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800cdf4:	b580      	push	{r7, lr}
 800cdf6:	b08e      	sub	sp, #56	@ 0x38
 800cdf8:	af04      	add	r7, sp, #16
 800cdfa:	60f8      	str	r0, [r7, #12]
 800cdfc:	60b9      	str	r1, [r7, #8]
 800cdfe:	607a      	str	r2, [r7, #4]
 800ce00:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800ce02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d10b      	bne.n	800ce20 <xTaskCreateStatic+0x2c>
	__asm volatile
 800ce08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce0c:	f383 8811 	msr	BASEPRI, r3
 800ce10:	f3bf 8f6f 	isb	sy
 800ce14:	f3bf 8f4f 	dsb	sy
 800ce18:	623b      	str	r3, [r7, #32]
}
 800ce1a:	bf00      	nop
 800ce1c:	bf00      	nop
 800ce1e:	e7fd      	b.n	800ce1c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800ce20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	d10b      	bne.n	800ce3e <xTaskCreateStatic+0x4a>
	__asm volatile
 800ce26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce2a:	f383 8811 	msr	BASEPRI, r3
 800ce2e:	f3bf 8f6f 	isb	sy
 800ce32:	f3bf 8f4f 	dsb	sy
 800ce36:	61fb      	str	r3, [r7, #28]
}
 800ce38:	bf00      	nop
 800ce3a:	bf00      	nop
 800ce3c:	e7fd      	b.n	800ce3a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800ce3e:	23a8      	movs	r3, #168	@ 0xa8
 800ce40:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800ce42:	693b      	ldr	r3, [r7, #16]
 800ce44:	2ba8      	cmp	r3, #168	@ 0xa8
 800ce46:	d00b      	beq.n	800ce60 <xTaskCreateStatic+0x6c>
	__asm volatile
 800ce48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce4c:	f383 8811 	msr	BASEPRI, r3
 800ce50:	f3bf 8f6f 	isb	sy
 800ce54:	f3bf 8f4f 	dsb	sy
 800ce58:	61bb      	str	r3, [r7, #24]
}
 800ce5a:	bf00      	nop
 800ce5c:	bf00      	nop
 800ce5e:	e7fd      	b.n	800ce5c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800ce60:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800ce62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce64:	2b00      	cmp	r3, #0
 800ce66:	d01e      	beq.n	800cea6 <xTaskCreateStatic+0xb2>
 800ce68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d01b      	beq.n	800cea6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ce6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce70:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800ce72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce74:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ce76:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800ce78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce7a:	2202      	movs	r2, #2
 800ce7c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800ce80:	2300      	movs	r3, #0
 800ce82:	9303      	str	r3, [sp, #12]
 800ce84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce86:	9302      	str	r3, [sp, #8]
 800ce88:	f107 0314 	add.w	r3, r7, #20
 800ce8c:	9301      	str	r3, [sp, #4]
 800ce8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce90:	9300      	str	r3, [sp, #0]
 800ce92:	683b      	ldr	r3, [r7, #0]
 800ce94:	687a      	ldr	r2, [r7, #4]
 800ce96:	68b9      	ldr	r1, [r7, #8]
 800ce98:	68f8      	ldr	r0, [r7, #12]
 800ce9a:	f000 f851 	bl	800cf40 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ce9e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800cea0:	f000 f8f6 	bl	800d090 <prvAddNewTaskToReadyList>
 800cea4:	e001      	b.n	800ceaa <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800cea6:	2300      	movs	r3, #0
 800cea8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800ceaa:	697b      	ldr	r3, [r7, #20]
	}
 800ceac:	4618      	mov	r0, r3
 800ceae:	3728      	adds	r7, #40	@ 0x28
 800ceb0:	46bd      	mov	sp, r7
 800ceb2:	bd80      	pop	{r7, pc}

0800ceb4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800ceb4:	b580      	push	{r7, lr}
 800ceb6:	b08c      	sub	sp, #48	@ 0x30
 800ceb8:	af04      	add	r7, sp, #16
 800ceba:	60f8      	str	r0, [r7, #12]
 800cebc:	60b9      	str	r1, [r7, #8]
 800cebe:	603b      	str	r3, [r7, #0]
 800cec0:	4613      	mov	r3, r2
 800cec2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800cec4:	88fb      	ldrh	r3, [r7, #6]
 800cec6:	009b      	lsls	r3, r3, #2
 800cec8:	4618      	mov	r0, r3
 800ceca:	f001 fc77 	bl	800e7bc <pvPortMalloc>
 800cece:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800ced0:	697b      	ldr	r3, [r7, #20]
 800ced2:	2b00      	cmp	r3, #0
 800ced4:	d00e      	beq.n	800cef4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800ced6:	20a8      	movs	r0, #168	@ 0xa8
 800ced8:	f001 fc70 	bl	800e7bc <pvPortMalloc>
 800cedc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800cede:	69fb      	ldr	r3, [r7, #28]
 800cee0:	2b00      	cmp	r3, #0
 800cee2:	d003      	beq.n	800ceec <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800cee4:	69fb      	ldr	r3, [r7, #28]
 800cee6:	697a      	ldr	r2, [r7, #20]
 800cee8:	631a      	str	r2, [r3, #48]	@ 0x30
 800ceea:	e005      	b.n	800cef8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800ceec:	6978      	ldr	r0, [r7, #20]
 800ceee:	f001 fd33 	bl	800e958 <vPortFree>
 800cef2:	e001      	b.n	800cef8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800cef4:	2300      	movs	r3, #0
 800cef6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800cef8:	69fb      	ldr	r3, [r7, #28]
 800cefa:	2b00      	cmp	r3, #0
 800cefc:	d017      	beq.n	800cf2e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800cefe:	69fb      	ldr	r3, [r7, #28]
 800cf00:	2200      	movs	r2, #0
 800cf02:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800cf06:	88fa      	ldrh	r2, [r7, #6]
 800cf08:	2300      	movs	r3, #0
 800cf0a:	9303      	str	r3, [sp, #12]
 800cf0c:	69fb      	ldr	r3, [r7, #28]
 800cf0e:	9302      	str	r3, [sp, #8]
 800cf10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf12:	9301      	str	r3, [sp, #4]
 800cf14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf16:	9300      	str	r3, [sp, #0]
 800cf18:	683b      	ldr	r3, [r7, #0]
 800cf1a:	68b9      	ldr	r1, [r7, #8]
 800cf1c:	68f8      	ldr	r0, [r7, #12]
 800cf1e:	f000 f80f 	bl	800cf40 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800cf22:	69f8      	ldr	r0, [r7, #28]
 800cf24:	f000 f8b4 	bl	800d090 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800cf28:	2301      	movs	r3, #1
 800cf2a:	61bb      	str	r3, [r7, #24]
 800cf2c:	e002      	b.n	800cf34 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800cf2e:	f04f 33ff 	mov.w	r3, #4294967295
 800cf32:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800cf34:	69bb      	ldr	r3, [r7, #24]
	}
 800cf36:	4618      	mov	r0, r3
 800cf38:	3720      	adds	r7, #32
 800cf3a:	46bd      	mov	sp, r7
 800cf3c:	bd80      	pop	{r7, pc}
	...

0800cf40 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800cf40:	b580      	push	{r7, lr}
 800cf42:	b088      	sub	sp, #32
 800cf44:	af00      	add	r7, sp, #0
 800cf46:	60f8      	str	r0, [r7, #12]
 800cf48:	60b9      	str	r1, [r7, #8]
 800cf4a:	607a      	str	r2, [r7, #4]
 800cf4c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800cf4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf50:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	009b      	lsls	r3, r3, #2
 800cf56:	461a      	mov	r2, r3
 800cf58:	21a5      	movs	r1, #165	@ 0xa5
 800cf5a:	f001 fe1d 	bl	800eb98 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800cf5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf60:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800cf68:	3b01      	subs	r3, #1
 800cf6a:	009b      	lsls	r3, r3, #2
 800cf6c:	4413      	add	r3, r2
 800cf6e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800cf70:	69bb      	ldr	r3, [r7, #24]
 800cf72:	f023 0307 	bic.w	r3, r3, #7
 800cf76:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800cf78:	69bb      	ldr	r3, [r7, #24]
 800cf7a:	f003 0307 	and.w	r3, r3, #7
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d00b      	beq.n	800cf9a <prvInitialiseNewTask+0x5a>
	__asm volatile
 800cf82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf86:	f383 8811 	msr	BASEPRI, r3
 800cf8a:	f3bf 8f6f 	isb	sy
 800cf8e:	f3bf 8f4f 	dsb	sy
 800cf92:	617b      	str	r3, [r7, #20]
}
 800cf94:	bf00      	nop
 800cf96:	bf00      	nop
 800cf98:	e7fd      	b.n	800cf96 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800cf9a:	68bb      	ldr	r3, [r7, #8]
 800cf9c:	2b00      	cmp	r3, #0
 800cf9e:	d01f      	beq.n	800cfe0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800cfa0:	2300      	movs	r3, #0
 800cfa2:	61fb      	str	r3, [r7, #28]
 800cfa4:	e012      	b.n	800cfcc <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cfa6:	68ba      	ldr	r2, [r7, #8]
 800cfa8:	69fb      	ldr	r3, [r7, #28]
 800cfaa:	4413      	add	r3, r2
 800cfac:	7819      	ldrb	r1, [r3, #0]
 800cfae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cfb0:	69fb      	ldr	r3, [r7, #28]
 800cfb2:	4413      	add	r3, r2
 800cfb4:	3334      	adds	r3, #52	@ 0x34
 800cfb6:	460a      	mov	r2, r1
 800cfb8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800cfba:	68ba      	ldr	r2, [r7, #8]
 800cfbc:	69fb      	ldr	r3, [r7, #28]
 800cfbe:	4413      	add	r3, r2
 800cfc0:	781b      	ldrb	r3, [r3, #0]
 800cfc2:	2b00      	cmp	r3, #0
 800cfc4:	d006      	beq.n	800cfd4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800cfc6:	69fb      	ldr	r3, [r7, #28]
 800cfc8:	3301      	adds	r3, #1
 800cfca:	61fb      	str	r3, [r7, #28]
 800cfcc:	69fb      	ldr	r3, [r7, #28]
 800cfce:	2b0f      	cmp	r3, #15
 800cfd0:	d9e9      	bls.n	800cfa6 <prvInitialiseNewTask+0x66>
 800cfd2:	e000      	b.n	800cfd6 <prvInitialiseNewTask+0x96>
			{
				break;
 800cfd4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800cfd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfd8:	2200      	movs	r2, #0
 800cfda:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800cfde:	e003      	b.n	800cfe8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800cfe0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfe2:	2200      	movs	r2, #0
 800cfe4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800cfe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cfea:	2b37      	cmp	r3, #55	@ 0x37
 800cfec:	d901      	bls.n	800cff2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800cfee:	2337      	movs	r3, #55	@ 0x37
 800cff0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800cff2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cff4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cff6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800cff8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cffa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cffc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800cffe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d000:	2200      	movs	r2, #0
 800d002:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800d004:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d006:	3304      	adds	r3, #4
 800d008:	4618      	mov	r0, r3
 800d00a:	f7ff f965 	bl	800c2d8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800d00e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d010:	3318      	adds	r3, #24
 800d012:	4618      	mov	r0, r3
 800d014:	f7ff f960 	bl	800c2d8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800d018:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d01a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d01c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d01e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d020:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800d024:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d026:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800d028:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d02a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d02c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800d02e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d030:	2200      	movs	r2, #0
 800d032:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d036:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d038:	2200      	movs	r2, #0
 800d03a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800d03e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d040:	3354      	adds	r3, #84	@ 0x54
 800d042:	224c      	movs	r2, #76	@ 0x4c
 800d044:	2100      	movs	r1, #0
 800d046:	4618      	mov	r0, r3
 800d048:	f001 fda6 	bl	800eb98 <memset>
 800d04c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d04e:	4a0d      	ldr	r2, [pc, #52]	@ (800d084 <prvInitialiseNewTask+0x144>)
 800d050:	659a      	str	r2, [r3, #88]	@ 0x58
 800d052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d054:	4a0c      	ldr	r2, [pc, #48]	@ (800d088 <prvInitialiseNewTask+0x148>)
 800d056:	65da      	str	r2, [r3, #92]	@ 0x5c
 800d058:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d05a:	4a0c      	ldr	r2, [pc, #48]	@ (800d08c <prvInitialiseNewTask+0x14c>)
 800d05c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800d05e:	683a      	ldr	r2, [r7, #0]
 800d060:	68f9      	ldr	r1, [r7, #12]
 800d062:	69b8      	ldr	r0, [r7, #24]
 800d064:	f001 f95a 	bl	800e31c <pxPortInitialiseStack>
 800d068:	4602      	mov	r2, r0
 800d06a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d06c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800d06e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d070:	2b00      	cmp	r3, #0
 800d072:	d002      	beq.n	800d07a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800d074:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d076:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d078:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d07a:	bf00      	nop
 800d07c:	3720      	adds	r7, #32
 800d07e:	46bd      	mov	sp, r7
 800d080:	bd80      	pop	{r7, pc}
 800d082:	bf00      	nop
 800d084:	20003ba8 	.word	0x20003ba8
 800d088:	20003c10 	.word	0x20003c10
 800d08c:	20003c78 	.word	0x20003c78

0800d090 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800d090:	b580      	push	{r7, lr}
 800d092:	b082      	sub	sp, #8
 800d094:	af00      	add	r7, sp, #0
 800d096:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800d098:	f001 fa6e 	bl	800e578 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800d09c:	4b2d      	ldr	r3, [pc, #180]	@ (800d154 <prvAddNewTaskToReadyList+0xc4>)
 800d09e:	681b      	ldr	r3, [r3, #0]
 800d0a0:	3301      	adds	r3, #1
 800d0a2:	4a2c      	ldr	r2, [pc, #176]	@ (800d154 <prvAddNewTaskToReadyList+0xc4>)
 800d0a4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800d0a6:	4b2c      	ldr	r3, [pc, #176]	@ (800d158 <prvAddNewTaskToReadyList+0xc8>)
 800d0a8:	681b      	ldr	r3, [r3, #0]
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	d109      	bne.n	800d0c2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800d0ae:	4a2a      	ldr	r2, [pc, #168]	@ (800d158 <prvAddNewTaskToReadyList+0xc8>)
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800d0b4:	4b27      	ldr	r3, [pc, #156]	@ (800d154 <prvAddNewTaskToReadyList+0xc4>)
 800d0b6:	681b      	ldr	r3, [r3, #0]
 800d0b8:	2b01      	cmp	r3, #1
 800d0ba:	d110      	bne.n	800d0de <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800d0bc:	f000 fc2e 	bl	800d91c <prvInitialiseTaskLists>
 800d0c0:	e00d      	b.n	800d0de <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800d0c2:	4b26      	ldr	r3, [pc, #152]	@ (800d15c <prvAddNewTaskToReadyList+0xcc>)
 800d0c4:	681b      	ldr	r3, [r3, #0]
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	d109      	bne.n	800d0de <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800d0ca:	4b23      	ldr	r3, [pc, #140]	@ (800d158 <prvAddNewTaskToReadyList+0xc8>)
 800d0cc:	681b      	ldr	r3, [r3, #0]
 800d0ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d0d4:	429a      	cmp	r2, r3
 800d0d6:	d802      	bhi.n	800d0de <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800d0d8:	4a1f      	ldr	r2, [pc, #124]	@ (800d158 <prvAddNewTaskToReadyList+0xc8>)
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800d0de:	4b20      	ldr	r3, [pc, #128]	@ (800d160 <prvAddNewTaskToReadyList+0xd0>)
 800d0e0:	681b      	ldr	r3, [r3, #0]
 800d0e2:	3301      	adds	r3, #1
 800d0e4:	4a1e      	ldr	r2, [pc, #120]	@ (800d160 <prvAddNewTaskToReadyList+0xd0>)
 800d0e6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800d0e8:	4b1d      	ldr	r3, [pc, #116]	@ (800d160 <prvAddNewTaskToReadyList+0xd0>)
 800d0ea:	681a      	ldr	r2, [r3, #0]
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d0f4:	4b1b      	ldr	r3, [pc, #108]	@ (800d164 <prvAddNewTaskToReadyList+0xd4>)
 800d0f6:	681b      	ldr	r3, [r3, #0]
 800d0f8:	429a      	cmp	r2, r3
 800d0fa:	d903      	bls.n	800d104 <prvAddNewTaskToReadyList+0x74>
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d100:	4a18      	ldr	r2, [pc, #96]	@ (800d164 <prvAddNewTaskToReadyList+0xd4>)
 800d102:	6013      	str	r3, [r2, #0]
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d108:	4613      	mov	r3, r2
 800d10a:	009b      	lsls	r3, r3, #2
 800d10c:	4413      	add	r3, r2
 800d10e:	009b      	lsls	r3, r3, #2
 800d110:	4a15      	ldr	r2, [pc, #84]	@ (800d168 <prvAddNewTaskToReadyList+0xd8>)
 800d112:	441a      	add	r2, r3
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	3304      	adds	r3, #4
 800d118:	4619      	mov	r1, r3
 800d11a:	4610      	mov	r0, r2
 800d11c:	f7ff f8e9 	bl	800c2f2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800d120:	f001 fa5c 	bl	800e5dc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800d124:	4b0d      	ldr	r3, [pc, #52]	@ (800d15c <prvAddNewTaskToReadyList+0xcc>)
 800d126:	681b      	ldr	r3, [r3, #0]
 800d128:	2b00      	cmp	r3, #0
 800d12a:	d00e      	beq.n	800d14a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800d12c:	4b0a      	ldr	r3, [pc, #40]	@ (800d158 <prvAddNewTaskToReadyList+0xc8>)
 800d12e:	681b      	ldr	r3, [r3, #0]
 800d130:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d136:	429a      	cmp	r2, r3
 800d138:	d207      	bcs.n	800d14a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800d13a:	4b0c      	ldr	r3, [pc, #48]	@ (800d16c <prvAddNewTaskToReadyList+0xdc>)
 800d13c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d140:	601a      	str	r2, [r3, #0]
 800d142:	f3bf 8f4f 	dsb	sy
 800d146:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d14a:	bf00      	nop
 800d14c:	3708      	adds	r7, #8
 800d14e:	46bd      	mov	sp, r7
 800d150:	bd80      	pop	{r7, pc}
 800d152:	bf00      	nop
 800d154:	20001318 	.word	0x20001318
 800d158:	20000e44 	.word	0x20000e44
 800d15c:	20001324 	.word	0x20001324
 800d160:	20001334 	.word	0x20001334
 800d164:	20001320 	.word	0x20001320
 800d168:	20000e48 	.word	0x20000e48
 800d16c:	e000ed04 	.word	0xe000ed04

0800d170 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800d170:	b580      	push	{r7, lr}
 800d172:	b084      	sub	sp, #16
 800d174:	af00      	add	r7, sp, #0
 800d176:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800d178:	2300      	movs	r3, #0
 800d17a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	2b00      	cmp	r3, #0
 800d180:	d018      	beq.n	800d1b4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800d182:	4b14      	ldr	r3, [pc, #80]	@ (800d1d4 <vTaskDelay+0x64>)
 800d184:	681b      	ldr	r3, [r3, #0]
 800d186:	2b00      	cmp	r3, #0
 800d188:	d00b      	beq.n	800d1a2 <vTaskDelay+0x32>
	__asm volatile
 800d18a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d18e:	f383 8811 	msr	BASEPRI, r3
 800d192:	f3bf 8f6f 	isb	sy
 800d196:	f3bf 8f4f 	dsb	sy
 800d19a:	60bb      	str	r3, [r7, #8]
}
 800d19c:	bf00      	nop
 800d19e:	bf00      	nop
 800d1a0:	e7fd      	b.n	800d19e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800d1a2:	f000 f88b 	bl	800d2bc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800d1a6:	2100      	movs	r1, #0
 800d1a8:	6878      	ldr	r0, [r7, #4]
 800d1aa:	f000 fd09 	bl	800dbc0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800d1ae:	f000 f893 	bl	800d2d8 <xTaskResumeAll>
 800d1b2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800d1b4:	68fb      	ldr	r3, [r7, #12]
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d107      	bne.n	800d1ca <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800d1ba:	4b07      	ldr	r3, [pc, #28]	@ (800d1d8 <vTaskDelay+0x68>)
 800d1bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d1c0:	601a      	str	r2, [r3, #0]
 800d1c2:	f3bf 8f4f 	dsb	sy
 800d1c6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d1ca:	bf00      	nop
 800d1cc:	3710      	adds	r7, #16
 800d1ce:	46bd      	mov	sp, r7
 800d1d0:	bd80      	pop	{r7, pc}
 800d1d2:	bf00      	nop
 800d1d4:	20001340 	.word	0x20001340
 800d1d8:	e000ed04 	.word	0xe000ed04

0800d1dc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800d1dc:	b580      	push	{r7, lr}
 800d1de:	b08a      	sub	sp, #40	@ 0x28
 800d1e0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800d1e2:	2300      	movs	r3, #0
 800d1e4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800d1e6:	2300      	movs	r3, #0
 800d1e8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800d1ea:	463a      	mov	r2, r7
 800d1ec:	1d39      	adds	r1, r7, #4
 800d1ee:	f107 0308 	add.w	r3, r7, #8
 800d1f2:	4618      	mov	r0, r3
 800d1f4:	f7ff f81c 	bl	800c230 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800d1f8:	6839      	ldr	r1, [r7, #0]
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	68ba      	ldr	r2, [r7, #8]
 800d1fe:	9202      	str	r2, [sp, #8]
 800d200:	9301      	str	r3, [sp, #4]
 800d202:	2300      	movs	r3, #0
 800d204:	9300      	str	r3, [sp, #0]
 800d206:	2300      	movs	r3, #0
 800d208:	460a      	mov	r2, r1
 800d20a:	4924      	ldr	r1, [pc, #144]	@ (800d29c <vTaskStartScheduler+0xc0>)
 800d20c:	4824      	ldr	r0, [pc, #144]	@ (800d2a0 <vTaskStartScheduler+0xc4>)
 800d20e:	f7ff fdf1 	bl	800cdf4 <xTaskCreateStatic>
 800d212:	4603      	mov	r3, r0
 800d214:	4a23      	ldr	r2, [pc, #140]	@ (800d2a4 <vTaskStartScheduler+0xc8>)
 800d216:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800d218:	4b22      	ldr	r3, [pc, #136]	@ (800d2a4 <vTaskStartScheduler+0xc8>)
 800d21a:	681b      	ldr	r3, [r3, #0]
 800d21c:	2b00      	cmp	r3, #0
 800d21e:	d002      	beq.n	800d226 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800d220:	2301      	movs	r3, #1
 800d222:	617b      	str	r3, [r7, #20]
 800d224:	e001      	b.n	800d22a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800d226:	2300      	movs	r3, #0
 800d228:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800d22a:	697b      	ldr	r3, [r7, #20]
 800d22c:	2b01      	cmp	r3, #1
 800d22e:	d102      	bne.n	800d236 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800d230:	f000 fd1a 	bl	800dc68 <xTimerCreateTimerTask>
 800d234:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800d236:	697b      	ldr	r3, [r7, #20]
 800d238:	2b01      	cmp	r3, #1
 800d23a:	d11b      	bne.n	800d274 <vTaskStartScheduler+0x98>
	__asm volatile
 800d23c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d240:	f383 8811 	msr	BASEPRI, r3
 800d244:	f3bf 8f6f 	isb	sy
 800d248:	f3bf 8f4f 	dsb	sy
 800d24c:	613b      	str	r3, [r7, #16]
}
 800d24e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d250:	4b15      	ldr	r3, [pc, #84]	@ (800d2a8 <vTaskStartScheduler+0xcc>)
 800d252:	681b      	ldr	r3, [r3, #0]
 800d254:	3354      	adds	r3, #84	@ 0x54
 800d256:	4a15      	ldr	r2, [pc, #84]	@ (800d2ac <vTaskStartScheduler+0xd0>)
 800d258:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800d25a:	4b15      	ldr	r3, [pc, #84]	@ (800d2b0 <vTaskStartScheduler+0xd4>)
 800d25c:	f04f 32ff 	mov.w	r2, #4294967295
 800d260:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800d262:	4b14      	ldr	r3, [pc, #80]	@ (800d2b4 <vTaskStartScheduler+0xd8>)
 800d264:	2201      	movs	r2, #1
 800d266:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800d268:	4b13      	ldr	r3, [pc, #76]	@ (800d2b8 <vTaskStartScheduler+0xdc>)
 800d26a:	2200      	movs	r2, #0
 800d26c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800d26e:	f001 f8df 	bl	800e430 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800d272:	e00f      	b.n	800d294 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800d274:	697b      	ldr	r3, [r7, #20]
 800d276:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d27a:	d10b      	bne.n	800d294 <vTaskStartScheduler+0xb8>
	__asm volatile
 800d27c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d280:	f383 8811 	msr	BASEPRI, r3
 800d284:	f3bf 8f6f 	isb	sy
 800d288:	f3bf 8f4f 	dsb	sy
 800d28c:	60fb      	str	r3, [r7, #12]
}
 800d28e:	bf00      	nop
 800d290:	bf00      	nop
 800d292:	e7fd      	b.n	800d290 <vTaskStartScheduler+0xb4>
}
 800d294:	bf00      	nop
 800d296:	3718      	adds	r7, #24
 800d298:	46bd      	mov	sp, r7
 800d29a:	bd80      	pop	{r7, pc}
 800d29c:	0800eda4 	.word	0x0800eda4
 800d2a0:	0800d8ed 	.word	0x0800d8ed
 800d2a4:	2000133c 	.word	0x2000133c
 800d2a8:	20000e44 	.word	0x20000e44
 800d2ac:	20000018 	.word	0x20000018
 800d2b0:	20001338 	.word	0x20001338
 800d2b4:	20001324 	.word	0x20001324
 800d2b8:	2000131c 	.word	0x2000131c

0800d2bc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800d2bc:	b480      	push	{r7}
 800d2be:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800d2c0:	4b04      	ldr	r3, [pc, #16]	@ (800d2d4 <vTaskSuspendAll+0x18>)
 800d2c2:	681b      	ldr	r3, [r3, #0]
 800d2c4:	3301      	adds	r3, #1
 800d2c6:	4a03      	ldr	r2, [pc, #12]	@ (800d2d4 <vTaskSuspendAll+0x18>)
 800d2c8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800d2ca:	bf00      	nop
 800d2cc:	46bd      	mov	sp, r7
 800d2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2d2:	4770      	bx	lr
 800d2d4:	20001340 	.word	0x20001340

0800d2d8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800d2d8:	b580      	push	{r7, lr}
 800d2da:	b084      	sub	sp, #16
 800d2dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800d2de:	2300      	movs	r3, #0
 800d2e0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800d2e2:	2300      	movs	r3, #0
 800d2e4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800d2e6:	4b42      	ldr	r3, [pc, #264]	@ (800d3f0 <xTaskResumeAll+0x118>)
 800d2e8:	681b      	ldr	r3, [r3, #0]
 800d2ea:	2b00      	cmp	r3, #0
 800d2ec:	d10b      	bne.n	800d306 <xTaskResumeAll+0x2e>
	__asm volatile
 800d2ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d2f2:	f383 8811 	msr	BASEPRI, r3
 800d2f6:	f3bf 8f6f 	isb	sy
 800d2fa:	f3bf 8f4f 	dsb	sy
 800d2fe:	603b      	str	r3, [r7, #0]
}
 800d300:	bf00      	nop
 800d302:	bf00      	nop
 800d304:	e7fd      	b.n	800d302 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800d306:	f001 f937 	bl	800e578 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800d30a:	4b39      	ldr	r3, [pc, #228]	@ (800d3f0 <xTaskResumeAll+0x118>)
 800d30c:	681b      	ldr	r3, [r3, #0]
 800d30e:	3b01      	subs	r3, #1
 800d310:	4a37      	ldr	r2, [pc, #220]	@ (800d3f0 <xTaskResumeAll+0x118>)
 800d312:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d314:	4b36      	ldr	r3, [pc, #216]	@ (800d3f0 <xTaskResumeAll+0x118>)
 800d316:	681b      	ldr	r3, [r3, #0]
 800d318:	2b00      	cmp	r3, #0
 800d31a:	d162      	bne.n	800d3e2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800d31c:	4b35      	ldr	r3, [pc, #212]	@ (800d3f4 <xTaskResumeAll+0x11c>)
 800d31e:	681b      	ldr	r3, [r3, #0]
 800d320:	2b00      	cmp	r3, #0
 800d322:	d05e      	beq.n	800d3e2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d324:	e02f      	b.n	800d386 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d326:	4b34      	ldr	r3, [pc, #208]	@ (800d3f8 <xTaskResumeAll+0x120>)
 800d328:	68db      	ldr	r3, [r3, #12]
 800d32a:	68db      	ldr	r3, [r3, #12]
 800d32c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d32e:	68fb      	ldr	r3, [r7, #12]
 800d330:	3318      	adds	r3, #24
 800d332:	4618      	mov	r0, r3
 800d334:	f7ff f83a 	bl	800c3ac <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d338:	68fb      	ldr	r3, [r7, #12]
 800d33a:	3304      	adds	r3, #4
 800d33c:	4618      	mov	r0, r3
 800d33e:	f7ff f835 	bl	800c3ac <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d342:	68fb      	ldr	r3, [r7, #12]
 800d344:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d346:	4b2d      	ldr	r3, [pc, #180]	@ (800d3fc <xTaskResumeAll+0x124>)
 800d348:	681b      	ldr	r3, [r3, #0]
 800d34a:	429a      	cmp	r2, r3
 800d34c:	d903      	bls.n	800d356 <xTaskResumeAll+0x7e>
 800d34e:	68fb      	ldr	r3, [r7, #12]
 800d350:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d352:	4a2a      	ldr	r2, [pc, #168]	@ (800d3fc <xTaskResumeAll+0x124>)
 800d354:	6013      	str	r3, [r2, #0]
 800d356:	68fb      	ldr	r3, [r7, #12]
 800d358:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d35a:	4613      	mov	r3, r2
 800d35c:	009b      	lsls	r3, r3, #2
 800d35e:	4413      	add	r3, r2
 800d360:	009b      	lsls	r3, r3, #2
 800d362:	4a27      	ldr	r2, [pc, #156]	@ (800d400 <xTaskResumeAll+0x128>)
 800d364:	441a      	add	r2, r3
 800d366:	68fb      	ldr	r3, [r7, #12]
 800d368:	3304      	adds	r3, #4
 800d36a:	4619      	mov	r1, r3
 800d36c:	4610      	mov	r0, r2
 800d36e:	f7fe ffc0 	bl	800c2f2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d376:	4b23      	ldr	r3, [pc, #140]	@ (800d404 <xTaskResumeAll+0x12c>)
 800d378:	681b      	ldr	r3, [r3, #0]
 800d37a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d37c:	429a      	cmp	r2, r3
 800d37e:	d302      	bcc.n	800d386 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800d380:	4b21      	ldr	r3, [pc, #132]	@ (800d408 <xTaskResumeAll+0x130>)
 800d382:	2201      	movs	r2, #1
 800d384:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d386:	4b1c      	ldr	r3, [pc, #112]	@ (800d3f8 <xTaskResumeAll+0x120>)
 800d388:	681b      	ldr	r3, [r3, #0]
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d1cb      	bne.n	800d326 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800d38e:	68fb      	ldr	r3, [r7, #12]
 800d390:	2b00      	cmp	r3, #0
 800d392:	d001      	beq.n	800d398 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800d394:	f000 fb66 	bl	800da64 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800d398:	4b1c      	ldr	r3, [pc, #112]	@ (800d40c <xTaskResumeAll+0x134>)
 800d39a:	681b      	ldr	r3, [r3, #0]
 800d39c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	2b00      	cmp	r3, #0
 800d3a2:	d010      	beq.n	800d3c6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800d3a4:	f000 f846 	bl	800d434 <xTaskIncrementTick>
 800d3a8:	4603      	mov	r3, r0
 800d3aa:	2b00      	cmp	r3, #0
 800d3ac:	d002      	beq.n	800d3b4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800d3ae:	4b16      	ldr	r3, [pc, #88]	@ (800d408 <xTaskResumeAll+0x130>)
 800d3b0:	2201      	movs	r2, #1
 800d3b2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	3b01      	subs	r3, #1
 800d3b8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	d1f1      	bne.n	800d3a4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800d3c0:	4b12      	ldr	r3, [pc, #72]	@ (800d40c <xTaskResumeAll+0x134>)
 800d3c2:	2200      	movs	r2, #0
 800d3c4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800d3c6:	4b10      	ldr	r3, [pc, #64]	@ (800d408 <xTaskResumeAll+0x130>)
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	d009      	beq.n	800d3e2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800d3ce:	2301      	movs	r3, #1
 800d3d0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800d3d2:	4b0f      	ldr	r3, [pc, #60]	@ (800d410 <xTaskResumeAll+0x138>)
 800d3d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d3d8:	601a      	str	r2, [r3, #0]
 800d3da:	f3bf 8f4f 	dsb	sy
 800d3de:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d3e2:	f001 f8fb 	bl	800e5dc <vPortExitCritical>

	return xAlreadyYielded;
 800d3e6:	68bb      	ldr	r3, [r7, #8]
}
 800d3e8:	4618      	mov	r0, r3
 800d3ea:	3710      	adds	r7, #16
 800d3ec:	46bd      	mov	sp, r7
 800d3ee:	bd80      	pop	{r7, pc}
 800d3f0:	20001340 	.word	0x20001340
 800d3f4:	20001318 	.word	0x20001318
 800d3f8:	200012d8 	.word	0x200012d8
 800d3fc:	20001320 	.word	0x20001320
 800d400:	20000e48 	.word	0x20000e48
 800d404:	20000e44 	.word	0x20000e44
 800d408:	2000132c 	.word	0x2000132c
 800d40c:	20001328 	.word	0x20001328
 800d410:	e000ed04 	.word	0xe000ed04

0800d414 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800d414:	b480      	push	{r7}
 800d416:	b083      	sub	sp, #12
 800d418:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800d41a:	4b05      	ldr	r3, [pc, #20]	@ (800d430 <xTaskGetTickCount+0x1c>)
 800d41c:	681b      	ldr	r3, [r3, #0]
 800d41e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800d420:	687b      	ldr	r3, [r7, #4]
}
 800d422:	4618      	mov	r0, r3
 800d424:	370c      	adds	r7, #12
 800d426:	46bd      	mov	sp, r7
 800d428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d42c:	4770      	bx	lr
 800d42e:	bf00      	nop
 800d430:	2000131c 	.word	0x2000131c

0800d434 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800d434:	b580      	push	{r7, lr}
 800d436:	b086      	sub	sp, #24
 800d438:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800d43a:	2300      	movs	r3, #0
 800d43c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d43e:	4b4f      	ldr	r3, [pc, #316]	@ (800d57c <xTaskIncrementTick+0x148>)
 800d440:	681b      	ldr	r3, [r3, #0]
 800d442:	2b00      	cmp	r3, #0
 800d444:	f040 8090 	bne.w	800d568 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800d448:	4b4d      	ldr	r3, [pc, #308]	@ (800d580 <xTaskIncrementTick+0x14c>)
 800d44a:	681b      	ldr	r3, [r3, #0]
 800d44c:	3301      	adds	r3, #1
 800d44e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800d450:	4a4b      	ldr	r2, [pc, #300]	@ (800d580 <xTaskIncrementTick+0x14c>)
 800d452:	693b      	ldr	r3, [r7, #16]
 800d454:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800d456:	693b      	ldr	r3, [r7, #16]
 800d458:	2b00      	cmp	r3, #0
 800d45a:	d121      	bne.n	800d4a0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800d45c:	4b49      	ldr	r3, [pc, #292]	@ (800d584 <xTaskIncrementTick+0x150>)
 800d45e:	681b      	ldr	r3, [r3, #0]
 800d460:	681b      	ldr	r3, [r3, #0]
 800d462:	2b00      	cmp	r3, #0
 800d464:	d00b      	beq.n	800d47e <xTaskIncrementTick+0x4a>
	__asm volatile
 800d466:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d46a:	f383 8811 	msr	BASEPRI, r3
 800d46e:	f3bf 8f6f 	isb	sy
 800d472:	f3bf 8f4f 	dsb	sy
 800d476:	603b      	str	r3, [r7, #0]
}
 800d478:	bf00      	nop
 800d47a:	bf00      	nop
 800d47c:	e7fd      	b.n	800d47a <xTaskIncrementTick+0x46>
 800d47e:	4b41      	ldr	r3, [pc, #260]	@ (800d584 <xTaskIncrementTick+0x150>)
 800d480:	681b      	ldr	r3, [r3, #0]
 800d482:	60fb      	str	r3, [r7, #12]
 800d484:	4b40      	ldr	r3, [pc, #256]	@ (800d588 <xTaskIncrementTick+0x154>)
 800d486:	681b      	ldr	r3, [r3, #0]
 800d488:	4a3e      	ldr	r2, [pc, #248]	@ (800d584 <xTaskIncrementTick+0x150>)
 800d48a:	6013      	str	r3, [r2, #0]
 800d48c:	4a3e      	ldr	r2, [pc, #248]	@ (800d588 <xTaskIncrementTick+0x154>)
 800d48e:	68fb      	ldr	r3, [r7, #12]
 800d490:	6013      	str	r3, [r2, #0]
 800d492:	4b3e      	ldr	r3, [pc, #248]	@ (800d58c <xTaskIncrementTick+0x158>)
 800d494:	681b      	ldr	r3, [r3, #0]
 800d496:	3301      	adds	r3, #1
 800d498:	4a3c      	ldr	r2, [pc, #240]	@ (800d58c <xTaskIncrementTick+0x158>)
 800d49a:	6013      	str	r3, [r2, #0]
 800d49c:	f000 fae2 	bl	800da64 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800d4a0:	4b3b      	ldr	r3, [pc, #236]	@ (800d590 <xTaskIncrementTick+0x15c>)
 800d4a2:	681b      	ldr	r3, [r3, #0]
 800d4a4:	693a      	ldr	r2, [r7, #16]
 800d4a6:	429a      	cmp	r2, r3
 800d4a8:	d349      	bcc.n	800d53e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d4aa:	4b36      	ldr	r3, [pc, #216]	@ (800d584 <xTaskIncrementTick+0x150>)
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	681b      	ldr	r3, [r3, #0]
 800d4b0:	2b00      	cmp	r3, #0
 800d4b2:	d104      	bne.n	800d4be <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d4b4:	4b36      	ldr	r3, [pc, #216]	@ (800d590 <xTaskIncrementTick+0x15c>)
 800d4b6:	f04f 32ff 	mov.w	r2, #4294967295
 800d4ba:	601a      	str	r2, [r3, #0]
					break;
 800d4bc:	e03f      	b.n	800d53e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d4be:	4b31      	ldr	r3, [pc, #196]	@ (800d584 <xTaskIncrementTick+0x150>)
 800d4c0:	681b      	ldr	r3, [r3, #0]
 800d4c2:	68db      	ldr	r3, [r3, #12]
 800d4c4:	68db      	ldr	r3, [r3, #12]
 800d4c6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800d4c8:	68bb      	ldr	r3, [r7, #8]
 800d4ca:	685b      	ldr	r3, [r3, #4]
 800d4cc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800d4ce:	693a      	ldr	r2, [r7, #16]
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	429a      	cmp	r2, r3
 800d4d4:	d203      	bcs.n	800d4de <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800d4d6:	4a2e      	ldr	r2, [pc, #184]	@ (800d590 <xTaskIncrementTick+0x15c>)
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800d4dc:	e02f      	b.n	800d53e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d4de:	68bb      	ldr	r3, [r7, #8]
 800d4e0:	3304      	adds	r3, #4
 800d4e2:	4618      	mov	r0, r3
 800d4e4:	f7fe ff62 	bl	800c3ac <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d4e8:	68bb      	ldr	r3, [r7, #8]
 800d4ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d004      	beq.n	800d4fa <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d4f0:	68bb      	ldr	r3, [r7, #8]
 800d4f2:	3318      	adds	r3, #24
 800d4f4:	4618      	mov	r0, r3
 800d4f6:	f7fe ff59 	bl	800c3ac <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800d4fa:	68bb      	ldr	r3, [r7, #8]
 800d4fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d4fe:	4b25      	ldr	r3, [pc, #148]	@ (800d594 <xTaskIncrementTick+0x160>)
 800d500:	681b      	ldr	r3, [r3, #0]
 800d502:	429a      	cmp	r2, r3
 800d504:	d903      	bls.n	800d50e <xTaskIncrementTick+0xda>
 800d506:	68bb      	ldr	r3, [r7, #8]
 800d508:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d50a:	4a22      	ldr	r2, [pc, #136]	@ (800d594 <xTaskIncrementTick+0x160>)
 800d50c:	6013      	str	r3, [r2, #0]
 800d50e:	68bb      	ldr	r3, [r7, #8]
 800d510:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d512:	4613      	mov	r3, r2
 800d514:	009b      	lsls	r3, r3, #2
 800d516:	4413      	add	r3, r2
 800d518:	009b      	lsls	r3, r3, #2
 800d51a:	4a1f      	ldr	r2, [pc, #124]	@ (800d598 <xTaskIncrementTick+0x164>)
 800d51c:	441a      	add	r2, r3
 800d51e:	68bb      	ldr	r3, [r7, #8]
 800d520:	3304      	adds	r3, #4
 800d522:	4619      	mov	r1, r3
 800d524:	4610      	mov	r0, r2
 800d526:	f7fe fee4 	bl	800c2f2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d52a:	68bb      	ldr	r3, [r7, #8]
 800d52c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d52e:	4b1b      	ldr	r3, [pc, #108]	@ (800d59c <xTaskIncrementTick+0x168>)
 800d530:	681b      	ldr	r3, [r3, #0]
 800d532:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d534:	429a      	cmp	r2, r3
 800d536:	d3b8      	bcc.n	800d4aa <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800d538:	2301      	movs	r3, #1
 800d53a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d53c:	e7b5      	b.n	800d4aa <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800d53e:	4b17      	ldr	r3, [pc, #92]	@ (800d59c <xTaskIncrementTick+0x168>)
 800d540:	681b      	ldr	r3, [r3, #0]
 800d542:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d544:	4914      	ldr	r1, [pc, #80]	@ (800d598 <xTaskIncrementTick+0x164>)
 800d546:	4613      	mov	r3, r2
 800d548:	009b      	lsls	r3, r3, #2
 800d54a:	4413      	add	r3, r2
 800d54c:	009b      	lsls	r3, r3, #2
 800d54e:	440b      	add	r3, r1
 800d550:	681b      	ldr	r3, [r3, #0]
 800d552:	2b01      	cmp	r3, #1
 800d554:	d901      	bls.n	800d55a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800d556:	2301      	movs	r3, #1
 800d558:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800d55a:	4b11      	ldr	r3, [pc, #68]	@ (800d5a0 <xTaskIncrementTick+0x16c>)
 800d55c:	681b      	ldr	r3, [r3, #0]
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d007      	beq.n	800d572 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800d562:	2301      	movs	r3, #1
 800d564:	617b      	str	r3, [r7, #20]
 800d566:	e004      	b.n	800d572 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800d568:	4b0e      	ldr	r3, [pc, #56]	@ (800d5a4 <xTaskIncrementTick+0x170>)
 800d56a:	681b      	ldr	r3, [r3, #0]
 800d56c:	3301      	adds	r3, #1
 800d56e:	4a0d      	ldr	r2, [pc, #52]	@ (800d5a4 <xTaskIncrementTick+0x170>)
 800d570:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800d572:	697b      	ldr	r3, [r7, #20]
}
 800d574:	4618      	mov	r0, r3
 800d576:	3718      	adds	r7, #24
 800d578:	46bd      	mov	sp, r7
 800d57a:	bd80      	pop	{r7, pc}
 800d57c:	20001340 	.word	0x20001340
 800d580:	2000131c 	.word	0x2000131c
 800d584:	200012d0 	.word	0x200012d0
 800d588:	200012d4 	.word	0x200012d4
 800d58c:	20001330 	.word	0x20001330
 800d590:	20001338 	.word	0x20001338
 800d594:	20001320 	.word	0x20001320
 800d598:	20000e48 	.word	0x20000e48
 800d59c:	20000e44 	.word	0x20000e44
 800d5a0:	2000132c 	.word	0x2000132c
 800d5a4:	20001328 	.word	0x20001328

0800d5a8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800d5a8:	b480      	push	{r7}
 800d5aa:	b085      	sub	sp, #20
 800d5ac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800d5ae:	4b2b      	ldr	r3, [pc, #172]	@ (800d65c <vTaskSwitchContext+0xb4>)
 800d5b0:	681b      	ldr	r3, [r3, #0]
 800d5b2:	2b00      	cmp	r3, #0
 800d5b4:	d003      	beq.n	800d5be <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800d5b6:	4b2a      	ldr	r3, [pc, #168]	@ (800d660 <vTaskSwitchContext+0xb8>)
 800d5b8:	2201      	movs	r2, #1
 800d5ba:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800d5bc:	e047      	b.n	800d64e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800d5be:	4b28      	ldr	r3, [pc, #160]	@ (800d660 <vTaskSwitchContext+0xb8>)
 800d5c0:	2200      	movs	r2, #0
 800d5c2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d5c4:	4b27      	ldr	r3, [pc, #156]	@ (800d664 <vTaskSwitchContext+0xbc>)
 800d5c6:	681b      	ldr	r3, [r3, #0]
 800d5c8:	60fb      	str	r3, [r7, #12]
 800d5ca:	e011      	b.n	800d5f0 <vTaskSwitchContext+0x48>
 800d5cc:	68fb      	ldr	r3, [r7, #12]
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	d10b      	bne.n	800d5ea <vTaskSwitchContext+0x42>
	__asm volatile
 800d5d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d5d6:	f383 8811 	msr	BASEPRI, r3
 800d5da:	f3bf 8f6f 	isb	sy
 800d5de:	f3bf 8f4f 	dsb	sy
 800d5e2:	607b      	str	r3, [r7, #4]
}
 800d5e4:	bf00      	nop
 800d5e6:	bf00      	nop
 800d5e8:	e7fd      	b.n	800d5e6 <vTaskSwitchContext+0x3e>
 800d5ea:	68fb      	ldr	r3, [r7, #12]
 800d5ec:	3b01      	subs	r3, #1
 800d5ee:	60fb      	str	r3, [r7, #12]
 800d5f0:	491d      	ldr	r1, [pc, #116]	@ (800d668 <vTaskSwitchContext+0xc0>)
 800d5f2:	68fa      	ldr	r2, [r7, #12]
 800d5f4:	4613      	mov	r3, r2
 800d5f6:	009b      	lsls	r3, r3, #2
 800d5f8:	4413      	add	r3, r2
 800d5fa:	009b      	lsls	r3, r3, #2
 800d5fc:	440b      	add	r3, r1
 800d5fe:	681b      	ldr	r3, [r3, #0]
 800d600:	2b00      	cmp	r3, #0
 800d602:	d0e3      	beq.n	800d5cc <vTaskSwitchContext+0x24>
 800d604:	68fa      	ldr	r2, [r7, #12]
 800d606:	4613      	mov	r3, r2
 800d608:	009b      	lsls	r3, r3, #2
 800d60a:	4413      	add	r3, r2
 800d60c:	009b      	lsls	r3, r3, #2
 800d60e:	4a16      	ldr	r2, [pc, #88]	@ (800d668 <vTaskSwitchContext+0xc0>)
 800d610:	4413      	add	r3, r2
 800d612:	60bb      	str	r3, [r7, #8]
 800d614:	68bb      	ldr	r3, [r7, #8]
 800d616:	685b      	ldr	r3, [r3, #4]
 800d618:	685a      	ldr	r2, [r3, #4]
 800d61a:	68bb      	ldr	r3, [r7, #8]
 800d61c:	605a      	str	r2, [r3, #4]
 800d61e:	68bb      	ldr	r3, [r7, #8]
 800d620:	685a      	ldr	r2, [r3, #4]
 800d622:	68bb      	ldr	r3, [r7, #8]
 800d624:	3308      	adds	r3, #8
 800d626:	429a      	cmp	r2, r3
 800d628:	d104      	bne.n	800d634 <vTaskSwitchContext+0x8c>
 800d62a:	68bb      	ldr	r3, [r7, #8]
 800d62c:	685b      	ldr	r3, [r3, #4]
 800d62e:	685a      	ldr	r2, [r3, #4]
 800d630:	68bb      	ldr	r3, [r7, #8]
 800d632:	605a      	str	r2, [r3, #4]
 800d634:	68bb      	ldr	r3, [r7, #8]
 800d636:	685b      	ldr	r3, [r3, #4]
 800d638:	68db      	ldr	r3, [r3, #12]
 800d63a:	4a0c      	ldr	r2, [pc, #48]	@ (800d66c <vTaskSwitchContext+0xc4>)
 800d63c:	6013      	str	r3, [r2, #0]
 800d63e:	4a09      	ldr	r2, [pc, #36]	@ (800d664 <vTaskSwitchContext+0xbc>)
 800d640:	68fb      	ldr	r3, [r7, #12]
 800d642:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d644:	4b09      	ldr	r3, [pc, #36]	@ (800d66c <vTaskSwitchContext+0xc4>)
 800d646:	681b      	ldr	r3, [r3, #0]
 800d648:	3354      	adds	r3, #84	@ 0x54
 800d64a:	4a09      	ldr	r2, [pc, #36]	@ (800d670 <vTaskSwitchContext+0xc8>)
 800d64c:	6013      	str	r3, [r2, #0]
}
 800d64e:	bf00      	nop
 800d650:	3714      	adds	r7, #20
 800d652:	46bd      	mov	sp, r7
 800d654:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d658:	4770      	bx	lr
 800d65a:	bf00      	nop
 800d65c:	20001340 	.word	0x20001340
 800d660:	2000132c 	.word	0x2000132c
 800d664:	20001320 	.word	0x20001320
 800d668:	20000e48 	.word	0x20000e48
 800d66c:	20000e44 	.word	0x20000e44
 800d670:	20000018 	.word	0x20000018

0800d674 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800d674:	b580      	push	{r7, lr}
 800d676:	b084      	sub	sp, #16
 800d678:	af00      	add	r7, sp, #0
 800d67a:	6078      	str	r0, [r7, #4]
 800d67c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	2b00      	cmp	r3, #0
 800d682:	d10b      	bne.n	800d69c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800d684:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d688:	f383 8811 	msr	BASEPRI, r3
 800d68c:	f3bf 8f6f 	isb	sy
 800d690:	f3bf 8f4f 	dsb	sy
 800d694:	60fb      	str	r3, [r7, #12]
}
 800d696:	bf00      	nop
 800d698:	bf00      	nop
 800d69a:	e7fd      	b.n	800d698 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d69c:	4b07      	ldr	r3, [pc, #28]	@ (800d6bc <vTaskPlaceOnEventList+0x48>)
 800d69e:	681b      	ldr	r3, [r3, #0]
 800d6a0:	3318      	adds	r3, #24
 800d6a2:	4619      	mov	r1, r3
 800d6a4:	6878      	ldr	r0, [r7, #4]
 800d6a6:	f7fe fe48 	bl	800c33a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800d6aa:	2101      	movs	r1, #1
 800d6ac:	6838      	ldr	r0, [r7, #0]
 800d6ae:	f000 fa87 	bl	800dbc0 <prvAddCurrentTaskToDelayedList>
}
 800d6b2:	bf00      	nop
 800d6b4:	3710      	adds	r7, #16
 800d6b6:	46bd      	mov	sp, r7
 800d6b8:	bd80      	pop	{r7, pc}
 800d6ba:	bf00      	nop
 800d6bc:	20000e44 	.word	0x20000e44

0800d6c0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800d6c0:	b580      	push	{r7, lr}
 800d6c2:	b086      	sub	sp, #24
 800d6c4:	af00      	add	r7, sp, #0
 800d6c6:	60f8      	str	r0, [r7, #12]
 800d6c8:	60b9      	str	r1, [r7, #8]
 800d6ca:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800d6cc:	68fb      	ldr	r3, [r7, #12]
 800d6ce:	2b00      	cmp	r3, #0
 800d6d0:	d10b      	bne.n	800d6ea <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800d6d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d6d6:	f383 8811 	msr	BASEPRI, r3
 800d6da:	f3bf 8f6f 	isb	sy
 800d6de:	f3bf 8f4f 	dsb	sy
 800d6e2:	617b      	str	r3, [r7, #20]
}
 800d6e4:	bf00      	nop
 800d6e6:	bf00      	nop
 800d6e8:	e7fd      	b.n	800d6e6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d6ea:	4b0a      	ldr	r3, [pc, #40]	@ (800d714 <vTaskPlaceOnEventListRestricted+0x54>)
 800d6ec:	681b      	ldr	r3, [r3, #0]
 800d6ee:	3318      	adds	r3, #24
 800d6f0:	4619      	mov	r1, r3
 800d6f2:	68f8      	ldr	r0, [r7, #12]
 800d6f4:	f7fe fdfd 	bl	800c2f2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	d002      	beq.n	800d704 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800d6fe:	f04f 33ff 	mov.w	r3, #4294967295
 800d702:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800d704:	6879      	ldr	r1, [r7, #4]
 800d706:	68b8      	ldr	r0, [r7, #8]
 800d708:	f000 fa5a 	bl	800dbc0 <prvAddCurrentTaskToDelayedList>
	}
 800d70c:	bf00      	nop
 800d70e:	3718      	adds	r7, #24
 800d710:	46bd      	mov	sp, r7
 800d712:	bd80      	pop	{r7, pc}
 800d714:	20000e44 	.word	0x20000e44

0800d718 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800d718:	b580      	push	{r7, lr}
 800d71a:	b086      	sub	sp, #24
 800d71c:	af00      	add	r7, sp, #0
 800d71e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	68db      	ldr	r3, [r3, #12]
 800d724:	68db      	ldr	r3, [r3, #12]
 800d726:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800d728:	693b      	ldr	r3, [r7, #16]
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d10b      	bne.n	800d746 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800d72e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d732:	f383 8811 	msr	BASEPRI, r3
 800d736:	f3bf 8f6f 	isb	sy
 800d73a:	f3bf 8f4f 	dsb	sy
 800d73e:	60fb      	str	r3, [r7, #12]
}
 800d740:	bf00      	nop
 800d742:	bf00      	nop
 800d744:	e7fd      	b.n	800d742 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800d746:	693b      	ldr	r3, [r7, #16]
 800d748:	3318      	adds	r3, #24
 800d74a:	4618      	mov	r0, r3
 800d74c:	f7fe fe2e 	bl	800c3ac <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d750:	4b1d      	ldr	r3, [pc, #116]	@ (800d7c8 <xTaskRemoveFromEventList+0xb0>)
 800d752:	681b      	ldr	r3, [r3, #0]
 800d754:	2b00      	cmp	r3, #0
 800d756:	d11d      	bne.n	800d794 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800d758:	693b      	ldr	r3, [r7, #16]
 800d75a:	3304      	adds	r3, #4
 800d75c:	4618      	mov	r0, r3
 800d75e:	f7fe fe25 	bl	800c3ac <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800d762:	693b      	ldr	r3, [r7, #16]
 800d764:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d766:	4b19      	ldr	r3, [pc, #100]	@ (800d7cc <xTaskRemoveFromEventList+0xb4>)
 800d768:	681b      	ldr	r3, [r3, #0]
 800d76a:	429a      	cmp	r2, r3
 800d76c:	d903      	bls.n	800d776 <xTaskRemoveFromEventList+0x5e>
 800d76e:	693b      	ldr	r3, [r7, #16]
 800d770:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d772:	4a16      	ldr	r2, [pc, #88]	@ (800d7cc <xTaskRemoveFromEventList+0xb4>)
 800d774:	6013      	str	r3, [r2, #0]
 800d776:	693b      	ldr	r3, [r7, #16]
 800d778:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d77a:	4613      	mov	r3, r2
 800d77c:	009b      	lsls	r3, r3, #2
 800d77e:	4413      	add	r3, r2
 800d780:	009b      	lsls	r3, r3, #2
 800d782:	4a13      	ldr	r2, [pc, #76]	@ (800d7d0 <xTaskRemoveFromEventList+0xb8>)
 800d784:	441a      	add	r2, r3
 800d786:	693b      	ldr	r3, [r7, #16]
 800d788:	3304      	adds	r3, #4
 800d78a:	4619      	mov	r1, r3
 800d78c:	4610      	mov	r0, r2
 800d78e:	f7fe fdb0 	bl	800c2f2 <vListInsertEnd>
 800d792:	e005      	b.n	800d7a0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800d794:	693b      	ldr	r3, [r7, #16]
 800d796:	3318      	adds	r3, #24
 800d798:	4619      	mov	r1, r3
 800d79a:	480e      	ldr	r0, [pc, #56]	@ (800d7d4 <xTaskRemoveFromEventList+0xbc>)
 800d79c:	f7fe fda9 	bl	800c2f2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d7a0:	693b      	ldr	r3, [r7, #16]
 800d7a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d7a4:	4b0c      	ldr	r3, [pc, #48]	@ (800d7d8 <xTaskRemoveFromEventList+0xc0>)
 800d7a6:	681b      	ldr	r3, [r3, #0]
 800d7a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d7aa:	429a      	cmp	r2, r3
 800d7ac:	d905      	bls.n	800d7ba <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800d7ae:	2301      	movs	r3, #1
 800d7b0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800d7b2:	4b0a      	ldr	r3, [pc, #40]	@ (800d7dc <xTaskRemoveFromEventList+0xc4>)
 800d7b4:	2201      	movs	r2, #1
 800d7b6:	601a      	str	r2, [r3, #0]
 800d7b8:	e001      	b.n	800d7be <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800d7ba:	2300      	movs	r3, #0
 800d7bc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800d7be:	697b      	ldr	r3, [r7, #20]
}
 800d7c0:	4618      	mov	r0, r3
 800d7c2:	3718      	adds	r7, #24
 800d7c4:	46bd      	mov	sp, r7
 800d7c6:	bd80      	pop	{r7, pc}
 800d7c8:	20001340 	.word	0x20001340
 800d7cc:	20001320 	.word	0x20001320
 800d7d0:	20000e48 	.word	0x20000e48
 800d7d4:	200012d8 	.word	0x200012d8
 800d7d8:	20000e44 	.word	0x20000e44
 800d7dc:	2000132c 	.word	0x2000132c

0800d7e0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800d7e0:	b480      	push	{r7}
 800d7e2:	b083      	sub	sp, #12
 800d7e4:	af00      	add	r7, sp, #0
 800d7e6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d7e8:	4b06      	ldr	r3, [pc, #24]	@ (800d804 <vTaskInternalSetTimeOutState+0x24>)
 800d7ea:	681a      	ldr	r2, [r3, #0]
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d7f0:	4b05      	ldr	r3, [pc, #20]	@ (800d808 <vTaskInternalSetTimeOutState+0x28>)
 800d7f2:	681a      	ldr	r2, [r3, #0]
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	605a      	str	r2, [r3, #4]
}
 800d7f8:	bf00      	nop
 800d7fa:	370c      	adds	r7, #12
 800d7fc:	46bd      	mov	sp, r7
 800d7fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d802:	4770      	bx	lr
 800d804:	20001330 	.word	0x20001330
 800d808:	2000131c 	.word	0x2000131c

0800d80c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800d80c:	b580      	push	{r7, lr}
 800d80e:	b088      	sub	sp, #32
 800d810:	af00      	add	r7, sp, #0
 800d812:	6078      	str	r0, [r7, #4]
 800d814:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	2b00      	cmp	r3, #0
 800d81a:	d10b      	bne.n	800d834 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800d81c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d820:	f383 8811 	msr	BASEPRI, r3
 800d824:	f3bf 8f6f 	isb	sy
 800d828:	f3bf 8f4f 	dsb	sy
 800d82c:	613b      	str	r3, [r7, #16]
}
 800d82e:	bf00      	nop
 800d830:	bf00      	nop
 800d832:	e7fd      	b.n	800d830 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800d834:	683b      	ldr	r3, [r7, #0]
 800d836:	2b00      	cmp	r3, #0
 800d838:	d10b      	bne.n	800d852 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800d83a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d83e:	f383 8811 	msr	BASEPRI, r3
 800d842:	f3bf 8f6f 	isb	sy
 800d846:	f3bf 8f4f 	dsb	sy
 800d84a:	60fb      	str	r3, [r7, #12]
}
 800d84c:	bf00      	nop
 800d84e:	bf00      	nop
 800d850:	e7fd      	b.n	800d84e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800d852:	f000 fe91 	bl	800e578 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800d856:	4b1d      	ldr	r3, [pc, #116]	@ (800d8cc <xTaskCheckForTimeOut+0xc0>)
 800d858:	681b      	ldr	r3, [r3, #0]
 800d85a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	685b      	ldr	r3, [r3, #4]
 800d860:	69ba      	ldr	r2, [r7, #24]
 800d862:	1ad3      	subs	r3, r2, r3
 800d864:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800d866:	683b      	ldr	r3, [r7, #0]
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d86e:	d102      	bne.n	800d876 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800d870:	2300      	movs	r3, #0
 800d872:	61fb      	str	r3, [r7, #28]
 800d874:	e023      	b.n	800d8be <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	681a      	ldr	r2, [r3, #0]
 800d87a:	4b15      	ldr	r3, [pc, #84]	@ (800d8d0 <xTaskCheckForTimeOut+0xc4>)
 800d87c:	681b      	ldr	r3, [r3, #0]
 800d87e:	429a      	cmp	r2, r3
 800d880:	d007      	beq.n	800d892 <xTaskCheckForTimeOut+0x86>
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	685b      	ldr	r3, [r3, #4]
 800d886:	69ba      	ldr	r2, [r7, #24]
 800d888:	429a      	cmp	r2, r3
 800d88a:	d302      	bcc.n	800d892 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800d88c:	2301      	movs	r3, #1
 800d88e:	61fb      	str	r3, [r7, #28]
 800d890:	e015      	b.n	800d8be <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d892:	683b      	ldr	r3, [r7, #0]
 800d894:	681b      	ldr	r3, [r3, #0]
 800d896:	697a      	ldr	r2, [r7, #20]
 800d898:	429a      	cmp	r2, r3
 800d89a:	d20b      	bcs.n	800d8b4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800d89c:	683b      	ldr	r3, [r7, #0]
 800d89e:	681a      	ldr	r2, [r3, #0]
 800d8a0:	697b      	ldr	r3, [r7, #20]
 800d8a2:	1ad2      	subs	r2, r2, r3
 800d8a4:	683b      	ldr	r3, [r7, #0]
 800d8a6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800d8a8:	6878      	ldr	r0, [r7, #4]
 800d8aa:	f7ff ff99 	bl	800d7e0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800d8ae:	2300      	movs	r3, #0
 800d8b0:	61fb      	str	r3, [r7, #28]
 800d8b2:	e004      	b.n	800d8be <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800d8b4:	683b      	ldr	r3, [r7, #0]
 800d8b6:	2200      	movs	r2, #0
 800d8b8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800d8ba:	2301      	movs	r3, #1
 800d8bc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800d8be:	f000 fe8d 	bl	800e5dc <vPortExitCritical>

	return xReturn;
 800d8c2:	69fb      	ldr	r3, [r7, #28]
}
 800d8c4:	4618      	mov	r0, r3
 800d8c6:	3720      	adds	r7, #32
 800d8c8:	46bd      	mov	sp, r7
 800d8ca:	bd80      	pop	{r7, pc}
 800d8cc:	2000131c 	.word	0x2000131c
 800d8d0:	20001330 	.word	0x20001330

0800d8d4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800d8d4:	b480      	push	{r7}
 800d8d6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800d8d8:	4b03      	ldr	r3, [pc, #12]	@ (800d8e8 <vTaskMissedYield+0x14>)
 800d8da:	2201      	movs	r2, #1
 800d8dc:	601a      	str	r2, [r3, #0]
}
 800d8de:	bf00      	nop
 800d8e0:	46bd      	mov	sp, r7
 800d8e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8e6:	4770      	bx	lr
 800d8e8:	2000132c 	.word	0x2000132c

0800d8ec <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800d8ec:	b580      	push	{r7, lr}
 800d8ee:	b082      	sub	sp, #8
 800d8f0:	af00      	add	r7, sp, #0
 800d8f2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800d8f4:	f000 f852 	bl	800d99c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800d8f8:	4b06      	ldr	r3, [pc, #24]	@ (800d914 <prvIdleTask+0x28>)
 800d8fa:	681b      	ldr	r3, [r3, #0]
 800d8fc:	2b01      	cmp	r3, #1
 800d8fe:	d9f9      	bls.n	800d8f4 <prvIdleTask+0x8>
			{
				taskYIELD();
 800d900:	4b05      	ldr	r3, [pc, #20]	@ (800d918 <prvIdleTask+0x2c>)
 800d902:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d906:	601a      	str	r2, [r3, #0]
 800d908:	f3bf 8f4f 	dsb	sy
 800d90c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800d910:	e7f0      	b.n	800d8f4 <prvIdleTask+0x8>
 800d912:	bf00      	nop
 800d914:	20000e48 	.word	0x20000e48
 800d918:	e000ed04 	.word	0xe000ed04

0800d91c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800d91c:	b580      	push	{r7, lr}
 800d91e:	b082      	sub	sp, #8
 800d920:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d922:	2300      	movs	r3, #0
 800d924:	607b      	str	r3, [r7, #4]
 800d926:	e00c      	b.n	800d942 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800d928:	687a      	ldr	r2, [r7, #4]
 800d92a:	4613      	mov	r3, r2
 800d92c:	009b      	lsls	r3, r3, #2
 800d92e:	4413      	add	r3, r2
 800d930:	009b      	lsls	r3, r3, #2
 800d932:	4a12      	ldr	r2, [pc, #72]	@ (800d97c <prvInitialiseTaskLists+0x60>)
 800d934:	4413      	add	r3, r2
 800d936:	4618      	mov	r0, r3
 800d938:	f7fe fcae 	bl	800c298 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	3301      	adds	r3, #1
 800d940:	607b      	str	r3, [r7, #4]
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	2b37      	cmp	r3, #55	@ 0x37
 800d946:	d9ef      	bls.n	800d928 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800d948:	480d      	ldr	r0, [pc, #52]	@ (800d980 <prvInitialiseTaskLists+0x64>)
 800d94a:	f7fe fca5 	bl	800c298 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800d94e:	480d      	ldr	r0, [pc, #52]	@ (800d984 <prvInitialiseTaskLists+0x68>)
 800d950:	f7fe fca2 	bl	800c298 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800d954:	480c      	ldr	r0, [pc, #48]	@ (800d988 <prvInitialiseTaskLists+0x6c>)
 800d956:	f7fe fc9f 	bl	800c298 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800d95a:	480c      	ldr	r0, [pc, #48]	@ (800d98c <prvInitialiseTaskLists+0x70>)
 800d95c:	f7fe fc9c 	bl	800c298 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800d960:	480b      	ldr	r0, [pc, #44]	@ (800d990 <prvInitialiseTaskLists+0x74>)
 800d962:	f7fe fc99 	bl	800c298 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800d966:	4b0b      	ldr	r3, [pc, #44]	@ (800d994 <prvInitialiseTaskLists+0x78>)
 800d968:	4a05      	ldr	r2, [pc, #20]	@ (800d980 <prvInitialiseTaskLists+0x64>)
 800d96a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d96c:	4b0a      	ldr	r3, [pc, #40]	@ (800d998 <prvInitialiseTaskLists+0x7c>)
 800d96e:	4a05      	ldr	r2, [pc, #20]	@ (800d984 <prvInitialiseTaskLists+0x68>)
 800d970:	601a      	str	r2, [r3, #0]
}
 800d972:	bf00      	nop
 800d974:	3708      	adds	r7, #8
 800d976:	46bd      	mov	sp, r7
 800d978:	bd80      	pop	{r7, pc}
 800d97a:	bf00      	nop
 800d97c:	20000e48 	.word	0x20000e48
 800d980:	200012a8 	.word	0x200012a8
 800d984:	200012bc 	.word	0x200012bc
 800d988:	200012d8 	.word	0x200012d8
 800d98c:	200012ec 	.word	0x200012ec
 800d990:	20001304 	.word	0x20001304
 800d994:	200012d0 	.word	0x200012d0
 800d998:	200012d4 	.word	0x200012d4

0800d99c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800d99c:	b580      	push	{r7, lr}
 800d99e:	b082      	sub	sp, #8
 800d9a0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d9a2:	e019      	b.n	800d9d8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800d9a4:	f000 fde8 	bl	800e578 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d9a8:	4b10      	ldr	r3, [pc, #64]	@ (800d9ec <prvCheckTasksWaitingTermination+0x50>)
 800d9aa:	68db      	ldr	r3, [r3, #12]
 800d9ac:	68db      	ldr	r3, [r3, #12]
 800d9ae:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	3304      	adds	r3, #4
 800d9b4:	4618      	mov	r0, r3
 800d9b6:	f7fe fcf9 	bl	800c3ac <uxListRemove>
				--uxCurrentNumberOfTasks;
 800d9ba:	4b0d      	ldr	r3, [pc, #52]	@ (800d9f0 <prvCheckTasksWaitingTermination+0x54>)
 800d9bc:	681b      	ldr	r3, [r3, #0]
 800d9be:	3b01      	subs	r3, #1
 800d9c0:	4a0b      	ldr	r2, [pc, #44]	@ (800d9f0 <prvCheckTasksWaitingTermination+0x54>)
 800d9c2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800d9c4:	4b0b      	ldr	r3, [pc, #44]	@ (800d9f4 <prvCheckTasksWaitingTermination+0x58>)
 800d9c6:	681b      	ldr	r3, [r3, #0]
 800d9c8:	3b01      	subs	r3, #1
 800d9ca:	4a0a      	ldr	r2, [pc, #40]	@ (800d9f4 <prvCheckTasksWaitingTermination+0x58>)
 800d9cc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800d9ce:	f000 fe05 	bl	800e5dc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800d9d2:	6878      	ldr	r0, [r7, #4]
 800d9d4:	f000 f810 	bl	800d9f8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d9d8:	4b06      	ldr	r3, [pc, #24]	@ (800d9f4 <prvCheckTasksWaitingTermination+0x58>)
 800d9da:	681b      	ldr	r3, [r3, #0]
 800d9dc:	2b00      	cmp	r3, #0
 800d9de:	d1e1      	bne.n	800d9a4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800d9e0:	bf00      	nop
 800d9e2:	bf00      	nop
 800d9e4:	3708      	adds	r7, #8
 800d9e6:	46bd      	mov	sp, r7
 800d9e8:	bd80      	pop	{r7, pc}
 800d9ea:	bf00      	nop
 800d9ec:	200012ec 	.word	0x200012ec
 800d9f0:	20001318 	.word	0x20001318
 800d9f4:	20001300 	.word	0x20001300

0800d9f8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800d9f8:	b580      	push	{r7, lr}
 800d9fa:	b084      	sub	sp, #16
 800d9fc:	af00      	add	r7, sp, #0
 800d9fe:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	3354      	adds	r3, #84	@ 0x54
 800da04:	4618      	mov	r0, r3
 800da06:	f001 f8cf 	bl	800eba8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800da10:	2b00      	cmp	r3, #0
 800da12:	d108      	bne.n	800da26 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800da18:	4618      	mov	r0, r3
 800da1a:	f000 ff9d 	bl	800e958 <vPortFree>
				vPortFree( pxTCB );
 800da1e:	6878      	ldr	r0, [r7, #4]
 800da20:	f000 ff9a 	bl	800e958 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800da24:	e019      	b.n	800da5a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800da2c:	2b01      	cmp	r3, #1
 800da2e:	d103      	bne.n	800da38 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800da30:	6878      	ldr	r0, [r7, #4]
 800da32:	f000 ff91 	bl	800e958 <vPortFree>
	}
 800da36:	e010      	b.n	800da5a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800da3e:	2b02      	cmp	r3, #2
 800da40:	d00b      	beq.n	800da5a <prvDeleteTCB+0x62>
	__asm volatile
 800da42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da46:	f383 8811 	msr	BASEPRI, r3
 800da4a:	f3bf 8f6f 	isb	sy
 800da4e:	f3bf 8f4f 	dsb	sy
 800da52:	60fb      	str	r3, [r7, #12]
}
 800da54:	bf00      	nop
 800da56:	bf00      	nop
 800da58:	e7fd      	b.n	800da56 <prvDeleteTCB+0x5e>
	}
 800da5a:	bf00      	nop
 800da5c:	3710      	adds	r7, #16
 800da5e:	46bd      	mov	sp, r7
 800da60:	bd80      	pop	{r7, pc}
	...

0800da64 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800da64:	b480      	push	{r7}
 800da66:	b083      	sub	sp, #12
 800da68:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800da6a:	4b0c      	ldr	r3, [pc, #48]	@ (800da9c <prvResetNextTaskUnblockTime+0x38>)
 800da6c:	681b      	ldr	r3, [r3, #0]
 800da6e:	681b      	ldr	r3, [r3, #0]
 800da70:	2b00      	cmp	r3, #0
 800da72:	d104      	bne.n	800da7e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800da74:	4b0a      	ldr	r3, [pc, #40]	@ (800daa0 <prvResetNextTaskUnblockTime+0x3c>)
 800da76:	f04f 32ff 	mov.w	r2, #4294967295
 800da7a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800da7c:	e008      	b.n	800da90 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800da7e:	4b07      	ldr	r3, [pc, #28]	@ (800da9c <prvResetNextTaskUnblockTime+0x38>)
 800da80:	681b      	ldr	r3, [r3, #0]
 800da82:	68db      	ldr	r3, [r3, #12]
 800da84:	68db      	ldr	r3, [r3, #12]
 800da86:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	685b      	ldr	r3, [r3, #4]
 800da8c:	4a04      	ldr	r2, [pc, #16]	@ (800daa0 <prvResetNextTaskUnblockTime+0x3c>)
 800da8e:	6013      	str	r3, [r2, #0]
}
 800da90:	bf00      	nop
 800da92:	370c      	adds	r7, #12
 800da94:	46bd      	mov	sp, r7
 800da96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da9a:	4770      	bx	lr
 800da9c:	200012d0 	.word	0x200012d0
 800daa0:	20001338 	.word	0x20001338

0800daa4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800daa4:	b480      	push	{r7}
 800daa6:	b083      	sub	sp, #12
 800daa8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800daaa:	4b0b      	ldr	r3, [pc, #44]	@ (800dad8 <xTaskGetSchedulerState+0x34>)
 800daac:	681b      	ldr	r3, [r3, #0]
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d102      	bne.n	800dab8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800dab2:	2301      	movs	r3, #1
 800dab4:	607b      	str	r3, [r7, #4]
 800dab6:	e008      	b.n	800daca <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800dab8:	4b08      	ldr	r3, [pc, #32]	@ (800dadc <xTaskGetSchedulerState+0x38>)
 800daba:	681b      	ldr	r3, [r3, #0]
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	d102      	bne.n	800dac6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800dac0:	2302      	movs	r3, #2
 800dac2:	607b      	str	r3, [r7, #4]
 800dac4:	e001      	b.n	800daca <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800dac6:	2300      	movs	r3, #0
 800dac8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800daca:	687b      	ldr	r3, [r7, #4]
	}
 800dacc:	4618      	mov	r0, r3
 800dace:	370c      	adds	r7, #12
 800dad0:	46bd      	mov	sp, r7
 800dad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dad6:	4770      	bx	lr
 800dad8:	20001324 	.word	0x20001324
 800dadc:	20001340 	.word	0x20001340

0800dae0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800dae0:	b580      	push	{r7, lr}
 800dae2:	b086      	sub	sp, #24
 800dae4:	af00      	add	r7, sp, #0
 800dae6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800daec:	2300      	movs	r3, #0
 800daee:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	2b00      	cmp	r3, #0
 800daf4:	d058      	beq.n	800dba8 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800daf6:	4b2f      	ldr	r3, [pc, #188]	@ (800dbb4 <xTaskPriorityDisinherit+0xd4>)
 800daf8:	681b      	ldr	r3, [r3, #0]
 800dafa:	693a      	ldr	r2, [r7, #16]
 800dafc:	429a      	cmp	r2, r3
 800dafe:	d00b      	beq.n	800db18 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800db00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db04:	f383 8811 	msr	BASEPRI, r3
 800db08:	f3bf 8f6f 	isb	sy
 800db0c:	f3bf 8f4f 	dsb	sy
 800db10:	60fb      	str	r3, [r7, #12]
}
 800db12:	bf00      	nop
 800db14:	bf00      	nop
 800db16:	e7fd      	b.n	800db14 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800db18:	693b      	ldr	r3, [r7, #16]
 800db1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	d10b      	bne.n	800db38 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800db20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db24:	f383 8811 	msr	BASEPRI, r3
 800db28:	f3bf 8f6f 	isb	sy
 800db2c:	f3bf 8f4f 	dsb	sy
 800db30:	60bb      	str	r3, [r7, #8]
}
 800db32:	bf00      	nop
 800db34:	bf00      	nop
 800db36:	e7fd      	b.n	800db34 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800db38:	693b      	ldr	r3, [r7, #16]
 800db3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800db3c:	1e5a      	subs	r2, r3, #1
 800db3e:	693b      	ldr	r3, [r7, #16]
 800db40:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800db42:	693b      	ldr	r3, [r7, #16]
 800db44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800db46:	693b      	ldr	r3, [r7, #16]
 800db48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800db4a:	429a      	cmp	r2, r3
 800db4c:	d02c      	beq.n	800dba8 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800db4e:	693b      	ldr	r3, [r7, #16]
 800db50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800db52:	2b00      	cmp	r3, #0
 800db54:	d128      	bne.n	800dba8 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800db56:	693b      	ldr	r3, [r7, #16]
 800db58:	3304      	adds	r3, #4
 800db5a:	4618      	mov	r0, r3
 800db5c:	f7fe fc26 	bl	800c3ac <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800db60:	693b      	ldr	r3, [r7, #16]
 800db62:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800db64:	693b      	ldr	r3, [r7, #16]
 800db66:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800db68:	693b      	ldr	r3, [r7, #16]
 800db6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db6c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800db70:	693b      	ldr	r3, [r7, #16]
 800db72:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800db74:	693b      	ldr	r3, [r7, #16]
 800db76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800db78:	4b0f      	ldr	r3, [pc, #60]	@ (800dbb8 <xTaskPriorityDisinherit+0xd8>)
 800db7a:	681b      	ldr	r3, [r3, #0]
 800db7c:	429a      	cmp	r2, r3
 800db7e:	d903      	bls.n	800db88 <xTaskPriorityDisinherit+0xa8>
 800db80:	693b      	ldr	r3, [r7, #16]
 800db82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db84:	4a0c      	ldr	r2, [pc, #48]	@ (800dbb8 <xTaskPriorityDisinherit+0xd8>)
 800db86:	6013      	str	r3, [r2, #0]
 800db88:	693b      	ldr	r3, [r7, #16]
 800db8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800db8c:	4613      	mov	r3, r2
 800db8e:	009b      	lsls	r3, r3, #2
 800db90:	4413      	add	r3, r2
 800db92:	009b      	lsls	r3, r3, #2
 800db94:	4a09      	ldr	r2, [pc, #36]	@ (800dbbc <xTaskPriorityDisinherit+0xdc>)
 800db96:	441a      	add	r2, r3
 800db98:	693b      	ldr	r3, [r7, #16]
 800db9a:	3304      	adds	r3, #4
 800db9c:	4619      	mov	r1, r3
 800db9e:	4610      	mov	r0, r2
 800dba0:	f7fe fba7 	bl	800c2f2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800dba4:	2301      	movs	r3, #1
 800dba6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800dba8:	697b      	ldr	r3, [r7, #20]
	}
 800dbaa:	4618      	mov	r0, r3
 800dbac:	3718      	adds	r7, #24
 800dbae:	46bd      	mov	sp, r7
 800dbb0:	bd80      	pop	{r7, pc}
 800dbb2:	bf00      	nop
 800dbb4:	20000e44 	.word	0x20000e44
 800dbb8:	20001320 	.word	0x20001320
 800dbbc:	20000e48 	.word	0x20000e48

0800dbc0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800dbc0:	b580      	push	{r7, lr}
 800dbc2:	b084      	sub	sp, #16
 800dbc4:	af00      	add	r7, sp, #0
 800dbc6:	6078      	str	r0, [r7, #4]
 800dbc8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800dbca:	4b21      	ldr	r3, [pc, #132]	@ (800dc50 <prvAddCurrentTaskToDelayedList+0x90>)
 800dbcc:	681b      	ldr	r3, [r3, #0]
 800dbce:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800dbd0:	4b20      	ldr	r3, [pc, #128]	@ (800dc54 <prvAddCurrentTaskToDelayedList+0x94>)
 800dbd2:	681b      	ldr	r3, [r3, #0]
 800dbd4:	3304      	adds	r3, #4
 800dbd6:	4618      	mov	r0, r3
 800dbd8:	f7fe fbe8 	bl	800c3ac <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dbe2:	d10a      	bne.n	800dbfa <prvAddCurrentTaskToDelayedList+0x3a>
 800dbe4:	683b      	ldr	r3, [r7, #0]
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	d007      	beq.n	800dbfa <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800dbea:	4b1a      	ldr	r3, [pc, #104]	@ (800dc54 <prvAddCurrentTaskToDelayedList+0x94>)
 800dbec:	681b      	ldr	r3, [r3, #0]
 800dbee:	3304      	adds	r3, #4
 800dbf0:	4619      	mov	r1, r3
 800dbf2:	4819      	ldr	r0, [pc, #100]	@ (800dc58 <prvAddCurrentTaskToDelayedList+0x98>)
 800dbf4:	f7fe fb7d 	bl	800c2f2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800dbf8:	e026      	b.n	800dc48 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800dbfa:	68fa      	ldr	r2, [r7, #12]
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	4413      	add	r3, r2
 800dc00:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800dc02:	4b14      	ldr	r3, [pc, #80]	@ (800dc54 <prvAddCurrentTaskToDelayedList+0x94>)
 800dc04:	681b      	ldr	r3, [r3, #0]
 800dc06:	68ba      	ldr	r2, [r7, #8]
 800dc08:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800dc0a:	68ba      	ldr	r2, [r7, #8]
 800dc0c:	68fb      	ldr	r3, [r7, #12]
 800dc0e:	429a      	cmp	r2, r3
 800dc10:	d209      	bcs.n	800dc26 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800dc12:	4b12      	ldr	r3, [pc, #72]	@ (800dc5c <prvAddCurrentTaskToDelayedList+0x9c>)
 800dc14:	681a      	ldr	r2, [r3, #0]
 800dc16:	4b0f      	ldr	r3, [pc, #60]	@ (800dc54 <prvAddCurrentTaskToDelayedList+0x94>)
 800dc18:	681b      	ldr	r3, [r3, #0]
 800dc1a:	3304      	adds	r3, #4
 800dc1c:	4619      	mov	r1, r3
 800dc1e:	4610      	mov	r0, r2
 800dc20:	f7fe fb8b 	bl	800c33a <vListInsert>
}
 800dc24:	e010      	b.n	800dc48 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800dc26:	4b0e      	ldr	r3, [pc, #56]	@ (800dc60 <prvAddCurrentTaskToDelayedList+0xa0>)
 800dc28:	681a      	ldr	r2, [r3, #0]
 800dc2a:	4b0a      	ldr	r3, [pc, #40]	@ (800dc54 <prvAddCurrentTaskToDelayedList+0x94>)
 800dc2c:	681b      	ldr	r3, [r3, #0]
 800dc2e:	3304      	adds	r3, #4
 800dc30:	4619      	mov	r1, r3
 800dc32:	4610      	mov	r0, r2
 800dc34:	f7fe fb81 	bl	800c33a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800dc38:	4b0a      	ldr	r3, [pc, #40]	@ (800dc64 <prvAddCurrentTaskToDelayedList+0xa4>)
 800dc3a:	681b      	ldr	r3, [r3, #0]
 800dc3c:	68ba      	ldr	r2, [r7, #8]
 800dc3e:	429a      	cmp	r2, r3
 800dc40:	d202      	bcs.n	800dc48 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800dc42:	4a08      	ldr	r2, [pc, #32]	@ (800dc64 <prvAddCurrentTaskToDelayedList+0xa4>)
 800dc44:	68bb      	ldr	r3, [r7, #8]
 800dc46:	6013      	str	r3, [r2, #0]
}
 800dc48:	bf00      	nop
 800dc4a:	3710      	adds	r7, #16
 800dc4c:	46bd      	mov	sp, r7
 800dc4e:	bd80      	pop	{r7, pc}
 800dc50:	2000131c 	.word	0x2000131c
 800dc54:	20000e44 	.word	0x20000e44
 800dc58:	20001304 	.word	0x20001304
 800dc5c:	200012d4 	.word	0x200012d4
 800dc60:	200012d0 	.word	0x200012d0
 800dc64:	20001338 	.word	0x20001338

0800dc68 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800dc68:	b580      	push	{r7, lr}
 800dc6a:	b08a      	sub	sp, #40	@ 0x28
 800dc6c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800dc6e:	2300      	movs	r3, #0
 800dc70:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800dc72:	f000 fb13 	bl	800e29c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800dc76:	4b1d      	ldr	r3, [pc, #116]	@ (800dcec <xTimerCreateTimerTask+0x84>)
 800dc78:	681b      	ldr	r3, [r3, #0]
 800dc7a:	2b00      	cmp	r3, #0
 800dc7c:	d021      	beq.n	800dcc2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800dc7e:	2300      	movs	r3, #0
 800dc80:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800dc82:	2300      	movs	r3, #0
 800dc84:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800dc86:	1d3a      	adds	r2, r7, #4
 800dc88:	f107 0108 	add.w	r1, r7, #8
 800dc8c:	f107 030c 	add.w	r3, r7, #12
 800dc90:	4618      	mov	r0, r3
 800dc92:	f7fe fae7 	bl	800c264 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800dc96:	6879      	ldr	r1, [r7, #4]
 800dc98:	68bb      	ldr	r3, [r7, #8]
 800dc9a:	68fa      	ldr	r2, [r7, #12]
 800dc9c:	9202      	str	r2, [sp, #8]
 800dc9e:	9301      	str	r3, [sp, #4]
 800dca0:	2302      	movs	r3, #2
 800dca2:	9300      	str	r3, [sp, #0]
 800dca4:	2300      	movs	r3, #0
 800dca6:	460a      	mov	r2, r1
 800dca8:	4911      	ldr	r1, [pc, #68]	@ (800dcf0 <xTimerCreateTimerTask+0x88>)
 800dcaa:	4812      	ldr	r0, [pc, #72]	@ (800dcf4 <xTimerCreateTimerTask+0x8c>)
 800dcac:	f7ff f8a2 	bl	800cdf4 <xTaskCreateStatic>
 800dcb0:	4603      	mov	r3, r0
 800dcb2:	4a11      	ldr	r2, [pc, #68]	@ (800dcf8 <xTimerCreateTimerTask+0x90>)
 800dcb4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800dcb6:	4b10      	ldr	r3, [pc, #64]	@ (800dcf8 <xTimerCreateTimerTask+0x90>)
 800dcb8:	681b      	ldr	r3, [r3, #0]
 800dcba:	2b00      	cmp	r3, #0
 800dcbc:	d001      	beq.n	800dcc2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800dcbe:	2301      	movs	r3, #1
 800dcc0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800dcc2:	697b      	ldr	r3, [r7, #20]
 800dcc4:	2b00      	cmp	r3, #0
 800dcc6:	d10b      	bne.n	800dce0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800dcc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dccc:	f383 8811 	msr	BASEPRI, r3
 800dcd0:	f3bf 8f6f 	isb	sy
 800dcd4:	f3bf 8f4f 	dsb	sy
 800dcd8:	613b      	str	r3, [r7, #16]
}
 800dcda:	bf00      	nop
 800dcdc:	bf00      	nop
 800dcde:	e7fd      	b.n	800dcdc <xTimerCreateTimerTask+0x74>
	return xReturn;
 800dce0:	697b      	ldr	r3, [r7, #20]
}
 800dce2:	4618      	mov	r0, r3
 800dce4:	3718      	adds	r7, #24
 800dce6:	46bd      	mov	sp, r7
 800dce8:	bd80      	pop	{r7, pc}
 800dcea:	bf00      	nop
 800dcec:	20001374 	.word	0x20001374
 800dcf0:	0800edac 	.word	0x0800edac
 800dcf4:	0800de35 	.word	0x0800de35
 800dcf8:	20001378 	.word	0x20001378

0800dcfc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800dcfc:	b580      	push	{r7, lr}
 800dcfe:	b08a      	sub	sp, #40	@ 0x28
 800dd00:	af00      	add	r7, sp, #0
 800dd02:	60f8      	str	r0, [r7, #12]
 800dd04:	60b9      	str	r1, [r7, #8]
 800dd06:	607a      	str	r2, [r7, #4]
 800dd08:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800dd0a:	2300      	movs	r3, #0
 800dd0c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800dd0e:	68fb      	ldr	r3, [r7, #12]
 800dd10:	2b00      	cmp	r3, #0
 800dd12:	d10b      	bne.n	800dd2c <xTimerGenericCommand+0x30>
	__asm volatile
 800dd14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd18:	f383 8811 	msr	BASEPRI, r3
 800dd1c:	f3bf 8f6f 	isb	sy
 800dd20:	f3bf 8f4f 	dsb	sy
 800dd24:	623b      	str	r3, [r7, #32]
}
 800dd26:	bf00      	nop
 800dd28:	bf00      	nop
 800dd2a:	e7fd      	b.n	800dd28 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800dd2c:	4b19      	ldr	r3, [pc, #100]	@ (800dd94 <xTimerGenericCommand+0x98>)
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	2b00      	cmp	r3, #0
 800dd32:	d02a      	beq.n	800dd8a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800dd34:	68bb      	ldr	r3, [r7, #8]
 800dd36:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800dd3c:	68fb      	ldr	r3, [r7, #12]
 800dd3e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800dd40:	68bb      	ldr	r3, [r7, #8]
 800dd42:	2b05      	cmp	r3, #5
 800dd44:	dc18      	bgt.n	800dd78 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800dd46:	f7ff fead 	bl	800daa4 <xTaskGetSchedulerState>
 800dd4a:	4603      	mov	r3, r0
 800dd4c:	2b02      	cmp	r3, #2
 800dd4e:	d109      	bne.n	800dd64 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800dd50:	4b10      	ldr	r3, [pc, #64]	@ (800dd94 <xTimerGenericCommand+0x98>)
 800dd52:	6818      	ldr	r0, [r3, #0]
 800dd54:	f107 0110 	add.w	r1, r7, #16
 800dd58:	2300      	movs	r3, #0
 800dd5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dd5c:	f7fe fc5a 	bl	800c614 <xQueueGenericSend>
 800dd60:	6278      	str	r0, [r7, #36]	@ 0x24
 800dd62:	e012      	b.n	800dd8a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800dd64:	4b0b      	ldr	r3, [pc, #44]	@ (800dd94 <xTimerGenericCommand+0x98>)
 800dd66:	6818      	ldr	r0, [r3, #0]
 800dd68:	f107 0110 	add.w	r1, r7, #16
 800dd6c:	2300      	movs	r3, #0
 800dd6e:	2200      	movs	r2, #0
 800dd70:	f7fe fc50 	bl	800c614 <xQueueGenericSend>
 800dd74:	6278      	str	r0, [r7, #36]	@ 0x24
 800dd76:	e008      	b.n	800dd8a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800dd78:	4b06      	ldr	r3, [pc, #24]	@ (800dd94 <xTimerGenericCommand+0x98>)
 800dd7a:	6818      	ldr	r0, [r3, #0]
 800dd7c:	f107 0110 	add.w	r1, r7, #16
 800dd80:	2300      	movs	r3, #0
 800dd82:	683a      	ldr	r2, [r7, #0]
 800dd84:	f7fe fd48 	bl	800c818 <xQueueGenericSendFromISR>
 800dd88:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800dd8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800dd8c:	4618      	mov	r0, r3
 800dd8e:	3728      	adds	r7, #40	@ 0x28
 800dd90:	46bd      	mov	sp, r7
 800dd92:	bd80      	pop	{r7, pc}
 800dd94:	20001374 	.word	0x20001374

0800dd98 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800dd98:	b580      	push	{r7, lr}
 800dd9a:	b088      	sub	sp, #32
 800dd9c:	af02      	add	r7, sp, #8
 800dd9e:	6078      	str	r0, [r7, #4]
 800dda0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dda2:	4b23      	ldr	r3, [pc, #140]	@ (800de30 <prvProcessExpiredTimer+0x98>)
 800dda4:	681b      	ldr	r3, [r3, #0]
 800dda6:	68db      	ldr	r3, [r3, #12]
 800dda8:	68db      	ldr	r3, [r3, #12]
 800ddaa:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ddac:	697b      	ldr	r3, [r7, #20]
 800ddae:	3304      	adds	r3, #4
 800ddb0:	4618      	mov	r0, r3
 800ddb2:	f7fe fafb 	bl	800c3ac <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ddb6:	697b      	ldr	r3, [r7, #20]
 800ddb8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ddbc:	f003 0304 	and.w	r3, r3, #4
 800ddc0:	2b00      	cmp	r3, #0
 800ddc2:	d023      	beq.n	800de0c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800ddc4:	697b      	ldr	r3, [r7, #20]
 800ddc6:	699a      	ldr	r2, [r3, #24]
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	18d1      	adds	r1, r2, r3
 800ddcc:	687b      	ldr	r3, [r7, #4]
 800ddce:	683a      	ldr	r2, [r7, #0]
 800ddd0:	6978      	ldr	r0, [r7, #20]
 800ddd2:	f000 f8d5 	bl	800df80 <prvInsertTimerInActiveList>
 800ddd6:	4603      	mov	r3, r0
 800ddd8:	2b00      	cmp	r3, #0
 800ddda:	d020      	beq.n	800de1e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800dddc:	2300      	movs	r3, #0
 800ddde:	9300      	str	r3, [sp, #0]
 800dde0:	2300      	movs	r3, #0
 800dde2:	687a      	ldr	r2, [r7, #4]
 800dde4:	2100      	movs	r1, #0
 800dde6:	6978      	ldr	r0, [r7, #20]
 800dde8:	f7ff ff88 	bl	800dcfc <xTimerGenericCommand>
 800ddec:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800ddee:	693b      	ldr	r3, [r7, #16]
 800ddf0:	2b00      	cmp	r3, #0
 800ddf2:	d114      	bne.n	800de1e <prvProcessExpiredTimer+0x86>
	__asm volatile
 800ddf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ddf8:	f383 8811 	msr	BASEPRI, r3
 800ddfc:	f3bf 8f6f 	isb	sy
 800de00:	f3bf 8f4f 	dsb	sy
 800de04:	60fb      	str	r3, [r7, #12]
}
 800de06:	bf00      	nop
 800de08:	bf00      	nop
 800de0a:	e7fd      	b.n	800de08 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800de0c:	697b      	ldr	r3, [r7, #20]
 800de0e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800de12:	f023 0301 	bic.w	r3, r3, #1
 800de16:	b2da      	uxtb	r2, r3
 800de18:	697b      	ldr	r3, [r7, #20]
 800de1a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800de1e:	697b      	ldr	r3, [r7, #20]
 800de20:	6a1b      	ldr	r3, [r3, #32]
 800de22:	6978      	ldr	r0, [r7, #20]
 800de24:	4798      	blx	r3
}
 800de26:	bf00      	nop
 800de28:	3718      	adds	r7, #24
 800de2a:	46bd      	mov	sp, r7
 800de2c:	bd80      	pop	{r7, pc}
 800de2e:	bf00      	nop
 800de30:	2000136c 	.word	0x2000136c

0800de34 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800de34:	b580      	push	{r7, lr}
 800de36:	b084      	sub	sp, #16
 800de38:	af00      	add	r7, sp, #0
 800de3a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800de3c:	f107 0308 	add.w	r3, r7, #8
 800de40:	4618      	mov	r0, r3
 800de42:	f000 f859 	bl	800def8 <prvGetNextExpireTime>
 800de46:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800de48:	68bb      	ldr	r3, [r7, #8]
 800de4a:	4619      	mov	r1, r3
 800de4c:	68f8      	ldr	r0, [r7, #12]
 800de4e:	f000 f805 	bl	800de5c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800de52:	f000 f8d7 	bl	800e004 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800de56:	bf00      	nop
 800de58:	e7f0      	b.n	800de3c <prvTimerTask+0x8>
	...

0800de5c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800de5c:	b580      	push	{r7, lr}
 800de5e:	b084      	sub	sp, #16
 800de60:	af00      	add	r7, sp, #0
 800de62:	6078      	str	r0, [r7, #4]
 800de64:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800de66:	f7ff fa29 	bl	800d2bc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800de6a:	f107 0308 	add.w	r3, r7, #8
 800de6e:	4618      	mov	r0, r3
 800de70:	f000 f866 	bl	800df40 <prvSampleTimeNow>
 800de74:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800de76:	68bb      	ldr	r3, [r7, #8]
 800de78:	2b00      	cmp	r3, #0
 800de7a:	d130      	bne.n	800dede <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800de7c:	683b      	ldr	r3, [r7, #0]
 800de7e:	2b00      	cmp	r3, #0
 800de80:	d10a      	bne.n	800de98 <prvProcessTimerOrBlockTask+0x3c>
 800de82:	687a      	ldr	r2, [r7, #4]
 800de84:	68fb      	ldr	r3, [r7, #12]
 800de86:	429a      	cmp	r2, r3
 800de88:	d806      	bhi.n	800de98 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800de8a:	f7ff fa25 	bl	800d2d8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800de8e:	68f9      	ldr	r1, [r7, #12]
 800de90:	6878      	ldr	r0, [r7, #4]
 800de92:	f7ff ff81 	bl	800dd98 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800de96:	e024      	b.n	800dee2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800de98:	683b      	ldr	r3, [r7, #0]
 800de9a:	2b00      	cmp	r3, #0
 800de9c:	d008      	beq.n	800deb0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800de9e:	4b13      	ldr	r3, [pc, #76]	@ (800deec <prvProcessTimerOrBlockTask+0x90>)
 800dea0:	681b      	ldr	r3, [r3, #0]
 800dea2:	681b      	ldr	r3, [r3, #0]
 800dea4:	2b00      	cmp	r3, #0
 800dea6:	d101      	bne.n	800deac <prvProcessTimerOrBlockTask+0x50>
 800dea8:	2301      	movs	r3, #1
 800deaa:	e000      	b.n	800deae <prvProcessTimerOrBlockTask+0x52>
 800deac:	2300      	movs	r3, #0
 800deae:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800deb0:	4b0f      	ldr	r3, [pc, #60]	@ (800def0 <prvProcessTimerOrBlockTask+0x94>)
 800deb2:	6818      	ldr	r0, [r3, #0]
 800deb4:	687a      	ldr	r2, [r7, #4]
 800deb6:	68fb      	ldr	r3, [r7, #12]
 800deb8:	1ad3      	subs	r3, r2, r3
 800deba:	683a      	ldr	r2, [r7, #0]
 800debc:	4619      	mov	r1, r3
 800debe:	f7fe ff65 	bl	800cd8c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800dec2:	f7ff fa09 	bl	800d2d8 <xTaskResumeAll>
 800dec6:	4603      	mov	r3, r0
 800dec8:	2b00      	cmp	r3, #0
 800deca:	d10a      	bne.n	800dee2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800decc:	4b09      	ldr	r3, [pc, #36]	@ (800def4 <prvProcessTimerOrBlockTask+0x98>)
 800dece:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ded2:	601a      	str	r2, [r3, #0]
 800ded4:	f3bf 8f4f 	dsb	sy
 800ded8:	f3bf 8f6f 	isb	sy
}
 800dedc:	e001      	b.n	800dee2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800dede:	f7ff f9fb 	bl	800d2d8 <xTaskResumeAll>
}
 800dee2:	bf00      	nop
 800dee4:	3710      	adds	r7, #16
 800dee6:	46bd      	mov	sp, r7
 800dee8:	bd80      	pop	{r7, pc}
 800deea:	bf00      	nop
 800deec:	20001370 	.word	0x20001370
 800def0:	20001374 	.word	0x20001374
 800def4:	e000ed04 	.word	0xe000ed04

0800def8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800def8:	b480      	push	{r7}
 800defa:	b085      	sub	sp, #20
 800defc:	af00      	add	r7, sp, #0
 800defe:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800df00:	4b0e      	ldr	r3, [pc, #56]	@ (800df3c <prvGetNextExpireTime+0x44>)
 800df02:	681b      	ldr	r3, [r3, #0]
 800df04:	681b      	ldr	r3, [r3, #0]
 800df06:	2b00      	cmp	r3, #0
 800df08:	d101      	bne.n	800df0e <prvGetNextExpireTime+0x16>
 800df0a:	2201      	movs	r2, #1
 800df0c:	e000      	b.n	800df10 <prvGetNextExpireTime+0x18>
 800df0e:	2200      	movs	r2, #0
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	681b      	ldr	r3, [r3, #0]
 800df18:	2b00      	cmp	r3, #0
 800df1a:	d105      	bne.n	800df28 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800df1c:	4b07      	ldr	r3, [pc, #28]	@ (800df3c <prvGetNextExpireTime+0x44>)
 800df1e:	681b      	ldr	r3, [r3, #0]
 800df20:	68db      	ldr	r3, [r3, #12]
 800df22:	681b      	ldr	r3, [r3, #0]
 800df24:	60fb      	str	r3, [r7, #12]
 800df26:	e001      	b.n	800df2c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800df28:	2300      	movs	r3, #0
 800df2a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800df2c:	68fb      	ldr	r3, [r7, #12]
}
 800df2e:	4618      	mov	r0, r3
 800df30:	3714      	adds	r7, #20
 800df32:	46bd      	mov	sp, r7
 800df34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df38:	4770      	bx	lr
 800df3a:	bf00      	nop
 800df3c:	2000136c 	.word	0x2000136c

0800df40 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800df40:	b580      	push	{r7, lr}
 800df42:	b084      	sub	sp, #16
 800df44:	af00      	add	r7, sp, #0
 800df46:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800df48:	f7ff fa64 	bl	800d414 <xTaskGetTickCount>
 800df4c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800df4e:	4b0b      	ldr	r3, [pc, #44]	@ (800df7c <prvSampleTimeNow+0x3c>)
 800df50:	681b      	ldr	r3, [r3, #0]
 800df52:	68fa      	ldr	r2, [r7, #12]
 800df54:	429a      	cmp	r2, r3
 800df56:	d205      	bcs.n	800df64 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800df58:	f000 f93a 	bl	800e1d0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	2201      	movs	r2, #1
 800df60:	601a      	str	r2, [r3, #0]
 800df62:	e002      	b.n	800df6a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	2200      	movs	r2, #0
 800df68:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800df6a:	4a04      	ldr	r2, [pc, #16]	@ (800df7c <prvSampleTimeNow+0x3c>)
 800df6c:	68fb      	ldr	r3, [r7, #12]
 800df6e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800df70:	68fb      	ldr	r3, [r7, #12]
}
 800df72:	4618      	mov	r0, r3
 800df74:	3710      	adds	r7, #16
 800df76:	46bd      	mov	sp, r7
 800df78:	bd80      	pop	{r7, pc}
 800df7a:	bf00      	nop
 800df7c:	2000137c 	.word	0x2000137c

0800df80 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800df80:	b580      	push	{r7, lr}
 800df82:	b086      	sub	sp, #24
 800df84:	af00      	add	r7, sp, #0
 800df86:	60f8      	str	r0, [r7, #12]
 800df88:	60b9      	str	r1, [r7, #8]
 800df8a:	607a      	str	r2, [r7, #4]
 800df8c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800df8e:	2300      	movs	r3, #0
 800df90:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800df92:	68fb      	ldr	r3, [r7, #12]
 800df94:	68ba      	ldr	r2, [r7, #8]
 800df96:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800df98:	68fb      	ldr	r3, [r7, #12]
 800df9a:	68fa      	ldr	r2, [r7, #12]
 800df9c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800df9e:	68ba      	ldr	r2, [r7, #8]
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	429a      	cmp	r2, r3
 800dfa4:	d812      	bhi.n	800dfcc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dfa6:	687a      	ldr	r2, [r7, #4]
 800dfa8:	683b      	ldr	r3, [r7, #0]
 800dfaa:	1ad2      	subs	r2, r2, r3
 800dfac:	68fb      	ldr	r3, [r7, #12]
 800dfae:	699b      	ldr	r3, [r3, #24]
 800dfb0:	429a      	cmp	r2, r3
 800dfb2:	d302      	bcc.n	800dfba <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800dfb4:	2301      	movs	r3, #1
 800dfb6:	617b      	str	r3, [r7, #20]
 800dfb8:	e01b      	b.n	800dff2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800dfba:	4b10      	ldr	r3, [pc, #64]	@ (800dffc <prvInsertTimerInActiveList+0x7c>)
 800dfbc:	681a      	ldr	r2, [r3, #0]
 800dfbe:	68fb      	ldr	r3, [r7, #12]
 800dfc0:	3304      	adds	r3, #4
 800dfc2:	4619      	mov	r1, r3
 800dfc4:	4610      	mov	r0, r2
 800dfc6:	f7fe f9b8 	bl	800c33a <vListInsert>
 800dfca:	e012      	b.n	800dff2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800dfcc:	687a      	ldr	r2, [r7, #4]
 800dfce:	683b      	ldr	r3, [r7, #0]
 800dfd0:	429a      	cmp	r2, r3
 800dfd2:	d206      	bcs.n	800dfe2 <prvInsertTimerInActiveList+0x62>
 800dfd4:	68ba      	ldr	r2, [r7, #8]
 800dfd6:	683b      	ldr	r3, [r7, #0]
 800dfd8:	429a      	cmp	r2, r3
 800dfda:	d302      	bcc.n	800dfe2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800dfdc:	2301      	movs	r3, #1
 800dfde:	617b      	str	r3, [r7, #20]
 800dfe0:	e007      	b.n	800dff2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800dfe2:	4b07      	ldr	r3, [pc, #28]	@ (800e000 <prvInsertTimerInActiveList+0x80>)
 800dfe4:	681a      	ldr	r2, [r3, #0]
 800dfe6:	68fb      	ldr	r3, [r7, #12]
 800dfe8:	3304      	adds	r3, #4
 800dfea:	4619      	mov	r1, r3
 800dfec:	4610      	mov	r0, r2
 800dfee:	f7fe f9a4 	bl	800c33a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800dff2:	697b      	ldr	r3, [r7, #20]
}
 800dff4:	4618      	mov	r0, r3
 800dff6:	3718      	adds	r7, #24
 800dff8:	46bd      	mov	sp, r7
 800dffa:	bd80      	pop	{r7, pc}
 800dffc:	20001370 	.word	0x20001370
 800e000:	2000136c 	.word	0x2000136c

0800e004 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800e004:	b580      	push	{r7, lr}
 800e006:	b08e      	sub	sp, #56	@ 0x38
 800e008:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e00a:	e0ce      	b.n	800e1aa <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	2b00      	cmp	r3, #0
 800e010:	da19      	bge.n	800e046 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800e012:	1d3b      	adds	r3, r7, #4
 800e014:	3304      	adds	r3, #4
 800e016:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800e018:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e01a:	2b00      	cmp	r3, #0
 800e01c:	d10b      	bne.n	800e036 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800e01e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e022:	f383 8811 	msr	BASEPRI, r3
 800e026:	f3bf 8f6f 	isb	sy
 800e02a:	f3bf 8f4f 	dsb	sy
 800e02e:	61fb      	str	r3, [r7, #28]
}
 800e030:	bf00      	nop
 800e032:	bf00      	nop
 800e034:	e7fd      	b.n	800e032 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800e036:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e038:	681b      	ldr	r3, [r3, #0]
 800e03a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e03c:	6850      	ldr	r0, [r2, #4]
 800e03e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e040:	6892      	ldr	r2, [r2, #8]
 800e042:	4611      	mov	r1, r2
 800e044:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	2b00      	cmp	r3, #0
 800e04a:	f2c0 80ae 	blt.w	800e1aa <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800e04e:	68fb      	ldr	r3, [r7, #12]
 800e050:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800e052:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e054:	695b      	ldr	r3, [r3, #20]
 800e056:	2b00      	cmp	r3, #0
 800e058:	d004      	beq.n	800e064 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e05a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e05c:	3304      	adds	r3, #4
 800e05e:	4618      	mov	r0, r3
 800e060:	f7fe f9a4 	bl	800c3ac <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e064:	463b      	mov	r3, r7
 800e066:	4618      	mov	r0, r3
 800e068:	f7ff ff6a 	bl	800df40 <prvSampleTimeNow>
 800e06c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	2b09      	cmp	r3, #9
 800e072:	f200 8097 	bhi.w	800e1a4 <prvProcessReceivedCommands+0x1a0>
 800e076:	a201      	add	r2, pc, #4	@ (adr r2, 800e07c <prvProcessReceivedCommands+0x78>)
 800e078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e07c:	0800e0a5 	.word	0x0800e0a5
 800e080:	0800e0a5 	.word	0x0800e0a5
 800e084:	0800e0a5 	.word	0x0800e0a5
 800e088:	0800e11b 	.word	0x0800e11b
 800e08c:	0800e12f 	.word	0x0800e12f
 800e090:	0800e17b 	.word	0x0800e17b
 800e094:	0800e0a5 	.word	0x0800e0a5
 800e098:	0800e0a5 	.word	0x0800e0a5
 800e09c:	0800e11b 	.word	0x0800e11b
 800e0a0:	0800e12f 	.word	0x0800e12f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800e0a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e0a6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e0aa:	f043 0301 	orr.w	r3, r3, #1
 800e0ae:	b2da      	uxtb	r2, r3
 800e0b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e0b2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800e0b6:	68ba      	ldr	r2, [r7, #8]
 800e0b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e0ba:	699b      	ldr	r3, [r3, #24]
 800e0bc:	18d1      	adds	r1, r2, r3
 800e0be:	68bb      	ldr	r3, [r7, #8]
 800e0c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e0c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e0c4:	f7ff ff5c 	bl	800df80 <prvInsertTimerInActiveList>
 800e0c8:	4603      	mov	r3, r0
 800e0ca:	2b00      	cmp	r3, #0
 800e0cc:	d06c      	beq.n	800e1a8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e0ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e0d0:	6a1b      	ldr	r3, [r3, #32]
 800e0d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e0d4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e0d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e0d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e0dc:	f003 0304 	and.w	r3, r3, #4
 800e0e0:	2b00      	cmp	r3, #0
 800e0e2:	d061      	beq.n	800e1a8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800e0e4:	68ba      	ldr	r2, [r7, #8]
 800e0e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e0e8:	699b      	ldr	r3, [r3, #24]
 800e0ea:	441a      	add	r2, r3
 800e0ec:	2300      	movs	r3, #0
 800e0ee:	9300      	str	r3, [sp, #0]
 800e0f0:	2300      	movs	r3, #0
 800e0f2:	2100      	movs	r1, #0
 800e0f4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e0f6:	f7ff fe01 	bl	800dcfc <xTimerGenericCommand>
 800e0fa:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800e0fc:	6a3b      	ldr	r3, [r7, #32]
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	d152      	bne.n	800e1a8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800e102:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e106:	f383 8811 	msr	BASEPRI, r3
 800e10a:	f3bf 8f6f 	isb	sy
 800e10e:	f3bf 8f4f 	dsb	sy
 800e112:	61bb      	str	r3, [r7, #24]
}
 800e114:	bf00      	nop
 800e116:	bf00      	nop
 800e118:	e7fd      	b.n	800e116 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e11a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e11c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e120:	f023 0301 	bic.w	r3, r3, #1
 800e124:	b2da      	uxtb	r2, r3
 800e126:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e128:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800e12c:	e03d      	b.n	800e1aa <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800e12e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e130:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e134:	f043 0301 	orr.w	r3, r3, #1
 800e138:	b2da      	uxtb	r2, r3
 800e13a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e13c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800e140:	68ba      	ldr	r2, [r7, #8]
 800e142:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e144:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800e146:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e148:	699b      	ldr	r3, [r3, #24]
 800e14a:	2b00      	cmp	r3, #0
 800e14c:	d10b      	bne.n	800e166 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800e14e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e152:	f383 8811 	msr	BASEPRI, r3
 800e156:	f3bf 8f6f 	isb	sy
 800e15a:	f3bf 8f4f 	dsb	sy
 800e15e:	617b      	str	r3, [r7, #20]
}
 800e160:	bf00      	nop
 800e162:	bf00      	nop
 800e164:	e7fd      	b.n	800e162 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800e166:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e168:	699a      	ldr	r2, [r3, #24]
 800e16a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e16c:	18d1      	adds	r1, r2, r3
 800e16e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e170:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e172:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e174:	f7ff ff04 	bl	800df80 <prvInsertTimerInActiveList>
					break;
 800e178:	e017      	b.n	800e1aa <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800e17a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e17c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e180:	f003 0302 	and.w	r3, r3, #2
 800e184:	2b00      	cmp	r3, #0
 800e186:	d103      	bne.n	800e190 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800e188:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e18a:	f000 fbe5 	bl	800e958 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800e18e:	e00c      	b.n	800e1aa <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e190:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e192:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e196:	f023 0301 	bic.w	r3, r3, #1
 800e19a:	b2da      	uxtb	r2, r3
 800e19c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e19e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800e1a2:	e002      	b.n	800e1aa <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800e1a4:	bf00      	nop
 800e1a6:	e000      	b.n	800e1aa <prvProcessReceivedCommands+0x1a6>
					break;
 800e1a8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e1aa:	4b08      	ldr	r3, [pc, #32]	@ (800e1cc <prvProcessReceivedCommands+0x1c8>)
 800e1ac:	681b      	ldr	r3, [r3, #0]
 800e1ae:	1d39      	adds	r1, r7, #4
 800e1b0:	2200      	movs	r2, #0
 800e1b2:	4618      	mov	r0, r3
 800e1b4:	f7fe fbce 	bl	800c954 <xQueueReceive>
 800e1b8:	4603      	mov	r3, r0
 800e1ba:	2b00      	cmp	r3, #0
 800e1bc:	f47f af26 	bne.w	800e00c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800e1c0:	bf00      	nop
 800e1c2:	bf00      	nop
 800e1c4:	3730      	adds	r7, #48	@ 0x30
 800e1c6:	46bd      	mov	sp, r7
 800e1c8:	bd80      	pop	{r7, pc}
 800e1ca:	bf00      	nop
 800e1cc:	20001374 	.word	0x20001374

0800e1d0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800e1d0:	b580      	push	{r7, lr}
 800e1d2:	b088      	sub	sp, #32
 800e1d4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e1d6:	e049      	b.n	800e26c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e1d8:	4b2e      	ldr	r3, [pc, #184]	@ (800e294 <prvSwitchTimerLists+0xc4>)
 800e1da:	681b      	ldr	r3, [r3, #0]
 800e1dc:	68db      	ldr	r3, [r3, #12]
 800e1de:	681b      	ldr	r3, [r3, #0]
 800e1e0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e1e2:	4b2c      	ldr	r3, [pc, #176]	@ (800e294 <prvSwitchTimerLists+0xc4>)
 800e1e4:	681b      	ldr	r3, [r3, #0]
 800e1e6:	68db      	ldr	r3, [r3, #12]
 800e1e8:	68db      	ldr	r3, [r3, #12]
 800e1ea:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e1ec:	68fb      	ldr	r3, [r7, #12]
 800e1ee:	3304      	adds	r3, #4
 800e1f0:	4618      	mov	r0, r3
 800e1f2:	f7fe f8db 	bl	800c3ac <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e1f6:	68fb      	ldr	r3, [r7, #12]
 800e1f8:	6a1b      	ldr	r3, [r3, #32]
 800e1fa:	68f8      	ldr	r0, [r7, #12]
 800e1fc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e1fe:	68fb      	ldr	r3, [r7, #12]
 800e200:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e204:	f003 0304 	and.w	r3, r3, #4
 800e208:	2b00      	cmp	r3, #0
 800e20a:	d02f      	beq.n	800e26c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800e20c:	68fb      	ldr	r3, [r7, #12]
 800e20e:	699b      	ldr	r3, [r3, #24]
 800e210:	693a      	ldr	r2, [r7, #16]
 800e212:	4413      	add	r3, r2
 800e214:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800e216:	68ba      	ldr	r2, [r7, #8]
 800e218:	693b      	ldr	r3, [r7, #16]
 800e21a:	429a      	cmp	r2, r3
 800e21c:	d90e      	bls.n	800e23c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800e21e:	68fb      	ldr	r3, [r7, #12]
 800e220:	68ba      	ldr	r2, [r7, #8]
 800e222:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e224:	68fb      	ldr	r3, [r7, #12]
 800e226:	68fa      	ldr	r2, [r7, #12]
 800e228:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e22a:	4b1a      	ldr	r3, [pc, #104]	@ (800e294 <prvSwitchTimerLists+0xc4>)
 800e22c:	681a      	ldr	r2, [r3, #0]
 800e22e:	68fb      	ldr	r3, [r7, #12]
 800e230:	3304      	adds	r3, #4
 800e232:	4619      	mov	r1, r3
 800e234:	4610      	mov	r0, r2
 800e236:	f7fe f880 	bl	800c33a <vListInsert>
 800e23a:	e017      	b.n	800e26c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e23c:	2300      	movs	r3, #0
 800e23e:	9300      	str	r3, [sp, #0]
 800e240:	2300      	movs	r3, #0
 800e242:	693a      	ldr	r2, [r7, #16]
 800e244:	2100      	movs	r1, #0
 800e246:	68f8      	ldr	r0, [r7, #12]
 800e248:	f7ff fd58 	bl	800dcfc <xTimerGenericCommand>
 800e24c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800e24e:	687b      	ldr	r3, [r7, #4]
 800e250:	2b00      	cmp	r3, #0
 800e252:	d10b      	bne.n	800e26c <prvSwitchTimerLists+0x9c>
	__asm volatile
 800e254:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e258:	f383 8811 	msr	BASEPRI, r3
 800e25c:	f3bf 8f6f 	isb	sy
 800e260:	f3bf 8f4f 	dsb	sy
 800e264:	603b      	str	r3, [r7, #0]
}
 800e266:	bf00      	nop
 800e268:	bf00      	nop
 800e26a:	e7fd      	b.n	800e268 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e26c:	4b09      	ldr	r3, [pc, #36]	@ (800e294 <prvSwitchTimerLists+0xc4>)
 800e26e:	681b      	ldr	r3, [r3, #0]
 800e270:	681b      	ldr	r3, [r3, #0]
 800e272:	2b00      	cmp	r3, #0
 800e274:	d1b0      	bne.n	800e1d8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800e276:	4b07      	ldr	r3, [pc, #28]	@ (800e294 <prvSwitchTimerLists+0xc4>)
 800e278:	681b      	ldr	r3, [r3, #0]
 800e27a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800e27c:	4b06      	ldr	r3, [pc, #24]	@ (800e298 <prvSwitchTimerLists+0xc8>)
 800e27e:	681b      	ldr	r3, [r3, #0]
 800e280:	4a04      	ldr	r2, [pc, #16]	@ (800e294 <prvSwitchTimerLists+0xc4>)
 800e282:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800e284:	4a04      	ldr	r2, [pc, #16]	@ (800e298 <prvSwitchTimerLists+0xc8>)
 800e286:	697b      	ldr	r3, [r7, #20]
 800e288:	6013      	str	r3, [r2, #0]
}
 800e28a:	bf00      	nop
 800e28c:	3718      	adds	r7, #24
 800e28e:	46bd      	mov	sp, r7
 800e290:	bd80      	pop	{r7, pc}
 800e292:	bf00      	nop
 800e294:	2000136c 	.word	0x2000136c
 800e298:	20001370 	.word	0x20001370

0800e29c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800e29c:	b580      	push	{r7, lr}
 800e29e:	b082      	sub	sp, #8
 800e2a0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800e2a2:	f000 f969 	bl	800e578 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800e2a6:	4b15      	ldr	r3, [pc, #84]	@ (800e2fc <prvCheckForValidListAndQueue+0x60>)
 800e2a8:	681b      	ldr	r3, [r3, #0]
 800e2aa:	2b00      	cmp	r3, #0
 800e2ac:	d120      	bne.n	800e2f0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800e2ae:	4814      	ldr	r0, [pc, #80]	@ (800e300 <prvCheckForValidListAndQueue+0x64>)
 800e2b0:	f7fd fff2 	bl	800c298 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800e2b4:	4813      	ldr	r0, [pc, #76]	@ (800e304 <prvCheckForValidListAndQueue+0x68>)
 800e2b6:	f7fd ffef 	bl	800c298 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800e2ba:	4b13      	ldr	r3, [pc, #76]	@ (800e308 <prvCheckForValidListAndQueue+0x6c>)
 800e2bc:	4a10      	ldr	r2, [pc, #64]	@ (800e300 <prvCheckForValidListAndQueue+0x64>)
 800e2be:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800e2c0:	4b12      	ldr	r3, [pc, #72]	@ (800e30c <prvCheckForValidListAndQueue+0x70>)
 800e2c2:	4a10      	ldr	r2, [pc, #64]	@ (800e304 <prvCheckForValidListAndQueue+0x68>)
 800e2c4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800e2c6:	2300      	movs	r3, #0
 800e2c8:	9300      	str	r3, [sp, #0]
 800e2ca:	4b11      	ldr	r3, [pc, #68]	@ (800e310 <prvCheckForValidListAndQueue+0x74>)
 800e2cc:	4a11      	ldr	r2, [pc, #68]	@ (800e314 <prvCheckForValidListAndQueue+0x78>)
 800e2ce:	2110      	movs	r1, #16
 800e2d0:	200a      	movs	r0, #10
 800e2d2:	f7fe f8ff 	bl	800c4d4 <xQueueGenericCreateStatic>
 800e2d6:	4603      	mov	r3, r0
 800e2d8:	4a08      	ldr	r2, [pc, #32]	@ (800e2fc <prvCheckForValidListAndQueue+0x60>)
 800e2da:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800e2dc:	4b07      	ldr	r3, [pc, #28]	@ (800e2fc <prvCheckForValidListAndQueue+0x60>)
 800e2de:	681b      	ldr	r3, [r3, #0]
 800e2e0:	2b00      	cmp	r3, #0
 800e2e2:	d005      	beq.n	800e2f0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800e2e4:	4b05      	ldr	r3, [pc, #20]	@ (800e2fc <prvCheckForValidListAndQueue+0x60>)
 800e2e6:	681b      	ldr	r3, [r3, #0]
 800e2e8:	490b      	ldr	r1, [pc, #44]	@ (800e318 <prvCheckForValidListAndQueue+0x7c>)
 800e2ea:	4618      	mov	r0, r3
 800e2ec:	f7fe fd24 	bl	800cd38 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e2f0:	f000 f974 	bl	800e5dc <vPortExitCritical>
}
 800e2f4:	bf00      	nop
 800e2f6:	46bd      	mov	sp, r7
 800e2f8:	bd80      	pop	{r7, pc}
 800e2fa:	bf00      	nop
 800e2fc:	20001374 	.word	0x20001374
 800e300:	20001344 	.word	0x20001344
 800e304:	20001358 	.word	0x20001358
 800e308:	2000136c 	.word	0x2000136c
 800e30c:	20001370 	.word	0x20001370
 800e310:	20001420 	.word	0x20001420
 800e314:	20001380 	.word	0x20001380
 800e318:	0800edb4 	.word	0x0800edb4

0800e31c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800e31c:	b480      	push	{r7}
 800e31e:	b085      	sub	sp, #20
 800e320:	af00      	add	r7, sp, #0
 800e322:	60f8      	str	r0, [r7, #12]
 800e324:	60b9      	str	r1, [r7, #8]
 800e326:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800e328:	68fb      	ldr	r3, [r7, #12]
 800e32a:	3b04      	subs	r3, #4
 800e32c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800e32e:	68fb      	ldr	r3, [r7, #12]
 800e330:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800e334:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e336:	68fb      	ldr	r3, [r7, #12]
 800e338:	3b04      	subs	r3, #4
 800e33a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800e33c:	68bb      	ldr	r3, [r7, #8]
 800e33e:	f023 0201 	bic.w	r2, r3, #1
 800e342:	68fb      	ldr	r3, [r7, #12]
 800e344:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e346:	68fb      	ldr	r3, [r7, #12]
 800e348:	3b04      	subs	r3, #4
 800e34a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800e34c:	4a0c      	ldr	r2, [pc, #48]	@ (800e380 <pxPortInitialiseStack+0x64>)
 800e34e:	68fb      	ldr	r3, [r7, #12]
 800e350:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800e352:	68fb      	ldr	r3, [r7, #12]
 800e354:	3b14      	subs	r3, #20
 800e356:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800e358:	687a      	ldr	r2, [r7, #4]
 800e35a:	68fb      	ldr	r3, [r7, #12]
 800e35c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800e35e:	68fb      	ldr	r3, [r7, #12]
 800e360:	3b04      	subs	r3, #4
 800e362:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800e364:	68fb      	ldr	r3, [r7, #12]
 800e366:	f06f 0202 	mvn.w	r2, #2
 800e36a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800e36c:	68fb      	ldr	r3, [r7, #12]
 800e36e:	3b20      	subs	r3, #32
 800e370:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800e372:	68fb      	ldr	r3, [r7, #12]
}
 800e374:	4618      	mov	r0, r3
 800e376:	3714      	adds	r7, #20
 800e378:	46bd      	mov	sp, r7
 800e37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e37e:	4770      	bx	lr
 800e380:	0800e385 	.word	0x0800e385

0800e384 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800e384:	b480      	push	{r7}
 800e386:	b085      	sub	sp, #20
 800e388:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800e38a:	2300      	movs	r3, #0
 800e38c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800e38e:	4b13      	ldr	r3, [pc, #76]	@ (800e3dc <prvTaskExitError+0x58>)
 800e390:	681b      	ldr	r3, [r3, #0]
 800e392:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e396:	d00b      	beq.n	800e3b0 <prvTaskExitError+0x2c>
	__asm volatile
 800e398:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e39c:	f383 8811 	msr	BASEPRI, r3
 800e3a0:	f3bf 8f6f 	isb	sy
 800e3a4:	f3bf 8f4f 	dsb	sy
 800e3a8:	60fb      	str	r3, [r7, #12]
}
 800e3aa:	bf00      	nop
 800e3ac:	bf00      	nop
 800e3ae:	e7fd      	b.n	800e3ac <prvTaskExitError+0x28>
	__asm volatile
 800e3b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e3b4:	f383 8811 	msr	BASEPRI, r3
 800e3b8:	f3bf 8f6f 	isb	sy
 800e3bc:	f3bf 8f4f 	dsb	sy
 800e3c0:	60bb      	str	r3, [r7, #8]
}
 800e3c2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800e3c4:	bf00      	nop
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	2b00      	cmp	r3, #0
 800e3ca:	d0fc      	beq.n	800e3c6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800e3cc:	bf00      	nop
 800e3ce:	bf00      	nop
 800e3d0:	3714      	adds	r7, #20
 800e3d2:	46bd      	mov	sp, r7
 800e3d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3d8:	4770      	bx	lr
 800e3da:	bf00      	nop
 800e3dc:	20000014 	.word	0x20000014

0800e3e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800e3e0:	4b07      	ldr	r3, [pc, #28]	@ (800e400 <pxCurrentTCBConst2>)
 800e3e2:	6819      	ldr	r1, [r3, #0]
 800e3e4:	6808      	ldr	r0, [r1, #0]
 800e3e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e3ea:	f380 8809 	msr	PSP, r0
 800e3ee:	f3bf 8f6f 	isb	sy
 800e3f2:	f04f 0000 	mov.w	r0, #0
 800e3f6:	f380 8811 	msr	BASEPRI, r0
 800e3fa:	4770      	bx	lr
 800e3fc:	f3af 8000 	nop.w

0800e400 <pxCurrentTCBConst2>:
 800e400:	20000e44 	.word	0x20000e44
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800e404:	bf00      	nop
 800e406:	bf00      	nop

0800e408 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800e408:	4808      	ldr	r0, [pc, #32]	@ (800e42c <prvPortStartFirstTask+0x24>)
 800e40a:	6800      	ldr	r0, [r0, #0]
 800e40c:	6800      	ldr	r0, [r0, #0]
 800e40e:	f380 8808 	msr	MSP, r0
 800e412:	f04f 0000 	mov.w	r0, #0
 800e416:	f380 8814 	msr	CONTROL, r0
 800e41a:	b662      	cpsie	i
 800e41c:	b661      	cpsie	f
 800e41e:	f3bf 8f4f 	dsb	sy
 800e422:	f3bf 8f6f 	isb	sy
 800e426:	df00      	svc	0
 800e428:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800e42a:	bf00      	nop
 800e42c:	e000ed08 	.word	0xe000ed08

0800e430 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800e430:	b580      	push	{r7, lr}
 800e432:	b086      	sub	sp, #24
 800e434:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800e436:	4b47      	ldr	r3, [pc, #284]	@ (800e554 <xPortStartScheduler+0x124>)
 800e438:	681b      	ldr	r3, [r3, #0]
 800e43a:	4a47      	ldr	r2, [pc, #284]	@ (800e558 <xPortStartScheduler+0x128>)
 800e43c:	4293      	cmp	r3, r2
 800e43e:	d10b      	bne.n	800e458 <xPortStartScheduler+0x28>
	__asm volatile
 800e440:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e444:	f383 8811 	msr	BASEPRI, r3
 800e448:	f3bf 8f6f 	isb	sy
 800e44c:	f3bf 8f4f 	dsb	sy
 800e450:	613b      	str	r3, [r7, #16]
}
 800e452:	bf00      	nop
 800e454:	bf00      	nop
 800e456:	e7fd      	b.n	800e454 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800e458:	4b3e      	ldr	r3, [pc, #248]	@ (800e554 <xPortStartScheduler+0x124>)
 800e45a:	681b      	ldr	r3, [r3, #0]
 800e45c:	4a3f      	ldr	r2, [pc, #252]	@ (800e55c <xPortStartScheduler+0x12c>)
 800e45e:	4293      	cmp	r3, r2
 800e460:	d10b      	bne.n	800e47a <xPortStartScheduler+0x4a>
	__asm volatile
 800e462:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e466:	f383 8811 	msr	BASEPRI, r3
 800e46a:	f3bf 8f6f 	isb	sy
 800e46e:	f3bf 8f4f 	dsb	sy
 800e472:	60fb      	str	r3, [r7, #12]
}
 800e474:	bf00      	nop
 800e476:	bf00      	nop
 800e478:	e7fd      	b.n	800e476 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800e47a:	4b39      	ldr	r3, [pc, #228]	@ (800e560 <xPortStartScheduler+0x130>)
 800e47c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800e47e:	697b      	ldr	r3, [r7, #20]
 800e480:	781b      	ldrb	r3, [r3, #0]
 800e482:	b2db      	uxtb	r3, r3
 800e484:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800e486:	697b      	ldr	r3, [r7, #20]
 800e488:	22ff      	movs	r2, #255	@ 0xff
 800e48a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800e48c:	697b      	ldr	r3, [r7, #20]
 800e48e:	781b      	ldrb	r3, [r3, #0]
 800e490:	b2db      	uxtb	r3, r3
 800e492:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800e494:	78fb      	ldrb	r3, [r7, #3]
 800e496:	b2db      	uxtb	r3, r3
 800e498:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800e49c:	b2da      	uxtb	r2, r3
 800e49e:	4b31      	ldr	r3, [pc, #196]	@ (800e564 <xPortStartScheduler+0x134>)
 800e4a0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800e4a2:	4b31      	ldr	r3, [pc, #196]	@ (800e568 <xPortStartScheduler+0x138>)
 800e4a4:	2207      	movs	r2, #7
 800e4a6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e4a8:	e009      	b.n	800e4be <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800e4aa:	4b2f      	ldr	r3, [pc, #188]	@ (800e568 <xPortStartScheduler+0x138>)
 800e4ac:	681b      	ldr	r3, [r3, #0]
 800e4ae:	3b01      	subs	r3, #1
 800e4b0:	4a2d      	ldr	r2, [pc, #180]	@ (800e568 <xPortStartScheduler+0x138>)
 800e4b2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800e4b4:	78fb      	ldrb	r3, [r7, #3]
 800e4b6:	b2db      	uxtb	r3, r3
 800e4b8:	005b      	lsls	r3, r3, #1
 800e4ba:	b2db      	uxtb	r3, r3
 800e4bc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e4be:	78fb      	ldrb	r3, [r7, #3]
 800e4c0:	b2db      	uxtb	r3, r3
 800e4c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e4c6:	2b80      	cmp	r3, #128	@ 0x80
 800e4c8:	d0ef      	beq.n	800e4aa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800e4ca:	4b27      	ldr	r3, [pc, #156]	@ (800e568 <xPortStartScheduler+0x138>)
 800e4cc:	681b      	ldr	r3, [r3, #0]
 800e4ce:	f1c3 0307 	rsb	r3, r3, #7
 800e4d2:	2b04      	cmp	r3, #4
 800e4d4:	d00b      	beq.n	800e4ee <xPortStartScheduler+0xbe>
	__asm volatile
 800e4d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e4da:	f383 8811 	msr	BASEPRI, r3
 800e4de:	f3bf 8f6f 	isb	sy
 800e4e2:	f3bf 8f4f 	dsb	sy
 800e4e6:	60bb      	str	r3, [r7, #8]
}
 800e4e8:	bf00      	nop
 800e4ea:	bf00      	nop
 800e4ec:	e7fd      	b.n	800e4ea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800e4ee:	4b1e      	ldr	r3, [pc, #120]	@ (800e568 <xPortStartScheduler+0x138>)
 800e4f0:	681b      	ldr	r3, [r3, #0]
 800e4f2:	021b      	lsls	r3, r3, #8
 800e4f4:	4a1c      	ldr	r2, [pc, #112]	@ (800e568 <xPortStartScheduler+0x138>)
 800e4f6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800e4f8:	4b1b      	ldr	r3, [pc, #108]	@ (800e568 <xPortStartScheduler+0x138>)
 800e4fa:	681b      	ldr	r3, [r3, #0]
 800e4fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800e500:	4a19      	ldr	r2, [pc, #100]	@ (800e568 <xPortStartScheduler+0x138>)
 800e502:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800e504:	687b      	ldr	r3, [r7, #4]
 800e506:	b2da      	uxtb	r2, r3
 800e508:	697b      	ldr	r3, [r7, #20]
 800e50a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800e50c:	4b17      	ldr	r3, [pc, #92]	@ (800e56c <xPortStartScheduler+0x13c>)
 800e50e:	681b      	ldr	r3, [r3, #0]
 800e510:	4a16      	ldr	r2, [pc, #88]	@ (800e56c <xPortStartScheduler+0x13c>)
 800e512:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800e516:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800e518:	4b14      	ldr	r3, [pc, #80]	@ (800e56c <xPortStartScheduler+0x13c>)
 800e51a:	681b      	ldr	r3, [r3, #0]
 800e51c:	4a13      	ldr	r2, [pc, #76]	@ (800e56c <xPortStartScheduler+0x13c>)
 800e51e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800e522:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800e524:	f000 f8da 	bl	800e6dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800e528:	4b11      	ldr	r3, [pc, #68]	@ (800e570 <xPortStartScheduler+0x140>)
 800e52a:	2200      	movs	r2, #0
 800e52c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800e52e:	f000 f8f9 	bl	800e724 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800e532:	4b10      	ldr	r3, [pc, #64]	@ (800e574 <xPortStartScheduler+0x144>)
 800e534:	681b      	ldr	r3, [r3, #0]
 800e536:	4a0f      	ldr	r2, [pc, #60]	@ (800e574 <xPortStartScheduler+0x144>)
 800e538:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800e53c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800e53e:	f7ff ff63 	bl	800e408 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800e542:	f7ff f831 	bl	800d5a8 <vTaskSwitchContext>
	prvTaskExitError();
 800e546:	f7ff ff1d 	bl	800e384 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800e54a:	2300      	movs	r3, #0
}
 800e54c:	4618      	mov	r0, r3
 800e54e:	3718      	adds	r7, #24
 800e550:	46bd      	mov	sp, r7
 800e552:	bd80      	pop	{r7, pc}
 800e554:	e000ed00 	.word	0xe000ed00
 800e558:	410fc271 	.word	0x410fc271
 800e55c:	410fc270 	.word	0x410fc270
 800e560:	e000e400 	.word	0xe000e400
 800e564:	20001470 	.word	0x20001470
 800e568:	20001474 	.word	0x20001474
 800e56c:	e000ed20 	.word	0xe000ed20
 800e570:	20000014 	.word	0x20000014
 800e574:	e000ef34 	.word	0xe000ef34

0800e578 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800e578:	b480      	push	{r7}
 800e57a:	b083      	sub	sp, #12
 800e57c:	af00      	add	r7, sp, #0
	__asm volatile
 800e57e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e582:	f383 8811 	msr	BASEPRI, r3
 800e586:	f3bf 8f6f 	isb	sy
 800e58a:	f3bf 8f4f 	dsb	sy
 800e58e:	607b      	str	r3, [r7, #4]
}
 800e590:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800e592:	4b10      	ldr	r3, [pc, #64]	@ (800e5d4 <vPortEnterCritical+0x5c>)
 800e594:	681b      	ldr	r3, [r3, #0]
 800e596:	3301      	adds	r3, #1
 800e598:	4a0e      	ldr	r2, [pc, #56]	@ (800e5d4 <vPortEnterCritical+0x5c>)
 800e59a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800e59c:	4b0d      	ldr	r3, [pc, #52]	@ (800e5d4 <vPortEnterCritical+0x5c>)
 800e59e:	681b      	ldr	r3, [r3, #0]
 800e5a0:	2b01      	cmp	r3, #1
 800e5a2:	d110      	bne.n	800e5c6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800e5a4:	4b0c      	ldr	r3, [pc, #48]	@ (800e5d8 <vPortEnterCritical+0x60>)
 800e5a6:	681b      	ldr	r3, [r3, #0]
 800e5a8:	b2db      	uxtb	r3, r3
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	d00b      	beq.n	800e5c6 <vPortEnterCritical+0x4e>
	__asm volatile
 800e5ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e5b2:	f383 8811 	msr	BASEPRI, r3
 800e5b6:	f3bf 8f6f 	isb	sy
 800e5ba:	f3bf 8f4f 	dsb	sy
 800e5be:	603b      	str	r3, [r7, #0]
}
 800e5c0:	bf00      	nop
 800e5c2:	bf00      	nop
 800e5c4:	e7fd      	b.n	800e5c2 <vPortEnterCritical+0x4a>
	}
}
 800e5c6:	bf00      	nop
 800e5c8:	370c      	adds	r7, #12
 800e5ca:	46bd      	mov	sp, r7
 800e5cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5d0:	4770      	bx	lr
 800e5d2:	bf00      	nop
 800e5d4:	20000014 	.word	0x20000014
 800e5d8:	e000ed04 	.word	0xe000ed04

0800e5dc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800e5dc:	b480      	push	{r7}
 800e5de:	b083      	sub	sp, #12
 800e5e0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800e5e2:	4b12      	ldr	r3, [pc, #72]	@ (800e62c <vPortExitCritical+0x50>)
 800e5e4:	681b      	ldr	r3, [r3, #0]
 800e5e6:	2b00      	cmp	r3, #0
 800e5e8:	d10b      	bne.n	800e602 <vPortExitCritical+0x26>
	__asm volatile
 800e5ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e5ee:	f383 8811 	msr	BASEPRI, r3
 800e5f2:	f3bf 8f6f 	isb	sy
 800e5f6:	f3bf 8f4f 	dsb	sy
 800e5fa:	607b      	str	r3, [r7, #4]
}
 800e5fc:	bf00      	nop
 800e5fe:	bf00      	nop
 800e600:	e7fd      	b.n	800e5fe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800e602:	4b0a      	ldr	r3, [pc, #40]	@ (800e62c <vPortExitCritical+0x50>)
 800e604:	681b      	ldr	r3, [r3, #0]
 800e606:	3b01      	subs	r3, #1
 800e608:	4a08      	ldr	r2, [pc, #32]	@ (800e62c <vPortExitCritical+0x50>)
 800e60a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800e60c:	4b07      	ldr	r3, [pc, #28]	@ (800e62c <vPortExitCritical+0x50>)
 800e60e:	681b      	ldr	r3, [r3, #0]
 800e610:	2b00      	cmp	r3, #0
 800e612:	d105      	bne.n	800e620 <vPortExitCritical+0x44>
 800e614:	2300      	movs	r3, #0
 800e616:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e618:	683b      	ldr	r3, [r7, #0]
 800e61a:	f383 8811 	msr	BASEPRI, r3
}
 800e61e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800e620:	bf00      	nop
 800e622:	370c      	adds	r7, #12
 800e624:	46bd      	mov	sp, r7
 800e626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e62a:	4770      	bx	lr
 800e62c:	20000014 	.word	0x20000014

0800e630 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800e630:	f3ef 8009 	mrs	r0, PSP
 800e634:	f3bf 8f6f 	isb	sy
 800e638:	4b15      	ldr	r3, [pc, #84]	@ (800e690 <pxCurrentTCBConst>)
 800e63a:	681a      	ldr	r2, [r3, #0]
 800e63c:	f01e 0f10 	tst.w	lr, #16
 800e640:	bf08      	it	eq
 800e642:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800e646:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e64a:	6010      	str	r0, [r2, #0]
 800e64c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800e650:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800e654:	f380 8811 	msr	BASEPRI, r0
 800e658:	f3bf 8f4f 	dsb	sy
 800e65c:	f3bf 8f6f 	isb	sy
 800e660:	f7fe ffa2 	bl	800d5a8 <vTaskSwitchContext>
 800e664:	f04f 0000 	mov.w	r0, #0
 800e668:	f380 8811 	msr	BASEPRI, r0
 800e66c:	bc09      	pop	{r0, r3}
 800e66e:	6819      	ldr	r1, [r3, #0]
 800e670:	6808      	ldr	r0, [r1, #0]
 800e672:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e676:	f01e 0f10 	tst.w	lr, #16
 800e67a:	bf08      	it	eq
 800e67c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800e680:	f380 8809 	msr	PSP, r0
 800e684:	f3bf 8f6f 	isb	sy
 800e688:	4770      	bx	lr
 800e68a:	bf00      	nop
 800e68c:	f3af 8000 	nop.w

0800e690 <pxCurrentTCBConst>:
 800e690:	20000e44 	.word	0x20000e44
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800e694:	bf00      	nop
 800e696:	bf00      	nop

0800e698 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800e698:	b580      	push	{r7, lr}
 800e69a:	b082      	sub	sp, #8
 800e69c:	af00      	add	r7, sp, #0
	__asm volatile
 800e69e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e6a2:	f383 8811 	msr	BASEPRI, r3
 800e6a6:	f3bf 8f6f 	isb	sy
 800e6aa:	f3bf 8f4f 	dsb	sy
 800e6ae:	607b      	str	r3, [r7, #4]
}
 800e6b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800e6b2:	f7fe febf 	bl	800d434 <xTaskIncrementTick>
 800e6b6:	4603      	mov	r3, r0
 800e6b8:	2b00      	cmp	r3, #0
 800e6ba:	d003      	beq.n	800e6c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800e6bc:	4b06      	ldr	r3, [pc, #24]	@ (800e6d8 <xPortSysTickHandler+0x40>)
 800e6be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e6c2:	601a      	str	r2, [r3, #0]
 800e6c4:	2300      	movs	r3, #0
 800e6c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e6c8:	683b      	ldr	r3, [r7, #0]
 800e6ca:	f383 8811 	msr	BASEPRI, r3
}
 800e6ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800e6d0:	bf00      	nop
 800e6d2:	3708      	adds	r7, #8
 800e6d4:	46bd      	mov	sp, r7
 800e6d6:	bd80      	pop	{r7, pc}
 800e6d8:	e000ed04 	.word	0xe000ed04

0800e6dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800e6dc:	b480      	push	{r7}
 800e6de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800e6e0:	4b0b      	ldr	r3, [pc, #44]	@ (800e710 <vPortSetupTimerInterrupt+0x34>)
 800e6e2:	2200      	movs	r2, #0
 800e6e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800e6e6:	4b0b      	ldr	r3, [pc, #44]	@ (800e714 <vPortSetupTimerInterrupt+0x38>)
 800e6e8:	2200      	movs	r2, #0
 800e6ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800e6ec:	4b0a      	ldr	r3, [pc, #40]	@ (800e718 <vPortSetupTimerInterrupt+0x3c>)
 800e6ee:	681b      	ldr	r3, [r3, #0]
 800e6f0:	4a0a      	ldr	r2, [pc, #40]	@ (800e71c <vPortSetupTimerInterrupt+0x40>)
 800e6f2:	fba2 2303 	umull	r2, r3, r2, r3
 800e6f6:	099b      	lsrs	r3, r3, #6
 800e6f8:	4a09      	ldr	r2, [pc, #36]	@ (800e720 <vPortSetupTimerInterrupt+0x44>)
 800e6fa:	3b01      	subs	r3, #1
 800e6fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800e6fe:	4b04      	ldr	r3, [pc, #16]	@ (800e710 <vPortSetupTimerInterrupt+0x34>)
 800e700:	2207      	movs	r2, #7
 800e702:	601a      	str	r2, [r3, #0]
}
 800e704:	bf00      	nop
 800e706:	46bd      	mov	sp, r7
 800e708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e70c:	4770      	bx	lr
 800e70e:	bf00      	nop
 800e710:	e000e010 	.word	0xe000e010
 800e714:	e000e018 	.word	0xe000e018
 800e718:	20000008 	.word	0x20000008
 800e71c:	10624dd3 	.word	0x10624dd3
 800e720:	e000e014 	.word	0xe000e014

0800e724 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800e724:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800e734 <vPortEnableVFP+0x10>
 800e728:	6801      	ldr	r1, [r0, #0]
 800e72a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800e72e:	6001      	str	r1, [r0, #0]
 800e730:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800e732:	bf00      	nop
 800e734:	e000ed88 	.word	0xe000ed88

0800e738 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800e738:	b480      	push	{r7}
 800e73a:	b085      	sub	sp, #20
 800e73c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800e73e:	f3ef 8305 	mrs	r3, IPSR
 800e742:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800e744:	68fb      	ldr	r3, [r7, #12]
 800e746:	2b0f      	cmp	r3, #15
 800e748:	d915      	bls.n	800e776 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800e74a:	4a18      	ldr	r2, [pc, #96]	@ (800e7ac <vPortValidateInterruptPriority+0x74>)
 800e74c:	68fb      	ldr	r3, [r7, #12]
 800e74e:	4413      	add	r3, r2
 800e750:	781b      	ldrb	r3, [r3, #0]
 800e752:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800e754:	4b16      	ldr	r3, [pc, #88]	@ (800e7b0 <vPortValidateInterruptPriority+0x78>)
 800e756:	781b      	ldrb	r3, [r3, #0]
 800e758:	7afa      	ldrb	r2, [r7, #11]
 800e75a:	429a      	cmp	r2, r3
 800e75c:	d20b      	bcs.n	800e776 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800e75e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e762:	f383 8811 	msr	BASEPRI, r3
 800e766:	f3bf 8f6f 	isb	sy
 800e76a:	f3bf 8f4f 	dsb	sy
 800e76e:	607b      	str	r3, [r7, #4]
}
 800e770:	bf00      	nop
 800e772:	bf00      	nop
 800e774:	e7fd      	b.n	800e772 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800e776:	4b0f      	ldr	r3, [pc, #60]	@ (800e7b4 <vPortValidateInterruptPriority+0x7c>)
 800e778:	681b      	ldr	r3, [r3, #0]
 800e77a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800e77e:	4b0e      	ldr	r3, [pc, #56]	@ (800e7b8 <vPortValidateInterruptPriority+0x80>)
 800e780:	681b      	ldr	r3, [r3, #0]
 800e782:	429a      	cmp	r2, r3
 800e784:	d90b      	bls.n	800e79e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800e786:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e78a:	f383 8811 	msr	BASEPRI, r3
 800e78e:	f3bf 8f6f 	isb	sy
 800e792:	f3bf 8f4f 	dsb	sy
 800e796:	603b      	str	r3, [r7, #0]
}
 800e798:	bf00      	nop
 800e79a:	bf00      	nop
 800e79c:	e7fd      	b.n	800e79a <vPortValidateInterruptPriority+0x62>
	}
 800e79e:	bf00      	nop
 800e7a0:	3714      	adds	r7, #20
 800e7a2:	46bd      	mov	sp, r7
 800e7a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7a8:	4770      	bx	lr
 800e7aa:	bf00      	nop
 800e7ac:	e000e3f0 	.word	0xe000e3f0
 800e7b0:	20001470 	.word	0x20001470
 800e7b4:	e000ed0c 	.word	0xe000ed0c
 800e7b8:	20001474 	.word	0x20001474

0800e7bc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800e7bc:	b580      	push	{r7, lr}
 800e7be:	b08a      	sub	sp, #40	@ 0x28
 800e7c0:	af00      	add	r7, sp, #0
 800e7c2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800e7c4:	2300      	movs	r3, #0
 800e7c6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800e7c8:	f7fe fd78 	bl	800d2bc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800e7cc:	4b5c      	ldr	r3, [pc, #368]	@ (800e940 <pvPortMalloc+0x184>)
 800e7ce:	681b      	ldr	r3, [r3, #0]
 800e7d0:	2b00      	cmp	r3, #0
 800e7d2:	d101      	bne.n	800e7d8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800e7d4:	f000 f924 	bl	800ea20 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800e7d8:	4b5a      	ldr	r3, [pc, #360]	@ (800e944 <pvPortMalloc+0x188>)
 800e7da:	681a      	ldr	r2, [r3, #0]
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	4013      	ands	r3, r2
 800e7e0:	2b00      	cmp	r3, #0
 800e7e2:	f040 8095 	bne.w	800e910 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800e7e6:	687b      	ldr	r3, [r7, #4]
 800e7e8:	2b00      	cmp	r3, #0
 800e7ea:	d01e      	beq.n	800e82a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800e7ec:	2208      	movs	r2, #8
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	4413      	add	r3, r2
 800e7f2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	f003 0307 	and.w	r3, r3, #7
 800e7fa:	2b00      	cmp	r3, #0
 800e7fc:	d015      	beq.n	800e82a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800e7fe:	687b      	ldr	r3, [r7, #4]
 800e800:	f023 0307 	bic.w	r3, r3, #7
 800e804:	3308      	adds	r3, #8
 800e806:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e808:	687b      	ldr	r3, [r7, #4]
 800e80a:	f003 0307 	and.w	r3, r3, #7
 800e80e:	2b00      	cmp	r3, #0
 800e810:	d00b      	beq.n	800e82a <pvPortMalloc+0x6e>
	__asm volatile
 800e812:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e816:	f383 8811 	msr	BASEPRI, r3
 800e81a:	f3bf 8f6f 	isb	sy
 800e81e:	f3bf 8f4f 	dsb	sy
 800e822:	617b      	str	r3, [r7, #20]
}
 800e824:	bf00      	nop
 800e826:	bf00      	nop
 800e828:	e7fd      	b.n	800e826 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	2b00      	cmp	r3, #0
 800e82e:	d06f      	beq.n	800e910 <pvPortMalloc+0x154>
 800e830:	4b45      	ldr	r3, [pc, #276]	@ (800e948 <pvPortMalloc+0x18c>)
 800e832:	681b      	ldr	r3, [r3, #0]
 800e834:	687a      	ldr	r2, [r7, #4]
 800e836:	429a      	cmp	r2, r3
 800e838:	d86a      	bhi.n	800e910 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800e83a:	4b44      	ldr	r3, [pc, #272]	@ (800e94c <pvPortMalloc+0x190>)
 800e83c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800e83e:	4b43      	ldr	r3, [pc, #268]	@ (800e94c <pvPortMalloc+0x190>)
 800e840:	681b      	ldr	r3, [r3, #0]
 800e842:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e844:	e004      	b.n	800e850 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800e846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e848:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800e84a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e84c:	681b      	ldr	r3, [r3, #0]
 800e84e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e852:	685b      	ldr	r3, [r3, #4]
 800e854:	687a      	ldr	r2, [r7, #4]
 800e856:	429a      	cmp	r2, r3
 800e858:	d903      	bls.n	800e862 <pvPortMalloc+0xa6>
 800e85a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e85c:	681b      	ldr	r3, [r3, #0]
 800e85e:	2b00      	cmp	r3, #0
 800e860:	d1f1      	bne.n	800e846 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800e862:	4b37      	ldr	r3, [pc, #220]	@ (800e940 <pvPortMalloc+0x184>)
 800e864:	681b      	ldr	r3, [r3, #0]
 800e866:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e868:	429a      	cmp	r2, r3
 800e86a:	d051      	beq.n	800e910 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800e86c:	6a3b      	ldr	r3, [r7, #32]
 800e86e:	681b      	ldr	r3, [r3, #0]
 800e870:	2208      	movs	r2, #8
 800e872:	4413      	add	r3, r2
 800e874:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800e876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e878:	681a      	ldr	r2, [r3, #0]
 800e87a:	6a3b      	ldr	r3, [r7, #32]
 800e87c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800e87e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e880:	685a      	ldr	r2, [r3, #4]
 800e882:	687b      	ldr	r3, [r7, #4]
 800e884:	1ad2      	subs	r2, r2, r3
 800e886:	2308      	movs	r3, #8
 800e888:	005b      	lsls	r3, r3, #1
 800e88a:	429a      	cmp	r2, r3
 800e88c:	d920      	bls.n	800e8d0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800e88e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	4413      	add	r3, r2
 800e894:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e896:	69bb      	ldr	r3, [r7, #24]
 800e898:	f003 0307 	and.w	r3, r3, #7
 800e89c:	2b00      	cmp	r3, #0
 800e89e:	d00b      	beq.n	800e8b8 <pvPortMalloc+0xfc>
	__asm volatile
 800e8a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e8a4:	f383 8811 	msr	BASEPRI, r3
 800e8a8:	f3bf 8f6f 	isb	sy
 800e8ac:	f3bf 8f4f 	dsb	sy
 800e8b0:	613b      	str	r3, [r7, #16]
}
 800e8b2:	bf00      	nop
 800e8b4:	bf00      	nop
 800e8b6:	e7fd      	b.n	800e8b4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800e8b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8ba:	685a      	ldr	r2, [r3, #4]
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	1ad2      	subs	r2, r2, r3
 800e8c0:	69bb      	ldr	r3, [r7, #24]
 800e8c2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800e8c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8c6:	687a      	ldr	r2, [r7, #4]
 800e8c8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800e8ca:	69b8      	ldr	r0, [r7, #24]
 800e8cc:	f000 f90a 	bl	800eae4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800e8d0:	4b1d      	ldr	r3, [pc, #116]	@ (800e948 <pvPortMalloc+0x18c>)
 800e8d2:	681a      	ldr	r2, [r3, #0]
 800e8d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8d6:	685b      	ldr	r3, [r3, #4]
 800e8d8:	1ad3      	subs	r3, r2, r3
 800e8da:	4a1b      	ldr	r2, [pc, #108]	@ (800e948 <pvPortMalloc+0x18c>)
 800e8dc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800e8de:	4b1a      	ldr	r3, [pc, #104]	@ (800e948 <pvPortMalloc+0x18c>)
 800e8e0:	681a      	ldr	r2, [r3, #0]
 800e8e2:	4b1b      	ldr	r3, [pc, #108]	@ (800e950 <pvPortMalloc+0x194>)
 800e8e4:	681b      	ldr	r3, [r3, #0]
 800e8e6:	429a      	cmp	r2, r3
 800e8e8:	d203      	bcs.n	800e8f2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800e8ea:	4b17      	ldr	r3, [pc, #92]	@ (800e948 <pvPortMalloc+0x18c>)
 800e8ec:	681b      	ldr	r3, [r3, #0]
 800e8ee:	4a18      	ldr	r2, [pc, #96]	@ (800e950 <pvPortMalloc+0x194>)
 800e8f0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800e8f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8f4:	685a      	ldr	r2, [r3, #4]
 800e8f6:	4b13      	ldr	r3, [pc, #76]	@ (800e944 <pvPortMalloc+0x188>)
 800e8f8:	681b      	ldr	r3, [r3, #0]
 800e8fa:	431a      	orrs	r2, r3
 800e8fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8fe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800e900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e902:	2200      	movs	r2, #0
 800e904:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800e906:	4b13      	ldr	r3, [pc, #76]	@ (800e954 <pvPortMalloc+0x198>)
 800e908:	681b      	ldr	r3, [r3, #0]
 800e90a:	3301      	adds	r3, #1
 800e90c:	4a11      	ldr	r2, [pc, #68]	@ (800e954 <pvPortMalloc+0x198>)
 800e90e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800e910:	f7fe fce2 	bl	800d2d8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800e914:	69fb      	ldr	r3, [r7, #28]
 800e916:	f003 0307 	and.w	r3, r3, #7
 800e91a:	2b00      	cmp	r3, #0
 800e91c:	d00b      	beq.n	800e936 <pvPortMalloc+0x17a>
	__asm volatile
 800e91e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e922:	f383 8811 	msr	BASEPRI, r3
 800e926:	f3bf 8f6f 	isb	sy
 800e92a:	f3bf 8f4f 	dsb	sy
 800e92e:	60fb      	str	r3, [r7, #12]
}
 800e930:	bf00      	nop
 800e932:	bf00      	nop
 800e934:	e7fd      	b.n	800e932 <pvPortMalloc+0x176>
	return pvReturn;
 800e936:	69fb      	ldr	r3, [r7, #28]
}
 800e938:	4618      	mov	r0, r3
 800e93a:	3728      	adds	r7, #40	@ 0x28
 800e93c:	46bd      	mov	sp, r7
 800e93e:	bd80      	pop	{r7, pc}
 800e940:	20003b90 	.word	0x20003b90
 800e944:	20003ba4 	.word	0x20003ba4
 800e948:	20003b94 	.word	0x20003b94
 800e94c:	20003b88 	.word	0x20003b88
 800e950:	20003b98 	.word	0x20003b98
 800e954:	20003b9c 	.word	0x20003b9c

0800e958 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800e958:	b580      	push	{r7, lr}
 800e95a:	b086      	sub	sp, #24
 800e95c:	af00      	add	r7, sp, #0
 800e95e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800e960:	687b      	ldr	r3, [r7, #4]
 800e962:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	2b00      	cmp	r3, #0
 800e968:	d04f      	beq.n	800ea0a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800e96a:	2308      	movs	r3, #8
 800e96c:	425b      	negs	r3, r3
 800e96e:	697a      	ldr	r2, [r7, #20]
 800e970:	4413      	add	r3, r2
 800e972:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800e974:	697b      	ldr	r3, [r7, #20]
 800e976:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800e978:	693b      	ldr	r3, [r7, #16]
 800e97a:	685a      	ldr	r2, [r3, #4]
 800e97c:	4b25      	ldr	r3, [pc, #148]	@ (800ea14 <vPortFree+0xbc>)
 800e97e:	681b      	ldr	r3, [r3, #0]
 800e980:	4013      	ands	r3, r2
 800e982:	2b00      	cmp	r3, #0
 800e984:	d10b      	bne.n	800e99e <vPortFree+0x46>
	__asm volatile
 800e986:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e98a:	f383 8811 	msr	BASEPRI, r3
 800e98e:	f3bf 8f6f 	isb	sy
 800e992:	f3bf 8f4f 	dsb	sy
 800e996:	60fb      	str	r3, [r7, #12]
}
 800e998:	bf00      	nop
 800e99a:	bf00      	nop
 800e99c:	e7fd      	b.n	800e99a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800e99e:	693b      	ldr	r3, [r7, #16]
 800e9a0:	681b      	ldr	r3, [r3, #0]
 800e9a2:	2b00      	cmp	r3, #0
 800e9a4:	d00b      	beq.n	800e9be <vPortFree+0x66>
	__asm volatile
 800e9a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e9aa:	f383 8811 	msr	BASEPRI, r3
 800e9ae:	f3bf 8f6f 	isb	sy
 800e9b2:	f3bf 8f4f 	dsb	sy
 800e9b6:	60bb      	str	r3, [r7, #8]
}
 800e9b8:	bf00      	nop
 800e9ba:	bf00      	nop
 800e9bc:	e7fd      	b.n	800e9ba <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800e9be:	693b      	ldr	r3, [r7, #16]
 800e9c0:	685a      	ldr	r2, [r3, #4]
 800e9c2:	4b14      	ldr	r3, [pc, #80]	@ (800ea14 <vPortFree+0xbc>)
 800e9c4:	681b      	ldr	r3, [r3, #0]
 800e9c6:	4013      	ands	r3, r2
 800e9c8:	2b00      	cmp	r3, #0
 800e9ca:	d01e      	beq.n	800ea0a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800e9cc:	693b      	ldr	r3, [r7, #16]
 800e9ce:	681b      	ldr	r3, [r3, #0]
 800e9d0:	2b00      	cmp	r3, #0
 800e9d2:	d11a      	bne.n	800ea0a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800e9d4:	693b      	ldr	r3, [r7, #16]
 800e9d6:	685a      	ldr	r2, [r3, #4]
 800e9d8:	4b0e      	ldr	r3, [pc, #56]	@ (800ea14 <vPortFree+0xbc>)
 800e9da:	681b      	ldr	r3, [r3, #0]
 800e9dc:	43db      	mvns	r3, r3
 800e9de:	401a      	ands	r2, r3
 800e9e0:	693b      	ldr	r3, [r7, #16]
 800e9e2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800e9e4:	f7fe fc6a 	bl	800d2bc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800e9e8:	693b      	ldr	r3, [r7, #16]
 800e9ea:	685a      	ldr	r2, [r3, #4]
 800e9ec:	4b0a      	ldr	r3, [pc, #40]	@ (800ea18 <vPortFree+0xc0>)
 800e9ee:	681b      	ldr	r3, [r3, #0]
 800e9f0:	4413      	add	r3, r2
 800e9f2:	4a09      	ldr	r2, [pc, #36]	@ (800ea18 <vPortFree+0xc0>)
 800e9f4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800e9f6:	6938      	ldr	r0, [r7, #16]
 800e9f8:	f000 f874 	bl	800eae4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800e9fc:	4b07      	ldr	r3, [pc, #28]	@ (800ea1c <vPortFree+0xc4>)
 800e9fe:	681b      	ldr	r3, [r3, #0]
 800ea00:	3301      	adds	r3, #1
 800ea02:	4a06      	ldr	r2, [pc, #24]	@ (800ea1c <vPortFree+0xc4>)
 800ea04:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ea06:	f7fe fc67 	bl	800d2d8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ea0a:	bf00      	nop
 800ea0c:	3718      	adds	r7, #24
 800ea0e:	46bd      	mov	sp, r7
 800ea10:	bd80      	pop	{r7, pc}
 800ea12:	bf00      	nop
 800ea14:	20003ba4 	.word	0x20003ba4
 800ea18:	20003b94 	.word	0x20003b94
 800ea1c:	20003ba0 	.word	0x20003ba0

0800ea20 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ea20:	b480      	push	{r7}
 800ea22:	b085      	sub	sp, #20
 800ea24:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ea26:	f242 7310 	movw	r3, #10000	@ 0x2710
 800ea2a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ea2c:	4b27      	ldr	r3, [pc, #156]	@ (800eacc <prvHeapInit+0xac>)
 800ea2e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ea30:	68fb      	ldr	r3, [r7, #12]
 800ea32:	f003 0307 	and.w	r3, r3, #7
 800ea36:	2b00      	cmp	r3, #0
 800ea38:	d00c      	beq.n	800ea54 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ea3a:	68fb      	ldr	r3, [r7, #12]
 800ea3c:	3307      	adds	r3, #7
 800ea3e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ea40:	68fb      	ldr	r3, [r7, #12]
 800ea42:	f023 0307 	bic.w	r3, r3, #7
 800ea46:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ea48:	68ba      	ldr	r2, [r7, #8]
 800ea4a:	68fb      	ldr	r3, [r7, #12]
 800ea4c:	1ad3      	subs	r3, r2, r3
 800ea4e:	4a1f      	ldr	r2, [pc, #124]	@ (800eacc <prvHeapInit+0xac>)
 800ea50:	4413      	add	r3, r2
 800ea52:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ea54:	68fb      	ldr	r3, [r7, #12]
 800ea56:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ea58:	4a1d      	ldr	r2, [pc, #116]	@ (800ead0 <prvHeapInit+0xb0>)
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ea5e:	4b1c      	ldr	r3, [pc, #112]	@ (800ead0 <prvHeapInit+0xb0>)
 800ea60:	2200      	movs	r2, #0
 800ea62:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ea64:	687b      	ldr	r3, [r7, #4]
 800ea66:	68ba      	ldr	r2, [r7, #8]
 800ea68:	4413      	add	r3, r2
 800ea6a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ea6c:	2208      	movs	r2, #8
 800ea6e:	68fb      	ldr	r3, [r7, #12]
 800ea70:	1a9b      	subs	r3, r3, r2
 800ea72:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ea74:	68fb      	ldr	r3, [r7, #12]
 800ea76:	f023 0307 	bic.w	r3, r3, #7
 800ea7a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ea7c:	68fb      	ldr	r3, [r7, #12]
 800ea7e:	4a15      	ldr	r2, [pc, #84]	@ (800ead4 <prvHeapInit+0xb4>)
 800ea80:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800ea82:	4b14      	ldr	r3, [pc, #80]	@ (800ead4 <prvHeapInit+0xb4>)
 800ea84:	681b      	ldr	r3, [r3, #0]
 800ea86:	2200      	movs	r2, #0
 800ea88:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ea8a:	4b12      	ldr	r3, [pc, #72]	@ (800ead4 <prvHeapInit+0xb4>)
 800ea8c:	681b      	ldr	r3, [r3, #0]
 800ea8e:	2200      	movs	r2, #0
 800ea90:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ea92:	687b      	ldr	r3, [r7, #4]
 800ea94:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ea96:	683b      	ldr	r3, [r7, #0]
 800ea98:	68fa      	ldr	r2, [r7, #12]
 800ea9a:	1ad2      	subs	r2, r2, r3
 800ea9c:	683b      	ldr	r3, [r7, #0]
 800ea9e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800eaa0:	4b0c      	ldr	r3, [pc, #48]	@ (800ead4 <prvHeapInit+0xb4>)
 800eaa2:	681a      	ldr	r2, [r3, #0]
 800eaa4:	683b      	ldr	r3, [r7, #0]
 800eaa6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800eaa8:	683b      	ldr	r3, [r7, #0]
 800eaaa:	685b      	ldr	r3, [r3, #4]
 800eaac:	4a0a      	ldr	r2, [pc, #40]	@ (800ead8 <prvHeapInit+0xb8>)
 800eaae:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800eab0:	683b      	ldr	r3, [r7, #0]
 800eab2:	685b      	ldr	r3, [r3, #4]
 800eab4:	4a09      	ldr	r2, [pc, #36]	@ (800eadc <prvHeapInit+0xbc>)
 800eab6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800eab8:	4b09      	ldr	r3, [pc, #36]	@ (800eae0 <prvHeapInit+0xc0>)
 800eaba:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800eabe:	601a      	str	r2, [r3, #0]
}
 800eac0:	bf00      	nop
 800eac2:	3714      	adds	r7, #20
 800eac4:	46bd      	mov	sp, r7
 800eac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaca:	4770      	bx	lr
 800eacc:	20001478 	.word	0x20001478
 800ead0:	20003b88 	.word	0x20003b88
 800ead4:	20003b90 	.word	0x20003b90
 800ead8:	20003b98 	.word	0x20003b98
 800eadc:	20003b94 	.word	0x20003b94
 800eae0:	20003ba4 	.word	0x20003ba4

0800eae4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800eae4:	b480      	push	{r7}
 800eae6:	b085      	sub	sp, #20
 800eae8:	af00      	add	r7, sp, #0
 800eaea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800eaec:	4b28      	ldr	r3, [pc, #160]	@ (800eb90 <prvInsertBlockIntoFreeList+0xac>)
 800eaee:	60fb      	str	r3, [r7, #12]
 800eaf0:	e002      	b.n	800eaf8 <prvInsertBlockIntoFreeList+0x14>
 800eaf2:	68fb      	ldr	r3, [r7, #12]
 800eaf4:	681b      	ldr	r3, [r3, #0]
 800eaf6:	60fb      	str	r3, [r7, #12]
 800eaf8:	68fb      	ldr	r3, [r7, #12]
 800eafa:	681b      	ldr	r3, [r3, #0]
 800eafc:	687a      	ldr	r2, [r7, #4]
 800eafe:	429a      	cmp	r2, r3
 800eb00:	d8f7      	bhi.n	800eaf2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800eb02:	68fb      	ldr	r3, [r7, #12]
 800eb04:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800eb06:	68fb      	ldr	r3, [r7, #12]
 800eb08:	685b      	ldr	r3, [r3, #4]
 800eb0a:	68ba      	ldr	r2, [r7, #8]
 800eb0c:	4413      	add	r3, r2
 800eb0e:	687a      	ldr	r2, [r7, #4]
 800eb10:	429a      	cmp	r2, r3
 800eb12:	d108      	bne.n	800eb26 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800eb14:	68fb      	ldr	r3, [r7, #12]
 800eb16:	685a      	ldr	r2, [r3, #4]
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	685b      	ldr	r3, [r3, #4]
 800eb1c:	441a      	add	r2, r3
 800eb1e:	68fb      	ldr	r3, [r7, #12]
 800eb20:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800eb22:	68fb      	ldr	r3, [r7, #12]
 800eb24:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800eb26:	687b      	ldr	r3, [r7, #4]
 800eb28:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800eb2a:	687b      	ldr	r3, [r7, #4]
 800eb2c:	685b      	ldr	r3, [r3, #4]
 800eb2e:	68ba      	ldr	r2, [r7, #8]
 800eb30:	441a      	add	r2, r3
 800eb32:	68fb      	ldr	r3, [r7, #12]
 800eb34:	681b      	ldr	r3, [r3, #0]
 800eb36:	429a      	cmp	r2, r3
 800eb38:	d118      	bne.n	800eb6c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800eb3a:	68fb      	ldr	r3, [r7, #12]
 800eb3c:	681a      	ldr	r2, [r3, #0]
 800eb3e:	4b15      	ldr	r3, [pc, #84]	@ (800eb94 <prvInsertBlockIntoFreeList+0xb0>)
 800eb40:	681b      	ldr	r3, [r3, #0]
 800eb42:	429a      	cmp	r2, r3
 800eb44:	d00d      	beq.n	800eb62 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	685a      	ldr	r2, [r3, #4]
 800eb4a:	68fb      	ldr	r3, [r7, #12]
 800eb4c:	681b      	ldr	r3, [r3, #0]
 800eb4e:	685b      	ldr	r3, [r3, #4]
 800eb50:	441a      	add	r2, r3
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800eb56:	68fb      	ldr	r3, [r7, #12]
 800eb58:	681b      	ldr	r3, [r3, #0]
 800eb5a:	681a      	ldr	r2, [r3, #0]
 800eb5c:	687b      	ldr	r3, [r7, #4]
 800eb5e:	601a      	str	r2, [r3, #0]
 800eb60:	e008      	b.n	800eb74 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800eb62:	4b0c      	ldr	r3, [pc, #48]	@ (800eb94 <prvInsertBlockIntoFreeList+0xb0>)
 800eb64:	681a      	ldr	r2, [r3, #0]
 800eb66:	687b      	ldr	r3, [r7, #4]
 800eb68:	601a      	str	r2, [r3, #0]
 800eb6a:	e003      	b.n	800eb74 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800eb6c:	68fb      	ldr	r3, [r7, #12]
 800eb6e:	681a      	ldr	r2, [r3, #0]
 800eb70:	687b      	ldr	r3, [r7, #4]
 800eb72:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800eb74:	68fa      	ldr	r2, [r7, #12]
 800eb76:	687b      	ldr	r3, [r7, #4]
 800eb78:	429a      	cmp	r2, r3
 800eb7a:	d002      	beq.n	800eb82 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800eb7c:	68fb      	ldr	r3, [r7, #12]
 800eb7e:	687a      	ldr	r2, [r7, #4]
 800eb80:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800eb82:	bf00      	nop
 800eb84:	3714      	adds	r7, #20
 800eb86:	46bd      	mov	sp, r7
 800eb88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb8c:	4770      	bx	lr
 800eb8e:	bf00      	nop
 800eb90:	20003b88 	.word	0x20003b88
 800eb94:	20003b90 	.word	0x20003b90

0800eb98 <memset>:
 800eb98:	4402      	add	r2, r0
 800eb9a:	4603      	mov	r3, r0
 800eb9c:	4293      	cmp	r3, r2
 800eb9e:	d100      	bne.n	800eba2 <memset+0xa>
 800eba0:	4770      	bx	lr
 800eba2:	f803 1b01 	strb.w	r1, [r3], #1
 800eba6:	e7f9      	b.n	800eb9c <memset+0x4>

0800eba8 <_reclaim_reent>:
 800eba8:	4b29      	ldr	r3, [pc, #164]	@ (800ec50 <_reclaim_reent+0xa8>)
 800ebaa:	681b      	ldr	r3, [r3, #0]
 800ebac:	4283      	cmp	r3, r0
 800ebae:	b570      	push	{r4, r5, r6, lr}
 800ebb0:	4604      	mov	r4, r0
 800ebb2:	d04b      	beq.n	800ec4c <_reclaim_reent+0xa4>
 800ebb4:	69c3      	ldr	r3, [r0, #28]
 800ebb6:	b1ab      	cbz	r3, 800ebe4 <_reclaim_reent+0x3c>
 800ebb8:	68db      	ldr	r3, [r3, #12]
 800ebba:	b16b      	cbz	r3, 800ebd8 <_reclaim_reent+0x30>
 800ebbc:	2500      	movs	r5, #0
 800ebbe:	69e3      	ldr	r3, [r4, #28]
 800ebc0:	68db      	ldr	r3, [r3, #12]
 800ebc2:	5959      	ldr	r1, [r3, r5]
 800ebc4:	2900      	cmp	r1, #0
 800ebc6:	d13b      	bne.n	800ec40 <_reclaim_reent+0x98>
 800ebc8:	3504      	adds	r5, #4
 800ebca:	2d80      	cmp	r5, #128	@ 0x80
 800ebcc:	d1f7      	bne.n	800ebbe <_reclaim_reent+0x16>
 800ebce:	69e3      	ldr	r3, [r4, #28]
 800ebd0:	4620      	mov	r0, r4
 800ebd2:	68d9      	ldr	r1, [r3, #12]
 800ebd4:	f000 f872 	bl	800ecbc <_free_r>
 800ebd8:	69e3      	ldr	r3, [r4, #28]
 800ebda:	6819      	ldr	r1, [r3, #0]
 800ebdc:	b111      	cbz	r1, 800ebe4 <_reclaim_reent+0x3c>
 800ebde:	4620      	mov	r0, r4
 800ebe0:	f000 f86c 	bl	800ecbc <_free_r>
 800ebe4:	6961      	ldr	r1, [r4, #20]
 800ebe6:	b111      	cbz	r1, 800ebee <_reclaim_reent+0x46>
 800ebe8:	4620      	mov	r0, r4
 800ebea:	f000 f867 	bl	800ecbc <_free_r>
 800ebee:	69e1      	ldr	r1, [r4, #28]
 800ebf0:	b111      	cbz	r1, 800ebf8 <_reclaim_reent+0x50>
 800ebf2:	4620      	mov	r0, r4
 800ebf4:	f000 f862 	bl	800ecbc <_free_r>
 800ebf8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800ebfa:	b111      	cbz	r1, 800ec02 <_reclaim_reent+0x5a>
 800ebfc:	4620      	mov	r0, r4
 800ebfe:	f000 f85d 	bl	800ecbc <_free_r>
 800ec02:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ec04:	b111      	cbz	r1, 800ec0c <_reclaim_reent+0x64>
 800ec06:	4620      	mov	r0, r4
 800ec08:	f000 f858 	bl	800ecbc <_free_r>
 800ec0c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800ec0e:	b111      	cbz	r1, 800ec16 <_reclaim_reent+0x6e>
 800ec10:	4620      	mov	r0, r4
 800ec12:	f000 f853 	bl	800ecbc <_free_r>
 800ec16:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800ec18:	b111      	cbz	r1, 800ec20 <_reclaim_reent+0x78>
 800ec1a:	4620      	mov	r0, r4
 800ec1c:	f000 f84e 	bl	800ecbc <_free_r>
 800ec20:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800ec22:	b111      	cbz	r1, 800ec2a <_reclaim_reent+0x82>
 800ec24:	4620      	mov	r0, r4
 800ec26:	f000 f849 	bl	800ecbc <_free_r>
 800ec2a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800ec2c:	b111      	cbz	r1, 800ec34 <_reclaim_reent+0x8c>
 800ec2e:	4620      	mov	r0, r4
 800ec30:	f000 f844 	bl	800ecbc <_free_r>
 800ec34:	6a23      	ldr	r3, [r4, #32]
 800ec36:	b14b      	cbz	r3, 800ec4c <_reclaim_reent+0xa4>
 800ec38:	4620      	mov	r0, r4
 800ec3a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ec3e:	4718      	bx	r3
 800ec40:	680e      	ldr	r6, [r1, #0]
 800ec42:	4620      	mov	r0, r4
 800ec44:	f000 f83a 	bl	800ecbc <_free_r>
 800ec48:	4631      	mov	r1, r6
 800ec4a:	e7bb      	b.n	800ebc4 <_reclaim_reent+0x1c>
 800ec4c:	bd70      	pop	{r4, r5, r6, pc}
 800ec4e:	bf00      	nop
 800ec50:	20000018 	.word	0x20000018

0800ec54 <__libc_init_array>:
 800ec54:	b570      	push	{r4, r5, r6, lr}
 800ec56:	4d0d      	ldr	r5, [pc, #52]	@ (800ec8c <__libc_init_array+0x38>)
 800ec58:	4c0d      	ldr	r4, [pc, #52]	@ (800ec90 <__libc_init_array+0x3c>)
 800ec5a:	1b64      	subs	r4, r4, r5
 800ec5c:	10a4      	asrs	r4, r4, #2
 800ec5e:	2600      	movs	r6, #0
 800ec60:	42a6      	cmp	r6, r4
 800ec62:	d109      	bne.n	800ec78 <__libc_init_array+0x24>
 800ec64:	4d0b      	ldr	r5, [pc, #44]	@ (800ec94 <__libc_init_array+0x40>)
 800ec66:	4c0c      	ldr	r4, [pc, #48]	@ (800ec98 <__libc_init_array+0x44>)
 800ec68:	f000 f87e 	bl	800ed68 <_init>
 800ec6c:	1b64      	subs	r4, r4, r5
 800ec6e:	10a4      	asrs	r4, r4, #2
 800ec70:	2600      	movs	r6, #0
 800ec72:	42a6      	cmp	r6, r4
 800ec74:	d105      	bne.n	800ec82 <__libc_init_array+0x2e>
 800ec76:	bd70      	pop	{r4, r5, r6, pc}
 800ec78:	f855 3b04 	ldr.w	r3, [r5], #4
 800ec7c:	4798      	blx	r3
 800ec7e:	3601      	adds	r6, #1
 800ec80:	e7ee      	b.n	800ec60 <__libc_init_array+0xc>
 800ec82:	f855 3b04 	ldr.w	r3, [r5], #4
 800ec86:	4798      	blx	r3
 800ec88:	3601      	adds	r6, #1
 800ec8a:	e7f2      	b.n	800ec72 <__libc_init_array+0x1e>
 800ec8c:	0800ee70 	.word	0x0800ee70
 800ec90:	0800ee70 	.word	0x0800ee70
 800ec94:	0800ee70 	.word	0x0800ee70
 800ec98:	0800ee74 	.word	0x0800ee74

0800ec9c <__retarget_lock_acquire_recursive>:
 800ec9c:	4770      	bx	lr

0800ec9e <__retarget_lock_release_recursive>:
 800ec9e:	4770      	bx	lr

0800eca0 <memcpy>:
 800eca0:	440a      	add	r2, r1
 800eca2:	4291      	cmp	r1, r2
 800eca4:	f100 33ff 	add.w	r3, r0, #4294967295
 800eca8:	d100      	bne.n	800ecac <memcpy+0xc>
 800ecaa:	4770      	bx	lr
 800ecac:	b510      	push	{r4, lr}
 800ecae:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ecb2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ecb6:	4291      	cmp	r1, r2
 800ecb8:	d1f9      	bne.n	800ecae <memcpy+0xe>
 800ecba:	bd10      	pop	{r4, pc}

0800ecbc <_free_r>:
 800ecbc:	b538      	push	{r3, r4, r5, lr}
 800ecbe:	4605      	mov	r5, r0
 800ecc0:	2900      	cmp	r1, #0
 800ecc2:	d041      	beq.n	800ed48 <_free_r+0x8c>
 800ecc4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ecc8:	1f0c      	subs	r4, r1, #4
 800ecca:	2b00      	cmp	r3, #0
 800eccc:	bfb8      	it	lt
 800ecce:	18e4      	addlt	r4, r4, r3
 800ecd0:	f000 f83e 	bl	800ed50 <__malloc_lock>
 800ecd4:	4a1d      	ldr	r2, [pc, #116]	@ (800ed4c <_free_r+0x90>)
 800ecd6:	6813      	ldr	r3, [r2, #0]
 800ecd8:	b933      	cbnz	r3, 800ece8 <_free_r+0x2c>
 800ecda:	6063      	str	r3, [r4, #4]
 800ecdc:	6014      	str	r4, [r2, #0]
 800ecde:	4628      	mov	r0, r5
 800ece0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ece4:	f000 b83a 	b.w	800ed5c <__malloc_unlock>
 800ece8:	42a3      	cmp	r3, r4
 800ecea:	d908      	bls.n	800ecfe <_free_r+0x42>
 800ecec:	6820      	ldr	r0, [r4, #0]
 800ecee:	1821      	adds	r1, r4, r0
 800ecf0:	428b      	cmp	r3, r1
 800ecf2:	bf01      	itttt	eq
 800ecf4:	6819      	ldreq	r1, [r3, #0]
 800ecf6:	685b      	ldreq	r3, [r3, #4]
 800ecf8:	1809      	addeq	r1, r1, r0
 800ecfa:	6021      	streq	r1, [r4, #0]
 800ecfc:	e7ed      	b.n	800ecda <_free_r+0x1e>
 800ecfe:	461a      	mov	r2, r3
 800ed00:	685b      	ldr	r3, [r3, #4]
 800ed02:	b10b      	cbz	r3, 800ed08 <_free_r+0x4c>
 800ed04:	42a3      	cmp	r3, r4
 800ed06:	d9fa      	bls.n	800ecfe <_free_r+0x42>
 800ed08:	6811      	ldr	r1, [r2, #0]
 800ed0a:	1850      	adds	r0, r2, r1
 800ed0c:	42a0      	cmp	r0, r4
 800ed0e:	d10b      	bne.n	800ed28 <_free_r+0x6c>
 800ed10:	6820      	ldr	r0, [r4, #0]
 800ed12:	4401      	add	r1, r0
 800ed14:	1850      	adds	r0, r2, r1
 800ed16:	4283      	cmp	r3, r0
 800ed18:	6011      	str	r1, [r2, #0]
 800ed1a:	d1e0      	bne.n	800ecde <_free_r+0x22>
 800ed1c:	6818      	ldr	r0, [r3, #0]
 800ed1e:	685b      	ldr	r3, [r3, #4]
 800ed20:	6053      	str	r3, [r2, #4]
 800ed22:	4408      	add	r0, r1
 800ed24:	6010      	str	r0, [r2, #0]
 800ed26:	e7da      	b.n	800ecde <_free_r+0x22>
 800ed28:	d902      	bls.n	800ed30 <_free_r+0x74>
 800ed2a:	230c      	movs	r3, #12
 800ed2c:	602b      	str	r3, [r5, #0]
 800ed2e:	e7d6      	b.n	800ecde <_free_r+0x22>
 800ed30:	6820      	ldr	r0, [r4, #0]
 800ed32:	1821      	adds	r1, r4, r0
 800ed34:	428b      	cmp	r3, r1
 800ed36:	bf04      	itt	eq
 800ed38:	6819      	ldreq	r1, [r3, #0]
 800ed3a:	685b      	ldreq	r3, [r3, #4]
 800ed3c:	6063      	str	r3, [r4, #4]
 800ed3e:	bf04      	itt	eq
 800ed40:	1809      	addeq	r1, r1, r0
 800ed42:	6021      	streq	r1, [r4, #0]
 800ed44:	6054      	str	r4, [r2, #4]
 800ed46:	e7ca      	b.n	800ecde <_free_r+0x22>
 800ed48:	bd38      	pop	{r3, r4, r5, pc}
 800ed4a:	bf00      	nop
 800ed4c:	20003ce4 	.word	0x20003ce4

0800ed50 <__malloc_lock>:
 800ed50:	4801      	ldr	r0, [pc, #4]	@ (800ed58 <__malloc_lock+0x8>)
 800ed52:	f7ff bfa3 	b.w	800ec9c <__retarget_lock_acquire_recursive>
 800ed56:	bf00      	nop
 800ed58:	20003ce0 	.word	0x20003ce0

0800ed5c <__malloc_unlock>:
 800ed5c:	4801      	ldr	r0, [pc, #4]	@ (800ed64 <__malloc_unlock+0x8>)
 800ed5e:	f7ff bf9e 	b.w	800ec9e <__retarget_lock_release_recursive>
 800ed62:	bf00      	nop
 800ed64:	20003ce0 	.word	0x20003ce0

0800ed68 <_init>:
 800ed68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed6a:	bf00      	nop
 800ed6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ed6e:	bc08      	pop	{r3}
 800ed70:	469e      	mov	lr, r3
 800ed72:	4770      	bx	lr

0800ed74 <_fini>:
 800ed74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed76:	bf00      	nop
 800ed78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ed7a:	bc08      	pop	{r3}
 800ed7c:	469e      	mov	lr, r3
 800ed7e:	4770      	bx	lr
