Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Thu Mar 21 15:23:50 2024
| Host         : Laptop1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file VendingMachine_timing_summary_routed.rpt -pb VendingMachine_timing_summary_routed.pb -rpx VendingMachine_timing_summary_routed.rpx -warn_on_violation
| Design       : VendingMachine
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.798        0.000                      0                  377        0.160        0.000                      0                  377        4.500        0.000                       0                   195  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.798        0.000                      0                  377        0.160        0.000                      0                  377        4.500        0.000                       0                   195  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.798ns  (required time - arrival time)
  Source:                 dataPath/scrollReg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataPath/selector4_1_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 1.087ns (22.411%)  route 3.763ns (77.589%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.636     5.157    dataPath/CLK
    SLICE_X1Y9           FDRE                                         r  dataPath/scrollReg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.419     5.576 f  dataPath/scrollReg_reg[12]/Q
                         net (fo=2, routed)           1.140     6.716    dataPath/scrollReg[12]
    SLICE_X1Y9           LUT5 (Prop_lut5_I0_O)        0.296     7.012 f  dataPath/scrollReg[31]_i_9/O
                         net (fo=1, routed)           0.480     7.492    dataPath/scrollReg[31]_i_9_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I5_O)        0.124     7.616 f  dataPath/scrollReg[31]_i_5/O
                         net (fo=1, routed)           0.614     8.230    dataPath/scrollReg[31]_i_5_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I0_O)        0.124     8.354 f  dataPath/scrollReg[31]_i_4/O
                         net (fo=33, routed)          0.476     8.830    dataPath/scrollReg[31]_i_4_n_0
    SLICE_X1Y11          LUT2 (Prop_lut2_I1_O)        0.124     8.954 r  dataPath/selector4[3]_i_1/O
                         net (fo=32, routed)          1.054    10.008    dataPath/selector1
    SLICE_X9Y14          FDSE                                         r  dataPath/selector4_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.445    14.786    dataPath/CLK
    SLICE_X9Y14          FDSE                                         r  dataPath/selector4_1_reg[0]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X9Y14          FDSE (Setup_fdse_C_CE)      -0.205    14.806    dataPath/selector4_1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                  4.798    

Slack (MET) :             4.798ns  (required time - arrival time)
  Source:                 dataPath/scrollReg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataPath/selector4_1_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 1.087ns (22.411%)  route 3.763ns (77.589%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.636     5.157    dataPath/CLK
    SLICE_X1Y9           FDRE                                         r  dataPath/scrollReg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.419     5.576 f  dataPath/scrollReg_reg[12]/Q
                         net (fo=2, routed)           1.140     6.716    dataPath/scrollReg[12]
    SLICE_X1Y9           LUT5 (Prop_lut5_I0_O)        0.296     7.012 f  dataPath/scrollReg[31]_i_9/O
                         net (fo=1, routed)           0.480     7.492    dataPath/scrollReg[31]_i_9_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I5_O)        0.124     7.616 f  dataPath/scrollReg[31]_i_5/O
                         net (fo=1, routed)           0.614     8.230    dataPath/scrollReg[31]_i_5_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I0_O)        0.124     8.354 f  dataPath/scrollReg[31]_i_4/O
                         net (fo=33, routed)          0.476     8.830    dataPath/scrollReg[31]_i_4_n_0
    SLICE_X1Y11          LUT2 (Prop_lut2_I1_O)        0.124     8.954 r  dataPath/selector4[3]_i_1/O
                         net (fo=32, routed)          1.054    10.008    dataPath/selector1
    SLICE_X9Y14          FDSE                                         r  dataPath/selector4_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.445    14.786    dataPath/CLK
    SLICE_X9Y14          FDSE                                         r  dataPath/selector4_1_reg[1]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X9Y14          FDSE (Setup_fdse_C_CE)      -0.205    14.806    dataPath/selector4_1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                  4.798    

Slack (MET) :             4.798ns  (required time - arrival time)
  Source:                 dataPath/scrollReg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataPath/selector4_1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 1.087ns (22.411%)  route 3.763ns (77.589%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.636     5.157    dataPath/CLK
    SLICE_X1Y9           FDRE                                         r  dataPath/scrollReg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.419     5.576 f  dataPath/scrollReg_reg[12]/Q
                         net (fo=2, routed)           1.140     6.716    dataPath/scrollReg[12]
    SLICE_X1Y9           LUT5 (Prop_lut5_I0_O)        0.296     7.012 f  dataPath/scrollReg[31]_i_9/O
                         net (fo=1, routed)           0.480     7.492    dataPath/scrollReg[31]_i_9_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I5_O)        0.124     7.616 f  dataPath/scrollReg[31]_i_5/O
                         net (fo=1, routed)           0.614     8.230    dataPath/scrollReg[31]_i_5_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I0_O)        0.124     8.354 f  dataPath/scrollReg[31]_i_4/O
                         net (fo=33, routed)          0.476     8.830    dataPath/scrollReg[31]_i_4_n_0
    SLICE_X1Y11          LUT2 (Prop_lut2_I1_O)        0.124     8.954 r  dataPath/selector4[3]_i_1/O
                         net (fo=32, routed)          1.054    10.008    dataPath/selector1
    SLICE_X9Y14          FDRE                                         r  dataPath/selector4_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.445    14.786    dataPath/CLK
    SLICE_X9Y14          FDRE                                         r  dataPath/selector4_1_reg[3]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X9Y14          FDRE (Setup_fdre_C_CE)      -0.205    14.806    dataPath/selector4_1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                  4.798    

Slack (MET) :             4.829ns  (required time - arrival time)
  Source:                 dataPath/scrollReg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataPath/selector4_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 1.087ns (22.385%)  route 3.769ns (77.615%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.636     5.157    dataPath/CLK
    SLICE_X1Y9           FDRE                                         r  dataPath/scrollReg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.419     5.576 f  dataPath/scrollReg_reg[12]/Q
                         net (fo=2, routed)           1.140     6.716    dataPath/scrollReg[12]
    SLICE_X1Y9           LUT5 (Prop_lut5_I0_O)        0.296     7.012 f  dataPath/scrollReg[31]_i_9/O
                         net (fo=1, routed)           0.480     7.492    dataPath/scrollReg[31]_i_9_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I5_O)        0.124     7.616 f  dataPath/scrollReg[31]_i_5/O
                         net (fo=1, routed)           0.614     8.230    dataPath/scrollReg[31]_i_5_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I0_O)        0.124     8.354 f  dataPath/scrollReg[31]_i_4/O
                         net (fo=33, routed)          0.476     8.830    dataPath/scrollReg[31]_i_4_n_0
    SLICE_X1Y11          LUT2 (Prop_lut2_I1_O)        0.124     8.954 r  dataPath/selector4[3]_i_1/O
                         net (fo=32, routed)          1.059    10.013    dataPath/selector1
    SLICE_X8Y14          FDRE                                         r  dataPath/selector4_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.445    14.786    dataPath/CLK
    SLICE_X8Y14          FDRE                                         r  dataPath/selector4_reg[2]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X8Y14          FDRE (Setup_fdre_C_CE)      -0.169    14.842    dataPath/selector4_reg[2]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  4.829    

Slack (MET) :             4.829ns  (required time - arrival time)
  Source:                 dataPath/scrollReg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataPath/selector4_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 1.087ns (22.385%)  route 3.769ns (77.615%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.636     5.157    dataPath/CLK
    SLICE_X1Y9           FDRE                                         r  dataPath/scrollReg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.419     5.576 f  dataPath/scrollReg_reg[12]/Q
                         net (fo=2, routed)           1.140     6.716    dataPath/scrollReg[12]
    SLICE_X1Y9           LUT5 (Prop_lut5_I0_O)        0.296     7.012 f  dataPath/scrollReg[31]_i_9/O
                         net (fo=1, routed)           0.480     7.492    dataPath/scrollReg[31]_i_9_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I5_O)        0.124     7.616 f  dataPath/scrollReg[31]_i_5/O
                         net (fo=1, routed)           0.614     8.230    dataPath/scrollReg[31]_i_5_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I0_O)        0.124     8.354 f  dataPath/scrollReg[31]_i_4/O
                         net (fo=33, routed)          0.476     8.830    dataPath/scrollReg[31]_i_4_n_0
    SLICE_X1Y11          LUT2 (Prop_lut2_I1_O)        0.124     8.954 r  dataPath/selector4[3]_i_1/O
                         net (fo=32, routed)          1.059    10.013    dataPath/selector1
    SLICE_X8Y14          FDRE                                         r  dataPath/selector4_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.445    14.786    dataPath/CLK
    SLICE_X8Y14          FDRE                                         r  dataPath/selector4_reg[3]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X8Y14          FDRE (Setup_fdre_C_CE)      -0.169    14.842    dataPath/selector4_reg[3]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  4.829    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 dataPath/scrollReg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataPath/selector4_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 1.087ns (23.130%)  route 3.613ns (76.870%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.636     5.157    dataPath/CLK
    SLICE_X1Y9           FDRE                                         r  dataPath/scrollReg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.419     5.576 f  dataPath/scrollReg_reg[12]/Q
                         net (fo=2, routed)           1.140     6.716    dataPath/scrollReg[12]
    SLICE_X1Y9           LUT5 (Prop_lut5_I0_O)        0.296     7.012 f  dataPath/scrollReg[31]_i_9/O
                         net (fo=1, routed)           0.480     7.492    dataPath/scrollReg[31]_i_9_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I5_O)        0.124     7.616 f  dataPath/scrollReg[31]_i_5/O
                         net (fo=1, routed)           0.614     8.230    dataPath/scrollReg[31]_i_5_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I0_O)        0.124     8.354 f  dataPath/scrollReg[31]_i_4/O
                         net (fo=33, routed)          0.476     8.830    dataPath/scrollReg[31]_i_4_n_0
    SLICE_X1Y11          LUT2 (Prop_lut2_I1_O)        0.124     8.954 r  dataPath/selector4[3]_i_1/O
                         net (fo=32, routed)          0.903     9.857    dataPath/selector1
    SLICE_X9Y13          FDRE                                         r  dataPath/selector4_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.445    14.786    dataPath/CLK
    SLICE_X9Y13          FDRE                                         r  dataPath/selector4_1_reg[2]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X9Y13          FDRE (Setup_fdre_C_CE)      -0.205    14.806    dataPath/selector4_1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -9.857    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.960ns  (required time - arrival time)
  Source:                 dataPath/scrollReg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataPath/selector3_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 1.087ns (23.177%)  route 3.603ns (76.823%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.636     5.157    dataPath/CLK
    SLICE_X1Y9           FDRE                                         r  dataPath/scrollReg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.419     5.576 f  dataPath/scrollReg_reg[12]/Q
                         net (fo=2, routed)           1.140     6.716    dataPath/scrollReg[12]
    SLICE_X1Y9           LUT5 (Prop_lut5_I0_O)        0.296     7.012 f  dataPath/scrollReg[31]_i_9/O
                         net (fo=1, routed)           0.480     7.492    dataPath/scrollReg[31]_i_9_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I5_O)        0.124     7.616 f  dataPath/scrollReg[31]_i_5/O
                         net (fo=1, routed)           0.614     8.230    dataPath/scrollReg[31]_i_5_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I0_O)        0.124     8.354 f  dataPath/scrollReg[31]_i_4/O
                         net (fo=33, routed)          0.476     8.830    dataPath/scrollReg[31]_i_4_n_0
    SLICE_X1Y11          LUT2 (Prop_lut2_I1_O)        0.124     8.954 r  dataPath/selector4[3]_i_1/O
                         net (fo=32, routed)          0.893     9.847    dataPath/selector1
    SLICE_X9Y12          FDSE                                         r  dataPath/selector3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.446    14.787    dataPath/CLK
    SLICE_X9Y12          FDSE                                         r  dataPath/selector3_reg[1]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X9Y12          FDSE (Setup_fdse_C_CE)      -0.205    14.807    dataPath/selector3_reg[1]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                  4.960    

Slack (MET) :             4.978ns  (required time - arrival time)
  Source:                 dataPath/scrollReg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataPath/selector3_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 1.087ns (23.097%)  route 3.619ns (76.903%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.636     5.157    dataPath/CLK
    SLICE_X1Y9           FDRE                                         r  dataPath/scrollReg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.419     5.576 f  dataPath/scrollReg_reg[12]/Q
                         net (fo=2, routed)           1.140     6.716    dataPath/scrollReg[12]
    SLICE_X1Y9           LUT5 (Prop_lut5_I0_O)        0.296     7.012 f  dataPath/scrollReg[31]_i_9/O
                         net (fo=1, routed)           0.480     7.492    dataPath/scrollReg[31]_i_9_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I5_O)        0.124     7.616 f  dataPath/scrollReg[31]_i_5/O
                         net (fo=1, routed)           0.614     8.230    dataPath/scrollReg[31]_i_5_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I0_O)        0.124     8.354 f  dataPath/scrollReg[31]_i_4/O
                         net (fo=33, routed)          0.476     8.830    dataPath/scrollReg[31]_i_4_n_0
    SLICE_X1Y11          LUT2 (Prop_lut2_I1_O)        0.124     8.954 r  dataPath/selector4[3]_i_1/O
                         net (fo=32, routed)          0.910     9.863    dataPath/selector1
    SLICE_X8Y13          FDRE                                         r  dataPath/selector3_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.445    14.786    dataPath/CLK
    SLICE_X8Y13          FDRE                                         r  dataPath/selector3_1_reg[2]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X8Y13          FDRE (Setup_fdre_C_CE)      -0.169    14.842    dataPath/selector3_1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -9.863    
  -------------------------------------------------------------------
                         slack                                  4.978    

Slack (MET) :             5.047ns  (required time - arrival time)
  Source:                 dataPath/scrollReg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataPath/selector3_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 1.087ns (23.612%)  route 3.517ns (76.388%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.636     5.157    dataPath/CLK
    SLICE_X1Y9           FDRE                                         r  dataPath/scrollReg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.419     5.576 f  dataPath/scrollReg_reg[12]/Q
                         net (fo=2, routed)           1.140     6.716    dataPath/scrollReg[12]
    SLICE_X1Y9           LUT5 (Prop_lut5_I0_O)        0.296     7.012 f  dataPath/scrollReg[31]_i_9/O
                         net (fo=1, routed)           0.480     7.492    dataPath/scrollReg[31]_i_9_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I5_O)        0.124     7.616 f  dataPath/scrollReg[31]_i_5/O
                         net (fo=1, routed)           0.614     8.230    dataPath/scrollReg[31]_i_5_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I0_O)        0.124     8.354 f  dataPath/scrollReg[31]_i_4/O
                         net (fo=33, routed)          0.476     8.830    dataPath/scrollReg[31]_i_4_n_0
    SLICE_X1Y11          LUT2 (Prop_lut2_I1_O)        0.124     8.954 r  dataPath/selector4[3]_i_1/O
                         net (fo=32, routed)          0.807     9.761    dataPath/selector1
    SLICE_X9Y11          FDRE                                         r  dataPath/selector3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.447    14.788    dataPath/CLK
    SLICE_X9Y11          FDRE                                         r  dataPath/selector3_reg[3]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X9Y11          FDRE (Setup_fdre_C_CE)      -0.205    14.808    dataPath/selector3_reg[3]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                          -9.761    
  -------------------------------------------------------------------
                         slack                                  5.047    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 dataPath/scrollReg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataPath/selector4_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 1.087ns (23.817%)  route 3.477ns (76.183%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.636     5.157    dataPath/CLK
    SLICE_X1Y9           FDRE                                         r  dataPath/scrollReg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.419     5.576 f  dataPath/scrollReg_reg[12]/Q
                         net (fo=2, routed)           1.140     6.716    dataPath/scrollReg[12]
    SLICE_X1Y9           LUT5 (Prop_lut5_I0_O)        0.296     7.012 f  dataPath/scrollReg[31]_i_9/O
                         net (fo=1, routed)           0.480     7.492    dataPath/scrollReg[31]_i_9_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I5_O)        0.124     7.616 f  dataPath/scrollReg[31]_i_5/O
                         net (fo=1, routed)           0.614     8.230    dataPath/scrollReg[31]_i_5_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I0_O)        0.124     8.354 f  dataPath/scrollReg[31]_i_4/O
                         net (fo=33, routed)          0.476     8.830    dataPath/scrollReg[31]_i_4_n_0
    SLICE_X1Y11          LUT2 (Prop_lut2_I1_O)        0.124     8.954 r  dataPath/selector4[3]_i_1/O
                         net (fo=32, routed)          0.767     9.721    dataPath/selector1
    SLICE_X11Y12         FDSE                                         r  dataPath/selector4_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.447    14.788    dataPath/CLK
    SLICE_X11Y12         FDSE                                         r  dataPath/selector4_reg[0]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X11Y12         FDSE (Setup_fdse_C_CE)      -0.205    14.808    dataPath/selector4_reg[0]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                          -9.721    
  -------------------------------------------------------------------
                         slack                                  5.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dataPath/selector2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataPath/selector2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.189ns (62.095%)  route 0.115ns (37.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.589     1.472    dataPath/CLK
    SLICE_X7Y14          FDSE                                         r  dataPath/selector2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDSE (Prop_fdse_C_Q)         0.141     1.613 r  dataPath/selector2_reg[0]/Q
                         net (fo=11, routed)          0.115     1.729    dataPath/selector2[0]
    SLICE_X6Y14          LUT4 (Prop_lut4_I2_O)        0.048     1.777 r  dataPath/selector2[3]_i_1/O
                         net (fo=1, routed)           0.000     1.777    dataPath/selector2[3]_i_1_n_0
    SLICE_X6Y14          FDRE                                         r  dataPath/selector2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.859     1.986    dataPath/CLK
    SLICE_X6Y14          FDRE                                         r  dataPath/selector2_reg[3]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X6Y14          FDRE (Hold_fdre_C_D)         0.131     1.616    dataPath/selector2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 dataPath/selector2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataPath/selector2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.717%)  route 0.115ns (38.283%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.589     1.472    dataPath/CLK
    SLICE_X7Y14          FDSE                                         r  dataPath/selector2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDSE (Prop_fdse_C_Q)         0.141     1.613 r  dataPath/selector2_reg[0]/Q
                         net (fo=11, routed)          0.115     1.729    dataPath/selector2[0]
    SLICE_X6Y14          LUT4 (Prop_lut4_I1_O)        0.045     1.774 r  dataPath/selector2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.774    dataPath/selector2[2]_i_1_n_0
    SLICE_X6Y14          FDRE                                         r  dataPath/selector2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.859     1.986    dataPath/CLK
    SLICE_X6Y14          FDRE                                         r  dataPath/selector2_reg[2]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X6Y14          FDRE (Hold_fdre_C_D)         0.121     1.606    dataPath/selector2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 buyDeb/fsm/FSM_onehot_stateReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_onehot_stateReg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.213ns (66.700%)  route 0.106ns (33.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.593     1.476    buyDeb/fsm/CLK
    SLICE_X2Y10          FDRE                                         r  buyDeb/fsm/FSM_onehot_stateReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  buyDeb/fsm/FSM_onehot_stateReg_reg[1]/Q
                         net (fo=8, routed)           0.106     1.746    buyDeb/fsm/FSM_onehot_stateReg_reg[1]_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I3_O)        0.049     1.795 r  buyDeb/fsm/FSM_onehot_stateReg[6]_i_2/O
                         net (fo=1, routed)           0.000     1.795    fsm/D[2]
    SLICE_X3Y10          FDRE                                         r  fsm/FSM_onehot_stateReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.864     1.991    fsm/CLK
    SLICE_X3Y10          FDRE                                         r  fsm/FSM_onehot_stateReg_reg[6]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X3Y10          FDRE (Hold_fdre_C_D)         0.107     1.596    fsm/FSM_onehot_stateReg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 buyDeb/fsm/FSM_onehot_stateReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_onehot_stateReg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.593     1.476    buyDeb/fsm/CLK
    SLICE_X2Y10          FDRE                                         r  buyDeb/fsm/FSM_onehot_stateReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  buyDeb/fsm/FSM_onehot_stateReg_reg[1]/Q
                         net (fo=8, routed)           0.106     1.746    buyDeb/fsm/FSM_onehot_stateReg_reg[1]_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I3_O)        0.045     1.791 r  buyDeb/fsm/FSM_onehot_stateReg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.791    fsm/D[1]
    SLICE_X3Y10          FDRE                                         r  fsm/FSM_onehot_stateReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.864     1.991    fsm/CLK
    SLICE_X3Y10          FDRE                                         r  fsm/FSM_onehot_stateReg_reg[4]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X3Y10          FDRE (Hold_fdre_C_D)         0.092     1.581    fsm/FSM_onehot_stateReg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 dataPath/selector2_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataPath/selector2_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.190ns (50.840%)  route 0.184ns (49.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.589     1.472    dataPath/CLK
    SLICE_X7Y14          FDRE                                         r  dataPath/selector2_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  dataPath/selector2_1_reg[1]/Q
                         net (fo=11, routed)          0.184     1.797    dataPath/selector2_1[1]
    SLICE_X6Y14          LUT4 (Prop_lut4_I0_O)        0.049     1.846 r  dataPath/selector2_1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.846    dataPath/selector2_1[3]_i_1_n_0
    SLICE_X6Y14          FDRE                                         r  dataPath/selector2_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.859     1.986    dataPath/CLK
    SLICE_X6Y14          FDRE                                         r  dataPath/selector2_1_reg[3]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X6Y14          FDRE (Hold_fdre_C_D)         0.131     1.616    dataPath/selector2_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dataPath/selector2_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataPath/selector2_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.308%)  route 0.184ns (49.692%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.589     1.472    dataPath/CLK
    SLICE_X7Y14          FDRE                                         r  dataPath/selector2_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  dataPath/selector2_1_reg[1]/Q
                         net (fo=11, routed)          0.184     1.797    dataPath/selector2_1[1]
    SLICE_X6Y14          LUT4 (Prop_lut4_I3_O)        0.045     1.842 r  dataPath/selector2_1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.842    dataPath/selector2_1[2]_i_1_n_0
    SLICE_X6Y14          FDRE                                         r  dataPath/selector2_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.859     1.986    dataPath/CLK
    SLICE_X6Y14          FDRE                                         r  dataPath/selector2_1_reg[2]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X6Y14          FDRE (Hold_fdre_C_D)         0.121     1.606    dataPath/selector2_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 fsm/FSM_onehot_stateReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_onehot_stateReg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.211%)  route 0.201ns (58.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.593     1.476    fsm/CLK
    SLICE_X3Y10          FDRE                                         r  fsm/FSM_onehot_stateReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  fsm/FSM_onehot_stateReg_reg[2]/Q
                         net (fo=11, routed)          0.201     1.818    fsm/Q[1]
    SLICE_X4Y10          FDRE                                         r  fsm/FSM_onehot_stateReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.862     1.989    fsm/CLK
    SLICE_X4Y10          FDRE                                         r  fsm/FSM_onehot_stateReg_reg[3]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.070     1.581    fsm/FSM_onehot_stateReg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 coin2Deb/fsm/FSM_onehot_stateReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coin2Deb/fsm/FSM_onehot_stateReg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.246ns (67.554%)  route 0.118ns (32.446%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.594     1.477    coin2Deb/fsm/CLK
    SLICE_X2Y9           FDRE                                         r  coin2Deb/fsm/FSM_onehot_stateReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.148     1.625 r  coin2Deb/fsm/FSM_onehot_stateReg_reg[2]/Q
                         net (fo=8, routed)           0.118     1.743    coin2Deb/fsm/FSM_onehot_stateReg_reg[2]_1
    SLICE_X2Y9           LUT5 (Prop_lut5_I1_O)        0.098     1.841 r  coin2Deb/fsm/FSM_onehot_stateReg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.841    coin2Deb/fsm/FSM_onehot_stateReg[0]_i_1_n_0
    SLICE_X2Y9           FDSE                                         r  coin2Deb/fsm/FSM_onehot_stateReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.865     1.992    coin2Deb/fsm/CLK
    SLICE_X2Y9           FDSE                                         r  coin2Deb/fsm/FSM_onehot_stateReg_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y9           FDSE (Hold_fdse_C_D)         0.121     1.598    coin2Deb/fsm/FSM_onehot_stateReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dataPath/selector1_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataPath/selector1_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.593     1.476    dataPath/CLK
    SLICE_X3Y11          FDRE                                         r  dataPath/selector1_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  dataPath/selector1_1_reg[0]/Q
                         net (fo=11, routed)          0.170     1.787    dataPath/selector1_1[0]
    SLICE_X3Y11          LUT4 (Prop_lut4_I1_O)        0.043     1.830 r  dataPath/selector1_1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.830    dataPath/selector1_1[3]_i_1_n_0
    SLICE_X3Y11          FDRE                                         r  dataPath/selector1_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.864     1.991    dataPath/CLK
    SLICE_X3Y11          FDRE                                         r  dataPath/selector1_1_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y11          FDRE (Hold_fdre_C_D)         0.107     1.583    dataPath/selector1_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dataPath/sumReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataPath/sumReg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.592     1.475    dataPath/CLK
    SLICE_X4Y9           FDRE                                         r  dataPath/sumReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  dataPath/sumReg_reg[4]/Q
                         net (fo=6, routed)           0.089     1.705    dataPath/Q[3]
    SLICE_X4Y9           CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.829 r  dataPath/_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     1.829    dataPath/sumReg0_in[5]
    SLICE_X4Y9           FDRE                                         r  dataPath/sumReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.863     1.990    dataPath/CLK
    SLICE_X4Y9           FDRE                                         r  dataPath/sumReg_reg[5]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X4Y9           FDRE (Hold_fdre_C_D)         0.105     1.580    dataPath/sumReg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y1     buyDeb/countReg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y3     buyDeb/countReg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y3     buyDeb/countReg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y4     buyDeb/countReg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y4     buyDeb/countReg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y4     buyDeb/countReg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y4     buyDeb/countReg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y5     buyDeb/countReg_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y5     buyDeb/countReg_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y1     buyDeb/countReg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y1     buyDeb/countReg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     buyDeb/countReg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     buyDeb/countReg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     buyDeb/countReg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     buyDeb/countReg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     buyDeb/countReg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     buyDeb/countReg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     buyDeb/countReg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     buyDeb/countReg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y1     buyDeb/countReg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y1     buyDeb/countReg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     buyDeb/countReg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     buyDeb/countReg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     buyDeb/countReg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     buyDeb/countReg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     buyDeb/countReg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     buyDeb/countReg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     buyDeb/countReg_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     buyDeb/countReg_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_price[3]
                            (input port)
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.107ns  (logic 5.834ns (41.352%)  route 8.274ns (58.648%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  io_price[3] (IN)
                         net (fo=0)                   0.000     0.000    io_price[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  io_price_IBUF[3]_inst/O
                         net (fo=5, routed)           1.370     2.818    dataPath/io_price_IBUF[3]
    SLICE_X5Y9           LUT3 (Prop_lut3_I2_O)        0.152     2.970 r  dataPath/io_seg_OBUF[6]_inst_i_36/O
                         net (fo=11, routed)          1.300     4.270    dataPath/io_seg_OBUF[6]_inst_i_36_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.332     4.602 r  dataPath/io_seg_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.298     4.900    dataPath/io_seg_OBUF[6]_inst_i_38_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.024 f  dataPath/io_seg_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           0.651     5.675    dataPath/io_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I0_O)        0.124     5.799 r  dataPath/io_seg_OBUF[4]_inst_i_3/O
                         net (fo=2, routed)           1.056     6.856    dataPath/io_seg_OBUF[4]_inst_i_3_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.124     6.980 r  dataPath/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.599    10.578    io_seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.107 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.107    io_seg[1]
    W6                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[3]
                            (input port)
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.008ns  (logic 5.840ns (41.687%)  route 8.169ns (58.313%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  io_price[3] (IN)
                         net (fo=0)                   0.000     0.000    io_price[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  io_price_IBUF[3]_inst/O
                         net (fo=5, routed)           1.370     2.818    dataPath/io_price_IBUF[3]
    SLICE_X5Y9           LUT3 (Prop_lut3_I2_O)        0.152     2.970 r  dataPath/io_seg_OBUF[6]_inst_i_36/O
                         net (fo=11, routed)          1.300     4.270    dataPath/io_seg_OBUF[6]_inst_i_36_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.332     4.602 f  dataPath/io_seg_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.298     4.900    dataPath/io_seg_OBUF[6]_inst_i_38_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.024 r  dataPath/io_seg_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           0.556     5.580    dataPath/io_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X7Y11          LUT5 (Prop_lut5_I4_O)        0.124     5.704 r  dataPath/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=5, routed)           1.068     6.773    dataPath/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I2_O)        0.124     6.897 r  dataPath/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.576    10.473    io_seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.008 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.008    io_seg[2]
    U8                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[3]
                            (input port)
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.947ns  (logic 5.815ns (41.695%)  route 8.132ns (58.305%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  io_price[3] (IN)
                         net (fo=0)                   0.000     0.000    io_price[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  io_price_IBUF[3]_inst/O
                         net (fo=5, routed)           1.370     2.818    dataPath/io_price_IBUF[3]
    SLICE_X5Y9           LUT3 (Prop_lut3_I2_O)        0.152     2.970 r  dataPath/io_seg_OBUF[6]_inst_i_36/O
                         net (fo=11, routed)          1.300     4.270    dataPath/io_seg_OBUF[6]_inst_i_36_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.332     4.602 r  dataPath/io_seg_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.298     4.900    dataPath/io_seg_OBUF[6]_inst_i_38_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.024 f  dataPath/io_seg_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           0.556     5.580    dataPath/io_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X7Y11          LUT5 (Prop_lut5_I4_O)        0.124     5.704 f  dataPath/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=5, routed)           0.877     6.581    dataPath/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I2_O)        0.124     6.705 r  dataPath/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.731    10.436    io_seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.947 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.947    io_seg[0]
    W7                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[3]
                            (input port)
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.892ns  (logic 5.836ns (42.010%)  route 8.056ns (57.990%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  io_price[3] (IN)
                         net (fo=0)                   0.000     0.000    io_price[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  io_price_IBUF[3]_inst/O
                         net (fo=5, routed)           1.370     2.818    dataPath/io_price_IBUF[3]
    SLICE_X5Y9           LUT3 (Prop_lut3_I2_O)        0.152     2.970 r  dataPath/io_seg_OBUF[6]_inst_i_36/O
                         net (fo=11, routed)          1.300     4.270    dataPath/io_seg_OBUF[6]_inst_i_36_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.332     4.602 f  dataPath/io_seg_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.298     4.900    dataPath/io_seg_OBUF[6]_inst_i_38_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.024 r  dataPath/io_seg_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           0.556     5.580    dataPath/io_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X7Y11          LUT5 (Prop_lut5_I4_O)        0.124     5.704 r  dataPath/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=5, routed)           1.078     6.783    dataPath/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I1_O)        0.124     6.907 r  dataPath/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.454    10.360    io_seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.892 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.892    io_seg[6]
    U7                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[3]
                            (input port)
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.791ns  (logic 5.809ns (42.121%)  route 7.982ns (57.879%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  io_price[3] (IN)
                         net (fo=0)                   0.000     0.000    io_price[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  io_price_IBUF[3]_inst/O
                         net (fo=5, routed)           1.370     2.818    dataPath/io_price_IBUF[3]
    SLICE_X5Y9           LUT3 (Prop_lut3_I2_O)        0.152     2.970 r  dataPath/io_seg_OBUF[6]_inst_i_36/O
                         net (fo=11, routed)          1.300     4.270    dataPath/io_seg_OBUF[6]_inst_i_36_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.332     4.602 f  dataPath/io_seg_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.298     4.900    dataPath/io_seg_OBUF[6]_inst_i_38_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.024 r  dataPath/io_seg_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           0.556     5.580    dataPath/io_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X7Y11          LUT5 (Prop_lut5_I4_O)        0.124     5.704 r  dataPath/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=5, routed)           1.067     6.772    dataPath/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I4_O)        0.124     6.896 r  dataPath/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.391    10.287    io_seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.791 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.791    io_seg[5]
    V5                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[3]
                            (input port)
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.429ns  (logic 5.840ns (43.489%)  route 7.589ns (56.511%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  io_price[3] (IN)
                         net (fo=0)                   0.000     0.000    io_price[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  io_price_IBUF[3]_inst/O
                         net (fo=5, routed)           1.370     2.818    dataPath/io_price_IBUF[3]
    SLICE_X5Y9           LUT3 (Prop_lut3_I2_O)        0.152     2.970 r  dataPath/io_seg_OBUF[6]_inst_i_36/O
                         net (fo=11, routed)          1.300     4.270    dataPath/io_seg_OBUF[6]_inst_i_36_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.332     4.602 f  dataPath/io_seg_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.298     4.900    dataPath/io_seg_OBUF[6]_inst_i_38_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.024 r  dataPath/io_seg_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           0.556     5.580    dataPath/io_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X7Y11          LUT5 (Prop_lut5_I4_O)        0.124     5.704 r  dataPath/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=5, routed)           1.083     6.788    dataPath/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X9Y10          LUT5 (Prop_lut5_I1_O)        0.124     6.912 r  dataPath/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.982     9.893    io_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.429 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.429    io_seg[3]
    V8                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[3]
                            (input port)
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.305ns  (logic 5.824ns (43.776%)  route 7.481ns (56.224%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  io_price[3] (IN)
                         net (fo=0)                   0.000     0.000    io_price[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  io_price_IBUF[3]_inst/O
                         net (fo=5, routed)           1.370     2.818    dataPath/io_price_IBUF[3]
    SLICE_X5Y9           LUT3 (Prop_lut3_I2_O)        0.152     2.970 r  dataPath/io_seg_OBUF[6]_inst_i_36/O
                         net (fo=11, routed)          1.300     4.270    dataPath/io_seg_OBUF[6]_inst_i_36_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.332     4.602 r  dataPath/io_seg_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.298     4.900    dataPath/io_seg_OBUF[6]_inst_i_38_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.024 f  dataPath/io_seg_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           0.651     5.675    dataPath/io_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I0_O)        0.124     5.799 r  dataPath/io_seg_OBUF[4]_inst_i_3/O
                         net (fo=2, routed)           1.075     6.875    dataPath/io_seg_OBUF[4]_inst_i_3_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I3_O)        0.124     6.999 r  dataPath/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.786     9.785    io_seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.305 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.305    io_seg[4]
    U5                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_price[1]
                            (input port)
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.441ns  (logic 1.713ns (49.790%)  route 1.728ns (50.210%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  io_price[1] (IN)
                         net (fo=0)                   0.000     0.000    io_price[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  io_price_IBUF[1]_inst/O
                         net (fo=6, routed)           0.418     0.647    dataPath/io_price_IBUF[1]
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.045     0.692 r  dataPath/io_seg_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.000     0.692    dataPath/io_seg_OBUF[6]_inst_i_33_n_0
    SLICE_X5Y10          MUXF7 (Prop_muxf7_I1_O)      0.065     0.757 r  dataPath/io_seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.139     0.896    dataPath/io_seg_OBUF[6]_inst_i_9_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I2_O)        0.108     1.004 r  dataPath/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.330     1.334    dataPath/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I4_O)        0.045     1.379 r  dataPath/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.841     2.220    io_seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.441 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.441    io_seg[4]
    U5                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[1]
                            (input port)
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.557ns  (logic 1.729ns (48.607%)  route 1.828ns (51.393%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  io_price[1] (IN)
                         net (fo=0)                   0.000     0.000    io_price[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  io_price_IBUF[1]_inst/O
                         net (fo=6, routed)           0.418     0.647    dataPath/io_price_IBUF[1]
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.045     0.692 r  dataPath/io_seg_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.000     0.692    dataPath/io_seg_OBUF[6]_inst_i_33_n_0
    SLICE_X5Y10          MUXF7 (Prop_muxf7_I1_O)      0.065     0.757 r  dataPath/io_seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.139     0.896    dataPath/io_seg_OBUF[6]_inst_i_9_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I2_O)        0.108     1.004 r  dataPath/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.345     1.349    dataPath/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X9Y10          LUT5 (Prop_lut5_I0_O)        0.045     1.394 r  dataPath/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.927     2.320    io_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.557 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.557    io_seg[3]
    V8                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[1]
                            (input port)
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.703ns  (logic 1.698ns (45.850%)  route 2.005ns (54.150%))
  Logic Levels:           6  (IBUF=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  io_price[1] (IN)
                         net (fo=0)                   0.000     0.000    io_price[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  io_price_IBUF[1]_inst/O
                         net (fo=6, routed)           0.418     0.647    dataPath/io_price_IBUF[1]
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.045     0.692 r  dataPath/io_seg_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.000     0.692    dataPath/io_seg_OBUF[6]_inst_i_33_n_0
    SLICE_X5Y10          MUXF7 (Prop_muxf7_I1_O)      0.065     0.757 r  dataPath/io_seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.139     0.896    dataPath/io_seg_OBUF[6]_inst_i_9_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I2_O)        0.108     1.004 r  dataPath/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.258     1.262    dataPath/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I5_O)        0.045     1.307 r  dataPath/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.191     2.498    io_seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.703 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.703    io_seg[5]
    V5                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[1]
                            (input port)
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.816ns  (logic 1.728ns (45.292%)  route 2.088ns (54.708%))
  Logic Levels:           6  (IBUF=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  io_price[1] (IN)
                         net (fo=0)                   0.000     0.000    io_price[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  io_price_IBUF[1]_inst/O
                         net (fo=6, routed)           0.418     0.647    dataPath/io_price_IBUF[1]
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.045     0.692 f  dataPath/io_seg_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.000     0.692    dataPath/io_seg_OBUF[6]_inst_i_33_n_0
    SLICE_X5Y10          MUXF7 (Prop_muxf7_I1_O)      0.065     0.757 f  dataPath/io_seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.139     0.896    dataPath/io_seg_OBUF[6]_inst_i_9_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I2_O)        0.108     1.004 f  dataPath/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.259     1.263    dataPath/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I4_O)        0.045     1.308 r  dataPath/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.272     2.580    io_seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.816 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.816    io_seg[2]
    U8                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[0]
                            (input port)
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.862ns  (logic 1.659ns (42.966%)  route 2.203ns (57.034%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  io_price[0] (IN)
                         net (fo=0)                   0.000     0.000    io_price[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  io_price_IBUF[0]_inst/O
                         net (fo=5, routed)           0.408     0.629    dataPath/io_price_IBUF[0]
    SLICE_X4Y10          LUT3 (Prop_lut3_I2_O)        0.049     0.678 f  dataPath/io_seg_OBUF[6]_inst_i_17/O
                         net (fo=3, routed)           0.203     0.880    dataPath/io_seg_OBUF[6]_inst_i_17_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I3_O)        0.112     0.992 r  dataPath/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.367     1.359    dataPath/io_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I2_O)        0.045     1.404 r  dataPath/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.226     2.630    io_seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.862 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.862    io_seg[6]
    U7                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[1]
                            (input port)
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.864ns  (logic 1.704ns (44.108%)  route 2.159ns (55.892%))
  Logic Levels:           6  (IBUF=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  io_price[1] (IN)
                         net (fo=0)                   0.000     0.000    io_price[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  io_price_IBUF[1]_inst/O
                         net (fo=6, routed)           0.418     0.647    dataPath/io_price_IBUF[1]
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.045     0.692 r  dataPath/io_seg_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.000     0.692    dataPath/io_seg_OBUF[6]_inst_i_33_n_0
    SLICE_X5Y10          MUXF7 (Prop_muxf7_I1_O)      0.065     0.757 r  dataPath/io_seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.139     0.896    dataPath/io_seg_OBUF[6]_inst_i_9_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I2_O)        0.108     1.004 r  dataPath/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.264     1.268    dataPath/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.045     1.313 r  dataPath/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.339     2.652    io_seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.864 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.864    io_seg[0]
    W7                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[1]
                            (input port)
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.910ns  (logic 1.722ns (44.048%)  route 2.188ns (55.951%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  io_price[1] (IN)
                         net (fo=0)                   0.000     0.000    io_price[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  io_price_IBUF[1]_inst/O
                         net (fo=6, routed)           0.418     0.647    dataPath/io_price_IBUF[1]
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.045     0.692 r  dataPath/io_seg_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.000     0.692    dataPath/io_seg_OBUF[6]_inst_i_33_n_0
    SLICE_X5Y10          MUXF7 (Prop_muxf7_I1_O)      0.065     0.757 r  dataPath/io_seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.139     0.896    dataPath/io_seg_OBUF[6]_inst_i_9_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I2_O)        0.108     1.004 r  dataPath/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.346     1.350    dataPath/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I0_O)        0.045     1.395 r  dataPath/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.286     2.680    io_seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.910 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.910    io_seg[1]
    W6                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataPath/numCanReg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.655ns  (logic 4.725ns (34.601%)  route 8.930ns (65.399%))
  Logic Levels:           6  (LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.630     5.151    dataPath/CLK
    SLICE_X4Y13          FDSE                                         r  dataPath/numCanReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDSE (Prop_fdse_C_Q)         0.419     5.570 r  dataPath/numCanReg_reg[1]/Q
                         net (fo=9, routed)           0.934     6.504    dataPath/numCanReg_reg[1]
    SLICE_X4Y14          LUT6 (Prop_lut6_I4_O)        0.299     6.803 r  dataPath/scrollReg[31]_i_3/O
                         net (fo=17, routed)          1.429     8.232    dataPath/scrollReg[31]_i_3_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I1_O)        0.124     8.356 f  dataPath/io_seg_OBUF[0]_inst_i_4/O
                         net (fo=2, routed)           0.962     9.318    dataPath/io_seg_OBUF[0]_inst_i_4_n_0
    SLICE_X8Y12          LUT5 (Prop_lut5_I1_O)        0.124     9.442 f  dataPath/io_seg_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.814    10.257    dataPath/io_seg_OBUF[6]_inst_i_21_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I0_O)        0.124    10.381 r  dataPath/io_seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.059    11.440    dataPath/io_seg_OBUF[6]_inst_i_6_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I4_O)        0.124    11.564 r  dataPath/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.731    15.295    io_seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    18.806 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.806    io_seg[0]
    W7                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.600ns  (logic 5.034ns (37.016%)  route 8.566ns (62.984%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.567     5.088    dispMux/CLK
    SLICE_X10Y10         FDRE                                         r  dispMux/selectReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.478     5.566 r  dispMux/selectReg_reg[1]/Q
                         net (fo=29, routed)          1.662     7.228    dataPath/selectReg[1]
    SLICE_X5Y9           LUT3 (Prop_lut3_I1_O)        0.323     7.551 r  dataPath/io_seg_OBUF[6]_inst_i_36/O
                         net (fo=11, routed)          1.300     8.851    dataPath/io_seg_OBUF[6]_inst_i_36_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.332     9.183 r  dataPath/io_seg_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.298     9.481    dataPath/io_seg_OBUF[6]_inst_i_38_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I0_O)        0.124     9.605 f  dataPath/io_seg_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           0.651    10.256    dataPath/io_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I0_O)        0.124    10.380 r  dataPath/io_seg_OBUF[4]_inst_i_3/O
                         net (fo=2, routed)           1.056    11.436    dataPath/io_seg_OBUF[4]_inst_i_3_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.124    11.560 r  dataPath/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.599    15.159    io_seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    18.688 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.688    io_seg[1]
    W6                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.501ns  (logic 5.040ns (37.332%)  route 8.461ns (62.668%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.567     5.088    dispMux/CLK
    SLICE_X10Y10         FDRE                                         r  dispMux/selectReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.478     5.566 r  dispMux/selectReg_reg[1]/Q
                         net (fo=29, routed)          1.662     7.228    dataPath/selectReg[1]
    SLICE_X5Y9           LUT3 (Prop_lut3_I1_O)        0.323     7.551 r  dataPath/io_seg_OBUF[6]_inst_i_36/O
                         net (fo=11, routed)          1.300     8.851    dataPath/io_seg_OBUF[6]_inst_i_36_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.332     9.183 f  dataPath/io_seg_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.298     9.481    dataPath/io_seg_OBUF[6]_inst_i_38_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I0_O)        0.124     9.605 r  dataPath/io_seg_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           0.556    10.161    dataPath/io_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X7Y11          LUT5 (Prop_lut5_I4_O)        0.124    10.285 r  dataPath/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=5, routed)           1.068    11.353    dataPath/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I2_O)        0.124    11.477 r  dataPath/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.576    15.054    io_seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    18.589 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.589    io_seg[2]
    U8                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.384ns  (logic 5.036ns (37.630%)  route 8.348ns (62.370%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.567     5.088    dispMux/CLK
    SLICE_X10Y10         FDRE                                         r  dispMux/selectReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.478     5.566 r  dispMux/selectReg_reg[1]/Q
                         net (fo=29, routed)          1.662     7.228    dataPath/selectReg[1]
    SLICE_X5Y9           LUT3 (Prop_lut3_I1_O)        0.323     7.551 r  dataPath/io_seg_OBUF[6]_inst_i_36/O
                         net (fo=11, routed)          1.300     8.851    dataPath/io_seg_OBUF[6]_inst_i_36_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.332     9.183 f  dataPath/io_seg_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.298     9.481    dataPath/io_seg_OBUF[6]_inst_i_38_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I0_O)        0.124     9.605 r  dataPath/io_seg_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           0.556    10.161    dataPath/io_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X7Y11          LUT5 (Prop_lut5_I4_O)        0.124    10.285 r  dataPath/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=5, routed)           1.078    11.363    dataPath/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I1_O)        0.124    11.487 r  dataPath/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.454    14.941    io_seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    18.473 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.473    io_seg[6]
    U7                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.284ns  (logic 5.009ns (37.711%)  route 8.274ns (62.289%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.567     5.088    dispMux/CLK
    SLICE_X10Y10         FDRE                                         r  dispMux/selectReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.478     5.566 r  dispMux/selectReg_reg[1]/Q
                         net (fo=29, routed)          1.662     7.228    dataPath/selectReg[1]
    SLICE_X5Y9           LUT3 (Prop_lut3_I1_O)        0.323     7.551 r  dataPath/io_seg_OBUF[6]_inst_i_36/O
                         net (fo=11, routed)          1.300     8.851    dataPath/io_seg_OBUF[6]_inst_i_36_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.332     9.183 f  dataPath/io_seg_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.298     9.481    dataPath/io_seg_OBUF[6]_inst_i_38_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I0_O)        0.124     9.605 r  dataPath/io_seg_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           0.556    10.161    dataPath/io_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X7Y11          LUT5 (Prop_lut5_I4_O)        0.124    10.285 r  dataPath/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=5, routed)           1.067    11.352    dataPath/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I4_O)        0.124    11.476 r  dataPath/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.391    14.867    io_seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    18.372 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.372    io_seg[5]
    V5                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.921ns  (logic 5.041ns (39.010%)  route 7.881ns (60.990%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.567     5.088    dispMux/CLK
    SLICE_X10Y10         FDRE                                         r  dispMux/selectReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.478     5.566 r  dispMux/selectReg_reg[1]/Q
                         net (fo=29, routed)          1.662     7.228    dataPath/selectReg[1]
    SLICE_X5Y9           LUT3 (Prop_lut3_I1_O)        0.323     7.551 r  dataPath/io_seg_OBUF[6]_inst_i_36/O
                         net (fo=11, routed)          1.300     8.851    dataPath/io_seg_OBUF[6]_inst_i_36_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.332     9.183 f  dataPath/io_seg_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.298     9.481    dataPath/io_seg_OBUF[6]_inst_i_38_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I0_O)        0.124     9.605 r  dataPath/io_seg_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           0.556    10.161    dataPath/io_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X7Y11          LUT5 (Prop_lut5_I4_O)        0.124    10.285 r  dataPath/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=5, routed)           1.083    11.368    dataPath/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X9Y10          LUT5 (Prop_lut5_I1_O)        0.124    11.492 r  dataPath/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.982    14.474    io_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    18.010 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.010    io_seg[3]
    V8                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.797ns  (logic 5.025ns (39.265%)  route 7.773ns (60.735%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.567     5.088    dispMux/CLK
    SLICE_X10Y10         FDRE                                         r  dispMux/selectReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.478     5.566 r  dispMux/selectReg_reg[1]/Q
                         net (fo=29, routed)          1.662     7.228    dataPath/selectReg[1]
    SLICE_X5Y9           LUT3 (Prop_lut3_I1_O)        0.323     7.551 r  dataPath/io_seg_OBUF[6]_inst_i_36/O
                         net (fo=11, routed)          1.300     8.851    dataPath/io_seg_OBUF[6]_inst_i_36_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.332     9.183 r  dataPath/io_seg_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.298     9.481    dataPath/io_seg_OBUF[6]_inst_i_38_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I0_O)        0.124     9.605 f  dataPath/io_seg_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           0.651    10.256    dataPath/io_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I0_O)        0.124    10.380 r  dataPath/io_seg_OBUF[4]_inst_i_3/O
                         net (fo=2, routed)           1.075    11.455    dataPath/io_seg_OBUF[4]_inst_i_3_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I3_O)        0.124    11.579 r  dataPath/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.786    14.366    io_seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    17.886 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.886    io_seg[4]
    U5                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/FSM_onehot_stateReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_releaseCan
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.207ns  (logic 4.236ns (41.506%)  route 5.970ns (58.494%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.636     5.157    fsm/CLK
    SLICE_X3Y10          FDRE                                         r  fsm/FSM_onehot_stateReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.419     5.576 r  fsm/FSM_onehot_stateReg_reg[6]/Q
                         net (fo=4, routed)           0.826     6.402    fsm/dataPath_io_sub
    SLICE_X1Y10          LUT2 (Prop_lut2_I0_O)        0.296     6.698 r  fsm/io_releaseCan_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.144    11.843    io_releaseCan_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    15.364 r  io_releaseCan_OBUF_inst/O
                         net (fo=0)                   0.000    15.364    io_releaseCan
    L1                                                                r  io_releaseCan (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.003ns  (logic 4.506ns (50.049%)  route 4.497ns (49.951%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.567     5.088    dispMux/CLK
    SLICE_X10Y10         FDRE                                         r  dispMux/selectReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.478     5.566 r  dispMux/selectReg_reg[1]/Q
                         net (fo=29, routed)          1.029     6.596    dispMux/selectReg[1]
    SLICE_X12Y17         LUT2 (Prop_lut2_I0_O)        0.321     6.917 r  dispMux/io_an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.468    10.384    io_an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707    14.091 r  io_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.091    io_an[0]
    U2                                                                r  io_an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.875ns  (logic 4.535ns (51.104%)  route 4.339ns (48.896%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.567     5.088    dispMux/CLK
    SLICE_X10Y10         FDRE                                         r  dispMux/selectReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.478     5.566 f  dispMux/selectReg_reg[1]/Q
                         net (fo=29, routed)          1.230     6.797    dispMux/selectReg[1]
    SLICE_X12Y17         LUT2 (Prop_lut2_I0_O)        0.323     7.120 r  dispMux/io_an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.109    10.229    io_an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734    13.963 r  io_an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.963    io_an[3]
    W4                                                                r  io_an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm/FSM_onehot_stateReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_alarm
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.771ns  (logic 1.347ns (76.062%)  route 0.424ns (23.938%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.593     1.476    fsm/CLK
    SLICE_X3Y10          FDRE                                         r  fsm/FSM_onehot_stateReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  fsm/FSM_onehot_stateReg_reg[4]/Q
                         net (fo=49, routed)          0.424     2.041    io_alarm_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.247 r  io_alarm_OBUF_inst/O
                         net (fo=0)                   0.000     3.247    io_alarm
    U16                                                               r  io_alarm (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.854ns  (logic 1.475ns (51.673%)  route 1.379ns (48.327%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.564     1.447    dispMux/CLK
    SLICE_X10Y10         FDRE                                         r  dispMux/selectReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  dispMux/selectReg_reg[0]/Q
                         net (fo=18, routed)          0.426     2.037    dataPath/selectReg[0]
    SLICE_X8Y12          LUT6 (Prop_lut6_I3_O)        0.045     2.082 r  dataPath/io_seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.112     2.194    dataPath/io_seg_OBUF[4]_inst_i_2_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I0_O)        0.045     2.239 r  dataPath/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.841     3.081    io_seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.301 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.301    io_seg[4]
    U5                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.978ns  (logic 1.527ns (51.295%)  route 1.450ns (48.705%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.564     1.447    dispMux/CLK
    SLICE_X10Y10         FDRE                                         r  dispMux/selectReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.148     1.595 r  dispMux/selectReg_reg[1]/Q
                         net (fo=29, routed)          0.191     1.786    dataPath/selectReg[1]
    SLICE_X10Y12         LUT6 (Prop_lut6_I3_O)        0.098     1.884 r  dataPath/io_seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.333     2.217    dataPath/io_seg_OBUF[3]_inst_i_2_n_0
    SLICE_X9Y10          LUT5 (Prop_lut5_I4_O)        0.045     2.262 r  dataPath/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.927     3.188    io_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.425 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.425    io_seg[3]
    V8                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.996ns  (logic 1.491ns (49.782%)  route 1.504ns (50.218%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.564     1.447    dispMux/CLK
    SLICE_X10Y10         FDRE                                         r  dispMux/selectReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  dispMux/selectReg_reg[0]/Q
                         net (fo=18, routed)          0.447     2.059    dispMux/selectReg[0]
    SLICE_X12Y17         LUT2 (Prop_lut2_I1_O)        0.043     2.102 r  dispMux/io_an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.057     3.159    io_an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.284     4.443 r  io_an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.443    io_an[3]
    W4                                                                r  io_an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.060ns  (logic 1.433ns (46.835%)  route 1.627ns (53.165%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.564     1.447    dispMux/CLK
    SLICE_X10Y10         FDRE                                         r  dispMux/selectReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  dispMux/selectReg_reg[0]/Q
                         net (fo=18, routed)          0.447     2.059    dispMux/selectReg[0]
    SLICE_X12Y17         LUT2 (Prop_lut2_I0_O)        0.045     2.104 r  dispMux/io_an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.179     3.283    io_an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.507 r  io_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.507    io_an[2]
    V4                                                                r  io_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.085ns  (logic 1.409ns (45.684%)  route 1.676ns (54.316%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.564     1.447    dispMux/CLK
    SLICE_X10Y10         FDRE                                         r  dispMux/selectReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  dispMux/selectReg_reg[0]/Q
                         net (fo=18, routed)          0.447     2.059    dispMux/selectReg[0]
    SLICE_X12Y17         LUT2 (Prop_lut2_I1_O)        0.045     2.104 r  dispMux/io_an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.228     3.332    io_an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.532 r  io_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.532    io_an[1]
    U4                                                                r  io_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataPath/selector3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.173ns  (logic 1.482ns (46.691%)  route 1.692ns (53.309%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.564     1.447    dataPath/CLK
    SLICE_X9Y11          FDRE                                         r  dataPath/selector3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  dataPath/selector3_reg[3]/Q
                         net (fo=12, routed)          0.222     1.810    dataPath/selector3[3]
    SLICE_X9Y11          LUT6 (Prop_lut6_I4_O)        0.045     1.855 r  dataPath/io_seg_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.082     1.937    dataPath/io_seg_OBUF[5]_inst_i_5_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I4_O)        0.045     1.982 r  dataPath/io_seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.196     2.179    dataPath/io_seg_OBUF[5]_inst_i_2_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I2_O)        0.045     2.224 r  dataPath/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.191     3.415    io_seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.620 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.620    io_seg[5]
    V5                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.173ns  (logic 1.503ns (47.356%)  route 1.671ns (52.644%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.564     1.447    dispMux/CLK
    SLICE_X10Y10         FDRE                                         r  dispMux/selectReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.148     1.595 r  dispMux/selectReg_reg[1]/Q
                         net (fo=29, routed)          0.191     1.787    dataPath/selectReg[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I2_O)        0.098     1.885 r  dataPath/io_seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.140     2.024    dataPath/io_seg_OBUF[0]_inst_i_2_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.045     2.069 r  dataPath/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.339     3.409    io_seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.620 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.620    io_seg[0]
    W7                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.179ns  (logic 1.490ns (46.867%)  route 1.689ns (53.133%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.564     1.447    dispMux/CLK
    SLICE_X10Y10         FDRE                                         r  dispMux/selectReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  dispMux/selectReg_reg[0]/Q
                         net (fo=18, routed)          0.215     1.826    dataPath/selectReg[0]
    SLICE_X10Y12         LUT6 (Prop_lut6_I3_O)        0.045     1.871 f  dataPath/io_seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.202     2.073    dataPath/io_seg_OBUF[2]_inst_i_2_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I3_O)        0.045     2.118 r  dataPath/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.272     3.390    io_seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.626 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.626    io_seg[2]
    U8                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.181ns  (logic 1.477ns (46.430%)  route 1.704ns (53.570%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.564     1.447    dispMux/CLK
    SLICE_X10Y10         FDRE                                         r  dispMux/selectReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  dispMux/selectReg_reg[0]/Q
                         net (fo=18, routed)          0.447     2.059    dispMux/selectReg[0]
    SLICE_X12Y17         LUT2 (Prop_lut2_I1_O)        0.043     2.102 r  dispMux/io_an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.257     3.358    io_an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.270     4.628 r  io_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.628    io_an[0]
    U2                                                                r  io_an[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           212 Endpoints
Min Delay           212 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            coin2Deb/countReg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.456ns  (logic 1.575ns (28.872%)  route 3.880ns (71.128%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=100, routed)         2.762     4.213    coin2Deb/fsm/reset_IBUF
    SLICE_X5Y7           LUT2 (Prop_lut2_I0_O)        0.124     4.337 r  coin2Deb/fsm/countReg[0]_i_1/O
                         net (fo=27, routed)          1.118     5.456    coin2Deb/fsm_n_0
    SLICE_X4Y1           FDRE                                         r  coin2Deb/countReg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.518     4.859    coin2Deb/CLK
    SLICE_X4Y1           FDRE                                         r  coin2Deb/countReg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            coin2Deb/countReg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.456ns  (logic 1.575ns (28.872%)  route 3.880ns (71.128%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=100, routed)         2.762     4.213    coin2Deb/fsm/reset_IBUF
    SLICE_X5Y7           LUT2 (Prop_lut2_I0_O)        0.124     4.337 r  coin2Deb/fsm/countReg[0]_i_1/O
                         net (fo=27, routed)          1.118     5.456    coin2Deb/fsm_n_0
    SLICE_X4Y1           FDRE                                         r  coin2Deb/countReg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.518     4.859    coin2Deb/CLK
    SLICE_X4Y1           FDRE                                         r  coin2Deb/countReg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            coin2Deb/countReg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.456ns  (logic 1.575ns (28.872%)  route 3.880ns (71.128%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=100, routed)         2.762     4.213    coin2Deb/fsm/reset_IBUF
    SLICE_X5Y7           LUT2 (Prop_lut2_I0_O)        0.124     4.337 r  coin2Deb/fsm/countReg[0]_i_1/O
                         net (fo=27, routed)          1.118     5.456    coin2Deb/fsm_n_0
    SLICE_X4Y1           FDRE                                         r  coin2Deb/countReg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.518     4.859    coin2Deb/CLK
    SLICE_X4Y1           FDRE                                         r  coin2Deb/countReg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            coin2Deb/countReg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.456ns  (logic 1.575ns (28.872%)  route 3.880ns (71.128%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=100, routed)         2.762     4.213    coin2Deb/fsm/reset_IBUF
    SLICE_X5Y7           LUT2 (Prop_lut2_I0_O)        0.124     4.337 r  coin2Deb/fsm/countReg[0]_i_1/O
                         net (fo=27, routed)          1.118     5.456    coin2Deb/fsm_n_0
    SLICE_X4Y1           FDRE                                         r  coin2Deb/countReg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.518     4.859    coin2Deb/CLK
    SLICE_X4Y1           FDRE                                         r  coin2Deb/countReg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            coin5Deb/countReg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.337ns  (logic 1.603ns (30.036%)  route 3.734ns (69.964%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=100, routed)         2.762     4.213    coin5Deb/fsm/reset_IBUF
    SLICE_X5Y7           LUT2 (Prop_lut2_I0_O)        0.152     4.365 r  coin5Deb/fsm/countReg[0]_i_1__0/O
                         net (fo=27, routed)          0.972     5.337    coin5Deb/fsm_n_0
    SLICE_X6Y1           FDRE                                         r  coin5Deb/countReg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.518     4.859    coin5Deb/CLK
    SLICE_X6Y1           FDRE                                         r  coin5Deb/countReg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            coin5Deb/countReg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.337ns  (logic 1.603ns (30.036%)  route 3.734ns (69.964%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=100, routed)         2.762     4.213    coin5Deb/fsm/reset_IBUF
    SLICE_X5Y7           LUT2 (Prop_lut2_I0_O)        0.152     4.365 r  coin5Deb/fsm/countReg[0]_i_1__0/O
                         net (fo=27, routed)          0.972     5.337    coin5Deb/fsm_n_0
    SLICE_X6Y1           FDRE                                         r  coin5Deb/countReg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.518     4.859    coin5Deb/CLK
    SLICE_X6Y1           FDRE                                         r  coin5Deb/countReg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            coin5Deb/countReg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.337ns  (logic 1.603ns (30.036%)  route 3.734ns (69.964%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=100, routed)         2.762     4.213    coin5Deb/fsm/reset_IBUF
    SLICE_X5Y7           LUT2 (Prop_lut2_I0_O)        0.152     4.365 r  coin5Deb/fsm/countReg[0]_i_1__0/O
                         net (fo=27, routed)          0.972     5.337    coin5Deb/fsm_n_0
    SLICE_X6Y1           FDRE                                         r  coin5Deb/countReg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.518     4.859    coin5Deb/CLK
    SLICE_X6Y1           FDRE                                         r  coin5Deb/countReg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            coin5Deb/countReg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.337ns  (logic 1.603ns (30.036%)  route 3.734ns (69.964%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=100, routed)         2.762     4.213    coin5Deb/fsm/reset_IBUF
    SLICE_X5Y7           LUT2 (Prop_lut2_I0_O)        0.152     4.365 r  coin5Deb/fsm/countReg[0]_i_1__0/O
                         net (fo=27, routed)          0.972     5.337    coin5Deb/fsm_n_0
    SLICE_X6Y1           FDRE                                         r  coin5Deb/countReg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.518     4.859    coin5Deb/CLK
    SLICE_X6Y1           FDRE                                         r  coin5Deb/countReg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            coin2Deb/countReg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.315ns  (logic 1.575ns (29.637%)  route 3.740ns (70.363%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=100, routed)         2.762     4.213    coin2Deb/fsm/reset_IBUF
    SLICE_X5Y7           LUT2 (Prop_lut2_I0_O)        0.124     4.337 r  coin2Deb/fsm/countReg[0]_i_1/O
                         net (fo=27, routed)          0.977     5.315    coin2Deb/fsm_n_0
    SLICE_X4Y2           FDRE                                         r  coin2Deb/countReg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.518     4.859    coin2Deb/CLK
    SLICE_X4Y2           FDRE                                         r  coin2Deb/countReg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            coin2Deb/countReg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.315ns  (logic 1.575ns (29.637%)  route 3.740ns (70.363%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=100, routed)         2.762     4.213    coin2Deb/fsm/reset_IBUF
    SLICE_X5Y7           LUT2 (Prop_lut2_I0_O)        0.124     4.337 r  coin2Deb/fsm/countReg[0]_i_1/O
                         net (fo=27, routed)          0.977     5.315    coin2Deb/fsm_n_0
    SLICE_X4Y2           FDRE                                         r  coin2Deb/countReg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.518     4.859    coin2Deb/CLK
    SLICE_X4Y2           FDRE                                         r  coin2Deb/countReg_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataPath/scrollReg_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.219ns (31.192%)  route 0.484ns (68.808%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=100, routed)         0.484     0.703    dataPath/reset_IBUF
    SLICE_X1Y13          FDRE                                         r  dataPath/scrollReg_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.861     1.988    dataPath/CLK
    SLICE_X1Y13          FDRE                                         r  dataPath/scrollReg_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataPath/scrollReg_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.219ns (31.192%)  route 0.484ns (68.808%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=100, routed)         0.484     0.703    dataPath/reset_IBUF
    SLICE_X1Y13          FDRE                                         r  dataPath/scrollReg_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.861     1.988    dataPath/CLK
    SLICE_X1Y13          FDRE                                         r  dataPath/scrollReg_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataPath/scrollReg_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.219ns (31.192%)  route 0.484ns (68.808%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=100, routed)         0.484     0.703    dataPath/reset_IBUF
    SLICE_X1Y13          FDRE                                         r  dataPath/scrollReg_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.861     1.988    dataPath/CLK
    SLICE_X1Y13          FDRE                                         r  dataPath/scrollReg_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataPath/scrollReg_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.219ns (31.192%)  route 0.484ns (68.808%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=100, routed)         0.484     0.703    dataPath/reset_IBUF
    SLICE_X1Y13          FDRE                                         r  dataPath/scrollReg_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.861     1.988    dataPath/CLK
    SLICE_X1Y13          FDRE                                         r  dataPath/scrollReg_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataPath/scrollReg_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.219ns (31.192%)  route 0.484ns (68.808%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=100, routed)         0.484     0.703    dataPath/reset_IBUF
    SLICE_X1Y13          FDRE                                         r  dataPath/scrollReg_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.861     1.988    dataPath/CLK
    SLICE_X1Y13          FDRE                                         r  dataPath/scrollReg_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataPath/scrollReg_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.219ns (31.192%)  route 0.484ns (68.808%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=100, routed)         0.484     0.703    dataPath/reset_IBUF
    SLICE_X1Y13          FDRE                                         r  dataPath/scrollReg_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.861     1.988    dataPath/CLK
    SLICE_X1Y13          FDRE                                         r  dataPath/scrollReg_reg[31]/C

Slack:                    inf
  Source:                 io_coin5Raw
                            (input port)
  Destination:            coin5Deb/fsm/FSM_onehot_stateReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.265ns (35.357%)  route 0.484ns (64.643%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  io_coin5Raw (IN)
                         net (fo=0)                   0.000     0.000    io_coin5Raw
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  io_coin5Raw_IBUF_inst/O
                         net (fo=3, routed)           0.484     0.706    coin5Deb/fsm/io_coin5Raw_IBUF
    SLICE_X2Y10          LUT5 (Prop_lut5_I3_O)        0.043     0.749 r  coin5Deb/fsm/FSM_onehot_stateReg[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.749    coin5Deb/fsm/FSM_onehot_stateReg[2]_i_1__1_n_0
    SLICE_X2Y10          FDRE                                         r  coin5Deb/fsm/FSM_onehot_stateReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.864     1.991    coin5Deb/fsm/CLK
    SLICE_X2Y10          FDRE                                         r  coin5Deb/fsm/FSM_onehot_stateReg_reg[2]/C

Slack:                    inf
  Source:                 io_coin5Raw
                            (input port)
  Destination:            coin5Deb/fsm/FSM_onehot_stateReg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.267ns (35.568%)  route 0.483ns (64.432%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  io_coin5Raw (IN)
                         net (fo=0)                   0.000     0.000    io_coin5Raw
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  io_coin5Raw_IBUF_inst/O
                         net (fo=3, routed)           0.483     0.705    coin5Deb/fsm/io_coin5Raw_IBUF
    SLICE_X2Y10          LUT5 (Prop_lut5_I3_O)        0.045     0.750 r  coin5Deb/fsm/FSM_onehot_stateReg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.750    coin5Deb/fsm/FSM_onehot_stateReg[0]_i_1__0_n_0
    SLICE_X2Y10          FDSE                                         r  coin5Deb/fsm/FSM_onehot_stateReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.864     1.991    coin5Deb/fsm/CLK
    SLICE_X2Y10          FDSE                                         r  coin5Deb/fsm/FSM_onehot_stateReg_reg[0]/C

Slack:                    inf
  Source:                 io_coin5Raw
                            (input port)
  Destination:            coin5Deb/fsm/FSM_onehot_stateReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.267ns (35.529%)  route 0.484ns (64.471%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  io_coin5Raw (IN)
                         net (fo=0)                   0.000     0.000    io_coin5Raw
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  io_coin5Raw_IBUF_inst/O
                         net (fo=3, routed)           0.484     0.706    coin5Deb/fsm/io_coin5Raw_IBUF
    SLICE_X2Y10          LUT5 (Prop_lut5_I3_O)        0.045     0.751 r  coin5Deb/fsm/FSM_onehot_stateReg[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.751    coin5Deb/fsm/FSM_onehot_stateReg[1]_i_1__1_n_0
    SLICE_X2Y10          FDRE                                         r  coin5Deb/fsm/FSM_onehot_stateReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.864     1.991    coin5Deb/fsm/CLK
    SLICE_X2Y10          FDRE                                         r  coin5Deb/fsm/FSM_onehot_stateReg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataPath/scrollReg_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.219ns (29.134%)  route 0.533ns (70.866%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=100, routed)         0.533     0.753    dataPath/reset_IBUF
    SLICE_X1Y12          FDRE                                         r  dataPath/scrollReg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.862     1.989    dataPath/CLK
    SLICE_X1Y12          FDRE                                         r  dataPath/scrollReg_reg[22]/C





