Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr 16 13:24:48 2021
| Host         : BZ-ECE-7F8ZR33 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (4)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: i_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.681        0.000                      0                10389        0.034        0.000                      0                10389        3.000        0.000                       0                  4139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                      ------------         ----------      --------------
CLK_01/inst/i_clk_100MHz                                                   {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0                                                       {0.000 5.000}        10.000          100.000         
  o_clk_16MHz_clk_wiz_0                                                    {0.000 31.250}       62.500          16.000          
  o_clk_8MHz_clk_wiz_0                                                     {0.000 62.500}       125.000         8.000           
RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_01/inst/i_clk_100MHz                                                                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                                                                         7.845        0.000                       0                     3  
  o_clk_16MHz_clk_wiz_0                                                         47.543        0.000                      0                10105        0.034        0.000                      0                10105       30.000        0.000                       0                  3844  
  o_clk_8MHz_clk_wiz_0                                                         122.736        0.000                      0                   16        0.264        0.000                      0                   16       62.000        0.000                       0                    18  
RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         14.115        0.000                      0                  222        0.122        0.000                      0                  222       15.686        0.000                       0                   233  
RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.681        0.000                      0                   46        0.263        0.000                      0                   46       16.166        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_01/inst/i_clk_100MHz
  To Clock:  CLK_01/inst/i_clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_01/inst/i_clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_01/inst/i_clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK_01/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLK_01/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_01/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_01/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_01/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_01/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_01/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    CLK_01/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK_01/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK_01/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLK_01/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_01/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_16MHz_clk_wiz_0
  To Clock:  o_clk_16MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       47.543ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.543ns  (required time - arrival time)
  Source:                 RECON_01/SEM_DEVICE_0/inst/pid_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_16MHz_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/zero_flag_flop/D
                            (rising edge-triggered cell FDRE clocked by o_clk_16MHz_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             o_clk_16MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (o_clk_16MHz_clk_wiz_0 rise@62.500ns - o_clk_16MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.867ns  (logic 3.042ns (20.461%)  route 11.825ns (79.539%))
  Logic Levels:           9  (CARRY4=1 LUT3=2 LUT4=1 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.958ns = ( 59.542 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock o_clk_16MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    static         CLK_01/inst/o_clk_16MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  static         CLK_01/inst/clkout1_buf/O
                         net (fo=3842, routed)        1.554    -2.416    static         RECON_01/SEM_DEVICE_0/inst/icap_clk
    SLICE_X43Y53         FDRE                                         r  static         RECON_01/SEM_DEVICE_0/inst/pid_reg_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  static         RECON_01/SEM_DEVICE_0/inst/pid_reg_reg[0]/Q
                         net (fo=112, routed)         4.942     2.982    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/pid_reg[0]
    SLICE_X33Y6          LUT6 (Prop_lut6_I2_O)        0.124     3.106 f  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/mux_lut_7_i_18/O
                         net (fo=1, routed)           1.800     4.906    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/mux_lut_7_i_18_n_0
    SLICE_X35Y38         LUT5 (Prop_lut5_I3_O)        0.150     5.056 f  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/mux_lut_7_i_8/O
                         net (fo=1, routed)           1.049     6.105    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/mux_lut_7_i_8_n_0
    SLICE_X39Y45         LUT5 (Prop_lut5_I0_O)        0.326     6.431 f  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/mux_lut_7_i_4/O
                         net (fo=1, routed)           0.568     6.999    static         RECON_01/SEM_DEVICE_0/inst/controller_dbuffer/controller_dbuffer_mem/mux_lut_7_i_1_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I0_O)        0.124     7.123 f  static         RECON_01/SEM_DEVICE_0/inst/controller_dbuffer/controller_dbuffer_mem/mux_lut_7_i_2/O
                         net (fo=1, routed)           0.000     7.123    static         RECON_01/SEM_DEVICE_0/inst/controller_dbuffer/controller_dbuffer_mem/mux_lut_7_i_2_n_0
    SLICE_X41Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     7.335 f  static         RECON_01/SEM_DEVICE_0/inst/controller_dbuffer/controller_dbuffer_mem/mux_lut_7_i_1/O
                         net (fo=1, routed)           1.896     9.231    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/in_port[7]
    SLICE_X43Y74         LUT3 (Prop_lut3_I1_O)        0.327     9.558 f  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/mux_lut_7/O
                         net (fo=1, routed)           0.976    10.534    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/input_group[7]
    SLICE_X43Y78         LUT3 (Prop_lut3_I1_O)        0.356    10.890 f  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/shift_in_muxf5_7/O
                         net (fo=3, routed)           0.594    11.484    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/alu_result[7]
    SLICE_X45Y78         LUT4 (Prop_lut4_I3_O)        0.327    11.811 r  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/high_zero_lut/O
                         net (fo=1, routed)           0.000    11.811    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/high_zero
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.451 r  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/low_zero_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000    12.451    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/zero_fast_route
    SLICE_X45Y78         FDRE                                         r  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/zero_flag_flop/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock o_clk_16MHz_clk_wiz_0 rise edge)
                                                     62.500    62.500 r                 
    W5                   IBUF                         0.000    62.500 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    63.662    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    56.444 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    58.026    static         CLK_01/inst/o_clk_16MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.117 r  static         CLK_01/inst/clkout1_buf/O
                         net (fo=3842, routed)        1.426    59.542    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/icap_clk
    SLICE_X45Y78         FDRE                                         r  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/zero_flag_flop/C
                         clock pessimism              0.491    60.034                     
                         clock uncertainty           -0.102    59.932                     
    SLICE_X45Y78         FDRE (Setup_fdre_C_D)        0.062    59.994    static           RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/zero_flag_flop
  -------------------------------------------------------------------
                         required time                         59.994                     
                         arrival time                         -12.451                     
  -------------------------------------------------------------------
                         slack                                 47.543                     

Slack (MET) :             48.077ns  (required time - arrival time)
  Source:                 RECON_01/SEM_DEVICE_0/inst/pid_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_16MHz_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/reg_loop_register_bit_7/DP/I
                            (rising edge-triggered cell RAMD32 clocked by o_clk_16MHz_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             o_clk_16MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (o_clk_16MHz_clk_wiz_0 rise@62.500ns - o_clk_16MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.811ns  (logic 2.075ns (15.024%)  route 11.736ns (84.976%))
  Logic Levels:           7  (LUT3=2 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.957ns = ( 59.543 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock o_clk_16MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    static         CLK_01/inst/o_clk_16MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  static         CLK_01/inst/clkout1_buf/O
                         net (fo=3842, routed)        1.554    -2.416    static         RECON_01/SEM_DEVICE_0/inst/icap_clk
    SLICE_X43Y53         FDRE                                         r  static         RECON_01/SEM_DEVICE_0/inst/pid_reg_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  static         RECON_01/SEM_DEVICE_0/inst/pid_reg_reg[0]/Q
                         net (fo=112, routed)         4.942     2.982    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/pid_reg[0]
    SLICE_X33Y6          LUT6 (Prop_lut6_I2_O)        0.124     3.106 r  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/mux_lut_7_i_18/O
                         net (fo=1, routed)           1.800     4.906    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/mux_lut_7_i_18_n_0
    SLICE_X35Y38         LUT5 (Prop_lut5_I3_O)        0.150     5.056 r  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/mux_lut_7_i_8/O
                         net (fo=1, routed)           1.049     6.105    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/mux_lut_7_i_8_n_0
    SLICE_X39Y45         LUT5 (Prop_lut5_I0_O)        0.326     6.431 r  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/mux_lut_7_i_4/O
                         net (fo=1, routed)           0.568     6.999    static         RECON_01/SEM_DEVICE_0/inst/controller_dbuffer/controller_dbuffer_mem/mux_lut_7_i_1_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I0_O)        0.124     7.123 r  static         RECON_01/SEM_DEVICE_0/inst/controller_dbuffer/controller_dbuffer_mem/mux_lut_7_i_2/O
                         net (fo=1, routed)           0.000     7.123    static         RECON_01/SEM_DEVICE_0/inst/controller_dbuffer/controller_dbuffer_mem/mux_lut_7_i_2_n_0
    SLICE_X41Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     7.335 r  static         RECON_01/SEM_DEVICE_0/inst/controller_dbuffer/controller_dbuffer_mem/mux_lut_7_i_1/O
                         net (fo=1, routed)           1.896     9.231    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/in_port[7]
    SLICE_X43Y74         LUT3 (Prop_lut3_I1_O)        0.327     9.558 r  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/mux_lut_7/O
                         net (fo=1, routed)           0.976    10.534    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/input_group[7]
    SLICE_X43Y78         LUT3 (Prop_lut3_I1_O)        0.356    10.890 r  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/shift_in_muxf5_7/O
                         net (fo=3, routed)           0.505    11.395    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/reg_loop_register_bit_7/D
    SLICE_X46Y79         RAMD32                                       r  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/reg_loop_register_bit_7/DP/I
  -------------------------------------------------------------------    ----------------------------------

                         (clock o_clk_16MHz_clk_wiz_0 rise edge)
                                                     62.500    62.500 r                 
    W5                   IBUF                         0.000    62.500 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    63.662    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    56.444 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    58.026    static         CLK_01/inst/o_clk_16MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.117 r  static         CLK_01/inst/clkout1_buf/O
                         net (fo=3842, routed)        1.427    59.543    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/reg_loop_register_bit_7/WCLK
    SLICE_X46Y79         RAMD32                                       r  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/reg_loop_register_bit_7/DP/CLK
                         clock pessimism              0.491    60.035                     
                         clock uncertainty           -0.102    59.933                     
    SLICE_X46Y79         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.461    59.472    static           RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/reg_loop_register_bit_7/DP
  -------------------------------------------------------------------
                         required time                         59.472                     
                         arrival time                         -11.395                     
  -------------------------------------------------------------------
                         slack                                 48.077                     

Slack (MET) :             48.107ns  (required time - arrival time)
  Source:                 RECON_01/SEM_DEVICE_0/inst/pid_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_16MHz_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/reg_loop_register_bit_7/SP/I
                            (rising edge-triggered cell RAMD32 clocked by o_clk_16MHz_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             o_clk_16MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (o_clk_16MHz_clk_wiz_0 rise@62.500ns - o_clk_16MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.811ns  (logic 2.075ns (15.024%)  route 11.736ns (84.976%))
  Logic Levels:           7  (LUT3=2 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.957ns = ( 59.543 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock o_clk_16MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    static         CLK_01/inst/o_clk_16MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  static         CLK_01/inst/clkout1_buf/O
                         net (fo=3842, routed)        1.554    -2.416    static         RECON_01/SEM_DEVICE_0/inst/icap_clk
    SLICE_X43Y53         FDRE                                         r  static         RECON_01/SEM_DEVICE_0/inst/pid_reg_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  static         RECON_01/SEM_DEVICE_0/inst/pid_reg_reg[0]/Q
                         net (fo=112, routed)         4.942     2.982    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/pid_reg[0]
    SLICE_X33Y6          LUT6 (Prop_lut6_I2_O)        0.124     3.106 r  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/mux_lut_7_i_18/O
                         net (fo=1, routed)           1.800     4.906    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/mux_lut_7_i_18_n_0
    SLICE_X35Y38         LUT5 (Prop_lut5_I3_O)        0.150     5.056 r  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/mux_lut_7_i_8/O
                         net (fo=1, routed)           1.049     6.105    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/mux_lut_7_i_8_n_0
    SLICE_X39Y45         LUT5 (Prop_lut5_I0_O)        0.326     6.431 r  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/mux_lut_7_i_4/O
                         net (fo=1, routed)           0.568     6.999    static         RECON_01/SEM_DEVICE_0/inst/controller_dbuffer/controller_dbuffer_mem/mux_lut_7_i_1_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I0_O)        0.124     7.123 r  static         RECON_01/SEM_DEVICE_0/inst/controller_dbuffer/controller_dbuffer_mem/mux_lut_7_i_2/O
                         net (fo=1, routed)           0.000     7.123    static         RECON_01/SEM_DEVICE_0/inst/controller_dbuffer/controller_dbuffer_mem/mux_lut_7_i_2_n_0
    SLICE_X41Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     7.335 r  static         RECON_01/SEM_DEVICE_0/inst/controller_dbuffer/controller_dbuffer_mem/mux_lut_7_i_1/O
                         net (fo=1, routed)           1.896     9.231    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/in_port[7]
    SLICE_X43Y74         LUT3 (Prop_lut3_I1_O)        0.327     9.558 r  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/mux_lut_7/O
                         net (fo=1, routed)           0.976    10.534    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/input_group[7]
    SLICE_X43Y78         LUT3 (Prop_lut3_I1_O)        0.356    10.890 r  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/shift_in_muxf5_7/O
                         net (fo=3, routed)           0.505    11.395    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/reg_loop_register_bit_7/D
    SLICE_X46Y79         RAMD32                                       r  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/reg_loop_register_bit_7/SP/I
  -------------------------------------------------------------------    ----------------------------------

                         (clock o_clk_16MHz_clk_wiz_0 rise edge)
                                                     62.500    62.500 r                 
    W5                   IBUF                         0.000    62.500 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    63.662    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    56.444 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    58.026    static         CLK_01/inst/o_clk_16MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.117 r  static         CLK_01/inst/clkout1_buf/O
                         net (fo=3842, routed)        1.427    59.543    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/reg_loop_register_bit_7/WCLK
    SLICE_X46Y79         RAMD32                                       r  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/reg_loop_register_bit_7/SP/CLK
                         clock pessimism              0.491    60.035                     
                         clock uncertainty           -0.102    59.933                     
    SLICE_X46Y79         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.431    59.502    static           RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/reg_loop_register_bit_7/SP
  -------------------------------------------------------------------
                         required time                         59.502                     
                         arrival time                         -11.395                     
  -------------------------------------------------------------------
                         slack                                 48.107                     

Slack (MET) :             49.907ns  (required time - arrival time)
  Source:                 RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_16MHz_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RECON_01/SEM_DEVICE_0/inst/status_reg_reg[0]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by o_clk_16MHz_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             o_clk_16MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (o_clk_16MHz_clk_wiz_0 rise@62.500ns - o_clk_16MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.996ns  (logic 3.743ns (31.202%)  route 8.253ns (68.798%))
  Logic Levels:           5  (LUT3=3 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.960ns = ( 59.540 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock o_clk_16MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    static         CLK_01/inst/o_clk_16MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  static         CLK_01/inst/clkout1_buf/O
                         net (fo=3842, routed)        1.589    -2.381    static         RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/fw1/icap_clk
    RAMB18_X1Y33         RAMB18E1                                     r  static         RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB18_X1Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     0.073 r  static         RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/fw1/fw1_1024x18/DOBDO[6]
                         net (fo=1, routed)           1.293     1.366    static         RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/instruction1[6]
    SLICE_X48Y81         LUT3 (Prop_lut3_I0_O)        0.152     1.518 r  static         RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/reg_loop_register_bit_7_i_7/O
                         net (fo=10, routed)          1.267     2.786    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/reg_loop_register_bit_3/DPRA2
    SLICE_X46Y78         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.332     3.118 f  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/reg_loop_register_bit_3/DP/O
                         net (fo=1, routed)           0.895     4.013    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/sy[3]
    SLICE_X47Y79         LUT3 (Prop_lut3_I2_O)        0.150     4.163 f  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/operand_select_mux_3/O
                         net (fo=19, routed)          2.503     6.666    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/port_id[3]
    SLICE_X44Y53         LUT5 (Prop_lut5_I2_O)        0.327     6.993 r  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/status_reg[0]_i_2/O
                         net (fo=2, routed)           0.288     7.280    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/status_reg[0]_i_2_n_0
    SLICE_X44Y53         LUT3 (Prop_lut3_I1_O)        0.328     7.608 r  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/status_reg[0]_i_1/O
                         net (fo=14, routed)          2.007     9.615    static         RECON_01/SEM_DEVICE_0/inst/status_reg0
    SLICE_X37Y79         FDRE                                         r  static         RECON_01/SEM_DEVICE_0/inst/status_reg_reg[0]_lopt_replica/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock o_clk_16MHz_clk_wiz_0 rise edge)
                                                     62.500    62.500 r                 
    W5                   IBUF                         0.000    62.500 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    63.662    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    56.444 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    58.026    static         CLK_01/inst/o_clk_16MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.117 r  static         CLK_01/inst/clkout1_buf/O
                         net (fo=3842, routed)        1.424    59.540    static         RECON_01/SEM_DEVICE_0/inst/icap_clk
    SLICE_X37Y79         FDRE                                         r  static         RECON_01/SEM_DEVICE_0/inst/status_reg_reg[0]_lopt_replica/C
                         clock pessimism              0.491    60.032                     
                         clock uncertainty           -0.102    59.930                     
    SLICE_X37Y79         FDRE (Setup_fdre_C_CE)      -0.408    59.522    static           RECON_01/SEM_DEVICE_0/inst/status_reg_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         59.522                     
                         arrival time                          -9.615                     
  -------------------------------------------------------------------
                         slack                                 49.907                     

Slack (MET) :             49.907ns  (required time - arrival time)
  Source:                 RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_16MHz_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RECON_01/SEM_DEVICE_0/inst/status_reg_reg[1]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by o_clk_16MHz_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             o_clk_16MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (o_clk_16MHz_clk_wiz_0 rise@62.500ns - o_clk_16MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.996ns  (logic 3.743ns (31.202%)  route 8.253ns (68.798%))
  Logic Levels:           5  (LUT3=3 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.960ns = ( 59.540 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock o_clk_16MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    static         CLK_01/inst/o_clk_16MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  static         CLK_01/inst/clkout1_buf/O
                         net (fo=3842, routed)        1.589    -2.381    static         RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/fw1/icap_clk
    RAMB18_X1Y33         RAMB18E1                                     r  static         RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB18_X1Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     0.073 r  static         RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/fw1/fw1_1024x18/DOBDO[6]
                         net (fo=1, routed)           1.293     1.366    static         RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/instruction1[6]
    SLICE_X48Y81         LUT3 (Prop_lut3_I0_O)        0.152     1.518 r  static         RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/reg_loop_register_bit_7_i_7/O
                         net (fo=10, routed)          1.267     2.786    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/reg_loop_register_bit_3/DPRA2
    SLICE_X46Y78         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.332     3.118 f  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/reg_loop_register_bit_3/DP/O
                         net (fo=1, routed)           0.895     4.013    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/sy[3]
    SLICE_X47Y79         LUT3 (Prop_lut3_I2_O)        0.150     4.163 f  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/operand_select_mux_3/O
                         net (fo=19, routed)          2.503     6.666    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/port_id[3]
    SLICE_X44Y53         LUT5 (Prop_lut5_I2_O)        0.327     6.993 r  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/status_reg[0]_i_2/O
                         net (fo=2, routed)           0.288     7.280    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/status_reg[0]_i_2_n_0
    SLICE_X44Y53         LUT3 (Prop_lut3_I1_O)        0.328     7.608 r  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/status_reg[0]_i_1/O
                         net (fo=14, routed)          2.007     9.615    static         RECON_01/SEM_DEVICE_0/inst/status_reg0
    SLICE_X37Y79         FDRE                                         r  static         RECON_01/SEM_DEVICE_0/inst/status_reg_reg[1]_lopt_replica/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock o_clk_16MHz_clk_wiz_0 rise edge)
                                                     62.500    62.500 r                 
    W5                   IBUF                         0.000    62.500 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    63.662    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    56.444 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    58.026    static         CLK_01/inst/o_clk_16MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.117 r  static         CLK_01/inst/clkout1_buf/O
                         net (fo=3842, routed)        1.424    59.540    static         RECON_01/SEM_DEVICE_0/inst/icap_clk
    SLICE_X37Y79         FDRE                                         r  static         RECON_01/SEM_DEVICE_0/inst/status_reg_reg[1]_lopt_replica/C
                         clock pessimism              0.491    60.032                     
                         clock uncertainty           -0.102    59.930                     
    SLICE_X37Y79         FDRE (Setup_fdre_C_CE)      -0.408    59.522    static           RECON_01/SEM_DEVICE_0/inst/status_reg_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         59.522                     
                         arrival time                          -9.615                     
  -------------------------------------------------------------------
                         slack                                 49.907                     

Slack (MET) :             49.907ns  (required time - arrival time)
  Source:                 RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_16MHz_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RECON_01/SEM_DEVICE_0/inst/status_reg_reg[2]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by o_clk_16MHz_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             o_clk_16MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (o_clk_16MHz_clk_wiz_0 rise@62.500ns - o_clk_16MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.996ns  (logic 3.743ns (31.202%)  route 8.253ns (68.798%))
  Logic Levels:           5  (LUT3=3 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.960ns = ( 59.540 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock o_clk_16MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    static         CLK_01/inst/o_clk_16MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  static         CLK_01/inst/clkout1_buf/O
                         net (fo=3842, routed)        1.589    -2.381    static         RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/fw1/icap_clk
    RAMB18_X1Y33         RAMB18E1                                     r  static         RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB18_X1Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     0.073 r  static         RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/fw1/fw1_1024x18/DOBDO[6]
                         net (fo=1, routed)           1.293     1.366    static         RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/instruction1[6]
    SLICE_X48Y81         LUT3 (Prop_lut3_I0_O)        0.152     1.518 r  static         RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/reg_loop_register_bit_7_i_7/O
                         net (fo=10, routed)          1.267     2.786    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/reg_loop_register_bit_3/DPRA2
    SLICE_X46Y78         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.332     3.118 f  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/reg_loop_register_bit_3/DP/O
                         net (fo=1, routed)           0.895     4.013    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/sy[3]
    SLICE_X47Y79         LUT3 (Prop_lut3_I2_O)        0.150     4.163 f  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/operand_select_mux_3/O
                         net (fo=19, routed)          2.503     6.666    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/port_id[3]
    SLICE_X44Y53         LUT5 (Prop_lut5_I2_O)        0.327     6.993 r  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/status_reg[0]_i_2/O
                         net (fo=2, routed)           0.288     7.280    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/status_reg[0]_i_2_n_0
    SLICE_X44Y53         LUT3 (Prop_lut3_I1_O)        0.328     7.608 r  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/status_reg[0]_i_1/O
                         net (fo=14, routed)          2.007     9.615    static         RECON_01/SEM_DEVICE_0/inst/status_reg0
    SLICE_X37Y79         FDRE                                         r  static         RECON_01/SEM_DEVICE_0/inst/status_reg_reg[2]_lopt_replica/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock o_clk_16MHz_clk_wiz_0 rise edge)
                                                     62.500    62.500 r                 
    W5                   IBUF                         0.000    62.500 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    63.662    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    56.444 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    58.026    static         CLK_01/inst/o_clk_16MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.117 r  static         CLK_01/inst/clkout1_buf/O
                         net (fo=3842, routed)        1.424    59.540    static         RECON_01/SEM_DEVICE_0/inst/icap_clk
    SLICE_X37Y79         FDRE                                         r  static         RECON_01/SEM_DEVICE_0/inst/status_reg_reg[2]_lopt_replica/C
                         clock pessimism              0.491    60.032                     
                         clock uncertainty           -0.102    59.930                     
    SLICE_X37Y79         FDRE (Setup_fdre_C_CE)      -0.408    59.522    static           RECON_01/SEM_DEVICE_0/inst/status_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         59.522                     
                         arrival time                          -9.615                     
  -------------------------------------------------------------------
                         slack                                 49.907                     

Slack (MET) :             49.907ns  (required time - arrival time)
  Source:                 RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_16MHz_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RECON_01/SEM_DEVICE_0/inst/status_reg_reg[3]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by o_clk_16MHz_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             o_clk_16MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (o_clk_16MHz_clk_wiz_0 rise@62.500ns - o_clk_16MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.996ns  (logic 3.743ns (31.202%)  route 8.253ns (68.798%))
  Logic Levels:           5  (LUT3=3 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.960ns = ( 59.540 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock o_clk_16MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    static         CLK_01/inst/o_clk_16MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  static         CLK_01/inst/clkout1_buf/O
                         net (fo=3842, routed)        1.589    -2.381    static         RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/fw1/icap_clk
    RAMB18_X1Y33         RAMB18E1                                     r  static         RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB18_X1Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     0.073 r  static         RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/fw1/fw1_1024x18/DOBDO[6]
                         net (fo=1, routed)           1.293     1.366    static         RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/instruction1[6]
    SLICE_X48Y81         LUT3 (Prop_lut3_I0_O)        0.152     1.518 r  static         RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/reg_loop_register_bit_7_i_7/O
                         net (fo=10, routed)          1.267     2.786    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/reg_loop_register_bit_3/DPRA2
    SLICE_X46Y78         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.332     3.118 f  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/reg_loop_register_bit_3/DP/O
                         net (fo=1, routed)           0.895     4.013    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/sy[3]
    SLICE_X47Y79         LUT3 (Prop_lut3_I2_O)        0.150     4.163 f  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/operand_select_mux_3/O
                         net (fo=19, routed)          2.503     6.666    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/port_id[3]
    SLICE_X44Y53         LUT5 (Prop_lut5_I2_O)        0.327     6.993 r  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/status_reg[0]_i_2/O
                         net (fo=2, routed)           0.288     7.280    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/status_reg[0]_i_2_n_0
    SLICE_X44Y53         LUT3 (Prop_lut3_I1_O)        0.328     7.608 r  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/status_reg[0]_i_1/O
                         net (fo=14, routed)          2.007     9.615    static         RECON_01/SEM_DEVICE_0/inst/status_reg0
    SLICE_X36Y79         FDRE                                         r  static         RECON_01/SEM_DEVICE_0/inst/status_reg_reg[3]_lopt_replica/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock o_clk_16MHz_clk_wiz_0 rise edge)
                                                     62.500    62.500 r                 
    W5                   IBUF                         0.000    62.500 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    63.662    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    56.444 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    58.026    static         CLK_01/inst/o_clk_16MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.117 r  static         CLK_01/inst/clkout1_buf/O
                         net (fo=3842, routed)        1.424    59.540    static         RECON_01/SEM_DEVICE_0/inst/icap_clk
    SLICE_X36Y79         FDRE                                         r  static         RECON_01/SEM_DEVICE_0/inst/status_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.491    60.032                     
                         clock uncertainty           -0.102    59.930                     
    SLICE_X36Y79         FDRE (Setup_fdre_C_CE)      -0.408    59.522    static           RECON_01/SEM_DEVICE_0/inst/status_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         59.522                     
                         arrival time                          -9.615                     
  -------------------------------------------------------------------
                         slack                                 49.907                     

Slack (MET) :             49.907ns  (required time - arrival time)
  Source:                 RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_16MHz_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RECON_01/SEM_DEVICE_0/inst/status_reg_reg[4]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by o_clk_16MHz_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             o_clk_16MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (o_clk_16MHz_clk_wiz_0 rise@62.500ns - o_clk_16MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.996ns  (logic 3.743ns (31.202%)  route 8.253ns (68.798%))
  Logic Levels:           5  (LUT3=3 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.960ns = ( 59.540 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock o_clk_16MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    static         CLK_01/inst/o_clk_16MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  static         CLK_01/inst/clkout1_buf/O
                         net (fo=3842, routed)        1.589    -2.381    static         RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/fw1/icap_clk
    RAMB18_X1Y33         RAMB18E1                                     r  static         RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB18_X1Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     0.073 r  static         RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/fw1/fw1_1024x18/DOBDO[6]
                         net (fo=1, routed)           1.293     1.366    static         RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/instruction1[6]
    SLICE_X48Y81         LUT3 (Prop_lut3_I0_O)        0.152     1.518 r  static         RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/reg_loop_register_bit_7_i_7/O
                         net (fo=10, routed)          1.267     2.786    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/reg_loop_register_bit_3/DPRA2
    SLICE_X46Y78         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.332     3.118 f  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/reg_loop_register_bit_3/DP/O
                         net (fo=1, routed)           0.895     4.013    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/sy[3]
    SLICE_X47Y79         LUT3 (Prop_lut3_I2_O)        0.150     4.163 f  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/operand_select_mux_3/O
                         net (fo=19, routed)          2.503     6.666    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/port_id[3]
    SLICE_X44Y53         LUT5 (Prop_lut5_I2_O)        0.327     6.993 r  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/status_reg[0]_i_2/O
                         net (fo=2, routed)           0.288     7.280    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/status_reg[0]_i_2_n_0
    SLICE_X44Y53         LUT3 (Prop_lut3_I1_O)        0.328     7.608 r  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/status_reg[0]_i_1/O
                         net (fo=14, routed)          2.007     9.615    static         RECON_01/SEM_DEVICE_0/inst/status_reg0
    SLICE_X36Y79         FDRE                                         r  static         RECON_01/SEM_DEVICE_0/inst/status_reg_reg[4]_lopt_replica/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock o_clk_16MHz_clk_wiz_0 rise edge)
                                                     62.500    62.500 r                 
    W5                   IBUF                         0.000    62.500 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    63.662    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    56.444 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    58.026    static         CLK_01/inst/o_clk_16MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.117 r  static         CLK_01/inst/clkout1_buf/O
                         net (fo=3842, routed)        1.424    59.540    static         RECON_01/SEM_DEVICE_0/inst/icap_clk
    SLICE_X36Y79         FDRE                                         r  static         RECON_01/SEM_DEVICE_0/inst/status_reg_reg[4]_lopt_replica/C
                         clock pessimism              0.491    60.032                     
                         clock uncertainty           -0.102    59.930                     
    SLICE_X36Y79         FDRE (Setup_fdre_C_CE)      -0.408    59.522    static           RECON_01/SEM_DEVICE_0/inst/status_reg_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         59.522                     
                         arrival time                          -9.615                     
  -------------------------------------------------------------------
                         slack                                 49.907                     

Slack (MET) :             49.907ns  (required time - arrival time)
  Source:                 RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_16MHz_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RECON_01/SEM_DEVICE_0/inst/status_reg_reg[5]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by o_clk_16MHz_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             o_clk_16MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (o_clk_16MHz_clk_wiz_0 rise@62.500ns - o_clk_16MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.996ns  (logic 3.743ns (31.202%)  route 8.253ns (68.798%))
  Logic Levels:           5  (LUT3=3 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.960ns = ( 59.540 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock o_clk_16MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    static         CLK_01/inst/o_clk_16MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  static         CLK_01/inst/clkout1_buf/O
                         net (fo=3842, routed)        1.589    -2.381    static         RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/fw1/icap_clk
    RAMB18_X1Y33         RAMB18E1                                     r  static         RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB18_X1Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     0.073 r  static         RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/fw1/fw1_1024x18/DOBDO[6]
                         net (fo=1, routed)           1.293     1.366    static         RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/instruction1[6]
    SLICE_X48Y81         LUT3 (Prop_lut3_I0_O)        0.152     1.518 r  static         RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/reg_loop_register_bit_7_i_7/O
                         net (fo=10, routed)          1.267     2.786    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/reg_loop_register_bit_3/DPRA2
    SLICE_X46Y78         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.332     3.118 f  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/reg_loop_register_bit_3/DP/O
                         net (fo=1, routed)           0.895     4.013    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/sy[3]
    SLICE_X47Y79         LUT3 (Prop_lut3_I2_O)        0.150     4.163 f  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/operand_select_mux_3/O
                         net (fo=19, routed)          2.503     6.666    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/port_id[3]
    SLICE_X44Y53         LUT5 (Prop_lut5_I2_O)        0.327     6.993 r  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/status_reg[0]_i_2/O
                         net (fo=2, routed)           0.288     7.280    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/status_reg[0]_i_2_n_0
    SLICE_X44Y53         LUT3 (Prop_lut3_I1_O)        0.328     7.608 r  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/status_reg[0]_i_1/O
                         net (fo=14, routed)          2.007     9.615    static         RECON_01/SEM_DEVICE_0/inst/status_reg0
    SLICE_X36Y79         FDRE                                         r  static         RECON_01/SEM_DEVICE_0/inst/status_reg_reg[5]_lopt_replica/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock o_clk_16MHz_clk_wiz_0 rise edge)
                                                     62.500    62.500 r                 
    W5                   IBUF                         0.000    62.500 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    63.662    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    56.444 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    58.026    static         CLK_01/inst/o_clk_16MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.117 r  static         CLK_01/inst/clkout1_buf/O
                         net (fo=3842, routed)        1.424    59.540    static         RECON_01/SEM_DEVICE_0/inst/icap_clk
    SLICE_X36Y79         FDRE                                         r  static         RECON_01/SEM_DEVICE_0/inst/status_reg_reg[5]_lopt_replica/C
                         clock pessimism              0.491    60.032                     
                         clock uncertainty           -0.102    59.930                     
    SLICE_X36Y79         FDRE (Setup_fdre_C_CE)      -0.408    59.522    static           RECON_01/SEM_DEVICE_0/inst/status_reg_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         59.522                     
                         arrival time                          -9.615                     
  -------------------------------------------------------------------
                         slack                                 49.907                     

Slack (MET) :             49.907ns  (required time - arrival time)
  Source:                 RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_16MHz_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RECON_01/SEM_DEVICE_0/inst/status_reg_reg[6]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by o_clk_16MHz_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             o_clk_16MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (o_clk_16MHz_clk_wiz_0 rise@62.500ns - o_clk_16MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.996ns  (logic 3.743ns (31.202%)  route 8.253ns (68.798%))
  Logic Levels:           5  (LUT3=3 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.960ns = ( 59.540 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock o_clk_16MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    static         CLK_01/inst/o_clk_16MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  static         CLK_01/inst/clkout1_buf/O
                         net (fo=3842, routed)        1.589    -2.381    static         RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/fw1/icap_clk
    RAMB18_X1Y33         RAMB18E1                                     r  static         RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB18_X1Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     0.073 r  static         RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/fw1/fw1_1024x18/DOBDO[6]
                         net (fo=1, routed)           1.293     1.366    static         RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/instruction1[6]
    SLICE_X48Y81         LUT3 (Prop_lut3_I0_O)        0.152     1.518 r  static         RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/reg_loop_register_bit_7_i_7/O
                         net (fo=10, routed)          1.267     2.786    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/reg_loop_register_bit_3/DPRA2
    SLICE_X46Y78         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.332     3.118 f  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/reg_loop_register_bit_3/DP/O
                         net (fo=1, routed)           0.895     4.013    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/sy[3]
    SLICE_X47Y79         LUT3 (Prop_lut3_I2_O)        0.150     4.163 f  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/operand_select_mux_3/O
                         net (fo=19, routed)          2.503     6.666    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/port_id[3]
    SLICE_X44Y53         LUT5 (Prop_lut5_I2_O)        0.327     6.993 r  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/status_reg[0]_i_2/O
                         net (fo=2, routed)           0.288     7.280    static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/status_reg[0]_i_2_n_0
    SLICE_X44Y53         LUT3 (Prop_lut3_I1_O)        0.328     7.608 r  static         RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/status_reg[0]_i_1/O
                         net (fo=14, routed)          2.007     9.615    static         RECON_01/SEM_DEVICE_0/inst/status_reg0
    SLICE_X36Y79         FDRE                                         r  static         RECON_01/SEM_DEVICE_0/inst/status_reg_reg[6]_lopt_replica/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock o_clk_16MHz_clk_wiz_0 rise edge)
                                                     62.500    62.500 r                 
    W5                   IBUF                         0.000    62.500 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    63.662    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    56.444 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    58.026    static         CLK_01/inst/o_clk_16MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.117 r  static         CLK_01/inst/clkout1_buf/O
                         net (fo=3842, routed)        1.424    59.540    static         RECON_01/SEM_DEVICE_0/inst/icap_clk
    SLICE_X36Y79         FDRE                                         r  static         RECON_01/SEM_DEVICE_0/inst/status_reg_reg[6]_lopt_replica/C
                         clock pessimism              0.491    60.032                     
                         clock uncertainty           -0.102    59.930                     
    SLICE_X36Y79         FDRE (Setup_fdre_C_CE)      -0.408    59.522    static           RECON_01/SEM_DEVICE_0/inst/status_reg_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         59.522                     
                         arrival time                          -9.615                     
  -------------------------------------------------------------------
                         slack                                 49.907                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/gen_holding_regs.corrhold_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_16MHz_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/gen_buf_artix_35t.controller_cbuffer_mem/mem_inst[0].ram_inst/DIBDI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_16MHz_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             o_clk_16MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_16MHz_clk_wiz_0 rise@0.000ns - o_clk_16MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.192%)  route 0.170ns (47.808%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock o_clk_16MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    static         CLK_01/inst/o_clk_16MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  static         CLK_01/inst/clkout1_buf/O
                         net (fo=3842, routed)        0.559    -0.849    static         RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/icap_clk
    SLICE_X48Y66         FDRE                                         r  static         RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/gen_holding_regs.corrhold_reg[56]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  static         RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/gen_holding_regs.corrhold_reg[56]/Q
                         net (fo=1, routed)           0.051    -0.657    static         RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/gen_buf_artix_35t.controller_cbuffer_mem/mem_inst[1].ram_inst_2[56]
    SLICE_X49Y66         LUT5 (Prop_lut5_I4_O)        0.045    -0.612 r  static         RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/gen_buf_artix_35t.controller_cbuffer_mem/mem_inst[0].ram_inst_i_53/O
                         net (fo=2, routed)           0.119    -0.492    static         RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/gen_buf_artix_35t.controller_cbuffer_mem/din[56]
    RAMB36_X1Y13         RAMB36E1                                     r  static         RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/gen_buf_artix_35t.controller_cbuffer_mem/mem_inst[0].ram_inst/DIBDI[24]
  -------------------------------------------------------------------    ----------------------------------

                         (clock o_clk_16MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    static         CLK_01/inst/o_clk_16MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  static         CLK_01/inst/clkout1_buf/O
                         net (fo=3842, routed)        0.869    -1.235    static         RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/gen_buf_artix_35t.controller_cbuffer_mem/icap_clk
    RAMB36_X1Y13         RAMB36E1                                     r  static         RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/gen_buf_artix_35t.controller_cbuffer_mem/mem_inst[0].ram_inst/CLKBWRCLK
                         clock pessimism              0.442    -0.792                     
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[24])
                                                      0.266    -0.526    static           RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/gen_buf_artix_35t.controller_cbuffer_mem/mem_inst[0].ram_inst
  -------------------------------------------------------------------
                         required time                          0.526                     
                         arrival time                          -0.492                     
  -------------------------------------------------------------------
                         slack                                  0.034                     

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 RECON_01/MONITOR_0/RX_SIPO/delay_line_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_16MHz_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RECON_01/MONITOR_0/RX_SIPO/delay_line_reg[126]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by o_clk_16MHz_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             o_clk_16MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_16MHz_clk_wiz_0 rise@0.000ns - o_clk_16MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.148ns (40.871%)  route 0.214ns (59.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock o_clk_16MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    static         CLK_01/inst/o_clk_16MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  static         CLK_01/inst/clkout1_buf/O
                         net (fo=3842, routed)        0.561    -0.847    static         RECON_01/MONITOR_0/RX_SIPO/o_clk_16MHz
    SLICE_X38Y39         FDRE                                         r  static         RECON_01/MONITOR_0/RX_SIPO/delay_line_reg[111]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.148    -0.699 r  static         RECON_01/MONITOR_0/RX_SIPO/delay_line_reg[111]/Q
                         net (fo=2, routed)           0.214    -0.485    static         RECON_01/MONITOR_0/RX_SIPO/r_fifo_data_in[1]
    SLICE_X34Y41         SRL16E                                       r  static         RECON_01/MONITOR_0/RX_SIPO/delay_line_reg[126]_srl15/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock o_clk_16MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    static         CLK_01/inst/o_clk_16MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  static         CLK_01/inst/clkout1_buf/O
                         net (fo=3842, routed)        0.830    -1.274    static         RECON_01/MONITOR_0/RX_SIPO/o_clk_16MHz
    SLICE_X34Y41         SRL16E                                       r  static         RECON_01/MONITOR_0/RX_SIPO/delay_line_reg[126]_srl15/CLK
                         clock pessimism              0.691    -0.583                     
    SLICE_X34Y41         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.519    static           RECON_01/MONITOR_0/RX_SIPO/delay_line_reg[126]_srl15
  -------------------------------------------------------------------
                         required time                          0.519                     
                         arrival time                          -0.485                     
  -------------------------------------------------------------------
                         slack                                  0.034                     

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_16MHz_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_16MHz_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             o_clk_16MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_16MHz_clk_wiz_0 rise@0.000ns - o_clk_16MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.597%)  route 0.222ns (63.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock o_clk_16MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    static         CLK_01/inst/o_clk_16MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  static         CLK_01/inst/clkout1_buf/O
                         net (fo=3842, routed)        0.562    -0.846    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X48Y34         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.718 r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[9]/Q
                         net (fo=1, routed)           0.222    -0.496    static         RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[22]
    RAMB18_X1Y14         RAMB18E1                                     r  static         RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[6]
  -------------------------------------------------------------------    ----------------------------------

                         (clock o_clk_16MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    static         CLK_01/inst/o_clk_16MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  static         CLK_01/inst/clkout1_buf/O
                         net (fo=3842, routed)        0.873    -1.230    static         RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X1Y14         RAMB18E1                                     r  static         RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.442    -0.788                     
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.243    -0.545    static           RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.545                     
                         arrival time                          -0.496                     
  -------------------------------------------------------------------
                         slack                                  0.049                     

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/gen_holding_regs.datahold_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_16MHz_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/gen_buf_artix_35t.controller_cbuffer_mem/mem_inst[1].ram_inst/DIBDI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_16MHz_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             o_clk_16MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_16MHz_clk_wiz_0 rise@0.000ns - o_clk_16MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.487%)  route 0.197ns (48.513%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock o_clk_16MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    static         CLK_01/inst/o_clk_16MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  static         CLK_01/inst/clkout1_buf/O
                         net (fo=3842, routed)        0.557    -0.851    static         RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/icap_clk
    SLICE_X54Y68         FDRE                                         r  static         RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/gen_holding_regs.datahold_reg[53]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.687 r  static         RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/gen_holding_regs.datahold_reg[53]/Q
                         net (fo=2, routed)           0.061    -0.625    static         RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/gen_buf_artix_35t.controller_cbuffer_mem/mem_inst[1].ram_inst_1[53]
    SLICE_X55Y68         LUT5 (Prop_lut5_I2_O)        0.045    -0.580 r  static         RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/gen_buf_artix_35t.controller_cbuffer_mem/mem_inst[0].ram_inst_i_56/O
                         net (fo=2, routed)           0.136    -0.445    static         RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/gen_buf_artix_35t.controller_cbuffer_mem/din[53]
    RAMB36_X2Y13         RAMB36E1                                     r  static         RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/gen_buf_artix_35t.controller_cbuffer_mem/mem_inst[1].ram_inst/DIBDI[21]
  -------------------------------------------------------------------    ----------------------------------

                         (clock o_clk_16MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    static         CLK_01/inst/o_clk_16MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  static         CLK_01/inst/clkout1_buf/O
                         net (fo=3842, routed)        0.870    -1.234    static         RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/gen_buf_artix_35t.controller_cbuffer_mem/icap_clk
    RAMB36_X2Y13         RAMB36E1                                     r  static         RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/gen_buf_artix_35t.controller_cbuffer_mem/mem_inst[1].ram_inst/CLKBWRCLK
                         clock pessimism              0.462    -0.771                     
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[21])
                                                      0.266    -0.505    static           RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/gen_buf_artix_35t.controller_cbuffer_mem/mem_inst[1].ram_inst
  -------------------------------------------------------------------
                         required time                          0.505                     
                         arrival time                          -0.445                     
  -------------------------------------------------------------------
                         slack                                  0.060                     

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 RECON_01/MONITOR_0/RX_SIPO/delay_line_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_16MHz_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RECON_01/MONITOR_0/RX_SIPO/delay_line_reg[46]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by o_clk_16MHz_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             o_clk_16MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_16MHz_clk_wiz_0 rise@0.000ns - o_clk_16MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.148ns (37.727%)  route 0.244ns (62.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock o_clk_16MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    static         CLK_01/inst/o_clk_16MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  static         CLK_01/inst/clkout1_buf/O
                         net (fo=3842, routed)        0.561    -0.847    static         RECON_01/MONITOR_0/RX_SIPO/o_clk_16MHz
    SLICE_X38Y39         FDRE                                         r  static         RECON_01/MONITOR_0/RX_SIPO/delay_line_reg[31]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.148    -0.699 r  static         RECON_01/MONITOR_0/RX_SIPO/delay_line_reg[31]/Q
                         net (fo=2, routed)           0.244    -0.455    static         RECON_01/MONITOR_0/RX_SIPO/r_fifo_data_in[6]
    SLICE_X34Y41         SRL16E                                       r  static         RECON_01/MONITOR_0/RX_SIPO/delay_line_reg[46]_srl15/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock o_clk_16MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    static         CLK_01/inst/o_clk_16MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  static         CLK_01/inst/clkout1_buf/O
                         net (fo=3842, routed)        0.830    -1.274    static         RECON_01/MONITOR_0/RX_SIPO/o_clk_16MHz
    SLICE_X34Y41         SRL16E                                       r  static         RECON_01/MONITOR_0/RX_SIPO/delay_line_reg[46]_srl15/CLK
                         clock pessimism              0.691    -0.583                     
    SLICE_X34Y41         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062    -0.521    static           RECON_01/MONITOR_0/RX_SIPO/delay_line_reg[46]_srl15
  -------------------------------------------------------------------
                         required time                          0.521                     
                         arrival time                          -0.455                     
  -------------------------------------------------------------------
                         slack                                  0.066                     

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 RECON_01/MONITOR_0/TX_PISO/piso_out_reg/C
                            (rising edge-triggered cell FDRE clocked by o_clk_16MHz_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RECON_01/MONITOR_0/TX_PISO/pipeline_serial/D
                            (rising edge-triggered cell FDRE clocked by o_clk_16MHz_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             o_clk_16MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_16MHz_clk_wiz_0 rise@0.000ns - o_clk_16MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.360%)  route 0.269ns (65.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock o_clk_16MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    static         CLK_01/inst/o_clk_16MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  static         CLK_01/inst/clkout1_buf/O
                         net (fo=3842, routed)        0.561    -0.847    static         RECON_01/MONITOR_0/TX_PISO/o_clk_16MHz
    SLICE_X39Y53         FDRE                                         r  static         RECON_01/MONITOR_0/TX_PISO/piso_out_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  static         RECON_01/MONITOR_0/TX_PISO/piso_out_reg/Q
                         net (fo=1, routed)           0.269    -0.436    static         RECON_01/MONITOR_0/TX_PISO/D
    SLICE_X34Y42         FDRE                                         r  static         RECON_01/MONITOR_0/TX_PISO/pipeline_serial/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock o_clk_16MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    static         CLK_01/inst/o_clk_16MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  static         CLK_01/inst/clkout1_buf/O
                         net (fo=3842, routed)        0.830    -1.274    static         RECON_01/MONITOR_0/TX_PISO/o_clk_16MHz
    SLICE_X34Y42         FDRE                                         r  static         RECON_01/MONITOR_0/TX_PISO/pipeline_serial/C
                         clock pessimism              0.696    -0.578                     
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.075    -0.503    static           RECON_01/MONITOR_0/TX_PISO/pipeline_serial
  -------------------------------------------------------------------
                         required time                          0.503                     
                         arrival time                          -0.436                     
  -------------------------------------------------------------------
                         slack                                  0.066                     

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_16MHz_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_16MHz_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             o_clk_16MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_16MHz_clk_wiz_0 rise@0.000ns - o_clk_16MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.148ns (41.439%)  route 0.209ns (58.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock o_clk_16MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    static         CLK_01/inst/o_clk_16MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  static         CLK_01/inst/clkout1_buf/O
                         net (fo=3842, routed)        0.553    -0.855    static         RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X38Y28         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.148    -0.707 r  static         RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/Q
                         net (fo=4, routed)           0.209    -0.498    static         RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/D[3]
    SLICE_X35Y27         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock o_clk_16MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    static         CLK_01/inst/o_clk_16MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  static         CLK_01/inst/clkout1_buf/O
                         net (fo=3842, routed)        0.818    -1.286    static         RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/wr_clk
    SLICE_X35Y27         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[3]/C
                         clock pessimism              0.691    -0.595                     
    SLICE_X35Y27         FDRE (Hold_fdre_C_D)         0.022    -0.573    static           RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.573                     
                         arrival time                          -0.498                     
  -------------------------------------------------------------------
                         slack                                  0.075                     

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_16MHz_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_16MHz_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             o_clk_16MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_16MHz_clk_wiz_0 rise@0.000ns - o_clk_16MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.255%)  route 0.271ns (65.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock o_clk_16MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    static         CLK_01/inst/o_clk_16MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  static         CLK_01/inst/clkout1_buf/O
                         net (fo=3842, routed)        0.557    -0.851    static         RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/s_axi_aclk
    SLICE_X37Y17         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  static         RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[7]/Q
                         net (fo=2, routed)           0.271    -0.439    static         RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[0]_0[24]
    SLICE_X35Y14         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[15]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock o_clk_16MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    static         CLK_01/inst/o_clk_16MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  static         CLK_01/inst/clkout1_buf/O
                         net (fo=3842, routed)        0.826    -1.278    static         RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/s_axi_aclk
    SLICE_X35Y14         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[15]/C
                         clock pessimism              0.691    -0.587                     
    SLICE_X35Y14         FDRE (Hold_fdre_C_D)         0.070    -0.517    static           RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[15]
  -------------------------------------------------------------------
                         required time                          0.517                     
                         arrival time                          -0.439                     
  -------------------------------------------------------------------
                         slack                                  0.078                     

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/gen_holding_regs.datahold_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_16MHz_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/gen_buf_artix_35t.controller_cbuffer_mem/mem_inst[1].ram_inst/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_16MHz_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             o_clk_16MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_16MHz_clk_wiz_0 rise@0.000ns - o_clk_16MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.500%)  route 0.242ns (56.500%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock o_clk_16MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    static         CLK_01/inst/o_clk_16MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  static         CLK_01/inst/clkout1_buf/O
                         net (fo=3842, routed)        0.559    -0.849    static         RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/icap_clk
    SLICE_X55Y66         FDRE                                         r  static         RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/gen_holding_regs.datahold_reg[36]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  static         RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/gen_holding_regs.datahold_reg[36]/Q
                         net (fo=2, routed)           0.064    -0.643    static         RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/gen_buf_artix_35t.controller_cbuffer_mem/mem_inst[1].ram_inst_1[36]
    SLICE_X54Y66         LUT5 (Prop_lut5_I2_O)        0.045    -0.598 r  static         RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/gen_buf_artix_35t.controller_cbuffer_mem/mem_inst[0].ram_inst_i_73/O
                         net (fo=2, routed)           0.177    -0.421    static         RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/gen_buf_artix_35t.controller_cbuffer_mem/din[36]
    RAMB36_X2Y13         RAMB36E1                                     r  static         RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/gen_buf_artix_35t.controller_cbuffer_mem/mem_inst[1].ram_inst/DIBDI[4]
  -------------------------------------------------------------------    ----------------------------------

                         (clock o_clk_16MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    static         CLK_01/inst/o_clk_16MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  static         CLK_01/inst/clkout1_buf/O
                         net (fo=3842, routed)        0.870    -1.234    static         RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/gen_buf_artix_35t.controller_cbuffer_mem/icap_clk
    RAMB36_X2Y13         RAMB36E1                                     r  static         RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/gen_buf_artix_35t.controller_cbuffer_mem/mem_inst[1].ram_inst/CLKBWRCLK
                         clock pessimism              0.462    -0.771                     
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.266    -0.505    static           RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/gen_buf_artix_35t.controller_cbuffer_mem/mem_inst[1].ram_inst
  -------------------------------------------------------------------
                         required time                          0.505                     
                         arrival time                          -0.421                     
  -------------------------------------------------------------------
                         slack                                  0.084                     

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_16MHz_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_16MHz_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             o_clk_16MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_16MHz_clk_wiz_0 rise@0.000ns - o_clk_16MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.371%)  route 0.323ns (69.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.232ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock o_clk_16MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    static         CLK_01/inst/o_clk_16MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  static         CLK_01/inst/clkout1_buf/O
                         net (fo=3842, routed)        0.557    -0.851    static         RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/s_axi_aclk
    SLICE_X39Y17         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[31]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  static         RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[31]/Q
                         net (fo=1, routed)           0.323    -0.387    static         RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[7]
    RAMB18_X1Y6          RAMB18E1                                     r  static         RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
  -------------------------------------------------------------------    ----------------------------------

                         (clock o_clk_16MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    static         CLK_01/inst/o_clk_16MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  static         CLK_01/inst/clkout1_buf/O
                         net (fo=3842, routed)        0.871    -1.232    static         RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X1Y6          RAMB18E1                                     r  static         RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.462    -0.770                     
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[7])
                                                      0.296    -0.474    static           RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.474                     
                         arrival time                          -0.387                     
  -------------------------------------------------------------------
                         slack                                  0.088                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_16MHz_clk_wiz_0
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { CLK_01/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     ICAPE2/CLK          n/a            10.000        62.500      52.500     ICAP_X0Y1        RECON_01/ICAP_0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.361         62.500      59.139     RAMB36_X2Y13     RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/gen_buf_artix_35t.controller_cbuffer_mem/mem_inst[1].ram_inst/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.361         62.500      59.139     RAMB36_X2Y13     RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/gen_buf_artix_35t.controller_cbuffer_mem/mem_inst[1].ram_inst/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.361         62.500      59.139     RAMB36_X1Y13     RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/gen_buf_artix_35t.controller_cbuffer_mem/mem_inst[0].ram_inst/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.361         62.500      59.139     RAMB36_X1Y13     RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/gen_buf_artix_35t.controller_cbuffer_mem/mem_inst[0].ram_inst/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         62.500      59.556     RAMB18_X1Y15     RECON_01/SEM_DEVICE_0/inst/controller_dbuffer/controller_dbuffer_mem/storage/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         62.500      59.556     RAMB18_X1Y15     RECON_01/SEM_DEVICE_0/inst/controller_dbuffer/controller_dbuffer_mem/storage/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.500      59.924     RAMB36_X2Y14     RECON_01/MB_01/mb_pr_01_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         62.500      59.924     RAMB36_X2Y14     RECON_01/MB_01/mb_pr_01_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.500      59.924     RAMB36_X1Y14     RECON_01/MB_01/mb_pr_01_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X1Y0  CLK_01/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X52Y27     RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X52Y27     RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X52Y27     RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X52Y27     RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X52Y27     RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         31.250      30.000     SLICE_X52Y27     RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         31.250      30.000     SLICE_X52Y27     RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         31.250      30.000     SLICE_X42Y73     RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/memory_bit_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         31.250      30.000     SLICE_X42Y73     RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/memory_bit_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         31.250      30.000     SLICE_X42Y73     RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/memory_bit_2/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         31.250      30.000     SLICE_X42Y74     RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/memory_bit_4/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         31.250      30.000     SLICE_X42Y74     RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/memory_bit_5/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         31.250      30.000     SLICE_X42Y74     RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/memory_bit_6/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         31.250      30.000     SLICE_X42Y74     RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/memory_bit_7/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X42Y21     RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X42Y21     RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X42Y21     RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X42Y21     RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X42Y21     RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X42Y21     RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_8MHz_clk_wiz_0
  To Clock:  o_clk_8MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      122.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       62.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             122.736ns  (required time - arrival time)
  Source:                 CNTR/r_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_8MHz_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            CNTR/r_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_8MHz_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             o_clk_8MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (o_clk_8MHz_clk_wiz_0 rise@125.000ns - o_clk_8MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 1.692ns (77.451%)  route 0.493ns (22.549%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.876ns = ( 122.124 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock o_clk_8MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -5.728 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -4.066    static         CLK_01/inst/o_clk_8MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  static         CLK_01/inst/clkout2_buf/O
                         net (fo=17, routed)          1.627    -2.343    boundary       CNTR/i_clk
    SLICE_X3Y18          FDCE                                         r  reconfigurable CNTR/r_count_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456    -1.887 r  reconfigurable CNTR/r_count_reg[1]/Q
                         net (fo=2, routed)           0.493    -1.394    reconfigurable CNTR/o_count[1]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.720 r  reconfigurable CNTR/r_count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.720    reconfigurable CNTR/r_count_reg[3]_i_1_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.606 r  reconfigurable CNTR/r_count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.606    reconfigurable CNTR/r_count_reg[7]_i_1_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.492 r  reconfigurable CNTR/r_count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.492    reconfigurable CNTR/r_count_reg[11]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.158 r  reconfigurable CNTR/r_count_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.158    reconfigurable CNTR/r_count_reg[15]_i_1_n_6
    SLICE_X3Y21          FDCE                                         r  reconfigurable CNTR/r_count_reg[13]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock o_clk_8MHz_clk_wiz_0 rise edge)
                                                    125.000   125.000 r                 
    W5                   IBUF                         0.000   125.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   126.162    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   118.944 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   120.526    static         CLK_01/inst/o_clk_8MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.617 r  static         CLK_01/inst/clkout2_buf/O
                         net (fo=17, routed)          1.507   122.124    boundary       CNTR/i_clk
    SLICE_X3Y21          FDCE                                         r  reconfigurable CNTR/r_count_reg[13]/C
                         clock pessimism              0.507   122.631                     
                         clock uncertainty           -0.115   122.516                     
    SLICE_X3Y21          FDCE (Setup_fdce_C_D)        0.062   122.578    reconfigurable   CNTR/r_count_reg[13]
  -------------------------------------------------------------------
                         required time                        122.578                     
                         arrival time                           0.158                     
  -------------------------------------------------------------------
                         slack                                122.736                     

Slack (MET) :             122.757ns  (required time - arrival time)
  Source:                 CNTR/r_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_8MHz_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            CNTR/r_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_8MHz_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             o_clk_8MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (o_clk_8MHz_clk_wiz_0 rise@125.000ns - o_clk_8MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 1.671ns (77.232%)  route 0.493ns (22.768%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.876ns = ( 122.124 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock o_clk_8MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -5.728 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -4.066    static         CLK_01/inst/o_clk_8MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  static         CLK_01/inst/clkout2_buf/O
                         net (fo=17, routed)          1.627    -2.343    boundary       CNTR/i_clk
    SLICE_X3Y18          FDCE                                         r  reconfigurable CNTR/r_count_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456    -1.887 r  reconfigurable CNTR/r_count_reg[1]/Q
                         net (fo=2, routed)           0.493    -1.394    reconfigurable CNTR/o_count[1]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.720 r  reconfigurable CNTR/r_count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.720    reconfigurable CNTR/r_count_reg[3]_i_1_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.606 r  reconfigurable CNTR/r_count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.606    reconfigurable CNTR/r_count_reg[7]_i_1_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.492 r  reconfigurable CNTR/r_count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.492    reconfigurable CNTR/r_count_reg[11]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.179 r  reconfigurable CNTR/r_count_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.179    reconfigurable CNTR/r_count_reg[15]_i_1_n_4
    SLICE_X3Y21          FDCE                                         r  reconfigurable CNTR/r_count_reg[15]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock o_clk_8MHz_clk_wiz_0 rise edge)
                                                    125.000   125.000 r                 
    W5                   IBUF                         0.000   125.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   126.162    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   118.944 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   120.526    static         CLK_01/inst/o_clk_8MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.617 r  static         CLK_01/inst/clkout2_buf/O
                         net (fo=17, routed)          1.507   122.124    boundary       CNTR/i_clk
    SLICE_X3Y21          FDCE                                         r  reconfigurable CNTR/r_count_reg[15]/C
                         clock pessimism              0.507   122.631                     
                         clock uncertainty           -0.115   122.516                     
    SLICE_X3Y21          FDCE (Setup_fdce_C_D)        0.062   122.578    reconfigurable   CNTR/r_count_reg[15]
  -------------------------------------------------------------------
                         required time                        122.578                     
                         arrival time                           0.179                     
  -------------------------------------------------------------------
                         slack                                122.757                     

Slack (MET) :             122.831ns  (required time - arrival time)
  Source:                 CNTR/r_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_8MHz_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            CNTR/r_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_8MHz_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             o_clk_8MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (o_clk_8MHz_clk_wiz_0 rise@125.000ns - o_clk_8MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 1.597ns (76.425%)  route 0.493ns (23.575%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.876ns = ( 122.124 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock o_clk_8MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -5.728 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -4.066    static         CLK_01/inst/o_clk_8MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  static         CLK_01/inst/clkout2_buf/O
                         net (fo=17, routed)          1.627    -2.343    boundary       CNTR/i_clk
    SLICE_X3Y18          FDCE                                         r  reconfigurable CNTR/r_count_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456    -1.887 r  reconfigurable CNTR/r_count_reg[1]/Q
                         net (fo=2, routed)           0.493    -1.394    reconfigurable CNTR/o_count[1]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.720 r  reconfigurable CNTR/r_count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.720    reconfigurable CNTR/r_count_reg[3]_i_1_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.606 r  reconfigurable CNTR/r_count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.606    reconfigurable CNTR/r_count_reg[7]_i_1_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.492 r  reconfigurable CNTR/r_count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.492    reconfigurable CNTR/r_count_reg[11]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.253 r  reconfigurable CNTR/r_count_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.253    reconfigurable CNTR/r_count_reg[15]_i_1_n_5
    SLICE_X3Y21          FDCE                                         r  reconfigurable CNTR/r_count_reg[14]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock o_clk_8MHz_clk_wiz_0 rise edge)
                                                    125.000   125.000 r                 
    W5                   IBUF                         0.000   125.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   126.162    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   118.944 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   120.526    static         CLK_01/inst/o_clk_8MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.617 r  static         CLK_01/inst/clkout2_buf/O
                         net (fo=17, routed)          1.507   122.124    boundary       CNTR/i_clk
    SLICE_X3Y21          FDCE                                         r  reconfigurable CNTR/r_count_reg[14]/C
                         clock pessimism              0.507   122.631                     
                         clock uncertainty           -0.115   122.516                     
    SLICE_X3Y21          FDCE (Setup_fdce_C_D)        0.062   122.578    reconfigurable   CNTR/r_count_reg[14]
  -------------------------------------------------------------------
                         required time                        122.578                     
                         arrival time                           0.253                     
  -------------------------------------------------------------------
                         slack                                122.831                     

Slack (MET) :             122.847ns  (required time - arrival time)
  Source:                 CNTR/r_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_8MHz_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            CNTR/r_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_8MHz_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             o_clk_8MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (o_clk_8MHz_clk_wiz_0 rise@125.000ns - o_clk_8MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 1.581ns (76.243%)  route 0.493ns (23.757%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.876ns = ( 122.124 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock o_clk_8MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -5.728 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -4.066    static         CLK_01/inst/o_clk_8MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  static         CLK_01/inst/clkout2_buf/O
                         net (fo=17, routed)          1.627    -2.343    boundary       CNTR/i_clk
    SLICE_X3Y18          FDCE                                         r  reconfigurable CNTR/r_count_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456    -1.887 r  reconfigurable CNTR/r_count_reg[1]/Q
                         net (fo=2, routed)           0.493    -1.394    reconfigurable CNTR/o_count[1]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.720 r  reconfigurable CNTR/r_count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.720    reconfigurable CNTR/r_count_reg[3]_i_1_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.606 r  reconfigurable CNTR/r_count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.606    reconfigurable CNTR/r_count_reg[7]_i_1_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.492 r  reconfigurable CNTR/r_count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.492    reconfigurable CNTR/r_count_reg[11]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    -0.269 r  reconfigurable CNTR/r_count_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.269    reconfigurable CNTR/r_count_reg[15]_i_1_n_7
    SLICE_X3Y21          FDCE                                         r  reconfigurable CNTR/r_count_reg[12]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock o_clk_8MHz_clk_wiz_0 rise edge)
                                                    125.000   125.000 r                 
    W5                   IBUF                         0.000   125.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   126.162    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   118.944 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   120.526    static         CLK_01/inst/o_clk_8MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.617 r  static         CLK_01/inst/clkout2_buf/O
                         net (fo=17, routed)          1.507   122.124    boundary       CNTR/i_clk
    SLICE_X3Y21          FDCE                                         r  reconfigurable CNTR/r_count_reg[12]/C
                         clock pessimism              0.507   122.631                     
                         clock uncertainty           -0.115   122.516                     
    SLICE_X3Y21          FDCE (Setup_fdce_C_D)        0.062   122.578    reconfigurable   CNTR/r_count_reg[12]
  -------------------------------------------------------------------
                         required time                        122.578                     
                         arrival time                           0.269                     
  -------------------------------------------------------------------
                         slack                                122.847                     

Slack (MET) :             122.851ns  (required time - arrival time)
  Source:                 CNTR/r_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_8MHz_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            CNTR/r_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_8MHz_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             o_clk_8MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (o_clk_8MHz_clk_wiz_0 rise@125.000ns - o_clk_8MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 1.578ns (76.209%)  route 0.493ns (23.791%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.875ns = ( 122.125 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock o_clk_8MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -5.728 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -4.066    static         CLK_01/inst/o_clk_8MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  static         CLK_01/inst/clkout2_buf/O
                         net (fo=17, routed)          1.627    -2.343    boundary       CNTR/i_clk
    SLICE_X3Y18          FDCE                                         r  reconfigurable CNTR/r_count_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456    -1.887 r  reconfigurable CNTR/r_count_reg[1]/Q
                         net (fo=2, routed)           0.493    -1.394    reconfigurable CNTR/o_count[1]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.720 r  reconfigurable CNTR/r_count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.720    reconfigurable CNTR/r_count_reg[3]_i_1_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.606 r  reconfigurable CNTR/r_count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.606    reconfigurable CNTR/r_count_reg[7]_i_1_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.272 r  reconfigurable CNTR/r_count_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.272    reconfigurable CNTR/r_count_reg[11]_i_1_n_6
    SLICE_X3Y20          FDCE                                         r  reconfigurable CNTR/r_count_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock o_clk_8MHz_clk_wiz_0 rise edge)
                                                    125.000   125.000 r                 
    W5                   IBUF                         0.000   125.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   126.162    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   118.944 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   120.526    static         CLK_01/inst/o_clk_8MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.617 r  static         CLK_01/inst/clkout2_buf/O
                         net (fo=17, routed)          1.508   122.125    boundary       CNTR/i_clk
    SLICE_X3Y20          FDCE                                         r  reconfigurable CNTR/r_count_reg[9]/C
                         clock pessimism              0.507   122.632                     
                         clock uncertainty           -0.115   122.517                     
    SLICE_X3Y20          FDCE (Setup_fdce_C_D)        0.062   122.579    reconfigurable   CNTR/r_count_reg[9]
  -------------------------------------------------------------------
                         required time                        122.579                     
                         arrival time                           0.272                     
  -------------------------------------------------------------------
                         slack                                122.851                     

Slack (MET) :             122.872ns  (required time - arrival time)
  Source:                 CNTR/r_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_8MHz_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            CNTR/r_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_8MHz_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             o_clk_8MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (o_clk_8MHz_clk_wiz_0 rise@125.000ns - o_clk_8MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 1.557ns (75.965%)  route 0.493ns (24.035%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.875ns = ( 122.125 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock o_clk_8MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -5.728 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -4.066    static         CLK_01/inst/o_clk_8MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  static         CLK_01/inst/clkout2_buf/O
                         net (fo=17, routed)          1.627    -2.343    boundary       CNTR/i_clk
    SLICE_X3Y18          FDCE                                         r  reconfigurable CNTR/r_count_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456    -1.887 r  reconfigurable CNTR/r_count_reg[1]/Q
                         net (fo=2, routed)           0.493    -1.394    reconfigurable CNTR/o_count[1]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.720 r  reconfigurable CNTR/r_count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.720    reconfigurable CNTR/r_count_reg[3]_i_1_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.606 r  reconfigurable CNTR/r_count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.606    reconfigurable CNTR/r_count_reg[7]_i_1_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.293 r  reconfigurable CNTR/r_count_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.293    reconfigurable CNTR/r_count_reg[11]_i_1_n_4
    SLICE_X3Y20          FDCE                                         r  reconfigurable CNTR/r_count_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock o_clk_8MHz_clk_wiz_0 rise edge)
                                                    125.000   125.000 r                 
    W5                   IBUF                         0.000   125.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   126.162    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   118.944 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   120.526    static         CLK_01/inst/o_clk_8MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.617 r  static         CLK_01/inst/clkout2_buf/O
                         net (fo=17, routed)          1.508   122.125    boundary       CNTR/i_clk
    SLICE_X3Y20          FDCE                                         r  reconfigurable CNTR/r_count_reg[11]/C
                         clock pessimism              0.507   122.632                     
                         clock uncertainty           -0.115   122.517                     
    SLICE_X3Y20          FDCE (Setup_fdce_C_D)        0.062   122.579    reconfigurable   CNTR/r_count_reg[11]
  -------------------------------------------------------------------
                         required time                        122.579                     
                         arrival time                           0.293                     
  -------------------------------------------------------------------
                         slack                                122.872                     

Slack (MET) :             122.946ns  (required time - arrival time)
  Source:                 CNTR/r_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_8MHz_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            CNTR/r_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_8MHz_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             o_clk_8MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (o_clk_8MHz_clk_wiz_0 rise@125.000ns - o_clk_8MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 1.483ns (75.065%)  route 0.493ns (24.935%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.875ns = ( 122.125 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock o_clk_8MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -5.728 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -4.066    static         CLK_01/inst/o_clk_8MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  static         CLK_01/inst/clkout2_buf/O
                         net (fo=17, routed)          1.627    -2.343    boundary       CNTR/i_clk
    SLICE_X3Y18          FDCE                                         r  reconfigurable CNTR/r_count_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456    -1.887 r  reconfigurable CNTR/r_count_reg[1]/Q
                         net (fo=2, routed)           0.493    -1.394    reconfigurable CNTR/o_count[1]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.720 r  reconfigurable CNTR/r_count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.720    reconfigurable CNTR/r_count_reg[3]_i_1_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.606 r  reconfigurable CNTR/r_count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.606    reconfigurable CNTR/r_count_reg[7]_i_1_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.367 r  reconfigurable CNTR/r_count_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.367    reconfigurable CNTR/r_count_reg[11]_i_1_n_5
    SLICE_X3Y20          FDCE                                         r  reconfigurable CNTR/r_count_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock o_clk_8MHz_clk_wiz_0 rise edge)
                                                    125.000   125.000 r                 
    W5                   IBUF                         0.000   125.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   126.162    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   118.944 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   120.526    static         CLK_01/inst/o_clk_8MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.617 r  static         CLK_01/inst/clkout2_buf/O
                         net (fo=17, routed)          1.508   122.125    boundary       CNTR/i_clk
    SLICE_X3Y20          FDCE                                         r  reconfigurable CNTR/r_count_reg[10]/C
                         clock pessimism              0.507   122.632                     
                         clock uncertainty           -0.115   122.517                     
    SLICE_X3Y20          FDCE (Setup_fdce_C_D)        0.062   122.579    reconfigurable   CNTR/r_count_reg[10]
  -------------------------------------------------------------------
                         required time                        122.579                     
                         arrival time                           0.367                     
  -------------------------------------------------------------------
                         slack                                122.946                     

Slack (MET) :             122.962ns  (required time - arrival time)
  Source:                 CNTR/r_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_8MHz_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            CNTR/r_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_8MHz_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             o_clk_8MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (o_clk_8MHz_clk_wiz_0 rise@125.000ns - o_clk_8MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 1.467ns (74.861%)  route 0.493ns (25.139%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.875ns = ( 122.125 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock o_clk_8MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -5.728 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -4.066    static         CLK_01/inst/o_clk_8MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  static         CLK_01/inst/clkout2_buf/O
                         net (fo=17, routed)          1.627    -2.343    boundary       CNTR/i_clk
    SLICE_X3Y18          FDCE                                         r  reconfigurable CNTR/r_count_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456    -1.887 r  reconfigurable CNTR/r_count_reg[1]/Q
                         net (fo=2, routed)           0.493    -1.394    reconfigurable CNTR/o_count[1]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.720 r  reconfigurable CNTR/r_count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.720    reconfigurable CNTR/r_count_reg[3]_i_1_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.606 r  reconfigurable CNTR/r_count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.606    reconfigurable CNTR/r_count_reg[7]_i_1_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    -0.383 r  reconfigurable CNTR/r_count_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.383    reconfigurable CNTR/r_count_reg[11]_i_1_n_7
    SLICE_X3Y20          FDCE                                         r  reconfigurable CNTR/r_count_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock o_clk_8MHz_clk_wiz_0 rise edge)
                                                    125.000   125.000 r                 
    W5                   IBUF                         0.000   125.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   126.162    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   118.944 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   120.526    static         CLK_01/inst/o_clk_8MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.617 r  static         CLK_01/inst/clkout2_buf/O
                         net (fo=17, routed)          1.508   122.125    boundary       CNTR/i_clk
    SLICE_X3Y20          FDCE                                         r  reconfigurable CNTR/r_count_reg[8]/C
                         clock pessimism              0.507   122.632                     
                         clock uncertainty           -0.115   122.517                     
    SLICE_X3Y20          FDCE (Setup_fdce_C_D)        0.062   122.579    reconfigurable   CNTR/r_count_reg[8]
  -------------------------------------------------------------------
                         required time                        122.579                     
                         arrival time                           0.383                     
  -------------------------------------------------------------------
                         slack                                122.962                     

Slack (MET) :             122.965ns  (required time - arrival time)
  Source:                 CNTR/r_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_8MHz_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            CNTR/r_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_8MHz_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             o_clk_8MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (o_clk_8MHz_clk_wiz_0 rise@125.000ns - o_clk_8MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 1.464ns (74.823%)  route 0.493ns (25.177%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.875ns = ( 122.125 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock o_clk_8MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -5.728 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -4.066    static         CLK_01/inst/o_clk_8MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  static         CLK_01/inst/clkout2_buf/O
                         net (fo=17, routed)          1.627    -2.343    boundary       CNTR/i_clk
    SLICE_X3Y18          FDCE                                         r  reconfigurable CNTR/r_count_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456    -1.887 r  reconfigurable CNTR/r_count_reg[1]/Q
                         net (fo=2, routed)           0.493    -1.394    reconfigurable CNTR/o_count[1]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.720 r  reconfigurable CNTR/r_count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.720    reconfigurable CNTR/r_count_reg[3]_i_1_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.386 r  reconfigurable CNTR/r_count_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.386    reconfigurable CNTR/r_count_reg[7]_i_1_n_6
    SLICE_X3Y19          FDCE                                         r  reconfigurable CNTR/r_count_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock o_clk_8MHz_clk_wiz_0 rise edge)
                                                    125.000   125.000 r                 
    W5                   IBUF                         0.000   125.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   126.162    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   118.944 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   120.526    static         CLK_01/inst/o_clk_8MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.617 r  static         CLK_01/inst/clkout2_buf/O
                         net (fo=17, routed)          1.508   122.125    boundary       CNTR/i_clk
    SLICE_X3Y19          FDCE                                         r  reconfigurable CNTR/r_count_reg[5]/C
                         clock pessimism              0.507   122.632                     
                         clock uncertainty           -0.115   122.517                     
    SLICE_X3Y19          FDCE (Setup_fdce_C_D)        0.062   122.579    reconfigurable   CNTR/r_count_reg[5]
  -------------------------------------------------------------------
                         required time                        122.579                     
                         arrival time                           0.386                     
  -------------------------------------------------------------------
                         slack                                122.965                     

Slack (MET) :             122.986ns  (required time - arrival time)
  Source:                 CNTR/r_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_8MHz_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            CNTR/r_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_8MHz_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             o_clk_8MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (o_clk_8MHz_clk_wiz_0 rise@125.000ns - o_clk_8MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 1.443ns (74.550%)  route 0.493ns (25.450%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.875ns = ( 122.125 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock o_clk_8MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -5.728 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -4.066    static         CLK_01/inst/o_clk_8MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  static         CLK_01/inst/clkout2_buf/O
                         net (fo=17, routed)          1.627    -2.343    boundary       CNTR/i_clk
    SLICE_X3Y18          FDCE                                         r  reconfigurable CNTR/r_count_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456    -1.887 r  reconfigurable CNTR/r_count_reg[1]/Q
                         net (fo=2, routed)           0.493    -1.394    reconfigurable CNTR/o_count[1]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.720 r  reconfigurable CNTR/r_count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.720    reconfigurable CNTR/r_count_reg[3]_i_1_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.407 r  reconfigurable CNTR/r_count_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.407    reconfigurable CNTR/r_count_reg[7]_i_1_n_4
    SLICE_X3Y19          FDCE                                         r  reconfigurable CNTR/r_count_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock o_clk_8MHz_clk_wiz_0 rise edge)
                                                    125.000   125.000 r                 
    W5                   IBUF                         0.000   125.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   126.162    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   118.944 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   120.526    static         CLK_01/inst/o_clk_8MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.617 r  static         CLK_01/inst/clkout2_buf/O
                         net (fo=17, routed)          1.508   122.125    boundary       CNTR/i_clk
    SLICE_X3Y19          FDCE                                         r  reconfigurable CNTR/r_count_reg[7]/C
                         clock pessimism              0.507   122.632                     
                         clock uncertainty           -0.115   122.517                     
    SLICE_X3Y19          FDCE (Setup_fdce_C_D)        0.062   122.579    reconfigurable   CNTR/r_count_reg[7]
  -------------------------------------------------------------------
                         required time                        122.579                     
                         arrival time                           0.407                     
  -------------------------------------------------------------------
                         slack                                122.986                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CNTR/r_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_8MHz_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            CNTR/r_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_8MHz_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             o_clk_8MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_8MHz_clk_wiz_0 rise@0.000ns - o_clk_8MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock o_clk_8MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    static         CLK_01/inst/o_clk_8MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  static         CLK_01/inst/clkout2_buf/O
                         net (fo=17, routed)          0.588    -0.820    boundary       CNTR/i_clk
    SLICE_X3Y18          FDCE                                         r  reconfigurable CNTR/r_count_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.141    -0.679 r  reconfigurable CNTR/r_count_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.558    reconfigurable CNTR/o_count[3]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.450 r  reconfigurable CNTR/r_count_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.450    reconfigurable CNTR/r_count_reg[3]_i_1_n_4
    SLICE_X3Y18          FDCE                                         r  reconfigurable CNTR/r_count_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock o_clk_8MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    static         CLK_01/inst/o_clk_8MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  static         CLK_01/inst/clkout2_buf/O
                         net (fo=17, routed)          0.857    -1.247    boundary       CNTR/i_clk
    SLICE_X3Y18          FDCE                                         r  reconfigurable CNTR/r_count_reg[3]/C
                         clock pessimism              0.427    -0.820                     
    SLICE_X3Y18          FDCE (Hold_fdce_C_D)         0.105    -0.715    reconfigurable   CNTR/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.715                     
                         arrival time                          -0.450                     
  -------------------------------------------------------------------
                         slack                                  0.264                     

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CNTR/r_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_8MHz_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            CNTR/r_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_8MHz_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             o_clk_8MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_8MHz_clk_wiz_0 rise@0.000ns - o_clk_8MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock o_clk_8MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    static         CLK_01/inst/o_clk_8MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  static         CLK_01/inst/clkout2_buf/O
                         net (fo=17, routed)          0.586    -0.822    boundary       CNTR/i_clk
    SLICE_X3Y20          FDCE                                         r  reconfigurable CNTR/r_count_reg[11]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.681 r  reconfigurable CNTR/r_count_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.560    reconfigurable CNTR/o_count[11]
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.452 r  reconfigurable CNTR/r_count_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.452    reconfigurable CNTR/r_count_reg[11]_i_1_n_4
    SLICE_X3Y20          FDCE                                         r  reconfigurable CNTR/r_count_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock o_clk_8MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    static         CLK_01/inst/o_clk_8MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  static         CLK_01/inst/clkout2_buf/O
                         net (fo=17, routed)          0.855    -1.249    boundary       CNTR/i_clk
    SLICE_X3Y20          FDCE                                         r  reconfigurable CNTR/r_count_reg[11]/C
                         clock pessimism              0.427    -0.822                     
    SLICE_X3Y20          FDCE (Hold_fdce_C_D)         0.105    -0.717    reconfigurable   CNTR/r_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.717                     
                         arrival time                          -0.452                     
  -------------------------------------------------------------------
                         slack                                  0.264                     

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CNTR/r_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_8MHz_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            CNTR/r_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_8MHz_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             o_clk_8MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_8MHz_clk_wiz_0 rise@0.000ns - o_clk_8MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock o_clk_8MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    static         CLK_01/inst/o_clk_8MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  static         CLK_01/inst/clkout2_buf/O
                         net (fo=17, routed)          0.585    -0.823    boundary       CNTR/i_clk
    SLICE_X3Y21          FDCE                                         r  reconfigurable CNTR/r_count_reg[15]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141    -0.682 r  reconfigurable CNTR/r_count_reg[15]/Q
                         net (fo=2, routed)           0.120    -0.561    reconfigurable CNTR/o_count[15]
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.453 r  reconfigurable CNTR/r_count_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.453    reconfigurable CNTR/r_count_reg[15]_i_1_n_4
    SLICE_X3Y21          FDCE                                         r  reconfigurable CNTR/r_count_reg[15]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock o_clk_8MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    static         CLK_01/inst/o_clk_8MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  static         CLK_01/inst/clkout2_buf/O
                         net (fo=17, routed)          0.854    -1.250    boundary       CNTR/i_clk
    SLICE_X3Y21          FDCE                                         r  reconfigurable CNTR/r_count_reg[15]/C
                         clock pessimism              0.427    -0.823                     
    SLICE_X3Y21          FDCE (Hold_fdce_C_D)         0.105    -0.718    reconfigurable   CNTR/r_count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.718                     
                         arrival time                          -0.453                     
  -------------------------------------------------------------------
                         slack                                  0.264                     

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CNTR/r_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_8MHz_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            CNTR/r_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_8MHz_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             o_clk_8MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_8MHz_clk_wiz_0 rise@0.000ns - o_clk_8MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock o_clk_8MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    static         CLK_01/inst/o_clk_8MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  static         CLK_01/inst/clkout2_buf/O
                         net (fo=17, routed)          0.587    -0.821    boundary       CNTR/i_clk
    SLICE_X3Y19          FDCE                                         r  reconfigurable CNTR/r_count_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.680 r  reconfigurable CNTR/r_count_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.559    reconfigurable CNTR/o_count[7]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.451 r  reconfigurable CNTR/r_count_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.451    reconfigurable CNTR/r_count_reg[7]_i_1_n_4
    SLICE_X3Y19          FDCE                                         r  reconfigurable CNTR/r_count_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock o_clk_8MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    static         CLK_01/inst/o_clk_8MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  static         CLK_01/inst/clkout2_buf/O
                         net (fo=17, routed)          0.856    -1.248    boundary       CNTR/i_clk
    SLICE_X3Y19          FDCE                                         r  reconfigurable CNTR/r_count_reg[7]/C
                         clock pessimism              0.427    -0.821                     
    SLICE_X3Y19          FDCE (Hold_fdce_C_D)         0.105    -0.716    reconfigurable   CNTR/r_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.716                     
                         arrival time                          -0.451                     
  -------------------------------------------------------------------
                         slack                                  0.264                     

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 CNTR/r_count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_8MHz_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            CNTR/r_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_8MHz_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             o_clk_8MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_8MHz_clk_wiz_0 rise@0.000ns - o_clk_8MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock o_clk_8MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    static         CLK_01/inst/o_clk_8MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  static         CLK_01/inst/clkout2_buf/O
                         net (fo=17, routed)          0.585    -0.823    boundary       CNTR/i_clk
    SLICE_X3Y21          FDCE                                         r  reconfigurable CNTR/r_count_reg[12]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141    -0.682 r  reconfigurable CNTR/r_count_reg[12]/Q
                         net (fo=2, routed)           0.115    -0.567    reconfigurable CNTR/o_count[12]
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.452 r  reconfigurable CNTR/r_count_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.452    reconfigurable CNTR/r_count_reg[15]_i_1_n_7
    SLICE_X3Y21          FDCE                                         r  reconfigurable CNTR/r_count_reg[12]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock o_clk_8MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    static         CLK_01/inst/o_clk_8MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  static         CLK_01/inst/clkout2_buf/O
                         net (fo=17, routed)          0.854    -1.250    boundary       CNTR/i_clk
    SLICE_X3Y21          FDCE                                         r  reconfigurable CNTR/r_count_reg[12]/C
                         clock pessimism              0.427    -0.823                     
    SLICE_X3Y21          FDCE (Hold_fdce_C_D)         0.105    -0.718    reconfigurable   CNTR/r_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.718                     
                         arrival time                          -0.452                     
  -------------------------------------------------------------------
                         slack                                  0.266                     

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 CNTR/r_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_8MHz_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            CNTR/r_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_8MHz_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             o_clk_8MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_8MHz_clk_wiz_0 rise@0.000ns - o_clk_8MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock o_clk_8MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    static         CLK_01/inst/o_clk_8MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  static         CLK_01/inst/clkout2_buf/O
                         net (fo=17, routed)          0.586    -0.822    boundary       CNTR/i_clk
    SLICE_X3Y20          FDCE                                         r  reconfigurable CNTR/r_count_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.681 r  reconfigurable CNTR/r_count_reg[8]/Q
                         net (fo=2, routed)           0.115    -0.566    reconfigurable CNTR/o_count[8]
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.451 r  reconfigurable CNTR/r_count_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.451    reconfigurable CNTR/r_count_reg[11]_i_1_n_7
    SLICE_X3Y20          FDCE                                         r  reconfigurable CNTR/r_count_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock o_clk_8MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    static         CLK_01/inst/o_clk_8MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  static         CLK_01/inst/clkout2_buf/O
                         net (fo=17, routed)          0.855    -1.249    boundary       CNTR/i_clk
    SLICE_X3Y20          FDCE                                         r  reconfigurable CNTR/r_count_reg[8]/C
                         clock pessimism              0.427    -0.822                     
    SLICE_X3Y20          FDCE (Hold_fdce_C_D)         0.105    -0.717    reconfigurable   CNTR/r_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.717                     
                         arrival time                          -0.451                     
  -------------------------------------------------------------------
                         slack                                  0.266                     

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 CNTR/r_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_8MHz_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            CNTR/r_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_8MHz_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             o_clk_8MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_8MHz_clk_wiz_0 rise@0.000ns - o_clk_8MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock o_clk_8MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    static         CLK_01/inst/o_clk_8MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  static         CLK_01/inst/clkout2_buf/O
                         net (fo=17, routed)          0.587    -0.821    boundary       CNTR/i_clk
    SLICE_X3Y19          FDCE                                         r  reconfigurable CNTR/r_count_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.680 r  reconfigurable CNTR/r_count_reg[4]/Q
                         net (fo=2, routed)           0.115    -0.565    reconfigurable CNTR/o_count[4]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.450 r  reconfigurable CNTR/r_count_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.450    reconfigurable CNTR/r_count_reg[7]_i_1_n_7
    SLICE_X3Y19          FDCE                                         r  reconfigurable CNTR/r_count_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock o_clk_8MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    static         CLK_01/inst/o_clk_8MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  static         CLK_01/inst/clkout2_buf/O
                         net (fo=17, routed)          0.856    -1.248    boundary       CNTR/i_clk
    SLICE_X3Y19          FDCE                                         r  reconfigurable CNTR/r_count_reg[4]/C
                         clock pessimism              0.427    -0.821                     
    SLICE_X3Y19          FDCE (Hold_fdce_C_D)         0.105    -0.716    reconfigurable   CNTR/r_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.716                     
                         arrival time                          -0.450                     
  -------------------------------------------------------------------
                         slack                                  0.266                     

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 CNTR/r_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_8MHz_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            CNTR/r_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_8MHz_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             o_clk_8MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_8MHz_clk_wiz_0 rise@0.000ns - o_clk_8MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock o_clk_8MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    static         CLK_01/inst/o_clk_8MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  static         CLK_01/inst/clkout2_buf/O
                         net (fo=17, routed)          0.585    -0.823    boundary       CNTR/i_clk
    SLICE_X3Y21          FDCE                                         r  reconfigurable CNTR/r_count_reg[14]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141    -0.682 r  reconfigurable CNTR/r_count_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.560    reconfigurable CNTR/o_count[14]
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.449 r  reconfigurable CNTR/r_count_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.449    reconfigurable CNTR/r_count_reg[15]_i_1_n_5
    SLICE_X3Y21          FDCE                                         r  reconfigurable CNTR/r_count_reg[14]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock o_clk_8MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    static         CLK_01/inst/o_clk_8MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  static         CLK_01/inst/clkout2_buf/O
                         net (fo=17, routed)          0.854    -1.250    boundary       CNTR/i_clk
    SLICE_X3Y21          FDCE                                         r  reconfigurable CNTR/r_count_reg[14]/C
                         clock pessimism              0.427    -0.823                     
    SLICE_X3Y21          FDCE (Hold_fdce_C_D)         0.105    -0.718    reconfigurable   CNTR/r_count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.718                     
                         arrival time                          -0.449                     
  -------------------------------------------------------------------
                         slack                                  0.269                     

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 CNTR/r_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_8MHz_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            CNTR/r_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_8MHz_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             o_clk_8MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_8MHz_clk_wiz_0 rise@0.000ns - o_clk_8MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock o_clk_8MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    static         CLK_01/inst/o_clk_8MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  static         CLK_01/inst/clkout2_buf/O
                         net (fo=17, routed)          0.587    -0.821    boundary       CNTR/i_clk
    SLICE_X3Y19          FDCE                                         r  reconfigurable CNTR/r_count_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.680 r  reconfigurable CNTR/r_count_reg[6]/Q
                         net (fo=2, routed)           0.122    -0.558    reconfigurable CNTR/o_count[6]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.447 r  reconfigurable CNTR/r_count_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.447    reconfigurable CNTR/r_count_reg[7]_i_1_n_5
    SLICE_X3Y19          FDCE                                         r  reconfigurable CNTR/r_count_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock o_clk_8MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    static         CLK_01/inst/o_clk_8MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  static         CLK_01/inst/clkout2_buf/O
                         net (fo=17, routed)          0.856    -1.248    boundary       CNTR/i_clk
    SLICE_X3Y19          FDCE                                         r  reconfigurable CNTR/r_count_reg[6]/C
                         clock pessimism              0.427    -0.821                     
    SLICE_X3Y19          FDCE (Hold_fdce_C_D)         0.105    -0.716    reconfigurable   CNTR/r_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.716                     
                         arrival time                          -0.447                     
  -------------------------------------------------------------------
                         slack                                  0.269                     

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 CNTR/r_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_8MHz_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            CNTR/r_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_8MHz_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             o_clk_8MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_8MHz_clk_wiz_0 rise@0.000ns - o_clk_8MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.252ns (67.067%)  route 0.124ns (32.933%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock o_clk_8MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    static         CLK_01/inst/o_clk_8MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  static         CLK_01/inst/clkout2_buf/O
                         net (fo=17, routed)          0.588    -0.820    boundary       CNTR/i_clk
    SLICE_X3Y18          FDCE                                         r  reconfigurable CNTR/r_count_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.141    -0.679 r  reconfigurable CNTR/r_count_reg[2]/Q
                         net (fo=2, routed)           0.124    -0.555    reconfigurable CNTR/o_count[2]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.444 r  reconfigurable CNTR/r_count_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.444    reconfigurable CNTR/r_count_reg[3]_i_1_n_5
    SLICE_X3Y18          FDCE                                         r  reconfigurable CNTR/r_count_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock o_clk_8MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                 
    W5                   IBUF                         0.000     0.000 r  static         i_clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    static         CLK_01/inst/i_clk_100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  static         CLK_01/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    static         CLK_01/inst/o_clk_8MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  static         CLK_01/inst/clkout2_buf/O
                         net (fo=17, routed)          0.857    -1.247    boundary       CNTR/i_clk
    SLICE_X3Y18          FDCE                                         r  reconfigurable CNTR/r_count_reg[2]/C
                         clock pessimism              0.427    -0.820                     
    SLICE_X3Y18          FDCE (Hold_fdce_C_D)         0.105    -0.715    reconfigurable   CNTR/r_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.715                     
                         arrival time                          -0.444                     
  -------------------------------------------------------------------
                         slack                                  0.271                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_8MHz_clk_wiz_0
Waveform(ns):       { 0.000 62.500 }
Period(ns):         125.000
Sources:            { CLK_01/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         125.000     122.845    BUFGCTRL_X0Y3    CLK_01/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         125.000     123.751    MMCME2_ADV_X1Y0  CLK_01/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X3Y18      CNTR/r_count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X3Y20      CNTR/r_count_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X3Y20      CNTR/r_count_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X3Y21      CNTR/r_count_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X3Y21      CNTR/r_count_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X3Y21      CNTR/r_count_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X3Y21      CNTR/r_count_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X3Y18      CNTR/r_count_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       125.000     88.360     MMCME2_ADV_X1Y0  CLK_01/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X3Y18      CNTR/r_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X3Y21      CNTR/r_count_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X3Y21      CNTR/r_count_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X3Y21      CNTR/r_count_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X3Y21      CNTR/r_count_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X3Y18      CNTR/r_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X3Y18      CNTR/r_count_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X3Y18      CNTR/r_count_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X3Y19      CNTR/r_count_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X3Y19      CNTR/r_count_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X3Y20      CNTR/r_count_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X3Y20      CNTR/r_count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X3Y20      CNTR/r_count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X3Y20      CNTR/r_count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X3Y21      CNTR/r_count_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X3Y21      CNTR/r_count_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X3Y21      CNTR/r_count_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X3Y21      CNTR/r_count_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X3Y19      CNTR/r_count_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X3Y19      CNTR/r_count_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       14.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.115ns  (required time - arrival time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.766ns (33.656%)  route 1.510ns (66.344%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 19.912 - 16.667 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905     1.905    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.001 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.636     3.638    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X60Y7          FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X60Y7          FDRE (Prop_fdre_C_Q)         0.518     4.156 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           0.828     4.984    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_0_in_1
    SLICE_X63Y7          LUT6 (Prop_lut6_I3_O)        0.124     5.108 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.351     5.459    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X62Y7          LUT5 (Prop_lut5_I0_O)        0.124     5.583 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.331     5.914    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X63Y8          FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f                 
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    18.303    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.394 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.518    19.912    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X63Y8          FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.354    20.266                     
                         clock uncertainty           -0.035    20.231                     
    SLICE_X63Y8          FDRE (Setup_fdre_C_CE)      -0.202    20.029    static           RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.029                     
                         arrival time                          -5.914                     
  -------------------------------------------------------------------
                         slack                                 14.115                     

Slack (MET) :             14.389ns  (required time - arrival time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.233ns  (logic 0.707ns (31.658%)  route 1.526ns (68.342%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.233ns = ( 36.566 - 33.333 ) 
    Source Clock Delay      (SCD):    3.639ns = ( 20.305 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f                 
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.637    20.305    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X63Y8          FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X63Y8          FDRE (Prop_fdre_C_Q)         0.459    20.764 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.521    21.286    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.124    21.410 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.005    22.415    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X62Y22         LUT3 (Prop_lut3_I2_O)        0.124    22.539 r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.539    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X62Y22         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r                 
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.505    36.566    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X62Y22         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.368    36.934                     
                         clock uncertainty           -0.035    36.899                     
    SLICE_X62Y22         FDRE (Setup_fdre_C_D)        0.029    36.928    static           RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.928                     
                         arrival time                         -22.539                     
  -------------------------------------------------------------------
                         slack                                 14.389                     

Slack (MET) :             14.391ns  (required time - arrival time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.233ns  (logic 0.707ns (31.656%)  route 1.526ns (68.344%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.235ns = ( 36.568 - 33.333 ) 
    Source Clock Delay      (SCD):    3.639ns = ( 20.305 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f                 
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.637    20.305    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X63Y8          FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X63Y8          FDRE (Prop_fdre_C_Q)         0.459    20.764 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.521    21.286    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.124    21.410 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.005    22.415    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X65Y21         LUT2 (Prop_lut2_I0_O)        0.124    22.539 r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.539    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X65Y21         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r                 
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.507    36.568    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X65Y21         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.368    36.936                     
                         clock uncertainty           -0.035    36.901                     
    SLICE_X65Y21         FDRE (Setup_fdre_C_D)        0.029    36.930    static           RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.930                     
                         arrival time                         -22.539                     
  -------------------------------------------------------------------
                         slack                                 14.391                     

Slack (MET) :             14.397ns  (required time - arrival time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.228ns  (logic 0.707ns (31.738%)  route 1.521ns (68.262%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.233ns = ( 36.566 - 33.333 ) 
    Source Clock Delay      (SCD):    3.639ns = ( 20.305 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f                 
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.637    20.305    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X63Y8          FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X63Y8          FDRE (Prop_fdre_C_Q)         0.459    20.764 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.521    21.286    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.124    21.410 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.999    22.409    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X62Y22         LUT6 (Prop_lut6_I4_O)        0.124    22.533 r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.533    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X62Y22         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r                 
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.505    36.566    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X62Y22         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.368    36.934                     
                         clock uncertainty           -0.035    36.899                     
    SLICE_X62Y22         FDRE (Setup_fdre_C_D)        0.031    36.930    static           RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.930                     
                         arrival time                         -22.533                     
  -------------------------------------------------------------------
                         slack                                 14.397                     

Slack (MET) :             14.411ns  (required time - arrival time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.211ns  (logic 0.707ns (31.976%)  route 1.504ns (68.024%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.233ns = ( 36.566 - 33.333 ) 
    Source Clock Delay      (SCD):    3.639ns = ( 20.305 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f                 
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.637    20.305    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X63Y8          FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X63Y8          FDRE (Prop_fdre_C_Q)         0.459    20.764 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.521    21.286    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.124    21.410 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.983    22.392    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X65Y22         LUT6 (Prop_lut6_I4_O)        0.124    22.516 r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.516    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X65Y22         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r                 
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.505    36.566    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X65Y22         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.368    36.934                     
                         clock uncertainty           -0.035    36.899                     
    SLICE_X65Y22         FDRE (Setup_fdre_C_D)        0.029    36.928    static           RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.928                     
                         arrival time                         -22.516                     
  -------------------------------------------------------------------
                         slack                                 14.411                     

Slack (MET) :             14.542ns  (required time - arrival time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.083ns  (logic 0.707ns (33.949%)  route 1.376ns (66.051%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.235ns = ( 36.568 - 33.333 ) 
    Source Clock Delay      (SCD):    3.639ns = ( 20.305 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f                 
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.637    20.305    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X63Y8          FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X63Y8          FDRE (Prop_fdre_C_Q)         0.459    20.764 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.521    21.286    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.124    21.410 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.854    22.264    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X62Y21         LUT3 (Prop_lut3_I1_O)        0.124    22.388 r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.388    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X62Y21         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r                 
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.507    36.568    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X62Y21         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.368    36.936                     
                         clock uncertainty           -0.035    36.901                     
    SLICE_X62Y21         FDRE (Setup_fdre_C_D)        0.029    36.930    static           RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.930                     
                         arrival time                         -22.388                     
  -------------------------------------------------------------------
                         slack                                 14.542                     

Slack (MET) :             14.561ns  (required time - arrival time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.065ns  (logic 0.707ns (34.231%)  route 1.358ns (65.769%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.235ns = ( 36.568 - 33.333 ) 
    Source Clock Delay      (SCD):    3.639ns = ( 20.305 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f                 
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.637    20.305    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X63Y8          FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X63Y8          FDRE (Prop_fdre_C_Q)         0.459    20.764 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.521    21.286    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.124    21.410 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.837    22.247    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.124    22.371 r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.371    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X65Y21         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r                 
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.507    36.568    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X65Y21         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.368    36.936                     
                         clock uncertainty           -0.035    36.901                     
    SLICE_X65Y21         FDRE (Setup_fdre_C_D)        0.031    36.932    static           RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.932                     
                         arrival time                         -22.371                     
  -------------------------------------------------------------------
                         slack                                 14.561                     

Slack (MET) :             14.594ns  (required time - arrival time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.077ns  (logic 0.701ns (33.758%)  route 1.376ns (66.242%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.235ns = ( 36.568 - 33.333 ) 
    Source Clock Delay      (SCD):    3.639ns = ( 20.305 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f                 
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.637    20.305    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X63Y8          FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X63Y8          FDRE (Prop_fdre_C_Q)         0.459    20.764 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.521    21.286    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.124    21.410 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.854    22.264    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X62Y21         LUT4 (Prop_lut4_I2_O)        0.118    22.382 r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.382    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X62Y21         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r                 
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.507    36.568    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X62Y21         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.368    36.936                     
                         clock uncertainty           -0.035    36.901                     
    SLICE_X62Y21         FDRE (Setup_fdre_C_D)        0.075    36.976    static           RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.976                     
                         arrival time                         -22.382                     
  -------------------------------------------------------------------
                         slack                                 14.594                     

Slack (MET) :             14.610ns  (required time - arrival time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.060ns  (logic 0.702ns (34.071%)  route 1.358ns (65.929%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.235ns = ( 36.568 - 33.333 ) 
    Source Clock Delay      (SCD):    3.639ns = ( 20.305 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f                 
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.637    20.305    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X63Y8          FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X63Y8          FDRE (Prop_fdre_C_Q)         0.459    20.764 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.521    21.286    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.124    21.410 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.837    22.247    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X65Y21         LUT5 (Prop_lut5_I3_O)        0.119    22.366 r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.366    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X65Y21         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r                 
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.507    36.568    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X65Y21         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.368    36.936                     
                         clock uncertainty           -0.035    36.901                     
    SLICE_X65Y21         FDRE (Setup_fdre_C_D)        0.075    36.976    static           RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.976                     
                         arrival time                         -22.366                     
  -------------------------------------------------------------------
                         slack                                 14.610                     

Slack (MET) :             15.021ns  (required time - arrival time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.666ns  (logic 0.707ns (42.434%)  route 0.959ns (57.566%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 36.579 - 33.333 ) 
    Source Clock Delay      (SCD):    3.639ns = ( 20.305 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f                 
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.637    20.305    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X63Y8          FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X63Y8          FDRE (Prop_fdre_C_Q)         0.459    20.764 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.516    21.281    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X63Y8          LUT6 (Prop_lut6_I4_O)        0.124    21.405 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.443    21.847    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/mb_instr_overrun1__0
    SLICE_X64Y7          LUT6 (Prop_lut6_I1_O)        0.124    21.972 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    21.972    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X64Y7          FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r                 
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.518    36.579    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X64Y7          FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.368    36.947                     
                         clock uncertainty           -0.035    36.912                     
    SLICE_X64Y7          FDRE (Setup_fdre_C_D)        0.081    36.993    static           RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.993                     
                         arrival time                         -21.971                     
  -------------------------------------------------------------------
                         slack                                 15.021                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.594     1.379    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X65Y9          FDCE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X65Y9          FDCE (Prop_fdce_C_Q)         0.141     1.520 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.056     1.576    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X65Y9          FDPE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.865     1.773    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X65Y9          FDPE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.394     1.379                     
    SLICE_X65Y9          FDPE (Hold_fdpe_C_D)         0.075     1.454    static           RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.454                     
                         arrival time                           1.576                     
  -------------------------------------------------------------------
                         slack                                  0.122                     

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.594     1.379    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X65Y8          FDPE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X65Y8          FDPE (Prop_fdpe_C_Q)         0.141     1.520 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.116     1.636    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X64Y8          SRL16E                                       r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.865     1.773    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X64Y8          SRL16E                                       r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.381     1.392                     
    SLICE_X64Y8          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.507    static           RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.507                     
                         arrival time                           1.636                     
  -------------------------------------------------------------------
                         slack                                  0.129                     

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.970%)  route 0.125ns (47.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.565     1.350    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y42         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X55Y42         FDRE (Prop_fdre_C_Q)         0.141     1.491 r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/Q
                         net (fo=2, routed)           0.125     1.616    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[6]
    SLICE_X57Y41         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.836     1.744    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y41         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/C
                         clock pessimism             -0.357     1.387                     
    SLICE_X57Y41         FDRE (Hold_fdre_C_D)         0.078     1.465    static           RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.465                     
                         arrival time                           1.616                     
  -------------------------------------------------------------------
                         slack                                  0.151                     

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.758%)  route 0.126ns (47.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.565     1.350    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y42         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X55Y42         FDRE (Prop_fdre_C_Q)         0.141     1.491 r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/Q
                         net (fo=2, routed)           0.126     1.617    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[5]
    SLICE_X57Y41         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.836     1.744    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y41         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
                         clock pessimism             -0.357     1.387                     
    SLICE_X57Y41         FDRE (Hold_fdre_C_D)         0.076     1.463    static           RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.463                     
                         arrival time                           1.617                     
  -------------------------------------------------------------------
                         slack                                  0.154                     

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.976%)  route 0.114ns (47.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.594     1.379    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X65Y9          FDPE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X65Y9          FDPE (Prop_fdpe_C_Q)         0.128     1.507 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.114     1.621    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X64Y8          SRL16E                                       r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.865     1.773    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X64Y8          SRL16E                                       r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.378     1.395                     
    SLICE_X64Y8          SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.450    static           RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.450                     
                         arrival time                           1.621                     
  -------------------------------------------------------------------
                         slack                                  0.171                     

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.585     1.370    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Dbg_Clk
    SLICE_X63Y21         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.511 r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.116     1.627    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_synced
    SLICE_X63Y22         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.853     1.761    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X63Y22         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/C
                         clock pessimism             -0.378     1.383                     
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.072     1.455    static           RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.455                     
                         arrival time                           1.627                     
  -------------------------------------------------------------------
                         slack                                  0.172                     

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.585     1.370    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X63Y21         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.511 r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.112     1.623    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU_n_0
    SLICE_X63Y22         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.853     1.761    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X63Y22         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/C
                         clock pessimism             -0.378     1.383                     
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.066     1.449    static           RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.449                     
                         arrival time                           1.623                     
  -------------------------------------------------------------------
                         slack                                  0.174                     

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.587     1.372    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Dbg_Clk
    SLICE_X65Y30         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.141     1.513 r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.110     1.623    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_brki_hit_synced
    SLICE_X64Y30         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.856     1.764    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X64Y30         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/C
                         clock pessimism             -0.379     1.385                     
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.063     1.448    static           RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.448                     
                         arrival time                           1.623                     
  -------------------------------------------------------------------
                         slack                                  0.175                     

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.209ns (74.615%)  route 0.071ns (25.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.595     1.380    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X64Y4          FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.164     1.544 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[4]/Q
                         net (fo=6, routed)           0.071     1.615    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[4]
    SLICE_X65Y4          LUT6 (Prop_lut6_I1_O)        0.045     1.660 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.660    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[4]
    SLICE_X65Y4          FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.866     1.774    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X65Y4          FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[1]/C
                         clock pessimism             -0.381     1.393                     
    SLICE_X65Y4          FDRE (Hold_fdre_C_D)         0.092     1.485    static           RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.485                     
                         arrival time                           1.660                     
  -------------------------------------------------------------------
                         slack                                  0.175                     

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.565     1.350    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y42         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X55Y42         FDRE (Prop_fdre_C_Q)         0.141     1.491 r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/Q
                         net (fo=2, routed)           0.126     1.617    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[3]
    SLICE_X55Y43         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.837     1.745    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y43         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
                         clock pessimism             -0.378     1.367                     
    SLICE_X55Y43         FDRE (Hold_fdre_C_D)         0.072     1.439    static           RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.439                     
                         arrival time                           1.617                     
  -------------------------------------------------------------------
                         slack                                  0.178                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X63Y37   RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X59Y43   RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X65Y24   RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X54Y43   RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X53Y42   RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X53Y42   RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X53Y42   RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X55Y41   RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X53Y42   RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X64Y8    RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X64Y8    RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X64Y8    RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X64Y21   RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X64Y22   RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X64Y21   RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X64Y21   RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X64Y21   RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X64Y22   RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X64Y22   RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X64Y21   RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X64Y22   RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X64Y21   RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X64Y21   RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X64Y21   RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X64Y22   RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X64Y22   RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y23   RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y23   RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y26   RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.681ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.681ns  (required time - arrival time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.706ns  (logic 0.831ns (17.658%)  route 3.875ns (82.342%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.975ns = ( 36.308 - 33.333 ) 
    Source Clock Delay      (SCD):    3.328ns = ( 19.994 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.638    19.994    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X63Y6          FDCE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X63Y6          FDCE (Prop_fdce_C_Q)         0.459    20.453 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.852    21.305    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y9          LUT3 (Prop_lut3_I1_O)        0.124    21.429 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853    22.282    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X62Y9          LUT4 (Prop_lut4_I0_O)        0.124    22.406 f  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.807    23.212    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X63Y16         LUT5 (Prop_lut5_I4_O)        0.124    23.336 r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.364    24.700    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X62Y43         FDCE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r                 
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.519    36.308    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X62Y43         FDCE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.314    36.622                     
                         clock uncertainty           -0.035    36.586                     
    SLICE_X62Y43         FDCE (Setup_fdce_C_CE)      -0.205    36.381    static           RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.381                     
                         arrival time                         -24.700                     
  -------------------------------------------------------------------
                         slack                                 11.681                     

Slack (MET) :             11.795ns  (required time - arrival time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.590ns  (logic 0.831ns (18.105%)  route 3.759ns (81.895%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.973ns = ( 36.306 - 33.333 ) 
    Source Clock Delay      (SCD):    3.328ns = ( 19.994 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.638    19.994    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X63Y6          FDCE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X63Y6          FDCE (Prop_fdce_C_Q)         0.459    20.453 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.852    21.305    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y9          LUT3 (Prop_lut3_I1_O)        0.124    21.429 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853    22.282    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X62Y9          LUT4 (Prop_lut4_I0_O)        0.124    22.406 f  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.804    23.209    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X63Y16         LUT5 (Prop_lut5_I4_O)        0.124    23.333 r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           1.251    24.584    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X62Y40         FDCE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r                 
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.517    36.306    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X62Y40         FDCE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.314    36.620                     
                         clock uncertainty           -0.035    36.584                     
    SLICE_X62Y40         FDCE (Setup_fdce_C_CE)      -0.205    36.379    static           RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.379                     
                         arrival time                         -24.584                     
  -------------------------------------------------------------------
                         slack                                 11.795                     

Slack (MET) :             11.795ns  (required time - arrival time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.590ns  (logic 0.831ns (18.105%)  route 3.759ns (81.895%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.973ns = ( 36.306 - 33.333 ) 
    Source Clock Delay      (SCD):    3.328ns = ( 19.994 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.638    19.994    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X63Y6          FDCE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X63Y6          FDCE (Prop_fdce_C_Q)         0.459    20.453 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.852    21.305    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y9          LUT3 (Prop_lut3_I1_O)        0.124    21.429 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853    22.282    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X62Y9          LUT4 (Prop_lut4_I0_O)        0.124    22.406 f  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.804    23.209    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X63Y16         LUT5 (Prop_lut5_I4_O)        0.124    23.333 r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           1.251    24.584    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X62Y40         FDCE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r                 
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.517    36.306    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X62Y40         FDCE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.314    36.620                     
                         clock uncertainty           -0.035    36.584                     
    SLICE_X62Y40         FDCE (Setup_fdce_C_CE)      -0.205    36.379    static           RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.379                     
                         arrival time                         -24.584                     
  -------------------------------------------------------------------
                         slack                                 11.795                     

Slack (MET) :             11.820ns  (required time - arrival time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.566ns  (logic 0.831ns (18.199%)  route 3.735ns (81.801%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.974ns = ( 36.307 - 33.333 ) 
    Source Clock Delay      (SCD):    3.328ns = ( 19.994 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.638    19.994    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X63Y6          FDCE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X63Y6          FDCE (Prop_fdce_C_Q)         0.459    20.453 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.852    21.305    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y9          LUT3 (Prop_lut3_I1_O)        0.124    21.429 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853    22.282    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X62Y9          LUT4 (Prop_lut4_I0_O)        0.124    22.406 f  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.807    23.212    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X63Y16         LUT5 (Prop_lut5_I4_O)        0.124    23.336 r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.224    24.560    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X62Y42         FDCE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r                 
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.518    36.307    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X62Y42         FDCE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.314    36.621                     
                         clock uncertainty           -0.035    36.585                     
    SLICE_X62Y42         FDCE (Setup_fdce_C_CE)      -0.205    36.380    static           RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.380                     
                         arrival time                         -24.560                     
  -------------------------------------------------------------------
                         slack                                 11.820                     

Slack (MET) :             11.847ns  (required time - arrival time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.537ns  (logic 0.831ns (18.315%)  route 3.706ns (81.685%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.972ns = ( 36.305 - 33.333 ) 
    Source Clock Delay      (SCD):    3.328ns = ( 19.994 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.638    19.994    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X63Y6          FDCE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X63Y6          FDCE (Prop_fdce_C_Q)         0.459    20.453 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.852    21.305    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y9          LUT3 (Prop_lut3_I1_O)        0.124    21.429 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853    22.282    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X62Y9          LUT4 (Prop_lut4_I0_O)        0.124    22.406 f  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.807    23.212    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X63Y16         LUT5 (Prop_lut5_I4_O)        0.124    23.336 r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.195    24.531    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X63Y38         FDCE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r                 
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.516    36.305    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X63Y38         FDCE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.314    36.619                     
                         clock uncertainty           -0.035    36.583                     
    SLICE_X63Y38         FDCE (Setup_fdce_C_CE)      -0.205    36.378    static           RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.378                     
                         arrival time                         -24.531                     
  -------------------------------------------------------------------
                         slack                                 11.847                     

Slack (MET) :             11.970ns  (required time - arrival time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.416ns  (logic 0.831ns (18.816%)  route 3.585ns (81.184%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.974ns = ( 36.307 - 33.333 ) 
    Source Clock Delay      (SCD):    3.328ns = ( 19.994 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.638    19.994    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X63Y6          FDCE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X63Y6          FDCE (Prop_fdce_C_Q)         0.459    20.453 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.852    21.305    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y9          LUT3 (Prop_lut3_I1_O)        0.124    21.429 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853    22.282    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X62Y9          LUT4 (Prop_lut4_I0_O)        0.124    22.406 f  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.807    23.212    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X63Y16         LUT5 (Prop_lut5_I4_O)        0.124    23.336 r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.074    24.410    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X62Y41         FDCE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r                 
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.518    36.307    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X62Y41         FDCE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.314    36.621                     
                         clock uncertainty           -0.035    36.585                     
    SLICE_X62Y41         FDCE (Setup_fdce_C_CE)      -0.205    36.380    static           RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.380                     
                         arrival time                         -24.410                     
  -------------------------------------------------------------------
                         slack                                 11.970                     

Slack (MET) :             11.986ns  (required time - arrival time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.435ns  (logic 0.831ns (18.736%)  route 3.604ns (81.264%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.973ns = ( 36.306 - 33.333 ) 
    Source Clock Delay      (SCD):    3.328ns = ( 19.994 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.638    19.994    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X63Y6          FDCE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X63Y6          FDCE (Prop_fdce_C_Q)         0.459    20.453 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.852    21.305    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y9          LUT3 (Prop_lut3_I1_O)        0.124    21.429 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853    22.282    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X62Y9          LUT4 (Prop_lut4_I0_O)        0.124    22.406 f  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.807    23.212    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X63Y16         LUT5 (Prop_lut5_I4_O)        0.124    23.336 r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.093    24.429    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y41         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r                 
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.517    36.306    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y41         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.314    36.620                     
                         clock uncertainty           -0.035    36.584                     
    SLICE_X60Y41         FDRE (Setup_fdre_C_CE)      -0.169    36.415    static           RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.415                     
                         arrival time                         -24.429                     
  -------------------------------------------------------------------
                         slack                                 11.986                     

Slack (MET) :             11.986ns  (required time - arrival time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.435ns  (logic 0.831ns (18.736%)  route 3.604ns (81.264%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.973ns = ( 36.306 - 33.333 ) 
    Source Clock Delay      (SCD):    3.328ns = ( 19.994 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.638    19.994    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X63Y6          FDCE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X63Y6          FDCE (Prop_fdce_C_Q)         0.459    20.453 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.852    21.305    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y9          LUT3 (Prop_lut3_I1_O)        0.124    21.429 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853    22.282    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X62Y9          LUT4 (Prop_lut4_I0_O)        0.124    22.406 f  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.807    23.212    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X63Y16         LUT5 (Prop_lut5_I4_O)        0.124    23.336 r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.093    24.429    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y41         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r                 
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.517    36.306    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y41         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.314    36.620                     
                         clock uncertainty           -0.035    36.584                     
    SLICE_X60Y41         FDRE (Setup_fdre_C_CE)      -0.169    36.415    static           RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.415                     
                         arrival time                         -24.429                     
  -------------------------------------------------------------------
                         slack                                 11.986                     

Slack (MET) :             11.986ns  (required time - arrival time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.435ns  (logic 0.831ns (18.736%)  route 3.604ns (81.264%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.973ns = ( 36.306 - 33.333 ) 
    Source Clock Delay      (SCD):    3.328ns = ( 19.994 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.638    19.994    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X63Y6          FDCE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X63Y6          FDCE (Prop_fdce_C_Q)         0.459    20.453 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.852    21.305    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y9          LUT3 (Prop_lut3_I1_O)        0.124    21.429 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853    22.282    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X62Y9          LUT4 (Prop_lut4_I0_O)        0.124    22.406 f  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.807    23.212    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X63Y16         LUT5 (Prop_lut5_I4_O)        0.124    23.336 r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.093    24.429    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y41         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r                 
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.517    36.306    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y41         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.314    36.620                     
                         clock uncertainty           -0.035    36.584                     
    SLICE_X60Y41         FDRE (Setup_fdre_C_CE)      -0.169    36.415    static           RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.415                     
                         arrival time                         -24.429                     
  -------------------------------------------------------------------
                         slack                                 11.986                     

Slack (MET) :             11.986ns  (required time - arrival time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.435ns  (logic 0.831ns (18.736%)  route 3.604ns (81.264%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.973ns = ( 36.306 - 33.333 ) 
    Source Clock Delay      (SCD):    3.328ns = ( 19.994 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.638    19.994    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X63Y6          FDCE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X63Y6          FDCE (Prop_fdce_C_Q)         0.459    20.453 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.852    21.305    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y9          LUT3 (Prop_lut3_I1_O)        0.124    21.429 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853    22.282    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X62Y9          LUT4 (Prop_lut4_I0_O)        0.124    22.406 f  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.807    23.212    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X63Y16         LUT5 (Prop_lut5_I4_O)        0.124    23.336 r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.093    24.429    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y41         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r                 
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.517    36.306    static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y41         FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.314    36.620                     
                         clock uncertainty           -0.035    36.584                     
    SLICE_X60Y41         FDRE (Setup_fdre_C_CE)      -0.169    36.415    static           RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.415                     
                         arrival time                         -24.429                     
  -------------------------------------------------------------------
                         slack                                 11.986                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.593     1.215    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y7          FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X61Y7          FDRE (Prop_fdre_C_Q)         0.141     1.356 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.168     1.524    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I5_O)        0.045     1.569 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.569    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X61Y7          FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.863     1.588    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y7          FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.373     1.215                     
    SLICE_X61Y7          FDRE (Hold_fdre_C_D)         0.091     1.306    static           RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.306                     
                         arrival time                           1.569                     
  -------------------------------------------------------------------
                         slack                                  0.263                     

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.345%)  route 0.207ns (52.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.594     1.216    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y7          FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X63Y7          FDRE (Prop_fdre_C_Q)         0.141     1.357 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.207     1.564    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X63Y7          LUT6 (Prop_lut6_I5_O)        0.045     1.609 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.609    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X63Y7          FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.865     1.590    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y7          FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.374     1.216                     
    SLICE_X63Y7          FDRE (Hold_fdre_C_D)         0.091     1.307    static           RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.307                     
                         arrival time                           1.609                     
  -------------------------------------------------------------------
                         slack                                  0.302                     

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.594     1.216    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y7          FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X63Y7          FDRE (Prop_fdre_C_Q)         0.141     1.357 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.231     1.588    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X63Y7          LUT3 (Prop_lut3_I2_O)        0.045     1.633 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.633    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X63Y7          FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.865     1.590    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y7          FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.374     1.216                     
    SLICE_X63Y7          FDRE (Hold_fdre_C_D)         0.092     1.308    static           RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.308                     
                         arrival time                           1.633                     
  -------------------------------------------------------------------
                         slack                                  0.325                     

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.586ns  (logic 0.212ns (36.156%)  route 0.374ns (63.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns = ( 18.255 - 16.667 ) 
    Source Clock Delay      (SCD):    1.216ns = ( 17.882 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.594    17.882    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X60Y4          FDCE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X60Y4          FDCE (Prop_fdce_C_Q)         0.167    18.049 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.248    18.297    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X61Y6          LUT5 (Prop_lut5_I4_O)        0.045    18.342 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.127    18.469    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X61Y6          FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.864    18.255    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y6          FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.357    17.898                     
    SLICE_X61Y6          FDRE (Hold_fdre_C_CE)       -0.032    17.866    static           RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.866                     
                         arrival time                          18.469                     
  -------------------------------------------------------------------
                         slack                                  0.602                     

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.586ns  (logic 0.212ns (36.156%)  route 0.374ns (63.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns = ( 18.255 - 16.667 ) 
    Source Clock Delay      (SCD):    1.216ns = ( 17.882 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.594    17.882    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X60Y4          FDCE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X60Y4          FDCE (Prop_fdce_C_Q)         0.167    18.049 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.248    18.297    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X61Y6          LUT5 (Prop_lut5_I4_O)        0.045    18.342 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.127    18.469    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X61Y6          FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.864    18.255    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y6          FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.357    17.898                     
    SLICE_X61Y6          FDRE (Hold_fdre_C_CE)       -0.032    17.866    static           RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.866                     
                         arrival time                          18.469                     
  -------------------------------------------------------------------
                         slack                                  0.602                     

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.586ns  (logic 0.212ns (36.156%)  route 0.374ns (63.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns = ( 18.255 - 16.667 ) 
    Source Clock Delay      (SCD):    1.216ns = ( 17.882 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.594    17.882    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X60Y4          FDCE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X60Y4          FDCE (Prop_fdce_C_Q)         0.167    18.049 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.248    18.297    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X61Y6          LUT5 (Prop_lut5_I4_O)        0.045    18.342 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.127    18.469    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X61Y6          FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.864    18.255    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y6          FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.357    17.898                     
    SLICE_X61Y6          FDRE (Hold_fdre_C_CE)       -0.032    17.866    static           RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.866                     
                         arrival time                          18.469                     
  -------------------------------------------------------------------
                         slack                                  0.602                     

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.586ns  (logic 0.212ns (36.156%)  route 0.374ns (63.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns = ( 18.255 - 16.667 ) 
    Source Clock Delay      (SCD):    1.216ns = ( 17.882 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.594    17.882    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X60Y4          FDCE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X60Y4          FDCE (Prop_fdce_C_Q)         0.167    18.049 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.248    18.297    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X61Y6          LUT5 (Prop_lut5_I4_O)        0.045    18.342 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.127    18.469    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X61Y6          FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.864    18.255    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y6          FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.357    17.898                     
    SLICE_X61Y6          FDRE (Hold_fdre_C_CE)       -0.032    17.866    static           RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.866                     
                         arrival time                          18.469                     
  -------------------------------------------------------------------
                         slack                                  0.602                     

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.723ns  (logic 0.191ns (26.420%)  route 0.532ns (73.580%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 18.257 - 16.667 ) 
    Source Clock Delay      (SCD):    1.217ns = ( 17.883 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.595    17.883    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X63Y6          FDCE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X63Y6          FDCE (Prop_fdce_C_Q)         0.146    18.029 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.293    18.323    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X63Y8          LUT1 (Prop_lut1_I0_O)        0.045    18.368 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.238    18.606    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    SLICE_X63Y6          FDCE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.866    18.257    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X63Y6          FDCE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.374    17.883                     
    SLICE_X63Y6          FDCE (Hold_fdce_C_D)         0.077    17.960    static           RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.960                     
                         arrival time                          18.606                     
  -------------------------------------------------------------------
                         slack                                  0.646                     

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.696ns  (logic 0.212ns (30.469%)  route 0.484ns (69.531%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns = ( 18.256 - 16.667 ) 
    Source Clock Delay      (SCD):    1.216ns = ( 17.882 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.594    17.882    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X60Y4          FDCE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X60Y4          FDCE (Prop_fdce_C_Q)         0.167    18.049 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.248    18.297    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X61Y6          LUT5 (Prop_lut5_I4_O)        0.045    18.342 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.236    18.578    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X62Y8          FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.865    18.256    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y8          FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.919                     
    SLICE_X62Y8          FDRE (Hold_fdre_C_CE)       -0.032    17.887    static           RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.887                     
                         arrival time                          18.578                     
  -------------------------------------------------------------------
                         slack                                  0.691                     

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.696ns  (logic 0.212ns (30.469%)  route 0.484ns (69.531%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns = ( 18.256 - 16.667 ) 
    Source Clock Delay      (SCD):    1.216ns = ( 17.882 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.594    17.882    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X60Y4          FDCE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X60Y4          FDCE (Prop_fdce_C_Q)         0.167    18.049 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.248    18.297    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X61Y6          LUT5 (Prop_lut5_I4_O)        0.045    18.342 r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.236    18.578    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X62Y8          FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f                 
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.865    18.256    static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y8          FDRE                                         r  static         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.919                     
    SLICE_X62Y8          FDRE (Hold_fdre_C_CE)       -0.032    17.887    static           RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.887                     
                         arrival time                          18.578                     
  -------------------------------------------------------------------
                         slack                                  0.691                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y2  RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X62Y40   RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X62Y40   RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X62Y43   RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X60Y41   RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X60Y41   RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X60Y41   RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X60Y41   RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X63Y38   RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X62Y41   RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X62Y40   RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X62Y40   RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X62Y41   RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X62Y42   RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X63Y7    RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X63Y7    RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X59Y4    RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X59Y4    RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X59Y4    RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X59Y4    RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X61Y6    RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X61Y6    RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X62Y8    RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X62Y8    RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X62Y8    RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X61Y6    RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X61Y6    RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X62Y8    RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X60Y4    RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X60Y4    RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C



