#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000014cd09650f0 .scope module, "tb_alu_4bit" "tb_alu_4bit" 2 2;
 .timescale -9 -12;
v0000014cd0942950_0 .var "A", 3 0;
v0000014cd09429f0_0 .var "B", 3 0;
v0000014cd0942a90_0 .net "Carry", 0 0, v0000014cd08bbf10_0;  1 drivers
v0000014cd0942b30_0 .var "Opcode", 2 0;
v0000014cd09c3840_0 .net "Result", 3 0, v0000014cd0942770_0;  1 drivers
v0000014cd09c38e0_0 .net "Zero", 0 0, L_0000014cd0a0b990;  1 drivers
S_0000014cd08bba30 .scope module, "uut" "alu_4bit" 2 8, 3 1 0, S_0000014cd09650f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 3 "Opcode";
    .port_info 3 /OUTPUT 4 "Result";
    .port_info 4 /OUTPUT 1 "Carry";
    .port_info 5 /OUTPUT 1 "Zero";
v0000014cd0965280_0 .net "A", 3 0, v0000014cd0942950_0;  1 drivers
v0000014cd0942f40_0 .net "B", 3 0, v0000014cd09429f0_0;  1 drivers
v0000014cd08bbf10_0 .var "Carry", 0 0;
v0000014cd08bbbc0_0 .net "Opcode", 2 0, v0000014cd0942b30_0;  1 drivers
v0000014cd0942770_0 .var "Result", 3 0;
v0000014cd0942810_0 .net "Zero", 0 0, L_0000014cd0a0b990;  alias, 1 drivers
L_0000014cd09c3988 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000014cd09428b0_0 .net/2u *"_ivl_0", 3 0, L_0000014cd09c3988;  1 drivers
E_0000014cd08b9180 .event anyedge, v0000014cd08bbbc0_0, v0000014cd0965280_0, v0000014cd0942f40_0;
L_0000014cd0a0b990 .cmp/eq 4, v0000014cd0942770_0, L_0000014cd09c3988;
    .scope S_0000014cd08bba30;
T_0 ;
    %wait E_0000014cd08b9180;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014cd08bbf10_0, 0, 1;
    %load/vec4 v0000014cd08bbbc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000014cd0942770_0, 0, 4;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0000014cd0965280_0;
    %pad/u 5;
    %load/vec4 v0000014cd0942f40_0;
    %pad/u 5;
    %add;
    %split/vec4 4;
    %store/vec4 v0000014cd0942770_0, 0, 4;
    %store/vec4 v0000014cd08bbf10_0, 0, 1;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v0000014cd0965280_0;
    %pad/u 5;
    %load/vec4 v0000014cd0942f40_0;
    %pad/u 5;
    %sub;
    %split/vec4 4;
    %store/vec4 v0000014cd0942770_0, 0, 4;
    %store/vec4 v0000014cd08bbf10_0, 0, 1;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0000014cd0965280_0;
    %load/vec4 v0000014cd0942f40_0;
    %and;
    %store/vec4 v0000014cd0942770_0, 0, 4;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0000014cd0965280_0;
    %load/vec4 v0000014cd0942f40_0;
    %or;
    %store/vec4 v0000014cd0942770_0, 0, 4;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0000014cd0965280_0;
    %load/vec4 v0000014cd0942f40_0;
    %xor;
    %store/vec4 v0000014cd0942770_0, 0, 4;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0000014cd0965280_0;
    %inv;
    %store/vec4 v0000014cd0942770_0, 0, 4;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0000014cd0965280_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000014cd0942770_0, 0, 4;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0000014cd0965280_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000014cd0942770_0, 0, 4;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000014cd09650f0;
T_1 ;
    %vpi_call 2 12 "$dumpfile", "sim/tb_alu_4bit.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000014cd09650f0 {0 0 0};
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000014cd0942950_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000014cd09429f0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000014cd0942b30_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 20 "$display", "ADD: %d + %d = %d, Carry=%b, Zero=%b", v0000014cd0942950_0, v0000014cd09429f0_0, v0000014cd09c3840_0, v0000014cd0942a90_0, v0000014cd09c38e0_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000014cd0942b30_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 24 "$display", "SUB: %d - %d = %d, Carry=%b, Zero=%b", v0000014cd0942950_0, v0000014cd09429f0_0, v0000014cd09c3840_0, v0000014cd0942a90_0, v0000014cd09c38e0_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000014cd0942b30_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 28 "$display", "AND: %b & %b = %b", v0000014cd0942950_0, v0000014cd09429f0_0, v0000014cd09c3840_0 {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000014cd0942b30_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 32 "$display", "OR: %b | %b = %b", v0000014cd0942950_0, v0000014cd09429f0_0, v0000014cd09c3840_0 {0 0 0};
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "src/tb_alu_4bit.v";
    "src/alu_4bit.v";
