-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.


-- Generated by Quartus Prime Version 20.1 (Build Build 720 11/11/2020)
-- Created on Sun May 01 14:53:15 2022

COMPONENT altsource_probe_top
	GENERIC ( lpm_type : STRING := "altsource_probe"; lpm_hint : STRING := "UNUSED"; sld_auto_instance_index : STRING := "YES"; sld_instance_index : INTEGER := 0;
		 sld_node_info_parameter : INTEGER; sld_ir_width : INTEGER := 4; instance_id : STRING := "UNUSED"; probe_width : INTEGER := 1;
		 source_width : INTEGER := 1; source_initial_value : STRING := "0"; enable_metastability : STRING := "NO" );
	PORT
	(
		probe		:	 IN STD_LOGIC_VECTOR(probe_width-1 DOWNTO 0);
		source		:	 OUT STD_LOGIC_VECTOR(source_width-1 DOWNTO 0);
		source_clk		:	 IN STD_LOGIC;
		source_ena		:	 IN STD_LOGIC
	);
END COMPONENT;