# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../addc_32.srcs/sources_1/imports/new/ADC32.v" \
"../../../../addc_32.srcs/sources_1/imports/new/adc.v" \
"../../../../addc_32.srcs/sim_1/imports/new/ADC_32_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
