# Team-3-Design-Project
ELEC5552 Electrical and Electronic Engineering Design Project 2 - Team 3, Project 4\
Project Partner: Ali Kharrazi \
UWA Supervisor: Gurpreet Gill 

FIR Filter implementation using VHDL for Intel Max 10 FPGA.

Contributors:\
Chang Li (22669058)\
Jonathan Louw (21712457)\
Thomas Overmeire (22255577)\
Bo Wang (22942279)\
Zicong Yan (22940392)\
Jonathan Zhang (22941998)

## General Info
.

## Setup
.
