Clock Regions-Block Scope:
+--------------------------------------------------------------------------+
| (X0,Y*): (Xmin,Xmax,Ymin,Ymax)     | (X1,Y*): (Xmin,Xmax,Ymin,Ymax)     
+--------------------------------------------------------------------------+
| (X0,Y2): (0,79,61,91)              | (X1,Y2): (80,165,61,91)            
| (X0,Y1): (0,79,31,60)              | (X1,Y1): (80,165,31,60)            
| (X0,Y0): (0,79,0,30)               | (X1,Y0): (80,165,0,30)             
+--------------------------------------------------------------------------+

Clock Regions-Clock Primitives:
+--------------------------------------------------------------------------------------------------------------------------------------+
| Clock Region Name     | CLK PAD     | PLL PAD     | RCKB     | IOCKGATE     | IOCKDIV     | CLMA     | CLMS     | DRM     | APM     
+--------------------------------------------------------------------------------------------------------------------------------------+
| (X0,Y0)               | 2           | 2           | 4        | 4            | 4           | 1120     | 714      | 24      | 10      
| (X0,Y1)               | 8           | 8           | 4        | 2            | 2           | 1040     | 680      | 21      | 10      
| (X0,Y2)               | 0           | 0           | 4        | 4            | 4           | 817      | 561      | 19      | 7       
| (X1,Y0)               | 6           | 6           | 4        | 4            | 4           | 1189     | 783      | 24      | 20      
| (X1,Y1)               | 8           | 8           | 4        | 2            | 2           | 1230     | 810      | 24      | 20      
| (X1,Y2)               | 8           | 8           | 4        | 4            | 4           | 1054     | 702      | 22      | 17      
+--------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Buffer Constraint Details:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                               | Source Pin         | Source-Buffer Net                                     | Buffer Input Pin     | Buffer  Name                                                           | Buffer Output Pin     | Buffer-Load Net                | Clock Region Of Buffer Site     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll     | CLKOUT0            | video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft     | CLK                  | video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg     | CLKOUT                | video_ethernet/gmii_rx_clk     |  ---                            |  ---            | (36,158,90,91)           | (79,79,73,73)                | 1865            | 0                   
| u_pll/u_pll_e3/goppll                                                      | CLKOUT3            | nt_pixclk_out                                         | CLK                  | clkbufg_1/gopclkbufg                                                   | CLKOUT                | ntclkbufg_1                    |  ---                            |  ---            | (162,164,27,67)          |  ---                         | 319             | 0                   
| u_pll/u_pll_e3/goppll                                                      | CLKOUT1            | cfg_clk                                               | CLK                  | clkbufg_2/gopclkbufg                                                   | CLKOUT                | ntclkbufg_2                    |  ---                            |  ---            |  ---                     |  ---                         | 237             | 0                   
| u_hsst_ddr/U_INST/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst                       | TCLK2FABRIC[2]     | pixclk_in_hsst                                        | CLK                  | clkbufg_3/gopclkbufg                                                   | CLKOUT                | ntclkbufg_3                    |  ---                            |  ---            |  ---                     | (75,75,82,82)                | 164             | 4                   
| pixclk_in_ibuf/opit_1                                                      | INCK               | _N22                                                  | CLK                  | clkbufg_6/gopclkbufg                                                   | CLKOUT                | ntclkbufg_6                    |  ---                            |  ---            |  ---                     |  ---                         | 103             | 0                   
| sys_clk_ibuf/opit_1                                                        | INCK               | _N24                                                  | CLK                  | u_DDR3_50H/u_clkbufg/gopclkbufg                                        | CLKOUT                | u_DDR3_50H/pll_clkin           |  ---                            |  ---            |  ---                     | (79,79,43,47)                | 68              | 0                   
| cmos1_pclk_ibuf/opit_1                                                     | INCK               | _N23                                                  | CLK                  | clkbufg_7/gopclkbufg                                                   | CLKOUT                | ntclkbufg_7                    |  ---                            |  ---            |  ---                     |  ---                         | 40              | 0                   
| u_pll/u_pll_e3/goppll                                                      | CLKOUT2            | clk_25M                                               | CLK                  | clkbufg_9/gopclkbufg                                                   | CLKOUT                | ntclkbufg_9                    |  ---                            |  ---            |  ---                     |  ---                         | 7               | 0                   
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll                            | CLKOUT1            | u_DDR3_50H/ioclk_gate_clk_pll                         | CLK                  | u_DDR3_50H/u_clkbufg_gate/gopclkbufg                                   | CLKOUT                | u_DDR3_50H/ioclk_gate_clk      |  ---                            |  ---            |  ---                     | (74,74,46,46)                | 1               | 0                   
| u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv                                          | CLKDIV             | core_clk                                              | CLK                  | clkbufg_0/gopclkbufg                                                   | CLKOUT                | ntclkbufg_0                    |  ---                            |  ---            | (0,4,4,89)               | (4,4,7,84)                   | 3701            | 0                   
| ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv                          | CLKDIV             | pixclk_in_camera                                      | CLK                  | clkbufg_5/gopclkbufg                                                   | CLKOUT                | ntclkbufg_5                    |  ---                            |  ---            |  ---                     |  ---                         | 154             | 0                   
| ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv                          | CLKDIV             | pixclk_in_camera_1                                    | CLK                  | clkbufg_4/gopclkbufg                                                   | CLKOUT                | ntclkbufg_4                    |  ---                            |  ---            |  ---                     |  ---                         | 154             | 0                   
| cmos2_pclk_ibuf/opit_1                                                     | OUT                | nt_cmos2_pclk                                         | CLK                  | clkbufg_8/gopclkbufg                                                   | CLKOUT                | ntclkbufg_8                    |  ---                            |  ---            |  ---                     |  ---                         | 40              | 0                   
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Source Constraint Details:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                                | Source Pin         | Source-Load Net                                       | Clock Region Of Source Site     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll     | CLKOUT0            | video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft     | (X0,Y2)                         | PLL_158_303     | 1                      | 0                          
| u_pll/u_pll_e3/goppll                                                      | CLKOUT3            | nt_pixclk_out                                         | (X0,Y0)                         | PLL_158_55      | 1                      | 1                          
| u_pll/u_pll_e3/goppll                                                      | CLKOUT1            | cfg_clk                                               | (X0,Y0)                         | PLL_158_55      | 1                      | 0                          
| u_hsst_ddr/U_INST/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst                       | TCLK2FABRIC[2]     | pixclk_in_hsst                                        | (X0,Y2)                         | HSST_88_340     | 1                      | 0                          
| pixclk_in_ibuf/opit_1                                                      | INCK               | _N22                                                  | (X1,Y0)                         | IOL_163_6       | 1                      | 0                          
| sys_clk_ibuf/opit_1                                                        | INCK               | _N24                                                  | (X1,Y1)                         | IOL_327_210     | 1                      | 0                          
| cmos1_pclk_ibuf/opit_1                                                     | INCK               | _N23                                                  | (X1,Y0)                         | IOL_171_6       | 2                      | 0                          
| u_pll/u_pll_e3/goppll                                                      | CLKOUT2            | clk_25M                                               | (X0,Y0)                         | PLL_158_55      | 1                      | 0                          
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll                            | CLKOUT1            | u_DDR3_50H/ioclk_gate_clk_pll                         | (X0,Y1)                         | PLL_158_199     | 1                      | 0                          
| u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv                                          | CLKDIV             | core_clk                                              |  ---                            |  ---            | 1                      | 0                          
| ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv                          | CLKDIV             | pixclk_in_camera                                      |  ---                            |  ---            | 1                      | 0                          
| ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv                          | CLKDIV             | pixclk_in_camera_1                                    |  ---                            |  ---            | 1                      | 0                          
| cmos2_pclk_ibuf/opit_1                                                     | OUT                | nt_cmos2_pclk                                         | (X0,Y0)                         | IOL_39_6        | 2                      | 0                          
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

IO Clock Buffer Constraint Details:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                        | Source Pin     | Source-Buffer Net     | Buffer Input Pin     | Buffer  Name                                           | Buffer Output Pin     | Buffer-Load Net                            | Clock Region Of Buffer Site     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_0          | CLK                  | u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate                 | OUT                   | u_DDR3_50H/ioclk [1]                       |  ---                            |  ---            | (0,4,32,51)              | (4,4,37,44)                  | 19              | 0                   
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_0          | CLK                  | u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate                 | OUT                   | u_DDR3_50H/ioclk [0]                       |  ---                            |  ---            | (4,4,74,84)              | (4,4,74,84)                  | 2               | 0                   
| u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_1          | CLK                  | u_DDR3_50H/I_GTP_IOCLKBUF_2/gopclkgate                 | OUT                   | u_DDR3_50H/ioclk [2]                       |  ---                            |  ---            | (4,4,7,24)               | (4,4,7,24)                   | 2               | 0                   
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_0          | CLK                  | clkgate_10/gopclkgate                                  | OUT                   | ntclkgate_0                                |  ---                            |  ---            |  ---                     |  ---                         | 0               | 1                   
| cmos1_pclk_ibuf/opit_1                              | INCK           | _N23                  | CLK                  | ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate     | OUT                   | ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF     |  ---                            |  ---            |  ---                     |  ---                         | 0               | 1                   
| cmos2_pclk_ibuf/opit_1                              | OUT            | nt_cmos2_pclk         | CLK                  | ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate     | OUT                   | ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF     |  ---                            |  ---            |  ---                     |  ---                         | 0               | 1                   
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

IO Clock Source Constraint Details:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                         | Source Pin     | Source-Load Net     | Clock Region Of Source Site     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_0        | (X0,Y1)                         | PLL_158_199     | 3                      | 0                          
| u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_1        | (X0,Y1)                         | PLL_158_179     | 1                      | 0                          
| cmos1_pclk_ibuf/opit_1                              | INCK           | _N23                | (X1,Y0)                         | IOL_171_6       | 2                      | 0                          
| cmos2_pclk_ibuf/opit_1                              | OUT            | nt_cmos2_pclk       | (X0,Y0)                         | IOL_39_6        | 2                      | 0                          
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Buffer:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                               | Source  Pin        | Source-Buffer Net                                     | Buffer Input Pin     | Buffer  Name                                                           | Buffer Output Pin     | Buffer-Load Net                | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv                                          | CLKDIV             | core_clk                                              | CLK                  | clkbufg_0/gopclkbufg                                                   | CLKOUT                | ntclkbufg_0                    | USCM_84_117     | (0,2,4,89)               | (4,116,3,88)                 | 3701            | 0                   
| u_pll/u_pll_e3/goppll                                                      | CLKOUT3            | nt_pixclk_out                                         | CLK                  | clkbufg_1/gopclkbufg                                                   | CLKOUT                | ntclkbufg_1                    | USCM_84_109     | (162,164,27,67)          | (88,136,19,73)               | 319             | 0                   
| u_pll/u_pll_e3/goppll                                                      | CLKOUT1            | cfg_clk                                               | CLK                  | clkbufg_2/gopclkbufg                                                   | CLKOUT                | ntclkbufg_2                    | USCM_84_110     |  ---                     | (93,122,7,56)                | 237             | 0                   
| u_hsst_ddr/U_INST/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst                       | TCLK2FABRIC[2]     | pixclk_in_hsst                                        | CLK                  | clkbufg_3/gopclkbufg                                                   | CLKOUT                | ntclkbufg_3                    | USCM_84_111     |  ---                     | (14,77,13,82)                | 164             | 4                   
| ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv                          | CLKDIV             | pixclk_in_camera_1                                    | CLK                  | clkbufg_4/gopclkbufg                                                   | CLKOUT                | ntclkbufg_4                    | USCM_84_119     |  ---                     | (14,70,8,63)                 | 154             | 0                   
| ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv                          | CLKDIV             | pixclk_in_camera                                      | CLK                  | clkbufg_5/gopclkbufg                                                   | CLKOUT                | ntclkbufg_5                    | USCM_84_118     |  ---                     | (28,116,3,68)                | 154             | 0                   
| pixclk_in_ibuf/opit_1                                                      | INCK               | _N22                                                  | CLK                  | clkbufg_6/gopclkbufg                                                   | CLKOUT                | ntclkbufg_6                    | USCM_84_112     |  ---                     | (28,90,3,88)                 | 103             | 0                   
| cmos1_pclk_ibuf/opit_1                                                     | INCK               | _N23                                                  | CLK                  | clkbufg_7/gopclkbufg                                                   | CLKOUT                | ntclkbufg_7                    | USCM_84_114     |  ---                     | (55,86,15,25)                | 40              | 0                   
| cmos2_pclk_ibuf/opit_1                                                     | OUT                | nt_cmos2_pclk                                         | CLK                  | clkbufg_8/gopclkbufg                                                   | CLKOUT                | ntclkbufg_8                    | USCM_84_120     |  ---                     | (18,55,12,27)                | 40              | 0                   
| u_pll/u_pll_e3/goppll                                                      | CLKOUT2            | clk_25M                                               | CLK                  | clkbufg_9/gopclkbufg                                                   | CLKOUT                | ntclkbufg_9                    | USCM_84_115     |  ---                     | (77,78,4,6)                  | 7               | 0                   
| sys_clk_ibuf/opit_1                                                        | INCK               | _N24                                                  | CLK                  | u_DDR3_50H/u_clkbufg/gopclkbufg                                        | CLKOUT                | u_DDR3_50H/pll_clkin           | USCM_84_113     |  ---                     | (11,79,37,47)                | 68              | 0                   
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll                            | CLKOUT1            | u_DDR3_50H/ioclk_gate_clk_pll                         | CLK                  | u_DDR3_50H/u_clkbufg_gate/gopclkbufg                                   | CLKOUT                | u_DDR3_50H/ioclk_gate_clk      | USCM_84_116     |  ---                     | (74,74,46,46)                | 1               | 0                   
| video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll     | CLKOUT0            | video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft     | CLK                  | video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg     | CLKOUT                | video_ethernet/gmii_rx_clk     | USCM_84_108     | (36,158,90,91)           | (23,142,27,80)               | 1865            | 0                   
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Source:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                                | Source  Pin        | Source-Load Net                                       | Source Site         | Clock Buffer Loads     | Non-Clock Buffer Loads     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv                                          | CLKDIV             | core_clk                                              | IOCKDIV_6_323       | 1                      | 0                          
| u_pll/u_pll_e3/goppll                                                      | CLKOUT3            | nt_pixclk_out                                         | PLL_158_55          | 1                      | 1                          
| u_pll/u_pll_e3/goppll                                                      | CLKOUT1            | cfg_clk                                               | PLL_158_55          | 1                      | 0                          
| u_hsst_ddr/U_INST/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst                       | TCLK2FABRIC[2]     | pixclk_in_hsst                                        | HSST_88_340         | 1                      | 0                          
| ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv                          | CLKDIV             | pixclk_in_camera_1                                    | IOCKDIV_326_323     | 1                      | 0                          
| ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv                          | CLKDIV             | pixclk_in_camera                                      | IOCKDIV_86_21       | 1                      | 0                          
| pixclk_in_ibuf/opit_1                                                      | INCK               | _N22                                                  | IOL_163_6           | 1                      | 0                          
| cmos1_pclk_ibuf/opit_1                                                     | INCK               | _N23                                                  | IOL_171_6           | 2                      | 0                          
| cmos2_pclk_ibuf/opit_1                                                     | OUT                | nt_cmos2_pclk                                         | IOL_39_6            | 2                      | 0                          
| u_pll/u_pll_e3/goppll                                                      | CLKOUT2            | clk_25M                                               | PLL_158_55          | 1                      | 0                          
| sys_clk_ibuf/opit_1                                                        | INCK               | _N24                                                  | IOL_327_210         | 1                      | 1                          
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll                            | CLKOUT1            | u_DDR3_50H/ioclk_gate_clk_pll                         | PLL_158_199         | 1                      | 0                          
| video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll     | CLKOUT0            | video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft     | PLL_158_303         | 1                      | 0                          
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for IO Clock Buffer:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                        | Source  Pin     | Source-Buffer Net     | Buffer Input Pin     | Buffer  Name                                           | Buffer Output Pin     | Buffer-Load Net                            | Buffer Site          | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_0          | CLK                  | clkgate_10/gopclkgate                                  | OUT                   | ntclkgate_0                                | IOCKGATE_6_322       |  ---                     | (5,5,77,77)                  | 0               | 1                   
| cmos1_pclk_ibuf/opit_1                              | INCK            | _N23                  | CLK                  | ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate     | OUT                   | ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF     | IOCKGATE_86_20       |  ---                     | (43,43,6,6)                  | 0               | 1                   
| cmos2_pclk_ibuf/opit_1                              | OUT             | nt_cmos2_pclk         | CLK                  | ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate     | OUT                   | ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF     | IOCKGATE_326_322     |  ---                     | (160,160,78,78)              | 0               | 1                   
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_0          | CLK                  | u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate                 | OUT                   | u_DDR3_50H/ioclk [0]                       | IOCKGATE_6_312       |  ---                     | (4,4,74,84)                  | 2               | 0                   
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_0          | CLK                  | u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate                 | OUT                   | u_DDR3_50H/ioclk [1]                       | IOCKGATE_6_188       | (0,2,32,51)              | (4,5,37,45)                  | 19              | 0                   
| u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_1          | CLK                  | u_DDR3_50H/I_GTP_IOCLKBUF_2/gopclkgate                 | OUT                   | u_DDR3_50H/ioclk [2]                       | IOCKGATE_6_64        |  ---                     | (4,4,7,24)                   | 2               | 0                   
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for IO Clock Source:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                         | Source  Pin     | Source-Load Net     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_0        | PLL_158_199     | 3                      | 0                          
| cmos1_pclk_ibuf/opit_1                              | INCK            | _N23                | IOL_171_6       | 2                      | 0                          
| cmos2_pclk_ibuf/opit_1                              | OUT             | nt_cmos2_pclk       | IOL_39_6        | 2                      | 0                          
| u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_1        | PLL_158_179     | 1                      | 0                          
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

