$date
	Sat May 26 11:08:08 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$scope module masterD $end
$var wire 1 ! clk $end
$var wire 1 " d $end
$var wire 1 # notD $end
$var wire 1 $ q $end
$var wire 1 % r $end
$var wire 1 & rWithReset $end
$var wire 1 ' reset $end
$var wire 1 ( s $end
$scope module sr $end
$var wire 1 $ q $end
$var wire 1 ) qBar $end
$var wire 1 & r $end
$var wire 1 ( s $end
$upscope $end
$upscope $end
$upscope $end
$scope module test $end
$scope module slaveD $end
$var wire 1 * clk $end
$var wire 1 $ d $end
$var wire 1 + notD $end
$var wire 1 , q $end
$var wire 1 - r $end
$var wire 1 . rWithReset $end
$var wire 1 ' reset $end
$var wire 1 / s $end
$scope module sr $end
$var wire 1 , q $end
$var wire 1 0 qBar $end
$var wire 1 . r $end
$var wire 1 / s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
10
0/
1.
1-
0,
1+
1*
1)
0(
1'
1&
0%
0$
1#
0"
0!
$end
#3
00
1,
0.
0-
0+
1/
1$
0&
0'
#4
0#
1"
#5
0)
10
1(
0/
1!
0*
#10
1)
00
0(
1/
0!
1*
#15
1+
0$
1&
10
1%
0/
1!
1#
0*
0"
#20
00
0+
1/
1$
1,
0&
0.
0%
0-
0!
1*
#21
0#
1"
#23
1#
0"
#25
1+
0$
1&
10
1%
0/
1!
0*
#29
0)
0+
1$
0&
0%
0#
1(
1"
#30
1)
00
0(
1/
0!
1*
#34
1#
0"
#35
1+
0$
1&
10
1%
0/
1!
0*
#40
00
0+
1/
1$
1,
0&
0.
0%
0-
0!
0#
0(
1*
1"
#45
0)
10
1(
0/
1!
0*
#50
1-
1+
0$
1)
0(
0,
0/
0!
1&
1.
1*
1'
#55
1(
0-
1!
0*
#60
0(
1-
0!
1*
