INFO: [VRFC 10-163] Analyzing VHDL file "J:/Kody/vhdl/IUP_Laby/VGA/VGA.srcs/sources_1/new/timing_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'timing_clk'
