Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: DC_Toplevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DC_Toplevel.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DC_Toplevel"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : DC_Toplevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/robert/UMD_RISC-16G5/DataTest/DataContentionTest/DC_CTL.vhd" in Library work.
Entity <dc_ctl> compiled.
Entity <dc_ctl> (Architecture <combinational>) compiled.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/DataTest/DataContentionTest/PipelineRegisters.vhd" in Library work.
Architecture behavioral of Entity pipelineregisters is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/DataTest/DataContentionTest/DC_Toplevel.vhd" in Library work.
Architecture structural of Entity dc_toplevel is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <DC_Toplevel> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <DC_CTL> in library <work> (architecture <Combinational>).

Analyzing hierarchy for entity <PipelineRegisters> in library <work> (architecture <Behavioral>) with generics.
	dataWidth = 4


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <DC_Toplevel> in library <work> (Architecture <structural>).
Entity <DC_Toplevel> analyzed. Unit <DC_Toplevel> generated.

Analyzing Entity <DC_CTL> in library <work> (Architecture <Combinational>).
WARNING:Xst:819 - "/home/robert/UMD_RISC-16G5/DataTest/DataContentionTest/DC_CTL.vhd" line 65: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <OP1>
Entity <DC_CTL> analyzed. Unit <DC_CTL> generated.

Analyzing generic Entity <PipelineRegisters> in library <work> (Architecture <Behavioral>).
	dataWidth = 4
WARNING:Xst:819 - "/home/robert/UMD_RISC-16G5/DataTest/DataContentionTest/PipelineRegisters.vhd" line 33: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Ena>
Entity <PipelineRegisters> analyzed. Unit <PipelineRegisters> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <DC_CTL>.
    Related source file is "/home/robert/UMD_RISC-16G5/DataTest/DataContentionTest/DC_CTL.vhd".
    Found 2-bit register for signal <OP1>.
    Found 4-bit comparator equal for signal <OP1$cmp_eq0000> created at line 68.
    Found 4-bit comparator equal for signal <OP1$cmp_eq0001> created at line 69.
    Found 4-bit comparator equal for signal <OP1$cmp_eq0002> created at line 71.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <DC_CTL> synthesized.


Synthesizing Unit <PipelineRegisters>.
    Related source file is "/home/robert/UMD_RISC-16G5/DataTest/DataContentionTest/PipelineRegisters.vhd".
    Found 4-bit register for signal <Dout>.
    Found 4-bit register for signal <DataOutSignal>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <PipelineRegisters> synthesized.


Synthesizing Unit <DC_Toplevel>.
    Related source file is "/home/robert/UMD_RISC-16G5/DataTest/DataContentionTest/DC_Toplevel.vhd".
WARNING:Xst:653 - Signal <RESET> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ENABLE> is used but never assigned. This sourceless signal will be automatically connected to value 1.
    Found 4-bit 4-to-1 multiplexer for signal <MUXED>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <DC_Toplevel> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 13
 2-bit register                                        : 1
 4-bit register                                        : 12
# Comparators                                          : 3
 4-bit comparator equal                                : 3
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 50
 Flip-Flops                                            : 50
# Comparators                                          : 3
 4-bit comparator equal                                : 3
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <DC_Toplevel> ...

Optimizing unit <DC_CTL> ...

Optimizing unit <PipelineRegisters> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DC_Toplevel, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 50
 Flip-Flops                                            : 50

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : DC_Toplevel.ngr
Top Level Output File Name         : DC_Toplevel
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 24
#      GND                         : 1
#      LUT2                        : 2
#      LUT2_L                      : 1
#      LUT3                        : 8
#      LUT4                        : 4
#      LUT4_D                      : 3
#      MUXF5                       : 4
#      VCC                         : 1
# FlipFlops/Latches                : 50
#      FDCE_1                      : 24
#      FDE                         : 24
#      FDRS                        : 1
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 8
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       33  out of   4656     0%  
 Number of Slice Flip Flops:             50  out of   9312     0%  
 Number of 4 input LUTs:                 18  out of   9312     0%  
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    232     7%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 50    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
ADR1_Reg/Dout_and0000(XST_GND:G)   | NONE(ADR1_Reg/Dout_0)  | 24    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.756ns (Maximum Frequency: 114.207MHz)
   Minimum input arrival time before clock: 5.245ns
   Maximum output required time after clock: 4.394ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 8.756ns (frequency: 114.207MHz)
  Total number of paths / destination ports: 88 / 49
-------------------------------------------------------------------------
Delay:               4.378ns (Levels of Logic = 2)
  Source:            ADR1_Reg/Dout_3 (FF)
  Destination:       HOUSTON/OP1_0 (FF)
  Source Clock:      CLK falling
  Destination Clock: CLK rising

  Data Path: ADR1_Reg/Dout_3 to HOUSTON/OP1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           3   0.591   0.566  ADR1_Reg/Dout_3 (ADR1_Reg/Dout_3)
     LUT4:I2->O            1   0.704   0.455  HOUSTON/OP1_cmp_eq0000453 (HOUSTON/OP1_cmp_eq0000453)
     LUT4:I2->O            2   0.704   0.447  HOUSTON/OP1_cmp_eq0000454 (HOUSTON/OP1_cmp_eq0000)
     FDS:S                     0.911          HOUSTON/OP1_0
    ----------------------------------------
    Total                      4.378ns (2.910ns logic, 1.468ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 32 / 13
-------------------------------------------------------------------------
Offset:              5.245ns (Levels of Logic = 3)
  Source:            ADR<3> (PAD)
  Destination:       HOUSTON/OP1_1 (FF)
  Destination Clock: CLK rising

  Data Path: ADR<3> to HOUSTON/OP1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  ADR_3_IBUF (ADR_3_IBUF)
     LUT4:I0->O            2   0.704   0.526  HOUSTON/OP1_cmp_eq0001453 (HOUSTON/OP1_cmp_eq0001453)
     LUT2:I1->O            1   0.704   0.420  HOUSTON/OP1_cmp_eq0001454 (HOUSTON/OP1_cmp_eq0001)
     FDRS:S                    0.911          HOUSTON/OP1_1
    ----------------------------------------
    Total                      5.245ns (3.537ns logic, 1.708ns route)
                                       (67.4% logic, 32.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.394ns (Levels of Logic = 1)
  Source:            DC1_Reg/Dout_3 (FF)
  Destination:       DATA_OUT<7> (PAD)
  Source Clock:      CLK falling

  Data Path: DC1_Reg/Dout_3 to DATA_OUT<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           3   0.591   0.531  DC1_Reg/Dout_3 (DC1_Reg/Dout_3)
     OBUF:I->O                 3.272          DATA_OUT_7_OBUF (DATA_OUT<7>)
    ----------------------------------------
    Total                      4.394ns (3.863ns logic, 0.531ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.59 secs
 
--> 


Total memory usage is 511272 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    0 (   0 filtered)

