ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.fputc,"ax",%progbits
  20              		.align	1
  21              		.global	fputc
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	fputc:
  27              	.LVL0:
  28              	.LFB332:
  29              		.file 1 "Core/Inc/Serial.h"
   1:Core/Inc/Serial.h **** /**
   2:Core/Inc/Serial.h ****  * @file Serial.h
   3:Core/Inc/Serial.h ****  * @author Leo Liu
   4:Core/Inc/Serial.h ****  * @brief Serial Communication with Laptop
   5:Core/Inc/Serial.h ****  * @version 1.0
   6:Core/Inc/Serial.h ****  * @date 2023-10-31
   7:Core/Inc/Serial.h ****  * 
   8:Core/Inc/Serial.h ****  * @copyright Copyright (c) 2023
   9:Core/Inc/Serial.h ****  * 
  10:Core/Inc/Serial.h ****  */
  11:Core/Inc/Serial.h **** 
  12:Core/Inc/Serial.h **** #ifndef __SERIAL_H
  13:Core/Inc/Serial.h **** #define __SERIAL_H
  14:Core/Inc/Serial.h ****  
  15:Core/Inc/Serial.h **** #include <stdio.h>
  16:Core/Inc/Serial.h **** #include <stdint.h>
  17:Core/Inc/Serial.h **** #include "usart.h"
  18:Core/Inc/Serial.h **** 
  19:Core/Inc/Serial.h **** int fputc(int ch, FILE *f)
  20:Core/Inc/Serial.h **** {
  30              		.loc 1 20 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 8
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 20 1 is_stmt 0 view .LVU1
  35 0000 00B5     		push	{lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 4
  38              		.cfi_offset 14, -4
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 2


  39 0002 83B0     		sub	sp, sp, #12
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 16
  42 0004 0190     		str	r0, [sp, #4]
  21:Core/Inc/Serial.h **** 	HAL_UART_Transmit(&huart3,(uint8_t*)&ch,1,0xFFFF);
  43              		.loc 1 21 2 is_stmt 1 view .LVU2
  44 0006 4FF6FF73 		movw	r3, #65535
  45 000a 0122     		movs	r2, #1
  46 000c 01A9     		add	r1, sp, #4
  47              	.LVL1:
  48              		.loc 1 21 2 is_stmt 0 view .LVU3
  49 000e 0348     		ldr	r0, .L3
  50              	.LVL2:
  51              		.loc 1 21 2 view .LVU4
  52 0010 FFF7FEFF 		bl	HAL_UART_Transmit
  53              	.LVL3:
  22:Core/Inc/Serial.h **** 	return ch;
  54              		.loc 1 22 2 is_stmt 1 view .LVU5
  23:Core/Inc/Serial.h **** }
  55              		.loc 1 23 1 is_stmt 0 view .LVU6
  56 0014 0198     		ldr	r0, [sp, #4]
  57 0016 03B0     		add	sp, sp, #12
  58              	.LCFI2:
  59              		.cfi_def_cfa_offset 4
  60              		@ sp needed
  61 0018 5DF804FB 		ldr	pc, [sp], #4
  62              	.L4:
  63              		.align	2
  64              	.L3:
  65 001c 00000000 		.word	huart3
  66              		.cfi_endproc
  67              	.LFE332:
  69              		.section	.text.HAL_FDCAN_RxFifo0Callback,"ax",%progbits
  70              		.align	1
  71              		.global	HAL_FDCAN_RxFifo0Callback
  72              		.syntax unified
  73              		.thumb
  74              		.thumb_func
  76              	HAL_FDCAN_RxFifo0Callback:
  77              	.LVL4:
  78              	.LFB335:
  79              		.file 2 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 3


  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "adc.h"
  22:Core/Src/main.c **** #include "dma.h"
  23:Core/Src/main.c **** #include "fdcan.h"
  24:Core/Src/main.c **** #include "tim.h"
  25:Core/Src/main.c **** #include "usart.h"
  26:Core/Src/main.c **** #include "gpio.h"
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  30:Core/Src/main.c **** #include "supercap.h"
  31:Core/Src/main.c **** #include <stdio.h>
  32:Core/Src/main.c **** #include "Serial.h"
  33:Core/Src/main.c **** #include "Kalman_Filter.h"
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** #define MAX_CAP_VOLTAGE 2820 //24V in 12 bits
  36:Core/Src/main.c **** #define MAX_CURRENT 2202 //1A in 12 bits
  37:Core/Src/main.c **** #define MIN_CURRENT 2047 //0A in 12 bits
  38:Core/Src/main.c **** #define MAX_DUTY 278
  39:Core/Src/main.c **** #define MIN_DUTY 22
  40:Core/Src/main.c **** #define V_1V65 2047 //1.65V in 12 bits
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* USER CODE END Includes */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  46:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE END PTD */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  51:Core/Src/main.c **** /* USER CODE BEGIN PD */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* USER CODE END PD */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  56:Core/Src/main.c **** /* USER CODE BEGIN PM */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* USER CODE END PM */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* USER CODE BEGIN PV */
  63:Core/Src/main.c ****   uint16_t supercap_ADC1[2];
  64:Core/Src/main.c ****   uint16_t supercap_ADC2[3];
  65:Core/Src/main.c ****   uint16_t supercap_ADC3[3];
  66:Core/Src/main.c **** 	uint16_t supercap_ADC4[2];
  67:Core/Src/main.c **** 	
  68:Core/Src/main.c **** 	uint16_t supercap_max_power_current;
  69:Core/Src/main.c **** 	uint16_t supercap_max_power_STM32;
  70:Core/Src/main.c **** 
  71:Core/Src/main.c ****   _ADC_Sample_t C_left = {0};
  72:Core/Src/main.c ****   _ADC_Sample_t C_sys = {0};
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 4


  73:Core/Src/main.c ****   _ADC_Sample_t C_right = {0};
  74:Core/Src/main.c ****   _ADC_Sample_t V_sys_op = {0};
  75:Core/Src/main.c ****   _ADC_Sample_t V_cap_op = {0};
  76:Core/Src/main.c ****   _ADC_Sample_t V_cap = {0}; //V_right
  77:Core/Src/main.c ****   _ADC_Sample_t V_bat = {0}; //V_left
  78:Core/Src/main.c ****   _ADC_Sample_t V_sys = {0};
  79:Core/Src/main.c **** 	_ADC_Sample_t V_1V6 = {0};
  80:Core/Src/main.c **** 	_ADC_Sample_t ADC4_12 = {0};
  81:Core/Src/main.c **** 	
  82:Core/Src/main.c ****   _Supercap_PID_Controller_t PID_45W_loop;
  83:Core/Src/main.c ****   _Supercap_PID_Controller_t PID_n7A_loop;
  84:Core/Src/main.c ****   _Supercap_PID_Controller_t PID_7A_loop;
  85:Core/Src/main.c **** 	_Supercap_PID_Controller_t PID_voltage_loop;
  86:Core/Src/main.c **** 	
  87:Core/Src/main.c **** 	uint8_t FDCAN_Notification_flag;
  88:Core/Src/main.c **** 	uint8_t FDCAN_R_data;
  89:Core/Src/main.c **** 	uint8_t TxData[1];
  90:Core/Src/main.c **** 	
  91:Core/Src/main.c ****   enum _CAP_STATE_T CAP_STATE;
  92:Core/Src/main.c **** 	
  93:Core/Src/main.c **** 	float temp2;
  94:Core/Src/main.c **** 	float supercap_target_voltage;
  95:Core/Src/main.c **** 	uint16_t temp_counter;
  96:Core/Src/main.c **** 	uint32_t TIM3_AUTORELOAD_over100;
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   uint8_t Robot_power_from_REF;
  99:Core/Src/main.c **** 
 100:Core/Src/main.c **** 	
 101:Core/Src/main.c **** 	uint32_t debug_counter;
 102:Core/Src/main.c **** 
 103:Core/Src/main.c **** /* USER CODE END PV */
 104:Core/Src/main.c **** 
 105:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
 106:Core/Src/main.c **** void SystemClock_Config(void);
 107:Core/Src/main.c **** /* USER CODE BEGIN PFP */
 108:Core/Src/main.c **** //void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc1)
 109:Core/Src/main.c **** //{
 110:Core/Src/main.c **** //  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 111:Core/Src/main.c **** //}
 112:Core/Src/main.c **** /* USER CODE END PFP */
 113:Core/Src/main.c **** 
 114:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 115:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 116:Core/Src/main.c **** 
 117:Core/Src/main.c **** typedef struct {
 118:Core/Src/main.c ****     float data[8];
 119:Core/Src/main.c ****     unsigned char tail[4];
 120:Core/Src/main.c **** } DataPacket;
 121:Core/Src/main.c **** 
 122:Core/Src/main.c **** DataPacket data_packet = {
 123:Core/Src/main.c ****     .data = {1.1f, 2.2f, 3.3f, 4.4f, 5.5f, 6.6f, 7.7f, 8.8f},
 124:Core/Src/main.c ****     .tail = {0x00, 0x00, 0x80, 0x7f}
 125:Core/Src/main.c **** };
 126:Core/Src/main.c **** 
 127:Core/Src/main.c **** /* USER CODE END 0 */
 128:Core/Src/main.c **** 
 129:Core/Src/main.c **** /**
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 5


 130:Core/Src/main.c ****   * @brief  The application entry point.
 131:Core/Src/main.c ****   * @retval int
 132:Core/Src/main.c ****   */
 133:Core/Src/main.c **** int main(void)
 134:Core/Src/main.c **** {
 135:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 136:Core/Src/main.c ****   
 137:Core/Src/main.c ****   char tail[4] = {0x00, 0x00, 0x80, 0x7f};
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****   C_left.sample = &supercap_ADC1[0];
 140:Core/Src/main.c ****   C_sys.sample = &supercap_ADC1[1];
 141:Core/Src/main.c ****   C_right.sample = &supercap_ADC3[2];
 142:Core/Src/main.c ****   V_sys_op.sample = &supercap_ADC2[0];
 143:Core/Src/main.c ****   V_cap_op.sample = &supercap_ADC2[1];
 144:Core/Src/main.c ****   V_cap.sample = &supercap_ADC2[2];
 145:Core/Src/main.c ****   V_bat.sample = &supercap_ADC3[0];
 146:Core/Src/main.c ****   V_sys.sample = &supercap_ADC3[1];
 147:Core/Src/main.c **** 	V_1V6.sample = &supercap_ADC4[0];
 148:Core/Src/main.c **** 	ADC4_12.sample = &supercap_ADC4[1];
 149:Core/Src/main.c **** 	
 150:Core/Src/main.c **** 	float temp;
 151:Core/Src/main.c ****   float data_array[7];
 152:Core/Src/main.c ****   /* USER CODE END 1 */
 153:Core/Src/main.c **** 
 154:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 155:Core/Src/main.c **** 
 156:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 157:Core/Src/main.c ****   HAL_Init();
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****   /* USER CODE END Init */
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****   /* Configure the system clock */
 164:Core/Src/main.c ****   SystemClock_Config();
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 167:Core/Src/main.c **** 
 168:Core/Src/main.c ****   /* USER CODE END SysInit */
 169:Core/Src/main.c **** 
 170:Core/Src/main.c **** 		/* Initialize all configured peripherals */
 171:Core/Src/main.c **** 		MX_GPIO_Init();
 172:Core/Src/main.c **** 		MX_DMA_Init();
 173:Core/Src/main.c **** 		MX_ADC1_Init();
 174:Core/Src/main.c **** 		MX_ADC2_Init();
 175:Core/Src/main.c **** 		MX_TIM1_Init();
 176:Core/Src/main.c **** 		MX_USART1_UART_Init();
 177:Core/Src/main.c **** 		MX_USART2_UART_Init();
 178:Core/Src/main.c **** 		MX_USART3_UART_Init();
 179:Core/Src/main.c **** 		MX_TIM3_Init();
 180:Core/Src/main.c **** 		MX_TIM4_Init();
 181:Core/Src/main.c **** 		MX_ADC4_Init();
 182:Core/Src/main.c **** 		MX_FDCAN1_Init();
 183:Core/Src/main.c **** 		MX_ADC5_Init();
 184:Core/Src/main.c **** 		MX_ADC3_Init();
 185:Core/Src/main.c **** 		MX_TIM2_Init();
 186:Core/Src/main.c **** 		MX_TIM5_Init();
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 6


 187:Core/Src/main.c **** 		MX_TIM6_Init();
 188:Core/Src/main.c **** 		/* USER CODE BEGIN 2 */
 189:Core/Src/main.c **** 		supercap_max_power_STM32 = 45;
 190:Core/Src/main.c **** 		supercap_max_power_current = CURRENT_LIMIT;
 191:Core/Src/main.c ****     Update_Current(supercap_max_power_STM32, 45);
 192:Core/Src/main.c **** 		
 193:Core/Src/main.c **** 		// Configure FDCAN1 TX header
 194:Core/Src/main.c **** 		TxHeader.Identifier =	 0x2c7;
 195:Core/Src/main.c **** 		TxHeader.IdType = FDCAN_STANDARD_ID;
 196:Core/Src/main.c **** 		TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 197:Core/Src/main.c **** 		TxHeader.DataLength = FDCAN_DLC_BYTES_1;
 198:Core/Src/main.c **** 		TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 199:Core/Src/main.c **** 		TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 200:Core/Src/main.c **** 		TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 201:Core/Src/main.c **** 		TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 202:Core/Src/main.c **** 		TxHeader.MessageMarker = 0;
 203:Core/Src/main.c **** 		
 204:Core/Src/main.c **** 		FDCAN1_RXFilter.IdType = FDCAN_STANDARD_ID;
 205:Core/Src/main.c **** 		FDCAN1_RXFilter.FilterIndex = 0;
 206:Core/Src/main.c **** 		//FDCAN1_RXFilter.FilterType = FDCAN_FILTER_RANGE_NO_EIDM;
 207:Core/Src/main.c **** 		FDCAN1_RXFilter.FilterType = FDCAN_FILTER_MASK;
 208:Core/Src/main.c **** 		FDCAN1_RXFilter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 209:Core/Src/main.c **** 		//FDCAN1_RXFilter.FilterType = FDCAN_FILTER_DUAL;
 210:Core/Src/main.c **** 		FDCAN1_RXFilter.FilterID1 = 0x100;
 211:Core/Src/main.c **** 		FDCAN1_RXFilter.FilterID2 = 0x7FF;
 212:Core/Src/main.c **** 
 213:Core/Src/main.c **** 
 214:Core/Src/main.c **** 		HAL_FDCAN_ConfigFilter(&hfdcan1, &FDCAN1_RXFilter);
 215:Core/Src/main.c **** 		//HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_REJECT, FDCAN_REJECT, ENABLE, ENABLE);
 216:Core/Src/main.c **** 		HAL_FDCAN_Start(&hfdcan1);
 217:Core/Src/main.c **** 		
 218:Core/Src/main.c **** 		HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE,0);
 219:Core/Src/main.c **** 
 220:Core/Src/main.c **** 	
 221:Core/Src/main.c **** 	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 222:Core/Src/main.c **** 	HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 223:Core/Src/main.c **** 	HAL_ADCEx_Calibration_Start(&hadc3, ADC_SINGLE_ENDED);
 224:Core/Src/main.c **** 	HAL_ADCEx_Calibration_Start(&hadc4, ADC_SINGLE_ENDED);
 225:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc1, (uint32_t*)supercap_ADC1, 2);
 226:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc2, (uint32_t*)supercap_ADC2, 3);
 227:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc3, (uint32_t*)supercap_ADC3, 3);
 228:Core/Src/main.c **** 	HAL_ADC_Start_DMA(&hadc4, (uint32_t*)supercap_ADC4, 2);
 229:Core/Src/main.c ****   HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&data_packet, 36);
 230:Core/Src/main.c ****   CAP_STATE = INIT;
 231:Core/Src/main.c **** 	HAL_TIM_Base_Start(&htim1);
 232:Core/Src/main.c **** 	HAL_TIM_Base_Start_IT(&htim6); //heart beat
 233:Core/Src/main.c ****   Supercap_AUX_Init();
 234:Core/Src/main.c **** 	
 235:Core/Src/main.c ****   int16_t notes1[] = {11, 11, 6, 5, 5, 1, 2, 3, 3, 2, 1, -6};
 236:Core/Src/main.c ****   for(int i = 0; i < 2; i++){
 237:Core/Src/main.c ****     Supercap_AUX_Buzzer(50, notes1[i]);
 238:Core/Src/main.c ****     HAL_Delay(50);
 239:Core/Src/main.c ****     Supercap_AUX_Buzzer(0, 0);
 240:Core/Src/main.c ****     HAL_Delay(5);
 241:Core/Src/main.c ****   }
 242:Core/Src/main.c ****   Supercap_AUX_Buzzer(0, 0);
 243:Core/Src/main.c **** 	
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 7


 244:Core/Src/main.c **** 	Supercap_Function_Init(&C_sys);
 245:Core/Src/main.c **** 	Supercap_Function_Init(&C_right);
 246:Core/Src/main.c **** 	Supercap_Function_Init(&ADC4_12);
 247:Core/Src/main.c **** 	Supercap_Function_Init(&C_left);
 248:Core/Src/main.c **** 	Supercap_Function_Init(&V_bat);
 249:Core/Src/main.c **** 	Supercap_Function_Init(&V_cap);
 250:Core/Src/main.c **** 
 251:Core/Src/main.c ****   Supercap_PID_Init(&PID_45W_loop, 0.00005f, 0.00005f, 0.00f, MAX_CAP_VOLTAGE, 0, 1000);
 252:Core/Src/main.c ****   Supercap_PID_Init(&PID_n7A_loop, -0.0f, -0.000004f, -0.0f, MAX_CAP_VOLTAGE, 0, 100);
 253:Core/Src/main.c ****   Supercap_PID_Init(&PID_7A_loop, -0.0f, -0.000004f, -0.0f, MAX_CAP_VOLTAGE, 0, 100);
 254:Core/Src/main.c **** 	Supercap_PID_Init(&PID_voltage_loop, 0.0001f, 0.000001f, 0.00f, MAX_DUTY, 65, 50);
 255:Core/Src/main.c **** 
 256:Core/Src/main.c ****   uint16_t notes2[] = {6, 5, 5, 1, 2, 3, 3, 2, 1, -6};
 257:Core/Src/main.c ****   for(int i = 0; i < 10; i++){
 258:Core/Src/main.c ****     Supercap_AUX_Buzzer(50, notes2[i]);
 259:Core/Src/main.c ****     HAL_Delay(50);
 260:Core/Src/main.c ****     Supercap_AUX_Buzzer(0, 0);
 261:Core/Src/main.c ****     HAL_Delay(5);
 262:Core/Src/main.c ****   }
 263:Core/Src/main.c ****   Supercap_AUX_Buzzer(0, 0);
 264:Core/Src/main.c **** 
 265:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim2);
 266:Core/Src/main.c **** 	HAL_Delay(250);
 267:Core/Src/main.c **** 
 268:Core/Src/main.c ****   uint16_t notes3[] = {1, 2, 3, 5, 5, 6, 5, 3, 3, 2, 1, 2, 5};
 269:Core/Src/main.c ****   for(int i = 0; i < 13; i++){
 270:Core/Src/main.c ****     Supercap_AUX_Buzzer(50, notes3[i]);
 271:Core/Src/main.c ****     HAL_Delay(50);
 272:Core/Src/main.c ****     Supercap_AUX_Buzzer(0, 0);
 273:Core/Src/main.c ****     HAL_Delay(5);
 274:Core/Src/main.c ****   }
 275:Core/Src/main.c ****   Supercap_AUX_Buzzer(0, 0); 
 276:Core/Src/main.c **** 	HAL_TIM_Base_Start_IT(&htim5);
 277:Core/Src/main.c **** 	
 278:Core/Src/main.c ****   /* USER CODE END 2 */
 279:Core/Src/main.c **** 
 280:Core/Src/main.c ****   /* Infinite loop */
 281:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 282:Core/Src/main.c ****   while (1)
 283:Core/Src/main.c ****   {
 284:Core/Src/main.c ****     /* USER CODE END WHILE */
 285:Core/Src/main.c **** 
 286:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 287:Core/Src/main.c ****     data_packet.data[0] = Supercap_ADC_to_Current_Funtion(C_right.real_value_12bits, 2047);
 288:Core/Src/main.c ****     data_packet.data[1] = Supercap_ADC_to_Voltage_Funtion(V_cap.real_value_12bits);
 289:Core/Src/main.c ****     data_packet.data[2] = Supercap_ADC_to_Current_Funtion(C_sys.real_value_12bits, 2047);
 290:Core/Src/main.c ****     data_packet.data[3] = Supercap_ADC_to_Voltage_Funtion(PID_7A_loop.output);
 291:Core/Src/main.c ****     //data_packet.data[3] = Supercap_ADC_to_Current_Funtion(C_left.real_value_12bits, 2047);
 292:Core/Src/main.c ****     data_packet.data[4] = Supercap_ADC_to_Voltage_Funtion(PID_45W_loop.output);
 293:Core/Src/main.c ****     //Robot_power_from_REF//
 294:Core/Src/main.c ****     //data_packet.data[4] = Robot_power_from_REF;
 295:Core/Src/main.c ****     //data_packet.data[5] = Supercap_ADC_to_Voltage_Funtion(PID_45W_loop.output);
 296:Core/Src/main.c ****     data_packet.data[5] = Supercap_ADC_to_Voltage_Funtion(PID_n7A_loop.output);
 297:Core/Src/main.c **** 		data_packet.data[6] = Supercap_ADC_to_Current_Funtion(supercap_max_power_current, 2047);
 298:Core/Src/main.c **** 		data_packet.data[7] = Supercap_ADC_to_Voltage_Funtion(supercap_target_voltage);//(float)supercap_
 299:Core/Src/main.c **** 		//bug report: I put data[5], So, the tail be removed
 300:Core/Src/main.c ****   }
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 8


 301:Core/Src/main.c ****   /* USER CODE END 3 */
 302:Core/Src/main.c **** }
 303:Core/Src/main.c **** 
 304:Core/Src/main.c **** /**
 305:Core/Src/main.c ****   * @brief System Clock Configuration
 306:Core/Src/main.c ****   * @retval None
 307:Core/Src/main.c ****   */
 308:Core/Src/main.c **** void SystemClock_Config(void)
 309:Core/Src/main.c **** {
 310:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 311:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 312:Core/Src/main.c **** 
 313:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 314:Core/Src/main.c ****   */
 315:Core/Src/main.c ****   HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 316:Core/Src/main.c **** 
 317:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 318:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 319:Core/Src/main.c ****   */
 320:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 321:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 322:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 323:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 324:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 325:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 326:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 75;
 327:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 328:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 329:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 330:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 331:Core/Src/main.c ****   {
 332:Core/Src/main.c ****     Error_Handler();
 333:Core/Src/main.c ****   }
 334:Core/Src/main.c **** 
 335:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 336:Core/Src/main.c ****   */
 337:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 338:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 339:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 340:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 341:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 342:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 343:Core/Src/main.c **** 
 344:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 345:Core/Src/main.c ****   {
 346:Core/Src/main.c ****     Error_Handler();
 347:Core/Src/main.c ****   }
 348:Core/Src/main.c **** }
 349:Core/Src/main.c **** 
 350:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 351:Core/Src/main.c **** void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs){
  80              		.loc 2 351 81 is_stmt 1 view -0
  81              		.cfi_startproc
  82              		@ args = 0, pretend = 0, frame = 16
  83              		@ frame_needed = 0, uses_anonymous_args = 0
  84              		.loc 2 351 81 is_stmt 0 view .LVU8
  85 0000 10B5     		push	{r4, lr}
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 9


  86              	.LCFI3:
  87              		.cfi_def_cfa_offset 8
  88              		.cfi_offset 4, -8
  89              		.cfi_offset 14, -4
  90 0002 84B0     		sub	sp, sp, #16
  91              	.LCFI4:
  92              		.cfi_def_cfa_offset 24
 352:Core/Src/main.c **** 	static FDCAN_RxHeaderTypeDef rx_header;
  93              		.loc 2 352 2 is_stmt 1 view .LVU9
 353:Core/Src/main.c ****   uint16_t can_rx_buff[8];
  94              		.loc 2 353 3 view .LVU10
 354:Core/Src/main.c **** 	HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &rx_header, can_rx_buff);
  95              		.loc 2 354 2 view .LVU11
  96 0004 114C     		ldr	r4, .L11
  97 0006 6B46     		mov	r3, sp
  98 0008 2246     		mov	r2, r4
  99 000a 4021     		movs	r1, #64
 100              	.LVL5:
 101              		.loc 2 354 2 is_stmt 0 view .LVU12
 102 000c FFF7FEFF 		bl	HAL_FDCAN_GetRxMessage
 103              	.LVL6:
 355:Core/Src/main.c **** 	if(*(&rx_header.Identifier) == 0x2c8){
 104              		.loc 2 355 2 is_stmt 1 view .LVU13
 105              		.loc 2 355 5 is_stmt 0 view .LVU14
 106 0010 2368     		ldr	r3, [r4]
 107              		.loc 2 355 4 view .LVU15
 108 0012 B3F5327F 		cmp	r3, #712
 109 0016 01D0     		beq	.L9
 110              	.L5:
 356:Core/Src/main.c ****     //HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &rx_header, can_rx_buff);
 357:Core/Src/main.c **** 		if (can_rx_buff[0] >= 30 && can_rx_buff[0]<= 120 && supercap_max_power_STM32 != can_rx_buff[0]){ 
 358:Core/Src/main.c **** 			Update_Current(supercap_max_power_STM32, can_rx_buff[0]);
 359:Core/Src/main.c **** 			supercap_max_power_STM32 = can_rx_buff[0];
 360:Core/Src/main.c **** 		}
 361:Core/Src/main.c **** 		if (can_rx_buff[0] < 30 || can_rx_buff[0] > 120){ //Out of range
 362:Core/Src/main.c **** 			//Update_Current(supercap_max_power_STM32, 45);
 363:Core/Src/main.c ****       //supercap_max_power_current = 45;
 364:Core/Src/main.c **** 		}
 365:Core/Src/main.c ****     Robot_power_from_REF = can_rx_buff[1];
 366:Core/Src/main.c **** 	}
 367:Core/Src/main.c **** }
 111              		.loc 2 367 1 view .LVU16
 112 0018 04B0     		add	sp, sp, #16
 113              	.LCFI5:
 114              		.cfi_remember_state
 115              		.cfi_def_cfa_offset 8
 116              		@ sp needed
 117 001a 10BD     		pop	{r4, pc}
 118              	.L9:
 119              	.LCFI6:
 120              		.cfi_restore_state
 357:Core/Src/main.c **** 			Update_Current(supercap_max_power_STM32, can_rx_buff[0]);
 121              		.loc 2 357 3 is_stmt 1 view .LVU17
 357:Core/Src/main.c **** 			Update_Current(supercap_max_power_STM32, can_rx_buff[0]);
 122              		.loc 2 357 18 is_stmt 0 view .LVU18
 123 001c BDF80010 		ldrh	r1, [sp]
 357:Core/Src/main.c **** 			Update_Current(supercap_max_power_STM32, can_rx_buff[0]);
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 10


 124              		.loc 2 357 28 view .LVU19
 125 0020 A1F11E03 		sub	r3, r1, #30
 126 0024 9BB2     		uxth	r3, r3
 357:Core/Src/main.c **** 			Update_Current(supercap_max_power_STM32, can_rx_buff[0]);
 127              		.loc 2 357 6 view .LVU20
 128 0026 5A2B     		cmp	r3, #90
 129 0028 03D8     		bhi	.L7
 357:Core/Src/main.c **** 			Update_Current(supercap_max_power_STM32, can_rx_buff[0]);
 130              		.loc 2 357 80 discriminator 1 view .LVU21
 131 002a 094B     		ldr	r3, .L11+4
 132 002c 1888     		ldrh	r0, [r3]
 357:Core/Src/main.c **** 			Update_Current(supercap_max_power_STM32, can_rx_buff[0]);
 133              		.loc 2 357 52 discriminator 1 view .LVU22
 134 002e 8142     		cmp	r1, r0
 135 0030 04D1     		bne	.L10
 136              	.L7:
 361:Core/Src/main.c **** 			//Update_Current(supercap_max_power_STM32, 45);
 137              		.loc 2 361 3 is_stmt 1 view .LVU23
 364:Core/Src/main.c ****     Robot_power_from_REF = can_rx_buff[1];
 138              		.loc 2 364 3 view .LVU24
 365:Core/Src/main.c **** 	}
 139              		.loc 2 365 5 view .LVU25
 365:Core/Src/main.c **** 	}
 140              		.loc 2 365 39 is_stmt 0 view .LVU26
 141 0032 BDF80220 		ldrh	r2, [sp, #2]
 365:Core/Src/main.c **** 	}
 142              		.loc 2 365 26 view .LVU27
 143 0036 074B     		ldr	r3, .L11+8
 144 0038 1A70     		strb	r2, [r3]
 145              		.loc 2 367 1 view .LVU28
 146 003a EDE7     		b	.L5
 147              	.L10:
 358:Core/Src/main.c **** 			supercap_max_power_STM32 = can_rx_buff[0];
 148              		.loc 2 358 4 is_stmt 1 view .LVU29
 149 003c FFF7FEFF 		bl	Update_Current
 150              	.LVL7:
 359:Core/Src/main.c **** 		}
 151              		.loc 2 359 4 view .LVU30
 359:Core/Src/main.c **** 		}
 152              		.loc 2 359 42 is_stmt 0 view .LVU31
 153 0040 BDF80020 		ldrh	r2, [sp]
 359:Core/Src/main.c **** 		}
 154              		.loc 2 359 29 view .LVU32
 155 0044 024B     		ldr	r3, .L11+4
 156 0046 1A80     		strh	r2, [r3]	@ movhi
 157 0048 F3E7     		b	.L7
 158              	.L12:
 159 004a 00BF     		.align	2
 160              	.L11:
 161 004c 00000000 		.word	.LANCHOR0
 162 0050 00000000 		.word	.LANCHOR1
 163 0054 00000000 		.word	.LANCHOR2
 164              		.cfi_endproc
 165              	.LFE335:
 167              		.section	.text.Error_Handler,"ax",%progbits
 168              		.align	1
 169              		.global	Error_Handler
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 11


 170              		.syntax unified
 171              		.thumb
 172              		.thumb_func
 174              	Error_Handler:
 175              	.LFB336:
 368:Core/Src/main.c **** /* USER CODE END 4 */
 369:Core/Src/main.c **** 
 370:Core/Src/main.c **** /**
 371:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 372:Core/Src/main.c ****   * @retval None
 373:Core/Src/main.c ****   */
 374:Core/Src/main.c **** void Error_Handler(void)
 375:Core/Src/main.c **** {
 176              		.loc 2 375 1 is_stmt 1 view -0
 177              		.cfi_startproc
 178              		@ Volatile: function does not return.
 179              		@ args = 0, pretend = 0, frame = 0
 180              		@ frame_needed = 0, uses_anonymous_args = 0
 181              		@ link register save eliminated.
 376:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 377:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 378:Core/Src/main.c ****   __disable_irq();
 182              		.loc 2 378 3 view .LVU34
 183              	.LBB4:
 184              	.LBI4:
 185              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 12


  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 13


  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 14


 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 15


 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 186              		.loc 3 207 27 view .LVU35
 187              	.LBB5:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 188              		.loc 3 209 3 view .LVU36
 189              		.syntax unified
 190              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 191 0000 72B6     		cpsid i
 192              	@ 0 "" 2
 193              		.thumb
 194              		.syntax unified
 195              	.L14:
 196              	.LBE5:
 197              	.LBE4:
 379:Core/Src/main.c ****   while (1)
 198              		.loc 2 379 3 discriminator 1 view .LVU37
 380:Core/Src/main.c ****   {
 381:Core/Src/main.c ****   }
 199              		.loc 2 381 3 discriminator 1 view .LVU38
 379:Core/Src/main.c ****   while (1)
 200              		.loc 2 379 9 discriminator 1 view .LVU39
 201 0002 FEE7     		b	.L14
 202              		.cfi_endproc
 203              	.LFE336:
 205              		.section	.text.SystemClock_Config,"ax",%progbits
 206              		.align	1
 207              		.global	SystemClock_Config
 208              		.syntax unified
 209              		.thumb
 210              		.thumb_func
 212              	SystemClock_Config:
 213              	.LFB334:
 309:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 214              		.loc 2 309 1 view -0
 215              		.cfi_startproc
 216              		@ args = 0, pretend = 0, frame = 80
 217              		@ frame_needed = 0, uses_anonymous_args = 0
 218 0000 00B5     		push	{lr}
 219              	.LCFI7:
 220              		.cfi_def_cfa_offset 4
 221              		.cfi_offset 14, -4
 222 0002 95B0     		sub	sp, sp, #84
 223              	.LCFI8:
 224              		.cfi_def_cfa_offset 88
 310:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 225              		.loc 2 310 3 view .LVU41
 310:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 226              		.loc 2 310 22 is_stmt 0 view .LVU42
 227 0004 3822     		movs	r2, #56
 228 0006 0021     		movs	r1, #0
 229 0008 06A8     		add	r0, sp, #24
 230 000a FFF7FEFF 		bl	memset
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 16


 231              	.LVL8:
 311:Core/Src/main.c **** 
 232              		.loc 2 311 3 is_stmt 1 view .LVU43
 311:Core/Src/main.c **** 
 233              		.loc 2 311 22 is_stmt 0 view .LVU44
 234 000e 0023     		movs	r3, #0
 235 0010 0193     		str	r3, [sp, #4]
 236 0012 0293     		str	r3, [sp, #8]
 237 0014 0393     		str	r3, [sp, #12]
 238 0016 0493     		str	r3, [sp, #16]
 239 0018 0593     		str	r3, [sp, #20]
 315:Core/Src/main.c **** 
 240              		.loc 2 315 3 is_stmt 1 view .LVU45
 241 001a 4FF40070 		mov	r0, #512
 242 001e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 243              	.LVL9:
 320:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 244              		.loc 2 320 3 view .LVU46
 320:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 245              		.loc 2 320 36 is_stmt 0 view .LVU47
 246 0022 0223     		movs	r3, #2
 247 0024 0693     		str	r3, [sp, #24]
 321:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 248              		.loc 2 321 3 is_stmt 1 view .LVU48
 321:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 249              		.loc 2 321 30 is_stmt 0 view .LVU49
 250 0026 4FF48072 		mov	r2, #256
 251 002a 0992     		str	r2, [sp, #36]
 322:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 252              		.loc 2 322 3 is_stmt 1 view .LVU50
 322:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 253              		.loc 2 322 41 is_stmt 0 view .LVU51
 254 002c 4022     		movs	r2, #64
 255 002e 0A92     		str	r2, [sp, #40]
 323:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 256              		.loc 2 323 3 is_stmt 1 view .LVU52
 323:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 257              		.loc 2 323 34 is_stmt 0 view .LVU53
 258 0030 0D93     		str	r3, [sp, #52]
 324:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 259              		.loc 2 324 3 is_stmt 1 view .LVU54
 324:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 260              		.loc 2 324 35 is_stmt 0 view .LVU55
 261 0032 0E93     		str	r3, [sp, #56]
 325:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 75;
 262              		.loc 2 325 3 is_stmt 1 view .LVU56
 325:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 75;
 263              		.loc 2 325 30 is_stmt 0 view .LVU57
 264 0034 0422     		movs	r2, #4
 265 0036 0F92     		str	r2, [sp, #60]
 326:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 266              		.loc 2 326 3 is_stmt 1 view .LVU58
 326:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 267              		.loc 2 326 30 is_stmt 0 view .LVU59
 268 0038 4B22     		movs	r2, #75
 269 003a 1092     		str	r2, [sp, #64]
 327:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 17


 270              		.loc 2 327 3 is_stmt 1 view .LVU60
 327:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 271              		.loc 2 327 30 is_stmt 0 view .LVU61
 272 003c 1193     		str	r3, [sp, #68]
 328:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 273              		.loc 2 328 3 is_stmt 1 view .LVU62
 328:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 274              		.loc 2 328 30 is_stmt 0 view .LVU63
 275 003e 1293     		str	r3, [sp, #72]
 329:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 276              		.loc 2 329 3 is_stmt 1 view .LVU64
 329:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 277              		.loc 2 329 30 is_stmt 0 view .LVU65
 278 0040 1393     		str	r3, [sp, #76]
 330:Core/Src/main.c ****   {
 279              		.loc 2 330 3 is_stmt 1 view .LVU66
 330:Core/Src/main.c ****   {
 280              		.loc 2 330 7 is_stmt 0 view .LVU67
 281 0042 06A8     		add	r0, sp, #24
 282 0044 FFF7FEFF 		bl	HAL_RCC_OscConfig
 283              	.LVL10:
 330:Core/Src/main.c ****   {
 284              		.loc 2 330 6 view .LVU68
 285 0048 80B9     		cbnz	r0, .L19
 337:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 286              		.loc 2 337 3 is_stmt 1 view .LVU69
 337:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 287              		.loc 2 337 31 is_stmt 0 view .LVU70
 288 004a 0F23     		movs	r3, #15
 289 004c 0193     		str	r3, [sp, #4]
 339:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 290              		.loc 2 339 3 is_stmt 1 view .LVU71
 339:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 291              		.loc 2 339 34 is_stmt 0 view .LVU72
 292 004e 0323     		movs	r3, #3
 293 0050 0293     		str	r3, [sp, #8]
 340:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 294              		.loc 2 340 3 is_stmt 1 view .LVU73
 340:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 295              		.loc 2 340 35 is_stmt 0 view .LVU74
 296 0052 0023     		movs	r3, #0
 297 0054 0393     		str	r3, [sp, #12]
 341:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 298              		.loc 2 341 3 is_stmt 1 view .LVU75
 341:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 299              		.loc 2 341 36 is_stmt 0 view .LVU76
 300 0056 0493     		str	r3, [sp, #16]
 342:Core/Src/main.c **** 
 301              		.loc 2 342 3 is_stmt 1 view .LVU77
 342:Core/Src/main.c **** 
 302              		.loc 2 342 36 is_stmt 0 view .LVU78
 303 0058 0593     		str	r3, [sp, #20]
 344:Core/Src/main.c ****   {
 304              		.loc 2 344 3 is_stmt 1 view .LVU79
 344:Core/Src/main.c ****   {
 305              		.loc 2 344 7 is_stmt 0 view .LVU80
 306 005a 0421     		movs	r1, #4
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 18


 307 005c 0DEB0100 		add	r0, sp, r1
 308 0060 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 309              	.LVL11:
 344:Core/Src/main.c ****   {
 310              		.loc 2 344 6 view .LVU81
 311 0064 20B9     		cbnz	r0, .L20
 348:Core/Src/main.c **** 
 312              		.loc 2 348 1 view .LVU82
 313 0066 15B0     		add	sp, sp, #84
 314              	.LCFI9:
 315              		.cfi_remember_state
 316              		.cfi_def_cfa_offset 4
 317              		@ sp needed
 318 0068 5DF804FB 		ldr	pc, [sp], #4
 319              	.L19:
 320              	.LCFI10:
 321              		.cfi_restore_state
 332:Core/Src/main.c ****   }
 322              		.loc 2 332 5 is_stmt 1 view .LVU83
 323 006c FFF7FEFF 		bl	Error_Handler
 324              	.LVL12:
 325              	.L20:
 346:Core/Src/main.c ****   }
 326              		.loc 2 346 5 view .LVU84
 327 0070 FFF7FEFF 		bl	Error_Handler
 328              	.LVL13:
 329              		.cfi_endproc
 330              	.LFE334:
 332              		.section	.text.main,"ax",%progbits
 333              		.align	1
 334              		.global	main
 335              		.syntax unified
 336              		.thumb
 337              		.thumb_func
 339              	main:
 340              	.LFB333:
 134:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 341              		.loc 2 134 1 view -0
 342              		.cfi_startproc
 343              		@ args = 0, pretend = 0, frame = 80
 344              		@ frame_needed = 0, uses_anonymous_args = 0
 345 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 346              	.LCFI11:
 347              		.cfi_def_cfa_offset 36
 348              		.cfi_offset 4, -36
 349              		.cfi_offset 5, -32
 350              		.cfi_offset 6, -28
 351              		.cfi_offset 7, -24
 352              		.cfi_offset 8, -20
 353              		.cfi_offset 9, -16
 354              		.cfi_offset 10, -12
 355              		.cfi_offset 11, -8
 356              		.cfi_offset 14, -4
 357 0004 2DED048B 		vpush.64	{d8, d9}
 358              	.LCFI12:
 359              		.cfi_def_cfa_offset 52
 360              		.cfi_offset 80, -52
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 19


 361              		.cfi_offset 81, -48
 362              		.cfi_offset 82, -44
 363              		.cfi_offset 83, -40
 364 0008 95B0     		sub	sp, sp, #84
 365              	.LCFI13:
 366              		.cfi_def_cfa_offset 136
 137:Core/Src/main.c **** 
 367              		.loc 2 137 3 view .LVU86
 137:Core/Src/main.c **** 
 368              		.loc 2 137 8 is_stmt 0 view .LVU87
 369 000a 4FF0FF43 		mov	r3, #2139095040
 370 000e 1393     		str	r3, [sp, #76]
 139:Core/Src/main.c ****   C_sys.sample = &supercap_ADC1[1];
 371              		.loc 2 139 3 is_stmt 1 view .LVU88
 139:Core/Src/main.c ****   C_sys.sample = &supercap_ADC1[1];
 372              		.loc 2 139 17 is_stmt 0 view .LVU89
 373 0010 DFF84093 		ldr	r9, .L30+152
 374 0014 A94B     		ldr	r3, .L30
 375 0016 C3F80090 		str	r9, [r3]
 140:Core/Src/main.c ****   C_right.sample = &supercap_ADC3[2];
 376              		.loc 2 140 3 is_stmt 1 view .LVU90
 140:Core/Src/main.c ****   C_right.sample = &supercap_ADC3[2];
 377              		.loc 2 140 16 is_stmt 0 view .LVU91
 378 001a 09F10202 		add	r2, r9, #2
 379 001e A84B     		ldr	r3, .L30+4
 380 0020 1A60     		str	r2, [r3]
 141:Core/Src/main.c ****   V_sys_op.sample = &supercap_ADC2[0];
 381              		.loc 2 141 3 is_stmt 1 view .LVU92
 141:Core/Src/main.c ****   V_sys_op.sample = &supercap_ADC2[0];
 382              		.loc 2 141 18 is_stmt 0 view .LVU93
 383 0022 A84D     		ldr	r5, .L30+8
 384 0024 2A1D     		adds	r2, r5, #4
 385 0026 A84B     		ldr	r3, .L30+12
 386 0028 1A60     		str	r2, [r3]
 142:Core/Src/main.c ****   V_cap_op.sample = &supercap_ADC2[1];
 387              		.loc 2 142 3 is_stmt 1 view .LVU94
 142:Core/Src/main.c ****   V_cap_op.sample = &supercap_ADC2[1];
 388              		.loc 2 142 19 is_stmt 0 view .LVU95
 389 002a A84E     		ldr	r6, .L30+16
 390 002c A84B     		ldr	r3, .L30+20
 391 002e 1E60     		str	r6, [r3]
 143:Core/Src/main.c ****   V_cap.sample = &supercap_ADC2[2];
 392              		.loc 2 143 3 is_stmt 1 view .LVU96
 143:Core/Src/main.c ****   V_cap.sample = &supercap_ADC2[2];
 393              		.loc 2 143 19 is_stmt 0 view .LVU97
 394 0030 B21C     		adds	r2, r6, #2
 395 0032 A84B     		ldr	r3, .L30+24
 396 0034 1A60     		str	r2, [r3]
 144:Core/Src/main.c ****   V_bat.sample = &supercap_ADC3[0];
 397              		.loc 2 144 3 is_stmt 1 view .LVU98
 144:Core/Src/main.c ****   V_bat.sample = &supercap_ADC3[0];
 398              		.loc 2 144 16 is_stmt 0 view .LVU99
 399 0036 321D     		adds	r2, r6, #4
 400 0038 A74B     		ldr	r3, .L30+28
 401 003a 1A60     		str	r2, [r3]
 145:Core/Src/main.c ****   V_sys.sample = &supercap_ADC3[1];
 402              		.loc 2 145 3 is_stmt 1 view .LVU100
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 20


 145:Core/Src/main.c ****   V_sys.sample = &supercap_ADC3[1];
 403              		.loc 2 145 16 is_stmt 0 view .LVU101
 404 003c A74B     		ldr	r3, .L30+32
 405 003e 1D60     		str	r5, [r3]
 146:Core/Src/main.c **** 	V_1V6.sample = &supercap_ADC4[0];
 406              		.loc 2 146 3 is_stmt 1 view .LVU102
 146:Core/Src/main.c **** 	V_1V6.sample = &supercap_ADC4[0];
 407              		.loc 2 146 16 is_stmt 0 view .LVU103
 408 0040 AA1C     		adds	r2, r5, #2
 409 0042 A74B     		ldr	r3, .L30+36
 410 0044 1A60     		str	r2, [r3]
 147:Core/Src/main.c **** 	ADC4_12.sample = &supercap_ADC4[1];
 411              		.loc 2 147 2 is_stmt 1 view .LVU104
 147:Core/Src/main.c **** 	ADC4_12.sample = &supercap_ADC4[1];
 412              		.loc 2 147 15 is_stmt 0 view .LVU105
 413 0046 A74F     		ldr	r7, .L30+40
 414 0048 A74B     		ldr	r3, .L30+44
 415 004a 1F60     		str	r7, [r3]
 148:Core/Src/main.c **** 	
 416              		.loc 2 148 2 is_stmt 1 view .LVU106
 148:Core/Src/main.c **** 	
 417              		.loc 2 148 17 is_stmt 0 view .LVU107
 418 004c BA1C     		adds	r2, r7, #2
 419 004e A74B     		ldr	r3, .L30+48
 420 0050 1A60     		str	r2, [r3]
 150:Core/Src/main.c ****   float data_array[7];
 421              		.loc 2 150 2 is_stmt 1 view .LVU108
 151:Core/Src/main.c ****   /* USER CODE END 1 */
 422              		.loc 2 151 3 view .LVU109
 157:Core/Src/main.c **** 
 423              		.loc 2 157 3 view .LVU110
 424 0052 FFF7FEFF 		bl	HAL_Init
 425              	.LVL14:
 164:Core/Src/main.c **** 
 426              		.loc 2 164 3 view .LVU111
 427 0056 FFF7FEFF 		bl	SystemClock_Config
 428              	.LVL15:
 171:Core/Src/main.c **** 		MX_DMA_Init();
 429              		.loc 2 171 3 view .LVU112
 430 005a FFF7FEFF 		bl	MX_GPIO_Init
 431              	.LVL16:
 172:Core/Src/main.c **** 		MX_ADC1_Init();
 432              		.loc 2 172 3 view .LVU113
 433 005e FFF7FEFF 		bl	MX_DMA_Init
 434              	.LVL17:
 173:Core/Src/main.c **** 		MX_ADC2_Init();
 435              		.loc 2 173 3 view .LVU114
 436 0062 FFF7FEFF 		bl	MX_ADC1_Init
 437              	.LVL18:
 174:Core/Src/main.c **** 		MX_TIM1_Init();
 438              		.loc 2 174 3 view .LVU115
 439 0066 FFF7FEFF 		bl	MX_ADC2_Init
 440              	.LVL19:
 175:Core/Src/main.c **** 		MX_USART1_UART_Init();
 441              		.loc 2 175 3 view .LVU116
 442 006a FFF7FEFF 		bl	MX_TIM1_Init
 443              	.LVL20:
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 21


 176:Core/Src/main.c **** 		MX_USART2_UART_Init();
 444              		.loc 2 176 3 view .LVU117
 445 006e FFF7FEFF 		bl	MX_USART1_UART_Init
 446              	.LVL21:
 177:Core/Src/main.c **** 		MX_USART3_UART_Init();
 447              		.loc 2 177 3 view .LVU118
 448 0072 FFF7FEFF 		bl	MX_USART2_UART_Init
 449              	.LVL22:
 178:Core/Src/main.c **** 		MX_TIM3_Init();
 450              		.loc 2 178 3 view .LVU119
 451 0076 FFF7FEFF 		bl	MX_USART3_UART_Init
 452              	.LVL23:
 179:Core/Src/main.c **** 		MX_TIM4_Init();
 453              		.loc 2 179 3 view .LVU120
 454 007a FFF7FEFF 		bl	MX_TIM3_Init
 455              	.LVL24:
 180:Core/Src/main.c **** 		MX_ADC4_Init();
 456              		.loc 2 180 3 view .LVU121
 457 007e FFF7FEFF 		bl	MX_TIM4_Init
 458              	.LVL25:
 181:Core/Src/main.c **** 		MX_FDCAN1_Init();
 459              		.loc 2 181 3 view .LVU122
 460 0082 FFF7FEFF 		bl	MX_ADC4_Init
 461              	.LVL26:
 182:Core/Src/main.c **** 		MX_ADC5_Init();
 462              		.loc 2 182 3 view .LVU123
 463 0086 FFF7FEFF 		bl	MX_FDCAN1_Init
 464              	.LVL27:
 183:Core/Src/main.c **** 		MX_ADC3_Init();
 465              		.loc 2 183 3 view .LVU124
 466 008a FFF7FEFF 		bl	MX_ADC5_Init
 467              	.LVL28:
 184:Core/Src/main.c **** 		MX_TIM2_Init();
 468              		.loc 2 184 3 view .LVU125
 469 008e FFF7FEFF 		bl	MX_ADC3_Init
 470              	.LVL29:
 185:Core/Src/main.c **** 		MX_TIM5_Init();
 471              		.loc 2 185 3 view .LVU126
 472 0092 FFF7FEFF 		bl	MX_TIM2_Init
 473              	.LVL30:
 186:Core/Src/main.c **** 		MX_TIM6_Init();
 474              		.loc 2 186 3 view .LVU127
 475 0096 FFF7FEFF 		bl	MX_TIM5_Init
 476              	.LVL31:
 187:Core/Src/main.c **** 		/* USER CODE BEGIN 2 */
 477              		.loc 2 187 3 view .LVU128
 478 009a FFF7FEFF 		bl	MX_TIM6_Init
 479              	.LVL32:
 189:Core/Src/main.c **** 		supercap_max_power_current = CURRENT_LIMIT;
 480              		.loc 2 189 3 view .LVU129
 189:Core/Src/main.c **** 		supercap_max_power_current = CURRENT_LIMIT;
 481              		.loc 2 189 28 is_stmt 0 view .LVU130
 482 009e 2D20     		movs	r0, #45
 483 00a0 934B     		ldr	r3, .L30+52
 484 00a2 1880     		strh	r0, [r3]	@ movhi
 190:Core/Src/main.c ****     Update_Current(supercap_max_power_STM32, 45);
 485              		.loc 2 190 3 is_stmt 1 view .LVU131
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 22


 190:Core/Src/main.c ****     Update_Current(supercap_max_power_STM32, 45);
 486              		.loc 2 190 30 is_stmt 0 view .LVU132
 487 00a4 934B     		ldr	r3, .L30+56
 488 00a6 40F66B22 		movw	r2, #2667
 489 00aa 1A80     		strh	r2, [r3]	@ movhi
 191:Core/Src/main.c **** 		
 490              		.loc 2 191 5 is_stmt 1 view .LVU133
 491 00ac 0146     		mov	r1, r0
 492 00ae FFF7FEFF 		bl	Update_Current
 493              	.LVL33:
 194:Core/Src/main.c **** 		TxHeader.IdType = FDCAN_STANDARD_ID;
 494              		.loc 2 194 3 view .LVU134
 194:Core/Src/main.c **** 		TxHeader.IdType = FDCAN_STANDARD_ID;
 495              		.loc 2 194 23 is_stmt 0 view .LVU135
 496 00b2 914B     		ldr	r3, .L30+60
 497 00b4 40F2C722 		movw	r2, #711
 498 00b8 1A60     		str	r2, [r3]
 195:Core/Src/main.c **** 		TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 499              		.loc 2 195 3 is_stmt 1 view .LVU136
 195:Core/Src/main.c **** 		TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 500              		.loc 2 195 19 is_stmt 0 view .LVU137
 501 00ba 0024     		movs	r4, #0
 502 00bc 5C60     		str	r4, [r3, #4]
 196:Core/Src/main.c **** 		TxHeader.DataLength = FDCAN_DLC_BYTES_1;
 503              		.loc 2 196 3 is_stmt 1 view .LVU138
 196:Core/Src/main.c **** 		TxHeader.DataLength = FDCAN_DLC_BYTES_1;
 504              		.loc 2 196 24 is_stmt 0 view .LVU139
 505 00be 9C60     		str	r4, [r3, #8]
 197:Core/Src/main.c **** 		TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 506              		.loc 2 197 3 is_stmt 1 view .LVU140
 197:Core/Src/main.c **** 		TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 507              		.loc 2 197 23 is_stmt 0 view .LVU141
 508 00c0 4FF0010A 		mov	r10, #1
 509 00c4 C3F80CA0 		str	r10, [r3, #12]
 198:Core/Src/main.c **** 		TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 510              		.loc 2 198 3 is_stmt 1 view .LVU142
 198:Core/Src/main.c **** 		TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 511              		.loc 2 198 32 is_stmt 0 view .LVU143
 512 00c8 1C61     		str	r4, [r3, #16]
 199:Core/Src/main.c **** 		TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 513              		.loc 2 199 3 is_stmt 1 view .LVU144
 199:Core/Src/main.c **** 		TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 514              		.loc 2 199 26 is_stmt 0 view .LVU145
 515 00ca 5C61     		str	r4, [r3, #20]
 200:Core/Src/main.c **** 		TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 516              		.loc 2 200 3 is_stmt 1 view .LVU146
 200:Core/Src/main.c **** 		TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 517              		.loc 2 200 21 is_stmt 0 view .LVU147
 518 00cc 9C61     		str	r4, [r3, #24]
 201:Core/Src/main.c **** 		TxHeader.MessageMarker = 0;
 519              		.loc 2 201 3 is_stmt 1 view .LVU148
 201:Core/Src/main.c **** 		TxHeader.MessageMarker = 0;
 520              		.loc 2 201 31 is_stmt 0 view .LVU149
 521 00ce DC61     		str	r4, [r3, #28]
 202:Core/Src/main.c **** 		
 522              		.loc 2 202 3 is_stmt 1 view .LVU150
 202:Core/Src/main.c **** 		
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 23


 523              		.loc 2 202 26 is_stmt 0 view .LVU151
 524 00d0 1C62     		str	r4, [r3, #32]
 204:Core/Src/main.c **** 		FDCAN1_RXFilter.FilterIndex = 0;
 525              		.loc 2 204 3 is_stmt 1 view .LVU152
 204:Core/Src/main.c **** 		FDCAN1_RXFilter.FilterIndex = 0;
 526              		.loc 2 204 26 is_stmt 0 view .LVU153
 527 00d2 8A49     		ldr	r1, .L30+64
 528 00d4 0C60     		str	r4, [r1]
 205:Core/Src/main.c **** 		//FDCAN1_RXFilter.FilterType = FDCAN_FILTER_RANGE_NO_EIDM;
 529              		.loc 2 205 3 is_stmt 1 view .LVU154
 205:Core/Src/main.c **** 		//FDCAN1_RXFilter.FilterType = FDCAN_FILTER_RANGE_NO_EIDM;
 530              		.loc 2 205 31 is_stmt 0 view .LVU155
 531 00d6 4C60     		str	r4, [r1, #4]
 207:Core/Src/main.c **** 		FDCAN1_RXFilter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 532              		.loc 2 207 3 is_stmt 1 view .LVU156
 207:Core/Src/main.c **** 		FDCAN1_RXFilter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 533              		.loc 2 207 30 is_stmt 0 view .LVU157
 534 00d8 4FF00208 		mov	r8, #2
 535 00dc C1F80880 		str	r8, [r1, #8]
 208:Core/Src/main.c **** 		//FDCAN1_RXFilter.FilterType = FDCAN_FILTER_DUAL;
 536              		.loc 2 208 3 is_stmt 1 view .LVU158
 208:Core/Src/main.c **** 		//FDCAN1_RXFilter.FilterType = FDCAN_FILTER_DUAL;
 537              		.loc 2 208 32 is_stmt 0 view .LVU159
 538 00e0 C1F80CA0 		str	r10, [r1, #12]
 210:Core/Src/main.c **** 		FDCAN1_RXFilter.FilterID2 = 0x7FF;
 539              		.loc 2 210 3 is_stmt 1 view .LVU160
 210:Core/Src/main.c **** 		FDCAN1_RXFilter.FilterID2 = 0x7FF;
 540              		.loc 2 210 29 is_stmt 0 view .LVU161
 541 00e4 4FF48073 		mov	r3, #256
 542 00e8 0B61     		str	r3, [r1, #16]
 211:Core/Src/main.c **** 
 543              		.loc 2 211 3 is_stmt 1 view .LVU162
 211:Core/Src/main.c **** 
 544              		.loc 2 211 29 is_stmt 0 view .LVU163
 545 00ea 40F2FF73 		movw	r3, #2047
 546 00ee 4B61     		str	r3, [r1, #20]
 214:Core/Src/main.c **** 		//HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_REJECT, FDCAN_REJECT, ENABLE, ENABLE);
 547              		.loc 2 214 3 is_stmt 1 view .LVU164
 548 00f0 DFF864B2 		ldr	fp, .L30+156
 549 00f4 5846     		mov	r0, fp
 550 00f6 FFF7FEFF 		bl	HAL_FDCAN_ConfigFilter
 551              	.LVL34:
 216:Core/Src/main.c **** 		
 552              		.loc 2 216 3 view .LVU165
 553 00fa 5846     		mov	r0, fp
 554 00fc FFF7FEFF 		bl	HAL_FDCAN_Start
 555              	.LVL35:
 218:Core/Src/main.c **** 
 556              		.loc 2 218 3 view .LVU166
 557 0100 2246     		mov	r2, r4
 558 0102 5146     		mov	r1, r10
 559 0104 5846     		mov	r0, fp
 560 0106 FFF7FEFF 		bl	HAL_FDCAN_ActivateNotification
 561              	.LVL36:
 221:Core/Src/main.c **** 	HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 562              		.loc 2 221 2 view .LVU167
 563 010a DFF850B2 		ldr	fp, .L30+160
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 24


 564 010e 7F21     		movs	r1, #127
 565 0110 5846     		mov	r0, fp
 566 0112 FFF7FEFF 		bl	HAL_ADCEx_Calibration_Start
 567              	.LVL37:
 222:Core/Src/main.c **** 	HAL_ADCEx_Calibration_Start(&hadc3, ADC_SINGLE_ENDED);
 568              		.loc 2 222 2 view .LVU168
 569 0116 DFF848A2 		ldr	r10, .L30+164
 570 011a 7F21     		movs	r1, #127
 571 011c 5046     		mov	r0, r10
 572 011e FFF7FEFF 		bl	HAL_ADCEx_Calibration_Start
 573              	.LVL38:
 223:Core/Src/main.c **** 	HAL_ADCEx_Calibration_Start(&hadc4, ADC_SINGLE_ENDED);
 574              		.loc 2 223 2 view .LVU169
 575 0122 7F21     		movs	r1, #127
 576 0124 7648     		ldr	r0, .L30+68
 577 0126 FFF7FEFF 		bl	HAL_ADCEx_Calibration_Start
 578              	.LVL39:
 224:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc1, (uint32_t*)supercap_ADC1, 2);
 579              		.loc 2 224 2 view .LVU170
 580 012a 7F21     		movs	r1, #127
 581 012c 7548     		ldr	r0, .L30+72
 582 012e FFF7FEFF 		bl	HAL_ADCEx_Calibration_Start
 583              	.LVL40:
 225:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc2, (uint32_t*)supercap_ADC2, 3);
 584              		.loc 2 225 3 view .LVU171
 585 0132 4246     		mov	r2, r8
 586 0134 4946     		mov	r1, r9
 587 0136 5846     		mov	r0, fp
 588 0138 FFF7FEFF 		bl	HAL_ADC_Start_DMA
 589              	.LVL41:
 226:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc3, (uint32_t*)supercap_ADC3, 3);
 590              		.loc 2 226 3 view .LVU172
 591 013c 0322     		movs	r2, #3
 592 013e 3146     		mov	r1, r6
 593 0140 5046     		mov	r0, r10
 594 0142 FFF7FEFF 		bl	HAL_ADC_Start_DMA
 595              	.LVL42:
 227:Core/Src/main.c **** 	HAL_ADC_Start_DMA(&hadc4, (uint32_t*)supercap_ADC4, 2);
 596              		.loc 2 227 3 view .LVU173
 597 0146 0322     		movs	r2, #3
 598 0148 2946     		mov	r1, r5
 599 014a 6D48     		ldr	r0, .L30+68
 600 014c FFF7FEFF 		bl	HAL_ADC_Start_DMA
 601              	.LVL43:
 228:Core/Src/main.c ****   HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&data_packet, 36);
 602              		.loc 2 228 2 view .LVU174
 603 0150 4246     		mov	r2, r8
 604 0152 3946     		mov	r1, r7
 605 0154 6B48     		ldr	r0, .L30+72
 606 0156 FFF7FEFF 		bl	HAL_ADC_Start_DMA
 607              	.LVL44:
 229:Core/Src/main.c ****   CAP_STATE = INIT;
 608              		.loc 2 229 3 view .LVU175
 609 015a 2422     		movs	r2, #36
 610 015c 6A49     		ldr	r1, .L30+76
 611 015e 6B48     		ldr	r0, .L30+80
 612 0160 FFF7FEFF 		bl	HAL_UART_Transmit_DMA
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 25


 613              	.LVL45:
 230:Core/Src/main.c **** 	HAL_TIM_Base_Start(&htim1);
 614              		.loc 2 230 3 view .LVU176
 230:Core/Src/main.c **** 	HAL_TIM_Base_Start(&htim1);
 615              		.loc 2 230 13 is_stmt 0 view .LVU177
 616 0164 6A4B     		ldr	r3, .L30+84
 617 0166 0522     		movs	r2, #5
 618 0168 1A70     		strb	r2, [r3]
 231:Core/Src/main.c **** 	HAL_TIM_Base_Start_IT(&htim6); //heart beat
 619              		.loc 2 231 2 is_stmt 1 view .LVU178
 620 016a 6A48     		ldr	r0, .L30+88
 621 016c FFF7FEFF 		bl	HAL_TIM_Base_Start
 622              	.LVL46:
 232:Core/Src/main.c ****   Supercap_AUX_Init();
 623              		.loc 2 232 2 view .LVU179
 624 0170 6948     		ldr	r0, .L30+92
 625 0172 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 626              	.LVL47:
 233:Core/Src/main.c **** 	
 627              		.loc 2 233 3 view .LVU180
 628 0176 FFF7FEFF 		bl	Supercap_AUX_Init
 629              	.LVL48:
 235:Core/Src/main.c ****   for(int i = 0; i < 2; i++){
 630              		.loc 2 235 3 view .LVU181
 235:Core/Src/main.c ****   for(int i = 0; i < 2; i++){
 631              		.loc 2 235 11 is_stmt 0 view .LVU182
 632 017a 0DAD     		add	r5, sp, #52
 633 017c 674E     		ldr	r6, .L30+96
 634 017e 0FCE     		ldmia	r6!, {r0, r1, r2, r3}
 635 0180 0FC5     		stmia	r5!, {r0, r1, r2, r3}
 636 0182 96E80300 		ldm	r6, {r0, r1}
 637 0186 85E80300 		stm	r5, {r0, r1}
 236:Core/Src/main.c ****     Supercap_AUX_Buzzer(50, notes1[i]);
 638              		.loc 2 236 3 is_stmt 1 view .LVU183
 639              	.LBB6:
 236:Core/Src/main.c ****     Supercap_AUX_Buzzer(50, notes1[i]);
 640              		.loc 2 236 7 view .LVU184
 641              	.LVL49:
 236:Core/Src/main.c ****     Supercap_AUX_Buzzer(50, notes1[i]);
 642              		.loc 2 236 3 is_stmt 0 view .LVU185
 643 018a 12E0     		b	.L22
 644              	.LVL50:
 645              	.L23:
 237:Core/Src/main.c ****     HAL_Delay(50);
 646              		.loc 2 237 5 is_stmt 1 discriminator 3 view .LVU186
 647 018c 14AB     		add	r3, sp, #80
 648 018e 03EB4403 		add	r3, r3, r4, lsl #1
 649 0192 33F91C1C 		ldrsh	r1, [r3, #-28]
 650 0196 3220     		movs	r0, #50
 651 0198 FFF7FEFF 		bl	Supercap_AUX_Buzzer
 652              	.LVL51:
 238:Core/Src/main.c ****     Supercap_AUX_Buzzer(0, 0);
 653              		.loc 2 238 5 discriminator 3 view .LVU187
 654 019c 3220     		movs	r0, #50
 655 019e FFF7FEFF 		bl	HAL_Delay
 656              	.LVL52:
 239:Core/Src/main.c ****     HAL_Delay(5);
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 26


 657              		.loc 2 239 5 discriminator 3 view .LVU188
 658 01a2 0021     		movs	r1, #0
 659 01a4 0846     		mov	r0, r1
 660 01a6 FFF7FEFF 		bl	Supercap_AUX_Buzzer
 661              	.LVL53:
 240:Core/Src/main.c ****   }
 662              		.loc 2 240 5 discriminator 3 view .LVU189
 663 01aa 0520     		movs	r0, #5
 664 01ac FFF7FEFF 		bl	HAL_Delay
 665              	.LVL54:
 236:Core/Src/main.c ****     Supercap_AUX_Buzzer(50, notes1[i]);
 666              		.loc 2 236 25 discriminator 3 view .LVU190
 236:Core/Src/main.c ****     Supercap_AUX_Buzzer(50, notes1[i]);
 667              		.loc 2 236 26 is_stmt 0 discriminator 3 view .LVU191
 668 01b0 0134     		adds	r4, r4, #1
 669              	.LVL55:
 670              	.L22:
 236:Core/Src/main.c ****     Supercap_AUX_Buzzer(50, notes1[i]);
 671              		.loc 2 236 18 is_stmt 1 discriminator 1 view .LVU192
 236:Core/Src/main.c ****     Supercap_AUX_Buzzer(50, notes1[i]);
 672              		.loc 2 236 3 is_stmt 0 discriminator 1 view .LVU193
 673 01b2 012C     		cmp	r4, #1
 674 01b4 EADD     		ble	.L23
 675              	.LBE6:
 242:Core/Src/main.c **** 	
 676              		.loc 2 242 3 is_stmt 1 view .LVU194
 677 01b6 0021     		movs	r1, #0
 678 01b8 0846     		mov	r0, r1
 679 01ba FFF7FEFF 		bl	Supercap_AUX_Buzzer
 680              	.LVL56:
 244:Core/Src/main.c **** 	Supercap_Function_Init(&C_right);
 681              		.loc 2 244 2 view .LVU195
 682 01be 4048     		ldr	r0, .L30+4
 683 01c0 FFF7FEFF 		bl	Supercap_Function_Init
 684              	.LVL57:
 245:Core/Src/main.c **** 	Supercap_Function_Init(&ADC4_12);
 685              		.loc 2 245 2 view .LVU196
 686 01c4 4048     		ldr	r0, .L30+12
 687 01c6 FFF7FEFF 		bl	Supercap_Function_Init
 688              	.LVL58:
 246:Core/Src/main.c **** 	Supercap_Function_Init(&C_left);
 689              		.loc 2 246 2 view .LVU197
 690 01ca 4848     		ldr	r0, .L30+48
 691 01cc FFF7FEFF 		bl	Supercap_Function_Init
 692              	.LVL59:
 247:Core/Src/main.c **** 	Supercap_Function_Init(&V_bat);
 693              		.loc 2 247 2 view .LVU198
 694 01d0 3A48     		ldr	r0, .L30
 695 01d2 FFF7FEFF 		bl	Supercap_Function_Init
 696              	.LVL60:
 248:Core/Src/main.c **** 	Supercap_Function_Init(&V_cap);
 697              		.loc 2 248 2 view .LVU199
 698 01d6 4148     		ldr	r0, .L30+32
 699 01d8 FFF7FEFF 		bl	Supercap_Function_Init
 700              	.LVL61:
 249:Core/Src/main.c **** 
 701              		.loc 2 249 2 view .LVU200
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 27


 702 01dc 3E48     		ldr	r0, .L30+28
 703 01de FFF7FEFF 		bl	Supercap_Function_Init
 704              	.LVL62:
 251:Core/Src/main.c ****   Supercap_PID_Init(&PID_n7A_loop, -0.0f, -0.000004f, -0.0f, MAX_CAP_VOLTAGE, 0, 100);
 705              		.loc 2 251 3 view .LVU201
 706 01e2 DFED4F8A 		vldr.32	s17, .L30+100
 707 01e6 9FED4F0A 		vldr.32	s0, .L30+104
 708 01ea 4FF47A73 		mov	r3, #1000
 709 01ee 0022     		movs	r2, #0
 710 01f0 40F60431 		movw	r1, #2820
 711 01f4 B0EE681A 		vmov.f32	s2, s17
 712 01f8 F0EE400A 		vmov.f32	s1, s0
 713 01fc 4A48     		ldr	r0, .L30+108
 714 01fe FFF7FEFF 		bl	Supercap_PID_Init
 715              	.LVL63:
 252:Core/Src/main.c ****   Supercap_PID_Init(&PID_7A_loop, -0.0f, -0.000004f, -0.0f, MAX_CAP_VOLTAGE, 0, 100);
 716              		.loc 2 252 3 view .LVU202
 717 0202 9FED4A8A 		vldr.32	s16, .L30+112
 718 0206 9FED4A9A 		vldr.32	s18, .L30+116
 719 020a 6423     		movs	r3, #100
 720 020c 0022     		movs	r2, #0
 721 020e 40F60431 		movw	r1, #2820
 722 0212 B0EE481A 		vmov.f32	s2, s16
 723 0216 F0EE490A 		vmov.f32	s1, s18
 724 021a B0EE480A 		vmov.f32	s0, s16
 725 021e 4548     		ldr	r0, .L30+120
 726 0220 FFF7FEFF 		bl	Supercap_PID_Init
 727              	.LVL64:
 253:Core/Src/main.c **** 	Supercap_PID_Init(&PID_voltage_loop, 0.0001f, 0.000001f, 0.00f, MAX_DUTY, 65, 50);
 728              		.loc 2 253 3 view .LVU203
 729 0224 6423     		movs	r3, #100
 730 0226 0022     		movs	r2, #0
 731 0228 40F60431 		movw	r1, #2820
 732 022c B0EE481A 		vmov.f32	s2, s16
 733 0230 F0EE490A 		vmov.f32	s1, s18
 734 0234 B0EE480A 		vmov.f32	s0, s16
 735 0238 3F48     		ldr	r0, .L30+124
 736 023a FFF7FEFF 		bl	Supercap_PID_Init
 737              	.LVL65:
 254:Core/Src/main.c **** 
 738              		.loc 2 254 2 view .LVU204
 739 023e 3223     		movs	r3, #50
 740 0240 4122     		movs	r2, #65
 741 0242 4FF48B71 		mov	r1, #278
 742 0246 B0EE681A 		vmov.f32	s2, s17
 743 024a DFED3C0A 		vldr.32	s1, .L30+128
 744 024e 9FED3C0A 		vldr.32	s0, .L30+132
 745 0252 3C48     		ldr	r0, .L30+136
 746 0254 FFF7FEFF 		bl	Supercap_PID_Init
 747              	.LVL66:
 256:Core/Src/main.c ****   for(int i = 0; i < 10; i++){
 748              		.loc 2 256 3 view .LVU205
 256:Core/Src/main.c ****   for(int i = 0; i < 10; i++){
 749              		.loc 2 256 12 is_stmt 0 view .LVU206
 750 0258 08AC     		add	r4, sp, #32
 751              	.LVL67:
 256:Core/Src/main.c ****   for(int i = 0; i < 10; i++){
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 28


 752              		.loc 2 256 12 view .LVU207
 753 025a 3B4D     		ldr	r5, .L30+140
 754 025c 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 755 025e 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 756 0260 2B68     		ldr	r3, [r5]
 757 0262 2360     		str	r3, [r4]
 257:Core/Src/main.c ****     Supercap_AUX_Buzzer(50, notes2[i]);
 758              		.loc 2 257 3 is_stmt 1 view .LVU208
 759              	.LBB7:
 257:Core/Src/main.c ****     Supercap_AUX_Buzzer(50, notes2[i]);
 760              		.loc 2 257 7 view .LVU209
 761              	.LVL68:
 257:Core/Src/main.c ****     Supercap_AUX_Buzzer(50, notes2[i]);
 762              		.loc 2 257 11 is_stmt 0 view .LVU210
 763 0264 0024     		movs	r4, #0
 257:Core/Src/main.c ****     Supercap_AUX_Buzzer(50, notes2[i]);
 764              		.loc 2 257 3 view .LVU211
 765 0266 12E0     		b	.L24
 766              	.LVL69:
 767              	.L25:
 258:Core/Src/main.c ****     HAL_Delay(50);
 768              		.loc 2 258 5 is_stmt 1 discriminator 3 view .LVU212
 258:Core/Src/main.c ****     HAL_Delay(50);
 769              		.loc 2 258 35 is_stmt 0 discriminator 3 view .LVU213
 770 0268 14AB     		add	r3, sp, #80
 771 026a 03EB4403 		add	r3, r3, r4, lsl #1
 258:Core/Src/main.c ****     HAL_Delay(50);
 772              		.loc 2 258 5 discriminator 3 view .LVU214
 773 026e 33F9301C 		ldrsh	r1, [r3, #-48]
 774 0272 3220     		movs	r0, #50
 775 0274 FFF7FEFF 		bl	Supercap_AUX_Buzzer
 776              	.LVL70:
 259:Core/Src/main.c ****     Supercap_AUX_Buzzer(0, 0);
 777              		.loc 2 259 5 is_stmt 1 discriminator 3 view .LVU215
 778 0278 3220     		movs	r0, #50
 779 027a FFF7FEFF 		bl	HAL_Delay
 780              	.LVL71:
 260:Core/Src/main.c ****     HAL_Delay(5);
 781              		.loc 2 260 5 discriminator 3 view .LVU216
 782 027e 0021     		movs	r1, #0
 783 0280 0846     		mov	r0, r1
 784 0282 FFF7FEFF 		bl	Supercap_AUX_Buzzer
 785              	.LVL72:
 261:Core/Src/main.c ****   }
 786              		.loc 2 261 5 discriminator 3 view .LVU217
 787 0286 0520     		movs	r0, #5
 788 0288 FFF7FEFF 		bl	HAL_Delay
 789              	.LVL73:
 257:Core/Src/main.c ****     Supercap_AUX_Buzzer(50, notes2[i]);
 790              		.loc 2 257 26 discriminator 3 view .LVU218
 257:Core/Src/main.c ****     Supercap_AUX_Buzzer(50, notes2[i]);
 791              		.loc 2 257 27 is_stmt 0 discriminator 3 view .LVU219
 792 028c 0134     		adds	r4, r4, #1
 793              	.LVL74:
 794              	.L24:
 257:Core/Src/main.c ****     Supercap_AUX_Buzzer(50, notes2[i]);
 795              		.loc 2 257 18 is_stmt 1 discriminator 1 view .LVU220
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 29


 257:Core/Src/main.c ****     Supercap_AUX_Buzzer(50, notes2[i]);
 796              		.loc 2 257 3 is_stmt 0 discriminator 1 view .LVU221
 797 028e 092C     		cmp	r4, #9
 798 0290 EADD     		ble	.L25
 799              	.LBE7:
 263:Core/Src/main.c **** 
 800              		.loc 2 263 3 is_stmt 1 view .LVU222
 801 0292 0021     		movs	r1, #0
 802 0294 0846     		mov	r0, r1
 803 0296 FFF7FEFF 		bl	Supercap_AUX_Buzzer
 804              	.LVL75:
 265:Core/Src/main.c **** 	HAL_Delay(250);
 805              		.loc 2 265 3 view .LVU223
 806 029a 2C48     		ldr	r0, .L30+144
 807 029c FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 808              	.LVL76:
 266:Core/Src/main.c **** 
 809              		.loc 2 266 2 view .LVU224
 810 02a0 FA20     		movs	r0, #250
 811 02a2 FFF7FEFF 		bl	HAL_Delay
 812              	.LVL77:
 268:Core/Src/main.c ****   for(int i = 0; i < 13; i++){
 813              		.loc 2 268 3 view .LVU225
 268:Core/Src/main.c ****   for(int i = 0; i < 13; i++){
 814              		.loc 2 268 12 is_stmt 0 view .LVU226
 815 02a6 01AC     		add	r4, sp, #4
 816              	.LVL78:
 268:Core/Src/main.c ****   for(int i = 0; i < 13; i++){
 817              		.loc 2 268 12 view .LVU227
 818 02a8 294D     		ldr	r5, .L30+148
 819 02aa 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 820 02ac 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 821 02ae 95E80700 		ldm	r5, {r0, r1, r2}
 822 02b2 03C4     		stmia	r4!, {r0, r1}
 823 02b4 2280     		strh	r2, [r4]	@ movhi
 269:Core/Src/main.c ****     Supercap_AUX_Buzzer(50, notes3[i]);
 824              		.loc 2 269 3 is_stmt 1 view .LVU228
 825              	.LBB8:
 269:Core/Src/main.c ****     Supercap_AUX_Buzzer(50, notes3[i]);
 826              		.loc 2 269 7 view .LVU229
 827              	.LVL79:
 269:Core/Src/main.c ****     Supercap_AUX_Buzzer(50, notes3[i]);
 828              		.loc 2 269 11 is_stmt 0 view .LVU230
 829 02b6 0024     		movs	r4, #0
 269:Core/Src/main.c ****     Supercap_AUX_Buzzer(50, notes3[i]);
 830              		.loc 2 269 3 view .LVU231
 831 02b8 67E0     		b	.L26
 832              	.L31:
 833 02ba 00BF     		.align	2
 834              	.L30:
 835 02bc 00000000 		.word	.LANCHOR3
 836 02c0 00000000 		.word	.LANCHOR5
 837 02c4 00000000 		.word	.LANCHOR7
 838 02c8 00000000 		.word	.LANCHOR6
 839 02cc 00000000 		.word	.LANCHOR9
 840 02d0 00000000 		.word	.LANCHOR8
 841 02d4 00000000 		.word	.LANCHOR10
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 30


 842 02d8 00000000 		.word	.LANCHOR11
 843 02dc 00000000 		.word	.LANCHOR12
 844 02e0 00000000 		.word	.LANCHOR13
 845 02e4 00000000 		.word	.LANCHOR15
 846 02e8 00000000 		.word	.LANCHOR14
 847 02ec 00000000 		.word	.LANCHOR16
 848 02f0 00000000 		.word	.LANCHOR1
 849 02f4 00000000 		.word	.LANCHOR17
 850 02f8 00000000 		.word	TxHeader
 851 02fc 00000000 		.word	FDCAN1_RXFilter
 852 0300 00000000 		.word	hadc3
 853 0304 00000000 		.word	hadc4
 854 0308 00000000 		.word	.LANCHOR18
 855 030c 00000000 		.word	huart3
 856 0310 00000000 		.word	.LANCHOR19
 857 0314 00000000 		.word	htim1
 858 0318 00000000 		.word	htim6
 859 031c 00000000 		.word	.LANCHOR20
 860 0320 00000000 		.word	0
 861 0324 17B75138 		.word	944879383
 862 0328 00000000 		.word	.LANCHOR21
 863 032c 00000080 		.word	-2147483648
 864 0330 BD3786B6 		.word	-1232717891
 865 0334 00000000 		.word	.LANCHOR22
 866 0338 00000000 		.word	.LANCHOR23
 867 033c BD378635 		.word	897988541
 868 0340 17B7D138 		.word	953267991
 869 0344 00000000 		.word	.LANCHOR24
 870 0348 18000000 		.word	.LANCHOR20+24
 871 034c 00000000 		.word	htim2
 872 0350 2C000000 		.word	.LANCHOR20+44
 873 0354 00000000 		.word	.LANCHOR4
 874 0358 00000000 		.word	hfdcan1
 875 035c 00000000 		.word	hadc1
 876 0360 00000000 		.word	hadc2
 877              	.LVL80:
 878              	.L27:
 270:Core/Src/main.c ****     HAL_Delay(50);
 879              		.loc 2 270 5 is_stmt 1 discriminator 3 view .LVU232
 270:Core/Src/main.c ****     HAL_Delay(50);
 880              		.loc 2 270 35 is_stmt 0 discriminator 3 view .LVU233
 881 0364 14AB     		add	r3, sp, #80
 882 0366 03EB4403 		add	r3, r3, r4, lsl #1
 270:Core/Src/main.c ****     HAL_Delay(50);
 883              		.loc 2 270 5 discriminator 3 view .LVU234
 884 036a 33F94C1C 		ldrsh	r1, [r3, #-76]
 885 036e 3220     		movs	r0, #50
 886 0370 FFF7FEFF 		bl	Supercap_AUX_Buzzer
 887              	.LVL81:
 271:Core/Src/main.c ****     Supercap_AUX_Buzzer(0, 0);
 888              		.loc 2 271 5 is_stmt 1 discriminator 3 view .LVU235
 889 0374 3220     		movs	r0, #50
 890 0376 FFF7FEFF 		bl	HAL_Delay
 891              	.LVL82:
 272:Core/Src/main.c ****     HAL_Delay(5);
 892              		.loc 2 272 5 discriminator 3 view .LVU236
 893 037a 0021     		movs	r1, #0
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 31


 894 037c 0846     		mov	r0, r1
 895 037e FFF7FEFF 		bl	Supercap_AUX_Buzzer
 896              	.LVL83:
 273:Core/Src/main.c ****   }
 897              		.loc 2 273 5 discriminator 3 view .LVU237
 898 0382 0520     		movs	r0, #5
 899 0384 FFF7FEFF 		bl	HAL_Delay
 900              	.LVL84:
 269:Core/Src/main.c ****     Supercap_AUX_Buzzer(50, notes3[i]);
 901              		.loc 2 269 26 discriminator 3 view .LVU238
 269:Core/Src/main.c ****     Supercap_AUX_Buzzer(50, notes3[i]);
 902              		.loc 2 269 27 is_stmt 0 discriminator 3 view .LVU239
 903 0388 0134     		adds	r4, r4, #1
 904              	.LVL85:
 905              	.L26:
 269:Core/Src/main.c ****     Supercap_AUX_Buzzer(50, notes3[i]);
 906              		.loc 2 269 18 is_stmt 1 discriminator 1 view .LVU240
 269:Core/Src/main.c ****     Supercap_AUX_Buzzer(50, notes3[i]);
 907              		.loc 2 269 3 is_stmt 0 discriminator 1 view .LVU241
 908 038a 0C2C     		cmp	r4, #12
 909 038c EADD     		ble	.L27
 910              	.LBE8:
 275:Core/Src/main.c **** 	HAL_TIM_Base_Start_IT(&htim5);
 911              		.loc 2 275 3 is_stmt 1 view .LVU242
 912 038e 0021     		movs	r1, #0
 913 0390 0846     		mov	r0, r1
 914 0392 FFF7FEFF 		bl	Supercap_AUX_Buzzer
 915              	.LVL86:
 276:Core/Src/main.c **** 	
 916              		.loc 2 276 2 view .LVU243
 917 0396 2348     		ldr	r0, .L32
 918 0398 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 919              	.LVL87:
 920              	.L28:
 282:Core/Src/main.c ****   {
 921              		.loc 2 282 3 discriminator 1 view .LVU244
 287:Core/Src/main.c ****     data_packet.data[1] = Supercap_ADC_to_Voltage_Funtion(V_cap.real_value_12bits);
 922              		.loc 2 287 5 discriminator 1 view .LVU245
 287:Core/Src/main.c ****     data_packet.data[1] = Supercap_ADC_to_Voltage_Funtion(V_cap.real_value_12bits);
 923              		.loc 2 287 27 is_stmt 0 discriminator 1 view .LVU246
 924 039c 40F2FF71 		movw	r1, #2047
 925 03a0 214B     		ldr	r3, .L32+4
 926 03a2 9889     		ldrh	r0, [r3, #12]
 927 03a4 FFF7FEFF 		bl	Supercap_ADC_to_Current_Funtion
 928              	.LVL88:
 287:Core/Src/main.c ****     data_packet.data[1] = Supercap_ADC_to_Voltage_Funtion(V_cap.real_value_12bits);
 929              		.loc 2 287 25 discriminator 1 view .LVU247
 930 03a8 204C     		ldr	r4, .L32+8
 931 03aa 84ED000A 		vstr.32	s0, [r4]
 288:Core/Src/main.c ****     data_packet.data[2] = Supercap_ADC_to_Current_Funtion(C_sys.real_value_12bits, 2047);
 932              		.loc 2 288 5 is_stmt 1 discriminator 1 view .LVU248
 288:Core/Src/main.c ****     data_packet.data[2] = Supercap_ADC_to_Current_Funtion(C_sys.real_value_12bits, 2047);
 933              		.loc 2 288 27 is_stmt 0 discriminator 1 view .LVU249
 934 03ae 204B     		ldr	r3, .L32+12
 935 03b0 9889     		ldrh	r0, [r3, #12]
 936 03b2 FFF7FEFF 		bl	Supercap_ADC_to_Voltage_Funtion
 937              	.LVL89:
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 32


 288:Core/Src/main.c ****     data_packet.data[2] = Supercap_ADC_to_Current_Funtion(C_sys.real_value_12bits, 2047);
 938              		.loc 2 288 25 discriminator 1 view .LVU250
 939 03b6 84ED010A 		vstr.32	s0, [r4, #4]
 289:Core/Src/main.c ****     data_packet.data[3] = Supercap_ADC_to_Voltage_Funtion(PID_7A_loop.output);
 940              		.loc 2 289 5 is_stmt 1 discriminator 1 view .LVU251
 289:Core/Src/main.c ****     data_packet.data[3] = Supercap_ADC_to_Voltage_Funtion(PID_7A_loop.output);
 941              		.loc 2 289 27 is_stmt 0 discriminator 1 view .LVU252
 942 03ba 40F2FF71 		movw	r1, #2047
 943 03be 1D4B     		ldr	r3, .L32+16
 944 03c0 9889     		ldrh	r0, [r3, #12]
 945 03c2 FFF7FEFF 		bl	Supercap_ADC_to_Current_Funtion
 946              	.LVL90:
 289:Core/Src/main.c ****     data_packet.data[3] = Supercap_ADC_to_Voltage_Funtion(PID_7A_loop.output);
 947              		.loc 2 289 25 discriminator 1 view .LVU253
 948 03c6 84ED020A 		vstr.32	s0, [r4, #8]
 290:Core/Src/main.c ****     //data_packet.data[3] = Supercap_ADC_to_Current_Funtion(C_left.real_value_12bits, 2047);
 949              		.loc 2 290 5 is_stmt 1 discriminator 1 view .LVU254
 290:Core/Src/main.c ****     //data_packet.data[3] = Supercap_ADC_to_Current_Funtion(C_left.real_value_12bits, 2047);
 950              		.loc 2 290 70 is_stmt 0 discriminator 1 view .LVU255
 951 03ca 1B4B     		ldr	r3, .L32+20
 952 03cc B3F91400 		ldrsh	r0, [r3, #20]
 290:Core/Src/main.c ****     //data_packet.data[3] = Supercap_ADC_to_Current_Funtion(C_left.real_value_12bits, 2047);
 953              		.loc 2 290 27 discriminator 1 view .LVU256
 954 03d0 80B2     		uxth	r0, r0
 955 03d2 FFF7FEFF 		bl	Supercap_ADC_to_Voltage_Funtion
 956              	.LVL91:
 290:Core/Src/main.c ****     //data_packet.data[3] = Supercap_ADC_to_Current_Funtion(C_left.real_value_12bits, 2047);
 957              		.loc 2 290 25 discriminator 1 view .LVU257
 958 03d6 84ED030A 		vstr.32	s0, [r4, #12]
 292:Core/Src/main.c ****     //Robot_power_from_REF//
 959              		.loc 2 292 5 is_stmt 1 discriminator 1 view .LVU258
 292:Core/Src/main.c ****     //Robot_power_from_REF//
 960              		.loc 2 292 71 is_stmt 0 discriminator 1 view .LVU259
 961 03da 184B     		ldr	r3, .L32+24
 962 03dc B3F91400 		ldrsh	r0, [r3, #20]
 292:Core/Src/main.c ****     //Robot_power_from_REF//
 963              		.loc 2 292 27 discriminator 1 view .LVU260
 964 03e0 80B2     		uxth	r0, r0
 965 03e2 FFF7FEFF 		bl	Supercap_ADC_to_Voltage_Funtion
 966              	.LVL92:
 292:Core/Src/main.c ****     //Robot_power_from_REF//
 967              		.loc 2 292 25 discriminator 1 view .LVU261
 968 03e6 84ED040A 		vstr.32	s0, [r4, #16]
 296:Core/Src/main.c **** 		data_packet.data[6] = Supercap_ADC_to_Current_Funtion(supercap_max_power_current, 2047);
 969              		.loc 2 296 5 is_stmt 1 discriminator 1 view .LVU262
 296:Core/Src/main.c **** 		data_packet.data[6] = Supercap_ADC_to_Current_Funtion(supercap_max_power_current, 2047);
 970              		.loc 2 296 71 is_stmt 0 discriminator 1 view .LVU263
 971 03ea 154B     		ldr	r3, .L32+28
 972 03ec B3F91400 		ldrsh	r0, [r3, #20]
 296:Core/Src/main.c **** 		data_packet.data[6] = Supercap_ADC_to_Current_Funtion(supercap_max_power_current, 2047);
 973              		.loc 2 296 27 discriminator 1 view .LVU264
 974 03f0 80B2     		uxth	r0, r0
 975 03f2 FFF7FEFF 		bl	Supercap_ADC_to_Voltage_Funtion
 976              	.LVL93:
 296:Core/Src/main.c **** 		data_packet.data[6] = Supercap_ADC_to_Current_Funtion(supercap_max_power_current, 2047);
 977              		.loc 2 296 25 discriminator 1 view .LVU265
 978 03f6 84ED050A 		vstr.32	s0, [r4, #20]
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 33


 297:Core/Src/main.c **** 		data_packet.data[7] = Supercap_ADC_to_Voltage_Funtion(supercap_target_voltage);//(float)supercap_
 979              		.loc 2 297 3 is_stmt 1 discriminator 1 view .LVU266
 297:Core/Src/main.c **** 		data_packet.data[7] = Supercap_ADC_to_Voltage_Funtion(supercap_target_voltage);//(float)supercap_
 980              		.loc 2 297 25 is_stmt 0 discriminator 1 view .LVU267
 981 03fa 40F2FF71 		movw	r1, #2047
 982 03fe 114B     		ldr	r3, .L32+32
 983 0400 1888     		ldrh	r0, [r3]
 984 0402 FFF7FEFF 		bl	Supercap_ADC_to_Current_Funtion
 985              	.LVL94:
 297:Core/Src/main.c **** 		data_packet.data[7] = Supercap_ADC_to_Voltage_Funtion(supercap_target_voltage);//(float)supercap_
 986              		.loc 2 297 23 discriminator 1 view .LVU268
 987 0406 84ED060A 		vstr.32	s0, [r4, #24]
 298:Core/Src/main.c **** 		//bug report: I put data[5], So, the tail be removed
 988              		.loc 2 298 3 is_stmt 1 discriminator 1 view .LVU269
 298:Core/Src/main.c **** 		//bug report: I put data[5], So, the tail be removed
 989              		.loc 2 298 25 is_stmt 0 discriminator 1 view .LVU270
 990 040a 0F4B     		ldr	r3, .L32+36
 991 040c D3ED007A 		vldr.32	s15, [r3]
 992 0410 FCEEE77A 		vcvt.u32.f32	s15, s15
 993 0414 17EE903A 		vmov	r3, s15	@ int
 994 0418 98B2     		uxth	r0, r3
 995 041a FFF7FEFF 		bl	Supercap_ADC_to_Voltage_Funtion
 996              	.LVL95:
 298:Core/Src/main.c **** 		//bug report: I put data[5], So, the tail be removed
 997              		.loc 2 298 23 discriminator 1 view .LVU271
 998 041e 84ED070A 		vstr.32	s0, [r4, #28]
 282:Core/Src/main.c ****   {
 999              		.loc 2 282 9 is_stmt 1 discriminator 1 view .LVU272
 1000 0422 BBE7     		b	.L28
 1001              	.L33:
 1002              		.align	2
 1003              	.L32:
 1004 0424 00000000 		.word	htim5
 1005 0428 00000000 		.word	.LANCHOR6
 1006 042c 00000000 		.word	.LANCHOR18
 1007 0430 00000000 		.word	.LANCHOR11
 1008 0434 00000000 		.word	.LANCHOR5
 1009 0438 00000000 		.word	.LANCHOR23
 1010 043c 00000000 		.word	.LANCHOR21
 1011 0440 00000000 		.word	.LANCHOR22
 1012 0444 00000000 		.word	.LANCHOR17
 1013 0448 00000000 		.word	.LANCHOR25
 1014              		.cfi_endproc
 1015              	.LFE333:
 1017              		.global	data_packet
 1018              		.global	debug_counter
 1019              		.global	Robot_power_from_REF
 1020              		.global	TIM3_AUTORELOAD_over100
 1021              		.global	temp_counter
 1022              		.global	supercap_target_voltage
 1023              		.global	temp2
 1024              		.global	CAP_STATE
 1025              		.global	TxData
 1026              		.global	FDCAN_R_data
 1027              		.global	FDCAN_Notification_flag
 1028              		.global	PID_voltage_loop
 1029              		.global	PID_7A_loop
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 34


 1030              		.global	PID_n7A_loop
 1031              		.global	PID_45W_loop
 1032              		.global	ADC4_12
 1033              		.global	V_1V6
 1034              		.global	V_sys
 1035              		.global	V_bat
 1036              		.global	V_cap
 1037              		.global	V_cap_op
 1038              		.global	V_sys_op
 1039              		.global	C_right
 1040              		.global	C_sys
 1041              		.global	C_left
 1042              		.global	supercap_max_power_STM32
 1043              		.global	supercap_max_power_current
 1044              		.global	supercap_ADC4
 1045              		.global	supercap_ADC3
 1046              		.global	supercap_ADC2
 1047              		.global	supercap_ADC1
 1048              		.section	.rodata
 1049              		.align	2
 1050              		.set	.LANCHOR20,. + 0
 1051              	.LC0:
 1052 0000 0B00     		.short	11
 1053 0002 0B00     		.short	11
 1054 0004 0600     		.short	6
 1055 0006 0500     		.short	5
 1056 0008 0500     		.short	5
 1057 000a 0100     		.short	1
 1058 000c 0200     		.short	2
 1059 000e 0300     		.short	3
 1060 0010 0300     		.short	3
 1061 0012 0200     		.short	2
 1062 0014 0100     		.short	1
 1063 0016 FAFF     		.short	-6
 1064              	.LC1:
 1065 0018 0600     		.short	6
 1066 001a 0500     		.short	5
 1067 001c 0500     		.short	5
 1068 001e 0100     		.short	1
 1069 0020 0200     		.short	2
 1070 0022 0300     		.short	3
 1071 0024 0300     		.short	3
 1072 0026 0200     		.short	2
 1073 0028 0100     		.short	1
 1074 002a FAFF     		.short	-6
 1075              	.LC2:
 1076 002c 0100     		.short	1
 1077 002e 0200     		.short	2
 1078 0030 0300     		.short	3
 1079 0032 0500     		.short	5
 1080 0034 0500     		.short	5
 1081 0036 0600     		.short	6
 1082 0038 0500     		.short	5
 1083 003a 0300     		.short	3
 1084 003c 0300     		.short	3
 1085 003e 0200     		.short	2
 1086 0040 0100     		.short	1
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 35


 1087 0042 0200     		.short	2
 1088 0044 0500     		.short	5
 1089              		.section	.bss.ADC4_12,"aw",%nobits
 1090              		.align	2
 1091              		.set	.LANCHOR16,. + 0
 1094              	ADC4_12:
 1095 0000 00000000 		.space	20
 1095      00000000 
 1095      00000000 
 1095      00000000 
 1095      00000000 
 1096              		.section	.bss.CAP_STATE,"aw",%nobits
 1097              		.set	.LANCHOR19,. + 0
 1100              	CAP_STATE:
 1101 0000 00       		.space	1
 1102              		.section	.bss.C_left,"aw",%nobits
 1103              		.align	2
 1104              		.set	.LANCHOR3,. + 0
 1107              	C_left:
 1108 0000 00000000 		.space	20
 1108      00000000 
 1108      00000000 
 1108      00000000 
 1108      00000000 
 1109              		.section	.bss.C_right,"aw",%nobits
 1110              		.align	2
 1111              		.set	.LANCHOR6,. + 0
 1114              	C_right:
 1115 0000 00000000 		.space	20
 1115      00000000 
 1115      00000000 
 1115      00000000 
 1115      00000000 
 1116              		.section	.bss.C_sys,"aw",%nobits
 1117              		.align	2
 1118              		.set	.LANCHOR5,. + 0
 1121              	C_sys:
 1122 0000 00000000 		.space	20
 1122      00000000 
 1122      00000000 
 1122      00000000 
 1122      00000000 
 1123              		.section	.bss.FDCAN_Notification_flag,"aw",%nobits
 1126              	FDCAN_Notification_flag:
 1127 0000 00       		.space	1
 1128              		.section	.bss.FDCAN_R_data,"aw",%nobits
 1131              	FDCAN_R_data:
 1132 0000 00       		.space	1
 1133              		.section	.bss.PID_45W_loop,"aw",%nobits
 1134              		.align	2
 1135              		.set	.LANCHOR21,. + 0
 1138              	PID_45W_loop:
 1139 0000 00000000 		.space	28
 1139      00000000 
 1139      00000000 
 1139      00000000 
 1139      00000000 
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 36


 1140              		.section	.bss.PID_7A_loop,"aw",%nobits
 1141              		.align	2
 1142              		.set	.LANCHOR23,. + 0
 1145              	PID_7A_loop:
 1146 0000 00000000 		.space	28
 1146      00000000 
 1146      00000000 
 1146      00000000 
 1146      00000000 
 1147              		.section	.bss.PID_n7A_loop,"aw",%nobits
 1148              		.align	2
 1149              		.set	.LANCHOR22,. + 0
 1152              	PID_n7A_loop:
 1153 0000 00000000 		.space	28
 1153      00000000 
 1153      00000000 
 1153      00000000 
 1153      00000000 
 1154              		.section	.bss.PID_voltage_loop,"aw",%nobits
 1155              		.align	2
 1156              		.set	.LANCHOR24,. + 0
 1159              	PID_voltage_loop:
 1160 0000 00000000 		.space	28
 1160      00000000 
 1160      00000000 
 1160      00000000 
 1160      00000000 
 1161              		.section	.bss.Robot_power_from_REF,"aw",%nobits
 1162              		.set	.LANCHOR2,. + 0
 1165              	Robot_power_from_REF:
 1166 0000 00       		.space	1
 1167              		.section	.bss.TIM3_AUTORELOAD_over100,"aw",%nobits
 1168              		.align	2
 1171              	TIM3_AUTORELOAD_over100:
 1172 0000 00000000 		.space	4
 1173              		.section	.bss.TxData,"aw",%nobits
 1174              		.align	2
 1177              	TxData:
 1178 0000 00       		.space	1
 1179              		.section	.bss.V_1V6,"aw",%nobits
 1180              		.align	2
 1181              		.set	.LANCHOR14,. + 0
 1184              	V_1V6:
 1185 0000 00000000 		.space	20
 1185      00000000 
 1185      00000000 
 1185      00000000 
 1185      00000000 
 1186              		.section	.bss.V_bat,"aw",%nobits
 1187              		.align	2
 1188              		.set	.LANCHOR12,. + 0
 1191              	V_bat:
 1192 0000 00000000 		.space	20
 1192      00000000 
 1192      00000000 
 1192      00000000 
 1192      00000000 
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 37


 1193              		.section	.bss.V_cap,"aw",%nobits
 1194              		.align	2
 1195              		.set	.LANCHOR11,. + 0
 1198              	V_cap:
 1199 0000 00000000 		.space	20
 1199      00000000 
 1199      00000000 
 1199      00000000 
 1199      00000000 
 1200              		.section	.bss.V_cap_op,"aw",%nobits
 1201              		.align	2
 1202              		.set	.LANCHOR10,. + 0
 1205              	V_cap_op:
 1206 0000 00000000 		.space	20
 1206      00000000 
 1206      00000000 
 1206      00000000 
 1206      00000000 
 1207              		.section	.bss.V_sys,"aw",%nobits
 1208              		.align	2
 1209              		.set	.LANCHOR13,. + 0
 1212              	V_sys:
 1213 0000 00000000 		.space	20
 1213      00000000 
 1213      00000000 
 1213      00000000 
 1213      00000000 
 1214              		.section	.bss.V_sys_op,"aw",%nobits
 1215              		.align	2
 1216              		.set	.LANCHOR8,. + 0
 1219              	V_sys_op:
 1220 0000 00000000 		.space	20
 1220      00000000 
 1220      00000000 
 1220      00000000 
 1220      00000000 
 1221              		.section	.bss.debug_counter,"aw",%nobits
 1222              		.align	2
 1225              	debug_counter:
 1226 0000 00000000 		.space	4
 1227              		.section	.bss.rx_header.0,"aw",%nobits
 1228              		.align	2
 1229              		.set	.LANCHOR0,. + 0
 1232              	rx_header.0:
 1233 0000 00000000 		.space	40
 1233      00000000 
 1233      00000000 
 1233      00000000 
 1233      00000000 
 1234              		.section	.bss.supercap_ADC1,"aw",%nobits
 1235              		.align	2
 1236              		.set	.LANCHOR4,. + 0
 1239              	supercap_ADC1:
 1240 0000 00000000 		.space	4
 1241              		.section	.bss.supercap_ADC2,"aw",%nobits
 1242              		.align	2
 1243              		.set	.LANCHOR9,. + 0
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 38


 1246              	supercap_ADC2:
 1247 0000 00000000 		.space	6
 1247      0000
 1248              		.section	.bss.supercap_ADC3,"aw",%nobits
 1249              		.align	2
 1250              		.set	.LANCHOR7,. + 0
 1253              	supercap_ADC3:
 1254 0000 00000000 		.space	6
 1254      0000
 1255              		.section	.bss.supercap_ADC4,"aw",%nobits
 1256              		.align	2
 1257              		.set	.LANCHOR15,. + 0
 1260              	supercap_ADC4:
 1261 0000 00000000 		.space	4
 1262              		.section	.bss.supercap_max_power_STM32,"aw",%nobits
 1263              		.align	1
 1264              		.set	.LANCHOR1,. + 0
 1267              	supercap_max_power_STM32:
 1268 0000 0000     		.space	2
 1269              		.section	.bss.supercap_max_power_current,"aw",%nobits
 1270              		.align	1
 1271              		.set	.LANCHOR17,. + 0
 1274              	supercap_max_power_current:
 1275 0000 0000     		.space	2
 1276              		.section	.bss.supercap_target_voltage,"aw",%nobits
 1277              		.align	2
 1278              		.set	.LANCHOR25,. + 0
 1281              	supercap_target_voltage:
 1282 0000 00000000 		.space	4
 1283              		.section	.bss.temp2,"aw",%nobits
 1284              		.align	2
 1287              	temp2:
 1288 0000 00000000 		.space	4
 1289              		.section	.bss.temp_counter,"aw",%nobits
 1290              		.align	1
 1293              	temp_counter:
 1294 0000 0000     		.space	2
 1295              		.section	.data.data_packet,"aw"
 1296              		.align	2
 1297              		.set	.LANCHOR18,. + 0
 1300              	data_packet:
 1301 0000 CDCC8C3F 		.word	1066192077
 1302 0004 CDCC0C40 		.word	1074580685
 1303 0008 33335340 		.word	1079194419
 1304 000c CDCC8C40 		.word	1082969293
 1305 0010 0000B040 		.word	1085276160
 1306 0014 3333D340 		.word	1087583027
 1307 0018 6666F640 		.word	1089889894
 1308 001c CDCC0C41 		.word	1091357901
 1309 0020 0000807F 		.ascii	"\000\000\200\177"
 1310              		.text
 1311              	.Letext0:
 1312              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 1313              		.file 5 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 1314              		.file 6 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g473xx.h"
 1315              		.file 7 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g4xx.h"
 1316              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 39


 1317              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc.h"
 1318              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 1319              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_adc.h"
 1320              		.file 12 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_fdcan.h"
 1321              		.file 13 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim.h"
 1322              		.file 14 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_uart.h"
 1323              		.file 15 "Core/Inc/adc.h"
 1324              		.file 16 "Core/Inc/fdcan.h"
 1325              		.file 17 "Core/Inc/tim.h"
 1326              		.file 18 "Core/Inc/usart.h"
 1327              		.file 19 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\lib\\gcc\\arm-none-eabi
 1328              		.file 20 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\
 1329              		.file 21 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\
 1330              		.file 22 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\
 1331              		.file 23 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\
 1332              		.file 24 "Core/Inc/supercap.h"
 1333              		.file 25 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_pwr_ex.h"
 1334              		.file 26 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal.h"
 1335              		.file 27 "Core/Inc/gpio.h"
 1336              		.file 28 "Core/Inc/dma.h"
 1337              		.file 29 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_adc_ex.h"
 1338              		.file 30 "<built-in>"
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 40


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:20     .text.fputc:00000000 $t
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:26     .text.fputc:00000000 fputc
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:65     .text.fputc:0000001c $d
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:70     .text.HAL_FDCAN_RxFifo0Callback:00000000 $t
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:76     .text.HAL_FDCAN_RxFifo0Callback:00000000 HAL_FDCAN_RxFifo0Callback
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:161    .text.HAL_FDCAN_RxFifo0Callback:0000004c $d
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:168    .text.Error_Handler:00000000 $t
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:174    .text.Error_Handler:00000000 Error_Handler
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:206    .text.SystemClock_Config:00000000 $t
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:212    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:333    .text.main:00000000 $t
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:339    .text.main:00000000 main
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:835    .text.main:000002bc $d
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:881    .text.main:00000364 $t
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1004   .text.main:00000424 $d
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1300   .data.data_packet:00000000 data_packet
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1225   .bss.debug_counter:00000000 debug_counter
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1165   .bss.Robot_power_from_REF:00000000 Robot_power_from_REF
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1171   .bss.TIM3_AUTORELOAD_over100:00000000 TIM3_AUTORELOAD_over100
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1293   .bss.temp_counter:00000000 temp_counter
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1281   .bss.supercap_target_voltage:00000000 supercap_target_voltage
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1287   .bss.temp2:00000000 temp2
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1100   .bss.CAP_STATE:00000000 CAP_STATE
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1177   .bss.TxData:00000000 TxData
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1131   .bss.FDCAN_R_data:00000000 FDCAN_R_data
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1126   .bss.FDCAN_Notification_flag:00000000 FDCAN_Notification_flag
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1159   .bss.PID_voltage_loop:00000000 PID_voltage_loop
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1145   .bss.PID_7A_loop:00000000 PID_7A_loop
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1152   .bss.PID_n7A_loop:00000000 PID_n7A_loop
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1138   .bss.PID_45W_loop:00000000 PID_45W_loop
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1094   .bss.ADC4_12:00000000 ADC4_12
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1184   .bss.V_1V6:00000000 V_1V6
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1212   .bss.V_sys:00000000 V_sys
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1191   .bss.V_bat:00000000 V_bat
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1198   .bss.V_cap:00000000 V_cap
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1205   .bss.V_cap_op:00000000 V_cap_op
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1219   .bss.V_sys_op:00000000 V_sys_op
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1114   .bss.C_right:00000000 C_right
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1121   .bss.C_sys:00000000 C_sys
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1107   .bss.C_left:00000000 C_left
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1267   .bss.supercap_max_power_STM32:00000000 supercap_max_power_STM32
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1274   .bss.supercap_max_power_current:00000000 supercap_max_power_current
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1260   .bss.supercap_ADC4:00000000 supercap_ADC4
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1253   .bss.supercap_ADC3:00000000 supercap_ADC3
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1246   .bss.supercap_ADC2:00000000 supercap_ADC2
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1239   .bss.supercap_ADC1:00000000 supercap_ADC1
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1049   .rodata:00000000 $d
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1090   .bss.ADC4_12:00000000 $d
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1101   .bss.CAP_STATE:00000000 $d
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1103   .bss.C_left:00000000 $d
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1110   .bss.C_right:00000000 $d
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1117   .bss.C_sys:00000000 $d
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1127   .bss.FDCAN_Notification_flag:00000000 $d
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1132   .bss.FDCAN_R_data:00000000 $d
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1134   .bss.PID_45W_loop:00000000 $d
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 41


C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1141   .bss.PID_7A_loop:00000000 $d
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1148   .bss.PID_n7A_loop:00000000 $d
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1155   .bss.PID_voltage_loop:00000000 $d
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1166   .bss.Robot_power_from_REF:00000000 $d
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1168   .bss.TIM3_AUTORELOAD_over100:00000000 $d
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1174   .bss.TxData:00000000 $d
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1180   .bss.V_1V6:00000000 $d
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1187   .bss.V_bat:00000000 $d
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1194   .bss.V_cap:00000000 $d
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1201   .bss.V_cap_op:00000000 $d
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1208   .bss.V_sys:00000000 $d
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1215   .bss.V_sys_op:00000000 $d
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1222   .bss.debug_counter:00000000 $d
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1228   .bss.rx_header.0:00000000 $d
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1232   .bss.rx_header.0:00000000 rx_header.0
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1235   .bss.supercap_ADC1:00000000 $d
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1242   .bss.supercap_ADC2:00000000 $d
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1249   .bss.supercap_ADC3:00000000 $d
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1256   .bss.supercap_ADC4:00000000 $d
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1263   .bss.supercap_max_power_STM32:00000000 $d
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1270   .bss.supercap_max_power_current:00000000 $d
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1277   .bss.supercap_target_voltage:00000000 $d
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1284   .bss.temp2:00000000 $d
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1290   .bss.temp_counter:00000000 $d
C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s:1296   .data.data_packet:00000000 $d

UNDEFINED SYMBOLS
HAL_UART_Transmit
huart3
HAL_FDCAN_GetRxMessage
Update_Current
memset
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
MX_DMA_Init
MX_ADC1_Init
MX_ADC2_Init
MX_TIM1_Init
MX_USART1_UART_Init
MX_USART2_UART_Init
MX_USART3_UART_Init
MX_TIM3_Init
MX_TIM4_Init
MX_ADC4_Init
MX_FDCAN1_Init
MX_ADC5_Init
MX_ADC3_Init
MX_TIM2_Init
MX_TIM5_Init
MX_TIM6_Init
HAL_FDCAN_ConfigFilter
HAL_FDCAN_Start
HAL_FDCAN_ActivateNotification
HAL_ADCEx_Calibration_Start
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\cch3zcip.s 			page 42


HAL_ADC_Start_DMA
HAL_UART_Transmit_DMA
HAL_TIM_Base_Start
HAL_TIM_Base_Start_IT
Supercap_AUX_Init
Supercap_AUX_Buzzer
HAL_Delay
Supercap_Function_Init
Supercap_PID_Init
TxHeader
FDCAN1_RXFilter
hadc3
hadc4
htim1
htim6
htim2
hfdcan1
hadc1
hadc2
Supercap_ADC_to_Current_Funtion
Supercap_ADC_to_Voltage_Funtion
htim5
