library verilog;
use verilog.vl_types.all;
entity fifo_if is
    port(
        clk             : in     vl_logic;
        reset_b         : in     vl_logic
    );
end fifo_if;
