
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036365                       # Number of seconds simulated
sim_ticks                                 36364612185                       # Number of ticks simulated
final_tick                               565928992122                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 264807                       # Simulator instruction rate (inst/s)
host_op_rate                                   334417                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2911018                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907556                       # Number of bytes of host memory used
host_seconds                                 12492.06                       # Real time elapsed on the host
sim_insts                                  3307988344                       # Number of instructions simulated
sim_ops                                    4177559006                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2163072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2377984                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1025664                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5571328                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1681408                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1681408                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16899                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        18578                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8013                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 43526                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13136                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13136                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35199                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     59482884                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        45759                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     65392805                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        45759                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28205003                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               153207409                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35199                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        45759                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        45759                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             126717                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          46237479                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               46237479                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          46237479                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35199                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     59482884                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        45759                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     65392805                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        45759                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28205003                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              199444888                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                87205306                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31003758                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25439099                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2016348                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13123895                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12101903                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3164932                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87361                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32031581                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170159081                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31003758                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15266835                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36592415                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10807360                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7470964                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15671294                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       804641                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84853608                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.464741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.326006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48261193     56.88%     56.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3650689      4.30%     61.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3206735      3.78%     64.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3441043      4.06%     69.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3026310      3.57%     72.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1579413      1.86%     74.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1028786      1.21%     75.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2695671      3.18%     78.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17963768     21.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84853608                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355526                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.951247                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33701759                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7049071                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34805590                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       544997                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8752182                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5073837                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6772                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201834275                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51154                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8752182                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35361655                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3365479                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       984005                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33656633                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2733646                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195020586                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        11206                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1710628                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       748203                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           98                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270801122                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909411993                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909411993                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102541858                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34101                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18071                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7245314                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19260448                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10030987                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       238431                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3177458                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183929487                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34077                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147779238                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       284973                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61031408                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186523596                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2033                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84853608                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.741579                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.907320                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30630020     36.10%     36.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17864398     21.05%     57.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11967540     14.10%     71.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7633373      9.00%     80.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7542090      8.89%     89.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4437798      5.23%     94.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3378868      3.98%     98.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       747085      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       652436      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84853608                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084318     69.92%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            42      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        205757     13.27%     83.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260772     16.81%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121568997     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013134      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15743024     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8438061      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147779238                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.694613                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1550889                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010495                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382247942                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244996007                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143630145                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149330127                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262389                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7048319                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          588                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1052                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2289314                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          566                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8752182                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2600293                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       161427                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183963564                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       314149                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19260448                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10030987                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18055                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        115821                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6661                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1052                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1232447                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1129265                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2361712                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145201489                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14801454                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2577745                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22999517                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20584969                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8198063                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.665053                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143775784                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143630145                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93689942                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261665831                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.647034                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358052                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61545470                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2041510                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76101426                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.608668                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.166568                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30784583     40.45%     40.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20456107     26.88%     67.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8386759     11.02%     78.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4291096      5.64%     83.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3679452      4.83%     88.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1806501      2.37%     91.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1999164      2.63%     93.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008402      1.33%     95.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3689362      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76101426                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3689362                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256379454                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376695250                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41753                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2351698                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.872053                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.872053                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.146719                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.146719                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655588580                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196997101                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189285809                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                87205306                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30565569                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24840257                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2082566                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12852814                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11945640                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3226966                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88267                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30668141                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             169446325                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30565569                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15172606                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37282322                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11191950                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7103379                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15022716                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       897396                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84116677                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.489000                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.298247                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46834355     55.68%     55.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3270205      3.89%     59.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2654538      3.16%     62.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6438554      7.65%     70.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1752557      2.08%     72.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2244154      2.67%     75.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1616596      1.92%     77.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          904856      1.08%     78.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18400862     21.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84116677                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.350501                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.943074                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32085893                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6914685                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35850551                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       243534                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9022005                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5222176                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        41110                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     202611559                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        77014                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9022005                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34436894                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1479975                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1963446                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33687247                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3527102                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     195447656                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        32399                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1463942                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1094011                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1886                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    273595599                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    912412878                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    912412878                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    167852865                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       105742680                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40326                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22769                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9669070                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18225066                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9279601                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       145690                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2886877                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         184868211                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38848                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146892028                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       289014                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63801971                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    194874823                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6328                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84116677                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.746289                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.885967                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29669580     35.27%     35.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18005925     21.41%     56.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11705981     13.92%     70.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8702176     10.35%     80.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7496531      8.91%     89.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3882601      4.62%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3319628      3.95%     98.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       623324      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       710931      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84116677                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         859561     71.13%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             7      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        174426     14.43%     85.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       174438     14.44%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    122380770     83.31%     83.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2090828      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16259      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14582758      9.93%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7821413      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146892028                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.684439                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1208432                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008227                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    379398179                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    248709661                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143160614                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148100460                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       551166                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7178145                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2958                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          632                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2370817                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9022005                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         628740                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        81338                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    184907061                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       401763                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18225066                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9279601                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22588                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72884                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          632                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1245539                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1171615                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2417154                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    144564669                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13685881                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2327359                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21299008                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20395584                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7613127                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.657751                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143255565                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143160614                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93299064                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        263379647                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.641650                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354238                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98334381                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120764076                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64144013                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32520                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2087923                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75094672                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.608158                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.135492                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29632029     39.46%     39.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20615809     27.45%     66.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8389957     11.17%     78.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4716095      6.28%     84.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3846681      5.12%     89.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1559965      2.08%     91.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1853101      2.47%     94.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       933367      1.24%     95.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3547668      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75094672                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98334381                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120764076                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17955694                       # Number of memory references committed
system.switch_cpus1.commit.loads             11046914                       # Number of loads committed
system.switch_cpus1.commit.membars              16260                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17351497                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108812798                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2458562                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3547668                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           256455093                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          378844036                       # The number of ROB writes
system.switch_cpus1.timesIdled                  44776                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3088629                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98334381                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120764076                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98334381                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.886824                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.886824                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.127619                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.127619                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       650366522                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      197839078                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      186953281                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32520                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                87205306                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31492090                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25631180                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2103579                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13406906                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12410873                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3241897                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        92601                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     34806353                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             171967293                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31492090                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15652770                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36136208                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10794026                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5712717                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         17014432                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       845025                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     85309890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.482670                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.296918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        49173682     57.64%     57.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1952500      2.29%     59.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2542831      2.98%     62.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3827551      4.49%     67.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3719563      4.36%     71.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2826939      3.31%     75.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1678284      1.97%     77.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2515494      2.95%     79.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17073046     20.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     85309890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.361126                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.971982                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        35955995                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5592626                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34834825                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       272107                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8654336                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5331227                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          267                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     205731664                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1368                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8654336                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        37862242                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1045072                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1772218                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33156203                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2819813                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     199746560                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          749                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1219445                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       884260                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           18                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    278333023                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    930219345                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    930219345                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173082441                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       105250571                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        42338                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        23947                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7964286                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18511340                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9809394                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       190401                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3195273                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         185650321                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        40279                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        149552203                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       279329                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     60354362                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    183527633                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6487                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     85309890                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.753046                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.897044                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29766746     34.89%     34.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18714002     21.94%     56.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12077613     14.16%     70.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8236847      9.66%     80.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7711880      9.04%     89.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4110258      4.82%     94.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3029326      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       908076      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       755142      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     85309890                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         735787     69.18%     69.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             6      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        151670     14.26%     83.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       176178     16.56%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    124445843     83.21%     83.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2113228      1.41%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16896      0.01%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14762865      9.87%     94.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8213371      5.49%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     149552203                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.714944                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1063641                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007112                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    385757262                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    246045789                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    145355196                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     150615844                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       507941                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7090062                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2281                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          869                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2488899                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          346                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8654336                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         617677                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        99004                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    185690605                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1272102                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18511340                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9809394                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        23383                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         75132                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          869                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1287813                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1185484                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2473297                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    146691738                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13898481                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2860461                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21929987                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20548754                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8031506                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.682142                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             145393608                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            145355196                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93387384                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        262236225                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.666816                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356119                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101365018                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124581769                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     61109115                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33792                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2138271                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     76655554                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.625215                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.151487                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29661689     38.69%     38.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21977706     28.67%     67.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8094049     10.56%     77.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4635607      6.05%     83.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3868711      5.05%     89.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1904451      2.48%     91.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1892023      2.47%     93.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       810637      1.06%     95.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3810681      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     76655554                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101365018                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124581769                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18741773                       # Number of memory references committed
system.switch_cpus2.commit.loads             11421278                       # Number of loads committed
system.switch_cpus2.commit.membars              16896                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17867986                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112293483                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2541974                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3810681                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           258535757                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          380040653                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32171                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1895416                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101365018                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124581769                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101365018                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.860310                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.860310                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.162372                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.162372                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       660114907                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      200769404                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      190018304                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33792                       # number of misc regfile writes
system.l20.replacements                         16909                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          676891                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27149                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.932447                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           13.806256                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.780261                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5813.716044                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4408.697439                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001348                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000369                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.567746                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.430537                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        78984                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  78984                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           17754                       # number of Writeback hits
system.l20.Writeback_hits::total                17754                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        78984                       # number of demand (read+write) hits
system.l20.demand_hits::total                   78984                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        78984                       # number of overall hits
system.l20.overall_hits::total                  78984                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16899                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16909                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16899                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16909                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16899                       # number of overall misses
system.l20.overall_misses::total                16909                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1205195                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2195332232                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2196537427                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1205195                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2195332232                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2196537427                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1205195                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2195332232                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2196537427                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95883                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95893                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        17754                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            17754                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95883                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95893                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95883                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95893                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.176246                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.176332                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.176246                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.176332                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.176246                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.176332                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 129909.002426                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 129903.449465                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 129909.002426                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 129903.449465                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 129909.002426                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 129903.449465                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4208                       # number of writebacks
system.l20.writebacks::total                     4208                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16899                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16909                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16899                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16909                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16899                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16909                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2036253286                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2037364577                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2036253286                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2037364577                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2036253286                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2037364577                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.176246                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.176332                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.176246                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.176332                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.176246                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.176332                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 120495.490029                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 120489.950736                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 120495.490029                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 120489.950736                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 120495.490029                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 120489.950736                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         18592                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          728440                       # Total number of references to valid blocks.
system.l21.sampled_refs                         28832                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.264983                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          244.883351                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.934902                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3626.734567                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          6360.447180                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.023914                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000775                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.354173                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.621137                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        53108                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  53108                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           19577                       # number of Writeback hits
system.l21.Writeback_hits::total                19577                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        53108                       # number of demand (read+write) hits
system.l21.demand_hits::total                   53108                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        53108                       # number of overall hits
system.l21.overall_hits::total                  53108                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        18578                       # number of ReadReq misses
system.l21.ReadReq_misses::total                18591                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        18578                       # number of demand (read+write) misses
system.l21.demand_misses::total                 18591                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        18578                       # number of overall misses
system.l21.overall_misses::total                18591                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1424385                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2488697974                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2490122359                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1424385                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2488697974                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2490122359                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1424385                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2488697974                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2490122359                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        71686                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              71699                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        19577                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            19577                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        71686                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               71699                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        71686                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              71699                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.259158                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.259292                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.259158                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.259292                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.259158                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.259292                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 109568.076923                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 133959.412962                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 133942.357001                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 109568.076923                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 133959.412962                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 133942.357001                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 109568.076923                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 133959.412962                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 133942.357001                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3463                       # number of writebacks
system.l21.writebacks::total                     3463                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        18578                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           18591                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        18578                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            18591                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        18578                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           18591                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1302579                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2313586714                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2314889293                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1302579                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2313586714                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2314889293                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1302579                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2313586714                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2314889293                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.259158                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.259292                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.259158                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.259292                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.259158                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.259292                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 100198.384615                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 124533.680375                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 124516.663601                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 100198.384615                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 124533.680375                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 124516.663601                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 100198.384615                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 124533.680375                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 124516.663601                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          8026                       # number of replacements
system.l22.tagsinuse                     12287.992315                       # Cycle average of tags in use
system.l22.total_refs                          596161                       # Total number of references to valid blocks.
system.l22.sampled_refs                         20314                       # Sample count of references to valid blocks.
system.l22.avg_refs                         29.347297                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          934.962229                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.477670                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3696.533928                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7647.018489                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.076087                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000771                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.300825                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.622316                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        44878                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  44878                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           26181                       # number of Writeback hits
system.l22.Writeback_hits::total                26181                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        44878                       # number of demand (read+write) hits
system.l22.demand_hits::total                   44878                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        44878                       # number of overall hits
system.l22.overall_hits::total                  44878                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         8012                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 8025                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            1                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         8013                       # number of demand (read+write) misses
system.l22.demand_misses::total                  8026                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         8013                       # number of overall misses
system.l22.overall_misses::total                 8026                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2632121                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    998468765                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1001100886                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data        43597                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total        43597                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2632121                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    998512362                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1001144483                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2632121                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    998512362                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1001144483                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        52890                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              52903                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        26181                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            26181                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        52891                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               52904                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        52891                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              52904                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.151484                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.151693                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.151500                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.151709                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.151500                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.151709                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 202470.846154                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 124621.663130                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 124747.773956                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data        43597                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total        43597                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 202470.846154                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 124611.551479                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 124737.662970                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 202470.846154                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 124611.551479                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 124737.662970                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5465                       # number of writebacks
system.l22.writebacks::total                     5465                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         8012                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            8025                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         8013                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             8026                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         8013                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            8026                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2510831                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    922911838                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    925422669                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data        33361                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total        33361                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2510831                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    922945199                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    925456030                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2510831                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    922945199                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    925456030                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.151484                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.151693                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.151500                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.151709                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.151500                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.151709                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 193140.846154                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 115191.192961                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 115317.466542                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data        33361                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total        33361                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 193140.846154                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 115180.980781                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 115307.255171                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 193140.846154                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 115180.980781                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 115307.255171                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997702                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015678944                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846688.989091                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997702                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881407                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15671283                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15671283                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15671283                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15671283                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15671283                       # number of overall hits
system.cpu0.icache.overall_hits::total       15671283                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1340555                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1340555                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1340555                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1340555                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1340555                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1340555                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15671294                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15671294                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15671294                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15671294                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15671294                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15671294                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 121868.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 121868.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 121868.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1215195                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1215195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1215195                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 121519.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95883                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191900867                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96139                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1996.077211                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.496101                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.503899                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916000                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084000                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11636442                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11636442                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709430                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709430                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17151                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17151                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19345872                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19345872                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19345872                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19345872                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       358230                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       358230                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           95                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       358325                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        358325                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       358325                       # number of overall misses
system.cpu0.dcache.overall_misses::total       358325                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14741787346                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14741787346                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8572580                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8572580                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  14750359926                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14750359926                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  14750359926                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14750359926                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11994672                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11994672                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19704197                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19704197                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19704197                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19704197                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029866                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029866                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018185                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018185                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018185                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018185                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41151.738676                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41151.738676                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 90237.684211                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 90237.684211                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41164.752462                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41164.752462                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41164.752462                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41164.752462                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17754                       # number of writebacks
system.cpu0.dcache.writebacks::total            17754                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       262347                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       262347                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       262442                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       262442                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       262442                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       262442                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95883                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95883                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95883                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95883                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95883                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95883                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2871967796                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2871967796                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2871967796                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2871967796                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2871967796                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2871967796                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007994                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007994                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004866                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004866                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004866                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004866                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 29952.836227                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29952.836227                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 29952.836227                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29952.836227                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 29952.836227                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29952.836227                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996713                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020103454                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056660.189516                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996713                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15022699                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15022699                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15022699                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15022699                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15022699                       # number of overall hits
system.cpu1.icache.overall_hits::total       15022699                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1838884                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1838884                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1838884                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1838884                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1838884                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1838884                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15022716                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15022716                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15022716                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15022716                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15022716                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15022716                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 108169.647059                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 108169.647059                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 108169.647059                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 108169.647059                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 108169.647059                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 108169.647059                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1437385                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1437385                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1437385                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1437385                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1437385                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1437385                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 110568.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 110568.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 110568.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 110568.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 110568.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 110568.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71686                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181041961                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 71942                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2516.498860                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.704186                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.295814                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901188                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098812                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10393615                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10393615                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6876261                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6876261                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22265                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22265                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16260                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16260                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17269876                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17269876                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17269876                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17269876                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       155086                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       155086                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       155086                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        155086                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       155086                       # number of overall misses
system.cpu1.dcache.overall_misses::total       155086                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8754726505                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8754726505                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8754726505                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8754726505                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8754726505                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8754726505                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10548701                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10548701                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6876261                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6876261                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22265                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22265                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16260                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16260                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17424962                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17424962                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17424962                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17424962                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014702                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014702                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008900                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008900                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008900                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008900                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 56450.785403                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 56450.785403                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 56450.785403                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 56450.785403                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 56450.785403                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 56450.785403                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        19577                       # number of writebacks
system.cpu1.dcache.writebacks::total            19577                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        83400                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        83400                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        83400                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        83400                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        83400                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        83400                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71686                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71686                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71686                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71686                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71686                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71686                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2912648349                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2912648349                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2912648349                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2912648349                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2912648349                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2912648349                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006796                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006796                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004114                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004114                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004114                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004114                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40630.644045                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 40630.644045                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 40630.644045                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 40630.644045                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 40630.644045                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 40630.644045                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.997054                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1020237836                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056931.120968                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.997054                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     17014415                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       17014415                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     17014415                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        17014415                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     17014415                       # number of overall hits
system.cpu2.icache.overall_hits::total       17014415                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3522120                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3522120                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3522120                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3522120                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3522120                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3522120                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     17014432                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     17014432                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     17014432                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     17014432                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     17014432                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     17014432                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 207183.529412                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 207183.529412                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 207183.529412                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 207183.529412                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 207183.529412                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 207183.529412                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2645597                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2645597                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2645597                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2645597                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2645597                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2645597                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 203507.461538                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 203507.461538                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 203507.461538                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 203507.461538                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 203507.461538                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 203507.461538                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 52891                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               174358307                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 53147                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3280.680132                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.229707                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.770293                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911054                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088946                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10573616                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10573616                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7280767                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7280767                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17867                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17867                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16896                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16896                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17854383                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17854383                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17854383                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17854383                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       133943                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       133943                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         4917                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         4917                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       138860                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        138860                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       138860                       # number of overall misses
system.cpu2.dcache.overall_misses::total       138860                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   6181430257                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6181430257                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    490003440                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    490003440                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   6671433697                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6671433697                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   6671433697                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6671433697                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10707559                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10707559                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7285684                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7285684                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17867                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17867                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16896                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16896                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17993243                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17993243                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17993243                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17993243                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012509                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012509                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000675                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000675                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007717                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007717                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007717                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007717                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 46149.707390                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 46149.707390                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 99654.960342                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 99654.960342                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 48044.315836                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 48044.315836                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 48044.315836                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 48044.315836                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      1504278                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             24                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 62678.250000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        26181                       # number of writebacks
system.cpu2.dcache.writebacks::total            26181                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        81053                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        81053                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         4916                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         4916                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        85969                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        85969                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        85969                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        85969                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        52890                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        52890                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            1                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        52891                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        52891                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        52891                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        52891                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1374685261                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1374685261                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data        44597                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total        44597                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1374729858                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1374729858                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1374729858                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1374729858                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004940                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004940                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002939                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002939                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002939                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002939                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 25991.402174                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 25991.402174                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        44597                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        44597                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 25991.753947                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 25991.753947                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 25991.753947                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 25991.753947                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
