0 
63
+lint=all
-Mamsrun=
-Masflags=
-Mcc=gcc
-Mcfl= -pipe -fPIC -O -I/usr/cad/synopsys/vcs/cur/include
-Mcplusplus=g++
-Mcrt0=
-Mcrtn=
-Mcsrc=
-Mexternalobj=
-Mldflags=-L/usr/lib/x86_64-linux-gnu -L/lib/x86_64-linux-gnu -Wl,--no-as-needed -rdynamic
-Mobjects= /usr/cad/synopsys/vcs/cur/linux64/lib/libvirsim.so /usr/cad/synopsys/vcs/cur/linux64/lib/liberrorinf.so /usr/cad/synopsys/vcs/cur/linux64/lib/libsnpsmalloc.so /usr/cad/synopsys/vcs/cur/linux64/lib/libvfs.so
-Mout=simv
-Msaverestoreobj=/usr/cad/synopsys/vcs/cur/linux64/lib/vcs_save_restore_new.o
-Msyslibs=-ldl
-Mvcsaceobjs=
-Mxcflags= -pipe -fPIC -O -I/usr/cad/synopsys/vcs/cur/include
-Mxllcflags=
-full64
-gen_obj
-picarchive
-v2005
/usr/cad/synopsys/vcs/cur/linux64/bin/vcs1
/home/riscv/RISCV/example/ridecore/src/fpga/alloc_issue_ino.v
/home/riscv/RISCV/example/ridecore/src/fpga/alu.v
/home/riscv/RISCV/example/ridecore/src/fpga/arf.v
/home/riscv/RISCV/example/ridecore/src/fpga/brimm_gen.v
/home/riscv/RISCV/example/ridecore/src/fpga/btb.v
/home/riscv/RISCV/example/ridecore/src/fpga/decoder.v
/home/riscv/RISCV/example/ridecore/src/fpga/dmem.v
/home/riscv/RISCV/example/ridecore/src/fpga/dualport_ram.v
/home/riscv/RISCV/example/ridecore/src/fpga/exunit_alu.v
/home/riscv/RISCV/example/ridecore/src/fpga/exunit_branch.v
/home/riscv/RISCV/example/ridecore/src/fpga/exunit_ldst.v
/home/riscv/RISCV/example/ridecore/src/fpga/exunit_mul.v
/home/riscv/RISCV/example/ridecore/src/fpga/gshare.v
/home/riscv/RISCV/example/ridecore/src/fpga/imem.v
/home/riscv/RISCV/example/ridecore/src/fpga/imem_outa.v
/home/riscv/RISCV/example/ridecore/src/fpga/imm_gen.v
/home/riscv/RISCV/example/ridecore/src/fpga/mpft.v
/home/riscv/RISCV/example/ridecore/src/fpga/multiplier.v
/home/riscv/RISCV/example/ridecore/src/fpga/pipeline_if.v
/home/riscv/RISCV/example/ridecore/src/fpga/pipeline.v
/home/riscv/RISCV/example/ridecore/src/fpga/prioenc.v
/home/riscv/RISCV/example/ridecore/src/fpga/ram_sync_nolatch.v
/home/riscv/RISCV/example/ridecore/src/fpga/ram_sync.v
/home/riscv/RISCV/example/ridecore/src/fpga/reorderbuf.v
/home/riscv/RISCV/example/ridecore/src/fpga/rrf_freelistmanager.v
/home/riscv/RISCV/example/ridecore/src/fpga/rrf.v
/home/riscv/RISCV/example/ridecore/src/fpga/rs_alu.v
/home/riscv/RISCV/example/ridecore/src/fpga/rs_branch.v
/home/riscv/RISCV/example/ridecore/src/fpga/rs_ldst.v
/home/riscv/RISCV/example/ridecore/src/fpga/rs_mul.v
/home/riscv/RISCV/example/ridecore/src/fpga/rs_reqgen.v
/home/riscv/RISCV/example/ridecore/src/fpga/src_manager.v
/home/riscv/RISCV/example/ridecore/src/fpga/srcopr_manager.v
/home/riscv/RISCV/example/ridecore/src/fpga/srcsel.v
/home/riscv/RISCV/example/ridecore/src/fpga/tag_generator.v
/home/riscv/RISCV/example/ridecore/src/fpga/oldest_finder.v
/home/riscv/RISCV/example/ridecore/src/fpga/storebuf.v
/home/riscv/RISCV/example/ridecore/src/fpga/search_be.v
/home/riscv/RISCV/example/ridecore/src/fpga/topsim.v
./testbench_last.v
48
XDG_SESSION_TYPE=tty
XDG_SESSION_ID=2511
XDG_SESSION_CLASS=user
XDG_RUNTIME_DIR=/run/user/1001
XDG_DATA_DIRS=/usr/local/share:/usr/share:/var/lib/snapd/desktop
VMR_MODE_FLAG=64
VERDI_HOME=/usr/cad/synopsys/verdi/cur
VCS_MX_HOME_INTERNAL=1
VCS_MODE_FLAG=64
VCS_HOME=/usr/cad/synopsys/vcs/cur
VCS_DEPTH=0
VCS_CC=gcc
VCS_ARG_ADDED_FOR_TMP=1
VCS_ARCH=linux64
UNAME=/bin/uname
TOOL_HOME=/usr/cad/synopsys/vcs/cur/linux64
SYN_MAN_DIR=/usr/cad/synopsys/synthesis/cur/doc/syn/man
SYNTHESIS=/usr/cad/synopsys/synthesis/cur
SSH_TTY=/dev/pts/2
SSH_CONNECTION=140.113.123.201 53533 140.113.24.80 22
SSH_CLIENT=140.113.123.201 53533 22
SHLIB_PATH=/usr/cad/synopsys/verdi/cur/etc/lib/libstdc++/LINUX64/
SCRNAME=vcs
SCRIPT_NAME=vcs
RISCV32=/home/riscv/RISCV/accelerator/compiler
OVA_UUM=0
MOTD_SHOWN=pam
MFLAGS=
MAKE_TERMOUT=/dev/pts/2
MAKE_TERMERR=/dev/pts/2
MAKELEVEL=1
MAKEFLAGS=
LIBRARY_PATH=/usr/lib/x86_64-linux-gnu
LESSOPEN=| /usr/bin/X11/lesspipe %s
LESSCLOSE=/usr/bin/X11/lesspipe %s %s
LC_TIME=lzh_TW
LC_TELEPHONE=lzh_TW
LC_PAPER=lzh_TW
LC_NUMERIC=lzh_TW
LC_NAME=lzh_TW
LC_MONETARY=lzh_TW
LC_MEASUREMENT=lzh_TW
LC_IDENTIFICATION=lzh_TW
LC_ALL=C
LC_ADDRESS=lzh_TW
FLEXLM_BORROWFILE=/home/riscv/.ttyeh-pc03-borrow.txt
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/1001/bus
CPATH=/usr/include/x86_64-linux-gnu
0
43
1634144263 rv32_opcodes.vh
1634144263 alu_ops.vh
1634144263 constants.vh
1634144263 ./testbench_last.v
1634144844 /home/riscv/RISCV/example/ridecore/src/fpga/topsim.v
1634144263 /home/riscv/RISCV/example/ridecore/src/fpga/search_be.v
1634144263 /home/riscv/RISCV/example/ridecore/src/fpga/storebuf.v
1634144263 /home/riscv/RISCV/example/ridecore/src/fpga/oldest_finder.v
1634144263 /home/riscv/RISCV/example/ridecore/src/fpga/tag_generator.v
1634144263 /home/riscv/RISCV/example/ridecore/src/fpga/srcsel.v
1634144263 /home/riscv/RISCV/example/ridecore/src/fpga/srcopr_manager.v
1634144263 /home/riscv/RISCV/example/ridecore/src/fpga/src_manager.v
1634144263 /home/riscv/RISCV/example/ridecore/src/fpga/rs_reqgen.v
1634144263 /home/riscv/RISCV/example/ridecore/src/fpga/rs_mul.v
1634144263 /home/riscv/RISCV/example/ridecore/src/fpga/rs_ldst.v
1634144263 /home/riscv/RISCV/example/ridecore/src/fpga/rs_branch.v
1634144263 /home/riscv/RISCV/example/ridecore/src/fpga/rs_alu.v
1634144263 /home/riscv/RISCV/example/ridecore/src/fpga/rrf.v
1634144263 /home/riscv/RISCV/example/ridecore/src/fpga/rrf_freelistmanager.v
1634144263 /home/riscv/RISCV/example/ridecore/src/fpga/reorderbuf.v
1634144263 /home/riscv/RISCV/example/ridecore/src/fpga/ram_sync.v
1634144263 /home/riscv/RISCV/example/ridecore/src/fpga/ram_sync_nolatch.v
1634144263 /home/riscv/RISCV/example/ridecore/src/fpga/prioenc.v
1634144263 /home/riscv/RISCV/example/ridecore/src/fpga/pipeline.v
1634144263 /home/riscv/RISCV/example/ridecore/src/fpga/pipeline_if.v
1634144263 /home/riscv/RISCV/example/ridecore/src/fpga/multiplier.v
1634144263 /home/riscv/RISCV/example/ridecore/src/fpga/mpft.v
1634144263 /home/riscv/RISCV/example/ridecore/src/fpga/imm_gen.v
1634144263 /home/riscv/RISCV/example/ridecore/src/fpga/imem_outa.v
1634144263 /home/riscv/RISCV/example/ridecore/src/fpga/imem.v
1634144263 /home/riscv/RISCV/example/ridecore/src/fpga/gshare.v
1634144263 /home/riscv/RISCV/example/ridecore/src/fpga/exunit_mul.v
1634144263 /home/riscv/RISCV/example/ridecore/src/fpga/exunit_ldst.v
1634144263 /home/riscv/RISCV/example/ridecore/src/fpga/exunit_branch.v
1634144263 /home/riscv/RISCV/example/ridecore/src/fpga/exunit_alu.v
1634144263 /home/riscv/RISCV/example/ridecore/src/fpga/dualport_ram.v
1634144263 /home/riscv/RISCV/example/ridecore/src/fpga/dmem.v
1634144263 /home/riscv/RISCV/example/ridecore/src/fpga/decoder.v
1634144263 /home/riscv/RISCV/example/ridecore/src/fpga/btb.v
1634144263 /home/riscv/RISCV/example/ridecore/src/fpga/brimm_gen.v
1634144263 /home/riscv/RISCV/example/ridecore/src/fpga/arf.v
1634144263 /home/riscv/RISCV/example/ridecore/src/fpga/alu.v
1634144263 /home/riscv/RISCV/example/ridecore/src/fpga/alloc_issue_ino.v
4
1584589222 /usr/cad/synopsys/vcs/cur/linux64/lib/libvirsim.so
1584588649 /usr/cad/synopsys/vcs/cur/linux64/lib/liberrorinf.so
1584588567 /usr/cad/synopsys/vcs/cur/linux64/lib/libsnpsmalloc.so
1584588644 /usr/cad/synopsys/vcs/cur/linux64/lib/libvfs.so
1637088801 simv.daidir
-1 partitionlib
