<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/RISCV/RISCVInstrInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;19.1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',false);
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_fc62c913e8b7bfce256a9466d87d79c7.html">RISCV</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">RISCVInstrInfo.h</div></div>
</div><!--header-->
<div class="contents">
<a href="RISCVInstrInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===-- RISCVInstrInfo.h - RISC-V Instruction Information -------*- C++ -*-===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// This file contains the RISC-V implementation of the TargetInstrInfo class.</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">//</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span> </div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#ifndef LLVM_LIB_TARGET_RISCV_RISCVINSTRINFO_H</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#define LLVM_LIB_TARGET_RISCV_RISCVINSTRINFO_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span> </div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="RISCV_8h.html">RISCV.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="RISCVRegisterInfo_8h.html">RISCVRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="DiagnosticInfo_8h.html">llvm/IR/DiagnosticInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span> </div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="RISCVInstrInfo_8h.html#ab12de263eb2ee622714701bc1946fad6">   21</a></span><span class="preprocessor">#define GET_INSTRINFO_HEADER</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="RISCVInstrInfo_8h.html#aea9e30f7aad9c99b0cb0f63d5a0ceebd">   22</a></span><span class="preprocessor">#define GET_INSTRINFO_OPERAND_ENUM</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;RISCVGenInstrInfo.inc&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;RISCVGenRegisterInfo.inc&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> </div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span> </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="keyword">class </span>RISCVSubtarget;</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="namespacellvm.html#a3b03276ac1b0cdef6875ab7640197511">   30</a></span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_enumeration" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> <a class="code hl_variable" href="namespacellvm.html#a3b03276ac1b0cdef6875ab7640197511">MONontemporalBit0</a> =</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>    <a class="code hl_enumvalue" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddace83cf304d65cdb6b3b22cc485eed877">MachineMemOperand::MOTargetFlag1</a>;</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="namespacellvm.html#a10f12756e22ab1f56769768496914491">   32</a></span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_enumeration" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> <a class="code hl_variable" href="namespacellvm.html#a10f12756e22ab1f56769768496914491">MONontemporalBit1</a> =</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>    <a class="code hl_enumvalue" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda036efcf0f4eac932646d211f480528c3">MachineMemOperand::MOTargetFlag2</a>;</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span> </div>
<div class="foldopen" id="foldopen00035" data-start="{" data-end="}">
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVCC.html">   35</a></span><span class="keyword">namespace </span>RISCVCC {</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="foldopen" id="foldopen00037" data-start="{" data-end="};">
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976">   37</a></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976">CondCode</a> {</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976a57d7c413055b2060a90dc73ab8f1a512">   38</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976a57d7c413055b2060a90dc73ab8f1a512">COND_EQ</a>,</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976a11bb96a4ca4e914a149e9a63e6875ea6">   39</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976a11bb96a4ca4e914a149e9a63e6875ea6">COND_NE</a>,</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976a442618536f16dd10730e054e0825b482">   40</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976a442618536f16dd10730e054e0825b482">COND_LT</a>,</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976a9e7c8526fc843e319e53e5c3174296cc">   41</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976a9e7c8526fc843e319e53e5c3174296cc">COND_GE</a>,</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976aefa5b6a280d2aec8bf02b490b207a3cb">   42</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976aefa5b6a280d2aec8bf02b490b207a3cb">COND_LTU</a>,</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976a12fd715db7ef1428e9cf7b6af55997b8">   43</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976a12fd715db7ef1428e9cf7b6af55997b8">COND_GEU</a>,</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976af2efde5f90024ff3961e07c0f5f950d9">COND_INVALID</a></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976af2efde5f90024ff3961e07c0f5f950d9">   45</a></span>};</div>
</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>CondCode <a class="code hl_function" href="namespacellvm_1_1RISCVCC.html#a037799205d78d34011531cad6a28e92e">getOppositeBranchCondition</a>(CondCode);</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1RISCVCC.html#ae0cd53e76269a5b4fb26eccfaf39a979">getBrCond</a>(CondCode <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <span class="keywordtype">bool</span> Imm = <span class="keyword">false</span>);</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>} <span class="comment">// end of namespace RISCVCC</span></div>
</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">// RISCV MachineCombiner patterns</span></div>
<div class="foldopen" id="foldopen00053" data-start="{" data-end="};">
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="namespacellvm.html#a074efa948b2b878d89eed41dbc6b7d02">   53</a></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="namespacellvm.html#a074efa948b2b878d89eed41dbc6b7d02">RISCVMachineCombinerPattern</a> : <span class="keywordtype">unsigned</span> {</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="namespacellvm.html#a074efa948b2b878d89eed41dbc6b7d02a61cd734252074c5d1764adb9d141b24d">   54</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a074efa948b2b878d89eed41dbc6b7d02a61cd734252074c5d1764adb9d141b24d">FMADD_AX</a> = <a class="code hl_enumvalue" href="namespacellvm.html#a72fae53189574086169c907fd3ce8a4dad2676caff429d2a4548b30daaed05f90">MachineCombinerPattern::TARGET_PATTERN_START</a>,</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="namespacellvm.html#a074efa948b2b878d89eed41dbc6b7d02a836a34efbd0aff8a21c38e608762c4ce">   55</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a074efa948b2b878d89eed41dbc6b7d02a836a34efbd0aff8a21c38e608762c4ce">FMADD_XA</a>,</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="namespacellvm.html#a074efa948b2b878d89eed41dbc6b7d02a3765a3e5b572f57e131a5eb88c0d4722">   56</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a074efa948b2b878d89eed41dbc6b7d02a3765a3e5b572f57e131a5eb88c0d4722">FMSUB</a>,</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="namespacellvm.html#a074efa948b2b878d89eed41dbc6b7d02a837b9b047b8d6dc7148a6a8882fb3e48">   57</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a074efa948b2b878d89eed41dbc6b7d02a837b9b047b8d6dc7148a6a8882fb3e48">FNMSUB</a>,</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="namespacellvm.html#a074efa948b2b878d89eed41dbc6b7d02ac182d12532b8a651beef3002b83f0ce3">   58</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a074efa948b2b878d89eed41dbc6b7d02ac182d12532b8a651beef3002b83f0ce3">SHXADD_ADD_SLLI_OP1</a>,</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="namespacellvm.html#a074efa948b2b878d89eed41dbc6b7d02a3454ed75f30d39397bfb7c264d9dbd24">   59</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a074efa948b2b878d89eed41dbc6b7d02a3454ed75f30d39397bfb7c264d9dbd24">SHXADD_ADD_SLLI_OP2</a>,</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>};</div>
</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="foldopen" id="foldopen00062" data-start="{" data-end="};">
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVInstrInfo.html">   62</a></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1RISCVInstrInfo.html">RISCVInstrInfo</a> : <span class="keyword">public</span> <a class="code hl_class" href="classRISCVGenInstrInfo.html">RISCVGenInstrInfo</a> {</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span> </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>  <span class="keyword">explicit</span> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#a344cb4f0747c8ab0c6805dd0d6fd9c40">RISCVInstrInfo</a>(<a class="code hl_class" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a> &amp;<a class="code hl_variable" href="classllvm_1_1RISCVInstrInfo.html#a6fa9c478225b2523ea5b02aa34d5dcb5">STI</a>);</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span> </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>  <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#a8e9da3ff990db8ea36450b9ba4f892b3">getNop</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;<a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#a4d827f36392e59fb8c28117a98873a1c">getBrCond</a>(<a class="code hl_enumeration" href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976">RISCVCC::CondCode</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <span class="keywordtype">bool</span> Imm = <span class="keyword">false</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span> </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#a0afd463c33635fbf5ebcd31235a00c51">isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>                               <span class="keywordtype">int</span> &amp;FrameIndex) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#a0afd463c33635fbf5ebcd31235a00c51">isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">int</span> &amp;FrameIndex,</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>                               <span class="keywordtype">unsigned</span> &amp;MemBytes) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#a74be59c4ed965e8270640c360182638f">isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>                              <span class="keywordtype">int</span> &amp;FrameIndex) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#a74be59c4ed965e8270640c360182638f">isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">int</span> &amp;FrameIndex,</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>                              <span class="keywordtype">unsigned</span> &amp;MemBytes) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#a1c2309d0cd4e9423ee76a1f39b3308e9">isReallyTriviallyReMaterializable</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#a436965f98f9e4301e33096c32ed6dbd2">copyPhysRegVector</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>                         <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="ARMSLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>                         <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> DstReg, <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, <span class="keywordtype">bool</span> KillSrc,</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RegClass) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#a687028adf04da72a42c641a2fd2d239c">copyPhysReg</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="ARMSLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>,</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>                   <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> DstReg, <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg,</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>                   <span class="keywordtype">bool</span> KillSrc) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span> </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#afd86b5d2acd7cf6323b0acf988f51b61">storeRegToStackSlot</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>                           <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="ARMSLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg,</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>                           <span class="keywordtype">bool</span> IsKill, <span class="keywordtype">int</span> FrameIndex,</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>                           <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> VReg) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span> </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#adae35c46c7d690e330bca4386d08f687">loadRegFromStackSlot</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>                            <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="ARMSLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg,</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>                            <span class="keywordtype">int</span> FrameIndex, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>                            <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> VReg) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span> </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>  <span class="keyword">using </span><a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a0a1e73b39957ad3da60cb9d3a690df89">TargetInstrInfo::foldMemoryOperandImpl</a>;</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#a93533d35a661d5dc48a03c624839b8e4">foldMemoryOperandImpl</a>(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>                                      <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Ops,</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>                                      <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPt,</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>                                      <span class="keywordtype">int</span> FrameIndex,</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>                                      <a class="code hl_class" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS = <span class="keyword">nullptr</span>,</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>                                      <a class="code hl_class" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>  <span class="comment">// Materializes the given integer Val into DstReg.</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#a148f25a7131bb353315edfc43df0c79c">movImm</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="ARMSLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>,</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>              <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="code hl_class" href="classuint64__t.html">uint64_t</a> Val,</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>              <a class="code hl_enumeration" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518">MachineInstr::MIFlag</a> Flag = <a class="code hl_enumvalue" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a75967179a013c48b7d5b1690cb0b47cc">MachineInstr::NoFlags</a>,</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>              <span class="keywordtype">bool</span> DstRenamable = <span class="keyword">false</span>, <span class="keywordtype">bool</span> DstIsDead = <span class="keyword">false</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span> </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#a8424c147a24cf4d707de1b7392597e48">getInstSizeInBytes</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#accb26dceb67191d19382f459c06d4f15">analyzeBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>,</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>                     <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>                     <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>,</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>                     <span class="keywordtype">bool</span> AllowModify) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span> </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#a2bc4c29964a242a574a8e9b78df0bb31">insertBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>,</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>                        <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>,</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>                        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;dl,</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>                        <span class="keywordtype">int</span> *BytesAdded = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#a63b280c848f7c74e68e3a6f45ffb4a85">insertIndirectBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>                            <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;NewDestBB,</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>                            <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;RestoreBB, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>                            int64_t BrOffset, <a class="code hl_class" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span> </div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#a0dfd1992efae5e90f455748420554770">removeBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>                        <span class="keywordtype">int</span> *BytesRemoved = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span> </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>  <span class="keywordtype">bool</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>  <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#a8b2d06a5adb70f217a01910738bcb044">reverseBranchCondition</a>(<a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#aeaeffb171ae383d18f217fbd278c8717">optimizeCondBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span> </div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#abbcb71c00eaa19f6b30aacb521e718a5">getBranchDestBlock</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#ad6cf2e2ddb3fef46c8320decd4343c56">isBranchOffsetInRange</a>(<span class="keywordtype">unsigned</span> BranchOpc,</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>                             int64_t BrOffset) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span> </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#aec4c0fbb6fae009e9b6ca5d747146162">analyzeSelect</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>                     <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <span class="keywordtype">unsigned</span> &amp;TrueOp,</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>                     <span class="keywordtype">unsigned</span> &amp;FalseOp, <span class="keywordtype">bool</span> &amp;Optimizable) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span> </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#a55d733ab1cd738ca996fd3e415b59c99">optimizeSelect</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>                               <a class="code hl_class" href="classllvm_1_1SmallPtrSetImpl.html">SmallPtrSetImpl&lt;MachineInstr *&gt;</a> &amp;SeenMIs,</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>                               <span class="keywordtype">bool</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span> </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#a658bdb32cfdf7a3051a4221c15fc441f">isAsCheapAsAMove</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span> </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>  std::optional&lt;DestSourcePair&gt;</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>  <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#aeb90eaf4a7a79cbd55130c63f50884e2">isCopyInstrImpl</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#a6643db423ad018f2a7375b8f46e439af">verifyInstruction</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>                         <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> &amp;ErrInfo) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span> </div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#a5f995c01e70eb23dbcd2af7d64a49fd8">canFoldIntoAddrMode</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MemI, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg,</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;AddrI,</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>                           <a class="code hl_struct" href="structllvm_1_1ExtAddrMode.html">ExtAddrMode</a> &amp;AM) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span> </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#a182825202fb7b104e8e823825d4f2fb1">emitLdStWithAddr</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MemI,</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>                                 <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1ExtAddrMode.html">ExtAddrMode</a> &amp;AM) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span> </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#aa04c64c287d0b42c8a1714011a943e3d">getMemOperandsWithOffsetWidth</a>(</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;const MachineOperand *&gt;</a> &amp;BaseOps,</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>      int64_t &amp;<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <span class="keywordtype">bool</span> &amp;OffsetIsScalable, <a class="code hl_class" href="classllvm_1_1LocationSize.html">LocationSize</a> &amp;Width,</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span> </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#af5c90aadc6c53b0224c421a998d85587">shouldClusterMemOps</a>(<a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;const MachineOperand *&gt;</a> BaseOps1,</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>                           int64_t Offset1, <span class="keywordtype">bool</span> OffsetIsScalable1,</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>                           <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;const MachineOperand *&gt;</a> BaseOps2,</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>                           int64_t Offset2, <span class="keywordtype">bool</span> OffsetIsScalable2,</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>                           <span class="keywordtype">unsigned</span> ClusterSize,</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>                           <span class="keywordtype">unsigned</span> NumBytes) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#a675ef8fa9eef12d497fd0a57e931bd37">getMemOperandWithOffsetWidth</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LdSt,</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;BaseOp,</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>                                    int64_t &amp;<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <a class="code hl_class" href="classllvm_1_1LocationSize.html">LocationSize</a> &amp;Width,</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span> </div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#afc0ac4e187f1865c16f5dd0814e7fa5b">areMemAccessesTriviallyDisjoint</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIa,</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>                                       <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIb) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span> </div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>  std::pair&lt;unsigned, unsigned&gt;</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>  <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#aaad12324dcb623d1db1aabb5cb10150e">decomposeMachineOperandsTargetFlags</a>(<span class="keywordtype">unsigned</span> TF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>  <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>  <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#a8024544b0a5fddb84899baeec7d739bb">getSerializableDirectMachineOperandTargetFlags</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>  <span class="comment">// Return true if the function can safely be outlined from.</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#a27e5a818e421079a4fb086a0dca39bcd">isFunctionSafeToOutlineFrom</a>(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>                                   <span class="keywordtype">bool</span> OutlineFromLinkOnceODRs) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span> </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>  <span class="comment">// Return true if MBB is safe to outline from, and return any target-specific</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>  <span class="comment">// information in Flags.</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#a9e0f1068be127e44f7350a2481e21a9c">isMBBSafeToOutlineFrom</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>                              <span class="keywordtype">unsigned</span> &amp;Flags) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span> </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#ac1326b52721d728a3551b1433ded0f9a">shouldOutlineFromFunctionByDefault</a>(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span> </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>  <span class="comment">// Calculate target-specific information for a set of outlining candidates.</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>  std::optional&lt;outliner::OutlinedFunction&gt; <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#a0dff1c91b345fb0b5983ffaf56173e77">getOutliningCandidateInfo</a>(</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>      std::vector&lt;outliner::Candidate&gt; &amp;RepeatedSequenceLocs) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span> </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>  <span class="comment">// Return if/how a given MachineInstr should be outlined.</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>  <span class="keyword">virtual</span> <a class="code hl_enumeration" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52">outliner::InstrType</a></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>  <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#a8679ec3bfa38ee7caf0751d69db79ffa">getOutliningTypeImpl</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>,</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>                       <span class="keywordtype">unsigned</span> Flags) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span> </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>  <span class="comment">// Insert a custom frame for outlined functions.</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#aa0ee8a29120b044f4c4668626e264393">buildOutlinedFrame</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>                          <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a> &amp;OF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span> </div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>  <span class="comment">// Insert a call to an outlined function into a given basic block.</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>  <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#ad0969c58f63ddf77c6e219dbb0fc44f0">insertOutlinedCall</a>(<a class="code hl_class" href="classllvm_1_1Module.html">Module</a> &amp;M, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>                     <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;It, <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>                     <a class="code hl_struct" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;<a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#ab5129f11389b3bfacaf2971bc558a90bafd841a49aec1539bc88abc8ff9e170fb">C</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span> </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>  std::optional&lt;RegImmPair&gt; <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#a89651558e264c97ec3977357ce4f0422">isAddImmediate</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>                                           <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span> </div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#ac6b66ad3777d7d6fa3a96bfd7031c28d">findCommutedOpIndices</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> &amp;SrcOpIdx1,</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>                             <span class="keywordtype">unsigned</span> &amp;SrcOpIdx2) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#aabdf5cb19126a5e4243ff0818a908ccb">commuteInstructionImpl</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">bool</span> NewMI,</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>                                       <span class="keywordtype">unsigned</span> OpIdx1,</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>                                       <span class="keywordtype">unsigned</span> OpIdx2) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span> </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#a061f47e0bf17eed5f4fb190668a20858">convertToThreeAddress</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LV,</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>                                      <a class="code hl_class" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span> </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>  <span class="comment">// MIR printer helper function to annotate Operands with a comment.</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>  std::string</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>  <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#abe6772bd0f8b4b1bc3186473a7205dfe">createMIROperandComment</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>,</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>                          <span class="keywordtype">unsigned</span> OpIdx,</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>                          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment"></span> </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment">  /// Generate code to multiply the value in DestReg by Amt - handles all</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment">  /// the common optimizations for this idiom, and supports fallback for</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment">  /// subtargets which don&#39;t support multiply instructions.</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#a1b4c9c49e603e4b80b3d052b54945426">mulImm</a>(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>              <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="NVVMIntrRange_8cpp.html#ac5804672fc0850438d63caec770647f8">II</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>              <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DestReg, <a class="code hl_class" href="classuint32__t.html">uint32_t</a> Amt, <a class="code hl_enumeration" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518">MachineInstr::MIFlag</a> Flag) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span> </div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVInstrInfo.html#a729e7fc6dac4bf5f0bd41f5792b49baa">  251</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#a729e7fc6dac4bf5f0bd41f5792b49baa">useMachineCombiner</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span> </div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>  <a class="code hl_enumeration" href="namespacellvm.html#a08fc515218c080e73909645fecb41ed0">MachineTraceStrategy</a> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#a81c45072c5b34b2cbc6bae4a61b5900d">getMachineCombinerTraceStrategy</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span> </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>  <a class="code hl_enumeration" href="namespacellvm.html#a878ef42ed9660dc3a739a37e056f845d">CombinerObjective</a> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#ae2e2455f0d0815c45beb6d1d36875cee">getCombinerObjective</a>(<span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1Pattern.html">Pattern</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span> </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#ae92946bff8cb4ef04b71f5f6360e832e">getMachineCombinerPatterns</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root,</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>                                  <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;Patterns,</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>                                  <span class="keywordtype">bool</span> DoRegPressureReduce) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span> </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>  <span class="keywordtype">void</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>  <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#aa8aa7be4bd12d2e18b08a87805017131">finalizeInsInstrs</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <span class="keywordtype">unsigned</span> &amp;<a class="code hl_class" href="classllvm_1_1Pattern.html">Pattern</a>,</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>                    <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;InsInstrs) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span> </div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#a4862e12e65a868264ab84a2252104dda">genAlternativeCodeSequence</a>(</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>      <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1Pattern.html">Pattern</a>,</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>      <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;InsInstrs,</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>      <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;DelInstrs,</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>      <a class="code hl_class" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, unsigned&gt;</a> &amp;InstrIdxForVirtReg) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span> </div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#ab7919507c578187e698ff01a1f204478">hasReassociableOperands</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst,</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span> </div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#a2f1cfe9c040112cbf97a025655d3595e">hasReassociableSibling</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst,</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>                              <span class="keywordtype">bool</span> &amp;Commuted) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span> </div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#ade726ab992f758b88dcc4d6691efd90d">isAssociativeAndCommutative</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst,</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>                                   <span class="keywordtype">bool</span> Invert) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span> </div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>  std::optional&lt;unsigned&gt; <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#a79a9b4d0a95a7b0b741f2aaae4b3427d">getInverseOpcode</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span> </div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#a6c14f246ebdc035b01f2c56df0b7ce89">getReassociateOperandIndices</a>(</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1Pattern.html">Pattern</a>,</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>      std::array&lt;unsigned, 5&gt; &amp;<a class="code hl_typedef" href="AMDGPUAsmParser_8cpp.html#a007cff11735bf9959b7cca9dd14eb299">OperandIndices</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span> </div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>  <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;MachineMemOperand::Flags, const char *&gt;</a>&gt;</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>  <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#a8cdf5b9105b8578f9cb896378d0c9fe3">getSerializableMachineMemOperandTargetFlags</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span> </div>
<div class="foldopen" id="foldopen00289" data-start="{" data-end="}">
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVInstrInfo.html#ad24b4643edc88cb34ade8721b26c4bd8">  289</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1RISCVInstrInfo.html#ad24b4643edc88cb34ade8721b26c4bd8">getUndefInitOpcode</a>(<span class="keywordtype">unsigned</span> RegClassID)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>    <span class="keywordflow">switch</span> (RegClassID) {</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>    <span class="keywordflow">case</span> RISCV::VRRegClassID:</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>      <span class="keywordflow">return</span> RISCV::PseudoRVVInitUndefM1;</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>    <span class="keywordflow">case</span> RISCV::VRM2RegClassID:</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>      <span class="keywordflow">return</span> RISCV::PseudoRVVInitUndefM2;</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>    <span class="keywordflow">case</span> RISCV::VRM4RegClassID:</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>      <span class="keywordflow">return</span> RISCV::PseudoRVVInitUndefM4;</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>    <span class="keywordflow">case</span> RISCV::VRM8RegClassID:</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>      <span class="keywordflow">return</span> RISCV::PseudoRVVInitUndefM8;</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>      <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected register class.&quot;</span>);</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>    }</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>  }</div>
</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span> </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="keyword">protected</span>:</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVInstrInfo.html#a6fa9c478225b2523ea5b02aa34d5dcb5">  305</a></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a> &amp;<a class="code hl_variable" href="classllvm_1_1RISCVInstrInfo.html#a6fa9c478225b2523ea5b02aa34d5dcb5">STI</a>;</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span> </div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>  <span class="keywordtype">unsigned</span> getInstBundleLength(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span> </div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>  <span class="keywordtype">bool</span> isVectorAssociativeAndCommutative(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>                                         <span class="keywordtype">bool</span> Invert = <span class="keyword">false</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>  <span class="keywordtype">bool</span> areRVVInstsReassociable(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI1,</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI2) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>  <span class="keywordtype">bool</span> hasReassociableVectorSibling(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst,</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>                                    <span class="keywordtype">bool</span> &amp;Commuted) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>};</div>
</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span> </div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="keyword">namespace </span>RISCV {</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span> </div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment">// Returns true if this is the sext.w pattern, addiw rd, rs1, 0.</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1RISCV.html#a9d2804abd6f70b42903e97766ce54ee3">isSEXT_W</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1RISCV.html#afa6c51f690f0a95e771c11095b02823c">isZEXT_W</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1RISCV.html#acc53a23e88a83f8d90e5621ecfe053ef">isZEXT_B</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span> </div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment">// Returns true if the given MI is an RVV instruction opcode for which we may</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment">// expect to see a FrameIndex operand.</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1RISCV.html#ad821f506ad146f3ed222dbdeb8c3ca06">isRVVSpill</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span> </div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>std::optional&lt;std::pair&lt;unsigned, unsigned&gt;&gt;</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><a class="code hl_function" href="namespacellvm_1_1RISCV.html#ac52462418d5d0479433a71035f2a2266">isRVVSpillForZvlsseg</a>(<span class="keywordtype">unsigned</span> Opcode);</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span> </div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1RISCV.html#ab168f2f439a9450cdc1525d381d4d6ea">isFaultFirstLoad</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span> </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment">// Implemented in RISCVGenInstrInfo.inc</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCV.html#a58f11d94b76de44eca2fcb192ce3b16c">  335</a></span>int16_t <a class="code hl_function" href="namespacellvm_1_1RISCV.html#a58f11d94b76de44eca2fcb192ce3b16c">getNamedOperandIdx</a>(<a class="code hl_class" href="classuint16__t.html">uint16_t</a> Opcode, <a class="code hl_class" href="classuint16__t.html">uint16_t</a> NamedIndex);</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span> </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment">// Return true if both input instructions have equal rounding mode. If at least</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment">// one of the instructions does not have rounding mode, false will be returned.</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1RISCV.html#a1cfc09d31eaed5d0ca0725d09e044b47">hasEqualFRM</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI1, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI2);</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span> </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment">// If \p Opcode is a .vx vector instruction, returns the lower number of bits</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment">// that are used from the scalar .x operand for a given \p Log2SEW. Otherwise</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment">// returns null.</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>std::optional&lt;unsigned&gt; <a class="code hl_function" href="namespacellvm_1_1RISCV.html#a5295e5735dc2ca5bed83052effb51336">getVectorLowDemandedScalarBits</a>(<a class="code hl_class" href="classuint16__t.html">uint16_t</a> Opcode,</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>                                                       <span class="keywordtype">unsigned</span> Log2SEW);</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span> </div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment">// Returns the MC opcode of RVV pseudo instruction.</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1RISCV.html#a90a55d922eac310187ebfcf9008525e5">getRVVMCOpcode</a>(<span class="keywordtype">unsigned</span> RVVPseudoOpcode);</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span> </div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment">// Special immediate for AVL operand of V pseudo instructions to indicate VLMax.</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCV.html#ae746649c43bf0f652d04addefd39a55e">  351</a></span><span class="keyword">static</span> <span class="keyword">constexpr</span> int64_t <a class="code hl_variable" href="namespacellvm_1_1RISCV.html#ae746649c43bf0f652d04addefd39a55e">VLMaxSentinel</a> = -1LL;</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span> </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment">// Mask assignments for floating-point</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCV.html#a60e96a67c7585b823b1b95e1b2b94ac7">  354</a></span><span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="namespacellvm_1_1RISCV.html#a60e96a67c7585b823b1b95e1b2b94ac7">FPMASK_Negative_Infinity</a> = 0x001;</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCV.html#a307b4b156eadc56e1ddfd77468428d6c">  355</a></span><span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="namespacellvm_1_1RISCV.html#a307b4b156eadc56e1ddfd77468428d6c">FPMASK_Negative_Normal</a> = 0x002;</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCV.html#a2ded7106fd489b4a89c4de7e2e41a5d7">  356</a></span><span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="namespacellvm_1_1RISCV.html#a2ded7106fd489b4a89c4de7e2e41a5d7">FPMASK_Negative_Subnormal</a> = 0x004;</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCV.html#a05f876dd724e73c040538b6fdb189268">  357</a></span><span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="namespacellvm_1_1RISCV.html#a05f876dd724e73c040538b6fdb189268">FPMASK_Negative_Zero</a> = 0x008;</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCV.html#ad06917c5174a52e5620c9f5956f9cfc0">  358</a></span><span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="namespacellvm_1_1RISCV.html#ad06917c5174a52e5620c9f5956f9cfc0">FPMASK_Positive_Zero</a> = 0x010;</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCV.html#a0ebda73408be09e6bb04f72038c733c7">  359</a></span><span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="namespacellvm_1_1RISCV.html#a0ebda73408be09e6bb04f72038c733c7">FPMASK_Positive_Subnormal</a> = 0x020;</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCV.html#a272ee4d9b039330a08d88c0ae78a9850">  360</a></span><span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="namespacellvm_1_1RISCV.html#a272ee4d9b039330a08d88c0ae78a9850">FPMASK_Positive_Normal</a> = 0x040;</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCV.html#a54541ad2053f06c8a29df7d7b421fee5">  361</a></span><span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="namespacellvm_1_1RISCV.html#a54541ad2053f06c8a29df7d7b421fee5">FPMASK_Positive_Infinity</a> = 0x080;</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCV.html#acb9558baf71a3613909537bb04eb206e">  362</a></span><span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="namespacellvm_1_1RISCV.html#acb9558baf71a3613909537bb04eb206e">FPMASK_Signaling_NaN</a> = 0x100;</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCV.html#a9023c1ca1486abc2fdcb7b2465e38b94">  363</a></span><span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="namespacellvm_1_1RISCV.html#a9023c1ca1486abc2fdcb7b2465e38b94">FPMASK_Quiet_NaN</a> = 0x200;</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>} <span class="comment">// namespace RISCV</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span> </div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="keyword">namespace </span>RISCVVPseudosTable {</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span> </div>
<div class="foldopen" id="foldopen00368" data-start="{" data-end="};">
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVVPseudosTable_1_1PseudoInfo.html">  368</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1RISCVVPseudosTable_1_1PseudoInfo.html">PseudoInfo</a> {</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVVPseudosTable_1_1PseudoInfo.html#a74f83d092c5cb391af1664af4d69430e">  369</a></span>  <a class="code hl_class" href="classuint16__t.html">uint16_t</a> <a class="code hl_variable" href="structllvm_1_1RISCVVPseudosTable_1_1PseudoInfo.html#a74f83d092c5cb391af1664af4d69430e">Pseudo</a>;</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVVPseudosTable_1_1PseudoInfo.html#aa38c05fe8368d9405644fbd487ed7369">  370</a></span>  <a class="code hl_class" href="classuint16__t.html">uint16_t</a> <a class="code hl_variable" href="structllvm_1_1RISCVVPseudosTable_1_1PseudoInfo.html#aa38c05fe8368d9405644fbd487ed7369">BaseInstr</a>;</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>};</div>
</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span> </div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="RISCVInstrInfo_8h.html#afe5e41c1d2d4e67198aa04aa2ee5230f">  373</a></span><span class="preprocessor">#define GET_RISCVVPseudosTable_DECL</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="preprocessor">#include &quot;RISCVGenSearchableTables.inc&quot;</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span> </div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>} <span class="comment">// end namespace RISCVVPseudosTable</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span> </div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="keyword">namespace </span>RISCV {</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span> </div>
<div class="foldopen" id="foldopen00380" data-start="{" data-end="};">
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCV_1_1RISCVMaskedPseudoInfo.html">  380</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1RISCV_1_1RISCVMaskedPseudoInfo.html">RISCVMaskedPseudoInfo</a> {</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCV_1_1RISCVMaskedPseudoInfo.html#aae3f41c2a76138873ad8a2822634edfc">  381</a></span>  <a class="code hl_class" href="classuint16__t.html">uint16_t</a> <a class="code hl_variable" href="structllvm_1_1RISCV_1_1RISCVMaskedPseudoInfo.html#aae3f41c2a76138873ad8a2822634edfc">MaskedPseudo</a>;</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCV_1_1RISCVMaskedPseudoInfo.html#ad1ca5288b8e2c4c6b001f18b891f83be">  382</a></span>  <a class="code hl_class" href="classuint16__t.html">uint16_t</a> <a class="code hl_variable" href="structllvm_1_1RISCV_1_1RISCVMaskedPseudoInfo.html#ad1ca5288b8e2c4c6b001f18b891f83be">UnmaskedPseudo</a>;</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCV_1_1RISCVMaskedPseudoInfo.html#a991f9a4372fee0bdd8891ffae439fdef">  383</a></span>  uint8_t <a class="code hl_variable" href="structllvm_1_1RISCV_1_1RISCVMaskedPseudoInfo.html#a991f9a4372fee0bdd8891ffae439fdef">MaskOpIdx</a>;</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCV_1_1RISCVMaskedPseudoInfo.html#adc03735de9349c8afffb4f8f9f5ad587">  384</a></span>  uint8_t <a class="code hl_variable" href="structllvm_1_1RISCV_1_1RISCVMaskedPseudoInfo.html#adc03735de9349c8afffb4f8f9f5ad587">ActiveElementsAffectResult</a> : 1;</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>};</div>
</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="RISCVInstrInfo_8h.html#a1c88557b5571521bb3b7d93262a187b9">  386</a></span><span class="preprocessor">#define GET_RISCVMaskedPseudosTable_DECL</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="preprocessor">#include &quot;RISCVGenSearchableTables.inc&quot;</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>} <span class="comment">// end namespace RISCV</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span> </div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="preprocessor">#endif</span></div>
<div class="ttc" id="aAMDGPUAsmParser_8cpp_html_a007cff11735bf9959b7cca9dd14eb299"><div class="ttname"><a href="AMDGPUAsmParser_8cpp.html#a007cff11735bf9959b7cca9dd14eb299">OperandIndices</a></div><div class="ttdeci">SmallVector&lt; int16_t, MAX_SRC_OPERANDS_NUM &gt; OperandIndices</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUAsmParser_8cpp_source.html#l03650">AMDGPUAsmParser.cpp:3650</a></div></div>
<div class="ttc" id="aARMSLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition</b> <a href="ARMSLSHardening_8cpp_source.html#l00071">ARMSLSHardening.cpp:71</a></div></div>
<div class="ttc" id="aARMSLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="ARMSLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition</b> <a href="ARMSLSHardening_8cpp_source.html#l00073">ARMSLSHardening.cpp:73</a></div></div>
<div class="ttc" id="aARMSLSHardening_8cpp_html_ad5f691fdc1a09aaf6df5fef958b35a3d"><div class="ttname"><a href="ARMSLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator MBBI</div><div class="ttdef"><b>Definition</b> <a href="ARMSLSHardening_8cpp_source.html#l00072">ARMSLSHardening.cpp:72</a></div></div>
<div class="ttc" id="aDiagnosticInfo_8h_html"><div class="ttname"><a href="DiagnosticInfo_8h.html">DiagnosticInfo.h</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition</b> <a href="IRTranslator_8cpp_source.html#l00113">IRTranslator.cpp:113</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition</b> <a href="MachineSink_8cpp_source.html#l01928">MachineSink.cpp:1928</a></div></div>
<div class="ttc" id="aNVVMIntrRange_8cpp_html_ac5804672fc0850438d63caec770647f8"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#ac5804672fc0850438d63caec770647f8">II</a></div><div class="ttdeci">uint64_t IntrinsicInst * II</div><div class="ttdef"><b>Definition</b> <a href="NVVMIntrRange_8cpp_source.html#l00052">NVVMIntrRange.cpp:52</a></div></div>
<div class="ttc" id="aRISCVRedundantCopyElimination_8cpp_html_a1441f79530bc7f3a89118bb8067eac69"><div class="ttname"><a href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a></div><div class="ttdeci">const SmallVectorImpl&lt; MachineOperand &gt; MachineBasicBlock * TBB</div><div class="ttdef"><b>Definition</b> <a href="RISCVRedundantCopyElimination_8cpp_source.html#l00076">RISCVRedundantCopyElimination.cpp:76</a></div></div>
<div class="ttc" id="aRISCVRedundantCopyElimination_8cpp_html_a193847098793cdbab306803186676899"><div class="ttname"><a href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a></div><div class="ttdeci">const SmallVectorImpl&lt; MachineOperand &gt; &amp; Cond</div><div class="ttdef"><b>Definition</b> <a href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">RISCVRedundantCopyElimination.cpp:75</a></div></div>
<div class="ttc" id="aRISCVRedundantCopyElimination_8cpp_html_a77c69067ae8279bc00ab8757731e90d7"><div class="ttname"><a href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a></div><div class="ttdeci">auto CC</div><div class="ttdef"><b>Definition</b> <a href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">RISCVRedundantCopyElimination.cpp:79</a></div></div>
<div class="ttc" id="aRISCVRegisterInfo_8h_html"><div class="ttname"><a href="RISCVRegisterInfo_8h.html">RISCVRegisterInfo.h</a></div></div>
<div class="ttc" id="aRISCV_8h_html"><div class="ttname"><a href="RISCV_8h.html">RISCV.h</a></div></div>
<div class="ttc" id="aTargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="aclassRISCVGenInstrInfo_html"><div class="ttname"><a href="classRISCVGenInstrInfo.html">RISCVGenInstrInfo</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition</b> <a href="X86ShuffleDecode_8h_source.html#l00025">X86ShuffleDecode.h:25</a></div></div>
<div class="ttc" id="aclassllvm_1_1DWARFExpression_1_1Operation_html"><div class="ttname"><a href="classllvm_1_1DWARFExpression_1_1Operation.html">llvm::DWARFExpression::Operation</a></div><div class="ttdoc">This class represents an Operation in the Expression.</div><div class="ttdef"><b>Definition</b> <a href="DWARFExpression_8h_source.html#l00032">DWARFExpression.h:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location.</div><div class="ttdef"><b>Definition</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap</a></div><div class="ttdef"><b>Definition</b> <a href="DenseMap_8h_source.html#l00757">DenseMap.h:758</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition</b> <a href="LiveIntervals_8h_source.html#l00054">LiveIntervals.h:54</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveVariables_html"><div class="ttname"><a href="classllvm_1_1LiveVariables.html">llvm::LiveVariables</a></div><div class="ttdef"><b>Definition</b> <a href="LiveVariables_8h_source.html#l00048">LiveVariables.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1LocationSize_html"><div class="ttname"><a href="classllvm_1_1LocationSize.html">llvm::LocationSize</a></div><div class="ttdef"><b>Definition</b> <a href="MemoryLocation_8h_source.html#l00069">MemoryLocation.h:69</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction.</div><div class="ttdef"><b>Definition</b> <a href="MCInst_8h_source.html#l00184">MCInst.h:184</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file.</div><div class="ttdef"><b>Definition</b> <a href="MCInstrDesc_8h_source.html#l00198">MCInstrDesc.h:198</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value.</div><div class="ttdef"><b>Definition</b> <a href="MCRegister_8h_source.html#l00033">MCRegister.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition</b> <a href="MachineBasicBlock_8h_source.html#l00123">MachineBasicBlock.h:124</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00067">MachineInstr.h:69</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_aafacf84de1cb994a92dc045f4aa1d518"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518">llvm::MachineInstr::MIFlag</a></div><div class="ttdeci">MIFlag</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00083">MachineInstr.h:83</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_aafacf84de1cb994a92dc045f4aa1d518a75967179a013c48b7d5b1690cb0b47cc"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a75967179a013c48b7d5b1690cb0b47cc">llvm::MachineInstr::NoFlags</a></div><div class="ttdeci">@ NoFlags</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00084">MachineInstr.h:84</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dd"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">llvm::MachineMemOperand::Flags</a></div><div class="ttdeci">Flags</div><div class="ttdoc">Flags values. These may be or'd together.</div><div class="ttdef"><b>Definition</b> <a href="MachineMemOperand_8h_source.html#l00132">MachineMemOperand.h:132</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda036efcf0f4eac932646d211f480528c3"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda036efcf0f4eac932646d211f480528c3">llvm::MachineMemOperand::MOTargetFlag2</a></div><div class="ttdeci">@ MOTargetFlag2</div><div class="ttdef"><b>Definition</b> <a href="MachineMemOperand_8h_source.html#l00153">MachineMemOperand.h:153</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddace83cf304d65cdb6b3b22cc485eed877"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddace83cf304d65cdb6b3b22cc485eed877">llvm::MachineMemOperand::MOTargetFlag1</a></div><div class="ttdeci">@ MOTargetFlag1</div><div class="ttdef"><b>Definition</b> <a href="MachineMemOperand_8h_source.html#l00152">MachineMemOperand.h:152</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00048">MachineOperand.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1Module_html"><div class="ttname"><a href="classllvm_1_1Module.html">llvm::Module</a></div><div class="ttdoc">A Module instance is used to store all the information related to an LLVM module.</div><div class="ttdef"><b>Definition</b> <a href="Module_8h_source.html#l00065">Module.h:65</a></div></div>
<div class="ttc" id="aclassllvm_1_1Pattern_html"><div class="ttname"><a href="classllvm_1_1Pattern.html">llvm::Pattern</a></div><div class="ttdef"><b>Definition</b> <a href="FileCheckImpl_8h_source.html#l00565">FileCheckImpl.h:565</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></div><div class="ttdef"><b>Definition</b> <a href="#l00062">RISCVInstrInfo.h:62</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_a061f47e0bf17eed5f4fb190668a20858"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a061f47e0bf17eed5f4fb190668a20858">llvm::RISCVInstrInfo::convertToThreeAddress</a></div><div class="ttdeci">MachineInstr * convertToThreeAddress(MachineInstr &amp;MI, LiveVariables *LV, LiveIntervals *LIS) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l03539">RISCVInstrInfo.cpp:3539</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_a0afd463c33635fbf5ebcd31235a00c51"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a0afd463c33635fbf5ebcd31235a00c51">llvm::RISCVInstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">Register isLoadFromStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l00090">RISCVInstrInfo.cpp:90</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_a0dfd1992efae5e90f455748420554770"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a0dfd1992efae5e90f455748420554770">llvm::RISCVInstrInfo::removeBranch</a></div><div class="ttdeci">unsigned removeBranch(MachineBasicBlock &amp;MBB, int *BytesRemoved=nullptr) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l00998">RISCVInstrInfo.cpp:998</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_a0dff1c91b345fb0b5983ffaf56173e77"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a0dff1c91b345fb0b5983ffaf56173e77">llvm::RISCVInstrInfo::getOutliningCandidateInfo</a></div><div class="ttdeci">std::optional&lt; outliner::OutlinedFunction &gt; getOutliningCandidateInfo(std::vector&lt; outliner::Candidate &gt; &amp;RepeatedSequenceLocs) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l02832">RISCVInstrInfo.cpp:2832</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_a148f25a7131bb353315edfc43df0c79c"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a148f25a7131bb353315edfc43df0c79c">llvm::RISCVInstrInfo::movImm</a></div><div class="ttdeci">void movImm(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, const DebugLoc &amp;DL, Register DstReg, uint64_t Val, MachineInstr::MIFlag Flag=MachineInstr::NoFlags, bool DstRenamable=false, bool DstIsDead=false) const</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l00780">RISCVInstrInfo.cpp:780</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_a182825202fb7b104e8e823825d4f2fb1"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a182825202fb7b104e8e823825d4f2fb1">llvm::RISCVInstrInfo::emitLdStWithAddr</a></div><div class="ttdeci">MachineInstr * emitLdStWithAddr(MachineInstr &amp;MemI, const ExtAddrMode &amp;AM) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l02592">RISCVInstrInfo.cpp:2592</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_a1b4c9c49e603e4b80b3d052b54945426"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a1b4c9c49e603e4b80b3d052b54945426">llvm::RISCVInstrInfo::mulImm</a></div><div class="ttdeci">void mulImm(MachineFunction &amp;MF, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator II, const DebugLoc &amp;DL, Register DestReg, uint32_t Amt, MachineInstr::MIFlag Flag) const</div><div class="ttdoc">Generate code to multiply the value in DestReg by Amt - handles all the common optimizations for this...</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l03651">RISCVInstrInfo.cpp:3651</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_a1c2309d0cd4e9423ee76a1f39b3308e9"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a1c2309d0cd4e9423ee76a1f39b3308e9">llvm::RISCVInstrInfo::isReallyTriviallyReMaterializable</a></div><div class="ttdeci">bool isReallyTriviallyReMaterializable(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l00169">RISCVInstrInfo.cpp:169</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_a27e5a818e421079a4fb086a0dca39bcd"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a27e5a818e421079a4fb086a0dca39bcd">llvm::RISCVInstrInfo::isFunctionSafeToOutlineFrom</a></div><div class="ttdeci">bool isFunctionSafeToOutlineFrom(MachineFunction &amp;MF, bool OutlineFromLinkOnceODRs) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l02798">RISCVInstrInfo.cpp:2798</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_a2bc4c29964a242a574a8e9b78df0bb31"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a2bc4c29964a242a574a8e9b78df0bb31">llvm::RISCVInstrInfo::insertBranch</a></div><div class="ttdeci">unsigned insertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;dl, int *BytesAdded=nullptr) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l01032">RISCVInstrInfo.cpp:1032</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_a2f1cfe9c040112cbf97a025655d3595e"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a2f1cfe9c040112cbf97a025655d3595e">llvm::RISCVInstrInfo::hasReassociableSibling</a></div><div class="ttdeci">bool hasReassociableSibling(const MachineInstr &amp;Inst, bool &amp;Commuted) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l01873">RISCVInstrInfo.cpp:1873</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_a344cb4f0747c8ab0c6805dd0d6fd9c40"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a344cb4f0747c8ab0c6805dd0d6fd9c40">llvm::RISCVInstrInfo::RISCVInstrInfo</a></div><div class="ttdeci">RISCVInstrInfo(RISCVSubtarget &amp;STI)</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l00077">RISCVInstrInfo.cpp:77</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_a436965f98f9e4301e33096c32ed6dbd2"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a436965f98f9e4301e33096c32ed6dbd2">llvm::RISCVInstrInfo::copyPhysRegVector</a></div><div class="ttdeci">void copyPhysRegVector(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, const DebugLoc &amp;DL, MCRegister DstReg, MCRegister SrcReg, bool KillSrc, const TargetRegisterClass *RegClass) const</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l00318">RISCVInstrInfo.cpp:318</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_a4862e12e65a868264ab84a2252104dda"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a4862e12e65a868264ab84a2252104dda">llvm::RISCVInstrInfo::genAlternativeCodeSequence</a></div><div class="ttdeci">void genAlternativeCodeSequence(MachineInstr &amp;Root, unsigned Pattern, SmallVectorImpl&lt; MachineInstr * &gt; &amp;InsInstrs, SmallVectorImpl&lt; MachineInstr * &gt; &amp;DelInstrs, DenseMap&lt; unsigned, unsigned &gt; &amp;InstrIdxForVirtReg) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l02320">RISCVInstrInfo.cpp:2320</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_a4d827f36392e59fb8c28117a98873a1c"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a4d827f36392e59fb8c28117a98873a1c">llvm::RISCVInstrInfo::getBrCond</a></div><div class="ttdeci">const MCInstrDesc &amp; getBrCond(RISCVCC::CondCode CC, bool Imm=false) const</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l00902">RISCVInstrInfo.cpp:902</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_a55d733ab1cd738ca996fd3e415b59c99"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a55d733ab1cd738ca996fd3e415b59c99">llvm::RISCVInstrInfo::optimizeSelect</a></div><div class="ttdeci">MachineInstr * optimizeSelect(MachineInstr &amp;MI, SmallPtrSetImpl&lt; MachineInstr * &gt; &amp;SeenMIs, bool) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l01397">RISCVInstrInfo.cpp:1397</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_a5f995c01e70eb23dbcd2af7d64a49fd8"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a5f995c01e70eb23dbcd2af7d64a49fd8">llvm::RISCVInstrInfo::canFoldIntoAddrMode</a></div><div class="ttdeci">bool canFoldIntoAddrMode(const MachineInstr &amp;MemI, Register Reg, const MachineInstr &amp;AddrI, ExtAddrMode &amp;AM) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l02542">RISCVInstrInfo.cpp:2542</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_a63b280c848f7c74e68e3a6f45ffb4a85"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a63b280c848f7c74e68e3a6f45ffb4a85">llvm::RISCVInstrInfo::insertIndirectBranch</a></div><div class="ttdeci">void insertIndirectBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock &amp;NewDestBB, MachineBasicBlock &amp;RestoreBB, const DebugLoc &amp;DL, int64_t BrOffset, RegScavenger *RS) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l01071">RISCVInstrInfo.cpp:1071</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_a658bdb32cfdf7a3051a4221c15fc441f"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a658bdb32cfdf7a3051a4221c15fc441f">llvm::RISCVInstrInfo::isAsCheapAsAMove</a></div><div class="ttdeci">bool isAsCheapAsAMove(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l01524">RISCVInstrInfo.cpp:1524</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_a6643db423ad018f2a7375b8f46e439af"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a6643db423ad018f2a7375b8f46e439af">llvm::RISCVInstrInfo::verifyInstruction</a></div><div class="ttdeci">bool verifyInstruction(const MachineInstr &amp;MI, StringRef &amp;ErrInfo) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l02352">RISCVInstrInfo.cpp:2352</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_a675ef8fa9eef12d497fd0a57e931bd37"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a675ef8fa9eef12d497fd0a57e931bd37">llvm::RISCVInstrInfo::getMemOperandWithOffsetWidth</a></div><div class="ttdeci">bool getMemOperandWithOffsetWidth(const MachineInstr &amp;LdSt, const MachineOperand *&amp;BaseOp, int64_t &amp;Offset, LocationSize &amp;Width, const TargetRegisterInfo *TRI) const</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l02715">RISCVInstrInfo.cpp:2715</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_a687028adf04da72a42c641a2fd2d239c"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a687028adf04da72a42c641a2fd2d239c">llvm::RISCVInstrInfo::copyPhysReg</a></div><div class="ttdeci">void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, const DebugLoc &amp;DL, MCRegister DstReg, MCRegister SrcReg, bool KillSrc) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l00440">RISCVInstrInfo.cpp:440</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_a6c14f246ebdc035b01f2c56df0b7ce89"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a6c14f246ebdc035b01f2c56df0b7ce89">llvm::RISCVInstrInfo::getReassociateOperandIndices</a></div><div class="ttdeci">void getReassociateOperandIndices(const MachineInstr &amp;Root, unsigned Pattern, std::array&lt; unsigned, 5 &gt; &amp;OperandIndices) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l01862">RISCVInstrInfo.cpp:1862</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_a6fa9c478225b2523ea5b02aa34d5dcb5"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a6fa9c478225b2523ea5b02aa34d5dcb5">llvm::RISCVInstrInfo::STI</a></div><div class="ttdeci">const RISCVSubtarget &amp; STI</div><div class="ttdef"><b>Definition</b> <a href="#l00305">RISCVInstrInfo.h:305</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_a729e7fc6dac4bf5f0bd41f5792b49baa"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a729e7fc6dac4bf5f0bd41f5792b49baa">llvm::RISCVInstrInfo::useMachineCombiner</a></div><div class="ttdeci">bool useMachineCombiner() const override</div><div class="ttdef"><b>Definition</b> <a href="#l00251">RISCVInstrInfo.h:251</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_a74be59c4ed965e8270640c360182638f"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a74be59c4ed965e8270640c360182638f">llvm::RISCVInstrInfo::isStoreToStackSlot</a></div><div class="ttdeci">Register isStoreToStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l00131">RISCVInstrInfo.cpp:131</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_a79a9b4d0a95a7b0b741f2aaae4b3427d"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a79a9b4d0a95a7b0b741f2aaae4b3427d">llvm::RISCVInstrInfo::getInverseOpcode</a></div><div class="ttdeci">std::optional&lt; unsigned &gt; getInverseOpcode(unsigned Opcode) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l01952">RISCVInstrInfo.cpp:1952</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_a8024544b0a5fddb84899baeec7d739bb"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a8024544b0a5fddb84899baeec7d739bb">llvm::RISCVInstrInfo::getSerializableDirectMachineOperandTargetFlags</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; unsigned, const char * &gt; &gt; getSerializableDirectMachineOperandTargetFlags() const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l02778">RISCVInstrInfo.cpp:2778</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_a81c45072c5b34b2cbc6bae4a61b5900d"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a81c45072c5b34b2cbc6bae4a61b5900d">llvm::RISCVInstrInfo::getMachineCombinerTraceStrategy</a></div><div class="ttdeci">MachineTraceStrategy getMachineCombinerTraceStrategy() const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l01578">RISCVInstrInfo.cpp:1578</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_a8424c147a24cf4d707de1b7392597e48"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a8424c147a24cf4d707de1b7392597e48">llvm::RISCVInstrInfo::getInstSizeInBytes</a></div><div class="ttdeci">unsigned getInstSizeInBytes(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l01462">RISCVInstrInfo.cpp:1462</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_a8679ec3bfa38ee7caf0751d69db79ffa"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a8679ec3bfa38ee7caf0751d69db79ffa">llvm::RISCVInstrInfo::getOutliningTypeImpl</a></div><div class="ttdeci">virtual outliner::InstrType getOutliningTypeImpl(MachineBasicBlock::iterator &amp;MBBI, unsigned Flags) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l02871">RISCVInstrInfo.cpp:2871</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_a89651558e264c97ec3977357ce4f0422"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a89651558e264c97ec3977357ce4f0422">llvm::RISCVInstrInfo::isAddImmediate</a></div><div class="ttdeci">std::optional&lt; RegImmPair &gt; isAddImmediate(const MachineInstr &amp;MI, Register Reg) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l02952">RISCVInstrInfo.cpp:2952</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_a8b2d06a5adb70f217a01910738bcb044"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a8b2d06a5adb70f217a01910738bcb044">llvm::RISCVInstrInfo::reverseBranchCondition</a></div><div class="ttdeci">bool reverseBranchCondition(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l01136">RISCVInstrInfo.cpp:1136</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_a8cdf5b9105b8578f9cb896378d0c9fe3"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a8cdf5b9105b8578f9cb896378d0c9fe3">llvm::RISCVInstrInfo::getSerializableMachineMemOperandTargetFlags</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; MachineMemOperand::Flags, const char * &gt; &gt; getSerializableMachineMemOperandTargetFlags() const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l03757">RISCVInstrInfo.cpp:3757</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_a8e9da3ff990db8ea36450b9ba4f892b3"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a8e9da3ff990db8ea36450b9ba4f892b3">llvm::RISCVInstrInfo::getNop</a></div><div class="ttdeci">MCInst getNop() const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l00081">RISCVInstrInfo.cpp:81</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_a93533d35a661d5dc48a03c624839b8e4"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a93533d35a661d5dc48a03c624839b8e4">llvm::RISCVInstrInfo::foldMemoryOperandImpl</a></div><div class="ttdeci">MachineInstr * foldMemoryOperandImpl(MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, int FrameIndex, LiveIntervals *LIS=nullptr, VirtRegMap *VRM=nullptr) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l00723">RISCVInstrInfo.cpp:723</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_a9e0f1068be127e44f7350a2481e21a9c"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a9e0f1068be127e44f7350a2481e21a9c">llvm::RISCVInstrInfo::isMBBSafeToOutlineFrom</a></div><div class="ttdeci">bool isMBBSafeToOutlineFrom(MachineBasicBlock &amp;MBB, unsigned &amp;Flags) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l02815">RISCVInstrInfo.cpp:2815</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_aa04c64c287d0b42c8a1714011a943e3d"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#aa04c64c287d0b42c8a1714011a943e3d">llvm::RISCVInstrInfo::getMemOperandsWithOffsetWidth</a></div><div class="ttdeci">bool getMemOperandsWithOffsetWidth(const MachineInstr &amp;MI, SmallVectorImpl&lt; const MachineOperand * &gt; &amp;BaseOps, int64_t &amp;Offset, bool &amp;OffsetIsScalable, LocationSize &amp;Width, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l02610">RISCVInstrInfo.cpp:2610</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_aa0ee8a29120b044f4c4668626e264393"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#aa0ee8a29120b044f4c4668626e264393">llvm::RISCVInstrInfo::buildOutlinedFrame</a></div><div class="ttdeci">void buildOutlinedFrame(MachineBasicBlock &amp;MBB, MachineFunction &amp;MF, const outliner::OutlinedFunction &amp;OF) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l02912">RISCVInstrInfo.cpp:2912</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_aa8aa7be4bd12d2e18b08a87805017131"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#aa8aa7be4bd12d2e18b08a87805017131">llvm::RISCVInstrInfo::finalizeInsInstrs</a></div><div class="ttdeci">void finalizeInsInstrs(MachineInstr &amp;Root, unsigned &amp;Pattern, SmallVectorImpl&lt; MachineInstr * &gt; &amp;InsInstrs) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l01592">RISCVInstrInfo.cpp:1592</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_aaad12324dcb623d1db1aabb5cb10150e"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#aaad12324dcb623d1db1aabb5cb10150e">llvm::RISCVInstrInfo::decomposeMachineOperandsTargetFlags</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; decomposeMachineOperandsTargetFlags(unsigned TF) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l02772">RISCVInstrInfo.cpp:2772</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_aabdf5cb19126a5e4243ff0818a908ccb"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#aabdf5cb19126a5e4243ff0818a908ccb">llvm::RISCVInstrInfo::commuteInstructionImpl</a></div><div class="ttdeci">MachineInstr * commuteInstructionImpl(MachineInstr &amp;MI, bool NewMI, unsigned OpIdx1, unsigned OpIdx2) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l03336">RISCVInstrInfo.cpp:3336</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_ab7919507c578187e698ff01a1f204478"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#ab7919507c578187e698ff01a1f204478">llvm::RISCVInstrInfo::hasReassociableOperands</a></div><div class="ttdeci">bool hasReassociableOperands(const MachineInstr &amp;Inst, const MachineBasicBlock *MBB) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l01839">RISCVInstrInfo.cpp:1839</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_abbcb71c00eaa19f6b30aacb521e718a5"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#abbcb71c00eaa19f6b30aacb521e718a5">llvm::RISCVInstrInfo::getBranchDestBlock</a></div><div class="ttdeci">MachineBasicBlock * getBranchDestBlock(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l01258">RISCVInstrInfo.cpp:1258</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_abe6772bd0f8b4b1bc3186473a7205dfe"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#abe6772bd0f8b4b1bc3186473a7205dfe">llvm::RISCVInstrInfo::createMIROperandComment</a></div><div class="ttdeci">std::string createMIROperandComment(const MachineInstr &amp;MI, const MachineOperand &amp;Op, unsigned OpIdx, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l02970">RISCVInstrInfo.cpp:2970</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_ac1326b52721d728a3551b1433ded0f9a"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#ac1326b52721d728a3551b1433ded0f9a">llvm::RISCVInstrInfo::shouldOutlineFromFunctionByDefault</a></div><div class="ttdeci">bool shouldOutlineFromFunctionByDefault(MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l02826">RISCVInstrInfo.cpp:2826</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_ac6b66ad3777d7d6fa3a96bfd7031c28d"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#ac6b66ad3777d7d6fa3a96bfd7031c28d">llvm::RISCVInstrInfo::findCommutedOpIndices</a></div><div class="ttdeci">bool findCommutedOpIndices(const MachineInstr &amp;MI, unsigned &amp;SrcOpIdx1, unsigned &amp;SrcOpIdx2) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l03111">RISCVInstrInfo.cpp:3111</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_accb26dceb67191d19382f459c06d4f15"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#accb26dceb67191d19382f459c06d4f15">llvm::RISCVInstrInfo::analyzeBranch</a></div><div class="ttdeci">bool analyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l00926">RISCVInstrInfo.cpp:926</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_ad0969c58f63ddf77c6e219dbb0fc44f0"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#ad0969c58f63ddf77c6e219dbb0fc44f0">llvm::RISCVInstrInfo::insertOutlinedCall</a></div><div class="ttdeci">MachineBasicBlock::iterator insertOutlinedCall(Module &amp;M, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;It, MachineFunction &amp;MF, outliner::Candidate &amp;C) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l02940">RISCVInstrInfo.cpp:2940</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_ad24b4643edc88cb34ade8721b26c4bd8"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#ad24b4643edc88cb34ade8721b26c4bd8">llvm::RISCVInstrInfo::getUndefInitOpcode</a></div><div class="ttdeci">unsigned getUndefInitOpcode(unsigned RegClassID) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00289">RISCVInstrInfo.h:289</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_ad6cf2e2ddb3fef46c8320decd4343c56"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#ad6cf2e2ddb3fef46c8320decd4343c56">llvm::RISCVInstrInfo::isBranchOffsetInRange</a></div><div class="ttdeci">bool isBranchOffsetInRange(unsigned BranchOpc, int64_t BrOffset) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l01265">RISCVInstrInfo.cpp:1265</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_adae35c46c7d690e330bca4386d08f687"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#adae35c46c7d690e330bca4386d08f687">llvm::RISCVInstrInfo::loadRegFromStackSlot</a></div><div class="ttdeci">void loadRegFromStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, Register DstReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, Register VReg) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l00642">RISCVInstrInfo.cpp:642</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_ade726ab992f758b88dcc4d6691efd90d"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#ade726ab992f758b88dcc4d6691efd90d">llvm::RISCVInstrInfo::isAssociativeAndCommutative</a></div><div class="ttdeci">bool isAssociativeAndCommutative(const MachineInstr &amp;Inst, bool Invert) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l01896">RISCVInstrInfo.cpp:1896</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_ae2e2455f0d0815c45beb6d1d36875cee"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#ae2e2455f0d0815c45beb6d1d36875cee">llvm::RISCVInstrInfo::getCombinerObjective</a></div><div class="ttdeci">CombinerObjective getCombinerObjective(unsigned Pattern) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l02155">RISCVInstrInfo.cpp:2155</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_ae92946bff8cb4ef04b71f5f6360e832e"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#ae92946bff8cb4ef04b71f5f6360e832e">llvm::RISCVInstrInfo::getMachineCombinerPatterns</a></div><div class="ttdeci">bool getMachineCombinerPatterns(MachineInstr &amp;Root, SmallVectorImpl&lt; unsigned &gt; &amp;Patterns, bool DoRegPressureReduce) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l02167">RISCVInstrInfo.cpp:2167</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_aeaeffb171ae383d18f217fbd278c8717"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#aeaeffb171ae383d18f217fbd278c8717">llvm::RISCVInstrInfo::optimizeCondBranch</a></div><div class="ttdeci">bool optimizeCondBranch(MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l01144">RISCVInstrInfo.cpp:1144</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_aeb90eaf4a7a79cbd55130c63f50884e2"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#aeb90eaf4a7a79cbd55130c63f50884e2">llvm::RISCVInstrInfo::isCopyInstrImpl</a></div><div class="ttdeci">std::optional&lt; DestSourcePair &gt; isCopyInstrImpl(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l01550">RISCVInstrInfo.cpp:1550</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_aec4c0fbb6fae009e9b6ca5d747146162"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#aec4c0fbb6fae009e9b6ca5d747146162">llvm::RISCVInstrInfo::analyzeSelect</a></div><div class="ttdeci">bool analyzeSelect(const MachineInstr &amp;MI, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, unsigned &amp;TrueOp, unsigned &amp;FalseOp, bool &amp;Optimizable) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l01373">RISCVInstrInfo.cpp:1373</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_af5c90aadc6c53b0224c421a998d85587"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#af5c90aadc6c53b0224c421a998d85587">llvm::RISCVInstrInfo::shouldClusterMemOps</a></div><div class="ttdeci">bool shouldClusterMemOps(ArrayRef&lt; const MachineOperand * &gt; BaseOps1, int64_t Offset1, bool OffsetIsScalable1, ArrayRef&lt; const MachineOperand * &gt; BaseOps2, int64_t Offset2, bool OffsetIsScalable2, unsigned ClusterSize, unsigned NumBytes) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l02681">RISCVInstrInfo.cpp:2681</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_afc0ac4e187f1865c16f5dd0814e7fa5b"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#afc0ac4e187f1865c16f5dd0814e7fa5b">llvm::RISCVInstrInfo::areMemAccessesTriviallyDisjoint</a></div><div class="ttdeci">bool areMemAccessesTriviallyDisjoint(const MachineInstr &amp;MIa, const MachineInstr &amp;MIb) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l02739">RISCVInstrInfo.cpp:2739</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html_afd86b5d2acd7cf6323b0acf988f51b61"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#afd86b5d2acd7cf6323b0acf988f51b61">llvm::RISCVInstrInfo::storeRegToStackSlot</a></div><div class="ttdeci">void storeRegToStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, Register SrcReg, bool IsKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, Register VReg) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l00559">RISCVInstrInfo.cpp:559</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVSubtarget_html"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html">llvm::RISCVSubtarget</a></div><div class="ttdef"><b>Definition</b> <a href="RISCVSubtarget_8h_source.html#l00059">RISCVSubtarget.h:59</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition</b> <a href="RegisterScavenging_8h_source.html#l00034">RegisterScavenging.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallPtrSetImpl_html"><div class="ttname"><a href="classllvm_1_1SmallPtrSetImpl.html">llvm::SmallPtrSetImpl</a></div><div class="ttdoc">A templated base class for SmallPtrSet which provides the typesafe interface that is common across al...</div><div class="ttdef"><b>Definition</b> <a href="CodeExtractor_8h_source.html#l00024">CodeExtractor.h:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition</b> <a href="X86ShuffleDecodeConstantPool_8h_source.html#l00023">X86ShuffleDecodeConstantPool.h:23</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition</b> <a href="StringRef_8h_source.html#l00050">StringRef.h:50</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a0a1e73b39957ad3da60cb9d3a690df89"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a0a1e73b39957ad3da60cb9d3a690df89">llvm::TargetInstrInfo::foldMemoryOperandImpl</a></div><div class="ttdeci">virtual MachineInstr * foldMemoryOperandImpl(MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, int FrameIndex, LiveIntervals *LIS=nullptr, VirtRegMap *VRM=nullptr) const</div><div class="ttdoc">Target-dependent implementation for foldMemoryOperand.</div><div class="ttdef"><b>Definition</b> <a href="TargetInstrInfo_8h_source.html#l01349">TargetInstrInfo.h:1349</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8h_source.html#l00238">TargetRegisterInfo.h:238</a></div></div>
<div class="ttc" id="aclassllvm_1_1VirtRegMap_html"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html">llvm::VirtRegMap</a></div><div class="ttdef"><b>Definition</b> <a href="VirtRegMap_8h_source.html#l00033">VirtRegMap.h:33</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="aclassuint64__t_html"><div class="ttname"><a href="classuint64__t.html">uint64_t</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition</b> <a href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">ErrorHandling.h:143</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_ab5129f11389b3bfacaf2971bc558a90bafd841a49aec1539bc88abc8ff9e170fb"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#ab5129f11389b3bfacaf2971bc558a90bafd841a49aec1539bc88abc8ff9e170fb">llvm::CallingConv::C</a></div><div class="ttdeci">@ C</div><div class="ttdoc">The default llvm calling convention, compatible with C.</div><div class="ttdef"><b>Definition</b> <a href="CallingConv_8h_source.html#l00034">CallingConv.h:34</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVCC_html_a037799205d78d34011531cad6a28e92e"><div class="ttname"><a href="namespacellvm_1_1RISCVCC.html#a037799205d78d34011531cad6a28e92e">llvm::RISCVCC::getOppositeBranchCondition</a></div><div class="ttdeci">CondCode getOppositeBranchCondition(CondCode)</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l00907">RISCVInstrInfo.cpp:907</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVCC_html_a54a545c3f090650e4ae09e3174045976"><div class="ttname"><a href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976">llvm::RISCVCC::CondCode</a></div><div class="ttdeci">CondCode</div><div class="ttdef"><b>Definition</b> <a href="#l00037">RISCVInstrInfo.h:37</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVCC_html_a54a545c3f090650e4ae09e3174045976a11bb96a4ca4e914a149e9a63e6875ea6"><div class="ttname"><a href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976a11bb96a4ca4e914a149e9a63e6875ea6">llvm::RISCVCC::COND_NE</a></div><div class="ttdeci">@ COND_NE</div><div class="ttdef"><b>Definition</b> <a href="#l00039">RISCVInstrInfo.h:39</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVCC_html_a54a545c3f090650e4ae09e3174045976a12fd715db7ef1428e9cf7b6af55997b8"><div class="ttname"><a href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976a12fd715db7ef1428e9cf7b6af55997b8">llvm::RISCVCC::COND_GEU</a></div><div class="ttdeci">@ COND_GEU</div><div class="ttdef"><b>Definition</b> <a href="#l00043">RISCVInstrInfo.h:43</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVCC_html_a54a545c3f090650e4ae09e3174045976a442618536f16dd10730e054e0825b482"><div class="ttname"><a href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976a442618536f16dd10730e054e0825b482">llvm::RISCVCC::COND_LT</a></div><div class="ttdeci">@ COND_LT</div><div class="ttdef"><b>Definition</b> <a href="#l00040">RISCVInstrInfo.h:40</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVCC_html_a54a545c3f090650e4ae09e3174045976a57d7c413055b2060a90dc73ab8f1a512"><div class="ttname"><a href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976a57d7c413055b2060a90dc73ab8f1a512">llvm::RISCVCC::COND_EQ</a></div><div class="ttdeci">@ COND_EQ</div><div class="ttdef"><b>Definition</b> <a href="#l00038">RISCVInstrInfo.h:38</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVCC_html_a54a545c3f090650e4ae09e3174045976a9e7c8526fc843e319e53e5c3174296cc"><div class="ttname"><a href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976a9e7c8526fc843e319e53e5c3174296cc">llvm::RISCVCC::COND_GE</a></div><div class="ttdeci">@ COND_GE</div><div class="ttdef"><b>Definition</b> <a href="#l00041">RISCVInstrInfo.h:41</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVCC_html_a54a545c3f090650e4ae09e3174045976aefa5b6a280d2aec8bf02b490b207a3cb"><div class="ttname"><a href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976aefa5b6a280d2aec8bf02b490b207a3cb">llvm::RISCVCC::COND_LTU</a></div><div class="ttdeci">@ COND_LTU</div><div class="ttdef"><b>Definition</b> <a href="#l00042">RISCVInstrInfo.h:42</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVCC_html_a54a545c3f090650e4ae09e3174045976af2efde5f90024ff3961e07c0f5f950d9"><div class="ttname"><a href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976af2efde5f90024ff3961e07c0f5f950d9">llvm::RISCVCC::COND_INVALID</a></div><div class="ttdeci">@ COND_INVALID</div><div class="ttdef"><b>Definition</b> <a href="#l00045">RISCVInstrInfo.h:44</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVCC_html_ae0cd53e76269a5b4fb26eccfaf39a979"><div class="ttname"><a href="namespacellvm_1_1RISCVCC.html#ae0cd53e76269a5b4fb26eccfaf39a979">llvm::RISCVCC::getBrCond</a></div><div class="ttdeci">unsigned getBrCond(CondCode CC, bool Imm=false)</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l00883">RISCVInstrInfo.cpp:883</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCV_html_a05f876dd724e73c040538b6fdb189268"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a05f876dd724e73c040538b6fdb189268">llvm::RISCV::FPMASK_Negative_Zero</a></div><div class="ttdeci">static constexpr unsigned FPMASK_Negative_Zero</div><div class="ttdef"><b>Definition</b> <a href="#l00357">RISCVInstrInfo.h:357</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCV_html_a0ebda73408be09e6bb04f72038c733c7"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a0ebda73408be09e6bb04f72038c733c7">llvm::RISCV::FPMASK_Positive_Subnormal</a></div><div class="ttdeci">static constexpr unsigned FPMASK_Positive_Subnormal</div><div class="ttdef"><b>Definition</b> <a href="#l00359">RISCVInstrInfo.h:359</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCV_html_a1cfc09d31eaed5d0ca0725d09e044b47"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a1cfc09d31eaed5d0ca0725d09e044b47">llvm::RISCV::hasEqualFRM</a></div><div class="ttdeci">bool hasEqualFRM(const MachineInstr &amp;MI1, const MachineInstr &amp;MI2)</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l03866">RISCVInstrInfo.cpp:3866</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCV_html_a272ee4d9b039330a08d88c0ae78a9850"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a272ee4d9b039330a08d88c0ae78a9850">llvm::RISCV::FPMASK_Positive_Normal</a></div><div class="ttdeci">static constexpr unsigned FPMASK_Positive_Normal</div><div class="ttdef"><b>Definition</b> <a href="#l00360">RISCVInstrInfo.h:360</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCV_html_a2ded7106fd489b4a89c4de7e2e41a5d7"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a2ded7106fd489b4a89c4de7e2e41a5d7">llvm::RISCV::FPMASK_Negative_Subnormal</a></div><div class="ttdeci">static constexpr unsigned FPMASK_Negative_Subnormal</div><div class="ttdef"><b>Definition</b> <a href="#l00356">RISCVInstrInfo.h:356</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCV_html_a307b4b156eadc56e1ddfd77468428d6c"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a307b4b156eadc56e1ddfd77468428d6c">llvm::RISCV::FPMASK_Negative_Normal</a></div><div class="ttdeci">static constexpr unsigned FPMASK_Negative_Normal</div><div class="ttdef"><b>Definition</b> <a href="#l00355">RISCVInstrInfo.h:355</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCV_html_a5295e5735dc2ca5bed83052effb51336"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a5295e5735dc2ca5bed83052effb51336">llvm::RISCV::getVectorLowDemandedScalarBits</a></div><div class="ttdeci">std::optional&lt; unsigned &gt; getVectorLowDemandedScalarBits(uint16_t Opcode, unsigned Log2SEW)</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l03879">RISCVInstrInfo.cpp:3879</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCV_html_a54541ad2053f06c8a29df7d7b421fee5"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a54541ad2053f06c8a29df7d7b421fee5">llvm::RISCV::FPMASK_Positive_Infinity</a></div><div class="ttdeci">static constexpr unsigned FPMASK_Positive_Infinity</div><div class="ttdef"><b>Definition</b> <a href="#l00361">RISCVInstrInfo.h:361</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCV_html_a58f11d94b76de44eca2fcb192ce3b16c"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a58f11d94b76de44eca2fcb192ce3b16c">llvm::RISCV::getNamedOperandIdx</a></div><div class="ttdeci">int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIndex)</div></div>
<div class="ttc" id="anamespacellvm_1_1RISCV_html_a60e96a67c7585b823b1b95e1b2b94ac7"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a60e96a67c7585b823b1b95e1b2b94ac7">llvm::RISCV::FPMASK_Negative_Infinity</a></div><div class="ttdeci">static constexpr unsigned FPMASK_Negative_Infinity</div><div class="ttdef"><b>Definition</b> <a href="#l00354">RISCVInstrInfo.h:354</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCV_html_a9023c1ca1486abc2fdcb7b2465e38b94"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a9023c1ca1486abc2fdcb7b2465e38b94">llvm::RISCV::FPMASK_Quiet_NaN</a></div><div class="ttdeci">static constexpr unsigned FPMASK_Quiet_NaN</div><div class="ttdef"><b>Definition</b> <a href="#l00363">RISCVInstrInfo.h:363</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCV_html_a90a55d922eac310187ebfcf9008525e5"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a90a55d922eac310187ebfcf9008525e5">llvm::RISCV::getRVVMCOpcode</a></div><div class="ttdeci">unsigned getRVVMCOpcode(unsigned RVVPseudoOpcode)</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l03990">RISCVInstrInfo.cpp:3990</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCV_html_a9d2804abd6f70b42903e97766ce54ee3"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a9d2804abd6f70b42903e97766ce54ee3">llvm::RISCV::isSEXT_W</a></div><div class="ttdeci">bool isSEXT_W(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l03765">RISCVInstrInfo.cpp:3765</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCV_html_ab168f2f439a9450cdc1525d381d4d6ea"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#ab168f2f439a9450cdc1525d381d4d6ea">llvm::RISCV::isFaultFirstLoad</a></div><div class="ttdeci">bool isFaultFirstLoad(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l03861">RISCVInstrInfo.cpp:3861</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCV_html_ac52462418d5d0479433a71035f2a2266"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#ac52462418d5d0479433a71035f2a2266">llvm::RISCV::isRVVSpillForZvlsseg</a></div><div class="ttdeci">std::optional&lt; std::pair&lt; unsigned, unsigned &gt; &gt; isRVVSpillForZvlsseg(unsigned Opcode)</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l03821">RISCVInstrInfo.cpp:3821</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCV_html_acb9558baf71a3613909537bb04eb206e"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#acb9558baf71a3613909537bb04eb206e">llvm::RISCV::FPMASK_Signaling_NaN</a></div><div class="ttdeci">static constexpr unsigned FPMASK_Signaling_NaN</div><div class="ttdef"><b>Definition</b> <a href="#l00362">RISCVInstrInfo.h:362</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCV_html_acc53a23e88a83f8d90e5621ecfe053ef"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#acc53a23e88a83f8d90e5621ecfe053ef">llvm::RISCV::isZEXT_B</a></div><div class="ttdeci">bool isZEXT_B(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l03777">RISCVInstrInfo.cpp:3777</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCV_html_ad06917c5174a52e5620c9f5956f9cfc0"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#ad06917c5174a52e5620c9f5956f9cfc0">llvm::RISCV::FPMASK_Positive_Zero</a></div><div class="ttdeci">static constexpr unsigned FPMASK_Positive_Zero</div><div class="ttdef"><b>Definition</b> <a href="#l00358">RISCVInstrInfo.h:358</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCV_html_ad821f506ad146f3ed222dbdeb8c3ca06"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#ad821f506ad146f3ed222dbdeb8c3ca06">llvm::RISCV::isRVVSpill</a></div><div class="ttdeci">bool isRVVSpill(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l03810">RISCVInstrInfo.cpp:3810</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCV_html_ae746649c43bf0f652d04addefd39a55e"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#ae746649c43bf0f652d04addefd39a55e">llvm::RISCV::VLMaxSentinel</a></div><div class="ttdeci">static constexpr int64_t VLMaxSentinel</div><div class="ttdef"><b>Definition</b> <a href="#l00351">RISCVInstrInfo.h:351</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCV_html_afa6c51f690f0a95e771c11095b02823c"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#afa6c51f690f0a95e771c11095b02823c">llvm::RISCV::isZEXT_W</a></div><div class="ttdeci">bool isZEXT_W(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l03771">RISCVInstrInfo.cpp:3771</a></div></div>
<div class="ttc" id="anamespacellvm_1_1outliner_html_a0765e098fe7aae0f01b60ec890ac1b52"><div class="ttname"><a href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52">llvm::outliner::InstrType</a></div><div class="ttdeci">InstrType</div><div class="ttdoc">Represents how an instruction should be mapped by the outliner.</div><div class="ttdef"><b>Definition</b> <a href="MachineOutliner_8h_source.html#l00033">MachineOutliner.h:33</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4"><div class="ttname"><a href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">llvm::Offset</a></div><div class="ttdeci">@ Offset</div><div class="ttdef"><b>Definition</b> <a href="DWP_8cpp_source.html#l00480">DWP.cpp:480</a></div></div>
<div class="ttc" id="anamespacellvm_html_a074efa948b2b878d89eed41dbc6b7d02"><div class="ttname"><a href="namespacellvm.html#a074efa948b2b878d89eed41dbc6b7d02">llvm::RISCVMachineCombinerPattern</a></div><div class="ttdeci">RISCVMachineCombinerPattern</div><div class="ttdef"><b>Definition</b> <a href="#l00053">RISCVInstrInfo.h:53</a></div></div>
<div class="ttc" id="anamespacellvm_html_a074efa948b2b878d89eed41dbc6b7d02a3454ed75f30d39397bfb7c264d9dbd24"><div class="ttname"><a href="namespacellvm.html#a074efa948b2b878d89eed41dbc6b7d02a3454ed75f30d39397bfb7c264d9dbd24">llvm::SHXADD_ADD_SLLI_OP2</a></div><div class="ttdeci">@ SHXADD_ADD_SLLI_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00059">RISCVInstrInfo.h:59</a></div></div>
<div class="ttc" id="anamespacellvm_html_a074efa948b2b878d89eed41dbc6b7d02a3765a3e5b572f57e131a5eb88c0d4722"><div class="ttname"><a href="namespacellvm.html#a074efa948b2b878d89eed41dbc6b7d02a3765a3e5b572f57e131a5eb88c0d4722">llvm::FMSUB</a></div><div class="ttdeci">@ FMSUB</div><div class="ttdef"><b>Definition</b> <a href="#l00056">RISCVInstrInfo.h:56</a></div></div>
<div class="ttc" id="anamespacellvm_html_a074efa948b2b878d89eed41dbc6b7d02a61cd734252074c5d1764adb9d141b24d"><div class="ttname"><a href="namespacellvm.html#a074efa948b2b878d89eed41dbc6b7d02a61cd734252074c5d1764adb9d141b24d">llvm::FMADD_AX</a></div><div class="ttdeci">@ FMADD_AX</div><div class="ttdef"><b>Definition</b> <a href="#l00054">RISCVInstrInfo.h:54</a></div></div>
<div class="ttc" id="anamespacellvm_html_a074efa948b2b878d89eed41dbc6b7d02a836a34efbd0aff8a21c38e608762c4ce"><div class="ttname"><a href="namespacellvm.html#a074efa948b2b878d89eed41dbc6b7d02a836a34efbd0aff8a21c38e608762c4ce">llvm::FMADD_XA</a></div><div class="ttdeci">@ FMADD_XA</div><div class="ttdef"><b>Definition</b> <a href="#l00055">RISCVInstrInfo.h:55</a></div></div>
<div class="ttc" id="anamespacellvm_html_a074efa948b2b878d89eed41dbc6b7d02a837b9b047b8d6dc7148a6a8882fb3e48"><div class="ttname"><a href="namespacellvm.html#a074efa948b2b878d89eed41dbc6b7d02a837b9b047b8d6dc7148a6a8882fb3e48">llvm::FNMSUB</a></div><div class="ttdeci">@ FNMSUB</div><div class="ttdef"><b>Definition</b> <a href="#l00057">RISCVInstrInfo.h:57</a></div></div>
<div class="ttc" id="anamespacellvm_html_a074efa948b2b878d89eed41dbc6b7d02ac182d12532b8a651beef3002b83f0ce3"><div class="ttname"><a href="namespacellvm.html#a074efa948b2b878d89eed41dbc6b7d02ac182d12532b8a651beef3002b83f0ce3">llvm::SHXADD_ADD_SLLI_OP1</a></div><div class="ttdeci">@ SHXADD_ADD_SLLI_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00058">RISCVInstrInfo.h:58</a></div></div>
<div class="ttc" id="anamespacellvm_html_a08fc515218c080e73909645fecb41ed0"><div class="ttname"><a href="namespacellvm.html#a08fc515218c080e73909645fecb41ed0">llvm::MachineTraceStrategy</a></div><div class="ttdeci">MachineTraceStrategy</div><div class="ttdoc">Strategies for selecting traces.</div><div class="ttdef"><b>Definition</b> <a href="MachineTraceMetrics_8h_source.html#l00086">MachineTraceMetrics.h:86</a></div></div>
<div class="ttc" id="anamespacellvm_html_a10f12756e22ab1f56769768496914491"><div class="ttname"><a href="namespacellvm.html#a10f12756e22ab1f56769768496914491">llvm::MONontemporalBit1</a></div><div class="ttdeci">static const MachineMemOperand::Flags MONontemporalBit1</div><div class="ttdef"><b>Definition</b> <a href="#l00032">RISCVInstrInfo.h:32</a></div></div>
<div class="ttc" id="anamespacellvm_html_a3b03276ac1b0cdef6875ab7640197511"><div class="ttname"><a href="namespacellvm.html#a3b03276ac1b0cdef6875ab7640197511">llvm::MONontemporalBit0</a></div><div class="ttdeci">static const MachineMemOperand::Flags MONontemporalBit0</div><div class="ttdef"><b>Definition</b> <a href="#l00030">RISCVInstrInfo.h:30</a></div></div>
<div class="ttc" id="anamespacellvm_html_a72fae53189574086169c907fd3ce8a4dad2676caff429d2a4548b30daaed05f90"><div class="ttname"><a href="namespacellvm.html#a72fae53189574086169c907fd3ce8a4dad2676caff429d2a4548b30daaed05f90">llvm::TARGET_PATTERN_START</a></div><div class="ttdeci">@ TARGET_PATTERN_START</div><div class="ttdef"><b>Definition</b> <a href="MachineCombinerPattern_8h_source.html#l00037">MachineCombinerPattern.h:36</a></div></div>
<div class="ttc" id="anamespacellvm_html_a878ef42ed9660dc3a739a37e056f845d"><div class="ttname"><a href="namespacellvm.html#a878ef42ed9660dc3a739a37e056f845d">llvm::CombinerObjective</a></div><div class="ttdeci">CombinerObjective</div><div class="ttdoc">The combiner's goal may differ based on which pattern it is attempting to optimize.</div><div class="ttdef"><b>Definition</b> <a href="MachineCombinerPattern_8h_source.html#l00021">MachineCombinerPattern.h:21</a></div></div>
<div class="ttc" id="astructllvm_1_1ExtAddrMode_html"><div class="ttname"><a href="structllvm_1_1ExtAddrMode.html">llvm::ExtAddrMode</a></div><div class="ttdoc">Used to describe addressing mode similar to ExtAddrMode in CodeGenPrepare.</div><div class="ttdef"><b>Definition</b> <a href="TargetInstrInfo_8h_source.html#l00092">TargetInstrInfo.h:92</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVVPseudosTable_1_1PseudoInfo_html"><div class="ttname"><a href="structllvm_1_1RISCVVPseudosTable_1_1PseudoInfo.html">llvm::RISCVVPseudosTable::PseudoInfo</a></div><div class="ttdef"><b>Definition</b> <a href="#l00368">RISCVInstrInfo.h:368</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVVPseudosTable_1_1PseudoInfo_html_a74f83d092c5cb391af1664af4d69430e"><div class="ttname"><a href="structllvm_1_1RISCVVPseudosTable_1_1PseudoInfo.html#a74f83d092c5cb391af1664af4d69430e">llvm::RISCVVPseudosTable::PseudoInfo::Pseudo</a></div><div class="ttdeci">uint16_t Pseudo</div><div class="ttdef"><b>Definition</b> <a href="#l00369">RISCVInstrInfo.h:369</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVVPseudosTable_1_1PseudoInfo_html_aa38c05fe8368d9405644fbd487ed7369"><div class="ttname"><a href="structllvm_1_1RISCVVPseudosTable_1_1PseudoInfo.html#aa38c05fe8368d9405644fbd487ed7369">llvm::RISCVVPseudosTable::PseudoInfo::BaseInstr</a></div><div class="ttdeci">uint16_t BaseInstr</div><div class="ttdef"><b>Definition</b> <a href="#l00370">RISCVInstrInfo.h:370</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCV_1_1RISCVMaskedPseudoInfo_html"><div class="ttname"><a href="structllvm_1_1RISCV_1_1RISCVMaskedPseudoInfo.html">llvm::RISCV::RISCVMaskedPseudoInfo</a></div><div class="ttdef"><b>Definition</b> <a href="#l00380">RISCVInstrInfo.h:380</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCV_1_1RISCVMaskedPseudoInfo_html_a991f9a4372fee0bdd8891ffae439fdef"><div class="ttname"><a href="structllvm_1_1RISCV_1_1RISCVMaskedPseudoInfo.html#a991f9a4372fee0bdd8891ffae439fdef">llvm::RISCV::RISCVMaskedPseudoInfo::MaskOpIdx</a></div><div class="ttdeci">uint8_t MaskOpIdx</div><div class="ttdef"><b>Definition</b> <a href="#l00383">RISCVInstrInfo.h:383</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCV_1_1RISCVMaskedPseudoInfo_html_aae3f41c2a76138873ad8a2822634edfc"><div class="ttname"><a href="structllvm_1_1RISCV_1_1RISCVMaskedPseudoInfo.html#aae3f41c2a76138873ad8a2822634edfc">llvm::RISCV::RISCVMaskedPseudoInfo::MaskedPseudo</a></div><div class="ttdeci">uint16_t MaskedPseudo</div><div class="ttdef"><b>Definition</b> <a href="#l00381">RISCVInstrInfo.h:381</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCV_1_1RISCVMaskedPseudoInfo_html_ad1ca5288b8e2c4c6b001f18b891f83be"><div class="ttname"><a href="structllvm_1_1RISCV_1_1RISCVMaskedPseudoInfo.html#ad1ca5288b8e2c4c6b001f18b891f83be">llvm::RISCV::RISCVMaskedPseudoInfo::UnmaskedPseudo</a></div><div class="ttdeci">uint16_t UnmaskedPseudo</div><div class="ttdef"><b>Definition</b> <a href="#l00382">RISCVInstrInfo.h:382</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCV_1_1RISCVMaskedPseudoInfo_html_adc03735de9349c8afffb4f8f9f5ad587"><div class="ttname"><a href="structllvm_1_1RISCV_1_1RISCVMaskedPseudoInfo.html#adc03735de9349c8afffb4f8f9f5ad587">llvm::RISCV::RISCVMaskedPseudoInfo::ActiveElementsAffectResult</a></div><div class="ttdeci">uint8_t ActiveElementsAffectResult</div><div class="ttdef"><b>Definition</b> <a href="#l00384">RISCVInstrInfo.h:384</a></div></div>
<div class="ttc" id="astructllvm_1_1outliner_1_1Candidate_html"><div class="ttname"><a href="structllvm_1_1outliner_1_1Candidate.html">llvm::outliner::Candidate</a></div><div class="ttdoc">An individual sequence of instructions to be replaced with a call to an outlined function.</div><div class="ttdef"><b>Definition</b> <a href="MachineOutliner_8h_source.html#l00037">MachineOutliner.h:37</a></div></div>
<div class="ttc" id="astructllvm_1_1outliner_1_1OutlinedFunction_html"><div class="ttname"><a href="structllvm_1_1outliner_1_1OutlinedFunction.html">llvm::outliner::OutlinedFunction</a></div><div class="ttdoc">The information necessary to create an outlined function for some class of candidate.</div><div class="ttdef"><b>Definition</b> <a href="MachineOutliner_8h_source.html#l00217">MachineOutliner.h:217</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Nov 1 2024 13:39:49 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
