# ğŸ“š è¦†ç›–ç‡åŸºç¡€

## è¦†ç›–ç‡ç±»å‹è¯¦è§£

```mermaid
graph TD
    subgraph "ä»£ç è¦†ç›–ç‡"
        L[è¡Œè¦†ç›–ç‡]
        B[åˆ†æ”¯è¦†ç›–ç‡]
        C[æ¡ä»¶è¦†ç›–ç‡]
        T[ç¿»è½¬è¦†ç›–ç‡]
    end
    
    subgraph "åŠŸèƒ½è¦†ç›–ç‡"
        S[äº‹åŠ¡è¦†ç›–ç‡]
        X[äº¤å‰è¦†ç›–ç‡]
        F[çŠ¶æ€æœºè¦†ç›–ç‡]
        R[å¯„å­˜å™¨è¦†ç›–ç‡]
    end
```

## ä»£ç è¦†ç›–ç‡

| ç±»å‹ | è¯´æ˜ | ç›®æ ‡ |
|------|------|------|
| è¡Œè¦†ç›–ç‡ | ä»£ç æ‰§è¡Œäº†å¤šå°‘è¡Œ | > 95% |
| åˆ†æ”¯è¦†ç›–ç‡ | if/case åˆ†æ”¯è¦†ç›– | > 95% |
| æ¡ä»¶è¦†ç›–ç‡ | å¸ƒå°”è¡¨è¾¾å¼è¦†ç›– | > 80% |
| ç¿»è½¬è¦†ç›–ç‡ | ä¿¡å·ç¿»è½¬è¦†ç›– | > 90% |

## åŠŸèƒ½è¦†ç›–ç‡

### 1. äº‹åŠ¡è¦†ç›–ç‡

```systemverilog
class trans_coverage extends uvm_subscriber#(bus_trans);
    covergroup cg;
        // åœ°å€è¦†ç›–
        ADDR: coverpoint tr.addr {
            bins LOW = {[0:'h0FFF]};
            bins MID = {['h1000:'h7FFF]};
            bins HIGH = {['h8000:$]};
        }
        
        // æ•°æ®è¦†ç›–
        DATA: coverpoint tr.data {
            bins ZERO = {0};
            bins MAX = {'hFFFFFFFF};
            bins RAND = default;
        }
        
        // è¯»å†™è¦†ç›–
        RW: coverpoint tr.is_read {
            bins READ = {1};
            bins WRITE = {0};
        }
    endgroup
    
    virtual function void write(T t);
        void'(cg.sample());
    endfunction
    
    virtual function real get_coverage();
        return cg.get_inst_coverage();
    endfunction
endclass
```

### 2. è¦†ç›–ç‡æ”¶é›†å™¨

```systemverilog
class env_coverage extends uvm_env;
    `uvm_component_utils(env_coverage)
    
    trans_coverage trans_cov;
    bus_agent agent;
    
    virtual function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        
        trans_cov = trans_coverage::type_id::create("trans_cov", this);
        agent = bus_agent::type_id::create("agent", this);
    endfunction
    
    virtual function void connect_phase(uvm_phase phase);
        agent.monitor.ap.connect(trans_cov.analysis_export);
    endfunction
    
    virtual function void report_phase(uvm_phase phase);
        real cov = trans_cov.get_coverage();
        `uvm_info("COV_REPORT", 
            $sformatf("Transaction Coverage: %0.1f%%", cov), UVM_LOW)
        
        if (cov < 80.0) begin
            `uvm_warning("LOW_COV", "Coverage below 80%!")
        end
    endfunction
endclass
```

## è¦†ç›–ç‡é€‰é¡¹

```systemverilog
covergroup cg;
    // é€‰é¡¹ï¼šè¦†ç›–ç‡æƒé‡
    option.per_instance = 1;
    
    // é€‰é¡¹ï¼šè‡ªåŠ¨binsæ•°é‡
    ADDR: coverpoint tr.addr {
        bins ADDR_BINS[] = {[0:$]};
    }
    
    // å¿½ç•¥ç‰¹å®šå€¼
    DATA: coverpoint tr.data {
        ignore_bins IGNORE = {0, 'hFFFFFFFF};
    }
    
    // éæ³•å€¼
    SIZE: coverpoint tr.size {
        illegal_bins ILLEGAL = {3, 4, 5, 6, 7};
    }
endgroup
```

## æœ€ä½³å®è·µ

| å®è·µ | è¯´æ˜ |
|------|------|
| ä½¿ç”¨æœ‰æ„ä¹‰çš„ bins | `KB_0_4` > `bin1` |
| åˆç†è®¾ç½®å¿½ç•¥å€¼ | å‡å°‘ä¸å¿…è¦è¦†ç›– |
| åˆ†å±‚è¦†ç›–ç‡ | äº‹åŠ¡â†’åœºæ™¯â†’ç³»ç»Ÿ |
| è‡ªåŠ¨æŠ¥å‘Š | ä»¿çœŸç»“æŸæ—¶è¾“å‡º |

## å¸¸è§é—®é¢˜

| é—®é¢˜ | è§£å†³æ–¹æ¡ˆ |
|------|----------|
| è¦†ç›–ç‡ä¸æ¶¨ | æ£€æŸ¥ transaction æ˜¯å¦åˆ°è¾¾ |
| Bins è¿‡å¤š | ä½¿ç”¨èŒƒå›´ bins |
| è¦†ç›–ç‡åœæ» | æ·»åŠ éšæœºçº¦æŸæˆ–æ–°æµ‹è¯• |

## è¿›é˜¶é˜…è¯»

- [äº¤å‰è¦†ç›–ç‡](02-cross-coverage/)
- [å¯„å­˜å™¨è¦†ç›–ç‡](03-reg-coverage/)
