project:
  title:        "7 contador"
  author:       "albertoo"
  discord:      ""
  description:  "Contador 0-255 en 7 segmentos CA con reset"
  language:     "Verilog"
  clock_hz:     50000000
  tiles:        "1x1"
  top_module:   "tt_um_alberto_counter255_7seg"

  # OJO: source_files va DENTRO de project
  source_files:
    - src/tt_um_alberto_counter255_7seg.v
    - src/tld_contador_0_255_ca.v
    - src/counter8_4hz.v
    - src/bin8_to_bcd3.v
    - src/sevenseg_mux4_ca.v
    - src/sevenseg_decoder_ca.v

# Pinout (no borres ni agregues pines)
pinout:
  # Inputs
  ui[0]: "RESET_BTN"
  ui[1]: ""
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "SEG_A"
  uo[1]: "SEG_B"
  uo[2]: "SEG_C"
  uo[3]: "SEG_D"
  uo[4]: "SEG_E"
  uo[5]: "SEG_F"
  uo[6]: "SEG_G"
  uo[7]: "SEG_DP"   # o d√©jalo "" si no usas dp

  # Bidirectional pins
  uio[0]: "AN0"
  uio[1]: "AN1"
  uio[2]: "AN2"
  uio[3]: "AN3"
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

yaml_version: 6
