/******************************************************************************
*
* Copyright (C) 2009 - 2014 Xilinx, Inc.  All rights reserved.
*
* Permission is hereby granted, free of charge, to any person obtaining a copy
* of this software and associated documentation files (the "Software"), to deal
* in the Software without restriction, including without limitation the rights
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
* copies of the Software, and to permit persons to whom the Software is
* furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* Use of the Software is limited solely to applications:
* (a) running on a Xilinx device, or
* (b) that interact with a Xilinx device through a bus or interconnect.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* XILINX  BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF
* OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
* SOFTWARE.
*
* Except as contained in this notice, the name of the Xilinx shall not be used
* in advertising or otherwise to promote the sale, use or other dealings in
* this Software without prior written authorization from Xilinx.
*
******************************************************************************/

/*
 * helloworld.c: simple test application
 *
 * This application configures UART 16550 to baud rate 9600.
 * PS7 UART (Zynq) is not initialized by this application, since
 * bootrom/bsp configures it to baud rate 115200
 *
 * ------------------------------------------------
 * | UART TYPE   BAUD RATE                        |
 * ------------------------------------------------
 *   uartns550   9600
 *   uartlite    Configurable only in HW design
 *   ps7_uart    115200 (configured by bootrom/bsp)
 */

#include <stdio.h>
#include "platform.h"
#include "xil_printf.h"
#include "ps7_init.h"
#include <xil_io.h>
#include <xscugic.h>
#include "xparameters.h"

// Interrupt controller
XScuGic InterruptController;
static XScuGic_Config *GicConfig;
u32 global_frame_counter = 0;

void StartDMATransfer(unsigned int dstAddress, unsigned int len);

void InterruptHandler(void) {
        // if you have a device, which may produce several interrupts one after another, the first thing you should do is to disable interrupts, but axi dma is not this case.
        u32 tmpValue;

//      xil_printf("Interrupt acknowledged.\n\r");

        // clear interrupt. just perform write to bit no. 12 of S2MM_DMASR
        tmpValue = Xil_In32(XPAR_AXI_DMA_0_BASEADDR + 0x34);
        tmpValue = tmpValue | 0x1000;
        Xil_Out32(XPAR_AXI_DMA_0_BASEADDR + 0x34, tmpValue);

        ///////////////////////////////////////////////////////
        //
        // Data is in the DRAM! Do your processing Here!
        //
        ///////////////////////////////////////////////////////

        global_frame_counter++;
        if(global_frame_counter > 10000000) {
                xil_printf("Frame number: %d \n\r", global_frame_counter);
                return;
        }

        // initiate a new data transfer
        // StarDMATransfer(0xa000000 + 128 * global_frame_counter);
        StartDMATransfer(0xa000000, 256);
}

int SetUpInterruptSystem(XScuGic *XScuGicInstancePtr) {
        Xil_ExceptionRegisterHandler(XIL_EXCEPTION_ID_INT, (Xil_ExceptionHandler) XScuGic_InterruptHandler, XScuGicInstancePtr);
        Xil_ExceptionEnable();          // enable interrupts in ARM
        return XST_SUCCESS;
}

int InitializeInterruptSystem(deviceID) {
        int Status;

        GicConfig = XScuGic_LookupConfig(deviceID);
        if(NULL == GicConfig) {
                return XST_FAILURE;
        }

        Status = XScuGic_CfgInitialize(&InterruptController, GicConfig, GicConfig->CpuBaseAddress);
        if(Status != XST_SUCCESS) {
                return XST_FAILURE;
        }

        Status = SetUpInterruptSystem(&InterruptController);
        if(Status != XST_SUCCESS) {
                return XST_FAILURE;
        }

        Status = XScuGic_Connect(&InterruptController,
        				XPAR_FABRIC_AXI_DMA_1_S2MM_INTROUT_INTR,
                        (Xil_ExceptionHandler)InterruptHandler,
                        NULL);
        if(Status != XST_SUCCESS) {
                return XST_FAILURE;
        }

        XScuGic_Enable(&InterruptController, XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR);

        return XST_SUCCESS;
}

///////////////////////////////////////////////////////
//
// Enable Sample Generator
//
///////////////////////////////////////////////////////
int EnableSampleGenerator(unsigned int numberOfWords) {
        // set the gpios direction as output
        // the gpio is by default output, so this is not needed

        // set the value for FrameSize
        Xil_Out32(XPAR_AXI_GPIO_0_BASEADDR, numberOfWords);

        // enable the SampleGenerator
        Xil_Out32(XPAR_AXI_GPIO_1_BASEADDR, 1);

        return 0;
}

///////////////////////////////////////////////////////
//
// Initialize the AXI DMA
//
///////////////////////////////////////////////////////
int InitializeAXIDma(void) {
        unsigned int tmpVal;

        // S2MM_DMACR.RS = 1
        tmpVal = Xil_In32(XPAR_AXI_DMA_0_BASEADDR + 0x30);
        tmpVal = tmpVal | 0x1001;                                               // dma unit enable, interrupt on complete enable.
        Xil_Out32(XPAR_AXI_DMA_0_BASEADDR + 0x30, tmpVal);
        tmpVal = Xil_In32(XPAR_AXI_DMA_0_BASEADDR + 0x30);
        xil_printf("Value for dma control register: %x\n\r", tmpVal);

        return 0;
}

///////////////////////////////////////////////////////
//
// Start DMA Transfer
//
///////////////////////////////////////////////////////
void StartDMATransfer(unsigned int dstAddress, unsigned int len) {
        // write destination address to S2MM_DMA register.
        Xil_Out32(XPAR_AXI_DMA_0_BASEADDR + 0x48, dstAddress);

        //write length to S2MM_LENGHT register
        Xil_Out32(XPAR_AXI_DMA_0_BASEADDR + 0x58, len);
}


int main()
{
    init_platform();

    // enable the pl
    ps7_post_config();

    //
    xil_printf("Initializing axi dma...\n\r");
    InitializeAXIDma();

    // enable sample generator
    // end of frame will come after 128 bytes (32 words) are transfered.
    xil_printf("Setting up SampleGenerator unit...\n\r");
    EnableSampleGenerator(32);

    //set the interrupt system and interrupt handling
    //interrupt
    xil_printf("enabling the interrupt handling system...\n\r");
    InitializeInterruptSystem(XPAR_PS7_SCUGIC_0_DEVICE_ID);

    // start the first dma transfer
    xil_printf("Performing the first dma transfer... press a key to begin...\n\r");
    getchar();
    // it is possible to malloc an address and use it as input
    StartDMATransfer(0xa000000, 256);

    return 0;
}
