<<<<<<< HEAD
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sergaljerk/AppData/Roaming/Xilinx/Vivado/test_SERIAL_ADDER.vhd" into library xil_defaultlib
=======
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_11/Module_11.srcs/sources_1/new/SerialAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SerialAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_11/Module_11.ip_user_files/bd/SERIAL_ADDER/sim/SERIAL_ADDER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SERIAL_ADDER
<<<<<<< HEAD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_11/Module_11.ip_user_files/bd/SERIAL_ADDER/ip/SERIAL_ADDER_SerialAdder_0_1/sim/SERIAL_ADDER_SerialAdder_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SERIAL_ADDER_SerialAdder_0_1
=======
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_11/Module_11.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_11/Module_11.ip_user_files/bd/SERIAL_ADDER/ip/SERIAL_ADDER_rst_clk_100MHz_100M_0/sim/SERIAL_ADDER_rst_clk_100MHz_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SERIAL_ADDER_rst_clk_100MHz_100M_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Necryotiks/AppData/Roaming/Xilinx/Vivado/test_SERIAL_ADDER.vhd" into library xil_defaultlib
>>>>>>> 8c676840f2d6ed352e8a720fb7e570aabcf8c2b5
INFO: [VRFC 10-307] analyzing entity test_SERIAL_ADDER
>>>>>>> f5b32d4ca83d31785747b52779843e931249981e
