FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
/*
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 *
 * Copyright (C) 1996, 1999, 2001 Ralf Baechle
 * Copyright (C) 1999 Silicon Graphics, Inc.
/* bench 6567.2.0 bb0fd8db8971 */
/* bench 6567.2.1 bc93dae8acd5 */
/* bench 6567.2.2 d6cfeb712c6a */
/* bench 6567.2.3 03ba7f50bbae */
/* bench 6567.2.4 ac55ca112671 */
/* bench 6567.2.5 8b266b3d436d */
#ifndef __ASM_SGIDEFS_H
#define __ASM_SGIDEFS_H

/* bench 3345.1.0 dfa9e76ad1b1 */
/* bench 3345.1.1 301f66d8d8b9 */
/* bench 3345.1.2 bbf513b62460 */
/* bench 3345.1.3 2fc759b1c8a3 */
/* bench 3345.1.4 15c1b5b98439 */
/* bench 3345.1.5 9e1800eded5a */
/* bench 3345.1.6 48f94789fb6c */
 *
 * With the introduction of MIPS32 / MIPS64 instruction sets definitions
 * MIPS ISAs are no longer subsets of each other.  Therefore comparisons
 * on these symbols except with == may result in unexpected results and
 * are forbidden!
 */
#define _MIPS_ISA_MIPS1		1
#define _MIPS_ISA_MIPS2		2
#define _MIPS_ISA_MIPS3		3
#define _MIPS_ISA_MIPS4		4
#define _MIPS_ISA_MIPS5		5
#define _MIPS_ISA_MIPS32	6
#define _MIPS_ISA_MIPS64	7

/*
 * Subprogram calling convention
 */
#define _MIPS_SIM_ABI32		1
#define _MIPS_SIM_NABI32	2
#define _MIPS_SIM_ABI64		3

#endif /* __ASM_SGIDEFS_H */
