// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Filter2D (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_data_stream_V_dout,
        p_src_data_stream_V_empty_n,
        p_src_data_stream_V_read,
        p_dst_data_stream_V_din,
        p_dst_data_stream_V_full_n,
        p_dst_data_stream_V_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state11 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] p_src_data_stream_V_dout;
input   p_src_data_stream_V_empty_n;
output   p_src_data_stream_V_read;
output  [7:0] p_dst_data_stream_V_din;
input   p_dst_data_stream_V_full_n;
output   p_dst_data_stream_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_V_read;
reg p_dst_data_stream_V_write;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_src_data_stream_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln444_reg_2351;
reg   [0:0] and_ln118_reg_2360;
reg   [0:0] icmp_ln899_reg_2300;
reg   [0:0] icmp_ln887_reg_2291;
reg    p_dst_data_stream_V_blk_n;
reg    ap_enable_reg_pp0_iter7;
reg   [0:0] and_ln512_reg_2383;
reg   [0:0] and_ln512_reg_2383_pp0_iter6_reg;
reg   [9:0] t_V_3_reg_445;
wire   [0:0] icmp_ln443_fu_460_p2;
wire    ap_CS_fsm_state2;
wire   [8:0] i_V_fu_466_p2;
reg   [8:0] i_V_reg_2286;
wire   [0:0] icmp_ln887_fu_472_p2;
wire   [0:0] xor_ln457_fu_478_p2;
reg   [0:0] xor_ln457_reg_2295;
wire   [0:0] icmp_ln899_fu_484_p2;
wire   [0:0] icmp_ln879_fu_490_p2;
reg   [0:0] icmp_ln879_reg_2305;
wire   [0:0] icmp_ln879_1_fu_496_p2;
reg   [0:0] icmp_ln879_1_reg_2309;
wire   [0:0] icmp_ln879_2_fu_502_p2;
reg   [0:0] icmp_ln879_2_reg_2313;
wire   [0:0] icmp_ln899_1_fu_508_p2;
reg   [0:0] icmp_ln899_1_reg_2317;
wire   [2:0] xor_ln493_1_fu_764_p2;
reg   [2:0] xor_ln493_1_reg_2326;
wire   [2:0] xor_ln493_2_fu_786_p2;
reg   [2:0] xor_ln493_2_reg_2331;
wire   [2:0] xor_ln493_3_fu_824_p2;
reg   [2:0] xor_ln493_3_reg_2336;
wire   [2:0] xor_ln493_4_fu_862_p2;
reg   [2:0] xor_ln493_4_reg_2341;
wire   [2:0] xor_ln493_5_fu_900_p2;
reg   [2:0] xor_ln493_5_reg_2346;
wire   [0:0] icmp_ln444_fu_910_p2;
wire    ap_block_state3_pp0_stage0_iter0;
reg    ap_predicate_op194_read_state4;
reg    ap_predicate_op205_read_state4;
reg    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
wire    ap_block_state8_pp0_stage0_iter5;
wire    ap_block_state9_pp0_stage0_iter6;
reg    ap_block_state10_pp0_stage0_iter7;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln444_reg_2351_pp0_iter1_reg;
reg   [0:0] icmp_ln444_reg_2351_pp0_iter2_reg;
reg   [0:0] icmp_ln444_reg_2351_pp0_iter3_reg;
reg   [0:0] icmp_ln444_reg_2351_pp0_iter4_reg;
wire   [9:0] j_V_fu_916_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] and_ln118_fu_964_p2;
reg   [0:0] and_ln118_reg_2360_pp0_iter1_reg;
wire  signed [11:0] x_fu_1038_p3;
reg  signed [11:0] x_reg_2364;
wire   [2:0] trunc_ln458_fu_1046_p1;
reg   [2:0] trunc_ln458_reg_2369;
wire   [0:0] or_ln457_fu_1050_p2;
reg   [0:0] or_ln457_reg_2374;
reg   [0:0] or_ln457_reg_2374_pp0_iter1_reg;
wire   [0:0] and_ln512_fu_1055_p2;
reg   [0:0] and_ln512_reg_2383_pp0_iter1_reg;
reg   [0:0] and_ln512_reg_2383_pp0_iter2_reg;
reg   [0:0] and_ln512_reg_2383_pp0_iter3_reg;
reg   [0:0] and_ln512_reg_2383_pp0_iter4_reg;
reg   [0:0] and_ln512_reg_2383_pp0_iter5_reg;
wire   [2:0] xor_ln493_fu_1090_p2;
reg   [2:0] xor_ln493_reg_2392;
reg   [9:0] k_buf_0_val_6_addr_reg_2399;
reg   [9:0] k_buf_0_val_7_addr_reg_2405;
reg   [9:0] k_buf_0_val_8_addr_reg_2411;
wire   [7:0] tmp_8_fu_1095_p7;
reg   [7:0] tmp_8_reg_2417;
reg   [9:0] k_buf_0_val_9_addr_reg_2422;
wire   [7:0] tmp_9_fu_1111_p7;
reg   [7:0] tmp_9_reg_2428;
wire   [7:0] src_kernel_win_0_va_20_fu_1340_p3;
reg   [7:0] src_kernel_win_0_va_20_reg_2433;
reg   [7:0] src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg;
reg   [7:0] src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg;
wire   [7:0] src_kernel_win_0_va_21_fu_1362_p3;
reg   [7:0] src_kernel_win_0_va_21_reg_2439;
reg   [7:0] src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg;
reg   [7:0] src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg;
wire   [7:0] src_kernel_win_0_va_22_fu_1384_p3;
reg   [7:0] src_kernel_win_0_va_22_reg_2445;
reg   [7:0] src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg;
reg   [7:0] src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg;
wire   [7:0] src_kernel_win_0_va_23_fu_1406_p3;
reg   [7:0] src_kernel_win_0_va_23_reg_2451;
reg   [7:0] src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg;
reg   [7:0] src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg;
wire   [7:0] src_kernel_win_0_va_24_fu_1428_p3;
reg   [7:0] src_kernel_win_0_va_24_reg_2457;
wire   [16:0] grp_fu_1899_p3;
reg   [16:0] add_ln703_reg_2463;
reg    ap_enable_reg_pp0_iter2;
wire   [18:0] grp_fu_1916_p3;
reg   [18:0] add_ln703_2_reg_2468;
reg    ap_enable_reg_pp0_iter3;
wire   [16:0] grp_fu_1924_p3;
reg   [16:0] add_ln703_3_reg_2473;
wire   [19:0] grp_fu_1940_p3;
reg   [19:0] add_ln703_6_reg_2478;
reg    ap_enable_reg_pp0_iter4;
wire   [17:0] grp_fu_1948_p3;
reg   [17:0] add_ln703_8_reg_2483;
wire   [19:0] mul_ln1118_10_fu_1956_p2;
reg   [19:0] mul_ln1118_10_reg_2488;
wire   [18:0] mul_ln1118_13_fu_1970_p2;
reg   [18:0] mul_ln1118_13_reg_2493;
wire   [19:0] mul_ln1118_14_fu_1976_p2;
reg   [19:0] mul_ln1118_14_reg_2498;
wire   [17:0] grp_fu_1962_p3;
reg   [17:0] add_ln703_17_reg_2503;
wire   [17:0] grp_fu_1982_p3;
reg   [17:0] mul_ln703_2_reg_2508;
wire   [21:0] add_ln703_12_fu_1689_p2;
reg   [21:0] add_ln703_12_reg_2513;
(* use_dsp48 = "no" *) wire   [19:0] add_ln703_15_fu_1698_p2;
reg   [19:0] add_ln703_15_reg_2518;
(* use_dsp48 = "no" *) wire   [18:0] add_ln703_22_fu_1709_p2;
reg   [18:0] add_ln703_22_reg_2523;
wire   [7:0] p_Val2_4_fu_1891_p3;
reg   [7:0] p_Val2_4_reg_2528;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter1_state4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
wire   [9:0] k_buf_0_val_5_address0;
reg    k_buf_0_val_5_ce0;
reg    k_buf_0_val_5_we0;
wire   [7:0] k_buf_0_val_5_q0;
wire   [9:0] k_buf_0_val_5_address1;
reg    k_buf_0_val_5_ce1;
reg    k_buf_0_val_5_we1;
wire   [9:0] k_buf_0_val_6_address0;
reg    k_buf_0_val_6_ce0;
reg    k_buf_0_val_6_we0;
wire   [7:0] k_buf_0_val_6_q0;
wire   [9:0] k_buf_0_val_6_address1;
reg    k_buf_0_val_6_ce1;
reg    k_buf_0_val_6_we1;
wire   [9:0] k_buf_0_val_7_address0;
reg    k_buf_0_val_7_ce0;
reg    k_buf_0_val_7_we0;
wire   [7:0] k_buf_0_val_7_q0;
wire   [9:0] k_buf_0_val_7_address1;
reg    k_buf_0_val_7_ce1;
reg    k_buf_0_val_7_we1;
wire   [9:0] k_buf_0_val_8_address0;
reg    k_buf_0_val_8_ce0;
reg    k_buf_0_val_8_we0;
wire   [7:0] k_buf_0_val_8_q0;
wire   [9:0] k_buf_0_val_8_address1;
reg    k_buf_0_val_8_ce1;
reg    k_buf_0_val_8_we1;
wire   [9:0] k_buf_0_val_9_address0;
reg    k_buf_0_val_9_ce0;
reg    k_buf_0_val_9_we0;
wire   [7:0] k_buf_0_val_9_q0;
wire   [9:0] k_buf_0_val_9_address1;
reg    k_buf_0_val_9_ce1;
reg    k_buf_0_val_9_we1;
reg   [8:0] t_V_reg_434;
wire    ap_CS_fsm_state11;
wire   [63:0] zext_ln835_fu_1081_p1;
reg   [7:0] src_kernel_win_0_va_fu_170;
reg   [7:0] src_kernel_win_0_va_1_fu_174;
reg   [7:0] src_kernel_win_0_va_2_fu_178;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_0_va_27;
reg   [7:0] src_kernel_win_0_va_3_fu_182;
reg   [7:0] src_kernel_win_0_va_4_fu_186;
reg   [7:0] src_kernel_win_0_va_5_fu_190;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_0_va_30;
reg   [7:0] src_kernel_win_0_va_6_fu_194;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_0_va_31;
reg   [7:0] src_kernel_win_0_va_7_fu_198;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_0_va_32;
reg   [7:0] src_kernel_win_0_va_8_fu_202;
reg   [7:0] src_kernel_win_0_va_9_fu_206;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_0_va_34;
reg   [7:0] src_kernel_win_0_va_10_fu_210;
reg   [7:0] src_kernel_win_0_va_11_fu_214;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_0_va_36;
reg   [7:0] src_kernel_win_0_va_12_fu_218;
reg   [7:0] src_kernel_win_0_va_13_fu_222;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_0_va_38;
reg   [7:0] src_kernel_win_0_va_14_fu_226;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_0_va_39;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_0_va_56;
reg   [7:0] src_kernel_win_0_va_15_fu_230;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_0_va_40;
reg   [7:0] src_kernel_win_0_va_16_fu_234;
reg   [7:0] src_kernel_win_0_va_17_fu_238;
reg   [7:0] src_kernel_win_0_va_18_fu_242;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_0_va_43;
reg   [7:0] src_kernel_win_0_va_19_fu_246;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_0_va_44;
reg   [7:0] right_border_buf_0_s_fu_250;
wire   [7:0] col_buf_0_val_0_0_fu_1189_p3;
reg   [7:0] right_border_buf_0_1_fu_254;
reg   [7:0] right_border_buf_0_2_fu_258;
reg   [7:0] right_border_buf_0_3_fu_262;
reg   [7:0] right_border_buf_0_4_fu_266;
reg   [7:0] right_border_buf_0_5_fu_270;
wire   [7:0] col_buf_0_val_1_0_fu_1211_p3;
reg   [7:0] right_border_buf_0_6_fu_274;
reg   [7:0] right_border_buf_0_7_fu_278;
reg   [7:0] right_border_buf_0_8_fu_282;
wire   [7:0] col_buf_0_val_4_0_fu_1246_p3;
reg   [7:0] ap_sig_allocacmp_right_border_buf_0_16;
reg   [7:0] right_border_buf_0_9_fu_286;
reg   [7:0] right_border_buf_0_10_fu_290;
wire   [7:0] col_buf_0_val_2_0_fu_1233_p3;
reg   [7:0] right_border_buf_0_11_fu_294;
reg   [7:0] right_border_buf_0_12_fu_298;
reg   [7:0] right_border_buf_0_13_fu_302;
reg   [7:0] right_border_buf_0_14_fu_306;
wire   [7:0] col_buf_0_val_3_0_fu_1240_p3;
reg   [7:0] ap_sig_allocacmp_right_border_buf_0_18;
reg    ap_block_pp0_stage0_01001;
wire   [9:0] zext_ln443_fu_456_p1;
wire   [2:0] trunc_ln506_fu_514_p1;
wire   [9:0] add_ln506_fu_518_p2;
wire   [0:0] tmp_fu_530_p3;
wire   [0:0] icmp_ln118_fu_544_p2;
wire   [0:0] xor_ln118_2_fu_538_p2;
wire   [0:0] tmp_4_fu_556_p3;
wire   [9:0] sub_ln142_fu_564_p2;
wire   [9:0] select_ln139_1_fu_570_p3;
wire   [2:0] trunc_ln507_fu_578_p1;
wire   [9:0] add_ln506_1_fu_594_p2;
wire   [0:0] tmp_14_fu_606_p3;
wire   [0:0] icmp_ln118_2_fu_620_p2;
wire   [0:0] xor_ln118_3_fu_614_p2;
wire   [0:0] tmp_15_fu_632_p3;
wire   [9:0] sub_ln142_1_fu_640_p2;
wire   [9:0] select_ln139_2_fu_646_p3;
wire   [2:0] trunc_ln507_1_fu_654_p1;
wire   [9:0] add_ln506_2_fu_670_p2;
wire   [9:0] add_ln506_3_fu_696_p2;
wire   [9:0] add_ln506_4_fu_722_p2;
wire   [0:0] icmp_ln144_1_fu_582_p2;
wire   [2:0] sub_ln507_fu_588_p2;
wire   [0:0] and_ln118_1_fu_550_p2;
wire   [2:0] add_ln507_fu_524_p2;
wire   [2:0] select_ln507_fu_748_p3;
wire   [2:0] select_ln507_1_fu_756_p3;
wire   [0:0] icmp_ln144_2_fu_658_p2;
wire   [2:0] sub_ln507_1_fu_664_p2;
wire   [0:0] and_ln118_2_fu_626_p2;
wire   [2:0] add_ln507_1_fu_600_p2;
wire   [2:0] select_ln507_2_fu_770_p3;
wire   [2:0] select_ln507_3_fu_778_p3;
wire   [2:0] trunc_ln142_fu_692_p1;
wire   [0:0] tmp_17_fu_684_p3;
wire   [2:0] sub_ln118_fu_798_p2;
wire   [2:0] trunc_ln118_fu_804_p1;
wire   [0:0] tmp_16_fu_676_p3;
wire   [2:0] select_ln139_3_fu_808_p3;
wire   [2:0] add_ln118_fu_792_p2;
wire   [2:0] select_ln118_fu_816_p3;
wire   [2:0] trunc_ln142_1_fu_718_p1;
wire   [0:0] tmp_19_fu_710_p3;
wire   [2:0] sub_ln118_1_fu_836_p2;
wire   [2:0] trunc_ln118_1_fu_842_p1;
wire   [0:0] tmp_18_fu_702_p3;
wire   [2:0] select_ln139_4_fu_846_p3;
wire   [2:0] xor_ln118_1_fu_830_p2;
wire   [2:0] select_ln118_1_fu_854_p3;
wire   [2:0] trunc_ln142_2_fu_744_p1;
wire   [0:0] tmp_21_fu_736_p3;
wire   [2:0] sub_ln118_2_fu_874_p2;
wire   [2:0] trunc_ln118_2_fu_880_p1;
wire   [0:0] tmp_20_fu_728_p3;
wire   [2:0] select_ln139_5_fu_884_p3;
wire   [2:0] add_ln118_1_fu_868_p2;
wire   [2:0] select_ln118_2_fu_892_p3;
wire   [7:0] tmp_22_fu_922_p4;
wire   [10:0] zext_ln444_fu_906_p1;
wire   [10:0] ImagLoc_x_fu_938_p2;
wire   [0:0] tmp_23_fu_944_p3;
wire   [0:0] icmp_ln118_1_fu_958_p2;
wire   [0:0] xor_ln118_4_fu_952_p2;
wire   [0:0] tmp_24_fu_970_p3;
wire   [10:0] sub_ln142_2_fu_978_p2;
wire  signed [10:0] select_ln139_fu_984_p3;
wire   [10:0] sub_ln147_fu_1002_p2;
wire   [10:0] select_ln118_3_fu_1008_p3;
wire   [0:0] xor_ln118_5_fu_1020_p2;
wire   [0:0] icmp_ln144_fu_996_p2;
wire   [0:0] or_ln118_fu_1026_p2;
wire   [0:0] and_ln144_fu_1032_p2;
wire  signed [11:0] sext_ln139_fu_992_p1;
wire   [11:0] zext_ln118_fu_1016_p1;
wire   [0:0] icmp_ln891_fu_932_p2;
wire  signed [31:0] sext_ln144_fu_1078_p1;
wire   [7:0] tmp_5_fu_1174_p7;
wire   [7:0] tmp_6_fu_1196_p7;
wire   [7:0] tmp_7_fu_1218_p7;
wire   [7:0] tmp_2_fu_1325_p7;
wire   [7:0] tmp_3_fu_1347_p7;
wire   [7:0] tmp_10_fu_1369_p7;
wire   [7:0] tmp_11_fu_1391_p7;
wire   [7:0] tmp_12_fu_1413_p7;
wire   [7:0] mul_ln703_fu_1449_p1;
wire   [17:0] grp_fu_1907_p3;
wire   [7:0] mul_ln703_1_fu_1485_p1;
wire   [18:0] zext_ln703_5_fu_1543_p1;
(* use_dsp48 = "no" *) wire   [18:0] add_ln703_4_fu_1546_p2;
wire   [7:0] mul_ln1118_7_fu_1566_p1;
wire   [7:0] mul_ln1118_16_fu_1602_p1;
wire   [18:0] grp_fu_1990_p3;
wire   [20:0] zext_ln703_11_fu_1651_p1;
wire   [20:0] grp_fu_1999_p3;
(* use_dsp48 = "no" *) wire   [20:0] add_ln703_10_fu_1654_p2;
wire   [19:0] grp_fu_2008_p3;
wire   [21:0] zext_ln703_13_fu_1686_p1;
wire   [21:0] zext_ln703_12_fu_1659_p1;
wire   [18:0] grp_fu_2033_p3;
wire   [19:0] zext_ln703_14_fu_1695_p1;
wire   [19:0] grp_fu_2016_p3;
wire   [17:0] grp_fu_2041_p4;
wire   [18:0] zext_ln703_18_fu_1706_p1;
wire   [18:0] grp_fu_2024_p3;
wire   [21:0] zext_ln703_15_fu_1818_p1;
wire   [21:0] zext_ln703_19_fu_1826_p1;
wire   [21:0] add_ln703_16_fu_1821_p2;
wire   [21:0] p_Val2_s_fu_1829_p2;
wire   [0:0] tmp_27_fu_1845_p3;
wire   [7:0] p_Val2_1_fu_1835_p4;
wire   [7:0] zext_ln415_fu_1853_p1;
wire   [0:0] tmp_28_fu_1863_p3;
wire   [7:0] p_Val2_2_fu_1857_p2;
wire   [0:0] tmp_29_fu_1877_p3;
wire   [0:0] xor_ln777_fu_1871_p2;
wire   [0:0] deleted_zeros_fu_1885_p2;
wire   [7:0] grp_fu_1899_p0;
wire   [7:0] grp_fu_1899_p1;
wire   [16:0] grp_fu_1899_p2;
wire   [9:0] grp_fu_1907_p0;
wire   [7:0] grp_fu_1907_p1;
wire   [16:0] grp_fu_1907_p2;
wire   [9:0] grp_fu_1916_p0;
wire   [7:0] grp_fu_1916_p1;
wire   [17:0] grp_fu_1916_p2;
wire   [7:0] grp_fu_1924_p0;
wire   [7:0] grp_fu_1924_p1;
wire   [16:0] grp_fu_1924_p2;
wire   [10:0] grp_fu_1932_p0;
wire   [7:0] grp_fu_1932_p1;
wire   [18:0] grp_fu_1932_p2;
wire   [11:0] grp_fu_1940_p0;
wire   [7:0] grp_fu_1940_p1;
wire   [19:0] grp_fu_1932_p3;
wire   [9:0] grp_fu_1948_p0;
wire   [7:0] grp_fu_1948_p1;
wire   [17:0] grp_fu_1948_p2;
wire   [12:0] mul_ln1118_10_fu_1956_p0;
wire   [7:0] mul_ln1118_10_fu_1956_p1;
wire   [9:0] grp_fu_1962_p0;
wire   [7:0] grp_fu_1962_p1;
wire   [17:0] grp_fu_1962_p2;
wire   [10:0] mul_ln1118_13_fu_1970_p0;
wire   [7:0] mul_ln1118_13_fu_1970_p1;
wire   [11:0] mul_ln1118_14_fu_1976_p0;
wire   [7:0] mul_ln1118_14_fu_1976_p1;
wire   [7:0] grp_fu_1982_p0;
wire   [7:0] grp_fu_1982_p1;
wire   [9:0] grp_fu_1982_p2;
wire   [10:0] grp_fu_1990_p0;
wire   [7:0] grp_fu_1990_p1;
wire   [17:0] grp_fu_1990_p2;
wire   [11:0] grp_fu_1999_p0;
wire   [7:0] grp_fu_1999_p1;
wire   [19:0] grp_fu_1999_p2;
wire   [11:0] grp_fu_2008_p0;
wire   [7:0] grp_fu_2008_p1;
wire   [10:0] grp_fu_2016_p0;
wire   [7:0] grp_fu_2016_p1;
wire   [9:0] grp_fu_2024_p0;
wire   [7:0] grp_fu_2024_p1;
wire   [17:0] grp_fu_2024_p2;
wire   [9:0] grp_fu_2033_p0;
wire   [7:0] grp_fu_2033_p1;
wire   [7:0] grp_fu_2041_p0;
wire   [7:0] grp_fu_2041_p1;
wire   [7:0] grp_fu_2041_p2;
reg   [3:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op195_store_state4;
reg    ap_enable_operation_195;
reg    ap_enable_state4_pp0_iter1_stage0;
reg    ap_predicate_op192_load_state4;
reg    ap_enable_operation_192;
reg    ap_enable_operation_235;
reg    ap_enable_state5_pp0_iter2_stage0;
reg    ap_predicate_op243_store_state5;
reg    ap_enable_operation_243;
reg    ap_predicate_op197_store_state4;
reg    ap_enable_operation_197;
reg    ap_enable_operation_189;
wire    ap_enable_operation_233;
reg    ap_predicate_op244_store_state5;
reg    ap_enable_operation_244;
reg    ap_predicate_op199_store_state4;
reg    ap_enable_operation_199;
reg    ap_enable_operation_187;
wire    ap_enable_operation_230;
reg    ap_predicate_op245_store_state5;
reg    ap_enable_operation_245;
reg    ap_predicate_op201_store_state4;
reg    ap_enable_operation_201;
reg    ap_enable_operation_185;
wire    ap_enable_operation_227;
reg    ap_predicate_op246_store_state5;
reg    ap_enable_operation_246;
reg    ap_predicate_op203_store_state4;
reg    ap_enable_operation_203;
reg    ap_enable_operation_182;
wire    ap_enable_operation_224;
reg    ap_predicate_op206_store_state4;
reg    ap_enable_operation_206;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [15:0] grp_fu_1899_p10;
wire   [17:0] grp_fu_1907_p10;
wire   [17:0] grp_fu_1907_p20;
wire   [17:0] grp_fu_1916_p10;
wire   [18:0] grp_fu_1916_p20;
wire   [15:0] grp_fu_1924_p10;
wire   [18:0] grp_fu_1932_p10;
wire   [19:0] grp_fu_1932_p20;
wire   [19:0] grp_fu_1940_p10;
wire   [17:0] grp_fu_1948_p10;
wire   [17:0] grp_fu_1962_p10;
wire   [8:0] grp_fu_1982_p00;
wire   [8:0] grp_fu_1982_p10;
wire   [18:0] grp_fu_1990_p10;
wire   [18:0] grp_fu_1990_p20;
wire   [19:0] grp_fu_1999_p10;
wire   [20:0] grp_fu_1999_p20;
wire   [19:0] grp_fu_2008_p10;
wire   [18:0] grp_fu_2016_p10;
wire   [17:0] grp_fu_2024_p10;
wire   [18:0] grp_fu_2024_p20;
wire   [17:0] grp_fu_2033_p10;
wire   [8:0] grp_fu_2041_p00;
wire   [8:0] grp_fu_2041_p10;
wire   [19:0] mul_ln1118_10_fu_1956_p10;
wire   [18:0] mul_ln1118_13_fu_1970_p10;
wire   [19:0] mul_ln1118_14_fu_1976_p10;
wire   [17:0] mul_ln1118_16_fu_1602_p10;
wire   [17:0] mul_ln1118_7_fu_1566_p10;
wire   [16:0] mul_ln703_1_fu_1485_p10;
wire   [16:0] mul_ln703_fu_1449_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
end

Filter2D_k_buf_0_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_0_val_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_5_address0),
    .ce0(k_buf_0_val_5_ce0),
    .we0(k_buf_0_val_5_we0),
    .d0(p_src_data_stream_V_dout),
    .q0(k_buf_0_val_5_q0),
    .address1(k_buf_0_val_5_address1),
    .ce1(k_buf_0_val_5_ce1),
    .we1(k_buf_0_val_5_we1),
    .d1(p_src_data_stream_V_dout)
);

Filter2D_k_buf_0_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_0_val_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_6_address0),
    .ce0(k_buf_0_val_6_ce0),
    .we0(k_buf_0_val_6_we0),
    .d0(p_src_data_stream_V_dout),
    .q0(k_buf_0_val_6_q0),
    .address1(k_buf_0_val_6_address1),
    .ce1(k_buf_0_val_6_ce1),
    .we1(k_buf_0_val_6_we1),
    .d1(k_buf_0_val_5_q0)
);

Filter2D_k_buf_0_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_0_val_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_7_address0),
    .ce0(k_buf_0_val_7_ce0),
    .we0(k_buf_0_val_7_we0),
    .d0(p_src_data_stream_V_dout),
    .q0(k_buf_0_val_7_q0),
    .address1(k_buf_0_val_7_address1),
    .ce1(k_buf_0_val_7_ce1),
    .we1(k_buf_0_val_7_we1),
    .d1(k_buf_0_val_6_q0)
);

Filter2D_k_buf_0_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_0_val_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_8_address0),
    .ce0(k_buf_0_val_8_ce0),
    .we0(k_buf_0_val_8_we0),
    .d0(p_src_data_stream_V_dout),
    .q0(k_buf_0_val_8_q0),
    .address1(k_buf_0_val_8_address1),
    .ce1(k_buf_0_val_8_ce1),
    .we1(k_buf_0_val_8_we1),
    .d1(k_buf_0_val_7_q0)
);

Filter2D_k_buf_0_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_0_val_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_9_address0),
    .ce0(k_buf_0_val_9_ce0),
    .we0(k_buf_0_val_9_we0),
    .d0(p_src_data_stream_V_dout),
    .q0(k_buf_0_val_9_q0),
    .address1(k_buf_0_val_9_address1),
    .ce1(k_buf_0_val_9_ce1),
    .we1(k_buf_0_val_9_we1),
    .d1(k_buf_0_val_8_q0)
);

filter_mux_53_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
filter_mux_53_8_1_1_U32(
    .din0(ap_sig_allocacmp_right_border_buf_0_18),
    .din1(right_border_buf_0_13_fu_302),
    .din2(right_border_buf_0_9_fu_286),
    .din3(8'd0),
    .din4(8'd0),
    .din5(xor_ln493_fu_1090_p2),
    .dout(tmp_8_fu_1095_p7)
);

filter_mux_53_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
filter_mux_53_8_1_1_U33(
    .din0(ap_sig_allocacmp_right_border_buf_0_16),
    .din1(right_border_buf_0_4_fu_266),
    .din2(right_border_buf_0_3_fu_262),
    .din3(8'd0),
    .din4(8'd0),
    .din5(xor_ln493_fu_1090_p2),
    .dout(tmp_9_fu_1111_p7)
);

filter_mux_53_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
filter_mux_53_8_1_1_U34(
    .din0(right_border_buf_0_s_fu_250),
    .din1(right_border_buf_0_1_fu_254),
    .din2(right_border_buf_0_2_fu_258),
    .din3(8'd0),
    .din4(8'd0),
    .din5(xor_ln493_reg_2392),
    .dout(tmp_5_fu_1174_p7)
);

filter_mux_53_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
filter_mux_53_8_1_1_U35(
    .din0(right_border_buf_0_5_fu_270),
    .din1(right_border_buf_0_6_fu_274),
    .din2(right_border_buf_0_7_fu_278),
    .din3(8'd0),
    .din4(8'd0),
    .din5(xor_ln493_reg_2392),
    .dout(tmp_6_fu_1196_p7)
);

filter_mux_53_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
filter_mux_53_8_1_1_U36(
    .din0(right_border_buf_0_10_fu_290),
    .din1(right_border_buf_0_11_fu_294),
    .din2(right_border_buf_0_12_fu_298),
    .din3(8'd0),
    .din4(8'd0),
    .din5(xor_ln493_reg_2392),
    .dout(tmp_7_fu_1218_p7)
);

filter_mux_53_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
filter_mux_53_8_1_1_U37(
    .din0(col_buf_0_val_0_0_fu_1189_p3),
    .din1(col_buf_0_val_1_0_fu_1211_p3),
    .din2(col_buf_0_val_2_0_fu_1233_p3),
    .din3(col_buf_0_val_3_0_fu_1240_p3),
    .din4(col_buf_0_val_4_0_fu_1246_p3),
    .din5(xor_ln493_1_reg_2326),
    .dout(tmp_2_fu_1325_p7)
);

filter_mux_53_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
filter_mux_53_8_1_1_U38(
    .din0(col_buf_0_val_0_0_fu_1189_p3),
    .din1(col_buf_0_val_1_0_fu_1211_p3),
    .din2(col_buf_0_val_2_0_fu_1233_p3),
    .din3(col_buf_0_val_3_0_fu_1240_p3),
    .din4(col_buf_0_val_4_0_fu_1246_p3),
    .din5(xor_ln493_2_reg_2331),
    .dout(tmp_3_fu_1347_p7)
);

filter_mux_53_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
filter_mux_53_8_1_1_U39(
    .din0(col_buf_0_val_0_0_fu_1189_p3),
    .din1(col_buf_0_val_1_0_fu_1211_p3),
    .din2(col_buf_0_val_2_0_fu_1233_p3),
    .din3(col_buf_0_val_3_0_fu_1240_p3),
    .din4(col_buf_0_val_4_0_fu_1246_p3),
    .din5(xor_ln493_3_reg_2336),
    .dout(tmp_10_fu_1369_p7)
);

filter_mux_53_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
filter_mux_53_8_1_1_U40(
    .din0(col_buf_0_val_0_0_fu_1189_p3),
    .din1(col_buf_0_val_1_0_fu_1211_p3),
    .din2(col_buf_0_val_2_0_fu_1233_p3),
    .din3(col_buf_0_val_3_0_fu_1240_p3),
    .din4(col_buf_0_val_4_0_fu_1246_p3),
    .din5(xor_ln493_4_reg_2341),
    .dout(tmp_11_fu_1391_p7)
);

filter_mux_53_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
filter_mux_53_8_1_1_U41(
    .din0(col_buf_0_val_0_0_fu_1189_p3),
    .din1(col_buf_0_val_1_0_fu_1211_p3),
    .din2(col_buf_0_val_2_0_fu_1233_p3),
    .din3(col_buf_0_val_3_0_fu_1240_p3),
    .din4(col_buf_0_val_4_0_fu_1246_p3),
    .din5(xor_ln493_5_reg_2346),
    .dout(tmp_12_fu_1413_p7)
);

filter_mac_muladdjbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
filter_mac_muladdjbC_U42(
    .din0(grp_fu_1899_p0),
    .din1(grp_fu_1899_p1),
    .din2(grp_fu_1899_p2),
    .dout(grp_fu_1899_p3)
);

filter_mac_muladdkbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
filter_mac_muladdkbM_U43(
    .din0(grp_fu_1907_p0),
    .din1(grp_fu_1907_p1),
    .din2(grp_fu_1907_p2),
    .dout(grp_fu_1907_p3)
);

filter_mac_muladdlbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
filter_mac_muladdlbW_U44(
    .din0(grp_fu_1916_p0),
    .din1(grp_fu_1916_p1),
    .din2(grp_fu_1916_p2),
    .dout(grp_fu_1916_p3)
);

filter_mac_muladdjbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
filter_mac_muladdjbC_U45(
    .din0(grp_fu_1924_p0),
    .din1(grp_fu_1924_p1),
    .din2(grp_fu_1924_p2),
    .dout(grp_fu_1924_p3)
);

filter_mac_muladdmb6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 20 ))
filter_mac_muladdmb6_U46(
    .din0(grp_fu_1932_p0),
    .din1(grp_fu_1932_p1),
    .din2(grp_fu_1932_p2),
    .dout(grp_fu_1932_p3)
);

filter_mac_muladdncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
filter_mac_muladdncg_U47(
    .din0(grp_fu_1940_p0),
    .din1(grp_fu_1940_p1),
    .din2(grp_fu_1932_p3),
    .dout(grp_fu_1940_p3)
);

filter_mac_muladdocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
filter_mac_muladdocq_U48(
    .din0(grp_fu_1948_p0),
    .din1(grp_fu_1948_p1),
    .din2(grp_fu_1948_p2),
    .dout(grp_fu_1948_p3)
);

filter_mul_mul_13pcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 20 ))
filter_mul_mul_13pcA_U49(
    .din0(mul_ln1118_10_fu_1956_p0),
    .din1(mul_ln1118_10_fu_1956_p1),
    .dout(mul_ln1118_10_fu_1956_p2)
);

filter_mac_muladdocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
filter_mac_muladdocq_U50(
    .din0(grp_fu_1962_p0),
    .din1(grp_fu_1962_p1),
    .din2(grp_fu_1962_p2),
    .dout(grp_fu_1962_p3)
);

filter_mul_mul_11qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 19 ))
filter_mul_mul_11qcK_U51(
    .din0(mul_ln1118_13_fu_1970_p0),
    .din1(mul_ln1118_13_fu_1970_p1),
    .dout(mul_ln1118_13_fu_1970_p2)
);

filter_mul_mul_12rcU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 20 ))
filter_mul_mul_12rcU_U52(
    .din0(mul_ln1118_14_fu_1976_p0),
    .din1(mul_ln1118_14_fu_1976_p1),
    .dout(mul_ln1118_14_fu_1976_p2)
);

filter_am_addmul_sc4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 18 ))
filter_am_addmul_sc4_U53(
    .din0(grp_fu_1982_p0),
    .din1(grp_fu_1982_p1),
    .din2(grp_fu_1982_p2),
    .dout(grp_fu_1982_p3)
);

filter_mac_muladdtde #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
filter_mac_muladdtde_U54(
    .din0(grp_fu_1990_p0),
    .din1(grp_fu_1990_p1),
    .din2(grp_fu_1990_p2),
    .dout(grp_fu_1990_p3)
);

filter_mac_muladdudo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 21 ))
filter_mac_muladdudo_U55(
    .din0(grp_fu_1999_p0),
    .din1(grp_fu_1999_p1),
    .din2(grp_fu_1999_p2),
    .dout(grp_fu_1999_p3)
);

filter_mac_muladdncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
filter_mac_muladdncg_U56(
    .din0(grp_fu_2008_p0),
    .din1(grp_fu_2008_p1),
    .din2(mul_ln1118_10_reg_2488),
    .dout(grp_fu_2008_p3)
);

filter_mac_muladdvdy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
filter_mac_muladdvdy_U57(
    .din0(grp_fu_2016_p0),
    .din1(grp_fu_2016_p1),
    .din2(mul_ln1118_14_reg_2498),
    .dout(grp_fu_2016_p3)
);

filter_mac_muladdlbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
filter_mac_muladdlbW_U58(
    .din0(grp_fu_2024_p0),
    .din1(grp_fu_2024_p1),
    .din2(grp_fu_2024_p2),
    .dout(grp_fu_2024_p3)
);

filter_mac_muladdwdI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
filter_mac_muladdwdI_U59(
    .din0(grp_fu_2033_p0),
    .din1(grp_fu_2033_p1),
    .din2(mul_ln1118_13_reg_2493),
    .dout(grp_fu_2033_p3)
);

filter_ama_addmulxdS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
filter_ama_addmulxdS_U60(
    .din0(grp_fu_2041_p0),
    .din1(grp_fu_2041_p1),
    .din2(grp_fu_2041_p2),
    .din3(mul_ln703_2_reg_2508),
    .dout(grp_fu_2041_p4)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((icmp_ln444_fu_910_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln443_fu_460_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter1_state4)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end else if (((icmp_ln443_fu_460_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter7 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_fu_910_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        t_V_3_reg_445 <= j_V_fu_916_p2;
    end else if (((icmp_ln443_fu_460_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        t_V_3_reg_445 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        t_V_reg_434 <= i_V_reg_2286;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        t_V_reg_434 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_2383_pp0_iter4_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln703_12_reg_2513 <= add_ln703_12_fu_1689_p2;
        add_ln703_15_reg_2518 <= add_ln703_15_fu_1698_p2;
        add_ln703_22_reg_2523 <= add_ln703_22_fu_1709_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_2383_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln703_17_reg_2503 <= grp_fu_1962_p3;
        add_ln703_6_reg_2478 <= grp_fu_1940_p3;
        add_ln703_8_reg_2483 <= grp_fu_1948_p3;
        mul_ln703_2_reg_2508 <= grp_fu_1982_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_2383_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln703_2_reg_2468 <= grp_fu_1916_p3;
        add_ln703_3_reg_2473 <= grp_fu_1924_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_2383_pp0_iter1_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln703_reg_2463 <= grp_fu_1899_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_fu_910_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln118_reg_2360 <= and_ln118_fu_964_p2;
        and_ln512_reg_2383 <= and_ln512_fu_1055_p2;
        or_ln457_reg_2374 <= or_ln457_fu_1050_p2;
        trunc_ln458_reg_2369 <= trunc_ln458_fu_1046_p1;
        x_reg_2364 <= x_fu_1038_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln118_reg_2360_pp0_iter1_reg <= and_ln118_reg_2360;
        and_ln512_reg_2383_pp0_iter1_reg <= and_ln512_reg_2383;
        icmp_ln444_reg_2351 <= icmp_ln444_fu_910_p2;
        icmp_ln444_reg_2351_pp0_iter1_reg <= icmp_ln444_reg_2351;
        or_ln457_reg_2374_pp0_iter1_reg <= or_ln457_reg_2374;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln512_reg_2383_pp0_iter2_reg <= and_ln512_reg_2383_pp0_iter1_reg;
        and_ln512_reg_2383_pp0_iter3_reg <= and_ln512_reg_2383_pp0_iter2_reg;
        and_ln512_reg_2383_pp0_iter4_reg <= and_ln512_reg_2383_pp0_iter3_reg;
        and_ln512_reg_2383_pp0_iter5_reg <= and_ln512_reg_2383_pp0_iter4_reg;
        and_ln512_reg_2383_pp0_iter6_reg <= and_ln512_reg_2383_pp0_iter5_reg;
        icmp_ln444_reg_2351_pp0_iter2_reg <= icmp_ln444_reg_2351_pp0_iter1_reg;
        icmp_ln444_reg_2351_pp0_iter3_reg <= icmp_ln444_reg_2351_pp0_iter2_reg;
        icmp_ln444_reg_2351_pp0_iter4_reg <= icmp_ln444_reg_2351_pp0_iter3_reg;
        src_kernel_win_0_va_20_reg_2433 <= src_kernel_win_0_va_20_fu_1340_p3;
        src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg <= src_kernel_win_0_va_20_reg_2433;
        src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg <= src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg;
        src_kernel_win_0_va_21_reg_2439 <= src_kernel_win_0_va_21_fu_1362_p3;
        src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg <= src_kernel_win_0_va_21_reg_2439;
        src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg <= src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg;
        src_kernel_win_0_va_22_reg_2445 <= src_kernel_win_0_va_22_fu_1384_p3;
        src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg <= src_kernel_win_0_va_22_reg_2445;
        src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg <= src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg;
        src_kernel_win_0_va_23_reg_2451 <= src_kernel_win_0_va_23_fu_1406_p3;
        src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg <= src_kernel_win_0_va_23_reg_2451;
        src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg <= src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg;
        src_kernel_win_0_va_24_reg_2457 <= src_kernel_win_0_va_24_fu_1428_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_V_reg_2286 <= i_V_fu_466_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln443_fu_460_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_ln879_1_reg_2309 <= icmp_ln879_1_fu_496_p2;
        icmp_ln879_2_reg_2313 <= icmp_ln879_2_fu_502_p2;
        icmp_ln879_reg_2305 <= icmp_ln879_fu_490_p2;
        icmp_ln887_reg_2291 <= icmp_ln887_fu_472_p2;
        icmp_ln899_1_reg_2317 <= icmp_ln899_1_fu_508_p2;
        icmp_ln899_reg_2300 <= icmp_ln899_fu_484_p2;
        xor_ln457_reg_2295 <= xor_ln457_fu_478_p2;
        xor_ln493_1_reg_2326 <= xor_ln493_1_fu_764_p2;
        xor_ln493_2_reg_2331 <= xor_ln493_2_fu_786_p2;
        xor_ln493_3_reg_2336 <= xor_ln493_3_fu_824_p2;
        xor_ln493_4_reg_2341 <= xor_ln493_4_fu_862_p2;
        xor_ln493_5_reg_2346 <= xor_ln493_5_fu_900_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_2351 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_6_addr_reg_2399 <= zext_ln835_fu_1081_p1;
        k_buf_0_val_7_addr_reg_2405 <= zext_ln835_fu_1081_p1;
        k_buf_0_val_8_addr_reg_2411 <= zext_ln835_fu_1081_p1;
        k_buf_0_val_9_addr_reg_2422 <= zext_ln835_fu_1081_p1;
        xor_ln493_reg_2392 <= xor_ln493_fu_1090_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_2383_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_ln1118_10_reg_2488 <= mul_ln1118_10_fu_1956_p2;
        mul_ln1118_13_reg_2493 <= mul_ln1118_13_fu_1970_p2;
        mul_ln1118_14_reg_2498 <= mul_ln1118_14_fu_1976_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_2383_pp0_iter5_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_4_reg_2528 <= p_Val2_4_fu_1891_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_2291 == 1'd1) & (icmp_ln899_reg_2300 == 1'd1) & (1'd1 == and_ln118_reg_2360_pp0_iter1_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        right_border_buf_0_10_fu_290 <= col_buf_0_val_2_0_fu_1233_p3;
        right_border_buf_0_11_fu_294 <= right_border_buf_0_10_fu_290;
        right_border_buf_0_12_fu_298 <= right_border_buf_0_11_fu_294;
        right_border_buf_0_14_fu_306 <= col_buf_0_val_3_0_fu_1240_p3;
        right_border_buf_0_1_fu_254 <= right_border_buf_0_s_fu_250;
        right_border_buf_0_2_fu_258 <= right_border_buf_0_1_fu_254;
        right_border_buf_0_5_fu_270 <= col_buf_0_val_1_0_fu_1211_p3;
        right_border_buf_0_6_fu_274 <= right_border_buf_0_5_fu_270;
        right_border_buf_0_7_fu_278 <= right_border_buf_0_6_fu_274;
        right_border_buf_0_8_fu_282 <= col_buf_0_val_4_0_fu_1246_p3;
        right_border_buf_0_s_fu_250 <= col_buf_0_val_0_0_fu_1189_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_2291 == 1'd1) & (icmp_ln899_reg_2300 == 1'd1) & (1'd1 == and_ln118_reg_2360) & (icmp_ln444_reg_2351 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        right_border_buf_0_13_fu_302 <= ap_sig_allocacmp_right_border_buf_0_18;
        right_border_buf_0_3_fu_262 <= right_border_buf_0_4_fu_266;
        right_border_buf_0_4_fu_266 <= ap_sig_allocacmp_right_border_buf_0_16;
        right_border_buf_0_9_fu_286 <= right_border_buf_0_13_fu_302;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_2351_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_10_fu_210 <= src_kernel_win_0_va_9_fu_206;
        src_kernel_win_0_va_11_fu_214 <= src_kernel_win_0_va_10_fu_210;
        src_kernel_win_0_va_12_fu_218 <= src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg;
        src_kernel_win_0_va_13_fu_222 <= src_kernel_win_0_va_12_fu_218;
        src_kernel_win_0_va_14_fu_226 <= src_kernel_win_0_va_13_fu_222;
        src_kernel_win_0_va_1_fu_174 <= src_kernel_win_0_va_fu_170;
        src_kernel_win_0_va_2_fu_178 <= src_kernel_win_0_va_1_fu_174;
        src_kernel_win_0_va_3_fu_182 <= src_kernel_win_0_va_2_fu_178;
        src_kernel_win_0_va_4_fu_186 <= src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg;
        src_kernel_win_0_va_5_fu_190 <= src_kernel_win_0_va_4_fu_186;
        src_kernel_win_0_va_6_fu_194 <= src_kernel_win_0_va_5_fu_190;
        src_kernel_win_0_va_7_fu_198 <= src_kernel_win_0_va_6_fu_194;
        src_kernel_win_0_va_8_fu_202 <= src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg;
        src_kernel_win_0_va_9_fu_206 <= src_kernel_win_0_va_8_fu_202;
        src_kernel_win_0_va_fu_170 <= src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_2351_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_15_fu_230 <= ap_sig_allocacmp_src_kernel_win_0_va_56;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_2351_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_16_fu_234 <= src_kernel_win_0_va_24_reg_2457;
        src_kernel_win_0_va_17_fu_238 <= src_kernel_win_0_va_16_fu_234;
        src_kernel_win_0_va_18_fu_242 <= src_kernel_win_0_va_17_fu_238;
        src_kernel_win_0_va_19_fu_246 <= src_kernel_win_0_va_18_fu_242;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln457_reg_2374 == 1'd0) & (icmp_ln444_reg_2351 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_8_reg_2417 <= tmp_8_fu_1095_p7;
        tmp_9_reg_2428 <= tmp_9_fu_1111_p7;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_condition_pp0_exit_iter1_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter1_state4 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln443_fu_460_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln443_fu_460_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_reg_2291 == 1'd1) & (icmp_ln899_reg_2300 == 1'd1) & (1'd1 == and_ln118_reg_2360_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_right_border_buf_0_16 = col_buf_0_val_4_0_fu_1246_p3;
    end else begin
        ap_sig_allocacmp_right_border_buf_0_16 = right_border_buf_0_8_fu_282;
    end
end

always @ (*) begin
    if (((icmp_ln887_reg_2291 == 1'd1) & (icmp_ln899_reg_2300 == 1'd1) & (1'd1 == and_ln118_reg_2360_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_right_border_buf_0_18 = col_buf_0_val_3_0_fu_1240_p3;
    end else begin
        ap_sig_allocacmp_right_border_buf_0_18 = right_border_buf_0_14_fu_306;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_2351_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_27 = src_kernel_win_0_va_1_fu_174;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_27 = src_kernel_win_0_va_2_fu_178;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_2351_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_30 = src_kernel_win_0_va_4_fu_186;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_30 = src_kernel_win_0_va_5_fu_190;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_2351_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_31 = src_kernel_win_0_va_5_fu_190;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_31 = src_kernel_win_0_va_6_fu_194;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_2351_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_32 = src_kernel_win_0_va_6_fu_194;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_32 = src_kernel_win_0_va_7_fu_198;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_2351_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_34 = src_kernel_win_0_va_8_fu_202;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_34 = src_kernel_win_0_va_9_fu_206;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_2351_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_36 = src_kernel_win_0_va_10_fu_210;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_36 = src_kernel_win_0_va_11_fu_214;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_2351_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_38 = src_kernel_win_0_va_12_fu_218;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_38 = src_kernel_win_0_va_13_fu_222;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_2351_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_39 = src_kernel_win_0_va_13_fu_222;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_39 = src_kernel_win_0_va_14_fu_226;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_2351_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_40 = ap_sig_allocacmp_src_kernel_win_0_va_56;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_40 = src_kernel_win_0_va_15_fu_230;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_2351_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_43 = src_kernel_win_0_va_17_fu_238;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_43 = src_kernel_win_0_va_18_fu_242;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_2351_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_44 = src_kernel_win_0_va_18_fu_242;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_44 = src_kernel_win_0_va_19_fu_246;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_2351_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_56 = src_kernel_win_0_va_13_fu_222;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_56 = src_kernel_win_0_va_14_fu_226;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_2351 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_5_ce0 = 1'b1;
    end else begin
        k_buf_0_val_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_5_ce1 = 1'b1;
    end else begin
        k_buf_0_val_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln879_reg_2305 == 1'd1) & (1'd1 == and_ln118_reg_2360) & (icmp_ln899_reg_2300 == 1'd0) & (icmp_ln444_reg_2351 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_5_we0 = 1'b1;
    end else begin
        k_buf_0_val_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_reg_2291 == 1'd1) & (icmp_ln899_reg_2300 == 1'd1) & (1'd1 == and_ln118_reg_2360) & (icmp_ln444_reg_2351 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_5_we1 = 1'b1;
    end else begin
        k_buf_0_val_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_2351 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_6_ce0 = 1'b1;
    end else begin
        k_buf_0_val_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_6_ce1 = 1'b1;
    end else begin
        k_buf_0_val_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln879_1_reg_2309 == 1'd1) & (1'd1 == and_ln118_reg_2360) & (icmp_ln899_reg_2300 == 1'd0) & (icmp_ln444_reg_2351 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_6_we0 = 1'b1;
    end else begin
        k_buf_0_val_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_reg_2291 == 1'd1) & (icmp_ln899_reg_2300 == 1'd1) & (1'd1 == and_ln118_reg_2360_pp0_iter1_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_6_we1 = 1'b1;
    end else begin
        k_buf_0_val_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_2351 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_7_ce0 = 1'b1;
    end else begin
        k_buf_0_val_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_7_ce1 = 1'b1;
    end else begin
        k_buf_0_val_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln879_2_reg_2313 == 1'd1) & (1'd1 == and_ln118_reg_2360) & (icmp_ln899_reg_2300 == 1'd0) & (icmp_ln444_reg_2351 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_7_we0 = 1'b1;
    end else begin
        k_buf_0_val_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_reg_2291 == 1'd1) & (icmp_ln899_reg_2300 == 1'd1) & (1'd1 == and_ln118_reg_2360_pp0_iter1_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_7_we1 = 1'b1;
    end else begin
        k_buf_0_val_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_2351 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_8_ce0 = 1'b1;
    end else begin
        k_buf_0_val_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_8_ce1 = 1'b1;
    end else begin
        k_buf_0_val_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln879_1_reg_2309 == 1'd1) & (1'd1 == and_ln118_reg_2360) & (icmp_ln899_reg_2300 == 1'd0) & (icmp_ln444_reg_2351 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_8_we0 = 1'b1;
    end else begin
        k_buf_0_val_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_reg_2291 == 1'd1) & (icmp_ln899_reg_2300 == 1'd1) & (1'd1 == and_ln118_reg_2360_pp0_iter1_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_8_we1 = 1'b1;
    end else begin
        k_buf_0_val_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln879_reg_2305 == 1'd1) & (1'd1 == and_ln118_reg_2360) & (icmp_ln899_reg_2300 == 1'd0) & (icmp_ln444_reg_2351 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((or_ln457_reg_2374 == 1'd1) & (icmp_ln444_reg_2351 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_9_ce0 = 1'b1;
    end else begin
        k_buf_0_val_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_9_ce1 = 1'b1;
    end else begin
        k_buf_0_val_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln879_reg_2305 == 1'd1) & (1'd1 == and_ln118_reg_2360) & (icmp_ln899_reg_2300 == 1'd0) & (icmp_ln444_reg_2351 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_9_we0 = 1'b1;
    end else begin
        k_buf_0_val_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_reg_2291 == 1'd1) & (icmp_ln899_reg_2300 == 1'd1) & (1'd1 == and_ln118_reg_2360_pp0_iter1_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_9_we1 = 1'b1;
    end else begin
        k_buf_0_val_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln512_reg_2383_pp0_iter6_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        p_dst_data_stream_V_blk_n = p_dst_data_stream_V_full_n;
    end else begin
        p_dst_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln512_reg_2383_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_dst_data_stream_V_write = 1'b1;
    end else begin
        p_dst_data_stream_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln887_reg_2291 == 1'd1) & (icmp_ln899_reg_2300 == 1'd1) & (1'd1 == and_ln118_reg_2360) & (icmp_ln444_reg_2351 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd1 == and_ln118_reg_2360) & (icmp_ln899_reg_2300 == 1'd0) & (icmp_ln444_reg_2351 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_src_data_stream_V_blk_n = p_src_data_stream_V_empty_n;
    end else begin
        p_src_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op205_read_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op194_read_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_src_data_stream_V_read = 1'b1;
    end else begin
        p_src_data_stream_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln443_fu_460_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b0)) & ~((ap_enable_reg_pp0_iter6 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter6 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ImagLoc_x_fu_938_p2 = ($signed(11'd2046) + $signed(zext_ln444_fu_906_p1));

assign add_ln118_1_fu_868_p2 = (3'd3 + trunc_ln506_fu_514_p1);

assign add_ln118_fu_792_p2 = ($signed(3'd5) + $signed(trunc_ln506_fu_514_p1));

assign add_ln506_1_fu_594_p2 = ($signed(10'd1022) + $signed(zext_ln443_fu_456_p1));

assign add_ln506_2_fu_670_p2 = ($signed(10'd1021) + $signed(zext_ln443_fu_456_p1));

assign add_ln506_3_fu_696_p2 = ($signed(10'd1020) + $signed(zext_ln443_fu_456_p1));

assign add_ln506_4_fu_722_p2 = ($signed(10'd1019) + $signed(zext_ln443_fu_456_p1));

assign add_ln506_fu_518_p2 = ($signed(10'd1023) + $signed(zext_ln443_fu_456_p1));

assign add_ln507_1_fu_600_p2 = ($signed(3'd6) + $signed(trunc_ln506_fu_514_p1));

assign add_ln507_fu_524_p2 = ($signed(3'd7) + $signed(trunc_ln506_fu_514_p1));

assign add_ln703_10_fu_1654_p2 = (zext_ln703_11_fu_1651_p1 + grp_fu_1999_p3);

assign add_ln703_12_fu_1689_p2 = (zext_ln703_13_fu_1686_p1 + zext_ln703_12_fu_1659_p1);

assign add_ln703_15_fu_1698_p2 = (zext_ln703_14_fu_1695_p1 + grp_fu_2016_p3);

assign add_ln703_16_fu_1821_p2 = (zext_ln703_15_fu_1818_p1 + add_ln703_12_reg_2513);

assign add_ln703_22_fu_1709_p2 = (zext_ln703_18_fu_1706_p1 + grp_fu_2024_p3);

assign add_ln703_4_fu_1546_p2 = (zext_ln703_5_fu_1543_p1 + add_ln703_2_reg_2468);

assign and_ln118_1_fu_550_p2 = (xor_ln118_2_fu_538_p2 & icmp_ln118_fu_544_p2);

assign and_ln118_2_fu_626_p2 = (xor_ln118_3_fu_614_p2 & icmp_ln118_2_fu_620_p2);

assign and_ln118_fu_964_p2 = (xor_ln118_4_fu_952_p2 & icmp_ln118_1_fu_958_p2);

assign and_ln144_fu_1032_p2 = (or_ln118_fu_1026_p2 & icmp_ln144_fu_996_p2);

assign and_ln512_fu_1055_p2 = (icmp_ln899_reg_2300 & icmp_ln891_fu_932_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((1'd1 == and_ln512_reg_2383_pp0_iter6_reg) & (p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op205_read_state4 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op194_read_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((1'd1 == and_ln512_reg_2383_pp0_iter6_reg) & (p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op205_read_state4 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op194_read_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((1'd1 == and_ln512_reg_2383_pp0_iter6_reg) & (p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op205_read_state4 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op194_read_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter7 = ((1'd1 == and_ln512_reg_2383_pp0_iter6_reg) & (p_dst_data_stream_V_full_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = (((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op205_read_state4 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op194_read_state4 == 1'b1)));
end

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_enable_operation_182 = (icmp_ln444_reg_2351 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_185 = (icmp_ln444_reg_2351 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_187 = (icmp_ln444_reg_2351 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_189 = (icmp_ln444_reg_2351 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_192 = (ap_predicate_op192_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_195 = (ap_predicate_op195_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_197 = (ap_predicate_op197_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_199 = (ap_predicate_op199_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_201 = (ap_predicate_op201_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_203 = (ap_predicate_op203_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_206 = (ap_predicate_op206_store_state4 == 1'b1);
end

assign ap_enable_operation_224 = (1'b1 == 1'b1);

assign ap_enable_operation_227 = (1'b1 == 1'b1);

assign ap_enable_operation_230 = (1'b1 == 1'b1);

assign ap_enable_operation_233 = (1'b1 == 1'b1);

always @ (*) begin
    ap_enable_operation_235 = (or_ln457_reg_2374_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_243 = (ap_predicate_op243_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_244 = (ap_predicate_op244_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_245 = (ap_predicate_op245_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_246 = (ap_predicate_op246_store_state5 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state4_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state5_pp0_iter2_stage0 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_predicate_op192_load_state4 = ((or_ln457_reg_2374 == 1'd1) & (icmp_ln444_reg_2351 == 1'd0));
end

always @ (*) begin
    ap_predicate_op194_read_state4 = ((1'd1 == and_ln118_reg_2360) & (icmp_ln899_reg_2300 == 1'd0) & (icmp_ln444_reg_2351 == 1'd0));
end

always @ (*) begin
    ap_predicate_op195_store_state4 = ((icmp_ln879_reg_2305 == 1'd1) & (1'd1 == and_ln118_reg_2360) & (icmp_ln899_reg_2300 == 1'd0) & (icmp_ln444_reg_2351 == 1'd0));
end

always @ (*) begin
    ap_predicate_op197_store_state4 = ((icmp_ln879_1_reg_2309 == 1'd1) & (1'd1 == and_ln118_reg_2360) & (icmp_ln899_reg_2300 == 1'd0) & (icmp_ln444_reg_2351 == 1'd0));
end

always @ (*) begin
    ap_predicate_op199_store_state4 = ((icmp_ln879_2_reg_2313 == 1'd1) & (1'd1 == and_ln118_reg_2360) & (icmp_ln899_reg_2300 == 1'd0) & (icmp_ln444_reg_2351 == 1'd0));
end

always @ (*) begin
    ap_predicate_op201_store_state4 = ((icmp_ln879_1_reg_2309 == 1'd1) & (1'd1 == and_ln118_reg_2360) & (icmp_ln899_reg_2300 == 1'd0) & (icmp_ln444_reg_2351 == 1'd0));
end

always @ (*) begin
    ap_predicate_op203_store_state4 = ((icmp_ln879_reg_2305 == 1'd1) & (1'd1 == and_ln118_reg_2360) & (icmp_ln899_reg_2300 == 1'd0) & (icmp_ln444_reg_2351 == 1'd0));
end

always @ (*) begin
    ap_predicate_op205_read_state4 = ((icmp_ln887_reg_2291 == 1'd1) & (icmp_ln899_reg_2300 == 1'd1) & (1'd1 == and_ln118_reg_2360) & (icmp_ln444_reg_2351 == 1'd0));
end

always @ (*) begin
    ap_predicate_op206_store_state4 = ((icmp_ln887_reg_2291 == 1'd1) & (icmp_ln899_reg_2300 == 1'd1) & (1'd1 == and_ln118_reg_2360) & (icmp_ln444_reg_2351 == 1'd0));
end

always @ (*) begin
    ap_predicate_op243_store_state5 = ((icmp_ln887_reg_2291 == 1'd1) & (icmp_ln899_reg_2300 == 1'd1) & (1'd1 == and_ln118_reg_2360_pp0_iter1_reg));
end

always @ (*) begin
    ap_predicate_op244_store_state5 = ((icmp_ln887_reg_2291 == 1'd1) & (icmp_ln899_reg_2300 == 1'd1) & (1'd1 == and_ln118_reg_2360_pp0_iter1_reg));
end

always @ (*) begin
    ap_predicate_op245_store_state5 = ((icmp_ln887_reg_2291 == 1'd1) & (icmp_ln899_reg_2300 == 1'd1) & (1'd1 == and_ln118_reg_2360_pp0_iter1_reg));
end

always @ (*) begin
    ap_predicate_op246_store_state5 = ((icmp_ln887_reg_2291 == 1'd1) & (icmp_ln899_reg_2300 == 1'd1) & (1'd1 == and_ln118_reg_2360_pp0_iter1_reg));
end

assign col_buf_0_val_0_0_fu_1189_p3 = ((or_ln457_reg_2374_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_0_val_5_q0 : tmp_5_fu_1174_p7);

assign col_buf_0_val_1_0_fu_1211_p3 = ((or_ln457_reg_2374_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_0_val_6_q0 : tmp_6_fu_1196_p7);

assign col_buf_0_val_2_0_fu_1233_p3 = ((or_ln457_reg_2374_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_0_val_7_q0 : tmp_7_fu_1218_p7);

assign col_buf_0_val_3_0_fu_1240_p3 = ((or_ln457_reg_2374_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_0_val_8_q0 : tmp_8_reg_2417);

assign col_buf_0_val_4_0_fu_1246_p3 = ((or_ln457_reg_2374_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_0_val_9_q0 : tmp_9_reg_2428);

assign deleted_zeros_fu_1885_p2 = (xor_ln777_fu_1871_p2 | tmp_29_fu_1877_p3);

assign grp_fu_1899_p0 = 16'd82;

assign grp_fu_1899_p1 = grp_fu_1899_p10;

assign grp_fu_1899_p10 = ap_sig_allocacmp_src_kernel_win_0_va_44;

assign grp_fu_1899_p2 = (17'd283 * mul_ln703_fu_1449_p1);

assign grp_fu_1907_p0 = 18'd428;

assign grp_fu_1907_p1 = grp_fu_1907_p10;

assign grp_fu_1907_p10 = src_kernel_win_0_va_17_fu_238;

assign grp_fu_1907_p2 = grp_fu_1907_p20;

assign grp_fu_1907_p20 = add_ln703_reg_2463;

assign grp_fu_1916_p0 = 18'd283;

assign grp_fu_1916_p1 = grp_fu_1916_p10;

assign grp_fu_1916_p10 = src_kernel_win_0_va_16_fu_234;

assign grp_fu_1916_p2 = grp_fu_1916_p20;

assign grp_fu_1916_p20 = grp_fu_1907_p3;

assign grp_fu_1924_p0 = 16'd82;

assign grp_fu_1924_p1 = grp_fu_1924_p10;

assign grp_fu_1924_p10 = src_kernel_win_0_va_24_reg_2457;

assign grp_fu_1924_p2 = (17'd283 * mul_ln703_1_fu_1485_p1);

assign grp_fu_1932_p0 = 19'd979;

assign grp_fu_1932_p1 = grp_fu_1932_p10;

assign grp_fu_1932_p10 = ap_sig_allocacmp_src_kernel_win_0_va_39;

assign grp_fu_1932_p2 = grp_fu_1932_p20;

assign grp_fu_1932_p20 = add_ln703_4_fu_1546_p2;

assign grp_fu_1940_p0 = 20'd1480;

assign grp_fu_1940_p1 = grp_fu_1940_p10;

assign grp_fu_1940_p10 = ap_sig_allocacmp_src_kernel_win_0_va_38;

assign grp_fu_1948_p0 = 18'd428;

assign grp_fu_1948_p1 = grp_fu_1948_p10;

assign grp_fu_1948_p10 = ap_sig_allocacmp_src_kernel_win_0_va_36;

assign grp_fu_1948_p2 = (18'd283 * mul_ln1118_7_fu_1566_p1);

assign grp_fu_1962_p0 = 18'd428;

assign grp_fu_1962_p1 = grp_fu_1962_p10;

assign grp_fu_1962_p10 = src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg;

assign grp_fu_1962_p2 = (18'd283 * mul_ln1118_16_fu_1602_p1);

assign grp_fu_1982_p0 = grp_fu_1982_p00;

assign grp_fu_1982_p00 = src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg;

assign grp_fu_1982_p1 = grp_fu_1982_p10;

assign grp_fu_1982_p10 = ap_sig_allocacmp_src_kernel_win_0_va_32;

assign grp_fu_1982_p2 = 18'd283;

assign grp_fu_1990_p0 = 19'd979;

assign grp_fu_1990_p1 = grp_fu_1990_p10;

assign grp_fu_1990_p10 = src_kernel_win_0_va_12_fu_218;

assign grp_fu_1990_p2 = grp_fu_1990_p20;

assign grp_fu_1990_p20 = add_ln703_8_reg_2483;

assign grp_fu_1999_p0 = 20'd1480;

assign grp_fu_1999_p1 = grp_fu_1999_p10;

assign grp_fu_1999_p10 = src_kernel_win_0_va_10_fu_210;

assign grp_fu_1999_p2 = grp_fu_1999_p20;

assign grp_fu_1999_p20 = add_ln703_6_reg_2478;

assign grp_fu_2008_p0 = 20'd1480;

assign grp_fu_2008_p1 = grp_fu_2008_p10;

assign grp_fu_2008_p10 = src_kernel_win_0_va_8_fu_202;

assign grp_fu_2016_p0 = 19'd979;

assign grp_fu_2016_p1 = grp_fu_2016_p10;

assign grp_fu_2016_p10 = src_kernel_win_0_va_4_fu_186;

assign grp_fu_2024_p0 = 18'd428;

assign grp_fu_2024_p1 = grp_fu_2024_p10;

assign grp_fu_2024_p10 = src_kernel_win_0_va_1_fu_174;

assign grp_fu_2024_p2 = grp_fu_2024_p20;

assign grp_fu_2024_p20 = add_ln703_17_reg_2503;

assign grp_fu_2033_p0 = 18'd283;

assign grp_fu_2033_p1 = grp_fu_2033_p10;

assign grp_fu_2033_p10 = src_kernel_win_0_va_fu_170;

assign grp_fu_2041_p0 = grp_fu_2041_p00;

assign grp_fu_2041_p00 = src_kernel_win_0_va_3_fu_182;

assign grp_fu_2041_p1 = grp_fu_2041_p10;

assign grp_fu_2041_p10 = src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg;

assign grp_fu_2041_p2 = 16'd82;

assign i_V_fu_466_p2 = (t_V_reg_434 + 9'd1);

assign icmp_ln118_1_fu_958_p2 = (($signed(ImagLoc_x_fu_938_p2) < $signed(11'd640)) ? 1'b1 : 1'b0);

assign icmp_ln118_2_fu_620_p2 = (($signed(add_ln506_1_fu_594_p2) < $signed(10'd480)) ? 1'b1 : 1'b0);

assign icmp_ln118_fu_544_p2 = (($signed(add_ln506_fu_518_p2) < $signed(10'd480)) ? 1'b1 : 1'b0);

assign icmp_ln144_1_fu_582_p2 = (($signed(select_ln139_1_fu_570_p3) < $signed(10'd480)) ? 1'b1 : 1'b0);

assign icmp_ln144_2_fu_658_p2 = (($signed(select_ln139_2_fu_646_p3) < $signed(10'd480)) ? 1'b1 : 1'b0);

assign icmp_ln144_fu_996_p2 = (($signed(select_ln139_fu_984_p3) < $signed(11'd640)) ? 1'b1 : 1'b0);

assign icmp_ln443_fu_460_p2 = ((t_V_reg_434 == 9'd483) ? 1'b1 : 1'b0);

assign icmp_ln444_fu_910_p2 = ((t_V_3_reg_445 == 10'd644) ? 1'b1 : 1'b0);

assign icmp_ln879_1_fu_496_p2 = ((t_V_reg_434 == 9'd1) ? 1'b1 : 1'b0);

assign icmp_ln879_2_fu_502_p2 = ((t_V_reg_434 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_490_p2 = ((t_V_reg_434 == 9'd2) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_472_p2 = ((t_V_reg_434 < 9'd480) ? 1'b1 : 1'b0);

assign icmp_ln891_fu_932_p2 = ((tmp_22_fu_922_p4 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln899_1_fu_508_p2 = ((t_V_reg_434 > 9'd480) ? 1'b1 : 1'b0);

assign icmp_ln899_fu_484_p2 = ((t_V_reg_434 > 9'd2) ? 1'b1 : 1'b0);

assign j_V_fu_916_p2 = (t_V_3_reg_445 + 10'd1);

assign k_buf_0_val_5_address0 = zext_ln835_fu_1081_p1;

assign k_buf_0_val_5_address1 = zext_ln835_fu_1081_p1;

assign k_buf_0_val_6_address0 = zext_ln835_fu_1081_p1;

assign k_buf_0_val_6_address1 = k_buf_0_val_6_addr_reg_2399;

assign k_buf_0_val_7_address0 = zext_ln835_fu_1081_p1;

assign k_buf_0_val_7_address1 = k_buf_0_val_7_addr_reg_2405;

assign k_buf_0_val_8_address0 = zext_ln835_fu_1081_p1;

assign k_buf_0_val_8_address1 = k_buf_0_val_8_addr_reg_2411;

assign k_buf_0_val_9_address0 = zext_ln835_fu_1081_p1;

assign k_buf_0_val_9_address1 = k_buf_0_val_9_addr_reg_2422;

assign mul_ln1118_10_fu_1956_p0 = 20'd2237;

assign mul_ln1118_10_fu_1956_p1 = mul_ln1118_10_fu_1956_p10;

assign mul_ln1118_10_fu_1956_p10 = ap_sig_allocacmp_src_kernel_win_0_va_34;

assign mul_ln1118_13_fu_1970_p0 = 19'd979;

assign mul_ln1118_13_fu_1970_p1 = mul_ln1118_13_fu_1970_p10;

assign mul_ln1118_13_fu_1970_p10 = ap_sig_allocacmp_src_kernel_win_0_va_31;

assign mul_ln1118_14_fu_1976_p0 = 20'd1480;

assign mul_ln1118_14_fu_1976_p1 = mul_ln1118_14_fu_1976_p10;

assign mul_ln1118_14_fu_1976_p10 = ap_sig_allocacmp_src_kernel_win_0_va_30;

assign mul_ln1118_16_fu_1602_p1 = mul_ln1118_16_fu_1602_p10;

assign mul_ln1118_16_fu_1602_p10 = ap_sig_allocacmp_src_kernel_win_0_va_27;

assign mul_ln1118_7_fu_1566_p1 = mul_ln1118_7_fu_1566_p10;

assign mul_ln1118_7_fu_1566_p10 = src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg;

assign mul_ln703_1_fu_1485_p1 = mul_ln703_1_fu_1485_p10;

assign mul_ln703_1_fu_1485_p10 = ap_sig_allocacmp_src_kernel_win_0_va_40;

assign mul_ln703_fu_1449_p1 = mul_ln703_fu_1449_p10;

assign mul_ln703_fu_1449_p10 = ap_sig_allocacmp_src_kernel_win_0_va_43;

assign or_ln118_fu_1026_p2 = (xor_ln118_5_fu_1020_p2 | tmp_23_fu_944_p3);

assign or_ln457_fu_1050_p2 = (xor_ln457_reg_2295 | icmp_ln118_1_fu_958_p2);

assign p_Val2_1_fu_1835_p4 = {{p_Val2_s_fu_1829_p2[21:14]}};

assign p_Val2_2_fu_1857_p2 = (p_Val2_1_fu_1835_p4 + zext_ln415_fu_1853_p1);

assign p_Val2_4_fu_1891_p3 = ((deleted_zeros_fu_1885_p2[0:0] === 1'b1) ? p_Val2_2_fu_1857_p2 : 8'd255);

assign p_Val2_s_fu_1829_p2 = (zext_ln703_19_fu_1826_p1 + add_ln703_16_fu_1821_p2);

assign p_dst_data_stream_V_din = p_Val2_4_reg_2528;

assign select_ln118_1_fu_854_p3 = ((tmp_18_fu_702_p3[0:0] === 1'b1) ? select_ln139_4_fu_846_p3 : xor_ln118_1_fu_830_p2);

assign select_ln118_2_fu_892_p3 = ((tmp_20_fu_728_p3[0:0] === 1'b1) ? select_ln139_5_fu_884_p3 : add_ln118_1_fu_868_p2);

assign select_ln118_3_fu_1008_p3 = ((and_ln118_fu_964_p2[0:0] === 1'b1) ? ImagLoc_x_fu_938_p2 : sub_ln147_fu_1002_p2);

assign select_ln118_fu_816_p3 = ((tmp_16_fu_676_p3[0:0] === 1'b1) ? select_ln139_3_fu_808_p3 : add_ln118_fu_792_p2);

assign select_ln139_1_fu_570_p3 = ((tmp_4_fu_556_p3[0:0] === 1'b1) ? sub_ln142_fu_564_p2 : add_ln506_fu_518_p2);

assign select_ln139_2_fu_646_p3 = ((tmp_15_fu_632_p3[0:0] === 1'b1) ? sub_ln142_1_fu_640_p2 : add_ln506_1_fu_594_p2);

assign select_ln139_3_fu_808_p3 = ((tmp_17_fu_684_p3[0:0] === 1'b1) ? sub_ln118_fu_798_p2 : trunc_ln118_fu_804_p1);

assign select_ln139_4_fu_846_p3 = ((tmp_19_fu_710_p3[0:0] === 1'b1) ? sub_ln118_1_fu_836_p2 : trunc_ln118_1_fu_842_p1);

assign select_ln139_5_fu_884_p3 = ((tmp_21_fu_736_p3[0:0] === 1'b1) ? sub_ln118_2_fu_874_p2 : trunc_ln118_2_fu_880_p1);

assign select_ln139_fu_984_p3 = ((tmp_24_fu_970_p3[0:0] === 1'b1) ? sub_ln142_2_fu_978_p2 : ImagLoc_x_fu_938_p2);

assign select_ln507_1_fu_756_p3 = ((and_ln118_1_fu_550_p2[0:0] === 1'b1) ? add_ln507_fu_524_p2 : select_ln507_fu_748_p3);

assign select_ln507_2_fu_770_p3 = ((icmp_ln144_2_fu_658_p2[0:0] === 1'b1) ? trunc_ln507_1_fu_654_p1 : sub_ln507_1_fu_664_p2);

assign select_ln507_3_fu_778_p3 = ((and_ln118_2_fu_626_p2[0:0] === 1'b1) ? add_ln507_1_fu_600_p2 : select_ln507_2_fu_770_p3);

assign select_ln507_fu_748_p3 = ((icmp_ln144_1_fu_582_p2[0:0] === 1'b1) ? trunc_ln507_fu_578_p1 : sub_ln507_fu_588_p2);

assign sext_ln139_fu_992_p1 = select_ln139_fu_984_p3;

assign sext_ln144_fu_1078_p1 = x_reg_2364;

assign src_kernel_win_0_va_20_fu_1340_p3 = ((icmp_ln899_1_reg_2317[0:0] === 1'b1) ? tmp_2_fu_1325_p7 : col_buf_0_val_0_0_fu_1189_p3);

assign src_kernel_win_0_va_21_fu_1362_p3 = ((icmp_ln899_1_reg_2317[0:0] === 1'b1) ? tmp_3_fu_1347_p7 : col_buf_0_val_1_0_fu_1211_p3);

assign src_kernel_win_0_va_22_fu_1384_p3 = ((icmp_ln899_1_reg_2317[0:0] === 1'b1) ? tmp_10_fu_1369_p7 : col_buf_0_val_2_0_fu_1233_p3);

assign src_kernel_win_0_va_23_fu_1406_p3 = ((icmp_ln899_1_reg_2317[0:0] === 1'b1) ? tmp_11_fu_1391_p7 : col_buf_0_val_3_0_fu_1240_p3);

assign src_kernel_win_0_va_24_fu_1428_p3 = ((icmp_ln899_1_reg_2317[0:0] === 1'b1) ? tmp_12_fu_1413_p7 : col_buf_0_val_4_0_fu_1246_p3);

assign sub_ln118_1_fu_836_p2 = ($signed(3'd4) - $signed(trunc_ln142_1_fu_718_p1));

assign sub_ln118_2_fu_874_p2 = ($signed(3'd5) - $signed(trunc_ln142_2_fu_744_p1));

assign sub_ln118_fu_798_p2 = (3'd3 - trunc_ln142_fu_692_p1);

assign sub_ln142_1_fu_640_p2 = (10'd2 - zext_ln443_fu_456_p1);

assign sub_ln142_2_fu_978_p2 = (11'd2 - zext_ln444_fu_906_p1);

assign sub_ln142_fu_564_p2 = (10'd1 - zext_ln443_fu_456_p1);

assign sub_ln147_fu_1002_p2 = ($signed(11'd1278) - $signed(select_ln139_fu_984_p3));

assign sub_ln507_1_fu_664_p2 = ($signed(3'd6) - $signed(trunc_ln507_1_fu_654_p1));

assign sub_ln507_fu_588_p2 = ($signed(3'd6) - $signed(trunc_ln507_fu_578_p1));

assign tmp_14_fu_606_p3 = add_ln506_1_fu_594_p2[32'd9];

assign tmp_15_fu_632_p3 = add_ln506_1_fu_594_p2[32'd9];

assign tmp_16_fu_676_p3 = add_ln506_2_fu_670_p2[32'd9];

assign tmp_17_fu_684_p3 = add_ln506_2_fu_670_p2[32'd9];

assign tmp_18_fu_702_p3 = add_ln506_3_fu_696_p2[32'd9];

assign tmp_19_fu_710_p3 = add_ln506_3_fu_696_p2[32'd9];

assign tmp_20_fu_728_p3 = add_ln506_4_fu_722_p2[32'd9];

assign tmp_21_fu_736_p3 = add_ln506_4_fu_722_p2[32'd9];

assign tmp_22_fu_922_p4 = {{t_V_3_reg_445[9:2]}};

assign tmp_23_fu_944_p3 = ImagLoc_x_fu_938_p2[32'd10];

assign tmp_24_fu_970_p3 = ImagLoc_x_fu_938_p2[32'd10];

assign tmp_27_fu_1845_p3 = p_Val2_s_fu_1829_p2[32'd13];

assign tmp_28_fu_1863_p3 = p_Val2_s_fu_1829_p2[32'd21];

assign tmp_29_fu_1877_p3 = p_Val2_2_fu_1857_p2[32'd7];

assign tmp_4_fu_556_p3 = add_ln506_fu_518_p2[32'd9];

assign tmp_fu_530_p3 = add_ln506_fu_518_p2[32'd9];

assign trunc_ln118_1_fu_842_p1 = add_ln506_3_fu_696_p2[2:0];

assign trunc_ln118_2_fu_880_p1 = add_ln506_4_fu_722_p2[2:0];

assign trunc_ln118_fu_804_p1 = add_ln506_2_fu_670_p2[2:0];

assign trunc_ln142_1_fu_718_p1 = t_V_reg_434[2:0];

assign trunc_ln142_2_fu_744_p1 = t_V_reg_434[2:0];

assign trunc_ln142_fu_692_p1 = t_V_reg_434[2:0];

assign trunc_ln458_fu_1046_p1 = x_fu_1038_p3[2:0];

assign trunc_ln506_fu_514_p1 = t_V_reg_434[2:0];

assign trunc_ln507_1_fu_654_p1 = select_ln139_2_fu_646_p3[2:0];

assign trunc_ln507_fu_578_p1 = select_ln139_1_fu_570_p3[2:0];

assign x_fu_1038_p3 = ((and_ln144_fu_1032_p2[0:0] === 1'b1) ? sext_ln139_fu_992_p1 : zext_ln118_fu_1016_p1);

assign xor_ln118_1_fu_830_p2 = (trunc_ln506_fu_514_p1 ^ 3'd4);

assign xor_ln118_2_fu_538_p2 = (tmp_fu_530_p3 ^ 1'd1);

assign xor_ln118_3_fu_614_p2 = (tmp_14_fu_606_p3 ^ 1'd1);

assign xor_ln118_4_fu_952_p2 = (tmp_23_fu_944_p3 ^ 1'd1);

assign xor_ln118_5_fu_1020_p2 = (icmp_ln118_1_fu_958_p2 ^ 1'd1);

assign xor_ln457_fu_478_p2 = (icmp_ln887_fu_472_p2 ^ 1'd1);

assign xor_ln493_1_fu_764_p2 = (select_ln507_1_fu_756_p3 ^ 3'd7);

assign xor_ln493_2_fu_786_p2 = (select_ln507_3_fu_778_p3 ^ 3'd7);

assign xor_ln493_3_fu_824_p2 = (select_ln118_fu_816_p3 ^ 3'd7);

assign xor_ln493_4_fu_862_p2 = (select_ln118_1_fu_854_p3 ^ 3'd7);

assign xor_ln493_5_fu_900_p2 = (select_ln118_2_fu_892_p3 ^ 3'd7);

assign xor_ln493_fu_1090_p2 = (trunc_ln458_reg_2369 ^ 3'd7);

assign xor_ln777_fu_1871_p2 = (tmp_28_fu_1863_p3 ^ 1'd1);

assign zext_ln118_fu_1016_p1 = select_ln118_3_fu_1008_p3;

assign zext_ln415_fu_1853_p1 = tmp_27_fu_1845_p3;

assign zext_ln443_fu_456_p1 = t_V_reg_434;

assign zext_ln444_fu_906_p1 = t_V_3_reg_445;

assign zext_ln703_11_fu_1651_p1 = grp_fu_1990_p3;

assign zext_ln703_12_fu_1659_p1 = add_ln703_10_fu_1654_p2;

assign zext_ln703_13_fu_1686_p1 = grp_fu_2008_p3;

assign zext_ln703_14_fu_1695_p1 = grp_fu_2033_p3;

assign zext_ln703_15_fu_1818_p1 = add_ln703_15_reg_2518;

assign zext_ln703_18_fu_1706_p1 = grp_fu_2041_p4;

assign zext_ln703_19_fu_1826_p1 = add_ln703_22_reg_2523;

assign zext_ln703_5_fu_1543_p1 = add_ln703_3_reg_2473;

assign zext_ln835_fu_1081_p1 = $unsigned(sext_ln144_fu_1078_p1);

endmodule //Filter2D
