 
****************************************
Report : qor
Design : FloatingPointAdder
Version: U-2022.12-SP7
Date   : Tue Dec 12 21:35:38 2023
****************************************


  Timing Path Group 'vsysclk'
  -----------------------------------
  Levels of Logic:             104.00
  Critical Path Length:         18.49
  Critical Path Slack:           0.01
  Critical Path Clk Period:     20.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          7
  Hierarchical Port Count:        377
  Leaf Cell Count:               1185
  Buf/Inv Cell Count:             237
  Buf Cell Count:                  12
  Inv Cell Count:                 225
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1185
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    11862.835225
  Noncombinational Area:     0.000000
  Buf/Inv Area:           1326.182433
  Total Buffer Area:            75.57
  Total Inverter Area:        1250.61
  Macro/Black Box Area:      0.000000
  Net Area:                829.022561
  -----------------------------------
  Cell Area:             11862.835225
  Design Area:           12691.857786


  Design Rules
  -----------------------------------
  Total Number of Nets:          1295
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ip-172-31-17-209.ec2.internal

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.14
  Logic Optimization:                  2.41
  Mapping Optimization:                2.32
  -----------------------------------------
  Overall Compile Time:                6.31
  Overall Compile Wall Clock Time:     6.56

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
