// Seed: 1530809683
program module_0;
  wire id_1;
  assign module_2.id_8 = 0;
  wire id_2, id_3;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input supply1 id_2
);
  wire id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output logic id_0,
    input tri id_1,
    output wand id_2,
    id_17,
    input wire id_3,
    input wand id_4,
    output wire id_5,
    input tri0 id_6,
    output wor id_7,
    output supply0 id_8,
    output supply1 id_9,
    output supply0 id_10,
    input supply0 id_11,
    input supply0 id_12,
    input tri0 id_13,
    output wire id_14,
    output tri id_15
);
  assign id_0 = 1;
  parameter id_18 = -1;
  tri0 id_19;
  module_0 modCall_1 ();
  always begin : LABEL_0
    if (-1'b0 + id_19) id_0 <= 1'b0 >> 1;
  end
  assign id_17 = id_3;
  wire id_20;
endmodule
