Library IEEE;
Use IEEE.std_logic_1164.all;
Use IEEE.std_logic_arith.all;
Use IEEE.std_logic_unsigned.all;
Use IEEE.numeric_std.all;
Use IEEE.std_logic_textio.all;
Use std.textio.all;
Entity eNumb is
end eNumb;
Architecture behv of eNumb is
  signal s:std_logic:='0';
  signal first_num:integer;
  signal second_num:integer;
  signal dot:string(1 to 7);
  signal d_sonu:bit:='0';
begin
  clock:process(s)
    begin
      s<=not(s) after 50 ps;
    end process clock;
    yaz:process(s)
    variable satir_1:line;
    variable satir_2:line;
    variable satir_3:line;
    variable d:integer;
    variable e:integer;
    variable h:string(1 to 7);
    file ts:text open read_mode is "C:\source.txt"; --you must create a source.txt and write something in
    begin
      if(rising_edge(s))then
      while not endfile(ts)loop
        readline(ts,satir_1);
        readline(ts,satir_2);
        readline(ts,satir_3);
        read(satir_1,d);
        read(satir_2,e);
        read(satir_3,h);
        first_num<=d;
        second_num<=e;
        dot<=h;
      end loop;
      d_sonu<='1';
    end if;
      end process yaz;
end behv;
