

================================================================
== Vitis HLS Report for 'Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2'
================================================================
* Date:           Sun Sep  3 07:02:55 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.098 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9243|     9243|  92.430 us|  92.430 us|  9243|  9243|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_inp_to_int_i2_l_j2  |     9241|     9241|        27|          1|          1|  9216|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 1, D = 27, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.77>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%j2 = alloca i32 1"   --->   Operation 30 'alloca' 'j2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%i2 = alloca i32 1"   --->   Operation 31 'alloca' 'i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten11 = alloca i32 1"   --->   Operation 32 'alloca' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v552, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten11"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i2"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %j2"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc182"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten11_load = load i14 %indvar_flatten11" [kernel.cpp:88]   --->   Operation 38 'load' 'indvar_flatten11_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 39 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (2.20ns)   --->   "%icmp_ln88 = icmp_eq  i14 %indvar_flatten11_load, i14 9216" [kernel.cpp:88]   --->   Operation 40 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.81ns)   --->   "%add_ln88_1 = add i14 %indvar_flatten11_load, i14 1" [kernel.cpp:88]   --->   Operation 41 'add' 'add_ln88_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %for.inc185, void %for.inc210.preheader.exitStub" [kernel.cpp:88]   --->   Operation 42 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%j2_load = load i10 %j2" [kernel.cpp:89]   --->   Operation 43 'load' 'j2_load' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%i2_load = load i4 %i2" [kernel.cpp:88]   --->   Operation 44 'load' 'i2_load' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.73ns)   --->   "%add_ln88 = add i4 %i2_load, i4 1" [kernel.cpp:88]   --->   Operation 45 'add' 'add_ln88' <Predicate = (!icmp_ln88)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.77ns)   --->   "%icmp_ln89 = icmp_eq  i10 %j2_load, i10 768" [kernel.cpp:89]   --->   Operation 46 'icmp' 'icmp_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.68ns)   --->   "%select_ln88 = select i1 %icmp_ln89, i10 0, i10 %j2_load" [kernel.cpp:88]   --->   Operation 47 'select' 'select_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.02ns)   --->   "%select_ln88_2 = select i1 %icmp_ln89, i4 %add_ln88, i4 %i2_load" [kernel.cpp:88]   --->   Operation 48 'select' 'select_ln88_2' <Predicate = (!icmp_ln88)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.73ns)   --->   "%add_ln89 = add i10 %select_ln88, i10 1" [kernel.cpp:89]   --->   Operation 49 'add' 'add_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln89 = store i14 %add_ln88_1, i14 %indvar_flatten11" [kernel.cpp:89]   --->   Operation 50 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln89 = store i4 %select_ln88_2, i4 %i2" [kernel.cpp:89]   --->   Operation 51 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln89 = store i10 %add_ln89, i10 %j2" [kernel.cpp:89]   --->   Operation 52 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.09>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln88_2, i10 0" [kernel.cpp:90]   --->   Operation 53 'bitconcatenate' 'p_shl6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln88_2, i8 0" [kernel.cpp:90]   --->   Operation 54 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i12 %tmp" [kernel.cpp:90]   --->   Operation 55 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln90 = sub i14 %p_shl6, i14 %zext_ln90" [kernel.cpp:90]   --->   Operation 56 'sub' 'sub_ln90' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln90_1 = zext i10 %select_ln88" [kernel.cpp:90]   --->   Operation 57 'zext' 'zext_ln90_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln90 = add i14 %sub_ln90, i14 %zext_ln90_1" [kernel.cpp:90]   --->   Operation 58 'add' 'add_ln90' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln90_2 = zext i14 %add_ln90" [kernel.cpp:90]   --->   Operation 59 'zext' 'zext_ln90_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%v552_addr = getelementptr i32 %v552, i64 0, i64 %zext_ln90_2" [kernel.cpp:90]   --->   Operation 60 'getelementptr' 'v552_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (3.25ns)   --->   "%v552_load = load i14 %v552_addr" [kernel.cpp:90]   --->   Operation 61 'load' 'v552_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 62 [1/2] (3.25ns)   --->   "%v552_load = load i14 %v552_addr" [kernel.cpp:90]   --->   Operation 62 'load' 'v552_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%v43 = bitcast i32 %v552_load" [kernel.cpp:91]   --->   Operation 63 'bitcast' 'v43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [4/4] (5.70ns)   --->   "%v44 = fmul i32 %v43, i32 2047" [kernel.cpp:91]   --->   Operation 64 'fmul' 'v44' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 65 [3/4] (5.70ns)   --->   "%v44 = fmul i32 %v43, i32 2047" [kernel.cpp:91]   --->   Operation 65 'fmul' 'v44' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i4 %select_ln88_2" [kernel.cpp:88]   --->   Operation 66 'zext' 'zext_ln88' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%max_inp_addr = getelementptr i32 %max_inp, i64 0, i64 %zext_ln88" [kernel.cpp:88]   --->   Operation 67 'getelementptr' 'max_inp_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [2/2] (2.32ns)   --->   "%max_inp_load = load i4 %max_inp_addr" [kernel.cpp:88]   --->   Operation 68 'load' 'max_inp_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 69 [2/4] (5.70ns)   --->   "%v44 = fmul i32 %v43, i32 2047" [kernel.cpp:91]   --->   Operation 69 'fmul' 'v44' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 70 [1/2] (2.32ns)   --->   "%max_inp_load = load i4 %max_inp_addr" [kernel.cpp:88]   --->   Operation 70 'load' 'max_inp_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 71 [1/4] (5.70ns)   --->   "%v44 = fmul i32 %v43, i32 2047" [kernel.cpp:91]   --->   Operation 71 'fmul' 'v44' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.07>
ST_8 : Operation 72 [16/16] (6.07ns)   --->   "%v46 = fdiv i32 %v44, i32 %max_inp_load" [kernel.cpp:93]   --->   Operation 72 'fdiv' 'v46' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.07>
ST_9 : Operation 73 [15/16] (6.07ns)   --->   "%v46 = fdiv i32 %v44, i32 %max_inp_load" [kernel.cpp:93]   --->   Operation 73 'fdiv' 'v46' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.07>
ST_10 : Operation 74 [14/16] (6.07ns)   --->   "%v46 = fdiv i32 %v44, i32 %max_inp_load" [kernel.cpp:93]   --->   Operation 74 'fdiv' 'v46' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.07>
ST_11 : Operation 75 [13/16] (6.07ns)   --->   "%v46 = fdiv i32 %v44, i32 %max_inp_load" [kernel.cpp:93]   --->   Operation 75 'fdiv' 'v46' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 76 [12/16] (6.07ns)   --->   "%v46 = fdiv i32 %v44, i32 %max_inp_load" [kernel.cpp:93]   --->   Operation 76 'fdiv' 'v46' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.07>
ST_13 : Operation 77 [11/16] (6.07ns)   --->   "%v46 = fdiv i32 %v44, i32 %max_inp_load" [kernel.cpp:93]   --->   Operation 77 'fdiv' 'v46' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.07>
ST_14 : Operation 78 [10/16] (6.07ns)   --->   "%v46 = fdiv i32 %v44, i32 %max_inp_load" [kernel.cpp:93]   --->   Operation 78 'fdiv' 'v46' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 79 [9/16] (6.07ns)   --->   "%v46 = fdiv i32 %v44, i32 %max_inp_load" [kernel.cpp:93]   --->   Operation 79 'fdiv' 'v46' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 80 [8/16] (6.07ns)   --->   "%v46 = fdiv i32 %v44, i32 %max_inp_load" [kernel.cpp:93]   --->   Operation 80 'fdiv' 'v46' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 81 [7/16] (6.07ns)   --->   "%v46 = fdiv i32 %v44, i32 %max_inp_load" [kernel.cpp:93]   --->   Operation 81 'fdiv' 'v46' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.07>
ST_18 : Operation 82 [6/16] (6.07ns)   --->   "%v46 = fdiv i32 %v44, i32 %max_inp_load" [kernel.cpp:93]   --->   Operation 82 'fdiv' 'v46' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.07>
ST_19 : Operation 83 [5/16] (6.07ns)   --->   "%v46 = fdiv i32 %v44, i32 %max_inp_load" [kernel.cpp:93]   --->   Operation 83 'fdiv' 'v46' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.07>
ST_20 : Operation 84 [4/16] (6.07ns)   --->   "%v46 = fdiv i32 %v44, i32 %max_inp_load" [kernel.cpp:93]   --->   Operation 84 'fdiv' 'v46' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.07>
ST_21 : Operation 85 [3/16] (6.07ns)   --->   "%v46 = fdiv i32 %v44, i32 %max_inp_load" [kernel.cpp:93]   --->   Operation 85 'fdiv' 'v46' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.07>
ST_22 : Operation 86 [2/16] (6.07ns)   --->   "%v46 = fdiv i32 %v44, i32 %max_inp_load" [kernel.cpp:93]   --->   Operation 86 'fdiv' 'v46' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.07>
ST_23 : Operation 87 [1/16] (6.07ns)   --->   "%v46 = fdiv i32 %v44, i32 %max_inp_load" [kernel.cpp:93]   --->   Operation 87 'fdiv' 'v46' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.47>
ST_24 : Operation 88 [1/1] (0.00ns)   --->   "%reg = bitcast i32 %v46"   --->   Operation 88 'bitcast' 'reg' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln278 = trunc i32 %reg"   --->   Operation 89 'trunc' 'trunc_ln278' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %reg, i32 31"   --->   Operation 90 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 91 [1/1] (0.00ns)   --->   "%exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %reg, i32 23, i32 30"   --->   Operation 91 'partselect' 'exp' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln283 = zext i8 %exp"   --->   Operation 92 'zext' 'zext_ln283' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 93 [1/1] (0.00ns)   --->   "%v47_V = trunc i32 %reg"   --->   Operation 93 'trunc' 'v47_V' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 94 [1/1] (2.47ns)   --->   "%icmp_ln295 = icmp_eq  i31 %trunc_ln278, i31 0"   --->   Operation 94 'icmp' 'icmp_ln295' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 95 [1/1] (1.82ns)   --->   "%sh_amt = sub i9 150, i9 %zext_ln283"   --->   Operation 95 'sub' 'sh_amt' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 96 [1/1] (1.55ns)   --->   "%icmp_ln299 = icmp_eq  i8 %exp, i8 150"   --->   Operation 96 'icmp' 'icmp_ln299' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.86>
ST_25 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node v47_V_3)   --->   "%trunc_ln287 = trunc i32 %reg"   --->   Operation 97 'trunc' 'trunc_ln287' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node v47_V_3)   --->   "%zext_ln304_cast = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i23, i1 1, i23 %trunc_ln287"   --->   Operation 98 'bitconcatenate' 'zext_ln304_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node v47_V_3)   --->   "%sext_ln298 = sext i9 %sh_amt"   --->   Operation 99 'sext' 'sext_ln298' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 100 [1/1] (1.66ns)   --->   "%icmp_ln301 = icmp_sgt  i9 %sh_amt, i9 0"   --->   Operation 100 'icmp' 'icmp_ln301' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 101 [1/1] (1.66ns)   --->   "%icmp_ln302 = icmp_slt  i9 %sh_amt, i9 25"   --->   Operation 101 'icmp' 'icmp_ln302' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 102 [1/1] (1.82ns)   --->   "%sh_amt_1 = sub i9 0, i9 %sh_amt"   --->   Operation 102 'sub' 'sh_amt_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 103 [1/1] (1.66ns)   --->   "%icmp_ln320 = icmp_slt  i9 %sh_amt_1, i9 12"   --->   Operation 103 'icmp' 'icmp_ln320' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node v47_V_3)   --->   "%zext_ln304 = zext i24 %zext_ln304_cast"   --->   Operation 104 'zext' 'zext_ln304' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node v47_V_3)   --->   "%lshr_ln304 = lshr i32 %zext_ln304, i32 %sext_ln298"   --->   Operation 105 'lshr' 'lshr_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node v47_V_3)   --->   "%v47_V_1 = trunc i32 %lshr_ln304"   --->   Operation 106 'trunc' 'v47_V_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 107 [1/1] (0.97ns)   --->   "%or_ln299 = or i1 %icmp_ln295, i1 %icmp_ln299"   --->   Operation 107 'or' 'or_ln299' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node v47_V_3)   --->   "%xor_ln299 = xor i1 %or_ln299, i1 1"   --->   Operation 108 'xor' 'xor_ln299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node v47_V_3)   --->   "%and_ln302 = and i1 %icmp_ln302, i1 %xor_ln299"   --->   Operation 109 'and' 'and_ln302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node v47_V_3)   --->   "%and_ln302_1 = and i1 %and_ln302, i1 %icmp_ln301"   --->   Operation 110 'and' 'and_ln302_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 111 [1/1] (4.20ns) (out node of the LUT)   --->   "%v47_V_3 = select i1 %and_ln302_1, i12 %v47_V_1, i12 0"   --->   Operation 111 'select' 'v47_V_3' <Predicate = true> <Delay = 4.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.79>
ST_26 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node v47_V_4)   --->   "%sext_ln298_1 = sext i9 %sh_amt_1"   --->   Operation 112 'sext' 'sext_ln298_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node v47_V_4)   --->   "%sext_ln298_1cast = trunc i32 %sext_ln298_1"   --->   Operation 113 'trunc' 'sext_ln298_1cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node v47_V_4)   --->   "%shl_ln322 = shl i12 %v47_V, i12 %sext_ln298_1cast"   --->   Operation 114 'shl' 'shl_ln322' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node v47_V_4)   --->   "%or_ln301 = or i1 %or_ln299, i1 %icmp_ln301"   --->   Operation 115 'or' 'or_ln301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node v47_V_4)   --->   "%xor_ln301 = xor i1 %or_ln301, i1 1"   --->   Operation 116 'xor' 'xor_ln301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node v47_V_4)   --->   "%and_ln320 = and i1 %icmp_ln320, i1 %xor_ln301"   --->   Operation 117 'and' 'and_ln320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 118 [1/1] (3.56ns) (out node of the LUT)   --->   "%v47_V_4 = select i1 %and_ln320, i12 %shl_ln322, i12 %v47_V_3"   --->   Operation 118 'select' 'v47_V_4' <Predicate = true> <Delay = 3.56> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node v47_V_5)   --->   "%xor_ln295 = xor i1 %icmp_ln295, i1 1"   --->   Operation 119 'xor' 'xor_ln295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node v47_V_5)   --->   "%and_ln299 = and i1 %icmp_ln299, i1 %xor_ln295"   --->   Operation 120 'and' 'and_ln299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 121 [1/1] (0.97ns) (out node of the LUT)   --->   "%v47_V_5 = select i1 %and_ln299, i12 %v47_V, i12 %v47_V_4"   --->   Operation 121 'select' 'v47_V_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 122 [1/1] (1.54ns)   --->   "%v47_V_6 = sub i12 0, i12 %v47_V_5"   --->   Operation 122 'sub' 'v47_V_6' <Predicate = (p_Result_s)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 123 [1/1] (0.69ns)   --->   "%v47_V_7 = select i1 %p_Result_s, i12 %v47_V_6, i12 %v47_V_5"   --->   Operation 123 'select' 'v47_V_7' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 131 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 131 'ret' 'ret_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 3.25>
ST_27 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_inp_to_int_i2_l_j2_str"   --->   Operation 124 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 125 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216"   --->   Operation 125 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 126 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 126 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 127 [1/1] (0.00ns)   --->   "%q_inp_V_addr = getelementptr i12 %q_inp_V, i64 0, i64 %zext_ln90_2" [kernel.cpp:95]   --->   Operation 127 'getelementptr' 'q_inp_V_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 128 [1/1] (0.00ns)   --->   "%specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [kernel.cpp:89]   --->   Operation 128 'specloopname' 'specloopname_ln89' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 129 [1/1] (3.25ns)   --->   "%store_ln95 = store i12 %v47_V_7, i14 %q_inp_V_addr" [kernel.cpp:95]   --->   Operation 129 'store' 'store_ln95' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 9216> <RAM>
ST_27 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln89 = br void %for.inc182" [kernel.cpp:89]   --->   Operation 130 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.78ns
The critical path consists of the following:
	'alloca' operation ('j2') [4]  (0 ns)
	'load' operation ('j2_load', kernel.cpp:89) on local variable 'j2' [19]  (0 ns)
	'icmp' operation ('icmp_ln89', kernel.cpp:89) [24]  (1.77 ns)
	'select' operation ('select_ln88', kernel.cpp:88) [25]  (0.687 ns)
	'add' operation ('add_ln89', kernel.cpp:89) [82]  (1.73 ns)
	'store' operation ('store_ln89', kernel.cpp:89) of variable 'add_ln89', kernel.cpp:89 on local variable 'j2' [85]  (1.59 ns)

 <State 2>: 7.1ns
The critical path consists of the following:
	'sub' operation ('sub_ln90', kernel.cpp:90) [31]  (0 ns)
	'add' operation ('add_ln90', kernel.cpp:90) [36]  (3.84 ns)
	'getelementptr' operation ('v552_addr', kernel.cpp:90) [38]  (0 ns)
	'load' operation ('v552_load', kernel.cpp:90) on array 'v552' [41]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('v552_load', kernel.cpp:90) on array 'v552' [41]  (3.25 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v44', kernel.cpp:91) [43]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v44', kernel.cpp:91) [43]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v44', kernel.cpp:91) [43]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v44', kernel.cpp:91) [43]  (5.7 ns)

 <State 8>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v46', kernel.cpp:93) [44]  (6.08 ns)

 <State 9>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v46', kernel.cpp:93) [44]  (6.08 ns)

 <State 10>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v46', kernel.cpp:93) [44]  (6.08 ns)

 <State 11>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v46', kernel.cpp:93) [44]  (6.08 ns)

 <State 12>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v46', kernel.cpp:93) [44]  (6.08 ns)

 <State 13>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v46', kernel.cpp:93) [44]  (6.08 ns)

 <State 14>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v46', kernel.cpp:93) [44]  (6.08 ns)

 <State 15>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v46', kernel.cpp:93) [44]  (6.08 ns)

 <State 16>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v46', kernel.cpp:93) [44]  (6.08 ns)

 <State 17>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v46', kernel.cpp:93) [44]  (6.08 ns)

 <State 18>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v46', kernel.cpp:93) [44]  (6.08 ns)

 <State 19>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v46', kernel.cpp:93) [44]  (6.08 ns)

 <State 20>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v46', kernel.cpp:93) [44]  (6.08 ns)

 <State 21>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v46', kernel.cpp:93) [44]  (6.08 ns)

 <State 22>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v46', kernel.cpp:93) [44]  (6.08 ns)

 <State 23>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v46', kernel.cpp:93) [44]  (6.08 ns)

 <State 24>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln295') [53]  (2.47 ns)

 <State 25>: 5.86ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln301') [57]  (1.66 ns)
	'and' operation ('and_ln302_1') [70]  (0 ns)
	'select' operation ('v47.V') [71]  (4.2 ns)

 <State 26>: 6.79ns
The critical path consists of the following:
	'shl' operation ('v47.V') [66]  (0 ns)
	'select' operation ('v47.V') [75]  (3.57 ns)
	'select' operation ('v47.V') [78]  (0.978 ns)
	'sub' operation ('v47.V') [79]  (1.55 ns)
	'select' operation ('v47.V') [80]  (0.697 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('q_inp_V_addr', kernel.cpp:95) [39]  (0 ns)
	'store' operation ('store_ln95', kernel.cpp:95) of variable 'v47.V' on array 'q_inp_V' [81]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
