<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2018.01.16.23:01:36"
 outputDirectory="C:/intelFPGA_lite/praca/unsaved/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="MAX 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10M50DAF484C7G"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="unsaved:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=10M50DAF484C7G,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1516140095,AUTO_UNIQUE_ID=(clock_source:17.0:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_dual_boot:17.0:CLOCK_FREQUENCY=50.0,CONFIG_CYCLE=18,INTENDED_DEVICE_FAMILY=MAX 10,RESET_TIMER_CYCLE=26)(clock:17.0:)(reset:17.0:)"
   instancePathKey="unsaved"
   kind="unsaved"
   version="1.0"
   name="unsaved">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1516140095" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484C7G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/praca/unsaved/synthesis/unsaved.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/intelFPGA_lite/praca/unsaved/synthesis/submodules/altera_dual_boot.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/praca/unsaved/synthesis/submodules/rtl/alt_dual_boot_avmm.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/praca/unsaved/synthesis/submodules/rtl/alt_dual_boot.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/praca/unsaved/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/praca/unsaved/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/praca/unsaved/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/intelFPGA_lite/praca/unsaved.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/altera_dual_boot/altera_dual_boot/altera_dual_boot_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="unsaved">queue size: 0 starting:unsaved "unsaved"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>2</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>3</b> modules, <b>4</b> connections]]></message>
   <message level="Debug" culprit="unsaved"><![CDATA["<b>unsaved</b>" reuses <b>altera_dual_boot</b> "<b>submodules/altera_dual_boot</b>"]]></message>
   <message level="Debug" culprit="unsaved"><![CDATA["<b>unsaved</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="unsaved">queue size: 1 starting:altera_dual_boot "submodules/altera_dual_boot"</message>
   <message level="Info" culprit="dual_boot_0">generating top-level entity altera_dual_boot</message>
   <message level="Info" culprit="dual_boot_0"><![CDATA["<b>unsaved</b>" instantiated <b>altera_dual_boot</b> "<b>dual_boot_0</b>"]]></message>
   <message level="Debug" culprit="unsaved">queue size: 0 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>unsaved</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_dual_boot:17.0:CLOCK_FREQUENCY=50.0,CONFIG_CYCLE=18,INTENDED_DEVICE_FAMILY=MAX 10,RESET_TIMER_CYCLE=26"
   instancePathKey="unsaved:.:dual_boot_0"
   kind="altera_dual_boot"
   version="17.0"
   name="altera_dual_boot">
  <parameter name="CLOCK_FREQUENCY" value="50.0" />
  <parameter name="CONFIG_CYCLE" value="18" />
  <parameter name="RESET_TIMER_CYCLE" value="26" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="MAX 10" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/praca/unsaved/synthesis/submodules/altera_dual_boot.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/praca/unsaved/synthesis/submodules/rtl/alt_dual_boot_avmm.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/praca/unsaved/synthesis/submodules/rtl/alt_dual_boot.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/altera_dual_boot/altera_dual_boot/altera_dual_boot_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="unsaved" as="dual_boot_0" />
  <messages>
   <message level="Debug" culprit="unsaved">queue size: 1 starting:altera_dual_boot "submodules/altera_dual_boot"</message>
   <message level="Info" culprit="dual_boot_0">generating top-level entity altera_dual_boot</message>
   <message level="Info" culprit="dual_boot_0"><![CDATA["<b>unsaved</b>" instantiated <b>altera_dual_boot</b> "<b>dual_boot_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:17.0:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="unsaved:.:rst_controller"
   kind="altera_reset_controller"
   version="17.0"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/praca/unsaved/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/praca/unsaved/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/praca/unsaved/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="unsaved" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="unsaved">queue size: 0 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>unsaved</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
</deploy>
