// Seed: 1508493624
module module_0 #(
    parameter id_2 = 32'd23
) ();
  wire id_1;
  wire _id_2;
  wire ["" : id_2] id_3;
  assign module_1.id_14 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd40,
    parameter id_7 = 32'd34,
    parameter id_8 = 32'd47
) (
    output wand id_0,
    input supply1 id_1,
    output wor id_2,
    input wor _id_3,
    input supply0 void id_4,
    input tri1 id_5,
    output logic id_6,
    input tri0 _id_7,
    input supply0 _id_8,
    input uwire id_9,
    input tri1 id_10,
    output wand id_11[id_7  .  id_8 : id_3],
    input uwire id_12
);
  logic id_14;
  logic id_15;
  generate
    assign id_0 = id_3 ? id_10 : -1 == id_4;
    int id_16;
  endgenerate
  module_0 modCall_1 ();
  supply1 [1 'b0 *  -1 : -1] id_17, id_18, id_19;
  assign id_14 = -1;
  always id_6 = id_19;
  assign id_19 = (-1 - -1);
endmodule
