

================================================================
== Vitis HLS Report for 'seq_align_Pipeline_VITIS_LOOP_76_1'
================================================================
* Date:           Fri Apr  7 04:48:38 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        local_seq_align
* Solution:       local_seq_align_cpp_u250 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.027 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_76_1  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %reference_string_comp, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.46ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_1 = load i11 %i" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 9 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.79ns)   --->   "%icmp_ln76 = icmp_eq  i11 %i_1, i11 1024" [../src/local_seq_align_cpp/seq_align.cpp:76]   --->   Operation 11 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.96ns)   --->   "%add_ln76 = add i11 %i_1, i11 1" [../src/local_seq_align_cpp/seq_align.cpp:76]   --->   Operation 13 'add' 'add_ln76' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %for.inc.split, void %for.body19.preheader.exitStub" [../src/local_seq_align_cpp/seq_align.cpp:76]   --->   Operation 14 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_cast37 = zext i11 %i_1" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 15 'zext' 'i_cast37' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %i_1, i32 4, i32 9" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 16 'partselect' 'lshr_ln' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%reference_string_comp_addr = getelementptr i2 %reference_string_comp, i64 0, i64 %i_cast37" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 17 'getelementptr' 'reference_string_comp_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (1.29ns)   --->   "%reference_string_comp_load = load i10 %reference_string_comp_addr" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 18 'load' 'reference_string_comp_load' <Predicate = (!icmp_ln76)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 1024> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i11 %i_1" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 19 'trunc' 'trunc_ln78' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.39ns)   --->   "%switch_ln78 = switch i4 %trunc_ln78, void %arrayidx11.case.15, i4 0, void %arrayidx11.case.0, i4 1, void %arrayidx11.case.1, i4 2, void %arrayidx11.case.2, i4 3, void %arrayidx11.case.3, i4 4, void %arrayidx11.case.4, i4 5, void %arrayidx11.case.5, i4 6, void %arrayidx11.case.6, i4 7, void %arrayidx11.case.7, i4 8, void %arrayidx11.case.8, i4 9, void %arrayidx11.case.9, i4 10, void %arrayidx11.case.10, i4 11, void %arrayidx11.case.11, i4 12, void %arrayidx11.case.12, i4 13, void %arrayidx11.case.13, i4 14, void %arrayidx11.case.14" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 20 'switch' 'switch_ln78' <Predicate = (!icmp_ln76)> <Delay = 0.39>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln76 = store i11 %add_ln76, i11 %i" [../src/local_seq_align_cpp/seq_align.cpp:76]   --->   Operation 21 'store' 'store_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.inc" [../src/local_seq_align_cpp/seq_align.cpp:76]   --->   Operation 22 'br' 'br_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 74 'ret' 'ret_ln0' <Predicate = (icmp_ln76)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../src/local_seq_align_cpp/seq_align.cpp:76]   --->   Operation 23 'specloopname' 'specloopname_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i6 %lshr_ln" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 24 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%local_reference_V_addr = getelementptr i2 %local_reference_V, i64 0, i64 %zext_ln78" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 25 'getelementptr' 'local_reference_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%local_reference_V_1_addr = getelementptr i2 %local_reference_V_1, i64 0, i64 %zext_ln78" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 26 'getelementptr' 'local_reference_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%local_reference_V_2_addr = getelementptr i2 %local_reference_V_2, i64 0, i64 %zext_ln78" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 27 'getelementptr' 'local_reference_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%local_reference_V_3_addr = getelementptr i2 %local_reference_V_3, i64 0, i64 %zext_ln78" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 28 'getelementptr' 'local_reference_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%local_reference_V_4_addr = getelementptr i2 %local_reference_V_4, i64 0, i64 %zext_ln78" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 29 'getelementptr' 'local_reference_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%local_reference_V_5_addr = getelementptr i2 %local_reference_V_5, i64 0, i64 %zext_ln78" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 30 'getelementptr' 'local_reference_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%local_reference_V_6_addr = getelementptr i2 %local_reference_V_6, i64 0, i64 %zext_ln78" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 31 'getelementptr' 'local_reference_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%local_reference_V_7_addr = getelementptr i2 %local_reference_V_7, i64 0, i64 %zext_ln78" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 32 'getelementptr' 'local_reference_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%local_reference_V_8_addr = getelementptr i2 %local_reference_V_8, i64 0, i64 %zext_ln78" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 33 'getelementptr' 'local_reference_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%local_reference_V_9_addr = getelementptr i2 %local_reference_V_9, i64 0, i64 %zext_ln78" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 34 'getelementptr' 'local_reference_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%local_reference_V_10_addr = getelementptr i2 %local_reference_V_10, i64 0, i64 %zext_ln78" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 35 'getelementptr' 'local_reference_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%local_reference_V_11_addr = getelementptr i2 %local_reference_V_11, i64 0, i64 %zext_ln78" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 36 'getelementptr' 'local_reference_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%local_reference_V_12_addr = getelementptr i2 %local_reference_V_12, i64 0, i64 %zext_ln78" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 37 'getelementptr' 'local_reference_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%local_reference_V_13_addr = getelementptr i2 %local_reference_V_13, i64 0, i64 %zext_ln78" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 38 'getelementptr' 'local_reference_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%local_reference_V_14_addr = getelementptr i2 %local_reference_V_14, i64 0, i64 %zext_ln78" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 39 'getelementptr' 'local_reference_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%local_reference_V_15_addr = getelementptr i2 %local_reference_V_15, i64 0, i64 %zext_ln78" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 40 'getelementptr' 'local_reference_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/2] (1.29ns)   --->   "%reference_string_comp_load = load i10 %reference_string_comp_addr" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 41 'load' 'reference_string_comp_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 1024> <RAM>
ST_2 : Operation 42 [1/1] (0.73ns)   --->   "%store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_14_addr" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 42 'store' 'store_ln78' <Predicate = (trunc_ln78 == 14)> <Delay = 0.73> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 64> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx11.exit" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 43 'br' 'br_ln78' <Predicate = (trunc_ln78 == 14)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.73ns)   --->   "%store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_13_addr" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 44 'store' 'store_ln78' <Predicate = (trunc_ln78 == 13)> <Delay = 0.73> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 64> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx11.exit" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 45 'br' 'br_ln78' <Predicate = (trunc_ln78 == 13)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.73ns)   --->   "%store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_12_addr" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 46 'store' 'store_ln78' <Predicate = (trunc_ln78 == 12)> <Delay = 0.73> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 64> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx11.exit" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 47 'br' 'br_ln78' <Predicate = (trunc_ln78 == 12)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.73ns)   --->   "%store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_11_addr" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 48 'store' 'store_ln78' <Predicate = (trunc_ln78 == 11)> <Delay = 0.73> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 64> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx11.exit" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 49 'br' 'br_ln78' <Predicate = (trunc_ln78 == 11)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.73ns)   --->   "%store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_10_addr" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 50 'store' 'store_ln78' <Predicate = (trunc_ln78 == 10)> <Delay = 0.73> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 64> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx11.exit" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 51 'br' 'br_ln78' <Predicate = (trunc_ln78 == 10)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.73ns)   --->   "%store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_9_addr" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 52 'store' 'store_ln78' <Predicate = (trunc_ln78 == 9)> <Delay = 0.73> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 64> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx11.exit" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 53 'br' 'br_ln78' <Predicate = (trunc_ln78 == 9)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.73ns)   --->   "%store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_8_addr" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 54 'store' 'store_ln78' <Predicate = (trunc_ln78 == 8)> <Delay = 0.73> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 64> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx11.exit" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 55 'br' 'br_ln78' <Predicate = (trunc_ln78 == 8)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.73ns)   --->   "%store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_7_addr" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 56 'store' 'store_ln78' <Predicate = (trunc_ln78 == 7)> <Delay = 0.73> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 64> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx11.exit" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 57 'br' 'br_ln78' <Predicate = (trunc_ln78 == 7)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.73ns)   --->   "%store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_6_addr" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 58 'store' 'store_ln78' <Predicate = (trunc_ln78 == 6)> <Delay = 0.73> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 64> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx11.exit" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 59 'br' 'br_ln78' <Predicate = (trunc_ln78 == 6)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.73ns)   --->   "%store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_5_addr" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 60 'store' 'store_ln78' <Predicate = (trunc_ln78 == 5)> <Delay = 0.73> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 64> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx11.exit" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 61 'br' 'br_ln78' <Predicate = (trunc_ln78 == 5)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.73ns)   --->   "%store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_4_addr" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 62 'store' 'store_ln78' <Predicate = (trunc_ln78 == 4)> <Delay = 0.73> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 64> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx11.exit" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 63 'br' 'br_ln78' <Predicate = (trunc_ln78 == 4)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.73ns)   --->   "%store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_3_addr" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 64 'store' 'store_ln78' <Predicate = (trunc_ln78 == 3)> <Delay = 0.73> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 64> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx11.exit" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 65 'br' 'br_ln78' <Predicate = (trunc_ln78 == 3)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.73ns)   --->   "%store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_2_addr" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 66 'store' 'store_ln78' <Predicate = (trunc_ln78 == 2)> <Delay = 0.73> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 64> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx11.exit" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 67 'br' 'br_ln78' <Predicate = (trunc_ln78 == 2)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.73ns)   --->   "%store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_1_addr" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 68 'store' 'store_ln78' <Predicate = (trunc_ln78 == 1)> <Delay = 0.73> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 64> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx11.exit" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 69 'br' 'br_ln78' <Predicate = (trunc_ln78 == 1)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.73ns)   --->   "%store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_addr" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 70 'store' 'store_ln78' <Predicate = (trunc_ln78 == 0)> <Delay = 0.73> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 64> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx11.exit" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 71 'br' 'br_ln78' <Predicate = (trunc_ln78 == 0)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.73ns)   --->   "%store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_15_addr" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 72 'store' 'store_ln78' <Predicate = (trunc_ln78 == 15)> <Delay = 0.73> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 64> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx11.exit" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 73 'br' 'br_ln78' <Predicate = (trunc_ln78 == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.42ns
The critical path consists of the following:
	'alloca' operation ('i') [18]  (0 ns)
	'load' operation ('i', ../src/local_seq_align_cpp/seq_align.cpp:78) on local variable 'i' [23]  (0 ns)
	'add' operation ('add_ln76', ../src/local_seq_align_cpp/seq_align.cpp:76) [27]  (0.965 ns)
	'store' operation ('store_ln76', ../src/local_seq_align_cpp/seq_align.cpp:76) of variable 'add_ln76', ../src/local_seq_align_cpp/seq_align.cpp:76 on local variable 'i' [103]  (0.46 ns)

 <State 2>: 2.03ns
The critical path consists of the following:
	'load' operation ('reference_string_comp_load', ../src/local_seq_align_cpp/seq_align.cpp:78) on array 'reference_string_comp' [51]  (1.3 ns)
	'store' operation ('store_ln78', ../src/local_seq_align_cpp/seq_align.cpp:78) of variable 'reference_string_comp_load', ../src/local_seq_align_cpp/seq_align.cpp:78 on array 'local_reference_V_2' [91]  (0.73 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
