{"analysis_type":"chronological_peripheral_access_sequence","chronological_sequence":[{"access_type":"function_call_write","address":"0x40000070","basic_block_id":"BOARD_InitPins_BB_97475583010816","bits_modified":[],"call_stack":"BOARD_InitPins","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":2,"peripheral_name":"RSTCTL","purpose":"Clear peripheral reset","register_name":"PRSTCTL_CLR","sequence_number":0,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPins","line":64}},{"access_type":"function_call_write","address":"0x4000407C","basic_block_id":"BOARD_InitPins_BB_97475583010816","bits_modified":[],"call_stack":"BOARD_InitPins","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":4,"peripheral_name":"IOPCTL0","purpose":"Pin mux configuration for port 0 pin 31","register_name":"PIO0_31","sequence_number":1,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPins","line":81}},{"access_type":"function_call_write","address":"0x40004080","basic_block_id":"BOARD_InitPins_BB_97475583010816","bits_modified":[],"call_stack":"BOARD_InitPins","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":6,"peripheral_name":"IOPCTL0","purpose":"Pin mux configuration for port 1 pin 0","register_name":"PIO1_0","sequence_number":2,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPins","line":98}},{"access_type":"function_call_write","address":"0x40000070","basic_block_id":"BOARD_InitPsRamPins_Xspi1_BB_97475583011456","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi1","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":21,"peripheral_name":"RSTCTL","purpose":"Clear peripheral reset","register_name":"PRSTCTL_CLR","sequence_number":3,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":543}},{"access_type":"function_call_write","address":"0x400A5080","basic_block_id":"BOARD_InitPsRamPins_Xspi1_BB_97475583011456","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi1","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":23,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 5 pin 0","register_name":"PIO5_0","sequence_number":4,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":560}},{"access_type":"function_call_write","address":"0x400A5084","basic_block_id":"BOARD_InitPsRamPins_Xspi1_BB_97475583011456","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi1","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":25,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 5 pin 1","register_name":"PIO5_1","sequence_number":5,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":577}},{"access_type":"function_call_write","address":"0x400A50A8","basic_block_id":"BOARD_InitPsRamPins_Xspi1_BB_97475583011456","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi1","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":27,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 5 pin 10","register_name":"PIO5_10","sequence_number":6,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":594}},{"access_type":"function_call_write","address":"0x400A50AC","basic_block_id":"BOARD_InitPsRamPins_Xspi1_BB_97475583011456","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi1","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":29,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 5 pin 11","register_name":"PIO5_11","sequence_number":7,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":611}},{"access_type":"function_call_write","address":"0x400A50B0","basic_block_id":"BOARD_InitPsRamPins_Xspi1_BB_97475583011456","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi1","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":31,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 5 pin 12","register_name":"PIO5_12","sequence_number":8,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":628}},{"access_type":"function_call_write","address":"0x400A50B4","basic_block_id":"BOARD_InitPsRamPins_Xspi1_BB_97475583011456","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi1","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":33,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 5 pin 13","register_name":"PIO5_13","sequence_number":9,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":645}},{"access_type":"function_call_write","address":"0x400A50B8","basic_block_id":"BOARD_InitPsRamPins_Xspi1_BB_97475583011456","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi1","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":35,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 5 pin 14","register_name":"PIO5_14","sequence_number":10,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":662}},{"access_type":"function_call_write","address":"0x400A50BC","basic_block_id":"BOARD_InitPsRamPins_Xspi1_BB_97475583011456","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi1","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":37,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 5 pin 15","register_name":"PIO5_15","sequence_number":11,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":679}},{"access_type":"function_call_write","address":"0x400A50C0","basic_block_id":"BOARD_InitPsRamPins_Xspi1_BB_97475583011456","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi1","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":39,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 5 pin 16","register_name":"PIO5_16","sequence_number":12,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":696}},{"access_type":"function_call_write","address":"0x400A50C4","basic_block_id":"BOARD_InitPsRamPins_Xspi1_BB_97475583011456","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi1","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":41,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 5 pin 17","register_name":"PIO5_17","sequence_number":13,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":713}},{"access_type":"function_call_write","address":"0x400A50C8","basic_block_id":"BOARD_InitPsRamPins_Xspi1_BB_97475583011456","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi1","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":43,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 5 pin 18","register_name":"PIO5_18","sequence_number":14,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":730}},{"access_type":"function_call_write","address":"0x400A50CC","basic_block_id":"BOARD_InitPsRamPins_Xspi1_BB_97475583011456","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi1","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":45,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 5 pin 19","register_name":"PIO5_19","sequence_number":15,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":747}},{"access_type":"function_call_write","address":"0x400A5088","basic_block_id":"BOARD_InitPsRamPins_Xspi1_BB_97475583011456","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi1","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":47,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 5 pin 2","register_name":"PIO5_2","sequence_number":16,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":764}},{"access_type":"function_call_write","address":"0x400A50D0","basic_block_id":"BOARD_InitPsRamPins_Xspi1_BB_97475583011456","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi1","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":49,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 5 pin 20","register_name":"PIO5_20","sequence_number":17,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":781}},{"access_type":"function_call_write","address":"0x400A508C","basic_block_id":"BOARD_InitPsRamPins_Xspi1_BB_97475583011456","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi1","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":51,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 5 pin 3","register_name":"PIO5_3","sequence_number":18,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":798}},{"access_type":"function_call_write","address":"0x400A5090","basic_block_id":"BOARD_InitPsRamPins_Xspi1_BB_97475583011456","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi1","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":53,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 5 pin 4","register_name":"PIO5_4","sequence_number":19,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":815}},{"access_type":"function_call_write","address":"0x400A5094","basic_block_id":"BOARD_InitPsRamPins_Xspi1_BB_97475583011456","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi1","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":55,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 5 pin 5","register_name":"PIO5_5","sequence_number":20,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":832}},{"access_type":"function_call_write","address":"0x400A5098","basic_block_id":"BOARD_InitPsRamPins_Xspi1_BB_97475583011456","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi1","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":57,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 5 pin 6","register_name":"PIO5_6","sequence_number":21,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":849}},{"access_type":"function_call_write","address":"0x400A509C","basic_block_id":"BOARD_InitPsRamPins_Xspi1_BB_97475583011456","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi1","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":59,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 5 pin 7","register_name":"PIO5_7","sequence_number":22,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":866}},{"access_type":"function_call_write","address":"0x400A50A0","basic_block_id":"BOARD_InitPsRamPins_Xspi1_BB_97475583011456","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi1","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":61,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 5 pin 8","register_name":"PIO5_8","sequence_number":23,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":883}},{"access_type":"function_call_write","address":"0x400A50A4","basic_block_id":"BOARD_InitPsRamPins_Xspi1_BB_97475583011456","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi1","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":63,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 5 pin 9","register_name":"PIO5_9","sequence_number":24,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":900}},{"access_type":"function_call_write","address":"0x40000070","basic_block_id":"BOARD_InitPsRamPins_Xspi2_BB_97475583143296","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi2","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":21,"peripheral_name":"RSTCTL","purpose":"Clear peripheral reset","register_name":"PRSTCTL_CLR","sequence_number":25,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":142}},{"access_type":"function_call_write","address":"0x400A5000","basic_block_id":"BOARD_InitPsRamPins_Xspi2_BB_97475583143296","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi2","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":23,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 4 pin 0","register_name":"PIO4_0","sequence_number":26,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":159}},{"access_type":"function_call_write","address":"0x400A5004","basic_block_id":"BOARD_InitPsRamPins_Xspi2_BB_97475583143296","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi2","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":25,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 4 pin 1","register_name":"PIO4_1","sequence_number":27,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":176}},{"access_type":"function_call_write","address":"0x400A5028","basic_block_id":"BOARD_InitPsRamPins_Xspi2_BB_97475583143296","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi2","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":27,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 4 pin 10","register_name":"PIO4_10","sequence_number":28,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":193}},{"access_type":"function_call_write","address":"0x400A502C","basic_block_id":"BOARD_InitPsRamPins_Xspi2_BB_97475583143296","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi2","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":29,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 4 pin 11","register_name":"PIO4_11","sequence_number":29,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":210}},{"access_type":"function_call_write","address":"0x400A5030","basic_block_id":"BOARD_InitPsRamPins_Xspi2_BB_97475583143296","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi2","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":31,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 4 pin 12","register_name":"PIO4_12","sequence_number":30,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":227}},{"access_type":"function_call_write","address":"0x400A5034","basic_block_id":"BOARD_InitPsRamPins_Xspi2_BB_97475583143296","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi2","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":33,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 4 pin 13","register_name":"PIO4_13","sequence_number":31,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":244}},{"access_type":"function_call_write","address":"0x400A5038","basic_block_id":"BOARD_InitPsRamPins_Xspi2_BB_97475583143296","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi2","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":35,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 4 pin 14","register_name":"PIO4_14","sequence_number":32,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":261}},{"access_type":"function_call_write","address":"0x400A503C","basic_block_id":"BOARD_InitPsRamPins_Xspi2_BB_97475583143296","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi2","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":37,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 4 pin 15","register_name":"PIO4_15","sequence_number":33,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":278}},{"access_type":"function_call_write","address":"0x400A5040","basic_block_id":"BOARD_InitPsRamPins_Xspi2_BB_97475583143296","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi2","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":39,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 4 pin 16","register_name":"PIO4_16","sequence_number":34,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":295}},{"access_type":"function_call_write","address":"0x400A5044","basic_block_id":"BOARD_InitPsRamPins_Xspi2_BB_97475583143296","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi2","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":41,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 4 pin 17","register_name":"PIO4_17","sequence_number":35,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":312}},{"access_type":"function_call_write","address":"0x400A5048","basic_block_id":"BOARD_InitPsRamPins_Xspi2_BB_97475583143296","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi2","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":43,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 4 pin 18","register_name":"PIO4_18","sequence_number":36,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":329}},{"access_type":"function_call_write","address":"0x400A504C","basic_block_id":"BOARD_InitPsRamPins_Xspi2_BB_97475583143296","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi2","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":45,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 4 pin 19","register_name":"PIO4_19","sequence_number":37,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":346}},{"access_type":"function_call_write","address":"0x400A5008","basic_block_id":"BOARD_InitPsRamPins_Xspi2_BB_97475583143296","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi2","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":47,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 4 pin 2","register_name":"PIO4_2","sequence_number":38,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":363}},{"access_type":"function_call_write","address":"0x400A5050","basic_block_id":"BOARD_InitPsRamPins_Xspi2_BB_97475583143296","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi2","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":49,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 4 pin 20","register_name":"PIO4_20","sequence_number":39,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":380}},{"access_type":"function_call_write","address":"0x400A500C","basic_block_id":"BOARD_InitPsRamPins_Xspi2_BB_97475583143296","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi2","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":51,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 4 pin 3","register_name":"PIO4_3","sequence_number":40,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":397}},{"access_type":"function_call_write","address":"0x400A5010","basic_block_id":"BOARD_InitPsRamPins_Xspi2_BB_97475583143296","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi2","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":53,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 4 pin 4","register_name":"PIO4_4","sequence_number":41,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":414}},{"access_type":"function_call_write","address":"0x400A5014","basic_block_id":"BOARD_InitPsRamPins_Xspi2_BB_97475583143296","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi2","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":55,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 4 pin 5","register_name":"PIO4_5","sequence_number":42,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":431}},{"access_type":"function_call_write","address":"0x400A5018","basic_block_id":"BOARD_InitPsRamPins_Xspi2_BB_97475583143296","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi2","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":57,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 4 pin 6","register_name":"PIO4_6","sequence_number":43,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":448}},{"access_type":"function_call_write","address":"0x400A501C","basic_block_id":"BOARD_InitPsRamPins_Xspi2_BB_97475583143296","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi2","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":59,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 4 pin 7","register_name":"PIO4_7","sequence_number":44,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":465}},{"access_type":"function_call_write","address":"0x400A5020","basic_block_id":"BOARD_InitPsRamPins_Xspi2_BB_97475583143296","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi2","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":61,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 4 pin 8","register_name":"PIO4_8","sequence_number":45,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":482}},{"access_type":"function_call_write","address":"0x400A5024","basic_block_id":"BOARD_InitPsRamPins_Xspi2_BB_97475583143296","bits_modified":[],"call_stack":"BOARD_InitPsRamPins_Xspi2","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":63,"peripheral_name":"IOPCTL2","purpose":"Pin mux configuration for port 4 pin 9","register_name":"PIO4_9","sequence_number":46,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":499}}],"description":"Peripheral register accesses in chronological execution order","execution_phase_summary":{"board_init":47},"total_accesses":47}
