.\"t
.\" Automatically generated by Pandoc 1.16.0.2
.\"
.TH "CLR \- Clear Register \- \- AVR Assembler" "" "" "" ""
.hy
.SH AVR Assembler Instructions
.SS CLR \- Clear Register
.SS  () Description:
.PP
Clears a register.
This instruction performs an Exclusive OR between a register and itself.
This will clear all bits in the register.
.PP
Operation:
.PP
Rd ← Rd [+] Rd
.PP
Syntax: Operands: Program Counter:
.PP
CLR Rd 0 ≤ d ≤ 31 PC ← PC + 1
.PP
16\-bit Opcode: (see EOR Rd,Rd)
.PP
.TS
tab(@);
l l l l.
T{
.PP
0010
T}@T{
.PP
01dd
T}@T{
.PP
dddd
T}@T{
.PP
dddd
T}
.TE
.SS  () Status Register (SREG) and Boolean Formula:
.PP
.TS
tab(@);
l l l l l l l l.
T{
.PP
I
T}@T{
.PP
T
T}@T{
.PP
H
T}@T{
.PP
S
T}@T{
.PP
V
T}@T{
.PP
N
T}@T{
.PP
Z
T}@T{
.PP
C
T}
_
T{
.PP
\-
T}@T{
.PP
\-
T}@T{
.PP
\-
T}@T{
.PP
0
T}@T{
.PP
0
T}@T{
.PP
0
T}@T{
.PP
1
T}@T{
.PP
\-
T}
.TE
.PP
S: 0 Cleared
.PP
V:0 Cleared
.PP
N:0 Cleared
.PP
Z:1 Set
.PP
R (Result) equals Rd after the operation.
.PP
Example:
.IP
.nf
\f[C]
clr\ r18\ ;\ clear\ r18
loop:\ inc\ r18\ ;\ increase\ r18
\&...
cpi\ r18,\ $50\ ;\ Compare\ r18\ to\ $50
brne\ loop
\f[]
.fi
.PP
.PP
Words: 1 (2 bytes)
.PP
Cycles: 1
