#if !defined(_greenland_MASK_HEADER)
#define _greenland_MASK_HEADER
/*
*	greenland_mask.h
*
*	Register Spec Release:  <unknown>
*
*
*	 (c) 2000 ATI Technologies Inc.  (unpublished)
*
*	 All rights reserved.  This notice is intended as a precaution against
*	 inadvertent publication and does not imply publication or any waiver
*	 of confidentiality.  The year included in the foregoing notice is the
*	 year of creation of the work.
*
*/

namespace pm4_profile {
namespace gfx9 {

// ATC_ATS_CNTL
#define ATC_ATS_CNTL__DISABLE_ATC_MASK 0x00000001L
#define ATC_ATS_CNTL__DISABLE_PRI_MASK 0x00000002L
#define ATC_ATS_CNTL__DISABLE_PASID_MASK 0x00000004L
#define ATC_ATS_CNTL__CREDITS_ATS_RPB_MASK 0x00003f00L
#define ATC_ATS_CNTL__DEBUG_ECO_MASK 0x000f0000L
#define ATC_ATS_CNTL__INVALIDATION_LOG_KEEP_ORDER_MASK 0x00100000L
#define ATC_ATS_CNTL__TRANS_LOG_KEEP_ORDER_MASK 0x00200000L
#define ATC_ATS_CNTL__TRANS_EXE_RETURN_MASK 0x00c00000L

// ATC_ATS_DEBUG
#define ATC_ATS_DEBUG__INVALIDATE_ALL_MASK 0x00000001L
#define ATC_ATS_DEBUG__IDENT_RETURN_MASK 0x00000002L
#define ATC_ATS_DEBUG__ADDRESS_TRANSLATION_REQUEST_WRITE_PERMS_MASK 0x00000004L
#define ATC_ATS_DEBUG__PAGE_REQUESTS_USE_RELAXED_ORDERING_MASK 0x00000020L
#define ATC_ATS_DEBUG__PRIV_BIT_MASK 0x00000040L
#define ATC_ATS_DEBUG__EXE_BIT_MASK 0x00000080L
#define ATC_ATS_DEBUG__PAGE_REQUEST_PERMS_MASK 0x00000100L
#define ATC_ATS_DEBUG__UNTRANSLATED_ONLY_REQUESTS_CARRY_SIZE_MASK 0x00000200L
#define ATC_ATS_DEBUG__NUM_REQUESTS_AT_ERR_MASK 0x00003c00L
#define ATC_ATS_DEBUG__DISALLOW_ERR_TO_DONE_MASK 0x00004000L
#define ATC_ATS_DEBUG__IGNORE_FED_MASK 0x00008000L
#define ATC_ATS_DEBUG__INVALIDATION_REQUESTS_DISALLOWED_WHEN_ATC_IS_DISABLED_MASK 0x00010000L
#define ATC_ATS_DEBUG__DEBUG_BUS_SELECT_MASK 0x00020000L
#define ATC_ATS_DEBUG__DISABLE_INVALIDATE_PER_DOMAIN_MASK 0x00040000L
#define ATC_ATS_DEBUG__DISABLE_VMID0_PASID_MAPPING_MASK 0x00080000L
#define ATC_ATS_DEBUG__DISABLE_INVALIDATION_ON_WORLD_SWITCH_MASK 0x00100000L
#define ATC_ATS_DEBUG__ENABLE_INVALIDATION_ON_VIRTUALIZATION_ENTRY_AND_EXIT_MASK 0x00200000L
#define ATC_ATS_DEBUG__DISABLE_MULTIPLE_INVALIDATIONS_MASK 0x00400000L
#define ATC_ATS_DEBUG__DROP_PAGE_REQUEST_WHEN_FULL_MASK 0x00800000L
#define ATC_ATS_DEBUG__EFFECTIVE_TRANS_WORK_QUEUE_SIZE_MASK 0x07000000L
#define ATC_ATS_DEBUG__EFFECTIVE_PR_WORK_QUEUE_SIZE_MASK 0x78000000L
#define ATC_ATS_DEBUG__DISABLE_VMID16_PASID_MAPPING_MASK 0x80000000L

// ATC_ATS_FAULT_DEBUG
#define ATC_ATS_FAULT_DEBUG__ALLOW_SUBSEQUENT_FAULT_STATUS_ADDR_UPDATES_MASK 0x00000001L
#define ATC_ATS_FAULT_DEBUG__CLEAR_FAULT_STATUS_ADDR_MASK 0x00000002L

// ATC_ATS_STATUS
#define ATC_ATS_STATUS__BUSY_MASK 0x00000001L
#define ATC_ATS_STATUS__CRASHED_MASK 0x00000002L
#define ATC_ATS_STATUS__DEADLOCK_DETECTION_MASK 0x00000004L
#define ATC_ATS_STATUS__FLUSH_INVALIDATION_OUTSTANDING_MASK 0x00000038L
#define ATC_ATS_STATUS__NONFLUSH_INVALIDATION_OUTSTANDING_MASK 0x000001c0L

// ATC_ATS_FAULT_CNTL
#define ATC_ATS_FAULT_CNTL__FAULT_REGISTER_LOG_MASK 0x000001ffL
#define ATC_ATS_FAULT_CNTL__FAULT_INTERRUPT_TABLE_MASK 0x0007fc00L
#define ATC_ATS_FAULT_CNTL__FAULT_CRASH_TABLE_MASK 0x1ff00000L

// ATC_ATS_FAULT_STATUS_INFO
#define ATC_ATS_FAULT_STATUS_INFO__FAULT_TYPE_MASK 0x000001ffL
#define ATC_ATS_FAULT_STATUS_INFO__VMID_MASK 0x00007c00L
#define ATC_ATS_FAULT_STATUS_INFO__EXTRA_INFO_MASK 0x00008000L
#define ATC_ATS_FAULT_STATUS_INFO__EXTRA_INFO2_MASK 0x00010000L
#define ATC_ATS_FAULT_STATUS_INFO__INVALIDATION_MASK 0x00020000L
#define ATC_ATS_FAULT_STATUS_INFO__PAGE_REQUEST_MASK 0x00040000L
#define ATC_ATS_FAULT_STATUS_INFO__STATUS_MASK 0x00f80000L
#define ATC_ATS_FAULT_STATUS_INFO__PAGE_ADDR_HIGH_MASK 0x0f000000L

// ATC_ATS_FAULT_STATUS_ADDR
#define ATC_ATS_FAULT_STATUS_ADDR__PAGE_ADDR_MASK 0xffffffffL

// ATC_ATS_DEFAULT_PAGE_LOW
#define ATC_ATS_DEFAULT_PAGE_LOW__DEFAULT_PAGE_MASK 0xffffffffL

// ATC_TRANS_FAULT_RSPCNTRL
#define ATC_TRANS_FAULT_RSPCNTRL__VMID0_MASK 0x00000001L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID1_MASK 0x00000002L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID2_MASK 0x00000004L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID3_MASK 0x00000008L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID4_MASK 0x00000010L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID5_MASK 0x00000020L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID6_MASK 0x00000040L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID7_MASK 0x00000080L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID8_MASK 0x00000100L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID9_MASK 0x00000200L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID10_MASK 0x00000400L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID11_MASK 0x00000800L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID12_MASK 0x00001000L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID13_MASK 0x00002000L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID14_MASK 0x00004000L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID15_MASK 0x00008000L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID16_MASK 0x00010000L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID17_MASK 0x00020000L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID18_MASK 0x00040000L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID19_MASK 0x00080000L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID20_MASK 0x00100000L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID21_MASK 0x00200000L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID22_MASK 0x00400000L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID23_MASK 0x00800000L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID24_MASK 0x01000000L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID25_MASK 0x02000000L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID26_MASK 0x04000000L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID27_MASK 0x08000000L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID28_MASK 0x10000000L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID29_MASK 0x20000000L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID30_MASK 0x40000000L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID31_MASK 0x80000000L

// ATC_ATS_FAULT_STATUS_INFO2
#define ATC_ATS_FAULT_STATUS_INFO2__VF_MASK 0x00000001L
#define ATC_ATS_FAULT_STATUS_INFO2__VFID_MASK 0x0000001eL
#define ATC_ATS_FAULT_STATUS_INFO2__MMHUB_INV_VMID_MASK 0x00003e00L

// ATHUB_MISC_CNTL
#define ATHUB_MISC_CNTL__CG_OFFDLY_MASK 0x00000fc0L
#define ATHUB_MISC_CNTL__CG_ENABLE_MASK 0x00040000L
#define ATHUB_MISC_CNTL__CG_MEM_LS_ENABLE_MASK 0x00080000L
#define ATHUB_MISC_CNTL__PG_ENABLE_MASK 0x00100000L
#define ATHUB_MISC_CNTL__PG_OFFDLY_MASK 0x07e00000L
#define ATHUB_MISC_CNTL__CG_STATUS_MASK 0x08000000L
#define ATHUB_MISC_CNTL__PG_STATUS_MASK 0x10000000L

// ATC_VMID_PASID_MAPPING_UPDATE_STATUS
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID0_REMAPPING_FINISHED_MASK 0x00000001L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID1_REMAPPING_FINISHED_MASK 0x00000002L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID2_REMAPPING_FINISHED_MASK 0x00000004L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID3_REMAPPING_FINISHED_MASK 0x00000008L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID4_REMAPPING_FINISHED_MASK 0x00000010L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID5_REMAPPING_FINISHED_MASK 0x00000020L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID6_REMAPPING_FINISHED_MASK 0x00000040L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID7_REMAPPING_FINISHED_MASK 0x00000080L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID8_REMAPPING_FINISHED_MASK 0x00000100L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID9_REMAPPING_FINISHED_MASK 0x00000200L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID10_REMAPPING_FINISHED_MASK 0x00000400L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID11_REMAPPING_FINISHED_MASK 0x00000800L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID12_REMAPPING_FINISHED_MASK 0x00001000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID13_REMAPPING_FINISHED_MASK 0x00002000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID14_REMAPPING_FINISHED_MASK 0x00004000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID15_REMAPPING_FINISHED_MASK 0x00008000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID16_REMAPPING_FINISHED_MASK 0x00010000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID17_REMAPPING_FINISHED_MASK 0x00020000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID18_REMAPPING_FINISHED_MASK 0x00040000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID19_REMAPPING_FINISHED_MASK 0x00080000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID20_REMAPPING_FINISHED_MASK 0x00100000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID21_REMAPPING_FINISHED_MASK 0x00200000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID22_REMAPPING_FINISHED_MASK 0x00400000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID23_REMAPPING_FINISHED_MASK 0x00800000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID24_REMAPPING_FINISHED_MASK 0x01000000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID25_REMAPPING_FINISHED_MASK 0x02000000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID26_REMAPPING_FINISHED_MASK 0x04000000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID27_REMAPPING_FINISHED_MASK 0x08000000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID28_REMAPPING_FINISHED_MASK 0x10000000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID29_REMAPPING_FINISHED_MASK 0x20000000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID30_REMAPPING_FINISHED_MASK 0x40000000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID31_REMAPPING_FINISHED_MASK 0x80000000L

// ATC_VMID0_PASID_MAPPING
#define ATC_VMID0_PASID_MAPPING__PASID_MASK 0x0000ffffL
#define ATC_VMID0_PASID_MAPPING__NO_INVALIDATION_MASK 0x40000000L
#define ATC_VMID0_PASID_MAPPING__VALID_MASK 0x80000000L

// ATC_VMID1_PASID_MAPPING
#define ATC_VMID1_PASID_MAPPING__PASID_MASK 0x0000ffffL
#define ATC_VMID1_PASID_MAPPING__NO_INVALIDATION_MASK 0x40000000L
#define ATC_VMID1_PASID_MAPPING__VALID_MASK 0x80000000L

// ATC_VMID2_PASID_MAPPING
#define ATC_VMID2_PASID_MAPPING__PASID_MASK 0x0000ffffL
#define ATC_VMID2_PASID_MAPPING__NO_INVALIDATION_MASK 0x40000000L
#define ATC_VMID2_PASID_MAPPING__VALID_MASK 0x80000000L

// ATC_VMID3_PASID_MAPPING
#define ATC_VMID3_PASID_MAPPING__PASID_MASK 0x0000ffffL
#define ATC_VMID3_PASID_MAPPING__NO_INVALIDATION_MASK 0x40000000L
#define ATC_VMID3_PASID_MAPPING__VALID_MASK 0x80000000L

// ATC_VMID4_PASID_MAPPING
#define ATC_VMID4_PASID_MAPPING__PASID_MASK 0x0000ffffL
#define ATC_VMID4_PASID_MAPPING__NO_INVALIDATION_MASK 0x40000000L
#define ATC_VMID4_PASID_MAPPING__VALID_MASK 0x80000000L

// ATC_VMID5_PASID_MAPPING
#define ATC_VMID5_PASID_MAPPING__PASID_MASK 0x0000ffffL
#define ATC_VMID5_PASID_MAPPING__NO_INVALIDATION_MASK 0x40000000L
#define ATC_VMID5_PASID_MAPPING__VALID_MASK 0x80000000L

// ATC_VMID6_PASID_MAPPING
#define ATC_VMID6_PASID_MAPPING__PASID_MASK 0x0000ffffL
#define ATC_VMID6_PASID_MAPPING__NO_INVALIDATION_MASK 0x40000000L
#define ATC_VMID6_PASID_MAPPING__VALID_MASK 0x80000000L

// ATC_VMID7_PASID_MAPPING
#define ATC_VMID7_PASID_MAPPING__PASID_MASK 0x0000ffffL
#define ATC_VMID7_PASID_MAPPING__NO_INVALIDATION_MASK 0x40000000L
#define ATC_VMID7_PASID_MAPPING__VALID_MASK 0x80000000L

// ATC_VMID8_PASID_MAPPING
#define ATC_VMID8_PASID_MAPPING__PASID_MASK 0x0000ffffL
#define ATC_VMID8_PASID_MAPPING__NO_INVALIDATION_MASK 0x40000000L
#define ATC_VMID8_PASID_MAPPING__VALID_MASK 0x80000000L

// ATC_VMID9_PASID_MAPPING
#define ATC_VMID9_PASID_MAPPING__PASID_MASK 0x0000ffffL
#define ATC_VMID9_PASID_MAPPING__NO_INVALIDATION_MASK 0x40000000L
#define ATC_VMID9_PASID_MAPPING__VALID_MASK 0x80000000L

// ATC_VMID10_PASID_MAPPING
#define ATC_VMID10_PASID_MAPPING__PASID_MASK 0x0000ffffL
#define ATC_VMID10_PASID_MAPPING__NO_INVALIDATION_MASK 0x40000000L
#define ATC_VMID10_PASID_MAPPING__VALID_MASK 0x80000000L

// ATC_VMID11_PASID_MAPPING
#define ATC_VMID11_PASID_MAPPING__PASID_MASK 0x0000ffffL
#define ATC_VMID11_PASID_MAPPING__NO_INVALIDATION_MASK 0x40000000L
#define ATC_VMID11_PASID_MAPPING__VALID_MASK 0x80000000L

// ATC_VMID12_PASID_MAPPING
#define ATC_VMID12_PASID_MAPPING__PASID_MASK 0x0000ffffL
#define ATC_VMID12_PASID_MAPPING__NO_INVALIDATION_MASK 0x40000000L
#define ATC_VMID12_PASID_MAPPING__VALID_MASK 0x80000000L

// ATC_VMID13_PASID_MAPPING
#define ATC_VMID13_PASID_MAPPING__PASID_MASK 0x0000ffffL
#define ATC_VMID13_PASID_MAPPING__NO_INVALIDATION_MASK 0x40000000L
#define ATC_VMID13_PASID_MAPPING__VALID_MASK 0x80000000L

// ATC_VMID14_PASID_MAPPING
#define ATC_VMID14_PASID_MAPPING__PASID_MASK 0x0000ffffL
#define ATC_VMID14_PASID_MAPPING__NO_INVALIDATION_MASK 0x40000000L
#define ATC_VMID14_PASID_MAPPING__VALID_MASK 0x80000000L

// ATC_VMID15_PASID_MAPPING
#define ATC_VMID15_PASID_MAPPING__PASID_MASK 0x0000ffffL
#define ATC_VMID15_PASID_MAPPING__NO_INVALIDATION_MASK 0x40000000L
#define ATC_VMID15_PASID_MAPPING__VALID_MASK 0x80000000L

// ATC_ATS_VMID_STATUS
#define ATC_ATS_VMID_STATUS__VMID0_OUTSTANDING_MASK 0x00000001L
#define ATC_ATS_VMID_STATUS__VMID1_OUTSTANDING_MASK 0x00000002L
#define ATC_ATS_VMID_STATUS__VMID2_OUTSTANDING_MASK 0x00000004L
#define ATC_ATS_VMID_STATUS__VMID3_OUTSTANDING_MASK 0x00000008L
#define ATC_ATS_VMID_STATUS__VMID4_OUTSTANDING_MASK 0x00000010L
#define ATC_ATS_VMID_STATUS__VMID5_OUTSTANDING_MASK 0x00000020L
#define ATC_ATS_VMID_STATUS__VMID6_OUTSTANDING_MASK 0x00000040L
#define ATC_ATS_VMID_STATUS__VMID7_OUTSTANDING_MASK 0x00000080L
#define ATC_ATS_VMID_STATUS__VMID8_OUTSTANDING_MASK 0x00000100L
#define ATC_ATS_VMID_STATUS__VMID9_OUTSTANDING_MASK 0x00000200L
#define ATC_ATS_VMID_STATUS__VMID10_OUTSTANDING_MASK 0x00000400L
#define ATC_ATS_VMID_STATUS__VMID11_OUTSTANDING_MASK 0x00000800L
#define ATC_ATS_VMID_STATUS__VMID12_OUTSTANDING_MASK 0x00001000L
#define ATC_ATS_VMID_STATUS__VMID13_OUTSTANDING_MASK 0x00002000L
#define ATC_ATS_VMID_STATUS__VMID14_OUTSTANDING_MASK 0x00004000L
#define ATC_ATS_VMID_STATUS__VMID15_OUTSTANDING_MASK 0x00008000L
#define ATC_ATS_VMID_STATUS__VMID16_OUTSTANDING_MASK 0x00010000L
#define ATC_ATS_VMID_STATUS__VMID17_OUTSTANDING_MASK 0x00020000L
#define ATC_ATS_VMID_STATUS__VMID18_OUTSTANDING_MASK 0x00040000L
#define ATC_ATS_VMID_STATUS__VMID19_OUTSTANDING_MASK 0x00080000L
#define ATC_ATS_VMID_STATUS__VMID20_OUTSTANDING_MASK 0x00100000L
#define ATC_ATS_VMID_STATUS__VMID21_OUTSTANDING_MASK 0x00200000L
#define ATC_ATS_VMID_STATUS__VMID22_OUTSTANDING_MASK 0x00400000L
#define ATC_ATS_VMID_STATUS__VMID23_OUTSTANDING_MASK 0x00800000L
#define ATC_ATS_VMID_STATUS__VMID24_OUTSTANDING_MASK 0x01000000L
#define ATC_ATS_VMID_STATUS__VMID25_OUTSTANDING_MASK 0x02000000L
#define ATC_ATS_VMID_STATUS__VMID26_OUTSTANDING_MASK 0x04000000L
#define ATC_ATS_VMID_STATUS__VMID27_OUTSTANDING_MASK 0x08000000L
#define ATC_ATS_VMID_STATUS__VMID28_OUTSTANDING_MASK 0x10000000L
#define ATC_ATS_VMID_STATUS__VMID29_OUTSTANDING_MASK 0x20000000L
#define ATC_ATS_VMID_STATUS__VMID30_OUTSTANDING_MASK 0x40000000L
#define ATC_ATS_VMID_STATUS__VMID31_OUTSTANDING_MASK 0x80000000L

// ATC_ATS_GFX_ATCL2_STATUS
#define ATC_ATS_GFX_ATCL2_STATUS__POWERED_DOWN_MASK 0x00000001L

// ATC_PERFCOUNTER0_CFG
#define ATC_PERFCOUNTER0_CFG__PERF_SEL_MASK 0x000000ffL
#define ATC_PERFCOUNTER0_CFG__PERF_SEL_END_MASK 0x0000ff00L
#define ATC_PERFCOUNTER0_CFG__PERF_MODE_MASK 0x0f000000L
#define ATC_PERFCOUNTER0_CFG__ENABLE_MASK 0x10000000L
#define ATC_PERFCOUNTER0_CFG__CLEAR_MASK 0x20000000L

// ATC_PERFCOUNTER1_CFG
#define ATC_PERFCOUNTER1_CFG__PERF_SEL_MASK 0x000000ffL
#define ATC_PERFCOUNTER1_CFG__PERF_SEL_END_MASK 0x0000ff00L
#define ATC_PERFCOUNTER1_CFG__PERF_MODE_MASK 0x0f000000L
#define ATC_PERFCOUNTER1_CFG__ENABLE_MASK 0x10000000L
#define ATC_PERFCOUNTER1_CFG__CLEAR_MASK 0x20000000L

// ATC_PERFCOUNTER2_CFG
#define ATC_PERFCOUNTER2_CFG__PERF_SEL_MASK 0x000000ffL
#define ATC_PERFCOUNTER2_CFG__PERF_SEL_END_MASK 0x0000ff00L
#define ATC_PERFCOUNTER2_CFG__PERF_MODE_MASK 0x0f000000L
#define ATC_PERFCOUNTER2_CFG__ENABLE_MASK 0x10000000L
#define ATC_PERFCOUNTER2_CFG__CLEAR_MASK 0x20000000L

// ATC_PERFCOUNTER3_CFG
#define ATC_PERFCOUNTER3_CFG__PERF_SEL_MASK 0x000000ffL
#define ATC_PERFCOUNTER3_CFG__PERF_SEL_END_MASK 0x0000ff00L
#define ATC_PERFCOUNTER3_CFG__PERF_MODE_MASK 0x0f000000L
#define ATC_PERFCOUNTER3_CFG__ENABLE_MASK 0x10000000L
#define ATC_PERFCOUNTER3_CFG__CLEAR_MASK 0x20000000L

// ATC_PERFCOUNTER_RSLT_CNTL
#define ATC_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT_MASK 0x0000000fL
#define ATC_PERFCOUNTER_RSLT_CNTL__START_TRIGGER_MASK 0x0000ff00L
#define ATC_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER_MASK 0x00ff0000L
#define ATC_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY_MASK 0x01000000L
#define ATC_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL_MASK 0x02000000L
#define ATC_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE_MASK 0x04000000L

// ATC_PERFCOUNTER_LO
#define ATC_PERFCOUNTER_LO__COUNTER_LO_MASK 0xffffffffL

// ATC_PERFCOUNTER_HI
#define ATC_PERFCOUNTER_HI__COUNTER_HI_MASK 0x0000ffffL
#define ATC_PERFCOUNTER_HI__COMPARE_VALUE_MASK 0xffff0000L

// ATHUB_PCIE_ATS_CNTL
#define ATHUB_PCIE_ATS_CNTL__STU_MASK 0x001f0000L
#define ATHUB_PCIE_ATS_CNTL__ATC_ENABLE_MASK 0x80000000L

// ATHUB_PCIE_PASID_CNTL
#define ATHUB_PCIE_PASID_CNTL__PASID_EN_MASK 0x00010000L
#define ATHUB_PCIE_PASID_CNTL__PASID_EXE_PERMISSION_ENABLE_MASK 0x00020000L
#define ATHUB_PCIE_PASID_CNTL__PASID_PRIV_MODE_SUPPORTED_ENABLE_MASK 0x00040000L

// ATHUB_PCIE_PAGE_REQ_CNTL
#define ATHUB_PCIE_PAGE_REQ_CNTL__PRI_ENABLE_MASK 0x00000001L
#define ATHUB_PCIE_PAGE_REQ_CNTL__PRI_RESET_MASK 0x00000002L

// ATHUB_PCIE_OUTSTAND_PAGE_REQ_ALLOC
#define ATHUB_PCIE_OUTSTAND_PAGE_REQ_ALLOC__OUTSTAND_PAGE_REQ_ALLOC_MASK 0xffffffffL

// ATHUB_COMMAND
#define ATHUB_COMMAND__BUS_MASTER_EN_MASK 0x00000004L

// ATHUB_PCIE_ATS_CNTL_VF_0
#define ATHUB_PCIE_ATS_CNTL_VF_0__ATC_ENABLE_MASK 0x80000000L

// ATHUB_PCIE_ATS_CNTL_VF_1
#define ATHUB_PCIE_ATS_CNTL_VF_1__ATC_ENABLE_MASK 0x80000000L

// ATHUB_PCIE_ATS_CNTL_VF_2
#define ATHUB_PCIE_ATS_CNTL_VF_2__ATC_ENABLE_MASK 0x80000000L

// ATHUB_PCIE_ATS_CNTL_VF_3
#define ATHUB_PCIE_ATS_CNTL_VF_3__ATC_ENABLE_MASK 0x80000000L

// ATHUB_PCIE_ATS_CNTL_VF_4
#define ATHUB_PCIE_ATS_CNTL_VF_4__ATC_ENABLE_MASK 0x80000000L

// ATHUB_PCIE_ATS_CNTL_VF_5
#define ATHUB_PCIE_ATS_CNTL_VF_5__ATC_ENABLE_MASK 0x80000000L

// ATHUB_PCIE_ATS_CNTL_VF_6
#define ATHUB_PCIE_ATS_CNTL_VF_6__ATC_ENABLE_MASK 0x80000000L

// ATHUB_PCIE_ATS_CNTL_VF_7
#define ATHUB_PCIE_ATS_CNTL_VF_7__ATC_ENABLE_MASK 0x80000000L

// ATHUB_PCIE_ATS_CNTL_VF_8
#define ATHUB_PCIE_ATS_CNTL_VF_8__ATC_ENABLE_MASK 0x80000000L

// ATHUB_PCIE_ATS_CNTL_VF_9
#define ATHUB_PCIE_ATS_CNTL_VF_9__ATC_ENABLE_MASK 0x80000000L

// ATHUB_PCIE_ATS_CNTL_VF_10
#define ATHUB_PCIE_ATS_CNTL_VF_10__ATC_ENABLE_MASK 0x80000000L

// ATHUB_PCIE_ATS_CNTL_VF_11
#define ATHUB_PCIE_ATS_CNTL_VF_11__ATC_ENABLE_MASK 0x80000000L

// ATHUB_PCIE_ATS_CNTL_VF_12
#define ATHUB_PCIE_ATS_CNTL_VF_12__ATC_ENABLE_MASK 0x80000000L

// ATHUB_PCIE_ATS_CNTL_VF_13
#define ATHUB_PCIE_ATS_CNTL_VF_13__ATC_ENABLE_MASK 0x80000000L

// ATHUB_PCIE_ATS_CNTL_VF_14
#define ATHUB_PCIE_ATS_CNTL_VF_14__ATC_ENABLE_MASK 0x80000000L

// ATHUB_PCIE_ATS_CNTL_VF_15
#define ATHUB_PCIE_ATS_CNTL_VF_15__ATC_ENABLE_MASK 0x80000000L

// ATHUB_MEM_POWER_LS
#define ATHUB_MEM_POWER_LS__LS_SETUP_MASK 0x0000003fL
#define ATHUB_MEM_POWER_LS__LS_HOLD_MASK 0x00000fc0L

// ATS_IH_CREDIT
#define ATS_IH_CREDIT__CREDIT_VALUE_MASK 0x00000003L
#define ATS_IH_CREDIT__IH_CLIENT_ID_MASK 0x00ff0000L

// ATHUB_IH_CREDIT
#define ATHUB_IH_CREDIT__CREDIT_VALUE_MASK 0x00000003L
#define ATHUB_IH_CREDIT__IH_CLIENT_ID_MASK 0x00ff0000L

// ATC_VMID16_PASID_MAPPING
#define ATC_VMID16_PASID_MAPPING__PASID_MASK 0x0000ffffL
#define ATC_VMID16_PASID_MAPPING__NO_INVALIDATION_MASK 0x40000000L
#define ATC_VMID16_PASID_MAPPING__VALID_MASK 0x80000000L

// ATC_VMID17_PASID_MAPPING
#define ATC_VMID17_PASID_MAPPING__PASID_MASK 0x0000ffffL
#define ATC_VMID17_PASID_MAPPING__NO_INVALIDATION_MASK 0x40000000L
#define ATC_VMID17_PASID_MAPPING__VALID_MASK 0x80000000L

// ATC_VMID18_PASID_MAPPING
#define ATC_VMID18_PASID_MAPPING__PASID_MASK 0x0000ffffL
#define ATC_VMID18_PASID_MAPPING__NO_INVALIDATION_MASK 0x40000000L
#define ATC_VMID18_PASID_MAPPING__VALID_MASK 0x80000000L

// ATC_VMID19_PASID_MAPPING
#define ATC_VMID19_PASID_MAPPING__PASID_MASK 0x0000ffffL
#define ATC_VMID19_PASID_MAPPING__NO_INVALIDATION_MASK 0x40000000L
#define ATC_VMID19_PASID_MAPPING__VALID_MASK 0x80000000L

// ATC_VMID20_PASID_MAPPING
#define ATC_VMID20_PASID_MAPPING__PASID_MASK 0x0000ffffL
#define ATC_VMID20_PASID_MAPPING__NO_INVALIDATION_MASK 0x40000000L
#define ATC_VMID20_PASID_MAPPING__VALID_MASK 0x80000000L

// ATC_VMID21_PASID_MAPPING
#define ATC_VMID21_PASID_MAPPING__PASID_MASK 0x0000ffffL
#define ATC_VMID21_PASID_MAPPING__NO_INVALIDATION_MASK 0x40000000L
#define ATC_VMID21_PASID_MAPPING__VALID_MASK 0x80000000L

// ATC_VMID22_PASID_MAPPING
#define ATC_VMID22_PASID_MAPPING__PASID_MASK 0x0000ffffL
#define ATC_VMID22_PASID_MAPPING__NO_INVALIDATION_MASK 0x40000000L
#define ATC_VMID22_PASID_MAPPING__VALID_MASK 0x80000000L

// ATC_VMID23_PASID_MAPPING
#define ATC_VMID23_PASID_MAPPING__PASID_MASK 0x0000ffffL
#define ATC_VMID23_PASID_MAPPING__NO_INVALIDATION_MASK 0x40000000L
#define ATC_VMID23_PASID_MAPPING__VALID_MASK 0x80000000L

// ATC_VMID24_PASID_MAPPING
#define ATC_VMID24_PASID_MAPPING__PASID_MASK 0x0000ffffL
#define ATC_VMID24_PASID_MAPPING__NO_INVALIDATION_MASK 0x40000000L
#define ATC_VMID24_PASID_MAPPING__VALID_MASK 0x80000000L

// ATC_VMID25_PASID_MAPPING
#define ATC_VMID25_PASID_MAPPING__PASID_MASK 0x0000ffffL
#define ATC_VMID25_PASID_MAPPING__NO_INVALIDATION_MASK 0x40000000L
#define ATC_VMID25_PASID_MAPPING__VALID_MASK 0x80000000L

// ATC_VMID26_PASID_MAPPING
#define ATC_VMID26_PASID_MAPPING__PASID_MASK 0x0000ffffL
#define ATC_VMID26_PASID_MAPPING__NO_INVALIDATION_MASK 0x40000000L
#define ATC_VMID26_PASID_MAPPING__VALID_MASK 0x80000000L

// ATC_VMID27_PASID_MAPPING
#define ATC_VMID27_PASID_MAPPING__PASID_MASK 0x0000ffffL
#define ATC_VMID27_PASID_MAPPING__NO_INVALIDATION_MASK 0x40000000L
#define ATC_VMID27_PASID_MAPPING__VALID_MASK 0x80000000L

// ATC_VMID28_PASID_MAPPING
#define ATC_VMID28_PASID_MAPPING__PASID_MASK 0x0000ffffL
#define ATC_VMID28_PASID_MAPPING__NO_INVALIDATION_MASK 0x40000000L
#define ATC_VMID28_PASID_MAPPING__VALID_MASK 0x80000000L

// ATC_VMID29_PASID_MAPPING
#define ATC_VMID29_PASID_MAPPING__PASID_MASK 0x0000ffffL
#define ATC_VMID29_PASID_MAPPING__NO_INVALIDATION_MASK 0x40000000L
#define ATC_VMID29_PASID_MAPPING__VALID_MASK 0x80000000L

// ATC_VMID30_PASID_MAPPING
#define ATC_VMID30_PASID_MAPPING__PASID_MASK 0x0000ffffL
#define ATC_VMID30_PASID_MAPPING__NO_INVALIDATION_MASK 0x40000000L
#define ATC_VMID30_PASID_MAPPING__VALID_MASK 0x80000000L

// ATC_VMID31_PASID_MAPPING
#define ATC_VMID31_PASID_MAPPING__PASID_MASK 0x0000ffffL
#define ATC_VMID31_PASID_MAPPING__NO_INVALIDATION_MASK 0x40000000L
#define ATC_VMID31_PASID_MAPPING__VALID_MASK 0x80000000L

// ATC_ATS_MMHUB_ATCL2_STATUS
#define ATC_ATS_MMHUB_ATCL2_STATUS__POWERED_DOWN_MASK 0x00000001L

// ATHUB_SHARED_VIRT_RESET_REQ
#define ATHUB_SHARED_VIRT_RESET_REQ__VF_MASK 0x0000ffffL
#define ATHUB_SHARED_VIRT_RESET_REQ__PF_MASK 0x80000000L

// ATHUB_SHARED_ACTIVE_FCN_ID
#define ATHUB_SHARED_ACTIVE_FCN_ID__VFID_MASK 0x0000000fL
#define ATHUB_SHARED_ACTIVE_FCN_ID__VF_MASK 0x80000000L

// ATC_ATS_SDPPORT_CNTL
#define ATC_ATS_SDPPORT_CNTL__ATS_INV_SELF_ACTIVATE_MASK 0x00000001L
#define ATC_ATS_SDPPORT_CNTL__ATS_INV_CFG_MODE_MASK 0x00000006L
#define ATC_ATS_SDPPORT_CNTL__ATS_INV_HALT_THRESHOLD_MASK 0x00000078L
#define ATC_ATS_SDPPORT_CNTL__UTCL2_TRANS_SELF_ACTIVATE_MASK 0x00000080L
#define ATC_ATS_SDPPORT_CNTL__UTCL2_TRANS_QUICK_COMACK_MASK 0x00000100L
#define ATC_ATS_SDPPORT_CNTL__UTCL2_TRANS_HALT_THRESHOLD_MASK 0x00001e00L
#define ATC_ATS_SDPPORT_CNTL__UTCL2_TRANS_PASSIVE_MODE_MASK 0x00002000L
#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_RDY_MODE_MASK 0x00004000L
#define ATC_ATS_SDPPORT_CNTL__UTCL2_MMHUB_RDY_MODE_MASK 0x00008000L
#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_RDRSPCKEN_MASK 0x00010000L
#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_RDRSPCKENRCV_MASK 0x00020000L
#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_RDRSPDATACKEN_MASK 0x00040000L
#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_RDRSPDATACKENRCV_MASK 0x00080000L
#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_WRRSPCKEN_MASK 0x00100000L
#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_WRRSPCKENRCV_MASK 0x00200000L
#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_REQCKEN_MASK 0x00400000L
#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_REQCKENRCV_MASK 0x00800000L
#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_ORIGDATACKEN_MASK 0x01000000L
#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_ORIGDATACKENRCV_MASK 0x02000000L

// ATC_ATS_DEBUG2
#define ATC_ATS_DEBUG2__PRI_STOP_TIME_MASK 0x0000000fL
#define ATC_ATS_DEBUG2__MAPPING_MULTIPLE_INVALIDATE_ALL_UTCL2_MASK 0x00000010L
#define ATC_ATS_DEBUG2__MAPPING_DIFF_SINGLE_INVALIDATE_ALL_UTCL2_MASK 0x00000020L
#define ATC_ATS_DEBUG2__SNAPSHOT_FOR_WQ_MASK 0x00000040L
#define ATC_ATS_DEBUG2__MAPPING_SAVE_MODE_MASK 0x00000080L
#define ATC_ATS_DEBUG2__HOST_TRANS_MISS_MODE_MASK 0x00000100L
#define ATC_ATS_DEBUG2__LOG_NONFLUSH_TYPE_INVALIDATION_MASK 0x00000200L
#define ATC_ATS_DEBUG2__ALWAYS_BUSY_MASK 0x00000400L
#define ATC_ATS_DEBUG2__DISABLE_LOG_FUNCTION_MASK 0x00000800L
#define ATC_ATS_DEBUG2__DISABLE_PRI_RESET_WHEN_FAILURE_MASK 0x00001000L
#define ATC_ATS_DEBUG2__TRANS_RET_SNOOP_CNTL_MASK 0x00006000L
#define ATC_ATS_DEBUG2__EFFECTIVE_LOG_FIFO_DEPTH_MASK 0x0f000000L
#define ATC_ATS_DEBUG2__FAULT_ON_NOENOUGH_PERMISSIONS_MASK 0x10000000L

// ATC_ATS_VMID_SNAPSHOT_GFX_STAT
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID0_MASK 0x00000001L
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID1_MASK 0x00000002L
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID2_MASK 0x00000004L
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID3_MASK 0x00000008L
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID4_MASK 0x00000010L
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID5_MASK 0x00000020L
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID6_MASK 0x00000040L
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID7_MASK 0x00000080L
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID8_MASK 0x00000100L
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID9_MASK 0x00000200L
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID10_MASK 0x00000400L
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID11_MASK 0x00000800L
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID12_MASK 0x00001000L
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID13_MASK 0x00002000L
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID14_MASK 0x00004000L
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID15_MASK 0x00008000L

// ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID0_MASK 0x00000001L
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID1_MASK 0x00000002L
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID2_MASK 0x00000004L
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID3_MASK 0x00000008L
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID4_MASK 0x00000010L
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID5_MASK 0x00000020L
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID6_MASK 0x00000040L
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID7_MASK 0x00000080L
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID8_MASK 0x00000100L
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID9_MASK 0x00000200L
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID10_MASK 0x00000400L
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID11_MASK 0x00000800L
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID12_MASK 0x00001000L
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID13_MASK 0x00002000L
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID14_MASK 0x00004000L
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID15_MASK 0x00008000L

// XPB_RTR_SRC_APRTR0
#define XPB_RTR_SRC_APRTR0__BASE_ADDR_MASK 0x7fffffffL

// XPB_RTR_SRC_APRTR1
#define XPB_RTR_SRC_APRTR1__BASE_ADDR_MASK 0x7fffffffL

// XPB_RTR_SRC_APRTR2
#define XPB_RTR_SRC_APRTR2__BASE_ADDR_MASK 0x7fffffffL

// XPB_RTR_SRC_APRTR3
#define XPB_RTR_SRC_APRTR3__BASE_ADDR_MASK 0x7fffffffL

// XPB_RTR_SRC_APRTR4
#define XPB_RTR_SRC_APRTR4__BASE_ADDR_MASK 0x7fffffffL

// XPB_RTR_SRC_APRTR5
#define XPB_RTR_SRC_APRTR5__BASE_ADDR_MASK 0x7fffffffL

// XPB_RTR_SRC_APRTR6
#define XPB_RTR_SRC_APRTR6__BASE_ADDR_MASK 0x7fffffffL

// XPB_RTR_SRC_APRTR7
#define XPB_RTR_SRC_APRTR7__BASE_ADDR_MASK 0x7fffffffL

// XPB_RTR_SRC_APRTR8
#define XPB_RTR_SRC_APRTR8__BASE_ADDR_MASK 0x7fffffffL

// XPB_RTR_SRC_APRTR9
#define XPB_RTR_SRC_APRTR9__BASE_ADDR_MASK 0x7fffffffL

// XPB_XDMA_RTR_SRC_APRTR0
#define XPB_XDMA_RTR_SRC_APRTR0__BASE_ADDR_MASK 0x7fffffffL

// XPB_XDMA_RTR_SRC_APRTR1
#define XPB_XDMA_RTR_SRC_APRTR1__BASE_ADDR_MASK 0x7fffffffL

// XPB_XDMA_RTR_SRC_APRTR2
#define XPB_XDMA_RTR_SRC_APRTR2__BASE_ADDR_MASK 0x7fffffffL

// XPB_XDMA_RTR_SRC_APRTR3
#define XPB_XDMA_RTR_SRC_APRTR3__BASE_ADDR_MASK 0x7fffffffL

// XPB_RTR_DEST_MAP0
#define XPB_RTR_DEST_MAP0__NMR_MASK 0x00000001L
#define XPB_RTR_DEST_MAP0__DEST_OFFSET_MASK 0x000ffffeL
#define XPB_RTR_DEST_MAP0__DEST_SEL_MASK 0x00f00000L
#define XPB_RTR_DEST_MAP0__DEST_SEL_RPB_MASK 0x01000000L
#define XPB_RTR_DEST_MAP0__SIDE_OK_MASK 0x02000000L
#define XPB_RTR_DEST_MAP0__APRTR_SIZE_MASK 0x7c000000L

// XPB_RTR_DEST_MAP1
#define XPB_RTR_DEST_MAP1__NMR_MASK 0x00000001L
#define XPB_RTR_DEST_MAP1__DEST_OFFSET_MASK 0x000ffffeL
#define XPB_RTR_DEST_MAP1__DEST_SEL_MASK 0x00f00000L
#define XPB_RTR_DEST_MAP1__DEST_SEL_RPB_MASK 0x01000000L
#define XPB_RTR_DEST_MAP1__SIDE_OK_MASK 0x02000000L
#define XPB_RTR_DEST_MAP1__APRTR_SIZE_MASK 0x7c000000L

// XPB_RTR_DEST_MAP2
#define XPB_RTR_DEST_MAP2__NMR_MASK 0x00000001L
#define XPB_RTR_DEST_MAP2__DEST_OFFSET_MASK 0x000ffffeL
#define XPB_RTR_DEST_MAP2__DEST_SEL_MASK 0x00f00000L
#define XPB_RTR_DEST_MAP2__DEST_SEL_RPB_MASK 0x01000000L
#define XPB_RTR_DEST_MAP2__SIDE_OK_MASK 0x02000000L
#define XPB_RTR_DEST_MAP2__APRTR_SIZE_MASK 0x7c000000L

// XPB_RTR_DEST_MAP3
#define XPB_RTR_DEST_MAP3__NMR_MASK 0x00000001L
#define XPB_RTR_DEST_MAP3__DEST_OFFSET_MASK 0x000ffffeL
#define XPB_RTR_DEST_MAP3__DEST_SEL_MASK 0x00f00000L
#define XPB_RTR_DEST_MAP3__DEST_SEL_RPB_MASK 0x01000000L
#define XPB_RTR_DEST_MAP3__SIDE_OK_MASK 0x02000000L
#define XPB_RTR_DEST_MAP3__APRTR_SIZE_MASK 0x7c000000L

// XPB_RTR_DEST_MAP4
#define XPB_RTR_DEST_MAP4__NMR_MASK 0x00000001L
#define XPB_RTR_DEST_MAP4__DEST_OFFSET_MASK 0x000ffffeL
#define XPB_RTR_DEST_MAP4__DEST_SEL_MASK 0x00f00000L
#define XPB_RTR_DEST_MAP4__DEST_SEL_RPB_MASK 0x01000000L
#define XPB_RTR_DEST_MAP4__SIDE_OK_MASK 0x02000000L
#define XPB_RTR_DEST_MAP4__APRTR_SIZE_MASK 0x7c000000L

// XPB_RTR_DEST_MAP5
#define XPB_RTR_DEST_MAP5__NMR_MASK 0x00000001L
#define XPB_RTR_DEST_MAP5__DEST_OFFSET_MASK 0x000ffffeL
#define XPB_RTR_DEST_MAP5__DEST_SEL_MASK 0x00f00000L
#define XPB_RTR_DEST_MAP5__DEST_SEL_RPB_MASK 0x01000000L
#define XPB_RTR_DEST_MAP5__SIDE_OK_MASK 0x02000000L
#define XPB_RTR_DEST_MAP5__APRTR_SIZE_MASK 0x7c000000L

// XPB_RTR_DEST_MAP6
#define XPB_RTR_DEST_MAP6__NMR_MASK 0x00000001L
#define XPB_RTR_DEST_MAP6__DEST_OFFSET_MASK 0x000ffffeL
#define XPB_RTR_DEST_MAP6__DEST_SEL_MASK 0x00f00000L
#define XPB_RTR_DEST_MAP6__DEST_SEL_RPB_MASK 0x01000000L
#define XPB_RTR_DEST_MAP6__SIDE_OK_MASK 0x02000000L
#define XPB_RTR_DEST_MAP6__APRTR_SIZE_MASK 0x7c000000L

// XPB_RTR_DEST_MAP7
#define XPB_RTR_DEST_MAP7__NMR_MASK 0x00000001L
#define XPB_RTR_DEST_MAP7__DEST_OFFSET_MASK 0x000ffffeL
#define XPB_RTR_DEST_MAP7__DEST_SEL_MASK 0x00f00000L
#define XPB_RTR_DEST_MAP7__DEST_SEL_RPB_MASK 0x01000000L
#define XPB_RTR_DEST_MAP7__SIDE_OK_MASK 0x02000000L
#define XPB_RTR_DEST_MAP7__APRTR_SIZE_MASK 0x7c000000L

// XPB_RTR_DEST_MAP8
#define XPB_RTR_DEST_MAP8__NMR_MASK 0x00000001L
#define XPB_RTR_DEST_MAP8__DEST_OFFSET_MASK 0x000ffffeL
#define XPB_RTR_DEST_MAP8__DEST_SEL_MASK 0x00f00000L
#define XPB_RTR_DEST_MAP8__DEST_SEL_RPB_MASK 0x01000000L
#define XPB_RTR_DEST_MAP8__SIDE_OK_MASK 0x02000000L
#define XPB_RTR_DEST_MAP8__APRTR_SIZE_MASK 0x7c000000L

// XPB_RTR_DEST_MAP9
#define XPB_RTR_DEST_MAP9__NMR_MASK 0x00000001L
#define XPB_RTR_DEST_MAP9__DEST_OFFSET_MASK 0x000ffffeL
#define XPB_RTR_DEST_MAP9__DEST_SEL_MASK 0x00f00000L
#define XPB_RTR_DEST_MAP9__DEST_SEL_RPB_MASK 0x01000000L
#define XPB_RTR_DEST_MAP9__SIDE_OK_MASK 0x02000000L
#define XPB_RTR_DEST_MAP9__APRTR_SIZE_MASK 0x7c000000L

// XPB_XDMA_RTR_DEST_MAP0
#define XPB_XDMA_RTR_DEST_MAP0__NMR_MASK 0x00000001L
#define XPB_XDMA_RTR_DEST_MAP0__DEST_OFFSET_MASK 0x000ffffeL
#define XPB_XDMA_RTR_DEST_MAP0__DEST_SEL_MASK 0x00f00000L
#define XPB_XDMA_RTR_DEST_MAP0__DEST_SEL_RPB_MASK 0x01000000L
#define XPB_XDMA_RTR_DEST_MAP0__SIDE_OK_MASK 0x02000000L
#define XPB_XDMA_RTR_DEST_MAP0__APRTR_SIZE_MASK 0x7c000000L

// XPB_XDMA_RTR_DEST_MAP1
#define XPB_XDMA_RTR_DEST_MAP1__NMR_MASK 0x00000001L
#define XPB_XDMA_RTR_DEST_MAP1__DEST_OFFSET_MASK 0x000ffffeL
#define XPB_XDMA_RTR_DEST_MAP1__DEST_SEL_MASK 0x00f00000L
#define XPB_XDMA_RTR_DEST_MAP1__DEST_SEL_RPB_MASK 0x01000000L
#define XPB_XDMA_RTR_DEST_MAP1__SIDE_OK_MASK 0x02000000L
#define XPB_XDMA_RTR_DEST_MAP1__APRTR_SIZE_MASK 0x7c000000L

// XPB_XDMA_RTR_DEST_MAP2
#define XPB_XDMA_RTR_DEST_MAP2__NMR_MASK 0x00000001L
#define XPB_XDMA_RTR_DEST_MAP2__DEST_OFFSET_MASK 0x000ffffeL
#define XPB_XDMA_RTR_DEST_MAP2__DEST_SEL_MASK 0x00f00000L
#define XPB_XDMA_RTR_DEST_MAP2__DEST_SEL_RPB_MASK 0x01000000L
#define XPB_XDMA_RTR_DEST_MAP2__SIDE_OK_MASK 0x02000000L
#define XPB_XDMA_RTR_DEST_MAP2__APRTR_SIZE_MASK 0x7c000000L

// XPB_XDMA_RTR_DEST_MAP3
#define XPB_XDMA_RTR_DEST_MAP3__NMR_MASK 0x00000001L
#define XPB_XDMA_RTR_DEST_MAP3__DEST_OFFSET_MASK 0x000ffffeL
#define XPB_XDMA_RTR_DEST_MAP3__DEST_SEL_MASK 0x00f00000L
#define XPB_XDMA_RTR_DEST_MAP3__DEST_SEL_RPB_MASK 0x01000000L
#define XPB_XDMA_RTR_DEST_MAP3__SIDE_OK_MASK 0x02000000L
#define XPB_XDMA_RTR_DEST_MAP3__APRTR_SIZE_MASK 0x7c000000L

// XPB_CLG_CFG0
#define XPB_CLG_CFG0__WCB_NUM_MASK 0x0000000fL
#define XPB_CLG_CFG0__LB_TYPE_MASK 0x00000070L
#define XPB_CLG_CFG0__P2P_BAR_MASK 0x00000380L
#define XPB_CLG_CFG0__HOST_FLUSH_MASK 0x00003c00L
#define XPB_CLG_CFG0__SIDE_FLUSH_MASK 0x0003c000L

// XPB_CLG_CFG1
#define XPB_CLG_CFG1__WCB_NUM_MASK 0x0000000fL
#define XPB_CLG_CFG1__LB_TYPE_MASK 0x00000070L
#define XPB_CLG_CFG1__P2P_BAR_MASK 0x00000380L
#define XPB_CLG_CFG1__HOST_FLUSH_MASK 0x00003c00L
#define XPB_CLG_CFG1__SIDE_FLUSH_MASK 0x0003c000L

// XPB_CLG_CFG2
#define XPB_CLG_CFG2__WCB_NUM_MASK 0x0000000fL
#define XPB_CLG_CFG2__LB_TYPE_MASK 0x00000070L
#define XPB_CLG_CFG2__P2P_BAR_MASK 0x00000380L
#define XPB_CLG_CFG2__HOST_FLUSH_MASK 0x00003c00L
#define XPB_CLG_CFG2__SIDE_FLUSH_MASK 0x0003c000L

// XPB_CLG_CFG3
#define XPB_CLG_CFG3__WCB_NUM_MASK 0x0000000fL
#define XPB_CLG_CFG3__LB_TYPE_MASK 0x00000070L
#define XPB_CLG_CFG3__P2P_BAR_MASK 0x00000380L
#define XPB_CLG_CFG3__HOST_FLUSH_MASK 0x00003c00L
#define XPB_CLG_CFG3__SIDE_FLUSH_MASK 0x0003c000L

// XPB_CLG_CFG4
#define XPB_CLG_CFG4__WCB_NUM_MASK 0x0000000fL
#define XPB_CLG_CFG4__LB_TYPE_MASK 0x00000070L
#define XPB_CLG_CFG4__P2P_BAR_MASK 0x00000380L
#define XPB_CLG_CFG4__HOST_FLUSH_MASK 0x00003c00L
#define XPB_CLG_CFG4__SIDE_FLUSH_MASK 0x0003c000L

// XPB_CLG_CFG5
#define XPB_CLG_CFG5__WCB_NUM_MASK 0x0000000fL
#define XPB_CLG_CFG5__LB_TYPE_MASK 0x00000070L
#define XPB_CLG_CFG5__P2P_BAR_MASK 0x00000380L
#define XPB_CLG_CFG5__HOST_FLUSH_MASK 0x00003c00L
#define XPB_CLG_CFG5__SIDE_FLUSH_MASK 0x0003c000L

// XPB_CLG_CFG6
#define XPB_CLG_CFG6__WCB_NUM_MASK 0x0000000fL
#define XPB_CLG_CFG6__LB_TYPE_MASK 0x00000070L
#define XPB_CLG_CFG6__P2P_BAR_MASK 0x00000380L
#define XPB_CLG_CFG6__HOST_FLUSH_MASK 0x00003c00L
#define XPB_CLG_CFG6__SIDE_FLUSH_MASK 0x0003c000L

// XPB_CLG_CFG7
#define XPB_CLG_CFG7__WCB_NUM_MASK 0x0000000fL
#define XPB_CLG_CFG7__LB_TYPE_MASK 0x00000070L
#define XPB_CLG_CFG7__P2P_BAR_MASK 0x00000380L
#define XPB_CLG_CFG7__HOST_FLUSH_MASK 0x00003c00L
#define XPB_CLG_CFG7__SIDE_FLUSH_MASK 0x0003c000L

// XPB_CLG_EXTRA
#define XPB_CLG_EXTRA__CMP0_HIGH_MASK 0x0000003fL
#define XPB_CLG_EXTRA__CMP0_LOW_MASK 0x000007c0L
#define XPB_CLG_EXTRA__VLD0_MASK 0x00000800L
#define XPB_CLG_EXTRA__CLG0_NUM_MASK 0x00007000L
#define XPB_CLG_EXTRA__CMP1_HIGH_MASK 0x001f8000L
#define XPB_CLG_EXTRA__CMP1_LOW_MASK 0x03e00000L
#define XPB_CLG_EXTRA__VLD1_MASK 0x04000000L
#define XPB_CLG_EXTRA__CLG1_NUM_MASK 0x38000000L

// XPB_CLG_EXTRA_MSK
#define XPB_CLG_EXTRA_MSK__MSK0_HIGH_MASK 0x0000003fL
#define XPB_CLG_EXTRA_MSK__MSK0_LOW_MASK 0x000007c0L
#define XPB_CLG_EXTRA_MSK__MSK1_HIGH_MASK 0x0001f800L
#define XPB_CLG_EXTRA_MSK__MSK1_LOW_MASK 0x003e0000L

// XPB_LB_ADDR
#define XPB_LB_ADDR__CMP0_MASK 0x000003ffL
#define XPB_LB_ADDR__MASK0_MASK 0x000ffc00L
#define XPB_LB_ADDR__CMP1_MASK 0x03f00000L
#define XPB_LB_ADDR__MASK1_MASK 0xfc000000L

// XPB_WCB_STS
#define XPB_WCB_STS__PBUF_VLD_MASK 0x0000ffffL
#define XPB_WCB_STS__WCB_HST_DATA_BUF_CNT_MASK 0x007f0000L
#define XPB_WCB_STS__WCB_SID_DATA_BUF_CNT_MASK 0x3f800000L

// XPB_HST_CFG
#define XPB_HST_CFG__BAR_UP_WR_CMD_MASK 0x00000001L

// XPB_P2P_BAR_CFG
#define XPB_P2P_BAR_CFG__ADDR_SIZE_MASK 0x0000000fL
#define XPB_P2P_BAR_CFG__SEND_BAR_MASK 0x00000030L
#define XPB_P2P_BAR_CFG__SNOOP_MASK 0x00000040L
#define XPB_P2P_BAR_CFG__SEND_DIS_MASK 0x00000080L
#define XPB_P2P_BAR_CFG__COMPRESS_DIS_MASK 0x00000100L
#define XPB_P2P_BAR_CFG__UPDATE_DIS_MASK 0x00000200L
#define XPB_P2P_BAR_CFG__REGBAR_FROM_SYSBAR_MASK 0x00000400L
#define XPB_P2P_BAR_CFG__RD_EN_MASK 0x00000800L
#define XPB_P2P_BAR_CFG__ATC_TRANSLATED_MASK 0x00001000L

// XPB_P2P_BAR0
#define XPB_P2P_BAR0__HOST_FLUSH_MASK 0x0000000fL
#define XPB_P2P_BAR0__REG_SYS_BAR_MASK 0x000000f0L
#define XPB_P2P_BAR0__MEM_SYS_BAR_MASK 0x00000f00L
#define XPB_P2P_BAR0__VALID_MASK 0x00001000L
#define XPB_P2P_BAR0__SEND_DIS_MASK 0x00002000L
#define XPB_P2P_BAR0__COMPRESS_DIS_MASK 0x00004000L
#define XPB_P2P_BAR0__RESERVED_MASK 0x00008000L
#define XPB_P2P_BAR0__ADDRESS_MASK 0xffff0000L

// XPB_P2P_BAR1
#define XPB_P2P_BAR1__HOST_FLUSH_MASK 0x0000000fL
#define XPB_P2P_BAR1__REG_SYS_BAR_MASK 0x000000f0L
#define XPB_P2P_BAR1__MEM_SYS_BAR_MASK 0x00000f00L
#define XPB_P2P_BAR1__VALID_MASK 0x00001000L
#define XPB_P2P_BAR1__SEND_DIS_MASK 0x00002000L
#define XPB_P2P_BAR1__COMPRESS_DIS_MASK 0x00004000L
#define XPB_P2P_BAR1__RESERVED_MASK 0x00008000L
#define XPB_P2P_BAR1__ADDRESS_MASK 0xffff0000L

// XPB_P2P_BAR2
#define XPB_P2P_BAR2__HOST_FLUSH_MASK 0x0000000fL
#define XPB_P2P_BAR2__REG_SYS_BAR_MASK 0x000000f0L
#define XPB_P2P_BAR2__MEM_SYS_BAR_MASK 0x00000f00L
#define XPB_P2P_BAR2__VALID_MASK 0x00001000L
#define XPB_P2P_BAR2__SEND_DIS_MASK 0x00002000L
#define XPB_P2P_BAR2__COMPRESS_DIS_MASK 0x00004000L
#define XPB_P2P_BAR2__RESERVED_MASK 0x00008000L
#define XPB_P2P_BAR2__ADDRESS_MASK 0xffff0000L

// XPB_P2P_BAR3
#define XPB_P2P_BAR3__HOST_FLUSH_MASK 0x0000000fL
#define XPB_P2P_BAR3__REG_SYS_BAR_MASK 0x000000f0L
#define XPB_P2P_BAR3__MEM_SYS_BAR_MASK 0x00000f00L
#define XPB_P2P_BAR3__VALID_MASK 0x00001000L
#define XPB_P2P_BAR3__SEND_DIS_MASK 0x00002000L
#define XPB_P2P_BAR3__COMPRESS_DIS_MASK 0x00004000L
#define XPB_P2P_BAR3__RESERVED_MASK 0x00008000L
#define XPB_P2P_BAR3__ADDRESS_MASK 0xffff0000L

// XPB_P2P_BAR4
#define XPB_P2P_BAR4__HOST_FLUSH_MASK 0x0000000fL
#define XPB_P2P_BAR4__REG_SYS_BAR_MASK 0x000000f0L
#define XPB_P2P_BAR4__MEM_SYS_BAR_MASK 0x00000f00L
#define XPB_P2P_BAR4__VALID_MASK 0x00001000L
#define XPB_P2P_BAR4__SEND_DIS_MASK 0x00002000L
#define XPB_P2P_BAR4__COMPRESS_DIS_MASK 0x00004000L
#define XPB_P2P_BAR4__RESERVED_MASK 0x00008000L
#define XPB_P2P_BAR4__ADDRESS_MASK 0xffff0000L

// XPB_P2P_BAR5
#define XPB_P2P_BAR5__HOST_FLUSH_MASK 0x0000000fL
#define XPB_P2P_BAR5__REG_SYS_BAR_MASK 0x000000f0L
#define XPB_P2P_BAR5__MEM_SYS_BAR_MASK 0x00000f00L
#define XPB_P2P_BAR5__VALID_MASK 0x00001000L
#define XPB_P2P_BAR5__SEND_DIS_MASK 0x00002000L
#define XPB_P2P_BAR5__COMPRESS_DIS_MASK 0x00004000L
#define XPB_P2P_BAR5__RESERVED_MASK 0x00008000L
#define XPB_P2P_BAR5__ADDRESS_MASK 0xffff0000L

// XPB_P2P_BAR6
#define XPB_P2P_BAR6__HOST_FLUSH_MASK 0x0000000fL
#define XPB_P2P_BAR6__REG_SYS_BAR_MASK 0x000000f0L
#define XPB_P2P_BAR6__MEM_SYS_BAR_MASK 0x00000f00L
#define XPB_P2P_BAR6__VALID_MASK 0x00001000L
#define XPB_P2P_BAR6__SEND_DIS_MASK 0x00002000L
#define XPB_P2P_BAR6__COMPRESS_DIS_MASK 0x00004000L
#define XPB_P2P_BAR6__RESERVED_MASK 0x00008000L
#define XPB_P2P_BAR6__ADDRESS_MASK 0xffff0000L

// XPB_P2P_BAR7
#define XPB_P2P_BAR7__HOST_FLUSH_MASK 0x0000000fL
#define XPB_P2P_BAR7__REG_SYS_BAR_MASK 0x000000f0L
#define XPB_P2P_BAR7__MEM_SYS_BAR_MASK 0x00000f00L
#define XPB_P2P_BAR7__VALID_MASK 0x00001000L
#define XPB_P2P_BAR7__SEND_DIS_MASK 0x00002000L
#define XPB_P2P_BAR7__COMPRESS_DIS_MASK 0x00004000L
#define XPB_P2P_BAR7__RESERVED_MASK 0x00008000L
#define XPB_P2P_BAR7__ADDRESS_MASK 0xffff0000L

// XPB_P2P_BAR_SETUP
#define XPB_P2P_BAR_SETUP__SEL_MASK 0x000000ffL
#define XPB_P2P_BAR_SETUP__REG_SYS_BAR_MASK 0x00000f00L
#define XPB_P2P_BAR_SETUP__VALID_MASK 0x00001000L
#define XPB_P2P_BAR_SETUP__SEND_DIS_MASK 0x00002000L
#define XPB_P2P_BAR_SETUP__COMPRESS_DIS_MASK 0x00004000L
#define XPB_P2P_BAR_SETUP__RESERVED_MASK 0x00008000L
#define XPB_P2P_BAR_SETUP__ADDRESS_MASK 0xffff0000L

// XPB_P2P_BAR_DEBUG
#define XPB_P2P_BAR_DEBUG__SEL_MASK 0x000000ffL
#define XPB_P2P_BAR_DEBUG__HOST_FLUSH_MASK 0x00000f00L
#define XPB_P2P_BAR_DEBUG__MEM_SYS_BAR_MASK 0x0000f000L

// XPB_P2P_BAR_DELTA_ABOVE
#define XPB_P2P_BAR_DELTA_ABOVE__EN_MASK 0x000000ffL
#define XPB_P2P_BAR_DELTA_ABOVE__DELTA_MASK 0x0fffff00L

// XPB_P2P_BAR_DELTA_BELOW
#define XPB_P2P_BAR_DELTA_BELOW__EN_MASK 0x000000ffL
#define XPB_P2P_BAR_DELTA_BELOW__DELTA_MASK 0x0fffff00L

// XPB_PEER_SYS_BAR0
#define XPB_PEER_SYS_BAR0__VALID_MASK 0x00000001L
#define XPB_PEER_SYS_BAR0__ADDR_MASK 0xfffffffeL

// XPB_PEER_SYS_BAR1
#define XPB_PEER_SYS_BAR1__VALID_MASK 0x00000001L
#define XPB_PEER_SYS_BAR1__ADDR_MASK 0xfffffffeL

// XPB_PEER_SYS_BAR2
#define XPB_PEER_SYS_BAR2__VALID_MASK 0x00000001L
#define XPB_PEER_SYS_BAR2__ADDR_MASK 0xfffffffeL

// XPB_PEER_SYS_BAR3
#define XPB_PEER_SYS_BAR3__VALID_MASK 0x00000001L
#define XPB_PEER_SYS_BAR3__ADDR_MASK 0xfffffffeL

// XPB_PEER_SYS_BAR4
#define XPB_PEER_SYS_BAR4__VALID_MASK 0x00000001L
#define XPB_PEER_SYS_BAR4__ADDR_MASK 0xfffffffeL

// XPB_PEER_SYS_BAR5
#define XPB_PEER_SYS_BAR5__VALID_MASK 0x00000001L
#define XPB_PEER_SYS_BAR5__ADDR_MASK 0xfffffffeL

// XPB_PEER_SYS_BAR6
#define XPB_PEER_SYS_BAR6__VALID_MASK 0x00000001L
#define XPB_PEER_SYS_BAR6__ADDR_MASK 0xfffffffeL

// XPB_PEER_SYS_BAR7
#define XPB_PEER_SYS_BAR7__VALID_MASK 0x00000001L
#define XPB_PEER_SYS_BAR7__ADDR_MASK 0xfffffffeL

// XPB_PEER_SYS_BAR8
#define XPB_PEER_SYS_BAR8__VALID_MASK 0x00000001L
#define XPB_PEER_SYS_BAR8__ADDR_MASK 0xfffffffeL

// XPB_PEER_SYS_BAR9
#define XPB_PEER_SYS_BAR9__VALID_MASK 0x00000001L
#define XPB_PEER_SYS_BAR9__ADDR_MASK 0xfffffffeL

// XPB_XDMA_PEER_SYS_BAR0
#define XPB_XDMA_PEER_SYS_BAR0__VALID_MASK 0x00000001L
#define XPB_XDMA_PEER_SYS_BAR0__ADDR_MASK 0xfffffffeL

// XPB_XDMA_PEER_SYS_BAR1
#define XPB_XDMA_PEER_SYS_BAR1__VALID_MASK 0x00000001L
#define XPB_XDMA_PEER_SYS_BAR1__ADDR_MASK 0xfffffffeL

// XPB_XDMA_PEER_SYS_BAR2
#define XPB_XDMA_PEER_SYS_BAR2__VALID_MASK 0x00000001L
#define XPB_XDMA_PEER_SYS_BAR2__ADDR_MASK 0xfffffffeL

// XPB_XDMA_PEER_SYS_BAR3
#define XPB_XDMA_PEER_SYS_BAR3__VALID_MASK 0x00000001L
#define XPB_XDMA_PEER_SYS_BAR3__ADDR_MASK 0xfffffffeL

// XPB_CLK_GAT
#define XPB_CLK_GAT__ONDLY_MASK 0x0000003fL
#define XPB_CLK_GAT__OFFDLY_MASK 0x00000fc0L
#define XPB_CLK_GAT__RDYDLY_MASK 0x0003f000L
#define XPB_CLK_GAT__ENABLE_MASK 0x00040000L
#define XPB_CLK_GAT__MEM_LS_ENABLE_MASK 0x00080000L

// XPB_INTF_CFG
#define XPB_INTF_CFG__RPB_WRREQ_CRD_MASK 0x000000ffL
#define XPB_INTF_CFG__MC_WRRET_ASK_MASK 0x0000ff00L
#define XPB_INTF_CFG__XSP_REQ_CRD_MASK 0x007f0000L
#define XPB_INTF_CFG__BIF_REG_SNOOP_SEL_MASK 0x00800000L
#define XPB_INTF_CFG__BIF_REG_SNOOP_VAL_MASK 0x01000000L
#define XPB_INTF_CFG__BIF_MEM_SNOOP_SEL_MASK 0x02000000L
#define XPB_INTF_CFG__BIF_MEM_SNOOP_VAL_MASK 0x04000000L
#define XPB_INTF_CFG__XSP_SNOOP_SEL_MASK 0x18000000L
#define XPB_INTF_CFG__XSP_SNOOP_VAL_MASK 0x20000000L
#define XPB_INTF_CFG__XSP_ORDERING_SEL_MASK 0x40000000L
#define XPB_INTF_CFG__XSP_ORDERING_VAL_MASK 0x80000000L

// XPB_INTF_STS
#define XPB_INTF_STS__RPB_WRREQ_CRD_MASK 0x000000ffL
#define XPB_INTF_STS__XSP_REQ_CRD_MASK 0x00007f00L
#define XPB_INTF_STS__HOP_DATA_BUF_FULL_MASK 0x00008000L
#define XPB_INTF_STS__HOP_ATTR_BUF_FULL_MASK 0x00010000L
#define XPB_INTF_STS__CNS_BUF_FULL_MASK 0x00020000L
#define XPB_INTF_STS__CNS_BUF_BUSY_MASK 0x00040000L
#define XPB_INTF_STS__RPB_RDREQ_CRD_MASK 0x07f80000L

// XPB_PIPE_STS
#define XPB_PIPE_STS__WCB_ANY_PBUF_MASK 0x00000001L
#define XPB_PIPE_STS__WCB_HST_DATA_BUF_CNT_MASK 0x000000feL
#define XPB_PIPE_STS__WCB_SID_DATA_BUF_CNT_MASK 0x00007f00L
#define XPB_PIPE_STS__WCB_HST_RD_PTR_BUF_FULL_MASK 0x00008000L
#define XPB_PIPE_STS__WCB_SID_RD_PTR_BUF_FULL_MASK 0x00010000L
#define XPB_PIPE_STS__WCB_HST_REQ_FIFO_FULL_MASK 0x00020000L
#define XPB_PIPE_STS__WCB_SID_REQ_FIFO_FULL_MASK 0x00040000L
#define XPB_PIPE_STS__WCB_HST_REQ_OBUF_FULL_MASK 0x00080000L
#define XPB_PIPE_STS__WCB_SID_REQ_OBUF_FULL_MASK 0x00100000L
#define XPB_PIPE_STS__WCB_HST_DATA_OBUF_FULL_MASK 0x00200000L
#define XPB_PIPE_STS__WCB_SID_DATA_OBUF_FULL_MASK 0x00400000L
#define XPB_PIPE_STS__RET_BUF_FULL_MASK 0x00800000L
#define XPB_PIPE_STS__XPB_CLK_BUSY_BITS_MASK 0xff000000L

// XPB_SUB_CTRL
#define XPB_SUB_CTRL__WRREQ_BYPASS_XPB_MASK 0x00000001L
#define XPB_SUB_CTRL__STALL_CNS_RTR_REQ_MASK 0x00000002L
#define XPB_SUB_CTRL__STALL_RTR_RPB_WRREQ_MASK 0x00000004L
#define XPB_SUB_CTRL__STALL_RTR_MAP_REQ_MASK 0x00000008L
#define XPB_SUB_CTRL__STALL_MAP_WCB_REQ_MASK 0x00000010L
#define XPB_SUB_CTRL__STALL_WCB_SID_REQ_MASK 0x00000020L
#define XPB_SUB_CTRL__STALL_MC_XSP_REQ_SEND_MASK 0x00000040L
#define XPB_SUB_CTRL__STALL_WCB_HST_REQ_MASK 0x00000080L
#define XPB_SUB_CTRL__STALL_HST_HOP_REQ_MASK 0x00000100L
#define XPB_SUB_CTRL__STALL_XPB_RPB_REQ_ATTR_MASK 0x00000200L
#define XPB_SUB_CTRL__RESET_CNS_MASK 0x00000400L
#define XPB_SUB_CTRL__RESET_RTR_MASK 0x00000800L
#define XPB_SUB_CTRL__RESET_RET_MASK 0x00001000L
#define XPB_SUB_CTRL__RESET_MAP_MASK 0x00002000L
#define XPB_SUB_CTRL__RESET_WCB_MASK 0x00004000L
#define XPB_SUB_CTRL__RESET_HST_MASK 0x00008000L
#define XPB_SUB_CTRL__RESET_HOP_MASK 0x00010000L
#define XPB_SUB_CTRL__RESET_SID_MASK 0x00020000L
#define XPB_SUB_CTRL__RESET_SRB_MASK 0x00040000L
#define XPB_SUB_CTRL__RESET_CGR_MASK 0x00080000L

// XPB_MAP_INVERT_FLUSH_NUM_LSB
#define XPB_MAP_INVERT_FLUSH_NUM_LSB__ALTER_FLUSH_NUM_MASK 0x0000ffffL

// XPB_PERF_KNOBS
#define XPB_PERF_KNOBS__CNS_FIFO_DEPTH_MASK 0x0000003fL
#define XPB_PERF_KNOBS__WCB_HST_FIFO_DEPTH_MASK 0x00000fc0L
#define XPB_PERF_KNOBS__WCB_SID_FIFO_DEPTH_MASK 0x0003f000L

// XPB_STICKY
#define XPB_STICKY__BITS_MASK 0xffffffffL

// XPB_STICKY_W1C
#define XPB_STICKY_W1C__BITS_MASK 0xffffffffL

// XPB_MISC_CFG
#define XPB_MISC_CFG__FIELDNAME0_MASK 0x000000ffL
#define XPB_MISC_CFG__FIELDNAME1_MASK 0x0000ff00L
#define XPB_MISC_CFG__FIELDNAME2_MASK 0x00ff0000L
#define XPB_MISC_CFG__FIELDNAME3_MASK 0x7f000000L
#define XPB_MISC_CFG__TRIGGERNAME_MASK 0x80000000L

// XPB_INTF_CFG2
#define XPB_INTF_CFG2__RPB_RDREQ_CRD_MASK 0x000000ffL

// XPB_CLG_EXTRA_RD
#define XPB_CLG_EXTRA_RD__CMP0_HIGH_MASK 0x0000003fL
#define XPB_CLG_EXTRA_RD__CMP0_LOW_MASK 0x000007c0L
#define XPB_CLG_EXTRA_RD__VLD0_MASK 0x00000800L
#define XPB_CLG_EXTRA_RD__CLG0_NUM_MASK 0x00007000L
#define XPB_CLG_EXTRA_RD__CMP1_HIGH_MASK 0x001f8000L
#define XPB_CLG_EXTRA_RD__CMP1_LOW_MASK 0x03e00000L
#define XPB_CLG_EXTRA_RD__VLD1_MASK 0x04000000L
#define XPB_CLG_EXTRA_RD__CLG1_NUM_MASK 0x38000000L

// XPB_CLG_EXTRA_MSK_RD
#define XPB_CLG_EXTRA_MSK_RD__MSK0_HIGH_MASK 0x0000003fL
#define XPB_CLG_EXTRA_MSK_RD__MSK0_LOW_MASK 0x000007c0L
#define XPB_CLG_EXTRA_MSK_RD__MSK1_HIGH_MASK 0x0001f800L
#define XPB_CLG_EXTRA_MSK_RD__MSK1_LOW_MASK 0x003e0000L

// XPB_CLG_GFX_MATCH
#define XPB_CLG_GFX_MATCH__FARBIRC0_ID_MASK 0x0000003fL
#define XPB_CLG_GFX_MATCH__FARBIRC1_ID_MASK 0x00000fc0L
#define XPB_CLG_GFX_MATCH__FARBIRC2_ID_MASK 0x0003f000L
#define XPB_CLG_GFX_MATCH__FARBIRC3_ID_MASK 0x00fc0000L
#define XPB_CLG_GFX_MATCH__FARBIRC0_VLD_MASK 0x01000000L
#define XPB_CLG_GFX_MATCH__FARBIRC1_VLD_MASK 0x02000000L
#define XPB_CLG_GFX_MATCH__FARBIRC2_VLD_MASK 0x04000000L
#define XPB_CLG_GFX_MATCH__FARBIRC3_VLD_MASK 0x08000000L

// XPB_CLG_GFX_MATCH_MSK
#define XPB_CLG_GFX_MATCH_MSK__FARBIRC0_ID_MSK_MASK 0x0000003fL
#define XPB_CLG_GFX_MATCH_MSK__FARBIRC1_ID_MSK_MASK 0x00000fc0L
#define XPB_CLG_GFX_MATCH_MSK__FARBIRC2_ID_MSK_MASK 0x0003f000L
#define XPB_CLG_GFX_MATCH_MSK__FARBIRC3_ID_MSK_MASK 0x00fc0000L

// XPB_CLG_MM_MATCH
#define XPB_CLG_MM_MATCH__FARBIRC0_ID_MASK 0x0000003fL
#define XPB_CLG_MM_MATCH__FARBIRC1_ID_MASK 0x00000fc0L
#define XPB_CLG_MM_MATCH__FARBIRC2_ID_MASK 0x0003f000L
#define XPB_CLG_MM_MATCH__FARBIRC3_ID_MASK 0x00fc0000L
#define XPB_CLG_MM_MATCH__FARBIRC0_VLD_MASK 0x01000000L
#define XPB_CLG_MM_MATCH__FARBIRC1_VLD_MASK 0x02000000L
#define XPB_CLG_MM_MATCH__FARBIRC2_VLD_MASK 0x04000000L
#define XPB_CLG_MM_MATCH__FARBIRC3_VLD_MASK 0x08000000L

// XPB_CLG_MM_MATCH_MSK
#define XPB_CLG_MM_MATCH_MSK__FARBIRC0_ID_MSK_MASK 0x0000003fL
#define XPB_CLG_MM_MATCH_MSK__FARBIRC1_ID_MSK_MASK 0x00000fc0L
#define XPB_CLG_MM_MATCH_MSK__FARBIRC2_ID_MSK_MASK 0x0003f000L
#define XPB_CLG_MM_MATCH_MSK__FARBIRC3_ID_MSK_MASK 0x00fc0000L

// XPB_CLG_GFX_UNITID_MAPPING0
#define XPB_CLG_GFX_UNITID_MAPPING0__UNITID_LOW_MASK 0x0000001fL
#define XPB_CLG_GFX_UNITID_MAPPING0__UNITID_VLD_MASK 0x00000020L
#define XPB_CLG_GFX_UNITID_MAPPING0__DEST_CLG_NUM_MASK 0x000001c0L

// XPB_CLG_GFX_UNITID_MAPPING1
#define XPB_CLG_GFX_UNITID_MAPPING1__UNITID_LOW_MASK 0x0000001fL
#define XPB_CLG_GFX_UNITID_MAPPING1__UNITID_VLD_MASK 0x00000020L
#define XPB_CLG_GFX_UNITID_MAPPING1__DEST_CLG_NUM_MASK 0x000001c0L

// XPB_CLG_GFX_UNITID_MAPPING2
#define XPB_CLG_GFX_UNITID_MAPPING2__UNITID_LOW_MASK 0x0000001fL
#define XPB_CLG_GFX_UNITID_MAPPING2__UNITID_VLD_MASK 0x00000020L
#define XPB_CLG_GFX_UNITID_MAPPING2__DEST_CLG_NUM_MASK 0x000001c0L

// XPB_CLG_GFX_UNITID_MAPPING3
#define XPB_CLG_GFX_UNITID_MAPPING3__UNITID_LOW_MASK 0x0000001fL
#define XPB_CLG_GFX_UNITID_MAPPING3__UNITID_VLD_MASK 0x00000020L
#define XPB_CLG_GFX_UNITID_MAPPING3__DEST_CLG_NUM_MASK 0x000001c0L

// XPB_CLG_GFX_UNITID_MAPPING4
#define XPB_CLG_GFX_UNITID_MAPPING4__UNITID_LOW_MASK 0x0000001fL
#define XPB_CLG_GFX_UNITID_MAPPING4__UNITID_VLD_MASK 0x00000020L
#define XPB_CLG_GFX_UNITID_MAPPING4__DEST_CLG_NUM_MASK 0x000001c0L

// XPB_CLG_GFX_UNITID_MAPPING5
#define XPB_CLG_GFX_UNITID_MAPPING5__UNITID_LOW_MASK 0x0000001fL
#define XPB_CLG_GFX_UNITID_MAPPING5__UNITID_VLD_MASK 0x00000020L
#define XPB_CLG_GFX_UNITID_MAPPING5__DEST_CLG_NUM_MASK 0x000001c0L

// XPB_CLG_GFX_UNITID_MAPPING6
#define XPB_CLG_GFX_UNITID_MAPPING6__UNITID_LOW_MASK 0x0000001fL
#define XPB_CLG_GFX_UNITID_MAPPING6__UNITID_VLD_MASK 0x00000020L
#define XPB_CLG_GFX_UNITID_MAPPING6__DEST_CLG_NUM_MASK 0x000001c0L

// XPB_CLG_GFX_UNITID_MAPPING7
#define XPB_CLG_GFX_UNITID_MAPPING7__UNITID_LOW_MASK 0x0000001fL
#define XPB_CLG_GFX_UNITID_MAPPING7__UNITID_VLD_MASK 0x00000020L
#define XPB_CLG_GFX_UNITID_MAPPING7__DEST_CLG_NUM_MASK 0x000001c0L

// XPB_CLG_MM_UNITID_MAPPING0
#define XPB_CLG_MM_UNITID_MAPPING0__UNITID_LOW_MASK 0x0000001fL
#define XPB_CLG_MM_UNITID_MAPPING0__UNITID_VLD_MASK 0x00000020L
#define XPB_CLG_MM_UNITID_MAPPING0__DEST_CLG_NUM_MASK 0x000001c0L

// XPB_CLG_MM_UNITID_MAPPING1
#define XPB_CLG_MM_UNITID_MAPPING1__UNITID_LOW_MASK 0x0000001fL
#define XPB_CLG_MM_UNITID_MAPPING1__UNITID_VLD_MASK 0x00000020L
#define XPB_CLG_MM_UNITID_MAPPING1__DEST_CLG_NUM_MASK 0x000001c0L

// XPB_CLG_MM_UNITID_MAPPING2
#define XPB_CLG_MM_UNITID_MAPPING2__UNITID_LOW_MASK 0x0000001fL
#define XPB_CLG_MM_UNITID_MAPPING2__UNITID_VLD_MASK 0x00000020L
#define XPB_CLG_MM_UNITID_MAPPING2__DEST_CLG_NUM_MASK 0x000001c0L

// XPB_CLG_MM_UNITID_MAPPING3
#define XPB_CLG_MM_UNITID_MAPPING3__UNITID_LOW_MASK 0x0000001fL
#define XPB_CLG_MM_UNITID_MAPPING3__UNITID_VLD_MASK 0x00000020L
#define XPB_CLG_MM_UNITID_MAPPING3__DEST_CLG_NUM_MASK 0x000001c0L

// RPB_PASSPW_CONF
#define RPB_PASSPW_CONF__XPB_PASSPW_OVERRIDE_MASK 0x00000001L
#define RPB_PASSPW_CONF__XPB_RSPPASSPW_OVERRIDE_MASK 0x00000002L
#define RPB_PASSPW_CONF__ATC_TR_PASSPW_OVERRIDE_MASK 0x00000004L
#define RPB_PASSPW_CONF__ATC_PAGE_PASSPW_OVERRIDE_MASK 0x00000008L
#define RPB_PASSPW_CONF__WR_PASSPW_OVERRIDE_MASK 0x00000010L
#define RPB_PASSPW_CONF__RD_PASSPW_OVERRIDE_MASK 0x00000020L
#define RPB_PASSPW_CONF__WR_RSPPASSPW_OVERRIDE_MASK 0x00000040L
#define RPB_PASSPW_CONF__RD_RSPPASSPW_OVERRIDE_MASK 0x00000080L
#define RPB_PASSPW_CONF__ATC_RSPPASSPW_OVERRIDE_MASK 0x00000100L
#define RPB_PASSPW_CONF__ATOMIC_PASSPW_OVERRIDE_MASK 0x00000200L
#define RPB_PASSPW_CONF__ATOMIC_RSPPASSPW_OVERRIDE_MASK 0x00000400L
#define RPB_PASSPW_CONF__ATC_TR_PASSPW_OVERRIDE_EN_MASK 0x00000800L
#define RPB_PASSPW_CONF__ATC_PAGE_PASSPW_OVERRIDE_EN_MASK 0x00001000L
#define RPB_PASSPW_CONF__ATC_RSPPASSPW_OVERRIDE_EN_MASK 0x00002000L
#define RPB_PASSPW_CONF__WRRSP_PASSPW_OVERRIDE_MASK 0x00004000L
#define RPB_PASSPW_CONF__WRRSP_PASSPW_OVERRIDE_EN_MASK 0x00008000L
#define RPB_PASSPW_CONF__RDRSP_PASSPW_OVERRIDE_MASK 0x00010000L
#define RPB_PASSPW_CONF__RDRSP_PASSPW_OVERRIDE_EN_MASK 0x00020000L

// RPB_BLOCKLEVEL_CONF
#define RPB_BLOCKLEVEL_CONF__XPB_BLOCKLEVEL_OVERRIDE_MASK 0x00000003L
#define RPB_BLOCKLEVEL_CONF__ATC_TR_BLOCKLEVEL_MASK 0x0000000cL
#define RPB_BLOCKLEVEL_CONF__ATC_PAGE_BLOCKLEVEL_MASK 0x00000030L
#define RPB_BLOCKLEVEL_CONF__ATC_INV_BLOCKLEVEL_MASK 0x000000c0L
#define RPB_BLOCKLEVEL_CONF__IO_WR_BLOCKLEVEL_OVERRIDE_MASK 0x00000300L
#define RPB_BLOCKLEVEL_CONF__IO_RD_BLOCKLEVEL_OVERRIDE_MASK 0x00000c00L
#define RPB_BLOCKLEVEL_CONF__ATOMIC_BLOCKLEVEL_OVERRIDE_MASK 0x00003000L
#define RPB_BLOCKLEVEL_CONF__XPB_BLOCKLEVEL_OVERRIDE_EN_MASK 0x00004000L
#define RPB_BLOCKLEVEL_CONF__IO_WR_BLOCKLEVEL_OVERRIDE_EN_MASK 0x00008000L
#define RPB_BLOCKLEVEL_CONF__IO_RD_BLOCKLEVEL_OVERRIDE_EN_MASK 0x00010000L
#define RPB_BLOCKLEVEL_CONF__ATOMIC_BLOCKLEVEL_OVERRIDE_EN_MASK 0x00020000L

// RPB_SECLEVEL_CONF
#define RPB_SECLEVEL_CONF__ATC_SECLEVEL_MASK 0x00000007L

// RPB_TAG_CONF
#define RPB_TAG_CONF__RPB_ATS_TR_MASK 0x000000ffL
#define RPB_TAG_CONF__RPB_IO_WR_MASK 0x0000ff00L
#define RPB_TAG_CONF__RPB_ATS_PR_MASK 0x00ff0000L

// RPB_DBG1
#define RPB_DBG1__RPB_IO_RD_MASK 0x000000ffL
#define RPB_DBG1__RPB_OUTSTANDING_RD_32B_MASK 0x000fff00L
#define RPB_DBG1__DEBUG_BITS_MASK 0xfff00000L

// RPB_EFF_CNTL
#define RPB_EFF_CNTL__WR_LAZY_TIMER_MASK 0x000000ffL
#define RPB_EFF_CNTL__RD_LAZY_TIMER_MASK 0x0000ff00L

// RPB_ARB_CNTL
#define RPB_ARB_CNTL__RD_SWITCH_NUM_MASK 0x000000ffL
#define RPB_ARB_CNTL__WR_SWITCH_NUM_MASK 0x0000ff00L
#define RPB_ARB_CNTL__ATC_TR_SWITCH_NUM_MASK 0x00ff0000L
#define RPB_ARB_CNTL__ARB_MODE_MASK 0x01000000L
#define RPB_ARB_CNTL__SWITCH_NUM_MODE_MASK 0x02000000L

// RPB_ARB_CNTL2
#define RPB_ARB_CNTL2__P2P_SWITCH_NUM_MASK 0x000000ffL
#define RPB_ARB_CNTL2__ATOMIC_SWITCH_NUM_MASK 0x0000ff00L
#define RPB_ARB_CNTL2__ATC_PAGE_SWITCH_NUM_MASK 0x00ff0000L

// RPB_BIF_CNTL
#define RPB_BIF_CNTL__VC0_SWITCH_NUM_MASK 0x000000ffL
#define RPB_BIF_CNTL__VC1_SWITCH_NUM_MASK 0x0000ff00L
#define RPB_BIF_CNTL__ARB_MODE_MASK 0x00010000L
#define RPB_BIF_CNTL__DRAIN_VC_NUM_MASK 0x00020000L
#define RPB_BIF_CNTL__SWITCH_ENABLE_MASK 0x00040000L
#define RPB_BIF_CNTL__SWITCH_THRESHOLD_MASK 0x07f80000L
#define RPB_BIF_CNTL__PAGE_PRI_EN_MASK 0x08000000L
#define RPB_BIF_CNTL__TR_PRI_EN_MASK 0x10000000L
#define RPB_BIF_CNTL__VC0_CHAINED_OVERRIDE_MASK 0x20000000L
#define RPB_BIF_CNTL__PARITY_CHECK_EN_MASK 0x40000000L

// RPB_WR_SWITCH_CNTL
#define RPB_WR_SWITCH_CNTL__QUEUE0_SWITCH_NUM_MASK 0x0000007fL
#define RPB_WR_SWITCH_CNTL__QUEUE1_SWITCH_NUM_MASK 0x00003f80L
#define RPB_WR_SWITCH_CNTL__QUEUE2_SWITCH_NUM_MASK 0x001fc000L
#define RPB_WR_SWITCH_CNTL__QUEUE3_SWITCH_NUM_MASK 0x0fe00000L
#define RPB_WR_SWITCH_CNTL__SWITCH_NUM_MODE_MASK 0x10000000L

// RPB_WR_COMBINE_CNTL
#define RPB_WR_COMBINE_CNTL__WC_MAX_PACKET_SIZE_MASK 0x00000003L
#define RPB_WR_COMBINE_CNTL__WC_FLUSH_TIMER_MASK 0x0000003cL
#define RPB_WR_COMBINE_CNTL__WC_ALIGN_MASK 0x00000040L

// RPB_RD_SWITCH_CNTL
#define RPB_RD_SWITCH_CNTL__QUEUE0_SWITCH_NUM_MASK 0x0000007fL
#define RPB_RD_SWITCH_CNTL__QUEUE1_SWITCH_NUM_MASK 0x00003f80L
#define RPB_RD_SWITCH_CNTL__QUEUE2_SWITCH_NUM_MASK 0x001fc000L
#define RPB_RD_SWITCH_CNTL__QUEUE3_SWITCH_NUM_MASK 0x0fe00000L
#define RPB_RD_SWITCH_CNTL__SWITCH_NUM_MODE_MASK 0x10000000L

// RPB_CID_QUEUE_WR
#define RPB_CID_QUEUE_WR__CLIENT_ID_LOW_MASK 0x0000001fL
#define RPB_CID_QUEUE_WR__CLIENT_ID_HIGH_MASK 0x000007e0L
#define RPB_CID_QUEUE_WR__UPDATE_MODE_MASK 0x00000800L
#define RPB_CID_QUEUE_WR__WRITE_QUEUE_MASK 0x00007000L
#define RPB_CID_QUEUE_WR__READ_QUEUE_MASK 0x00038000L
#define RPB_CID_QUEUE_WR__UPDATE_MASK 0x00040000L

// RPB_CID_QUEUE_RD
#define RPB_CID_QUEUE_RD__CLIENT_ID_LOW_MASK 0x0000001fL
#define RPB_CID_QUEUE_RD__CLIENT_ID_HIGH_MASK 0x000007e0L
#define RPB_CID_QUEUE_RD__WRITE_QUEUE_MASK 0x00003800L
#define RPB_CID_QUEUE_RD__READ_QUEUE_MASK 0x0001c000L

// RPB_PERF_COUNTER_CNTL
#define RPB_PERF_COUNTER_CNTL__PERF_COUNTER_SELECT_MASK 0x00000003L
#define RPB_PERF_COUNTER_CNTL__CLEAR_SELECTED_PERF_COUNTER_MASK 0x00000004L
#define RPB_PERF_COUNTER_CNTL__CLEAR_ALL_PERF_COUNTERS_MASK 0x00000008L
#define RPB_PERF_COUNTER_CNTL__STOP_ON_COUNTER_SATURATION_MASK 0x00000010L
#define RPB_PERF_COUNTER_CNTL__ENABLE_PERF_COUNTERS_MASK 0x000001e0L
#define RPB_PERF_COUNTER_CNTL__PERF_COUNTER_ASSIGN_0_MASK 0x00003e00L
#define RPB_PERF_COUNTER_CNTL__PERF_COUNTER_ASSIGN_1_MASK 0x0007c000L
#define RPB_PERF_COUNTER_CNTL__PERF_COUNTER_ASSIGN_2_MASK 0x00f80000L
#define RPB_PERF_COUNTER_CNTL__PERF_COUNTER_ASSIGN_3_MASK 0x1f000000L

// RPB_PERF_COUNTER_STATUS
#define RPB_PERF_COUNTER_STATUS__PERFORMANCE_COUNTER_VALUE_MASK 0xffffffffL

// RPB_CID_QUEUE_EX
#define RPB_CID_QUEUE_EX__START_MASK 0x00000001L
#define RPB_CID_QUEUE_EX__OFFSET_MASK 0x000001feL

// RPB_CID_QUEUE_EX_DATA
#define RPB_CID_QUEUE_EX_DATA__WRITE_ENTRIES_MASK 0x0000ffffL
#define RPB_CID_QUEUE_EX_DATA__READ_ENTRIES_MASK 0xffff0000L

// RPB_SWITCH_CNTL2
#define RPB_SWITCH_CNTL2__RD_QUEUE4_SWITCH_NUM_MASK 0x0000007fL
#define RPB_SWITCH_CNTL2__RD_QUEUE5_SWITCH_NUM_MASK 0x00003f80L
#define RPB_SWITCH_CNTL2__WR_QUEUE4_SWITCH_NUM_MASK 0x001fc000L
#define RPB_SWITCH_CNTL2__WR_QUEUE5_SWITCH_NUM_MASK 0x0fe00000L

// RPB_DEINTRLV_COMBINE_CNTL
#define RPB_DEINTRLV_COMBINE_CNTL__WC_CHAINED_FLUSH_TIMER_MASK 0x0000000fL
#define RPB_DEINTRLV_COMBINE_CNTL__WC_CHAINED_BREAK_EN_MASK 0x00000010L
#define RPB_DEINTRLV_COMBINE_CNTL__WC_HANDLE_CHECK_DISABLE_MASK 0x00000020L

// RPB_VC_SWITCH_RDWR
#define RPB_VC_SWITCH_RDWR__MODE_MASK 0x00000003L
#define RPB_VC_SWITCH_RDWR__NUM_RD_MASK 0x000003fcL
#define RPB_VC_SWITCH_RDWR__NUM_WR_MASK 0x0003fc00L

// RPB_PERFCOUNTER_LO
#define RPB_PERFCOUNTER_LO__COUNTER_LO_MASK 0xffffffffL

// RPB_PERFCOUNTER_HI
#define RPB_PERFCOUNTER_HI__COUNTER_HI_MASK 0x0000ffffL
#define RPB_PERFCOUNTER_HI__COMPARE_VALUE_MASK 0xffff0000L

// RPB_PERFCOUNTER0_CFG
#define RPB_PERFCOUNTER0_CFG__PERF_SEL_MASK 0x000000ffL
#define RPB_PERFCOUNTER0_CFG__PERF_SEL_END_MASK 0x0000ff00L
#define RPB_PERFCOUNTER0_CFG__PERF_MODE_MASK 0x0f000000L
#define RPB_PERFCOUNTER0_CFG__ENABLE_MASK 0x10000000L
#define RPB_PERFCOUNTER0_CFG__CLEAR_MASK 0x20000000L

// RPB_PERFCOUNTER1_CFG
#define RPB_PERFCOUNTER1_CFG__PERF_SEL_MASK 0x000000ffL
#define RPB_PERFCOUNTER1_CFG__PERF_SEL_END_MASK 0x0000ff00L
#define RPB_PERFCOUNTER1_CFG__PERF_MODE_MASK 0x0f000000L
#define RPB_PERFCOUNTER1_CFG__ENABLE_MASK 0x10000000L
#define RPB_PERFCOUNTER1_CFG__CLEAR_MASK 0x20000000L

// RPB_PERFCOUNTER2_CFG
#define RPB_PERFCOUNTER2_CFG__PERF_SEL_MASK 0x000000ffL
#define RPB_PERFCOUNTER2_CFG__PERF_SEL_END_MASK 0x0000ff00L
#define RPB_PERFCOUNTER2_CFG__PERF_MODE_MASK 0x0f000000L
#define RPB_PERFCOUNTER2_CFG__ENABLE_MASK 0x10000000L
#define RPB_PERFCOUNTER2_CFG__CLEAR_MASK 0x20000000L

// RPB_PERFCOUNTER3_CFG
#define RPB_PERFCOUNTER3_CFG__PERF_SEL_MASK 0x000000ffL
#define RPB_PERFCOUNTER3_CFG__PERF_SEL_END_MASK 0x0000ff00L
#define RPB_PERFCOUNTER3_CFG__PERF_MODE_MASK 0x0f000000L
#define RPB_PERFCOUNTER3_CFG__ENABLE_MASK 0x10000000L
#define RPB_PERFCOUNTER3_CFG__CLEAR_MASK 0x20000000L

// RPB_PERFCOUNTER_RSLT_CNTL
#define RPB_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT_MASK 0x0000000fL
#define RPB_PERFCOUNTER_RSLT_CNTL__START_TRIGGER_MASK 0x0000ff00L
#define RPB_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER_MASK 0x00ff0000L
#define RPB_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY_MASK 0x01000000L
#define RPB_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL_MASK 0x02000000L
#define RPB_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE_MASK 0x04000000L

// RPB_MISC_CG
#define RPB_MISC_CG__ONDLY_MASK 0x0000003fL
#define RPB_MISC_CG__OFFDLY_MASK 0x00000fc0L
#define RPB_MISC_CG__RDYDLY_MASK 0x0003f000L
#define RPB_MISC_CG__ENABLE_MASK 0x00040000L
#define RPB_MISC_CG__MEM_LS_ENABLE_MASK 0x00080000L
#define RPB_MISC_CG__PG_EN_MASK 0x00100000L
#define RPB_MISC_CG__PG_IDLE_CYCLE_MASK 0x3fe00000L

// RPB_RD_QUEUE_CNTL
#define RPB_RD_QUEUE_CNTL__ARB_MODE_MASK 0x00000001L
#define RPB_RD_QUEUE_CNTL__Q4_SHARED_MASK 0x00000002L
#define RPB_RD_QUEUE_CNTL__Q5_SHARED_MASK 0x00000004L
#define RPB_RD_QUEUE_CNTL__Q4_UNITID_EA_MODE_MASK 0x00000008L
#define RPB_RD_QUEUE_CNTL__Q5_UNITID_EA_MODE_MASK 0x00000010L
#define RPB_RD_QUEUE_CNTL__Q4_PATTERN_LOW_MASK 0x000003e0L
#define RPB_RD_QUEUE_CNTL__Q4_PATTERN_HIGH_MASK 0x0000fc00L
#define RPB_RD_QUEUE_CNTL__Q5_PATTERN_LOW_MASK 0x001f0000L
#define RPB_RD_QUEUE_CNTL__Q5_PATTERN_HIGH_MASK 0x07e00000L

// RPB_RD_QUEUE_CNTL2
#define RPB_RD_QUEUE_CNTL2__Q4_PATTERN_MASK_LOW_MASK 0x0000001fL
#define RPB_RD_QUEUE_CNTL2__Q4_PATTERN_MASK_HIGH_MASK 0x000007e0L
#define RPB_RD_QUEUE_CNTL2__Q5_PATTERN_MASK_LOW_MASK 0x0000f800L
#define RPB_RD_QUEUE_CNTL2__Q5_PATTERN_MASK_HIGH_MASK 0x003f0000L

// RPB_WR_QUEUE_CNTL
#define RPB_WR_QUEUE_CNTL__ARB_MODE_MASK 0x00000001L
#define RPB_WR_QUEUE_CNTL__Q4_SHARED_MASK 0x00000002L
#define RPB_WR_QUEUE_CNTL__Q5_SHARED_MASK 0x00000004L
#define RPB_WR_QUEUE_CNTL__Q4_UNITID_EA_MODE_MASK 0x00000008L
#define RPB_WR_QUEUE_CNTL__Q5_UNITID_EA_MODE_MASK 0x00000010L
#define RPB_WR_QUEUE_CNTL__Q4_PATTERN_LOW_MASK 0x000003e0L
#define RPB_WR_QUEUE_CNTL__Q4_PATTERN_HIGH_MASK 0x0000fc00L
#define RPB_WR_QUEUE_CNTL__Q5_PATTERN_LOW_MASK 0x001f0000L
#define RPB_WR_QUEUE_CNTL__Q5_PATTERN_HIGH_MASK 0x07e00000L

// RPB_WR_QUEUE_CNTL2
#define RPB_WR_QUEUE_CNTL2__Q4_PATTERN_MASK_LOW_MASK 0x0000001fL
#define RPB_WR_QUEUE_CNTL2__Q4_PATTERN_MASK_HIGH_MASK 0x000007e0L
#define RPB_WR_QUEUE_CNTL2__Q5_PATTERN_MASK_LOW_MASK 0x0000f800L
#define RPB_WR_QUEUE_CNTL2__Q5_PATTERN_MASK_HIGH_MASK 0x003f0000L

// RPB_EA_QUEUE_WR
#define RPB_EA_QUEUE_WR__EA_NUMBER_MASK 0x0000001fL
#define RPB_EA_QUEUE_WR__WRITE_QUEUE_MASK 0x000000e0L
#define RPB_EA_QUEUE_WR__READ_QUEUE_MASK 0x00000700L
#define RPB_EA_QUEUE_WR__UPDATE_MASK 0x00000800L

// RPB_ATS_CNTL
#define RPB_ATS_CNTL__PAGE_MIN_LATENCY_ENABLE_MASK 0x00000001L
#define RPB_ATS_CNTL__TR_MIN_LATENCY_ENABLE_MASK 0x00000002L
#define RPB_ATS_CNTL__SWITCH_THRESHOLD_MASK 0x0000007cL
#define RPB_ATS_CNTL__TIME_SLICE_MASK 0x00007f80L
#define RPB_ATS_CNTL__ATCTR_SWITCH_NUM_MASK 0x00078000L
#define RPB_ATS_CNTL__ATCPAGE_SWITCH_NUM_MASK 0x00780000L
#define RPB_ATS_CNTL__WR_AT_MASK 0x01800000L
#define RPB_ATS_CNTL__INVAL_COM_CMD_MASK 0x7e000000L

// RPB_ATS_CNTL2
#define RPB_ATS_CNTL2__TRANS_CMD_MASK 0x0000003fL
#define RPB_ATS_CNTL2__PAGE_REQ_CMD_MASK 0x00000fc0L
#define RPB_ATS_CNTL2__PAGE_ROUTING_CODE_MASK 0x00007000L
#define RPB_ATS_CNTL2__INVAL_COM_ROUTING_CODE_MASK 0x00038000L
#define RPB_ATS_CNTL2__VENDOR_ID_MASK 0x000c0000L

// RPB_SDPPORT_CNTL
#define RPB_SDPPORT_CNTL__NBIF_DMA_SELF_ACTIVATE_MASK 0x00000001L
#define RPB_SDPPORT_CNTL__NBIF_DMA_CFG_MODE_MASK 0x00000006L
#define RPB_SDPPORT_CNTL__NBIF_DMA_ENABLE_REISSUE_CREDIT_MASK 0x00000008L
#define RPB_SDPPORT_CNTL__NBIF_DMA_ENABLE_SATURATE_COUNTER_MASK 0x00000010L
#define RPB_SDPPORT_CNTL__NBIF_DMA_ENABLE_DISRUPT_FULLDIS_MASK 0x00000020L
#define RPB_SDPPORT_CNTL__NBIF_DMA_HALT_THRESHOLD_MASK 0x000003c0L
#define RPB_SDPPORT_CNTL__NBIF_HST_SELF_ACTIVATE_MASK 0x00000400L
#define RPB_SDPPORT_CNTL__NBIF_HST_CFG_MODE_MASK 0x00001800L
#define RPB_SDPPORT_CNTL__NBIF_HST_ENABLE_REISSUE_CREDIT_MASK 0x00002000L
#define RPB_SDPPORT_CNTL__NBIF_HST_ENABLE_SATURATE_COUNTER_MASK 0x00004000L
#define RPB_SDPPORT_CNTL__NBIF_HST_ENABLE_DISRUPT_FULLDIS_MASK 0x00008000L
#define RPB_SDPPORT_CNTL__NBIF_HST_HALT_THRESHOLD_MASK 0x000f0000L
#define RPB_SDPPORT_CNTL__NBIF_HST_PASSIVE_MODE_MASK 0x00100000L
#define RPB_SDPPORT_CNTL__NBIF_HST_QUICK_COMACK_MASK 0x00200000L
#define RPB_SDPPORT_CNTL__DF_SDPVDCI_RDRSPCKEN_MASK 0x00400000L
#define RPB_SDPPORT_CNTL__DF_SDPVDCI_RDRSPCKENRCV_MASK 0x00800000L
#define RPB_SDPPORT_CNTL__DF_SDPVDCI_RDRSPDATACKEN_MASK 0x01000000L
#define RPB_SDPPORT_CNTL__DF_SDPVDCI_RDRSPDATACKENRCV_MASK 0x02000000L
#define RPB_SDPPORT_CNTL__DF_SDPVDCI_WRRSPCKEN_MASK 0x04000000L
#define RPB_SDPPORT_CNTL__DF_SDPVDCI_WRRSPCKENRCV_MASK 0x08000000L

// RSMU_HCID_GENERIC
#define RSMU_HCID_GENERIC__RSMU_HCID_HwRev_MASK 0x0000003fL
#define RSMU_HCID_GENERIC__RSMU_HCID_HwMinVer_MASK 0x00001fc0L
#define RSMU_HCID_GENERIC__RSMU_HCID_HwMajVer_MASK 0x000fe000L
#define RSMU_HCID_GENERIC__RSMU_HCID_HwID_MASK 0xfff00000L

// RSMU_SIID_GENERIC
#define RSMU_SIID_GENERIC__RSMU_SIID_SwIfRev_MASK 0x0000003fL
#define RSMU_SIID_GENERIC__RSMU_SIID_SwIfMinVer_MASK 0x00001fc0L
#define RSMU_SIID_GENERIC__RSMU_SIID_SwIfMajVer_MASK 0x000fe000L
#define RSMU_SIID_GENERIC__RSMU_SIID_SwIfID_MASK 0xfff00000L

// RSMU_DBG_MUX_CONTROL_GENERIC
#define RSMU_DBG_MUX_CONTROL_GENERIC__RSMU_DBG_MUX_SELECT_MASK 0x000000ffL

// RSMU_SW_MMIO_PUB_IND_ADDR_0_GENERIC
#define RSMU_SW_MMIO_PUB_IND_ADDR_0_GENERIC__RSMU_SW_MMIO_PUB_IND_ADDR_0_MASK 0xffffffffL

// RSMU_SW_MMIO_PUB_IND_DATA_0_GENERIC
#define RSMU_SW_MMIO_PUB_IND_DATA_0_GENERIC__RSMU_SW_MMIO_PUB_IND_DATA_0_MASK 0xffffffffL

// RSMU_SW_MMIO_PUB_IND_ADDR_1_GENERIC
#define RSMU_SW_MMIO_PUB_IND_ADDR_1_GENERIC__RSMU_SW_MMIO_PUB_IND_ADDR_1_MASK 0xffffffffL

// RSMU_SW_MMIO_PUB_IND_DATA_1_GENERIC
#define RSMU_SW_MMIO_PUB_IND_DATA_1_GENERIC__RSMU_SW_MMIO_PUB_IND_DATA_1_MASK 0xffffffffL

// RSMU_SOFT_RESETB_GENERIC
#define RSMU_SOFT_RESETB_GENERIC__RSMU_SOFT_RESETB_MASK 0x00000003L
#define RSMU_SOFT_RESETB_GENERIC__RSMU_MASTER_SOFT_RESET_FENCE_ENABLE_MASK 0x0000000cL
#define RSMU_SOFT_RESETB_GENERIC__RSMU_SLAVE_SOFT_RESET_TIMEOUT_ENABLE_MASK 0x00000030L

// RSMU_PGFSM_CONTROL_GENERIC
#define RSMU_PGFSM_CONTROL_GENERIC__RSMU_PGFSM_SW_CONTROL_MASK 0x00000001L
#define RSMU_PGFSM_CONTROL_GENERIC__RSMU_PGFSM_CMD_MASK 0x0000000eL
#define RSMU_PGFSM_CONTROL_GENERIC__RSMU_PGFSM_ADDR_MASK 0x000000f0L
#define RSMU_PGFSM_CONTROL_GENERIC__RSMU_PGFSM_SELECT_MASK 0x0000ff00L

// RSMU_PGFSM_WR_DATA_GENERIC
#define RSMU_PGFSM_WR_DATA_GENERIC__RSMU_PGFSM_WR_DATA_MASK 0xffffffffL

// RSMU_PGFSM_RD_DATA_GENERIC
#define RSMU_PGFSM_RD_DATA_GENERIC__RSMU_PGFSM_RD_DATA_MASK 0xffffffffL

// RSMU_IH_CREDIT_GENERIC
#define RSMU_IH_CREDIT_GENERIC__RSMU_IH_CREDIT_MASK 0xffffffffL

// RSMU_IH_RESET_CNTL_GENERIC
#define RSMU_IH_RESET_CNTL_GENERIC__RSMU_IH_RESET_MASK 0x00000001L
#define RSMU_IH_RESET_CNTL_GENERIC__RSMU_IH_HARD_RESET_ENABLE_MASK 0x00000002L
#define RSMU_IH_RESET_CNTL_GENERIC__RSMU_IH_SOFT_RESET_ENABLE_MASK 0x00000004L

// RSMU_SEM_RESP_GENERIC
#define RSMU_SEM_RESP_GENERIC__RSMU_SEM_RESP_MASK 0xffffffffL

// RSMU_SEM_RESET_CNTL_GENERIC
#define RSMU_SEM_RESET_CNTL_GENERIC__RSMU_SEM_RESET_MASK 0x00000001L
#define RSMU_SEM_RESET_CNTL_GENERIC__RSMU_SEM_HARD_RESET_ENABLE_MASK 0x00000002L
#define RSMU_SEM_RESET_CNTL_GENERIC__RSMU_SEM_SOFT_RESET_ENABLE_MASK 0x00000004L
#define RSMU_SEM_RESET_CNTL_GENERIC__RSMU_SEM_RESET_PROTECT_ENABLE_MASK 0x00000008L

// RSMU_VIRTUAL_WIRE_SRC_ID_GENERIC
#define RSMU_VIRTUAL_WIRE_SRC_ID_GENERIC__RSMU_VIRTUAL_WIRE_SRC_ID_MASK 0x0000001fL

// RSMU_VIRTUAL_WIRE_INDEX_GENERIC
#define RSMU_VIRTUAL_WIRE_INDEX_GENERIC__RSMU_VIRTUAL_WIRE_INDEX_MASK 0x000003ffL

// RSMU_SW_STRAPRX_ADDR_GENERIC
#define RSMU_SW_STRAPRX_ADDR_GENERIC__RSMU_SW_STRAPRX_ADDR_MASK 0xffffffffL

// RSMU_SW_STRAPRX_DATA_GENERIC
#define RSMU_SW_STRAPRX_DATA_GENERIC__RSMU_SW_STRAPRX_DATA_MASK 0xffffffffL

// RSMU_SW_STRAP_CONTROL_GENERIC
#define RSMU_SW_STRAP_CONTROL_GENERIC__RSMU_SW_PUB_FUSE_RELOAD_MASK 0x00000001L
#define RSMU_SW_STRAP_CONTROL_GENERIC__RSMU_SW_ROM_RELOAD_MASK 0x00000002L

// RSMU_TIMEOUT_ERROR_LOG_REG_GENERIC
#define RSMU_TIMEOUT_ERROR_LOG_REG_GENERIC__RSMU_TIMEOUT_ERROR_ADDR_MASK 0x000fffffL
#define RSMU_TIMEOUT_ERROR_LOG_REG_GENERIC__RSMU_TIMEOUT_ERROR_APERTUREID_MASK 0x00300000L
#define RSMU_TIMEOUT_ERROR_LOG_REG_GENERIC__RSMU_TIMEOUT_ERROR_INITIATORID_MASK 0x3fc00000L
#define RSMU_TIMEOUT_ERROR_LOG_REG_GENERIC__RSMU_TIMEOUT_ERROR_OP_MASK 0x40000000L
#define RSMU_TIMEOUT_ERROR_LOG_REG_GENERIC__RSMU_TIMEOUT_ERROR_OUTSTANDING_MASK 0x80000000L

// RSMU_IP_MASTER_STATUS_GENERIC
#define RSMU_IP_MASTER_STATUS_GENERIC__RSMU_IP_MASTER_REQ_PENDING_MASK 0x00000001L
#define RSMU_IP_MASTER_STATUS_GENERIC__RSMU_IP_MASTER_RESP_PENDING_MASK 0x00000002L

// RSMU_GPUREG_SCRATCH_REG_0_GENERIC
#define RSMU_GPUREG_SCRATCH_REG_0_GENERIC__RSMU_GPUREG_SCRATCH_REG_0_MASK 0xffffffffL

// RSMU_GPUREG_SCRATCH_REG_1_GENERIC
#define RSMU_GPUREG_SCRATCH_REG_1_GENERIC__RSMU_GPUREG_SCRATCH_REG_1_MASK 0xffffffffL

// RSMU_COLD_RESETB_GENERIC
#define RSMU_COLD_RESETB_GENERIC__RSMU_COLD_RESETB_MASK 0x00000001L

// RSMU_HARD_RESETB_GENERIC
#define RSMU_HARD_RESETB_GENERIC__RSMU_HARD_RESETB_MASK 0x00000003L
#define RSMU_HARD_RESETB_GENERIC__RSMU_MASTER_HARD_RESET_FENCE_ENABLE_MASK 0x0000000cL
#define RSMU_HARD_RESETB_GENERIC__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE_MASK 0x00000060L

// RSMU_PUB_FUSE_ADDR_GENERIC
#define RSMU_PUB_FUSE_ADDR_GENERIC__RSMU_PUB_FUSE_START_ADDR_MASK 0x0000ffffL
#define RSMU_PUB_FUSE_ADDR_GENERIC__RSMU_PUB_FUSE_END_ADDR_MASK 0xffff0000L

// RSMU_SEC_FUSE_ADDR_GENERIC
#define RSMU_SEC_FUSE_ADDR_GENERIC__RSMU_SEC_FUSE_START_ADDR_MASK 0x0000ffffL
#define RSMU_SEC_FUSE_ADDR_GENERIC__RSMU_SEC_FUSE_END_ADDR_MASK 0xffff0000L

// RSMU_ROM_ADDR_GENERIC
#define RSMU_ROM_ADDR_GENERIC__RSMU_ROM_START_ADDR_MASK 0x0000ffffL
#define RSMU_ROM_ADDR_GENERIC__RSMU_ROM_END_ADDR_MASK 0xffff0000L

// RSMU_MEM_POWER_CTRL_GENERIC
#define RSMU_MEM_POWER_CTRL_GENERIC__RSMU_FUSE_RM_FUSES_MASK 0x000001ffL
#define RSMU_MEM_POWER_CTRL_GENERIC__RSMU_MEM_POWER_CTRL_RF_BC1_MASK 0x00000200L
#define RSMU_MEM_POWER_CTRL_GENERIC__RSMU_MEM_POWER_CTRL_RF_BC2_MASK 0x00000400L
#define RSMU_MEM_POWER_CTRL_GENERIC__RSMU_MEM_POWER_CTRL_PDP_BC1_MASK 0x00000800L
#define RSMU_MEM_POWER_CTRL_GENERIC__RSMU_MEM_POWER_CTRL_PDP_BC2_MASK 0x00001000L
#define RSMU_MEM_POWER_CTRL_GENERIC__RSMU_MEM_POWER_CTRL_HD_BC1_MASK 0x00002000L
#define RSMU_MEM_POWER_CTRL_GENERIC__RSMU_MEM_POWER_CTRL_HD_BC2_MASK 0x00004000L

// RSMU_MP0_STRAPRX_ADDR_GENERIC
#define RSMU_MP0_STRAPRX_ADDR_GENERIC__RSMU_MP0_STRAPRX_ADDR_MASK 0xffffffffL

// RSMU_MP0_STRAPRX_DATA_GENERIC
#define RSMU_MP0_STRAPRX_DATA_GENERIC__RSMU_MP0_STRAPRX_DATA_MASK 0xffffffffL

// RSMU_SMS_FUSE_CFG_GENERIC
#define RSMU_SMS_FUSE_CFG_GENERIC__RSMU_SMS_FUSE_RESETB_MASK 0x00000001L
#define RSMU_SMS_FUSE_CFG_GENERIC__RSMU_SMS_FUSE_RUN_BIHR_MASK 0x00000002L
#define RSMU_SMS_FUSE_CFG_GENERIC__RSMU_SMS_FUSE_RUN_MBIST_MASK 0x00000004L

// RSMU_SMS_FUSE_ADDR_BASE_GENERIC
#define RSMU_SMS_FUSE_ADDR_BASE_GENERIC__RSMU_SMS_FUSE_ADDR_BASE_MASK 0x000fffffL

// RSMU_SMS_FUSE_ADDR_OFFSET_GENERIC
#define RSMU_SMS_FUSE_ADDR_OFFSET_GENERIC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP0_MASK 0x000000ffL
#define RSMU_SMS_FUSE_ADDR_OFFSET_GENERIC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP1_MASK 0x0000ff00L
#define RSMU_SMS_FUSE_ADDR_OFFSET_GENERIC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP2_MASK 0x00ff0000L
#define RSMU_SMS_FUSE_ADDR_OFFSET_GENERIC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP3_MASK 0xff000000L

// RSMU_STRAP_CONTROL_GENERIC
#define RSMU_STRAP_CONTROL_GENERIC__RSMU_PUB_FUSE_READY_MASK 0x00000001L
#define RSMU_STRAP_CONTROL_GENERIC__RSMU_PUB_FUSE_VALID_MASK 0x00000002L
#define RSMU_STRAP_CONTROL_GENERIC__RSMU_PUB_FUSE_RELOAD_MASK 0x00000004L
#define RSMU_STRAP_CONTROL_GENERIC__RSMU_ROM_READY_MASK 0x00000008L
#define RSMU_STRAP_CONTROL_GENERIC__RSMU_ROM_VALID_MASK 0x00000010L
#define RSMU_STRAP_CONTROL_GENERIC__RSMU_ROM_RELOAD_MASK 0x00000020L
#define RSMU_STRAP_CONTROL_GENERIC__RSMU_PIN_RELOAD_MASK 0x00000040L
#define RSMU_STRAP_CONTROL_GENERIC__RSMU_SEC_FUSE_READY_MASK 0x00000080L
#define RSMU_STRAP_CONTROL_GENERIC__RSMU_SEC_FUSE_VALID_MASK 0x00000100L
#define RSMU_STRAP_CONTROL_GENERIC__RSMU_SMS_FUSE_READY_GRP0_MASK 0x00000200L
#define RSMU_STRAP_CONTROL_GENERIC__RSMU_SMS_FUSE_READY_GRP1_MASK 0x00000400L
#define RSMU_STRAP_CONTROL_GENERIC__RSMU_SMS_FUSE_READY_GRP2_MASK 0x00000800L
#define RSMU_STRAP_CONTROL_GENERIC__RSMU_SMS_FUSE_READY_GRP3_MASK 0x00001000L
#define RSMU_STRAP_CONTROL_GENERIC__RSMU_SMS_FUSE_VALID_GRP0_MASK 0x00002000L
#define RSMU_STRAP_CONTROL_GENERIC__RSMU_SMS_FUSE_VALID_GRP1_MASK 0x00004000L
#define RSMU_STRAP_CONTROL_GENERIC__RSMU_SMS_FUSE_VALID_GRP2_MASK 0x00008000L
#define RSMU_STRAP_CONTROL_GENERIC__RSMU_SMS_FUSE_VALID_GRP3_MASK 0x00010000L
#define RSMU_STRAP_CONTROL_GENERIC__RSMU_SMS_FUSE_BIST_FAIL_GRP0_MASK 0x00020000L
#define RSMU_STRAP_CONTROL_GENERIC__RSMU_SMS_FUSE_BIST_FAIL_GRP1_MASK 0x00040000L
#define RSMU_STRAP_CONTROL_GENERIC__RSMU_SMS_FUSE_BIST_FAIL_GRP2_MASK 0x00080000L
#define RSMU_STRAP_CONTROL_GENERIC__RSMU_SMS_FUSE_BIST_FAIL_GRP3_MASK 0x00100000L

// RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET1_GENERIC
#define RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET1_GENERIC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP4_MASK 0x000000ffL
#define RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET1_GENERIC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP5_MASK 0x0000ff00L
#define RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET1_GENERIC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP6_MASK 0x00ff0000L
#define RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET1_GENERIC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP7_MASK 0xff000000L

// RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET2_GENERIC
#define RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET2_GENERIC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP8_MASK 0x000000ffL
#define RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET2_GENERIC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP9_MASK 0x0000ff00L
#define RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET2_GENERIC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP10_MASK 0x00ff0000L
#define RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET2_GENERIC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP11_MASK 0xff000000L

// RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET3_GENERIC
#define RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET3_GENERIC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP12_MASK 0x000000ffL
#define RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET3_GENERIC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP13_MASK 0x0000ff00L
#define RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET3_GENERIC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP14_MASK 0x00ff0000L
#define RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET3_GENERIC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP15_MASK 0xff000000L

// RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GENERIC
#define RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_READY_GRP4_MASK 0x00000001L
#define RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_READY_GRP5_MASK 0x00000002L
#define RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_READY_GRP6_MASK 0x00000004L
#define RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_READY_GRP7_MASK 0x00000008L
#define RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_READY_GRP8_MASK 0x00000010L
#define RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_READY_GRP9_MASK 0x00000020L
#define RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_READY_GRP10_MASK 0x00000040L
#define RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_READY_GRP11_MASK 0x00000080L
#define RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_READY_GRP12_MASK 0x00000100L
#define RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_READY_GRP13_MASK 0x00000200L
#define RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_READY_GRP14_MASK 0x00000400L
#define RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_READY_GRP15_MASK 0x00000800L

// RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_VALID_GRP4_MASK 0x00000001L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_VALID_GRP5_MASK 0x00000002L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_VALID_GRP6_MASK 0x00000004L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_VALID_GRP7_MASK 0x00000008L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_VALID_GRP8_MASK 0x00000010L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_VALID_GRP9_MASK 0x00000020L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_VALID_GRP10_MASK 0x00000040L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_VALID_GRP11_MASK 0x00000080L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_VALID_GRP12_MASK 0x00000100L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_VALID_GRP13_MASK 0x00000200L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_VALID_GRP14_MASK 0x00000400L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_VALID_GRP15_MASK 0x00000800L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_BIST_FAIL_GRP4_MASK 0x00001000L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_BIST_FAIL_GRP5_MASK 0x00002000L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_BIST_FAIL_GRP6_MASK 0x00004000L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_BIST_FAIL_GRP7_MASK 0x00008000L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_BIST_FAIL_GRP8_MASK 0x00010000L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_BIST_FAIL_GRP9_MASK 0x00020000L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_BIST_FAIL_GRP10_MASK          \
  0x00040000L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_BIST_FAIL_GRP11_MASK          \
  0x00080000L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_BIST_FAIL_GRP12_MASK          \
  0x00100000L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_BIST_FAIL_GRP13_MASK          \
  0x00200000L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_BIST_FAIL_GRP14_MASK          \
  0x00400000L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_BIST_FAIL_GRP15_MASK          \
  0x00800000L

// RSMU_CAC_LKG_WEIGHT_0_GENERIC
#define RSMU_CAC_LKG_WEIGHT_0_GENERIC__RSMU_CAC_LKG_WEIGHT_LO_0_MASK 0x0000ffffL
#define RSMU_CAC_LKG_WEIGHT_0_GENERIC__RSMU_CAC_LKG_WEIGHT_HI_0_MASK 0xffff0000L

// RSMU_CAC_LKG_WEIGHT_1_GENERIC
#define RSMU_CAC_LKG_WEIGHT_1_GENERIC__RSMU_CAC_LKG_WEIGHT_LO_1_MASK 0x0000ffffL
#define RSMU_CAC_LKG_WEIGHT_1_GENERIC__RSMU_CAC_LKG_WEIGHT_HI_1_MASK 0xffff0000L

// RSMU_CAC_LKG_WEIGHT_2_GENERIC
#define RSMU_CAC_LKG_WEIGHT_2_GENERIC__RSMU_CAC_LKG_WEIGHT_LO_2_MASK 0x0000ffffL
#define RSMU_CAC_LKG_WEIGHT_2_GENERIC__RSMU_CAC_LKG_WEIGHT_HI_2_MASK 0xffff0000L

// RSMU_CAC_LKG_WEIGHT_3_GENERIC
#define RSMU_CAC_LKG_WEIGHT_3_GENERIC__RSMU_CAC_LKG_WEIGHT_LO_3_MASK 0x0000ffffL
#define RSMU_CAC_LKG_WEIGHT_3_GENERIC__RSMU_CAC_LKG_WEIGHT_HI_3_MASK 0xffff0000L

// RSMU_CAC_LKG_ACC_0_GENERIC
#define RSMU_CAC_LKG_ACC_0_GENERIC__RSMU_CAC_LKG_ACC_0_MASK 0xffffffffL

// RSMU_CAC_LKG_ACC_1_GENERIC
#define RSMU_CAC_LKG_ACC_1_GENERIC__RSMU_CAC_LKG_ACC_1_MASK 0xffffffffL

// RSMU_CAC_LKG_ACC_2_GENERIC
#define RSMU_CAC_LKG_ACC_2_GENERIC__RSMU_CAC_LKG_ACC_2_MASK 0xffffffffL

// RSMU_CAC_LKG_ACC_3_GENERIC
#define RSMU_CAC_LKG_ACC_3_GENERIC__RSMU_CAC_LKG_ACC_3_MASK 0xffffffffL

// RSMU_CAC_LKG_ACC_4_GENERIC
#define RSMU_CAC_LKG_ACC_4_GENERIC__RSMU_CAC_LKG_ACC_4_MASK 0xffffffffL

// RSMU_CAC_LKG_ACC_5_GENERIC
#define RSMU_CAC_LKG_ACC_5_GENERIC__RSMU_CAC_LKG_ACC_5_MASK 0xffffffffL

// RSMU_CAC_LKG_ACC_6_GENERIC
#define RSMU_CAC_LKG_ACC_6_GENERIC__RSMU_CAC_LKG_ACC_6_MASK 0xffffffffL

// RSMU_CAC_LKG_ACC_7_GENERIC
#define RSMU_CAC_LKG_ACC_7_GENERIC__RSMU_CAC_LKG_ACC_7_MASK 0xffffffffL

// RSMU_CAC_CONTROL_GENERIC
#define RSMU_CAC_CONTROL_GENERIC__RSMU_CAC_WINDOW_MASK 0x00ffffffL
#define RSMU_CAC_CONTROL_GENERIC__RSMU_CAC_ENABLE_MASK 0x80000000L

// RSMU_CAC_WEIGHT_0_GENERIC
#define RSMU_CAC_WEIGHT_0_GENERIC__CAC_WEIGHT_LO_0_MASK 0x0000ffffL
#define RSMU_CAC_WEIGHT_0_GENERIC__CAC_WEIGHT_HI_0_MASK 0xffff0000L

// RSMU_CAC_WEIGHT_1_GENERIC
#define RSMU_CAC_WEIGHT_1_GENERIC__CAC_WEIGHT_LO_1_MASK 0x0000ffffL
#define RSMU_CAC_WEIGHT_1_GENERIC__CAC_WEIGHT_HI_1_MASK 0xffff0000L

// RSMU_CAC_WEIGHT_2_GENERIC
#define RSMU_CAC_WEIGHT_2_GENERIC__CAC_WEIGHT_LO_2_MASK 0x0000ffffL
#define RSMU_CAC_WEIGHT_2_GENERIC__CAC_WEIGHT_HI_2_MASK 0xffff0000L

// RSMU_CAC_WEIGHT_3_GENERIC
#define RSMU_CAC_WEIGHT_3_GENERIC__CAC_WEIGHT_LO_3_MASK 0x0000ffffL
#define RSMU_CAC_WEIGHT_3_GENERIC__CAC_WEIGHT_HI_3_MASK 0xffff0000L

// RSMU_CAC_WEIGHT_4_GENERIC
#define RSMU_CAC_WEIGHT_4_GENERIC__CAC_WEIGHT_LO_4_MASK 0x0000ffffL
#define RSMU_CAC_WEIGHT_4_GENERIC__CAC_WEIGHT_HI_4_MASK 0xffff0000L

// RSMU_CAC_WEIGHT_5_GENERIC
#define RSMU_CAC_WEIGHT_5_GENERIC__CAC_WEIGHT_LO_5_MASK 0x0000ffffL
#define RSMU_CAC_WEIGHT_5_GENERIC__CAC_WEIGHT_HI_5_MASK 0xffff0000L

// RSMU_CAC_WEIGHT_6_GENERIC
#define RSMU_CAC_WEIGHT_6_GENERIC__CAC_WEIGHT_LO_6_MASK 0x0000ffffL
#define RSMU_CAC_WEIGHT_6_GENERIC__CAC_WEIGHT_HI_6_MASK 0xffff0000L

// RSMU_CAC_WEIGHT_7_GENERIC
#define RSMU_CAC_WEIGHT_7_GENERIC__CAC_WEIGHT_LO_7_MASK 0x0000ffffL
#define RSMU_CAC_WEIGHT_7_GENERIC__CAC_WEIGHT_HI_7_MASK 0xffff0000L

// RSMU_CAC_ACC_0_GENERIC
#define RSMU_CAC_ACC_0_GENERIC__RSMU_CAC_ACC_0_MASK 0xffffffffL

// RSMU_CAC_ACC_1_GENERIC
#define RSMU_CAC_ACC_1_GENERIC__RSMU_CAC_ACC_1_MASK 0xffffffffL

// RSMU_CAC_ACC_2_GENERIC
#define RSMU_CAC_ACC_2_GENERIC__RSMU_CAC_ACC_2_MASK 0xffffffffL

// RSMU_CAC_ACC_3_GENERIC
#define RSMU_CAC_ACC_3_GENERIC__RSMU_CAC_ACC_3_MASK 0xffffffffL

// RSMU_CAC_ACC_4_GENERIC
#define RSMU_CAC_ACC_4_GENERIC__RSMU_CAC_ACC_4_MASK 0xffffffffL

// RSMU_CAC_ACC_5_GENERIC
#define RSMU_CAC_ACC_5_GENERIC__RSMU_CAC_ACC_5_MASK 0xffffffffL

// RSMU_CAC_ACC_6_GENERIC
#define RSMU_CAC_ACC_6_GENERIC__RSMU_CAC_ACC_6_MASK 0xffffffffL

// RSMU_CAC_ACC_7_GENERIC
#define RSMU_CAC_ACC_7_GENERIC__RSMU_CAC_ACC_7_MASK 0xffffffffL

// RSMU_CAC_ACC_8_GENERIC
#define RSMU_CAC_ACC_8_GENERIC__RSMU_CAC_ACC_8_MASK 0xffffffffL

// RSMU_CAC_ACC_9_GENERIC
#define RSMU_CAC_ACC_9_GENERIC__RSMU_CAC_ACC_9_MASK 0xffffffffL

// RSMU_CAC_ACC_10_GENERIC
#define RSMU_CAC_ACC_10_GENERIC__RSMU_CAC_ACC_10_MASK 0xffffffffL

// RSMU_CAC_ACC_11_GENERIC
#define RSMU_CAC_ACC_11_GENERIC__RSMU_CAC_ACC_11_MASK 0xffffffffL

// RSMU_CAC_ACC_12_GENERIC
#define RSMU_CAC_ACC_12_GENERIC__RSMU_CAC_ACC_12_MASK 0xffffffffL

// RSMU_CAC_ACC_13_GENERIC
#define RSMU_CAC_ACC_13_GENERIC__RSMU_CAC_ACC_13_MASK 0xffffffffL

// RSMU_CAC_ACC_14_GENERIC
#define RSMU_CAC_ACC_14_GENERIC__RSMU_CAC_ACC_14_MASK 0xffffffffL

// RSMU_CAC_ACC_15_GENERIC
#define RSMU_CAC_ACC_15_GENERIC__RSMU_CAC_ACC_15_MASK 0xffffffffL

// RSMU_CAC_AGGR_LO_GENERIC
#define RSMU_CAC_AGGR_LO_GENERIC__RSMU_CAC_AGGR_LO_MASK 0xffffffffL

// RSMU_CAC_AGGR_HI_GENERIC
#define RSMU_CAC_AGGR_HI_GENERIC__RSMU_CAC_AGGR_HI_MASK 0xffffffffL

// RSMU_DPM_CONTROL_GENERIC
#define RSMU_DPM_CONTROL_GENERIC__RSMU_DPM_ACC_RESET_MASK 0x00000001L
#define RSMU_DPM_CONTROL_GENERIC__RSMU_DPM_ACC_START_MASK 0x00000002L
#define RSMU_DPM_CONTROL_GENERIC__RSMU_DPM_BUSY_MASK_MASK 0x000003fcL

// RSMU_DPM_ACC_GENERIC
#define RSMU_DPM_ACC_GENERIC__RSMU_DPM_ACC_MASK 0x00ffffffL

// RSMU_DPM_IPCLK_REF_COUNTER_GENERIC
#define RSMU_DPM_IPCLK_REF_COUNTER_GENERIC__RSMU_DPM_IPCLK_REF_COUNTER_MASK 0x00ffffffL

// RSMU_COUNTER_0_GENERIC
#define RSMU_COUNTER_0_GENERIC__RSMU_COUNTER_0_MASK 0xffffffffL

// RSMU_COUNTER_1_GENERIC
#define RSMU_COUNTER_1_GENERIC__RSMU_COUNTER_1_MASK 0x00ffffffL

// RSMU_PWRMGT_INTR_ENABLE_P0_GENERIC
#define RSMU_PWRMGT_INTR_ENABLE_P0_GENERIC__RSMU_PWRMGT_INTR_ENABLE_P0_MASK 0x0000ffffL

// RSMU_PWRMGT_INTR_ENABLE_P1_GENERIC
#define RSMU_PWRMGT_INTR_ENABLE_P1_GENERIC__RSMU_PWRMGT_INTR_ENABLE_P1_MASK 0x0000ffffL

// RSMU_PWRMGT_INTR_ENABLE_P2_GENERIC
#define RSMU_PWRMGT_INTR_ENABLE_P2_GENERIC__RSMU_PWRMGT_INTR_ENABLE_P2_MASK 0x0000ffffL

// RSMU_PWRMGT_INTR_TARGET_ADDR_P0_GENERIC
#define RSMU_PWRMGT_INTR_TARGET_ADDR_P0_GENERIC__RSMU_PWRMGT_INTR_TARGET_ADDR_P0_MASK 0xffffffffL

// RSMU_PWRMGT_INTR_TARGET_ADDR_P1_GENERIC
#define RSMU_PWRMGT_INTR_TARGET_ADDR_P1_GENERIC__RSMU_PWRMGT_INTR_TARGET_ADDR_P1_MASK 0xffffffffL

// RSMU_PWRMGT_INTR_TARGET_ADDR_P2_GENERIC
#define RSMU_PWRMGT_INTR_TARGET_ADDR_P2_GENERIC__RSMU_PWRMGT_INTR_TARGET_ADDR_P2_MASK 0xffffffffL

// RSMU_PWRMGT_INTR_CONFIG_P0_GENERIC
#define RSMU_PWRMGT_INTR_CONFIG_P0_GENERIC__RSMU_PWRMGT_INTR_CONFIG_VC_P0_MASK 0x00000003L

// RSMU_PWRMGT_INTR_CONFIG_P1_GENERIC
#define RSMU_PWRMGT_INTR_CONFIG_P1_GENERIC__RSMU_PWRMGT_INTR_CONFIG_VC_P1_MASK 0x00000003L

// RSMU_PWRMGT_INTR_CONFIG_P2_GENERIC
#define RSMU_PWRMGT_INTR_CONFIG_P2_GENERIC__RSMU_PWRMGT_INTR_CONFIG_VC_P2_MASK 0x00000003L

// RSMU_PWRMGT_INTR_STATUS_GENERIC
#define RSMU_PWRMGT_INTR_STATUS_GENERIC__RSMU_PWRMGT_INTR_STATUS_MASK 0x0000ffffL

// RSMU_PWRMGT_INTR_PENDING_P0_GENERIC
#define RSMU_PWRMGT_INTR_PENDING_P0_GENERIC__RSMU_PWRMGT_INTR_PENDING_P0_MASK 0x0000ffffL

// RSMU_PWRMGT_INTR_PENDING_P1_GENERIC
#define RSMU_PWRMGT_INTR_PENDING_P1_GENERIC__RSMU_PWRMGT_INTR_PENDING_P1_MASK 0x0000ffffL

// RSMU_PWRMGT_INTR_PENDING_P2_GENERIC
#define RSMU_PWRMGT_INTR_PENDING_P2_GENERIC__RSMU_PWRMGT_INTR_PENDING_P2_MASK 0x0000ffffL

// RSMU_PWRMGT_INTR_TYPE_GENERIC
#define RSMU_PWRMGT_INTR_TYPE_GENERIC__RSMU_PWRMGT_INTR_TYPE_MASK 0x0000ffffL

// RSMU_PWRMGT_INTR_INTERCEPT_GENERIC
#define RSMU_PWRMGT_INTR_INTERCEPT_GENERIC__RSMU_PWRMGT_INTR_OVERRIDE_MASK 0x0000ffffL
#define RSMU_PWRMGT_INTR_INTERCEPT_GENERIC__RSMU_PWRMGT_INTR_VALUE_MASK 0xffff0000L

// RSMU_PWRMGT_INTR_CLEAR_GENERIC
#define RSMU_PWRMGT_INTR_CLEAR_GENERIC__RSMU_PWRMGT_INTR_CLEAR_MASK 0x0000ffffL

// RSMU_HARD_RESETB_DELAY_GENERIC
#define RSMU_HARD_RESETB_DELAY_GENERIC__RSMU_HARD_RESETB_DELAY_MASK 0x0000003fL

// RSMU_MMIOPUB_SCRATCH_REG_0_GENERIC
#define RSMU_MMIOPUB_SCRATCH_REG_0_GENERIC__RSMU_MMIOPUB_SCRATCH_REG_0_MASK 0xffffffffL

// RSMU_VF_ENABLE_GENERIC
#define RSMU_VF_ENABLE_GENERIC__RSMU_VF_ENABLE_MASK 0x00000001L

// RSMU_MGCG_CONTROL_GENERIC
#define RSMU_MGCG_CONTROL_GENERIC__RSMU_AXI_SLAVE_MGCG_OVERRIDE_MASK 0x00000001L
#define RSMU_MGCG_CONTROL_GENERIC__RSMU_AXI_MASTER_MGCG_OVERRIDE_MASK 0x00000002L
#define RSMU_MGCG_CONTROL_GENERIC__RSMU_SEC_INTR_MGCG_OVERRIDE_MASK 0x00000004L
#define RSMU_MGCG_CONTROL_GENERIC__RSMU_PWRMGT_INTR_MGCG_OVERRIDE_MASK 0x00000008L
#define RSMU_MGCG_CONTROL_GENERIC__RSMU_REG_WRAPPER_MGCG_OVERRIDE_MASK 0x00000010L
#define RSMU_MGCG_CONTROL_GENERIC__RSMU_STRAP_MASTER_MGCG_OVERRIDE_MASK 0x00000020L
#define RSMU_MGCG_CONTROL_GENERIC__RSMU_VWIRE_SRC_MGCG_OVERRIDE_MASK 0x00000040L
#define RSMU_MGCG_CONTROL_GENERIC__RSMU_REGIF_MASTER_MGCG_OVERRIDE_MASK 0x00000080L
#define RSMU_MGCG_CONTROL_GENERIC__RSMU_PGFSM_MGCG_OVERRIDE_MASK 0x00000100L
#define RSMU_MGCG_CONTROL_GENERIC__RSMU_IH_MGCG_OVERRIDE_MASK 0x00000200L
#define RSMU_MGCG_CONTROL_GENERIC__RSMU_SEM_MGCG_OVERRIDE_MASK 0x00000400L

// RSMU_CUSTOM_HARD_RESETB_GENERIC
#define RSMU_CUSTOM_HARD_RESETB_GENERIC__RSMU_CUSTOM_HARD_RESETB_MASK 0x0000000fL

// RSMU_SEC_AXI_MASTER_ENABLE_GENERIC
#define RSMU_SEC_AXI_MASTER_ENABLE_GENERIC__RSMU_SEC_AXI_MASTER_ENABLE_MASK 0x00000001L

// RSMU_SEC_SLAVE_ERROR_COUNTER_GENERIC
#define RSMU_SEC_SLAVE_ERROR_COUNTER_GENERIC__RSMU_SEC_SLAVE_ERROR_COUNTER_MASK 0x0000ffffL
#define RSMU_SEC_SLAVE_ERROR_COUNTER_GENERIC__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU_MASK 0xffff0000L

// RSMU_AXI_MASTER_QOS_CNTL_GENERIC
#define RSMU_AXI_MASTER_QOS_CNTL_GENERIC__RSMU_MASTER_QOS_OVRD_MODE_MASK 0x00000001L
#define RSMU_AXI_MASTER_QOS_CNTL_GENERIC__RSMU_MASTER_QOS_OVRD_VALUE_MASK 0x0000001eL
#define RSMU_AXI_MASTER_QOS_CNTL_GENERIC__RSMU_IP_MASTER_AWQOS_OVRD_MODE_MASK 0x00000020L
#define RSMU_AXI_MASTER_QOS_CNTL_GENERIC__RSMU_IP_MASTER_AWQOS_OVRD_VALUE_MASK 0x000003c0L
#define RSMU_AXI_MASTER_QOS_CNTL_GENERIC__RSMU_IP_MASTER_ARQOS_OVRD_MODE_MASK 0x00000400L
#define RSMU_AXI_MASTER_QOS_CNTL_GENERIC__RSMU_IP_MASTER_ARQOS_OVRD_VALUE_MASK 0x00007800L

// RSMU_MASTER_ERROR_COUNTER_GENERIC
#define RSMU_MASTER_ERROR_COUNTER_GENERIC__RSMU_SMN_SLVERR_COUNTER_MASK 0x000000ffL
#define RSMU_MASTER_ERROR_COUNTER_GENERIC__RSMU_SMN_DECERR_COUNTER_MASK 0x0000ff00L
#define RSMU_MASTER_ERROR_COUNTER_GENERIC__RSMU_MASTER_SLVERR_COUNTER_MASK 0x00ff0000L
#define RSMU_MASTER_ERROR_COUNTER_GENERIC__RSMU_MASTER_DECERR_COUNTER_MASK 0xff000000L

// RSMU_SLAVE_TIMEOUT_VALUE_GENERIC
#define RSMU_SLAVE_TIMEOUT_VALUE_GENERIC__RSMU_SLAVE_TIMEOUT_VALUE_MASK 0xffffffffL

// RSMU_RESET_TIMEOUT_CONTROL_GENERIC
#define RSMU_RESET_TIMEOUT_CONTROL_GENERIC__RSMU_SLAVE_TIMEOUT_ENABLE_MASK 0x00000001L
#define RSMU_RESET_TIMEOUT_CONTROL_GENERIC__RSMU_SLAVE_RESET_TIMEOUT_VALUE_MASK 0x000001feL

// RSMU_SLAVE_ERROR_COUNTER_GENERIC
#define RSMU_SLAVE_ERROR_COUNTER_GENERIC__RSMU_SLAVE_ERROR_COUNTER_MASK 0x000000ffL

// RSMU_AEB_LOCK_0_GENERIC
#define RSMU_AEB_LOCK_0_GENERIC__RSMU_AEB_LOCK_0_MASK 0xfffffff8L

// RSMU_AEB_LOCK_1_GENERIC
#define RSMU_AEB_LOCK_1_GENERIC__RSMU_AEB_LOCK_1_MASK 0xffffffffL

// RSMU_AEB_OVERRIDE_0_GENERIC
#define RSMU_AEB_OVERRIDE_0_GENERIC__RSMU_AEB_OVERRIDE_0_MASK 0xfffffff8L

// RSMU_AEB_OVERRIDE_1_GENERIC
#define RSMU_AEB_OVERRIDE_1_GENERIC__RSMU_AEB_OVERRIDE_1_MASK 0xffffffffL

// RSMU_SEC_INTR_ENABLE_GENERIC
#define RSMU_SEC_INTR_ENABLE_GENERIC__RSMU_SEC_INTR_ENABLE_MASK 0x0000ffffL

// RSMU_SEC_INTR_TARGET_ADDR_GENERIC
#define RSMU_SEC_INTR_TARGET_ADDR_GENERIC__RSMU_SEC_INTR_TARGET_ADDR_MASK 0xffffffffL

// RSMU_SEC_INTR_CONFIG_GENERIC
#define RSMU_SEC_INTR_CONFIG_GENERIC__RSMU_SEC_INTR_CONFIG_VC_MASK 0x00000003L

// RSMU_SEC_INTR_STATUS_GENERIC
#define RSMU_SEC_INTR_STATUS_GENERIC__RSMU_SEC_INTR_STATUS_MASK 0x0000ffffL

// RSMU_SEC_INTR_PENDING_GENERIC
#define RSMU_SEC_INTR_PENDING_GENERIC__RSMU_SEC_INTR_PENDING_MASK 0x0000ffffL

// RSMU_SEC_INTR_TYPE_GENERIC
#define RSMU_SEC_INTR_TYPE_GENERIC__RSMU_SEC_INTR_TYPE_MASK 0x0000ffffL

// RSMU_SEC_INTR_INTERCEPT_GENERIC
#define RSMU_SEC_INTR_INTERCEPT_GENERIC__RSMU_SEC_INTR_OVERRIDE_MASK 0x0000ffffL
#define RSMU_SEC_INTR_INTERCEPT_GENERIC__RSMU_SEC_INTR_VALUE_MASK 0xffff0000L

// RSMU_SEC_INTR_CLEAR_GENERIC
#define RSMU_SEC_INTR_CLEAR_GENERIC__RSMU_SEC_INTR_CLEAR_MASK 0x0000ffffL

// RSMU_SEC_MASTER_TRUST_LEVEL_0_GENERIC
#define RSMU_SEC_MASTER_TRUST_LEVEL_0_GENERIC__RSMU_SEC_MASTER_TRUST_LEVEL_0_MASK 0x00ffffffL

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_GENERIC
#define RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_GENERIC__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_MASK 0x00ffffffL

// RSMU_SEC_ACCESS_CONTROL_RSMU_GENERIC
#define RSMU_SEC_ACCESS_CONTROL_RSMU_GENERIC__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1_MASK 0x00000001L
#define RSMU_SEC_ACCESS_CONTROL_RSMU_GENERIC__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2_MASK 0x00000002L
#define RSMU_SEC_ACCESS_CONTROL_RSMU_GENERIC__RSMU_SEC_TLVL_MASK_RSMU_RANGE2_MASK 0x000003fcL

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_GENERIC
#define RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_GENERIC__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_MASK \
  0xffffffffL

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_GENERIC
#define RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_GENERIC__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_MASK \
  0xffffffffL

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_GENERIC
#define RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_GENERIC__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT_MASK  \
  0x000000ffL
#define RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_GENERIC__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT_MASK    \
  0x00000300L
#define RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_GENERIC__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT_MASK    \
  0x00000400L

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_GENERIC
#define RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_GENERIC__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_MASK \
  0xffffffffL

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_GENERIC
#define RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_GENERIC__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_MASK \
  0xffffffffL

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_GENERIC
#define RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_GENERIC__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT_MASK  \
  0x000000ffL
#define RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_GENERIC__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT_MASK    \
  0x00000300L
#define RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_GENERIC__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT_MASK    \
  0x00000400L

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_GENERIC
#define RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_GENERIC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT_MASK \
  0x00000007L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_GENERIC__RSMU_SEC_CHECK_EXCLUDE_SET0_GROUP_DEFAULT_MASK \
  0x00000038L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_GENERIC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT_MASK \
  0x000001c0L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_GENERIC__RSMU_SEC_CHECK_EXCLUDE_SET1_GROUP_DEFAULT_MASK \
  0x00000e00L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_GENERIC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT_MASK \
  0x00001000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_GENERIC__RSMU_SEC_VF_CHECK_EXCLUDE_SET0_GROUP_DEFAULT_MASK \
  0x00002000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_GENERIC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT_MASK \
  0x00004000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_GENERIC__RSMU_SEC_VF_CHECK_EXCLUDE_SET1_GROUP_DEFAULT_MASK \
  0x00008000L

// RSMU_SEC_START_ADDR_GROUP_0_GENERIC
#define RSMU_SEC_START_ADDR_GROUP_0_GENERIC__RSMU_SEC_START_ADDR_GROUP_0_MASK 0xffffffffL

// RSMU_SEC_END_ADDR_GROUP_0_GENERIC
#define RSMU_SEC_END_ADDR_GROUP_0_GENERIC__RSMU_SEC_END_ADDR_GROUP_0_MASK 0xffffffffL

// RSMU_SEC_INITID_MASK_SET0_GROUP_0_GENERIC
#define RSMU_SEC_INITID_MASK_SET0_GROUP_0_GENERIC__RSMU_SEC_INITID_MASK_SET0_GROUP_0_MASK          \
  0xffffffffL

// RSMU_SEC_UNITID_MASK_SET0_GROUP_0_GENERIC
#define RSMU_SEC_UNITID_MASK_SET0_GROUP_0_GENERIC__RSMU_SEC_UNITID_MASK_SET0_GROUP_0_MASK          \
  0xffffffffL

// RSMU_SEC_MISC_MASK_SET0_GROUP_0_GENERIC
#define RSMU_SEC_MISC_MASK_SET0_GROUP_0_GENERIC__RSMU_SEC_TLVL_MASK_SET0_GROUP_0_MASK 0x000000ffL
#define RSMU_SEC_MISC_MASK_SET0_GROUP_0_GENERIC__RSMU_SEC_RW_MASK_SET0_GROUP_0_MASK 0x00000300L
#define RSMU_SEC_MISC_MASK_SET0_GROUP_0_GENERIC__RSMU_SEC_VF_MASK_SET0_GROUP_0_MASK 0x00000400L

// RSMU_SEC_INITID_MASK_SET1_GROUP_0_GENERIC
#define RSMU_SEC_INITID_MASK_SET1_GROUP_0_GENERIC__RSMU_SEC_INITID_MASK_SET1_GROUP_0_MASK          \
  0xffffffffL

// RSMU_SEC_UNITID_MASK_SET1_GROUP_0_GENERIC
#define RSMU_SEC_UNITID_MASK_SET1_GROUP_0_GENERIC__RSMU_SEC_UNITID_MASK_SET1_GROUP_0_MASK          \
  0xffffffffL

// RSMU_SEC_MISC_MASK_SET1_GROUP_0_GENERIC
#define RSMU_SEC_MISC_MASK_SET1_GROUP_0_GENERIC__RSMU_SEC_TLVL_MASK_SET1_GROUP_0_MASK 0x000000ffL
#define RSMU_SEC_MISC_MASK_SET1_GROUP_0_GENERIC__RSMU_SEC_RW_MASK_SET1_GROUP_0_MASK 0x00000300L
#define RSMU_SEC_MISC_MASK_SET1_GROUP_0_GENERIC__RSMU_SEC_VF_MASK_SET1_GROUP_0_MASK 0x00000400L

// RSMU_SEC_ACCESS_CONTROL_GROUP_0_GENERIC
#define RSMU_SEC_ACCESS_CONTROL_GROUP_0_GENERIC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0_MASK 0x00000007L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_0_GENERIC__RSMU_SEC_CHECK_EXCLUDE_SET0_GROUP_0_MASK          \
  0x00000038L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_0_GENERIC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0_MASK 0x000001c0L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_0_GENERIC__RSMU_SEC_CHECK_EXCLUDE_SET1_GROUP_0_MASK          \
  0x00000e00L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_0_GENERIC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0_MASK        \
  0x00001000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_0_GENERIC__RSMU_SEC_VF_CHECK_EXCLUDE_SET0_GROUP_0_MASK       \
  0x00002000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_0_GENERIC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0_MASK        \
  0x00004000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_0_GENERIC__RSMU_SEC_VF_CHECK_EXCLUDE_SET1_GROUP_0_MASK       \
  0x00008000L

// RSMU_SEC_START_ADDR_GROUP_1_GENERIC
#define RSMU_SEC_START_ADDR_GROUP_1_GENERIC__RSMU_SEC_START_ADDR_GROUP_1_MASK 0xffffffffL

// RSMU_SEC_END_ADDR_GROUP_1_GENERIC
#define RSMU_SEC_END_ADDR_GROUP_1_GENERIC__RSMU_SEC_END_ADDR_GROUP_1_MASK 0xffffffffL

// RSMU_SEC_INITID_MASK_SET0_GROUP_1_GENERIC
#define RSMU_SEC_INITID_MASK_SET0_GROUP_1_GENERIC__RSMU_SEC_INITID_MASK_SET0_GROUP_1_MASK          \
  0xffffffffL

// RSMU_SEC_UNITID_MASK_SET0_GROUP_1_GENERIC
#define RSMU_SEC_UNITID_MASK_SET0_GROUP_1_GENERIC__RSMU_SEC_UNITID_MASK_SET0_GROUP_1_MASK          \
  0xffffffffL

// RSMU_SEC_MISC_MASK_SET0_GROUP_1_GENERIC
#define RSMU_SEC_MISC_MASK_SET0_GROUP_1_GENERIC__RSMU_SEC_TLVL_MASK_SET0_GROUP_1_MASK 0x000000ffL
#define RSMU_SEC_MISC_MASK_SET0_GROUP_1_GENERIC__RSMU_SEC_RW_MASK_SET0_GROUP_1_MASK 0x00000300L
#define RSMU_SEC_MISC_MASK_SET0_GROUP_1_GENERIC__RSMU_SEC_VF_MASK_SET0_GROUP_1_MASK 0x00000400L

// RSMU_SEC_INITID_MASK_SET1_GROUP_1_GENERIC
#define RSMU_SEC_INITID_MASK_SET1_GROUP_1_GENERIC__RSMU_SEC_INITID_MASK_SET1_GROUP_1_MASK          \
  0xffffffffL

// RSMU_SEC_UNITID_MASK_SET1_GROUP_1_GENERIC
#define RSMU_SEC_UNITID_MASK_SET1_GROUP_1_GENERIC__RSMU_SEC_UNITID_MASK_SET1_GROUP_1_MASK          \
  0xffffffffL

// RSMU_SEC_MISC_MASK_SET1_GROUP_1_GENERIC
#define RSMU_SEC_MISC_MASK_SET1_GROUP_1_GENERIC__RSMU_SEC_TLVL_MASK_SET1_GROUP_1_MASK 0x000000ffL
#define RSMU_SEC_MISC_MASK_SET1_GROUP_1_GENERIC__RSMU_SEC_RW_MASK_SET1_GROUP_1_MASK 0x00000300L
#define RSMU_SEC_MISC_MASK_SET1_GROUP_1_GENERIC__RSMU_SEC_VF_MASK_SET1_GROUP_1_MASK 0x00000400L

// RSMU_SEC_ACCESS_CONTROL_GROUP_1_GENERIC
#define RSMU_SEC_ACCESS_CONTROL_GROUP_1_GENERIC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1_MASK 0x00000007L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_1_GENERIC__RSMU_SEC_CHECK_EXCLUDE_SET0_GROUP_1_MASK          \
  0x00000038L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_1_GENERIC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1_MASK 0x000001c0L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_1_GENERIC__RSMU_SEC_CHECK_EXCLUDE_SET1_GROUP_1_MASK          \
  0x00000e00L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_1_GENERIC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1_MASK        \
  0x00001000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_1_GENERIC__RSMU_SEC_VF_CHECK_EXCLUDE_SET0_GROUP_1_MASK       \
  0x00002000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_1_GENERIC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1_MASK        \
  0x00004000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_1_GENERIC__RSMU_SEC_VF_CHECK_EXCLUDE_SET1_GROUP_1_MASK       \
  0x00008000L

// RSMU_SEC_START_ADDR_GROUP_2_GENERIC
#define RSMU_SEC_START_ADDR_GROUP_2_GENERIC__RSMU_SEC_START_ADDR_GROUP_2_MASK 0xffffffffL

// RSMU_SEC_END_ADDR_GROUP_2_GENERIC
#define RSMU_SEC_END_ADDR_GROUP_2_GENERIC__RSMU_SEC_END_ADDR_GROUP_2_MASK 0xffffffffL

// RSMU_SEC_INITID_MASK_SET0_GROUP_2_GENERIC
#define RSMU_SEC_INITID_MASK_SET0_GROUP_2_GENERIC__RSMU_SEC_INITID_MASK_SET0_GROUP_2_MASK          \
  0xffffffffL

// RSMU_SEC_UNITID_MASK_SET0_GROUP_2_GENERIC
#define RSMU_SEC_UNITID_MASK_SET0_GROUP_2_GENERIC__RSMU_SEC_UNITID_MASK_SET0_GROUP_2_MASK          \
  0xffffffffL

// RSMU_SEC_MISC_MASK_SET0_GROUP_2_GENERIC
#define RSMU_SEC_MISC_MASK_SET0_GROUP_2_GENERIC__RSMU_SEC_TLVL_MASK_SET0_GROUP_2_MASK 0x000000ffL
#define RSMU_SEC_MISC_MASK_SET0_GROUP_2_GENERIC__RSMU_SEC_RW_MASK_SET0_GROUP_2_MASK 0x00000300L
#define RSMU_SEC_MISC_MASK_SET0_GROUP_2_GENERIC__RSMU_SEC_VF_MASK_SET0_GROUP_2_MASK 0x00000400L

// RSMU_SEC_INITID_MASK_SET1_GROUP_2_GENERIC
#define RSMU_SEC_INITID_MASK_SET1_GROUP_2_GENERIC__RSMU_SEC_INITID_MASK_SET1_GROUP_2_MASK          \
  0xffffffffL

// RSMU_SEC_UNITID_MASK_SET1_GROUP_2_GENERIC
#define RSMU_SEC_UNITID_MASK_SET1_GROUP_2_GENERIC__RSMU_SEC_UNITID_MASK_SET1_GROUP_2_MASK          \
  0xffffffffL

// RSMU_SEC_MISC_MASK_SET1_GROUP_2_GENERIC
#define RSMU_SEC_MISC_MASK_SET1_GROUP_2_GENERIC__RSMU_SEC_TLVL_MASK_SET1_GROUP_2_MASK 0x000000ffL
#define RSMU_SEC_MISC_MASK_SET1_GROUP_2_GENERIC__RSMU_SEC_RW_MASK_SET1_GROUP_2_MASK 0x00000300L
#define RSMU_SEC_MISC_MASK_SET1_GROUP_2_GENERIC__RSMU_SEC_VF_MASK_SET1_GROUP_2_MASK 0x00000400L

// RSMU_SEC_ACCESS_CONTROL_GROUP_2_GENERIC
#define RSMU_SEC_ACCESS_CONTROL_GROUP_2_GENERIC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_2_MASK 0x00000007L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_2_GENERIC__RSMU_SEC_CHECK_EXCLUDE_SET0_GROUP_2_MASK          \
  0x00000038L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_2_GENERIC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_2_MASK 0x000001c0L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_2_GENERIC__RSMU_SEC_CHECK_EXCLUDE_SET1_GROUP_2_MASK          \
  0x00000e00L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_2_GENERIC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_2_MASK        \
  0x00001000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_2_GENERIC__RSMU_SEC_VF_CHECK_EXCLUDE_SET0_GROUP_2_MASK       \
  0x00002000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_2_GENERIC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_2_MASK        \
  0x00004000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_2_GENERIC__RSMU_SEC_VF_CHECK_EXCLUDE_SET1_GROUP_2_MASK       \
  0x00008000L

// RSMU_SEC_START_ADDR_GROUP_3_GENERIC
#define RSMU_SEC_START_ADDR_GROUP_3_GENERIC__RSMU_SEC_START_ADDR_GROUP_3_MASK 0xffffffffL

// RSMU_SEC_END_ADDR_GROUP_3_GENERIC
#define RSMU_SEC_END_ADDR_GROUP_3_GENERIC__RSMU_SEC_END_ADDR_GROUP_3_MASK 0xffffffffL

// RSMU_SEC_INITID_MASK_SET0_GROUP_3_GENERIC
#define RSMU_SEC_INITID_MASK_SET0_GROUP_3_GENERIC__RSMU_SEC_INITID_MASK_SET0_GROUP_3_MASK          \
  0xffffffffL

// RSMU_SEC_UNITID_MASK_SET0_GROUP_3_GENERIC
#define RSMU_SEC_UNITID_MASK_SET0_GROUP_3_GENERIC__RSMU_SEC_UNITID_MASK_SET0_GROUP_3_MASK          \
  0xffffffffL

// RSMU_SEC_MISC_MASK_SET0_GROUP_3_GENERIC
#define RSMU_SEC_MISC_MASK_SET0_GROUP_3_GENERIC__RSMU_SEC_TLVL_MASK_SET0_GROUP_3_MASK 0x000000ffL
#define RSMU_SEC_MISC_MASK_SET0_GROUP_3_GENERIC__RSMU_SEC_RW_MASK_SET0_GROUP_3_MASK 0x00000300L
#define RSMU_SEC_MISC_MASK_SET0_GROUP_3_GENERIC__RSMU_SEC_VF_MASK_SET0_GROUP_3_MASK 0x00000400L

// RSMU_SEC_INITID_MASK_SET1_GROUP_3_GENERIC
#define RSMU_SEC_INITID_MASK_SET1_GROUP_3_GENERIC__RSMU_SEC_INITID_MASK_SET1_GROUP_3_MASK          \
  0xffffffffL

// RSMU_SEC_UNITID_MASK_SET1_GROUP_3_GENERIC
#define RSMU_SEC_UNITID_MASK_SET1_GROUP_3_GENERIC__RSMU_SEC_UNITID_MASK_SET1_GROUP_3_MASK          \
  0xffffffffL

// RSMU_SEC_MISC_MASK_SET1_GROUP_3_GENERIC
#define RSMU_SEC_MISC_MASK_SET1_GROUP_3_GENERIC__RSMU_SEC_TLVL_MASK_SET1_GROUP_3_MASK 0x000000ffL
#define RSMU_SEC_MISC_MASK_SET1_GROUP_3_GENERIC__RSMU_SEC_RW_MASK_SET1_GROUP_3_MASK 0x00000300L
#define RSMU_SEC_MISC_MASK_SET1_GROUP_3_GENERIC__RSMU_SEC_VF_MASK_SET1_GROUP_3_MASK 0x00000400L

// RSMU_SEC_ACCESS_CONTROL_GROUP_3_GENERIC
#define RSMU_SEC_ACCESS_CONTROL_GROUP_3_GENERIC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_3_MASK 0x00000007L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_3_GENERIC__RSMU_SEC_CHECK_EXCLUDE_SET0_GROUP_3_MASK          \
  0x00000038L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_3_GENERIC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_3_MASK 0x000001c0L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_3_GENERIC__RSMU_SEC_CHECK_EXCLUDE_SET1_GROUP_3_MASK          \
  0x00000e00L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_3_GENERIC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_3_MASK        \
  0x00001000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_3_GENERIC__RSMU_SEC_VF_CHECK_EXCLUDE_SET0_GROUP_3_MASK       \
  0x00002000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_3_GENERIC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_3_MASK        \
  0x00004000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_3_GENERIC__RSMU_SEC_VF_CHECK_EXCLUDE_SET1_GROUP_3_MASK       \
  0x00008000L

// RSMU_SEC_START_ADDR_GROUP_4_GENERIC
#define RSMU_SEC_START_ADDR_GROUP_4_GENERIC__RSMU_SEC_START_ADDR_GROUP_4_MASK 0xffffffffL

// RSMU_SEC_END_ADDR_GROUP_4_GENERIC
#define RSMU_SEC_END_ADDR_GROUP_4_GENERIC__RSMU_SEC_END_ADDR_GROUP_4_MASK 0xffffffffL

// RSMU_SEC_INITID_MASK_SET0_GROUP_4_GENERIC
#define RSMU_SEC_INITID_MASK_SET0_GROUP_4_GENERIC__RSMU_SEC_INITID_MASK_SET0_GROUP_4_MASK          \
  0xffffffffL

// RSMU_SEC_UNITID_MASK_SET0_GROUP_4_GENERIC
#define RSMU_SEC_UNITID_MASK_SET0_GROUP_4_GENERIC__RSMU_SEC_UNITID_MASK_SET0_GROUP_4_MASK          \
  0xffffffffL

// RSMU_SEC_MISC_MASK_SET0_GROUP_4_GENERIC
#define RSMU_SEC_MISC_MASK_SET0_GROUP_4_GENERIC__RSMU_SEC_TLVL_MASK_SET0_GROUP_4_MASK 0x000000ffL
#define RSMU_SEC_MISC_MASK_SET0_GROUP_4_GENERIC__RSMU_SEC_RW_MASK_SET0_GROUP_4_MASK 0x00000300L
#define RSMU_SEC_MISC_MASK_SET0_GROUP_4_GENERIC__RSMU_SEC_VF_MASK_SET0_GROUP_4_MASK 0x00000400L

// RSMU_SEC_INITID_MASK_SET1_GROUP_4_GENERIC
#define RSMU_SEC_INITID_MASK_SET1_GROUP_4_GENERIC__RSMU_SEC_INITID_MASK_SET1_GROUP_4_MASK          \
  0xffffffffL

// RSMU_SEC_UNITID_MASK_SET1_GROUP_4_GENERIC
#define RSMU_SEC_UNITID_MASK_SET1_GROUP_4_GENERIC__RSMU_SEC_UNITID_MASK_SET1_GROUP_4_MASK          \
  0xffffffffL

// RSMU_SEC_MISC_MASK_SET1_GROUP_4_GENERIC
#define RSMU_SEC_MISC_MASK_SET1_GROUP_4_GENERIC__RSMU_SEC_TLVL_MASK_SET1_GROUP_4_MASK 0x000000ffL
#define RSMU_SEC_MISC_MASK_SET1_GROUP_4_GENERIC__RSMU_SEC_RW_MASK_SET1_GROUP_4_MASK 0x00000300L
#define RSMU_SEC_MISC_MASK_SET1_GROUP_4_GENERIC__RSMU_SEC_VF_MASK_SET1_GROUP_4_MASK 0x00000400L

// RSMU_SEC_ACCESS_CONTROL_GROUP_4_GENERIC
#define RSMU_SEC_ACCESS_CONTROL_GROUP_4_GENERIC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_4_MASK 0x00000007L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_4_GENERIC__RSMU_SEC_CHECK_EXCLUDE_SET0_GROUP_4_MASK          \
  0x00000038L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_4_GENERIC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_4_MASK 0x000001c0L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_4_GENERIC__RSMU_SEC_CHECK_EXCLUDE_SET1_GROUP_4_MASK          \
  0x00000e00L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_4_GENERIC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_4_MASK        \
  0x00001000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_4_GENERIC__RSMU_SEC_VF_CHECK_EXCLUDE_SET0_GROUP_4_MASK       \
  0x00002000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_4_GENERIC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_4_MASK        \
  0x00004000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_4_GENERIC__RSMU_SEC_VF_CHECK_EXCLUDE_SET1_GROUP_4_MASK       \
  0x00008000L

// RSMU_SEC_START_ADDR_GROUP_5_GENERIC
#define RSMU_SEC_START_ADDR_GROUP_5_GENERIC__RSMU_SEC_START_ADDR_GROUP_5_MASK 0xffffffffL

// RSMU_SEC_END_ADDR_GROUP_5_GENERIC
#define RSMU_SEC_END_ADDR_GROUP_5_GENERIC__RSMU_SEC_END_ADDR_GROUP_5_MASK 0xffffffffL

// RSMU_SEC_INITID_MASK_SET0_GROUP_5_GENERIC
#define RSMU_SEC_INITID_MASK_SET0_GROUP_5_GENERIC__RSMU_SEC_INITID_MASK_SET0_GROUP_5_MASK          \
  0xffffffffL

// RSMU_SEC_UNITID_MASK_SET0_GROUP_5_GENERIC
#define RSMU_SEC_UNITID_MASK_SET0_GROUP_5_GENERIC__RSMU_SEC_UNITID_MASK_SET0_GROUP_5_MASK          \
  0xffffffffL

// RSMU_SEC_MISC_MASK_SET0_GROUP_5_GENERIC
#define RSMU_SEC_MISC_MASK_SET0_GROUP_5_GENERIC__RSMU_SEC_TLVL_MASK_SET0_GROUP_5_MASK 0x000000ffL
#define RSMU_SEC_MISC_MASK_SET0_GROUP_5_GENERIC__RSMU_SEC_RW_MASK_SET0_GROUP_5_MASK 0x00000300L
#define RSMU_SEC_MISC_MASK_SET0_GROUP_5_GENERIC__RSMU_SEC_VF_MASK_SET0_GROUP_5_MASK 0x00000400L

// RSMU_SEC_INITID_MASK_SET1_GROUP_5_GENERIC
#define RSMU_SEC_INITID_MASK_SET1_GROUP_5_GENERIC__RSMU_SEC_INITID_MASK_SET1_GROUP_5_MASK          \
  0xffffffffL

// RSMU_SEC_UNITID_MASK_SET1_GROUP_5_GENERIC
#define RSMU_SEC_UNITID_MASK_SET1_GROUP_5_GENERIC__RSMU_SEC_UNITID_MASK_SET1_GROUP_5_MASK          \
  0xffffffffL

// RSMU_SEC_MISC_MASK_SET1_GROUP_5_GENERIC
#define RSMU_SEC_MISC_MASK_SET1_GROUP_5_GENERIC__RSMU_SEC_TLVL_MASK_SET1_GROUP_5_MASK 0x000000ffL
#define RSMU_SEC_MISC_MASK_SET1_GROUP_5_GENERIC__RSMU_SEC_RW_MASK_SET1_GROUP_5_MASK 0x00000300L
#define RSMU_SEC_MISC_MASK_SET1_GROUP_5_GENERIC__RSMU_SEC_VF_MASK_SET1_GROUP_5_MASK 0x00000400L

// RSMU_SEC_ACCESS_CONTROL_GROUP_5_GENERIC
#define RSMU_SEC_ACCESS_CONTROL_GROUP_5_GENERIC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_5_MASK 0x00000007L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_5_GENERIC__RSMU_SEC_CHECK_EXCLUDE_SET0_GROUP_5_MASK          \
  0x00000038L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_5_GENERIC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_5_MASK 0x000001c0L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_5_GENERIC__RSMU_SEC_CHECK_EXCLUDE_SET1_GROUP_5_MASK          \
  0x00000e00L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_5_GENERIC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_5_MASK        \
  0x00001000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_5_GENERIC__RSMU_SEC_VF_CHECK_EXCLUDE_SET0_GROUP_5_MASK       \
  0x00002000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_5_GENERIC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_5_MASK        \
  0x00004000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_5_GENERIC__RSMU_SEC_VF_CHECK_EXCLUDE_SET1_GROUP_5_MASK       \
  0x00008000L

// RSMU_SEC_START_ADDR_GROUP_6_GENERIC
#define RSMU_SEC_START_ADDR_GROUP_6_GENERIC__RSMU_SEC_START_ADDR_GROUP_6_MASK 0xffffffffL

// RSMU_SEC_END_ADDR_GROUP_6_GENERIC
#define RSMU_SEC_END_ADDR_GROUP_6_GENERIC__RSMU_SEC_END_ADDR_GROUP_6_MASK 0xffffffffL

// RSMU_SEC_INITID_MASK_SET0_GROUP_6_GENERIC
#define RSMU_SEC_INITID_MASK_SET0_GROUP_6_GENERIC__RSMU_SEC_INITID_MASK_SET0_GROUP_6_MASK          \
  0xffffffffL

// RSMU_SEC_UNITID_MASK_SET0_GROUP_6_GENERIC
#define RSMU_SEC_UNITID_MASK_SET0_GROUP_6_GENERIC__RSMU_SEC_UNITID_MASK_SET0_GROUP_6_MASK          \
  0xffffffffL

// RSMU_SEC_MISC_MASK_SET0_GROUP_6_GENERIC
#define RSMU_SEC_MISC_MASK_SET0_GROUP_6_GENERIC__RSMU_SEC_TLVL_MASK_SET0_GROUP_6_MASK 0x000000ffL
#define RSMU_SEC_MISC_MASK_SET0_GROUP_6_GENERIC__RSMU_SEC_RW_MASK_SET0_GROUP_6_MASK 0x00000300L
#define RSMU_SEC_MISC_MASK_SET0_GROUP_6_GENERIC__RSMU_SEC_VF_MASK_SET0_GROUP_6_MASK 0x00000400L

// RSMU_SEC_INITID_MASK_SET1_GROUP_6_GENERIC
#define RSMU_SEC_INITID_MASK_SET1_GROUP_6_GENERIC__RSMU_SEC_INITID_MASK_SET1_GROUP_6_MASK          \
  0xffffffffL

// RSMU_SEC_UNITID_MASK_SET1_GROUP_6_GENERIC
#define RSMU_SEC_UNITID_MASK_SET1_GROUP_6_GENERIC__RSMU_SEC_UNITID_MASK_SET1_GROUP_6_MASK          \
  0xffffffffL

// RSMU_SEC_MISC_MASK_SET1_GROUP_6_GENERIC
#define RSMU_SEC_MISC_MASK_SET1_GROUP_6_GENERIC__RSMU_SEC_TLVL_MASK_SET1_GROUP_6_MASK 0x000000ffL
#define RSMU_SEC_MISC_MASK_SET1_GROUP_6_GENERIC__RSMU_SEC_RW_MASK_SET1_GROUP_6_MASK 0x00000300L
#define RSMU_SEC_MISC_MASK_SET1_GROUP_6_GENERIC__RSMU_SEC_VF_MASK_SET1_GROUP_6_MASK 0x00000400L

// RSMU_SEC_ACCESS_CONTROL_GROUP_6_GENERIC
#define RSMU_SEC_ACCESS_CONTROL_GROUP_6_GENERIC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_6_MASK 0x00000007L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_6_GENERIC__RSMU_SEC_CHECK_EXCLUDE_SET0_GROUP_6_MASK          \
  0x00000038L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_6_GENERIC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_6_MASK 0x000001c0L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_6_GENERIC__RSMU_SEC_CHECK_EXCLUDE_SET1_GROUP_6_MASK          \
  0x00000e00L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_6_GENERIC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_6_MASK        \
  0x00001000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_6_GENERIC__RSMU_SEC_VF_CHECK_EXCLUDE_SET0_GROUP_6_MASK       \
  0x00002000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_6_GENERIC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_6_MASK        \
  0x00004000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_6_GENERIC__RSMU_SEC_VF_CHECK_EXCLUDE_SET1_GROUP_6_MASK       \
  0x00008000L

// RSMU_SEC_START_ADDR_GROUP_7_GENERIC
#define RSMU_SEC_START_ADDR_GROUP_7_GENERIC__RSMU_SEC_START_ADDR_GROUP_7_MASK 0xffffffffL

// RSMU_SEC_END_ADDR_GROUP_7_GENERIC
#define RSMU_SEC_END_ADDR_GROUP_7_GENERIC__RSMU_SEC_END_ADDR_GROUP_7_MASK 0xffffffffL

// RSMU_SEC_INITID_MASK_SET0_GROUP_7_GENERIC
#define RSMU_SEC_INITID_MASK_SET0_GROUP_7_GENERIC__RSMU_SEC_INITID_MASK_SET0_GROUP_7_MASK          \
  0xffffffffL

// RSMU_SEC_UNITID_MASK_SET0_GROUP_7_GENERIC
#define RSMU_SEC_UNITID_MASK_SET0_GROUP_7_GENERIC__RSMU_SEC_UNITID_MASK_SET0_GROUP_7_MASK          \
  0xffffffffL

// RSMU_SEC_MISC_MASK_SET0_GROUP_7_GENERIC
#define RSMU_SEC_MISC_MASK_SET0_GROUP_7_GENERIC__RSMU_SEC_TLVL_MASK_SET0_GROUP_7_MASK 0x000000ffL
#define RSMU_SEC_MISC_MASK_SET0_GROUP_7_GENERIC__RSMU_SEC_RW_MASK_SET0_GROUP_7_MASK 0x00000300L
#define RSMU_SEC_MISC_MASK_SET0_GROUP_7_GENERIC__RSMU_SEC_VF_MASK_SET0_GROUP_7_MASK 0x00000400L

// RSMU_SEC_INITID_MASK_SET1_GROUP_7_GENERIC
#define RSMU_SEC_INITID_MASK_SET1_GROUP_7_GENERIC__RSMU_SEC_INITID_MASK_SET1_GROUP_7_MASK          \
  0xffffffffL

// RSMU_SEC_UNITID_MASK_SET1_GROUP_7_GENERIC
#define RSMU_SEC_UNITID_MASK_SET1_GROUP_7_GENERIC__RSMU_SEC_UNITID_MASK_SET1_GROUP_7_MASK          \
  0xffffffffL

// RSMU_SEC_MISC_MASK_SET1_GROUP_7_GENERIC
#define RSMU_SEC_MISC_MASK_SET1_GROUP_7_GENERIC__RSMU_SEC_TLVL_MASK_SET1_GROUP_7_MASK 0x000000ffL
#define RSMU_SEC_MISC_MASK_SET1_GROUP_7_GENERIC__RSMU_SEC_RW_MASK_SET1_GROUP_7_MASK 0x00000300L
#define RSMU_SEC_MISC_MASK_SET1_GROUP_7_GENERIC__RSMU_SEC_VF_MASK_SET1_GROUP_7_MASK 0x00000400L

// RSMU_SEC_ACCESS_CONTROL_GROUP_7_GENERIC
#define RSMU_SEC_ACCESS_CONTROL_GROUP_7_GENERIC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_7_MASK 0x00000007L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_7_GENERIC__RSMU_SEC_CHECK_EXCLUDE_SET0_GROUP_7_MASK          \
  0x00000038L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_7_GENERIC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_7_MASK 0x000001c0L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_7_GENERIC__RSMU_SEC_CHECK_EXCLUDE_SET1_GROUP_7_MASK          \
  0x00000e00L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_7_GENERIC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_7_MASK        \
  0x00001000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_7_GENERIC__RSMU_SEC_VF_CHECK_EXCLUDE_SET0_GROUP_7_MASK       \
  0x00002000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_7_GENERIC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_7_MASK        \
  0x00004000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_7_GENERIC__RSMU_SEC_VF_CHECK_EXCLUDE_SET1_GROUP_7_MASK       \
  0x00008000L

// RSMU_SEC_SLAVE_ERROR_LOG_REG_GENERIC
#define RSMU_SEC_SLAVE_ERROR_LOG_REG_GENERIC__RSMU_SEC_SLAVE_ERROR_ADDR_MASK 0x000fffffL
#define RSMU_SEC_SLAVE_ERROR_LOG_REG_GENERIC__RSMU_SEC_SLAVE_ERROR_APERTUREID_MASK 0x00300000L
#define RSMU_SEC_SLAVE_ERROR_LOG_REG_GENERIC__RSMU_SEC_SLAVE_ERROR_INITIATORID_MASK 0x3fc00000L
#define RSMU_SEC_SLAVE_ERROR_LOG_REG_GENERIC__RSMU_SEC_SLAVE_ERROR_OP_MASK 0x40000000L
#define RSMU_SEC_SLAVE_ERROR_LOG_REG_GENERIC__RSMU_SEC_SLAVE_ERROR_OUTSTANDING_MASK 0x80000000L

// RSMU_MMIOSEC_SCRATCH_REG_0_GENERIC
#define RSMU_MMIOSEC_SCRATCH_REG_0_GENERIC__RSMU_MMIOSEC_SCRATCH_REG_0_MASK 0xffffffffL

// RSMU_HCID_GC
#define RSMU_HCID_GC__RSMU_HCID_HwRev_MASK 0x0000003fL
#define RSMU_HCID_GC__RSMU_HCID_HwMinVer_MASK 0x00001fc0L
#define RSMU_HCID_GC__RSMU_HCID_HwMajVer_MASK 0x000fe000L
#define RSMU_HCID_GC__RSMU_HCID_HwID_MASK 0xfff00000L

// RSMU_SIID_GC
#define RSMU_SIID_GC__RSMU_SIID_SwIfRev_MASK 0x0000003fL
#define RSMU_SIID_GC__RSMU_SIID_SwIfMinVer_MASK 0x00001fc0L
#define RSMU_SIID_GC__RSMU_SIID_SwIfMajVer_MASK 0x000fe000L
#define RSMU_SIID_GC__RSMU_SIID_SwIfID_MASK 0xfff00000L

// RSMU_DBG_MUX_CONTROL_GC
#define RSMU_DBG_MUX_CONTROL_GC__RSMU_DBG_MUX_SELECT_MASK 0x000000ffL

// RSMU_SW_MMIO_PUB_IND_ADDR_0_GC
#define RSMU_SW_MMIO_PUB_IND_ADDR_0_GC__RSMU_SW_MMIO_PUB_IND_ADDR_0_MASK 0xffffffffL

// RSMU_SW_MMIO_PUB_IND_DATA_0_GC
#define RSMU_SW_MMIO_PUB_IND_DATA_0_GC__RSMU_SW_MMIO_PUB_IND_DATA_0_MASK 0xffffffffL

// RSMU_SW_MMIO_PUB_IND_ADDR_1_GC
#define RSMU_SW_MMIO_PUB_IND_ADDR_1_GC__RSMU_SW_MMIO_PUB_IND_ADDR_1_MASK 0xffffffffL

// RSMU_SW_MMIO_PUB_IND_DATA_1_GC
#define RSMU_SW_MMIO_PUB_IND_DATA_1_GC__RSMU_SW_MMIO_PUB_IND_DATA_1_MASK 0xffffffffL

// RSMU_SOFT_RESETB_GC
#define RSMU_SOFT_RESETB_GC__RSMU_SOFT_RESETB_MASK 0x00000003L
#define RSMU_SOFT_RESETB_GC__RSMU_MASTER_SOFT_RESET_FENCE_ENABLE_MASK 0x0000000cL
#define RSMU_SOFT_RESETB_GC__RSMU_SLAVE_SOFT_RESET_TIMEOUT_ENABLE_MASK 0x00000030L

// RSMU_IH_CREDIT_GC
#define RSMU_IH_CREDIT_GC__RSMU_IH_CREDIT_MASK 0xffffffffL

// RSMU_IH_RESET_CNTL_GC
#define RSMU_IH_RESET_CNTL_GC__RSMU_IH_RESET_MASK 0x00000001L
#define RSMU_IH_RESET_CNTL_GC__RSMU_IH_HARD_RESET_ENABLE_MASK 0x00000002L
#define RSMU_IH_RESET_CNTL_GC__RSMU_IH_SOFT_RESET_ENABLE_MASK 0x00000004L

// RSMU_SEM_RESP_GC
#define RSMU_SEM_RESP_GC__RSMU_SEM_RESP_MASK 0xffffffffL

// RSMU_SEM_RESET_CNTL_GC
#define RSMU_SEM_RESET_CNTL_GC__RSMU_SEM_RESET_MASK 0x00000001L
#define RSMU_SEM_RESET_CNTL_GC__RSMU_SEM_HARD_RESET_ENABLE_MASK 0x00000002L
#define RSMU_SEM_RESET_CNTL_GC__RSMU_SEM_SOFT_RESET_ENABLE_MASK 0x00000004L
#define RSMU_SEM_RESET_CNTL_GC__RSMU_SEM_RESET_PROTECT_ENABLE_MASK 0x00000008L

// RSMU_SW_STRAPRX_ADDR_GC
#define RSMU_SW_STRAPRX_ADDR_GC__RSMU_SW_STRAPRX_ADDR_MASK 0xffffffffL

// RSMU_SW_STRAPRX_DATA_GC
#define RSMU_SW_STRAPRX_DATA_GC__RSMU_SW_STRAPRX_DATA_MASK 0xffffffffL

// RSMU_SW_STRAP_CONTROL_GC
#define RSMU_SW_STRAP_CONTROL_GC__RSMU_SW_PUB_FUSE_RELOAD_MASK 0x00000001L
#define RSMU_SW_STRAP_CONTROL_GC__RSMU_SW_ROM_RELOAD_MASK 0x00000002L

// RSMU_TIMEOUT_ERROR_LOG_REG_GC
#define RSMU_TIMEOUT_ERROR_LOG_REG_GC__RSMU_TIMEOUT_ERROR_ADDR_MASK 0x000fffffL
#define RSMU_TIMEOUT_ERROR_LOG_REG_GC__RSMU_TIMEOUT_ERROR_APERTUREID_MASK 0x00300000L
#define RSMU_TIMEOUT_ERROR_LOG_REG_GC__RSMU_TIMEOUT_ERROR_INITIATORID_MASK 0x3fc00000L
#define RSMU_TIMEOUT_ERROR_LOG_REG_GC__RSMU_TIMEOUT_ERROR_OP_MASK 0x40000000L
#define RSMU_TIMEOUT_ERROR_LOG_REG_GC__RSMU_TIMEOUT_ERROR_OUTSTANDING_MASK 0x80000000L

// RSMU_IP_MASTER_STATUS_GC
#define RSMU_IP_MASTER_STATUS_GC__RSMU_IP_MASTER_REQ_PENDING_MASK 0x00000001L
#define RSMU_IP_MASTER_STATUS_GC__RSMU_IP_MASTER_RESP_PENDING_MASK 0x00000002L

// RSMU_GPUREG_SCRATCH_REG_0_GC
#define RSMU_GPUREG_SCRATCH_REG_0_GC__RSMU_GPUREG_SCRATCH_REG_0_MASK 0xffffffffL

// RSMU_GPUREG_SCRATCH_REG_1_GC
#define RSMU_GPUREG_SCRATCH_REG_1_GC__RSMU_GPUREG_SCRATCH_REG_1_MASK 0xffffffffL

// RSMU_COLD_RESETB_GC
#define RSMU_COLD_RESETB_GC__RSMU_COLD_RESETB_MASK 0x00000001L

// RSMU_HARD_RESETB_GC
#define RSMU_HARD_RESETB_GC__RSMU_HARD_RESETB_MASK 0x00000003L
#define RSMU_HARD_RESETB_GC__RSMU_MASTER_HARD_RESET_FENCE_ENABLE_MASK 0x0000000cL
#define RSMU_HARD_RESETB_GC__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE_MASK 0x00000060L

// RSMU_PUB_FUSE_ADDR_GC
#define RSMU_PUB_FUSE_ADDR_GC__RSMU_PUB_FUSE_START_ADDR_MASK 0x0000ffffL
#define RSMU_PUB_FUSE_ADDR_GC__RSMU_PUB_FUSE_END_ADDR_MASK 0xffff0000L

// RSMU_SEC_FUSE_ADDR_GC
#define RSMU_SEC_FUSE_ADDR_GC__RSMU_SEC_FUSE_START_ADDR_MASK 0x0000ffffL
#define RSMU_SEC_FUSE_ADDR_GC__RSMU_SEC_FUSE_END_ADDR_MASK 0xffff0000L

// RSMU_MEM_POWER_CTRL_GC
#define RSMU_MEM_POWER_CTRL_GC__RSMU_FUSE_RM_FUSES_MASK 0x000001ffL
#define RSMU_MEM_POWER_CTRL_GC__RSMU_MEM_POWER_CTRL_RF_BC1_MASK 0x00000200L
#define RSMU_MEM_POWER_CTRL_GC__RSMU_MEM_POWER_CTRL_RF_BC2_MASK 0x00000400L
#define RSMU_MEM_POWER_CTRL_GC__RSMU_MEM_POWER_CTRL_PDP_BC1_MASK 0x00000800L
#define RSMU_MEM_POWER_CTRL_GC__RSMU_MEM_POWER_CTRL_PDP_BC2_MASK 0x00001000L
#define RSMU_MEM_POWER_CTRL_GC__RSMU_MEM_POWER_CTRL_HD_BC1_MASK 0x00002000L
#define RSMU_MEM_POWER_CTRL_GC__RSMU_MEM_POWER_CTRL_HD_BC2_MASK 0x00004000L

// RSMU_MP0_STRAPRX_ADDR_GC
#define RSMU_MP0_STRAPRX_ADDR_GC__RSMU_MP0_STRAPRX_ADDR_MASK 0xffffffffL

// RSMU_MP0_STRAPRX_DATA_GC
#define RSMU_MP0_STRAPRX_DATA_GC__RSMU_MP0_STRAPRX_DATA_MASK 0xffffffffL

// RSMU_SMS_FUSE_CFG_GC
#define RSMU_SMS_FUSE_CFG_GC__RSMU_SMS_FUSE_RESETB_MASK 0x00000001L
#define RSMU_SMS_FUSE_CFG_GC__RSMU_SMS_FUSE_RUN_BIHR_MASK 0x00000002L
#define RSMU_SMS_FUSE_CFG_GC__RSMU_SMS_FUSE_RUN_MBIST_MASK 0x00000004L

// RSMU_SMS_FUSE_ADDR_BASE_GC
#define RSMU_SMS_FUSE_ADDR_BASE_GC__RSMU_SMS_FUSE_ADDR_BASE_MASK 0x000fffffL

// RSMU_SMS_FUSE_ADDR_OFFSET_GC
#define RSMU_SMS_FUSE_ADDR_OFFSET_GC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP0_MASK 0x000000ffL
#define RSMU_SMS_FUSE_ADDR_OFFSET_GC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP1_MASK 0x0000ff00L
#define RSMU_SMS_FUSE_ADDR_OFFSET_GC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP2_MASK 0x00ff0000L
#define RSMU_SMS_FUSE_ADDR_OFFSET_GC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP3_MASK 0xff000000L

// RSMU_STRAP_CONTROL_GC
#define RSMU_STRAP_CONTROL_GC__RSMU_PUB_FUSE_READY_MASK 0x00000001L
#define RSMU_STRAP_CONTROL_GC__RSMU_PUB_FUSE_VALID_MASK 0x00000002L
#define RSMU_STRAP_CONTROL_GC__RSMU_PUB_FUSE_RELOAD_MASK 0x00000004L
#define RSMU_STRAP_CONTROL_GC__RSMU_ROM_READY_MASK 0x00000008L
#define RSMU_STRAP_CONTROL_GC__RSMU_ROM_VALID_MASK 0x00000010L
#define RSMU_STRAP_CONTROL_GC__RSMU_ROM_RELOAD_MASK 0x00000020L
#define RSMU_STRAP_CONTROL_GC__RSMU_PIN_RELOAD_MASK 0x00000040L
#define RSMU_STRAP_CONTROL_GC__RSMU_SEC_FUSE_READY_MASK 0x00000080L
#define RSMU_STRAP_CONTROL_GC__RSMU_SEC_FUSE_VALID_MASK 0x00000100L
#define RSMU_STRAP_CONTROL_GC__RSMU_SMS_FUSE_READY_GRP0_MASK 0x00000200L
#define RSMU_STRAP_CONTROL_GC__RSMU_SMS_FUSE_READY_GRP1_MASK 0x00000400L
#define RSMU_STRAP_CONTROL_GC__RSMU_SMS_FUSE_READY_GRP2_MASK 0x00000800L
#define RSMU_STRAP_CONTROL_GC__RSMU_SMS_FUSE_READY_GRP3_MASK 0x00001000L
#define RSMU_STRAP_CONTROL_GC__RSMU_SMS_FUSE_VALID_GRP0_MASK 0x00002000L
#define RSMU_STRAP_CONTROL_GC__RSMU_SMS_FUSE_VALID_GRP1_MASK 0x00004000L
#define RSMU_STRAP_CONTROL_GC__RSMU_SMS_FUSE_VALID_GRP2_MASK 0x00008000L
#define RSMU_STRAP_CONTROL_GC__RSMU_SMS_FUSE_VALID_GRP3_MASK 0x00010000L
#define RSMU_STRAP_CONTROL_GC__RSMU_SMS_FUSE_BIST_FAIL_GRP0_MASK 0x00020000L
#define RSMU_STRAP_CONTROL_GC__RSMU_SMS_FUSE_BIST_FAIL_GRP1_MASK 0x00040000L
#define RSMU_STRAP_CONTROL_GC__RSMU_SMS_FUSE_BIST_FAIL_GRP2_MASK 0x00080000L
#define RSMU_STRAP_CONTROL_GC__RSMU_SMS_FUSE_BIST_FAIL_GRP3_MASK 0x00100000L

// RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET1_GC
#define RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET1_GC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP4_MASK 0x000000ffL
#define RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET1_GC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP5_MASK 0x0000ff00L
#define RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET1_GC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP6_MASK 0x00ff0000L
#define RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET1_GC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP7_MASK 0xff000000L

// RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET2_GC
#define RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET2_GC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP8_MASK 0x000000ffL
#define RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET2_GC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP9_MASK 0x0000ff00L
#define RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET2_GC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP10_MASK 0x00ff0000L
#define RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET2_GC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP11_MASK 0xff000000L

// RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET3_GC
#define RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET3_GC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP12_MASK 0x000000ffL
#define RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET3_GC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP13_MASK 0x0000ff00L
#define RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET3_GC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP14_MASK 0x00ff0000L
#define RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET3_GC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP15_MASK 0xff000000L

// RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GC
#define RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_READY_GRP4_MASK 0x00000001L
#define RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_READY_GRP5_MASK 0x00000002L
#define RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_READY_GRP6_MASK 0x00000004L
#define RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_READY_GRP7_MASK 0x00000008L
#define RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_READY_GRP8_MASK 0x00000010L
#define RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_READY_GRP9_MASK 0x00000020L
#define RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_READY_GRP10_MASK 0x00000040L
#define RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_READY_GRP11_MASK 0x00000080L
#define RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_READY_GRP12_MASK 0x00000100L
#define RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_READY_GRP13_MASK 0x00000200L
#define RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_READY_GRP14_MASK 0x00000400L
#define RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_READY_GRP15_MASK 0x00000800L

// RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_VALID_GRP4_MASK 0x00000001L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_VALID_GRP5_MASK 0x00000002L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_VALID_GRP6_MASK 0x00000004L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_VALID_GRP7_MASK 0x00000008L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_VALID_GRP8_MASK 0x00000010L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_VALID_GRP9_MASK 0x00000020L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_VALID_GRP10_MASK 0x00000040L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_VALID_GRP11_MASK 0x00000080L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_VALID_GRP12_MASK 0x00000100L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_VALID_GRP13_MASK 0x00000200L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_VALID_GRP14_MASK 0x00000400L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_VALID_GRP15_MASK 0x00000800L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_BIST_FAIL_GRP4_MASK 0x00001000L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_BIST_FAIL_GRP5_MASK 0x00002000L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_BIST_FAIL_GRP6_MASK 0x00004000L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_BIST_FAIL_GRP7_MASK 0x00008000L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_BIST_FAIL_GRP8_MASK 0x00010000L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_BIST_FAIL_GRP9_MASK 0x00020000L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_BIST_FAIL_GRP10_MASK 0x00040000L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_BIST_FAIL_GRP11_MASK 0x00080000L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_BIST_FAIL_GRP12_MASK 0x00100000L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_BIST_FAIL_GRP13_MASK 0x00200000L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_BIST_FAIL_GRP14_MASK 0x00400000L
#define RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_BIST_FAIL_GRP15_MASK 0x00800000L

// RSMU_DPM_CONTROL_GC
#define RSMU_DPM_CONTROL_GC__RSMU_DPM_ACC_RESET_MASK 0x00000001L
#define RSMU_DPM_CONTROL_GC__RSMU_DPM_ACC_START_MASK 0x00000002L
#define RSMU_DPM_CONTROL_GC__RSMU_DPM_BUSY_MASK_MASK 0x000003fcL

// RSMU_DPM_ACC_GC
#define RSMU_DPM_ACC_GC__RSMU_DPM_ACC_MASK 0x00ffffffL

// RSMU_DPM_IPCLK_REF_COUNTER_GC
#define RSMU_DPM_IPCLK_REF_COUNTER_GC__RSMU_DPM_IPCLK_REF_COUNTER_MASK 0x00ffffffL

// RSMU_COUNTER_0_GC
#define RSMU_COUNTER_0_GC__RSMU_COUNTER_0_MASK 0xffffffffL

// RSMU_COUNTER_1_GC
#define RSMU_COUNTER_1_GC__RSMU_COUNTER_1_MASK 0x00ffffffL

// RSMU_HARD_RESETB_DELAY_GC
#define RSMU_HARD_RESETB_DELAY_GC__RSMU_HARD_RESETB_DELAY_MASK 0x0000003fL

// RSMU_MMIOPUB_SCRATCH_REG_0_GC
#define RSMU_MMIOPUB_SCRATCH_REG_0_GC__RSMU_MMIOPUB_SCRATCH_REG_0_MASK 0xffffffffL

// RSMU_VF_ENABLE_GC
#define RSMU_VF_ENABLE_GC__RSMU_VF_ENABLE_MASK 0x00000001L

// RSMU_MGCG_CONTROL_GC
#define RSMU_MGCG_CONTROL_GC__RSMU_AXI_SLAVE_MGCG_OVERRIDE_MASK 0x00000001L
#define RSMU_MGCG_CONTROL_GC__RSMU_AXI_MASTER_MGCG_OVERRIDE_MASK 0x00000002L
#define RSMU_MGCG_CONTROL_GC__RSMU_SEC_INTR_MGCG_OVERRIDE_MASK 0x00000004L
#define RSMU_MGCG_CONTROL_GC__RSMU_PWRMGT_INTR_MGCG_OVERRIDE_MASK 0x00000008L
#define RSMU_MGCG_CONTROL_GC__RSMU_REG_WRAPPER_MGCG_OVERRIDE_MASK 0x00000010L
#define RSMU_MGCG_CONTROL_GC__RSMU_STRAP_MASTER_MGCG_OVERRIDE_MASK 0x00000020L
#define RSMU_MGCG_CONTROL_GC__RSMU_VWIRE_SRC_MGCG_OVERRIDE_MASK 0x00000040L
#define RSMU_MGCG_CONTROL_GC__RSMU_REGIF_MASTER_MGCG_OVERRIDE_MASK 0x00000080L
#define RSMU_MGCG_CONTROL_GC__RSMU_PGFSM_MGCG_OVERRIDE_MASK 0x00000100L
#define RSMU_MGCG_CONTROL_GC__RSMU_IH_MGCG_OVERRIDE_MASK 0x00000200L
#define RSMU_MGCG_CONTROL_GC__RSMU_SEM_MGCG_OVERRIDE_MASK 0x00000400L

// RSMU_RESIDENCY_COUNTER_CNTL_GC
#define RSMU_RESIDENCY_COUNTER_CNTL_GC__RSMU_RESIDENCY_COUNTER_RESET_MASK 0x00000001L
#define RSMU_RESIDENCY_COUNTER_CNTL_GC__RSMU_RESIDENCY_COUNTER_START_MASK 0x00000002L
#define RSMU_RESIDENCY_COUNTER_CNTL_GC__RSMU_RESIDENCY_COUNTER_SELECT_MASK 0x0000003cL

// RSMU_RESIDENCY_COUNTER_GC
#define RSMU_RESIDENCY_COUNTER_GC__RSMU_RESIDENCY_COUNTER_MASK 0xffffffffL

// RSMU_RESIDENCY_REF_COUNTER_GC
#define RSMU_RESIDENCY_REF_COUNTER_GC__RSMU_RESIDENCY_REF_COUNTER_MASK 0xffffffffL

// RSMU_CUSTOM_HARD_RESETB_GC
#define RSMU_CUSTOM_HARD_RESETB_GC__RSMU_CUSTOM_HARD_RESETB_MASK 0x0000000fL

// RSMU_SEC_AXI_MASTER_ENABLE_GC
#define RSMU_SEC_AXI_MASTER_ENABLE_GC__RSMU_SEC_AXI_MASTER_ENABLE_MASK 0x00000001L

// RSMU_SEC_SLAVE_ERROR_COUNTER_GC
#define RSMU_SEC_SLAVE_ERROR_COUNTER_GC__RSMU_SEC_SLAVE_ERROR_COUNTER_MASK 0x0000ffffL
#define RSMU_SEC_SLAVE_ERROR_COUNTER_GC__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU_MASK 0xffff0000L

// RSMU_AXI_MASTER_QOS_CNTL_GC
#define RSMU_AXI_MASTER_QOS_CNTL_GC__RSMU_MASTER_QOS_OVRD_MODE_MASK 0x00000001L
#define RSMU_AXI_MASTER_QOS_CNTL_GC__RSMU_MASTER_QOS_OVRD_VALUE_MASK 0x0000001eL
#define RSMU_AXI_MASTER_QOS_CNTL_GC__RSMU_IP_MASTER_AWQOS_OVRD_MODE_MASK 0x00000020L
#define RSMU_AXI_MASTER_QOS_CNTL_GC__RSMU_IP_MASTER_AWQOS_OVRD_VALUE_MASK 0x000003c0L
#define RSMU_AXI_MASTER_QOS_CNTL_GC__RSMU_IP_MASTER_ARQOS_OVRD_MODE_MASK 0x00000400L
#define RSMU_AXI_MASTER_QOS_CNTL_GC__RSMU_IP_MASTER_ARQOS_OVRD_VALUE_MASK 0x00007800L

// RSMU_MASTER_ERROR_COUNTER_GC
#define RSMU_MASTER_ERROR_COUNTER_GC__RSMU_SMN_SLVERR_COUNTER_MASK 0x000000ffL
#define RSMU_MASTER_ERROR_COUNTER_GC__RSMU_SMN_DECERR_COUNTER_MASK 0x0000ff00L
#define RSMU_MASTER_ERROR_COUNTER_GC__RSMU_MASTER_SLVERR_COUNTER_MASK 0x00ff0000L
#define RSMU_MASTER_ERROR_COUNTER_GC__RSMU_MASTER_DECERR_COUNTER_MASK 0xff000000L

// RSMU_SLAVE_TIMEOUT_VALUE_GC
#define RSMU_SLAVE_TIMEOUT_VALUE_GC__RSMU_SLAVE_TIMEOUT_VALUE_MASK 0xffffffffL

// RSMU_RESET_TIMEOUT_CONTROL_GC
#define RSMU_RESET_TIMEOUT_CONTROL_GC__RSMU_SLAVE_TIMEOUT_ENABLE_MASK 0x00000001L
#define RSMU_RESET_TIMEOUT_CONTROL_GC__RSMU_SLAVE_RESET_TIMEOUT_VALUE_MASK 0x000001feL

// RSMU_SLAVE_ERROR_COUNTER_GC
#define RSMU_SLAVE_ERROR_COUNTER_GC__RSMU_SLAVE_ERROR_COUNTER_MASK 0x000000ffL

// RSMU_AEB_LOCK_0_GC
#define RSMU_AEB_LOCK_0_GC__RSMU_AEB_LOCK_0_MASK 0xfffffff8L

// RSMU_AEB_LOCK_1_GC
#define RSMU_AEB_LOCK_1_GC__RSMU_AEB_LOCK_1_MASK 0xffffffffL

// RSMU_AEB_OVERRIDE_0_GC
#define RSMU_AEB_OVERRIDE_0_GC__RSMU_AEB_OVERRIDE_0_MASK 0xfffffff8L

// RSMU_AEB_OVERRIDE_1_GC
#define RSMU_AEB_OVERRIDE_1_GC__RSMU_AEB_OVERRIDE_1_MASK 0xffffffffL

// RSMU_SEC_INTR_ENABLE_GC
#define RSMU_SEC_INTR_ENABLE_GC__RSMU_SEC_INTR_ENABLE_MASK 0x0000ffffL

// RSMU_SEC_INTR_TARGET_ADDR_GC
#define RSMU_SEC_INTR_TARGET_ADDR_GC__RSMU_SEC_INTR_TARGET_ADDR_MASK 0xffffffffL

// RSMU_SEC_INTR_CONFIG_GC
#define RSMU_SEC_INTR_CONFIG_GC__RSMU_SEC_INTR_CONFIG_VC_MASK 0x00000003L

// RSMU_SEC_INTR_STATUS_GC
#define RSMU_SEC_INTR_STATUS_GC__RSMU_SEC_INTR_STATUS_MASK 0x0000ffffL

// RSMU_SEC_INTR_PENDING_GC
#define RSMU_SEC_INTR_PENDING_GC__RSMU_SEC_INTR_PENDING_MASK 0x0000ffffL

// RSMU_SEC_INTR_TYPE_GC
#define RSMU_SEC_INTR_TYPE_GC__RSMU_SEC_INTR_TYPE_MASK 0x0000ffffL

// RSMU_SEC_INTR_INTERCEPT_GC
#define RSMU_SEC_INTR_INTERCEPT_GC__RSMU_SEC_INTR_OVERRIDE_MASK 0x0000ffffL
#define RSMU_SEC_INTR_INTERCEPT_GC__RSMU_SEC_INTR_VALUE_MASK 0xffff0000L

// RSMU_SEC_INTR_CLEAR_GC
#define RSMU_SEC_INTR_CLEAR_GC__RSMU_SEC_INTR_CLEAR_MASK 0x0000ffffL

// RSMU_SEC_MASTER_TRUST_LEVEL_0_GC
#define RSMU_SEC_MASTER_TRUST_LEVEL_0_GC__RSMU_SEC_MASTER_TRUST_LEVEL_0_MASK 0x00ffffffL

// RSMU_SEC_MASTER_TRUST_LEVEL_1_GC
#define RSMU_SEC_MASTER_TRUST_LEVEL_1_GC__RSMU_SEC_MASTER_TRUST_LEVEL_1_MASK 0x00ffffffL

// RSMU_SEC_MASTER_TRUST_LEVEL_2_GC
#define RSMU_SEC_MASTER_TRUST_LEVEL_2_GC__RSMU_SEC_MASTER_TRUST_LEVEL_2_MASK 0x00ffffffL

// RSMU_SEC_MASTER_TRUST_LEVEL_3_GC
#define RSMU_SEC_MASTER_TRUST_LEVEL_3_GC__RSMU_SEC_MASTER_TRUST_LEVEL_3_MASK 0x00ffffffL

// RSMU_SEC_MASTER_TRUST_LEVEL_5_GC
#define RSMU_SEC_MASTER_TRUST_LEVEL_5_GC__RSMU_SEC_MASTER_TRUST_LEVEL_5_MASK 0x00ffffffL

// RSMU_SEC_MASTER_TRUST_LEVEL_6_GC
#define RSMU_SEC_MASTER_TRUST_LEVEL_6_GC__RSMU_SEC_MASTER_TRUST_LEVEL_6_MASK 0x00ffffffL

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_GC
#define RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_GC__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_MASK 0x00ffffffL

// RSMU_SEC_ACCESS_CONTROL_RSMU_GC
#define RSMU_SEC_ACCESS_CONTROL_RSMU_GC__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1_MASK 0x00000001L
#define RSMU_SEC_ACCESS_CONTROL_RSMU_GC__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2_MASK 0x00000002L
#define RSMU_SEC_ACCESS_CONTROL_RSMU_GC__RSMU_SEC_TLVL_MASK_RSMU_RANGE2_MASK 0x000003fcL

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_GC
#define RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_GC__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_MASK   \
  0xffffffffL

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_GC
#define RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_GC__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_MASK   \
  0xffffffffL

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_GC
#define RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_GC__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT_MASK       \
  0x000000ffL
#define RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_GC__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT_MASK         \
  0x00000300L
#define RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_GC__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT_MASK         \
  0x00000400L

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_GC
#define RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_GC__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_MASK   \
  0xffffffffL

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_GC
#define RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_GC__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_MASK   \
  0xffffffffL

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_GC
#define RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_GC__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT_MASK       \
  0x000000ffL
#define RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_GC__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT_MASK         \
  0x00000300L
#define RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_GC__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT_MASK         \
  0x00000400L

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_GC
#define RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_GC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT_MASK    \
  0x00000007L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_GC__RSMU_SEC_CHECK_EXCLUDE_SET0_GROUP_DEFAULT_MASK   \
  0x00000038L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_GC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT_MASK    \
  0x000001c0L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_GC__RSMU_SEC_CHECK_EXCLUDE_SET1_GROUP_DEFAULT_MASK   \
  0x00000e00L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_GC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT_MASK \
  0x00001000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_GC__RSMU_SEC_VF_CHECK_EXCLUDE_SET0_GROUP_DEFAULT_MASK \
  0x00002000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_GC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT_MASK \
  0x00004000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_GC__RSMU_SEC_VF_CHECK_EXCLUDE_SET1_GROUP_DEFAULT_MASK \
  0x00008000L

// RSMU_SEC_START_ADDR_GROUP_0_GC
#define RSMU_SEC_START_ADDR_GROUP_0_GC__RSMU_SEC_START_ADDR_GROUP_0_MASK 0xffffffffL

// RSMU_SEC_END_ADDR_GROUP_0_GC
#define RSMU_SEC_END_ADDR_GROUP_0_GC__RSMU_SEC_END_ADDR_GROUP_0_MASK 0xffffffffL

// RSMU_SEC_INITID_MASK_SET0_GROUP_0_GC
#define RSMU_SEC_INITID_MASK_SET0_GROUP_0_GC__RSMU_SEC_INITID_MASK_SET0_GROUP_0_MASK 0xffffffffL

// RSMU_SEC_UNITID_MASK_SET0_GROUP_0_GC
#define RSMU_SEC_UNITID_MASK_SET0_GROUP_0_GC__RSMU_SEC_UNITID_MASK_SET0_GROUP_0_MASK 0xffffffffL

// RSMU_SEC_MISC_MASK_SET0_GROUP_0_GC
#define RSMU_SEC_MISC_MASK_SET0_GROUP_0_GC__RSMU_SEC_TLVL_MASK_SET0_GROUP_0_MASK 0x000000ffL
#define RSMU_SEC_MISC_MASK_SET0_GROUP_0_GC__RSMU_SEC_RW_MASK_SET0_GROUP_0_MASK 0x00000300L
#define RSMU_SEC_MISC_MASK_SET0_GROUP_0_GC__RSMU_SEC_VF_MASK_SET0_GROUP_0_MASK 0x00000400L

// RSMU_SEC_INITID_MASK_SET1_GROUP_0_GC
#define RSMU_SEC_INITID_MASK_SET1_GROUP_0_GC__RSMU_SEC_INITID_MASK_SET1_GROUP_0_MASK 0xffffffffL

// RSMU_SEC_UNITID_MASK_SET1_GROUP_0_GC
#define RSMU_SEC_UNITID_MASK_SET1_GROUP_0_GC__RSMU_SEC_UNITID_MASK_SET1_GROUP_0_MASK 0xffffffffL

// RSMU_SEC_MISC_MASK_SET1_GROUP_0_GC
#define RSMU_SEC_MISC_MASK_SET1_GROUP_0_GC__RSMU_SEC_TLVL_MASK_SET1_GROUP_0_MASK 0x000000ffL
#define RSMU_SEC_MISC_MASK_SET1_GROUP_0_GC__RSMU_SEC_RW_MASK_SET1_GROUP_0_MASK 0x00000300L
#define RSMU_SEC_MISC_MASK_SET1_GROUP_0_GC__RSMU_SEC_VF_MASK_SET1_GROUP_0_MASK 0x00000400L

// RSMU_SEC_ACCESS_CONTROL_GROUP_0_GC
#define RSMU_SEC_ACCESS_CONTROL_GROUP_0_GC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0_MASK 0x00000007L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_0_GC__RSMU_SEC_CHECK_EXCLUDE_SET0_GROUP_0_MASK 0x00000038L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_0_GC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0_MASK 0x000001c0L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_0_GC__RSMU_SEC_CHECK_EXCLUDE_SET1_GROUP_0_MASK 0x00000e00L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_0_GC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0_MASK 0x00001000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_0_GC__RSMU_SEC_VF_CHECK_EXCLUDE_SET0_GROUP_0_MASK 0x00002000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_0_GC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0_MASK 0x00004000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_0_GC__RSMU_SEC_VF_CHECK_EXCLUDE_SET1_GROUP_0_MASK 0x00008000L

// RSMU_SEC_START_ADDR_GROUP_1_GC
#define RSMU_SEC_START_ADDR_GROUP_1_GC__RSMU_SEC_START_ADDR_GROUP_1_MASK 0xffffffffL

// RSMU_SEC_END_ADDR_GROUP_1_GC
#define RSMU_SEC_END_ADDR_GROUP_1_GC__RSMU_SEC_END_ADDR_GROUP_1_MASK 0xffffffffL

// RSMU_SEC_INITID_MASK_SET0_GROUP_1_GC
#define RSMU_SEC_INITID_MASK_SET0_GROUP_1_GC__RSMU_SEC_INITID_MASK_SET0_GROUP_1_MASK 0xffffffffL

// RSMU_SEC_UNITID_MASK_SET0_GROUP_1_GC
#define RSMU_SEC_UNITID_MASK_SET0_GROUP_1_GC__RSMU_SEC_UNITID_MASK_SET0_GROUP_1_MASK 0xffffffffL

// RSMU_SEC_MISC_MASK_SET0_GROUP_1_GC
#define RSMU_SEC_MISC_MASK_SET0_GROUP_1_GC__RSMU_SEC_TLVL_MASK_SET0_GROUP_1_MASK 0x000000ffL
#define RSMU_SEC_MISC_MASK_SET0_GROUP_1_GC__RSMU_SEC_RW_MASK_SET0_GROUP_1_MASK 0x00000300L
#define RSMU_SEC_MISC_MASK_SET0_GROUP_1_GC__RSMU_SEC_VF_MASK_SET0_GROUP_1_MASK 0x00000400L

// RSMU_SEC_INITID_MASK_SET1_GROUP_1_GC
#define RSMU_SEC_INITID_MASK_SET1_GROUP_1_GC__RSMU_SEC_INITID_MASK_SET1_GROUP_1_MASK 0xffffffffL

// RSMU_SEC_UNITID_MASK_SET1_GROUP_1_GC
#define RSMU_SEC_UNITID_MASK_SET1_GROUP_1_GC__RSMU_SEC_UNITID_MASK_SET1_GROUP_1_MASK 0xffffffffL

// RSMU_SEC_MISC_MASK_SET1_GROUP_1_GC
#define RSMU_SEC_MISC_MASK_SET1_GROUP_1_GC__RSMU_SEC_TLVL_MASK_SET1_GROUP_1_MASK 0x000000ffL
#define RSMU_SEC_MISC_MASK_SET1_GROUP_1_GC__RSMU_SEC_RW_MASK_SET1_GROUP_1_MASK 0x00000300L
#define RSMU_SEC_MISC_MASK_SET1_GROUP_1_GC__RSMU_SEC_VF_MASK_SET1_GROUP_1_MASK 0x00000400L

// RSMU_SEC_ACCESS_CONTROL_GROUP_1_GC
#define RSMU_SEC_ACCESS_CONTROL_GROUP_1_GC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1_MASK 0x00000007L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_1_GC__RSMU_SEC_CHECK_EXCLUDE_SET0_GROUP_1_MASK 0x00000038L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_1_GC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1_MASK 0x000001c0L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_1_GC__RSMU_SEC_CHECK_EXCLUDE_SET1_GROUP_1_MASK 0x00000e00L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_1_GC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1_MASK 0x00001000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_1_GC__RSMU_SEC_VF_CHECK_EXCLUDE_SET0_GROUP_1_MASK 0x00002000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_1_GC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1_MASK 0x00004000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_1_GC__RSMU_SEC_VF_CHECK_EXCLUDE_SET1_GROUP_1_MASK 0x00008000L

// RSMU_SEC_START_ADDR_GROUP_2_GC
#define RSMU_SEC_START_ADDR_GROUP_2_GC__RSMU_SEC_START_ADDR_GROUP_2_MASK 0xffffffffL

// RSMU_SEC_END_ADDR_GROUP_2_GC
#define RSMU_SEC_END_ADDR_GROUP_2_GC__RSMU_SEC_END_ADDR_GROUP_2_MASK 0xffffffffL

// RSMU_SEC_INITID_MASK_SET0_GROUP_2_GC
#define RSMU_SEC_INITID_MASK_SET0_GROUP_2_GC__RSMU_SEC_INITID_MASK_SET0_GROUP_2_MASK 0xffffffffL

// RSMU_SEC_UNITID_MASK_SET0_GROUP_2_GC
#define RSMU_SEC_UNITID_MASK_SET0_GROUP_2_GC__RSMU_SEC_UNITID_MASK_SET0_GROUP_2_MASK 0xffffffffL

// RSMU_SEC_MISC_MASK_SET0_GROUP_2_GC
#define RSMU_SEC_MISC_MASK_SET0_GROUP_2_GC__RSMU_SEC_TLVL_MASK_SET0_GROUP_2_MASK 0x000000ffL
#define RSMU_SEC_MISC_MASK_SET0_GROUP_2_GC__RSMU_SEC_RW_MASK_SET0_GROUP_2_MASK 0x00000300L
#define RSMU_SEC_MISC_MASK_SET0_GROUP_2_GC__RSMU_SEC_VF_MASK_SET0_GROUP_2_MASK 0x00000400L

// RSMU_SEC_INITID_MASK_SET1_GROUP_2_GC
#define RSMU_SEC_INITID_MASK_SET1_GROUP_2_GC__RSMU_SEC_INITID_MASK_SET1_GROUP_2_MASK 0xffffffffL

// RSMU_SEC_UNITID_MASK_SET1_GROUP_2_GC
#define RSMU_SEC_UNITID_MASK_SET1_GROUP_2_GC__RSMU_SEC_UNITID_MASK_SET1_GROUP_2_MASK 0xffffffffL

// RSMU_SEC_MISC_MASK_SET1_GROUP_2_GC
#define RSMU_SEC_MISC_MASK_SET1_GROUP_2_GC__RSMU_SEC_TLVL_MASK_SET1_GROUP_2_MASK 0x000000ffL
#define RSMU_SEC_MISC_MASK_SET1_GROUP_2_GC__RSMU_SEC_RW_MASK_SET1_GROUP_2_MASK 0x00000300L
#define RSMU_SEC_MISC_MASK_SET1_GROUP_2_GC__RSMU_SEC_VF_MASK_SET1_GROUP_2_MASK 0x00000400L

// RSMU_SEC_ACCESS_CONTROL_GROUP_2_GC
#define RSMU_SEC_ACCESS_CONTROL_GROUP_2_GC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_2_MASK 0x00000007L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_2_GC__RSMU_SEC_CHECK_EXCLUDE_SET0_GROUP_2_MASK 0x00000038L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_2_GC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_2_MASK 0x000001c0L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_2_GC__RSMU_SEC_CHECK_EXCLUDE_SET1_GROUP_2_MASK 0x00000e00L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_2_GC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_2_MASK 0x00001000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_2_GC__RSMU_SEC_VF_CHECK_EXCLUDE_SET0_GROUP_2_MASK 0x00002000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_2_GC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_2_MASK 0x00004000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_2_GC__RSMU_SEC_VF_CHECK_EXCLUDE_SET1_GROUP_2_MASK 0x00008000L

// RSMU_SEC_START_ADDR_GROUP_3_GC
#define RSMU_SEC_START_ADDR_GROUP_3_GC__RSMU_SEC_START_ADDR_GROUP_3_MASK 0xffffffffL

// RSMU_SEC_END_ADDR_GROUP_3_GC
#define RSMU_SEC_END_ADDR_GROUP_3_GC__RSMU_SEC_END_ADDR_GROUP_3_MASK 0xffffffffL

// RSMU_SEC_INITID_MASK_SET0_GROUP_3_GC
#define RSMU_SEC_INITID_MASK_SET0_GROUP_3_GC__RSMU_SEC_INITID_MASK_SET0_GROUP_3_MASK 0xffffffffL

// RSMU_SEC_UNITID_MASK_SET0_GROUP_3_GC
#define RSMU_SEC_UNITID_MASK_SET0_GROUP_3_GC__RSMU_SEC_UNITID_MASK_SET0_GROUP_3_MASK 0xffffffffL

// RSMU_SEC_MISC_MASK_SET0_GROUP_3_GC
#define RSMU_SEC_MISC_MASK_SET0_GROUP_3_GC__RSMU_SEC_TLVL_MASK_SET0_GROUP_3_MASK 0x000000ffL
#define RSMU_SEC_MISC_MASK_SET0_GROUP_3_GC__RSMU_SEC_RW_MASK_SET0_GROUP_3_MASK 0x00000300L
#define RSMU_SEC_MISC_MASK_SET0_GROUP_3_GC__RSMU_SEC_VF_MASK_SET0_GROUP_3_MASK 0x00000400L

// RSMU_SEC_INITID_MASK_SET1_GROUP_3_GC
#define RSMU_SEC_INITID_MASK_SET1_GROUP_3_GC__RSMU_SEC_INITID_MASK_SET1_GROUP_3_MASK 0xffffffffL

// RSMU_SEC_UNITID_MASK_SET1_GROUP_3_GC
#define RSMU_SEC_UNITID_MASK_SET1_GROUP_3_GC__RSMU_SEC_UNITID_MASK_SET1_GROUP_3_MASK 0xffffffffL

// RSMU_SEC_MISC_MASK_SET1_GROUP_3_GC
#define RSMU_SEC_MISC_MASK_SET1_GROUP_3_GC__RSMU_SEC_TLVL_MASK_SET1_GROUP_3_MASK 0x000000ffL
#define RSMU_SEC_MISC_MASK_SET1_GROUP_3_GC__RSMU_SEC_RW_MASK_SET1_GROUP_3_MASK 0x00000300L
#define RSMU_SEC_MISC_MASK_SET1_GROUP_3_GC__RSMU_SEC_VF_MASK_SET1_GROUP_3_MASK 0x00000400L

// RSMU_SEC_ACCESS_CONTROL_GROUP_3_GC
#define RSMU_SEC_ACCESS_CONTROL_GROUP_3_GC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_3_MASK 0x00000007L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_3_GC__RSMU_SEC_CHECK_EXCLUDE_SET0_GROUP_3_MASK 0x00000038L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_3_GC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_3_MASK 0x000001c0L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_3_GC__RSMU_SEC_CHECK_EXCLUDE_SET1_GROUP_3_MASK 0x00000e00L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_3_GC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_3_MASK 0x00001000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_3_GC__RSMU_SEC_VF_CHECK_EXCLUDE_SET0_GROUP_3_MASK 0x00002000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_3_GC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_3_MASK 0x00004000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_3_GC__RSMU_SEC_VF_CHECK_EXCLUDE_SET1_GROUP_3_MASK 0x00008000L

// RSMU_SEC_START_ADDR_GROUP_4_GC
#define RSMU_SEC_START_ADDR_GROUP_4_GC__RSMU_SEC_START_ADDR_GROUP_4_MASK 0xffffffffL

// RSMU_SEC_END_ADDR_GROUP_4_GC
#define RSMU_SEC_END_ADDR_GROUP_4_GC__RSMU_SEC_END_ADDR_GROUP_4_MASK 0xffffffffL

// RSMU_SEC_INITID_MASK_SET0_GROUP_4_GC
#define RSMU_SEC_INITID_MASK_SET0_GROUP_4_GC__RSMU_SEC_INITID_MASK_SET0_GROUP_4_MASK 0xffffffffL

// RSMU_SEC_UNITID_MASK_SET0_GROUP_4_GC
#define RSMU_SEC_UNITID_MASK_SET0_GROUP_4_GC__RSMU_SEC_UNITID_MASK_SET0_GROUP_4_MASK 0xffffffffL

// RSMU_SEC_MISC_MASK_SET0_GROUP_4_GC
#define RSMU_SEC_MISC_MASK_SET0_GROUP_4_GC__RSMU_SEC_TLVL_MASK_SET0_GROUP_4_MASK 0x000000ffL
#define RSMU_SEC_MISC_MASK_SET0_GROUP_4_GC__RSMU_SEC_RW_MASK_SET0_GROUP_4_MASK 0x00000300L
#define RSMU_SEC_MISC_MASK_SET0_GROUP_4_GC__RSMU_SEC_VF_MASK_SET0_GROUP_4_MASK 0x00000400L

// RSMU_SEC_INITID_MASK_SET1_GROUP_4_GC
#define RSMU_SEC_INITID_MASK_SET1_GROUP_4_GC__RSMU_SEC_INITID_MASK_SET1_GROUP_4_MASK 0xffffffffL

// RSMU_SEC_UNITID_MASK_SET1_GROUP_4_GC
#define RSMU_SEC_UNITID_MASK_SET1_GROUP_4_GC__RSMU_SEC_UNITID_MASK_SET1_GROUP_4_MASK 0xffffffffL

// RSMU_SEC_MISC_MASK_SET1_GROUP_4_GC
#define RSMU_SEC_MISC_MASK_SET1_GROUP_4_GC__RSMU_SEC_TLVL_MASK_SET1_GROUP_4_MASK 0x000000ffL
#define RSMU_SEC_MISC_MASK_SET1_GROUP_4_GC__RSMU_SEC_RW_MASK_SET1_GROUP_4_MASK 0x00000300L
#define RSMU_SEC_MISC_MASK_SET1_GROUP_4_GC__RSMU_SEC_VF_MASK_SET1_GROUP_4_MASK 0x00000400L

// RSMU_SEC_ACCESS_CONTROL_GROUP_4_GC
#define RSMU_SEC_ACCESS_CONTROL_GROUP_4_GC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_4_MASK 0x00000007L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_4_GC__RSMU_SEC_CHECK_EXCLUDE_SET0_GROUP_4_MASK 0x00000038L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_4_GC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_4_MASK 0x000001c0L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_4_GC__RSMU_SEC_CHECK_EXCLUDE_SET1_GROUP_4_MASK 0x00000e00L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_4_GC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_4_MASK 0x00001000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_4_GC__RSMU_SEC_VF_CHECK_EXCLUDE_SET0_GROUP_4_MASK 0x00002000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_4_GC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_4_MASK 0x00004000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_4_GC__RSMU_SEC_VF_CHECK_EXCLUDE_SET1_GROUP_4_MASK 0x00008000L

// RSMU_SEC_START_ADDR_GROUP_5_GC
#define RSMU_SEC_START_ADDR_GROUP_5_GC__RSMU_SEC_START_ADDR_GROUP_5_MASK 0xffffffffL

// RSMU_SEC_END_ADDR_GROUP_5_GC
#define RSMU_SEC_END_ADDR_GROUP_5_GC__RSMU_SEC_END_ADDR_GROUP_5_MASK 0xffffffffL

// RSMU_SEC_INITID_MASK_SET0_GROUP_5_GC
#define RSMU_SEC_INITID_MASK_SET0_GROUP_5_GC__RSMU_SEC_INITID_MASK_SET0_GROUP_5_MASK 0xffffffffL

// RSMU_SEC_UNITID_MASK_SET0_GROUP_5_GC
#define RSMU_SEC_UNITID_MASK_SET0_GROUP_5_GC__RSMU_SEC_UNITID_MASK_SET0_GROUP_5_MASK 0xffffffffL

// RSMU_SEC_MISC_MASK_SET0_GROUP_5_GC
#define RSMU_SEC_MISC_MASK_SET0_GROUP_5_GC__RSMU_SEC_TLVL_MASK_SET0_GROUP_5_MASK 0x000000ffL
#define RSMU_SEC_MISC_MASK_SET0_GROUP_5_GC__RSMU_SEC_RW_MASK_SET0_GROUP_5_MASK 0x00000300L
#define RSMU_SEC_MISC_MASK_SET0_GROUP_5_GC__RSMU_SEC_VF_MASK_SET0_GROUP_5_MASK 0x00000400L

// RSMU_SEC_INITID_MASK_SET1_GROUP_5_GC
#define RSMU_SEC_INITID_MASK_SET1_GROUP_5_GC__RSMU_SEC_INITID_MASK_SET1_GROUP_5_MASK 0xffffffffL

// RSMU_SEC_UNITID_MASK_SET1_GROUP_5_GC
#define RSMU_SEC_UNITID_MASK_SET1_GROUP_5_GC__RSMU_SEC_UNITID_MASK_SET1_GROUP_5_MASK 0xffffffffL

// RSMU_SEC_MISC_MASK_SET1_GROUP_5_GC
#define RSMU_SEC_MISC_MASK_SET1_GROUP_5_GC__RSMU_SEC_TLVL_MASK_SET1_GROUP_5_MASK 0x000000ffL
#define RSMU_SEC_MISC_MASK_SET1_GROUP_5_GC__RSMU_SEC_RW_MASK_SET1_GROUP_5_MASK 0x00000300L
#define RSMU_SEC_MISC_MASK_SET1_GROUP_5_GC__RSMU_SEC_VF_MASK_SET1_GROUP_5_MASK 0x00000400L

// RSMU_SEC_ACCESS_CONTROL_GROUP_5_GC
#define RSMU_SEC_ACCESS_CONTROL_GROUP_5_GC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_5_MASK 0x00000007L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_5_GC__RSMU_SEC_CHECK_EXCLUDE_SET0_GROUP_5_MASK 0x00000038L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_5_GC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_5_MASK 0x000001c0L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_5_GC__RSMU_SEC_CHECK_EXCLUDE_SET1_GROUP_5_MASK 0x00000e00L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_5_GC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_5_MASK 0x00001000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_5_GC__RSMU_SEC_VF_CHECK_EXCLUDE_SET0_GROUP_5_MASK 0x00002000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_5_GC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_5_MASK 0x00004000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_5_GC__RSMU_SEC_VF_CHECK_EXCLUDE_SET1_GROUP_5_MASK 0x00008000L

// RSMU_SEC_START_ADDR_GROUP_6_GC
#define RSMU_SEC_START_ADDR_GROUP_6_GC__RSMU_SEC_START_ADDR_GROUP_6_MASK 0xffffffffL

// RSMU_SEC_END_ADDR_GROUP_6_GC
#define RSMU_SEC_END_ADDR_GROUP_6_GC__RSMU_SEC_END_ADDR_GROUP_6_MASK 0xffffffffL

// RSMU_SEC_INITID_MASK_SET0_GROUP_6_GC
#define RSMU_SEC_INITID_MASK_SET0_GROUP_6_GC__RSMU_SEC_INITID_MASK_SET0_GROUP_6_MASK 0xffffffffL

// RSMU_SEC_UNITID_MASK_SET0_GROUP_6_GC
#define RSMU_SEC_UNITID_MASK_SET0_GROUP_6_GC__RSMU_SEC_UNITID_MASK_SET0_GROUP_6_MASK 0xffffffffL

// RSMU_SEC_MISC_MASK_SET0_GROUP_6_GC
#define RSMU_SEC_MISC_MASK_SET0_GROUP_6_GC__RSMU_SEC_TLVL_MASK_SET0_GROUP_6_MASK 0x000000ffL
#define RSMU_SEC_MISC_MASK_SET0_GROUP_6_GC__RSMU_SEC_RW_MASK_SET0_GROUP_6_MASK 0x00000300L
#define RSMU_SEC_MISC_MASK_SET0_GROUP_6_GC__RSMU_SEC_VF_MASK_SET0_GROUP_6_MASK 0x00000400L

// RSMU_SEC_INITID_MASK_SET1_GROUP_6_GC
#define RSMU_SEC_INITID_MASK_SET1_GROUP_6_GC__RSMU_SEC_INITID_MASK_SET1_GROUP_6_MASK 0xffffffffL

// RSMU_SEC_UNITID_MASK_SET1_GROUP_6_GC
#define RSMU_SEC_UNITID_MASK_SET1_GROUP_6_GC__RSMU_SEC_UNITID_MASK_SET1_GROUP_6_MASK 0xffffffffL

// RSMU_SEC_MISC_MASK_SET1_GROUP_6_GC
#define RSMU_SEC_MISC_MASK_SET1_GROUP_6_GC__RSMU_SEC_TLVL_MASK_SET1_GROUP_6_MASK 0x000000ffL
#define RSMU_SEC_MISC_MASK_SET1_GROUP_6_GC__RSMU_SEC_RW_MASK_SET1_GROUP_6_MASK 0x00000300L
#define RSMU_SEC_MISC_MASK_SET1_GROUP_6_GC__RSMU_SEC_VF_MASK_SET1_GROUP_6_MASK 0x00000400L

// RSMU_SEC_ACCESS_CONTROL_GROUP_6_GC
#define RSMU_SEC_ACCESS_CONTROL_GROUP_6_GC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_6_MASK 0x00000007L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_6_GC__RSMU_SEC_CHECK_EXCLUDE_SET0_GROUP_6_MASK 0x00000038L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_6_GC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_6_MASK 0x000001c0L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_6_GC__RSMU_SEC_CHECK_EXCLUDE_SET1_GROUP_6_MASK 0x00000e00L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_6_GC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_6_MASK 0x00001000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_6_GC__RSMU_SEC_VF_CHECK_EXCLUDE_SET0_GROUP_6_MASK 0x00002000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_6_GC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_6_MASK 0x00004000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_6_GC__RSMU_SEC_VF_CHECK_EXCLUDE_SET1_GROUP_6_MASK 0x00008000L

// RSMU_SEC_START_ADDR_GROUP_7_GC
#define RSMU_SEC_START_ADDR_GROUP_7_GC__RSMU_SEC_START_ADDR_GROUP_7_MASK 0xffffffffL

// RSMU_SEC_END_ADDR_GROUP_7_GC
#define RSMU_SEC_END_ADDR_GROUP_7_GC__RSMU_SEC_END_ADDR_GROUP_7_MASK 0xffffffffL

// RSMU_SEC_INITID_MASK_SET0_GROUP_7_GC
#define RSMU_SEC_INITID_MASK_SET0_GROUP_7_GC__RSMU_SEC_INITID_MASK_SET0_GROUP_7_MASK 0xffffffffL

// RSMU_SEC_UNITID_MASK_SET0_GROUP_7_GC
#define RSMU_SEC_UNITID_MASK_SET0_GROUP_7_GC__RSMU_SEC_UNITID_MASK_SET0_GROUP_7_MASK 0xffffffffL

// RSMU_SEC_MISC_MASK_SET0_GROUP_7_GC
#define RSMU_SEC_MISC_MASK_SET0_GROUP_7_GC__RSMU_SEC_TLVL_MASK_SET0_GROUP_7_MASK 0x000000ffL
#define RSMU_SEC_MISC_MASK_SET0_GROUP_7_GC__RSMU_SEC_RW_MASK_SET0_GROUP_7_MASK 0x00000300L
#define RSMU_SEC_MISC_MASK_SET0_GROUP_7_GC__RSMU_SEC_VF_MASK_SET0_GROUP_7_MASK 0x00000400L

// RSMU_SEC_INITID_MASK_SET1_GROUP_7_GC
#define RSMU_SEC_INITID_MASK_SET1_GROUP_7_GC__RSMU_SEC_INITID_MASK_SET1_GROUP_7_MASK 0xffffffffL

// RSMU_SEC_UNITID_MASK_SET1_GROUP_7_GC
#define RSMU_SEC_UNITID_MASK_SET1_GROUP_7_GC__RSMU_SEC_UNITID_MASK_SET1_GROUP_7_MASK 0xffffffffL

// RSMU_SEC_MISC_MASK_SET1_GROUP_7_GC
#define RSMU_SEC_MISC_MASK_SET1_GROUP_7_GC__RSMU_SEC_TLVL_MASK_SET1_GROUP_7_MASK 0x000000ffL
#define RSMU_SEC_MISC_MASK_SET1_GROUP_7_GC__RSMU_SEC_RW_MASK_SET1_GROUP_7_MASK 0x00000300L
#define RSMU_SEC_MISC_MASK_SET1_GROUP_7_GC__RSMU_SEC_VF_MASK_SET1_GROUP_7_MASK 0x00000400L

// RSMU_SEC_ACCESS_CONTROL_GROUP_7_GC
#define RSMU_SEC_ACCESS_CONTROL_GROUP_7_GC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_7_MASK 0x00000007L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_7_GC__RSMU_SEC_CHECK_EXCLUDE_SET0_GROUP_7_MASK 0x00000038L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_7_GC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_7_MASK 0x000001c0L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_7_GC__RSMU_SEC_CHECK_EXCLUDE_SET1_GROUP_7_MASK 0x00000e00L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_7_GC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_7_MASK 0x00001000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_7_GC__RSMU_SEC_VF_CHECK_EXCLUDE_SET0_GROUP_7_MASK 0x00002000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_7_GC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_7_MASK 0x00004000L
#define RSMU_SEC_ACCESS_CONTROL_GROUP_7_GC__RSMU_SEC_VF_CHECK_EXCLUDE_SET1_GROUP_7_MASK 0x00008000L

// RSMU_SEC_SLAVE_ERROR_LOG_REG_GC
#define RSMU_SEC_SLAVE_ERROR_LOG_REG_GC__RSMU_SEC_SLAVE_ERROR_ADDR_MASK 0x000fffffL
#define RSMU_SEC_SLAVE_ERROR_LOG_REG_GC__RSMU_SEC_SLAVE_ERROR_APERTUREID_MASK 0x00300000L
#define RSMU_SEC_SLAVE_ERROR_LOG_REG_GC__RSMU_SEC_SLAVE_ERROR_INITIATORID_MASK 0x3fc00000L
#define RSMU_SEC_SLAVE_ERROR_LOG_REG_GC__RSMU_SEC_SLAVE_ERROR_OP_MASK 0x40000000L
#define RSMU_SEC_SLAVE_ERROR_LOG_REG_GC__RSMU_SEC_SLAVE_ERROR_OUTSTANDING_MASK 0x80000000L

// RSMU_MMIOSEC_SCRATCH_REG_0_GC
#define RSMU_MMIOSEC_SCRATCH_REG_0_GC__RSMU_MMIOSEC_SCRATCH_REG_0_MASK 0xffffffffL

// nbif_gpu_HARD_RST_CTRL
#define nbif_gpu_HARD_RST_CTRL__DSPT_CFG_RST_EN_MASK 0x00000001L
#define nbif_gpu_HARD_RST_CTRL__DSPT_CFG_STICKY_RST_EN_MASK 0x00000002L
#define nbif_gpu_HARD_RST_CTRL__DSPT_PRV_RST_EN_MASK 0x00000004L
#define nbif_gpu_HARD_RST_CTRL__DSPT_PRV_STICKY_RST_EN_MASK 0x00000008L
#define nbif_gpu_HARD_RST_CTRL__EP_CFG_RST_EN_MASK 0x00000010L
#define nbif_gpu_HARD_RST_CTRL__EP_CFG_STICKY_RST_EN_MASK 0x00000020L
#define nbif_gpu_HARD_RST_CTRL__EP_PRV_RST_EN_MASK 0x00000040L
#define nbif_gpu_HARD_RST_CTRL__EP_PRV_STICKY_RST_EN_MASK 0x00000080L
#define nbif_gpu_HARD_RST_CTRL__SWUS_SHADOW_RST_EN_MASK 0x10000000L
#define nbif_gpu_HARD_RST_CTRL__CORE_STICKY_RST_EN_MASK 0x20000000L
#define nbif_gpu_HARD_RST_CTRL__RELOAD_STRAP_EN_MASK 0x40000000L
#define nbif_gpu_HARD_RST_CTRL__CORE_RST_EN_MASK 0x80000000L

// nbif_gpu_RSMU_SOFT_RST_CTRL
#define nbif_gpu_RSMU_SOFT_RST_CTRL__DSPT_CFG_RST_EN_MASK 0x00000001L
#define nbif_gpu_RSMU_SOFT_RST_CTRL__DSPT_CFG_STICKY_RST_EN_MASK 0x00000002L
#define nbif_gpu_RSMU_SOFT_RST_CTRL__DSPT_PRV_RST_EN_MASK 0x00000004L
#define nbif_gpu_RSMU_SOFT_RST_CTRL__DSPT_PRV_STICKY_RST_EN_MASK 0x00000008L
#define nbif_gpu_RSMU_SOFT_RST_CTRL__EP_CFG_RST_EN_MASK 0x00000010L
#define nbif_gpu_RSMU_SOFT_RST_CTRL__EP_CFG_STICKY_RST_EN_MASK 0x00000020L
#define nbif_gpu_RSMU_SOFT_RST_CTRL__EP_PRV_RST_EN_MASK 0x00000040L
#define nbif_gpu_RSMU_SOFT_RST_CTRL__EP_PRV_STICKY_RST_EN_MASK 0x00000080L
#define nbif_gpu_RSMU_SOFT_RST_CTRL__SWUS_SHADOW_RST_EN_MASK 0x10000000L
#define nbif_gpu_RSMU_SOFT_RST_CTRL__CORE_STICKY_RST_EN_MASK 0x20000000L
#define nbif_gpu_RSMU_SOFT_RST_CTRL__RELOAD_STRAP_EN_MASK 0x40000000L
#define nbif_gpu_RSMU_SOFT_RST_CTRL__CORE_RST_EN_MASK 0x80000000L

// nbif_gpu_SELF_SOFT_RST
#define nbif_gpu_SELF_SOFT_RST__DSPT0_CFG_RST_MASK 0x00000001L
#define nbif_gpu_SELF_SOFT_RST__DSPT0_CFG_STICKY_RST_MASK 0x00000002L
#define nbif_gpu_SELF_SOFT_RST__DSPT0_PRV_RST_MASK 0x00000004L
#define nbif_gpu_SELF_SOFT_RST__DSPT0_PRV_STICKY_RST_MASK 0x00000008L
#define nbif_gpu_SELF_SOFT_RST__EP0_CFG_RST_MASK 0x00000010L
#define nbif_gpu_SELF_SOFT_RST__EP0_CFG_STICKY_RST_MASK 0x00000020L
#define nbif_gpu_SELF_SOFT_RST__EP0_PRV_RST_MASK 0x00000040L
#define nbif_gpu_SELF_SOFT_RST__EP0_PRV_STICKY_RST_MASK 0x00000080L
#define nbif_gpu_SELF_SOFT_RST__SDP_PORT_RST_MASK 0x08000000L
#define nbif_gpu_SELF_SOFT_RST__SWUS_SHADOW_RST_MASK 0x10000000L
#define nbif_gpu_SELF_SOFT_RST__CORE_STICKY_RST_MASK 0x20000000L
#define nbif_gpu_SELF_SOFT_RST__RELOAD_STRAP_MASK 0x40000000L
#define nbif_gpu_SELF_SOFT_RST__CORE_RST_MASK 0x80000000L

// nbif_gpu_GFX_DRV_MODE1_RST_CTRL
#define nbif_gpu_GFX_DRV_MODE1_RST_CTRL__DRV_MODE1_PF_CFG_RST_MASK 0x00000001L
#define nbif_gpu_GFX_DRV_MODE1_RST_CTRL__DRV_MODE1_PF_CFG_FLR_EXC_RST_MASK 0x00000002L
#define nbif_gpu_GFX_DRV_MODE1_RST_CTRL__DRV_MODE1_PF_CFG_STICKY_RST_MASK 0x00000004L
#define nbif_gpu_GFX_DRV_MODE1_RST_CTRL__DRV_MODE1_PF_PRV_RST_MASK 0x00000008L
#define nbif_gpu_GFX_DRV_MODE1_RST_CTRL__DRV_MODE1_PF_PRV_STICKY_RST_MASK 0x00000010L
#define nbif_gpu_GFX_DRV_MODE1_RST_CTRL__DRV_MODE1_VF_CFG_RST_MASK 0x00000020L
#define nbif_gpu_GFX_DRV_MODE1_RST_CTRL__DRV_MODE1_VF_CFG_STICKY_RST_MASK 0x00000040L
#define nbif_gpu_GFX_DRV_MODE1_RST_CTRL__DRV_MODE1_VF_PRV_RST_MASK 0x00000080L

// nbif_gpu_BIF_RST_MISC_CTRL
#define nbif_gpu_BIF_RST_MISC_CTRL__ERRSTATUS_KEPT_IN_PERSTB_MASK 0x00000001L
#define nbif_gpu_BIF_RST_MISC_CTRL__DRV_RST_MODE_MASK 0x0000000cL
#define nbif_gpu_BIF_RST_MISC_CTRL__DRV_RST_CFG_MASK_MASK 0x00000010L
#define nbif_gpu_BIF_RST_MISC_CTRL__DRV_RST_BITS_AUTO_CLEAR_MASK 0x00000020L
#define nbif_gpu_BIF_RST_MISC_CTRL__FLR_RST_BIT_AUTO_CLEAR_MASK 0x00000040L
#define nbif_gpu_BIF_RST_MISC_CTRL__STRAP_EP_LNK_RST_IOV_EN_MASK 0x00000100L
#define nbif_gpu_BIF_RST_MISC_CTRL__LNK_RST_GRACE_MODE_MASK 0x00000200L
#define nbif_gpu_BIF_RST_MISC_CTRL__LNK_RST_GRACE_TIMEOUT_MASK 0x00001c00L
#define nbif_gpu_BIF_RST_MISC_CTRL__LNK_RST_TIMER_SEL_MASK 0x00006000L
#define nbif_gpu_BIF_RST_MISC_CTRL__LNK_RST_TIMER2_SEL_MASK 0x00018000L
#define nbif_gpu_BIF_RST_MISC_CTRL__SRIOV_SAVE_VFS_ON_VFENABLE_CLR_MASK 0x00060000L
#define nbif_gpu_BIF_RST_MISC_CTRL__LNK_RST_DMA_DUMMY_DIS_MASK 0x00800000L
#define nbif_gpu_BIF_RST_MISC_CTRL__LNK_RST_DMA_DUMMY_RSPSTS_MASK 0x03000000L

// nbif_gpu_BIF_RST_MISC_CTRL2
#define nbif_gpu_BIF_RST_MISC_CTRL2__SWUS_LNK_RST_PROTECT_MASK 0x00000001L
#define nbif_gpu_BIF_RST_MISC_CTRL2__SWDS_LNK_RST_PROTECT_MASK 0x00000002L
#define nbif_gpu_BIF_RST_MISC_CTRL2__ENDP0_LNK_RST_PROTECT_MASK 0x00000004L
#define nbif_gpu_BIF_RST_MISC_CTRL2__ALL_RST_PROTECT_MASK 0x00008000L
#define nbif_gpu_BIF_RST_MISC_CTRL2__SWUS_LNK_RST_TRANS_IDLE_MASK 0x00010000L
#define nbif_gpu_BIF_RST_MISC_CTRL2__SWDS_LNK_RST_TRANS_IDLE_MASK 0x00020000L
#define nbif_gpu_BIF_RST_MISC_CTRL2__ENDP0_LNK_RST_TRANS_IDLE_MASK 0x00040000L
#define nbif_gpu_BIF_RST_MISC_CTRL2__ALL_RST_TRANS_IDLE_MASK 0x80000000L

// nbif_gpu_BIF_RST_MISC_CTRL3
#define nbif_gpu_BIF_RST_MISC_CTRL3__TIMER_SCALE_MASK 0x0000000fL
#define nbif_gpu_BIF_RST_MISC_CTRL3__PME_TURNOFF_TIMEOUT_MASK 0x00000030L
#define nbif_gpu_BIF_RST_MISC_CTRL3__PME_TURNOFF_MODE_MASK 0x00000040L
#define nbif_gpu_BIF_RST_MISC_CTRL3__RELOAD_STRAP_DELAY_HARD_MASK 0x00000380L
#define nbif_gpu_BIF_RST_MISC_CTRL3__RELOAD_STRAP_DELAY_SOFT_MASK 0x00001c00L
#define nbif_gpu_BIF_RST_MISC_CTRL3__RELOAD_STRAP_DELAY_SELF_MASK 0x0000e000L

// nbif_gpu_BIF_RST_GFXVF_FLR_IDLE
#define nbif_gpu_BIF_RST_GFXVF_FLR_IDLE__VF0_TRANS_IDLE_MASK 0x00000001L
#define nbif_gpu_BIF_RST_GFXVF_FLR_IDLE__VF1_TRANS_IDLE_MASK 0x00000002L
#define nbif_gpu_BIF_RST_GFXVF_FLR_IDLE__VF2_TRANS_IDLE_MASK 0x00000004L
#define nbif_gpu_BIF_RST_GFXVF_FLR_IDLE__VF3_TRANS_IDLE_MASK 0x00000008L
#define nbif_gpu_BIF_RST_GFXVF_FLR_IDLE__VF4_TRANS_IDLE_MASK 0x00000010L
#define nbif_gpu_BIF_RST_GFXVF_FLR_IDLE__VF5_TRANS_IDLE_MASK 0x00000020L
#define nbif_gpu_BIF_RST_GFXVF_FLR_IDLE__VF6_TRANS_IDLE_MASK 0x00000040L
#define nbif_gpu_BIF_RST_GFXVF_FLR_IDLE__VF7_TRANS_IDLE_MASK 0x00000080L
#define nbif_gpu_BIF_RST_GFXVF_FLR_IDLE__VF8_TRANS_IDLE_MASK 0x00000100L
#define nbif_gpu_BIF_RST_GFXVF_FLR_IDLE__VF9_TRANS_IDLE_MASK 0x00000200L
#define nbif_gpu_BIF_RST_GFXVF_FLR_IDLE__VF10_TRANS_IDLE_MASK 0x00000400L
#define nbif_gpu_BIF_RST_GFXVF_FLR_IDLE__VF11_TRANS_IDLE_MASK 0x00000800L
#define nbif_gpu_BIF_RST_GFXVF_FLR_IDLE__VF12_TRANS_IDLE_MASK 0x00001000L
#define nbif_gpu_BIF_RST_GFXVF_FLR_IDLE__VF13_TRANS_IDLE_MASK 0x00002000L
#define nbif_gpu_BIF_RST_GFXVF_FLR_IDLE__VF14_TRANS_IDLE_MASK 0x00004000L
#define nbif_gpu_BIF_RST_GFXVF_FLR_IDLE__VF15_TRANS_IDLE_MASK 0x00008000L
#define nbif_gpu_BIF_RST_GFXVF_FLR_IDLE__SOFTPF_TRANS_IDLE_MASK 0x80000000L

// nbif_gpu_DEV0_PF0_FLR_RST_CTRL
#define nbif_gpu_DEV0_PF0_FLR_RST_CTRL__PF_CFG_EN_MASK 0x00000001L
#define nbif_gpu_DEV0_PF0_FLR_RST_CTRL__PF_CFG_FLR_EXC_EN_MASK 0x00000002L
#define nbif_gpu_DEV0_PF0_FLR_RST_CTRL__PF_CFG_STICKY_EN_MASK 0x00000004L
#define nbif_gpu_DEV0_PF0_FLR_RST_CTRL__PF_PRV_EN_MASK 0x00000008L
#define nbif_gpu_DEV0_PF0_FLR_RST_CTRL__PF_PRV_STICKY_EN_MASK 0x00000010L
#define nbif_gpu_DEV0_PF0_FLR_RST_CTRL__VF_CFG_EN_MASK 0x00000020L
#define nbif_gpu_DEV0_PF0_FLR_RST_CTRL__VF_CFG_STICKY_EN_MASK 0x00000040L
#define nbif_gpu_DEV0_PF0_FLR_RST_CTRL__VF_PRV_EN_MASK 0x00000080L
#define nbif_gpu_DEV0_PF0_FLR_RST_CTRL__SOFT_PF_CFG_EN_MASK 0x00000100L
#define nbif_gpu_DEV0_PF0_FLR_RST_CTRL__SOFT_PF_CFG_FLR_EXC_EN_MASK 0x00000200L
#define nbif_gpu_DEV0_PF0_FLR_RST_CTRL__SOFT_PF_CFG_STICKY_EN_MASK 0x00000400L
#define nbif_gpu_DEV0_PF0_FLR_RST_CTRL__SOFT_PF_PRV_EN_MASK 0x00000800L
#define nbif_gpu_DEV0_PF0_FLR_RST_CTRL__SOFT_PF_PRV_STICKY_EN_MASK 0x00001000L
#define nbif_gpu_DEV0_PF0_FLR_RST_CTRL__VF_VF_CFG_EN_MASK 0x00002000L
#define nbif_gpu_DEV0_PF0_FLR_RST_CTRL__VF_VF_CFG_STICKY_EN_MASK 0x00004000L
#define nbif_gpu_DEV0_PF0_FLR_RST_CTRL__VF_VF_PRV_EN_MASK 0x00008000L
#define nbif_gpu_DEV0_PF0_FLR_RST_CTRL__FLR_TWICE_EN_MASK 0x00010000L
#define nbif_gpu_DEV0_PF0_FLR_RST_CTRL__FLR_GRACE_MODE_MASK 0x00020000L
#define nbif_gpu_DEV0_PF0_FLR_RST_CTRL__FLR_GRACE_TIMEOUT_MASK 0x001c0000L
#define nbif_gpu_DEV0_PF0_FLR_RST_CTRL__FLR_DMA_DUMMY_RSPSTS_MASK 0x01800000L
#define nbif_gpu_DEV0_PF0_FLR_RST_CTRL__FLR_HST_DUMMY_RSPSTS_MASK 0x06000000L

// nbif_gpu_DEV0_PF1_FLR_RST_CTRL
#define nbif_gpu_DEV0_PF1_FLR_RST_CTRL__PF_CFG_EN_MASK 0x00000001L
#define nbif_gpu_DEV0_PF1_FLR_RST_CTRL__PF_CFG_FLR_EXC_EN_MASK 0x00000002L
#define nbif_gpu_DEV0_PF1_FLR_RST_CTRL__PF_CFG_STICKY_EN_MASK 0x00000004L
#define nbif_gpu_DEV0_PF1_FLR_RST_CTRL__PF_PRV_EN_MASK 0x00000008L
#define nbif_gpu_DEV0_PF1_FLR_RST_CTRL__PF_PRV_STICKY_EN_MASK 0x00000010L
#define nbif_gpu_DEV0_PF1_FLR_RST_CTRL__FLR_GRACE_MODE_MASK 0x00020000L
#define nbif_gpu_DEV0_PF1_FLR_RST_CTRL__FLR_GRACE_TIMEOUT_MASK 0x001c0000L
#define nbif_gpu_DEV0_PF1_FLR_RST_CTRL__FLR_DMA_DUMMY_RSPSTS_MASK 0x01800000L
#define nbif_gpu_DEV0_PF1_FLR_RST_CTRL__FLR_HST_DUMMY_RSPSTS_MASK 0x06000000L

// nbif_gpu_DEV0_PF2_FLR_RST_CTRL
#define nbif_gpu_DEV0_PF2_FLR_RST_CTRL__PF_CFG_EN_MASK 0x00000001L
#define nbif_gpu_DEV0_PF2_FLR_RST_CTRL__PF_CFG_FLR_EXC_EN_MASK 0x00000002L
#define nbif_gpu_DEV0_PF2_FLR_RST_CTRL__PF_CFG_STICKY_EN_MASK 0x00000004L
#define nbif_gpu_DEV0_PF2_FLR_RST_CTRL__PF_PRV_EN_MASK 0x00000008L
#define nbif_gpu_DEV0_PF2_FLR_RST_CTRL__PF_PRV_STICKY_EN_MASK 0x00000010L
#define nbif_gpu_DEV0_PF2_FLR_RST_CTRL__FLR_GRACE_MODE_MASK 0x00020000L
#define nbif_gpu_DEV0_PF2_FLR_RST_CTRL__FLR_GRACE_TIMEOUT_MASK 0x001c0000L
#define nbif_gpu_DEV0_PF2_FLR_RST_CTRL__FLR_DMA_DUMMY_RSPSTS_MASK 0x01800000L
#define nbif_gpu_DEV0_PF2_FLR_RST_CTRL__FLR_HST_DUMMY_RSPSTS_MASK 0x06000000L

// nbif_gpu_DEV0_PF3_FLR_RST_CTRL
#define nbif_gpu_DEV0_PF3_FLR_RST_CTRL__PF_CFG_EN_MASK 0x00000001L
#define nbif_gpu_DEV0_PF3_FLR_RST_CTRL__PF_CFG_FLR_EXC_EN_MASK 0x00000002L
#define nbif_gpu_DEV0_PF3_FLR_RST_CTRL__PF_CFG_STICKY_EN_MASK 0x00000004L
#define nbif_gpu_DEV0_PF3_FLR_RST_CTRL__PF_PRV_EN_MASK 0x00000008L
#define nbif_gpu_DEV0_PF3_FLR_RST_CTRL__PF_PRV_STICKY_EN_MASK 0x00000010L
#define nbif_gpu_DEV0_PF3_FLR_RST_CTRL__FLR_GRACE_MODE_MASK 0x00020000L
#define nbif_gpu_DEV0_PF3_FLR_RST_CTRL__FLR_GRACE_TIMEOUT_MASK 0x001c0000L
#define nbif_gpu_DEV0_PF3_FLR_RST_CTRL__FLR_DMA_DUMMY_RSPSTS_MASK 0x01800000L
#define nbif_gpu_DEV0_PF3_FLR_RST_CTRL__FLR_HST_DUMMY_RSPSTS_MASK 0x06000000L

// nbif_gpu_DEV0_PF4_FLR_RST_CTRL
#define nbif_gpu_DEV0_PF4_FLR_RST_CTRL__PF_CFG_EN_MASK 0x00000001L
#define nbif_gpu_DEV0_PF4_FLR_RST_CTRL__PF_CFG_FLR_EXC_EN_MASK 0x00000002L
#define nbif_gpu_DEV0_PF4_FLR_RST_CTRL__PF_CFG_STICKY_EN_MASK 0x00000004L
#define nbif_gpu_DEV0_PF4_FLR_RST_CTRL__PF_PRV_EN_MASK 0x00000008L
#define nbif_gpu_DEV0_PF4_FLR_RST_CTRL__PF_PRV_STICKY_EN_MASK 0x00000010L
#define nbif_gpu_DEV0_PF4_FLR_RST_CTRL__FLR_GRACE_MODE_MASK 0x00020000L
#define nbif_gpu_DEV0_PF4_FLR_RST_CTRL__FLR_GRACE_TIMEOUT_MASK 0x001c0000L
#define nbif_gpu_DEV0_PF4_FLR_RST_CTRL__FLR_DMA_DUMMY_RSPSTS_MASK 0x01800000L
#define nbif_gpu_DEV0_PF4_FLR_RST_CTRL__FLR_HST_DUMMY_RSPSTS_MASK 0x06000000L

// nbif_gpu_DEV0_PF5_FLR_RST_CTRL
#define nbif_gpu_DEV0_PF5_FLR_RST_CTRL__PF_CFG_EN_MASK 0x00000001L
#define nbif_gpu_DEV0_PF5_FLR_RST_CTRL__PF_CFG_FLR_EXC_EN_MASK 0x00000002L
#define nbif_gpu_DEV0_PF5_FLR_RST_CTRL__PF_CFG_STICKY_EN_MASK 0x00000004L
#define nbif_gpu_DEV0_PF5_FLR_RST_CTRL__PF_PRV_EN_MASK 0x00000008L
#define nbif_gpu_DEV0_PF5_FLR_RST_CTRL__PF_PRV_STICKY_EN_MASK 0x00000010L
#define nbif_gpu_DEV0_PF5_FLR_RST_CTRL__FLR_GRACE_MODE_MASK 0x00020000L
#define nbif_gpu_DEV0_PF5_FLR_RST_CTRL__FLR_GRACE_TIMEOUT_MASK 0x001c0000L
#define nbif_gpu_DEV0_PF5_FLR_RST_CTRL__FLR_DMA_DUMMY_RSPSTS_MASK 0x01800000L
#define nbif_gpu_DEV0_PF5_FLR_RST_CTRL__FLR_HST_DUMMY_RSPSTS_MASK 0x06000000L

// nbif_gpu_DEV0_PF6_FLR_RST_CTRL
#define nbif_gpu_DEV0_PF6_FLR_RST_CTRL__PF_CFG_EN_MASK 0x00000001L
#define nbif_gpu_DEV0_PF6_FLR_RST_CTRL__PF_CFG_FLR_EXC_EN_MASK 0x00000002L
#define nbif_gpu_DEV0_PF6_FLR_RST_CTRL__PF_CFG_STICKY_EN_MASK 0x00000004L
#define nbif_gpu_DEV0_PF6_FLR_RST_CTRL__PF_PRV_EN_MASK 0x00000008L
#define nbif_gpu_DEV0_PF6_FLR_RST_CTRL__PF_PRV_STICKY_EN_MASK 0x00000010L
#define nbif_gpu_DEV0_PF6_FLR_RST_CTRL__FLR_GRACE_MODE_MASK 0x00020000L
#define nbif_gpu_DEV0_PF6_FLR_RST_CTRL__FLR_GRACE_TIMEOUT_MASK 0x001c0000L
#define nbif_gpu_DEV0_PF6_FLR_RST_CTRL__FLR_DMA_DUMMY_RSPSTS_MASK 0x01800000L
#define nbif_gpu_DEV0_PF6_FLR_RST_CTRL__FLR_HST_DUMMY_RSPSTS_MASK 0x06000000L

// nbif_gpu_DEV0_PF7_FLR_RST_CTRL
#define nbif_gpu_DEV0_PF7_FLR_RST_CTRL__PF_CFG_EN_MASK 0x00000001L
#define nbif_gpu_DEV0_PF7_FLR_RST_CTRL__PF_CFG_FLR_EXC_EN_MASK 0x00000002L
#define nbif_gpu_DEV0_PF7_FLR_RST_CTRL__PF_CFG_STICKY_EN_MASK 0x00000004L
#define nbif_gpu_DEV0_PF7_FLR_RST_CTRL__PF_PRV_EN_MASK 0x00000008L
#define nbif_gpu_DEV0_PF7_FLR_RST_CTRL__PF_PRV_STICKY_EN_MASK 0x00000010L
#define nbif_gpu_DEV0_PF7_FLR_RST_CTRL__FLR_GRACE_MODE_MASK 0x00020000L
#define nbif_gpu_DEV0_PF7_FLR_RST_CTRL__FLR_GRACE_TIMEOUT_MASK 0x001c0000L
#define nbif_gpu_DEV0_PF7_FLR_RST_CTRL__FLR_DMA_DUMMY_RSPSTS_MASK 0x01800000L
#define nbif_gpu_DEV0_PF7_FLR_RST_CTRL__FLR_HST_DUMMY_RSPSTS_MASK 0x06000000L

// nbif_gpu_BIF_INST_RESET_INTR_STS
#define nbif_gpu_BIF_INST_RESET_INTR_STS__EP0_LINK_RESET_INTR_STS_MASK 0x00000001L
#define nbif_gpu_BIF_INST_RESET_INTR_STS__EP0_LINK_RESET_CFG_ONLY_INTR_STS_MASK 0x00000002L
#define nbif_gpu_BIF_INST_RESET_INTR_STS__DRV_RESET_M0_INTR_STS_MASK 0x00000004L
#define nbif_gpu_BIF_INST_RESET_INTR_STS__DRV_RESET_M1_INTR_STS_MASK 0x00000008L
#define nbif_gpu_BIF_INST_RESET_INTR_STS__DRV_RESET_M2_INTR_STS_MASK 0x00000010L

// nbif_gpu_BIF_PF_FLR_INTR_STS
#define nbif_gpu_BIF_PF_FLR_INTR_STS__DEV0_PF0_FLR_INTR_STS_MASK 0x00000001L
#define nbif_gpu_BIF_PF_FLR_INTR_STS__DEV0_PF1_FLR_INTR_STS_MASK 0x00000002L
#define nbif_gpu_BIF_PF_FLR_INTR_STS__DEV0_PF2_FLR_INTR_STS_MASK 0x00000004L
#define nbif_gpu_BIF_PF_FLR_INTR_STS__DEV0_PF3_FLR_INTR_STS_MASK 0x00000008L
#define nbif_gpu_BIF_PF_FLR_INTR_STS__DEV0_PF4_FLR_INTR_STS_MASK 0x00000010L
#define nbif_gpu_BIF_PF_FLR_INTR_STS__DEV0_PF5_FLR_INTR_STS_MASK 0x00000020L
#define nbif_gpu_BIF_PF_FLR_INTR_STS__DEV0_PF6_FLR_INTR_STS_MASK 0x00000040L
#define nbif_gpu_BIF_PF_FLR_INTR_STS__DEV0_PF7_FLR_INTR_STS_MASK 0x00000080L

// nbif_gpu_BIF_D3HOTD0_INTR_STS
#define nbif_gpu_BIF_D3HOTD0_INTR_STS__DEV0_PF0_D3HOTD0_INTR_STS_MASK 0x00000001L
#define nbif_gpu_BIF_D3HOTD0_INTR_STS__DEV0_PF1_D3HOTD0_INTR_STS_MASK 0x00000002L
#define nbif_gpu_BIF_D3HOTD0_INTR_STS__DEV0_PF2_D3HOTD0_INTR_STS_MASK 0x00000004L
#define nbif_gpu_BIF_D3HOTD0_INTR_STS__DEV0_PF3_D3HOTD0_INTR_STS_MASK 0x00000008L
#define nbif_gpu_BIF_D3HOTD0_INTR_STS__DEV0_PF4_D3HOTD0_INTR_STS_MASK 0x00000010L
#define nbif_gpu_BIF_D3HOTD0_INTR_STS__DEV0_PF5_D3HOTD0_INTR_STS_MASK 0x00000020L
#define nbif_gpu_BIF_D3HOTD0_INTR_STS__DEV0_PF6_D3HOTD0_INTR_STS_MASK 0x00000040L
#define nbif_gpu_BIF_D3HOTD0_INTR_STS__DEV0_PF7_D3HOTD0_INTR_STS_MASK 0x00000080L

// nbif_gpu_BIF_POWER_INTR_STS
#define nbif_gpu_BIF_POWER_INTR_STS__DEV0_PME_TURN_OFF_INTR_STS_MASK 0x00000001L
#define nbif_gpu_BIF_POWER_INTR_STS__PORT0_DSTATE_INTR_STS_MASK 0x00010000L

// nbif_gpu_BIF_PF_DSTATE_INTR_STS
#define nbif_gpu_BIF_PF_DSTATE_INTR_STS__DEV0_PF0_DSTATE_INTR_STS_MASK 0x00000001L
#define nbif_gpu_BIF_PF_DSTATE_INTR_STS__DEV0_PF1_DSTATE_INTR_STS_MASK 0x00000002L
#define nbif_gpu_BIF_PF_DSTATE_INTR_STS__DEV0_PF2_DSTATE_INTR_STS_MASK 0x00000004L
#define nbif_gpu_BIF_PF_DSTATE_INTR_STS__DEV0_PF3_DSTATE_INTR_STS_MASK 0x00000008L
#define nbif_gpu_BIF_PF_DSTATE_INTR_STS__DEV0_PF4_DSTATE_INTR_STS_MASK 0x00000010L
#define nbif_gpu_BIF_PF_DSTATE_INTR_STS__DEV0_PF5_DSTATE_INTR_STS_MASK 0x00000020L
#define nbif_gpu_BIF_PF_DSTATE_INTR_STS__DEV0_PF6_DSTATE_INTR_STS_MASK 0x00000040L
#define nbif_gpu_BIF_PF_DSTATE_INTR_STS__DEV0_PF7_DSTATE_INTR_STS_MASK 0x00000080L

// nbif_gpu_BIF_PF0_VF_FLR_INTR_STS
#define nbif_gpu_BIF_PF0_VF_FLR_INTR_STS__PF0_VF0_FLR_INTR_STS_MASK 0x00000001L
#define nbif_gpu_BIF_PF0_VF_FLR_INTR_STS__PF0_VF1_FLR_INTR_STS_MASK 0x00000002L
#define nbif_gpu_BIF_PF0_VF_FLR_INTR_STS__PF0_VF2_FLR_INTR_STS_MASK 0x00000004L
#define nbif_gpu_BIF_PF0_VF_FLR_INTR_STS__PF0_VF3_FLR_INTR_STS_MASK 0x00000008L
#define nbif_gpu_BIF_PF0_VF_FLR_INTR_STS__PF0_VF4_FLR_INTR_STS_MASK 0x00000010L
#define nbif_gpu_BIF_PF0_VF_FLR_INTR_STS__PF0_VF5_FLR_INTR_STS_MASK 0x00000020L
#define nbif_gpu_BIF_PF0_VF_FLR_INTR_STS__PF0_VF6_FLR_INTR_STS_MASK 0x00000040L
#define nbif_gpu_BIF_PF0_VF_FLR_INTR_STS__PF0_VF7_FLR_INTR_STS_MASK 0x00000080L
#define nbif_gpu_BIF_PF0_VF_FLR_INTR_STS__PF0_VF8_FLR_INTR_STS_MASK 0x00000100L
#define nbif_gpu_BIF_PF0_VF_FLR_INTR_STS__PF0_VF9_FLR_INTR_STS_MASK 0x00000200L
#define nbif_gpu_BIF_PF0_VF_FLR_INTR_STS__PF0_VF10_FLR_INTR_STS_MASK 0x00000400L
#define nbif_gpu_BIF_PF0_VF_FLR_INTR_STS__PF0_VF11_FLR_INTR_STS_MASK 0x00000800L
#define nbif_gpu_BIF_PF0_VF_FLR_INTR_STS__PF0_VF12_FLR_INTR_STS_MASK 0x00001000L
#define nbif_gpu_BIF_PF0_VF_FLR_INTR_STS__PF0_VF13_FLR_INTR_STS_MASK 0x00002000L
#define nbif_gpu_BIF_PF0_VF_FLR_INTR_STS__PF0_VF14_FLR_INTR_STS_MASK 0x00004000L
#define nbif_gpu_BIF_PF0_VF_FLR_INTR_STS__PF0_VF15_FLR_INTR_STS_MASK 0x00008000L
#define nbif_gpu_BIF_PF0_VF_FLR_INTR_STS__PF0_SOFTPF_FLR_INTR_STS_MASK 0x80000000L

// nbif_gpu_BIF_INST_RESET_INTR_MASK
#define nbif_gpu_BIF_INST_RESET_INTR_MASK__EP0_LINK_RESET_INTR_MASK_MASK 0x00000001L
#define nbif_gpu_BIF_INST_RESET_INTR_MASK__EP0_LINK_RESET_CFG_ONLY_INTR_MASK_MASK 0x00000002L
#define nbif_gpu_BIF_INST_RESET_INTR_MASK__DRV_RESET_M0_INTR_MASK_MASK 0x00000004L
#define nbif_gpu_BIF_INST_RESET_INTR_MASK__DRV_RESET_M1_INTR_MASK_MASK 0x00000008L
#define nbif_gpu_BIF_INST_RESET_INTR_MASK__DRV_RESET_M2_INTR_MASK_MASK 0x00000010L

// nbif_gpu_BIF_PF_FLR_INTR_MASK
#define nbif_gpu_BIF_PF_FLR_INTR_MASK__DEV0_PF0_FLR_INTR_MASK_MASK 0x00000001L
#define nbif_gpu_BIF_PF_FLR_INTR_MASK__DEV0_PF1_FLR_INTR_MASK_MASK 0x00000002L
#define nbif_gpu_BIF_PF_FLR_INTR_MASK__DEV0_PF2_FLR_INTR_MASK_MASK 0x00000004L
#define nbif_gpu_BIF_PF_FLR_INTR_MASK__DEV0_PF3_FLR_INTR_MASK_MASK 0x00000008L
#define nbif_gpu_BIF_PF_FLR_INTR_MASK__DEV0_PF4_FLR_INTR_MASK_MASK 0x00000010L
#define nbif_gpu_BIF_PF_FLR_INTR_MASK__DEV0_PF5_FLR_INTR_MASK_MASK 0x00000020L
#define nbif_gpu_BIF_PF_FLR_INTR_MASK__DEV0_PF6_FLR_INTR_MASK_MASK 0x00000040L
#define nbif_gpu_BIF_PF_FLR_INTR_MASK__DEV0_PF7_FLR_INTR_MASK_MASK 0x00000080L

// nbif_gpu_BIF_D3HOTD0_INTR_MASK
#define nbif_gpu_BIF_D3HOTD0_INTR_MASK__DEV0_PF0_D3HOTD0_INTR_MASK_MASK 0x00000001L
#define nbif_gpu_BIF_D3HOTD0_INTR_MASK__DEV0_PF1_D3HOTD0_INTR_MASK_MASK 0x00000002L
#define nbif_gpu_BIF_D3HOTD0_INTR_MASK__DEV0_PF2_D3HOTD0_INTR_MASK_MASK 0x00000004L
#define nbif_gpu_BIF_D3HOTD0_INTR_MASK__DEV0_PF3_D3HOTD0_INTR_MASK_MASK 0x00000008L
#define nbif_gpu_BIF_D3HOTD0_INTR_MASK__DEV0_PF4_D3HOTD0_INTR_MASK_MASK 0x00000010L
#define nbif_gpu_BIF_D3HOTD0_INTR_MASK__DEV0_PF5_D3HOTD0_INTR_MASK_MASK 0x00000020L
#define nbif_gpu_BIF_D3HOTD0_INTR_MASK__DEV0_PF6_D3HOTD0_INTR_MASK_MASK 0x00000040L
#define nbif_gpu_BIF_D3HOTD0_INTR_MASK__DEV0_PF7_D3HOTD0_INTR_MASK_MASK 0x00000080L

// nbif_gpu_BIF_POWER_INTR_MASK
#define nbif_gpu_BIF_POWER_INTR_MASK__DEV0_PME_TURN_OFF_INTR_MASK_MASK 0x00000001L
#define nbif_gpu_BIF_POWER_INTR_MASK__PORT0_DSTATE_INTR_MASK_MASK 0x00010000L

// nbif_gpu_BIF_PF_DSTATE_INTR_MASK
#define nbif_gpu_BIF_PF_DSTATE_INTR_MASK__DEV0_PF0_DSTATE_INTR_MASK_MASK 0x00000001L
#define nbif_gpu_BIF_PF_DSTATE_INTR_MASK__DEV0_PF1_DSTATE_INTR_MASK_MASK 0x00000002L
#define nbif_gpu_BIF_PF_DSTATE_INTR_MASK__DEV0_PF2_DSTATE_INTR_MASK_MASK 0x00000004L
#define nbif_gpu_BIF_PF_DSTATE_INTR_MASK__DEV0_PF3_DSTATE_INTR_MASK_MASK 0x00000008L
#define nbif_gpu_BIF_PF_DSTATE_INTR_MASK__DEV0_PF4_DSTATE_INTR_MASK_MASK 0x00000010L
#define nbif_gpu_BIF_PF_DSTATE_INTR_MASK__DEV0_PF5_DSTATE_INTR_MASK_MASK 0x00000020L
#define nbif_gpu_BIF_PF_DSTATE_INTR_MASK__DEV0_PF6_DSTATE_INTR_MASK_MASK 0x00000040L
#define nbif_gpu_BIF_PF_DSTATE_INTR_MASK__DEV0_PF7_DSTATE_INTR_MASK_MASK 0x00000080L

// nbif_gpu_BIF_PF0_VF_FLR_INTR_MASK
#define nbif_gpu_BIF_PF0_VF_FLR_INTR_MASK__PF0_VF0_FLR_INTR_MASK_MASK 0x00000001L
#define nbif_gpu_BIF_PF0_VF_FLR_INTR_MASK__PF0_VF1_FLR_INTR_MASK_MASK 0x00000002L
#define nbif_gpu_BIF_PF0_VF_FLR_INTR_MASK__PF0_VF2_FLR_INTR_MASK_MASK 0x00000004L
#define nbif_gpu_BIF_PF0_VF_FLR_INTR_MASK__PF0_VF3_FLR_INTR_MASK_MASK 0x00000008L
#define nbif_gpu_BIF_PF0_VF_FLR_INTR_MASK__PF0_VF4_FLR_INTR_MASK_MASK 0x00000010L
#define nbif_gpu_BIF_PF0_VF_FLR_INTR_MASK__PF0_VF5_FLR_INTR_MASK_MASK 0x00000020L
#define nbif_gpu_BIF_PF0_VF_FLR_INTR_MASK__PF0_VF6_FLR_INTR_MASK_MASK 0x00000040L
#define nbif_gpu_BIF_PF0_VF_FLR_INTR_MASK__PF0_VF7_FLR_INTR_MASK_MASK 0x00000080L
#define nbif_gpu_BIF_PF0_VF_FLR_INTR_MASK__PF0_VF8_FLR_INTR_MASK_MASK 0x00000100L
#define nbif_gpu_BIF_PF0_VF_FLR_INTR_MASK__PF0_VF9_FLR_INTR_MASK_MASK 0x00000200L
#define nbif_gpu_BIF_PF0_VF_FLR_INTR_MASK__PF0_VF10_FLR_INTR_MASK_MASK 0x00000400L
#define nbif_gpu_BIF_PF0_VF_FLR_INTR_MASK__PF0_VF11_FLR_INTR_MASK_MASK 0x00000800L
#define nbif_gpu_BIF_PF0_VF_FLR_INTR_MASK__PF0_VF12_FLR_INTR_MASK_MASK 0x00001000L
#define nbif_gpu_BIF_PF0_VF_FLR_INTR_MASK__PF0_VF13_FLR_INTR_MASK_MASK 0x00002000L
#define nbif_gpu_BIF_PF0_VF_FLR_INTR_MASK__PF0_VF14_FLR_INTR_MASK_MASK 0x00004000L
#define nbif_gpu_BIF_PF0_VF_FLR_INTR_MASK__PF0_VF15_FLR_INTR_MASK_MASK 0x00008000L
#define nbif_gpu_BIF_PF0_VF_FLR_INTR_MASK__PF0_SOFTPF_FLR_INTR_MASK_MASK 0x80000000L

// nbif_gpu_BIF_PF_FLR_RST
#define nbif_gpu_BIF_PF_FLR_RST__DEV0_PF0_FLR_RST_MASK 0x00000001L
#define nbif_gpu_BIF_PF_FLR_RST__DEV0_PF1_FLR_RST_MASK 0x00000002L
#define nbif_gpu_BIF_PF_FLR_RST__DEV0_PF2_FLR_RST_MASK 0x00000004L
#define nbif_gpu_BIF_PF_FLR_RST__DEV0_PF3_FLR_RST_MASK 0x00000008L
#define nbif_gpu_BIF_PF_FLR_RST__DEV0_PF4_FLR_RST_MASK 0x00000010L
#define nbif_gpu_BIF_PF_FLR_RST__DEV0_PF5_FLR_RST_MASK 0x00000020L
#define nbif_gpu_BIF_PF_FLR_RST__DEV0_PF6_FLR_RST_MASK 0x00000040L
#define nbif_gpu_BIF_PF_FLR_RST__DEV0_PF7_FLR_RST_MASK 0x00000080L

// nbif_gpu_BIF_PF_FLR_PROTECT
#define nbif_gpu_BIF_PF_FLR_PROTECT__DEV0_PF0_FLR_PROTECT_MASK 0x00000001L
#define nbif_gpu_BIF_PF_FLR_PROTECT__DEV0_PF1_FLR_PROTECT_MASK 0x00000002L
#define nbif_gpu_BIF_PF_FLR_PROTECT__DEV0_PF2_FLR_PROTECT_MASK 0x00000004L
#define nbif_gpu_BIF_PF_FLR_PROTECT__DEV0_PF3_FLR_PROTECT_MASK 0x00000008L
#define nbif_gpu_BIF_PF_FLR_PROTECT__DEV0_PF4_FLR_PROTECT_MASK 0x00000010L
#define nbif_gpu_BIF_PF_FLR_PROTECT__DEV0_PF5_FLR_PROTECT_MASK 0x00000020L
#define nbif_gpu_BIF_PF_FLR_PROTECT__DEV0_PF6_FLR_PROTECT_MASK 0x00000040L
#define nbif_gpu_BIF_PF_FLR_PROTECT__DEV0_PF7_FLR_PROTECT_MASK 0x00000080L
#define nbif_gpu_BIF_PF_FLR_PROTECT__DEV0_PF0_TRANS_IDLE_MASK 0x00010000L
#define nbif_gpu_BIF_PF_FLR_PROTECT__DEV0_PF1_TRANS_IDLE_MASK 0x00020000L
#define nbif_gpu_BIF_PF_FLR_PROTECT__DEV0_PF2_TRANS_IDLE_MASK 0x00040000L
#define nbif_gpu_BIF_PF_FLR_PROTECT__DEV0_PF3_TRANS_IDLE_MASK 0x00080000L
#define nbif_gpu_BIF_PF_FLR_PROTECT__DEV0_PF4_TRANS_IDLE_MASK 0x00100000L
#define nbif_gpu_BIF_PF_FLR_PROTECT__DEV0_PF5_TRANS_IDLE_MASK 0x00200000L
#define nbif_gpu_BIF_PF_FLR_PROTECT__DEV0_PF6_TRANS_IDLE_MASK 0x00400000L
#define nbif_gpu_BIF_PF_FLR_PROTECT__DEV0_PF7_TRANS_IDLE_MASK 0x00800000L

// nbif_gpu_BIF_PF0_VF_FLR_RST
#define nbif_gpu_BIF_PF0_VF_FLR_RST__PF0_VF0_FLR_RST_MASK 0x00000001L
#define nbif_gpu_BIF_PF0_VF_FLR_RST__PF0_VF1_FLR_RST_MASK 0x00000002L
#define nbif_gpu_BIF_PF0_VF_FLR_RST__PF0_VF2_FLR_RST_MASK 0x00000004L
#define nbif_gpu_BIF_PF0_VF_FLR_RST__PF0_VF3_FLR_RST_MASK 0x00000008L
#define nbif_gpu_BIF_PF0_VF_FLR_RST__PF0_VF4_FLR_RST_MASK 0x00000010L
#define nbif_gpu_BIF_PF0_VF_FLR_RST__PF0_VF5_FLR_RST_MASK 0x00000020L
#define nbif_gpu_BIF_PF0_VF_FLR_RST__PF0_VF6_FLR_RST_MASK 0x00000040L
#define nbif_gpu_BIF_PF0_VF_FLR_RST__PF0_VF7_FLR_RST_MASK 0x00000080L
#define nbif_gpu_BIF_PF0_VF_FLR_RST__PF0_VF8_FLR_RST_MASK 0x00000100L
#define nbif_gpu_BIF_PF0_VF_FLR_RST__PF0_VF9_FLR_RST_MASK 0x00000200L
#define nbif_gpu_BIF_PF0_VF_FLR_RST__PF0_VF10_FLR_RST_MASK 0x00000400L
#define nbif_gpu_BIF_PF0_VF_FLR_RST__PF0_VF11_FLR_RST_MASK 0x00000800L
#define nbif_gpu_BIF_PF0_VF_FLR_RST__PF0_VF12_FLR_RST_MASK 0x00001000L
#define nbif_gpu_BIF_PF0_VF_FLR_RST__PF0_VF13_FLR_RST_MASK 0x00002000L
#define nbif_gpu_BIF_PF0_VF_FLR_RST__PF0_VF14_FLR_RST_MASK 0x00004000L
#define nbif_gpu_BIF_PF0_VF_FLR_RST__PF0_VF15_FLR_RST_MASK 0x00008000L
#define nbif_gpu_BIF_PF0_VF_FLR_RST__PF0_SOFTPF_FLR_RST_MASK 0x80000000L

// nbif_gpu_BIF_DEV0_PF0_DSTATE_VALUE
#define nbif_gpu_BIF_DEV0_PF0_DSTATE_VALUE__DEV0_PF0_DSTATE_TGT_VALUE_MASK 0x00000003L
#define nbif_gpu_BIF_DEV0_PF0_DSTATE_VALUE__DEV0_PF0_DSTATE_NEED_D3TOD0_RESET_MASK 0x00000004L
#define nbif_gpu_BIF_DEV0_PF0_DSTATE_VALUE__DEV0_PF0_DSTATE_ACK_VALUE_MASK 0x00030000L

// nbif_gpu_BIF_DEV0_PF1_DSTATE_VALUE
#define nbif_gpu_BIF_DEV0_PF1_DSTATE_VALUE__DEV0_PF1_DSTATE_TGT_VALUE_MASK 0x00000003L
#define nbif_gpu_BIF_DEV0_PF1_DSTATE_VALUE__DEV0_PF1_DSTATE_NEED_D3TOD0_RESET_MASK 0x00000004L
#define nbif_gpu_BIF_DEV0_PF1_DSTATE_VALUE__DEV0_PF1_DSTATE_ACK_VALUE_MASK 0x00030000L

// nbif_gpu_BIF_DEV0_PF2_DSTATE_VALUE
#define nbif_gpu_BIF_DEV0_PF2_DSTATE_VALUE__DEV0_PF2_DSTATE_TGT_VALUE_MASK 0x00000003L
#define nbif_gpu_BIF_DEV0_PF2_DSTATE_VALUE__DEV0_PF2_DSTATE_NEED_D3TOD0_RESET_MASK 0x00000004L
#define nbif_gpu_BIF_DEV0_PF2_DSTATE_VALUE__DEV0_PF2_DSTATE_ACK_VALUE_MASK 0x00030000L

// nbif_gpu_BIF_DEV0_PF3_DSTATE_VALUE
#define nbif_gpu_BIF_DEV0_PF3_DSTATE_VALUE__DEV0_PF3_DSTATE_TGT_VALUE_MASK 0x00000003L
#define nbif_gpu_BIF_DEV0_PF3_DSTATE_VALUE__DEV0_PF3_DSTATE_NEED_D3TOD0_RESET_MASK 0x00000004L
#define nbif_gpu_BIF_DEV0_PF3_DSTATE_VALUE__DEV0_PF3_DSTATE_ACK_VALUE_MASK 0x00030000L

// nbif_gpu_BIF_DEV0_PF4_DSTATE_VALUE
#define nbif_gpu_BIF_DEV0_PF4_DSTATE_VALUE__DEV0_PF4_DSTATE_TGT_VALUE_MASK 0x00000003L
#define nbif_gpu_BIF_DEV0_PF4_DSTATE_VALUE__DEV0_PF4_DSTATE_NEED_D3TOD0_RESET_MASK 0x00000004L
#define nbif_gpu_BIF_DEV0_PF4_DSTATE_VALUE__DEV0_PF4_DSTATE_ACK_VALUE_MASK 0x00030000L

// nbif_gpu_BIF_DEV0_PF5_DSTATE_VALUE
#define nbif_gpu_BIF_DEV0_PF5_DSTATE_VALUE__DEV0_PF5_DSTATE_TGT_VALUE_MASK 0x00000003L
#define nbif_gpu_BIF_DEV0_PF5_DSTATE_VALUE__DEV0_PF5_DSTATE_NEED_D3TOD0_RESET_MASK 0x00000004L
#define nbif_gpu_BIF_DEV0_PF5_DSTATE_VALUE__DEV0_PF5_DSTATE_ACK_VALUE_MASK 0x00030000L

// nbif_gpu_BIF_DEV0_PF6_DSTATE_VALUE
#define nbif_gpu_BIF_DEV0_PF6_DSTATE_VALUE__DEV0_PF6_DSTATE_TGT_VALUE_MASK 0x00000003L
#define nbif_gpu_BIF_DEV0_PF6_DSTATE_VALUE__DEV0_PF6_DSTATE_NEED_D3TOD0_RESET_MASK 0x00000004L
#define nbif_gpu_BIF_DEV0_PF6_DSTATE_VALUE__DEV0_PF6_DSTATE_ACK_VALUE_MASK 0x00030000L

// nbif_gpu_BIF_DEV0_PF7_DSTATE_VALUE
#define nbif_gpu_BIF_DEV0_PF7_DSTATE_VALUE__DEV0_PF7_DSTATE_TGT_VALUE_MASK 0x00000003L
#define nbif_gpu_BIF_DEV0_PF7_DSTATE_VALUE__DEV0_PF7_DSTATE_NEED_D3TOD0_RESET_MASK 0x00000004L
#define nbif_gpu_BIF_DEV0_PF7_DSTATE_VALUE__DEV0_PF7_DSTATE_ACK_VALUE_MASK 0x00030000L

// nbif_gpu_DEV0_PF0_D3HOTD0_RST_CTRL
#define nbif_gpu_DEV0_PF0_D3HOTD0_RST_CTRL__PF_CFG_EN_MASK 0x00000001L
#define nbif_gpu_DEV0_PF0_D3HOTD0_RST_CTRL__PF_CFG_FLR_EXC_EN_MASK 0x00000002L
#define nbif_gpu_DEV0_PF0_D3HOTD0_RST_CTRL__PF_CFG_STICKY_EN_MASK 0x00000004L
#define nbif_gpu_DEV0_PF0_D3HOTD0_RST_CTRL__PF_PRV_EN_MASK 0x00000008L
#define nbif_gpu_DEV0_PF0_D3HOTD0_RST_CTRL__PF_PRV_STICKY_EN_MASK 0x00000010L

// nbif_gpu_DEV0_PF1_D3HOTD0_RST_CTRL
#define nbif_gpu_DEV0_PF1_D3HOTD0_RST_CTRL__PF_CFG_EN_MASK 0x00000001L
#define nbif_gpu_DEV0_PF1_D3HOTD0_RST_CTRL__PF_CFG_FLR_EXC_EN_MASK 0x00000002L
#define nbif_gpu_DEV0_PF1_D3HOTD0_RST_CTRL__PF_CFG_STICKY_EN_MASK 0x00000004L
#define nbif_gpu_DEV0_PF1_D3HOTD0_RST_CTRL__PF_PRV_EN_MASK 0x00000008L
#define nbif_gpu_DEV0_PF1_D3HOTD0_RST_CTRL__PF_PRV_STICKY_EN_MASK 0x00000010L

// nbif_gpu_DEV0_PF2_D3HOTD0_RST_CTRL
#define nbif_gpu_DEV0_PF2_D3HOTD0_RST_CTRL__PF_CFG_EN_MASK 0x00000001L
#define nbif_gpu_DEV0_PF2_D3HOTD0_RST_CTRL__PF_CFG_FLR_EXC_EN_MASK 0x00000002L
#define nbif_gpu_DEV0_PF2_D3HOTD0_RST_CTRL__PF_CFG_STICKY_EN_MASK 0x00000004L
#define nbif_gpu_DEV0_PF2_D3HOTD0_RST_CTRL__PF_PRV_EN_MASK 0x00000008L
#define nbif_gpu_DEV0_PF2_D3HOTD0_RST_CTRL__PF_PRV_STICKY_EN_MASK 0x00000010L

// nbif_gpu_DEV0_PF3_D3HOTD0_RST_CTRL
#define nbif_gpu_DEV0_PF3_D3HOTD0_RST_CTRL__PF_CFG_EN_MASK 0x00000001L
#define nbif_gpu_DEV0_PF3_D3HOTD0_RST_CTRL__PF_CFG_FLR_EXC_EN_MASK 0x00000002L
#define nbif_gpu_DEV0_PF3_D3HOTD0_RST_CTRL__PF_CFG_STICKY_EN_MASK 0x00000004L
#define nbif_gpu_DEV0_PF3_D3HOTD0_RST_CTRL__PF_PRV_EN_MASK 0x00000008L
#define nbif_gpu_DEV0_PF3_D3HOTD0_RST_CTRL__PF_PRV_STICKY_EN_MASK 0x00000010L

// nbif_gpu_DEV0_PF4_D3HOTD0_RST_CTRL
#define nbif_gpu_DEV0_PF4_D3HOTD0_RST_CTRL__PF_CFG_EN_MASK 0x00000001L
#define nbif_gpu_DEV0_PF4_D3HOTD0_RST_CTRL__PF_CFG_FLR_EXC_EN_MASK 0x00000002L
#define nbif_gpu_DEV0_PF4_D3HOTD0_RST_CTRL__PF_CFG_STICKY_EN_MASK 0x00000004L
#define nbif_gpu_DEV0_PF4_D3HOTD0_RST_CTRL__PF_PRV_EN_MASK 0x00000008L
#define nbif_gpu_DEV0_PF4_D3HOTD0_RST_CTRL__PF_PRV_STICKY_EN_MASK 0x00000010L

// nbif_gpu_DEV0_PF5_D3HOTD0_RST_CTRL
#define nbif_gpu_DEV0_PF5_D3HOTD0_RST_CTRL__PF_CFG_EN_MASK 0x00000001L
#define nbif_gpu_DEV0_PF5_D3HOTD0_RST_CTRL__PF_CFG_FLR_EXC_EN_MASK 0x00000002L
#define nbif_gpu_DEV0_PF5_D3HOTD0_RST_CTRL__PF_CFG_STICKY_EN_MASK 0x00000004L
#define nbif_gpu_DEV0_PF5_D3HOTD0_RST_CTRL__PF_PRV_EN_MASK 0x00000008L
#define nbif_gpu_DEV0_PF5_D3HOTD0_RST_CTRL__PF_PRV_STICKY_EN_MASK 0x00000010L

// nbif_gpu_DEV0_PF6_D3HOTD0_RST_CTRL
#define nbif_gpu_DEV0_PF6_D3HOTD0_RST_CTRL__PF_CFG_EN_MASK 0x00000001L
#define nbif_gpu_DEV0_PF6_D3HOTD0_RST_CTRL__PF_CFG_FLR_EXC_EN_MASK 0x00000002L
#define nbif_gpu_DEV0_PF6_D3HOTD0_RST_CTRL__PF_CFG_STICKY_EN_MASK 0x00000004L
#define nbif_gpu_DEV0_PF6_D3HOTD0_RST_CTRL__PF_PRV_EN_MASK 0x00000008L
#define nbif_gpu_DEV0_PF6_D3HOTD0_RST_CTRL__PF_PRV_STICKY_EN_MASK 0x00000010L

// nbif_gpu_DEV0_PF7_D3HOTD0_RST_CTRL
#define nbif_gpu_DEV0_PF7_D3HOTD0_RST_CTRL__PF_CFG_EN_MASK 0x00000001L
#define nbif_gpu_DEV0_PF7_D3HOTD0_RST_CTRL__PF_CFG_FLR_EXC_EN_MASK 0x00000002L
#define nbif_gpu_DEV0_PF7_D3HOTD0_RST_CTRL__PF_CFG_STICKY_EN_MASK 0x00000004L
#define nbif_gpu_DEV0_PF7_D3HOTD0_RST_CTRL__PF_PRV_EN_MASK 0x00000008L
#define nbif_gpu_DEV0_PF7_D3HOTD0_RST_CTRL__PF_PRV_STICKY_EN_MASK 0x00000010L

// nbif_gpu_BIF_GFX_VF_FLR_PROTECT
#define nbif_gpu_BIF_GFX_VF_FLR_PROTECT__VF0_FLR_PROTECT_MASK 0x00000001L
#define nbif_gpu_BIF_GFX_VF_FLR_PROTECT__VF1_FLR_PROTECT_MASK 0x00000002L
#define nbif_gpu_BIF_GFX_VF_FLR_PROTECT__VF2_FLR_PROTECT_MASK 0x00000004L
#define nbif_gpu_BIF_GFX_VF_FLR_PROTECT__VF3_FLR_PROTECT_MASK 0x00000008L
#define nbif_gpu_BIF_GFX_VF_FLR_PROTECT__VF4_FLR_PROTECT_MASK 0x00000010L
#define nbif_gpu_BIF_GFX_VF_FLR_PROTECT__VF5_FLR_PROTECT_MASK 0x00000020L
#define nbif_gpu_BIF_GFX_VF_FLR_PROTECT__VF6_FLR_PROTECT_MASK 0x00000040L
#define nbif_gpu_BIF_GFX_VF_FLR_PROTECT__VF7_FLR_PROTECT_MASK 0x00000080L
#define nbif_gpu_BIF_GFX_VF_FLR_PROTECT__VF8_FLR_PROTECT_MASK 0x00000100L
#define nbif_gpu_BIF_GFX_VF_FLR_PROTECT__VF9_FLR_PROTECT_MASK 0x00000200L
#define nbif_gpu_BIF_GFX_VF_FLR_PROTECT__VF10_FLR_PROTECT_MASK 0x00000400L
#define nbif_gpu_BIF_GFX_VF_FLR_PROTECT__VF11_FLR_PROTECT_MASK 0x00000800L
#define nbif_gpu_BIF_GFX_VF_FLR_PROTECT__VF12_FLR_PROTECT_MASK 0x00001000L
#define nbif_gpu_BIF_GFX_VF_FLR_PROTECT__VF13_FLR_PROTECT_MASK 0x00002000L
#define nbif_gpu_BIF_GFX_VF_FLR_PROTECT__VF14_FLR_PROTECT_MASK 0x00004000L
#define nbif_gpu_BIF_GFX_VF_FLR_PROTECT__VF15_FLR_PROTECT_MASK 0x00008000L
#define nbif_gpu_BIF_GFX_VF_FLR_PROTECT__PF0_SOFTPF_FLR_PROTECT_MASK 0x80000000L

// nbif_gpu_BIF_PORT0_DSTATE_VALUE
#define nbif_gpu_BIF_PORT0_DSTATE_VALUE__PORT0_DSTATE_TGT_VALUE_MASK 0x00000003L
#define nbif_gpu_BIF_PORT0_DSTATE_VALUE__PORT0_DSTATE_ACK_VALUE_MASK 0x00030000L

// nbif_gpu_MISC_SECURITY_SET
#define nbif_gpu_MISC_SECURITY_SET__SMN_VWR_SECURITY_SEL_MASK 0x00000007L
#define nbif_gpu_MISC_SECURITY_SET__SDP_VWR_SECURITY_SEL_MASK 0x00000038L
#define nbif_gpu_MISC_SECURITY_SET__BIFSELF_DMA_SECLEVEL_MASK 0x000001c0L
#define nbif_gpu_MISC_SECURITY_SET__CFG_RSP_DBGMSK_MASK 0x00000200L
#define nbif_gpu_MISC_SECURITY_SET__MMIO_RSP_DBGMSK_MASK 0x00000400L

// nbif_gpu_MISC_SCRATCH
#define nbif_gpu_MISC_SCRATCH__MISC_SCRATCH0_MASK 0xffffffffL

// nbif_gpu_INTR_LINE_POLARITY
#define nbif_gpu_INTR_LINE_POLARITY__INTR_LINE_POLARITY_DEV0_MASK 0x000000ffL

// nbif_gpu_INTR_LINE_ENABLE
#define nbif_gpu_INTR_LINE_ENABLE__INTR_LINE_ENABLE_DEV0_MASK 0x000000ffL

// nbif_gpu_OUTSTANDING_VC_ALLOC
#define nbif_gpu_OUTSTANDING_VC_ALLOC__DMA_OUTSTANDING_VC0_ALLOC_MASK 0x00000003L
#define nbif_gpu_OUTSTANDING_VC_ALLOC__DMA_OUTSTANDING_VC1_ALLOC_MASK 0x0000000cL
#define nbif_gpu_OUTSTANDING_VC_ALLOC__DMA_OUTSTANDING_VC2_ALLOC_MASK 0x00000030L
#define nbif_gpu_OUTSTANDING_VC_ALLOC__DMA_OUTSTANDING_VC3_ALLOC_MASK 0x000000c0L
#define nbif_gpu_OUTSTANDING_VC_ALLOC__DMA_OUTSTANDING_VC4_ALLOC_MASK 0x00000300L
#define nbif_gpu_OUTSTANDING_VC_ALLOC__DMA_OUTSTANDING_VC5_ALLOC_MASK 0x00000c00L
#define nbif_gpu_OUTSTANDING_VC_ALLOC__DMA_OUTSTANDING_VC6_ALLOC_MASK 0x00003000L
#define nbif_gpu_OUTSTANDING_VC_ALLOC__DMA_OUTSTANDING_VC7_ALLOC_MASK 0x0000c000L
#define nbif_gpu_OUTSTANDING_VC_ALLOC__DMA_OUTSTANDING_THRD_MASK 0x000f0000L
#define nbif_gpu_OUTSTANDING_VC_ALLOC__HST_OUTSTANDING_VC0_ALLOC_MASK 0x03000000L
#define nbif_gpu_OUTSTANDING_VC_ALLOC__HST_OUTSTANDING_VC1_ALLOC_MASK 0x0c000000L
#define nbif_gpu_OUTSTANDING_VC_ALLOC__HST_OUTSTANDING_THRD_MASK 0xf0000000L

// nbif_gpu_BIFC_MISC_CTRL0
#define nbif_gpu_BIFC_MISC_CTRL0__VWIRE_TARG_UNITID_CHECK_EN_MASK 0x00000001L
#define nbif_gpu_BIFC_MISC_CTRL0__VWIRE_SRC_UNITID_CHECK_EN_MASK 0x00000006L
#define nbif_gpu_BIFC_MISC_CTRL0__DMA_CHAIN_BREAK_IN_RCMODE_MASK 0x00000100L
#define nbif_gpu_BIFC_MISC_CTRL0__HST_ARB_CHAIN_LOCK_MASK 0x00000200L
#define nbif_gpu_BIFC_MISC_CTRL0__GSI_SST_ARB_CHAIN_LOCK_MASK 0x00000400L
#define nbif_gpu_BIFC_MISC_CTRL0__DMA_ATOMIC_LENGTH_CHK_DIS_MASK 0x00010000L
#define nbif_gpu_BIFC_MISC_CTRL0__DMA_ATOMIC_FAILED_STS_SEL_MASK 0x00020000L
#define nbif_gpu_BIFC_MISC_CTRL0__PCIE_CAPABILITY_PROT_DIS_MASK 0x01000000L
#define nbif_gpu_BIFC_MISC_CTRL0__VC7_DMA_IOCFG_DIS_MASK 0x02000000L
#define nbif_gpu_BIFC_MISC_CTRL0__DMA_2ND_REQ_DIS_MASK 0x04000000L
#define nbif_gpu_BIFC_MISC_CTRL0__PORT_DSTATE_BYPASS_MODE_MASK 0x08000000L
#define nbif_gpu_BIFC_MISC_CTRL0__PCIESWUS_SELECTION_MASK 0x80000000L

// nbif_gpu_BIFC_MISC_CTRL1
#define nbif_gpu_BIFC_MISC_CTRL1__THT_HST_CPLD_POISON_REPORT_MASK 0x00000001L
#define nbif_gpu_BIFC_MISC_CTRL1__DMA_REQ_POISON_REPORT_MASK 0x00000002L
#define nbif_gpu_BIFC_MISC_CTRL1__DMA_REQ_ACSVIO_REPORT_MASK 0x00000004L
#define nbif_gpu_BIFC_MISC_CTRL1__DMA_RSP_POISON_CPLD_REPORT_MASK 0x00000008L
#define nbif_gpu_BIFC_MISC_CTRL1__GSI_SMN_WORST_ERR_STSTUS_MASK 0x00000010L
#define nbif_gpu_BIFC_MISC_CTRL1__GSI_SDP_RDRSP_DATA_FORCE1_FOR_ERROR_MASK 0x00000020L
#define nbif_gpu_BIFC_MISC_CTRL1__GSI_RDWR_BALANCE_DIS_MASK 0x00000040L
#define nbif_gpu_BIFC_MISC_CTRL1__GMI_MSG_BLOCKLVL_SEL_MASK 0x00000080L
#define nbif_gpu_BIFC_MISC_CTRL1__HST_UNSUPPORT_SDPCMD_STS_MASK 0x00000300L
#define nbif_gpu_BIFC_MISC_CTRL1__HST_UNSUPPORT_SDPCMD_DATASTS_MASK 0x00000c00L
#define nbif_gpu_BIFC_MISC_CTRL1__DROP_OTHER_HT_ADDR_REQ_MASK 0x00001000L
#define nbif_gpu_BIFC_MISC_CTRL1__DMAWRREQ_HSTRDRSP_ORDER_FORCE_MASK 0x00002000L
#define nbif_gpu_BIFC_MISC_CTRL1__DMAWRREQ_HSTRDRSP_ORDER_FORCE_VALUE_MASK 0x00004000L
#define nbif_gpu_BIFC_MISC_CTRL1__UPS_SDP_RDY_TIE1_MASK 0x00008000L
#define nbif_gpu_BIFC_MISC_CTRL1__GMI_RCC_DN_BME_DROP_DIS_MASK 0x00010000L
#define nbif_gpu_BIFC_MISC_CTRL1__GMI_RCC_EP_BME_DROP_DIS_MASK 0x00020000L
#define nbif_gpu_BIFC_MISC_CTRL1__GMI_BIH_DN_BME_DROP_DIS_MASK 0x00040000L
#define nbif_gpu_BIFC_MISC_CTRL1__GMI_BIH_EP_BME_DROP_DIS_MASK 0x00080000L

// nbif_gpu_BIFC_BME_ERR_LOG
#define nbif_gpu_BIFC_BME_ERR_LOG__DMA_ON_BME_LOW_F1_MASK 0x00000002L
#define nbif_gpu_BIFC_BME_ERR_LOG__DMA_ON_BME_LOW_F2_MASK 0x00000004L
#define nbif_gpu_BIFC_BME_ERR_LOG__DMA_ON_BME_LOW_F3_MASK 0x00000008L
#define nbif_gpu_BIFC_BME_ERR_LOG__DMA_ON_BME_LOW_F4_MASK 0x00000010L
#define nbif_gpu_BIFC_BME_ERR_LOG__DMA_ON_BME_LOW_F5_MASK 0x00000020L
#define nbif_gpu_BIFC_BME_ERR_LOG__DMA_ON_BME_LOW_F6_MASK 0x00000040L
#define nbif_gpu_BIFC_BME_ERR_LOG__DMA_ON_BME_LOW_F7_MASK 0x00000080L
#define nbif_gpu_BIFC_BME_ERR_LOG__CLEAR_DMA_ON_BME_LOW_F1_MASK 0x00020000L
#define nbif_gpu_BIFC_BME_ERR_LOG__CLEAR_DMA_ON_BME_LOW_F2_MASK 0x00040000L
#define nbif_gpu_BIFC_BME_ERR_LOG__CLEAR_DMA_ON_BME_LOW_F3_MASK 0x00080000L
#define nbif_gpu_BIFC_BME_ERR_LOG__CLEAR_DMA_ON_BME_LOW_F4_MASK 0x00100000L
#define nbif_gpu_BIFC_BME_ERR_LOG__CLEAR_DMA_ON_BME_LOW_F5_MASK 0x00200000L
#define nbif_gpu_BIFC_BME_ERR_LOG__CLEAR_DMA_ON_BME_LOW_F6_MASK 0x00400000L
#define nbif_gpu_BIFC_BME_ERR_LOG__CLEAR_DMA_ON_BME_LOW_F7_MASK 0x00800000L

// nbif_gpu_BIFC_RCCBIH_BME_ERR_LOG
#define nbif_gpu_BIFC_RCCBIH_BME_ERR_LOG__RCCBIH_ON_BME_LOW_DEV0_F0_MASK 0x00000001L
#define nbif_gpu_BIFC_RCCBIH_BME_ERR_LOG__RCCBIH_ON_BME_LOW_DEV0_F1_MASK 0x00000002L
#define nbif_gpu_BIFC_RCCBIH_BME_ERR_LOG__RCCBIH_ON_BME_LOW_DEV0_F2_MASK 0x00000004L
#define nbif_gpu_BIFC_RCCBIH_BME_ERR_LOG__RCCBIH_ON_BME_LOW_DEV0_F3_MASK 0x00000008L
#define nbif_gpu_BIFC_RCCBIH_BME_ERR_LOG__RCCBIH_ON_BME_LOW_DEV0_F4_MASK 0x00000010L
#define nbif_gpu_BIFC_RCCBIH_BME_ERR_LOG__RCCBIH_ON_BME_LOW_DEV0_F5_MASK 0x00000020L
#define nbif_gpu_BIFC_RCCBIH_BME_ERR_LOG__RCCBIH_ON_BME_LOW_DEV0_F6_MASK 0x00000040L
#define nbif_gpu_BIFC_RCCBIH_BME_ERR_LOG__RCCBIH_ON_BME_LOW_DEV0_F7_MASK 0x00000080L
#define nbif_gpu_BIFC_RCCBIH_BME_ERR_LOG__CLEAR_RCCBIH_ON_BME_LOW_DEV0_F0_MASK 0x00010000L
#define nbif_gpu_BIFC_RCCBIH_BME_ERR_LOG__CLEAR_RCCBIH_ON_BME_LOW_DEV0_F1_MASK 0x00020000L
#define nbif_gpu_BIFC_RCCBIH_BME_ERR_LOG__CLEAR_RCCBIH_ON_BME_LOW_DEV0_F2_MASK 0x00040000L
#define nbif_gpu_BIFC_RCCBIH_BME_ERR_LOG__CLEAR_RCCBIH_ON_BME_LOW_DEV0_F3_MASK 0x00080000L
#define nbif_gpu_BIFC_RCCBIH_BME_ERR_LOG__CLEAR_RCCBIH_ON_BME_LOW_DEV0_F4_MASK 0x00100000L
#define nbif_gpu_BIFC_RCCBIH_BME_ERR_LOG__CLEAR_RCCBIH_ON_BME_LOW_DEV0_F5_MASK 0x00200000L
#define nbif_gpu_BIFC_RCCBIH_BME_ERR_LOG__CLEAR_RCCBIH_ON_BME_LOW_DEV0_F6_MASK 0x00400000L
#define nbif_gpu_BIFC_RCCBIH_BME_ERR_LOG__CLEAR_RCCBIH_ON_BME_LOW_DEV0_F7_MASK 0x00800000L

// nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F0_F1
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F0_F1__TX_IDO_OVERIDE_P_DEV0_F0_MASK 0x00000003L
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F0_F1__TX_IDO_OVERIDE_NP_DEV0_F0_MASK 0x0000000cL
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F0_F1__TX_RO_OVERIDE_P_DEV0_F0_MASK 0x000000c0L
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F0_F1__TX_RO_OVERIDE_NP_DEV0_F0_MASK 0x00000300L
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F0_F1__TX_SNR_OVERIDE_P_DEV0_F0_MASK 0x00000c00L
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F0_F1__TX_SNR_OVERIDE_NP_DEV0_F0_MASK 0x00003000L
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F0_F1__TX_IDO_OVERIDE_P_DEV0_F1_MASK 0x00030000L
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F0_F1__TX_IDO_OVERIDE_NP_DEV0_F1_MASK 0x000c0000L
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F0_F1__TX_RO_OVERIDE_P_DEV0_F1_MASK 0x00c00000L
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F0_F1__TX_RO_OVERIDE_NP_DEV0_F1_MASK 0x03000000L
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F0_F1__TX_SNR_OVERIDE_P_DEV0_F1_MASK 0x0c000000L
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F0_F1__TX_SNR_OVERIDE_NP_DEV0_F1_MASK 0x30000000L

// nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F2_F3
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F2_F3__TX_IDO_OVERIDE_P_DEV0_F2_MASK 0x00000003L
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F2_F3__TX_IDO_OVERIDE_NP_DEV0_F2_MASK 0x0000000cL
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F2_F3__TX_RO_OVERIDE_P_DEV0_F2_MASK 0x000000c0L
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F2_F3__TX_RO_OVERIDE_NP_DEV0_F2_MASK 0x00000300L
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F2_F3__TX_SNR_OVERIDE_P_DEV0_F2_MASK 0x00000c00L
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F2_F3__TX_SNR_OVERIDE_NP_DEV0_F2_MASK 0x00003000L
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F2_F3__TX_IDO_OVERIDE_P_DEV0_F3_MASK 0x00030000L
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F2_F3__TX_IDO_OVERIDE_NP_DEV0_F3_MASK 0x000c0000L
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F2_F3__TX_RO_OVERIDE_P_DEV0_F3_MASK 0x00c00000L
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F2_F3__TX_RO_OVERIDE_NP_DEV0_F3_MASK 0x03000000L
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F2_F3__TX_SNR_OVERIDE_P_DEV0_F3_MASK 0x0c000000L
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F2_F3__TX_SNR_OVERIDE_NP_DEV0_F3_MASK 0x30000000L

// nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F4_F5
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F4_F5__TX_IDO_OVERIDE_P_DEV0_F4_MASK 0x00000003L
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F4_F5__TX_IDO_OVERIDE_NP_DEV0_F4_MASK 0x0000000cL
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F4_F5__TX_RO_OVERIDE_P_DEV0_F4_MASK 0x000000c0L
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F4_F5__TX_RO_OVERIDE_NP_DEV0_F4_MASK 0x00000300L
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F4_F5__TX_SNR_OVERIDE_P_DEV0_F4_MASK 0x00000c00L
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F4_F5__TX_SNR_OVERIDE_NP_DEV0_F4_MASK 0x00003000L
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F4_F5__TX_IDO_OVERIDE_P_DEV0_F5_MASK 0x00030000L
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F4_F5__TX_IDO_OVERIDE_NP_DEV0_F5_MASK 0x000c0000L
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F4_F5__TX_RO_OVERIDE_P_DEV0_F5_MASK 0x00c00000L
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F4_F5__TX_RO_OVERIDE_NP_DEV0_F5_MASK 0x03000000L
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F4_F5__TX_SNR_OVERIDE_P_DEV0_F5_MASK 0x0c000000L
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F4_F5__TX_SNR_OVERIDE_NP_DEV0_F5_MASK 0x30000000L

// nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F6_F7
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F6_F7__TX_IDO_OVERIDE_P_DEV0_F6_MASK 0x00000003L
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F6_F7__TX_IDO_OVERIDE_NP_DEV0_F6_MASK 0x0000000cL
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F6_F7__TX_RO_OVERIDE_P_DEV0_F6_MASK 0x000000c0L
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F6_F7__TX_RO_OVERIDE_NP_DEV0_F6_MASK 0x00000300L
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F6_F7__TX_SNR_OVERIDE_P_DEV0_F6_MASK 0x00000c00L
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F6_F7__TX_SNR_OVERIDE_NP_DEV0_F6_MASK 0x00003000L
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F6_F7__TX_IDO_OVERIDE_P_DEV0_F7_MASK 0x00030000L
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F6_F7__TX_IDO_OVERIDE_NP_DEV0_F7_MASK 0x000c0000L
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F6_F7__TX_RO_OVERIDE_P_DEV0_F7_MASK 0x00c00000L
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F6_F7__TX_RO_OVERIDE_NP_DEV0_F7_MASK 0x03000000L
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F6_F7__TX_SNR_OVERIDE_P_DEV0_F7_MASK 0x0c000000L
#define nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F6_F7__TX_SNR_OVERIDE_NP_DEV0_F7_MASK 0x30000000L

// nbif_gpu_NBIF_VWIRE_CTRL
#define nbif_gpu_NBIF_VWIRE_CTRL__NBIF_SMN_VWR_DIS_MASK 0x00000001L
#define nbif_gpu_NBIF_VWIRE_CTRL__SMN_VWR_RESET_DELAY_CNT_MASK 0x000000f0L
#define nbif_gpu_NBIF_VWIRE_CTRL__SMN_VWR_POSTED_MASK 0x00000100L
#define nbif_gpu_NBIF_VWIRE_CTRL__SMN_VWR_DBGMSK_MASK 0x00000200L
#define nbif_gpu_NBIF_VWIRE_CTRL__NBIF_SDP_UPS_VWR_DIS_MASK 0x00010000L
#define nbif_gpu_NBIF_VWIRE_CTRL__SDP_VWR_RESET_DELAY_CNT_MASK 0x00f00000L
#define nbif_gpu_NBIF_VWIRE_CTRL__SDP_VWR_DBGMSK_MASK 0x02000000L
#define nbif_gpu_NBIF_VWIRE_CTRL__SDP_VWR_BLOCKLVL_MASK 0x0c000000L

// nbif_gpu_NBIF_SMN_VWR_VCHG_DIS_CTRL
#define nbif_gpu_NBIF_SMN_VWR_VCHG_DIS_CTRL__SMN_VWR_VCHG_SET0_DIS_MASK 0x00000001L
#define nbif_gpu_NBIF_SMN_VWR_VCHG_DIS_CTRL__SMN_VWR_VCHG_SET1_DIS_MASK 0x00000002L
#define nbif_gpu_NBIF_SMN_VWR_VCHG_DIS_CTRL__SMN_VWR_VCHG_SET2_DIS_MASK 0x00000004L
#define nbif_gpu_NBIF_SMN_VWR_VCHG_DIS_CTRL__SMN_VWR_VCHG_SET3_DIS_MASK 0x00000008L
#define nbif_gpu_NBIF_SMN_VWR_VCHG_DIS_CTRL__SMN_VWR_VCHG_SET4_DIS_MASK 0x00000010L
#define nbif_gpu_NBIF_SMN_VWR_VCHG_DIS_CTRL__SMN_VWR_VCHG_SET5_DIS_MASK 0x00000020L
#define nbif_gpu_NBIF_SMN_VWR_VCHG_DIS_CTRL__SMN_VWR_VCHG_SET6_DIS_MASK 0x00000040L

// nbif_gpu_NBIF_SMN_VWR_VCHG_RST_CTRL0
#define nbif_gpu_NBIF_SMN_VWR_VCHG_RST_CTRL0__SMN_VWR_VCHG_SET0_RST_DEF_REV_MASK 0x00000001L
#define nbif_gpu_NBIF_SMN_VWR_VCHG_RST_CTRL0__SMN_VWR_VCHG_SET1_RST_DEF_REV_MASK 0x00000002L
#define nbif_gpu_NBIF_SMN_VWR_VCHG_RST_CTRL0__SMN_VWR_VCHG_SET2_RST_DEF_REV_MASK 0x00000004L
#define nbif_gpu_NBIF_SMN_VWR_VCHG_RST_CTRL0__SMN_VWR_VCHG_SET3_RST_DEF_REV_MASK 0x00000008L
#define nbif_gpu_NBIF_SMN_VWR_VCHG_RST_CTRL0__SMN_VWR_VCHG_SET4_RST_DEF_REV_MASK 0x00000010L
#define nbif_gpu_NBIF_SMN_VWR_VCHG_RST_CTRL0__SMN_VWR_VCHG_SET5_RST_DEF_REV_MASK 0x00000020L
#define nbif_gpu_NBIF_SMN_VWR_VCHG_RST_CTRL0__SMN_VWR_VCHG_SET6_RST_DEF_REV_MASK 0x00000040L

// nbif_gpu_NBIF_SMN_VWR_VCHG_TRIG
#define nbif_gpu_NBIF_SMN_VWR_VCHG_TRIG__SMN_VWR_VCHG_SET0_TRIG_MASK 0x00000001L
#define nbif_gpu_NBIF_SMN_VWR_VCHG_TRIG__SMN_VWR_VCHG_SET1_TRIG_MASK 0x00000002L
#define nbif_gpu_NBIF_SMN_VWR_VCHG_TRIG__SMN_VWR_VCHG_SET2_TRIG_MASK 0x00000004L
#define nbif_gpu_NBIF_SMN_VWR_VCHG_TRIG__SMN_VWR_VCHG_SET3_TRIG_MASK 0x00000008L
#define nbif_gpu_NBIF_SMN_VWR_VCHG_TRIG__SMN_VWR_VCHG_SET4_TRIG_MASK 0x00000010L
#define nbif_gpu_NBIF_SMN_VWR_VCHG_TRIG__SMN_VWR_VCHG_SET5_TRIG_MASK 0x00000020L
#define nbif_gpu_NBIF_SMN_VWR_VCHG_TRIG__SMN_VWR_VCHG_SET6_TRIG_MASK 0x00000040L

// nbif_gpu_NBIF_SMN_VWR_WTRIG_CNTL
#define nbif_gpu_NBIF_SMN_VWR_WTRIG_CNTL__SMN_VWR_WTRIG_SET0_DIS_MASK 0x00000001L
#define nbif_gpu_NBIF_SMN_VWR_WTRIG_CNTL__SMN_VWR_WTRIG_SET1_DIS_MASK 0x00000002L
#define nbif_gpu_NBIF_SMN_VWR_WTRIG_CNTL__SMN_VWR_WTRIG_SET2_DIS_MASK 0x00000004L
#define nbif_gpu_NBIF_SMN_VWR_WTRIG_CNTL__SMN_VWR_WTRIG_SET3_DIS_MASK 0x00000008L
#define nbif_gpu_NBIF_SMN_VWR_WTRIG_CNTL__SMN_VWR_WTRIG_SET4_DIS_MASK 0x00000010L
#define nbif_gpu_NBIF_SMN_VWR_WTRIG_CNTL__SMN_VWR_WTRIG_SET5_DIS_MASK 0x00000020L
#define nbif_gpu_NBIF_SMN_VWR_WTRIG_CNTL__SMN_VWR_WTRIG_SET6_DIS_MASK 0x00000040L

// nbif_gpu_NBIF_SMN_VWR_VCHG_DIS_CTRL_1
#define nbif_gpu_NBIF_SMN_VWR_VCHG_DIS_CTRL_1__SMN_VWR_VCHG_SET0_DIFFDET_DEF_REV_MASK 0x00000001L
#define nbif_gpu_NBIF_SMN_VWR_VCHG_DIS_CTRL_1__SMN_VWR_VCHG_SET1_DIFFDET_DEF_REV_MASK 0x00000002L
#define nbif_gpu_NBIF_SMN_VWR_VCHG_DIS_CTRL_1__SMN_VWR_VCHG_SET2_DIFFDET_DEF_REV_MASK 0x00000004L
#define nbif_gpu_NBIF_SMN_VWR_VCHG_DIS_CTRL_1__SMN_VWR_VCHG_SET3_DIFFDET_DEF_REV_MASK 0x00000008L
#define nbif_gpu_NBIF_SMN_VWR_VCHG_DIS_CTRL_1__SMN_VWR_VCHG_SET4_DIFFDET_DEF_REV_MASK 0x00000010L
#define nbif_gpu_NBIF_SMN_VWR_VCHG_DIS_CTRL_1__SMN_VWR_VCHG_SET5_DIFFDET_DEF_REV_MASK 0x00000020L
#define nbif_gpu_NBIF_SMN_VWR_VCHG_DIS_CTRL_1__SMN_VWR_VCHG_SET6_DIFFDET_DEF_REV_MASK 0x00000040L

// nbif_gpu_NBIF_MGCG_CTRL
#define nbif_gpu_NBIF_MGCG_CTRL__NBIF_MGCG_EN_MASK 0x00000001L
#define nbif_gpu_NBIF_MGCG_CTRL__NBIF_MGCG_MODE_MASK 0x00000002L
#define nbif_gpu_NBIF_MGCG_CTRL__NBIF_MGCG_HYSTERESIS_MASK 0x000003fcL

// nbif_gpu_NBIF_DS_CTRL_LCLK
#define nbif_gpu_NBIF_DS_CTRL_LCLK__NBIF_LCLK_DS_EN_MASK 0x00000001L
#define nbif_gpu_NBIF_DS_CTRL_LCLK__NBIF_LCLK_DS_TIMER_MASK 0xffff0000L

// nbif_gpu_SMN_MST_CNTL0
#define nbif_gpu_SMN_MST_CNTL0__SMN_ARB_MODE_MASK 0x00000003L
#define nbif_gpu_SMN_MST_CNTL0__SMN_ZERO_BE_WR_EN_UPS_MASK 0x00000100L
#define nbif_gpu_SMN_MST_CNTL0__SMN_ZERO_BE_RD_EN_UPS_MASK 0x00000200L
#define nbif_gpu_SMN_MST_CNTL0__SMN_POST_MASK_EN_UPS_MASK 0x00000400L
#define nbif_gpu_SMN_MST_CNTL0__MULTI_SMN_TRANS_ID_DIS_UPS_MASK 0x00000800L
#define nbif_gpu_SMN_MST_CNTL0__SMN_ZERO_BE_WR_EN_DNS_DEV0_MASK 0x00010000L
#define nbif_gpu_SMN_MST_CNTL0__SMN_ZERO_BE_RD_EN_DNS_DEV0_MASK 0x00100000L
#define nbif_gpu_SMN_MST_CNTL0__SMN_POST_MASK_EN_DNS_DEV0_MASK 0x01000000L
#define nbif_gpu_SMN_MST_CNTL0__MULTI_SMN_TRANS_ID_DIS_DNS_DEV0_MASK 0x10000000L

// nbif_gpu_SMN_MST_EP_CNTL1
#define nbif_gpu_SMN_MST_EP_CNTL1__SMN_POST_MASK_EN_EP_DEV0_PF0_MASK 0x00000001L
#define nbif_gpu_SMN_MST_EP_CNTL1__SMN_POST_MASK_EN_EP_DEV0_PF1_MASK 0x00000002L
#define nbif_gpu_SMN_MST_EP_CNTL1__SMN_POST_MASK_EN_EP_DEV0_PF2_MASK 0x00000004L
#define nbif_gpu_SMN_MST_EP_CNTL1__SMN_POST_MASK_EN_EP_DEV0_PF3_MASK 0x00000008L
#define nbif_gpu_SMN_MST_EP_CNTL1__SMN_POST_MASK_EN_EP_DEV0_PF4_MASK 0x00000010L
#define nbif_gpu_SMN_MST_EP_CNTL1__SMN_POST_MASK_EN_EP_DEV0_PF5_MASK 0x00000020L
#define nbif_gpu_SMN_MST_EP_CNTL1__SMN_POST_MASK_EN_EP_DEV0_PF6_MASK 0x00000040L
#define nbif_gpu_SMN_MST_EP_CNTL1__SMN_POST_MASK_EN_EP_DEV0_PF7_MASK 0x00000080L

// nbif_gpu_SMN_MST_EP_CNTL2
#define nbif_gpu_SMN_MST_EP_CNTL2__MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF0_MASK 0x00000001L
#define nbif_gpu_SMN_MST_EP_CNTL2__MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF1_MASK 0x00000002L
#define nbif_gpu_SMN_MST_EP_CNTL2__MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF2_MASK 0x00000004L
#define nbif_gpu_SMN_MST_EP_CNTL2__MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF3_MASK 0x00000008L
#define nbif_gpu_SMN_MST_EP_CNTL2__MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF4_MASK 0x00000010L
#define nbif_gpu_SMN_MST_EP_CNTL2__MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF5_MASK 0x00000020L
#define nbif_gpu_SMN_MST_EP_CNTL2__MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF6_MASK 0x00000040L
#define nbif_gpu_SMN_MST_EP_CNTL2__MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF7_MASK 0x00000080L

// nbif_gpu_SMN_MST_EP_CNTL3
#define nbif_gpu_SMN_MST_EP_CNTL3__SMN_ZERO_BE_WR_EN_EP_DEV0_PF0_MASK 0x00000001L
#define nbif_gpu_SMN_MST_EP_CNTL3__SMN_ZERO_BE_WR_EN_EP_DEV0_PF1_MASK 0x00000002L
#define nbif_gpu_SMN_MST_EP_CNTL3__SMN_ZERO_BE_WR_EN_EP_DEV0_PF2_MASK 0x00000004L
#define nbif_gpu_SMN_MST_EP_CNTL3__SMN_ZERO_BE_WR_EN_EP_DEV0_PF3_MASK 0x00000008L
#define nbif_gpu_SMN_MST_EP_CNTL3__SMN_ZERO_BE_WR_EN_EP_DEV0_PF4_MASK 0x00000010L
#define nbif_gpu_SMN_MST_EP_CNTL3__SMN_ZERO_BE_WR_EN_EP_DEV0_PF5_MASK 0x00000020L
#define nbif_gpu_SMN_MST_EP_CNTL3__SMN_ZERO_BE_WR_EN_EP_DEV0_PF6_MASK 0x00000040L
#define nbif_gpu_SMN_MST_EP_CNTL3__SMN_ZERO_BE_WR_EN_EP_DEV0_PF7_MASK 0x00000080L

// nbif_gpu_SMN_MST_EP_CNTL4
#define nbif_gpu_SMN_MST_EP_CNTL4__SMN_ZERO_BE_RD_EN_EP_DEV0_PF0_MASK 0x00000001L
#define nbif_gpu_SMN_MST_EP_CNTL4__SMN_ZERO_BE_RD_EN_EP_DEV0_PF1_MASK 0x00000002L
#define nbif_gpu_SMN_MST_EP_CNTL4__SMN_ZERO_BE_RD_EN_EP_DEV0_PF2_MASK 0x00000004L
#define nbif_gpu_SMN_MST_EP_CNTL4__SMN_ZERO_BE_RD_EN_EP_DEV0_PF3_MASK 0x00000008L
#define nbif_gpu_SMN_MST_EP_CNTL4__SMN_ZERO_BE_RD_EN_EP_DEV0_PF4_MASK 0x00000010L
#define nbif_gpu_SMN_MST_EP_CNTL4__SMN_ZERO_BE_RD_EN_EP_DEV0_PF5_MASK 0x00000020L
#define nbif_gpu_SMN_MST_EP_CNTL4__SMN_ZERO_BE_RD_EN_EP_DEV0_PF6_MASK 0x00000040L
#define nbif_gpu_SMN_MST_EP_CNTL4__SMN_ZERO_BE_RD_EN_EP_DEV0_PF7_MASK 0x00000080L

// nbif_gpu_NBIF_SDP_VWR_VCHG_DIS_CTRL
#define nbif_gpu_NBIF_SDP_VWR_VCHG_DIS_CTRL__SDP_VWR_VCHG_ENDP_F0_DIS_MASK 0x00000001L
#define nbif_gpu_NBIF_SDP_VWR_VCHG_DIS_CTRL__SDP_VWR_VCHG_ENDP_F1_DIS_MASK 0x00000002L
#define nbif_gpu_NBIF_SDP_VWR_VCHG_DIS_CTRL__SDP_VWR_VCHG_ENDP_F2_DIS_MASK 0x00000004L
#define nbif_gpu_NBIF_SDP_VWR_VCHG_DIS_CTRL__SDP_VWR_VCHG_ENDP_F3_DIS_MASK 0x00000008L
#define nbif_gpu_NBIF_SDP_VWR_VCHG_DIS_CTRL__SDP_VWR_VCHG_ENDP_F4_DIS_MASK 0x00000010L
#define nbif_gpu_NBIF_SDP_VWR_VCHG_DIS_CTRL__SDP_VWR_VCHG_ENDP_F5_DIS_MASK 0x00000020L
#define nbif_gpu_NBIF_SDP_VWR_VCHG_DIS_CTRL__SDP_VWR_VCHG_ENDP_F6_DIS_MASK 0x00000040L
#define nbif_gpu_NBIF_SDP_VWR_VCHG_DIS_CTRL__SDP_VWR_VCHG_ENDP_F7_DIS_MASK 0x00000080L
#define nbif_gpu_NBIF_SDP_VWR_VCHG_DIS_CTRL__SDP_VWR_VCHG_SWDS_P0_DIS_MASK 0x01000000L

// nbif_gpu_NBIF_SDP_VWR_VCHG_RST_CTRL0
#define nbif_gpu_NBIF_SDP_VWR_VCHG_RST_CTRL0__SDP_VWR_VCHG_ENDP_F0_RST_OVRD_EN_MASK 0x00000001L
#define nbif_gpu_NBIF_SDP_VWR_VCHG_RST_CTRL0__SDP_VWR_VCHG_ENDP_F1_RST_OVRD_EN_MASK 0x00000002L
#define nbif_gpu_NBIF_SDP_VWR_VCHG_RST_CTRL0__SDP_VWR_VCHG_ENDP_F2_RST_OVRD_EN_MASK 0x00000004L
#define nbif_gpu_NBIF_SDP_VWR_VCHG_RST_CTRL0__SDP_VWR_VCHG_ENDP_F3_RST_OVRD_EN_MASK 0x00000008L
#define nbif_gpu_NBIF_SDP_VWR_VCHG_RST_CTRL0__SDP_VWR_VCHG_ENDP_F4_RST_OVRD_EN_MASK 0x00000010L
#define nbif_gpu_NBIF_SDP_VWR_VCHG_RST_CTRL0__SDP_VWR_VCHG_ENDP_F5_RST_OVRD_EN_MASK 0x00000020L
#define nbif_gpu_NBIF_SDP_VWR_VCHG_RST_CTRL0__SDP_VWR_VCHG_ENDP_F6_RST_OVRD_EN_MASK 0x00000040L
#define nbif_gpu_NBIF_SDP_VWR_VCHG_RST_CTRL0__SDP_VWR_VCHG_ENDP_F7_RST_OVRD_EN_MASK 0x00000080L
#define nbif_gpu_NBIF_SDP_VWR_VCHG_RST_CTRL0__SDP_VWR_VCHG_SWDS_P0_RST_OVRD_EN_MASK 0x01000000L

// nbif_gpu_NBIF_SDP_VWR_VCHG_RST_CTRL1
#define nbif_gpu_NBIF_SDP_VWR_VCHG_RST_CTRL1__SDP_VWR_VCHG_ENDP_F0_RST_OVRD_VAL_MASK 0x00000001L
#define nbif_gpu_NBIF_SDP_VWR_VCHG_RST_CTRL1__SDP_VWR_VCHG_ENDP_F1_RST_OVRD_VAL_MASK 0x00000002L
#define nbif_gpu_NBIF_SDP_VWR_VCHG_RST_CTRL1__SDP_VWR_VCHG_ENDP_F2_RST_OVRD_VAL_MASK 0x00000004L
#define nbif_gpu_NBIF_SDP_VWR_VCHG_RST_CTRL1__SDP_VWR_VCHG_ENDP_F3_RST_OVRD_VAL_MASK 0x00000008L
#define nbif_gpu_NBIF_SDP_VWR_VCHG_RST_CTRL1__SDP_VWR_VCHG_ENDP_F4_RST_OVRD_VAL_MASK 0x00000010L
#define nbif_gpu_NBIF_SDP_VWR_VCHG_RST_CTRL1__SDP_VWR_VCHG_ENDP_F5_RST_OVRD_VAL_MASK 0x00000020L
#define nbif_gpu_NBIF_SDP_VWR_VCHG_RST_CTRL1__SDP_VWR_VCHG_ENDP_F6_RST_OVRD_VAL_MASK 0x00000040L
#define nbif_gpu_NBIF_SDP_VWR_VCHG_RST_CTRL1__SDP_VWR_VCHG_ENDP_F7_RST_OVRD_VAL_MASK 0x00000080L
#define nbif_gpu_NBIF_SDP_VWR_VCHG_RST_CTRL1__SDP_VWR_VCHG_SWDS_P0_RST_OVRD_VAL_MASK 0x01000000L

// nbif_gpu_NBIF_SDP_VWR_VCHG_TRIG
#define nbif_gpu_NBIF_SDP_VWR_VCHG_TRIG__SDP_VWR_VCHG_ENDP_F0_TRIG_MASK 0x00000001L
#define nbif_gpu_NBIF_SDP_VWR_VCHG_TRIG__SDP_VWR_VCHG_ENDP_F1_TRIG_MASK 0x00000002L
#define nbif_gpu_NBIF_SDP_VWR_VCHG_TRIG__SDP_VWR_VCHG_ENDP_F2_TRIG_MASK 0x00000004L
#define nbif_gpu_NBIF_SDP_VWR_VCHG_TRIG__SDP_VWR_VCHG_ENDP_F3_TRIG_MASK 0x00000008L
#define nbif_gpu_NBIF_SDP_VWR_VCHG_TRIG__SDP_VWR_VCHG_ENDP_F4_TRIG_MASK 0x00000010L
#define nbif_gpu_NBIF_SDP_VWR_VCHG_TRIG__SDP_VWR_VCHG_ENDP_F5_TRIG_MASK 0x00000020L
#define nbif_gpu_NBIF_SDP_VWR_VCHG_TRIG__SDP_VWR_VCHG_ENDP_F6_TRIG_MASK 0x00000040L
#define nbif_gpu_NBIF_SDP_VWR_VCHG_TRIG__SDP_VWR_VCHG_ENDP_F7_TRIG_MASK 0x00000080L
#define nbif_gpu_NBIF_SDP_VWR_VCHG_TRIG__SDP_VWR_VCHG_SWDS_P0_TRIG_MASK 0x01000000L

// nbif_gpu_BME_DUMMY_CNTL_0
#define nbif_gpu_BME_DUMMY_CNTL_0__BME_DUMMY_RSPSTS_DEV0_F0_MASK 0x00000003L
#define nbif_gpu_BME_DUMMY_CNTL_0__BME_DUMMY_RSPSTS_DEV0_F1_MASK 0x0000000cL
#define nbif_gpu_BME_DUMMY_CNTL_0__BME_DUMMY_RSPSTS_DEV0_F2_MASK 0x00000030L
#define nbif_gpu_BME_DUMMY_CNTL_0__BME_DUMMY_RSPSTS_DEV0_F3_MASK 0x000000c0L
#define nbif_gpu_BME_DUMMY_CNTL_0__BME_DUMMY_RSPSTS_DEV0_F4_MASK 0x00000300L
#define nbif_gpu_BME_DUMMY_CNTL_0__BME_DUMMY_RSPSTS_DEV0_F5_MASK 0x00000c00L
#define nbif_gpu_BME_DUMMY_CNTL_0__BME_DUMMY_RSPSTS_DEV0_F6_MASK 0x00003000L
#define nbif_gpu_BME_DUMMY_CNTL_0__BME_DUMMY_RSPSTS_DEV0_F7_MASK 0x0000c000L

// nbif_gpu_BIFC_THT_CNTL
#define nbif_gpu_BIFC_THT_CNTL__CREDIT_ALLOC_THT_RD_VC0_MASK 0x0000000fL
#define nbif_gpu_BIFC_THT_CNTL__CREDIT_ALLOC_THT_WR_VC0_MASK 0x000000f0L
#define nbif_gpu_BIFC_THT_CNTL__CREDIT_ALLOC_THT_WR_VC1_MASK 0x00000f00L

// nbif_gpu_BIFC_HSTARB_CNTL
#define nbif_gpu_BIFC_HSTARB_CNTL__SLVARB_MODE_MASK 0x00000003L

// nbif_gpu_BIFC_GSI_CNTL
#define nbif_gpu_BIFC_GSI_CNTL__GSI_SDP_RSP_ARB_MODE_MASK 0x00000003L
#define nbif_gpu_BIFC_GSI_CNTL__GSI_CPL_RSP_ARB_MODE_MASK 0x0000001cL
#define nbif_gpu_BIFC_GSI_CNTL__GSI_CPL_INTERLEAVING_EN_MASK 0x00000020L
#define nbif_gpu_BIFC_GSI_CNTL__GSI_CPL_PCR_EP_CAUSE_UR_EN_MASK 0x00000040L
#define nbif_gpu_BIFC_GSI_CNTL__GSI_CPL_SMN_P_EP_CAUSE_UR_EN_MASK 0x00000080L
#define nbif_gpu_BIFC_GSI_CNTL__GSI_CPL_SMN_NP_EP_CAUSE_UR_EN_MASK 0x00000100L
#define nbif_gpu_BIFC_GSI_CNTL__GSI_CPL_SST_EP_CAUSE_UR_EN_MASK 0x00000200L
#define nbif_gpu_BIFC_GSI_CNTL__GSI_SDP_REQ_ARB_MODE_MASK 0x00000c00L
#define nbif_gpu_BIFC_GSI_CNTL__GSI_SMN_REQ_ARB_MODE_MASK 0x00003000L

// nbif_gpu_BIFC_PCIEFUNC_CNTL
#define nbif_gpu_BIFC_PCIEFUNC_CNTL__DMA_NON_PCIEFUNC_BUSDEVFUNC_MASK 0x0000ffffL
#define nbif_gpu_BIFC_PCIEFUNC_CNTL__MP1SYSHUBDATA_DRAM_IS_PCIEFUNC_MASK 0x00010000L

// nbif_gpu_BIFC_SDP_CNTL_0
#define nbif_gpu_BIFC_SDP_CNTL_0__HRP_SDP_DISCON_HYSTERESIS_MASK 0x0000003fL
#define nbif_gpu_BIFC_SDP_CNTL_0__GSI_SDP_DISCON_HYSTERESIS_MASK 0x00000fc0L
#define nbif_gpu_BIFC_SDP_CNTL_0__GMI_DNS_SDP_DISCON_HYSTERESIS_MASK 0x0003f000L
#define nbif_gpu_BIFC_SDP_CNTL_0__GMI_UPS_SDP_DISCON_HYSTERESIS_MASK 0x00fc0000L
#define nbif_gpu_BIFC_SDP_CNTL_0__RCC_GMI_DBGMSK_MASK 0x01000000L
#define nbif_gpu_BIFC_SDP_CNTL_0__BIH_GMI_DBGMSK_MASK 0x02000000L

// nbif_gpu_BIFC_PERF_CNTL_0
#define nbif_gpu_BIFC_PERF_CNTL_0__PERF_CNT_MMIO_RD_EN_MASK 0x00000001L
#define nbif_gpu_BIFC_PERF_CNTL_0__PERF_CNT_MMIO_WR_EN_MASK 0x00000002L
#define nbif_gpu_BIFC_PERF_CNTL_0__PERF_CNT_MMIO_RD_RESET_MASK 0x00000100L
#define nbif_gpu_BIFC_PERF_CNTL_0__PERF_CNT_MMIO_WR_RESET_MASK 0x00000200L
#define nbif_gpu_BIFC_PERF_CNTL_0__PERF_CNT_MMIO_RD_SEL_MASK 0x001f0000L
#define nbif_gpu_BIFC_PERF_CNTL_0__PERF_CNT_MMIO_WR_SEL_MASK 0x1f000000L

// nbif_gpu_BIFC_PERF_CNTL_1
#define nbif_gpu_BIFC_PERF_CNTL_1__PERF_CNT_DMA_RD_EN_MASK 0x00000001L
#define nbif_gpu_BIFC_PERF_CNTL_1__PERF_CNT_DMA_WR_EN_MASK 0x00000002L
#define nbif_gpu_BIFC_PERF_CNTL_1__PERF_CNT_DMA_RD_RESET_MASK 0x00000100L
#define nbif_gpu_BIFC_PERF_CNTL_1__PERF_CNT_DMA_WR_RESET_MASK 0x00000200L
#define nbif_gpu_BIFC_PERF_CNTL_1__PERF_CNT_DMA_RD_SEL_MASK 0x003f0000L
#define nbif_gpu_BIFC_PERF_CNTL_1__PERF_CNT_DMA_WR_SEL_MASK 0x7f000000L

// nbif_gpu_BIFC_PERF_CNT_MMIO_RD
#define nbif_gpu_BIFC_PERF_CNT_MMIO_RD__PERF_CNT_MMIO_RD_VALUE_MASK 0xffffffffL

// nbif_gpu_BIFC_PERF_CNT_MMIO_WR
#define nbif_gpu_BIFC_PERF_CNT_MMIO_WR__PERF_CNT_MMIO_WR_VALUE_MASK 0xffffffffL

// nbif_gpu_BIFC_PERF_CNT_DMA_RD
#define nbif_gpu_BIFC_PERF_CNT_DMA_RD__PERF_CNT_DMA_RD_VALUE_MASK 0xffffffffL

// nbif_gpu_BIFC_PERF_CNT_DMA_WR
#define nbif_gpu_BIFC_PERF_CNT_DMA_WR__PERF_CNT_DMA_WR_VALUE_MASK 0xffffffffL

// nbif_gpu_NBIF_REGIF_ERRSET_CTRL
#define nbif_gpu_NBIF_REGIF_ERRSET_CTRL__DROP_NONPF_MMREGREQ_SETERR_DIS_MASK 0x00000001L

// nbif_gpu_BIF_RAS_LEAF0_CTRL
#define nbif_gpu_BIF_RAS_LEAF0_CTRL__POISON_DET_EN_MASK 0x00000001L
#define nbif_gpu_BIF_RAS_LEAF0_CTRL__POISON_ERREVENT_EN_MASK 0x00000002L
#define nbif_gpu_BIF_RAS_LEAF0_CTRL__POISON_STALL_EN_MASK 0x00000004L
#define nbif_gpu_BIF_RAS_LEAF0_CTRL__PARITY_DET_EN_MASK 0x00000010L
#define nbif_gpu_BIF_RAS_LEAF0_CTRL__PARITY_ERREVENT_EN_MASK 0x00000020L
#define nbif_gpu_BIF_RAS_LEAF0_CTRL__PARITY_STALL_EN_MASK 0x00000040L
#define nbif_gpu_BIF_RAS_LEAF0_CTRL__ERR_EVENT_RECV_MASK 0x00010000L
#define nbif_gpu_BIF_RAS_LEAF0_CTRL__LINK_DIS_RECV_MASK 0x00020000L
#define nbif_gpu_BIF_RAS_LEAF0_CTRL__POISON_ERR_DET_MASK 0x00040000L
#define nbif_gpu_BIF_RAS_LEAF0_CTRL__PARITY_ERR_DET_MASK 0x00080000L
#define nbif_gpu_BIF_RAS_LEAF0_CTRL__ERR_EVENT_SENT_MASK 0x00100000L
#define nbif_gpu_BIF_RAS_LEAF0_CTRL__EGRESS_STALLED_MASK 0x00200000L

// nbif_gpu_BIF_RAS_LEAF1_CTRL
#define nbif_gpu_BIF_RAS_LEAF1_CTRL__POISON_DET_EN_MASK 0x00000001L
#define nbif_gpu_BIF_RAS_LEAF1_CTRL__POISON_ERREVENT_EN_MASK 0x00000002L
#define nbif_gpu_BIF_RAS_LEAF1_CTRL__POISON_STALL_EN_MASK 0x00000004L
#define nbif_gpu_BIF_RAS_LEAF1_CTRL__PARITY_DET_EN_MASK 0x00000010L
#define nbif_gpu_BIF_RAS_LEAF1_CTRL__PARITY_ERREVENT_EN_MASK 0x00000020L
#define nbif_gpu_BIF_RAS_LEAF1_CTRL__PARITY_STALL_EN_MASK 0x00000040L
#define nbif_gpu_BIF_RAS_LEAF1_CTRL__ERR_EVENT_RECV_MASK 0x00010000L
#define nbif_gpu_BIF_RAS_LEAF1_CTRL__LINK_DIS_RECV_MASK 0x00020000L
#define nbif_gpu_BIF_RAS_LEAF1_CTRL__POISON_ERR_DET_MASK 0x00040000L
#define nbif_gpu_BIF_RAS_LEAF1_CTRL__PARITY_ERR_DET_MASK 0x00080000L
#define nbif_gpu_BIF_RAS_LEAF1_CTRL__ERR_EVENT_SENT_MASK 0x00100000L
#define nbif_gpu_BIF_RAS_LEAF1_CTRL__EGRESS_STALLED_MASK 0x00200000L

// nbif_gpu_BIF_RAS_LEAF2_CTRL
#define nbif_gpu_BIF_RAS_LEAF2_CTRL__POISON_DET_EN_MASK 0x00000001L
#define nbif_gpu_BIF_RAS_LEAF2_CTRL__POISON_ERREVENT_EN_MASK 0x00000002L
#define nbif_gpu_BIF_RAS_LEAF2_CTRL__POISON_STALL_EN_MASK 0x00000004L
#define nbif_gpu_BIF_RAS_LEAF2_CTRL__PARITY_DET_EN_MASK 0x00000010L
#define nbif_gpu_BIF_RAS_LEAF2_CTRL__PARITY_ERREVENT_EN_MASK 0x00000020L
#define nbif_gpu_BIF_RAS_LEAF2_CTRL__PARITY_STALL_EN_MASK 0x00000040L
#define nbif_gpu_BIF_RAS_LEAF2_CTRL__ERR_EVENT_RECV_MASK 0x00010000L
#define nbif_gpu_BIF_RAS_LEAF2_CTRL__LINK_DIS_RECV_MASK 0x00020000L
#define nbif_gpu_BIF_RAS_LEAF2_CTRL__POISON_ERR_DET_MASK 0x00040000L
#define nbif_gpu_BIF_RAS_LEAF2_CTRL__PARITY_ERR_DET_MASK 0x00080000L
#define nbif_gpu_BIF_RAS_LEAF2_CTRL__ERR_EVENT_SENT_MASK 0x00100000L
#define nbif_gpu_BIF_RAS_LEAF2_CTRL__EGRESS_STALLED_MASK 0x00200000L

// nbif_gpu_BIF_RAS_MISC_CTRL
#define nbif_gpu_BIF_RAS_MISC_CTRL__LINKDIS_TRIG_ERREVENT_EN_MASK 0x00000001L

// nbif_gpu_SUM_INDEX
#define nbif_gpu_SUM_INDEX__SUM_INDEX_MASK 0xffffffffL

// nbif_gpu_SUM_DATA
#define nbif_gpu_SUM_DATA__SUM_DATA_MASK 0xffffffffL

// nbif_gpu_SBIOS_SCRATCH_0
#define nbif_gpu_SBIOS_SCRATCH_0__SBIOS_SCRATCH_DW_MASK 0xffffffffL

// nbif_gpu_SBIOS_SCRATCH_1
#define nbif_gpu_SBIOS_SCRATCH_1__SBIOS_SCRATCH_DW_MASK 0xffffffffL

// nbif_gpu_SBIOS_SCRATCH_2
#define nbif_gpu_SBIOS_SCRATCH_2__SBIOS_SCRATCH_DW_MASK 0xffffffffL

// nbif_gpu_SBIOS_SCRATCH_3
#define nbif_gpu_SBIOS_SCRATCH_3__SBIOS_SCRATCH_DW_MASK 0xffffffffL

// nbif_gpu_BIF_RLC_INTR_CNTL
#define nbif_gpu_BIF_RLC_INTR_CNTL__RLC_CMD_COMPLETE_MASK 0x00000001L
#define nbif_gpu_BIF_RLC_INTR_CNTL__RLC_HANG_SELF_RECOVERED_MASK 0x00000002L
#define nbif_gpu_BIF_RLC_INTR_CNTL__RLC_HANG_NEED_FLR_MASK 0x00000004L
#define nbif_gpu_BIF_RLC_INTR_CNTL__RLC_VM_BUSY_TRANSITION_MASK 0x00000008L

// nbif_gpu_BIF_VCE_INTR_CNTL
#define nbif_gpu_BIF_VCE_INTR_CNTL__VCE_CMD_COMPLETE_MASK 0x00000001L
#define nbif_gpu_BIF_VCE_INTR_CNTL__VCE_HANG_SELF_RECOVERED_MASK 0x00000002L
#define nbif_gpu_BIF_VCE_INTR_CNTL__VCE_HANG_NEED_FLR_MASK 0x00000004L
#define nbif_gpu_BIF_VCE_INTR_CNTL__VCE_VM_BUSY_TRANSITION_MASK 0x00000008L

// nbif_gpu_BIF_UVD_INTR_CNTL
#define nbif_gpu_BIF_UVD_INTR_CNTL__UVD_CMD_COMPLETE_MASK 0x00000001L
#define nbif_gpu_BIF_UVD_INTR_CNTL__UVD_HANG_SELF_RECOVERED_MASK 0x00000002L
#define nbif_gpu_BIF_UVD_INTR_CNTL__UVD_HANG_NEED_FLR_MASK 0x00000004L
#define nbif_gpu_BIF_UVD_INTR_CNTL__UVD_VM_BUSY_TRANSITION_MASK 0x00000008L

// nbif_gpu_GFX_MMIOREG_CAM_ADDR0
#define nbif_gpu_GFX_MMIOREG_CAM_ADDR0__CAM_ADDR0_MASK 0x000fffffL

// nbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR0
#define nbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR0__CAM_REMAP_ADDR0_MASK 0x000fffffL

// nbif_gpu_GFX_MMIOREG_CAM_ADDR1
#define nbif_gpu_GFX_MMIOREG_CAM_ADDR1__CAM_ADDR1_MASK 0x000fffffL

// nbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR1
#define nbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR1__CAM_REMAP_ADDR1_MASK 0x000fffffL

// nbif_gpu_GFX_MMIOREG_CAM_ADDR2
#define nbif_gpu_GFX_MMIOREG_CAM_ADDR2__CAM_ADDR2_MASK 0x000fffffL

// nbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR2
#define nbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR2__CAM_REMAP_ADDR2_MASK 0x000fffffL

// nbif_gpu_GFX_MMIOREG_CAM_ADDR3
#define nbif_gpu_GFX_MMIOREG_CAM_ADDR3__CAM_ADDR3_MASK 0x000fffffL

// nbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR3
#define nbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR3__CAM_REMAP_ADDR3_MASK 0x000fffffL

// nbif_gpu_GFX_MMIOREG_CAM_ADDR4
#define nbif_gpu_GFX_MMIOREG_CAM_ADDR4__CAM_ADDR4_MASK 0x000fffffL

// nbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR4
#define nbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR4__CAM_REMAP_ADDR4_MASK 0x000fffffL

// nbif_gpu_GFX_MMIOREG_CAM_ADDR5
#define nbif_gpu_GFX_MMIOREG_CAM_ADDR5__CAM_ADDR5_MASK 0x000fffffL

// nbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR5
#define nbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR5__CAM_REMAP_ADDR5_MASK 0x000fffffL

// nbif_gpu_GFX_MMIOREG_CAM_ADDR6
#define nbif_gpu_GFX_MMIOREG_CAM_ADDR6__CAM_ADDR6_MASK 0x000fffffL

// nbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR6
#define nbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR6__CAM_REMAP_ADDR6_MASK 0x000fffffL

// nbif_gpu_GFX_MMIOREG_CAM_ADDR7
#define nbif_gpu_GFX_MMIOREG_CAM_ADDR7__CAM_ADDR7_MASK 0x000fffffL

// nbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR7
#define nbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR7__CAM_REMAP_ADDR7_MASK 0x000fffffL

// nbif_gpu_GFX_MMIOREG_CAM_CNTL
#define nbif_gpu_GFX_MMIOREG_CAM_CNTL__CAM_ENABLE_MASK 0x000000ffL

// nbif_gpu_GFX_MMIOREG_CAM_ZERO_CPL
#define nbif_gpu_GFX_MMIOREG_CAM_ZERO_CPL__CAM_ZERO_CPL_MASK 0xffffffffL

// nbif_gpu_GFX_MMIOREG_CAM_ONE_CPL
#define nbif_gpu_GFX_MMIOREG_CAM_ONE_CPL__CAM_ONE_CPL_MASK 0xffffffffL

// nbif_gpu_GFX_MMIOREG_CAM_PROGRAMMABLE_CPL
#define nbif_gpu_GFX_MMIOREG_CAM_PROGRAMMABLE_CPL__CAM_PROGRAMMABLE_CPL_MASK 0xffffffffL

// nbif_gpu_MM_INDEX
#define nbif_gpu_MM_INDEX__MM_OFFSET_MASK 0x7fffffffL
#define nbif_gpu_MM_INDEX__MM_APER_MASK 0x80000000L

// nbif_gpu_MM_INDEX_HI
#define nbif_gpu_MM_INDEX_HI__MM_OFFSET_HI_MASK 0xffffffffL

// nbif_gpu_MM_DATA
#define nbif_gpu_MM_DATA__MM_DATA_MASK 0xffffffffL

// nbif_gpu_SYSHUB_INDEX_OVLP
#define nbif_gpu_SYSHUB_INDEX_OVLP__SYSHUB_OFFSET_MASK 0x003fffffL

// nbif_gpu_SYSHUB_DATA_OVLP
#define nbif_gpu_SYSHUB_DATA_OVLP__SYSHUB_DATA_MASK 0xffffffffL

// nbif_gpu_PCIE_INDEX
#define nbif_gpu_PCIE_INDEX__PCIE_INDEX_MASK 0xffffffffL

// nbif_gpu_PCIE_DATA
#define nbif_gpu_PCIE_DATA__PCIE_DATA_MASK 0xffffffffL

// nbif_gpu_PCIE_INDEX2
#define nbif_gpu_PCIE_INDEX2__PCIE_INDEX2_MASK 0xffffffffL

// nbif_gpu_PCIE_DATA2
#define nbif_gpu_PCIE_DATA2__PCIE_DATA2_MASK 0xffffffffL

// nbif_gpu_CC_BIF_BX_STRAP0
#define nbif_gpu_CC_BIF_BX_STRAP0__STRAP_RESERVED_MASK 0xfe000000L

// nbif_gpu_CC_BIF_BX_PINSTRAP0

// nbif_gpu_CC_BIF_BX_FUSESTRAP0
#define nbif_gpu_CC_BIF_BX_FUSESTRAP0__STRAP_BIF_PX_CAPABLE_MASK 0x00000002L

// nbif_gpu_BIF_MM_INDACCESS_CNTL
#define nbif_gpu_BIF_MM_INDACCESS_CNTL__WRITE_DIS_MASK 0x00000001L
#define nbif_gpu_BIF_MM_INDACCESS_CNTL__MM_INDACCESS_DIS_MASK 0x00000002L

// nbif_gpu_BUS_CNTL
#define nbif_gpu_BUS_CNTL__PMI_INT_DIS_EP_MASK 0x00000008L
#define nbif_gpu_BUS_CNTL__PMI_INT_DIS_DN_MASK 0x00000010L
#define nbif_gpu_BUS_CNTL__PMI_INT_DIS_SWUS_MASK 0x00000020L
#define nbif_gpu_BUS_CNTL__VGA_REG_COHERENCY_DIS_MASK 0x00000040L
#define nbif_gpu_BUS_CNTL__VGA_MEM_COHERENCY_DIS_MASK 0x00000080L
#define nbif_gpu_BUS_CNTL__SET_AZ_TC_MASK 0x00001c00L
#define nbif_gpu_BUS_CNTL__SET_MC_TC_MASK 0x0000e000L
#define nbif_gpu_BUS_CNTL__ZERO_BE_WR_EN_MASK 0x00010000L
#define nbif_gpu_BUS_CNTL__ZERO_BE_RD_EN_MASK 0x00020000L
#define nbif_gpu_BUS_CNTL__RD_STALL_IO_WR_MASK 0x00040000L
#define nbif_gpu_BUS_CNTL__DEASRT_INTX_DSTATE_CHK_DIS_EP_MASK 0x00080000L
#define nbif_gpu_BUS_CNTL__DEASRT_INTX_DSTATE_CHK_DIS_DN_MASK 0x00100000L
#define nbif_gpu_BUS_CNTL__DEASRT_INTX_DSTATE_CHK_DIS_SWUS_MASK 0x00200000L
#define nbif_gpu_BUS_CNTL__DEASRT_INTX_IN_NOND0_EN_EP_MASK 0x00400000L
#define nbif_gpu_BUS_CNTL__DEASRT_INTX_IN_NOND0_EN_DN_MASK 0x00800000L
#define nbif_gpu_BUS_CNTL__UR_OVRD_FOR_ECRC_EN_MASK 0x01000000L

// nbif_gpu_BIF_SCRATCH0
#define nbif_gpu_BIF_SCRATCH0__BIF_SCRATCH0_MASK 0xffffffffL

// nbif_gpu_BIF_SCRATCH1
#define nbif_gpu_BIF_SCRATCH1__BIF_SCRATCH1_MASK 0xffffffffL

// nbif_gpu_BX_RESET_EN
#define nbif_gpu_BX_RESET_EN__COR_RESET_EN_MASK 0x00000001L
#define nbif_gpu_BX_RESET_EN__REG_RESET_EN_MASK 0x00000002L
#define nbif_gpu_BX_RESET_EN__STY_RESET_EN_MASK 0x00000004L
#define nbif_gpu_BX_RESET_EN__FLR_TWICE_EN_MASK 0x00000100L
#define nbif_gpu_BX_RESET_EN__RESET_ON_VFENABLE_LOW_EN_MASK 0x00010000L

// nbif_gpu_MM_CFGREGS_CNTL
#define nbif_gpu_MM_CFGREGS_CNTL__MM_CFG_FUNC_SEL_MASK 0x00000007L
#define nbif_gpu_MM_CFGREGS_CNTL__MM_CFG_DEV_SEL_MASK 0x000000c0L
#define nbif_gpu_MM_CFGREGS_CNTL__MM_WR_TO_CFG_EN_MASK 0x80000000L

// nbif_gpu_HW_DEBUG
#define nbif_gpu_HW_DEBUG__HW_00_DEBUG_MASK 0x00000001L
#define nbif_gpu_HW_DEBUG__HW_01_DEBUG_MASK 0x00000002L
#define nbif_gpu_HW_DEBUG__HW_02_DEBUG_MASK 0x00000004L
#define nbif_gpu_HW_DEBUG__HW_03_DEBUG_MASK 0x00000008L
#define nbif_gpu_HW_DEBUG__HW_04_DEBUG_MASK 0x00000010L
#define nbif_gpu_HW_DEBUG__HW_05_DEBUG_MASK 0x00000020L
#define nbif_gpu_HW_DEBUG__HW_06_DEBUG_MASK 0x00000040L
#define nbif_gpu_HW_DEBUG__HW_07_DEBUG_MASK 0x00000080L
#define nbif_gpu_HW_DEBUG__HW_08_DEBUG_MASK 0x00000100L
#define nbif_gpu_HW_DEBUG__HW_09_DEBUG_MASK 0x00000200L
#define nbif_gpu_HW_DEBUG__HW_10_DEBUG_MASK 0x00000400L
#define nbif_gpu_HW_DEBUG__HW_11_DEBUG_MASK 0x00000800L
#define nbif_gpu_HW_DEBUG__HW_12_DEBUG_MASK 0x00001000L
#define nbif_gpu_HW_DEBUG__HW_13_DEBUG_MASK 0x00002000L
#define nbif_gpu_HW_DEBUG__HW_14_DEBUG_MASK 0x00004000L
#define nbif_gpu_HW_DEBUG__HW_15_DEBUG_MASK 0x00008000L
#define nbif_gpu_HW_DEBUG__HW_16_DEBUG_MASK 0x00010000L
#define nbif_gpu_HW_DEBUG__HW_17_DEBUG_MASK 0x00020000L
#define nbif_gpu_HW_DEBUG__HW_18_DEBUG_MASK 0x00040000L
#define nbif_gpu_HW_DEBUG__HW_19_DEBUG_MASK 0x00080000L
#define nbif_gpu_HW_DEBUG__HW_20_DEBUG_MASK 0x00100000L
#define nbif_gpu_HW_DEBUG__HW_21_DEBUG_MASK 0x00200000L
#define nbif_gpu_HW_DEBUG__HW_22_DEBUG_MASK 0x00400000L
#define nbif_gpu_HW_DEBUG__HW_23_DEBUG_MASK 0x00800000L
#define nbif_gpu_HW_DEBUG__HW_24_DEBUG_MASK 0x01000000L
#define nbif_gpu_HW_DEBUG__HW_25_DEBUG_MASK 0x02000000L
#define nbif_gpu_HW_DEBUG__HW_26_DEBUG_MASK 0x04000000L
#define nbif_gpu_HW_DEBUG__HW_27_DEBUG_MASK 0x08000000L
#define nbif_gpu_HW_DEBUG__HW_28_DEBUG_MASK 0x10000000L
#define nbif_gpu_HW_DEBUG__HW_29_DEBUG_MASK 0x20000000L
#define nbif_gpu_HW_DEBUG__HW_30_DEBUG_MASK 0x40000000L
#define nbif_gpu_HW_DEBUG__HW_31_DEBUG_MASK 0x80000000L

// nbif_gpu_BX_RESET_CNTL
#define nbif_gpu_BX_RESET_CNTL__LINK_TRAIN_EN_MASK 0x00000001L

// nbif_gpu_INTERRUPT_CNTL
#define nbif_gpu_INTERRUPT_CNTL__IH_DUMMY_RD_OVERRIDE_MASK 0x00000001L
#define nbif_gpu_INTERRUPT_CNTL__IH_DUMMY_RD_EN_MASK 0x00000002L
#define nbif_gpu_INTERRUPT_CNTL__IH_REQ_NONSNOOP_EN_MASK 0x00000008L
#define nbif_gpu_INTERRUPT_CNTL__IH_INTR_DLY_CNTR_MASK 0x000000f0L
#define nbif_gpu_INTERRUPT_CNTL__GEN_IH_INT_EN_MASK 0x00000100L
#define nbif_gpu_INTERRUPT_CNTL__BIF_RB_REQ_NONSNOOP_EN_MASK 0x00008000L

// nbif_gpu_INTERRUPT_CNTL2
#define nbif_gpu_INTERRUPT_CNTL2__IH_DUMMY_RD_ADDR_MASK 0xffffffffL

// nbif_gpu_CLKREQB_PAD_CNTL
#define nbif_gpu_CLKREQB_PAD_CNTL__CLKREQB_PAD_A_MASK 0x00000001L
#define nbif_gpu_CLKREQB_PAD_CNTL__CLKREQB_PAD_SEL_MASK 0x00000002L
#define nbif_gpu_CLKREQB_PAD_CNTL__CLKREQB_PAD_MODE_MASK 0x00000004L
#define nbif_gpu_CLKREQB_PAD_CNTL__CLKREQB_PAD_SPARE_MASK 0x00000018L
#define nbif_gpu_CLKREQB_PAD_CNTL__CLKREQB_PAD_SN0_MASK 0x00000020L
#define nbif_gpu_CLKREQB_PAD_CNTL__CLKREQB_PAD_SN1_MASK 0x00000040L
#define nbif_gpu_CLKREQB_PAD_CNTL__CLKREQB_PAD_SN2_MASK 0x00000080L
#define nbif_gpu_CLKREQB_PAD_CNTL__CLKREQB_PAD_SN3_MASK 0x00000100L
#define nbif_gpu_CLKREQB_PAD_CNTL__CLKREQB_PAD_SLEWN_MASK 0x00000200L
#define nbif_gpu_CLKREQB_PAD_CNTL__CLKREQB_PAD_WAKE_MASK 0x00000400L
#define nbif_gpu_CLKREQB_PAD_CNTL__CLKREQB_PAD_SCHMEN_MASK 0x00000800L
#define nbif_gpu_CLKREQB_PAD_CNTL__CLKREQB_PAD_CNTL_EN_MASK 0x00001000L
#define nbif_gpu_CLKREQB_PAD_CNTL__CLKREQB_PAD_Y_MASK 0x00002000L
#define nbif_gpu_CLKREQB_PAD_CNTL__CLKREQB_PERF_COUNTER_UPPER_MASK 0xff000000L

// nbif_gpu_CLKREQB_PERF_COUNTER
#define nbif_gpu_CLKREQB_PERF_COUNTER__CLKREQB_PERF_COUNTER_LOWER_MASK 0xffffffffL

// nbif_gpu_BIF_CLK_CTRL
#define nbif_gpu_BIF_CLK_CTRL__BIF_XSTCLK_READY_MASK 0x00000001L
#define nbif_gpu_BIF_CLK_CTRL__BACO_XSTCLK_SWITCH_BYPASS_MASK 0x00000002L

// nbif_gpu_BIF_FEATURES_CONTROL_MISC
#define nbif_gpu_BIF_FEATURES_CONTROL_MISC__MST_BIF_REQ_EP_DIS_MASK 0x00000001L
#define nbif_gpu_BIF_FEATURES_CONTROL_MISC__SLV_BIF_CPL_EP_DIS_MASK 0x00000002L
#define nbif_gpu_BIF_FEATURES_CONTROL_MISC__BIF_SLV_REQ_EP_DIS_MASK 0x00000004L
#define nbif_gpu_BIF_FEATURES_CONTROL_MISC__BIF_MST_CPL_EP_DIS_MASK 0x00000008L
#define nbif_gpu_BIF_FEATURES_CONTROL_MISC__MC_BIF_REQ_ID_ROUTING_DIS_MASK 0x00000200L
#define nbif_gpu_BIF_FEATURES_CONTROL_MISC__AZ_BIF_REQ_ID_ROUTING_DIS_MASK 0x00000400L
#define nbif_gpu_BIF_FEATURES_CONTROL_MISC__ATC_PRG_RESP_PASID_UR_EN_MASK 0x00000800L
#define nbif_gpu_BIF_FEATURES_CONTROL_MISC__BIF_RB_SET_OVERFLOW_EN_MASK 0x00001000L
#define nbif_gpu_BIF_FEATURES_CONTROL_MISC__ATOMIC_ERR_INT_DIS_MASK 0x00002000L
#define nbif_gpu_BIF_FEATURES_CONTROL_MISC__ATOMIC_ONLY_WRITE_DIS_MASK 0x00004000L
#define nbif_gpu_BIF_FEATURES_CONTROL_MISC__BME_HDL_NONVIR_EN_MASK 0x00008000L
#define nbif_gpu_BIF_FEATURES_CONTROL_MISC__FLR_MST_PEND_CHK_DIS_MASK 0x00020000L
#define nbif_gpu_BIF_FEATURES_CONTROL_MISC__FLR_SLV_PEND_CHK_DIS_MASK 0x00040000L
#define nbif_gpu_BIF_FEATURES_CONTROL_MISC__DOORBELL_SELFRING_GPA_APER_CHK_48BIT_ADDR_MASK         \
  0x01000000L

// nbif_gpu_BIF_DOORBELL_CNTL
#define nbif_gpu_BIF_DOORBELL_CNTL__SELF_RING_DIS_MASK 0x00000001L
#define nbif_gpu_BIF_DOORBELL_CNTL__TRANS_CHECK_DIS_MASK 0x00000002L
#define nbif_gpu_BIF_DOORBELL_CNTL__UNTRANS_LBACK_EN_MASK 0x00000004L
#define nbif_gpu_BIF_DOORBELL_CNTL__NON_CONSECUTIVE_BE_ZERO_DIS_MASK 0x00000008L
#define nbif_gpu_BIF_DOORBELL_CNTL__DOORBELL_MONITOR_EN_MASK 0x00000010L
#define nbif_gpu_BIF_DOORBELL_CNTL__DB_MNTR_INTGEN_DIS_MASK 0x01000000L
#define nbif_gpu_BIF_DOORBELL_CNTL__DB_MNTR_INTGEN_MODE_0_MASK 0x02000000L
#define nbif_gpu_BIF_DOORBELL_CNTL__DB_MNTR_INTGEN_MODE_1_MASK 0x04000000L
#define nbif_gpu_BIF_DOORBELL_CNTL__DB_MNTR_INTGEN_MODE_2_MASK 0x08000000L

// nbif_gpu_BIF_DOORBELL_INT_CNTL
#define nbif_gpu_BIF_DOORBELL_INT_CNTL__DOORBELL_INTERRUPT_STATUS_MASK 0x00000001L
#define nbif_gpu_BIF_DOORBELL_INT_CNTL__DOORBELL_INTERRUPT_CLEAR_MASK 0x00010000L

// nbif_gpu_BIF_SLVARB_MODE
#define nbif_gpu_BIF_SLVARB_MODE__SLVARB_MODE_MASK 0x00000003L

// nbif_gpu_BIF_FB_EN
#define nbif_gpu_BIF_FB_EN__FB_READ_EN_MASK 0x00000001L
#define nbif_gpu_BIF_FB_EN__FB_WRITE_EN_MASK 0x00000002L

// nbif_gpu_BIF_BUSY_DELAY_CNTR
#define nbif_gpu_BIF_BUSY_DELAY_CNTR__DELAY_CNT_MASK 0x0000003fL

// nbif_gpu_BIF_PERFMON_CNTL
#define nbif_gpu_BIF_PERFMON_CNTL__PERFCOUNTER_EN_MASK 0x00000001L
#define nbif_gpu_BIF_PERFMON_CNTL__PERFCOUNTER_RESET0_MASK 0x00000002L
#define nbif_gpu_BIF_PERFMON_CNTL__PERFCOUNTER_RESET1_MASK 0x00000004L
#define nbif_gpu_BIF_PERFMON_CNTL__PERF_SEL0_MASK 0x00001f00L
#define nbif_gpu_BIF_PERFMON_CNTL__PERF_SEL1_MASK 0x0003e000L

// nbif_gpu_BIF_PERFCOUNTER0_RESULT
#define nbif_gpu_BIF_PERFCOUNTER0_RESULT__PERFCOUNTER_RESULT_MASK 0xffffffffL

// nbif_gpu_BIF_PERFCOUNTER1_RESULT
#define nbif_gpu_BIF_PERFCOUNTER1_RESULT__PERFCOUNTER_RESULT_MASK 0xffffffffL

// nbif_gpu_BIF_MST_TRANS_PENDING_VF
#define nbif_gpu_BIF_MST_TRANS_PENDING_VF__BIF_MST_TRANS_PENDING_MASK 0x0000ffffL

// nbif_gpu_BIF_SLV_TRANS_PENDING_VF
#define nbif_gpu_BIF_SLV_TRANS_PENDING_VF__BIF_SLV_TRANS_PENDING_MASK 0x0000ffffL

// nbif_gpu_BACO_CNTL
#define nbif_gpu_BACO_CNTL__BACO_EN_MASK 0x00000001L
#define nbif_gpu_BACO_CNTL__BACO_BIF_LCLK_SWITCH_MASK 0x00000002L
#define nbif_gpu_BACO_CNTL__BACO_DUMMY_EN_MASK 0x00000004L
#define nbif_gpu_BACO_CNTL__BACO_POWER_OFF_MASK 0x00000008L
#define nbif_gpu_BACO_CNTL__BACO_MODE_MASK 0x00000100L
#define nbif_gpu_BACO_CNTL__RCU_BIF_CONFIG_DONE_MASK 0x00000200L
#define nbif_gpu_BACO_CNTL__BACO_AUTO_EXIT_MASK 0x80000000L

// nbif_gpu_BIF_BACO_EXIT_TIME0
#define nbif_gpu_BIF_BACO_EXIT_TIME0__BACO_EXIT_PXEN_CLR_TIMER_MASK 0x000fffffL

// nbif_gpu_BIF_BACO_EXIT_TIMER1
#define nbif_gpu_BIF_BACO_EXIT_TIMER1__BACO_EXIT_SIDEBAND_TIMER_MASK 0x000fffffL
#define nbif_gpu_BIF_BACO_EXIT_TIMER1__BACO_HW_EXIT_DIS_MASK 0x04000000L
#define nbif_gpu_BIF_BACO_EXIT_TIMER1__PX_EN_OE_IN_PX_EN_HIGH_MASK 0x08000000L
#define nbif_gpu_BIF_BACO_EXIT_TIMER1__PX_EN_OE_IN_PX_EN_LOW_MASK 0x10000000L
#define nbif_gpu_BIF_BACO_EXIT_TIMER1__BACO_MODE_SEL_MASK 0x60000000L
#define nbif_gpu_BIF_BACO_EXIT_TIMER1__AUTO_BACO_EXIT_CLR_BY_HW_DIS_MASK 0x80000000L

// nbif_gpu_BIF_BACO_EXIT_TIMER2
#define nbif_gpu_BIF_BACO_EXIT_TIMER2__BACO_EXIT_LCLK_BAK_TIMER_MASK 0x000fffffL

// nbif_gpu_BIF_BACO_EXIT_TIMER3
#define nbif_gpu_BIF_BACO_EXIT_TIMER3__BACO_EXIT_DUMMY_EN_CLR_TIMER_MASK 0x000fffffL

// nbif_gpu_BIF_BACO_EXIT_TIMER4
#define nbif_gpu_BIF_BACO_EXIT_TIMER4__BACO_EXIT_BACO_EN_CLR_TIMER_MASK 0x000fffffL

// nbif_gpu_MEM_TYPE_CNTL
#define nbif_gpu_MEM_TYPE_CNTL__BF_MEM_PHY_G5_G3_MASK 0x00000001L

// nbif_gpu_SMU_BIF_VDDGFX_PWR_STATUS
#define nbif_gpu_SMU_BIF_VDDGFX_PWR_STATUS__VDDGFX_GFX_PWR_OFF_MASK 0x00000001L

// nbif_gpu_BIF_VDDGFX_GFX0_LOWER
#define nbif_gpu_BIF_VDDGFX_GFX0_LOWER__VDDGFX_GFX0_REG_LOWER_MASK 0x0003fffcL
#define nbif_gpu_BIF_VDDGFX_GFX0_LOWER__VDDGFX_GFX0_REG_CMP_EN_MASK 0x40000000L
#define nbif_gpu_BIF_VDDGFX_GFX0_LOWER__VDDGFX_GFX0_REG_STALL_EN_MASK 0x80000000L

// nbif_gpu_BIF_VDDGFX_GFX0_UPPER
#define nbif_gpu_BIF_VDDGFX_GFX0_UPPER__VDDGFX_GFX0_REG_UPPER_MASK 0x0003fffcL

// nbif_gpu_BIF_VDDGFX_GFX1_LOWER
#define nbif_gpu_BIF_VDDGFX_GFX1_LOWER__VDDGFX_GFX1_REG_LOWER_MASK 0x0003fffcL
#define nbif_gpu_BIF_VDDGFX_GFX1_LOWER__VDDGFX_GFX1_REG_CMP_EN_MASK 0x40000000L
#define nbif_gpu_BIF_VDDGFX_GFX1_LOWER__VDDGFX_GFX1_REG_STALL_EN_MASK 0x80000000L

// nbif_gpu_BIF_VDDGFX_GFX1_UPPER
#define nbif_gpu_BIF_VDDGFX_GFX1_UPPER__VDDGFX_GFX1_REG_UPPER_MASK 0x0003fffcL

// nbif_gpu_BIF_VDDGFX_GFX2_LOWER
#define nbif_gpu_BIF_VDDGFX_GFX2_LOWER__VDDGFX_GFX2_REG_LOWER_MASK 0x0003fffcL
#define nbif_gpu_BIF_VDDGFX_GFX2_LOWER__VDDGFX_GFX2_REG_CMP_EN_MASK 0x40000000L
#define nbif_gpu_BIF_VDDGFX_GFX2_LOWER__VDDGFX_GFX2_REG_STALL_EN_MASK 0x80000000L

// nbif_gpu_BIF_VDDGFX_GFX2_UPPER
#define nbif_gpu_BIF_VDDGFX_GFX2_UPPER__VDDGFX_GFX2_REG_UPPER_MASK 0x0003fffcL

// nbif_gpu_BIF_VDDGFX_GFX3_LOWER
#define nbif_gpu_BIF_VDDGFX_GFX3_LOWER__VDDGFX_GFX3_REG_LOWER_MASK 0x0003fffcL
#define nbif_gpu_BIF_VDDGFX_GFX3_LOWER__VDDGFX_GFX3_REG_CMP_EN_MASK 0x40000000L
#define nbif_gpu_BIF_VDDGFX_GFX3_LOWER__VDDGFX_GFX3_REG_STALL_EN_MASK 0x80000000L

// nbif_gpu_BIF_VDDGFX_GFX3_UPPER
#define nbif_gpu_BIF_VDDGFX_GFX3_UPPER__VDDGFX_GFX3_REG_UPPER_MASK 0x0003fffcL

// nbif_gpu_BIF_VDDGFX_GFX4_LOWER
#define nbif_gpu_BIF_VDDGFX_GFX4_LOWER__VDDGFX_GFX4_REG_LOWER_MASK 0x0003fffcL
#define nbif_gpu_BIF_VDDGFX_GFX4_LOWER__VDDGFX_GFX4_REG_CMP_EN_MASK 0x40000000L
#define nbif_gpu_BIF_VDDGFX_GFX4_LOWER__VDDGFX_GFX4_REG_STALL_EN_MASK 0x80000000L

// nbif_gpu_BIF_VDDGFX_GFX4_UPPER
#define nbif_gpu_BIF_VDDGFX_GFX4_UPPER__VDDGFX_GFX4_REG_UPPER_MASK 0x0003fffcL

// nbif_gpu_BIF_VDDGFX_GFX5_LOWER
#define nbif_gpu_BIF_VDDGFX_GFX5_LOWER__VDDGFX_GFX5_REG_LOWER_MASK 0x0003fffcL
#define nbif_gpu_BIF_VDDGFX_GFX5_LOWER__VDDGFX_GFX5_REG_CMP_EN_MASK 0x40000000L
#define nbif_gpu_BIF_VDDGFX_GFX5_LOWER__VDDGFX_GFX5_REG_STALL_EN_MASK 0x80000000L

// nbif_gpu_BIF_VDDGFX_GFX5_UPPER
#define nbif_gpu_BIF_VDDGFX_GFX5_UPPER__VDDGFX_GFX5_REG_UPPER_MASK 0x0003fffcL

// nbif_gpu_BIF_VDDGFX_RSV1_LOWER
#define nbif_gpu_BIF_VDDGFX_RSV1_LOWER__VDDGFX_RSV1_REG_LOWER_MASK 0x0003fffcL
#define nbif_gpu_BIF_VDDGFX_RSV1_LOWER__VDDGFX_RSV1_REG_CMP_EN_MASK 0x40000000L
#define nbif_gpu_BIF_VDDGFX_RSV1_LOWER__VDDGFX_RSV1_REG_STALL_EN_MASK 0x80000000L

// nbif_gpu_BIF_VDDGFX_RSV1_UPPER
#define nbif_gpu_BIF_VDDGFX_RSV1_UPPER__VDDGFX_RSV1_REG_UPPER_MASK 0x0003fffcL

// nbif_gpu_BIF_VDDGFX_RSV2_LOWER
#define nbif_gpu_BIF_VDDGFX_RSV2_LOWER__VDDGFX_RSV2_REG_LOWER_MASK 0x0003fffcL
#define nbif_gpu_BIF_VDDGFX_RSV2_LOWER__VDDGFX_RSV2_REG_CMP_EN_MASK 0x40000000L
#define nbif_gpu_BIF_VDDGFX_RSV2_LOWER__VDDGFX_RSV2_REG_STALL_EN_MASK 0x80000000L

// nbif_gpu_BIF_VDDGFX_RSV2_UPPER
#define nbif_gpu_BIF_VDDGFX_RSV2_UPPER__VDDGFX_RSV2_REG_UPPER_MASK 0x0003fffcL

// nbif_gpu_BIF_VDDGFX_RSV3_LOWER
#define nbif_gpu_BIF_VDDGFX_RSV3_LOWER__VDDGFX_RSV3_REG_LOWER_MASK 0x0003fffcL
#define nbif_gpu_BIF_VDDGFX_RSV3_LOWER__VDDGFX_RSV3_REG_CMP_EN_MASK 0x40000000L
#define nbif_gpu_BIF_VDDGFX_RSV3_LOWER__VDDGFX_RSV3_REG_STALL_EN_MASK 0x80000000L

// nbif_gpu_BIF_VDDGFX_RSV3_UPPER
#define nbif_gpu_BIF_VDDGFX_RSV3_UPPER__VDDGFX_RSV3_REG_UPPER_MASK 0x0003fffcL

// nbif_gpu_BIF_VDDGFX_RSV4_LOWER
#define nbif_gpu_BIF_VDDGFX_RSV4_LOWER__VDDGFX_RSV4_REG_LOWER_MASK 0x0003fffcL
#define nbif_gpu_BIF_VDDGFX_RSV4_LOWER__VDDGFX_RSV4_REG_CMP_EN_MASK 0x40000000L
#define nbif_gpu_BIF_VDDGFX_RSV4_LOWER__VDDGFX_RSV4_REG_STALL_EN_MASK 0x80000000L

// nbif_gpu_BIF_VDDGFX_RSV4_UPPER
#define nbif_gpu_BIF_VDDGFX_RSV4_UPPER__VDDGFX_RSV4_REG_UPPER_MASK 0x0003fffcL

// nbif_gpu_BIF_VDDGFX_FB_CMP
#define nbif_gpu_BIF_VDDGFX_FB_CMP__VDDGFX_FB_HDP_CMP_EN_MASK 0x00000001L
#define nbif_gpu_BIF_VDDGFX_FB_CMP__VDDGFX_FB_HDP_STALL_EN_MASK 0x00000002L
#define nbif_gpu_BIF_VDDGFX_FB_CMP__VDDGFX_FB_XDMA_CMP_EN_MASK 0x00000004L
#define nbif_gpu_BIF_VDDGFX_FB_CMP__VDDGFX_FB_XDMA_STALL_EN_MASK 0x00000008L
#define nbif_gpu_BIF_VDDGFX_FB_CMP__VDDGFX_FB_VGA_CMP_EN_MASK 0x00000010L
#define nbif_gpu_BIF_VDDGFX_FB_CMP__VDDGFX_FB_VGA_STALL_EN_MASK 0x00000020L

// nbif_gpu_BIF_DOORBELL_GBLAPER1_LOWER
#define nbif_gpu_BIF_DOORBELL_GBLAPER1_LOWER__DOORBELL_GBLAPER1_LOWER_MASK 0x00000ffcL
#define nbif_gpu_BIF_DOORBELL_GBLAPER1_LOWER__DOORBELL_GBLAPER1_EN_MASK 0x80000000L

// nbif_gpu_BIF_DOORBELL_GBLAPER1_UPPER
#define nbif_gpu_BIF_DOORBELL_GBLAPER1_UPPER__DOORBELL_GBLAPER1_UPPER_MASK 0x00000ffcL

// nbif_gpu_BIF_DOORBELL_GBLAPER2_LOWER
#define nbif_gpu_BIF_DOORBELL_GBLAPER2_LOWER__DOORBELL_GBLAPER2_LOWER_MASK 0x00000ffcL
#define nbif_gpu_BIF_DOORBELL_GBLAPER2_LOWER__DOORBELL_GBLAPER2_EN_MASK 0x80000000L

// nbif_gpu_BIF_DOORBELL_GBLAPER2_UPPER
#define nbif_gpu_BIF_DOORBELL_GBLAPER2_UPPER__DOORBELL_GBLAPER2_UPPER_MASK 0x00000ffcL

// nbif_gpu_REMAP_HDP_MEM_FLUSH_CNTL
#define nbif_gpu_REMAP_HDP_MEM_FLUSH_CNTL__ADDRESS_MASK 0x0007fffcL

// nbif_gpu_REMAP_HDP_REG_FLUSH_CNTL
#define nbif_gpu_REMAP_HDP_REG_FLUSH_CNTL__ADDRESS_MASK 0x0007fffcL

// nbif_gpu_BIF_RB_CNTL
#define nbif_gpu_BIF_RB_CNTL__RB_ENABLE_MASK 0x00000001L
#define nbif_gpu_BIF_RB_CNTL__RB_SIZE_MASK 0x0000003eL
#define nbif_gpu_BIF_RB_CNTL__WPTR_WRITEBACK_ENABLE_MASK 0x00000100L
#define nbif_gpu_BIF_RB_CNTL__WPTR_WRITEBACK_TIMER_MASK 0x00003e00L
#define nbif_gpu_BIF_RB_CNTL__BIF_RB_TRAN_MASK 0x00020000L
#define nbif_gpu_BIF_RB_CNTL__WPTR_OVERFLOW_CLEAR_MASK 0x80000000L

// nbif_gpu_BIF_RB_BASE
#define nbif_gpu_BIF_RB_BASE__ADDR_MASK 0xffffffffL

// nbif_gpu_BIF_RB_RPTR
#define nbif_gpu_BIF_RB_RPTR__OFFSET_MASK 0x0003fffcL

// nbif_gpu_BIF_RB_WPTR
#define nbif_gpu_BIF_RB_WPTR__BIF_RB_OVERFLOW_MASK 0x00000001L
#define nbif_gpu_BIF_RB_WPTR__OFFSET_MASK 0x0003fffcL

// nbif_gpu_BIF_RB_WPTR_ADDR_HI
#define nbif_gpu_BIF_RB_WPTR_ADDR_HI__ADDR_MASK 0x000000ffL

// nbif_gpu_BIF_RB_WPTR_ADDR_LO
#define nbif_gpu_BIF_RB_WPTR_ADDR_LO__ADDR_MASK 0xfffffffcL

// nbif_gpu_MAILBOX_INDEX
#define nbif_gpu_MAILBOX_INDEX__MAILBOX_INDEX_MASK 0x0000001fL

// nbif_gpu_BIF_GPUIOV_RESET_NOTIFICATION
#define nbif_gpu_BIF_GPUIOV_RESET_NOTIFICATION__RESET_NOTIFICATION_MASK 0xffffffffL

// nbif_gpu_BIF_GMI_WRR_WEIGHT
#define nbif_gpu_BIF_GMI_WRR_WEIGHT__GMI_REQ_REALTIME_WEIGHT_MASK 0x000000ffL
#define nbif_gpu_BIF_GMI_WRR_WEIGHT__GMI_REQ_NORM_P_WEIGHT_MASK 0x0000ff00L
#define nbif_gpu_BIF_GMI_WRR_WEIGHT__GMI_REQ_NORM_NP_WEIGHT_MASK 0x00ff0000L

// nbif_gpu_NBIF_STRAP_WRITE_CTRL
#define nbif_gpu_NBIF_STRAP_WRITE_CTRL__NBIF_STRAP_WRITE_ONCE_ENABLE_MASK 0x00000001L

// nbif_gpu_BIF_BME_STATUS
#define nbif_gpu_BIF_BME_STATUS__DMA_ON_BME_LOW_MASK 0x00000001L
#define nbif_gpu_BIF_BME_STATUS__CLEAR_DMA_ON_BME_LOW_MASK 0x00010000L

// nbif_gpu_BIF_ATOMIC_ERR_LOG
#define nbif_gpu_BIF_ATOMIC_ERR_LOG__UR_ATOMIC_OPCODE_MASK 0x00000001L
#define nbif_gpu_BIF_ATOMIC_ERR_LOG__UR_ATOMIC_REQEN_LOW_MASK 0x00000002L
#define nbif_gpu_BIF_ATOMIC_ERR_LOG__CLEAR_UR_ATOMIC_OPCODE_MASK 0x00010000L
#define nbif_gpu_BIF_ATOMIC_ERR_LOG__CLEAR_UR_ATOMIC_REQEN_LOW_MASK 0x00020000L

// nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_HIGH
#define nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_HIGH__DOORBELL_SELFRING_GPA_APER_BASE_HIGH_MASK   \
  0xffffffffL

// nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_LOW
#define nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_LOW__DOORBELL_SELFRING_GPA_APER_BASE_LOW_MASK     \
  0xffffffffL

// nbif_gpu_DOORBELL_SELFRING_GPA_APER_CNTL
#define nbif_gpu_DOORBELL_SELFRING_GPA_APER_CNTL__DOORBELL_SELFRING_GPA_APER_EN_MASK 0x00000001L
#define nbif_gpu_DOORBELL_SELFRING_GPA_APER_CNTL__DOORBELL_SELFRING_GPA_APER_SIZE_MASK 0x0000ff00L

// nbif_gpu_HDP_REG_COHERENCY_FLUSH_CNTL
#define nbif_gpu_HDP_REG_COHERENCY_FLUSH_CNTL__HDP_REG_FLUSH_ADDR_MASK 0x00000001L

// nbif_gpu_HDP_MEM_COHERENCY_FLUSH_CNTL
#define nbif_gpu_HDP_MEM_COHERENCY_FLUSH_CNTL__HDP_MEM_FLUSH_ADDR_MASK 0x00000001L

// nbif_gpu_GPU_HDP_FLUSH_REQ
#define nbif_gpu_GPU_HDP_FLUSH_REQ__CP0_MASK 0x00000001L
#define nbif_gpu_GPU_HDP_FLUSH_REQ__CP1_MASK 0x00000002L
#define nbif_gpu_GPU_HDP_FLUSH_REQ__CP2_MASK 0x00000004L
#define nbif_gpu_GPU_HDP_FLUSH_REQ__CP3_MASK 0x00000008L
#define nbif_gpu_GPU_HDP_FLUSH_REQ__CP4_MASK 0x00000010L
#define nbif_gpu_GPU_HDP_FLUSH_REQ__CP5_MASK 0x00000020L
#define nbif_gpu_GPU_HDP_FLUSH_REQ__CP6_MASK 0x00000040L
#define nbif_gpu_GPU_HDP_FLUSH_REQ__CP7_MASK 0x00000080L
#define nbif_gpu_GPU_HDP_FLUSH_REQ__CP8_MASK 0x00000100L
#define nbif_gpu_GPU_HDP_FLUSH_REQ__CP9_MASK 0x00000200L
#define nbif_gpu_GPU_HDP_FLUSH_REQ__SDMA0_MASK 0x00000400L
#define nbif_gpu_GPU_HDP_FLUSH_REQ__SDMA1_MASK 0x00000800L

// nbif_gpu_GPU_HDP_FLUSH_DONE
#define nbif_gpu_GPU_HDP_FLUSH_DONE__CP0_MASK 0x00000001L
#define nbif_gpu_GPU_HDP_FLUSH_DONE__CP1_MASK 0x00000002L
#define nbif_gpu_GPU_HDP_FLUSH_DONE__CP2_MASK 0x00000004L
#define nbif_gpu_GPU_HDP_FLUSH_DONE__CP3_MASK 0x00000008L
#define nbif_gpu_GPU_HDP_FLUSH_DONE__CP4_MASK 0x00000010L
#define nbif_gpu_GPU_HDP_FLUSH_DONE__CP5_MASK 0x00000020L
#define nbif_gpu_GPU_HDP_FLUSH_DONE__CP6_MASK 0x00000040L
#define nbif_gpu_GPU_HDP_FLUSH_DONE__CP7_MASK 0x00000080L
#define nbif_gpu_GPU_HDP_FLUSH_DONE__CP8_MASK 0x00000100L
#define nbif_gpu_GPU_HDP_FLUSH_DONE__CP9_MASK 0x00000200L
#define nbif_gpu_GPU_HDP_FLUSH_DONE__SDMA0_MASK 0x00000400L
#define nbif_gpu_GPU_HDP_FLUSH_DONE__SDMA1_MASK 0x00000800L

// nbif_gpu_BIF_TRANS_PENDING
#define nbif_gpu_BIF_TRANS_PENDING__BIF_MST_TRANS_PENDING_MASK 0x00000001L
#define nbif_gpu_BIF_TRANS_PENDING__BIF_SLV_TRANS_PENDING_MASK 0x00000002L

// nbif_gpu_MAILBOX_MSGBUF_TRN_DW0
#define nbif_gpu_MAILBOX_MSGBUF_TRN_DW0__MSGBUF_DATA_MASK 0xffffffffL

// nbif_gpu_MAILBOX_MSGBUF_TRN_DW1
#define nbif_gpu_MAILBOX_MSGBUF_TRN_DW1__MSGBUF_DATA_MASK 0xffffffffL

// nbif_gpu_MAILBOX_MSGBUF_TRN_DW2
#define nbif_gpu_MAILBOX_MSGBUF_TRN_DW2__MSGBUF_DATA_MASK 0xffffffffL

// nbif_gpu_MAILBOX_MSGBUF_TRN_DW3
#define nbif_gpu_MAILBOX_MSGBUF_TRN_DW3__MSGBUF_DATA_MASK 0xffffffffL

// nbif_gpu_MAILBOX_MSGBUF_RCV_DW0
#define nbif_gpu_MAILBOX_MSGBUF_RCV_DW0__MSGBUF_DATA_MASK 0xffffffffL

// nbif_gpu_MAILBOX_MSGBUF_RCV_DW1
#define nbif_gpu_MAILBOX_MSGBUF_RCV_DW1__MSGBUF_DATA_MASK 0xffffffffL

// nbif_gpu_MAILBOX_MSGBUF_RCV_DW2
#define nbif_gpu_MAILBOX_MSGBUF_RCV_DW2__MSGBUF_DATA_MASK 0xffffffffL

// nbif_gpu_MAILBOX_MSGBUF_RCV_DW3
#define nbif_gpu_MAILBOX_MSGBUF_RCV_DW3__MSGBUF_DATA_MASK 0xffffffffL

// nbif_gpu_MAILBOX_CONTROL
#define nbif_gpu_MAILBOX_CONTROL__TRN_MSG_VALID_MASK 0x00000001L
#define nbif_gpu_MAILBOX_CONTROL__TRN_MSG_ACK_MASK 0x00000002L
#define nbif_gpu_MAILBOX_CONTROL__RCV_MSG_VALID_MASK 0x00000100L
#define nbif_gpu_MAILBOX_CONTROL__RCV_MSG_ACK_MASK 0x00000200L

// nbif_gpu_MAILBOX_INT_CNTL
#define nbif_gpu_MAILBOX_INT_CNTL__VALID_INT_EN_MASK 0x00000001L
#define nbif_gpu_MAILBOX_INT_CNTL__ACK_INT_EN_MASK 0x00000002L

// nbif_gpu_BIF_VMHV_MAILBOX
#define nbif_gpu_BIF_VMHV_MAILBOX__VMHV_MAILBOX_TRN_ACK_INTR_EN_MASK 0x00000001L
#define nbif_gpu_BIF_VMHV_MAILBOX__VMHV_MAILBOX_RCV_VALID_INTR_EN_MASK 0x00000002L
#define nbif_gpu_BIF_VMHV_MAILBOX__VMHV_MAILBOX_TRN_MSG_DATA_MASK 0x00000f00L
#define nbif_gpu_BIF_VMHV_MAILBOX__VMHV_MAILBOX_TRN_MSG_VALID_MASK 0x00008000L
#define nbif_gpu_BIF_VMHV_MAILBOX__VMHV_MAILBOX_RCV_MSG_DATA_MASK 0x000f0000L
#define nbif_gpu_BIF_VMHV_MAILBOX__VMHV_MAILBOX_RCV_MSG_VALID_MASK 0x00800000L
#define nbif_gpu_BIF_VMHV_MAILBOX__VMHV_MAILBOX_TRN_MSG_ACK_MASK 0x01000000L
#define nbif_gpu_BIF_VMHV_MAILBOX__VMHV_MAILBOX_RCV_MSG_ACK_MASK 0x02000000L

// nbif_gpu_VENDOR_ID_epf
#define nbif_gpu_VENDOR_ID_epf__VENDOR_ID_MASK 0x0000ffffL

// nbif_gpu_DEVICE_ID_epf
#define nbif_gpu_DEVICE_ID_epf__DEVICE_ID_MASK 0x0000ffffL

// nbif_gpu_COMMAND_epf
#define nbif_gpu_COMMAND_epf__IO_ACCESS_EN_MASK 0x00000001L
#define nbif_gpu_COMMAND_epf__MEM_ACCESS_EN_MASK 0x00000002L
#define nbif_gpu_COMMAND_epf__BUS_MASTER_EN_MASK 0x00000004L
#define nbif_gpu_COMMAND_epf__SPECIAL_CYCLE_EN_MASK 0x00000008L
#define nbif_gpu_COMMAND_epf__MEM_WRITE_INVALIDATE_EN_MASK 0x00000010L
#define nbif_gpu_COMMAND_epf__PAL_SNOOP_EN_MASK 0x00000020L
#define nbif_gpu_COMMAND_epf__PARITY_ERROR_RESPONSE_MASK 0x00000040L
#define nbif_gpu_COMMAND_epf__AD_STEPPING_MASK 0x00000080L
#define nbif_gpu_COMMAND_epf__SERR_EN_MASK 0x00000100L
#define nbif_gpu_COMMAND_epf__FAST_B2B_EN_MASK 0x00000200L
#define nbif_gpu_COMMAND_epf__INT_DIS_MASK 0x00000400L

// nbif_gpu_STATUS_epf
#define nbif_gpu_STATUS_epf__INT_STATUS_MASK 0x00000008L
#define nbif_gpu_STATUS_epf__CAP_LIST_MASK 0x00000010L
#define nbif_gpu_STATUS_epf__PCI_66_EN_MASK 0x00000020L
#define nbif_gpu_STATUS_epf__FAST_BACK_CAPABLE_MASK 0x00000080L
#define nbif_gpu_STATUS_epf__MASTER_DATA_PARITY_ERROR_MASK 0x00000100L
#define nbif_gpu_STATUS_epf__DEVSEL_TIMING_MASK 0x00000600L
#define nbif_gpu_STATUS_epf__SIGNAL_TARGET_ABORT_MASK 0x00000800L
#define nbif_gpu_STATUS_epf__RECEIVED_TARGET_ABORT_MASK 0x00001000L
#define nbif_gpu_STATUS_epf__RECEIVED_MASTER_ABORT_MASK 0x00002000L
#define nbif_gpu_STATUS_epf__SIGNALED_SYSTEM_ERROR_MASK 0x00004000L
#define nbif_gpu_STATUS_epf__PARITY_ERROR_DETECTED_MASK 0x00008000L

// nbif_gpu_REVISION_ID_epf
#define nbif_gpu_REVISION_ID_epf__MINOR_REV_ID_MASK 0x0000000fL
#define nbif_gpu_REVISION_ID_epf__MAJOR_REV_ID_MASK 0x000000f0L

// nbif_gpu_PROG_INTERFACE_epf
#define nbif_gpu_PROG_INTERFACE_epf__PROG_INTERFACE_MASK 0x000000ffL

// nbif_gpu_SUB_CLASS_epf
#define nbif_gpu_SUB_CLASS_epf__SUB_CLASS_MASK 0x000000ffL

// nbif_gpu_BASE_CLASS_epf
#define nbif_gpu_BASE_CLASS_epf__BASE_CLASS_MASK 0x000000ffL

// nbif_gpu_CACHE_LINE_epf
#define nbif_gpu_CACHE_LINE_epf__CACHE_LINE_SIZE_MASK 0x000000ffL

// nbif_gpu_LATENCY_epf
#define nbif_gpu_LATENCY_epf__LATENCY_TIMER_MASK 0x000000ffL

// nbif_gpu_HEADER_epf
#define nbif_gpu_HEADER_epf__HEADER_TYPE_MASK 0x0000007fL
#define nbif_gpu_HEADER_epf__DEVICE_TYPE_MASK 0x00000080L

// nbif_gpu_BIST_epf
#define nbif_gpu_BIST_epf__BIST_COMP_MASK 0x0000000fL
#define nbif_gpu_BIST_epf__BIST_STRT_MASK 0x00000040L
#define nbif_gpu_BIST_epf__BIST_CAP_MASK 0x00000080L

// nbif_gpu_BASE_ADDR_1_epf
#define nbif_gpu_BASE_ADDR_1_epf__BASE_ADDR_MASK 0xffffffffL

// nbif_gpu_BASE_ADDR_2_epf
#define nbif_gpu_BASE_ADDR_2_epf__BASE_ADDR_MASK 0xffffffffL

// nbif_gpu_BASE_ADDR_3_epf
#define nbif_gpu_BASE_ADDR_3_epf__BASE_ADDR_MASK 0xffffffffL

// nbif_gpu_BASE_ADDR_4_epf
#define nbif_gpu_BASE_ADDR_4_epf__BASE_ADDR_MASK 0xffffffffL

// nbif_gpu_BASE_ADDR_5_epf
#define nbif_gpu_BASE_ADDR_5_epf__BASE_ADDR_MASK 0xffffffffL

// nbif_gpu_BASE_ADDR_6_epf
#define nbif_gpu_BASE_ADDR_6_epf__BASE_ADDR_MASK 0xffffffffL

// nbif_gpu_ROM_BASE_ADDR_epf
#define nbif_gpu_ROM_BASE_ADDR_epf__BASE_ADDR_MASK 0xffffffffL

// nbif_gpu_CAP_PTR_epf
#define nbif_gpu_CAP_PTR_epf__CAP_PTR_MASK 0x000000ffL

// nbif_gpu_INTERRUPT_LINE_epf
#define nbif_gpu_INTERRUPT_LINE_epf__INTERRUPT_LINE_MASK 0x000000ffL

// nbif_gpu_INTERRUPT_PIN_epf
#define nbif_gpu_INTERRUPT_PIN_epf__INTERRUPT_PIN_MASK 0x000000ffL

// nbif_gpu_ADAPTER_ID_epf
#define nbif_gpu_ADAPTER_ID_epf__SUBSYSTEM_VENDOR_ID_MASK 0x0000ffffL
#define nbif_gpu_ADAPTER_ID_epf__SUBSYSTEM_ID_MASK 0xffff0000L

// nbif_gpu_MIN_GRANT_epf
#define nbif_gpu_MIN_GRANT_epf__MIN_GNT_MASK 0x000000ffL

// nbif_gpu_MAX_LATENCY_epf
#define nbif_gpu_MAX_LATENCY_epf__MAX_LAT_MASK 0x000000ffL

// nbif_gpu_VENDOR_CAP_LIST_epf
#define nbif_gpu_VENDOR_CAP_LIST_epf__CAP_ID_MASK 0x000000ffL
#define nbif_gpu_VENDOR_CAP_LIST_epf__NEXT_PTR_MASK 0x0000ff00L
#define nbif_gpu_VENDOR_CAP_LIST_epf__LENGTH_MASK 0x00ff0000L

// nbif_gpu_ADAPTER_ID_W_epf
#define nbif_gpu_ADAPTER_ID_W_epf__SUBSYSTEM_VENDOR_ID_MASK 0x0000ffffL
#define nbif_gpu_ADAPTER_ID_W_epf__SUBSYSTEM_ID_MASK 0xffff0000L

// nbif_gpu_PMI_CAP_LIST_epf
#define nbif_gpu_PMI_CAP_LIST_epf__CAP_ID_MASK 0x000000ffL
#define nbif_gpu_PMI_CAP_LIST_epf__NEXT_PTR_MASK 0x0000ff00L

// nbif_gpu_PMI_CAP_epf
#define nbif_gpu_PMI_CAP_epf__VERSION_MASK 0x00000007L
#define nbif_gpu_PMI_CAP_epf__PME_CLOCK_MASK 0x00000008L
#define nbif_gpu_PMI_CAP_epf__DEV_SPECIFIC_INIT_MASK 0x00000020L
#define nbif_gpu_PMI_CAP_epf__AUX_CURRENT_MASK 0x000001c0L
#define nbif_gpu_PMI_CAP_epf__D1_SUPPORT_MASK 0x00000200L
#define nbif_gpu_PMI_CAP_epf__D2_SUPPORT_MASK 0x00000400L
#define nbif_gpu_PMI_CAP_epf__PME_SUPPORT_MASK 0x0000f800L

// nbif_gpu_PMI_STATUS_CNTL_epf
#define nbif_gpu_PMI_STATUS_CNTL_epf__POWER_STATE_MASK 0x00000003L
#define nbif_gpu_PMI_STATUS_CNTL_epf__NO_SOFT_RESET_MASK 0x00000008L
#define nbif_gpu_PMI_STATUS_CNTL_epf__PME_EN_MASK 0x00000100L
#define nbif_gpu_PMI_STATUS_CNTL_epf__DATA_SELECT_MASK 0x00001e00L
#define nbif_gpu_PMI_STATUS_CNTL_epf__DATA_SCALE_MASK 0x00006000L
#define nbif_gpu_PMI_STATUS_CNTL_epf__PME_STATUS_MASK 0x00008000L
#define nbif_gpu_PMI_STATUS_CNTL_epf__B2_B3_SUPPORT_MASK 0x00400000L
#define nbif_gpu_PMI_STATUS_CNTL_epf__BUS_PWR_EN_MASK 0x00800000L
#define nbif_gpu_PMI_STATUS_CNTL_epf__PMI_DATA_MASK 0xff000000L

// nbif_gpu_PCIE_CAP_LIST_epf
#define nbif_gpu_PCIE_CAP_LIST_epf__CAP_ID_MASK 0x000000ffL
#define nbif_gpu_PCIE_CAP_LIST_epf__NEXT_PTR_MASK 0x0000ff00L

// nbif_gpu_PCIE_CAP_epf
#define nbif_gpu_PCIE_CAP_epf__VERSION_MASK 0x0000000fL
#define nbif_gpu_PCIE_CAP_epf__DEVICE_TYPE_MASK 0x000000f0L
#define nbif_gpu_PCIE_CAP_epf__SLOT_IMPLEMENTED_MASK 0x00000100L
#define nbif_gpu_PCIE_CAP_epf__INT_MESSAGE_NUM_MASK 0x00003e00L

// nbif_gpu_DEVICE_CAP_epf
#define nbif_gpu_DEVICE_CAP_epf__MAX_PAYLOAD_SUPPORT_MASK 0x00000007L
#define nbif_gpu_DEVICE_CAP_epf__PHANTOM_FUNC_MASK 0x00000018L
#define nbif_gpu_DEVICE_CAP_epf__EXTENDED_TAG_MASK 0x00000020L
#define nbif_gpu_DEVICE_CAP_epf__L0S_ACCEPTABLE_LATENCY_MASK 0x000001c0L
#define nbif_gpu_DEVICE_CAP_epf__L1_ACCEPTABLE_LATENCY_MASK 0x00000e00L
#define nbif_gpu_DEVICE_CAP_epf__ROLE_BASED_ERR_REPORTING_MASK 0x00008000L
#define nbif_gpu_DEVICE_CAP_epf__CAPTURED_SLOT_POWER_LIMIT_MASK 0x03fc0000L
#define nbif_gpu_DEVICE_CAP_epf__CAPTURED_SLOT_POWER_SCALE_MASK 0x0c000000L
#define nbif_gpu_DEVICE_CAP_epf__FLR_CAPABLE_MASK 0x10000000L

// nbif_gpu_DEVICE_CNTL_epf
#define nbif_gpu_DEVICE_CNTL_epf__CORR_ERR_EN_MASK 0x00000001L
#define nbif_gpu_DEVICE_CNTL_epf__NON_FATAL_ERR_EN_MASK 0x00000002L
#define nbif_gpu_DEVICE_CNTL_epf__FATAL_ERR_EN_MASK 0x00000004L
#define nbif_gpu_DEVICE_CNTL_epf__USR_REPORT_EN_MASK 0x00000008L
#define nbif_gpu_DEVICE_CNTL_epf__RELAXED_ORD_EN_MASK 0x00000010L
#define nbif_gpu_DEVICE_CNTL_epf__MAX_PAYLOAD_SIZE_MASK 0x000000e0L
#define nbif_gpu_DEVICE_CNTL_epf__EXTENDED_TAG_EN_MASK 0x00000100L
#define nbif_gpu_DEVICE_CNTL_epf__PHANTOM_FUNC_EN_MASK 0x00000200L
#define nbif_gpu_DEVICE_CNTL_epf__AUX_POWER_PM_EN_MASK 0x00000400L
#define nbif_gpu_DEVICE_CNTL_epf__NO_SNOOP_EN_MASK 0x00000800L
#define nbif_gpu_DEVICE_CNTL_epf__MAX_READ_REQUEST_SIZE_MASK 0x00007000L
#define nbif_gpu_DEVICE_CNTL_epf__INITIATE_FLR_MASK 0x00008000L

// nbif_gpu_DEVICE_STATUS_epf
#define nbif_gpu_DEVICE_STATUS_epf__CORR_ERR_MASK 0x00000001L
#define nbif_gpu_DEVICE_STATUS_epf__NON_FATAL_ERR_MASK 0x00000002L
#define nbif_gpu_DEVICE_STATUS_epf__FATAL_ERR_MASK 0x00000004L
#define nbif_gpu_DEVICE_STATUS_epf__USR_DETECTED_MASK 0x00000008L
#define nbif_gpu_DEVICE_STATUS_epf__AUX_PWR_MASK 0x00000010L
#define nbif_gpu_DEVICE_STATUS_epf__TRANSACTIONS_PEND_MASK 0x00000020L

// nbif_gpu_LINK_CAP_epf
#define nbif_gpu_LINK_CAP_epf__LINK_SPEED_MASK 0x0000000fL
#define nbif_gpu_LINK_CAP_epf__LINK_WIDTH_MASK 0x000003f0L
#define nbif_gpu_LINK_CAP_epf__PM_SUPPORT_MASK 0x00000c00L
#define nbif_gpu_LINK_CAP_epf__L0S_EXIT_LATENCY_MASK 0x00007000L
#define nbif_gpu_LINK_CAP_epf__L1_EXIT_LATENCY_MASK 0x00038000L
#define nbif_gpu_LINK_CAP_epf__CLOCK_POWER_MANAGEMENT_MASK 0x00040000L
#define nbif_gpu_LINK_CAP_epf__SURPRISE_DOWN_ERR_REPORTING_MASK 0x00080000L
#define nbif_gpu_LINK_CAP_epf__DL_ACTIVE_REPORTING_CAPABLE_MASK 0x00100000L
#define nbif_gpu_LINK_CAP_epf__LINK_BW_NOTIFICATION_CAP_MASK 0x00200000L
#define nbif_gpu_LINK_CAP_epf__ASPM_OPTIONALITY_COMPLIANCE_MASK 0x00400000L
#define nbif_gpu_LINK_CAP_epf__PORT_NUMBER_MASK 0xff000000L

// nbif_gpu_LINK_CNTL_epf
#define nbif_gpu_LINK_CNTL_epf__PM_CONTROL_MASK 0x00000003L
#define nbif_gpu_LINK_CNTL_epf__READ_CPL_BOUNDARY_MASK 0x00000008L
#define nbif_gpu_LINK_CNTL_epf__LINK_DIS_MASK 0x00000010L
#define nbif_gpu_LINK_CNTL_epf__RETRAIN_LINK_MASK 0x00000020L
#define nbif_gpu_LINK_CNTL_epf__COMMON_CLOCK_CFG_MASK 0x00000040L
#define nbif_gpu_LINK_CNTL_epf__EXTENDED_SYNC_MASK 0x00000080L
#define nbif_gpu_LINK_CNTL_epf__CLOCK_POWER_MANAGEMENT_EN_MASK 0x00000100L
#define nbif_gpu_LINK_CNTL_epf__HW_AUTONOMOUS_WIDTH_DISABLE_MASK 0x00000200L
#define nbif_gpu_LINK_CNTL_epf__LINK_BW_MANAGEMENT_INT_EN_MASK 0x00000400L
#define nbif_gpu_LINK_CNTL_epf__LINK_AUTONOMOUS_BW_INT_EN_MASK 0x00000800L

// nbif_gpu_LINK_STATUS_epf
#define nbif_gpu_LINK_STATUS_epf__CURRENT_LINK_SPEED_MASK 0x0000000fL
#define nbif_gpu_LINK_STATUS_epf__NEGOTIATED_LINK_WIDTH_MASK 0x000003f0L
#define nbif_gpu_LINK_STATUS_epf__LINK_TRAINING_MASK 0x00000800L
#define nbif_gpu_LINK_STATUS_epf__SLOT_CLOCK_CFG_MASK 0x00001000L
#define nbif_gpu_LINK_STATUS_epf__DL_ACTIVE_MASK 0x00002000L
#define nbif_gpu_LINK_STATUS_epf__LINK_BW_MANAGEMENT_STATUS_MASK 0x00004000L
#define nbif_gpu_LINK_STATUS_epf__LINK_AUTONOMOUS_BW_STATUS_MASK 0x00008000L

// nbif_gpu_DEVICE_CAP2_epf
#define nbif_gpu_DEVICE_CAP2_epf__CPL_TIMEOUT_RANGE_SUPPORTED_MASK 0x0000000fL
#define nbif_gpu_DEVICE_CAP2_epf__CPL_TIMEOUT_DIS_SUPPORTED_MASK 0x00000010L
#define nbif_gpu_DEVICE_CAP2_epf__ARI_FORWARDING_SUPPORTED_MASK 0x00000020L
#define nbif_gpu_DEVICE_CAP2_epf__ATOMICOP_ROUTING_SUPPORTED_MASK 0x00000040L
#define nbif_gpu_DEVICE_CAP2_epf__ATOMICOP_32CMPLT_SUPPORTED_MASK 0x00000080L
#define nbif_gpu_DEVICE_CAP2_epf__ATOMICOP_64CMPLT_SUPPORTED_MASK 0x00000100L
#define nbif_gpu_DEVICE_CAP2_epf__CAS128_CMPLT_SUPPORTED_MASK 0x00000200L
#define nbif_gpu_DEVICE_CAP2_epf__NO_RO_ENABLED_P2P_PASSING_MASK 0x00000400L
#define nbif_gpu_DEVICE_CAP2_epf__LTR_SUPPORTED_MASK 0x00000800L
#define nbif_gpu_DEVICE_CAP2_epf__TPH_CPLR_SUPPORTED_MASK 0x00003000L
#define nbif_gpu_DEVICE_CAP2_epf__OBFF_SUPPORTED_MASK 0x000c0000L
#define nbif_gpu_DEVICE_CAP2_epf__EXTENDED_FMT_FIELD_SUPPORTED_MASK 0x00100000L
#define nbif_gpu_DEVICE_CAP2_epf__END_END_TLP_PREFIX_SUPPORTED_MASK 0x00200000L
#define nbif_gpu_DEVICE_CAP2_epf__MAX_END_END_TLP_PREFIXES_MASK 0x00c00000L

// nbif_gpu_DEVICE_CNTL2_epf
#define nbif_gpu_DEVICE_CNTL2_epf__CPL_TIMEOUT_VALUE_MASK 0x0000000fL
#define nbif_gpu_DEVICE_CNTL2_epf__CPL_TIMEOUT_DIS_MASK 0x00000010L
#define nbif_gpu_DEVICE_CNTL2_epf__ARI_FORWARDING_EN_MASK 0x00000020L
#define nbif_gpu_DEVICE_CNTL2_epf__ATOMICOP_REQUEST_EN_MASK 0x00000040L
#define nbif_gpu_DEVICE_CNTL2_epf__ATOMICOP_EGRESS_BLOCKING_MASK 0x00000080L
#define nbif_gpu_DEVICE_CNTL2_epf__IDO_REQUEST_ENABLE_MASK 0x00000100L
#define nbif_gpu_DEVICE_CNTL2_epf__IDO_COMPLETION_ENABLE_MASK 0x00000200L
#define nbif_gpu_DEVICE_CNTL2_epf__LTR_EN_MASK 0x00000400L
#define nbif_gpu_DEVICE_CNTL2_epf__OBFF_EN_MASK 0x00006000L
#define nbif_gpu_DEVICE_CNTL2_epf__END_END_TLP_PREFIX_BLOCKING_MASK 0x00008000L

// nbif_gpu_DEVICE_STATUS2_epf
#define nbif_gpu_DEVICE_STATUS2_epf__RESERVED_MASK 0x0000ffffL

// nbif_gpu_LINK_CAP2_epf
#define nbif_gpu_LINK_CAP2_epf__SUPPORTED_LINK_SPEED_MASK 0x000000feL
#define nbif_gpu_LINK_CAP2_epf__CROSSLINK_SUPPORTED_MASK 0x00000100L
#define nbif_gpu_LINK_CAP2_epf__RESERVED_MASK 0xfffffe00L

// nbif_gpu_LINK_CNTL2_epf
#define nbif_gpu_LINK_CNTL2_epf__TARGET_LINK_SPEED_MASK 0x0000000fL
#define nbif_gpu_LINK_CNTL2_epf__ENTER_COMPLIANCE_MASK 0x00000010L
#define nbif_gpu_LINK_CNTL2_epf__HW_AUTONOMOUS_SPEED_DISABLE_MASK 0x00000020L
#define nbif_gpu_LINK_CNTL2_epf__SELECTABLE_DEEMPHASIS_MASK 0x00000040L
#define nbif_gpu_LINK_CNTL2_epf__XMIT_MARGIN_MASK 0x00000380L
#define nbif_gpu_LINK_CNTL2_epf__ENTER_MOD_COMPLIANCE_MASK 0x00000400L
#define nbif_gpu_LINK_CNTL2_epf__COMPLIANCE_SOS_MASK 0x00000800L
#define nbif_gpu_LINK_CNTL2_epf__COMPLIANCE_DEEMPHASIS_MASK 0x0000f000L

// nbif_gpu_LINK_STATUS2_epf
#define nbif_gpu_LINK_STATUS2_epf__CUR_DEEMPHASIS_LEVEL_MASK 0x00000001L
#define nbif_gpu_LINK_STATUS2_epf__EQUALIZATION_COMPLETE_MASK 0x00000002L
#define nbif_gpu_LINK_STATUS2_epf__EQUALIZATION_PHASE1_SUCCESS_MASK 0x00000004L
#define nbif_gpu_LINK_STATUS2_epf__EQUALIZATION_PHASE2_SUCCESS_MASK 0x00000008L
#define nbif_gpu_LINK_STATUS2_epf__EQUALIZATION_PHASE3_SUCCESS_MASK 0x00000010L
#define nbif_gpu_LINK_STATUS2_epf__LINK_EQUALIZATION_REQUEST_MASK 0x00000020L

// nbif_gpu_SLOT_CAP2_epf
#define nbif_gpu_SLOT_CAP2_epf__RESERVED_MASK 0xffffffffL

// nbif_gpu_SLOT_CNTL2_epf
#define nbif_gpu_SLOT_CNTL2_epf__RESERVED_MASK 0x0000ffffL

// nbif_gpu_SLOT_STATUS2_epf
#define nbif_gpu_SLOT_STATUS2_epf__RESERVED_MASK 0x0000ffffL

// nbif_gpu_MSI_CAP_LIST_epf
#define nbif_gpu_MSI_CAP_LIST_epf__CAP_ID_MASK 0x000000ffL
#define nbif_gpu_MSI_CAP_LIST_epf__NEXT_PTR_MASK 0x0000ff00L

// nbif_gpu_MSI_MSG_CNTL_epf
#define nbif_gpu_MSI_MSG_CNTL_epf__MSI_EN_MASK 0x00000001L
#define nbif_gpu_MSI_MSG_CNTL_epf__MSI_MULTI_CAP_MASK 0x0000000eL
#define nbif_gpu_MSI_MSG_CNTL_epf__MSI_MULTI_EN_MASK 0x00000070L
#define nbif_gpu_MSI_MSG_CNTL_epf__MSI_64BIT_MASK 0x00000080L
#define nbif_gpu_MSI_MSG_CNTL_epf__MSI_PERVECTOR_MASKING_CAP_MASK 0x00000100L

// nbif_gpu_MSI_MSG_ADDR_LO_epf
#define nbif_gpu_MSI_MSG_ADDR_LO_epf__MSI_MSG_ADDR_LO_MASK 0xfffffffcL

// nbif_gpu_MSI_MSG_ADDR_HI_epf
#define nbif_gpu_MSI_MSG_ADDR_HI_epf__MSI_MSG_ADDR_HI_MASK 0xffffffffL

// nbif_gpu_MSI_MSG_DATA_64_epf
#define nbif_gpu_MSI_MSG_DATA_64_epf__MSI_DATA_64_MASK 0x0000ffffL

// nbif_gpu_MSI_MSG_DATA_epf
#define nbif_gpu_MSI_MSG_DATA_epf__MSI_DATA_MASK 0x0000ffffL

// nbif_gpu_MSI_MASK_epf
#define nbif_gpu_MSI_MASK_epf__MSI_MASK_MASK 0xffffffffL

// nbif_gpu_MSI_PENDING_epf
#define nbif_gpu_MSI_PENDING_epf__MSI_PENDING_MASK 0xffffffffL

// nbif_gpu_MSI_MASK_64_epf
#define nbif_gpu_MSI_MASK_64_epf__MSI_MASK_64_MASK 0xffffffffL

// nbif_gpu_MSI_PENDING_64_epf
#define nbif_gpu_MSI_PENDING_64_epf__MSI_PENDING_64_MASK 0xffffffffL

// nbif_gpu_MSIX_CAP_LIST_epf
#define nbif_gpu_MSIX_CAP_LIST_epf__CAP_ID_MASK 0x000000ffL
#define nbif_gpu_MSIX_CAP_LIST_epf__NEXT_PTR_MASK 0x0000ff00L

// nbif_gpu_MSIX_MSG_CNTL_epf
#define nbif_gpu_MSIX_MSG_CNTL_epf__MSIX_TABLE_SIZE_MASK 0x000007ffL
#define nbif_gpu_MSIX_MSG_CNTL_epf__MSIX_FUNC_MASK_MASK 0x00004000L
#define nbif_gpu_MSIX_MSG_CNTL_epf__MSIX_EN_MASK 0x00008000L

// nbif_gpu_MSIX_TABLE_epf
#define nbif_gpu_MSIX_TABLE_epf__MSIX_TABLE_BIR_MASK 0x00000007L
#define nbif_gpu_MSIX_TABLE_epf__MSIX_TABLE_OFFSET_MASK 0xfffffff8L

// nbif_gpu_MSIX_PBA_epf
#define nbif_gpu_MSIX_PBA_epf__MSIX_PBA_BIR_MASK 0x00000007L
#define nbif_gpu_MSIX_PBA_epf__MSIX_PBA_OFFSET_MASK 0xfffffff8L

// nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epf__CAP_ID_MASK 0x0000ffffL
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epf__CAP_VER_MASK 0x000f0000L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epf__NEXT_PTR_MASK 0xfff00000L

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epf__VSEC_ID_MASK 0x0000ffffL
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epf__VSEC_REV_MASK 0x000f0000L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epf__VSEC_LENGTH_MASK 0xfff00000L

// nbif_gpu_PCIE_VENDOR_SPECIFIC1_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC1_epf__SCRATCH_MASK 0xffffffffL

// nbif_gpu_PCIE_VENDOR_SPECIFIC2_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC2_epf__SCRATCH_MASK 0xffffffffL

// nbif_gpu_PCIE_VC_ENH_CAP_LIST_epf
#define nbif_gpu_PCIE_VC_ENH_CAP_LIST_epf__CAP_ID_MASK 0x0000ffffL
#define nbif_gpu_PCIE_VC_ENH_CAP_LIST_epf__CAP_VER_MASK 0x000f0000L
#define nbif_gpu_PCIE_VC_ENH_CAP_LIST_epf__NEXT_PTR_MASK 0xfff00000L

// nbif_gpu_PCIE_PORT_VC_CAP_REG1_epf
#define nbif_gpu_PCIE_PORT_VC_CAP_REG1_epf__EXT_VC_COUNT_MASK 0x00000007L
#define nbif_gpu_PCIE_PORT_VC_CAP_REG1_epf__LOW_PRIORITY_EXT_VC_COUNT_MASK 0x00000070L
#define nbif_gpu_PCIE_PORT_VC_CAP_REG1_epf__REF_CLK_MASK 0x00000300L
#define nbif_gpu_PCIE_PORT_VC_CAP_REG1_epf__PORT_ARB_TABLE_ENTRY_SIZE_MASK 0x00000c00L

// nbif_gpu_PCIE_PORT_VC_CAP_REG2_epf
#define nbif_gpu_PCIE_PORT_VC_CAP_REG2_epf__VC_ARB_CAP_MASK 0x000000ffL
#define nbif_gpu_PCIE_PORT_VC_CAP_REG2_epf__VC_ARB_TABLE_OFFSET_MASK 0xff000000L

// nbif_gpu_PCIE_PORT_VC_CNTL_epf
#define nbif_gpu_PCIE_PORT_VC_CNTL_epf__LOAD_VC_ARB_TABLE_MASK 0x00000001L
#define nbif_gpu_PCIE_PORT_VC_CNTL_epf__VC_ARB_SELECT_MASK 0x0000000eL

// nbif_gpu_PCIE_PORT_VC_STATUS_epf
#define nbif_gpu_PCIE_PORT_VC_STATUS_epf__VC_ARB_TABLE_STATUS_MASK 0x00000001L

// nbif_gpu_PCIE_VC0_RESOURCE_CAP_epf
#define nbif_gpu_PCIE_VC0_RESOURCE_CAP_epf__PORT_ARB_CAP_MASK 0x000000ffL
#define nbif_gpu_PCIE_VC0_RESOURCE_CAP_epf__REJECT_SNOOP_TRANS_MASK 0x00008000L
#define nbif_gpu_PCIE_VC0_RESOURCE_CAP_epf__MAX_TIME_SLOTS_MASK 0x003f0000L
#define nbif_gpu_PCIE_VC0_RESOURCE_CAP_epf__PORT_ARB_TABLE_OFFSET_MASK 0xff000000L

// nbif_gpu_PCIE_VC0_RESOURCE_CNTL_epf
#define nbif_gpu_PCIE_VC0_RESOURCE_CNTL_epf__TC_VC_MAP_TC0_MASK 0x00000001L
#define nbif_gpu_PCIE_VC0_RESOURCE_CNTL_epf__TC_VC_MAP_TC1_7_MASK 0x000000feL
#define nbif_gpu_PCIE_VC0_RESOURCE_CNTL_epf__LOAD_PORT_ARB_TABLE_MASK 0x00010000L
#define nbif_gpu_PCIE_VC0_RESOURCE_CNTL_epf__PORT_ARB_SELECT_MASK 0x000e0000L
#define nbif_gpu_PCIE_VC0_RESOURCE_CNTL_epf__VC_ID_MASK 0x07000000L
#define nbif_gpu_PCIE_VC0_RESOURCE_CNTL_epf__VC_ENABLE_MASK 0x80000000L

// nbif_gpu_PCIE_VC0_RESOURCE_STATUS_epf
#define nbif_gpu_PCIE_VC0_RESOURCE_STATUS_epf__PORT_ARB_TABLE_STATUS_MASK 0x00000001L
#define nbif_gpu_PCIE_VC0_RESOURCE_STATUS_epf__VC_NEGOTIATION_PENDING_MASK 0x00000002L

// nbif_gpu_PCIE_VC1_RESOURCE_CAP_epf
#define nbif_gpu_PCIE_VC1_RESOURCE_CAP_epf__PORT_ARB_CAP_MASK 0x000000ffL
#define nbif_gpu_PCIE_VC1_RESOURCE_CAP_epf__REJECT_SNOOP_TRANS_MASK 0x00008000L
#define nbif_gpu_PCIE_VC1_RESOURCE_CAP_epf__MAX_TIME_SLOTS_MASK 0x003f0000L
#define nbif_gpu_PCIE_VC1_RESOURCE_CAP_epf__PORT_ARB_TABLE_OFFSET_MASK 0xff000000L

// nbif_gpu_PCIE_VC1_RESOURCE_CNTL_epf
#define nbif_gpu_PCIE_VC1_RESOURCE_CNTL_epf__TC_VC_MAP_TC0_MASK 0x00000001L
#define nbif_gpu_PCIE_VC1_RESOURCE_CNTL_epf__TC_VC_MAP_TC1_7_MASK 0x000000feL
#define nbif_gpu_PCIE_VC1_RESOURCE_CNTL_epf__LOAD_PORT_ARB_TABLE_MASK 0x00010000L
#define nbif_gpu_PCIE_VC1_RESOURCE_CNTL_epf__PORT_ARB_SELECT_MASK 0x000e0000L
#define nbif_gpu_PCIE_VC1_RESOURCE_CNTL_epf__VC_ID_MASK 0x07000000L
#define nbif_gpu_PCIE_VC1_RESOURCE_CNTL_epf__VC_ENABLE_MASK 0x80000000L

// nbif_gpu_PCIE_VC1_RESOURCE_STATUS_epf
#define nbif_gpu_PCIE_VC1_RESOURCE_STATUS_epf__PORT_ARB_TABLE_STATUS_MASK 0x00000001L
#define nbif_gpu_PCIE_VC1_RESOURCE_STATUS_epf__VC_NEGOTIATION_PENDING_MASK 0x00000002L

// nbif_gpu_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST_epf
#define nbif_gpu_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST_epf__CAP_ID_MASK 0x0000ffffL
#define nbif_gpu_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST_epf__CAP_VER_MASK 0x000f0000L
#define nbif_gpu_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST_epf__NEXT_PTR_MASK 0xfff00000L

// nbif_gpu_PCIE_DEV_SERIAL_NUM_DW1_epf
#define nbif_gpu_PCIE_DEV_SERIAL_NUM_DW1_epf__SERIAL_NUMBER_LO_MASK 0xffffffffL

// nbif_gpu_PCIE_DEV_SERIAL_NUM_DW2_epf
#define nbif_gpu_PCIE_DEV_SERIAL_NUM_DW2_epf__SERIAL_NUMBER_HI_MASK 0xffffffffL

// nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epf
#define nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epf__CAP_ID_MASK 0x0000ffffL
#define nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epf__CAP_VER_MASK 0x000f0000L
#define nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epf__NEXT_PTR_MASK 0xfff00000L

// nbif_gpu_PCIE_UNCORR_ERR_STATUS_epf
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_epf__DLP_ERR_STATUS_MASK 0x00000010L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_epf__SURPDN_ERR_STATUS_MASK 0x00000020L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_epf__PSN_ERR_STATUS_MASK 0x00001000L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_epf__FC_ERR_STATUS_MASK 0x00002000L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_epf__CPL_TIMEOUT_STATUS_MASK 0x00004000L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_epf__CPL_ABORT_ERR_STATUS_MASK 0x00008000L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_epf__UNEXP_CPL_STATUS_MASK 0x00010000L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_epf__RCV_OVFL_STATUS_MASK 0x00020000L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_epf__MAL_TLP_STATUS_MASK 0x00040000L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_epf__ECRC_ERR_STATUS_MASK 0x00080000L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_epf__UNSUPP_REQ_ERR_STATUS_MASK 0x00100000L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_epf__ACS_VIOLATION_STATUS_MASK 0x00200000L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_epf__UNCORR_INT_ERR_STATUS_MASK 0x00400000L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_epf__MC_BLOCKED_TLP_STATUS_MASK 0x00800000L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_epf__ATOMICOP_EGRESS_BLOCKED_STATUS_MASK 0x01000000L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_epf__TLP_PREFIX_BLOCKED_ERR_STATUS_MASK 0x02000000L

// nbif_gpu_PCIE_UNCORR_ERR_MASK_epf
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_epf__DLP_ERR_MASK_MASK 0x00000010L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_epf__SURPDN_ERR_MASK_MASK 0x00000020L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_epf__PSN_ERR_MASK_MASK 0x00001000L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_epf__FC_ERR_MASK_MASK 0x00002000L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_epf__CPL_TIMEOUT_MASK_MASK 0x00004000L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_epf__CPL_ABORT_ERR_MASK_MASK 0x00008000L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_epf__UNEXP_CPL_MASK_MASK 0x00010000L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_epf__RCV_OVFL_MASK_MASK 0x00020000L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_epf__MAL_TLP_MASK_MASK 0x00040000L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_epf__ECRC_ERR_MASK_MASK 0x00080000L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_epf__UNSUPP_REQ_ERR_MASK_MASK 0x00100000L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_epf__ACS_VIOLATION_MASK_MASK 0x00200000L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_epf__UNCORR_INT_ERR_MASK_MASK 0x00400000L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_epf__MC_BLOCKED_TLP_MASK_MASK 0x00800000L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_epf__ATOMICOP_EGRESS_BLOCKED_MASK_MASK 0x01000000L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_epf__TLP_PREFIX_BLOCKED_ERR_MASK_MASK 0x02000000L

// nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epf
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epf__DLP_ERR_SEVERITY_MASK 0x00000010L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epf__SURPDN_ERR_SEVERITY_MASK 0x00000020L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epf__PSN_ERR_SEVERITY_MASK 0x00001000L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epf__FC_ERR_SEVERITY_MASK 0x00002000L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epf__CPL_TIMEOUT_SEVERITY_MASK 0x00004000L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epf__CPL_ABORT_ERR_SEVERITY_MASK 0x00008000L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epf__UNEXP_CPL_SEVERITY_MASK 0x00010000L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epf__RCV_OVFL_SEVERITY_MASK 0x00020000L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epf__MAL_TLP_SEVERITY_MASK 0x00040000L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epf__ECRC_ERR_SEVERITY_MASK 0x00080000L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epf__UNSUPP_REQ_ERR_SEVERITY_MASK 0x00100000L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epf__ACS_VIOLATION_SEVERITY_MASK 0x00200000L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epf__UNCORR_INT_ERR_SEVERITY_MASK 0x00400000L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epf__MC_BLOCKED_TLP_SEVERITY_MASK 0x00800000L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epf__ATOMICOP_EGRESS_BLOCKED_SEVERITY_MASK 0x01000000L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epf__TLP_PREFIX_BLOCKED_ERR_SEVERITY_MASK 0x02000000L

// nbif_gpu_PCIE_CORR_ERR_STATUS_epf
#define nbif_gpu_PCIE_CORR_ERR_STATUS_epf__RCV_ERR_STATUS_MASK 0x00000001L
#define nbif_gpu_PCIE_CORR_ERR_STATUS_epf__BAD_TLP_STATUS_MASK 0x00000040L
#define nbif_gpu_PCIE_CORR_ERR_STATUS_epf__BAD_DLLP_STATUS_MASK 0x00000080L
#define nbif_gpu_PCIE_CORR_ERR_STATUS_epf__REPLAY_NUM_ROLLOVER_STATUS_MASK 0x00000100L
#define nbif_gpu_PCIE_CORR_ERR_STATUS_epf__REPLAY_TIMER_TIMEOUT_STATUS_MASK 0x00001000L
#define nbif_gpu_PCIE_CORR_ERR_STATUS_epf__ADVISORY_NONFATAL_ERR_STATUS_MASK 0x00002000L
#define nbif_gpu_PCIE_CORR_ERR_STATUS_epf__CORR_INT_ERR_STATUS_MASK 0x00004000L
#define nbif_gpu_PCIE_CORR_ERR_STATUS_epf__HDR_LOG_OVFL_STATUS_MASK 0x00008000L

// nbif_gpu_PCIE_CORR_ERR_MASK_epf
#define nbif_gpu_PCIE_CORR_ERR_MASK_epf__RCV_ERR_MASK_MASK 0x00000001L
#define nbif_gpu_PCIE_CORR_ERR_MASK_epf__BAD_TLP_MASK_MASK 0x00000040L
#define nbif_gpu_PCIE_CORR_ERR_MASK_epf__BAD_DLLP_MASK_MASK 0x00000080L
#define nbif_gpu_PCIE_CORR_ERR_MASK_epf__REPLAY_NUM_ROLLOVER_MASK_MASK 0x00000100L
#define nbif_gpu_PCIE_CORR_ERR_MASK_epf__REPLAY_TIMER_TIMEOUT_MASK_MASK 0x00001000L
#define nbif_gpu_PCIE_CORR_ERR_MASK_epf__ADVISORY_NONFATAL_ERR_MASK_MASK 0x00002000L
#define nbif_gpu_PCIE_CORR_ERR_MASK_epf__CORR_INT_ERR_MASK_MASK 0x00004000L
#define nbif_gpu_PCIE_CORR_ERR_MASK_epf__HDR_LOG_OVFL_MASK_MASK 0x00008000L

// nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epf
#define nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epf__FIRST_ERR_PTR_MASK 0x0000001fL
#define nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epf__ECRC_GEN_CAP_MASK 0x00000020L
#define nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epf__ECRC_GEN_EN_MASK 0x00000040L
#define nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epf__ECRC_CHECK_CAP_MASK 0x00000080L
#define nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epf__ECRC_CHECK_EN_MASK 0x00000100L
#define nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epf__MULTI_HDR_RECD_CAP_MASK 0x00000200L
#define nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epf__MULTI_HDR_RECD_EN_MASK 0x00000400L
#define nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epf__TLP_PREFIX_LOG_PRESENT_MASK 0x00000800L

// nbif_gpu_PCIE_HDR_LOG0_epf
#define nbif_gpu_PCIE_HDR_LOG0_epf__TLP_HDR_MASK 0xffffffffL

// nbif_gpu_PCIE_HDR_LOG1_epf
#define nbif_gpu_PCIE_HDR_LOG1_epf__TLP_HDR_MASK 0xffffffffL

// nbif_gpu_PCIE_HDR_LOG2_epf
#define nbif_gpu_PCIE_HDR_LOG2_epf__TLP_HDR_MASK 0xffffffffL

// nbif_gpu_PCIE_HDR_LOG3_epf
#define nbif_gpu_PCIE_HDR_LOG3_epf__TLP_HDR_MASK 0xffffffffL

// nbif_gpu_PCIE_ROOT_ERR_CMD_epf
#define nbif_gpu_PCIE_ROOT_ERR_CMD_epf__CORR_ERR_REP_EN_MASK 0x00000001L
#define nbif_gpu_PCIE_ROOT_ERR_CMD_epf__NONFATAL_ERR_REP_EN_MASK 0x00000002L
#define nbif_gpu_PCIE_ROOT_ERR_CMD_epf__FATAL_ERR_REP_EN_MASK 0x00000004L

// nbif_gpu_PCIE_ROOT_ERR_STATUS_epf
#define nbif_gpu_PCIE_ROOT_ERR_STATUS_epf__ERR_CORR_RCVD_MASK 0x00000001L
#define nbif_gpu_PCIE_ROOT_ERR_STATUS_epf__MULT_ERR_CORR_RCVD_MASK 0x00000002L
#define nbif_gpu_PCIE_ROOT_ERR_STATUS_epf__ERR_FATAL_NONFATAL_RCVD_MASK 0x00000004L
#define nbif_gpu_PCIE_ROOT_ERR_STATUS_epf__MULT_ERR_FATAL_NONFATAL_RCVD_MASK 0x00000008L
#define nbif_gpu_PCIE_ROOT_ERR_STATUS_epf__FIRST_UNCORRECTABLE_FATAL_MASK 0x00000010L
#define nbif_gpu_PCIE_ROOT_ERR_STATUS_epf__NONFATAL_ERROR_MSG_RCVD_MASK 0x00000020L
#define nbif_gpu_PCIE_ROOT_ERR_STATUS_epf__FATAL_ERROR_MSG_RCVD_MASK 0x00000040L
#define nbif_gpu_PCIE_ROOT_ERR_STATUS_epf__ADV_ERR_INT_MSG_NUM_MASK 0xf8000000L

// nbif_gpu_PCIE_ERR_SRC_ID_epf
#define nbif_gpu_PCIE_ERR_SRC_ID_epf__ERR_CORR_SRC_ID_MASK 0x0000ffffL
#define nbif_gpu_PCIE_ERR_SRC_ID_epf__ERR_FATAL_NONFATAL_SRC_ID_MASK 0xffff0000L

// nbif_gpu_PCIE_TLP_PREFIX_LOG0_epf
#define nbif_gpu_PCIE_TLP_PREFIX_LOG0_epf__TLP_PREFIX_MASK 0xffffffffL

// nbif_gpu_PCIE_TLP_PREFIX_LOG1_epf
#define nbif_gpu_PCIE_TLP_PREFIX_LOG1_epf__TLP_PREFIX_MASK 0xffffffffL

// nbif_gpu_PCIE_TLP_PREFIX_LOG2_epf
#define nbif_gpu_PCIE_TLP_PREFIX_LOG2_epf__TLP_PREFIX_MASK 0xffffffffL

// nbif_gpu_PCIE_TLP_PREFIX_LOG3_epf
#define nbif_gpu_PCIE_TLP_PREFIX_LOG3_epf__TLP_PREFIX_MASK 0xffffffffL

// nbif_gpu_PCIE_BAR_ENH_CAP_LIST_epf
#define nbif_gpu_PCIE_BAR_ENH_CAP_LIST_epf__CAP_ID_MASK 0x0000ffffL
#define nbif_gpu_PCIE_BAR_ENH_CAP_LIST_epf__CAP_VER_MASK 0x000f0000L
#define nbif_gpu_PCIE_BAR_ENH_CAP_LIST_epf__NEXT_PTR_MASK 0xfff00000L

// nbif_gpu_PCIE_BAR1_CAP_epf
#define nbif_gpu_PCIE_BAR1_CAP_epf__BAR_SIZE_SUPPORTED_MASK 0x00fffff0L

// nbif_gpu_PCIE_BAR1_CNTL_epf
#define nbif_gpu_PCIE_BAR1_CNTL_epf__BAR_INDEX_MASK 0x00000007L
#define nbif_gpu_PCIE_BAR1_CNTL_epf__BAR_TOTAL_NUM_MASK 0x000000e0L
#define nbif_gpu_PCIE_BAR1_CNTL_epf__BAR_SIZE_MASK 0x00001f00L

// nbif_gpu_PCIE_BAR2_CAP_epf
#define nbif_gpu_PCIE_BAR2_CAP_epf__BAR_SIZE_SUPPORTED_MASK 0x00fffff0L

// nbif_gpu_PCIE_BAR2_CNTL_epf
#define nbif_gpu_PCIE_BAR2_CNTL_epf__BAR_INDEX_MASK 0x00000007L
#define nbif_gpu_PCIE_BAR2_CNTL_epf__BAR_TOTAL_NUM_MASK 0x000000e0L
#define nbif_gpu_PCIE_BAR2_CNTL_epf__BAR_SIZE_MASK 0x00001f00L

// nbif_gpu_PCIE_BAR3_CAP_epf
#define nbif_gpu_PCIE_BAR3_CAP_epf__BAR_SIZE_SUPPORTED_MASK 0x00fffff0L

// nbif_gpu_PCIE_BAR3_CNTL_epf
#define nbif_gpu_PCIE_BAR3_CNTL_epf__BAR_INDEX_MASK 0x00000007L
#define nbif_gpu_PCIE_BAR3_CNTL_epf__BAR_TOTAL_NUM_MASK 0x000000e0L
#define nbif_gpu_PCIE_BAR3_CNTL_epf__BAR_SIZE_MASK 0x00001f00L

// nbif_gpu_PCIE_BAR4_CAP_epf
#define nbif_gpu_PCIE_BAR4_CAP_epf__BAR_SIZE_SUPPORTED_MASK 0x00fffff0L

// nbif_gpu_PCIE_BAR4_CNTL_epf
#define nbif_gpu_PCIE_BAR4_CNTL_epf__BAR_INDEX_MASK 0x00000007L
#define nbif_gpu_PCIE_BAR4_CNTL_epf__BAR_TOTAL_NUM_MASK 0x000000e0L
#define nbif_gpu_PCIE_BAR4_CNTL_epf__BAR_SIZE_MASK 0x00001f00L

// nbif_gpu_PCIE_BAR5_CAP_epf
#define nbif_gpu_PCIE_BAR5_CAP_epf__BAR_SIZE_SUPPORTED_MASK 0x00fffff0L

// nbif_gpu_PCIE_BAR5_CNTL_epf
#define nbif_gpu_PCIE_BAR5_CNTL_epf__BAR_INDEX_MASK 0x00000007L
#define nbif_gpu_PCIE_BAR5_CNTL_epf__BAR_TOTAL_NUM_MASK 0x000000e0L
#define nbif_gpu_PCIE_BAR5_CNTL_epf__BAR_SIZE_MASK 0x00001f00L

// nbif_gpu_PCIE_BAR6_CAP_epf
#define nbif_gpu_PCIE_BAR6_CAP_epf__BAR_SIZE_SUPPORTED_MASK 0x00fffff0L

// nbif_gpu_PCIE_BAR6_CNTL_epf
#define nbif_gpu_PCIE_BAR6_CNTL_epf__BAR_INDEX_MASK 0x00000007L
#define nbif_gpu_PCIE_BAR6_CNTL_epf__BAR_TOTAL_NUM_MASK 0x000000e0L
#define nbif_gpu_PCIE_BAR6_CNTL_epf__BAR_SIZE_MASK 0x00001f00L

// nbif_gpu_PCIE_PWR_BUDGET_ENH_CAP_LIST_epf
#define nbif_gpu_PCIE_PWR_BUDGET_ENH_CAP_LIST_epf__CAP_ID_MASK 0x0000ffffL
#define nbif_gpu_PCIE_PWR_BUDGET_ENH_CAP_LIST_epf__CAP_VER_MASK 0x000f0000L
#define nbif_gpu_PCIE_PWR_BUDGET_ENH_CAP_LIST_epf__NEXT_PTR_MASK 0xfff00000L

// nbif_gpu_PCIE_PWR_BUDGET_DATA_SELECT_epf
#define nbif_gpu_PCIE_PWR_BUDGET_DATA_SELECT_epf__DATA_SELECT_MASK 0x000000ffL

// nbif_gpu_PCIE_PWR_BUDGET_DATA_epf
#define nbif_gpu_PCIE_PWR_BUDGET_DATA_epf__BASE_POWER_MASK 0x000000ffL
#define nbif_gpu_PCIE_PWR_BUDGET_DATA_epf__DATA_SCALE_MASK 0x00000300L
#define nbif_gpu_PCIE_PWR_BUDGET_DATA_epf__PM_SUB_STATE_MASK 0x00001c00L
#define nbif_gpu_PCIE_PWR_BUDGET_DATA_epf__PM_STATE_MASK 0x00006000L
#define nbif_gpu_PCIE_PWR_BUDGET_DATA_epf__TYPE_MASK 0x00038000L
#define nbif_gpu_PCIE_PWR_BUDGET_DATA_epf__POWER_RAIL_MASK 0x001c0000L

// nbif_gpu_PCIE_PWR_BUDGET_CAP_epf
#define nbif_gpu_PCIE_PWR_BUDGET_CAP_epf__SYSTEM_ALLOCATED_MASK 0x00000001L

// nbif_gpu_PCIE_DPA_ENH_CAP_LIST_epf
#define nbif_gpu_PCIE_DPA_ENH_CAP_LIST_epf__CAP_ID_MASK 0x0000ffffL
#define nbif_gpu_PCIE_DPA_ENH_CAP_LIST_epf__CAP_VER_MASK 0x000f0000L
#define nbif_gpu_PCIE_DPA_ENH_CAP_LIST_epf__NEXT_PTR_MASK 0xfff00000L

// nbif_gpu_PCIE_DPA_CAP_epf
#define nbif_gpu_PCIE_DPA_CAP_epf__SUBSTATE_MAX_MASK 0x0000001fL
#define nbif_gpu_PCIE_DPA_CAP_epf__TRANS_LAT_UNIT_MASK 0x00000300L
#define nbif_gpu_PCIE_DPA_CAP_epf__PWR_ALLOC_SCALE_MASK 0x00003000L
#define nbif_gpu_PCIE_DPA_CAP_epf__TRANS_LAT_VAL_0_MASK 0x00ff0000L
#define nbif_gpu_PCIE_DPA_CAP_epf__TRANS_LAT_VAL_1_MASK 0xff000000L

// nbif_gpu_PCIE_DPA_LATENCY_INDICATOR_epf
#define nbif_gpu_PCIE_DPA_LATENCY_INDICATOR_epf__TRANS_LAT_INDICATOR_BITS_MASK 0x000000ffL

// nbif_gpu_PCIE_DPA_STATUS_epf
#define nbif_gpu_PCIE_DPA_STATUS_epf__SUBSTATE_STATUS_MASK 0x0000001fL
#define nbif_gpu_PCIE_DPA_STATUS_epf__SUBSTATE_CNTL_ENABLED_MASK 0x00000100L

// nbif_gpu_PCIE_DPA_CNTL_epf
#define nbif_gpu_PCIE_DPA_CNTL_epf__SUBSTATE_CNTL_MASK 0x0000001fL

// nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_0_epf
#define nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_0_epf__SUBSTATE_PWR_ALLOC_MASK 0x000000ffL

// nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_1_epf
#define nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_1_epf__SUBSTATE_PWR_ALLOC_MASK 0x000000ffL

// nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_2_epf
#define nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_2_epf__SUBSTATE_PWR_ALLOC_MASK 0x000000ffL

// nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_3_epf
#define nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_3_epf__SUBSTATE_PWR_ALLOC_MASK 0x000000ffL

// nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_4_epf
#define nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_4_epf__SUBSTATE_PWR_ALLOC_MASK 0x000000ffL

// nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_5_epf
#define nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_5_epf__SUBSTATE_PWR_ALLOC_MASK 0x000000ffL

// nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_6_epf
#define nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_6_epf__SUBSTATE_PWR_ALLOC_MASK 0x000000ffL

// nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_7_epf
#define nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_7_epf__SUBSTATE_PWR_ALLOC_MASK 0x000000ffL

// nbif_gpu_PCIE_SECONDARY_ENH_CAP_LIST_epf
#define nbif_gpu_PCIE_SECONDARY_ENH_CAP_LIST_epf__CAP_ID_MASK 0x0000ffffL
#define nbif_gpu_PCIE_SECONDARY_ENH_CAP_LIST_epf__CAP_VER_MASK 0x000f0000L
#define nbif_gpu_PCIE_SECONDARY_ENH_CAP_LIST_epf__NEXT_PTR_MASK 0xfff00000L

// nbif_gpu_PCIE_LINK_CNTL3_epf
#define nbif_gpu_PCIE_LINK_CNTL3_epf__PERFORM_EQUALIZATION_MASK 0x00000001L
#define nbif_gpu_PCIE_LINK_CNTL3_epf__LINK_EQUALIZATION_REQ_INT_EN_MASK 0x00000002L
#define nbif_gpu_PCIE_LINK_CNTL3_epf__RESERVED_MASK 0xfffffffcL

// nbif_gpu_PCIE_LANE_ERROR_STATUS_epf
#define nbif_gpu_PCIE_LANE_ERROR_STATUS_epf__LANE_ERROR_STATUS_BITS_MASK 0x0000ffffL
#define nbif_gpu_PCIE_LANE_ERROR_STATUS_epf__RESERVED_MASK 0xffff0000L

// nbif_gpu_PCIE_LANE_0_EQUALIZATION_CNTL_epf
#define nbif_gpu_PCIE_LANE_0_EQUALIZATION_CNTL_epf__DOWNSTREAM_PORT_TX_PRESET_MASK 0x0000000fL
#define nbif_gpu_PCIE_LANE_0_EQUALIZATION_CNTL_epf__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x00000070L
#define nbif_gpu_PCIE_LANE_0_EQUALIZATION_CNTL_epf__UPSTREAM_PORT_TX_PRESET_MASK 0x00000f00L
#define nbif_gpu_PCIE_LANE_0_EQUALIZATION_CNTL_epf__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x00007000L
#define nbif_gpu_PCIE_LANE_0_EQUALIZATION_CNTL_epf__RESERVED_MASK 0x00008000L

// nbif_gpu_PCIE_LANE_1_EQUALIZATION_CNTL_epf
#define nbif_gpu_PCIE_LANE_1_EQUALIZATION_CNTL_epf__DOWNSTREAM_PORT_TX_PRESET_MASK 0x0000000fL
#define nbif_gpu_PCIE_LANE_1_EQUALIZATION_CNTL_epf__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x00000070L
#define nbif_gpu_PCIE_LANE_1_EQUALIZATION_CNTL_epf__UPSTREAM_PORT_TX_PRESET_MASK 0x00000f00L
#define nbif_gpu_PCIE_LANE_1_EQUALIZATION_CNTL_epf__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x00007000L
#define nbif_gpu_PCIE_LANE_1_EQUALIZATION_CNTL_epf__RESERVED_MASK 0x00008000L

// nbif_gpu_PCIE_LANE_2_EQUALIZATION_CNTL_epf
#define nbif_gpu_PCIE_LANE_2_EQUALIZATION_CNTL_epf__DOWNSTREAM_PORT_TX_PRESET_MASK 0x0000000fL
#define nbif_gpu_PCIE_LANE_2_EQUALIZATION_CNTL_epf__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x00000070L
#define nbif_gpu_PCIE_LANE_2_EQUALIZATION_CNTL_epf__UPSTREAM_PORT_TX_PRESET_MASK 0x00000f00L
#define nbif_gpu_PCIE_LANE_2_EQUALIZATION_CNTL_epf__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x00007000L
#define nbif_gpu_PCIE_LANE_2_EQUALIZATION_CNTL_epf__RESERVED_MASK 0x00008000L

// nbif_gpu_PCIE_LANE_3_EQUALIZATION_CNTL_epf
#define nbif_gpu_PCIE_LANE_3_EQUALIZATION_CNTL_epf__DOWNSTREAM_PORT_TX_PRESET_MASK 0x0000000fL
#define nbif_gpu_PCIE_LANE_3_EQUALIZATION_CNTL_epf__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x00000070L
#define nbif_gpu_PCIE_LANE_3_EQUALIZATION_CNTL_epf__UPSTREAM_PORT_TX_PRESET_MASK 0x00000f00L
#define nbif_gpu_PCIE_LANE_3_EQUALIZATION_CNTL_epf__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x00007000L
#define nbif_gpu_PCIE_LANE_3_EQUALIZATION_CNTL_epf__RESERVED_MASK 0x00008000L

// nbif_gpu_PCIE_LANE_4_EQUALIZATION_CNTL_epf
#define nbif_gpu_PCIE_LANE_4_EQUALIZATION_CNTL_epf__DOWNSTREAM_PORT_TX_PRESET_MASK 0x0000000fL
#define nbif_gpu_PCIE_LANE_4_EQUALIZATION_CNTL_epf__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x00000070L
#define nbif_gpu_PCIE_LANE_4_EQUALIZATION_CNTL_epf__UPSTREAM_PORT_TX_PRESET_MASK 0x00000f00L
#define nbif_gpu_PCIE_LANE_4_EQUALIZATION_CNTL_epf__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x00007000L
#define nbif_gpu_PCIE_LANE_4_EQUALIZATION_CNTL_epf__RESERVED_MASK 0x00008000L

// nbif_gpu_PCIE_LANE_5_EQUALIZATION_CNTL_epf
#define nbif_gpu_PCIE_LANE_5_EQUALIZATION_CNTL_epf__DOWNSTREAM_PORT_TX_PRESET_MASK 0x0000000fL
#define nbif_gpu_PCIE_LANE_5_EQUALIZATION_CNTL_epf__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x00000070L
#define nbif_gpu_PCIE_LANE_5_EQUALIZATION_CNTL_epf__UPSTREAM_PORT_TX_PRESET_MASK 0x00000f00L
#define nbif_gpu_PCIE_LANE_5_EQUALIZATION_CNTL_epf__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x00007000L
#define nbif_gpu_PCIE_LANE_5_EQUALIZATION_CNTL_epf__RESERVED_MASK 0x00008000L

// nbif_gpu_PCIE_LANE_6_EQUALIZATION_CNTL_epf
#define nbif_gpu_PCIE_LANE_6_EQUALIZATION_CNTL_epf__DOWNSTREAM_PORT_TX_PRESET_MASK 0x0000000fL
#define nbif_gpu_PCIE_LANE_6_EQUALIZATION_CNTL_epf__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x00000070L
#define nbif_gpu_PCIE_LANE_6_EQUALIZATION_CNTL_epf__UPSTREAM_PORT_TX_PRESET_MASK 0x00000f00L
#define nbif_gpu_PCIE_LANE_6_EQUALIZATION_CNTL_epf__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x00007000L
#define nbif_gpu_PCIE_LANE_6_EQUALIZATION_CNTL_epf__RESERVED_MASK 0x00008000L

// nbif_gpu_PCIE_LANE_7_EQUALIZATION_CNTL_epf
#define nbif_gpu_PCIE_LANE_7_EQUALIZATION_CNTL_epf__DOWNSTREAM_PORT_TX_PRESET_MASK 0x0000000fL
#define nbif_gpu_PCIE_LANE_7_EQUALIZATION_CNTL_epf__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x00000070L
#define nbif_gpu_PCIE_LANE_7_EQUALIZATION_CNTL_epf__UPSTREAM_PORT_TX_PRESET_MASK 0x00000f00L
#define nbif_gpu_PCIE_LANE_7_EQUALIZATION_CNTL_epf__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x00007000L
#define nbif_gpu_PCIE_LANE_7_EQUALIZATION_CNTL_epf__RESERVED_MASK 0x00008000L

// nbif_gpu_PCIE_LANE_8_EQUALIZATION_CNTL_epf
#define nbif_gpu_PCIE_LANE_8_EQUALIZATION_CNTL_epf__DOWNSTREAM_PORT_TX_PRESET_MASK 0x0000000fL
#define nbif_gpu_PCIE_LANE_8_EQUALIZATION_CNTL_epf__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x00000070L
#define nbif_gpu_PCIE_LANE_8_EQUALIZATION_CNTL_epf__UPSTREAM_PORT_TX_PRESET_MASK 0x00000f00L
#define nbif_gpu_PCIE_LANE_8_EQUALIZATION_CNTL_epf__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x00007000L
#define nbif_gpu_PCIE_LANE_8_EQUALIZATION_CNTL_epf__RESERVED_MASK 0x00008000L

// nbif_gpu_PCIE_LANE_9_EQUALIZATION_CNTL_epf
#define nbif_gpu_PCIE_LANE_9_EQUALIZATION_CNTL_epf__DOWNSTREAM_PORT_TX_PRESET_MASK 0x0000000fL
#define nbif_gpu_PCIE_LANE_9_EQUALIZATION_CNTL_epf__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x00000070L
#define nbif_gpu_PCIE_LANE_9_EQUALIZATION_CNTL_epf__UPSTREAM_PORT_TX_PRESET_MASK 0x00000f00L
#define nbif_gpu_PCIE_LANE_9_EQUALIZATION_CNTL_epf__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x00007000L
#define nbif_gpu_PCIE_LANE_9_EQUALIZATION_CNTL_epf__RESERVED_MASK 0x00008000L

// nbif_gpu_PCIE_LANE_10_EQUALIZATION_CNTL_epf
#define nbif_gpu_PCIE_LANE_10_EQUALIZATION_CNTL_epf__DOWNSTREAM_PORT_TX_PRESET_MASK 0x0000000fL
#define nbif_gpu_PCIE_LANE_10_EQUALIZATION_CNTL_epf__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x00000070L
#define nbif_gpu_PCIE_LANE_10_EQUALIZATION_CNTL_epf__UPSTREAM_PORT_TX_PRESET_MASK 0x00000f00L
#define nbif_gpu_PCIE_LANE_10_EQUALIZATION_CNTL_epf__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x00007000L
#define nbif_gpu_PCIE_LANE_10_EQUALIZATION_CNTL_epf__RESERVED_MASK 0x00008000L

// nbif_gpu_PCIE_LANE_11_EQUALIZATION_CNTL_epf
#define nbif_gpu_PCIE_LANE_11_EQUALIZATION_CNTL_epf__DOWNSTREAM_PORT_TX_PRESET_MASK 0x0000000fL
#define nbif_gpu_PCIE_LANE_11_EQUALIZATION_CNTL_epf__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x00000070L
#define nbif_gpu_PCIE_LANE_11_EQUALIZATION_CNTL_epf__UPSTREAM_PORT_TX_PRESET_MASK 0x00000f00L
#define nbif_gpu_PCIE_LANE_11_EQUALIZATION_CNTL_epf__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x00007000L
#define nbif_gpu_PCIE_LANE_11_EQUALIZATION_CNTL_epf__RESERVED_MASK 0x00008000L

// nbif_gpu_PCIE_LANE_12_EQUALIZATION_CNTL_epf
#define nbif_gpu_PCIE_LANE_12_EQUALIZATION_CNTL_epf__DOWNSTREAM_PORT_TX_PRESET_MASK 0x0000000fL
#define nbif_gpu_PCIE_LANE_12_EQUALIZATION_CNTL_epf__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x00000070L
#define nbif_gpu_PCIE_LANE_12_EQUALIZATION_CNTL_epf__UPSTREAM_PORT_TX_PRESET_MASK 0x00000f00L
#define nbif_gpu_PCIE_LANE_12_EQUALIZATION_CNTL_epf__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x00007000L
#define nbif_gpu_PCIE_LANE_12_EQUALIZATION_CNTL_epf__RESERVED_MASK 0x00008000L

// nbif_gpu_PCIE_LANE_13_EQUALIZATION_CNTL_epf
#define nbif_gpu_PCIE_LANE_13_EQUALIZATION_CNTL_epf__DOWNSTREAM_PORT_TX_PRESET_MASK 0x0000000fL
#define nbif_gpu_PCIE_LANE_13_EQUALIZATION_CNTL_epf__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x00000070L
#define nbif_gpu_PCIE_LANE_13_EQUALIZATION_CNTL_epf__UPSTREAM_PORT_TX_PRESET_MASK 0x00000f00L
#define nbif_gpu_PCIE_LANE_13_EQUALIZATION_CNTL_epf__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x00007000L
#define nbif_gpu_PCIE_LANE_13_EQUALIZATION_CNTL_epf__RESERVED_MASK 0x00008000L

// nbif_gpu_PCIE_LANE_14_EQUALIZATION_CNTL_epf
#define nbif_gpu_PCIE_LANE_14_EQUALIZATION_CNTL_epf__DOWNSTREAM_PORT_TX_PRESET_MASK 0x0000000fL
#define nbif_gpu_PCIE_LANE_14_EQUALIZATION_CNTL_epf__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x00000070L
#define nbif_gpu_PCIE_LANE_14_EQUALIZATION_CNTL_epf__UPSTREAM_PORT_TX_PRESET_MASK 0x00000f00L
#define nbif_gpu_PCIE_LANE_14_EQUALIZATION_CNTL_epf__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x00007000L
#define nbif_gpu_PCIE_LANE_14_EQUALIZATION_CNTL_epf__RESERVED_MASK 0x00008000L

// nbif_gpu_PCIE_LANE_15_EQUALIZATION_CNTL_epf
#define nbif_gpu_PCIE_LANE_15_EQUALIZATION_CNTL_epf__DOWNSTREAM_PORT_TX_PRESET_MASK 0x0000000fL
#define nbif_gpu_PCIE_LANE_15_EQUALIZATION_CNTL_epf__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x00000070L
#define nbif_gpu_PCIE_LANE_15_EQUALIZATION_CNTL_epf__UPSTREAM_PORT_TX_PRESET_MASK 0x00000f00L
#define nbif_gpu_PCIE_LANE_15_EQUALIZATION_CNTL_epf__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x00007000L
#define nbif_gpu_PCIE_LANE_15_EQUALIZATION_CNTL_epf__RESERVED_MASK 0x00008000L

// nbif_gpu_PCIE_ACS_ENH_CAP_LIST_epf
#define nbif_gpu_PCIE_ACS_ENH_CAP_LIST_epf__CAP_ID_MASK 0x0000ffffL
#define nbif_gpu_PCIE_ACS_ENH_CAP_LIST_epf__CAP_VER_MASK 0x000f0000L
#define nbif_gpu_PCIE_ACS_ENH_CAP_LIST_epf__NEXT_PTR_MASK 0xfff00000L

// nbif_gpu_PCIE_ACS_CAP_epf
#define nbif_gpu_PCIE_ACS_CAP_epf__SOURCE_VALIDATION_MASK 0x00000001L
#define nbif_gpu_PCIE_ACS_CAP_epf__TRANSLATION_BLOCKING_MASK 0x00000002L
#define nbif_gpu_PCIE_ACS_CAP_epf__P2P_REQUEST_REDIRECT_MASK 0x00000004L
#define nbif_gpu_PCIE_ACS_CAP_epf__P2P_COMPLETION_REDIRECT_MASK 0x00000008L
#define nbif_gpu_PCIE_ACS_CAP_epf__UPSTREAM_FORWARDING_MASK 0x00000010L
#define nbif_gpu_PCIE_ACS_CAP_epf__P2P_EGRESS_CONTROL_MASK 0x00000020L
#define nbif_gpu_PCIE_ACS_CAP_epf__DIRECT_TRANSLATED_P2P_MASK 0x00000040L
#define nbif_gpu_PCIE_ACS_CAP_epf__EGRESS_CONTROL_VECTOR_SIZE_MASK 0x0000ff00L

// nbif_gpu_PCIE_ACS_CNTL_epf
#define nbif_gpu_PCIE_ACS_CNTL_epf__SOURCE_VALIDATION_EN_MASK 0x00000001L
#define nbif_gpu_PCIE_ACS_CNTL_epf__TRANSLATION_BLOCKING_EN_MASK 0x00000002L
#define nbif_gpu_PCIE_ACS_CNTL_epf__P2P_REQUEST_REDIRECT_EN_MASK 0x00000004L
#define nbif_gpu_PCIE_ACS_CNTL_epf__P2P_COMPLETION_REDIRECT_EN_MASK 0x00000008L
#define nbif_gpu_PCIE_ACS_CNTL_epf__UPSTREAM_FORWARDING_EN_MASK 0x00000010L
#define nbif_gpu_PCIE_ACS_CNTL_epf__P2P_EGRESS_CONTROL_EN_MASK 0x00000020L
#define nbif_gpu_PCIE_ACS_CNTL_epf__DIRECT_TRANSLATED_P2P_EN_MASK 0x00000040L

// nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epf
#define nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epf__CAP_ID_MASK 0x0000ffffL
#define nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epf__CAP_VER_MASK 0x000f0000L
#define nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epf__NEXT_PTR_MASK 0xfff00000L

// nbif_gpu_PCIE_ATS_CAP_epf
#define nbif_gpu_PCIE_ATS_CAP_epf__INVALIDATE_Q_DEPTH_MASK 0x0000001fL
#define nbif_gpu_PCIE_ATS_CAP_epf__PAGE_ALIGNED_REQUEST_MASK 0x00000020L
#define nbif_gpu_PCIE_ATS_CAP_epf__GLOBAL_INVALIDATE_SUPPORTED_MASK 0x00000040L

// nbif_gpu_PCIE_ATS_CNTL_epf
#define nbif_gpu_PCIE_ATS_CNTL_epf__STU_MASK 0x0000001fL
#define nbif_gpu_PCIE_ATS_CNTL_epf__ATC_ENABLE_MASK 0x00008000L

// nbif_gpu_PCIE_PAGE_REQ_ENH_CAP_LIST_epf
#define nbif_gpu_PCIE_PAGE_REQ_ENH_CAP_LIST_epf__CAP_ID_MASK 0x0000ffffL
#define nbif_gpu_PCIE_PAGE_REQ_ENH_CAP_LIST_epf__CAP_VER_MASK 0x000f0000L
#define nbif_gpu_PCIE_PAGE_REQ_ENH_CAP_LIST_epf__NEXT_PTR_MASK 0xfff00000L

// nbif_gpu_PCIE_PAGE_REQ_CNTL_epf
#define nbif_gpu_PCIE_PAGE_REQ_CNTL_epf__PRI_ENABLE_MASK 0x00000001L
#define nbif_gpu_PCIE_PAGE_REQ_CNTL_epf__PRI_RESET_MASK 0x00000002L

// nbif_gpu_PCIE_PAGE_REQ_STATUS_epf
#define nbif_gpu_PCIE_PAGE_REQ_STATUS_epf__RESPONSE_FAILURE_MASK 0x00000001L
#define nbif_gpu_PCIE_PAGE_REQ_STATUS_epf__UNEXPECTED_PAGE_REQ_GRP_INDEX_MASK 0x00000002L
#define nbif_gpu_PCIE_PAGE_REQ_STATUS_epf__STOPPED_MASK 0x00000100L
#define nbif_gpu_PCIE_PAGE_REQ_STATUS_epf__PRG_RESPONSE_PASID_REQUIRED_MASK 0x00008000L

// nbif_gpu_PCIE_OUTSTAND_PAGE_REQ_CAPACITY_epf
#define nbif_gpu_PCIE_OUTSTAND_PAGE_REQ_CAPACITY_epf__OUTSTAND_PAGE_REQ_CAPACITY_MASK 0xffffffffL

// nbif_gpu_PCIE_OUTSTAND_PAGE_REQ_ALLOC_epf
#define nbif_gpu_PCIE_OUTSTAND_PAGE_REQ_ALLOC_epf__OUTSTAND_PAGE_REQ_ALLOC_MASK 0xffffffffL

// nbif_gpu_PCIE_PASID_ENH_CAP_LIST_epf
#define nbif_gpu_PCIE_PASID_ENH_CAP_LIST_epf__CAP_ID_MASK 0x0000ffffL
#define nbif_gpu_PCIE_PASID_ENH_CAP_LIST_epf__CAP_VER_MASK 0x000f0000L
#define nbif_gpu_PCIE_PASID_ENH_CAP_LIST_epf__NEXT_PTR_MASK 0xfff00000L

// nbif_gpu_PCIE_PASID_CAP_epf
#define nbif_gpu_PCIE_PASID_CAP_epf__PASID_EXE_PERMISSION_SUPPORTED_MASK 0x00000002L
#define nbif_gpu_PCIE_PASID_CAP_epf__PASID_PRIV_MODE_SUPPORTED_MASK 0x00000004L
#define nbif_gpu_PCIE_PASID_CAP_epf__MAX_PASID_WIDTH_MASK 0x00001f00L

// nbif_gpu_PCIE_PASID_CNTL_epf
#define nbif_gpu_PCIE_PASID_CNTL_epf__PASID_ENABLE_MASK 0x00000001L
#define nbif_gpu_PCIE_PASID_CNTL_epf__PASID_EXE_PERMISSION_ENABLE_MASK 0x00000002L
#define nbif_gpu_PCIE_PASID_CNTL_epf__PASID_PRIV_MODE_SUPPORTED_ENABLE_MASK 0x00000004L

// nbif_gpu_PCIE_TPH_REQR_ENH_CAP_LIST_epf
#define nbif_gpu_PCIE_TPH_REQR_ENH_CAP_LIST_epf__CAP_ID_MASK 0x0000ffffL
#define nbif_gpu_PCIE_TPH_REQR_ENH_CAP_LIST_epf__CAP_VER_MASK 0x000f0000L
#define nbif_gpu_PCIE_TPH_REQR_ENH_CAP_LIST_epf__NEXT_PTR_MASK 0xfff00000L

// nbif_gpu_PCIE_TPH_REQR_CAP_epf
#define nbif_gpu_PCIE_TPH_REQR_CAP_epf__TPH_REQR_NO_ST_MODE_SUPPORTED_MASK 0x00000001L
#define nbif_gpu_PCIE_TPH_REQR_CAP_epf__TPH_REQR_INT_VEC_MODE_SUPPORTED_MASK 0x00000002L
#define nbif_gpu_PCIE_TPH_REQR_CAP_epf__TPH_REQR_DEV_SPC_MODE_SUPPORTED_MASK 0x00000004L
#define nbif_gpu_PCIE_TPH_REQR_CAP_epf__TPH_REQR_EXTND_TPH_REQR_SUPPORED_MASK 0x00000100L
#define nbif_gpu_PCIE_TPH_REQR_CAP_epf__TPH_REQR_ST_TABLE_LOCATION_MASK 0x00000600L
#define nbif_gpu_PCIE_TPH_REQR_CAP_epf__TPH_REQR_ST_TABLE_SIZE_MASK 0x07ff0000L

// nbif_gpu_PCIE_TPH_REQR_CNTL_epf
#define nbif_gpu_PCIE_TPH_REQR_CNTL_epf__TPH_REQR_ST_MODE_SEL_MASK 0x00000007L
#define nbif_gpu_PCIE_TPH_REQR_CNTL_epf__TPH_REQR_EN_MASK 0x00000300L

// nbif_gpu_PCIE_MC_ENH_CAP_LIST_epf
#define nbif_gpu_PCIE_MC_ENH_CAP_LIST_epf__CAP_ID_MASK 0x0000ffffL
#define nbif_gpu_PCIE_MC_ENH_CAP_LIST_epf__CAP_VER_MASK 0x000f0000L
#define nbif_gpu_PCIE_MC_ENH_CAP_LIST_epf__NEXT_PTR_MASK 0xfff00000L

// nbif_gpu_PCIE_MC_CAP_epf
#define nbif_gpu_PCIE_MC_CAP_epf__MC_MAX_GROUP_MASK 0x0000003fL
#define nbif_gpu_PCIE_MC_CAP_epf__MC_WIN_SIZE_REQ_MASK 0x00003f00L
#define nbif_gpu_PCIE_MC_CAP_epf__MC_ECRC_REGEN_SUPP_MASK 0x00008000L

// nbif_gpu_PCIE_MC_CNTL_epf
#define nbif_gpu_PCIE_MC_CNTL_epf__MC_NUM_GROUP_MASK 0x0000003fL
#define nbif_gpu_PCIE_MC_CNTL_epf__MC_ENABLE_MASK 0x00008000L

// nbif_gpu_PCIE_MC_ADDR0_epf
#define nbif_gpu_PCIE_MC_ADDR0_epf__MC_INDEX_POS_MASK 0x0000003fL
#define nbif_gpu_PCIE_MC_ADDR0_epf__MC_BASE_ADDR_0_MASK 0xfffff000L

// nbif_gpu_PCIE_MC_ADDR1_epf
#define nbif_gpu_PCIE_MC_ADDR1_epf__MC_BASE_ADDR_1_MASK 0xffffffffL

// nbif_gpu_PCIE_MC_RCV0_epf
#define nbif_gpu_PCIE_MC_RCV0_epf__MC_RECEIVE_0_MASK 0xffffffffL

// nbif_gpu_PCIE_MC_RCV1_epf
#define nbif_gpu_PCIE_MC_RCV1_epf__MC_RECEIVE_1_MASK 0xffffffffL

// nbif_gpu_PCIE_MC_BLOCK_ALL0_epf
#define nbif_gpu_PCIE_MC_BLOCK_ALL0_epf__MC_BLOCK_ALL_0_MASK 0xffffffffL

// nbif_gpu_PCIE_MC_BLOCK_ALL1_epf
#define nbif_gpu_PCIE_MC_BLOCK_ALL1_epf__MC_BLOCK_ALL_1_MASK 0xffffffffL

// nbif_gpu_PCIE_MC_BLOCK_UNTRANSLATED_0_epf
#define nbif_gpu_PCIE_MC_BLOCK_UNTRANSLATED_0_epf__MC_BLOCK_UNTRANSLATED_0_MASK 0xffffffffL

// nbif_gpu_PCIE_MC_BLOCK_UNTRANSLATED_1_epf
#define nbif_gpu_PCIE_MC_BLOCK_UNTRANSLATED_1_epf__MC_BLOCK_UNTRANSLATED_1_MASK 0xffffffffL

// nbif_gpu_PCIE_LTR_ENH_CAP_LIST_epf
#define nbif_gpu_PCIE_LTR_ENH_CAP_LIST_epf__CAP_ID_MASK 0x0000ffffL
#define nbif_gpu_PCIE_LTR_ENH_CAP_LIST_epf__CAP_VER_MASK 0x000f0000L
#define nbif_gpu_PCIE_LTR_ENH_CAP_LIST_epf__NEXT_PTR_MASK 0xfff00000L

// nbif_gpu_PCIE_LTR_CAP_epf
#define nbif_gpu_PCIE_LTR_CAP_epf__LTR_MAX_S_LATENCY_VALUE_MASK 0x000003ffL
#define nbif_gpu_PCIE_LTR_CAP_epf__LTR_MAX_S_LATENCY_SCALE_MASK 0x00001c00L
#define nbif_gpu_PCIE_LTR_CAP_epf__LTR_MAX_NS_LATENCY_VALUE_MASK 0x03ff0000L
#define nbif_gpu_PCIE_LTR_CAP_epf__LTR_MAX_NS_LATENCY_SCALE_MASK 0x1c000000L

// nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epf
#define nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epf__CAP_ID_MASK 0x0000ffffL
#define nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epf__CAP_VER_MASK 0x000f0000L
#define nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epf__NEXT_PTR_MASK 0xfff00000L

// nbif_gpu_PCIE_ARI_CAP_epf
#define nbif_gpu_PCIE_ARI_CAP_epf__ARI_MFVC_FUNC_GROUPS_CAP_MASK 0x00000001L
#define nbif_gpu_PCIE_ARI_CAP_epf__ARI_ACS_FUNC_GROUPS_CAP_MASK 0x00000002L
#define nbif_gpu_PCIE_ARI_CAP_epf__ARI_NEXT_FUNC_NUM_MASK 0x0000ff00L

// nbif_gpu_PCIE_ARI_CNTL_epf
#define nbif_gpu_PCIE_ARI_CNTL_epf__ARI_MFVC_FUNC_GROUPS_EN_MASK 0x00000001L
#define nbif_gpu_PCIE_ARI_CNTL_epf__ARI_ACS_FUNC_GROUPS_EN_MASK 0x00000002L
#define nbif_gpu_PCIE_ARI_CNTL_epf__ARI_FUNCTION_GROUP_MASK 0x00000070L

// nbif_gpu_PCIE_SRIOV_ENH_CAP_LIST_epf
#define nbif_gpu_PCIE_SRIOV_ENH_CAP_LIST_epf__CAP_ID_MASK 0x0000ffffL
#define nbif_gpu_PCIE_SRIOV_ENH_CAP_LIST_epf__CAP_VER_MASK 0x000f0000L
#define nbif_gpu_PCIE_SRIOV_ENH_CAP_LIST_epf__NEXT_PTR_MASK 0xfff00000L

// nbif_gpu_PCIE_SRIOV_CAP_epf
#define nbif_gpu_PCIE_SRIOV_CAP_epf__SRIOV_VF_MIGRATION_CAP_MASK 0x00000001L
#define nbif_gpu_PCIE_SRIOV_CAP_epf__SRIOV_ARI_CAP_HIERARCHY_PRESERVED_MASK 0x00000002L
#define nbif_gpu_PCIE_SRIOV_CAP_epf__SRIOV_VF_MIGRATION_INTR_MSG_NUM_MASK 0xffe00000L

// nbif_gpu_PCIE_SRIOV_CONTROL_epf
#define nbif_gpu_PCIE_SRIOV_CONTROL_epf__SRIOV_VF_ENABLE_MASK 0x00000001L
#define nbif_gpu_PCIE_SRIOV_CONTROL_epf__SRIOV_VF_MIGRATION_ENABLE_MASK 0x00000002L
#define nbif_gpu_PCIE_SRIOV_CONTROL_epf__SRIOV_VF_MIGRATION_INTR_ENABLE_MASK 0x00000004L
#define nbif_gpu_PCIE_SRIOV_CONTROL_epf__SRIOV_VF_MSE_MASK 0x00000008L
#define nbif_gpu_PCIE_SRIOV_CONTROL_epf__SRIOV_ARI_CAP_HIERARCHY_MASK 0x00000010L

// nbif_gpu_PCIE_SRIOV_STATUS_epf
#define nbif_gpu_PCIE_SRIOV_STATUS_epf__SRIOV_VF_MIGRATION_STATUS_MASK 0x00000001L

// nbif_gpu_PCIE_SRIOV_INITIAL_VFS_epf
#define nbif_gpu_PCIE_SRIOV_INITIAL_VFS_epf__SRIOV_INITIAL_VFS_MASK 0x0000ffffL

// nbif_gpu_PCIE_SRIOV_TOTAL_VFS_epf
#define nbif_gpu_PCIE_SRIOV_TOTAL_VFS_epf__SRIOV_TOTAL_VFS_MASK 0x0000ffffL

// nbif_gpu_PCIE_SRIOV_NUM_VFS_epf
#define nbif_gpu_PCIE_SRIOV_NUM_VFS_epf__SRIOV_NUM_VFS_MASK 0x0000ffffL

// nbif_gpu_PCIE_SRIOV_FUNC_DEP_LINK_epf
#define nbif_gpu_PCIE_SRIOV_FUNC_DEP_LINK_epf__SRIOV_FUNC_DEP_LINK_MASK 0x000000ffL

// nbif_gpu_PCIE_SRIOV_FIRST_VF_OFFSET_epf
#define nbif_gpu_PCIE_SRIOV_FIRST_VF_OFFSET_epf__SRIOV_FIRST_VF_OFFSET_MASK 0x0000ffffL

// nbif_gpu_PCIE_SRIOV_VF_STRIDE_epf
#define nbif_gpu_PCIE_SRIOV_VF_STRIDE_epf__SRIOV_VF_STRIDE_MASK 0x0000ffffL

// nbif_gpu_PCIE_SRIOV_VF_DEVICE_ID_epf
#define nbif_gpu_PCIE_SRIOV_VF_DEVICE_ID_epf__SRIOV_VF_DEVICE_ID_MASK 0x0000ffffL

// nbif_gpu_PCIE_SRIOV_SUPPORTED_PAGE_SIZE_epf
#define nbif_gpu_PCIE_SRIOV_SUPPORTED_PAGE_SIZE_epf__SRIOV_SUPPORTED_PAGE_SIZE_MASK 0xffffffffL

// nbif_gpu_PCIE_SRIOV_SYSTEM_PAGE_SIZE_epf
#define nbif_gpu_PCIE_SRIOV_SYSTEM_PAGE_SIZE_epf__SRIOV_SYSTEM_PAGE_SIZE_MASK 0xffffffffL

// nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_0_epf
#define nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_0_epf__VF_BASE_ADDR_MASK 0xffffffffL

// nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_1_epf
#define nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_1_epf__VF_BASE_ADDR_MASK 0xffffffffL

// nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_2_epf
#define nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_2_epf__VF_BASE_ADDR_MASK 0xffffffffL

// nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_3_epf
#define nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_3_epf__VF_BASE_ADDR_MASK 0xffffffffL

// nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_4_epf
#define nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_4_epf__VF_BASE_ADDR_MASK 0xffffffffL

// nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_5_epf
#define nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_5_epf__VF_BASE_ADDR_MASK 0xffffffffL

// nbif_gpu_PCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET_epf
#define nbif_gpu_PCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET_epf__SRIOV_VF_MIGRATION_STATE_BIF_MASK \
  0x00000007L
#define nbif_gpu_PCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET_epf__SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET_MASK \
  0xfffffff8L

// nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV_epf__CAP_ID_MASK 0x0000ffffL
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV_epf__CAP_VER_MASK 0x000f0000L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV_epf__NEXT_PTR_MASK 0xfff00000L

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_epf__VSEC_ID_MASK 0x0000ffffL
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_epf__VSEC_REV_MASK 0x000f0000L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_epf__VSEC_LENGTH_MASK 0xfff00000L

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SRIOV_SHADOW_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SRIOV_SHADOW_epf__VF_EN_MASK 0x00000001L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SRIOV_SHADOW_epf__VF_NUM_MASK 0xffff0000L

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_ENABLE_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_ENABLE_epf__GFX_CMD_COMPLETE_INTR_EN_MASK    \
  0x00000001L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_ENABLE_epf__GFX_HANG_SELF_RECOVERED_INTR_EN_MASK \
  0x00000002L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_ENABLE_epf__GFX_HANG_NEED_FLR_INTR_EN_MASK   \
  0x00000004L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_ENABLE_epf__GFX_VM_BUSY_TRANSITION_INTR_EN_MASK \
  0x00000008L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_ENABLE_epf__UVD_CMD_COMPLETE_INTR_EN_MASK    \
  0x00000100L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_ENABLE_epf__UVD_HANG_SELF_RECOVERED_INTR_EN_MASK \
  0x00000200L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_ENABLE_epf__UVD_HANG_NEED_FLR_INTR_EN_MASK   \
  0x00000400L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_ENABLE_epf__UVD_VM_BUSY_TRANSITION_INTR_EN_MASK \
  0x00000800L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_ENABLE_epf__VCE_CMD_COMPLETE_INTR_EN_MASK    \
  0x00010000L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_ENABLE_epf__VCE_HANG_SELF_RECOVERED_INTR_EN_MASK \
  0x00020000L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_ENABLE_epf__VCE_HANG_NEED_FLR_INTR_EN_MASK   \
  0x00040000L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_ENABLE_epf__VCE_VM_BUSY_TRANSITION_INTR_EN_MASK \
  0x00080000L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_ENABLE_epf__HVVM_MAILBOX_TRN_ACK_INTR_EN_MASK \
  0x01000000L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_ENABLE_epf__HVVM_MAILBOX_RCV_VALID_INTR_EN_MASK \
  0x02000000L

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_STATUS_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_STATUS_epf__GFX_CMD_COMPLETE_INTR_STATUS_MASK \
  0x00000001L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_STATUS_epf__GFX_HANG_SELF_RECOVERED_INTR_STATUS_MASK \
  0x00000002L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_STATUS_epf__GFX_HANG_NEED_FLR_INTR_STATUS_MASK \
  0x00000004L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_STATUS_epf__GFX_VM_BUSY_TRANSITION_INTR_STATUS_MASK \
  0x00000008L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_STATUS_epf__UVD_CMD_COMPLETE_INTR_STATUS_MASK \
  0x00000100L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_STATUS_epf__UVD_HANG_SELF_RECOVERED_INTR_STATUS_MASK \
  0x00000200L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_STATUS_epf__UVD_HANG_NEED_FLR_INTR_STATUS_MASK \
  0x00000400L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_STATUS_epf__UVD_VM_BUSY_TRANSITION_INTR_STATUS_MASK \
  0x00000800L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_STATUS_epf__VCE_CMD_COMPLETE_INTR_STATUS_MASK \
  0x00010000L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_STATUS_epf__VCE_HANG_SELF_RECOVERED_INTR_STATUS_MASK \
  0x00020000L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_STATUS_epf__VCE_HANG_NEED_FLR_INTR_STATUS_MASK \
  0x00040000L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_STATUS_epf__VCE_VM_BUSY_TRANSITION_INTR_STATUS_MASK \
  0x00080000L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_STATUS_epf__HVVM_MAILBOX_TRN_ACK_INTR_STATUS_MASK \
  0x01000000L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_STATUS_epf__HVVM_MAILBOX_RCV_VALID_INTR_STATUS_MASK \
  0x02000000L

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_CONTROL_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_CONTROL_epf__SOFT_PF_FLR_MASK 0x00000001L

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW0_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW0_epf__VF_INDEX_MASK 0x000000ffL
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW0_epf__TRN_MSG_DATA_MASK 0x00000f00L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW0_epf__TRN_MSG_VALID_MASK 0x00008000L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW0_epf__RCV_MSG_DATA_MASK 0x000f0000L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW0_epf__RCV_MSG_ACK_MASK 0x01000000L

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf__VF0_TRN_ACK_MASK 0x00000001L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf__VF0_RCV_VALID_MASK 0x00000002L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf__VF1_TRN_ACK_MASK 0x00000004L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf__VF1_RCV_VALID_MASK 0x00000008L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf__VF2_TRN_ACK_MASK 0x00000010L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf__VF2_RCV_VALID_MASK 0x00000020L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf__VF3_TRN_ACK_MASK 0x00000040L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf__VF3_RCV_VALID_MASK 0x00000080L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf__VF4_TRN_ACK_MASK 0x00000100L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf__VF4_RCV_VALID_MASK 0x00000200L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf__VF5_TRN_ACK_MASK 0x00000400L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf__VF5_RCV_VALID_MASK 0x00000800L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf__VF6_TRN_ACK_MASK 0x00001000L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf__VF6_RCV_VALID_MASK 0x00002000L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf__VF7_TRN_ACK_MASK 0x00004000L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf__VF7_RCV_VALID_MASK 0x00008000L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf__VF8_TRN_ACK_MASK 0x00010000L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf__VF8_RCV_VALID_MASK 0x00020000L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf__VF9_TRN_ACK_MASK 0x00040000L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf__VF9_RCV_VALID_MASK 0x00080000L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf__VF10_TRN_ACK_MASK 0x00100000L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf__VF10_RCV_VALID_MASK 0x00200000L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf__VF11_TRN_ACK_MASK 0x00400000L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf__VF11_RCV_VALID_MASK 0x00800000L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf__VF12_TRN_ACK_MASK 0x01000000L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf__VF12_RCV_VALID_MASK 0x02000000L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf__VF13_TRN_ACK_MASK 0x04000000L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf__VF13_RCV_VALID_MASK 0x08000000L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf__VF14_TRN_ACK_MASK 0x10000000L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf__VF14_RCV_VALID_MASK 0x20000000L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf__VF15_TRN_ACK_MASK 0x40000000L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf__VF15_RCV_VALID_MASK 0x80000000L

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW2_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW2_epf__PF_TRN_ACK_MASK 0x00000001L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW2_epf__PF_RCV_VALID_MASK 0x00000002L

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CONTEXT_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CONTEXT_epf__CONTEXT_SIZE_MASK 0x0000007fL
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CONTEXT_epf__LOC_MASK 0x00000080L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CONTEXT_epf__CONTEXT_OFFSET_MASK 0xfffffc00L

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_TOTAL_FB_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_TOTAL_FB_epf__TOTAL_FB_AVAILABLE_MASK 0x0000ffffL
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_TOTAL_FB_epf__TOTAL_FB_CONSUMED_MASK 0xffff0000L

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS_epf__UVDSCH_OFFSET_MASK 0x000000ffL
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS_epf__VCESCH_OFFSET_MASK 0x0000ff00L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS_epf__GFXSCH_OFFSET_MASK 0x00ff0000L

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF0_FB_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF0_FB_epf__VF0_FB_SIZE_MASK 0x0000ffffL
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF0_FB_epf__VF0_FB_OFFSET_MASK 0xffff0000L

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF1_FB_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF1_FB_epf__VF1_FB_SIZE_MASK 0x0000ffffL
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF1_FB_epf__VF1_FB_OFFSET_MASK 0xffff0000L

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF2_FB_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF2_FB_epf__VF2_FB_SIZE_MASK 0x0000ffffL
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF2_FB_epf__VF2_FB_OFFSET_MASK 0xffff0000L

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF3_FB_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF3_FB_epf__VF3_FB_SIZE_MASK 0x0000ffffL
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF3_FB_epf__VF3_FB_OFFSET_MASK 0xffff0000L

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF4_FB_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF4_FB_epf__VF4_FB_SIZE_MASK 0x0000ffffL
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF4_FB_epf__VF4_FB_OFFSET_MASK 0xffff0000L

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF5_FB_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF5_FB_epf__VF5_FB_SIZE_MASK 0x0000ffffL
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF5_FB_epf__VF5_FB_OFFSET_MASK 0xffff0000L

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF6_FB_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF6_FB_epf__VF6_FB_SIZE_MASK 0x0000ffffL
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF6_FB_epf__VF6_FB_OFFSET_MASK 0xffff0000L

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF7_FB_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF7_FB_epf__VF7_FB_SIZE_MASK 0x0000ffffL
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF7_FB_epf__VF7_FB_OFFSET_MASK 0xffff0000L

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF8_FB_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF8_FB_epf__VF8_FB_SIZE_MASK 0x0000ffffL
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF8_FB_epf__VF8_FB_OFFSET_MASK 0xffff0000L

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF9_FB_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF9_FB_epf__VF9_FB_SIZE_MASK 0x0000ffffL
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF9_FB_epf__VF9_FB_OFFSET_MASK 0xffff0000L

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF10_FB_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF10_FB_epf__VF10_FB_SIZE_MASK 0x0000ffffL
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF10_FB_epf__VF10_FB_OFFSET_MASK 0xffff0000L

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF11_FB_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF11_FB_epf__VF11_FB_SIZE_MASK 0x0000ffffL
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF11_FB_epf__VF11_FB_OFFSET_MASK 0xffff0000L

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF12_FB_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF12_FB_epf__VF12_FB_SIZE_MASK 0x0000ffffL
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF12_FB_epf__VF12_FB_OFFSET_MASK 0xffff0000L

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF13_FB_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF13_FB_epf__VF13_FB_SIZE_MASK 0x0000ffffL
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF13_FB_epf__VF13_FB_OFFSET_MASK 0xffff0000L

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF14_FB_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF14_FB_epf__VF14_FB_SIZE_MASK 0x0000ffffL
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF14_FB_epf__VF14_FB_OFFSET_MASK 0xffff0000L

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF15_FB_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF15_FB_epf__VF15_FB_SIZE_MASK 0x0000ffffL
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF15_FB_epf__VF15_FB_OFFSET_MASK 0xffff0000L

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW0_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW0_epf__DW0_MASK 0xffffffffL

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW1_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW1_epf__DW1_MASK 0xffffffffL

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW2_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW2_epf__DW2_MASK 0xffffffffL

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW3_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW3_epf__DW3_MASK 0xffffffffL

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW4_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW4_epf__DW4_MASK 0xffffffffL

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW5_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW5_epf__DW5_MASK 0xffffffffL

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW6_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW6_epf__DW6_MASK 0xffffffffL

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW7_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW7_epf__DW7_MASK 0xffffffffL

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW0_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW0_epf__DW0_MASK 0xffffffffL

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW1_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW1_epf__DW1_MASK 0xffffffffL

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW2_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW2_epf__DW2_MASK 0xffffffffL

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW3_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW3_epf__DW3_MASK 0xffffffffL

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW4_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW4_epf__DW4_MASK 0xffffffffL

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW5_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW5_epf__DW5_MASK 0xffffffffL

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW6_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW6_epf__DW6_MASK 0xffffffffL

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW7_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW7_epf__DW7_MASK 0xffffffffL

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW0_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW0_epf__DW0_MASK 0xffffffffL

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW1_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW1_epf__DW1_MASK 0xffffffffL

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW2_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW2_epf__DW2_MASK 0xffffffffL

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW3_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW3_epf__DW3_MASK 0xffffffffL

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW4_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW4_epf__DW4_MASK 0xffffffffL

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW5_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW5_epf__DW5_MASK 0xffffffffL

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW6_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW6_epf__DW6_MASK 0xffffffffL

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW7_epf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW7_epf__DW7_MASK 0xffffffffL

// nbif_gpu_VENDOR_ID_epvf
#define nbif_gpu_VENDOR_ID_epvf__VENDOR_ID_MASK 0x0000ffffL

// nbif_gpu_DEVICE_ID_epvf
#define nbif_gpu_DEVICE_ID_epvf__DEVICE_ID_MASK 0x0000ffffL

// nbif_gpu_COMMAND_epvf
#define nbif_gpu_COMMAND_epvf__IO_ACCESS_EN_MASK 0x00000001L
#define nbif_gpu_COMMAND_epvf__MEM_ACCESS_EN_MASK 0x00000002L
#define nbif_gpu_COMMAND_epvf__BUS_MASTER_EN_MASK 0x00000004L
#define nbif_gpu_COMMAND_epvf__SPECIAL_CYCLE_EN_MASK 0x00000008L
#define nbif_gpu_COMMAND_epvf__MEM_WRITE_INVALIDATE_EN_MASK 0x00000010L
#define nbif_gpu_COMMAND_epvf__PAL_SNOOP_EN_MASK 0x00000020L
#define nbif_gpu_COMMAND_epvf__PARITY_ERROR_RESPONSE_MASK 0x00000040L
#define nbif_gpu_COMMAND_epvf__AD_STEPPING_MASK 0x00000080L
#define nbif_gpu_COMMAND_epvf__SERR_EN_MASK 0x00000100L
#define nbif_gpu_COMMAND_epvf__FAST_B2B_EN_MASK 0x00000200L
#define nbif_gpu_COMMAND_epvf__INT_DIS_MASK 0x00000400L

// nbif_gpu_STATUS_epvf
#define nbif_gpu_STATUS_epvf__INT_STATUS_MASK 0x00000008L
#define nbif_gpu_STATUS_epvf__CAP_LIST_MASK 0x00000010L
#define nbif_gpu_STATUS_epvf__PCI_66_EN_MASK 0x00000020L
#define nbif_gpu_STATUS_epvf__FAST_BACK_CAPABLE_MASK 0x00000080L
#define nbif_gpu_STATUS_epvf__MASTER_DATA_PARITY_ERROR_MASK 0x00000100L
#define nbif_gpu_STATUS_epvf__DEVSEL_TIMING_MASK 0x00000600L
#define nbif_gpu_STATUS_epvf__SIGNAL_TARGET_ABORT_MASK 0x00000800L
#define nbif_gpu_STATUS_epvf__RECEIVED_TARGET_ABORT_MASK 0x00001000L
#define nbif_gpu_STATUS_epvf__RECEIVED_MASTER_ABORT_MASK 0x00002000L
#define nbif_gpu_STATUS_epvf__SIGNALED_SYSTEM_ERROR_MASK 0x00004000L
#define nbif_gpu_STATUS_epvf__PARITY_ERROR_DETECTED_MASK 0x00008000L

// nbif_gpu_REVISION_ID_epvf
#define nbif_gpu_REVISION_ID_epvf__MINOR_REV_ID_MASK 0x0000000fL
#define nbif_gpu_REVISION_ID_epvf__MAJOR_REV_ID_MASK 0x000000f0L

// nbif_gpu_PROG_INTERFACE_epvf
#define nbif_gpu_PROG_INTERFACE_epvf__PROG_INTERFACE_MASK 0x000000ffL

// nbif_gpu_SUB_CLASS_epvf
#define nbif_gpu_SUB_CLASS_epvf__SUB_CLASS_MASK 0x000000ffL

// nbif_gpu_BASE_CLASS_epvf
#define nbif_gpu_BASE_CLASS_epvf__BASE_CLASS_MASK 0x000000ffL

// nbif_gpu_CACHE_LINE_epvf
#define nbif_gpu_CACHE_LINE_epvf__CACHE_LINE_SIZE_MASK 0x000000ffL

// nbif_gpu_LATENCY_epvf
#define nbif_gpu_LATENCY_epvf__LATENCY_TIMER_MASK 0x000000ffL

// nbif_gpu_HEADER_epvf
#define nbif_gpu_HEADER_epvf__HEADER_TYPE_MASK 0x0000007fL
#define nbif_gpu_HEADER_epvf__DEVICE_TYPE_MASK 0x00000080L

// nbif_gpu_BIST_epvf
#define nbif_gpu_BIST_epvf__BIST_COMP_MASK 0x0000000fL
#define nbif_gpu_BIST_epvf__BIST_STRT_MASK 0x00000040L
#define nbif_gpu_BIST_epvf__BIST_CAP_MASK 0x00000080L

// nbif_gpu_BASE_ADDR_1_epvf
#define nbif_gpu_BASE_ADDR_1_epvf__BASE_ADDR_MASK 0xffffffffL

// nbif_gpu_BASE_ADDR_2_epvf
#define nbif_gpu_BASE_ADDR_2_epvf__BASE_ADDR_MASK 0xffffffffL

// nbif_gpu_BASE_ADDR_3_epvf
#define nbif_gpu_BASE_ADDR_3_epvf__BASE_ADDR_MASK 0xffffffffL

// nbif_gpu_BASE_ADDR_4_epvf
#define nbif_gpu_BASE_ADDR_4_epvf__BASE_ADDR_MASK 0xffffffffL

// nbif_gpu_BASE_ADDR_5_epvf
#define nbif_gpu_BASE_ADDR_5_epvf__BASE_ADDR_MASK 0xffffffffL

// nbif_gpu_BASE_ADDR_6_epvf
#define nbif_gpu_BASE_ADDR_6_epvf__BASE_ADDR_MASK 0xffffffffL

// nbif_gpu_ROM_BASE_ADDR_epvf
#define nbif_gpu_ROM_BASE_ADDR_epvf__BASE_ADDR_MASK 0xffffffffL

// nbif_gpu_CAP_PTR_epvf
#define nbif_gpu_CAP_PTR_epvf__CAP_PTR_MASK 0x000000ffL

// nbif_gpu_INTERRUPT_LINE_epvf
#define nbif_gpu_INTERRUPT_LINE_epvf__INTERRUPT_LINE_MASK 0x000000ffL

// nbif_gpu_INTERRUPT_PIN_epvf
#define nbif_gpu_INTERRUPT_PIN_epvf__INTERRUPT_PIN_MASK 0x000000ffL

// nbif_gpu_ADAPTER_ID_epvf
#define nbif_gpu_ADAPTER_ID_epvf__SUBSYSTEM_VENDOR_ID_MASK 0x0000ffffL
#define nbif_gpu_ADAPTER_ID_epvf__SUBSYSTEM_ID_MASK 0xffff0000L

// nbif_gpu_PCIE_CAP_LIST_epvf
#define nbif_gpu_PCIE_CAP_LIST_epvf__CAP_ID_MASK 0x000000ffL
#define nbif_gpu_PCIE_CAP_LIST_epvf__NEXT_PTR_MASK 0x0000ff00L

// nbif_gpu_PCIE_CAP_epvf
#define nbif_gpu_PCIE_CAP_epvf__VERSION_MASK 0x0000000fL
#define nbif_gpu_PCIE_CAP_epvf__DEVICE_TYPE_MASK 0x000000f0L
#define nbif_gpu_PCIE_CAP_epvf__SLOT_IMPLEMENTED_MASK 0x00000100L
#define nbif_gpu_PCIE_CAP_epvf__INT_MESSAGE_NUM_MASK 0x00003e00L

// nbif_gpu_DEVICE_CAP_epvf
#define nbif_gpu_DEVICE_CAP_epvf__MAX_PAYLOAD_SUPPORT_MASK 0x00000007L
#define nbif_gpu_DEVICE_CAP_epvf__PHANTOM_FUNC_MASK 0x00000018L
#define nbif_gpu_DEVICE_CAP_epvf__EXTENDED_TAG_MASK 0x00000020L
#define nbif_gpu_DEVICE_CAP_epvf__L0S_ACCEPTABLE_LATENCY_MASK 0x000001c0L
#define nbif_gpu_DEVICE_CAP_epvf__L1_ACCEPTABLE_LATENCY_MASK 0x00000e00L
#define nbif_gpu_DEVICE_CAP_epvf__ROLE_BASED_ERR_REPORTING_MASK 0x00008000L
#define nbif_gpu_DEVICE_CAP_epvf__CAPTURED_SLOT_POWER_LIMIT_MASK 0x03fc0000L
#define nbif_gpu_DEVICE_CAP_epvf__CAPTURED_SLOT_POWER_SCALE_MASK 0x0c000000L
#define nbif_gpu_DEVICE_CAP_epvf__FLR_CAPABLE_MASK 0x10000000L

// nbif_gpu_DEVICE_CNTL_epvf
#define nbif_gpu_DEVICE_CNTL_epvf__CORR_ERR_EN_MASK 0x00000001L
#define nbif_gpu_DEVICE_CNTL_epvf__NON_FATAL_ERR_EN_MASK 0x00000002L
#define nbif_gpu_DEVICE_CNTL_epvf__FATAL_ERR_EN_MASK 0x00000004L
#define nbif_gpu_DEVICE_CNTL_epvf__USR_REPORT_EN_MASK 0x00000008L
#define nbif_gpu_DEVICE_CNTL_epvf__RELAXED_ORD_EN_MASK 0x00000010L
#define nbif_gpu_DEVICE_CNTL_epvf__MAX_PAYLOAD_SIZE_MASK 0x000000e0L
#define nbif_gpu_DEVICE_CNTL_epvf__EXTENDED_TAG_EN_MASK 0x00000100L
#define nbif_gpu_DEVICE_CNTL_epvf__PHANTOM_FUNC_EN_MASK 0x00000200L
#define nbif_gpu_DEVICE_CNTL_epvf__AUX_POWER_PM_EN_MASK 0x00000400L
#define nbif_gpu_DEVICE_CNTL_epvf__NO_SNOOP_EN_MASK 0x00000800L
#define nbif_gpu_DEVICE_CNTL_epvf__MAX_READ_REQUEST_SIZE_MASK 0x00007000L
#define nbif_gpu_DEVICE_CNTL_epvf__INITIATE_FLR_MASK 0x00008000L

// nbif_gpu_DEVICE_STATUS_epvf
#define nbif_gpu_DEVICE_STATUS_epvf__CORR_ERR_MASK 0x00000001L
#define nbif_gpu_DEVICE_STATUS_epvf__NON_FATAL_ERR_MASK 0x00000002L
#define nbif_gpu_DEVICE_STATUS_epvf__FATAL_ERR_MASK 0x00000004L
#define nbif_gpu_DEVICE_STATUS_epvf__USR_DETECTED_MASK 0x00000008L
#define nbif_gpu_DEVICE_STATUS_epvf__AUX_PWR_MASK 0x00000010L
#define nbif_gpu_DEVICE_STATUS_epvf__TRANSACTIONS_PEND_MASK 0x00000020L

// nbif_gpu_LINK_CAP_epvf
#define nbif_gpu_LINK_CAP_epvf__LINK_SPEED_MASK 0x0000000fL
#define nbif_gpu_LINK_CAP_epvf__LINK_WIDTH_MASK 0x000003f0L
#define nbif_gpu_LINK_CAP_epvf__PM_SUPPORT_MASK 0x00000c00L
#define nbif_gpu_LINK_CAP_epvf__L0S_EXIT_LATENCY_MASK 0x00007000L
#define nbif_gpu_LINK_CAP_epvf__L1_EXIT_LATENCY_MASK 0x00038000L
#define nbif_gpu_LINK_CAP_epvf__CLOCK_POWER_MANAGEMENT_MASK 0x00040000L
#define nbif_gpu_LINK_CAP_epvf__SURPRISE_DOWN_ERR_REPORTING_MASK 0x00080000L
#define nbif_gpu_LINK_CAP_epvf__DL_ACTIVE_REPORTING_CAPABLE_MASK 0x00100000L
#define nbif_gpu_LINK_CAP_epvf__LINK_BW_NOTIFICATION_CAP_MASK 0x00200000L
#define nbif_gpu_LINK_CAP_epvf__ASPM_OPTIONALITY_COMPLIANCE_MASK 0x00400000L
#define nbif_gpu_LINK_CAP_epvf__PORT_NUMBER_MASK 0xff000000L

// nbif_gpu_LINK_CNTL_epvf
#define nbif_gpu_LINK_CNTL_epvf__PM_CONTROL_MASK 0x00000003L
#define nbif_gpu_LINK_CNTL_epvf__READ_CPL_BOUNDARY_MASK 0x00000008L
#define nbif_gpu_LINK_CNTL_epvf__LINK_DIS_MASK 0x00000010L
#define nbif_gpu_LINK_CNTL_epvf__RETRAIN_LINK_MASK 0x00000020L
#define nbif_gpu_LINK_CNTL_epvf__COMMON_CLOCK_CFG_MASK 0x00000040L
#define nbif_gpu_LINK_CNTL_epvf__EXTENDED_SYNC_MASK 0x00000080L
#define nbif_gpu_LINK_CNTL_epvf__CLOCK_POWER_MANAGEMENT_EN_MASK 0x00000100L
#define nbif_gpu_LINK_CNTL_epvf__HW_AUTONOMOUS_WIDTH_DISABLE_MASK 0x00000200L
#define nbif_gpu_LINK_CNTL_epvf__LINK_BW_MANAGEMENT_INT_EN_MASK 0x00000400L
#define nbif_gpu_LINK_CNTL_epvf__LINK_AUTONOMOUS_BW_INT_EN_MASK 0x00000800L

// nbif_gpu_LINK_STATUS_epvf
#define nbif_gpu_LINK_STATUS_epvf__CURRENT_LINK_SPEED_MASK 0x0000000fL
#define nbif_gpu_LINK_STATUS_epvf__NEGOTIATED_LINK_WIDTH_MASK 0x000003f0L
#define nbif_gpu_LINK_STATUS_epvf__LINK_TRAINING_MASK 0x00000800L
#define nbif_gpu_LINK_STATUS_epvf__SLOT_CLOCK_CFG_MASK 0x00001000L
#define nbif_gpu_LINK_STATUS_epvf__DL_ACTIVE_MASK 0x00002000L
#define nbif_gpu_LINK_STATUS_epvf__LINK_BW_MANAGEMENT_STATUS_MASK 0x00004000L
#define nbif_gpu_LINK_STATUS_epvf__LINK_AUTONOMOUS_BW_STATUS_MASK 0x00008000L

// nbif_gpu_DEVICE_CAP2_epvf
#define nbif_gpu_DEVICE_CAP2_epvf__CPL_TIMEOUT_RANGE_SUPPORTED_MASK 0x0000000fL
#define nbif_gpu_DEVICE_CAP2_epvf__CPL_TIMEOUT_DIS_SUPPORTED_MASK 0x00000010L
#define nbif_gpu_DEVICE_CAP2_epvf__ARI_FORWARDING_SUPPORTED_MASK 0x00000020L
#define nbif_gpu_DEVICE_CAP2_epvf__ATOMICOP_ROUTING_SUPPORTED_MASK 0x00000040L
#define nbif_gpu_DEVICE_CAP2_epvf__ATOMICOP_32CMPLT_SUPPORTED_MASK 0x00000080L
#define nbif_gpu_DEVICE_CAP2_epvf__ATOMICOP_64CMPLT_SUPPORTED_MASK 0x00000100L
#define nbif_gpu_DEVICE_CAP2_epvf__CAS128_CMPLT_SUPPORTED_MASK 0x00000200L
#define nbif_gpu_DEVICE_CAP2_epvf__NO_RO_ENABLED_P2P_PASSING_MASK 0x00000400L
#define nbif_gpu_DEVICE_CAP2_epvf__LTR_SUPPORTED_MASK 0x00000800L
#define nbif_gpu_DEVICE_CAP2_epvf__TPH_CPLR_SUPPORTED_MASK 0x00003000L
#define nbif_gpu_DEVICE_CAP2_epvf__OBFF_SUPPORTED_MASK 0x000c0000L
#define nbif_gpu_DEVICE_CAP2_epvf__EXTENDED_FMT_FIELD_SUPPORTED_MASK 0x00100000L
#define nbif_gpu_DEVICE_CAP2_epvf__END_END_TLP_PREFIX_SUPPORTED_MASK 0x00200000L
#define nbif_gpu_DEVICE_CAP2_epvf__MAX_END_END_TLP_PREFIXES_MASK 0x00c00000L

// nbif_gpu_DEVICE_CNTL2_epvf
#define nbif_gpu_DEVICE_CNTL2_epvf__CPL_TIMEOUT_VALUE_MASK 0x0000000fL
#define nbif_gpu_DEVICE_CNTL2_epvf__CPL_TIMEOUT_DIS_MASK 0x00000010L
#define nbif_gpu_DEVICE_CNTL2_epvf__ARI_FORWARDING_EN_MASK 0x00000020L
#define nbif_gpu_DEVICE_CNTL2_epvf__ATOMICOP_REQUEST_EN_MASK 0x00000040L
#define nbif_gpu_DEVICE_CNTL2_epvf__ATOMICOP_EGRESS_BLOCKING_MASK 0x00000080L
#define nbif_gpu_DEVICE_CNTL2_epvf__IDO_REQUEST_ENABLE_MASK 0x00000100L
#define nbif_gpu_DEVICE_CNTL2_epvf__IDO_COMPLETION_ENABLE_MASK 0x00000200L
#define nbif_gpu_DEVICE_CNTL2_epvf__LTR_EN_MASK 0x00000400L
#define nbif_gpu_DEVICE_CNTL2_epvf__OBFF_EN_MASK 0x00006000L
#define nbif_gpu_DEVICE_CNTL2_epvf__END_END_TLP_PREFIX_BLOCKING_MASK 0x00008000L

// nbif_gpu_DEVICE_STATUS2_epvf
#define nbif_gpu_DEVICE_STATUS2_epvf__RESERVED_MASK 0x0000ffffL

// nbif_gpu_LINK_CAP2_epvf
#define nbif_gpu_LINK_CAP2_epvf__SUPPORTED_LINK_SPEED_MASK 0x000000feL
#define nbif_gpu_LINK_CAP2_epvf__CROSSLINK_SUPPORTED_MASK 0x00000100L
#define nbif_gpu_LINK_CAP2_epvf__RESERVED_MASK 0xfffffe00L

// nbif_gpu_LINK_CNTL2_epvf
#define nbif_gpu_LINK_CNTL2_epvf__TARGET_LINK_SPEED_MASK 0x0000000fL
#define nbif_gpu_LINK_CNTL2_epvf__ENTER_COMPLIANCE_MASK 0x00000010L
#define nbif_gpu_LINK_CNTL2_epvf__HW_AUTONOMOUS_SPEED_DISABLE_MASK 0x00000020L
#define nbif_gpu_LINK_CNTL2_epvf__SELECTABLE_DEEMPHASIS_MASK 0x00000040L
#define nbif_gpu_LINK_CNTL2_epvf__XMIT_MARGIN_MASK 0x00000380L
#define nbif_gpu_LINK_CNTL2_epvf__ENTER_MOD_COMPLIANCE_MASK 0x00000400L
#define nbif_gpu_LINK_CNTL2_epvf__COMPLIANCE_SOS_MASK 0x00000800L
#define nbif_gpu_LINK_CNTL2_epvf__COMPLIANCE_DEEMPHASIS_MASK 0x0000f000L

// nbif_gpu_LINK_STATUS2_epvf
#define nbif_gpu_LINK_STATUS2_epvf__CUR_DEEMPHASIS_LEVEL_MASK 0x00000001L
#define nbif_gpu_LINK_STATUS2_epvf__EQUALIZATION_COMPLETE_MASK 0x00000002L
#define nbif_gpu_LINK_STATUS2_epvf__EQUALIZATION_PHASE1_SUCCESS_MASK 0x00000004L
#define nbif_gpu_LINK_STATUS2_epvf__EQUALIZATION_PHASE2_SUCCESS_MASK 0x00000008L
#define nbif_gpu_LINK_STATUS2_epvf__EQUALIZATION_PHASE3_SUCCESS_MASK 0x00000010L
#define nbif_gpu_LINK_STATUS2_epvf__LINK_EQUALIZATION_REQUEST_MASK 0x00000020L

// nbif_gpu_SLOT_CAP2_epvf
#define nbif_gpu_SLOT_CAP2_epvf__RESERVED_MASK 0xffffffffL

// nbif_gpu_SLOT_CNTL2_epvf
#define nbif_gpu_SLOT_CNTL2_epvf__RESERVED_MASK 0x0000ffffL

// nbif_gpu_SLOT_STATUS2_epvf
#define nbif_gpu_SLOT_STATUS2_epvf__RESERVED_MASK 0x0000ffffL

// nbif_gpu_MSI_CAP_LIST_epvf
#define nbif_gpu_MSI_CAP_LIST_epvf__CAP_ID_MASK 0x000000ffL
#define nbif_gpu_MSI_CAP_LIST_epvf__NEXT_PTR_MASK 0x0000ff00L

// nbif_gpu_MSI_MSG_CNTL_epvf
#define nbif_gpu_MSI_MSG_CNTL_epvf__MSI_EN_MASK 0x00000001L
#define nbif_gpu_MSI_MSG_CNTL_epvf__MSI_MULTI_CAP_MASK 0x0000000eL
#define nbif_gpu_MSI_MSG_CNTL_epvf__MSI_MULTI_EN_MASK 0x00000070L
#define nbif_gpu_MSI_MSG_CNTL_epvf__MSI_64BIT_MASK 0x00000080L
#define nbif_gpu_MSI_MSG_CNTL_epvf__MSI_PERVECTOR_MASKING_CAP_MASK 0x00000100L

// nbif_gpu_MSI_MSG_ADDR_LO_epvf
#define nbif_gpu_MSI_MSG_ADDR_LO_epvf__MSI_MSG_ADDR_LO_MASK 0xfffffffcL

// nbif_gpu_MSI_MSG_ADDR_HI_epvf
#define nbif_gpu_MSI_MSG_ADDR_HI_epvf__MSI_MSG_ADDR_HI_MASK 0xffffffffL

// nbif_gpu_MSI_MSG_DATA_64_epvf
#define nbif_gpu_MSI_MSG_DATA_64_epvf__MSI_DATA_64_MASK 0x0000ffffL

// nbif_gpu_MSI_MSG_DATA_epvf
#define nbif_gpu_MSI_MSG_DATA_epvf__MSI_DATA_MASK 0x0000ffffL

// nbif_gpu_MSI_MASK_epvf
#define nbif_gpu_MSI_MASK_epvf__MSI_MASK_MASK 0xffffffffL

// nbif_gpu_MSI_PENDING_epvf
#define nbif_gpu_MSI_PENDING_epvf__MSI_PENDING_MASK 0xffffffffL

// nbif_gpu_MSI_MASK_64_epvf
#define nbif_gpu_MSI_MASK_64_epvf__MSI_MASK_64_MASK 0xffffffffL

// nbif_gpu_MSI_PENDING_64_epvf
#define nbif_gpu_MSI_PENDING_64_epvf__MSI_PENDING_64_MASK 0xffffffffL

// nbif_gpu_MSIX_CAP_LIST_epvf
#define nbif_gpu_MSIX_CAP_LIST_epvf__CAP_ID_MASK 0x000000ffL
#define nbif_gpu_MSIX_CAP_LIST_epvf__NEXT_PTR_MASK 0x0000ff00L

// nbif_gpu_MSIX_MSG_CNTL_epvf
#define nbif_gpu_MSIX_MSG_CNTL_epvf__MSIX_TABLE_SIZE_MASK 0x000007ffL
#define nbif_gpu_MSIX_MSG_CNTL_epvf__MSIX_FUNC_MASK_MASK 0x00004000L
#define nbif_gpu_MSIX_MSG_CNTL_epvf__MSIX_EN_MASK 0x00008000L

// nbif_gpu_MSIX_TABLE_epvf
#define nbif_gpu_MSIX_TABLE_epvf__MSIX_TABLE_BIR_MASK 0x00000007L
#define nbif_gpu_MSIX_TABLE_epvf__MSIX_TABLE_OFFSET_MASK 0xfffffff8L

// nbif_gpu_MSIX_PBA_epvf
#define nbif_gpu_MSIX_PBA_epvf__MSIX_PBA_BIR_MASK 0x00000007L
#define nbif_gpu_MSIX_PBA_epvf__MSIX_PBA_OFFSET_MASK 0xfffffff8L

// nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf__CAP_ID_MASK 0x0000ffffL
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf__CAP_VER_MASK 0x000f0000L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf__NEXT_PTR_MASK 0xfff00000L

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf__VSEC_ID_MASK 0x0000ffffL
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf__VSEC_REV_MASK 0x000f0000L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf__VSEC_LENGTH_MASK 0xfff00000L

// nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf__SCRATCH_MASK 0xffffffffL

// nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf
#define nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf__SCRATCH_MASK 0xffffffffL

// nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf
#define nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf__CAP_ID_MASK 0x0000ffffL
#define nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf__CAP_VER_MASK 0x000f0000L
#define nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf__NEXT_PTR_MASK 0xfff00000L

// nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf__DLP_ERR_STATUS_MASK 0x00000010L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf__SURPDN_ERR_STATUS_MASK 0x00000020L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf__PSN_ERR_STATUS_MASK 0x00001000L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf__FC_ERR_STATUS_MASK 0x00002000L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf__CPL_TIMEOUT_STATUS_MASK 0x00004000L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf__CPL_ABORT_ERR_STATUS_MASK 0x00008000L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf__UNEXP_CPL_STATUS_MASK 0x00010000L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf__RCV_OVFL_STATUS_MASK 0x00020000L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf__MAL_TLP_STATUS_MASK 0x00040000L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf__ECRC_ERR_STATUS_MASK 0x00080000L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf__UNSUPP_REQ_ERR_STATUS_MASK 0x00100000L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf__ACS_VIOLATION_STATUS_MASK 0x00200000L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf__UNCORR_INT_ERR_STATUS_MASK 0x00400000L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf__MC_BLOCKED_TLP_STATUS_MASK 0x00800000L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf__ATOMICOP_EGRESS_BLOCKED_STATUS_MASK 0x01000000L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf__TLP_PREFIX_BLOCKED_ERR_STATUS_MASK 0x02000000L

// nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf__DLP_ERR_MASK_MASK 0x00000010L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf__SURPDN_ERR_MASK_MASK 0x00000020L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf__PSN_ERR_MASK_MASK 0x00001000L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf__FC_ERR_MASK_MASK 0x00002000L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf__CPL_TIMEOUT_MASK_MASK 0x00004000L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf__CPL_ABORT_ERR_MASK_MASK 0x00008000L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf__UNEXP_CPL_MASK_MASK 0x00010000L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf__RCV_OVFL_MASK_MASK 0x00020000L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf__MAL_TLP_MASK_MASK 0x00040000L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf__ECRC_ERR_MASK_MASK 0x00080000L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf__UNSUPP_REQ_ERR_MASK_MASK 0x00100000L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf__ACS_VIOLATION_MASK_MASK 0x00200000L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf__UNCORR_INT_ERR_MASK_MASK 0x00400000L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf__MC_BLOCKED_TLP_MASK_MASK 0x00800000L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf__ATOMICOP_EGRESS_BLOCKED_MASK_MASK 0x01000000L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf__TLP_PREFIX_BLOCKED_ERR_MASK_MASK 0x02000000L

// nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf__DLP_ERR_SEVERITY_MASK 0x00000010L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf__SURPDN_ERR_SEVERITY_MASK 0x00000020L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf__PSN_ERR_SEVERITY_MASK 0x00001000L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf__FC_ERR_SEVERITY_MASK 0x00002000L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf__CPL_TIMEOUT_SEVERITY_MASK 0x00004000L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf__CPL_ABORT_ERR_SEVERITY_MASK 0x00008000L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf__UNEXP_CPL_SEVERITY_MASK 0x00010000L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf__RCV_OVFL_SEVERITY_MASK 0x00020000L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf__MAL_TLP_SEVERITY_MASK 0x00040000L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf__ECRC_ERR_SEVERITY_MASK 0x00080000L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf__UNSUPP_REQ_ERR_SEVERITY_MASK 0x00100000L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf__ACS_VIOLATION_SEVERITY_MASK 0x00200000L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf__UNCORR_INT_ERR_SEVERITY_MASK 0x00400000L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf__MC_BLOCKED_TLP_SEVERITY_MASK 0x00800000L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf__ATOMICOP_EGRESS_BLOCKED_SEVERITY_MASK 0x01000000L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf__TLP_PREFIX_BLOCKED_ERR_SEVERITY_MASK 0x02000000L

// nbif_gpu_PCIE_CORR_ERR_STATUS_epvf
#define nbif_gpu_PCIE_CORR_ERR_STATUS_epvf__RCV_ERR_STATUS_MASK 0x00000001L
#define nbif_gpu_PCIE_CORR_ERR_STATUS_epvf__BAD_TLP_STATUS_MASK 0x00000040L
#define nbif_gpu_PCIE_CORR_ERR_STATUS_epvf__BAD_DLLP_STATUS_MASK 0x00000080L
#define nbif_gpu_PCIE_CORR_ERR_STATUS_epvf__REPLAY_NUM_ROLLOVER_STATUS_MASK 0x00000100L
#define nbif_gpu_PCIE_CORR_ERR_STATUS_epvf__REPLAY_TIMER_TIMEOUT_STATUS_MASK 0x00001000L
#define nbif_gpu_PCIE_CORR_ERR_STATUS_epvf__ADVISORY_NONFATAL_ERR_STATUS_MASK 0x00002000L
#define nbif_gpu_PCIE_CORR_ERR_STATUS_epvf__CORR_INT_ERR_STATUS_MASK 0x00004000L
#define nbif_gpu_PCIE_CORR_ERR_STATUS_epvf__HDR_LOG_OVFL_STATUS_MASK 0x00008000L

// nbif_gpu_PCIE_CORR_ERR_MASK_epvf
#define nbif_gpu_PCIE_CORR_ERR_MASK_epvf__RCV_ERR_MASK_MASK 0x00000001L
#define nbif_gpu_PCIE_CORR_ERR_MASK_epvf__BAD_TLP_MASK_MASK 0x00000040L
#define nbif_gpu_PCIE_CORR_ERR_MASK_epvf__BAD_DLLP_MASK_MASK 0x00000080L
#define nbif_gpu_PCIE_CORR_ERR_MASK_epvf__REPLAY_NUM_ROLLOVER_MASK_MASK 0x00000100L
#define nbif_gpu_PCIE_CORR_ERR_MASK_epvf__REPLAY_TIMER_TIMEOUT_MASK_MASK 0x00001000L
#define nbif_gpu_PCIE_CORR_ERR_MASK_epvf__ADVISORY_NONFATAL_ERR_MASK_MASK 0x00002000L
#define nbif_gpu_PCIE_CORR_ERR_MASK_epvf__CORR_INT_ERR_MASK_MASK 0x00004000L
#define nbif_gpu_PCIE_CORR_ERR_MASK_epvf__HDR_LOG_OVFL_MASK_MASK 0x00008000L

// nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf
#define nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf__FIRST_ERR_PTR_MASK 0x0000001fL
#define nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf__ECRC_GEN_CAP_MASK 0x00000020L
#define nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf__ECRC_GEN_EN_MASK 0x00000040L
#define nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf__ECRC_CHECK_CAP_MASK 0x00000080L
#define nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf__ECRC_CHECK_EN_MASK 0x00000100L
#define nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf__MULTI_HDR_RECD_CAP_MASK 0x00000200L
#define nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf__MULTI_HDR_RECD_EN_MASK 0x00000400L
#define nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf__TLP_PREFIX_LOG_PRESENT_MASK 0x00000800L

// nbif_gpu_PCIE_HDR_LOG0_epvf
#define nbif_gpu_PCIE_HDR_LOG0_epvf__TLP_HDR_MASK 0xffffffffL

// nbif_gpu_PCIE_HDR_LOG1_epvf
#define nbif_gpu_PCIE_HDR_LOG1_epvf__TLP_HDR_MASK 0xffffffffL

// nbif_gpu_PCIE_HDR_LOG2_epvf
#define nbif_gpu_PCIE_HDR_LOG2_epvf__TLP_HDR_MASK 0xffffffffL

// nbif_gpu_PCIE_HDR_LOG3_epvf
#define nbif_gpu_PCIE_HDR_LOG3_epvf__TLP_HDR_MASK 0xffffffffL

// nbif_gpu_PCIE_ROOT_ERR_CMD_epvf
#define nbif_gpu_PCIE_ROOT_ERR_CMD_epvf__CORR_ERR_REP_EN_MASK 0x00000001L
#define nbif_gpu_PCIE_ROOT_ERR_CMD_epvf__NONFATAL_ERR_REP_EN_MASK 0x00000002L
#define nbif_gpu_PCIE_ROOT_ERR_CMD_epvf__FATAL_ERR_REP_EN_MASK 0x00000004L

// nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf
#define nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf__ERR_CORR_RCVD_MASK 0x00000001L
#define nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf__MULT_ERR_CORR_RCVD_MASK 0x00000002L
#define nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf__ERR_FATAL_NONFATAL_RCVD_MASK 0x00000004L
#define nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf__MULT_ERR_FATAL_NONFATAL_RCVD_MASK 0x00000008L
#define nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf__FIRST_UNCORRECTABLE_FATAL_MASK 0x00000010L
#define nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf__NONFATAL_ERROR_MSG_RCVD_MASK 0x00000020L
#define nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf__FATAL_ERROR_MSG_RCVD_MASK 0x00000040L
#define nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf__ADV_ERR_INT_MSG_NUM_MASK 0xf8000000L

// nbif_gpu_PCIE_ERR_SRC_ID_epvf
#define nbif_gpu_PCIE_ERR_SRC_ID_epvf__ERR_CORR_SRC_ID_MASK 0x0000ffffL
#define nbif_gpu_PCIE_ERR_SRC_ID_epvf__ERR_FATAL_NONFATAL_SRC_ID_MASK 0xffff0000L

// nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf
#define nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf__TLP_PREFIX_MASK 0xffffffffL

// nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf
#define nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf__TLP_PREFIX_MASK 0xffffffffL

// nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf
#define nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf__TLP_PREFIX_MASK 0xffffffffL

// nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf
#define nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf__TLP_PREFIX_MASK 0xffffffffL

// nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf
#define nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf__CAP_ID_MASK 0x0000ffffL
#define nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf__CAP_VER_MASK 0x000f0000L
#define nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf__NEXT_PTR_MASK 0xfff00000L

// nbif_gpu_PCIE_ATS_CAP_epvf
#define nbif_gpu_PCIE_ATS_CAP_epvf__INVALIDATE_Q_DEPTH_MASK 0x0000001fL
#define nbif_gpu_PCIE_ATS_CAP_epvf__PAGE_ALIGNED_REQUEST_MASK 0x00000020L
#define nbif_gpu_PCIE_ATS_CAP_epvf__GLOBAL_INVALIDATE_SUPPORTED_MASK 0x00000040L

// nbif_gpu_PCIE_ATS_CNTL_epvf
#define nbif_gpu_PCIE_ATS_CNTL_epvf__STU_MASK 0x0000001fL
#define nbif_gpu_PCIE_ATS_CNTL_epvf__ATC_ENABLE_MASK 0x00008000L

// nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf
#define nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf__CAP_ID_MASK 0x0000ffffL
#define nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf__CAP_VER_MASK 0x000f0000L
#define nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf__NEXT_PTR_MASK 0xfff00000L

// nbif_gpu_PCIE_ARI_CAP_epvf
#define nbif_gpu_PCIE_ARI_CAP_epvf__ARI_MFVC_FUNC_GROUPS_CAP_MASK 0x00000001L
#define nbif_gpu_PCIE_ARI_CAP_epvf__ARI_ACS_FUNC_GROUPS_CAP_MASK 0x00000002L
#define nbif_gpu_PCIE_ARI_CAP_epvf__ARI_NEXT_FUNC_NUM_MASK 0x0000ff00L

// nbif_gpu_PCIE_ARI_CNTL_epvf
#define nbif_gpu_PCIE_ARI_CNTL_epvf__ARI_MFVC_FUNC_GROUPS_EN_MASK 0x00000001L
#define nbif_gpu_PCIE_ARI_CNTL_epvf__ARI_ACS_FUNC_GROUPS_EN_MASK 0x00000002L
#define nbif_gpu_PCIE_ARI_CNTL_epvf__ARI_FUNCTION_GROUP_MASK 0x00000070L

// nbif_gpu_RCC_BACO_CNTL_MISC
#define nbif_gpu_RCC_BACO_CNTL_MISC__BIF_ROM_REQ_DIS_MASK 0x00000001L
#define nbif_gpu_RCC_BACO_CNTL_MISC__BIF_AZ_REQ_DIS_MASK 0x00000002L

// nbif_gpu_RCC_RESET_EN
#define nbif_gpu_RCC_RESET_EN__DB_APER_RESET_EN_MASK 0x00008000L

// nbif_gpu_RCC_VDM_SUPPORT
#define nbif_gpu_RCC_VDM_SUPPORT__MCTP_SUPPORT_MASK 0x00000001L
#define nbif_gpu_RCC_VDM_SUPPORT__AMPTP_SUPPORT_MASK 0x00000002L
#define nbif_gpu_RCC_VDM_SUPPORT__OTHER_VDM_SUPPORT_MASK 0x00000004L
#define nbif_gpu_RCC_VDM_SUPPORT__ROUTE_TO_RC_CHECK_IN_RCMODE_MASK 0x00000008L
#define nbif_gpu_RCC_VDM_SUPPORT__ROUTE_BROADCAST_CHECK_IN_RCMODE_MASK 0x00000010L

// nbif_gpu_RCC_BUS_CNTL
#define nbif_gpu_RCC_BUS_CNTL__PMI_IO_DIS_MASK 0x00000004L
#define nbif_gpu_RCC_BUS_CNTL__PMI_MEM_DIS_MASK 0x00000008L
#define nbif_gpu_RCC_BUS_CNTL__PMI_BM_DIS_MASK 0x00000010L
#define nbif_gpu_RCC_BUS_CNTL__PMI_IO_DIS_DN_MASK 0x00000020L
#define nbif_gpu_RCC_BUS_CNTL__PMI_MEM_DIS_DN_MASK 0x00000040L
#define nbif_gpu_RCC_BUS_CNTL__PMI_IO_DIS_UP_MASK 0x00000080L
#define nbif_gpu_RCC_BUS_CNTL__PMI_MEM_DIS_UP_MASK 0x00000100L
#define nbif_gpu_RCC_BUS_CNTL__ROOT_ERR_LOG_ON_EVENT_MASK 0x00001000L
#define nbif_gpu_RCC_BUS_CNTL__HOST_CPL_POISONED_LOG_IN_RC_MASK 0x00002000L
#define nbif_gpu_RCC_BUS_CNTL__DN_SEC_SIG_CPLCA_WITH_EP_ERR_MASK 0x00010000L
#define nbif_gpu_RCC_BUS_CNTL__DN_SEC_RCV_CPLCA_WITH_EP_ERR_MASK 0x00020000L
#define nbif_gpu_RCC_BUS_CNTL__DN_SEC_RCV_CPLUR_WITH_EP_ERR_MASK 0x00040000L
#define nbif_gpu_RCC_BUS_CNTL__DN_PRI_SIG_CPLCA_WITH_EP_ERR_MASK 0x00080000L
#define nbif_gpu_RCC_BUS_CNTL__DN_PRI_RCV_CPLCA_WITH_EP_ERR_MASK 0x00100000L
#define nbif_gpu_RCC_BUS_CNTL__DN_PRI_RCV_CPLUR_WITH_EP_ERR_MASK 0x00200000L
#define nbif_gpu_RCC_BUS_CNTL__MAX_PAYLOAD_SIZE_MODE_MASK 0x01000000L
#define nbif_gpu_RCC_BUS_CNTL__PRIV_MAX_PAYLOAD_SIZE_MASK 0x0e000000L
#define nbif_gpu_RCC_BUS_CNTL__MAX_READ_REQUEST_SIZE_MODE_MASK 0x10000000L
#define nbif_gpu_RCC_BUS_CNTL__PRIV_MAX_READ_REQUEST_SIZE_MASK 0xe0000000L

// nbif_gpu_RCC_CONFIG_CNTL
#define nbif_gpu_RCC_CONFIG_CNTL__CFG_VGA_RAM_EN_MASK 0x00000001L
#define nbif_gpu_RCC_CONFIG_CNTL__GENMO_MONO_ADDRESS_B_MASK 0x00000004L
#define nbif_gpu_RCC_CONFIG_CNTL__GRPH_ADRSEL_MASK 0x00000018L

// nbif_gpu_RCC_CONFIG_F0_BASE
#define nbif_gpu_RCC_CONFIG_F0_BASE__F0_BASE_MASK 0xffffffffL

// nbif_gpu_RCC_CONFIG_APER_SIZE
#define nbif_gpu_RCC_CONFIG_APER_SIZE__APER_SIZE_MASK 0xffffffffL

// nbif_gpu_RCC_CONFIG_REG_APER_SIZE
#define nbif_gpu_RCC_CONFIG_REG_APER_SIZE__REG_APER_SIZE_MASK 0x000fffffL

// nbif_gpu_RCC_XDMA_LO
#define nbif_gpu_RCC_XDMA_LO__BIF_XDMA_LOWER_BOUND_MASK 0x1fffffffL
#define nbif_gpu_RCC_XDMA_LO__BIF_XDMA_APER_EN_MASK 0x80000000L

// nbif_gpu_RCC_XDMA_HI
#define nbif_gpu_RCC_XDMA_HI__BIF_XDMA_UPPER_BOUND_MASK 0x1fffffffL

// nbif_gpu_RCC_FEATURES_CONTROL_MISC
#define nbif_gpu_RCC_FEATURES_CONTROL_MISC__UR_PSN_PKT_REPORT_POISON_DIS_MASK 0x00000010L
#define nbif_gpu_RCC_FEATURES_CONTROL_MISC__POST_PSN_ONLY_PKT_REPORT_UR_ALL_DIS_MASK 0x00000020L
#define nbif_gpu_RCC_FEATURES_CONTROL_MISC__POST_PSN_ONLY_PKT_REPORT_UR_PART_DIS_MASK 0x00000040L
#define nbif_gpu_RCC_FEATURES_CONTROL_MISC__ATC_PRG_RESP_PASID_UR_EN_MASK 0x00000100L
#define nbif_gpu_RCC_FEATURES_CONTROL_MISC__RX_IGNORE_TRANSMRD_UR_MASK 0x00000200L
#define nbif_gpu_RCC_FEATURES_CONTROL_MISC__RX_IGNORE_TRANSMWR_UR_MASK 0x00000400L
#define nbif_gpu_RCC_FEATURES_CONTROL_MISC__RX_IGNORE_ATSTRANSREQ_UR_MASK 0x00000800L
#define nbif_gpu_RCC_FEATURES_CONTROL_MISC__RX_IGNORE_PAGEREQMSG_UR_MASK 0x00001000L
#define nbif_gpu_RCC_FEATURES_CONTROL_MISC__RX_IGNORE_INVCPL_UR_MASK 0x00002000L
#define nbif_gpu_RCC_FEATURES_CONTROL_MISC__CLR_MSI_X_PENDING_WHEN_DISABLED_DIS_MASK 0x00004000L
#define nbif_gpu_RCC_FEATURES_CONTROL_MISC__CHECK_BME_ON_PENDING_PKT_GEN_DIS_MASK 0x00008000L
#define nbif_gpu_RCC_FEATURES_CONTROL_MISC__PSN_CHECK_ON_PAYLOAD_DIS_MASK 0x00010000L
#define nbif_gpu_RCC_FEATURES_CONTROL_MISC__CLR_MSI_PENDING_ON_MULTIEN_DIS_MASK 0x00020000L
#define nbif_gpu_RCC_FEATURES_CONTROL_MISC__SET_DEVICE_ERR_FOR_ECRC_EN_MASK 0x00040000L

// nbif_gpu_RCC_BUSNUM_CNTL1
#define nbif_gpu_RCC_BUSNUM_CNTL1__ID_MASK_MASK 0x000000ffL

// nbif_gpu_RCC_BUSNUM_LIST0
#define nbif_gpu_RCC_BUSNUM_LIST0__ID0_MASK 0x000000ffL
#define nbif_gpu_RCC_BUSNUM_LIST0__ID1_MASK 0x0000ff00L
#define nbif_gpu_RCC_BUSNUM_LIST0__ID2_MASK 0x00ff0000L
#define nbif_gpu_RCC_BUSNUM_LIST0__ID3_MASK 0xff000000L

// nbif_gpu_RCC_BUSNUM_LIST1
#define nbif_gpu_RCC_BUSNUM_LIST1__ID4_MASK 0x000000ffL
#define nbif_gpu_RCC_BUSNUM_LIST1__ID5_MASK 0x0000ff00L
#define nbif_gpu_RCC_BUSNUM_LIST1__ID6_MASK 0x00ff0000L
#define nbif_gpu_RCC_BUSNUM_LIST1__ID7_MASK 0xff000000L

// nbif_gpu_RCC_BUSNUM_CNTL2
#define nbif_gpu_RCC_BUSNUM_CNTL2__AUTOUPDATE_SEL_MASK 0x000000ffL
#define nbif_gpu_RCC_BUSNUM_CNTL2__AUTOUPDATE_EN_MASK 0x00000100L
#define nbif_gpu_RCC_BUSNUM_CNTL2__HDPREG_CNTL_MASK 0x00010000L
#define nbif_gpu_RCC_BUSNUM_CNTL2__ERROR_MULTIPLE_ID_MATCH_MASK 0x00020000L

// nbif_gpu_RCC_CAPTURE_HOST_BUSNUM
#define nbif_gpu_RCC_CAPTURE_HOST_BUSNUM__CHECK_EN_MASK 0x00000001L

// nbif_gpu_RCC_HOST_BUSNUM
#define nbif_gpu_RCC_HOST_BUSNUM__HOST_ID_MASK 0x0000ffffL

// nbif_gpu_RCC_PEER0_FB_OFFSET_HI
#define nbif_gpu_RCC_PEER0_FB_OFFSET_HI__PEER0_FB_OFFSET_HI_MASK 0x000fffffL

// nbif_gpu_RCC_PEER0_FB_OFFSET_LO
#define nbif_gpu_RCC_PEER0_FB_OFFSET_LO__PEER0_FB_OFFSET_LO_MASK 0x000fffffL
#define nbif_gpu_RCC_PEER0_FB_OFFSET_LO__PEER0_FB_EN_MASK 0x80000000L

// nbif_gpu_RCC_PEER1_FB_OFFSET_HI
#define nbif_gpu_RCC_PEER1_FB_OFFSET_HI__PEER1_FB_OFFSET_HI_MASK 0x000fffffL

// nbif_gpu_RCC_PEER1_FB_OFFSET_LO
#define nbif_gpu_RCC_PEER1_FB_OFFSET_LO__PEER1_FB_OFFSET_LO_MASK 0x000fffffL
#define nbif_gpu_RCC_PEER1_FB_OFFSET_LO__PEER1_FB_EN_MASK 0x80000000L

// nbif_gpu_RCC_PEER2_FB_OFFSET_HI
#define nbif_gpu_RCC_PEER2_FB_OFFSET_HI__PEER2_FB_OFFSET_HI_MASK 0x000fffffL

// nbif_gpu_RCC_PEER2_FB_OFFSET_LO
#define nbif_gpu_RCC_PEER2_FB_OFFSET_LO__PEER2_FB_OFFSET_LO_MASK 0x000fffffL
#define nbif_gpu_RCC_PEER2_FB_OFFSET_LO__PEER2_FB_EN_MASK 0x80000000L

// nbif_gpu_RCC_PEER3_FB_OFFSET_HI
#define nbif_gpu_RCC_PEER3_FB_OFFSET_HI__PEER3_FB_OFFSET_HI_MASK 0x000fffffL

// nbif_gpu_RCC_PEER3_FB_OFFSET_LO
#define nbif_gpu_RCC_PEER3_FB_OFFSET_LO__PEER3_FB_OFFSET_LO_MASK 0x000fffffL
#define nbif_gpu_RCC_PEER3_FB_OFFSET_LO__PEER3_FB_EN_MASK 0x80000000L

// nbif_gpu_RCC_DEVFUNCNUM_LIST0
#define nbif_gpu_RCC_DEVFUNCNUM_LIST0__DEVFUNC_ID0_MASK 0x000000ffL
#define nbif_gpu_RCC_DEVFUNCNUM_LIST0__DEVFUNC_ID1_MASK 0x0000ff00L
#define nbif_gpu_RCC_DEVFUNCNUM_LIST0__DEVFUNC_ID2_MASK 0x00ff0000L
#define nbif_gpu_RCC_DEVFUNCNUM_LIST0__DEVFUNC_ID3_MASK 0xff000000L

// nbif_gpu_RCC_DEVFUNCNUM_LIST1
#define nbif_gpu_RCC_DEVFUNCNUM_LIST1__DEVFUNC_ID4_MASK 0x000000ffL
#define nbif_gpu_RCC_DEVFUNCNUM_LIST1__DEVFUNC_ID5_MASK 0x0000ff00L
#define nbif_gpu_RCC_DEVFUNCNUM_LIST1__DEVFUNC_ID6_MASK 0x00ff0000L
#define nbif_gpu_RCC_DEVFUNCNUM_LIST1__DEVFUNC_ID7_MASK 0xff000000L

// nbif_gpu_RCC_GPUIOV_FB_TOTAL_FB_INFO
#define nbif_gpu_RCC_GPUIOV_FB_TOTAL_FB_INFO__TOTAL_FB_AVAILABLE_MASK 0x0000ffffL
#define nbif_gpu_RCC_GPUIOV_FB_TOTAL_FB_INFO__TOTAL_FB_CONSUMED_MASK 0xffff0000L

// nbif_gpu_RCC_DEV0_LINK_CNTL
#define nbif_gpu_RCC_DEV0_LINK_CNTL__LINK_DOWN_EXIT_MASK 0x00000001L
#define nbif_gpu_RCC_DEV0_LINK_CNTL__LINK_DOWN_ENTRY_MASK 0x00000100L

// nbif_gpu_RCC_CMN_LINK_CNTL
#define nbif_gpu_RCC_CMN_LINK_CNTL__BLOCK_PME_ON_L0S_DIS_MASK 0x00000001L
#define nbif_gpu_RCC_CMN_LINK_CNTL__BLOCK_PME_ON_L1_DIS_MASK 0x00000002L
#define nbif_gpu_RCC_CMN_LINK_CNTL__BLOCK_PME_ON_LDN_DIS_MASK 0x00000004L
#define nbif_gpu_RCC_CMN_LINK_CNTL__PM_L1_IDLE_CHECK_DMA_EN_MASK 0x00000008L

// nbif_gpu_RCC_EP_REQUESTERID_RESTORE
#define nbif_gpu_RCC_EP_REQUESTERID_RESTORE__EP_REQID_BUS_MASK 0x000000ffL
#define nbif_gpu_RCC_EP_REQUESTERID_RESTORE__EP_REQID_DEV_MASK 0x00001f00L

// nbif_gpu_RCC_LTR_LSWITCH_CNTL
#define nbif_gpu_RCC_LTR_LSWITCH_CNTL__LSWITCH_LATENCY_VALUE_MASK 0x000003ffL

// nbif_gpu_RCC_MH_ARB_CNTL
#define nbif_gpu_RCC_MH_ARB_CNTL__MH_ARB_MODE_MASK 0x00000001L
#define nbif_gpu_RCC_MH_ARB_CNTL__MH_ARB_FIX_PRIORITY_MASK 0x00007ffeL

// nbif_gpu_GFXMSIX_VECT0_ADDR_LO
#define nbif_gpu_GFXMSIX_VECT0_ADDR_LO__MSG_ADDR_LO_MASK 0xfffffffcL

// nbif_gpu_GFXMSIX_VECT1_ADDR_LO
#define nbif_gpu_GFXMSIX_VECT1_ADDR_LO__MSG_ADDR_LO_MASK 0xfffffffcL

// nbif_gpu_GFXMSIX_VECT2_ADDR_LO
#define nbif_gpu_GFXMSIX_VECT2_ADDR_LO__MSG_ADDR_LO_MASK 0xfffffffcL

// nbif_gpu_GFXMSIX_VECT0_ADDR_HI
#define nbif_gpu_GFXMSIX_VECT0_ADDR_HI__MSG_ADDR_HI_MASK 0xffffffffL

// nbif_gpu_GFXMSIX_VECT1_ADDR_HI
#define nbif_gpu_GFXMSIX_VECT1_ADDR_HI__MSG_ADDR_HI_MASK 0xffffffffL

// nbif_gpu_GFXMSIX_VECT2_ADDR_HI
#define nbif_gpu_GFXMSIX_VECT2_ADDR_HI__MSG_ADDR_HI_MASK 0xffffffffL

// nbif_gpu_GFXMSIX_VECT0_MSG_DATA
#define nbif_gpu_GFXMSIX_VECT0_MSG_DATA__MSG_DATA_MASK 0xffffffffL

// nbif_gpu_GFXMSIX_VECT1_MSG_DATA
#define nbif_gpu_GFXMSIX_VECT1_MSG_DATA__MSG_DATA_MASK 0xffffffffL

// nbif_gpu_GFXMSIX_VECT2_MSG_DATA
#define nbif_gpu_GFXMSIX_VECT2_MSG_DATA__MSG_DATA_MASK 0xffffffffL

// nbif_gpu_GFXMSIX_VECT0_CONTROL
#define nbif_gpu_GFXMSIX_VECT0_CONTROL__MASK_BIT_MASK 0x00000001L

// nbif_gpu_GFXMSIX_VECT1_CONTROL
#define nbif_gpu_GFXMSIX_VECT1_CONTROL__MASK_BIT_MASK 0x00000001L

// nbif_gpu_GFXMSIX_VECT2_CONTROL
#define nbif_gpu_GFXMSIX_VECT2_CONTROL__MASK_BIT_MASK 0x00000001L

// nbif_gpu_GFXMSIX_PBA
#define nbif_gpu_GFXMSIX_PBA__MSIX_PENDING_BITS_0_MASK 0x00000001L
#define nbif_gpu_GFXMSIX_PBA__MSIX_PENDING_BITS_1_MASK 0x00000002L
#define nbif_gpu_GFXMSIX_PBA__MSIX_PENDING_BITS_2_MASK 0x00000004L

// nbif_gpu_RCC_DOORBELL_APER_EN
#define nbif_gpu_RCC_DOORBELL_APER_EN__BIF_DOORBELL_APER_EN_MASK 0x00000001L

// nbif_gpu_RCC_CONFIG_MEMSIZE
#define nbif_gpu_RCC_CONFIG_MEMSIZE__CONFIG_MEMSIZE_MASK 0xffffffffL

// nbif_gpu_RCC_CONFIG_RESERVED
#define nbif_gpu_RCC_CONFIG_RESERVED__CONFIG_RESERVED_MASK 0xffffffffL

// nbif_gpu_RCC_IOV_FUNC_IDENTIFIER
#define nbif_gpu_RCC_IOV_FUNC_IDENTIFIER__FUNC_IDENTIFIER_MASK 0x00000001L
#define nbif_gpu_RCC_IOV_FUNC_IDENTIFIER__IOV_ENABLE_MASK 0x80000000L

// nbif_gpu_DN_PCIE_RESERVED
#define nbif_gpu_DN_PCIE_RESERVED__PCIE_RESERVED_MASK 0xffffffffL

// nbif_gpu_DN_PCIE_SCRATCH
#define nbif_gpu_DN_PCIE_SCRATCH__PCIE_SCRATCH_MASK 0xffffffffL

// nbif_gpu_DN_PCIE_HW_DEBUG
#define nbif_gpu_DN_PCIE_HW_DEBUG__HW_00_DEBUG_MASK 0x00000001L
#define nbif_gpu_DN_PCIE_HW_DEBUG__HW_01_DEBUG_MASK 0x00000002L
#define nbif_gpu_DN_PCIE_HW_DEBUG__HW_02_DEBUG_MASK 0x00000004L
#define nbif_gpu_DN_PCIE_HW_DEBUG__HW_03_DEBUG_MASK 0x00000008L
#define nbif_gpu_DN_PCIE_HW_DEBUG__HW_04_DEBUG_MASK 0x00000010L
#define nbif_gpu_DN_PCIE_HW_DEBUG__HW_05_DEBUG_MASK 0x00000020L
#define nbif_gpu_DN_PCIE_HW_DEBUG__HW_06_DEBUG_MASK 0x00000040L
#define nbif_gpu_DN_PCIE_HW_DEBUG__HW_07_DEBUG_MASK 0x00000080L
#define nbif_gpu_DN_PCIE_HW_DEBUG__HW_08_DEBUG_MASK 0x00000100L
#define nbif_gpu_DN_PCIE_HW_DEBUG__HW_09_DEBUG_MASK 0x00000200L
#define nbif_gpu_DN_PCIE_HW_DEBUG__HW_10_DEBUG_MASK 0x00000400L
#define nbif_gpu_DN_PCIE_HW_DEBUG__HW_11_DEBUG_MASK 0x00000800L
#define nbif_gpu_DN_PCIE_HW_DEBUG__HW_12_DEBUG_MASK 0x00001000L
#define nbif_gpu_DN_PCIE_HW_DEBUG__HW_13_DEBUG_MASK 0x00002000L
#define nbif_gpu_DN_PCIE_HW_DEBUG__HW_14_DEBUG_MASK 0x00004000L
#define nbif_gpu_DN_PCIE_HW_DEBUG__HW_15_DEBUG_MASK 0x00008000L

// nbif_gpu_DN_PCIE_CNTL
#define nbif_gpu_DN_PCIE_CNTL__HWINIT_WR_LOCK_MASK 0x00000001L
#define nbif_gpu_DN_PCIE_CNTL__UR_ERR_REPORT_DIS_DN_MASK 0x00000080L
#define nbif_gpu_DN_PCIE_CNTL__RX_IGNORE_LTR_MSG_UR_MASK 0x40000000L

// nbif_gpu_DN_PCIE_CONFIG_CNTL
#define nbif_gpu_DN_PCIE_CONFIG_CNTL__CI_EXTENDED_TAG_EN_OVERRIDE_MASK 0x06000000L

// nbif_gpu_DN_PCIE_RX_CNTL2
#define nbif_gpu_DN_PCIE_RX_CNTL2__FLR_EXTEND_MODE_MASK 0x70000000L

// nbif_gpu_DN_PCIE_BUS_CNTL
#define nbif_gpu_DN_PCIE_BUS_CNTL__IMMEDIATE_PMI_DIS_MASK 0x00000080L
#define nbif_gpu_DN_PCIE_BUS_CNTL__AER_CPL_TIMEOUT_RO_DIS_SWDN_MASK 0x00000100L

// nbif_gpu_DN_PCIE_CFG_CNTL
#define nbif_gpu_DN_PCIE_CFG_CNTL__CFG_EN_DEC_TO_HIDDEN_REG_MASK 0x00000001L
#define nbif_gpu_DN_PCIE_CFG_CNTL__CFG_EN_DEC_TO_GEN2_HIDDEN_REG_MASK 0x00000002L
#define nbif_gpu_DN_PCIE_CFG_CNTL__CFG_EN_DEC_TO_GEN3_HIDDEN_REG_MASK 0x00000004L

// nbif_gpu_DN_PCIE_STRAP_F0
#define nbif_gpu_DN_PCIE_STRAP_F0__STRAP_F0_EN_MASK 0x00000001L
#define nbif_gpu_DN_PCIE_STRAP_F0__STRAP_F0_MC_EN_MASK 0x00020000L
#define nbif_gpu_DN_PCIE_STRAP_F0__STRAP_F0_MSI_MULTI_CAP_MASK 0x00e00000L

// nbif_gpu_DN_PCIE_STRAP_MISC
#define nbif_gpu_DN_PCIE_STRAP_MISC__STRAP_CLK_PM_EN_MASK 0x01000000L
#define nbif_gpu_DN_PCIE_STRAP_MISC__STRAP_MST_ADR64_EN_MASK 0x20000000L

// nbif_gpu_DN_PCIE_STRAP_MISC2
#define nbif_gpu_DN_PCIE_STRAP_MISC2__STRAP_MSTCPL_TIMEOUT_EN_MASK 0x00000004L

// nbif_gpu_PCIEP_RESERVED
#define nbif_gpu_PCIEP_RESERVED__PCIEP_RESERVED_MASK 0xffffffffL

// nbif_gpu_PCIEP_SCRATCH
#define nbif_gpu_PCIEP_SCRATCH__PCIEP_SCRATCH_MASK 0xffffffffL

// nbif_gpu_PCIEP_HW_DEBUG
#define nbif_gpu_PCIEP_HW_DEBUG__HW_00_DEBUG_MASK 0x00000001L
#define nbif_gpu_PCIEP_HW_DEBUG__HW_01_DEBUG_MASK 0x00000002L
#define nbif_gpu_PCIEP_HW_DEBUG__HW_02_DEBUG_MASK 0x00000004L
#define nbif_gpu_PCIEP_HW_DEBUG__HW_03_DEBUG_MASK 0x00000008L
#define nbif_gpu_PCIEP_HW_DEBUG__HW_04_DEBUG_MASK 0x00000010L
#define nbif_gpu_PCIEP_HW_DEBUG__HW_05_DEBUG_MASK 0x00000020L
#define nbif_gpu_PCIEP_HW_DEBUG__HW_06_DEBUG_MASK 0x00000040L
#define nbif_gpu_PCIEP_HW_DEBUG__HW_07_DEBUG_MASK 0x00000080L
#define nbif_gpu_PCIEP_HW_DEBUG__HW_08_DEBUG_MASK 0x00000100L
#define nbif_gpu_PCIEP_HW_DEBUG__HW_09_DEBUG_MASK 0x00000200L
#define nbif_gpu_PCIEP_HW_DEBUG__HW_10_DEBUG_MASK 0x00000400L
#define nbif_gpu_PCIEP_HW_DEBUG__HW_11_DEBUG_MASK 0x00000800L
#define nbif_gpu_PCIEP_HW_DEBUG__HW_12_DEBUG_MASK 0x00001000L
#define nbif_gpu_PCIEP_HW_DEBUG__HW_13_DEBUG_MASK 0x00002000L
#define nbif_gpu_PCIEP_HW_DEBUG__HW_14_DEBUG_MASK 0x00004000L
#define nbif_gpu_PCIEP_HW_DEBUG__HW_15_DEBUG_MASK 0x00008000L

// nbif_gpu_PCIE_ERR_CNTL
#define nbif_gpu_PCIE_ERR_CNTL__ERR_REPORTING_DIS_MASK 0x00000001L
#define nbif_gpu_PCIE_ERR_CNTL__AER_HDR_LOG_TIMEOUT_MASK 0x00000700L
#define nbif_gpu_PCIE_ERR_CNTL__AER_HDR_LOG_F0_TIMER_EXPIRED_MASK 0x00000800L
#define nbif_gpu_PCIE_ERR_CNTL__SEND_ERR_MSG_IMMEDIATELY_MASK 0x00020000L

// nbif_gpu_PCIE_RX_CNTL
#define nbif_gpu_PCIE_RX_CNTL__RX_IGNORE_MAX_PAYLOAD_ERR_MASK 0x00000100L
#define nbif_gpu_PCIE_RX_CNTL__RX_IGNORE_TC_ERR_DN_MASK 0x00000200L
#define nbif_gpu_PCIE_RX_CNTL__RX_PCIE_CPL_TIMEOUT_DIS_MASK 0x00100000L
#define nbif_gpu_PCIE_RX_CNTL__RX_IGNORE_SHORTPREFIX_ERR_DN_MASK 0x00200000L
#define nbif_gpu_PCIE_RX_CNTL__RX_RCB_FLR_TIMEOUT_DIS_MASK 0x08000000L

// nbif_gpu_PCIE_LC_SPEED_CNTL
#define nbif_gpu_PCIE_LC_SPEED_CNTL__LC_GEN2_EN_STRAP_MASK 0x00000001L
#define nbif_gpu_PCIE_LC_SPEED_CNTL__LC_GEN3_EN_STRAP_MASK 0x00000002L

// nbif_gpu_PCIE_LC_CNTL2
#define nbif_gpu_PCIE_LC_CNTL2__LC_LINK_BW_NOTIFICATION_DIS_MASK 0x08000000L

// nbif_gpu_PCIEP_STRAP_MISC
#define nbif_gpu_PCIEP_STRAP_MISC__STRAP_MULTI_FUNC_EN_MASK 0x00000400L

// nbif_gpu_LTR_MSG_INFO_FROM_EP
#define nbif_gpu_LTR_MSG_INFO_FROM_EP__LTR_MSG_INFO_FROM_EP_MASK 0xffffffffL

// nbif_gpu_VENDOR_ID_swds
#define nbif_gpu_VENDOR_ID_swds__VENDOR_ID_MASK 0x0000ffffL

// nbif_gpu_DEVICE_ID_swds
#define nbif_gpu_DEVICE_ID_swds__DEVICE_ID_MASK 0x0000ffffL

// nbif_gpu_COMMAND_swds
#define nbif_gpu_COMMAND_swds__IOEN_DN_MASK 0x00000001L
#define nbif_gpu_COMMAND_swds__MEMEN_DN_MASK 0x00000002L
#define nbif_gpu_COMMAND_swds__BUS_MASTER_EN_MASK 0x00000004L
#define nbif_gpu_COMMAND_swds__SPECIAL_CYCLE_EN_MASK 0x00000008L
#define nbif_gpu_COMMAND_swds__MEM_WRITE_INVALIDATE_EN_MASK 0x00000010L
#define nbif_gpu_COMMAND_swds__PAL_SNOOP_EN_MASK 0x00000020L
#define nbif_gpu_COMMAND_swds__PARITY_ERROR_RESPONSE_MASK 0x00000040L
#define nbif_gpu_COMMAND_swds__AD_STEPPING_MASK 0x00000080L
#define nbif_gpu_COMMAND_swds__SERR_EN_MASK 0x00000100L
#define nbif_gpu_COMMAND_swds__FAST_B2B_EN_MASK 0x00000200L
#define nbif_gpu_COMMAND_swds__INT_DIS_MASK 0x00000400L

// nbif_gpu_STATUS_swds
#define nbif_gpu_STATUS_swds__INT_STATUS_MASK 0x00000008L
#define nbif_gpu_STATUS_swds__CAP_LIST_MASK 0x00000010L
#define nbif_gpu_STATUS_swds__PCI_66_EN_MASK 0x00000020L
#define nbif_gpu_STATUS_swds__FAST_BACK_CAPABLE_MASK 0x00000080L
#define nbif_gpu_STATUS_swds__MASTER_DATA_PARITY_ERROR_MASK 0x00000100L
#define nbif_gpu_STATUS_swds__DEVSEL_TIMING_MASK 0x00000600L
#define nbif_gpu_STATUS_swds__SIGNAL_TARGET_ABORT_MASK 0x00000800L
#define nbif_gpu_STATUS_swds__RECEIVED_TARGET_ABORT_MASK 0x00001000L
#define nbif_gpu_STATUS_swds__RECEIVED_MASTER_ABORT_MASK 0x00002000L
#define nbif_gpu_STATUS_swds__SIGNALED_SYSTEM_ERROR_MASK 0x00004000L
#define nbif_gpu_STATUS_swds__PARITY_ERROR_DETECTED_MASK 0x00008000L

// nbif_gpu_REVISION_ID_swds
#define nbif_gpu_REVISION_ID_swds__MINOR_REV_ID_MASK 0x0000000fL
#define nbif_gpu_REVISION_ID_swds__MAJOR_REV_ID_MASK 0x000000f0L

// nbif_gpu_PROG_INTERFACE_swds
#define nbif_gpu_PROG_INTERFACE_swds__PROG_INTERFACE_MASK 0x000000ffL

// nbif_gpu_SUB_CLASS_swds
#define nbif_gpu_SUB_CLASS_swds__SUB_CLASS_MASK 0x000000ffL

// nbif_gpu_BASE_CLASS_swds
#define nbif_gpu_BASE_CLASS_swds__BASE_CLASS_MASK 0x000000ffL

// nbif_gpu_CACHE_LINE_swds
#define nbif_gpu_CACHE_LINE_swds__CACHE_LINE_SIZE_MASK 0x000000ffL

// nbif_gpu_LATENCY_swds
#define nbif_gpu_LATENCY_swds__LATENCY_TIMER_MASK 0x000000ffL

// nbif_gpu_HEADER_swds
#define nbif_gpu_HEADER_swds__HEADER_TYPE_MASK 0x0000007fL
#define nbif_gpu_HEADER_swds__DEVICE_TYPE_MASK 0x00000080L

// nbif_gpu_BIST_swds
#define nbif_gpu_BIST_swds__BIST_COMP_MASK 0x0000000fL
#define nbif_gpu_BIST_swds__BIST_STRT_MASK 0x00000040L
#define nbif_gpu_BIST_swds__BIST_CAP_MASK 0x00000080L

// nbif_gpu_BASE_ADDR_1_swds
#define nbif_gpu_BASE_ADDR_1_swds__BASE_ADDR_MASK 0xffffffffL

// nbif_gpu_SUB_BUS_NUMBER_LATENCY_swds
#define nbif_gpu_SUB_BUS_NUMBER_LATENCY_swds__PRIMARY_BUS_MASK 0x000000ffL
#define nbif_gpu_SUB_BUS_NUMBER_LATENCY_swds__SECONDARY_BUS_MASK 0x0000ff00L
#define nbif_gpu_SUB_BUS_NUMBER_LATENCY_swds__SUB_BUS_NUM_MASK 0x00ff0000L
#define nbif_gpu_SUB_BUS_NUMBER_LATENCY_swds__SECONDARY_LATENCY_TIMER_MASK 0xff000000L

// nbif_gpu_IO_BASE_LIMIT_swds
#define nbif_gpu_IO_BASE_LIMIT_swds__IO_BASE_TYPE_MASK 0x0000000fL
#define nbif_gpu_IO_BASE_LIMIT_swds__IO_BASE_MASK 0x000000f0L
#define nbif_gpu_IO_BASE_LIMIT_swds__IO_LIMIT_TYPE_MASK 0x00000f00L
#define nbif_gpu_IO_BASE_LIMIT_swds__IO_LIMIT_MASK 0x0000f000L

// nbif_gpu_SECONDARY_STATUS_swds
#define nbif_gpu_SECONDARY_STATUS_swds__CAP_LIST_MASK 0x00000010L
#define nbif_gpu_SECONDARY_STATUS_swds__PCI_66_EN_MASK 0x00000020L
#define nbif_gpu_SECONDARY_STATUS_swds__FAST_BACK_CAPABLE_MASK 0x00000080L
#define nbif_gpu_SECONDARY_STATUS_swds__MASTER_DATA_PARITY_ERROR_MASK 0x00000100L
#define nbif_gpu_SECONDARY_STATUS_swds__DEVSEL_TIMING_MASK 0x00000600L
#define nbif_gpu_SECONDARY_STATUS_swds__SIGNAL_TARGET_ABORT_MASK 0x00000800L
#define nbif_gpu_SECONDARY_STATUS_swds__RECEIVED_TARGET_ABORT_MASK 0x00001000L
#define nbif_gpu_SECONDARY_STATUS_swds__RECEIVED_MASTER_ABORT_MASK 0x00002000L
#define nbif_gpu_SECONDARY_STATUS_swds__RECEIVED_SYSTEM_ERROR_MASK 0x00004000L
#define nbif_gpu_SECONDARY_STATUS_swds__PARITY_ERROR_DETECTED_MASK 0x00008000L

// nbif_gpu_MEM_BASE_LIMIT_swds
#define nbif_gpu_MEM_BASE_LIMIT_swds__MEM_BASE_TYPE_MASK 0x0000000fL
#define nbif_gpu_MEM_BASE_LIMIT_swds__MEM_BASE_31_20_MASK 0x0000fff0L
#define nbif_gpu_MEM_BASE_LIMIT_swds__MEM_LIMIT_TYPE_MASK 0x000f0000L
#define nbif_gpu_MEM_BASE_LIMIT_swds__MEM_LIMIT_31_20_MASK 0xfff00000L

// nbif_gpu_PREF_BASE_LIMIT_swds
#define nbif_gpu_PREF_BASE_LIMIT_swds__PREF_MEM_BASE_TYPE_MASK 0x0000000fL
#define nbif_gpu_PREF_BASE_LIMIT_swds__PREF_MEM_BASE_31_20_MASK 0x0000fff0L
#define nbif_gpu_PREF_BASE_LIMIT_swds__PREF_MEM_LIMIT_TYPE_MASK 0x000f0000L
#define nbif_gpu_PREF_BASE_LIMIT_swds__PREF_MEM_LIMIT_31_20_MASK 0xfff00000L

// nbif_gpu_PREF_BASE_UPPER_swds
#define nbif_gpu_PREF_BASE_UPPER_swds__PREF_BASE_UPPER_MASK 0xffffffffL

// nbif_gpu_PREF_LIMIT_UPPER_swds
#define nbif_gpu_PREF_LIMIT_UPPER_swds__PREF_LIMIT_UPPER_MASK 0xffffffffL

// nbif_gpu_IO_BASE_LIMIT_HI_swds
#define nbif_gpu_IO_BASE_LIMIT_HI_swds__IO_BASE_31_16_MASK 0x0000ffffL
#define nbif_gpu_IO_BASE_LIMIT_HI_swds__IO_LIMIT_31_16_MASK 0xffff0000L

// nbif_gpu_IRQ_BRIDGE_CNTL_swds
#define nbif_gpu_IRQ_BRIDGE_CNTL_swds__PARITY_RESPONSE_EN_MASK 0x00000001L
#define nbif_gpu_IRQ_BRIDGE_CNTL_swds__SERR_EN_MASK 0x00000002L
#define nbif_gpu_IRQ_BRIDGE_CNTL_swds__ISA_EN_MASK 0x00000004L
#define nbif_gpu_IRQ_BRIDGE_CNTL_swds__VGA_EN_MASK 0x00000008L
#define nbif_gpu_IRQ_BRIDGE_CNTL_swds__VGA_DEC_MASK 0x00000010L
#define nbif_gpu_IRQ_BRIDGE_CNTL_swds__MASTER_ABORT_MODE_MASK 0x00000020L
#define nbif_gpu_IRQ_BRIDGE_CNTL_swds__SECONDARY_BUS_RESET_MASK 0x00000040L
#define nbif_gpu_IRQ_BRIDGE_CNTL_swds__FAST_B2B_EN_MASK 0x00000080L

// nbif_gpu_CAP_PTR_swds
#define nbif_gpu_CAP_PTR_swds__CAP_PTR_MASK 0x000000ffL

// nbif_gpu_INTERRUPT_LINE_swds
#define nbif_gpu_INTERRUPT_LINE_swds__INTERRUPT_LINE_MASK 0x000000ffL

// nbif_gpu_INTERRUPT_PIN_swds
#define nbif_gpu_INTERRUPT_PIN_swds__INTERRUPT_PIN_MASK 0x000000ffL

// nbif_gpu_PMI_CAP_LIST_swds
#define nbif_gpu_PMI_CAP_LIST_swds__CAP_ID_MASK 0x000000ffL
#define nbif_gpu_PMI_CAP_LIST_swds__NEXT_PTR_MASK 0x0000ff00L

// nbif_gpu_PMI_CAP_swds
#define nbif_gpu_PMI_CAP_swds__VERSION_MASK 0x00000007L
#define nbif_gpu_PMI_CAP_swds__PME_CLOCK_MASK 0x00000008L
#define nbif_gpu_PMI_CAP_swds__DEV_SPECIFIC_INIT_MASK 0x00000020L
#define nbif_gpu_PMI_CAP_swds__AUX_CURRENT_MASK 0x000001c0L
#define nbif_gpu_PMI_CAP_swds__D1_SUPPORT_MASK 0x00000200L
#define nbif_gpu_PMI_CAP_swds__D2_SUPPORT_MASK 0x00000400L
#define nbif_gpu_PMI_CAP_swds__PME_SUPPORT_MASK 0x0000f800L

// nbif_gpu_PMI_STATUS_CNTL_swds
#define nbif_gpu_PMI_STATUS_CNTL_swds__POWER_STATE_MASK 0x00000003L
#define nbif_gpu_PMI_STATUS_CNTL_swds__NO_SOFT_RESET_MASK 0x00000008L
#define nbif_gpu_PMI_STATUS_CNTL_swds__PME_EN_MASK 0x00000100L
#define nbif_gpu_PMI_STATUS_CNTL_swds__DATA_SELECT_MASK 0x00001e00L
#define nbif_gpu_PMI_STATUS_CNTL_swds__DATA_SCALE_MASK 0x00006000L
#define nbif_gpu_PMI_STATUS_CNTL_swds__PME_STATUS_MASK 0x00008000L
#define nbif_gpu_PMI_STATUS_CNTL_swds__B2_B3_SUPPORT_MASK 0x00400000L
#define nbif_gpu_PMI_STATUS_CNTL_swds__BUS_PWR_EN_MASK 0x00800000L
#define nbif_gpu_PMI_STATUS_CNTL_swds__PMI_DATA_MASK 0xff000000L

// nbif_gpu_PCIE_CAP_LIST_swds
#define nbif_gpu_PCIE_CAP_LIST_swds__CAP_ID_MASK 0x000000ffL
#define nbif_gpu_PCIE_CAP_LIST_swds__NEXT_PTR_MASK 0x0000ff00L

// nbif_gpu_PCIE_CAP_swds
#define nbif_gpu_PCIE_CAP_swds__VERSION_MASK 0x0000000fL
#define nbif_gpu_PCIE_CAP_swds__DEVICE_TYPE_MASK 0x000000f0L
#define nbif_gpu_PCIE_CAP_swds__SLOT_IMPLEMENTED_MASK 0x00000100L
#define nbif_gpu_PCIE_CAP_swds__INT_MESSAGE_NUM_MASK 0x00003e00L

// nbif_gpu_DEVICE_CAP_swds
#define nbif_gpu_DEVICE_CAP_swds__MAX_PAYLOAD_SUPPORT_MASK 0x00000007L
#define nbif_gpu_DEVICE_CAP_swds__PHANTOM_FUNC_MASK 0x00000018L
#define nbif_gpu_DEVICE_CAP_swds__EXTENDED_TAG_MASK 0x00000020L
#define nbif_gpu_DEVICE_CAP_swds__L0S_ACCEPTABLE_LATENCY_MASK 0x000001c0L
#define nbif_gpu_DEVICE_CAP_swds__L1_ACCEPTABLE_LATENCY_MASK 0x00000e00L
#define nbif_gpu_DEVICE_CAP_swds__ROLE_BASED_ERR_REPORTING_MASK 0x00008000L
#define nbif_gpu_DEVICE_CAP_swds__CAPTURED_SLOT_POWER_LIMIT_MASK 0x03fc0000L
#define nbif_gpu_DEVICE_CAP_swds__CAPTURED_SLOT_POWER_SCALE_MASK 0x0c000000L
#define nbif_gpu_DEVICE_CAP_swds__FLR_CAPABLE_MASK 0x10000000L

// nbif_gpu_DEVICE_CNTL_swds
#define nbif_gpu_DEVICE_CNTL_swds__CORR_ERR_EN_MASK 0x00000001L
#define nbif_gpu_DEVICE_CNTL_swds__NON_FATAL_ERR_EN_MASK 0x00000002L
#define nbif_gpu_DEVICE_CNTL_swds__FATAL_ERR_EN_MASK 0x00000004L
#define nbif_gpu_DEVICE_CNTL_swds__USR_REPORT_EN_MASK 0x00000008L
#define nbif_gpu_DEVICE_CNTL_swds__RELAXED_ORD_EN_MASK 0x00000010L
#define nbif_gpu_DEVICE_CNTL_swds__MAX_PAYLOAD_SIZE_MASK 0x000000e0L
#define nbif_gpu_DEVICE_CNTL_swds__EXTENDED_TAG_EN_MASK 0x00000100L
#define nbif_gpu_DEVICE_CNTL_swds__PHANTOM_FUNC_EN_MASK 0x00000200L
#define nbif_gpu_DEVICE_CNTL_swds__AUX_POWER_PM_EN_MASK 0x00000400L
#define nbif_gpu_DEVICE_CNTL_swds__NO_SNOOP_EN_MASK 0x00000800L
#define nbif_gpu_DEVICE_CNTL_swds__MAX_READ_REQUEST_SIZE_MASK 0x00007000L
#define nbif_gpu_DEVICE_CNTL_swds__BRIDGE_CFG_RETRY_EN_MASK 0x00008000L

// nbif_gpu_DEVICE_STATUS_swds
#define nbif_gpu_DEVICE_STATUS_swds__CORR_ERR_MASK 0x00000001L
#define nbif_gpu_DEVICE_STATUS_swds__NON_FATAL_ERR_MASK 0x00000002L
#define nbif_gpu_DEVICE_STATUS_swds__FATAL_ERR_MASK 0x00000004L
#define nbif_gpu_DEVICE_STATUS_swds__USR_DETECTED_MASK 0x00000008L
#define nbif_gpu_DEVICE_STATUS_swds__AUX_PWR_MASK 0x00000010L
#define nbif_gpu_DEVICE_STATUS_swds__TRANSACTIONS_PEND_MASK 0x00000020L

// nbif_gpu_LINK_CAP_swds
#define nbif_gpu_LINK_CAP_swds__LINK_SPEED_MASK 0x0000000fL
#define nbif_gpu_LINK_CAP_swds__LINK_WIDTH_MASK 0x000003f0L
#define nbif_gpu_LINK_CAP_swds__PM_SUPPORT_MASK 0x00000c00L
#define nbif_gpu_LINK_CAP_swds__L0S_EXIT_LATENCY_MASK 0x00007000L
#define nbif_gpu_LINK_CAP_swds__L1_EXIT_LATENCY_MASK 0x00038000L
#define nbif_gpu_LINK_CAP_swds__CLOCK_POWER_MANAGEMENT_MASK 0x00040000L
#define nbif_gpu_LINK_CAP_swds__SURPRISE_DOWN_ERR_REPORTING_MASK 0x00080000L
#define nbif_gpu_LINK_CAP_swds__DL_ACTIVE_REPORTING_CAPABLE_MASK 0x00100000L
#define nbif_gpu_LINK_CAP_swds__LINK_BW_NOTIFICATION_CAP_MASK 0x00200000L
#define nbif_gpu_LINK_CAP_swds__ASPM_OPTIONALITY_COMPLIANCE_MASK 0x00400000L
#define nbif_gpu_LINK_CAP_swds__PORT_NUMBER_MASK 0xff000000L

// nbif_gpu_LINK_CNTL_swds
#define nbif_gpu_LINK_CNTL_swds__PM_CONTROL_MASK 0x00000003L
#define nbif_gpu_LINK_CNTL_swds__READ_CPL_BOUNDARY_MASK 0x00000008L
#define nbif_gpu_LINK_CNTL_swds__LINK_DIS_MASK 0x00000010L
#define nbif_gpu_LINK_CNTL_swds__RETRAIN_LINK_MASK 0x00000020L
#define nbif_gpu_LINK_CNTL_swds__COMMON_CLOCK_CFG_MASK 0x00000040L
#define nbif_gpu_LINK_CNTL_swds__EXTENDED_SYNC_MASK 0x00000080L
#define nbif_gpu_LINK_CNTL_swds__CLOCK_POWER_MANAGEMENT_EN_MASK 0x00000100L
#define nbif_gpu_LINK_CNTL_swds__HW_AUTONOMOUS_WIDTH_DISABLE_MASK 0x00000200L
#define nbif_gpu_LINK_CNTL_swds__LINK_BW_MANAGEMENT_INT_EN_MASK 0x00000400L
#define nbif_gpu_LINK_CNTL_swds__LINK_AUTONOMOUS_BW_INT_EN_MASK 0x00000800L

// nbif_gpu_LINK_STATUS_swds
#define nbif_gpu_LINK_STATUS_swds__CURRENT_LINK_SPEED_MASK 0x0000000fL
#define nbif_gpu_LINK_STATUS_swds__NEGOTIATED_LINK_WIDTH_MASK 0x000003f0L
#define nbif_gpu_LINK_STATUS_swds__LINK_TRAINING_MASK 0x00000800L
#define nbif_gpu_LINK_STATUS_swds__SLOT_CLOCK_CFG_MASK 0x00001000L
#define nbif_gpu_LINK_STATUS_swds__DL_ACTIVE_MASK 0x00002000L
#define nbif_gpu_LINK_STATUS_swds__LINK_BW_MANAGEMENT_STATUS_MASK 0x00004000L
#define nbif_gpu_LINK_STATUS_swds__LINK_AUTONOMOUS_BW_STATUS_MASK 0x00008000L

// nbif_gpu_SLOT_CAP_swds
#define nbif_gpu_SLOT_CAP_swds__ATTN_BUTTON_PRESENT_MASK 0x00000001L
#define nbif_gpu_SLOT_CAP_swds__PWR_CONTROLLER_PRESENT_MASK 0x00000002L
#define nbif_gpu_SLOT_CAP_swds__MRL_SENSOR_PRESENT_MASK 0x00000004L
#define nbif_gpu_SLOT_CAP_swds__ATTN_INDICATOR_PRESENT_MASK 0x00000008L
#define nbif_gpu_SLOT_CAP_swds__PWR_INDICATOR_PRESENT_MASK 0x00000010L
#define nbif_gpu_SLOT_CAP_swds__HOTPLUG_SURPRISE_MASK 0x00000020L
#define nbif_gpu_SLOT_CAP_swds__HOTPLUG_CAPABLE_MASK 0x00000040L
#define nbif_gpu_SLOT_CAP_swds__SLOT_PWR_LIMIT_VALUE_MASK 0x00007f80L
#define nbif_gpu_SLOT_CAP_swds__SLOT_PWR_LIMIT_SCALE_MASK 0x00018000L
#define nbif_gpu_SLOT_CAP_swds__ELECTROMECH_INTERLOCK_PRESENT_MASK 0x00020000L
#define nbif_gpu_SLOT_CAP_swds__NO_COMMAND_COMPLETED_SUPPORTED_MASK 0x00040000L
#define nbif_gpu_SLOT_CAP_swds__PHYSICAL_SLOT_NUM_MASK 0xfff80000L

// nbif_gpu_SLOT_CNTL_swds
#define nbif_gpu_SLOT_CNTL_swds__ATTN_BUTTON_PRESSED_EN_MASK 0x00000001L
#define nbif_gpu_SLOT_CNTL_swds__PWR_FAULT_DETECTED_EN_MASK 0x00000002L
#define nbif_gpu_SLOT_CNTL_swds__MRL_SENSOR_CHANGED_EN_MASK 0x00000004L
#define nbif_gpu_SLOT_CNTL_swds__PRESENCE_DETECT_CHANGED_EN_MASK 0x00000008L
#define nbif_gpu_SLOT_CNTL_swds__COMMAND_COMPLETED_INTR_EN_MASK 0x00000010L
#define nbif_gpu_SLOT_CNTL_swds__HOTPLUG_INTR_EN_MASK 0x00000020L
#define nbif_gpu_SLOT_CNTL_swds__ATTN_INDICATOR_CNTL_MASK 0x000000c0L
#define nbif_gpu_SLOT_CNTL_swds__PWR_INDICATOR_CNTL_MASK 0x00000300L
#define nbif_gpu_SLOT_CNTL_swds__PWR_CONTROLLER_CNTL_MASK 0x00000400L
#define nbif_gpu_SLOT_CNTL_swds__ELECTROMECH_INTERLOCK_CNTL_MASK 0x00000800L
#define nbif_gpu_SLOT_CNTL_swds__DL_STATE_CHANGED_EN_MASK 0x00001000L

// nbif_gpu_SLOT_STATUS_swds
#define nbif_gpu_SLOT_STATUS_swds__ATTN_BUTTON_PRESSED_MASK 0x00000001L
#define nbif_gpu_SLOT_STATUS_swds__PWR_FAULT_DETECTED_MASK 0x00000002L
#define nbif_gpu_SLOT_STATUS_swds__MRL_SENSOR_CHANGED_MASK 0x00000004L
#define nbif_gpu_SLOT_STATUS_swds__PRESENCE_DETECT_CHANGED_MASK 0x00000008L
#define nbif_gpu_SLOT_STATUS_swds__COMMAND_COMPLETED_MASK 0x00000010L
#define nbif_gpu_SLOT_STATUS_swds__MRL_SENSOR_STATE_MASK 0x00000020L
#define nbif_gpu_SLOT_STATUS_swds__PRESENCE_DETECT_STATE_MASK 0x00000040L
#define nbif_gpu_SLOT_STATUS_swds__ELECTROMECH_INTERLOCK_STATUS_MASK 0x00000080L
#define nbif_gpu_SLOT_STATUS_swds__DL_STATE_CHANGED_MASK 0x00000100L

// nbif_gpu_DEVICE_CAP2_swds
#define nbif_gpu_DEVICE_CAP2_swds__CPL_TIMEOUT_RANGE_SUPPORTED_MASK 0x0000000fL
#define nbif_gpu_DEVICE_CAP2_swds__CPL_TIMEOUT_DIS_SUPPORTED_MASK 0x00000010L
#define nbif_gpu_DEVICE_CAP2_swds__ARI_FORWARDING_SUPPORTED_MASK 0x00000020L
#define nbif_gpu_DEVICE_CAP2_swds__ATOMICOP_ROUTING_SUPPORTED_MASK 0x00000040L
#define nbif_gpu_DEVICE_CAP2_swds__ATOMICOP_32CMPLT_SUPPORTED_MASK 0x00000080L
#define nbif_gpu_DEVICE_CAP2_swds__ATOMICOP_64CMPLT_SUPPORTED_MASK 0x00000100L
#define nbif_gpu_DEVICE_CAP2_swds__CAS128_CMPLT_SUPPORTED_MASK 0x00000200L
#define nbif_gpu_DEVICE_CAP2_swds__NO_RO_ENABLED_P2P_PASSING_MASK 0x00000400L
#define nbif_gpu_DEVICE_CAP2_swds__LTR_SUPPORTED_MASK 0x00000800L
#define nbif_gpu_DEVICE_CAP2_swds__TPH_CPLR_SUPPORTED_MASK 0x00003000L
#define nbif_gpu_DEVICE_CAP2_swds__OBFF_SUPPORTED_MASK 0x000c0000L
#define nbif_gpu_DEVICE_CAP2_swds__EXTENDED_FMT_FIELD_SUPPORTED_MASK 0x00100000L
#define nbif_gpu_DEVICE_CAP2_swds__END_END_TLP_PREFIX_SUPPORTED_MASK 0x00200000L
#define nbif_gpu_DEVICE_CAP2_swds__MAX_END_END_TLP_PREFIXES_MASK 0x00c00000L

// nbif_gpu_DEVICE_CNTL2_swds
#define nbif_gpu_DEVICE_CNTL2_swds__CPL_TIMEOUT_VALUE_MASK 0x0000000fL
#define nbif_gpu_DEVICE_CNTL2_swds__CPL_TIMEOUT_DIS_MASK 0x00000010L
#define nbif_gpu_DEVICE_CNTL2_swds__ARI_FORWARDING_EN_MASK 0x00000020L
#define nbif_gpu_DEVICE_CNTL2_swds__ATOMICOP_REQUEST_EN_MASK 0x00000040L
#define nbif_gpu_DEVICE_CNTL2_swds__ATOMICOP_EGRESS_BLOCKING_MASK 0x00000080L
#define nbif_gpu_DEVICE_CNTL2_swds__IDO_REQUEST_ENABLE_MASK 0x00000100L
#define nbif_gpu_DEVICE_CNTL2_swds__IDO_COMPLETION_ENABLE_MASK 0x00000200L
#define nbif_gpu_DEVICE_CNTL2_swds__LTR_EN_MASK 0x00000400L
#define nbif_gpu_DEVICE_CNTL2_swds__OBFF_EN_MASK 0x00006000L
#define nbif_gpu_DEVICE_CNTL2_swds__END_END_TLP_PREFIX_BLOCKING_MASK 0x00008000L

// nbif_gpu_DEVICE_STATUS2_swds
#define nbif_gpu_DEVICE_STATUS2_swds__RESERVED_MASK 0x0000ffffL

// nbif_gpu_LINK_CAP2_swds
#define nbif_gpu_LINK_CAP2_swds__SUPPORTED_LINK_SPEED_MASK 0x000000feL
#define nbif_gpu_LINK_CAP2_swds__CROSSLINK_SUPPORTED_MASK 0x00000100L
#define nbif_gpu_LINK_CAP2_swds__RESERVED_MASK 0xfffffe00L

// nbif_gpu_LINK_CNTL2_swds
#define nbif_gpu_LINK_CNTL2_swds__TARGET_LINK_SPEED_MASK 0x0000000fL
#define nbif_gpu_LINK_CNTL2_swds__ENTER_COMPLIANCE_MASK 0x00000010L
#define nbif_gpu_LINK_CNTL2_swds__HW_AUTONOMOUS_SPEED_DISABLE_MASK 0x00000020L
#define nbif_gpu_LINK_CNTL2_swds__SELECTABLE_DEEMPHASIS_MASK 0x00000040L
#define nbif_gpu_LINK_CNTL2_swds__XMIT_MARGIN_MASK 0x00000380L
#define nbif_gpu_LINK_CNTL2_swds__ENTER_MOD_COMPLIANCE_MASK 0x00000400L
#define nbif_gpu_LINK_CNTL2_swds__COMPLIANCE_SOS_MASK 0x00000800L
#define nbif_gpu_LINK_CNTL2_swds__COMPLIANCE_DEEMPHASIS_MASK 0x0000f000L

// nbif_gpu_LINK_STATUS2_swds
#define nbif_gpu_LINK_STATUS2_swds__CUR_DEEMPHASIS_LEVEL_MASK 0x00000001L
#define nbif_gpu_LINK_STATUS2_swds__EQUALIZATION_COMPLETE_MASK 0x00000002L
#define nbif_gpu_LINK_STATUS2_swds__EQUALIZATION_PHASE1_SUCCESS_MASK 0x00000004L
#define nbif_gpu_LINK_STATUS2_swds__EQUALIZATION_PHASE2_SUCCESS_MASK 0x00000008L
#define nbif_gpu_LINK_STATUS2_swds__EQUALIZATION_PHASE3_SUCCESS_MASK 0x00000010L
#define nbif_gpu_LINK_STATUS2_swds__LINK_EQUALIZATION_REQUEST_MASK 0x00000020L

// nbif_gpu_SLOT_CAP2_swds
#define nbif_gpu_SLOT_CAP2_swds__RESERVED_MASK 0xffffffffL

// nbif_gpu_SLOT_CNTL2_swds
#define nbif_gpu_SLOT_CNTL2_swds__RESERVED_MASK 0x0000ffffL

// nbif_gpu_SLOT_STATUS2_swds
#define nbif_gpu_SLOT_STATUS2_swds__RESERVED_MASK 0x0000ffffL

// nbif_gpu_MSI_CAP_LIST_swds
#define nbif_gpu_MSI_CAP_LIST_swds__CAP_ID_MASK 0x000000ffL
#define nbif_gpu_MSI_CAP_LIST_swds__NEXT_PTR_MASK 0x0000ff00L

// nbif_gpu_MSI_MSG_CNTL_swds
#define nbif_gpu_MSI_MSG_CNTL_swds__MSI_EN_MASK 0x00000001L
#define nbif_gpu_MSI_MSG_CNTL_swds__MSI_MULTI_CAP_MASK 0x0000000eL
#define nbif_gpu_MSI_MSG_CNTL_swds__MSI_MULTI_EN_MASK 0x00000070L
#define nbif_gpu_MSI_MSG_CNTL_swds__MSI_64BIT_MASK 0x00000080L
#define nbif_gpu_MSI_MSG_CNTL_swds__MSI_PERVECTOR_MASKING_CAP_MASK 0x00000100L

// nbif_gpu_MSI_MSG_ADDR_LO_swds
#define nbif_gpu_MSI_MSG_ADDR_LO_swds__MSI_MSG_ADDR_LO_MASK 0xfffffffcL

// nbif_gpu_MSI_MSG_ADDR_HI_swds
#define nbif_gpu_MSI_MSG_ADDR_HI_swds__MSI_MSG_ADDR_HI_MASK 0xffffffffL

// nbif_gpu_MSI_MSG_DATA_64_swds
#define nbif_gpu_MSI_MSG_DATA_64_swds__MSI_DATA_64_MASK 0x0000ffffL

// nbif_gpu_MSI_MSG_DATA_swds
#define nbif_gpu_MSI_MSG_DATA_swds__MSI_DATA_MASK 0x0000ffffL

// nbif_gpu_SSID_CAP_LIST_swds
#define nbif_gpu_SSID_CAP_LIST_swds__CAP_ID_MASK 0x000000ffL
#define nbif_gpu_SSID_CAP_LIST_swds__NEXT_PTR_MASK 0x0000ff00L

// nbif_gpu_SSID_CAP_swds
#define nbif_gpu_SSID_CAP_swds__SUBSYSTEM_VENDOR_ID_MASK 0x0000ffffL
#define nbif_gpu_SSID_CAP_swds__SUBSYSTEM_ID_MASK 0xffff0000L

// nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_swds
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_swds__CAP_ID_MASK 0x0000ffffL
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_swds__CAP_VER_MASK 0x000f0000L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_swds__NEXT_PTR_MASK 0xfff00000L

// nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_swds
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_swds__VSEC_ID_MASK 0x0000ffffL
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_swds__VSEC_REV_MASK 0x000f0000L
#define nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_swds__VSEC_LENGTH_MASK 0xfff00000L

// nbif_gpu_PCIE_VENDOR_SPECIFIC1_swds
#define nbif_gpu_PCIE_VENDOR_SPECIFIC1_swds__SCRATCH_MASK 0xffffffffL

// nbif_gpu_PCIE_VENDOR_SPECIFIC2_swds
#define nbif_gpu_PCIE_VENDOR_SPECIFIC2_swds__SCRATCH_MASK 0xffffffffL

// nbif_gpu_PCIE_VC_ENH_CAP_LIST_swds
#define nbif_gpu_PCIE_VC_ENH_CAP_LIST_swds__CAP_ID_MASK 0x0000ffffL
#define nbif_gpu_PCIE_VC_ENH_CAP_LIST_swds__CAP_VER_MASK 0x000f0000L
#define nbif_gpu_PCIE_VC_ENH_CAP_LIST_swds__NEXT_PTR_MASK 0xfff00000L

// nbif_gpu_PCIE_PORT_VC_CAP_REG1_swds
#define nbif_gpu_PCIE_PORT_VC_CAP_REG1_swds__EXT_VC_COUNT_MASK 0x00000007L
#define nbif_gpu_PCIE_PORT_VC_CAP_REG1_swds__LOW_PRIORITY_EXT_VC_COUNT_MASK 0x00000070L
#define nbif_gpu_PCIE_PORT_VC_CAP_REG1_swds__REF_CLK_MASK 0x00000300L
#define nbif_gpu_PCIE_PORT_VC_CAP_REG1_swds__PORT_ARB_TABLE_ENTRY_SIZE_MASK 0x00000c00L

// nbif_gpu_PCIE_PORT_VC_CAP_REG2_swds
#define nbif_gpu_PCIE_PORT_VC_CAP_REG2_swds__VC_ARB_CAP_MASK 0x000000ffL
#define nbif_gpu_PCIE_PORT_VC_CAP_REG2_swds__VC_ARB_TABLE_OFFSET_MASK 0xff000000L

// nbif_gpu_PCIE_PORT_VC_CNTL_swds
#define nbif_gpu_PCIE_PORT_VC_CNTL_swds__LOAD_VC_ARB_TABLE_MASK 0x00000001L
#define nbif_gpu_PCIE_PORT_VC_CNTL_swds__VC_ARB_SELECT_MASK 0x0000000eL

// nbif_gpu_PCIE_PORT_VC_STATUS_swds
#define nbif_gpu_PCIE_PORT_VC_STATUS_swds__VC_ARB_TABLE_STATUS_MASK 0x00000001L

// nbif_gpu_PCIE_VC0_RESOURCE_CAP_swds
#define nbif_gpu_PCIE_VC0_RESOURCE_CAP_swds__PORT_ARB_CAP_MASK 0x000000ffL
#define nbif_gpu_PCIE_VC0_RESOURCE_CAP_swds__REJECT_SNOOP_TRANS_MASK 0x00008000L
#define nbif_gpu_PCIE_VC0_RESOURCE_CAP_swds__MAX_TIME_SLOTS_MASK 0x003f0000L
#define nbif_gpu_PCIE_VC0_RESOURCE_CAP_swds__PORT_ARB_TABLE_OFFSET_MASK 0xff000000L

// nbif_gpu_PCIE_VC0_RESOURCE_CNTL_swds
#define nbif_gpu_PCIE_VC0_RESOURCE_CNTL_swds__TC_VC_MAP_TC0_MASK 0x00000001L
#define nbif_gpu_PCIE_VC0_RESOURCE_CNTL_swds__TC_VC_MAP_TC1_7_MASK 0x000000feL
#define nbif_gpu_PCIE_VC0_RESOURCE_CNTL_swds__LOAD_PORT_ARB_TABLE_MASK 0x00010000L
#define nbif_gpu_PCIE_VC0_RESOURCE_CNTL_swds__PORT_ARB_SELECT_MASK 0x000e0000L
#define nbif_gpu_PCIE_VC0_RESOURCE_CNTL_swds__VC_ID_MASK 0x07000000L
#define nbif_gpu_PCIE_VC0_RESOURCE_CNTL_swds__VC_ENABLE_MASK 0x80000000L

// nbif_gpu_PCIE_VC0_RESOURCE_STATUS_swds
#define nbif_gpu_PCIE_VC0_RESOURCE_STATUS_swds__PORT_ARB_TABLE_STATUS_MASK 0x00000001L
#define nbif_gpu_PCIE_VC0_RESOURCE_STATUS_swds__VC_NEGOTIATION_PENDING_MASK 0x00000002L

// nbif_gpu_PCIE_VC1_RESOURCE_CAP_swds
#define nbif_gpu_PCIE_VC1_RESOURCE_CAP_swds__PORT_ARB_CAP_MASK 0x000000ffL
#define nbif_gpu_PCIE_VC1_RESOURCE_CAP_swds__REJECT_SNOOP_TRANS_MASK 0x00008000L
#define nbif_gpu_PCIE_VC1_RESOURCE_CAP_swds__MAX_TIME_SLOTS_MASK 0x003f0000L
#define nbif_gpu_PCIE_VC1_RESOURCE_CAP_swds__PORT_ARB_TABLE_OFFSET_MASK 0xff000000L

// nbif_gpu_PCIE_VC1_RESOURCE_CNTL_swds
#define nbif_gpu_PCIE_VC1_RESOURCE_CNTL_swds__TC_VC_MAP_TC0_MASK 0x00000001L
#define nbif_gpu_PCIE_VC1_RESOURCE_CNTL_swds__TC_VC_MAP_TC1_7_MASK 0x000000feL
#define nbif_gpu_PCIE_VC1_RESOURCE_CNTL_swds__LOAD_PORT_ARB_TABLE_MASK 0x00010000L
#define nbif_gpu_PCIE_VC1_RESOURCE_CNTL_swds__PORT_ARB_SELECT_MASK 0x000e0000L
#define nbif_gpu_PCIE_VC1_RESOURCE_CNTL_swds__VC_ID_MASK 0x07000000L
#define nbif_gpu_PCIE_VC1_RESOURCE_CNTL_swds__VC_ENABLE_MASK 0x80000000L

// nbif_gpu_PCIE_VC1_RESOURCE_STATUS_swds
#define nbif_gpu_PCIE_VC1_RESOURCE_STATUS_swds__PORT_ARB_TABLE_STATUS_MASK 0x00000001L
#define nbif_gpu_PCIE_VC1_RESOURCE_STATUS_swds__VC_NEGOTIATION_PENDING_MASK 0x00000002L

// nbif_gpu_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST_swds
#define nbif_gpu_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST_swds__CAP_ID_MASK 0x0000ffffL
#define nbif_gpu_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST_swds__CAP_VER_MASK 0x000f0000L
#define nbif_gpu_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST_swds__NEXT_PTR_MASK 0xfff00000L

// nbif_gpu_PCIE_DEV_SERIAL_NUM_DW1_swds
#define nbif_gpu_PCIE_DEV_SERIAL_NUM_DW1_swds__SERIAL_NUMBER_LO_MASK 0xffffffffL

// nbif_gpu_PCIE_DEV_SERIAL_NUM_DW2_swds
#define nbif_gpu_PCIE_DEV_SERIAL_NUM_DW2_swds__SERIAL_NUMBER_HI_MASK 0xffffffffL

// nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_swds
#define nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_swds__CAP_ID_MASK 0x0000ffffL
#define nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_swds__CAP_VER_MASK 0x000f0000L
#define nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_swds__NEXT_PTR_MASK 0xfff00000L

// nbif_gpu_PCIE_UNCORR_ERR_STATUS_swds
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_swds__DLP_ERR_STATUS_MASK 0x00000010L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_swds__SURPDN_ERR_STATUS_MASK 0x00000020L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_swds__PSN_ERR_STATUS_MASK 0x00001000L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_swds__FC_ERR_STATUS_MASK 0x00002000L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_swds__CPL_TIMEOUT_STATUS_MASK 0x00004000L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_swds__CPL_ABORT_ERR_STATUS_MASK 0x00008000L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_swds__UNEXP_CPL_STATUS_MASK 0x00010000L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_swds__RCV_OVFL_STATUS_MASK 0x00020000L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_swds__MAL_TLP_STATUS_MASK 0x00040000L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_swds__ECRC_ERR_STATUS_MASK 0x00080000L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_swds__UNSUPP_REQ_ERR_STATUS_MASK 0x00100000L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_swds__ACS_VIOLATION_STATUS_MASK 0x00200000L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_swds__UNCORR_INT_ERR_STATUS_MASK 0x00400000L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_swds__MC_BLOCKED_TLP_STATUS_MASK 0x00800000L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_swds__ATOMICOP_EGRESS_BLOCKED_STATUS_MASK 0x01000000L
#define nbif_gpu_PCIE_UNCORR_ERR_STATUS_swds__TLP_PREFIX_BLOCKED_ERR_STATUS_MASK 0x02000000L

// nbif_gpu_PCIE_UNCORR_ERR_MASK_swds
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_swds__DLP_ERR_MASK_MASK 0x00000010L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_swds__SURPDN_ERR_MASK_MASK 0x00000020L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_swds__PSN_ERR_MASK_MASK 0x00001000L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_swds__FC_ERR_MASK_MASK 0x00002000L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_swds__CPL_TIMEOUT_MASK_MASK 0x00004000L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_swds__CPL_ABORT_ERR_MASK_MASK 0x00008000L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_swds__UNEXP_CPL_MASK_MASK 0x00010000L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_swds__RCV_OVFL_MASK_MASK 0x00020000L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_swds__MAL_TLP_MASK_MASK 0x00040000L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_swds__ECRC_ERR_MASK_MASK 0x00080000L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_swds__UNSUPP_REQ_ERR_MASK_MASK 0x00100000L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_swds__ACS_VIOLATION_MASK_MASK 0x00200000L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_swds__UNCORR_INT_ERR_MASK_MASK 0x00400000L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_swds__MC_BLOCKED_TLP_MASK_MASK 0x00800000L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_swds__ATOMICOP_EGRESS_BLOCKED_MASK_MASK 0x01000000L
#define nbif_gpu_PCIE_UNCORR_ERR_MASK_swds__TLP_PREFIX_BLOCKED_ERR_MASK_MASK 0x02000000L

// nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_swds
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_swds__DLP_ERR_SEVERITY_MASK 0x00000010L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_swds__SURPDN_ERR_SEVERITY_MASK 0x00000020L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_swds__PSN_ERR_SEVERITY_MASK 0x00001000L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_swds__FC_ERR_SEVERITY_MASK 0x00002000L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_swds__CPL_TIMEOUT_SEVERITY_MASK 0x00004000L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_swds__CPL_ABORT_ERR_SEVERITY_MASK 0x00008000L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_swds__UNEXP_CPL_SEVERITY_MASK 0x00010000L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_swds__RCV_OVFL_SEVERITY_MASK 0x00020000L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_swds__MAL_TLP_SEVERITY_MASK 0x00040000L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_swds__ECRC_ERR_SEVERITY_MASK 0x00080000L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_swds__UNSUPP_REQ_ERR_SEVERITY_MASK 0x00100000L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_swds__ACS_VIOLATION_SEVERITY_MASK 0x00200000L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_swds__UNCORR_INT_ERR_SEVERITY_MASK 0x00400000L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_swds__MC_BLOCKED_TLP_SEVERITY_MASK 0x00800000L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_swds__ATOMICOP_EGRESS_BLOCKED_SEVERITY_MASK 0x01000000L
#define nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_swds__TLP_PREFIX_BLOCKED_ERR_SEVERITY_MASK 0x02000000L

// nbif_gpu_PCIE_CORR_ERR_STATUS_swds
#define nbif_gpu_PCIE_CORR_ERR_STATUS_swds__RCV_ERR_STATUS_MASK 0x00000001L
#define nbif_gpu_PCIE_CORR_ERR_STATUS_swds__BAD_TLP_STATUS_MASK 0x00000040L
#define nbif_gpu_PCIE_CORR_ERR_STATUS_swds__BAD_DLLP_STATUS_MASK 0x00000080L
#define nbif_gpu_PCIE_CORR_ERR_STATUS_swds__REPLAY_NUM_ROLLOVER_STATUS_MASK 0x00000100L
#define nbif_gpu_PCIE_CORR_ERR_STATUS_swds__REPLAY_TIMER_TIMEOUT_STATUS_MASK 0x00001000L
#define nbif_gpu_PCIE_CORR_ERR_STATUS_swds__ADVISORY_NONFATAL_ERR_STATUS_MASK 0x00002000L
#define nbif_gpu_PCIE_CORR_ERR_STATUS_swds__CORR_INT_ERR_STATUS_MASK 0x00004000L
#define nbif_gpu_PCIE_CORR_ERR_STATUS_swds__HDR_LOG_OVFL_STATUS_MASK 0x00008000L

// nbif_gpu_PCIE_CORR_ERR_MASK_swds
#define nbif_gpu_PCIE_CORR_ERR_MASK_swds__RCV_ERR_MASK_MASK 0x00000001L
#define nbif_gpu_PCIE_CORR_ERR_MASK_swds__BAD_TLP_MASK_MASK 0x00000040L
#define nbif_gpu_PCIE_CORR_ERR_MASK_swds__BAD_DLLP_MASK_MASK 0x00000080L
#define nbif_gpu_PCIE_CORR_ERR_MASK_swds__REPLAY_NUM_ROLLOVER_MASK_MASK 0x00000100L
#define nbif_gpu_PCIE_CORR_ERR_MASK_swds__REPLAY_TIMER_TIMEOUT_MASK_MASK 0x00001000L
#define nbif_gpu_PCIE_CORR_ERR_MASK_swds__ADVISORY_NONFATAL_ERR_MASK_MASK 0x00002000L
#define nbif_gpu_PCIE_CORR_ERR_MASK_swds__CORR_INT_ERR_MASK_MASK 0x00004000L
#define nbif_gpu_PCIE_CORR_ERR_MASK_swds__HDR_LOG_OVFL_MASK_MASK 0x00008000L

// nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_swds
#define nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_swds__FIRST_ERR_PTR_MASK 0x0000001fL
#define nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_swds__ECRC_GEN_CAP_MASK 0x00000020L
#define nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_swds__ECRC_GEN_EN_MASK 0x00000040L
#define nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_swds__ECRC_CHECK_CAP_MASK 0x00000080L
#define nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_swds__ECRC_CHECK_EN_MASK 0x00000100L
#define nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_swds__MULTI_HDR_RECD_CAP_MASK 0x00000200L
#define nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_swds__MULTI_HDR_RECD_EN_MASK 0x00000400L
#define nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_swds__TLP_PREFIX_LOG_PRESENT_MASK 0x00000800L

// nbif_gpu_PCIE_HDR_LOG0_swds
#define nbif_gpu_PCIE_HDR_LOG0_swds__TLP_HDR_MASK 0xffffffffL

// nbif_gpu_PCIE_HDR_LOG1_swds
#define nbif_gpu_PCIE_HDR_LOG1_swds__TLP_HDR_MASK 0xffffffffL

// nbif_gpu_PCIE_HDR_LOG2_swds
#define nbif_gpu_PCIE_HDR_LOG2_swds__TLP_HDR_MASK 0xffffffffL

// nbif_gpu_PCIE_HDR_LOG3_swds
#define nbif_gpu_PCIE_HDR_LOG3_swds__TLP_HDR_MASK 0xffffffffL

// nbif_gpu_PCIE_ROOT_ERR_CMD_swds
#define nbif_gpu_PCIE_ROOT_ERR_CMD_swds__CORR_ERR_REP_EN_MASK 0x00000001L
#define nbif_gpu_PCIE_ROOT_ERR_CMD_swds__NONFATAL_ERR_REP_EN_MASK 0x00000002L
#define nbif_gpu_PCIE_ROOT_ERR_CMD_swds__FATAL_ERR_REP_EN_MASK 0x00000004L

// nbif_gpu_PCIE_ROOT_ERR_STATUS_swds
#define nbif_gpu_PCIE_ROOT_ERR_STATUS_swds__ERR_CORR_RCVD_MASK 0x00000001L
#define nbif_gpu_PCIE_ROOT_ERR_STATUS_swds__MULT_ERR_CORR_RCVD_MASK 0x00000002L
#define nbif_gpu_PCIE_ROOT_ERR_STATUS_swds__ERR_FATAL_NONFATAL_RCVD_MASK 0x00000004L
#define nbif_gpu_PCIE_ROOT_ERR_STATUS_swds__MULT_ERR_FATAL_NONFATAL_RCVD_MASK 0x00000008L
#define nbif_gpu_PCIE_ROOT_ERR_STATUS_swds__FIRST_UNCORRECTABLE_FATAL_MASK 0x00000010L
#define nbif_gpu_PCIE_ROOT_ERR_STATUS_swds__NONFATAL_ERROR_MSG_RCVD_MASK 0x00000020L
#define nbif_gpu_PCIE_ROOT_ERR_STATUS_swds__FATAL_ERROR_MSG_RCVD_MASK 0x00000040L
#define nbif_gpu_PCIE_ROOT_ERR_STATUS_swds__ADV_ERR_INT_MSG_NUM_MASK 0xf8000000L

// nbif_gpu_PCIE_ERR_SRC_ID_swds
#define nbif_gpu_PCIE_ERR_SRC_ID_swds__ERR_CORR_SRC_ID_MASK 0x0000ffffL
#define nbif_gpu_PCIE_ERR_SRC_ID_swds__ERR_FATAL_NONFATAL_SRC_ID_MASK 0xffff0000L

// nbif_gpu_PCIE_TLP_PREFIX_LOG0_swds
#define nbif_gpu_PCIE_TLP_PREFIX_LOG0_swds__TLP_PREFIX_MASK 0xffffffffL

// nbif_gpu_PCIE_TLP_PREFIX_LOG1_swds
#define nbif_gpu_PCIE_TLP_PREFIX_LOG1_swds__TLP_PREFIX_MASK 0xffffffffL

// nbif_gpu_PCIE_TLP_PREFIX_LOG2_swds
#define nbif_gpu_PCIE_TLP_PREFIX_LOG2_swds__TLP_PREFIX_MASK 0xffffffffL

// nbif_gpu_PCIE_TLP_PREFIX_LOG3_swds
#define nbif_gpu_PCIE_TLP_PREFIX_LOG3_swds__TLP_PREFIX_MASK 0xffffffffL

// nbif_gpu_PCIE_SECONDARY_ENH_CAP_LIST_swds
#define nbif_gpu_PCIE_SECONDARY_ENH_CAP_LIST_swds__CAP_ID_MASK 0x0000ffffL
#define nbif_gpu_PCIE_SECONDARY_ENH_CAP_LIST_swds__CAP_VER_MASK 0x000f0000L
#define nbif_gpu_PCIE_SECONDARY_ENH_CAP_LIST_swds__NEXT_PTR_MASK 0xfff00000L

// nbif_gpu_PCIE_LINK_CNTL3_swds
#define nbif_gpu_PCIE_LINK_CNTL3_swds__PERFORM_EQUALIZATION_MASK 0x00000001L
#define nbif_gpu_PCIE_LINK_CNTL3_swds__LINK_EQUALIZATION_REQ_INT_EN_MASK 0x00000002L
#define nbif_gpu_PCIE_LINK_CNTL3_swds__RESERVED_MASK 0xfffffffcL

// nbif_gpu_PCIE_LANE_ERROR_STATUS_swds
#define nbif_gpu_PCIE_LANE_ERROR_STATUS_swds__LANE_ERROR_STATUS_BITS_MASK 0x0000ffffL
#define nbif_gpu_PCIE_LANE_ERROR_STATUS_swds__RESERVED_MASK 0xffff0000L

// nbif_gpu_PCIE_LANE_0_EQUALIZATION_CNTL_swds
#define nbif_gpu_PCIE_LANE_0_EQUALIZATION_CNTL_swds__DOWNSTREAM_PORT_TX_PRESET_MASK 0x0000000fL
#define nbif_gpu_PCIE_LANE_0_EQUALIZATION_CNTL_swds__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x00000070L
#define nbif_gpu_PCIE_LANE_0_EQUALIZATION_CNTL_swds__UPSTREAM_PORT_TX_PRESET_MASK 0x00000f00L
#define nbif_gpu_PCIE_LANE_0_EQUALIZATION_CNTL_swds__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x00007000L
#define nbif_gpu_PCIE_LANE_0_EQUALIZATION_CNTL_swds__RESERVED_MASK 0x00008000L

// nbif_gpu_PCIE_LANE_1_EQUALIZATION_CNTL_swds
#define nbif_gpu_PCIE_LANE_1_EQUALIZATION_CNTL_swds__DOWNSTREAM_PORT_TX_PRESET_MASK 0x0000000fL
#define nbif_gpu_PCIE_LANE_1_EQUALIZATION_CNTL_swds__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x00000070L
#define nbif_gpu_PCIE_LANE_1_EQUALIZATION_CNTL_swds__UPSTREAM_PORT_TX_PRESET_MASK 0x00000f00L
#define nbif_gpu_PCIE_LANE_1_EQUALIZATION_CNTL_swds__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x00007000L
#define nbif_gpu_PCIE_LANE_1_EQUALIZATION_CNTL_swds__RESERVED_MASK 0x00008000L

// nbif_gpu_PCIE_LANE_2_EQUALIZATION_CNTL_swds
#define nbif_gpu_PCIE_LANE_2_EQUALIZATION_CNTL_swds__DOWNSTREAM_PORT_TX_PRESET_MASK 0x0000000fL
#define nbif_gpu_PCIE_LANE_2_EQUALIZATION_CNTL_swds__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x00000070L
#define nbif_gpu_PCIE_LANE_2_EQUALIZATION_CNTL_swds__UPSTREAM_PORT_TX_PRESET_MASK 0x00000f00L
#define nbif_gpu_PCIE_LANE_2_EQUALIZATION_CNTL_swds__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x00007000L
#define nbif_gpu_PCIE_LANE_2_EQUALIZATION_CNTL_swds__RESERVED_MASK 0x00008000L

// nbif_gpu_PCIE_LANE_3_EQUALIZATION_CNTL_swds
#define nbif_gpu_PCIE_LANE_3_EQUALIZATION_CNTL_swds__DOWNSTREAM_PORT_TX_PRESET_MASK 0x0000000fL
#define nbif_gpu_PCIE_LANE_3_EQUALIZATION_CNTL_swds__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x00000070L
#define nbif_gpu_PCIE_LANE_3_EQUALIZATION_CNTL_swds__UPSTREAM_PORT_TX_PRESET_MASK 0x00000f00L
#define nbif_gpu_PCIE_LANE_3_EQUALIZATION_CNTL_swds__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x00007000L
#define nbif_gpu_PCIE_LANE_3_EQUALIZATION_CNTL_swds__RESERVED_MASK 0x00008000L

// nbif_gpu_PCIE_LANE_4_EQUALIZATION_CNTL_swds
#define nbif_gpu_PCIE_LANE_4_EQUALIZATION_CNTL_swds__DOWNSTREAM_PORT_TX_PRESET_MASK 0x0000000fL
#define nbif_gpu_PCIE_LANE_4_EQUALIZATION_CNTL_swds__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x00000070L
#define nbif_gpu_PCIE_LANE_4_EQUALIZATION_CNTL_swds__UPSTREAM_PORT_TX_PRESET_MASK 0x00000f00L
#define nbif_gpu_PCIE_LANE_4_EQUALIZATION_CNTL_swds__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x00007000L
#define nbif_gpu_PCIE_LANE_4_EQUALIZATION_CNTL_swds__RESERVED_MASK 0x00008000L

// nbif_gpu_PCIE_LANE_5_EQUALIZATION_CNTL_swds
#define nbif_gpu_PCIE_LANE_5_EQUALIZATION_CNTL_swds__DOWNSTREAM_PORT_TX_PRESET_MASK 0x0000000fL
#define nbif_gpu_PCIE_LANE_5_EQUALIZATION_CNTL_swds__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x00000070L
#define nbif_gpu_PCIE_LANE_5_EQUALIZATION_CNTL_swds__UPSTREAM_PORT_TX_PRESET_MASK 0x00000f00L
#define nbif_gpu_PCIE_LANE_5_EQUALIZATION_CNTL_swds__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x00007000L
#define nbif_gpu_PCIE_LANE_5_EQUALIZATION_CNTL_swds__RESERVED_MASK 0x00008000L

// nbif_gpu_PCIE_LANE_6_EQUALIZATION_CNTL_swds
#define nbif_gpu_PCIE_LANE_6_EQUALIZATION_CNTL_swds__DOWNSTREAM_PORT_TX_PRESET_MASK 0x0000000fL
#define nbif_gpu_PCIE_LANE_6_EQUALIZATION_CNTL_swds__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x00000070L
#define nbif_gpu_PCIE_LANE_6_EQUALIZATION_CNTL_swds__UPSTREAM_PORT_TX_PRESET_MASK 0x00000f00L
#define nbif_gpu_PCIE_LANE_6_EQUALIZATION_CNTL_swds__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x00007000L
#define nbif_gpu_PCIE_LANE_6_EQUALIZATION_CNTL_swds__RESERVED_MASK 0x00008000L

// nbif_gpu_PCIE_LANE_7_EQUALIZATION_CNTL_swds
#define nbif_gpu_PCIE_LANE_7_EQUALIZATION_CNTL_swds__DOWNSTREAM_PORT_TX_PRESET_MASK 0x0000000fL
#define nbif_gpu_PCIE_LANE_7_EQUALIZATION_CNTL_swds__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x00000070L
#define nbif_gpu_PCIE_LANE_7_EQUALIZATION_CNTL_swds__UPSTREAM_PORT_TX_PRESET_MASK 0x00000f00L
#define nbif_gpu_PCIE_LANE_7_EQUALIZATION_CNTL_swds__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x00007000L
#define nbif_gpu_PCIE_LANE_7_EQUALIZATION_CNTL_swds__RESERVED_MASK 0x00008000L

// nbif_gpu_PCIE_LANE_8_EQUALIZATION_CNTL_swds
#define nbif_gpu_PCIE_LANE_8_EQUALIZATION_CNTL_swds__DOWNSTREAM_PORT_TX_PRESET_MASK 0x0000000fL
#define nbif_gpu_PCIE_LANE_8_EQUALIZATION_CNTL_swds__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x00000070L
#define nbif_gpu_PCIE_LANE_8_EQUALIZATION_CNTL_swds__UPSTREAM_PORT_TX_PRESET_MASK 0x00000f00L
#define nbif_gpu_PCIE_LANE_8_EQUALIZATION_CNTL_swds__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x00007000L
#define nbif_gpu_PCIE_LANE_8_EQUALIZATION_CNTL_swds__RESERVED_MASK 0x00008000L

// nbif_gpu_PCIE_LANE_9_EQUALIZATION_CNTL_swds
#define nbif_gpu_PCIE_LANE_9_EQUALIZATION_CNTL_swds__DOWNSTREAM_PORT_TX_PRESET_MASK 0x0000000fL
#define nbif_gpu_PCIE_LANE_9_EQUALIZATION_CNTL_swds__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x00000070L
#define nbif_gpu_PCIE_LANE_9_EQUALIZATION_CNTL_swds__UPSTREAM_PORT_TX_PRESET_MASK 0x00000f00L
#define nbif_gpu_PCIE_LANE_9_EQUALIZATION_CNTL_swds__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x00007000L
#define nbif_gpu_PCIE_LANE_9_EQUALIZATION_CNTL_swds__RESERVED_MASK 0x00008000L

// nbif_gpu_PCIE_LANE_10_EQUALIZATION_CNTL_swds
#define nbif_gpu_PCIE_LANE_10_EQUALIZATION_CNTL_swds__DOWNSTREAM_PORT_TX_PRESET_MASK 0x0000000fL
#define nbif_gpu_PCIE_LANE_10_EQUALIZATION_CNTL_swds__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK          \
  0x00000070L
#define nbif_gpu_PCIE_LANE_10_EQUALIZATION_CNTL_swds__UPSTREAM_PORT_TX_PRESET_MASK 0x00000f00L
#define nbif_gpu_PCIE_LANE_10_EQUALIZATION_CNTL_swds__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x00007000L
#define nbif_gpu_PCIE_LANE_10_EQUALIZATION_CNTL_swds__RESERVED_MASK 0x00008000L

// nbif_gpu_PCIE_LANE_11_EQUALIZATION_CNTL_swds
#define nbif_gpu_PCIE_LANE_11_EQUALIZATION_CNTL_swds__DOWNSTREAM_PORT_TX_PRESET_MASK 0x0000000fL
#define nbif_gpu_PCIE_LANE_11_EQUALIZATION_CNTL_swds__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK          \
  0x00000070L
#define nbif_gpu_PCIE_LANE_11_EQUALIZATION_CNTL_swds__UPSTREAM_PORT_TX_PRESET_MASK 0x00000f00L
#define nbif_gpu_PCIE_LANE_11_EQUALIZATION_CNTL_swds__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x00007000L
#define nbif_gpu_PCIE_LANE_11_EQUALIZATION_CNTL_swds__RESERVED_MASK 0x00008000L

// nbif_gpu_PCIE_LANE_12_EQUALIZATION_CNTL_swds
#define nbif_gpu_PCIE_LANE_12_EQUALIZATION_CNTL_swds__DOWNSTREAM_PORT_TX_PRESET_MASK 0x0000000fL
#define nbif_gpu_PCIE_LANE_12_EQUALIZATION_CNTL_swds__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK          \
  0x00000070L
#define nbif_gpu_PCIE_LANE_12_EQUALIZATION_CNTL_swds__UPSTREAM_PORT_TX_PRESET_MASK 0x00000f00L
#define nbif_gpu_PCIE_LANE_12_EQUALIZATION_CNTL_swds__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x00007000L
#define nbif_gpu_PCIE_LANE_12_EQUALIZATION_CNTL_swds__RESERVED_MASK 0x00008000L

// nbif_gpu_PCIE_LANE_13_EQUALIZATION_CNTL_swds
#define nbif_gpu_PCIE_LANE_13_EQUALIZATION_CNTL_swds__DOWNSTREAM_PORT_TX_PRESET_MASK 0x0000000fL
#define nbif_gpu_PCIE_LANE_13_EQUALIZATION_CNTL_swds__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK          \
  0x00000070L
#define nbif_gpu_PCIE_LANE_13_EQUALIZATION_CNTL_swds__UPSTREAM_PORT_TX_PRESET_MASK 0x00000f00L
#define nbif_gpu_PCIE_LANE_13_EQUALIZATION_CNTL_swds__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x00007000L
#define nbif_gpu_PCIE_LANE_13_EQUALIZATION_CNTL_swds__RESERVED_MASK 0x00008000L

// nbif_gpu_PCIE_LANE_14_EQUALIZATION_CNTL_swds
#define nbif_gpu_PCIE_LANE_14_EQUALIZATION_CNTL_swds__DOWNSTREAM_PORT_TX_PRESET_MASK 0x0000000fL
#define nbif_gpu_PCIE_LANE_14_EQUALIZATION_CNTL_swds__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK          \
  0x00000070L
#define nbif_gpu_PCIE_LANE_14_EQUALIZATION_CNTL_swds__UPSTREAM_PORT_TX_PRESET_MASK 0x00000f00L
#define nbif_gpu_PCIE_LANE_14_EQUALIZATION_CNTL_swds__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x00007000L
#define nbif_gpu_PCIE_LANE_14_EQUALIZATION_CNTL_swds__RESERVED_MASK 0x00008000L

// nbif_gpu_PCIE_LANE_15_EQUALIZATION_CNTL_swds
#define nbif_gpu_PCIE_LANE_15_EQUALIZATION_CNTL_swds__DOWNSTREAM_PORT_TX_PRESET_MASK 0x0000000fL
#define nbif_gpu_PCIE_LANE_15_EQUALIZATION_CNTL_swds__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK          \
  0x00000070L
#define nbif_gpu_PCIE_LANE_15_EQUALIZATION_CNTL_swds__UPSTREAM_PORT_TX_PRESET_MASK 0x00000f00L
#define nbif_gpu_PCIE_LANE_15_EQUALIZATION_CNTL_swds__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x00007000L
#define nbif_gpu_PCIE_LANE_15_EQUALIZATION_CNTL_swds__RESERVED_MASK 0x00008000L

// nbif_gpu_PCIE_ACS_ENH_CAP_LIST_swds
#define nbif_gpu_PCIE_ACS_ENH_CAP_LIST_swds__CAP_ID_MASK 0x0000ffffL
#define nbif_gpu_PCIE_ACS_ENH_CAP_LIST_swds__CAP_VER_MASK 0x000f0000L
#define nbif_gpu_PCIE_ACS_ENH_CAP_LIST_swds__NEXT_PTR_MASK 0xfff00000L

// nbif_gpu_PCIE_ACS_CAP_swds
#define nbif_gpu_PCIE_ACS_CAP_swds__SOURCE_VALIDATION_MASK 0x00000001L
#define nbif_gpu_PCIE_ACS_CAP_swds__TRANSLATION_BLOCKING_MASK 0x00000002L
#define nbif_gpu_PCIE_ACS_CAP_swds__P2P_REQUEST_REDIRECT_MASK 0x00000004L
#define nbif_gpu_PCIE_ACS_CAP_swds__P2P_COMPLETION_REDIRECT_MASK 0x00000008L
#define nbif_gpu_PCIE_ACS_CAP_swds__UPSTREAM_FORWARDING_MASK 0x00000010L
#define nbif_gpu_PCIE_ACS_CAP_swds__P2P_EGRESS_CONTROL_MASK 0x00000020L
#define nbif_gpu_PCIE_ACS_CAP_swds__DIRECT_TRANSLATED_P2P_MASK 0x00000040L
#define nbif_gpu_PCIE_ACS_CAP_swds__EGRESS_CONTROL_VECTOR_SIZE_MASK 0x0000ff00L

// nbif_gpu_PCIE_ACS_CNTL_swds
#define nbif_gpu_PCIE_ACS_CNTL_swds__SOURCE_VALIDATION_EN_MASK 0x00000001L
#define nbif_gpu_PCIE_ACS_CNTL_swds__TRANSLATION_BLOCKING_EN_MASK 0x00000002L
#define nbif_gpu_PCIE_ACS_CNTL_swds__P2P_REQUEST_REDIRECT_EN_MASK 0x00000004L
#define nbif_gpu_PCIE_ACS_CNTL_swds__P2P_COMPLETION_REDIRECT_EN_MASK 0x00000008L
#define nbif_gpu_PCIE_ACS_CNTL_swds__UPSTREAM_FORWARDING_EN_MASK 0x00000010L
#define nbif_gpu_PCIE_ACS_CNTL_swds__P2P_EGRESS_CONTROL_EN_MASK 0x00000020L
#define nbif_gpu_PCIE_ACS_CNTL_swds__DIRECT_TRANSLATED_P2P_EN_MASK 0x00000040L

// nbif_gpu_SHADOW_COMMAND
#define nbif_gpu_SHADOW_COMMAND__IOEN_UP_MASK 0x00000001L
#define nbif_gpu_SHADOW_COMMAND__MEMEN_UP_MASK 0x00000002L

// nbif_gpu_SHADOW_BASE_ADDR_1
#define nbif_gpu_SHADOW_BASE_ADDR_1__BAR1_UP_MASK 0xffffffffL

// nbif_gpu_SHADOW_BASE_ADDR_2
#define nbif_gpu_SHADOW_BASE_ADDR_2__BAR2_UP_MASK 0xffffffffL

// nbif_gpu_SHADOW_SUB_BUS_NUMBER_LATENCY
#define nbif_gpu_SHADOW_SUB_BUS_NUMBER_LATENCY__SECONDARY_BUS_UP_MASK 0x0000ff00L
#define nbif_gpu_SHADOW_SUB_BUS_NUMBER_LATENCY__SUB_BUS_NUM_UP_MASK 0x00ff0000L

// nbif_gpu_SHADOW_IO_BASE_LIMIT
#define nbif_gpu_SHADOW_IO_BASE_LIMIT__IO_BASE_UP_MASK 0x000000f0L
#define nbif_gpu_SHADOW_IO_BASE_LIMIT__IO_LIMIT_UP_MASK 0x0000f000L

// nbif_gpu_SHADOW_MEM_BASE_LIMIT
#define nbif_gpu_SHADOW_MEM_BASE_LIMIT__MEM_BASE_TYPE_MASK 0x0000000fL
#define nbif_gpu_SHADOW_MEM_BASE_LIMIT__MEM_BASE_31_20_UP_MASK 0x0000fff0L
#define nbif_gpu_SHADOW_MEM_BASE_LIMIT__MEM_LIMIT_TYPE_MASK 0x000f0000L
#define nbif_gpu_SHADOW_MEM_BASE_LIMIT__MEM_LIMIT_31_20_UP_MASK 0xfff00000L

// nbif_gpu_SHADOW_PREF_BASE_LIMIT
#define nbif_gpu_SHADOW_PREF_BASE_LIMIT__PREF_MEM_BASE_TYPE_MASK 0x0000000fL
#define nbif_gpu_SHADOW_PREF_BASE_LIMIT__PREF_MEM_BASE_31_20_UP_MASK 0x0000fff0L
#define nbif_gpu_SHADOW_PREF_BASE_LIMIT__PREF_MEM_LIMIT_TYPE_MASK 0x000f0000L
#define nbif_gpu_SHADOW_PREF_BASE_LIMIT__PREF_MEM_LIMIT_31_20_UP_MASK 0xfff00000L

// nbif_gpu_SHADOW_PREF_BASE_UPPER
#define nbif_gpu_SHADOW_PREF_BASE_UPPER__PREF_BASE_UPPER_UP_MASK 0xffffffffL

// nbif_gpu_SHADOW_PREF_LIMIT_UPPER
#define nbif_gpu_SHADOW_PREF_LIMIT_UPPER__PREF_LIMIT_UPPER_UP_MASK 0xffffffffL

// nbif_gpu_SHADOW_IO_BASE_LIMIT_HI
#define nbif_gpu_SHADOW_IO_BASE_LIMIT_HI__IO_BASE_31_16_UP_MASK 0x0000ffffL
#define nbif_gpu_SHADOW_IO_BASE_LIMIT_HI__IO_LIMIT_31_16_UP_MASK 0xffff0000L

// nbif_gpu_SHADOW_IRQ_BRIDGE_CNTL
#define nbif_gpu_SHADOW_IRQ_BRIDGE_CNTL__ISA_EN_UP_MASK 0x00000004L
#define nbif_gpu_SHADOW_IRQ_BRIDGE_CNTL__VGA_EN_UP_MASK 0x00000008L
#define nbif_gpu_SHADOW_IRQ_BRIDGE_CNTL__VGA_DEC_UP_MASK 0x00000010L
#define nbif_gpu_SHADOW_IRQ_BRIDGE_CNTL__SECONDARY_BUS_RESET_UP_MASK 0x00000040L

// nbif_gpu_SUC_INDEX
#define nbif_gpu_SUC_INDEX__SUC_INDEX_MASK 0xffffffffL

// nbif_gpu_SUC_DATA
#define nbif_gpu_SUC_DATA__SUC_DATA_MASK 0xffffffffL

// nbif_gpu_EP_PCIE_SCRATCH
#define nbif_gpu_EP_PCIE_SCRATCH__PCIE_SCRATCH_MASK 0xffffffffL

// nbif_gpu_EP_PCIE_HW_DEBUG
#define nbif_gpu_EP_PCIE_HW_DEBUG__HW_00_DEBUG_MASK 0x00000001L
#define nbif_gpu_EP_PCIE_HW_DEBUG__HW_01_DEBUG_MASK 0x00000002L
#define nbif_gpu_EP_PCIE_HW_DEBUG__HW_02_DEBUG_MASK 0x00000004L
#define nbif_gpu_EP_PCIE_HW_DEBUG__HW_03_DEBUG_MASK 0x00000008L
#define nbif_gpu_EP_PCIE_HW_DEBUG__HW_04_DEBUG_MASK 0x00000010L
#define nbif_gpu_EP_PCIE_HW_DEBUG__HW_05_DEBUG_MASK 0x00000020L
#define nbif_gpu_EP_PCIE_HW_DEBUG__HW_06_DEBUG_MASK 0x00000040L
#define nbif_gpu_EP_PCIE_HW_DEBUG__HW_07_DEBUG_MASK 0x00000080L
#define nbif_gpu_EP_PCIE_HW_DEBUG__HW_08_DEBUG_MASK 0x00000100L
#define nbif_gpu_EP_PCIE_HW_DEBUG__HW_09_DEBUG_MASK 0x00000200L
#define nbif_gpu_EP_PCIE_HW_DEBUG__HW_10_DEBUG_MASK 0x00000400L
#define nbif_gpu_EP_PCIE_HW_DEBUG__HW_11_DEBUG_MASK 0x00000800L
#define nbif_gpu_EP_PCIE_HW_DEBUG__HW_12_DEBUG_MASK 0x00001000L
#define nbif_gpu_EP_PCIE_HW_DEBUG__HW_13_DEBUG_MASK 0x00002000L
#define nbif_gpu_EP_PCIE_HW_DEBUG__HW_14_DEBUG_MASK 0x00004000L
#define nbif_gpu_EP_PCIE_HW_DEBUG__HW_15_DEBUG_MASK 0x00008000L

// nbif_gpu_EP_PCIE_CNTL
#define nbif_gpu_EP_PCIE_CNTL__UR_ERR_REPORT_DIS_MASK 0x00000080L
#define nbif_gpu_EP_PCIE_CNTL__PCIE_MALFORM_ATOMIC_OPS_MASK 0x00000100L
#define nbif_gpu_EP_PCIE_CNTL__RX_IGNORE_LTR_MSG_UR_MASK 0x40000000L

// nbif_gpu_EP_PCIE_INT_CNTL
#define nbif_gpu_EP_PCIE_INT_CNTL__CORR_ERR_INT_EN_MASK 0x00000001L
#define nbif_gpu_EP_PCIE_INT_CNTL__NON_FATAL_ERR_INT_EN_MASK 0x00000002L
#define nbif_gpu_EP_PCIE_INT_CNTL__FATAL_ERR_INT_EN_MASK 0x00000004L
#define nbif_gpu_EP_PCIE_INT_CNTL__USR_DETECTED_INT_EN_MASK 0x00000008L
#define nbif_gpu_EP_PCIE_INT_CNTL__MISC_ERR_INT_EN_MASK 0x00000010L
#define nbif_gpu_EP_PCIE_INT_CNTL__POWER_STATE_CHG_INT_EN_MASK 0x00000040L

// nbif_gpu_EP_PCIE_INT_STATUS
#define nbif_gpu_EP_PCIE_INT_STATUS__CORR_ERR_INT_STATUS_MASK 0x00000001L
#define nbif_gpu_EP_PCIE_INT_STATUS__NON_FATAL_ERR_INT_STATUS_MASK 0x00000002L
#define nbif_gpu_EP_PCIE_INT_STATUS__FATAL_ERR_INT_STATUS_MASK 0x00000004L
#define nbif_gpu_EP_PCIE_INT_STATUS__USR_DETECTED_INT_STATUS_MASK 0x00000008L
#define nbif_gpu_EP_PCIE_INT_STATUS__MISC_ERR_INT_STATUS_MASK 0x00000010L
#define nbif_gpu_EP_PCIE_INT_STATUS__POWER_STATE_CHG_INT_STATUS_MASK 0x00000040L

// nbif_gpu_EP_PCIE_RX_CNTL2
#define nbif_gpu_EP_PCIE_RX_CNTL2__RX_IGNORE_EP_INVALIDPASID_UR_MASK 0x00000001L

// nbif_gpu_EP_PCIE_BUS_CNTL
#define nbif_gpu_EP_PCIE_BUS_CNTL__IMMEDIATE_PMI_DIS_MASK 0x00000080L

// nbif_gpu_EP_PCIE_CFG_CNTL
#define nbif_gpu_EP_PCIE_CFG_CNTL__CFG_EN_DEC_TO_HIDDEN_REG_MASK 0x00000001L
#define nbif_gpu_EP_PCIE_CFG_CNTL__CFG_EN_DEC_TO_GEN2_HIDDEN_REG_MASK 0x00000002L
#define nbif_gpu_EP_PCIE_CFG_CNTL__CFG_EN_DEC_TO_GEN3_HIDDEN_REG_MASK 0x00000004L

// nbif_gpu_EP_PCIE_OBFF_CNTL
#define nbif_gpu_EP_PCIE_OBFF_CNTL__TX_OBFF_PRIV_DISABLE_MASK 0x00000001L
#define nbif_gpu_EP_PCIE_OBFF_CNTL__TX_OBFF_WAKE_SIMPLE_MODE_EN_MASK 0x00000002L
#define nbif_gpu_EP_PCIE_OBFF_CNTL__TX_OBFF_HOSTMEM_TO_ACTIVE_MASK 0x00000004L
#define nbif_gpu_EP_PCIE_OBFF_CNTL__TX_OBFF_SLVCPL_TO_ACTIVE_MASK 0x00000008L
#define nbif_gpu_EP_PCIE_OBFF_CNTL__TX_OBFF_WAKE_MAX_PULSE_WIDTH_MASK 0x000000f0L
#define nbif_gpu_EP_PCIE_OBFF_CNTL__TX_OBFF_WAKE_MAX_TWO_FALLING_WIDTH_MASK 0x00000f00L
#define nbif_gpu_EP_PCIE_OBFF_CNTL__TX_OBFF_WAKE_SAMPLING_PERIOD_MASK 0x0000f000L
#define nbif_gpu_EP_PCIE_OBFF_CNTL__TX_OBFF_INTR_TO_ACTIVE_MASK 0x00010000L
#define nbif_gpu_EP_PCIE_OBFF_CNTL__TX_OBFF_ERR_TO_ACTIVE_MASK 0x00020000L
#define nbif_gpu_EP_PCIE_OBFF_CNTL__TX_OBFF_ANY_MSG_TO_ACTIVE_MASK 0x00040000L
#define nbif_gpu_EP_PCIE_OBFF_CNTL__TX_OBFF_ACCEPT_IN_NOND0_MASK 0x00080000L
#define nbif_gpu_EP_PCIE_OBFF_CNTL__TX_OBFF_PENDING_REQ_TO_ACTIVE_MASK 0x00f00000L

// nbif_gpu_EP_PCIE_TX_LTR_CNTL
#define nbif_gpu_EP_PCIE_TX_LTR_CNTL__LTR_PRIV_S_SHORT_VALUE_MASK 0x00000007L
#define nbif_gpu_EP_PCIE_TX_LTR_CNTL__LTR_PRIV_S_LONG_VALUE_MASK 0x00000038L
#define nbif_gpu_EP_PCIE_TX_LTR_CNTL__LTR_PRIV_S_REQUIREMENT_MASK 0x00000040L
#define nbif_gpu_EP_PCIE_TX_LTR_CNTL__LTR_PRIV_NS_SHORT_VALUE_MASK 0x00000380L
#define nbif_gpu_EP_PCIE_TX_LTR_CNTL__LTR_PRIV_NS_LONG_VALUE_MASK 0x00001c00L
#define nbif_gpu_EP_PCIE_TX_LTR_CNTL__LTR_PRIV_NS_REQUIREMENT_MASK 0x00002000L
#define nbif_gpu_EP_PCIE_TX_LTR_CNTL__LTR_PRIV_MSG_DIS_IN_PM_NON_D0_MASK 0x00004000L
#define nbif_gpu_EP_PCIE_TX_LTR_CNTL__LTR_PRIV_RST_LTR_IN_DL_DOWN_MASK 0x00008000L
#define nbif_gpu_EP_PCIE_TX_LTR_CNTL__TX_CHK_FC_FOR_L1_MASK 0x00010000L

// nbif_gpu_EP_PCIE_STRAP_MISC
#define nbif_gpu_EP_PCIE_STRAP_MISC__STRAP_MST_ADR64_EN_MASK 0x20000000L

// nbif_gpu_EP_PCIE_STRAP_MISC2
#define nbif_gpu_EP_PCIE_STRAP_MISC2__STRAP_TPH_SUPPORTED_MASK 0x00000010L

// nbif_gpu_EP_PCIE_STRAP_PI

// nbif_gpu_EP_PCIE_F0_DPA_CAP
#define nbif_gpu_EP_PCIE_F0_DPA_CAP__TRANS_LAT_UNIT_MASK 0x00000300L
#define nbif_gpu_EP_PCIE_F0_DPA_CAP__PWR_ALLOC_SCALE_MASK 0x00003000L
#define nbif_gpu_EP_PCIE_F0_DPA_CAP__TRANS_LAT_VAL_0_MASK 0x00ff0000L
#define nbif_gpu_EP_PCIE_F0_DPA_CAP__TRANS_LAT_VAL_1_MASK 0xff000000L

// nbif_gpu_EP_PCIE_F0_DPA_LATENCY_INDICATOR
#define nbif_gpu_EP_PCIE_F0_DPA_LATENCY_INDICATOR__TRANS_LAT_INDICATOR_BITS_MASK 0x000000ffL

// nbif_gpu_EP_PCIE_F0_DPA_CNTL
#define nbif_gpu_EP_PCIE_F0_DPA_CNTL__SUBSTATE_STATUS_MASK 0x0000001fL
#define nbif_gpu_EP_PCIE_F0_DPA_CNTL__DPA_COMPLIANCE_MODE_MASK 0x00000100L

// nbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0
#define nbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0__SUBSTATE_PWR_ALLOC_MASK 0x000000ffL

// nbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1
#define nbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1__SUBSTATE_PWR_ALLOC_MASK 0x000000ffL

// nbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2
#define nbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2__SUBSTATE_PWR_ALLOC_MASK 0x000000ffL

// nbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3
#define nbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3__SUBSTATE_PWR_ALLOC_MASK 0x000000ffL

// nbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4
#define nbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4__SUBSTATE_PWR_ALLOC_MASK 0x000000ffL

// nbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5
#define nbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5__SUBSTATE_PWR_ALLOC_MASK 0x000000ffL

// nbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6
#define nbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6__SUBSTATE_PWR_ALLOC_MASK 0x000000ffL

// nbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7
#define nbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7__SUBSTATE_PWR_ALLOC_MASK 0x000000ffL

// nbif_gpu_EP_PCIE_PME_CONTROL
#define nbif_gpu_EP_PCIE_PME_CONTROL__PME_SERVICE_TIMER_MASK 0x0000001fL

// nbif_gpu_EP_PCIEP_RESERVED
#define nbif_gpu_EP_PCIEP_RESERVED__PCIEP_RESERVED_MASK 0xffffffffL

// nbif_gpu_EP_PCIEP_HW_DEBUG
#define nbif_gpu_EP_PCIEP_HW_DEBUG__HW_00_DEBUG_MASK 0x00000001L
#define nbif_gpu_EP_PCIEP_HW_DEBUG__HW_01_DEBUG_MASK 0x00000002L
#define nbif_gpu_EP_PCIEP_HW_DEBUG__HW_02_DEBUG_MASK 0x00000004L
#define nbif_gpu_EP_PCIEP_HW_DEBUG__HW_03_DEBUG_MASK 0x00000008L
#define nbif_gpu_EP_PCIEP_HW_DEBUG__HW_04_DEBUG_MASK 0x00000010L
#define nbif_gpu_EP_PCIEP_HW_DEBUG__HW_05_DEBUG_MASK 0x00000020L
#define nbif_gpu_EP_PCIEP_HW_DEBUG__HW_06_DEBUG_MASK 0x00000040L
#define nbif_gpu_EP_PCIEP_HW_DEBUG__HW_07_DEBUG_MASK 0x00000080L
#define nbif_gpu_EP_PCIEP_HW_DEBUG__HW_08_DEBUG_MASK 0x00000100L
#define nbif_gpu_EP_PCIEP_HW_DEBUG__HW_09_DEBUG_MASK 0x00000200L
#define nbif_gpu_EP_PCIEP_HW_DEBUG__HW_10_DEBUG_MASK 0x00000400L
#define nbif_gpu_EP_PCIEP_HW_DEBUG__HW_11_DEBUG_MASK 0x00000800L
#define nbif_gpu_EP_PCIEP_HW_DEBUG__HW_12_DEBUG_MASK 0x00001000L
#define nbif_gpu_EP_PCIEP_HW_DEBUG__HW_13_DEBUG_MASK 0x00002000L
#define nbif_gpu_EP_PCIEP_HW_DEBUG__HW_14_DEBUG_MASK 0x00004000L
#define nbif_gpu_EP_PCIEP_HW_DEBUG__HW_15_DEBUG_MASK 0x00008000L

// nbif_gpu_EP_PCIE_TX_CNTL
#define nbif_gpu_EP_PCIE_TX_CNTL__TX_SNR_OVERRIDE_MASK 0x00000c00L
#define nbif_gpu_EP_PCIE_TX_CNTL__TX_RO_OVERRIDE_MASK 0x00003000L
#define nbif_gpu_EP_PCIE_TX_CNTL__TX_F0_TPH_DIS_MASK 0x01000000L
#define nbif_gpu_EP_PCIE_TX_CNTL__TX_F1_TPH_DIS_MASK 0x02000000L
#define nbif_gpu_EP_PCIE_TX_CNTL__TX_F2_TPH_DIS_MASK 0x04000000L

// nbif_gpu_EP_PCIE_TX_REQUESTER_ID
#define nbif_gpu_EP_PCIE_TX_REQUESTER_ID__TX_REQUESTER_ID_FUNCTION_MASK 0x00000007L
#define nbif_gpu_EP_PCIE_TX_REQUESTER_ID__TX_REQUESTER_ID_DEVICE_MASK 0x000000f8L
#define nbif_gpu_EP_PCIE_TX_REQUESTER_ID__TX_REQUESTER_ID_BUS_MASK 0x0000ff00L

// nbif_gpu_EP_PCIE_ERR_CNTL
#define nbif_gpu_EP_PCIE_ERR_CNTL__ERR_REPORTING_DIS_MASK 0x00000001L
#define nbif_gpu_EP_PCIE_ERR_CNTL__AER_HDR_LOG_TIMEOUT_MASK 0x00000700L
#define nbif_gpu_EP_PCIE_ERR_CNTL__SEND_ERR_MSG_IMMEDIATELY_MASK 0x00020000L
#define nbif_gpu_EP_PCIE_ERR_CNTL__STRAP_POISONED_ADVISORY_NONFATAL_MASK 0x00040000L
#define nbif_gpu_EP_PCIE_ERR_CNTL__AER_HDR_LOG_F0_TIMER_EXPIRED_MASK 0x01000000L
#define nbif_gpu_EP_PCIE_ERR_CNTL__AER_HDR_LOG_F1_TIMER_EXPIRED_MASK 0x02000000L
#define nbif_gpu_EP_PCIE_ERR_CNTL__AER_HDR_LOG_F2_TIMER_EXPIRED_MASK 0x04000000L
#define nbif_gpu_EP_PCIE_ERR_CNTL__AER_HDR_LOG_F3_TIMER_EXPIRED_MASK 0x08000000L
#define nbif_gpu_EP_PCIE_ERR_CNTL__AER_HDR_LOG_F4_TIMER_EXPIRED_MASK 0x10000000L
#define nbif_gpu_EP_PCIE_ERR_CNTL__AER_HDR_LOG_F5_TIMER_EXPIRED_MASK 0x20000000L
#define nbif_gpu_EP_PCIE_ERR_CNTL__AER_HDR_LOG_F6_TIMER_EXPIRED_MASK 0x40000000L
#define nbif_gpu_EP_PCIE_ERR_CNTL__AER_HDR_LOG_F7_TIMER_EXPIRED_MASK 0x80000000L

// nbif_gpu_EP_PCIE_RX_CNTL
#define nbif_gpu_EP_PCIE_RX_CNTL__RX_IGNORE_MAX_PAYLOAD_ERR_MASK 0x00000100L
#define nbif_gpu_EP_PCIE_RX_CNTL__RX_IGNORE_TC_ERR_MASK 0x00000200L
#define nbif_gpu_EP_PCIE_RX_CNTL__RX_PCIE_CPL_TIMEOUT_DIS_MASK 0x00100000L
#define nbif_gpu_EP_PCIE_RX_CNTL__RX_IGNORE_SHORTPREFIX_ERR_MASK 0x00200000L
#define nbif_gpu_EP_PCIE_RX_CNTL__RX_IGNORE_MAXPREFIX_ERR_MASK 0x00400000L
#define nbif_gpu_EP_PCIE_RX_CNTL__RX_IGNORE_INVALIDPASID_ERR_MASK 0x01000000L
#define nbif_gpu_EP_PCIE_RX_CNTL__RX_IGNORE_NOT_PASID_UR_MASK 0x02000000L
#define nbif_gpu_EP_PCIE_RX_CNTL__RX_TPH_DIS_MASK 0x04000000L

// nbif_gpu_EP_PCIE_LC_SPEED_CNTL
#define nbif_gpu_EP_PCIE_LC_SPEED_CNTL__LC_GEN2_EN_STRAP_MASK 0x00000001L
#define nbif_gpu_EP_PCIE_LC_SPEED_CNTL__LC_GEN3_EN_STRAP_MASK 0x00000002L

// nbif_gpu_A2S_CNTL_CL0
#define nbif_gpu_A2S_CNTL_CL0__NSNOOP_MAP_MASK 0x00000003L
#define nbif_gpu_A2S_CNTL_CL0__REQPASSPW_VC0_MAP_MASK 0x0000000cL
#define nbif_gpu_A2S_CNTL_CL0__REQPASSPW_NVC0_MAP_MASK 0x00000030L
#define nbif_gpu_A2S_CNTL_CL0__REQRSPPASSPW_VC0_MAP_MASK 0x000000c0L
#define nbif_gpu_A2S_CNTL_CL0__REQRSPPASSPW_NVC0_MAP_MASK 0x00000300L
#define nbif_gpu_A2S_CNTL_CL0__BLKLVL_MAP_MASK 0x00000c00L
#define nbif_gpu_A2S_CNTL_CL0__DATERR_MAP_MASK 0x00003000L
#define nbif_gpu_A2S_CNTL_CL0__EXOKAY_WR_MAP_MASK 0x0000c000L
#define nbif_gpu_A2S_CNTL_CL0__EXOKAY_RD_MAP_MASK 0x00030000L
#define nbif_gpu_A2S_CNTL_CL0__RESP_WR_MAP_MASK 0x000c0000L
#define nbif_gpu_A2S_CNTL_CL0__RESP_RD_MAP_MASK 0x00300000L

// nbif_gpu_A2S_CNTL_CL1
#define nbif_gpu_A2S_CNTL_CL1__NSNOOP_MAP_MASK 0x00000003L
#define nbif_gpu_A2S_CNTL_CL1__REQPASSPW_VC0_MAP_MASK 0x0000000cL
#define nbif_gpu_A2S_CNTL_CL1__REQPASSPW_NVC0_MAP_MASK 0x00000030L
#define nbif_gpu_A2S_CNTL_CL1__REQRSPPASSPW_VC0_MAP_MASK 0x000000c0L
#define nbif_gpu_A2S_CNTL_CL1__REQRSPPASSPW_NVC0_MAP_MASK 0x00000300L
#define nbif_gpu_A2S_CNTL_CL1__BLKLVL_MAP_MASK 0x00000c00L
#define nbif_gpu_A2S_CNTL_CL1__DATERR_MAP_MASK 0x00003000L
#define nbif_gpu_A2S_CNTL_CL1__EXOKAY_WR_MAP_MASK 0x0000c000L
#define nbif_gpu_A2S_CNTL_CL1__EXOKAY_RD_MAP_MASK 0x00030000L
#define nbif_gpu_A2S_CNTL_CL1__RESP_WR_MAP_MASK 0x000c0000L
#define nbif_gpu_A2S_CNTL_CL1__RESP_RD_MAP_MASK 0x00300000L

// nbif_gpu_A2S_CNTL_CL2
#define nbif_gpu_A2S_CNTL_CL2__NSNOOP_MAP_MASK 0x00000003L
#define nbif_gpu_A2S_CNTL_CL2__REQPASSPW_VC0_MAP_MASK 0x0000000cL
#define nbif_gpu_A2S_CNTL_CL2__REQPASSPW_NVC0_MAP_MASK 0x00000030L
#define nbif_gpu_A2S_CNTL_CL2__REQRSPPASSPW_VC0_MAP_MASK 0x000000c0L
#define nbif_gpu_A2S_CNTL_CL2__REQRSPPASSPW_NVC0_MAP_MASK 0x00000300L
#define nbif_gpu_A2S_CNTL_CL2__BLKLVL_MAP_MASK 0x00000c00L
#define nbif_gpu_A2S_CNTL_CL2__DATERR_MAP_MASK 0x00003000L
#define nbif_gpu_A2S_CNTL_CL2__EXOKAY_WR_MAP_MASK 0x0000c000L
#define nbif_gpu_A2S_CNTL_CL2__EXOKAY_RD_MAP_MASK 0x00030000L
#define nbif_gpu_A2S_CNTL_CL2__RESP_WR_MAP_MASK 0x000c0000L
#define nbif_gpu_A2S_CNTL_CL2__RESP_RD_MAP_MASK 0x00300000L

// nbif_gpu_A2S_CNTL_CL3
#define nbif_gpu_A2S_CNTL_CL3__NSNOOP_MAP_MASK 0x00000003L
#define nbif_gpu_A2S_CNTL_CL3__REQPASSPW_VC0_MAP_MASK 0x0000000cL
#define nbif_gpu_A2S_CNTL_CL3__REQPASSPW_NVC0_MAP_MASK 0x00000030L
#define nbif_gpu_A2S_CNTL_CL3__REQRSPPASSPW_VC0_MAP_MASK 0x000000c0L
#define nbif_gpu_A2S_CNTL_CL3__REQRSPPASSPW_NVC0_MAP_MASK 0x00000300L
#define nbif_gpu_A2S_CNTL_CL3__BLKLVL_MAP_MASK 0x00000c00L
#define nbif_gpu_A2S_CNTL_CL3__DATERR_MAP_MASK 0x00003000L
#define nbif_gpu_A2S_CNTL_CL3__EXOKAY_WR_MAP_MASK 0x0000c000L
#define nbif_gpu_A2S_CNTL_CL3__EXOKAY_RD_MAP_MASK 0x00030000L
#define nbif_gpu_A2S_CNTL_CL3__RESP_WR_MAP_MASK 0x000c0000L
#define nbif_gpu_A2S_CNTL_CL3__RESP_RD_MAP_MASK 0x00300000L

// nbif_gpu_A2S_CNTL_CL4
#define nbif_gpu_A2S_CNTL_CL4__NSNOOP_MAP_MASK 0x00000003L
#define nbif_gpu_A2S_CNTL_CL4__REQPASSPW_VC0_MAP_MASK 0x0000000cL
#define nbif_gpu_A2S_CNTL_CL4__REQPASSPW_NVC0_MAP_MASK 0x00000030L
#define nbif_gpu_A2S_CNTL_CL4__REQRSPPASSPW_VC0_MAP_MASK 0x000000c0L
#define nbif_gpu_A2S_CNTL_CL4__REQRSPPASSPW_NVC0_MAP_MASK 0x00000300L
#define nbif_gpu_A2S_CNTL_CL4__BLKLVL_MAP_MASK 0x00000c00L
#define nbif_gpu_A2S_CNTL_CL4__DATERR_MAP_MASK 0x00003000L
#define nbif_gpu_A2S_CNTL_CL4__EXOKAY_WR_MAP_MASK 0x0000c000L
#define nbif_gpu_A2S_CNTL_CL4__EXOKAY_RD_MAP_MASK 0x00030000L
#define nbif_gpu_A2S_CNTL_CL4__RESP_WR_MAP_MASK 0x000c0000L
#define nbif_gpu_A2S_CNTL_CL4__RESP_RD_MAP_MASK 0x00300000L

// nbif_gpu_A2S_CNTL_SW0
#define nbif_gpu_A2S_CNTL_SW0__WR_TAG_SET_MIN_MASK 0x00000007L
#define nbif_gpu_A2S_CNTL_SW0__RD_TAG_SET_MIN_MASK 0x00000038L
#define nbif_gpu_A2S_CNTL_SW0__FORCE_RSP_REORDER_EN_MASK 0x00000040L
#define nbif_gpu_A2S_CNTL_SW0__RSP_REORDER_DIS_MASK 0x00000080L
#define nbif_gpu_A2S_CNTL_SW0__WRRSP_ACCUM_SEL_MASK 0x00000100L
#define nbif_gpu_A2S_CNTL_SW0__SDP_WR_CHAIN_DIS_MASK 0x00000200L
#define nbif_gpu_A2S_CNTL_SW0__WRRSP_TAGFIFO_CONT_RD_DIS_MASK 0x00000400L
#define nbif_gpu_A2S_CNTL_SW0__RDRSP_TAGFIFO_CONT_RD_DIS_MASK 0x00000800L
#define nbif_gpu_A2S_CNTL_SW0__RDRSP_STS_DATSTS_PRIORITY_MASK 0x00001000L
#define nbif_gpu_A2S_CNTL_SW0__WRR_RD_WEIGHT_MASK 0x00ff0000L
#define nbif_gpu_A2S_CNTL_SW0__WRR_WR_WEIGHT_MASK 0xff000000L

// nbif_gpu_A2S_CNTL_SW1
#define nbif_gpu_A2S_CNTL_SW1__WR_TAG_SET_MIN_MASK 0x00000007L
#define nbif_gpu_A2S_CNTL_SW1__RD_TAG_SET_MIN_MASK 0x00000038L
#define nbif_gpu_A2S_CNTL_SW1__FORCE_RSP_REORDER_EN_MASK 0x00000040L
#define nbif_gpu_A2S_CNTL_SW1__RSP_REORDER_DIS_MASK 0x00000080L
#define nbif_gpu_A2S_CNTL_SW1__WRRSP_ACCUM_SEL_MASK 0x00000100L
#define nbif_gpu_A2S_CNTL_SW1__SDP_WR_CHAIN_DIS_MASK 0x00000200L
#define nbif_gpu_A2S_CNTL_SW1__WRRSP_TAGFIFO_CONT_RD_DIS_MASK 0x00000400L
#define nbif_gpu_A2S_CNTL_SW1__RDRSP_TAGFIFO_CONT_RD_DIS_MASK 0x00000800L
#define nbif_gpu_A2S_CNTL_SW1__RDRSP_STS_DATSTS_PRIORITY_MASK 0x00001000L
#define nbif_gpu_A2S_CNTL_SW1__WRR_RD_WEIGHT_MASK 0x00ff0000L
#define nbif_gpu_A2S_CNTL_SW1__WRR_WR_WEIGHT_MASK 0xff000000L

// nbif_gpu_A2S_CNTL_SW2
#define nbif_gpu_A2S_CNTL_SW2__WR_TAG_SET_MIN_MASK 0x00000007L
#define nbif_gpu_A2S_CNTL_SW2__RD_TAG_SET_MIN_MASK 0x00000038L
#define nbif_gpu_A2S_CNTL_SW2__FORCE_RSP_REORDER_EN_MASK 0x00000040L
#define nbif_gpu_A2S_CNTL_SW2__RSP_REORDER_DIS_MASK 0x00000080L
#define nbif_gpu_A2S_CNTL_SW2__WRRSP_ACCUM_SEL_MASK 0x00000100L
#define nbif_gpu_A2S_CNTL_SW2__SDP_WR_CHAIN_DIS_MASK 0x00000200L
#define nbif_gpu_A2S_CNTL_SW2__WRRSP_TAGFIFO_CONT_RD_DIS_MASK 0x00000400L
#define nbif_gpu_A2S_CNTL_SW2__RDRSP_TAGFIFO_CONT_RD_DIS_MASK 0x00000800L
#define nbif_gpu_A2S_CNTL_SW2__RDRSP_STS_DATSTS_PRIORITY_MASK 0x00001000L
#define nbif_gpu_A2S_CNTL_SW2__WRR_RD_WEIGHT_MASK 0x00ff0000L
#define nbif_gpu_A2S_CNTL_SW2__WRR_WR_WEIGHT_MASK 0xff000000L

// nbif_gpu_A2S_CNTL2_SEC_CL0
#define nbif_gpu_A2S_CNTL2_SEC_CL0__SECLVL_MAP_MASK 0x00000007L
#define nbif_gpu_A2S_CNTL2_SEC_CL0__DBGMSK_MAP_MASK 0x00000008L

// nbif_gpu_A2S_CNTL2_SEC_CL1
#define nbif_gpu_A2S_CNTL2_SEC_CL1__SECLVL_MAP_MASK 0x00000007L
#define nbif_gpu_A2S_CNTL2_SEC_CL1__DBGMSK_MAP_MASK 0x00000008L

// nbif_gpu_A2S_CNTL2_SEC_CL2
#define nbif_gpu_A2S_CNTL2_SEC_CL2__SECLVL_MAP_MASK 0x00000007L
#define nbif_gpu_A2S_CNTL2_SEC_CL2__DBGMSK_MAP_MASK 0x00000008L

// nbif_gpu_A2S_CNTL2_SEC_CL3
#define nbif_gpu_A2S_CNTL2_SEC_CL3__SECLVL_MAP_MASK 0x00000007L
#define nbif_gpu_A2S_CNTL2_SEC_CL3__DBGMSK_MAP_MASK 0x00000008L

// nbif_gpu_A2S_CNTL2_SEC_CL4
#define nbif_gpu_A2S_CNTL2_SEC_CL4__SECLVL_MAP_MASK 0x00000007L
#define nbif_gpu_A2S_CNTL2_SEC_CL4__DBGMSK_MAP_MASK 0x00000008L

// nbif_gpu_NGDC_MGCG_CTRL
#define nbif_gpu_NGDC_MGCG_CTRL__NGDC_MGCG_EN_MASK 0x00000001L
#define nbif_gpu_NGDC_MGCG_CTRL__NGDC_MGCG_MODE_MASK 0x00000002L
#define nbif_gpu_NGDC_MGCG_CTRL__NGDC_MGCG_HYSTERESIS_MASK 0x000003fcL

// nbif_gpu_A2S_MISC_CNTL
#define nbif_gpu_A2S_MISC_CNTL__BLKLVL_FOR_MSG_MASK 0x00000003L
#define nbif_gpu_A2S_MISC_CNTL__RESERVE_2_CRED_FOR_NPWR_REQ_DIS_MASK 0x00000004L

// nbif_gpu_NGDC_SDP_PORT_CTRL
#define nbif_gpu_NGDC_SDP_PORT_CTRL__SDP_DISCON_HYSTERESIS_MASK 0x0000003fL

// nbif_gpu_BIF_SDMA0_DOORBELL_RANGE
#define nbif_gpu_BIF_SDMA0_DOORBELL_RANGE__OFFSET_MASK 0x00000ffcL
#define nbif_gpu_BIF_SDMA0_DOORBELL_RANGE__SIZE_MASK 0x001f0000L

// nbif_gpu_BIF_SDMA1_DOORBELL_RANGE
#define nbif_gpu_BIF_SDMA1_DOORBELL_RANGE__OFFSET_MASK 0x00000ffcL
#define nbif_gpu_BIF_SDMA1_DOORBELL_RANGE__SIZE_MASK 0x001f0000L

// nbif_gpu_BIF_IH_DOORBELL_RANGE
#define nbif_gpu_BIF_IH_DOORBELL_RANGE__OFFSET_MASK 0x00000ffcL
#define nbif_gpu_BIF_IH_DOORBELL_RANGE__SIZE_MASK 0x001f0000L

// nbif_gpu_BIF_MMSCH0_DOORBELL_RANGE
#define nbif_gpu_BIF_MMSCH0_DOORBELL_RANGE__OFFSET_MASK 0x00000ffcL
#define nbif_gpu_BIF_MMSCH0_DOORBELL_RANGE__SIZE_MASK 0x001f0000L

// nbif_gpu_S2A_MISC_CNTL
#define nbif_gpu_S2A_MISC_CNTL__DOORBELL_64BIT_SUPPORT_SDMA0_DIS_MASK 0x00000001L
#define nbif_gpu_S2A_MISC_CNTL__DOORBELL_64BIT_SUPPORT_SDMA1_DIS_MASK 0x00000002L
#define nbif_gpu_S2A_MISC_CNTL__DOORBELL_64BIT_SUPPORT_CP_DIS_MASK 0x00000004L

// nbif_gpu_GDC_RAS_LEAF0_CTRL
#define nbif_gpu_GDC_RAS_LEAF0_CTRL__POISON_DET_EN_MASK 0x00000001L
#define nbif_gpu_GDC_RAS_LEAF0_CTRL__POISON_ERREVENT_EN_MASK 0x00000002L
#define nbif_gpu_GDC_RAS_LEAF0_CTRL__POISON_STALL_EN_MASK 0x00000004L
#define nbif_gpu_GDC_RAS_LEAF0_CTRL__PARITY_DET_EN_MASK 0x00000010L
#define nbif_gpu_GDC_RAS_LEAF0_CTRL__PARITY_ERREVENT_EN_MASK 0x00000020L
#define nbif_gpu_GDC_RAS_LEAF0_CTRL__PARITY_STALL_EN_MASK 0x00000040L
#define nbif_gpu_GDC_RAS_LEAF0_CTRL__ERR_EVENT_RECV_MASK 0x00010000L
#define nbif_gpu_GDC_RAS_LEAF0_CTRL__LINK_DIS_RECV_MASK 0x00020000L
#define nbif_gpu_GDC_RAS_LEAF0_CTRL__POISON_ERR_DET_MASK 0x00040000L
#define nbif_gpu_GDC_RAS_LEAF0_CTRL__PARITY_ERR_DET_MASK 0x00080000L
#define nbif_gpu_GDC_RAS_LEAF0_CTRL__ERR_EVENT_SENT_MASK 0x00100000L
#define nbif_gpu_GDC_RAS_LEAF0_CTRL__EGRESS_STALLED_MASK 0x00200000L

// nbif_gpu_GDC_RAS_LEAF1_CTRL
#define nbif_gpu_GDC_RAS_LEAF1_CTRL__POISON_DET_EN_MASK 0x00000001L
#define nbif_gpu_GDC_RAS_LEAF1_CTRL__POISON_ERREVENT_EN_MASK 0x00000002L
#define nbif_gpu_GDC_RAS_LEAF1_CTRL__POISON_STALL_EN_MASK 0x00000004L
#define nbif_gpu_GDC_RAS_LEAF1_CTRL__PARITY_DET_EN_MASK 0x00000010L
#define nbif_gpu_GDC_RAS_LEAF1_CTRL__PARITY_ERREVENT_EN_MASK 0x00000020L
#define nbif_gpu_GDC_RAS_LEAF1_CTRL__PARITY_STALL_EN_MASK 0x00000040L
#define nbif_gpu_GDC_RAS_LEAF1_CTRL__ERR_EVENT_RECV_MASK 0x00010000L
#define nbif_gpu_GDC_RAS_LEAF1_CTRL__LINK_DIS_RECV_MASK 0x00020000L
#define nbif_gpu_GDC_RAS_LEAF1_CTRL__POISON_ERR_DET_MASK 0x00040000L
#define nbif_gpu_GDC_RAS_LEAF1_CTRL__PARITY_ERR_DET_MASK 0x00080000L
#define nbif_gpu_GDC_RAS_LEAF1_CTRL__ERR_EVENT_SENT_MASK 0x00100000L
#define nbif_gpu_GDC_RAS_LEAF1_CTRL__EGRESS_STALLED_MASK 0x00200000L

// nbif_gpu_GDC_RAS_LEAF2_CTRL
#define nbif_gpu_GDC_RAS_LEAF2_CTRL__POISON_DET_EN_MASK 0x00000001L
#define nbif_gpu_GDC_RAS_LEAF2_CTRL__POISON_ERREVENT_EN_MASK 0x00000002L
#define nbif_gpu_GDC_RAS_LEAF2_CTRL__POISON_STALL_EN_MASK 0x00000004L
#define nbif_gpu_GDC_RAS_LEAF2_CTRL__PARITY_DET_EN_MASK 0x00000010L
#define nbif_gpu_GDC_RAS_LEAF2_CTRL__PARITY_ERREVENT_EN_MASK 0x00000020L
#define nbif_gpu_GDC_RAS_LEAF2_CTRL__PARITY_STALL_EN_MASK 0x00000040L
#define nbif_gpu_GDC_RAS_LEAF2_CTRL__ERR_EVENT_RECV_MASK 0x00010000L
#define nbif_gpu_GDC_RAS_LEAF2_CTRL__LINK_DIS_RECV_MASK 0x00020000L
#define nbif_gpu_GDC_RAS_LEAF2_CTRL__POISON_ERR_DET_MASK 0x00040000L
#define nbif_gpu_GDC_RAS_LEAF2_CTRL__PARITY_ERR_DET_MASK 0x00080000L
#define nbif_gpu_GDC_RAS_LEAF2_CTRL__ERR_EVENT_SENT_MASK 0x00100000L
#define nbif_gpu_GDC_RAS_LEAF2_CTRL__EGRESS_STALLED_MASK 0x00200000L

// nbif_gpu_GDC_RAS_LEAF3_CTRL
#define nbif_gpu_GDC_RAS_LEAF3_CTRL__POISON_DET_EN_MASK 0x00000001L
#define nbif_gpu_GDC_RAS_LEAF3_CTRL__POISON_ERREVENT_EN_MASK 0x00000002L
#define nbif_gpu_GDC_RAS_LEAF3_CTRL__POISON_STALL_EN_MASK 0x00000004L
#define nbif_gpu_GDC_RAS_LEAF3_CTRL__PARITY_DET_EN_MASK 0x00000010L
#define nbif_gpu_GDC_RAS_LEAF3_CTRL__PARITY_ERREVENT_EN_MASK 0x00000020L
#define nbif_gpu_GDC_RAS_LEAF3_CTRL__PARITY_STALL_EN_MASK 0x00000040L
#define nbif_gpu_GDC_RAS_LEAF3_CTRL__ERR_EVENT_RECV_MASK 0x00010000L
#define nbif_gpu_GDC_RAS_LEAF3_CTRL__LINK_DIS_RECV_MASK 0x00020000L
#define nbif_gpu_GDC_RAS_LEAF3_CTRL__POISON_ERR_DET_MASK 0x00040000L
#define nbif_gpu_GDC_RAS_LEAF3_CTRL__PARITY_ERR_DET_MASK 0x00080000L
#define nbif_gpu_GDC_RAS_LEAF3_CTRL__ERR_EVENT_SENT_MASK 0x00100000L
#define nbif_gpu_GDC_RAS_LEAF3_CTRL__EGRESS_STALLED_MASK 0x00200000L

// nbif_gpu_GDC_RAS_LEAF4_CTRL
#define nbif_gpu_GDC_RAS_LEAF4_CTRL__POISON_DET_EN_MASK 0x00000001L
#define nbif_gpu_GDC_RAS_LEAF4_CTRL__POISON_ERREVENT_EN_MASK 0x00000002L
#define nbif_gpu_GDC_RAS_LEAF4_CTRL__POISON_STALL_EN_MASK 0x00000004L
#define nbif_gpu_GDC_RAS_LEAF4_CTRL__PARITY_DET_EN_MASK 0x00000010L
#define nbif_gpu_GDC_RAS_LEAF4_CTRL__PARITY_ERREVENT_EN_MASK 0x00000020L
#define nbif_gpu_GDC_RAS_LEAF4_CTRL__PARITY_STALL_EN_MASK 0x00000040L
#define nbif_gpu_GDC_RAS_LEAF4_CTRL__ERR_EVENT_RECV_MASK 0x00010000L
#define nbif_gpu_GDC_RAS_LEAF4_CTRL__LINK_DIS_RECV_MASK 0x00020000L
#define nbif_gpu_GDC_RAS_LEAF4_CTRL__POISON_ERR_DET_MASK 0x00040000L
#define nbif_gpu_GDC_RAS_LEAF4_CTRL__PARITY_ERR_DET_MASK 0x00080000L
#define nbif_gpu_GDC_RAS_LEAF4_CTRL__ERR_EVENT_SENT_MASK 0x00100000L
#define nbif_gpu_GDC_RAS_LEAF4_CTRL__EGRESS_STALLED_MASK 0x00200000L

// nbif_gpu_GDC_RAS_LEAF5_CTRL
#define nbif_gpu_GDC_RAS_LEAF5_CTRL__POISON_DET_EN_MASK 0x00000001L
#define nbif_gpu_GDC_RAS_LEAF5_CTRL__POISON_ERREVENT_EN_MASK 0x00000002L
#define nbif_gpu_GDC_RAS_LEAF5_CTRL__POISON_STALL_EN_MASK 0x00000004L
#define nbif_gpu_GDC_RAS_LEAF5_CTRL__PARITY_DET_EN_MASK 0x00000010L
#define nbif_gpu_GDC_RAS_LEAF5_CTRL__PARITY_ERREVENT_EN_MASK 0x00000020L
#define nbif_gpu_GDC_RAS_LEAF5_CTRL__PARITY_STALL_EN_MASK 0x00000040L
#define nbif_gpu_GDC_RAS_LEAF5_CTRL__ERR_EVENT_RECV_MASK 0x00010000L
#define nbif_gpu_GDC_RAS_LEAF5_CTRL__LINK_DIS_RECV_MASK 0x00020000L
#define nbif_gpu_GDC_RAS_LEAF5_CTRL__POISON_ERR_DET_MASK 0x00040000L
#define nbif_gpu_GDC_RAS_LEAF5_CTRL__PARITY_ERR_DET_MASK 0x00080000L
#define nbif_gpu_GDC_RAS_LEAF5_CTRL__ERR_EVENT_SENT_MASK 0x00100000L
#define nbif_gpu_GDC_RAS_LEAF5_CTRL__EGRESS_STALLED_MASK 0x00200000L

// nbif_gpu_SION_CL0_RdRsp_BurstTarget_REG0
#define nbif_gpu_SION_CL0_RdRsp_BurstTarget_REG0__RdRsp_BurstTarget_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL0_RdRsp_BurstTarget_REG1
#define nbif_gpu_SION_CL0_RdRsp_BurstTarget_REG1__RdRsp_BurstTarget_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL0_RdRsp_TimeSlot_REG0
#define nbif_gpu_SION_CL0_RdRsp_TimeSlot_REG0__RdRsp_TimeSlot_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL0_RdRsp_TimeSlot_REG1
#define nbif_gpu_SION_CL0_RdRsp_TimeSlot_REG1__RdRsp_TimeSlot_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL0_WrRsp_BurstTarget_REG0
#define nbif_gpu_SION_CL0_WrRsp_BurstTarget_REG0__WrRsp_BurstTarget_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL0_WrRsp_BurstTarget_REG1
#define nbif_gpu_SION_CL0_WrRsp_BurstTarget_REG1__WrRsp_BurstTarget_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL0_WrRsp_TimeSlot_REG0
#define nbif_gpu_SION_CL0_WrRsp_TimeSlot_REG0__WrRsp_TimeSlot_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL0_WrRsp_TimeSlot_REG1
#define nbif_gpu_SION_CL0_WrRsp_TimeSlot_REG1__WrRsp_TimeSlot_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL0_Req_BurstTarget_REG0
#define nbif_gpu_SION_CL0_Req_BurstTarget_REG0__Req_BurstTarget_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL0_Req_BurstTarget_REG1
#define nbif_gpu_SION_CL0_Req_BurstTarget_REG1__Req_BurstTarget_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL0_Req_TimeSlot_REG0
#define nbif_gpu_SION_CL0_Req_TimeSlot_REG0__Req_TimeSlot_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL0_Req_TimeSlot_REG1
#define nbif_gpu_SION_CL0_Req_TimeSlot_REG1__Req_TimeSlot_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL0_ReqPoolCredit_Alloc_REG0
#define nbif_gpu_SION_CL0_ReqPoolCredit_Alloc_REG0__ReqPoolCredit_Alloc_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL0_ReqPoolCredit_Alloc_REG1
#define nbif_gpu_SION_CL0_ReqPoolCredit_Alloc_REG1__ReqPoolCredit_Alloc_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL0_DataPoolCredit_Alloc_REG0
#define nbif_gpu_SION_CL0_DataPoolCredit_Alloc_REG0__DataPoolCredit_Alloc_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL0_DataPoolCredit_Alloc_REG1
#define nbif_gpu_SION_CL0_DataPoolCredit_Alloc_REG1__DataPoolCredit_Alloc_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL0_RdRspPoolCredit_Alloc_REG0
#define nbif_gpu_SION_CL0_RdRspPoolCredit_Alloc_REG0__RdRspPoolCredit_Alloc_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL0_RdRspPoolCredit_Alloc_REG1
#define nbif_gpu_SION_CL0_RdRspPoolCredit_Alloc_REG1__RdRspPoolCredit_Alloc_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL0_WrRspPoolCredit_Alloc_REG0
#define nbif_gpu_SION_CL0_WrRspPoolCredit_Alloc_REG0__WrRspPoolCredit_Alloc_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL0_WrRspPoolCredit_Alloc_REG1
#define nbif_gpu_SION_CL0_WrRspPoolCredit_Alloc_REG1__WrRspPoolCredit_Alloc_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL1_RdRsp_BurstTarget_REG0
#define nbif_gpu_SION_CL1_RdRsp_BurstTarget_REG0__RdRsp_BurstTarget_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL1_RdRsp_BurstTarget_REG1
#define nbif_gpu_SION_CL1_RdRsp_BurstTarget_REG1__RdRsp_BurstTarget_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL1_RdRsp_TimeSlot_REG0
#define nbif_gpu_SION_CL1_RdRsp_TimeSlot_REG0__RdRsp_TimeSlot_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL1_RdRsp_TimeSlot_REG1
#define nbif_gpu_SION_CL1_RdRsp_TimeSlot_REG1__RdRsp_TimeSlot_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL1_WrRsp_BurstTarget_REG0
#define nbif_gpu_SION_CL1_WrRsp_BurstTarget_REG0__WrRsp_BurstTarget_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL1_WrRsp_BurstTarget_REG1
#define nbif_gpu_SION_CL1_WrRsp_BurstTarget_REG1__WrRsp_BurstTarget_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL1_WrRsp_TimeSlot_REG0
#define nbif_gpu_SION_CL1_WrRsp_TimeSlot_REG0__WrRsp_TimeSlot_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL1_WrRsp_TimeSlot_REG1
#define nbif_gpu_SION_CL1_WrRsp_TimeSlot_REG1__WrRsp_TimeSlot_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL1_Req_BurstTarget_REG0
#define nbif_gpu_SION_CL1_Req_BurstTarget_REG0__Req_BurstTarget_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL1_Req_BurstTarget_REG1
#define nbif_gpu_SION_CL1_Req_BurstTarget_REG1__Req_BurstTarget_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL1_Req_TimeSlot_REG0
#define nbif_gpu_SION_CL1_Req_TimeSlot_REG0__Req_TimeSlot_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL1_Req_TimeSlot_REG1
#define nbif_gpu_SION_CL1_Req_TimeSlot_REG1__Req_TimeSlot_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL1_ReqPoolCredit_Alloc_REG0
#define nbif_gpu_SION_CL1_ReqPoolCredit_Alloc_REG0__ReqPoolCredit_Alloc_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL1_ReqPoolCredit_Alloc_REG1
#define nbif_gpu_SION_CL1_ReqPoolCredit_Alloc_REG1__ReqPoolCredit_Alloc_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL1_DataPoolCredit_Alloc_REG0
#define nbif_gpu_SION_CL1_DataPoolCredit_Alloc_REG0__DataPoolCredit_Alloc_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL1_DataPoolCredit_Alloc_REG1
#define nbif_gpu_SION_CL1_DataPoolCredit_Alloc_REG1__DataPoolCredit_Alloc_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL1_RdRspPoolCredit_Alloc_REG0
#define nbif_gpu_SION_CL1_RdRspPoolCredit_Alloc_REG0__RdRspPoolCredit_Alloc_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL1_RdRspPoolCredit_Alloc_REG1
#define nbif_gpu_SION_CL1_RdRspPoolCredit_Alloc_REG1__RdRspPoolCredit_Alloc_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL1_WrRspPoolCredit_Alloc_REG0
#define nbif_gpu_SION_CL1_WrRspPoolCredit_Alloc_REG0__WrRspPoolCredit_Alloc_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL1_WrRspPoolCredit_Alloc_REG1
#define nbif_gpu_SION_CL1_WrRspPoolCredit_Alloc_REG1__WrRspPoolCredit_Alloc_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL2_RdRsp_BurstTarget_REG0
#define nbif_gpu_SION_CL2_RdRsp_BurstTarget_REG0__RdRsp_BurstTarget_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL2_RdRsp_BurstTarget_REG1
#define nbif_gpu_SION_CL2_RdRsp_BurstTarget_REG1__RdRsp_BurstTarget_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL2_RdRsp_TimeSlot_REG0
#define nbif_gpu_SION_CL2_RdRsp_TimeSlot_REG0__RdRsp_TimeSlot_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL2_RdRsp_TimeSlot_REG1
#define nbif_gpu_SION_CL2_RdRsp_TimeSlot_REG1__RdRsp_TimeSlot_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL2_WrRsp_BurstTarget_REG0
#define nbif_gpu_SION_CL2_WrRsp_BurstTarget_REG0__WrRsp_BurstTarget_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL2_WrRsp_BurstTarget_REG1
#define nbif_gpu_SION_CL2_WrRsp_BurstTarget_REG1__WrRsp_BurstTarget_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL2_WrRsp_TimeSlot_REG0
#define nbif_gpu_SION_CL2_WrRsp_TimeSlot_REG0__WrRsp_TimeSlot_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL2_WrRsp_TimeSlot_REG1
#define nbif_gpu_SION_CL2_WrRsp_TimeSlot_REG1__WrRsp_TimeSlot_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL2_Req_BurstTarget_REG0
#define nbif_gpu_SION_CL2_Req_BurstTarget_REG0__Req_BurstTarget_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL2_Req_BurstTarget_REG1
#define nbif_gpu_SION_CL2_Req_BurstTarget_REG1__Req_BurstTarget_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL2_Req_TimeSlot_REG0
#define nbif_gpu_SION_CL2_Req_TimeSlot_REG0__Req_TimeSlot_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL2_Req_TimeSlot_REG1
#define nbif_gpu_SION_CL2_Req_TimeSlot_REG1__Req_TimeSlot_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL2_ReqPoolCredit_Alloc_REG0
#define nbif_gpu_SION_CL2_ReqPoolCredit_Alloc_REG0__ReqPoolCredit_Alloc_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL2_ReqPoolCredit_Alloc_REG1
#define nbif_gpu_SION_CL2_ReqPoolCredit_Alloc_REG1__ReqPoolCredit_Alloc_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL2_DataPoolCredit_Alloc_REG0
#define nbif_gpu_SION_CL2_DataPoolCredit_Alloc_REG0__DataPoolCredit_Alloc_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL2_DataPoolCredit_Alloc_REG1
#define nbif_gpu_SION_CL2_DataPoolCredit_Alloc_REG1__DataPoolCredit_Alloc_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL2_RdRspPoolCredit_Alloc_REG0
#define nbif_gpu_SION_CL2_RdRspPoolCredit_Alloc_REG0__RdRspPoolCredit_Alloc_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL2_RdRspPoolCredit_Alloc_REG1
#define nbif_gpu_SION_CL2_RdRspPoolCredit_Alloc_REG1__RdRspPoolCredit_Alloc_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL2_WrRspPoolCredit_Alloc_REG0
#define nbif_gpu_SION_CL2_WrRspPoolCredit_Alloc_REG0__WrRspPoolCredit_Alloc_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL2_WrRspPoolCredit_Alloc_REG1
#define nbif_gpu_SION_CL2_WrRspPoolCredit_Alloc_REG1__WrRspPoolCredit_Alloc_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL3_RdRsp_BurstTarget_REG0
#define nbif_gpu_SION_CL3_RdRsp_BurstTarget_REG0__RdRsp_BurstTarget_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL3_RdRsp_BurstTarget_REG1
#define nbif_gpu_SION_CL3_RdRsp_BurstTarget_REG1__RdRsp_BurstTarget_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL3_RdRsp_TimeSlot_REG0
#define nbif_gpu_SION_CL3_RdRsp_TimeSlot_REG0__RdRsp_TimeSlot_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL3_RdRsp_TimeSlot_REG1
#define nbif_gpu_SION_CL3_RdRsp_TimeSlot_REG1__RdRsp_TimeSlot_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL3_WrRsp_BurstTarget_REG0
#define nbif_gpu_SION_CL3_WrRsp_BurstTarget_REG0__WrRsp_BurstTarget_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL3_WrRsp_BurstTarget_REG1
#define nbif_gpu_SION_CL3_WrRsp_BurstTarget_REG1__WrRsp_BurstTarget_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL3_WrRsp_TimeSlot_REG0
#define nbif_gpu_SION_CL3_WrRsp_TimeSlot_REG0__WrRsp_TimeSlot_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL3_WrRsp_TimeSlot_REG1
#define nbif_gpu_SION_CL3_WrRsp_TimeSlot_REG1__WrRsp_TimeSlot_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL3_Req_BurstTarget_REG0
#define nbif_gpu_SION_CL3_Req_BurstTarget_REG0__Req_BurstTarget_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL3_Req_BurstTarget_REG1
#define nbif_gpu_SION_CL3_Req_BurstTarget_REG1__Req_BurstTarget_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL3_Req_TimeSlot_REG0
#define nbif_gpu_SION_CL3_Req_TimeSlot_REG0__Req_TimeSlot_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL3_Req_TimeSlot_REG1
#define nbif_gpu_SION_CL3_Req_TimeSlot_REG1__Req_TimeSlot_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL3_ReqPoolCredit_Alloc_REG0
#define nbif_gpu_SION_CL3_ReqPoolCredit_Alloc_REG0__ReqPoolCredit_Alloc_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL3_ReqPoolCredit_Alloc_REG1
#define nbif_gpu_SION_CL3_ReqPoolCredit_Alloc_REG1__ReqPoolCredit_Alloc_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL3_DataPoolCredit_Alloc_REG0
#define nbif_gpu_SION_CL3_DataPoolCredit_Alloc_REG0__DataPoolCredit_Alloc_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL3_DataPoolCredit_Alloc_REG1
#define nbif_gpu_SION_CL3_DataPoolCredit_Alloc_REG1__DataPoolCredit_Alloc_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL3_RdRspPoolCredit_Alloc_REG0
#define nbif_gpu_SION_CL3_RdRspPoolCredit_Alloc_REG0__RdRspPoolCredit_Alloc_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL3_RdRspPoolCredit_Alloc_REG1
#define nbif_gpu_SION_CL3_RdRspPoolCredit_Alloc_REG1__RdRspPoolCredit_Alloc_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL3_WrRspPoolCredit_Alloc_REG0
#define nbif_gpu_SION_CL3_WrRspPoolCredit_Alloc_REG0__WrRspPoolCredit_Alloc_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL3_WrRspPoolCredit_Alloc_REG1
#define nbif_gpu_SION_CL3_WrRspPoolCredit_Alloc_REG1__WrRspPoolCredit_Alloc_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL4_RdRsp_BurstTarget_REG0
#define nbif_gpu_SION_CL4_RdRsp_BurstTarget_REG0__RdRsp_BurstTarget_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL4_RdRsp_BurstTarget_REG1
#define nbif_gpu_SION_CL4_RdRsp_BurstTarget_REG1__RdRsp_BurstTarget_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL4_RdRsp_TimeSlot_REG0
#define nbif_gpu_SION_CL4_RdRsp_TimeSlot_REG0__RdRsp_TimeSlot_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL4_RdRsp_TimeSlot_REG1
#define nbif_gpu_SION_CL4_RdRsp_TimeSlot_REG1__RdRsp_TimeSlot_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL4_WrRsp_BurstTarget_REG0
#define nbif_gpu_SION_CL4_WrRsp_BurstTarget_REG0__WrRsp_BurstTarget_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL4_WrRsp_BurstTarget_REG1
#define nbif_gpu_SION_CL4_WrRsp_BurstTarget_REG1__WrRsp_BurstTarget_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL4_WrRsp_TimeSlot_REG0
#define nbif_gpu_SION_CL4_WrRsp_TimeSlot_REG0__WrRsp_TimeSlot_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL4_WrRsp_TimeSlot_REG1
#define nbif_gpu_SION_CL4_WrRsp_TimeSlot_REG1__WrRsp_TimeSlot_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL4_Req_BurstTarget_REG0
#define nbif_gpu_SION_CL4_Req_BurstTarget_REG0__Req_BurstTarget_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL4_Req_BurstTarget_REG1
#define nbif_gpu_SION_CL4_Req_BurstTarget_REG1__Req_BurstTarget_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL4_Req_TimeSlot_REG0
#define nbif_gpu_SION_CL4_Req_TimeSlot_REG0__Req_TimeSlot_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL4_Req_TimeSlot_REG1
#define nbif_gpu_SION_CL4_Req_TimeSlot_REG1__Req_TimeSlot_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL4_ReqPoolCredit_Alloc_REG0
#define nbif_gpu_SION_CL4_ReqPoolCredit_Alloc_REG0__ReqPoolCredit_Alloc_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL4_ReqPoolCredit_Alloc_REG1
#define nbif_gpu_SION_CL4_ReqPoolCredit_Alloc_REG1__ReqPoolCredit_Alloc_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL4_DataPoolCredit_Alloc_REG0
#define nbif_gpu_SION_CL4_DataPoolCredit_Alloc_REG0__DataPoolCredit_Alloc_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL4_DataPoolCredit_Alloc_REG1
#define nbif_gpu_SION_CL4_DataPoolCredit_Alloc_REG1__DataPoolCredit_Alloc_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL4_RdRspPoolCredit_Alloc_REG0
#define nbif_gpu_SION_CL4_RdRspPoolCredit_Alloc_REG0__RdRspPoolCredit_Alloc_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL4_RdRspPoolCredit_Alloc_REG1
#define nbif_gpu_SION_CL4_RdRspPoolCredit_Alloc_REG1__RdRspPoolCredit_Alloc_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL4_WrRspPoolCredit_Alloc_REG0
#define nbif_gpu_SION_CL4_WrRspPoolCredit_Alloc_REG0__WrRspPoolCredit_Alloc_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL4_WrRspPoolCredit_Alloc_REG1
#define nbif_gpu_SION_CL4_WrRspPoolCredit_Alloc_REG1__WrRspPoolCredit_Alloc_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL5_RdRsp_BurstTarget_REG0
#define nbif_gpu_SION_CL5_RdRsp_BurstTarget_REG0__RdRsp_BurstTarget_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL5_RdRsp_BurstTarget_REG1
#define nbif_gpu_SION_CL5_RdRsp_BurstTarget_REG1__RdRsp_BurstTarget_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL5_RdRsp_TimeSlot_REG0
#define nbif_gpu_SION_CL5_RdRsp_TimeSlot_REG0__RdRsp_TimeSlot_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL5_RdRsp_TimeSlot_REG1
#define nbif_gpu_SION_CL5_RdRsp_TimeSlot_REG1__RdRsp_TimeSlot_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL5_WrRsp_BurstTarget_REG0
#define nbif_gpu_SION_CL5_WrRsp_BurstTarget_REG0__WrRsp_BurstTarget_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL5_WrRsp_BurstTarget_REG1
#define nbif_gpu_SION_CL5_WrRsp_BurstTarget_REG1__WrRsp_BurstTarget_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL5_WrRsp_TimeSlot_REG0
#define nbif_gpu_SION_CL5_WrRsp_TimeSlot_REG0__WrRsp_TimeSlot_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL5_WrRsp_TimeSlot_REG1
#define nbif_gpu_SION_CL5_WrRsp_TimeSlot_REG1__WrRsp_TimeSlot_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL5_Req_BurstTarget_REG0
#define nbif_gpu_SION_CL5_Req_BurstTarget_REG0__Req_BurstTarget_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL5_Req_BurstTarget_REG1
#define nbif_gpu_SION_CL5_Req_BurstTarget_REG1__Req_BurstTarget_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL5_Req_TimeSlot_REG0
#define nbif_gpu_SION_CL5_Req_TimeSlot_REG0__Req_TimeSlot_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL5_Req_TimeSlot_REG1
#define nbif_gpu_SION_CL5_Req_TimeSlot_REG1__Req_TimeSlot_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL5_ReqPoolCredit_Alloc_REG0
#define nbif_gpu_SION_CL5_ReqPoolCredit_Alloc_REG0__ReqPoolCredit_Alloc_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL5_ReqPoolCredit_Alloc_REG1
#define nbif_gpu_SION_CL5_ReqPoolCredit_Alloc_REG1__ReqPoolCredit_Alloc_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL5_DataPoolCredit_Alloc_REG0
#define nbif_gpu_SION_CL5_DataPoolCredit_Alloc_REG0__DataPoolCredit_Alloc_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL5_DataPoolCredit_Alloc_REG1
#define nbif_gpu_SION_CL5_DataPoolCredit_Alloc_REG1__DataPoolCredit_Alloc_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL5_RdRspPoolCredit_Alloc_REG0
#define nbif_gpu_SION_CL5_RdRspPoolCredit_Alloc_REG0__RdRspPoolCredit_Alloc_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL5_RdRspPoolCredit_Alloc_REG1
#define nbif_gpu_SION_CL5_RdRspPoolCredit_Alloc_REG1__RdRspPoolCredit_Alloc_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CL5_WrRspPoolCredit_Alloc_REG0
#define nbif_gpu_SION_CL5_WrRspPoolCredit_Alloc_REG0__WrRspPoolCredit_Alloc_31_0_MASK 0xffffffffL

// nbif_gpu_SION_CL5_WrRspPoolCredit_Alloc_REG1
#define nbif_gpu_SION_CL5_WrRspPoolCredit_Alloc_REG1__WrRspPoolCredit_Alloc_63_32_MASK 0xffffffffL

// nbif_gpu_SION_CNTL_REG0
#define nbif_gpu_SION_CNTL_REG0__NBIFSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK0_MASK 0x00000001L
#define nbif_gpu_SION_CNTL_REG0__NBIFSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK1_MASK 0x00000002L
#define nbif_gpu_SION_CNTL_REG0__NBIFSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK2_MASK 0x00000004L
#define nbif_gpu_SION_CNTL_REG0__NBIFSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK3_MASK 0x00000008L
#define nbif_gpu_SION_CNTL_REG0__NBIFSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK4_MASK 0x00000010L
#define nbif_gpu_SION_CNTL_REG0__NBIFSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK5_MASK 0x00000020L
#define nbif_gpu_SION_CNTL_REG0__NBIFSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK6_MASK 0x00000040L
#define nbif_gpu_SION_CNTL_REG0__NBIFSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK7_MASK 0x00000080L
#define nbif_gpu_SION_CNTL_REG0__NBIFSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK8_MASK 0x00000100L
#define nbif_gpu_SION_CNTL_REG0__NBIFSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK9_MASK 0x00000200L
#define nbif_gpu_SION_CNTL_REG0__NBIFSION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK0_MASK 0x00000400L
#define nbif_gpu_SION_CNTL_REG0__NBIFSION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK1_MASK 0x00000800L
#define nbif_gpu_SION_CNTL_REG0__NBIFSION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK2_MASK 0x00001000L
#define nbif_gpu_SION_CNTL_REG0__NBIFSION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK3_MASK 0x00002000L
#define nbif_gpu_SION_CNTL_REG0__NBIFSION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK4_MASK 0x00004000L
#define nbif_gpu_SION_CNTL_REG0__NBIFSION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK5_MASK 0x00008000L
#define nbif_gpu_SION_CNTL_REG0__NBIFSION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK6_MASK 0x00010000L
#define nbif_gpu_SION_CNTL_REG0__NBIFSION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK7_MASK 0x00020000L
#define nbif_gpu_SION_CNTL_REG0__NBIFSION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK8_MASK 0x00040000L
#define nbif_gpu_SION_CNTL_REG0__NBIFSION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK9_MASK 0x00080000L

// nbif_gpu_SION_CNTL_REG1
#define nbif_gpu_SION_CNTL_REG1__LIVELOCK_WATCHDOG_THRESHOLD_MASK 0x000000ffL
#define nbif_gpu_SION_CNTL_REG1__CG_OFF_HYSTERESIS_MASK 0x0000ff00L

// nbif_gpu_RCC_BIF_STRAP0
#define nbif_gpu_RCC_BIF_STRAP0__STRAP_GEN3_DIS_PIN_MASK 0x00000001L
#define nbif_gpu_RCC_BIF_STRAP0__STRAP_CLK_PM_EN_PIN_MASK 0x00000002L
#define nbif_gpu_RCC_BIF_STRAP0__STRAP_VGA_DIS_PIN_MASK 0x00000004L
#define nbif_gpu_RCC_BIF_STRAP0__STRAP_MEM_AP_SIZE_PIN_MASK 0x00000038L
#define nbif_gpu_RCC_BIF_STRAP0__STRAP_BIOS_ROM_EN_PIN_MASK 0x00000040L
#define nbif_gpu_RCC_BIF_STRAP0__STRAP_PX_CAPABLE_MASK 0x00000080L
#define nbif_gpu_RCC_BIF_STRAP0__STRAP_BIF_KILL_GEN3_MASK 0x00000100L
#define nbif_gpu_RCC_BIF_STRAP0__STRAP_MSI_FIRST_BE_FULL_PAYLOAD_EN_MASK 0x00000200L
#define nbif_gpu_RCC_BIF_STRAP0__STRAP_NBIF_IGNORE_ERR_INFLR_MASK 0x00000400L
#define nbif_gpu_RCC_BIF_STRAP0__STRAP_PME_SUPPORT_COMPLIANCE_EN_MASK 0x00000800L
#define nbif_gpu_RCC_BIF_STRAP0__STRAP_RX_IGNORE_EP_ERR_MASK 0x00001000L
#define nbif_gpu_RCC_BIF_STRAP0__STRAP_RX_IGNORE_MSG_ERR_MASK 0x00002000L
#define nbif_gpu_RCC_BIF_STRAP0__STRAP_RX_IGNORE_MAX_PAYLOAD_ERR_MASK 0x00004000L
#define nbif_gpu_RCC_BIF_STRAP0__STRAP_RX_IGNORE_SHORTPREFIX_ERR_DN_MASK 0x00008000L
#define nbif_gpu_RCC_BIF_STRAP0__STRAP_RX_IGNORE_TC_ERR_MASK 0x00010000L
#define nbif_gpu_RCC_BIF_STRAP0__STRAP_RX_IGNORE_TC_ERR_DN_MASK 0x00020000L
#define nbif_gpu_RCC_BIF_STRAP0__STRAP_QUICKSIM_START_MASK 0x04000000L
#define nbif_gpu_RCC_BIF_STRAP0__STRAP_NO_RO_ENABLED_P2P_PASSING_MASK 0x08000000L
#define nbif_gpu_RCC_BIF_STRAP0__STRAP_GPUIOV_SEC_LVL_OVRD_EN_MASK 0x10000000L
#define nbif_gpu_RCC_BIF_STRAP0__STRAP_CFG0_RD_VF_BUSNUM_CHK_EN_MASK 0x20000000L
#define nbif_gpu_RCC_BIF_STRAP0__STRAP_BIGAPU_MODE_MASK 0x40000000L
#define nbif_gpu_RCC_BIF_STRAP0__STRAP_LINK_DOWN_RESET_EN_MASK 0x80000000L

// nbif_gpu_RCC_BIF_STRAP1
#define nbif_gpu_RCC_BIF_STRAP1__FUSESTRAP_VALID_MASK 0x00000001L
#define nbif_gpu_RCC_BIF_STRAP1__ROMSTRAP_VALID_MASK 0x00000002L
#define nbif_gpu_RCC_BIF_STRAP1__WRITE_DISABLE_MASK 0x00000004L
#define nbif_gpu_RCC_BIF_STRAP1__STRAP_ECRC_INTERMEDIATE_CHK_EN_MASK 0x00000008L
#define nbif_gpu_RCC_BIF_STRAP1__STRAP_TRUE_PM_STATUS_EN_MASK 0x00000010L
#define nbif_gpu_RCC_BIF_STRAP1__STRAP_IGNORE_E2E_PREFIX_UR_SWUS_MASK 0x00000020L
#define nbif_gpu_RCC_BIF_STRAP1__STRAP_SWUS_APER_EN_MASK 0x00000100L
#define nbif_gpu_RCC_BIF_STRAP1__STRAP_SWUS_64BAR_EN_MASK 0x00000200L
#define nbif_gpu_RCC_BIF_STRAP1__STRAP_SWUS_AP_SIZE_MASK 0x00000c00L
#define nbif_gpu_RCC_BIF_STRAP1__STRAP_SWUS_APER_PREFETCHABLE_MASK 0x00001000L
#define nbif_gpu_RCC_BIF_STRAP1__STRAP_HWREV_LSB2_MASK 0x00006000L
#define nbif_gpu_RCC_BIF_STRAP1__STRAP_SWREV_LSB2_MASK 0x00018000L
#define nbif_gpu_RCC_BIF_STRAP1__STRAP_LINK_RST_CFG_ONLY_MASK 0x00020000L
#define nbif_gpu_RCC_BIF_STRAP1__STRAP_BIF_IOV_LKRST_DIS_MASK 0x00040000L
#define nbif_gpu_RCC_BIF_STRAP1__STRAP_GPUIOV_SEC_LVL_OVRD_VAL_MASK 0x00380000L
#define nbif_gpu_RCC_BIF_STRAP1__STRAP_BIF_PSN_UR_RPT_EN_MASK 0x00400000L
#define nbif_gpu_RCC_BIF_STRAP1__STRAP_BIF_SLOT_POWER_SUPPORT_EN_MASK 0x00800000L

// nbif_gpu_RCC_BIF_STRAP2
#define nbif_gpu_RCC_BIF_STRAP2__STRAP_PCIESWUS_INDEX_APER_RANGE_MASK 0x00000001L
#define nbif_gpu_RCC_BIF_STRAP2__STRAP_SATA_DID_RAID_EN_0_MASK 0x00000002L
#define nbif_gpu_RCC_BIF_STRAP2__STRAP_SATA_DID_RAID_EN_1_MASK 0x00000004L
#define nbif_gpu_RCC_BIF_STRAP2__STRAP_SUC_IND_ACCESS_DIS_MASK 0x00000008L
#define nbif_gpu_RCC_BIF_STRAP2__STRAP_SUM_IND_ACCESS_DIS_MASK 0x00000010L
#define nbif_gpu_RCC_BIF_STRAP2__STRAP_ENDP_LINKDOWN_DROP_DMA_MASK 0x00000020L
#define nbif_gpu_RCC_BIF_STRAP2__STRAP_SWITCH_LINKDOWN_DROP_DMA_MASK 0x00000040L
#define nbif_gpu_RCC_BIF_STRAP2__STRAP_PCIE_SEC_LVL_OVRD_EN_MASK 0x00000080L
#define nbif_gpu_RCC_BIF_STRAP2__STRAP_PCIE_SEC_LVL_OVRD_VAL_MASK 0x00000700L
#define nbif_gpu_RCC_BIF_STRAP2__RESERVED_BIF_STRAP2_MASK 0x00003800L
#define nbif_gpu_RCC_BIF_STRAP2__RESERVED2_BIF_STRAP2_MASK 0x0001c000L

// nbif_gpu_RCC_BIF_STRAP3
#define nbif_gpu_RCC_BIF_STRAP3__STRAP_VLINK_ASPM_IDLE_TIMER_MASK 0x0000ffffL
#define nbif_gpu_RCC_BIF_STRAP3__STRAP_VLINK_PM_L1_ENTRY_TIMER_MASK 0xffff0000L

// nbif_gpu_RCC_BIF_STRAP4
#define nbif_gpu_RCC_BIF_STRAP4__STRAP_VLINK_L0S_EXIT_TIMER_MASK 0x0000ffffL
#define nbif_gpu_RCC_BIF_STRAP4__STRAP_VLINK_L1_EXIT_TIMER_MASK 0xffff0000L

// nbif_gpu_RCC_BIF_STRAP5
#define nbif_gpu_RCC_BIF_STRAP5__STRAP_VLINK_LDN_ENTRY_TIMER_MASK 0x0000ffffL
#define nbif_gpu_RCC_BIF_STRAP5__STRAP_VLINK_LDN_ON_SWUS_LDN_EN_MASK 0x00010000L
#define nbif_gpu_RCC_BIF_STRAP5__STRAP_VLINK_LDN_ON_SWUS_SECRST_EN_MASK 0x00020000L
#define nbif_gpu_RCC_BIF_STRAP5__STRAP_VLINK_ENTER_COMPLIANCE_DIS_MASK 0x00040000L
#define nbif_gpu_RCC_BIF_STRAP5__STRAP_IGNORE_PSN_ON_VDM1_DIS_MASK 0x00080000L
#define nbif_gpu_RCC_BIF_STRAP5__STRAP_SMN_ERR_STATUS_MASK_EN_UPS_MASK 0x00100000L
#define nbif_gpu_RCC_BIF_STRAP5__STRAP_REG_PROTECTION_DIS_MASK 0x00200000L

// nbif_gpu_RCC_BIF_STRAP6
#define nbif_gpu_RCC_BIF_STRAP6__RESERVED_BIF_STRAP3_MASK 0xffffffffL

// nbif_gpu_RCC_DEV0_PORT_STRAP0
#define nbif_gpu_RCC_DEV0_PORT_STRAP0__STRAP_ARI_EN_DN_DEV0_MASK 0x00000002L
#define nbif_gpu_RCC_DEV0_PORT_STRAP0__STRAP_ACS_EN_DN_DEV0_MASK 0x00000004L
#define nbif_gpu_RCC_DEV0_PORT_STRAP0__STRAP_AER_EN_DN_DEV0_MASK 0x00000008L
#define nbif_gpu_RCC_DEV0_PORT_STRAP0__STRAP_CPL_ABORT_ERR_EN_DN_DEV0_MASK 0x00000010L
#define nbif_gpu_RCC_DEV0_PORT_STRAP0__STRAP_DEVICE_ID_DN_DEV0_MASK 0x001fffe0L
#define nbif_gpu_RCC_DEV0_PORT_STRAP0__STRAP_INTERRUPT_PIN_DN_DEV0_MASK 0x00e00000L
#define nbif_gpu_RCC_DEV0_PORT_STRAP0__STRAP_IGNORE_E2E_PREFIX_UR_DN_DEV0_MASK 0x01000000L
#define nbif_gpu_RCC_DEV0_PORT_STRAP0__STRAP_MAX_PAYLOAD_SUPPORT_DN_DEV0_MASK 0x0e000000L
#define nbif_gpu_RCC_DEV0_PORT_STRAP0__STRAP_MAX_LINK_WIDTH_SUPPORT_DEV0_MASK 0x70000000L
#define nbif_gpu_RCC_DEV0_PORT_STRAP0__STRAP_EPF0_DUMMY_EN_DEV0_MASK 0x80000000L

// nbif_gpu_RCC_DEV0_PORT_STRAP1
#define nbif_gpu_RCC_DEV0_PORT_STRAP1__STRAP_SUBSYS_ID_DN_DEV0_MASK 0x0000ffffL
#define nbif_gpu_RCC_DEV0_PORT_STRAP1__STRAP_SUBSYS_VEN_ID_DN_DEV0_MASK 0xffff0000L

// nbif_gpu_RCC_DEV0_PORT_STRAP2
#define nbif_gpu_RCC_DEV0_PORT_STRAP2__STRAP_DE_EMPHASIS_SEL_DN_DEV0_MASK 0x00000001L
#define nbif_gpu_RCC_DEV0_PORT_STRAP2__STRAP_DSN_EN_DN_DEV0_MASK 0x00000002L
#define nbif_gpu_RCC_DEV0_PORT_STRAP2__STRAP_E2E_PREFIX_EN_DEV0_MASK 0x00000004L
#define nbif_gpu_RCC_DEV0_PORT_STRAP2__STRAP_ECN1P1_EN_DEV0_MASK 0x00000008L
#define nbif_gpu_RCC_DEV0_PORT_STRAP2__STRAP_ECRC_CHECK_EN_DEV0_MASK 0x00000010L
#define nbif_gpu_RCC_DEV0_PORT_STRAP2__STRAP_ECRC_GEN_EN_DEV0_MASK 0x00000020L
#define nbif_gpu_RCC_DEV0_PORT_STRAP2__STRAP_ERR_REPORTING_DIS_DEV0_MASK 0x00000040L
#define nbif_gpu_RCC_DEV0_PORT_STRAP2__STRAP_EXTENDED_FMT_SUPPORTED_DEV0_MASK 0x00000080L
#define nbif_gpu_RCC_DEV0_PORT_STRAP2__STRAP_EXTENDED_TAG_ECN_EN_DEV0_MASK 0x00000100L
#define nbif_gpu_RCC_DEV0_PORT_STRAP2__STRAP_EXT_VC_COUNT_DN_DEV0_MASK 0x00000e00L
#define nbif_gpu_RCC_DEV0_PORT_STRAP2__STRAP_FIRST_RCVD_ERR_LOG_DN_DEV0_MASK 0x00001000L
#define nbif_gpu_RCC_DEV0_PORT_STRAP2__STRAP_POISONED_ADVISORY_NONFATAL_DN_DEV0_MASK 0x00002000L
#define nbif_gpu_RCC_DEV0_PORT_STRAP2__STRAP_GEN2_COMPLIANCE_DEV0_MASK 0x00004000L
#define nbif_gpu_RCC_DEV0_PORT_STRAP2__STRAP_GEN2_EN_DEV0_MASK 0x00008000L
#define nbif_gpu_RCC_DEV0_PORT_STRAP2__STRAP_GEN3_COMPLIANCE_DEV0_MASK 0x00010000L
#define nbif_gpu_RCC_DEV0_PORT_STRAP2__STRAP_TARGET_LINK_SPEED_DEV0_MASK 0x00060000L
#define nbif_gpu_RCC_DEV0_PORT_STRAP2__STRAP_INTERNAL_ERR_EN_DEV0_MASK 0x00080000L
#define nbif_gpu_RCC_DEV0_PORT_STRAP2__STRAP_L0S_ACCEPTABLE_LATENCY_DEV0_MASK 0x00700000L
#define nbif_gpu_RCC_DEV0_PORT_STRAP2__STRAP_L0S_EXIT_LATENCY_DEV0_MASK 0x03800000L
#define nbif_gpu_RCC_DEV0_PORT_STRAP2__STRAP_L1_ACCEPTABLE_LATENCY_DEV0_MASK 0x1c000000L
#define nbif_gpu_RCC_DEV0_PORT_STRAP2__STRAP_L1_EXIT_LATENCY_DEV0_MASK 0xe0000000L

// nbif_gpu_RCC_DEV0_PORT_STRAP3
#define nbif_gpu_RCC_DEV0_PORT_STRAP3__STRAP_LINK_BW_NOTIFICATION_CAP_DN_EN_DEV0_MASK 0x00000001L
#define nbif_gpu_RCC_DEV0_PORT_STRAP3__STRAP_LTR_EN_DEV0_MASK 0x00000002L
#define nbif_gpu_RCC_DEV0_PORT_STRAP3__STRAP_LTR_EN_DN_DEV0_MASK 0x00000004L
#define nbif_gpu_RCC_DEV0_PORT_STRAP3__STRAP_MAX_PAYLOAD_SUPPORT_DEV0_MASK 0x00000038L
#define nbif_gpu_RCC_DEV0_PORT_STRAP3__STRAP_MSI_EN_DN_DEV0_MASK 0x00000040L
#define nbif_gpu_RCC_DEV0_PORT_STRAP3__STRAP_MSTCPL_TIMEOUT_EN_DEV0_MASK 0x00000080L
#define nbif_gpu_RCC_DEV0_PORT_STRAP3__STRAP_NO_SOFT_RESET_DN_DEV0_MASK 0x00000100L
#define nbif_gpu_RCC_DEV0_PORT_STRAP3__STRAP_OBFF_SUPPORTED_DEV0_MASK 0x00000600L
#define nbif_gpu_RCC_DEV0_PORT_STRAP3__STRAP_PCIE_LANE_EQUALIZATION_CNTL_DOWNSTREAM_PORT_RX_PRESET_HINT_DEV0_MASK \
  0x00003800L
#define nbif_gpu_RCC_DEV0_PORT_STRAP3__STRAP_PCIE_LANE_EQUALIZATION_CNTL_DOWNSTREAM_PORT_TX_PRESET_DEV0_MASK \
  0x0003c000L
#define nbif_gpu_RCC_DEV0_PORT_STRAP3__STRAP_PCIE_LANE_EQUALIZATION_CNTL_UPSTREAM_PORT_RX_PRESET_HINT_DEV0_MASK \
  0x001c0000L
#define nbif_gpu_RCC_DEV0_PORT_STRAP3__STRAP_PCIE_LANE_EQUALIZATION_CNTL_UPSTREAM_PORT_TX_PRESET_DEV0_MASK \
  0x01e00000L
#define nbif_gpu_RCC_DEV0_PORT_STRAP3__STRAP_PM_SUPPORT_DEV0_MASK 0x06000000L
#define nbif_gpu_RCC_DEV0_PORT_STRAP3__STRAP_PM_SUPPORT_DN_DEV0_MASK 0x18000000L
#define nbif_gpu_RCC_DEV0_PORT_STRAP3__STRAP_ATOMIC_EN_DN_DEV0_MASK 0x20000000L
#define nbif_gpu_RCC_DEV0_PORT_STRAP3__STRAP_VENDOR_ID_BIT_DN_DEV0_MASK 0x40000000L
#define nbif_gpu_RCC_DEV0_PORT_STRAP3__STRAP_PMC_DSI_DN_DEV0_MASK 0x80000000L

// nbif_gpu_RCC_DEV0_PORT_STRAP4
#define nbif_gpu_RCC_DEV0_PORT_STRAP4__STRAP_PWR_BUDGET_DATA_8T0_0_DEV0_MASK 0x000000ffL
#define nbif_gpu_RCC_DEV0_PORT_STRAP4__STRAP_PWR_BUDGET_DATA_8T0_1_DEV0_MASK 0x0000ff00L
#define nbif_gpu_RCC_DEV0_PORT_STRAP4__STRAP_PWR_BUDGET_DATA_8T0_2_DEV0_MASK 0x00ff0000L
#define nbif_gpu_RCC_DEV0_PORT_STRAP4__STRAP_PWR_BUDGET_DATA_8T0_3_DEV0_MASK 0xff000000L

// nbif_gpu_RCC_DEV0_PORT_STRAP5
#define nbif_gpu_RCC_DEV0_PORT_STRAP5__STRAP_PWR_BUDGET_DATA_8T0_4_DEV0_MASK 0x000000ffL
#define nbif_gpu_RCC_DEV0_PORT_STRAP5__STRAP_PWR_BUDGET_DATA_8T0_5_DEV0_MASK 0x0000ff00L
#define nbif_gpu_RCC_DEV0_PORT_STRAP5__STRAP_PWR_BUDGET_SYSTEM_ALLOCATED_DEV0_MASK 0x00010000L
#define nbif_gpu_RCC_DEV0_PORT_STRAP5__STRAP_ATOMIC_64BIT_EN_DN_DEV0_MASK 0x00020000L
#define nbif_gpu_RCC_DEV0_PORT_STRAP5__STRAP_ATOMIC_ROUTING_EN_DEV0_MASK 0x00040000L
#define nbif_gpu_RCC_DEV0_PORT_STRAP5__STRAP_VC_EN_DN_DEV0_MASK 0x00080000L
#define nbif_gpu_RCC_DEV0_PORT_STRAP5__STRAP_TwoVC_EN_DEV0_MASK 0x00100000L
#define nbif_gpu_RCC_DEV0_PORT_STRAP5__STRAP_TwoVC_EN_DN_DEV0_MASK 0x00200000L
#define nbif_gpu_RCC_DEV0_PORT_STRAP5__STRAP_ACS_SOURCE_VALIDATION_DN_DEV0_MASK 0x00800000L
#define nbif_gpu_RCC_DEV0_PORT_STRAP5__STRAP_ACS_TRANSLATION_BLOCKING_DN_DEV0_MASK 0x01000000L
#define nbif_gpu_RCC_DEV0_PORT_STRAP5__STRAP_ACS_P2P_REQUEST_REDIRECT_DN_DEV0_MASK 0x02000000L
#define nbif_gpu_RCC_DEV0_PORT_STRAP5__STRAP_ACS_P2P_COMPLETION_REDIRECT_DN_DEV0_MASK 0x04000000L
#define nbif_gpu_RCC_DEV0_PORT_STRAP5__STRAP_ACS_UPSTREAM_FORWARDING_DN_DEV0_MASK 0x08000000L
#define nbif_gpu_RCC_DEV0_PORT_STRAP5__STRAP_ACS_P2P_EGRESS_CONTROL_DN_DEV0_MASK 0x10000000L
#define nbif_gpu_RCC_DEV0_PORT_STRAP5__STRAP_ACS_DIRECT_TRANSLATED_P2P_DN_DEV0_MASK 0x20000000L
#define nbif_gpu_RCC_DEV0_PORT_STRAP5__STRAP_MSI_MAP_EN_DEV0_MASK 0x40000000L
#define nbif_gpu_RCC_DEV0_PORT_STRAP5__STRAP_SSID_EN_DEV0_MASK 0x80000000L

// nbif_gpu_RCC_DEV0_PORT_STRAP6
#define nbif_gpu_RCC_DEV0_PORT_STRAP6__STRAP_CFG_CRS_EN_DEV0_MASK 0x00000001L
#define nbif_gpu_RCC_DEV0_PORT_STRAP6__STRAP_SMN_ERR_STATUS_MASK_EN_DNS_DEV0_MASK 0x00000002L

// nbif_gpu_RCC_DEV0_PORT_STRAP7
#define nbif_gpu_RCC_DEV0_PORT_STRAP7__STRAP_PORT_NUMBER_DEV0_MASK 0x000000ffL
#define nbif_gpu_RCC_DEV0_PORT_STRAP7__STRAP_MAJOR_REV_ID_DN_DEV0_MASK 0x00000f00L
#define nbif_gpu_RCC_DEV0_PORT_STRAP7__STRAP_MINOR_REV_ID_DN_DEV0_MASK 0x0000f000L
#define nbif_gpu_RCC_DEV0_PORT_STRAP7__STRAP_RP_BUSNUM_DEV0_MASK 0x00ff0000L
#define nbif_gpu_RCC_DEV0_PORT_STRAP7__STRAP_DN_DEVNUM_DEV0_MASK 0x1f000000L
#define nbif_gpu_RCC_DEV0_PORT_STRAP7__STRAP_DN_FUNCID_DEV0_MASK 0xe0000000L

// nbif_gpu_RCC_DEV0_EPF0_STRAP0
#define nbif_gpu_RCC_DEV0_EPF0_STRAP0__STRAP_DEVICE_ID_DEV0_F0_MASK 0x0000ffffL
#define nbif_gpu_RCC_DEV0_EPF0_STRAP0__STRAP_MAJOR_REV_ID_DEV0_F0_MASK 0x000f0000L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP0__STRAP_MINOR_REV_ID_DEV0_F0_MASK 0x00f00000L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP0__STRAP_ATI_REV_ID_DEV0_F0_MASK 0x0f000000L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP0__STRAP_FUNC_EN_DEV0_F0_MASK 0x10000000L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP0__STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F0_MASK 0x20000000L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP0__STRAP_D1_SUPPORT_DEV0_F0_MASK 0x40000000L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP0__STRAP_D2_SUPPORT_DEV0_F0_MASK 0x80000000L

// nbif_gpu_RCC_DEV0_EPF0_STRAP1
#define nbif_gpu_RCC_DEV0_EPF0_STRAP1__STRAP_SRIOV_VF_DEVICE_ID_DEV0_F0_MASK 0x0000ffffL
#define nbif_gpu_RCC_DEV0_EPF0_STRAP1__STRAP_SRIOV_SUPPORTED_PAGE_SIZE_DEV0_F0_MASK 0xffff0000L

// nbif_gpu_RCC_DEV0_EPF0_STRAP13
#define nbif_gpu_RCC_DEV0_EPF0_STRAP13__STRAP_CLASS_CODE_PIF_DEV0_F0_MASK 0x000000ffL
#define nbif_gpu_RCC_DEV0_EPF0_STRAP13__STRAP_CLASS_CODE_SUB_DEV0_F0_MASK 0x0000ff00L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP13__STRAP_CLASS_CODE_BASE_DEV0_F0_MASK 0x00ff0000L

// nbif_gpu_RCC_DEV0_EPF0_STRAP2
#define nbif_gpu_RCC_DEV0_EPF0_STRAP2__STRAP_SRIOV_EN_DEV0_F0_MASK 0x00000001L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP2__STRAP_SRIOV_TOTAL_VFS_DEV0_F0_MASK 0x0000003eL
#define nbif_gpu_RCC_DEV0_EPF0_STRAP2__STRAP_64BAR_DIS_DEV0_F0_MASK 0x00000040L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP2__STRAP_NO_SOFT_RESET_DEV0_F0_MASK 0x00000080L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP2__STRAP_RESIZE_BAR_EN_DEV0_F0_MASK 0x00000100L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP2__STRAP_MAX_PASID_WIDTH_DEV0_F0_MASK 0x00003e00L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP2__STRAP_MSI_PERVECTOR_MASK_CAP_DEV0_F0_MASK 0x00004000L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP2__STRAP_ARI_EN_DEV0_F0_MASK 0x00008000L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP2__STRAP_AER_EN_DEV0_F0_MASK 0x00010000L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP2__STRAP_ACS_EN_DEV0_F0_MASK 0x00020000L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP2__STRAP_ATS_EN_DEV0_F0_MASK 0x00040000L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP2__STRAP_CPL_ABORT_ERR_EN_DEV0_F0_MASK 0x00100000L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP2__STRAP_DPA_EN_DEV0_F0_MASK 0x00200000L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP2__STRAP_DSN_EN_DEV0_F0_MASK 0x00400000L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP2__STRAP_VC_EN_DEV0_F0_MASK 0x00800000L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP2__STRAP_MSI_MULTI_CAP_DEV0_F0_MASK 0x07000000L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP2__STRAP_PAGE_REQ_EN_DEV0_F0_MASK 0x08000000L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP2__STRAP_PASID_EN_DEV0_F0_MASK 0x10000000L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP2__STRAP_PASID_EXE_PERMISSION_SUPPORTED_DEV0_F0_MASK 0x20000000L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP2__STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED_DEV0_F0_MASK        \
  0x40000000L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP2__STRAP_PASID_PRIV_MODE_SUPPORTED_DEV0_F0_MASK 0x80000000L

// nbif_gpu_RCC_DEV0_EPF0_STRAP3
#define nbif_gpu_RCC_DEV0_EPF0_STRAP3__STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F0_MASK 0x00000001L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP3__STRAP_PWR_EN_DEV0_F0_MASK 0x00000002L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP3__STRAP_SUBSYS_ID_DEV0_F0_MASK 0x0003fffcL
#define nbif_gpu_RCC_DEV0_EPF0_STRAP3__STRAP_MSI_EN_DEV0_F0_MASK 0x00040000L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP3__STRAP_MSI_CLR_PENDING_EN_DEV0_F0_MASK 0x00080000L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP3__STRAP_MSIX_EN_DEV0_F0_MASK 0x00100000L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP3__STRAP_MSIX_TABLE_BIR_DEV0_F0_MASK 0x00e00000L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP3__STRAP_PMC_DSI_DEV0_F0_MASK 0x01000000L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP3__STRAP_VENDOR_ID_BIT_DEV0_F0_MASK 0x02000000L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP3__STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F0_MASK 0x04000000L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP3__STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F0_MASK 0x08000000L

// nbif_gpu_RCC_DEV0_EPF0_STRAP4
#define nbif_gpu_RCC_DEV0_EPF0_STRAP4__STRAP_MSIX_TABLE_OFFSET_DEV0_F0_MASK 0x000fffffL
#define nbif_gpu_RCC_DEV0_EPF0_STRAP4__STRAP_ATOMIC_64BIT_EN_DEV0_F0_MASK 0x00100000L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP4__STRAP_ATOMIC_EN_DEV0_F0_MASK 0x00200000L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP4__STRAP_FLR_EN_DEV0_F0_MASK 0x00400000L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP4__STRAP_PME_SUPPORT_DEV0_F0_MASK 0x0f800000L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP4__STRAP_INTERRUPT_PIN_DEV0_F0_MASK 0x70000000L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP4__STRAP_AUXPWR_SUPPORT_DEV0_F0_MASK 0x80000000L

// nbif_gpu_RCC_DEV0_EPF0_STRAP5
#define nbif_gpu_RCC_DEV0_EPF0_STRAP5__STRAP_SUBSYS_VEN_ID_DEV0_F0_MASK 0x0000ffffL

// nbif_gpu_RCC_DEV0_EPF0_STRAP8
#define nbif_gpu_RCC_DEV0_EPF0_STRAP8__STRAP_BAR_COMPLIANCE_EN_DEV0_F0_MASK 0x00000001L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP8__STRAP_DOORBELL_APER_SIZE_DEV0_F0_MASK 0x00000006L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP8__STRAP_DOORBELL_BAR_DIS_DEV0_F0_MASK 0x00000008L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP8__STRAP_FB_ALWAYS_ON_DEV0_F0_MASK 0x00000010L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP8__STRAP_FB_CPL_TYPE_SEL_DEV0_F0_MASK 0x00000060L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP8__STRAP_IO_BAR_DIS_DEV0_F0_MASK 0x00000080L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP8__STRAP_LFB_ERRMSG_EN_DEV0_F0_MASK 0x00000100L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP8__STRAP_MEM_AP_SIZE_DEV0_F0_MASK 0x00000e00L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP8__STRAP_REG_AP_SIZE_DEV0_F0_MASK 0x00003000L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP8__STRAP_ROM_AP_SIZE_DEV0_F0_MASK 0x0000c000L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP8__STRAP_VF_DOORBELL_APER_SIZE_DEV0_F0_MASK 0x00070000L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP8__STRAP_VF_MEM_AP_SIZE_DEV0_F0_MASK 0x00380000L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP8__STRAP_VF_REG_AP_SIZE_DEV0_F0_MASK 0x00c00000L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP8__STRAP_VGA_DIS_DEV0_F0_MASK 0x01000000L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP8__STRAP_NBIF_ROM_BAR_DIS_CHICKEN_DEV0_F0_MASK 0x02000000L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP8__STRAP_VF_REG_PROT_DIS_DEV0_F0_MASK 0x04000000L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP8__STRAP_VF_MSI_MULTI_CAP_DEV0_F0_MASK 0x38000000L
#define nbif_gpu_RCC_DEV0_EPF0_STRAP8__STRAP_SRIOV_VF_MAPPING_MODE_DEV0_F0_MASK 0xc0000000L

// nbif_gpu_RCC_DEV0_EPF0_STRAP9
#define nbif_gpu_RCC_DEV0_EPF0_STRAP9__STRAP_SECURE_ID_DEV0_F0_MASK 0x0000ffffL
#define nbif_gpu_RCC_DEV0_EPF0_STRAP9__STRAP_SECURE_LVL_DEV0_F0_MASK 0x00030000L

// nbif_gpu_RCC_DEV0_EPF1_STRAP0
#define nbif_gpu_RCC_DEV0_EPF1_STRAP0__STRAP_DEVICE_ID_DEV0_F1_MASK 0x0000ffffL
#define nbif_gpu_RCC_DEV0_EPF1_STRAP0__STRAP_MAJOR_REV_ID_DEV0_F1_MASK 0x000f0000L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP0__STRAP_MINOR_REV_ID_DEV0_F1_MASK 0x00f00000L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP0__STRAP_FUNC_EN_DEV0_F1_MASK 0x10000000L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP0__STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F1_MASK 0x20000000L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP0__STRAP_D1_SUPPORT_DEV0_F1_MASK 0x40000000L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP0__STRAP_D2_SUPPORT_DEV0_F1_MASK 0x80000000L

// nbif_gpu_RCC_DEV0_EPF1_STRAP10
#define nbif_gpu_RCC_DEV0_EPF1_STRAP10__STRAP_APER1_RESIZE_EN_DEV0_F1_MASK 0x00000001L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP10__STRAP_APER1_RESIZE_SUPPORT_DEV0_F1_MASK 0x001ffffeL

// nbif_gpu_RCC_DEV0_EPF1_STRAP11
#define nbif_gpu_RCC_DEV0_EPF1_STRAP11__STRAP_APER2_RESIZE_EN_DEV0_F1_MASK 0x00000001L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP11__STRAP_APER2_RESIZE_SUPPORT_DEV0_F1_MASK 0x001ffffeL

// nbif_gpu_RCC_DEV0_EPF1_STRAP12
#define nbif_gpu_RCC_DEV0_EPF1_STRAP12__STRAP_APER3_RESIZE_EN_DEV0_F1_MASK 0x00000001L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP12__STRAP_APER3_RESIZE_SUPPORT_DEV0_F1_MASK 0x001ffffeL

// nbif_gpu_RCC_DEV0_EPF1_STRAP13
#define nbif_gpu_RCC_DEV0_EPF1_STRAP13__STRAP_CLASS_CODE_PIF_DEV0_F1_MASK 0x000000ffL
#define nbif_gpu_RCC_DEV0_EPF1_STRAP13__STRAP_CLASS_CODE_SUB_DEV0_F1_MASK 0x0000ff00L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP13__STRAP_CLASS_CODE_BASE_DEV0_F1_MASK 0x00ff0000L

// nbif_gpu_RCC_DEV0_EPF1_STRAP2
#define nbif_gpu_RCC_DEV0_EPF1_STRAP2__STRAP_NO_SOFT_RESET_DEV0_F1_MASK 0x00000080L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP2__STRAP_RESIZE_BAR_EN_DEV0_F1_MASK 0x00000100L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP2__STRAP_MSI_PERVECTOR_MASK_CAP_DEV0_F1_MASK 0x00004000L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP2__STRAP_AER_EN_DEV0_F1_MASK 0x00010000L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP2__STRAP_ACS_EN_DEV0_F1_MASK 0x00020000L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP2__STRAP_ATS_EN_DEV0_F1_MASK 0x00040000L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP2__STRAP_CPL_ABORT_ERR_EN_DEV0_F1_MASK 0x00100000L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP2__STRAP_DPA_EN_DEV0_F1_MASK 0x00200000L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP2__STRAP_DSN_EN_DEV0_F1_MASK 0x00400000L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP2__STRAP_VC_EN_DEV0_F1_MASK 0x00800000L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP2__STRAP_MSI_MULTI_CAP_DEV0_F1_MASK 0x07000000L

// nbif_gpu_RCC_DEV0_EPF1_STRAP3
#define nbif_gpu_RCC_DEV0_EPF1_STRAP3__STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F1_MASK 0x00000001L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP3__STRAP_PWR_EN_DEV0_F1_MASK 0x00000002L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP3__STRAP_SUBSYS_ID_DEV0_F1_MASK 0x0003fffcL
#define nbif_gpu_RCC_DEV0_EPF1_STRAP3__STRAP_MSI_EN_DEV0_F1_MASK 0x00040000L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP3__STRAP_MSI_CLR_PENDING_EN_DEV0_F1_MASK 0x00080000L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP3__STRAP_MSIX_EN_DEV0_F1_MASK 0x00100000L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP3__STRAP_PMC_DSI_DEV0_F1_MASK 0x01000000L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP3__STRAP_VENDOR_ID_BIT_DEV0_F1_MASK 0x02000000L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP3__STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F1_MASK 0x04000000L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP3__STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F1_MASK 0x08000000L

// nbif_gpu_RCC_DEV0_EPF1_STRAP4
#define nbif_gpu_RCC_DEV0_EPF1_STRAP4__STRAP_ATOMIC_64BIT_EN_DEV0_F1_MASK 0x00100000L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP4__STRAP_ATOMIC_EN_DEV0_F1_MASK 0x00200000L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP4__STRAP_FLR_EN_DEV0_F1_MASK 0x00400000L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP4__STRAP_PME_SUPPORT_DEV0_F1_MASK 0x0f800000L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP4__STRAP_INTERRUPT_PIN_DEV0_F1_MASK 0x70000000L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP4__STRAP_AUXPWR_SUPPORT_DEV0_F1_MASK 0x80000000L

// nbif_gpu_RCC_DEV0_EPF1_STRAP5
#define nbif_gpu_RCC_DEV0_EPF1_STRAP5__STRAP_SUBSYS_VEN_ID_DEV0_F1_MASK 0x0000ffffL

// nbif_gpu_RCC_DEV0_EPF1_STRAP6
#define nbif_gpu_RCC_DEV0_EPF1_STRAP6__STRAP_APER0_EN_DEV0_F1_MASK 0x00000001L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP6__STRAP_APER0_PREFETCHABLE_EN_DEV0_F1_MASK 0x00000002L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP6__STRAP_APER0_64BAR_EN_DEV0_F1_MASK 0x00000004L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP6__STRAP_APER0_AP_SIZE_DEV0_F1_MASK 0x00000070L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP6__STRAP_APER1_EN_DEV0_F1_MASK 0x00000100L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP6__STRAP_APER1_PREFETCHABLE_EN_DEV0_F1_MASK 0x00000200L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP6__STRAP_APER2_EN_DEV0_F1_MASK 0x00010000L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP6__STRAP_APER2_PREFETCHABLE_EN_DEV0_F1_MASK 0x00020000L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP6__STRAP_APER3_EN_DEV0_F1_MASK 0x01000000L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP6__STRAP_APER3_PREFETCHABLE_EN_DEV0_F1_MASK 0x02000000L

// nbif_gpu_RCC_DEV0_EPF1_STRAP7
#define nbif_gpu_RCC_DEV0_EPF1_STRAP7__STRAP_ROM_APER_EN_DEV0_F1_MASK 0x00000001L
#define nbif_gpu_RCC_DEV0_EPF1_STRAP7__STRAP_ROM_APER_SIZE_DEV0_F1_MASK 0x0000001eL

// nbif_gpu_RCC_DEV1_PORT_STRAP0
#define nbif_gpu_RCC_DEV1_PORT_STRAP0__STRAP_ARI_EN_DN_DEV1_MASK 0x00000002L
#define nbif_gpu_RCC_DEV1_PORT_STRAP0__STRAP_ACS_EN_DN_DEV1_MASK 0x00000004L
#define nbif_gpu_RCC_DEV1_PORT_STRAP0__STRAP_AER_EN_DN_DEV1_MASK 0x00000008L
#define nbif_gpu_RCC_DEV1_PORT_STRAP0__STRAP_CPL_ABORT_ERR_EN_DN_DEV1_MASK 0x00000010L
#define nbif_gpu_RCC_DEV1_PORT_STRAP0__STRAP_DEVICE_ID_DN_DEV1_MASK 0x001fffe0L
#define nbif_gpu_RCC_DEV1_PORT_STRAP0__STRAP_INTERRUPT_PIN_DN_DEV1_MASK 0x00e00000L
#define nbif_gpu_RCC_DEV1_PORT_STRAP0__STRAP_IGNORE_E2E_PREFIX_UR_DN_DEV1_MASK 0x01000000L
#define nbif_gpu_RCC_DEV1_PORT_STRAP0__STRAP_MAX_PAYLOAD_SUPPORT_DN_DEV1_MASK 0x0e000000L
#define nbif_gpu_RCC_DEV1_PORT_STRAP0__STRAP_MAX_LINK_WIDTH_SUPPORT_DEV1_MASK 0x70000000L
#define nbif_gpu_RCC_DEV1_PORT_STRAP0__STRAP_EPF0_DUMMY_EN_DEV1_MASK 0x80000000L

// nbif_gpu_RCC_DEV1_PORT_STRAP1
#define nbif_gpu_RCC_DEV1_PORT_STRAP1__STRAP_SUBSYS_ID_DN_DEV1_MASK 0x0000ffffL
#define nbif_gpu_RCC_DEV1_PORT_STRAP1__STRAP_SUBSYS_VEN_ID_DN_DEV1_MASK 0xffff0000L

// nbif_gpu_RCC_DEV1_PORT_STRAP2
#define nbif_gpu_RCC_DEV1_PORT_STRAP2__STRAP_DE_EMPHASIS_SEL_DN_DEV1_MASK 0x00000001L
#define nbif_gpu_RCC_DEV1_PORT_STRAP2__STRAP_DSN_EN_DN_DEV1_MASK 0x00000002L
#define nbif_gpu_RCC_DEV1_PORT_STRAP2__STRAP_E2E_PREFIX_EN_DEV1_MASK 0x00000004L
#define nbif_gpu_RCC_DEV1_PORT_STRAP2__STRAP_ECN1P1_EN_DEV1_MASK 0x00000008L
#define nbif_gpu_RCC_DEV1_PORT_STRAP2__STRAP_ECRC_CHECK_EN_DEV1_MASK 0x00000010L
#define nbif_gpu_RCC_DEV1_PORT_STRAP2__STRAP_ECRC_GEN_EN_DEV1_MASK 0x00000020L
#define nbif_gpu_RCC_DEV1_PORT_STRAP2__STRAP_ERR_REPORTING_DIS_DEV1_MASK 0x00000040L
#define nbif_gpu_RCC_DEV1_PORT_STRAP2__STRAP_EXTENDED_FMT_SUPPORTED_DEV1_MASK 0x00000080L
#define nbif_gpu_RCC_DEV1_PORT_STRAP2__STRAP_EXTENDED_TAG_ECN_EN_DEV1_MASK 0x00000100L
#define nbif_gpu_RCC_DEV1_PORT_STRAP2__STRAP_EXT_VC_COUNT_DN_DEV1_MASK 0x00000e00L
#define nbif_gpu_RCC_DEV1_PORT_STRAP2__STRAP_FIRST_RCVD_ERR_LOG_DN_DEV1_MASK 0x00001000L
#define nbif_gpu_RCC_DEV1_PORT_STRAP2__STRAP_POISONED_ADVISORY_NONFATAL_DN_DEV1_MASK 0x00002000L
#define nbif_gpu_RCC_DEV1_PORT_STRAP2__STRAP_GEN2_COMPLIANCE_DEV1_MASK 0x00004000L
#define nbif_gpu_RCC_DEV1_PORT_STRAP2__STRAP_GEN2_EN_DEV1_MASK 0x00008000L
#define nbif_gpu_RCC_DEV1_PORT_STRAP2__STRAP_GEN3_COMPLIANCE_DEV1_MASK 0x00010000L
#define nbif_gpu_RCC_DEV1_PORT_STRAP2__STRAP_TARGET_LINK_SPEED_DEV1_MASK 0x00060000L
#define nbif_gpu_RCC_DEV1_PORT_STRAP2__STRAP_INTERNAL_ERR_EN_DEV1_MASK 0x00080000L
#define nbif_gpu_RCC_DEV1_PORT_STRAP2__STRAP_L0S_ACCEPTABLE_LATENCY_DEV1_MASK 0x00700000L
#define nbif_gpu_RCC_DEV1_PORT_STRAP2__STRAP_L0S_EXIT_LATENCY_DEV1_MASK 0x03800000L
#define nbif_gpu_RCC_DEV1_PORT_STRAP2__STRAP_L1_ACCEPTABLE_LATENCY_DEV1_MASK 0x1c000000L
#define nbif_gpu_RCC_DEV1_PORT_STRAP2__STRAP_L1_EXIT_LATENCY_DEV1_MASK 0xe0000000L

// nbif_gpu_RCC_DEV1_PORT_STRAP3
#define nbif_gpu_RCC_DEV1_PORT_STRAP3__STRAP_LINK_BW_NOTIFICATION_CAP_DN_EN_DEV1_MASK 0x00000001L
#define nbif_gpu_RCC_DEV1_PORT_STRAP3__STRAP_LTR_EN_DEV1_MASK 0x00000002L
#define nbif_gpu_RCC_DEV1_PORT_STRAP3__STRAP_LTR_EN_DN_DEV1_MASK 0x00000004L
#define nbif_gpu_RCC_DEV1_PORT_STRAP3__STRAP_MAX_PAYLOAD_SUPPORT_DEV1_MASK 0x00000038L
#define nbif_gpu_RCC_DEV1_PORT_STRAP3__STRAP_MSI_EN_DN_DEV1_MASK 0x00000040L
#define nbif_gpu_RCC_DEV1_PORT_STRAP3__STRAP_MSTCPL_TIMEOUT_EN_DEV1_MASK 0x00000080L
#define nbif_gpu_RCC_DEV1_PORT_STRAP3__STRAP_NO_SOFT_RESET_DN_DEV1_MASK 0x00000100L
#define nbif_gpu_RCC_DEV1_PORT_STRAP3__STRAP_OBFF_SUPPORTED_DEV1_MASK 0x00000600L
#define nbif_gpu_RCC_DEV1_PORT_STRAP3__STRAP_PCIE_LANE_EQUALIZATION_CNTL_DOWNSTREAM_PORT_RX_PRESET_HINT_DEV1_MASK \
  0x00003800L
#define nbif_gpu_RCC_DEV1_PORT_STRAP3__STRAP_PCIE_LANE_EQUALIZATION_CNTL_DOWNSTREAM_PORT_TX_PRESET_DEV1_MASK \
  0x0003c000L
#define nbif_gpu_RCC_DEV1_PORT_STRAP3__STRAP_PCIE_LANE_EQUALIZATION_CNTL_UPSTREAM_PORT_RX_PRESET_HINT_DEV1_MASK \
  0x001c0000L
#define nbif_gpu_RCC_DEV1_PORT_STRAP3__STRAP_PCIE_LANE_EQUALIZATION_CNTL_UPSTREAM_PORT_TX_PRESET_DEV1_MASK \
  0x01e00000L
#define nbif_gpu_RCC_DEV1_PORT_STRAP3__STRAP_PM_SUPPORT_DEV1_MASK 0x06000000L
#define nbif_gpu_RCC_DEV1_PORT_STRAP3__STRAP_PM_SUPPORT_DN_DEV1_MASK 0x18000000L
#define nbif_gpu_RCC_DEV1_PORT_STRAP3__STRAP_ATOMIC_EN_DN_DEV1_MASK 0x20000000L
#define nbif_gpu_RCC_DEV1_PORT_STRAP3__STRAP_VENDOR_ID_BIT_DN_DEV1_MASK 0x40000000L
#define nbif_gpu_RCC_DEV1_PORT_STRAP3__STRAP_PMC_DSI_DN_DEV1_MASK 0x80000000L

// nbif_gpu_RCC_DEV1_PORT_STRAP4
#define nbif_gpu_RCC_DEV1_PORT_STRAP4__STRAP_PWR_BUDGET_DATA_8T0_0_DEV1_MASK 0x000000ffL
#define nbif_gpu_RCC_DEV1_PORT_STRAP4__STRAP_PWR_BUDGET_DATA_8T0_1_DEV1_MASK 0x0000ff00L
#define nbif_gpu_RCC_DEV1_PORT_STRAP4__STRAP_PWR_BUDGET_DATA_8T0_2_DEV1_MASK 0x00ff0000L
#define nbif_gpu_RCC_DEV1_PORT_STRAP4__STRAP_PWR_BUDGET_DATA_8T0_3_DEV1_MASK 0xff000000L

// nbif_gpu_RCC_DEV1_PORT_STRAP5
#define nbif_gpu_RCC_DEV1_PORT_STRAP5__STRAP_PWR_BUDGET_DATA_8T0_4_DEV1_MASK 0x000000ffL
#define nbif_gpu_RCC_DEV1_PORT_STRAP5__STRAP_PWR_BUDGET_DATA_8T0_5_DEV1_MASK 0x0000ff00L
#define nbif_gpu_RCC_DEV1_PORT_STRAP5__STRAP_PWR_BUDGET_SYSTEM_ALLOCATED_DEV1_MASK 0x00010000L
#define nbif_gpu_RCC_DEV1_PORT_STRAP5__STRAP_ATOMIC_64BIT_EN_DN_DEV1_MASK 0x00020000L
#define nbif_gpu_RCC_DEV1_PORT_STRAP5__STRAP_ATOMIC_ROUTING_EN_DEV1_MASK 0x00040000L
#define nbif_gpu_RCC_DEV1_PORT_STRAP5__STRAP_VC_EN_DN_DEV1_MASK 0x00080000L
#define nbif_gpu_RCC_DEV1_PORT_STRAP5__STRAP_TwoVC_EN_DEV1_MASK 0x00100000L
#define nbif_gpu_RCC_DEV1_PORT_STRAP5__STRAP_TwoVC_EN_DN_DEV1_MASK 0x00200000L
#define nbif_gpu_RCC_DEV1_PORT_STRAP5__STRAP_ACS_SOURCE_VALIDATION_DN_DEV1_MASK 0x00800000L
#define nbif_gpu_RCC_DEV1_PORT_STRAP5__STRAP_ACS_TRANSLATION_BLOCKING_DN_DEV1_MASK 0x01000000L
#define nbif_gpu_RCC_DEV1_PORT_STRAP5__STRAP_ACS_P2P_REQUEST_REDIRECT_DN_DEV1_MASK 0x02000000L
#define nbif_gpu_RCC_DEV1_PORT_STRAP5__STRAP_ACS_P2P_COMPLETION_REDIRECT_DN_DEV1_MASK 0x04000000L
#define nbif_gpu_RCC_DEV1_PORT_STRAP5__STRAP_ACS_UPSTREAM_FORWARDING_DN_DEV1_MASK 0x08000000L
#define nbif_gpu_RCC_DEV1_PORT_STRAP5__STRAP_ACS_P2P_EGRESS_CONTROL_DN_DEV1_MASK 0x10000000L
#define nbif_gpu_RCC_DEV1_PORT_STRAP5__STRAP_ACS_DIRECT_TRANSLATED_P2P_DN_DEV1_MASK 0x20000000L
#define nbif_gpu_RCC_DEV1_PORT_STRAP5__STRAP_MSI_MAP_EN_DEV1_MASK 0x40000000L
#define nbif_gpu_RCC_DEV1_PORT_STRAP5__STRAP_SSID_EN_DEV1_MASK 0x80000000L

// nbif_gpu_RCC_DEV1_PORT_STRAP6
#define nbif_gpu_RCC_DEV1_PORT_STRAP6__STRAP_CFG_CRS_EN_DEV1_MASK 0x00000001L
#define nbif_gpu_RCC_DEV1_PORT_STRAP6__STRAP_SMN_ERR_STATUS_MASK_EN_DNS_DEV1_MASK 0x00000002L

// nbif_gpu_RCC_DEV1_PORT_STRAP7
#define nbif_gpu_RCC_DEV1_PORT_STRAP7__STRAP_PORT_NUMBER_DEV1_MASK 0x000000ffL
#define nbif_gpu_RCC_DEV1_PORT_STRAP7__STRAP_MAJOR_REV_ID_DN_DEV1_MASK 0x00000f00L
#define nbif_gpu_RCC_DEV1_PORT_STRAP7__STRAP_MINOR_REV_ID_DN_DEV1_MASK 0x0000f000L
#define nbif_gpu_RCC_DEV1_PORT_STRAP7__STRAP_RP_BUSNUM_DEV1_MASK 0x00ff0000L
#define nbif_gpu_RCC_DEV1_PORT_STRAP7__STRAP_DN_DEVNUM_DEV1_MASK 0x1f000000L
#define nbif_gpu_RCC_DEV1_PORT_STRAP7__STRAP_DN_FUNCID_DEV1_MASK 0xe0000000L

// nbif_gpu_RCC_DEV0_EPF2_STRAP0
#define nbif_gpu_RCC_DEV0_EPF2_STRAP0__STRAP_DEVICE_ID_DEV0_F2_MASK 0x0000ffffL
#define nbif_gpu_RCC_DEV0_EPF2_STRAP0__STRAP_MAJOR_REV_ID_DEV0_F2_MASK 0x000f0000L
#define nbif_gpu_RCC_DEV0_EPF2_STRAP0__STRAP_MINOR_REV_ID_DEV0_F2_MASK 0x00f00000L
#define nbif_gpu_RCC_DEV0_EPF2_STRAP0__STRAP_FUNC_EN_DEV0_F2_MASK 0x10000000L
#define nbif_gpu_RCC_DEV0_EPF2_STRAP0__STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F2_MASK 0x20000000L
#define nbif_gpu_RCC_DEV0_EPF2_STRAP0__STRAP_D1_SUPPORT_DEV0_F2_MASK 0x40000000L
#define nbif_gpu_RCC_DEV0_EPF2_STRAP0__STRAP_D2_SUPPORT_DEV0_F2_MASK 0x80000000L

// nbif_gpu_RCC_DEV0_EPF2_STRAP13
#define nbif_gpu_RCC_DEV0_EPF2_STRAP13__STRAP_CLASS_CODE_PIF_DEV0_F2_MASK 0x000000ffL
#define nbif_gpu_RCC_DEV0_EPF2_STRAP13__STRAP_CLASS_CODE_SUB_DEV0_F2_MASK 0x0000ff00L
#define nbif_gpu_RCC_DEV0_EPF2_STRAP13__STRAP_CLASS_CODE_BASE_DEV0_F2_MASK 0x00ff0000L

// nbif_gpu_RCC_DEV0_EPF2_STRAP2
#define nbif_gpu_RCC_DEV0_EPF2_STRAP2__STRAP_NO_SOFT_RESET_DEV0_F2_MASK 0x00000080L
#define nbif_gpu_RCC_DEV0_EPF2_STRAP2__STRAP_RESIZE_BAR_EN_DEV0_F2_MASK 0x00000100L
#define nbif_gpu_RCC_DEV0_EPF2_STRAP2__STRAP_MSI_PERVECTOR_MASK_CAP_DEV0_F2_MASK 0x00004000L
#define nbif_gpu_RCC_DEV0_EPF2_STRAP2__STRAP_AER_EN_DEV0_F2_MASK 0x00010000L
#define nbif_gpu_RCC_DEV0_EPF2_STRAP2__STRAP_ACS_EN_DEV0_F2_MASK 0x00020000L
#define nbif_gpu_RCC_DEV0_EPF2_STRAP2__STRAP_CPL_ABORT_ERR_EN_DEV0_F2_MASK 0x00100000L
#define nbif_gpu_RCC_DEV0_EPF2_STRAP2__STRAP_DPA_EN_DEV0_F2_MASK 0x00200000L
#define nbif_gpu_RCC_DEV0_EPF2_STRAP2__STRAP_VC_EN_DEV0_F2_MASK 0x00800000L
#define nbif_gpu_RCC_DEV0_EPF2_STRAP2__STRAP_MSI_MULTI_CAP_DEV0_F2_MASK 0x07000000L

// nbif_gpu_RCC_DEV0_EPF2_STRAP3
#define nbif_gpu_RCC_DEV0_EPF2_STRAP3__STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F2_MASK 0x00000001L
#define nbif_gpu_RCC_DEV0_EPF2_STRAP3__STRAP_PWR_EN_DEV0_F2_MASK 0x00000002L
#define nbif_gpu_RCC_DEV0_EPF2_STRAP3__STRAP_SUBSYS_ID_DEV0_F2_MASK 0x0003fffcL
#define nbif_gpu_RCC_DEV0_EPF2_STRAP3__STRAP_MSI_EN_DEV0_F2_MASK 0x00040000L
#define nbif_gpu_RCC_DEV0_EPF2_STRAP3__STRAP_MSI_CLR_PENDING_EN_DEV0_F2_MASK 0x00080000L
#define nbif_gpu_RCC_DEV0_EPF2_STRAP3__STRAP_MSIX_EN_DEV0_F2_MASK 0x00100000L
#define nbif_gpu_RCC_DEV0_EPF2_STRAP3__STRAP_PMC_DSI_DEV0_F2_MASK 0x01000000L
#define nbif_gpu_RCC_DEV0_EPF2_STRAP3__STRAP_VENDOR_ID_BIT_DEV0_F2_MASK 0x02000000L
#define nbif_gpu_RCC_DEV0_EPF2_STRAP3__STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F2_MASK 0x04000000L
#define nbif_gpu_RCC_DEV0_EPF2_STRAP3__STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F2_MASK 0x08000000L

// nbif_gpu_RCC_DEV0_EPF2_STRAP4
#define nbif_gpu_RCC_DEV0_EPF2_STRAP4__STRAP_ATOMIC_64BIT_EN_DEV0_F2_MASK 0x00100000L
#define nbif_gpu_RCC_DEV0_EPF2_STRAP4__STRAP_ATOMIC_EN_DEV0_F2_MASK 0x00200000L
#define nbif_gpu_RCC_DEV0_EPF2_STRAP4__STRAP_FLR_EN_DEV0_F2_MASK 0x00400000L
#define nbif_gpu_RCC_DEV0_EPF2_STRAP4__STRAP_PME_SUPPORT_DEV0_F2_MASK 0x0f800000L
#define nbif_gpu_RCC_DEV0_EPF2_STRAP4__STRAP_INTERRUPT_PIN_DEV0_F2_MASK 0x70000000L
#define nbif_gpu_RCC_DEV0_EPF2_STRAP4__STRAP_AUXPWR_SUPPORT_DEV0_F2_MASK 0x80000000L

// nbif_gpu_RCC_DEV0_EPF2_STRAP5
#define nbif_gpu_RCC_DEV0_EPF2_STRAP5__STRAP_SUBSYS_VEN_ID_DEV0_F2_MASK 0x0000ffffL
#define nbif_gpu_RCC_DEV0_EPF2_STRAP5__STRAP_SATAIDP_EN_DEV0_F2_MASK 0x01000000L

// nbif_gpu_RCC_DEV0_EPF2_STRAP6
#define nbif_gpu_RCC_DEV0_EPF2_STRAP6__STRAP_APER0_EN_DEV0_F2_MASK 0x00000001L
#define nbif_gpu_RCC_DEV0_EPF2_STRAP6__STRAP_APER0_PREFETCHABLE_EN_DEV0_F2_MASK 0x00000002L
#define nbif_gpu_RCC_DEV0_EPF2_STRAP6__STRAP_APER0_AP_SIZE_DEV0_F2_MASK 0x00000070L
#define nbif_gpu_RCC_DEV0_EPF2_STRAP6__STRAP_APER1_EN_DEV0_F2_MASK 0x00000100L
#define nbif_gpu_RCC_DEV0_EPF2_STRAP6__STRAP_APER1_PREFETCHABLE_EN_DEV0_F2_MASK 0x00000200L

// nbif_gpu_RCC_DEV0_EPF3_STRAP0
#define nbif_gpu_RCC_DEV0_EPF3_STRAP0__STRAP_DEVICE_ID_DEV0_F3_MASK 0x0000ffffL
#define nbif_gpu_RCC_DEV0_EPF3_STRAP0__STRAP_MAJOR_REV_ID_DEV0_F3_MASK 0x000f0000L
#define nbif_gpu_RCC_DEV0_EPF3_STRAP0__STRAP_MINOR_REV_ID_DEV0_F3_MASK 0x00f00000L
#define nbif_gpu_RCC_DEV0_EPF3_STRAP0__STRAP_FUNC_EN_DEV0_F3_MASK 0x10000000L
#define nbif_gpu_RCC_DEV0_EPF3_STRAP0__STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F3_MASK 0x20000000L
#define nbif_gpu_RCC_DEV0_EPF3_STRAP0__STRAP_D1_SUPPORT_DEV0_F3_MASK 0x40000000L
#define nbif_gpu_RCC_DEV0_EPF3_STRAP0__STRAP_D2_SUPPORT_DEV0_F3_MASK 0x80000000L

// nbif_gpu_RCC_DEV0_EPF3_STRAP13
#define nbif_gpu_RCC_DEV0_EPF3_STRAP13__STRAP_CLASS_CODE_PIF_DEV0_F3_MASK 0x000000ffL
#define nbif_gpu_RCC_DEV0_EPF3_STRAP13__STRAP_CLASS_CODE_SUB_DEV0_F3_MASK 0x0000ff00L
#define nbif_gpu_RCC_DEV0_EPF3_STRAP13__STRAP_CLASS_CODE_BASE_DEV0_F3_MASK 0x00ff0000L

// nbif_gpu_RCC_DEV0_EPF3_STRAP2
#define nbif_gpu_RCC_DEV0_EPF3_STRAP2__STRAP_NO_SOFT_RESET_DEV0_F3_MASK 0x00000080L
#define nbif_gpu_RCC_DEV0_EPF3_STRAP2__STRAP_RESIZE_BAR_EN_DEV0_F3_MASK 0x00000100L
#define nbif_gpu_RCC_DEV0_EPF3_STRAP2__STRAP_MSI_PERVECTOR_MASK_CAP_DEV0_F3_MASK 0x00004000L
#define nbif_gpu_RCC_DEV0_EPF3_STRAP2__STRAP_AER_EN_DEV0_F3_MASK 0x00010000L
#define nbif_gpu_RCC_DEV0_EPF3_STRAP2__STRAP_ACS_EN_DEV0_F3_MASK 0x00020000L
#define nbif_gpu_RCC_DEV0_EPF3_STRAP2__STRAP_CPL_ABORT_ERR_EN_DEV0_F3_MASK 0x00100000L
#define nbif_gpu_RCC_DEV0_EPF3_STRAP2__STRAP_DPA_EN_DEV0_F3_MASK 0x00200000L
#define nbif_gpu_RCC_DEV0_EPF3_STRAP2__STRAP_VC_EN_DEV0_F3_MASK 0x00800000L
#define nbif_gpu_RCC_DEV0_EPF3_STRAP2__STRAP_MSI_MULTI_CAP_DEV0_F3_MASK 0x07000000L

// nbif_gpu_RCC_DEV0_EPF3_STRAP3
#define nbif_gpu_RCC_DEV0_EPF3_STRAP3__STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F3_MASK 0x00000001L
#define nbif_gpu_RCC_DEV0_EPF3_STRAP3__STRAP_PWR_EN_DEV0_F3_MASK 0x00000002L
#define nbif_gpu_RCC_DEV0_EPF3_STRAP3__STRAP_SUBSYS_ID_DEV0_F3_MASK 0x0003fffcL
#define nbif_gpu_RCC_DEV0_EPF3_STRAP3__STRAP_MSI_EN_DEV0_F3_MASK 0x00040000L
#define nbif_gpu_RCC_DEV0_EPF3_STRAP3__STRAP_MSI_CLR_PENDING_EN_DEV0_F3_MASK 0x00080000L
#define nbif_gpu_RCC_DEV0_EPF3_STRAP3__STRAP_MSIX_EN_DEV0_F3_MASK 0x00100000L
#define nbif_gpu_RCC_DEV0_EPF3_STRAP3__STRAP_PMC_DSI_DEV0_F3_MASK 0x01000000L
#define nbif_gpu_RCC_DEV0_EPF3_STRAP3__STRAP_VENDOR_ID_BIT_DEV0_F3_MASK 0x02000000L
#define nbif_gpu_RCC_DEV0_EPF3_STRAP3__STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F3_MASK 0x04000000L
#define nbif_gpu_RCC_DEV0_EPF3_STRAP3__STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F3_MASK 0x08000000L

// nbif_gpu_RCC_DEV0_EPF3_STRAP4
#define nbif_gpu_RCC_DEV0_EPF3_STRAP4__STRAP_ATOMIC_64BIT_EN_DEV0_F3_MASK 0x00100000L
#define nbif_gpu_RCC_DEV0_EPF3_STRAP4__STRAP_ATOMIC_EN_DEV0_F3_MASK 0x00200000L
#define nbif_gpu_RCC_DEV0_EPF3_STRAP4__STRAP_FLR_EN_DEV0_F3_MASK 0x00400000L
#define nbif_gpu_RCC_DEV0_EPF3_STRAP4__STRAP_PME_SUPPORT_DEV0_F3_MASK 0x0f800000L
#define nbif_gpu_RCC_DEV0_EPF3_STRAP4__STRAP_INTERRUPT_PIN_DEV0_F3_MASK 0x70000000L
#define nbif_gpu_RCC_DEV0_EPF3_STRAP4__STRAP_AUXPWR_SUPPORT_DEV0_F3_MASK 0x80000000L

// nbif_gpu_RCC_DEV0_EPF3_STRAP5
#define nbif_gpu_RCC_DEV0_EPF3_STRAP5__STRAP_SUBSYS_VEN_ID_DEV0_F3_MASK 0x0000ffffL
#define nbif_gpu_RCC_DEV0_EPF3_STRAP5__STRAP_USB_DBESEL_DEV0_F3_MASK 0x000f0000L
#define nbif_gpu_RCC_DEV0_EPF3_STRAP5__STRAP_USB_DBESELD_DEV0_F3_MASK 0x00f00000L

// nbif_gpu_RCC_DEV0_EPF3_STRAP6
#define nbif_gpu_RCC_DEV0_EPF3_STRAP6__STRAP_APER0_EN_DEV0_F3_MASK 0x00000001L
#define nbif_gpu_RCC_DEV0_EPF3_STRAP6__STRAP_APER0_PREFETCHABLE_EN_DEV0_F3_MASK 0x00000002L
#define nbif_gpu_RCC_DEV0_EPF3_STRAP6__STRAP_APER0_AP_SIZE_DEV0_F3_MASK 0x00000070L

// nbif_gpu_RCC_DEV0_EPF4_STRAP0
#define nbif_gpu_RCC_DEV0_EPF4_STRAP0__STRAP_DEVICE_ID_DEV0_F4_MASK 0x0000ffffL
#define nbif_gpu_RCC_DEV0_EPF4_STRAP0__STRAP_MAJOR_REV_ID_DEV0_F4_MASK 0x000f0000L
#define nbif_gpu_RCC_DEV0_EPF4_STRAP0__STRAP_MINOR_REV_ID_DEV0_F4_MASK 0x00f00000L
#define nbif_gpu_RCC_DEV0_EPF4_STRAP0__STRAP_FUNC_EN_DEV0_F4_MASK 0x10000000L
#define nbif_gpu_RCC_DEV0_EPF4_STRAP0__STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F4_MASK 0x20000000L
#define nbif_gpu_RCC_DEV0_EPF4_STRAP0__STRAP_D1_SUPPORT_DEV0_F4_MASK 0x40000000L
#define nbif_gpu_RCC_DEV0_EPF4_STRAP0__STRAP_D2_SUPPORT_DEV0_F4_MASK 0x80000000L

// nbif_gpu_RCC_DEV0_EPF4_STRAP13
#define nbif_gpu_RCC_DEV0_EPF4_STRAP13__STRAP_CLASS_CODE_PIF_DEV0_F4_MASK 0x000000ffL
#define nbif_gpu_RCC_DEV0_EPF4_STRAP13__STRAP_CLASS_CODE_SUB_DEV0_F4_MASK 0x0000ff00L
#define nbif_gpu_RCC_DEV0_EPF4_STRAP13__STRAP_CLASS_CODE_BASE_DEV0_F4_MASK 0x00ff0000L

// nbif_gpu_RCC_DEV0_EPF4_STRAP2
#define nbif_gpu_RCC_DEV0_EPF4_STRAP2__STRAP_NO_SOFT_RESET_DEV0_F4_MASK 0x00000080L
#define nbif_gpu_RCC_DEV0_EPF4_STRAP2__STRAP_RESIZE_BAR_EN_DEV0_F4_MASK 0x00000100L
#define nbif_gpu_RCC_DEV0_EPF4_STRAP2__STRAP_MSI_PERVECTOR_MASK_CAP_DEV0_F4_MASK 0x00004000L
#define nbif_gpu_RCC_DEV0_EPF4_STRAP2__STRAP_AER_EN_DEV0_F4_MASK 0x00010000L
#define nbif_gpu_RCC_DEV0_EPF4_STRAP2__STRAP_ACS_EN_DEV0_F4_MASK 0x00020000L
#define nbif_gpu_RCC_DEV0_EPF4_STRAP2__STRAP_CPL_ABORT_ERR_EN_DEV0_F4_MASK 0x00100000L
#define nbif_gpu_RCC_DEV0_EPF4_STRAP2__STRAP_DPA_EN_DEV0_F4_MASK 0x00200000L
#define nbif_gpu_RCC_DEV0_EPF4_STRAP2__STRAP_VC_EN_DEV0_F4_MASK 0x00800000L
#define nbif_gpu_RCC_DEV0_EPF4_STRAP2__STRAP_MSI_MULTI_CAP_DEV0_F4_MASK 0x07000000L

// nbif_gpu_RCC_DEV0_EPF4_STRAP3
#define nbif_gpu_RCC_DEV0_EPF4_STRAP3__STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F4_MASK 0x00000001L
#define nbif_gpu_RCC_DEV0_EPF4_STRAP3__STRAP_PWR_EN_DEV0_F4_MASK 0x00000002L
#define nbif_gpu_RCC_DEV0_EPF4_STRAP3__STRAP_SUBSYS_ID_DEV0_F4_MASK 0x0003fffcL
#define nbif_gpu_RCC_DEV0_EPF4_STRAP3__STRAP_MSI_EN_DEV0_F4_MASK 0x00040000L
#define nbif_gpu_RCC_DEV0_EPF4_STRAP3__STRAP_MSI_CLR_PENDING_EN_DEV0_F4_MASK 0x00080000L
#define nbif_gpu_RCC_DEV0_EPF4_STRAP3__STRAP_MSIX_EN_DEV0_F4_MASK 0x00100000L
#define nbif_gpu_RCC_DEV0_EPF4_STRAP3__STRAP_PMC_DSI_DEV0_F4_MASK 0x01000000L
#define nbif_gpu_RCC_DEV0_EPF4_STRAP3__STRAP_VENDOR_ID_BIT_DEV0_F4_MASK 0x02000000L
#define nbif_gpu_RCC_DEV0_EPF4_STRAP3__STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F4_MASK 0x04000000L
#define nbif_gpu_RCC_DEV0_EPF4_STRAP3__STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F4_MASK 0x08000000L

// nbif_gpu_RCC_DEV0_EPF4_STRAP4
#define nbif_gpu_RCC_DEV0_EPF4_STRAP4__STRAP_ATOMIC_64BIT_EN_DEV0_F4_MASK 0x00100000L
#define nbif_gpu_RCC_DEV0_EPF4_STRAP4__STRAP_ATOMIC_EN_DEV0_F4_MASK 0x00200000L
#define nbif_gpu_RCC_DEV0_EPF4_STRAP4__STRAP_FLR_EN_DEV0_F4_MASK 0x00400000L
#define nbif_gpu_RCC_DEV0_EPF4_STRAP4__STRAP_PME_SUPPORT_DEV0_F4_MASK 0x0f800000L
#define nbif_gpu_RCC_DEV0_EPF4_STRAP4__STRAP_INTERRUPT_PIN_DEV0_F4_MASK 0x70000000L
#define nbif_gpu_RCC_DEV0_EPF4_STRAP4__STRAP_AUXPWR_SUPPORT_DEV0_F4_MASK 0x80000000L

// nbif_gpu_RCC_DEV0_EPF4_STRAP5
#define nbif_gpu_RCC_DEV0_EPF4_STRAP5__STRAP_SUBSYS_VEN_ID_DEV0_F4_MASK 0x0000ffffL
#define nbif_gpu_RCC_DEV0_EPF4_STRAP5__STRAP_USB_DBESEL_DEV0_F4_MASK 0x000f0000L
#define nbif_gpu_RCC_DEV0_EPF4_STRAP5__STRAP_USB_DBESELD_DEV0_F4_MASK 0x00f00000L

// nbif_gpu_RCC_DEV0_EPF4_STRAP6
#define nbif_gpu_RCC_DEV0_EPF4_STRAP6__STRAP_APER0_EN_DEV0_F4_MASK 0x00000001L
#define nbif_gpu_RCC_DEV0_EPF4_STRAP6__STRAP_APER0_PREFETCHABLE_EN_DEV0_F4_MASK 0x00000002L
#define nbif_gpu_RCC_DEV0_EPF4_STRAP6__STRAP_APER0_AP_SIZE_DEV0_F4_MASK 0x00000070L
#define nbif_gpu_RCC_DEV0_EPF4_STRAP6__STRAP_APER1_EN_DEV0_F4_MASK 0x00000100L
#define nbif_gpu_RCC_DEV0_EPF4_STRAP6__STRAP_APER1_PREFETCHABLE_EN_DEV0_F4_MASK 0x00000200L
#define nbif_gpu_RCC_DEV0_EPF4_STRAP6__STRAP_APER2_EN_DEV0_F4_MASK 0x00010000L
#define nbif_gpu_RCC_DEV0_EPF4_STRAP6__STRAP_APER2_PREFETCHABLE_EN_DEV0_F4_MASK 0x00020000L

// nbif_gpu_RCC_DEV0_EPF5_STRAP0
#define nbif_gpu_RCC_DEV0_EPF5_STRAP0__STRAP_DEVICE_ID_DEV0_F5_MASK 0x0000ffffL
#define nbif_gpu_RCC_DEV0_EPF5_STRAP0__STRAP_MAJOR_REV_ID_DEV0_F5_MASK 0x000f0000L
#define nbif_gpu_RCC_DEV0_EPF5_STRAP0__STRAP_MINOR_REV_ID_DEV0_F5_MASK 0x00f00000L
#define nbif_gpu_RCC_DEV0_EPF5_STRAP0__STRAP_FUNC_EN_DEV0_F5_MASK 0x10000000L
#define nbif_gpu_RCC_DEV0_EPF5_STRAP0__STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F5_MASK 0x20000000L
#define nbif_gpu_RCC_DEV0_EPF5_STRAP0__STRAP_D1_SUPPORT_DEV0_F5_MASK 0x40000000L
#define nbif_gpu_RCC_DEV0_EPF5_STRAP0__STRAP_D2_SUPPORT_DEV0_F5_MASK 0x80000000L

// nbif_gpu_RCC_DEV0_EPF5_STRAP13
#define nbif_gpu_RCC_DEV0_EPF5_STRAP13__STRAP_CLASS_CODE_PIF_DEV0_F5_MASK 0x000000ffL
#define nbif_gpu_RCC_DEV0_EPF5_STRAP13__STRAP_CLASS_CODE_SUB_DEV0_F5_MASK 0x0000ff00L
#define nbif_gpu_RCC_DEV0_EPF5_STRAP13__STRAP_CLASS_CODE_BASE_DEV0_F5_MASK 0x00ff0000L

// nbif_gpu_RCC_DEV0_EPF5_STRAP2
#define nbif_gpu_RCC_DEV0_EPF5_STRAP2__STRAP_NO_SOFT_RESET_DEV0_F5_MASK 0x00000080L
#define nbif_gpu_RCC_DEV0_EPF5_STRAP2__STRAP_RESIZE_BAR_EN_DEV0_F5_MASK 0x00000100L
#define nbif_gpu_RCC_DEV0_EPF5_STRAP2__STRAP_MSI_PERVECTOR_MASK_CAP_DEV0_F5_MASK 0x00004000L
#define nbif_gpu_RCC_DEV0_EPF5_STRAP2__STRAP_AER_EN_DEV0_F5_MASK 0x00010000L
#define nbif_gpu_RCC_DEV0_EPF5_STRAP2__STRAP_ACS_EN_DEV0_F5_MASK 0x00020000L
#define nbif_gpu_RCC_DEV0_EPF5_STRAP2__STRAP_CPL_ABORT_ERR_EN_DEV0_F5_MASK 0x00100000L
#define nbif_gpu_RCC_DEV0_EPF5_STRAP2__STRAP_DPA_EN_DEV0_F5_MASK 0x00200000L
#define nbif_gpu_RCC_DEV0_EPF5_STRAP2__STRAP_VC_EN_DEV0_F5_MASK 0x00800000L
#define nbif_gpu_RCC_DEV0_EPF5_STRAP2__STRAP_MSI_MULTI_CAP_DEV0_F5_MASK 0x07000000L

// nbif_gpu_RCC_DEV0_EPF5_STRAP3
#define nbif_gpu_RCC_DEV0_EPF5_STRAP3__STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F5_MASK 0x00000001L
#define nbif_gpu_RCC_DEV0_EPF5_STRAP3__STRAP_PWR_EN_DEV0_F5_MASK 0x00000002L
#define nbif_gpu_RCC_DEV0_EPF5_STRAP3__STRAP_SUBSYS_ID_DEV0_F5_MASK 0x0003fffcL
#define nbif_gpu_RCC_DEV0_EPF5_STRAP3__STRAP_MSI_EN_DEV0_F5_MASK 0x00040000L
#define nbif_gpu_RCC_DEV0_EPF5_STRAP3__STRAP_MSI_CLR_PENDING_EN_DEV0_F5_MASK 0x00080000L
#define nbif_gpu_RCC_DEV0_EPF5_STRAP3__STRAP_MSIX_EN_DEV0_F5_MASK 0x00100000L
#define nbif_gpu_RCC_DEV0_EPF5_STRAP3__STRAP_PMC_DSI_DEV0_F5_MASK 0x01000000L
#define nbif_gpu_RCC_DEV0_EPF5_STRAP3__STRAP_VENDOR_ID_BIT_DEV0_F5_MASK 0x02000000L
#define nbif_gpu_RCC_DEV0_EPF5_STRAP3__STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F5_MASK 0x04000000L
#define nbif_gpu_RCC_DEV0_EPF5_STRAP3__STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F5_MASK 0x08000000L

// nbif_gpu_RCC_DEV0_EPF5_STRAP4
#define nbif_gpu_RCC_DEV0_EPF5_STRAP4__STRAP_ATOMIC_64BIT_EN_DEV0_F5_MASK 0x00100000L
#define nbif_gpu_RCC_DEV0_EPF5_STRAP4__STRAP_ATOMIC_EN_DEV0_F5_MASK 0x00200000L
#define nbif_gpu_RCC_DEV0_EPF5_STRAP4__STRAP_FLR_EN_DEV0_F5_MASK 0x00400000L
#define nbif_gpu_RCC_DEV0_EPF5_STRAP4__STRAP_PME_SUPPORT_DEV0_F5_MASK 0x0f800000L
#define nbif_gpu_RCC_DEV0_EPF5_STRAP4__STRAP_INTERRUPT_PIN_DEV0_F5_MASK 0x70000000L
#define nbif_gpu_RCC_DEV0_EPF5_STRAP4__STRAP_AUXPWR_SUPPORT_DEV0_F5_MASK 0x80000000L

// nbif_gpu_RCC_DEV0_EPF5_STRAP5
#define nbif_gpu_RCC_DEV0_EPF5_STRAP5__STRAP_SUBSYS_VEN_ID_DEV0_F5_MASK 0x0000ffffL

// nbif_gpu_RCC_DEV0_EPF5_STRAP6
#define nbif_gpu_RCC_DEV0_EPF5_STRAP6__STRAP_APER0_EN_DEV0_F5_MASK 0x00000001L
#define nbif_gpu_RCC_DEV0_EPF5_STRAP6__STRAP_APER0_PREFETCHABLE_EN_DEV0_F5_MASK 0x00000002L
#define nbif_gpu_RCC_DEV0_EPF5_STRAP6__STRAP_APER0_AP_SIZE_DEV0_F5_MASK 0x00000070L
#define nbif_gpu_RCC_DEV0_EPF5_STRAP6__STRAP_APER1_EN_DEV0_F5_MASK 0x00000100L
#define nbif_gpu_RCC_DEV0_EPF5_STRAP6__STRAP_APER1_PREFETCHABLE_EN_DEV0_F5_MASK 0x00000200L
#define nbif_gpu_RCC_DEV0_EPF5_STRAP6__STRAP_APER2_EN_DEV0_F5_MASK 0x00010000L
#define nbif_gpu_RCC_DEV0_EPF5_STRAP6__STRAP_APER2_PREFETCHABLE_EN_DEV0_F5_MASK 0x00020000L

// nbif_gpu_RCC_DEV0_EPF6_STRAP0
#define nbif_gpu_RCC_DEV0_EPF6_STRAP0__STRAP_DEVICE_ID_DEV0_F6_MASK 0x0000ffffL
#define nbif_gpu_RCC_DEV0_EPF6_STRAP0__STRAP_MAJOR_REV_ID_DEV0_F6_MASK 0x000f0000L
#define nbif_gpu_RCC_DEV0_EPF6_STRAP0__STRAP_MINOR_REV_ID_DEV0_F6_MASK 0x00f00000L
#define nbif_gpu_RCC_DEV0_EPF6_STRAP0__STRAP_FUNC_EN_DEV0_F6_MASK 0x10000000L
#define nbif_gpu_RCC_DEV0_EPF6_STRAP0__STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F6_MASK 0x20000000L
#define nbif_gpu_RCC_DEV0_EPF6_STRAP0__STRAP_D1_SUPPORT_DEV0_F6_MASK 0x40000000L
#define nbif_gpu_RCC_DEV0_EPF6_STRAP0__STRAP_D2_SUPPORT_DEV0_F6_MASK 0x80000000L

// nbif_gpu_RCC_DEV0_EPF6_STRAP13
#define nbif_gpu_RCC_DEV0_EPF6_STRAP13__STRAP_CLASS_CODE_PIF_DEV0_F6_MASK 0x000000ffL
#define nbif_gpu_RCC_DEV0_EPF6_STRAP13__STRAP_CLASS_CODE_SUB_DEV0_F6_MASK 0x0000ff00L
#define nbif_gpu_RCC_DEV0_EPF6_STRAP13__STRAP_CLASS_CODE_BASE_DEV0_F6_MASK 0x00ff0000L

// nbif_gpu_RCC_DEV0_EPF6_STRAP2
#define nbif_gpu_RCC_DEV0_EPF6_STRAP2__STRAP_NO_SOFT_RESET_DEV0_F6_MASK 0x00000080L
#define nbif_gpu_RCC_DEV0_EPF6_STRAP2__STRAP_RESIZE_BAR_EN_DEV0_F6_MASK 0x00000100L
#define nbif_gpu_RCC_DEV0_EPF6_STRAP2__STRAP_MSI_PERVECTOR_MASK_CAP_DEV0_F6_MASK 0x00004000L
#define nbif_gpu_RCC_DEV0_EPF6_STRAP2__STRAP_AER_EN_DEV0_F6_MASK 0x00010000L
#define nbif_gpu_RCC_DEV0_EPF6_STRAP2__STRAP_ACS_EN_DEV0_F6_MASK 0x00020000L
#define nbif_gpu_RCC_DEV0_EPF6_STRAP2__STRAP_CPL_ABORT_ERR_EN_DEV0_F6_MASK 0x00100000L
#define nbif_gpu_RCC_DEV0_EPF6_STRAP2__STRAP_DPA_EN_DEV0_F6_MASK 0x00200000L
#define nbif_gpu_RCC_DEV0_EPF6_STRAP2__STRAP_VC_EN_DEV0_F6_MASK 0x00800000L
#define nbif_gpu_RCC_DEV0_EPF6_STRAP2__STRAP_MSI_MULTI_CAP_DEV0_F6_MASK 0x07000000L

// nbif_gpu_RCC_DEV0_EPF6_STRAP3
#define nbif_gpu_RCC_DEV0_EPF6_STRAP3__STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F6_MASK 0x00000001L
#define nbif_gpu_RCC_DEV0_EPF6_STRAP3__STRAP_PWR_EN_DEV0_F6_MASK 0x00000002L
#define nbif_gpu_RCC_DEV0_EPF6_STRAP3__STRAP_SUBSYS_ID_DEV0_F6_MASK 0x0003fffcL
#define nbif_gpu_RCC_DEV0_EPF6_STRAP3__STRAP_MSI_EN_DEV0_F6_MASK 0x00040000L
#define nbif_gpu_RCC_DEV0_EPF6_STRAP3__STRAP_MSI_CLR_PENDING_EN_DEV0_F6_MASK 0x00080000L
#define nbif_gpu_RCC_DEV0_EPF6_STRAP3__STRAP_MSIX_EN_DEV0_F6_MASK 0x00100000L
#define nbif_gpu_RCC_DEV0_EPF6_STRAP3__STRAP_PMC_DSI_DEV0_F6_MASK 0x01000000L
#define nbif_gpu_RCC_DEV0_EPF6_STRAP3__STRAP_VENDOR_ID_BIT_DEV0_F6_MASK 0x02000000L
#define nbif_gpu_RCC_DEV0_EPF6_STRAP3__STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F6_MASK 0x04000000L
#define nbif_gpu_RCC_DEV0_EPF6_STRAP3__STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F6_MASK 0x08000000L

// nbif_gpu_RCC_DEV0_EPF6_STRAP4
#define nbif_gpu_RCC_DEV0_EPF6_STRAP4__STRAP_ATOMIC_64BIT_EN_DEV0_F6_MASK 0x00100000L
#define nbif_gpu_RCC_DEV0_EPF6_STRAP4__STRAP_ATOMIC_EN_DEV0_F6_MASK 0x00200000L
#define nbif_gpu_RCC_DEV0_EPF6_STRAP4__STRAP_FLR_EN_DEV0_F6_MASK 0x00400000L
#define nbif_gpu_RCC_DEV0_EPF6_STRAP4__STRAP_PME_SUPPORT_DEV0_F6_MASK 0x0f800000L
#define nbif_gpu_RCC_DEV0_EPF6_STRAP4__STRAP_INTERRUPT_PIN_DEV0_F6_MASK 0x70000000L
#define nbif_gpu_RCC_DEV0_EPF6_STRAP4__STRAP_AUXPWR_SUPPORT_DEV0_F6_MASK 0x80000000L

// nbif_gpu_RCC_DEV0_EPF6_STRAP5
#define nbif_gpu_RCC_DEV0_EPF6_STRAP5__STRAP_SUBSYS_VEN_ID_DEV0_F6_MASK 0x0000ffffL

// nbif_gpu_RCC_DEV0_EPF6_STRAP6
#define nbif_gpu_RCC_DEV0_EPF6_STRAP6__STRAP_APER0_EN_DEV0_F6_MASK 0x00000001L
#define nbif_gpu_RCC_DEV0_EPF6_STRAP6__STRAP_APER0_PREFETCHABLE_EN_DEV0_F6_MASK 0x00000002L
#define nbif_gpu_RCC_DEV0_EPF6_STRAP6__STRAP_APER0_AP_SIZE_DEV0_F6_MASK 0x00000070L
#define nbif_gpu_RCC_DEV0_EPF6_STRAP6__STRAP_APER1_EN_DEV0_F6_MASK 0x00000100L
#define nbif_gpu_RCC_DEV0_EPF6_STRAP6__STRAP_APER1_PREFETCHABLE_EN_DEV0_F6_MASK 0x00000200L
#define nbif_gpu_RCC_DEV0_EPF6_STRAP6__STRAP_APER2_EN_DEV0_F6_MASK 0x00010000L
#define nbif_gpu_RCC_DEV0_EPF6_STRAP6__STRAP_APER2_PREFETCHABLE_EN_DEV0_F6_MASK 0x00020000L

// nbif_gpu_RCC_DEV0_EPF7_STRAP0
#define nbif_gpu_RCC_DEV0_EPF7_STRAP0__STRAP_DEVICE_ID_DEV0_F7_MASK 0x0000ffffL
#define nbif_gpu_RCC_DEV0_EPF7_STRAP0__STRAP_MAJOR_REV_ID_DEV0_F7_MASK 0x000f0000L
#define nbif_gpu_RCC_DEV0_EPF7_STRAP0__STRAP_MINOR_REV_ID_DEV0_F7_MASK 0x00f00000L
#define nbif_gpu_RCC_DEV0_EPF7_STRAP0__STRAP_FUNC_EN_DEV0_F7_MASK 0x10000000L
#define nbif_gpu_RCC_DEV0_EPF7_STRAP0__STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F7_MASK 0x20000000L
#define nbif_gpu_RCC_DEV0_EPF7_STRAP0__STRAP_D1_SUPPORT_DEV0_F7_MASK 0x40000000L
#define nbif_gpu_RCC_DEV0_EPF7_STRAP0__STRAP_D2_SUPPORT_DEV0_F7_MASK 0x80000000L

// nbif_gpu_RCC_DEV0_EPF7_STRAP13
#define nbif_gpu_RCC_DEV0_EPF7_STRAP13__STRAP_CLASS_CODE_PIF_DEV0_F7_MASK 0x000000ffL
#define nbif_gpu_RCC_DEV0_EPF7_STRAP13__STRAP_CLASS_CODE_SUB_DEV0_F7_MASK 0x0000ff00L
#define nbif_gpu_RCC_DEV0_EPF7_STRAP13__STRAP_CLASS_CODE_BASE_DEV0_F7_MASK 0x00ff0000L

// nbif_gpu_RCC_DEV0_EPF7_STRAP2
#define nbif_gpu_RCC_DEV0_EPF7_STRAP2__STRAP_NO_SOFT_RESET_DEV0_F7_MASK 0x00000080L
#define nbif_gpu_RCC_DEV0_EPF7_STRAP2__STRAP_RESIZE_BAR_EN_DEV0_F7_MASK 0x00000100L
#define nbif_gpu_RCC_DEV0_EPF7_STRAP2__STRAP_MSI_PERVECTOR_MASK_CAP_DEV0_F7_MASK 0x00004000L
#define nbif_gpu_RCC_DEV0_EPF7_STRAP2__STRAP_AER_EN_DEV0_F7_MASK 0x00010000L
#define nbif_gpu_RCC_DEV0_EPF7_STRAP2__STRAP_ACS_EN_DEV0_F7_MASK 0x00020000L
#define nbif_gpu_RCC_DEV0_EPF7_STRAP2__STRAP_CPL_ABORT_ERR_EN_DEV0_F7_MASK 0x00100000L
#define nbif_gpu_RCC_DEV0_EPF7_STRAP2__STRAP_DPA_EN_DEV0_F7_MASK 0x00200000L
#define nbif_gpu_RCC_DEV0_EPF7_STRAP2__STRAP_VC_EN_DEV0_F7_MASK 0x00800000L
#define nbif_gpu_RCC_DEV0_EPF7_STRAP2__STRAP_MSI_MULTI_CAP_DEV0_F7_MASK 0x07000000L

// nbif_gpu_RCC_DEV0_EPF7_STRAP3
#define nbif_gpu_RCC_DEV0_EPF7_STRAP3__STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F7_MASK 0x00000001L
#define nbif_gpu_RCC_DEV0_EPF7_STRAP3__STRAP_PWR_EN_DEV0_F7_MASK 0x00000002L
#define nbif_gpu_RCC_DEV0_EPF7_STRAP3__STRAP_SUBSYS_ID_DEV0_F7_MASK 0x0003fffcL
#define nbif_gpu_RCC_DEV0_EPF7_STRAP3__STRAP_MSI_EN_DEV0_F7_MASK 0x00040000L
#define nbif_gpu_RCC_DEV0_EPF7_STRAP3__STRAP_MSI_CLR_PENDING_EN_DEV0_F7_MASK 0x00080000L
#define nbif_gpu_RCC_DEV0_EPF7_STRAP3__STRAP_MSIX_EN_DEV0_F7_MASK 0x00100000L
#define nbif_gpu_RCC_DEV0_EPF7_STRAP3__STRAP_PMC_DSI_DEV0_F7_MASK 0x01000000L
#define nbif_gpu_RCC_DEV0_EPF7_STRAP3__STRAP_VENDOR_ID_BIT_DEV0_F7_MASK 0x02000000L
#define nbif_gpu_RCC_DEV0_EPF7_STRAP3__STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F7_MASK 0x04000000L
#define nbif_gpu_RCC_DEV0_EPF7_STRAP3__STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F7_MASK 0x08000000L

// nbif_gpu_RCC_DEV0_EPF7_STRAP4
#define nbif_gpu_RCC_DEV0_EPF7_STRAP4__STRAP_ATOMIC_64BIT_EN_DEV0_F7_MASK 0x00100000L
#define nbif_gpu_RCC_DEV0_EPF7_STRAP4__STRAP_ATOMIC_EN_DEV0_F7_MASK 0x00200000L
#define nbif_gpu_RCC_DEV0_EPF7_STRAP4__STRAP_FLR_EN_DEV0_F7_MASK 0x00400000L
#define nbif_gpu_RCC_DEV0_EPF7_STRAP4__STRAP_PME_SUPPORT_DEV0_F7_MASK 0x0f800000L
#define nbif_gpu_RCC_DEV0_EPF7_STRAP4__STRAP_INTERRUPT_PIN_DEV0_F7_MASK 0x70000000L
#define nbif_gpu_RCC_DEV0_EPF7_STRAP4__STRAP_AUXPWR_SUPPORT_DEV0_F7_MASK 0x80000000L

// nbif_gpu_RCC_DEV0_EPF7_STRAP5
#define nbif_gpu_RCC_DEV0_EPF7_STRAP5__STRAP_SUBSYS_VEN_ID_DEV0_F7_MASK 0x0000ffffL

// nbif_gpu_RCC_DEV0_EPF7_STRAP6
#define nbif_gpu_RCC_DEV0_EPF7_STRAP6__STRAP_APER0_EN_DEV0_F7_MASK 0x00000001L
#define nbif_gpu_RCC_DEV0_EPF7_STRAP6__STRAP_APER0_PREFETCHABLE_EN_DEV0_F7_MASK 0x00000002L
#define nbif_gpu_RCC_DEV0_EPF7_STRAP6__STRAP_APER0_AP_SIZE_DEV0_F7_MASK 0x00000070L
#define nbif_gpu_RCC_DEV0_EPF7_STRAP6__STRAP_APER1_EN_DEV0_F7_MASK 0x00000100L
#define nbif_gpu_RCC_DEV0_EPF7_STRAP6__STRAP_APER1_PREFETCHABLE_EN_DEV0_F7_MASK 0x00000200L
#define nbif_gpu_RCC_DEV0_EPF7_STRAP6__STRAP_APER2_EN_DEV0_F7_MASK 0x00010000L
#define nbif_gpu_RCC_DEV0_EPF7_STRAP6__STRAP_APER2_PREFETCHABLE_EN_DEV0_F7_MASK 0x00020000L

// nbif_gpu_RCC_DEV1_EPF0_STRAP0
#define nbif_gpu_RCC_DEV1_EPF0_STRAP0__STRAP_DEVICE_ID_DEV1_F0_MASK 0x0000ffffL
#define nbif_gpu_RCC_DEV1_EPF0_STRAP0__STRAP_MAJOR_REV_ID_DEV1_F0_MASK 0x000f0000L
#define nbif_gpu_RCC_DEV1_EPF0_STRAP0__STRAP_MINOR_REV_ID_DEV1_F0_MASK 0x00f00000L
#define nbif_gpu_RCC_DEV1_EPF0_STRAP0__STRAP_FUNC_EN_DEV1_F0_MASK 0x10000000L
#define nbif_gpu_RCC_DEV1_EPF0_STRAP0__STRAP_LEGACY_DEVICE_TYPE_EN_DEV1_F0_MASK 0x20000000L
#define nbif_gpu_RCC_DEV1_EPF0_STRAP0__STRAP_D1_SUPPORT_DEV1_F0_MASK 0x40000000L
#define nbif_gpu_RCC_DEV1_EPF0_STRAP0__STRAP_D2_SUPPORT_DEV1_F0_MASK 0x80000000L

// nbif_gpu_RCC_DEV1_EPF0_STRAP13
#define nbif_gpu_RCC_DEV1_EPF0_STRAP13__STRAP_CLASS_CODE_PIF_DEV1_F0_MASK 0x000000ffL
#define nbif_gpu_RCC_DEV1_EPF0_STRAP13__STRAP_CLASS_CODE_SUB_DEV1_F0_MASK 0x0000ff00L
#define nbif_gpu_RCC_DEV1_EPF0_STRAP13__STRAP_CLASS_CODE_BASE_DEV1_F0_MASK 0x00ff0000L

// nbif_gpu_RCC_DEV1_EPF0_STRAP2
#define nbif_gpu_RCC_DEV1_EPF0_STRAP2__STRAP_NO_SOFT_RESET_DEV1_F0_MASK 0x00000080L
#define nbif_gpu_RCC_DEV1_EPF0_STRAP2__STRAP_RESIZE_BAR_EN_DEV1_F0_MASK 0x00000100L
#define nbif_gpu_RCC_DEV1_EPF0_STRAP2__STRAP_MSI_PERVECTOR_MASK_CAP_DEV1_F0_MASK 0x00004000L
#define nbif_gpu_RCC_DEV1_EPF0_STRAP2__STRAP_ARI_EN_DEV1_F0_MASK 0x00008000L
#define nbif_gpu_RCC_DEV1_EPF0_STRAP2__STRAP_AER_EN_DEV1_F0_MASK 0x00010000L
#define nbif_gpu_RCC_DEV1_EPF0_STRAP2__STRAP_ACS_EN_DEV1_F0_MASK 0x00020000L
#define nbif_gpu_RCC_DEV1_EPF0_STRAP2__STRAP_CPL_ABORT_ERR_EN_DEV1_F0_MASK 0x00100000L
#define nbif_gpu_RCC_DEV1_EPF0_STRAP2__STRAP_DPA_EN_DEV1_F0_MASK 0x00200000L
#define nbif_gpu_RCC_DEV1_EPF0_STRAP2__STRAP_VC_EN_DEV1_F0_MASK 0x00800000L
#define nbif_gpu_RCC_DEV1_EPF0_STRAP2__STRAP_MSI_MULTI_CAP_DEV1_F0_MASK 0x07000000L

// nbif_gpu_RCC_DEV1_EPF0_STRAP3
#define nbif_gpu_RCC_DEV1_EPF0_STRAP3__STRAP_POISONED_ADVISORY_NONFATAL_DEV1_F0_MASK 0x00000001L
#define nbif_gpu_RCC_DEV1_EPF0_STRAP3__STRAP_PWR_EN_DEV1_F0_MASK 0x00000002L
#define nbif_gpu_RCC_DEV1_EPF0_STRAP3__STRAP_SUBSYS_ID_DEV1_F0_MASK 0x0003fffcL
#define nbif_gpu_RCC_DEV1_EPF0_STRAP3__STRAP_MSI_EN_DEV1_F0_MASK 0x00040000L
#define nbif_gpu_RCC_DEV1_EPF0_STRAP3__STRAP_MSI_CLR_PENDING_EN_DEV1_F0_MASK 0x00080000L
#define nbif_gpu_RCC_DEV1_EPF0_STRAP3__STRAP_MSIX_EN_DEV1_F0_MASK 0x00100000L
#define nbif_gpu_RCC_DEV1_EPF0_STRAP3__STRAP_PMC_DSI_DEV1_F0_MASK 0x01000000L
#define nbif_gpu_RCC_DEV1_EPF0_STRAP3__STRAP_VENDOR_ID_BIT_DEV1_F0_MASK 0x02000000L
#define nbif_gpu_RCC_DEV1_EPF0_STRAP3__STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV1_F0_MASK 0x04000000L
#define nbif_gpu_RCC_DEV1_EPF0_STRAP3__STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV1_F0_MASK 0x08000000L

// nbif_gpu_RCC_DEV1_EPF0_STRAP4
#define nbif_gpu_RCC_DEV1_EPF0_STRAP4__STRAP_ATOMIC_64BIT_EN_DEV1_F0_MASK 0x00100000L
#define nbif_gpu_RCC_DEV1_EPF0_STRAP4__STRAP_ATOMIC_EN_DEV1_F0_MASK 0x00200000L
#define nbif_gpu_RCC_DEV1_EPF0_STRAP4__STRAP_FLR_EN_DEV1_F0_MASK 0x00400000L
#define nbif_gpu_RCC_DEV1_EPF0_STRAP4__STRAP_PME_SUPPORT_DEV1_F0_MASK 0x0f800000L
#define nbif_gpu_RCC_DEV1_EPF0_STRAP4__STRAP_INTERRUPT_PIN_DEV1_F0_MASK 0x70000000L
#define nbif_gpu_RCC_DEV1_EPF0_STRAP4__STRAP_AUXPWR_SUPPORT_DEV1_F0_MASK 0x80000000L

// nbif_gpu_RCC_DEV1_EPF0_STRAP5
#define nbif_gpu_RCC_DEV1_EPF0_STRAP5__STRAP_SUBSYS_VEN_ID_DEV1_F0_MASK 0x0000ffffL
#define nbif_gpu_RCC_DEV1_EPF0_STRAP5__STRAP_SATAIDP_EN_DEV1_F0_MASK 0x01000000L

// nbif_gpu_RCC_DEV1_EPF0_STRAP6
#define nbif_gpu_RCC_DEV1_EPF0_STRAP6__STRAP_APER0_EN_DEV1_F0_MASK 0x00000001L
#define nbif_gpu_RCC_DEV1_EPF0_STRAP6__STRAP_APER0_PREFETCHABLE_EN_DEV1_F0_MASK 0x00000002L
#define nbif_gpu_RCC_DEV1_EPF0_STRAP6__STRAP_APER0_AP_SIZE_DEV1_F0_MASK 0x00000070L

// nbif_gpu_RCC_DEV1_EPF1_STRAP0
#define nbif_gpu_RCC_DEV1_EPF1_STRAP0__STRAP_DEVICE_ID_DEV1_F1_MASK 0x0000ffffL
#define nbif_gpu_RCC_DEV1_EPF1_STRAP0__STRAP_MAJOR_REV_ID_DEV1_F1_MASK 0x000f0000L
#define nbif_gpu_RCC_DEV1_EPF1_STRAP0__STRAP_MINOR_REV_ID_DEV1_F1_MASK 0x00f00000L
#define nbif_gpu_RCC_DEV1_EPF1_STRAP0__STRAP_FUNC_EN_DEV1_F1_MASK 0x10000000L
#define nbif_gpu_RCC_DEV1_EPF1_STRAP0__STRAP_LEGACY_DEVICE_TYPE_EN_DEV1_F1_MASK 0x20000000L
#define nbif_gpu_RCC_DEV1_EPF1_STRAP0__STRAP_D1_SUPPORT_DEV1_F1_MASK 0x40000000L
#define nbif_gpu_RCC_DEV1_EPF1_STRAP0__STRAP_D2_SUPPORT_DEV1_F1_MASK 0x80000000L

// nbif_gpu_RCC_DEV1_EPF1_STRAP13
#define nbif_gpu_RCC_DEV1_EPF1_STRAP13__STRAP_CLASS_CODE_PIF_DEV1_F1_MASK 0x000000ffL
#define nbif_gpu_RCC_DEV1_EPF1_STRAP13__STRAP_CLASS_CODE_SUB_DEV1_F1_MASK 0x0000ff00L
#define nbif_gpu_RCC_DEV1_EPF1_STRAP13__STRAP_CLASS_CODE_BASE_DEV1_F1_MASK 0x00ff0000L

// nbif_gpu_RCC_DEV1_EPF1_STRAP2
#define nbif_gpu_RCC_DEV1_EPF1_STRAP2__STRAP_NO_SOFT_RESET_DEV1_F1_MASK 0x00000080L
#define nbif_gpu_RCC_DEV1_EPF1_STRAP2__STRAP_RESIZE_BAR_EN_DEV1_F1_MASK 0x00000100L
#define nbif_gpu_RCC_DEV1_EPF1_STRAP2__STRAP_MSI_PERVECTOR_MASK_CAP_DEV1_F1_MASK 0x00004000L
#define nbif_gpu_RCC_DEV1_EPF1_STRAP2__STRAP_AER_EN_DEV1_F1_MASK 0x00010000L
#define nbif_gpu_RCC_DEV1_EPF1_STRAP2__STRAP_ACS_EN_DEV1_F1_MASK 0x00020000L
#define nbif_gpu_RCC_DEV1_EPF1_STRAP2__STRAP_CPL_ABORT_ERR_EN_DEV1_F1_MASK 0x00100000L
#define nbif_gpu_RCC_DEV1_EPF1_STRAP2__STRAP_DPA_EN_DEV1_F1_MASK 0x00200000L
#define nbif_gpu_RCC_DEV1_EPF1_STRAP2__STRAP_VC_EN_DEV1_F1_MASK 0x00800000L
#define nbif_gpu_RCC_DEV1_EPF1_STRAP2__STRAP_MSI_MULTI_CAP_DEV1_F1_MASK 0x07000000L

// nbif_gpu_RCC_DEV1_EPF1_STRAP3
#define nbif_gpu_RCC_DEV1_EPF1_STRAP3__STRAP_POISONED_ADVISORY_NONFATAL_DEV1_F1_MASK 0x00000001L
#define nbif_gpu_RCC_DEV1_EPF1_STRAP3__STRAP_PWR_EN_DEV1_F1_MASK 0x00000002L
#define nbif_gpu_RCC_DEV1_EPF1_STRAP3__STRAP_SUBSYS_ID_DEV1_F1_MASK 0x0003fffcL
#define nbif_gpu_RCC_DEV1_EPF1_STRAP3__STRAP_MSI_EN_DEV1_F1_MASK 0x00040000L
#define nbif_gpu_RCC_DEV1_EPF1_STRAP3__STRAP_MSI_CLR_PENDING_EN_DEV1_F1_MASK 0x00080000L
#define nbif_gpu_RCC_DEV1_EPF1_STRAP3__STRAP_MSIX_EN_DEV1_F1_MASK 0x00100000L
#define nbif_gpu_RCC_DEV1_EPF1_STRAP3__STRAP_PMC_DSI_DEV1_F1_MASK 0x01000000L
#define nbif_gpu_RCC_DEV1_EPF1_STRAP3__STRAP_VENDOR_ID_BIT_DEV1_F1_MASK 0x02000000L
#define nbif_gpu_RCC_DEV1_EPF1_STRAP3__STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV1_F1_MASK 0x04000000L
#define nbif_gpu_RCC_DEV1_EPF1_STRAP3__STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV1_F1_MASK 0x08000000L

// nbif_gpu_RCC_DEV1_EPF1_STRAP4
#define nbif_gpu_RCC_DEV1_EPF1_STRAP4__STRAP_ATOMIC_64BIT_EN_DEV1_F1_MASK 0x00100000L
#define nbif_gpu_RCC_DEV1_EPF1_STRAP4__STRAP_ATOMIC_EN_DEV1_F1_MASK 0x00200000L
#define nbif_gpu_RCC_DEV1_EPF1_STRAP4__STRAP_FLR_EN_DEV1_F1_MASK 0x00400000L
#define nbif_gpu_RCC_DEV1_EPF1_STRAP4__STRAP_PME_SUPPORT_DEV1_F1_MASK 0x0f800000L
#define nbif_gpu_RCC_DEV1_EPF1_STRAP4__STRAP_INTERRUPT_PIN_DEV1_F1_MASK 0x70000000L
#define nbif_gpu_RCC_DEV1_EPF1_STRAP4__STRAP_AUXPWR_SUPPORT_DEV1_F1_MASK 0x80000000L

// nbif_gpu_RCC_DEV1_EPF1_STRAP5
#define nbif_gpu_RCC_DEV1_EPF1_STRAP5__STRAP_SUBSYS_VEN_ID_DEV1_F1_MASK 0x0000ffffL

// nbif_gpu_RCC_DEV1_EPF1_STRAP6
#define nbif_gpu_RCC_DEV1_EPF1_STRAP6__STRAP_APER0_EN_DEV1_F1_MASK 0x00000001L
#define nbif_gpu_RCC_DEV1_EPF1_STRAP6__STRAP_APER0_PREFETCHABLE_EN_DEV1_F1_MASK 0x00000002L
#define nbif_gpu_RCC_DEV1_EPF1_STRAP6__STRAP_APER0_AP_SIZE_DEV1_F1_MASK 0x00000070L
#define nbif_gpu_RCC_DEV1_EPF1_STRAP6__STRAP_APER1_EN_DEV1_F1_MASK 0x00000100L
#define nbif_gpu_RCC_DEV1_EPF1_STRAP6__STRAP_APER1_PREFETCHABLE_EN_DEV1_F1_MASK 0x00000200L
#define nbif_gpu_RCC_DEV1_EPF1_STRAP6__STRAP_APER2_EN_DEV1_F1_MASK 0x00010000L
#define nbif_gpu_RCC_DEV1_EPF1_STRAP6__STRAP_APER2_PREFETCHABLE_EN_DEV1_F1_MASK 0x00020000L
#define nbif_gpu_RCC_DEV1_EPF1_STRAP6__STRAP_APER3_EN_DEV1_F1_MASK 0x01000000L
#define nbif_gpu_RCC_DEV1_EPF1_STRAP6__STRAP_APER3_PREFETCHABLE_EN_DEV1_F1_MASK 0x02000000L

// nbif_gpu_RCC_DEV1_EPF2_STRAP0
#define nbif_gpu_RCC_DEV1_EPF2_STRAP0__STRAP_DEVICE_ID_DEV1_F2_MASK 0x0000ffffL
#define nbif_gpu_RCC_DEV1_EPF2_STRAP0__STRAP_MAJOR_REV_ID_DEV1_F2_MASK 0x000f0000L
#define nbif_gpu_RCC_DEV1_EPF2_STRAP0__STRAP_MINOR_REV_ID_DEV1_F2_MASK 0x00f00000L
#define nbif_gpu_RCC_DEV1_EPF2_STRAP0__STRAP_FUNC_EN_DEV1_F2_MASK 0x10000000L
#define nbif_gpu_RCC_DEV1_EPF2_STRAP0__STRAP_LEGACY_DEVICE_TYPE_EN_DEV1_F2_MASK 0x20000000L
#define nbif_gpu_RCC_DEV1_EPF2_STRAP0__STRAP_D1_SUPPORT_DEV1_F2_MASK 0x40000000L
#define nbif_gpu_RCC_DEV1_EPF2_STRAP0__STRAP_D2_SUPPORT_DEV1_F2_MASK 0x80000000L

// nbif_gpu_RCC_DEV1_EPF2_STRAP13
#define nbif_gpu_RCC_DEV1_EPF2_STRAP13__STRAP_CLASS_CODE_PIF_DEV1_F2_MASK 0x000000ffL
#define nbif_gpu_RCC_DEV1_EPF2_STRAP13__STRAP_CLASS_CODE_SUB_DEV1_F2_MASK 0x0000ff00L
#define nbif_gpu_RCC_DEV1_EPF2_STRAP13__STRAP_CLASS_CODE_BASE_DEV1_F2_MASK 0x00ff0000L

// nbif_gpu_RCC_DEV1_EPF2_STRAP2
#define nbif_gpu_RCC_DEV1_EPF2_STRAP2__STRAP_NO_SOFT_RESET_DEV1_F2_MASK 0x00000080L
#define nbif_gpu_RCC_DEV1_EPF2_STRAP2__STRAP_RESIZE_BAR_EN_DEV1_F2_MASK 0x00000100L
#define nbif_gpu_RCC_DEV1_EPF2_STRAP2__STRAP_MSI_PERVECTOR_MASK_CAP_DEV1_F2_MASK 0x00004000L
#define nbif_gpu_RCC_DEV1_EPF2_STRAP2__STRAP_AER_EN_DEV1_F2_MASK 0x00010000L
#define nbif_gpu_RCC_DEV1_EPF2_STRAP2__STRAP_ACS_EN_DEV1_F2_MASK 0x00020000L
#define nbif_gpu_RCC_DEV1_EPF2_STRAP2__STRAP_CPL_ABORT_ERR_EN_DEV1_F2_MASK 0x00100000L
#define nbif_gpu_RCC_DEV1_EPF2_STRAP2__STRAP_DPA_EN_DEV1_F2_MASK 0x00200000L
#define nbif_gpu_RCC_DEV1_EPF2_STRAP2__STRAP_VC_EN_DEV1_F2_MASK 0x00800000L
#define nbif_gpu_RCC_DEV1_EPF2_STRAP2__STRAP_MSI_MULTI_CAP_DEV1_F2_MASK 0x07000000L

// nbif_gpu_RCC_DEV1_EPF2_STRAP3
#define nbif_gpu_RCC_DEV1_EPF2_STRAP3__STRAP_POISONED_ADVISORY_NONFATAL_DEV1_F2_MASK 0x00000001L
#define nbif_gpu_RCC_DEV1_EPF2_STRAP3__STRAP_PWR_EN_DEV1_F2_MASK 0x00000002L
#define nbif_gpu_RCC_DEV1_EPF2_STRAP3__STRAP_SUBSYS_ID_DEV1_F2_MASK 0x0003fffcL
#define nbif_gpu_RCC_DEV1_EPF2_STRAP3__STRAP_MSI_EN_DEV1_F2_MASK 0x00040000L
#define nbif_gpu_RCC_DEV1_EPF2_STRAP3__STRAP_MSI_CLR_PENDING_EN_DEV1_F2_MASK 0x00080000L
#define nbif_gpu_RCC_DEV1_EPF2_STRAP3__STRAP_MSIX_EN_DEV1_F2_MASK 0x00100000L
#define nbif_gpu_RCC_DEV1_EPF2_STRAP3__STRAP_PMC_DSI_DEV1_F2_MASK 0x01000000L
#define nbif_gpu_RCC_DEV1_EPF2_STRAP3__STRAP_VENDOR_ID_BIT_DEV1_F2_MASK 0x02000000L
#define nbif_gpu_RCC_DEV1_EPF2_STRAP3__STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV1_F2_MASK 0x04000000L
#define nbif_gpu_RCC_DEV1_EPF2_STRAP3__STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV1_F2_MASK 0x08000000L

// nbif_gpu_RCC_DEV1_EPF2_STRAP4
#define nbif_gpu_RCC_DEV1_EPF2_STRAP4__STRAP_ATOMIC_64BIT_EN_DEV1_F2_MASK 0x00100000L
#define nbif_gpu_RCC_DEV1_EPF2_STRAP4__STRAP_ATOMIC_EN_DEV1_F2_MASK 0x00200000L
#define nbif_gpu_RCC_DEV1_EPF2_STRAP4__STRAP_FLR_EN_DEV1_F2_MASK 0x00400000L
#define nbif_gpu_RCC_DEV1_EPF2_STRAP4__STRAP_PME_SUPPORT_DEV1_F2_MASK 0x0f800000L
#define nbif_gpu_RCC_DEV1_EPF2_STRAP4__STRAP_INTERRUPT_PIN_DEV1_F2_MASK 0x70000000L
#define nbif_gpu_RCC_DEV1_EPF2_STRAP4__STRAP_AUXPWR_SUPPORT_DEV1_F2_MASK 0x80000000L

// nbif_gpu_RCC_DEV1_EPF2_STRAP5
#define nbif_gpu_RCC_DEV1_EPF2_STRAP5__STRAP_SUBSYS_VEN_ID_DEV1_F2_MASK 0x0000ffffL

// nbif_gpu_RCC_DEV1_EPF2_STRAP6
#define nbif_gpu_RCC_DEV1_EPF2_STRAP6__STRAP_APER0_EN_DEV1_F2_MASK 0x00000001L
#define nbif_gpu_RCC_DEV1_EPF2_STRAP6__STRAP_APER0_PREFETCHABLE_EN_DEV1_F2_MASK 0x00000002L
#define nbif_gpu_RCC_DEV1_EPF2_STRAP6__STRAP_APER0_AP_SIZE_DEV1_F2_MASK 0x00000070L
#define nbif_gpu_RCC_DEV1_EPF2_STRAP6__STRAP_APER1_EN_DEV1_F2_MASK 0x00000100L
#define nbif_gpu_RCC_DEV1_EPF2_STRAP6__STRAP_APER1_PREFETCHABLE_EN_DEV1_F2_MASK 0x00000200L
#define nbif_gpu_RCC_DEV1_EPF2_STRAP6__STRAP_APER2_EN_DEV1_F2_MASK 0x00010000L
#define nbif_gpu_RCC_DEV1_EPF2_STRAP6__STRAP_APER2_PREFETCHABLE_EN_DEV1_F2_MASK 0x00020000L
#define nbif_gpu_RCC_DEV1_EPF2_STRAP6__STRAP_APER3_EN_DEV1_F2_MASK 0x01000000L
#define nbif_gpu_RCC_DEV1_EPF2_STRAP6__STRAP_APER3_PREFETCHABLE_EN_DEV1_F2_MASK 0x02000000L

// nbif_gpu_SHUB_PF_FLR_RST
#define nbif_gpu_SHUB_PF_FLR_RST__PF0_FLR_RST_MASK 0x00000001L
#define nbif_gpu_SHUB_PF_FLR_RST__PF1_FLR_RST_MASK 0x00000002L
#define nbif_gpu_SHUB_PF_FLR_RST__PF2_FLR_RST_MASK 0x00000004L
#define nbif_gpu_SHUB_PF_FLR_RST__PF3_FLR_RST_MASK 0x00000008L
#define nbif_gpu_SHUB_PF_FLR_RST__PF4_FLR_RST_MASK 0x00000010L
#define nbif_gpu_SHUB_PF_FLR_RST__PF5_FLR_RST_MASK 0x00000020L
#define nbif_gpu_SHUB_PF_FLR_RST__PF6_FLR_RST_MASK 0x00000040L
#define nbif_gpu_SHUB_PF_FLR_RST__PF7_FLR_RST_MASK 0x00000080L

// nbif_gpu_SHUB_GFX_DRV_MODE1_RST
#define nbif_gpu_SHUB_GFX_DRV_MODE1_RST__GFX_DRV_MODE1_RST_MASK 0x00000001L

// nbif_gpu_SHUB_LINK_RESET
#define nbif_gpu_SHUB_LINK_RESET__LINK_RESET_MASK 0x00000001L

// nbif_gpu_SHUB_PF0_VF_FLR_RST
#define nbif_gpu_SHUB_PF0_VF_FLR_RST__PF0_VF0_FLR_RST_MASK 0x00000001L
#define nbif_gpu_SHUB_PF0_VF_FLR_RST__PF0_VF1_FLR_RST_MASK 0x00000002L
#define nbif_gpu_SHUB_PF0_VF_FLR_RST__PF0_VF2_FLR_RST_MASK 0x00000004L
#define nbif_gpu_SHUB_PF0_VF_FLR_RST__PF0_VF3_FLR_RST_MASK 0x00000008L
#define nbif_gpu_SHUB_PF0_VF_FLR_RST__PF0_VF4_FLR_RST_MASK 0x00000010L
#define nbif_gpu_SHUB_PF0_VF_FLR_RST__PF0_VF5_FLR_RST_MASK 0x00000020L
#define nbif_gpu_SHUB_PF0_VF_FLR_RST__PF0_VF6_FLR_RST_MASK 0x00000040L
#define nbif_gpu_SHUB_PF0_VF_FLR_RST__PF0_VF7_FLR_RST_MASK 0x00000080L
#define nbif_gpu_SHUB_PF0_VF_FLR_RST__PF0_VF8_FLR_RST_MASK 0x00000100L
#define nbif_gpu_SHUB_PF0_VF_FLR_RST__PF0_VF9_FLR_RST_MASK 0x00000200L
#define nbif_gpu_SHUB_PF0_VF_FLR_RST__PF0_VF10_FLR_RST_MASK 0x00000400L
#define nbif_gpu_SHUB_PF0_VF_FLR_RST__PF0_VF11_FLR_RST_MASK 0x00000800L
#define nbif_gpu_SHUB_PF0_VF_FLR_RST__PF0_VF12_FLR_RST_MASK 0x00001000L
#define nbif_gpu_SHUB_PF0_VF_FLR_RST__PF0_VF13_FLR_RST_MASK 0x00002000L
#define nbif_gpu_SHUB_PF0_VF_FLR_RST__PF0_VF14_FLR_RST_MASK 0x00004000L
#define nbif_gpu_SHUB_PF0_VF_FLR_RST__PF0_VF15_FLR_RST_MASK 0x00008000L
#define nbif_gpu_SHUB_PF0_VF_FLR_RST__PF0_SOFTPF_FLR_RST_MASK 0x80000000L

// nbif_gpu_SHUB_HARD_RST_CTRL
#define nbif_gpu_SHUB_HARD_RST_CTRL__COR_RESET_EN_MASK 0x00000001L
#define nbif_gpu_SHUB_HARD_RST_CTRL__REG_RESET_EN_MASK 0x00000002L
#define nbif_gpu_SHUB_HARD_RST_CTRL__STY_RESET_EN_MASK 0x00000004L
#define nbif_gpu_SHUB_HARD_RST_CTRL__NIC400_RESET_EN_MASK 0x00000008L
#define nbif_gpu_SHUB_HARD_RST_CTRL__SDP_PORT_RESET_EN_MASK 0x00000010L

// nbif_gpu_SHUB_SOFT_RST_CTRL
#define nbif_gpu_SHUB_SOFT_RST_CTRL__COR_RESET_EN_MASK 0x00000001L
#define nbif_gpu_SHUB_SOFT_RST_CTRL__REG_RESET_EN_MASK 0x00000002L
#define nbif_gpu_SHUB_SOFT_RST_CTRL__STY_RESET_EN_MASK 0x00000004L
#define nbif_gpu_SHUB_SOFT_RST_CTRL__NIC400_RESET_EN_MASK 0x00000008L
#define nbif_gpu_SHUB_SOFT_RST_CTRL__SDP_PORT_RESET_EN_MASK 0x00000010L

// nbif_gpu_SHUB_SDP_PORT_RST
#define nbif_gpu_SHUB_SDP_PORT_RST__SDP_PORT_RST_MASK 0x00000001L

// nbif_gpu_PCIEMSIX_VECT0_ADDR_LO
#define nbif_gpu_PCIEMSIX_VECT0_ADDR_LO__MSG_ADDR_LO_MASK 0xfffffffcL

// nbif_gpu_PCIEMSIX_VECT1_ADDR_LO
#define nbif_gpu_PCIEMSIX_VECT1_ADDR_LO__MSG_ADDR_LO_MASK 0xfffffffcL

// nbif_gpu_PCIEMSIX_VECT2_ADDR_LO
#define nbif_gpu_PCIEMSIX_VECT2_ADDR_LO__MSG_ADDR_LO_MASK 0xfffffffcL

// nbif_gpu_PCIEMSIX_VECT3_ADDR_LO
#define nbif_gpu_PCIEMSIX_VECT3_ADDR_LO__MSG_ADDR_LO_MASK 0xfffffffcL

// nbif_gpu_PCIEMSIX_VECT4_ADDR_LO
#define nbif_gpu_PCIEMSIX_VECT4_ADDR_LO__MSG_ADDR_LO_MASK 0xfffffffcL

// nbif_gpu_PCIEMSIX_VECT5_ADDR_LO
#define nbif_gpu_PCIEMSIX_VECT5_ADDR_LO__MSG_ADDR_LO_MASK 0xfffffffcL

// nbif_gpu_PCIEMSIX_VECT6_ADDR_LO
#define nbif_gpu_PCIEMSIX_VECT6_ADDR_LO__MSG_ADDR_LO_MASK 0xfffffffcL

// nbif_gpu_PCIEMSIX_VECT7_ADDR_LO
#define nbif_gpu_PCIEMSIX_VECT7_ADDR_LO__MSG_ADDR_LO_MASK 0xfffffffcL

// nbif_gpu_PCIEMSIX_VECT8_ADDR_LO
#define nbif_gpu_PCIEMSIX_VECT8_ADDR_LO__MSG_ADDR_LO_MASK 0xfffffffcL

// nbif_gpu_PCIEMSIX_VECT9_ADDR_LO
#define nbif_gpu_PCIEMSIX_VECT9_ADDR_LO__MSG_ADDR_LO_MASK 0xfffffffcL

// nbif_gpu_PCIEMSIX_VECT10_ADDR_LO
#define nbif_gpu_PCIEMSIX_VECT10_ADDR_LO__MSG_ADDR_LO_MASK 0xfffffffcL

// nbif_gpu_PCIEMSIX_VECT11_ADDR_LO
#define nbif_gpu_PCIEMSIX_VECT11_ADDR_LO__MSG_ADDR_LO_MASK 0xfffffffcL

// nbif_gpu_PCIEMSIX_VECT12_ADDR_LO
#define nbif_gpu_PCIEMSIX_VECT12_ADDR_LO__MSG_ADDR_LO_MASK 0xfffffffcL

// nbif_gpu_PCIEMSIX_VECT13_ADDR_LO
#define nbif_gpu_PCIEMSIX_VECT13_ADDR_LO__MSG_ADDR_LO_MASK 0xfffffffcL

// nbif_gpu_PCIEMSIX_VECT14_ADDR_LO
#define nbif_gpu_PCIEMSIX_VECT14_ADDR_LO__MSG_ADDR_LO_MASK 0xfffffffcL

// nbif_gpu_PCIEMSIX_VECT15_ADDR_LO
#define nbif_gpu_PCIEMSIX_VECT15_ADDR_LO__MSG_ADDR_LO_MASK 0xfffffffcL

// nbif_gpu_PCIEMSIX_VECT16_ADDR_LO
#define nbif_gpu_PCIEMSIX_VECT16_ADDR_LO__MSG_ADDR_LO_MASK 0xfffffffcL

// nbif_gpu_PCIEMSIX_VECT17_ADDR_LO
#define nbif_gpu_PCIEMSIX_VECT17_ADDR_LO__MSG_ADDR_LO_MASK 0xfffffffcL

// nbif_gpu_PCIEMSIX_VECT18_ADDR_LO
#define nbif_gpu_PCIEMSIX_VECT18_ADDR_LO__MSG_ADDR_LO_MASK 0xfffffffcL

// nbif_gpu_PCIEMSIX_VECT19_ADDR_LO
#define nbif_gpu_PCIEMSIX_VECT19_ADDR_LO__MSG_ADDR_LO_MASK 0xfffffffcL

// nbif_gpu_PCIEMSIX_VECT20_ADDR_LO
#define nbif_gpu_PCIEMSIX_VECT20_ADDR_LO__MSG_ADDR_LO_MASK 0xfffffffcL

// nbif_gpu_PCIEMSIX_VECT21_ADDR_LO
#define nbif_gpu_PCIEMSIX_VECT21_ADDR_LO__MSG_ADDR_LO_MASK 0xfffffffcL

// nbif_gpu_PCIEMSIX_VECT22_ADDR_LO
#define nbif_gpu_PCIEMSIX_VECT22_ADDR_LO__MSG_ADDR_LO_MASK 0xfffffffcL

// nbif_gpu_PCIEMSIX_VECT23_ADDR_LO
#define nbif_gpu_PCIEMSIX_VECT23_ADDR_LO__MSG_ADDR_LO_MASK 0xfffffffcL

// nbif_gpu_PCIEMSIX_VECT24_ADDR_LO
#define nbif_gpu_PCIEMSIX_VECT24_ADDR_LO__MSG_ADDR_LO_MASK 0xfffffffcL

// nbif_gpu_PCIEMSIX_VECT25_ADDR_LO
#define nbif_gpu_PCIEMSIX_VECT25_ADDR_LO__MSG_ADDR_LO_MASK 0xfffffffcL

// nbif_gpu_PCIEMSIX_VECT26_ADDR_LO
#define nbif_gpu_PCIEMSIX_VECT26_ADDR_LO__MSG_ADDR_LO_MASK 0xfffffffcL

// nbif_gpu_PCIEMSIX_VECT27_ADDR_LO
#define nbif_gpu_PCIEMSIX_VECT27_ADDR_LO__MSG_ADDR_LO_MASK 0xfffffffcL

// nbif_gpu_PCIEMSIX_VECT28_ADDR_LO
#define nbif_gpu_PCIEMSIX_VECT28_ADDR_LO__MSG_ADDR_LO_MASK 0xfffffffcL

// nbif_gpu_PCIEMSIX_VECT29_ADDR_LO
#define nbif_gpu_PCIEMSIX_VECT29_ADDR_LO__MSG_ADDR_LO_MASK 0xfffffffcL

// nbif_gpu_PCIEMSIX_VECT30_ADDR_LO
#define nbif_gpu_PCIEMSIX_VECT30_ADDR_LO__MSG_ADDR_LO_MASK 0xfffffffcL

// nbif_gpu_PCIEMSIX_VECT31_ADDR_LO
#define nbif_gpu_PCIEMSIX_VECT31_ADDR_LO__MSG_ADDR_LO_MASK 0xfffffffcL

// nbif_gpu_PCIEMSIX_VECT0_ADDR_HI
#define nbif_gpu_PCIEMSIX_VECT0_ADDR_HI__MSG_ADDR_HI_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT1_ADDR_HI
#define nbif_gpu_PCIEMSIX_VECT1_ADDR_HI__MSG_ADDR_HI_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT2_ADDR_HI
#define nbif_gpu_PCIEMSIX_VECT2_ADDR_HI__MSG_ADDR_HI_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT3_ADDR_HI
#define nbif_gpu_PCIEMSIX_VECT3_ADDR_HI__MSG_ADDR_HI_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT4_ADDR_HI
#define nbif_gpu_PCIEMSIX_VECT4_ADDR_HI__MSG_ADDR_HI_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT5_ADDR_HI
#define nbif_gpu_PCIEMSIX_VECT5_ADDR_HI__MSG_ADDR_HI_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT6_ADDR_HI
#define nbif_gpu_PCIEMSIX_VECT6_ADDR_HI__MSG_ADDR_HI_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT7_ADDR_HI
#define nbif_gpu_PCIEMSIX_VECT7_ADDR_HI__MSG_ADDR_HI_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT8_ADDR_HI
#define nbif_gpu_PCIEMSIX_VECT8_ADDR_HI__MSG_ADDR_HI_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT9_ADDR_HI
#define nbif_gpu_PCIEMSIX_VECT9_ADDR_HI__MSG_ADDR_HI_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT10_ADDR_HI
#define nbif_gpu_PCIEMSIX_VECT10_ADDR_HI__MSG_ADDR_HI_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT11_ADDR_HI
#define nbif_gpu_PCIEMSIX_VECT11_ADDR_HI__MSG_ADDR_HI_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT12_ADDR_HI
#define nbif_gpu_PCIEMSIX_VECT12_ADDR_HI__MSG_ADDR_HI_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT13_ADDR_HI
#define nbif_gpu_PCIEMSIX_VECT13_ADDR_HI__MSG_ADDR_HI_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT14_ADDR_HI
#define nbif_gpu_PCIEMSIX_VECT14_ADDR_HI__MSG_ADDR_HI_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT15_ADDR_HI
#define nbif_gpu_PCIEMSIX_VECT15_ADDR_HI__MSG_ADDR_HI_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT16_ADDR_HI
#define nbif_gpu_PCIEMSIX_VECT16_ADDR_HI__MSG_ADDR_HI_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT17_ADDR_HI
#define nbif_gpu_PCIEMSIX_VECT17_ADDR_HI__MSG_ADDR_HI_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT18_ADDR_HI
#define nbif_gpu_PCIEMSIX_VECT18_ADDR_HI__MSG_ADDR_HI_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT19_ADDR_HI
#define nbif_gpu_PCIEMSIX_VECT19_ADDR_HI__MSG_ADDR_HI_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT20_ADDR_HI
#define nbif_gpu_PCIEMSIX_VECT20_ADDR_HI__MSG_ADDR_HI_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT21_ADDR_HI
#define nbif_gpu_PCIEMSIX_VECT21_ADDR_HI__MSG_ADDR_HI_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT22_ADDR_HI
#define nbif_gpu_PCIEMSIX_VECT22_ADDR_HI__MSG_ADDR_HI_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT23_ADDR_HI
#define nbif_gpu_PCIEMSIX_VECT23_ADDR_HI__MSG_ADDR_HI_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT24_ADDR_HI
#define nbif_gpu_PCIEMSIX_VECT24_ADDR_HI__MSG_ADDR_HI_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT25_ADDR_HI
#define nbif_gpu_PCIEMSIX_VECT25_ADDR_HI__MSG_ADDR_HI_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT26_ADDR_HI
#define nbif_gpu_PCIEMSIX_VECT26_ADDR_HI__MSG_ADDR_HI_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT27_ADDR_HI
#define nbif_gpu_PCIEMSIX_VECT27_ADDR_HI__MSG_ADDR_HI_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT28_ADDR_HI
#define nbif_gpu_PCIEMSIX_VECT28_ADDR_HI__MSG_ADDR_HI_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT29_ADDR_HI
#define nbif_gpu_PCIEMSIX_VECT29_ADDR_HI__MSG_ADDR_HI_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT30_ADDR_HI
#define nbif_gpu_PCIEMSIX_VECT30_ADDR_HI__MSG_ADDR_HI_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT31_ADDR_HI
#define nbif_gpu_PCIEMSIX_VECT31_ADDR_HI__MSG_ADDR_HI_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT0_MSG_DATA
#define nbif_gpu_PCIEMSIX_VECT0_MSG_DATA__MSG_DATA_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT1_MSG_DATA
#define nbif_gpu_PCIEMSIX_VECT1_MSG_DATA__MSG_DATA_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT2_MSG_DATA
#define nbif_gpu_PCIEMSIX_VECT2_MSG_DATA__MSG_DATA_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT3_MSG_DATA
#define nbif_gpu_PCIEMSIX_VECT3_MSG_DATA__MSG_DATA_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT4_MSG_DATA
#define nbif_gpu_PCIEMSIX_VECT4_MSG_DATA__MSG_DATA_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT5_MSG_DATA
#define nbif_gpu_PCIEMSIX_VECT5_MSG_DATA__MSG_DATA_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT6_MSG_DATA
#define nbif_gpu_PCIEMSIX_VECT6_MSG_DATA__MSG_DATA_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT7_MSG_DATA
#define nbif_gpu_PCIEMSIX_VECT7_MSG_DATA__MSG_DATA_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT8_MSG_DATA
#define nbif_gpu_PCIEMSIX_VECT8_MSG_DATA__MSG_DATA_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT9_MSG_DATA
#define nbif_gpu_PCIEMSIX_VECT9_MSG_DATA__MSG_DATA_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT10_MSG_DATA
#define nbif_gpu_PCIEMSIX_VECT10_MSG_DATA__MSG_DATA_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT11_MSG_DATA
#define nbif_gpu_PCIEMSIX_VECT11_MSG_DATA__MSG_DATA_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT12_MSG_DATA
#define nbif_gpu_PCIEMSIX_VECT12_MSG_DATA__MSG_DATA_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT13_MSG_DATA
#define nbif_gpu_PCIEMSIX_VECT13_MSG_DATA__MSG_DATA_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT14_MSG_DATA
#define nbif_gpu_PCIEMSIX_VECT14_MSG_DATA__MSG_DATA_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT15_MSG_DATA
#define nbif_gpu_PCIEMSIX_VECT15_MSG_DATA__MSG_DATA_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT16_MSG_DATA
#define nbif_gpu_PCIEMSIX_VECT16_MSG_DATA__MSG_DATA_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT17_MSG_DATA
#define nbif_gpu_PCIEMSIX_VECT17_MSG_DATA__MSG_DATA_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT18_MSG_DATA
#define nbif_gpu_PCIEMSIX_VECT18_MSG_DATA__MSG_DATA_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT19_MSG_DATA
#define nbif_gpu_PCIEMSIX_VECT19_MSG_DATA__MSG_DATA_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT20_MSG_DATA
#define nbif_gpu_PCIEMSIX_VECT20_MSG_DATA__MSG_DATA_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT21_MSG_DATA
#define nbif_gpu_PCIEMSIX_VECT21_MSG_DATA__MSG_DATA_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT22_MSG_DATA
#define nbif_gpu_PCIEMSIX_VECT22_MSG_DATA__MSG_DATA_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT23_MSG_DATA
#define nbif_gpu_PCIEMSIX_VECT23_MSG_DATA__MSG_DATA_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT24_MSG_DATA
#define nbif_gpu_PCIEMSIX_VECT24_MSG_DATA__MSG_DATA_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT25_MSG_DATA
#define nbif_gpu_PCIEMSIX_VECT25_MSG_DATA__MSG_DATA_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT26_MSG_DATA
#define nbif_gpu_PCIEMSIX_VECT26_MSG_DATA__MSG_DATA_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT27_MSG_DATA
#define nbif_gpu_PCIEMSIX_VECT27_MSG_DATA__MSG_DATA_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT28_MSG_DATA
#define nbif_gpu_PCIEMSIX_VECT28_MSG_DATA__MSG_DATA_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT29_MSG_DATA
#define nbif_gpu_PCIEMSIX_VECT29_MSG_DATA__MSG_DATA_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT30_MSG_DATA
#define nbif_gpu_PCIEMSIX_VECT30_MSG_DATA__MSG_DATA_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT31_MSG_DATA
#define nbif_gpu_PCIEMSIX_VECT31_MSG_DATA__MSG_DATA_MASK 0xffffffffL

// nbif_gpu_PCIEMSIX_VECT0_CONTROL
#define nbif_gpu_PCIEMSIX_VECT0_CONTROL__MASK_BIT_MASK 0x00000001L

// nbif_gpu_PCIEMSIX_VECT1_CONTROL
#define nbif_gpu_PCIEMSIX_VECT1_CONTROL__MASK_BIT_MASK 0x00000001L

// nbif_gpu_PCIEMSIX_VECT2_CONTROL
#define nbif_gpu_PCIEMSIX_VECT2_CONTROL__MASK_BIT_MASK 0x00000001L

// nbif_gpu_PCIEMSIX_VECT3_CONTROL
#define nbif_gpu_PCIEMSIX_VECT3_CONTROL__MASK_BIT_MASK 0x00000001L

// nbif_gpu_PCIEMSIX_VECT4_CONTROL
#define nbif_gpu_PCIEMSIX_VECT4_CONTROL__MASK_BIT_MASK 0x00000001L

// nbif_gpu_PCIEMSIX_VECT5_CONTROL
#define nbif_gpu_PCIEMSIX_VECT5_CONTROL__MASK_BIT_MASK 0x00000001L

// nbif_gpu_PCIEMSIX_VECT6_CONTROL
#define nbif_gpu_PCIEMSIX_VECT6_CONTROL__MASK_BIT_MASK 0x00000001L

// nbif_gpu_PCIEMSIX_VECT7_CONTROL
#define nbif_gpu_PCIEMSIX_VECT7_CONTROL__MASK_BIT_MASK 0x00000001L

// nbif_gpu_PCIEMSIX_VECT8_CONTROL
#define nbif_gpu_PCIEMSIX_VECT8_CONTROL__MASK_BIT_MASK 0x00000001L

// nbif_gpu_PCIEMSIX_VECT9_CONTROL
#define nbif_gpu_PCIEMSIX_VECT9_CONTROL__MASK_BIT_MASK 0x00000001L

// nbif_gpu_PCIEMSIX_VECT10_CONTROL
#define nbif_gpu_PCIEMSIX_VECT10_CONTROL__MASK_BIT_MASK 0x00000001L

// nbif_gpu_PCIEMSIX_VECT11_CONTROL
#define nbif_gpu_PCIEMSIX_VECT11_CONTROL__MASK_BIT_MASK 0x00000001L

// nbif_gpu_PCIEMSIX_VECT12_CONTROL
#define nbif_gpu_PCIEMSIX_VECT12_CONTROL__MASK_BIT_MASK 0x00000001L

// nbif_gpu_PCIEMSIX_VECT13_CONTROL
#define nbif_gpu_PCIEMSIX_VECT13_CONTROL__MASK_BIT_MASK 0x00000001L

// nbif_gpu_PCIEMSIX_VECT14_CONTROL
#define nbif_gpu_PCIEMSIX_VECT14_CONTROL__MASK_BIT_MASK 0x00000001L

// nbif_gpu_PCIEMSIX_VECT15_CONTROL
#define nbif_gpu_PCIEMSIX_VECT15_CONTROL__MASK_BIT_MASK 0x00000001L

// nbif_gpu_PCIEMSIX_VECT16_CONTROL
#define nbif_gpu_PCIEMSIX_VECT16_CONTROL__MASK_BIT_MASK 0x00000001L

// nbif_gpu_PCIEMSIX_VECT17_CONTROL
#define nbif_gpu_PCIEMSIX_VECT17_CONTROL__MASK_BIT_MASK 0x00000001L

// nbif_gpu_PCIEMSIX_VECT18_CONTROL
#define nbif_gpu_PCIEMSIX_VECT18_CONTROL__MASK_BIT_MASK 0x00000001L

// nbif_gpu_PCIEMSIX_VECT19_CONTROL
#define nbif_gpu_PCIEMSIX_VECT19_CONTROL__MASK_BIT_MASK 0x00000001L

// nbif_gpu_PCIEMSIX_VECT20_CONTROL
#define nbif_gpu_PCIEMSIX_VECT20_CONTROL__MASK_BIT_MASK 0x00000001L

// nbif_gpu_PCIEMSIX_VECT21_CONTROL
#define nbif_gpu_PCIEMSIX_VECT21_CONTROL__MASK_BIT_MASK 0x00000001L

// nbif_gpu_PCIEMSIX_VECT22_CONTROL
#define nbif_gpu_PCIEMSIX_VECT22_CONTROL__MASK_BIT_MASK 0x00000001L

// nbif_gpu_PCIEMSIX_VECT23_CONTROL
#define nbif_gpu_PCIEMSIX_VECT23_CONTROL__MASK_BIT_MASK 0x00000001L

// nbif_gpu_PCIEMSIX_VECT24_CONTROL
#define nbif_gpu_PCIEMSIX_VECT24_CONTROL__MASK_BIT_MASK 0x00000001L

// nbif_gpu_PCIEMSIX_VECT25_CONTROL
#define nbif_gpu_PCIEMSIX_VECT25_CONTROL__MASK_BIT_MASK 0x00000001L

// nbif_gpu_PCIEMSIX_VECT26_CONTROL
#define nbif_gpu_PCIEMSIX_VECT26_CONTROL__MASK_BIT_MASK 0x00000001L

// nbif_gpu_PCIEMSIX_VECT27_CONTROL
#define nbif_gpu_PCIEMSIX_VECT27_CONTROL__MASK_BIT_MASK 0x00000001L

// nbif_gpu_PCIEMSIX_VECT28_CONTROL
#define nbif_gpu_PCIEMSIX_VECT28_CONTROL__MASK_BIT_MASK 0x00000001L

// nbif_gpu_PCIEMSIX_VECT29_CONTROL
#define nbif_gpu_PCIEMSIX_VECT29_CONTROL__MASK_BIT_MASK 0x00000001L

// nbif_gpu_PCIEMSIX_VECT30_CONTROL
#define nbif_gpu_PCIEMSIX_VECT30_CONTROL__MASK_BIT_MASK 0x00000001L

// nbif_gpu_PCIEMSIX_VECT31_CONTROL
#define nbif_gpu_PCIEMSIX_VECT31_CONTROL__MASK_BIT_MASK 0x00000001L

// nbif_gpu_PCIEMSIX_PBA
#define nbif_gpu_PCIEMSIX_PBA__MSIX_PENDING_BITS_MASK 0xffffffffL

// nbif_gpu_RCC_PFC_LTR_CNTL
#define nbif_gpu_RCC_PFC_LTR_CNTL__SNOOP_LATENCY_VALUE_MASK 0x000003ffL
#define nbif_gpu_RCC_PFC_LTR_CNTL__SNOOP_LATENCY_SCALE_MASK 0x00001c00L
#define nbif_gpu_RCC_PFC_LTR_CNTL__SNOOP_REQUIREMENT_MASK 0x00008000L
#define nbif_gpu_RCC_PFC_LTR_CNTL__NONSNOOP_LATENCY_VALUE_MASK 0x03ff0000L
#define nbif_gpu_RCC_PFC_LTR_CNTL__NONSNOOP_LATENCY_SCALE_MASK 0x1c000000L
#define nbif_gpu_RCC_PFC_LTR_CNTL__NONSNOOP_REQUIREMENT_MASK 0x80000000L

// nbif_gpu_RCC_PFC_PME_RESTORE
#define nbif_gpu_RCC_PFC_PME_RESTORE__PME_RESTORE_PME_EN_MASK 0x00000001L
#define nbif_gpu_RCC_PFC_PME_RESTORE__PME_RESTORE_PME_STATUS_MASK 0x00000100L

// nbif_gpu_RCC_PFC_STICKY_RESTORE_0
#define nbif_gpu_RCC_PFC_STICKY_RESTORE_0__RESTORE_PSN_ERR_STATUS_MASK 0x00000001L
#define nbif_gpu_RCC_PFC_STICKY_RESTORE_0__RESTORE_CPL_TIMEOUT_STATUS_MASK 0x00000002L
#define nbif_gpu_RCC_PFC_STICKY_RESTORE_0__RESTORE_CPL_ABORT_ERR_STATUS_MASK 0x00000004L
#define nbif_gpu_RCC_PFC_STICKY_RESTORE_0__RESTORE_UNEXP_CPL_STATUS_MASK 0x00000008L
#define nbif_gpu_RCC_PFC_STICKY_RESTORE_0__RESTORE_MAL_TLP_STATUS_MASK 0x00000010L
#define nbif_gpu_RCC_PFC_STICKY_RESTORE_0__RESTORE_ECRC_ERR_STATUS_MASK 0x00000020L
#define nbif_gpu_RCC_PFC_STICKY_RESTORE_0__RESTORE_UNSUPP_REQ_ERR_STATUS_MASK 0x00000040L
#define nbif_gpu_RCC_PFC_STICKY_RESTORE_0__RESTORE_ADVISORY_NONFATAL_ERR_STATUS_MASK 0x00000080L

// nbif_gpu_RCC_PFC_STICKY_RESTORE_1
#define nbif_gpu_RCC_PFC_STICKY_RESTORE_1__RESTORE_TLP_HDR_0_MASK 0xffffffffL

// nbif_gpu_RCC_PFC_STICKY_RESTORE_2
#define nbif_gpu_RCC_PFC_STICKY_RESTORE_2__RESTORE_TLP_HDR_1_MASK 0xffffffffL

// nbif_gpu_RCC_PFC_STICKY_RESTORE_3
#define nbif_gpu_RCC_PFC_STICKY_RESTORE_3__RESTORE_TLP_HDR_2_MASK 0xffffffffL

// nbif_gpu_RCC_PFC_STICKY_RESTORE_4
#define nbif_gpu_RCC_PFC_STICKY_RESTORE_4__RESTORE_TLP_HDR_3_MASK 0xffffffffL

// nbif_gpu_RCC_PFC_STICKY_RESTORE_5
#define nbif_gpu_RCC_PFC_STICKY_RESTORE_5__RESTORE_TLP_PREFIX_MASK 0xffffffffL

// nbif_gpu_RCC_PFC_AUXPWR_CNTL
#define nbif_gpu_RCC_PFC_AUXPWR_CNTL__AUX_CURRENT_OVERRIDE_MASK 0x00000007L
#define nbif_gpu_RCC_PFC_AUXPWR_CNTL__AUX_POWER_DETECTED_OVERRIDE_MASK 0x00000008L

// IH_VMID_0_LUT
#define IH_VMID_0_LUT__PASID_MASK 0x0000ffffL

// IH_VMID_1_LUT
#define IH_VMID_1_LUT__PASID_MASK 0x0000ffffL

// IH_VMID_2_LUT
#define IH_VMID_2_LUT__PASID_MASK 0x0000ffffL

// IH_VMID_3_LUT
#define IH_VMID_3_LUT__PASID_MASK 0x0000ffffL

// IH_VMID_4_LUT
#define IH_VMID_4_LUT__PASID_MASK 0x0000ffffL

// IH_VMID_5_LUT
#define IH_VMID_5_LUT__PASID_MASK 0x0000ffffL

// IH_VMID_6_LUT
#define IH_VMID_6_LUT__PASID_MASK 0x0000ffffL

// IH_VMID_7_LUT
#define IH_VMID_7_LUT__PASID_MASK 0x0000ffffL

// IH_VMID_8_LUT
#define IH_VMID_8_LUT__PASID_MASK 0x0000ffffL

// IH_VMID_9_LUT
#define IH_VMID_9_LUT__PASID_MASK 0x0000ffffL

// IH_VMID_10_LUT
#define IH_VMID_10_LUT__PASID_MASK 0x0000ffffL

// IH_VMID_11_LUT
#define IH_VMID_11_LUT__PASID_MASK 0x0000ffffL

// IH_VMID_12_LUT
#define IH_VMID_12_LUT__PASID_MASK 0x0000ffffL

// IH_VMID_13_LUT
#define IH_VMID_13_LUT__PASID_MASK 0x0000ffffL

// IH_VMID_14_LUT
#define IH_VMID_14_LUT__PASID_MASK 0x0000ffffL

// IH_VMID_15_LUT
#define IH_VMID_15_LUT__PASID_MASK 0x0000ffffL

// IH_VMID_0_LUT_MM
#define IH_VMID_0_LUT_MM__PASID_MASK 0x0000ffffL

// IH_VMID_1_LUT_MM
#define IH_VMID_1_LUT_MM__PASID_MASK 0x0000ffffL

// IH_VMID_2_LUT_MM
#define IH_VMID_2_LUT_MM__PASID_MASK 0x0000ffffL

// IH_VMID_3_LUT_MM
#define IH_VMID_3_LUT_MM__PASID_MASK 0x0000ffffL

// IH_VMID_4_LUT_MM
#define IH_VMID_4_LUT_MM__PASID_MASK 0x0000ffffL

// IH_VMID_5_LUT_MM
#define IH_VMID_5_LUT_MM__PASID_MASK 0x0000ffffL

// IH_VMID_6_LUT_MM
#define IH_VMID_6_LUT_MM__PASID_MASK 0x0000ffffL

// IH_VMID_7_LUT_MM
#define IH_VMID_7_LUT_MM__PASID_MASK 0x0000ffffL

// IH_VMID_8_LUT_MM
#define IH_VMID_8_LUT_MM__PASID_MASK 0x0000ffffL

// IH_VMID_9_LUT_MM
#define IH_VMID_9_LUT_MM__PASID_MASK 0x0000ffffL

// IH_VMID_10_LUT_MM
#define IH_VMID_10_LUT_MM__PASID_MASK 0x0000ffffL

// IH_VMID_11_LUT_MM
#define IH_VMID_11_LUT_MM__PASID_MASK 0x0000ffffL

// IH_VMID_12_LUT_MM
#define IH_VMID_12_LUT_MM__PASID_MASK 0x0000ffffL

// IH_VMID_13_LUT_MM
#define IH_VMID_13_LUT_MM__PASID_MASK 0x0000ffffL

// IH_VMID_14_LUT_MM
#define IH_VMID_14_LUT_MM__PASID_MASK 0x0000ffffL

// IH_VMID_15_LUT_MM
#define IH_VMID_15_LUT_MM__PASID_MASK 0x0000ffffL

// IH_COOKIE_0
#define IH_COOKIE_0__CLIENT_ID_MASK 0x000000ffL
#define IH_COOKIE_0__SOURCE_ID_MASK 0x0000ff00L
#define IH_COOKIE_0__RING_ID_MASK 0x00ff0000L
#define IH_COOKIE_0__VM_ID_MASK 0x0f000000L
#define IH_COOKIE_0__RESERVED_MASK 0x70000000L
#define IH_COOKIE_0__VMID_TYPE_MASK 0x80000000L

// IH_COOKIE_1
#define IH_COOKIE_1__TIMESTAMP_31_0_MASK 0xffffffffL

// IH_COOKIE_2
#define IH_COOKIE_2__TIMESTAMP_47_32_MASK 0x0000ffffL
#define IH_COOKIE_2__RESERVED_MASK 0x7fff0000L
#define IH_COOKIE_2__TIMESTAMP_SRC_MASK 0x80000000L

// IH_COOKIE_3
#define IH_COOKIE_3__PAS_ID_MASK 0x0000ffffL
#define IH_COOKIE_3__RESERVED_MASK 0x7fff0000L
#define IH_COOKIE_3__PASID_SRC_MASK 0x80000000L

// IH_COOKIE_4
#define IH_COOKIE_4__CONTEXT_ID_31_0_MASK 0xffffffffL

// IH_COOKIE_5
#define IH_COOKIE_5__CONTEXT_ID_63_32_MASK 0xffffffffL

// IH_COOKIE_6
#define IH_COOKIE_6__CONTEXT_ID_95_64_MASK 0xffffffffL

// IH_COOKIE_7
#define IH_COOKIE_7__CONTEXT_ID_128_96_MASK 0xffffffffL

// IH_REGISTER_LAST_PART0
#define IH_REGISTER_LAST_PART0__RESERVED_MASK 0xffffffffL

// IH_RB_CNTL
#define IH_RB_CNTL__RB_ENABLE_MASK 0x00000001L
#define IH_RB_CNTL__RB_SIZE_MASK 0x0000003eL
#define IH_RB_CNTL__RB_GPU_TS_ENABLE_MASK 0x00000080L
#define IH_RB_CNTL__WPTR_WRITEBACK_ENABLE_MASK 0x00000100L
#define IH_RB_CNTL__RB_FULL_DRAIN_ENABLE_MASK 0x00000200L
#define IH_RB_CNTL__FULL_DRAIN_CLEAR_MASK 0x00000400L
#define IH_RB_CNTL__RB_USED_INT_THRESHOLD_MASK 0x0000f000L
#define IH_RB_CNTL__WPTR_OVERFLOW_ENABLE_MASK 0x00010000L
#define IH_RB_CNTL__ENABLE_INTR_MASK 0x00020000L
#define IH_RB_CNTL__MC_SWAP_MASK 0x000c0000L
#define IH_RB_CNTL__MC_SNOOP_MASK 0x00100000L
#define IH_RB_CNTL__RPTR_REARM_MASK 0x00200000L
#define IH_RB_CNTL__MC_RO_MASK 0x00400000L
#define IH_RB_CNTL__MC_VMID_MASK 0x0f000000L
#define IH_RB_CNTL__MC_SPACE_MASK 0x70000000L
#define IH_RB_CNTL__WPTR_OVERFLOW_CLEAR_MASK 0x80000000L

// IH_RB_BASE
#define IH_RB_BASE__ADDR_MASK 0xffffffffL

// IH_RB_BASE_HI
#define IH_RB_BASE_HI__ADDR_MASK 0x000000ffL

// IH_RB_RPTR
#define IH_RB_RPTR__OFFSET_MASK 0x0003fffcL

// IH_RB_WPTR
#define IH_RB_WPTR__RB_OVERFLOW_MASK 0x00000001L
#define IH_RB_WPTR__OFFSET_MASK 0x0003fffcL
#define IH_RB_WPTR__RB_LEFT_NONE_MASK 0x00040000L
#define IH_RB_WPTR__RB_MAY_OVERFLOW_MASK 0x00080000L

// IH_RB_WPTR_ADDR_HI
#define IH_RB_WPTR_ADDR_HI__ADDR_MASK 0x0000ffffL

// IH_RB_WPTR_ADDR_LO
#define IH_RB_WPTR_ADDR_LO__ADDR_MASK 0xfffffffcL

// IH_DOORBELL_RPTR
#define IH_DOORBELL_RPTR__OFFSET_MASK 0x03ffffffL
#define IH_DOORBELL_RPTR__ENABLE_MASK 0x10000000L

// IH_RB_CNTL_RING1
#define IH_RB_CNTL_RING1__RB_ENABLE_MASK 0x00000001L
#define IH_RB_CNTL_RING1__RB_SIZE_MASK 0x0000003eL
#define IH_RB_CNTL_RING1__RB_GPU_TS_ENABLE_MASK 0x00000080L
#define IH_RB_CNTL_RING1__RB_FULL_DRAIN_ENABLE_MASK 0x00000200L
#define IH_RB_CNTL_RING1__FULL_DRAIN_CLEAR_MASK 0x00000400L
#define IH_RB_CNTL_RING1__RB_USED_INT_THRESHOLD_MASK 0x0000f000L
#define IH_RB_CNTL_RING1__WPTR_OVERFLOW_ENABLE_MASK 0x00010000L
#define IH_RB_CNTL_RING1__MC_SWAP_MASK 0x000c0000L
#define IH_RB_CNTL_RING1__MC_SNOOP_MASK 0x00100000L
#define IH_RB_CNTL_RING1__MC_RO_MASK 0x00400000L
#define IH_RB_CNTL_RING1__MC_VMID_MASK 0x0f000000L
#define IH_RB_CNTL_RING1__MC_SPACE_MASK 0x70000000L
#define IH_RB_CNTL_RING1__WPTR_OVERFLOW_CLEAR_MASK 0x80000000L

// IH_RB_BASE_RING1
#define IH_RB_BASE_RING1__ADDR_MASK 0xffffffffL

// IH_RB_BASE_HI_RING1
#define IH_RB_BASE_HI_RING1__ADDR_MASK 0x000000ffL

// IH_RB_RPTR_RING1
#define IH_RB_RPTR_RING1__OFFSET_MASK 0x0003fffcL

// IH_RB_WPTR_RING1
#define IH_RB_WPTR_RING1__RB_OVERFLOW_MASK 0x00000001L
#define IH_RB_WPTR_RING1__OFFSET_MASK 0x0003fffcL
#define IH_RB_WPTR_RING1__RB_LEFT_NONE_MASK 0x00040000L
#define IH_RB_WPTR_RING1__RB_MAY_OVERFLOW_MASK 0x00080000L

// IH_DOORBELL_RPTR_RING1
#define IH_DOORBELL_RPTR_RING1__OFFSET_MASK 0x03ffffffL
#define IH_DOORBELL_RPTR_RING1__ENABLE_MASK 0x10000000L

// IH_RB_CNTL_RING2
#define IH_RB_CNTL_RING2__RB_ENABLE_MASK 0x00000001L
#define IH_RB_CNTL_RING2__RB_SIZE_MASK 0x0000003eL
#define IH_RB_CNTL_RING2__RB_GPU_TS_ENABLE_MASK 0x00000080L
#define IH_RB_CNTL_RING2__RB_FULL_DRAIN_ENABLE_MASK 0x00000200L
#define IH_RB_CNTL_RING2__FULL_DRAIN_CLEAR_MASK 0x00000400L
#define IH_RB_CNTL_RING2__RB_USED_INT_THRESHOLD_MASK 0x0000f000L
#define IH_RB_CNTL_RING2__WPTR_OVERFLOW_ENABLE_MASK 0x00010000L
#define IH_RB_CNTL_RING2__MC_SWAP_MASK 0x000c0000L
#define IH_RB_CNTL_RING2__MC_SNOOP_MASK 0x00100000L
#define IH_RB_CNTL_RING2__MC_RO_MASK 0x00400000L
#define IH_RB_CNTL_RING2__MC_VMID_MASK 0x0f000000L
#define IH_RB_CNTL_RING2__MC_SPACE_MASK 0x70000000L
#define IH_RB_CNTL_RING2__WPTR_OVERFLOW_CLEAR_MASK 0x80000000L

// IH_RB_BASE_RING2
#define IH_RB_BASE_RING2__ADDR_MASK 0xffffffffL

// IH_RB_BASE_HI_RING2
#define IH_RB_BASE_HI_RING2__ADDR_MASK 0x000000ffL

// IH_RB_RPTR_RING2
#define IH_RB_RPTR_RING2__OFFSET_MASK 0x0003fffcL

// IH_RB_WPTR_RING2
#define IH_RB_WPTR_RING2__RB_OVERFLOW_MASK 0x00000001L
#define IH_RB_WPTR_RING2__OFFSET_MASK 0x0003fffcL
#define IH_RB_WPTR_RING2__RB_LEFT_NONE_MASK 0x00040000L
#define IH_RB_WPTR_RING2__RB_MAY_OVERFLOW_MASK 0x00080000L

// IH_DOORBELL_RPTR_RING2
#define IH_DOORBELL_RPTR_RING2__OFFSET_MASK 0x03ffffffL
#define IH_DOORBELL_RPTR_RING2__ENABLE_MASK 0x10000000L

// IH_VERSION
#define IH_VERSION__MINVER_MASK 0x0000007fL
#define IH_VERSION__MAJVER_MASK 0x00007f00L
#define IH_VERSION__REV_MASK 0x003f0000L

// IH_CNTL
#define IH_CNTL__WPTR_WRITEBACK_TIMER_MASK 0x0000001fL
#define IH_CNTL__IH_IDLE_HYSTERESIS_CNTL_MASK 0x000000c0L
#define IH_CNTL__IH_FIFO_HIGHWATER_MASK 0x00007f00L
#define IH_CNTL__MC_WR_CLEAN_CNT_MASK 0x01f00000L

// IH_CNTL2
#define IH_CNTL2__SELF_IV_FORCE_WPTR_UPDATE_TIMEOUT_MASK 0x000000ffL
#define IH_CNTL2__SELF_IV_FORCE_WPTR_UPDATE_ENABLE_MASK 0x00000100L

// IH_STATUS
#define IH_STATUS__IDLE_MASK 0x00000001L
#define IH_STATUS__INPUT_IDLE_MASK 0x00000002L
#define IH_STATUS__BUFFER_IDLE_MASK 0x00000004L
#define IH_STATUS__RB_FULL_MASK 0x00000008L
#define IH_STATUS__RB_FULL_DRAIN_MASK 0x00000010L
#define IH_STATUS__RB_OVERFLOW_MASK 0x00000020L
#define IH_STATUS__MC_WR_IDLE_MASK 0x00000040L
#define IH_STATUS__MC_WR_STALL_MASK 0x00000080L
#define IH_STATUS__MC_WR_CLEAN_PENDING_MASK 0x00000100L
#define IH_STATUS__MC_WR_CLEAN_STALL_MASK 0x00000200L
#define IH_STATUS__BIF_INTERRUPT_LINE_MASK 0x00000400L
#define IH_STATUS__SWITCH_READY_MASK 0x00000800L
#define IH_STATUS__RB1_FULL_MASK 0x00001000L
#define IH_STATUS__RB1_FULL_DRAIN_MASK 0x00002000L
#define IH_STATUS__RB1_OVERFLOW_MASK 0x00004000L
#define IH_STATUS__RB2_FULL_MASK 0x00008000L
#define IH_STATUS__RB2_FULL_DRAIN_MASK 0x00010000L
#define IH_STATUS__RB2_OVERFLOW_MASK 0x00020000L
#define IH_STATUS__SELF_INT_GEN_IDLE_MASK 0x00040000L

// IH_PERFMON_CNTL
#define IH_PERFMON_CNTL__ENABLE0_MASK 0x00000001L
#define IH_PERFMON_CNTL__CLEAR0_MASK 0x00000002L
#define IH_PERFMON_CNTL__PERF_SEL0_MASK 0x000007fcL
#define IH_PERFMON_CNTL__ENABLE1_MASK 0x00010000L
#define IH_PERFMON_CNTL__CLEAR1_MASK 0x00020000L
#define IH_PERFMON_CNTL__PERF_SEL1_MASK 0x07fc0000L

// IH_PERFCOUNTER0_RESULT
#define IH_PERFCOUNTER0_RESULT__PERF_COUNT_MASK 0xffffffffL

// IH_PERFCOUNTER1_RESULT
#define IH_PERFCOUNTER1_RESULT__PERF_COUNT_MASK 0xffffffffL

// IH_DEBUG
#define IH_DEBUG__DBG_SEL_VF_MASK 0x00000008L
#define IH_DEBUG__DBG_SEL_VFID_MASK 0x000000f0L
#define IH_DEBUG__DBG_SEL_IH_RING_ID_MASK 0x00003000L

// IH_DSM_MATCH_VALUE_BIT_31_0
#define IH_DSM_MATCH_VALUE_BIT_31_0__VALUE_MASK 0xffffffffL

// IH_DSM_MATCH_VALUE_BIT_63_32
#define IH_DSM_MATCH_VALUE_BIT_63_32__VALUE_MASK 0xffffffffL

// IH_DSM_MATCH_VALUE_BIT_95_64
#define IH_DSM_MATCH_VALUE_BIT_95_64__VALUE_MASK 0xffffffffL

// IH_DSM_MATCH_FIELD_CONTROL
#define IH_DSM_MATCH_FIELD_CONTROL__SRC_EN_MASK 0x00000001L
#define IH_DSM_MATCH_FIELD_CONTROL__FCNID_EN_MASK 0x00000002L
#define IH_DSM_MATCH_FIELD_CONTROL__TIMESTAMP_EN_MASK 0x00000004L
#define IH_DSM_MATCH_FIELD_CONTROL__RINGID_EN_MASK 0x00000008L
#define IH_DSM_MATCH_FIELD_CONTROL__VMID_EN_MASK 0x00000010L
#define IH_DSM_MATCH_FIELD_CONTROL__PASID_EN_MASK 0x00000020L
#define IH_DSM_MATCH_FIELD_CONTROL__CLIENT_ID_EN_MASK 0x00000040L

// IH_DSM_MATCH_DATA_CONTROL
#define IH_DSM_MATCH_DATA_CONTROL__VALUE_MASK 0x0fffffffL

// IH_DSM_MATCH_FCN_ID
#define IH_DSM_MATCH_FCN_ID__PF_VF_MASK 0x00000001L
#define IH_DSM_MATCH_FCN_ID__VF_ID_MASK 0x0000001eL

// IH_LIMIT_INT_RATE_CNTL
#define IH_LIMIT_INT_RATE_CNTL__LIMIT_ENABLE_MASK 0x00000001L
#define IH_LIMIT_INT_RATE_CNTL__PERF_INTERVAL_MASK 0x0000001eL
#define IH_LIMIT_INT_RATE_CNTL__PERF_THRESHOLD_MASK 0x0000ffe0L
#define IH_LIMIT_INT_RATE_CNTL__RETURN_DELAY_MASK 0x001e0000L
#define IH_LIMIT_INT_RATE_CNTL__PERF_RESULT_MASK 0xffe00000L

// IH_VF_RB_STATUS
#define IH_VF_RB_STATUS__RB_FULL_DRAIN_VF_MASK 0x0000ffffL
#define IH_VF_RB_STATUS__RB_OVERFLOW_VF_MASK 0xffff0000L

// IH_VF_RB_STATUS2
#define IH_VF_RB_STATUS2__RB_FULL_VF_MASK 0x0000ffffL
#define IH_VF_RB_STATUS2__BIF_INTERRUPT_LINE_VF_MASK 0xffff0000L

// IH_VF_RB1_STATUS
#define IH_VF_RB1_STATUS__RB_FULL_DRAIN_VF_MASK 0x0000ffffL
#define IH_VF_RB1_STATUS__RB_OVERFLOW_VF_MASK 0xffff0000L

// IH_VF_RB1_STATUS2
#define IH_VF_RB1_STATUS2__RB_FULL_VF_MASK 0x0000ffffL

// IH_VF_RB2_STATUS
#define IH_VF_RB2_STATUS__RB_FULL_DRAIN_VF_MASK 0x0000ffffL
#define IH_VF_RB2_STATUS__RB_OVERFLOW_VF_MASK 0xffff0000L

// IH_VF_RB2_STATUS2
#define IH_VF_RB2_STATUS2__RB_FULL_VF_MASK 0x0000ffffL

// IH_INT_FLOOD_CNTL
#define IH_INT_FLOOD_CNTL__HIGHWATER_MASK 0x00000007L
#define IH_INT_FLOOD_CNTL__FLOOD_CNTL_ENABLE_MASK 0x00000008L
#define IH_INT_FLOOD_CNTL__CLEAR_INT_FLOOD_STATUS_MASK 0x00000010L

// IH_RB0_INT_FLOOD_STATUS
#define IH_RB0_INT_FLOOD_STATUS__RB_INT_DROPPED_VF_MASK 0x0000ffffL
#define IH_RB0_INT_FLOOD_STATUS__RB_INT_DROPPED_MASK 0x80000000L

// IH_RB1_INT_FLOOD_STATUS
#define IH_RB1_INT_FLOOD_STATUS__RB_INT_DROPPED_VF_MASK 0x0000ffffL
#define IH_RB1_INT_FLOOD_STATUS__RB_INT_DROPPED_MASK 0x80000000L

// IH_RB2_INT_FLOOD_STATUS
#define IH_RB2_INT_FLOOD_STATUS__RB_INT_DROPPED_VF_MASK 0x0000ffffL
#define IH_RB2_INT_FLOOD_STATUS__RB_INT_DROPPED_MASK 0x80000000L

// IH_INT_FLOOD_STATUS
#define IH_INT_FLOOD_STATUS__INT_DROP_CNT_MASK 0x000000ffL
#define IH_INT_FLOOD_STATUS__FIRST_DROP_INT_CLIENT_ID_MASK 0x0000ff00L
#define IH_INT_FLOOD_STATUS__FIRST_DROP_INT_SOURCE_ID_MASK 0x00ff0000L
#define IH_INT_FLOOD_STATUS__FIRST_DROP_INT_VF_ID_MASK 0x0f000000L
#define IH_INT_FLOOD_STATUS__FIRST_DROP_INT_VF_MASK 0x10000000L
#define IH_INT_FLOOD_STATUS__INT_DROPPED_MASK 0x40000000L

// IH_STORM_CLIENT_LIST_CNTL
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT1_IS_STORM_CLIENT_MASK 0x00000002L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT2_IS_STORM_CLIENT_MASK 0x00000004L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT3_IS_STORM_CLIENT_MASK 0x00000008L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT4_IS_STORM_CLIENT_MASK 0x00000010L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT5_IS_STORM_CLIENT_MASK 0x00000020L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT6_IS_STORM_CLIENT_MASK 0x00000040L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT7_IS_STORM_CLIENT_MASK 0x00000080L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT8_IS_STORM_CLIENT_MASK 0x00000100L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT9_IS_STORM_CLIENT_MASK 0x00000200L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT10_IS_STORM_CLIENT_MASK 0x00000400L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT11_IS_STORM_CLIENT_MASK 0x00000800L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT12_IS_STORM_CLIENT_MASK 0x00001000L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT13_IS_STORM_CLIENT_MASK 0x00002000L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT14_IS_STORM_CLIENT_MASK 0x00004000L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT15_IS_STORM_CLIENT_MASK 0x00008000L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT16_IS_STORM_CLIENT_MASK 0x00010000L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT17_IS_STORM_CLIENT_MASK 0x00020000L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT18_IS_STORM_CLIENT_MASK 0x00040000L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT19_IS_STORM_CLIENT_MASK 0x00080000L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT20_IS_STORM_CLIENT_MASK 0x00100000L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT21_IS_STORM_CLIENT_MASK 0x00200000L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT22_IS_STORM_CLIENT_MASK 0x00400000L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT23_IS_STORM_CLIENT_MASK 0x00800000L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT24_IS_STORM_CLIENT_MASK 0x01000000L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT25_IS_STORM_CLIENT_MASK 0x02000000L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT26_IS_STORM_CLIENT_MASK 0x04000000L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT27_IS_STORM_CLIENT_MASK 0x08000000L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT28_IS_STORM_CLIENT_MASK 0x10000000L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT29_IS_STORM_CLIENT_MASK 0x20000000L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT30_IS_STORM_CLIENT_MASK 0x40000000L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT31_IS_STORM_CLIENT_MASK 0x80000000L

// IH_CLK_CTRL
#define IH_CLK_CTRL__DBUS_MUX_CLK_SOFT_OVERRIDE_MASK 0x08000000L
#define IH_CLK_CTRL__OSSSYS_SHARE_CLK_SOFT_OVERRIDE_MASK 0x10000000L
#define IH_CLK_CTRL__LIMIT_SMN_CLK_SOFT_OVERRIDE_MASK 0x20000000L
#define IH_CLK_CTRL__DYN_CLK_SOFT_OVERRIDE_MASK 0x40000000L
#define IH_CLK_CTRL__REG_CLK_SOFT_OVERRIDE_MASK 0x80000000L

// IH_INT_FLAGS
#define IH_INT_FLAGS__CLIENT_0_FLAG_MASK 0x00000001L
#define IH_INT_FLAGS__CLIENT_1_FLAG_MASK 0x00000002L
#define IH_INT_FLAGS__CLIENT_2_FLAG_MASK 0x00000004L
#define IH_INT_FLAGS__CLIENT_3_FLAG_MASK 0x00000008L
#define IH_INT_FLAGS__CLIENT_4_FLAG_MASK 0x00000010L
#define IH_INT_FLAGS__CLIENT_5_FLAG_MASK 0x00000020L
#define IH_INT_FLAGS__CLIENT_6_FLAG_MASK 0x00000040L
#define IH_INT_FLAGS__CLIENT_7_FLAG_MASK 0x00000080L
#define IH_INT_FLAGS__CLIENT_8_FLAG_MASK 0x00000100L
#define IH_INT_FLAGS__CLIENT_9_FLAG_MASK 0x00000200L
#define IH_INT_FLAGS__CLIENT_10_FLAG_MASK 0x00000400L
#define IH_INT_FLAGS__CLIENT_11_FLAG_MASK 0x00000800L
#define IH_INT_FLAGS__CLIENT_12_FLAG_MASK 0x00001000L
#define IH_INT_FLAGS__CLIENT_13_FLAG_MASK 0x00002000L
#define IH_INT_FLAGS__CLIENT_14_FLAG_MASK 0x00004000L
#define IH_INT_FLAGS__CLIENT_15_FLAG_MASK 0x00008000L
#define IH_INT_FLAGS__CLIENT_16_FLAG_MASK 0x00010000L
#define IH_INT_FLAGS__CLIENT_17_FLAG_MASK 0x00020000L
#define IH_INT_FLAGS__CLIENT_18_FLAG_MASK 0x00040000L
#define IH_INT_FLAGS__CLIENT_19_FLAG_MASK 0x00080000L
#define IH_INT_FLAGS__CLIENT_20_FLAG_MASK 0x00100000L
#define IH_INT_FLAGS__CLIENT_21_FLAG_MASK 0x00200000L
#define IH_INT_FLAGS__CLIENT_22_FLAG_MASK 0x00400000L
#define IH_INT_FLAGS__CLIENT_23_FLAG_MASK 0x00800000L
#define IH_INT_FLAGS__CLIENT_24_FLAG_MASK 0x01000000L
#define IH_INT_FLAGS__CLIENT_25_FLAG_MASK 0x02000000L
#define IH_INT_FLAGS__CLIENT_26_FLAG_MASK 0x04000000L
#define IH_INT_FLAGS__CLIENT_27_FLAG_MASK 0x08000000L
#define IH_INT_FLAGS__CLIENT_28_FLAG_MASK 0x10000000L
#define IH_INT_FLAGS__CLIENT_29_FLAG_MASK 0x20000000L
#define IH_INT_FLAGS__CLIENT_30_FLAG_MASK 0x40000000L
#define IH_INT_FLAGS__CLIENT_31_FLAG_MASK 0x80000000L

// IH_LAST_INT_INFO0
#define IH_LAST_INT_INFO0__CLIENT_ID_MASK 0x000000ffL
#define IH_LAST_INT_INFO0__SOURCE_ID_MASK 0x0000ff00L
#define IH_LAST_INT_INFO0__RING_ID_MASK 0x00ff0000L
#define IH_LAST_INT_INFO0__VM_ID_MASK 0x0f000000L

// IH_LAST_INT_INFO1
#define IH_LAST_INT_INFO1__CONTEXT_ID_MASK 0xffffffffL

// IH_LAST_INT_INFO2
#define IH_LAST_INT_INFO2__PAS_ID_MASK 0x0000ffffL
#define IH_LAST_INT_INFO2__VF_ID_MASK 0x000f0000L
#define IH_LAST_INT_INFO2__VF_MASK 0x00100000L

// IH_SCRATCH
#define IH_SCRATCH__DATA_MASK 0xffffffffL

// IH_CLIENT_CREDIT_ERROR
#define IH_CLIENT_CREDIT_ERROR__CLEAR_MASK 0x00000001L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_1_ERROR_MASK 0x00000002L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_2_ERROR_MASK 0x00000004L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_3_ERROR_MASK 0x00000008L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_4_ERROR_MASK 0x00000010L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_5_ERROR_MASK 0x00000020L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_6_ERROR_MASK 0x00000040L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_7_ERROR_MASK 0x00000080L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_8_ERROR_MASK 0x00000100L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_9_ERROR_MASK 0x00000200L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_10_ERROR_MASK 0x00000400L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_11_ERROR_MASK 0x00000800L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_12_ERROR_MASK 0x00001000L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_13_ERROR_MASK 0x00002000L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_14_ERROR_MASK 0x00004000L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_15_ERROR_MASK 0x00008000L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_16_ERROR_MASK 0x00010000L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_17_ERROR_MASK 0x00020000L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_18_ERROR_MASK 0x00040000L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_19_ERROR_MASK 0x00080000L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_20_ERROR_MASK 0x00100000L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_21_ERROR_MASK 0x00200000L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_22_ERROR_MASK 0x00400000L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_23_ERROR_MASK 0x00800000L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_24_ERROR_MASK 0x01000000L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_25_ERROR_MASK 0x02000000L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_26_ERROR_MASK 0x04000000L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_27_ERROR_MASK 0x08000000L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_28_ERROR_MASK 0x10000000L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_29_ERROR_MASK 0x20000000L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_30_ERROR_MASK 0x40000000L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_31_ERROR_MASK 0x80000000L

// IH_GPU_IOV_VIOLATION_LOG
#define IH_GPU_IOV_VIOLATION_LOG__VIOLATION_STATUS_MASK 0x00000001L
#define IH_GPU_IOV_VIOLATION_LOG__MULTIPLE_VIOLATION_STATUS_MASK 0x00000002L
#define IH_GPU_IOV_VIOLATION_LOG__ADDRESS_MASK 0x0003fffcL
#define IH_GPU_IOV_VIOLATION_LOG__OPCODE_MASK 0x00040000L
#define IH_GPU_IOV_VIOLATION_LOG__VF_MASK 0x00080000L
#define IH_GPU_IOV_VIOLATION_LOG__VF_ID_MASK 0x00f00000L
#define IH_GPU_IOV_VIOLATION_LOG__INITIATOR_ID_MASK 0xff000000L

// IH_COOKIE_REC_VIOLATION_LOG
#define IH_COOKIE_REC_VIOLATION_LOG__VIOLATION_STATUS_MASK 0x00000001L
#define IH_COOKIE_REC_VIOLATION_LOG__CLIENT_ID_MASK 0x00ff0000L
#define IH_COOKIE_REC_VIOLATION_LOG__INITIATOR_ID_MASK 0xff000000L

// IH_CREDIT_STATUS
#define IH_CREDIT_STATUS__CLIENT_1_CREDIT_RETURNED_MASK 0x00000002L
#define IH_CREDIT_STATUS__CLIENT_2_CREDIT_RETURNED_MASK 0x00000004L
#define IH_CREDIT_STATUS__CLIENT_3_CREDIT_RETURNED_MASK 0x00000008L
#define IH_CREDIT_STATUS__CLIENT_4_CREDIT_RETURNED_MASK 0x00000010L
#define IH_CREDIT_STATUS__CLIENT_5_CREDIT_RETURNED_MASK 0x00000020L
#define IH_CREDIT_STATUS__CLIENT_6_CREDIT_RETURNED_MASK 0x00000040L
#define IH_CREDIT_STATUS__CLIENT_7_CREDIT_RETURNED_MASK 0x00000080L
#define IH_CREDIT_STATUS__CLIENT_8_CREDIT_RETURNED_MASK 0x00000100L
#define IH_CREDIT_STATUS__CLIENT_9_CREDIT_RETURNED_MASK 0x00000200L
#define IH_CREDIT_STATUS__CLIENT_10_CREDIT_RETURNED_MASK 0x00000400L
#define IH_CREDIT_STATUS__CLIENT_11_CREDIT_RETURNED_MASK 0x00000800L
#define IH_CREDIT_STATUS__CLIENT_12_CREDIT_RETURNED_MASK 0x00001000L
#define IH_CREDIT_STATUS__CLIENT_13_CREDIT_RETURNED_MASK 0x00002000L
#define IH_CREDIT_STATUS__CLIENT_14_CREDIT_RETURNED_MASK 0x00004000L
#define IH_CREDIT_STATUS__CLIENT_15_CREDIT_RETURNED_MASK 0x00008000L
#define IH_CREDIT_STATUS__CLIENT_16_CREDIT_RETURNED_MASK 0x00010000L
#define IH_CREDIT_STATUS__CLIENT_17_CREDIT_RETURNED_MASK 0x00020000L
#define IH_CREDIT_STATUS__CLIENT_18_CREDIT_RETURNED_MASK 0x00040000L
#define IH_CREDIT_STATUS__CLIENT_19_CREDIT_RETURNED_MASK 0x00080000L
#define IH_CREDIT_STATUS__CLIENT_20_CREDIT_RETURNED_MASK 0x00100000L
#define IH_CREDIT_STATUS__CLIENT_21_CREDIT_RETURNED_MASK 0x00200000L
#define IH_CREDIT_STATUS__CLIENT_22_CREDIT_RETURNED_MASK 0x00400000L
#define IH_CREDIT_STATUS__CLIENT_23_CREDIT_RETURNED_MASK 0x00800000L
#define IH_CREDIT_STATUS__CLIENT_24_CREDIT_RETURNED_MASK 0x01000000L
#define IH_CREDIT_STATUS__CLIENT_25_CREDIT_RETURNED_MASK 0x02000000L
#define IH_CREDIT_STATUS__CLIENT_26_CREDIT_RETURNED_MASK 0x04000000L
#define IH_CREDIT_STATUS__CLIENT_27_CREDIT_RETURNED_MASK 0x08000000L
#define IH_CREDIT_STATUS__CLIENT_28_CREDIT_RETURNED_MASK 0x10000000L
#define IH_CREDIT_STATUS__CLIENT_29_CREDIT_RETURNED_MASK 0x20000000L
#define IH_CREDIT_STATUS__CLIENT_30_CREDIT_RETURNED_MASK 0x40000000L
#define IH_CREDIT_STATUS__CLIENT_31_CREDIT_RETURNED_MASK 0x80000000L

// IH_MMHUB_ERROR
#define IH_MMHUB_ERROR__IH_BRESP_01_MASK 0x00000002L
#define IH_MMHUB_ERROR__IH_BRESP_10_MASK 0x00000004L
#define IH_MMHUB_ERROR__IH_BRESP_11_MASK 0x00000008L
#define IH_MMHUB_ERROR__IH_BUSER_NACK_01_MASK 0x00000020L
#define IH_MMHUB_ERROR__IH_BUSER_NACK_10_MASK 0x00000040L
#define IH_MMHUB_ERROR__IH_BUSER_NACK_11_MASK 0x00000080L

// IH_DEBUG_INDEX
#define IH_DEBUG_INDEX__INDEX_MASK 0x0000003fL

// IH_DEBUG_DATA
#define IH_DEBUG_DATA__DATA_MASK 0x00ffffffL

// IH_REGISTER_LAST_PART2
#define IH_REGISTER_LAST_PART2__RESERVED_MASK 0xffffffffL

// IH_ACTIVE_FCN_ID
#define IH_ACTIVE_FCN_ID__VF_ID_MASK 0x0000000fL
#define IH_ACTIVE_FCN_ID__RESERVED_MASK 0x7ffffff0L
#define IH_ACTIVE_FCN_ID__PF_VF_MASK 0x80000000L

// IH_VIRT_RESET_REQ
#define IH_VIRT_RESET_REQ__VF_MASK 0x0000ffffL
#define IH_VIRT_RESET_REQ__PF_MASK 0x80000000L

// IH_CLIENT_CFG
#define IH_CLIENT_CFG__TOTAL_CLIENT_NUM_MASK 0x0000001fL

// IH_CLIENT_CFG_INDEX
#define IH_CLIENT_CFG_INDEX__INDEX_MASK 0x0000001fL

// IH_CLIENT_CFG_DATA
#define IH_CLIENT_CFG_DATA__CREDIT_RETURN_ADDR_MASK 0x0001ffffL
#define IH_CLIENT_CFG_DATA__CLIENT_TYPE_MASK 0x000c0000L
#define IH_CLIENT_CFG_DATA__RING_ID_MASK 0x00300000L
#define IH_CLIENT_CFG_DATA__VF_RB_SELECT_MASK 0x00c00000L
#define IH_CLIENT_CFG_DATA__OVERWRITE_RING_ID_WITH_ACTIVE_FCN_ID_MASK 0x01000000L

// IH_CID_REMAP_INDEX
#define IH_CID_REMAP_INDEX__INDEX_MASK 0x00000003L

// IH_CID_REMAP_DATA
#define IH_CID_REMAP_DATA__CLIENT_ID_MASK 0x000000ffL
#define IH_CID_REMAP_DATA__INITIATOR_ID_MASK 0x0000ff00L
#define IH_CID_REMAP_DATA__CLIENT_ID_REMAP_MASK 0x00ff0000L

// IH_CHICKEN
#define IH_CHICKEN__ACTIVE_FCN_ID_PROT_ENABLE_MASK 0x00000001L

// IH_MMHUB_TLVL
#define IH_MMHUB_TLVL__IV_TLVL_MASK 0x00000007L
#define IH_MMHUB_TLVL__WPTR_WB_TLVL_MASK 0x00000070L

// IH_REGISTER_LAST_PART1
#define IH_REGISTER_LAST_PART1__RESERVED_MASK 0xffffffffL

// SEM_REQ_INPUT_0
#define SEM_REQ_INPUT_0__DATA_MASK 0xffffffffL

// SEM_REQ_INPUT_1
#define SEM_REQ_INPUT_1__DATA_MASK 0xffffffffL

// SEM_REQ_INPUT_2
#define SEM_REQ_INPUT_2__DATA_MASK 0xffffffffL

// SEM_REQ_INPUT_3
#define SEM_REQ_INPUT_3__DATA_MASK 0xffffffffL

// SEM_REGISTER_LAST_PART0
#define SEM_REGISTER_LAST_PART0__RESERVED_MASK 0xffffffffL

// SEM_CLK_CTRL
#define SEM_CLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define SEM_CLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define SEM_CLK_CTRL__RESERVED_MASK 0x00fff000L
#define SEM_CLK_CTRL__SOFT_OVERRIDE7_MASK 0x01000000L
#define SEM_CLK_CTRL__SOFT_OVERRIDE6_MASK 0x02000000L
#define SEM_CLK_CTRL__SOFT_OVERRIDE5_MASK 0x04000000L
#define SEM_CLK_CTRL__SOFT_OVERRIDE4_MASK 0x08000000L
#define SEM_CLK_CTRL__SOFT_OVERRIDE3_MASK 0x10000000L
#define SEM_CLK_CTRL__SOFT_OVERRIDE2_MASK 0x20000000L
#define SEM_CLK_CTRL__SOFT_OVERRIDE1_MASK 0x40000000L
#define SEM_CLK_CTRL__SOFT_OVERRIDE0_MASK 0x80000000L

// SEM_UTC_CREDIT
#define SEM_UTC_CREDIT__UTCL2_CREDIT_MASK 0x0000001fL
#define SEM_UTC_CREDIT__WATERMARK_MASK 0x00000f00L

// SEM_UTC_CONFIG
#define SEM_UTC_CONFIG__USE_MTYPE_MASK 0x00000007L
#define SEM_UTC_CONFIG__FORCE_SNOOP_MASK 0x00000008L
#define SEM_UTC_CONFIG__FORCE_GCC_MASK 0x00000010L
#define SEM_UTC_CONFIG__USE_PT_SNOOP_MASK 0x00000020L

// SEM_UTCL2_TRAN_EN_LUT
#define SEM_UTCL2_TRAN_EN_LUT__SDMA0_UTCL2_EN_MASK 0x00000001L
#define SEM_UTCL2_TRAN_EN_LUT__SDMA1_UTCL2_EN_MASK 0x00000002L
#define SEM_UTCL2_TRAN_EN_LUT__UVD_UTCL2_EN_MASK 0x00000004L
#define SEM_UTCL2_TRAN_EN_LUT__VCE0_UTCL2_EN_MASK 0x00000008L
#define SEM_UTCL2_TRAN_EN_LUT__ACP_UTCL2_EN_MASK 0x00000010L
#define SEM_UTCL2_TRAN_EN_LUT__ISP_UTCL2_EN_MASK 0x00000020L
#define SEM_UTCL2_TRAN_EN_LUT__VCE1_UTCL2_EN_MASK 0x00000040L
#define SEM_UTCL2_TRAN_EN_LUT__VP8_UTCL2_EN_MASK 0x00000080L
#define SEM_UTCL2_TRAN_EN_LUT__RESERVED_MASK 0x7fffff00L
#define SEM_UTCL2_TRAN_EN_LUT__CP_UTCL2_EN_MASK 0x80000000L

// SEM_MCIF_CONFIG
#define SEM_MCIF_CONFIG__MC_REQ_SWAP_MASK 0x00000003L
#define SEM_MCIF_CONFIG__MC_WRREQ_CREDIT_MASK 0x000000fcL
#define SEM_MCIF_CONFIG__MC_RDREQ_CREDIT_MASK 0x00003f00L

// SEM_PERFMON_CNTL
#define SEM_PERFMON_CNTL__PERF_ENABLE0_MASK 0x00000001L
#define SEM_PERFMON_CNTL__PERF_CLEAR0_MASK 0x00000002L
#define SEM_PERFMON_CNTL__PERF_SEL0_MASK 0x000003fcL
#define SEM_PERFMON_CNTL__PERF_ENABLE1_MASK 0x00000400L
#define SEM_PERFMON_CNTL__PERF_CLEAR1_MASK 0x00000800L
#define SEM_PERFMON_CNTL__PERF_SEL1_MASK 0x000ff000L

// SEM_PERFCOUNTER0_RESULT
#define SEM_PERFCOUNTER0_RESULT__PERF_COUNT_MASK 0xffffffffL

// SEM_PERFCOUNTER1_RESULT
#define SEM_PERFCOUNTER1_RESULT__PERF_COUNT_MASK 0xffffffffL

// SEM_STATUS
#define SEM_STATUS__SEM_IDLE_MASK 0x00000001L
#define SEM_STATUS__SEM_INTERNAL_IDLE_MASK 0x00000002L
#define SEM_STATUS__MC_RDREQ_FIFO_FULL_MASK 0x00000004L
#define SEM_STATUS__MC_WRREQ_FIFO_FULL_MASK 0x00000008L
#define SEM_STATUS__WRITE1_FIFO_FULL_MASK 0x00000010L
#define SEM_STATUS__CHECK0_FIFO_FULL_MASK 0x00000020L
#define SEM_STATUS__MC_RDREQ_PENDING_MASK 0x00000040L
#define SEM_STATUS__MC_WRREQ_PENDING_MASK 0x00000080L
#define SEM_STATUS__SDMA0_MAILBOX_PENDING_MASK 0x00000100L
#define SEM_STATUS__SDMA1_MAILBOX_PENDING_MASK 0x00000200L
#define SEM_STATUS__UVD_MAILBOX_PENDING_MASK 0x00000400L
#define SEM_STATUS__VCE_MAILBOX_PENDING_MASK 0x00000800L
#define SEM_STATUS__CPG1_MAILBOX_PENDING_MASK 0x00001000L
#define SEM_STATUS__CPG2_MAILBOX_PENDING_MASK 0x00002000L
#define SEM_STATUS__VCE1_MAILBOX_PENDING_MASK 0x00004000L
#define SEM_STATUS__ATC_REQ_PENDING_MASK 0x00008000L
#define SEM_STATUS__OUTSTANDING_CLEAN_MASK 0x00010000L
#define SEM_STATUS__INVREQ_FLUSH_VF_MISMATCH_MASK 0x00020000L
#define SEM_STATUS__INVREQ_NONFLUSH_VF_MISMATCH_MASK 0x00040000L
#define SEM_STATUS__INVREQ_CNT_IDLE_MASK 0x00080000L
#define SEM_STATUS__ENTRYLIST_IDLE_MASK 0x00100000L
#define SEM_STATUS__MIF_IDLE_MASK 0x00200000L
#define SEM_STATUS__REGISTER_IDLE_MASK 0x00400000L
#define SEM_STATUS__ATCL2_INVREQ_IDLE_MASK 0x00800000L
#define SEM_STATUS__SWITCH_READY_MASK 0x80000000L

// SEM_MAILBOX_CLIENTCONFIG
#define SEM_MAILBOX_CLIENTCONFIG__CP_CLIENT0_MASK 0x00000007L
#define SEM_MAILBOX_CLIENTCONFIG__CP_CLIENT1_MASK 0x00000038L
#define SEM_MAILBOX_CLIENTCONFIG__CP_CLIENT2_MASK 0x000001c0L
#define SEM_MAILBOX_CLIENTCONFIG__CP_CLIENT3_MASK 0x00000e00L
#define SEM_MAILBOX_CLIENTCONFIG__SDMA_CLIENT0_MASK 0x00007000L
#define SEM_MAILBOX_CLIENTCONFIG__UVD_CLIENT0_MASK 0x00038000L
#define SEM_MAILBOX_CLIENTCONFIG__SDMA1_CLIENT0_MASK 0x001c0000L
#define SEM_MAILBOX_CLIENTCONFIG__VCE_CLIENT0_MASK 0x00e00000L

// SEM_MAILBOX
#define SEM_MAILBOX__HOSTPORT_MASK 0x0000ffffL
#define SEM_MAILBOX__RESERVED_MASK 0xffff0000L

// SEM_MAILBOX_CONTROL
#define SEM_MAILBOX_CONTROL__HOSTPORT_ENABLE_MASK 0x0000ffffL
#define SEM_MAILBOX_CONTROL__RESERVED_MASK 0xffff0000L

// SEM_CHICKEN_BITS
#define SEM_CHICKEN_BITS__VMID_PIPELINE_EN_MASK 0x00000001L
#define SEM_CHICKEN_BITS__ENTRY_PIPELINE_EN_MASK 0x00000002L
#define SEM_CHICKEN_BITS__CHECK_COUNTER_EN_MASK 0x00000004L
#define SEM_CHICKEN_BITS__ECC_BEHAVIOR_MASK 0x00000018L
#define SEM_CHICKEN_BITS__PHY_TRAN_EN_MASK 0x00000040L
#define SEM_CHICKEN_BITS__ADDR_CMP_UNTRAN_EN_MASK 0x00000080L
#define SEM_CHICKEN_BITS__IDLE_COUNTER_INDEX_MASK 0x00000300L
#define SEM_CHICKEN_BITS__OUTSTANDING_CLEAN_COUNTER_INDEX_MASK 0x00000c00L
#define SEM_CHICKEN_BITS__ATCL2_BUS_ID_MASK 0x00003000L
#define SEM_CHICKEN_BITS__ATOMIC_EN_MASK 0x00004000L
#define SEM_CHICKEN_BITS__EXTERNAL_ATOMIC_CHECK_MASK 0x00008000L
#define SEM_CHICKEN_BITS__CLEAR_MAILBOX_MASK 0x00030000L
#define SEM_CHICKEN_BITS__INVACK_AFTER_OUTSTANDING_CLEAN_MASK 0x00040000L

// SEM_MAILBOX_CLIENTCONFIG_EXTRA
#define SEM_MAILBOX_CLIENTCONFIG_EXTRA__VCE1_CLIENT0_MASK 0x0000000fL

// SEM_GPU_IOV_VIOLATION_LOG
#define SEM_GPU_IOV_VIOLATION_LOG__VIOLATION_STATUS_MASK 0x00000001L
#define SEM_GPU_IOV_VIOLATION_LOG__MULTIPLE_VIOLATION_STATUS_MASK 0x00000002L
#define SEM_GPU_IOV_VIOLATION_LOG__ADDRESS_MASK 0x0003fffcL
#define SEM_GPU_IOV_VIOLATION_LOG__OPCODE_MASK 0x00040000L
#define SEM_GPU_IOV_VIOLATION_LOG__VF_MASK 0x00080000L
#define SEM_GPU_IOV_VIOLATION_LOG__VF_ID_MASK 0x00f00000L
#define SEM_GPU_IOV_VIOLATION_LOG__INITIATOR_ID_MASK 0xff000000L

// SEM_OUTSTANDING_THRESHOLD
#define SEM_OUTSTANDING_THRESHOLD__VALUE_MASK 0x000000ffL

// SEM_REGISTER_LAST_PART2
#define SEM_REGISTER_LAST_PART2__RESERVED_MASK 0xffffffffL

// SEM_ACTIVE_FCN_ID
#define SEM_ACTIVE_FCN_ID__VFID_MASK 0x0000000fL
#define SEM_ACTIVE_FCN_ID__VF_MASK 0x80000000L

// SEM_VIRT_RESET_REQ
#define SEM_VIRT_RESET_REQ__VF_MASK 0x0000ffffL
#define SEM_VIRT_RESET_REQ__PF_MASK 0x80000000L

// SEM_RESP_SDMA0
#define SEM_RESP_SDMA0__ADDR_MASK 0x000ffffcL

// SEM_RESP_SDMA1
#define SEM_RESP_SDMA1__ADDR_MASK 0x000ffffcL

// SEM_RESP_UVD
#define SEM_RESP_UVD__ADDR_MASK 0x000ffffcL

// SEM_RESP_VCE_0
#define SEM_RESP_VCE_0__ADDR_MASK 0x000ffffcL

// SEM_RESP_ACP
#define SEM_RESP_ACP__ADDR_MASK 0x000ffffcL

// SEM_RESP_ISP
#define SEM_RESP_ISP__ADDR_MASK 0x000ffffcL

// SEM_RESP_VCE_1
#define SEM_RESP_VCE_1__ADDR_MASK 0x000ffffcL

// SEM_RESP_VP8
#define SEM_RESP_VP8__ADDR_MASK 0x000ffffcL

// SEM_RESP_GC
#define SEM_RESP_GC__ADDR_MASK 0x000ffffcL

// SEM_CID_REMAP_INDEX
#define SEM_CID_REMAP_INDEX__INDEX_MASK 0x00000003L

// SEM_CID_REMAP_DATA
#define SEM_CID_REMAP_DATA__CLIENT_ID_MASK 0x000000ffL
#define SEM_CID_REMAP_DATA__INITIATOR_ID_MASK 0x0000ff00L
#define SEM_CID_REMAP_DATA__CLIENT_ID_REMAP_MASK 0x00ff0000L

// SEM_ATOMIC_OP_LUT
#define SEM_ATOMIC_OP_LUT__SIGNAL_NORMAL_MASK 0x0000007fL
#define SEM_ATOMIC_OP_LUT__SIGNAL_WRITE1_MASK 0x00003f80L
#define SEM_ATOMIC_OP_LUT__WAIT_NORMAL_MASK 0x001fc000L
#define SEM_ATOMIC_OP_LUT__WAIT_CHECK0_MASK 0x0fe00000L

// SEM_EDC_CONFIG
#define SEM_EDC_CONFIG__WRITE_DIS_MASK 0x00000001L
#define SEM_EDC_CONFIG__DIS_EDC_MASK 0x00000002L

// SEM_CHICKEN_BITS2
#define SEM_CHICKEN_BITS2__ACTIVE_FCN_ID_PROT_ENABLE_MASK 0x00000001L

// SEM_MMHUB_TLVL
#define SEM_MMHUB_TLVL__VALUE_MASK 0x00000007L

// SEM_REGISTER_LAST_PART1
#define SEM_REGISTER_LAST_PART1__RESERVED_MASK 0xffffffffL

// SDMA0_UCODE_ADDR
#define SDMA0_UCODE_ADDR__VALUE_MASK 0x00001fffL

// SDMA0_UCODE_DATA
#define SDMA0_UCODE_DATA__VALUE_MASK 0xffffffffL

// SDMA0_REGISTER_SECURITY_CNTL
#define SDMA0_REGISTER_SECURITY_CNTL__ENABLE_MASK 0x00000001L

// SDMA0_VM_CNTL
#define SDMA0_VM_CNTL__CMD_MASK 0x0000000fL

// SDMA0_VM_CTX_LO
#define SDMA0_VM_CTX_LO__ADDR_MASK 0xfffffffcL

// SDMA0_VM_CTX_HI
#define SDMA0_VM_CTX_HI__ADDR_MASK 0xffffffffL

// SDMA0_ACTIVE_FCN_ID
#define SDMA0_ACTIVE_FCN_ID__VFID_MASK 0x0000000fL
#define SDMA0_ACTIVE_FCN_ID__RESERVED_MASK 0x7ffffff0L
#define SDMA0_ACTIVE_FCN_ID__VF_MASK 0x80000000L

// SDMA0_VM_CTX_CNTL
#define SDMA0_VM_CTX_CNTL__PRIV_MASK 0x00000001L
#define SDMA0_VM_CTX_CNTL__VMID_MASK 0x000000f0L

// SDMA0_VIRT_RESET_REQ
#define SDMA0_VIRT_RESET_REQ__VF_MASK 0x0000ffffL
#define SDMA0_VIRT_RESET_REQ__PF_MASK 0x80000000L

// SDMA0_CONTEXT_REG_TYPE0
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_CNTL_MASK 0x00000001L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_BASE_MASK 0x00000002L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_BASE_HI_MASK 0x00000004L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_RPTR_MASK 0x00000008L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_RPTR_HI_MASK 0x00000010L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_WPTR_MASK 0x00000020L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_WPTR_HI_MASK 0x00000040L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_WPTR_POLL_CNTL_MASK 0x00000080L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_RPTR_ADDR_HI_MASK 0x00000100L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_RPTR_ADDR_LO_MASK 0x00000200L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_CNTL_MASK 0x00000400L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_RPTR_MASK 0x00000800L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_OFFSET_MASK 0x00001000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_BASE_LO_MASK 0x00002000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_BASE_HI_MASK 0x00004000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_SIZE_MASK 0x00008000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_SKIP_CNTL_MASK 0x00010000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_CONTEXT_STATUS_MASK 0x00020000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_DOORBELL_MASK 0x00040000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_CONTEXT_CNTL_MASK 0x00080000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_DRM_WRAPPEDKEY0_MASK 0x00100000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_DRM_WRAPPEDKEY1_MASK 0x00200000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_DRM_WRAPPEDKEY2_MASK 0x00400000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_DRM_WRAPPEDKEY3_MASK 0x00800000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_DRM_COUNTERKEY0_MASK 0x01000000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_DRM_COUNTERKEY1_MASK 0x02000000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_DRM_COUNTERKEY2_MASK 0x04000000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_DRM_COUNTERKEY3_MASK 0x08000000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_DRM_COUNTERDATA0_MASK 0x10000000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_DRM_COUNTERDATA1_MASK 0x20000000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_DRM_COUNTERDATA2_MASK 0x40000000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_DRM_COUNTERDATA3_MASK 0x80000000L

// SDMA0_CONTEXT_REG_TYPE1
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_DRM_OFFSET_MASK 0x00000001L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_DRM_IVLOAD0_MASK 0x00000002L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_DRM_IVLOAD1_MASK 0x00000004L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_DRM_IVLOAD2_MASK 0x00000008L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_DRM_IVLOAD3_MASK 0x00000010L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_DRM_IVLOAD4_MASK 0x00000020L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_DRM_UNROLLKEY_MASK 0x00000040L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_AES_MASK 0x00000080L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_STATUS_MASK 0x00000100L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_DOORBELL_LOG_MASK 0x00000200L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_WATERMARK_MASK 0x00000400L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_DOORBELL_OFFSET_MASK 0x00000800L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_CSA_ADDR_LO_MASK 0x00001000L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_CSA_ADDR_HI_MASK 0x00002000L
#define SDMA0_CONTEXT_REG_TYPE1__VOID_REG2_MASK 0x00004000L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_IB_SUB_REMAIN_MASK 0x00008000L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_PREEMPT_MASK 0x00010000L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_DUMMY_REG_MASK 0x00020000L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_RB_WPTR_POLL_ADDR_HI_MASK 0x00040000L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_RB_WPTR_POLL_ADDR_LO_MASK 0x00080000L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_RB_AQL_CNTL_MASK 0x00100000L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_MINOR_PTR_UPDATE_MASK 0x00200000L
#define SDMA0_CONTEXT_REG_TYPE1__RESERVED_MASK 0xffc00000L

// SDMA0_CONTEXT_REG_TYPE2
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA0_MASK 0x00000001L
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA1_MASK 0x00000002L
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA2_MASK 0x00000004L
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA3_MASK 0x00000008L
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA4_MASK 0x00000010L
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA5_MASK 0x00000020L
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA6_MASK 0x00000040L
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA7_MASK 0x00000080L
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA8_MASK 0x00000100L
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_CNTL_MASK 0x00000200L
#define SDMA0_CONTEXT_REG_TYPE2__RESERVED_MASK 0xfffffc00L

// SDMA0_CONTEXT_REG_TYPE3
#define SDMA0_CONTEXT_REG_TYPE3__RESERVED_MASK 0xffffffffL

// SDMA0_PUB_REG_TYPE0
#define SDMA0_PUB_REG_TYPE0__SDMA0_UCODE_ADDR_MASK 0x00000001L
#define SDMA0_PUB_REG_TYPE0__SDMA0_UCODE_DATA_MASK 0x00000002L
#define SDMA0_PUB_REG_TYPE0__SDMA0_REGISTER_SECURITY_CNTL_MASK 0x00000004L
#define SDMA0_PUB_REG_TYPE0__RESERVED3_MASK 0x00000008L
#define SDMA0_PUB_REG_TYPE0__SDMA0_VM_CNTL_MASK 0x00000010L
#define SDMA0_PUB_REG_TYPE0__SDMA0_VM_CTX_LO_MASK 0x00000020L
#define SDMA0_PUB_REG_TYPE0__SDMA0_VM_CTX_HI_MASK 0x00000040L
#define SDMA0_PUB_REG_TYPE0__SDMA0_ACTIVE_FCN_ID_MASK 0x00000080L
#define SDMA0_PUB_REG_TYPE0__SDMA0_VM_CTX_CNTL_MASK 0x00000100L
#define SDMA0_PUB_REG_TYPE0__SDMA0_VIRT_RESET_REQ_MASK 0x00000200L
#define SDMA0_PUB_REG_TYPE0__RESERVED10_MASK 0x00000400L
#define SDMA0_PUB_REG_TYPE0__SDMA0_CONTEXT_REG_TYPE0_MASK 0x00000800L
#define SDMA0_PUB_REG_TYPE0__SDMA0_CONTEXT_REG_TYPE1_MASK 0x00001000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_CONTEXT_REG_TYPE2_MASK 0x00002000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_CONTEXT_REG_TYPE3_MASK 0x00004000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_PUB_REG_TYPE0_MASK 0x00008000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_PUB_REG_TYPE1_MASK 0x00010000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_PUB_REG_TYPE2_MASK 0x00020000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_PUB_REG_TYPE3_MASK 0x00040000L
#define SDMA0_PUB_REG_TYPE0__RESERVED_FOR_PSPSMU_ACCESS_ONLY_MASK 0x01f80000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_CONTEXT_GROUP_BOUNDARY_MASK 0x02000000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_POWER_CNTL_MASK 0x04000000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_CLK_CTRL_MASK 0x08000000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_CNTL_MASK 0x10000000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_CHICKEN_BITS_MASK 0x20000000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_GB_ADDR_CONFIG_MASK 0x40000000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_GB_ADDR_CONFIG_READ_MASK 0x80000000L

// SDMA0_PUB_REG_TYPE1
#define SDMA0_PUB_REG_TYPE1__SDMA0_RB_RPTR_FETCH_HI_MASK 0x00000001L
#define SDMA0_PUB_REG_TYPE1__SDMA0_SEM_WAIT_FAIL_TIMER_CNTL_MASK 0x00000002L
#define SDMA0_PUB_REG_TYPE1__SDMA0_RB_RPTR_FETCH_MASK 0x00000004L
#define SDMA0_PUB_REG_TYPE1__SDMA0_IB_OFFSET_FETCH_MASK 0x00000008L
#define SDMA0_PUB_REG_TYPE1__SDMA0_PROGRAM_MASK 0x00000010L
#define SDMA0_PUB_REG_TYPE1__SDMA0_STATUS_REG_MASK 0x00000020L
#define SDMA0_PUB_REG_TYPE1__SDMA0_STATUS1_REG_MASK 0x00000040L
#define SDMA0_PUB_REG_TYPE1__SDMA0_RD_BURST_CNTL_MASK 0x00000080L
#define SDMA0_PUB_REG_TYPE1__SDMA0_HBM_PAGE_CONFIG_MASK 0x00000100L
#define SDMA0_PUB_REG_TYPE1__SDMA0_UCODE_CHECKSUM_MASK 0x00000200L
#define SDMA0_PUB_REG_TYPE1__SDMA0_F32_CNTL_MASK 0x00000400L
#define SDMA0_PUB_REG_TYPE1__SDMA0_FREEZE_MASK 0x00000800L
#define SDMA0_PUB_REG_TYPE1__SDMA0_PHASE0_QUANTUM_MASK 0x00001000L
#define SDMA0_PUB_REG_TYPE1__SDMA0_PHASE1_QUANTUM_MASK 0x00002000L
#define SDMA0_PUB_REG_TYPE1__SDMA_POWER_GATING_MASK 0x00004000L
#define SDMA0_PUB_REG_TYPE1__SDMA_PGFSM_CONFIG_MASK 0x00008000L
#define SDMA0_PUB_REG_TYPE1__SDMA_PGFSM_WRITE_MASK 0x00010000L
#define SDMA0_PUB_REG_TYPE1__SDMA_PGFSM_READ_MASK 0x00020000L
#define SDMA0_PUB_REG_TYPE1__SDMA0_EDC_CONFIG_MASK 0x00040000L
#define SDMA0_PUB_REG_TYPE1__SDMA0_BA_THRESHOLD_MASK 0x00080000L
#define SDMA0_PUB_REG_TYPE1__SDMA0_ID_MASK 0x00100000L
#define SDMA0_PUB_REG_TYPE1__SDMA0_VERSION_MASK 0x00200000L
#define SDMA0_PUB_REG_TYPE1__SDMA0_EDC_COUNTER_MASK 0x00400000L
#define SDMA0_PUB_REG_TYPE1__SDMA0_EDC_COUNTER_CLEAR_MASK 0x00800000L
#define SDMA0_PUB_REG_TYPE1__SDMA0_STATUS2_REG_MASK 0x01000000L
#define SDMA0_PUB_REG_TYPE1__SDMA0_ATOMIC_CNTL_MASK 0x02000000L
#define SDMA0_PUB_REG_TYPE1__SDMA0_ATOMIC_PREOP_LO_MASK 0x04000000L
#define SDMA0_PUB_REG_TYPE1__SDMA0_ATOMIC_PREOP_HI_MASK 0x08000000L
#define SDMA0_PUB_REG_TYPE1__SDMA0_UTCL1_CNTL_MASK 0x10000000L
#define SDMA0_PUB_REG_TYPE1__SDMA0_UTCL1_WATERMK_MASK 0x20000000L
#define SDMA0_PUB_REG_TYPE1__SDMA0_UTCL1_RD_STATUS_MASK 0x40000000L
#define SDMA0_PUB_REG_TYPE1__SDMA0_UTCL1_WR_STATUS_MASK 0x80000000L

// SDMA0_PUB_REG_TYPE2
#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_INV0_MASK 0x00000001L
#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_INV1_MASK 0x00000002L
#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_INV2_MASK 0x00000004L
#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_RD_XNACK0_MASK 0x00000008L
#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_RD_XNACK1_MASK 0x00000010L
#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_WR_XNACK0_MASK 0x00000020L
#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_WR_XNACK1_MASK 0x00000040L
#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_TIMEOUT_MASK 0x00000080L
#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_PAGE_MASK 0x00000100L
#define SDMA0_PUB_REG_TYPE2__SDMA0_POWER_CNTL_IDLE_MASK 0x00000200L
#define SDMA0_PUB_REG_TYPE2__SDMA0_RELAX_ORDERING_LUT_MASK 0x00000400L
#define SDMA0_PUB_REG_TYPE2__SDMA0_CHICKEN_BITS_2_MASK 0x00000800L
#define SDMA0_PUB_REG_TYPE2__SDMA0_STATUS3_REG_MASK 0x00001000L
#define SDMA0_PUB_REG_TYPE2__SDMA0_PHYSICAL_ADDR_LO_MASK 0x00002000L
#define SDMA0_PUB_REG_TYPE2__SDMA0_PHYSICAL_ADDR_HI_MASK 0x00004000L
#define SDMA0_PUB_REG_TYPE2__SDMA0_PHASE2_QUANTUM_MASK 0x00008000L
#define SDMA0_PUB_REG_TYPE2__SDMA0_ERROR_LOG_MASK 0x00010000L
#define SDMA0_PUB_REG_TYPE2__SDMA0_PUB_DUMMY_REG0_MASK 0x00020000L
#define SDMA0_PUB_REG_TYPE2__SDMA0_PUB_DUMMY_REG1_MASK 0x00040000L
#define SDMA0_PUB_REG_TYPE2__SDMA0_PUB_DUMMY_REG2_MASK 0x00080000L
#define SDMA0_PUB_REG_TYPE2__SDMA0_PUB_DUMMY_REG3_MASK 0x00100000L
#define SDMA0_PUB_REG_TYPE2__SDMA0_F32_COUNTER_MASK 0x00200000L
#define SDMA0_PUB_REG_TYPE2__SDMA0_UNBREAKABLE_MASK 0x00400000L
#define SDMA0_PUB_REG_TYPE2__SDMA0_PERFMON_CNTL_MASK 0x00800000L
#define SDMA0_PUB_REG_TYPE2__SDMA0_PERFCOUNTER0_RESULT_MASK 0x01000000L
#define SDMA0_PUB_REG_TYPE2__SDMA0_PERFCOUNTER1_RESULT_MASK 0x02000000L
#define SDMA0_PUB_REG_TYPE2__SDMA0_PERFCOUNTER_TAG_DELAY_RANGE_MASK 0x04000000L
#define SDMA0_PUB_REG_TYPE2__SDMA0_CRD_CNTL_MASK 0x08000000L
#define SDMA0_PUB_REG_TYPE2__SDMA0_MMHUB_TRUSTLVL_MASK 0x10000000L
#define SDMA0_PUB_REG_TYPE2__SDMA0_GPU_IOV_VIOLATION_LOG_MASK 0x20000000L
#define SDMA0_PUB_REG_TYPE2__SDMA0_ULV_CNTL_MASK 0x40000000L
#define SDMA0_PUB_REG_TYPE2__RESERVED_MASK 0x80000000L

// SDMA0_PUB_REG_TYPE3
#define SDMA0_PUB_REG_TYPE3__SDMA0_EA_DBIT_ADDR_DATA_MASK 0x00000001L
#define SDMA0_PUB_REG_TYPE3__SDMA0_EA_DBIT_ADDR_INDEX_MASK 0x00000002L
#define SDMA0_PUB_REG_TYPE3__RESERVED_MASK 0xfffffffcL

// SDMA0_CONTEXT_GROUP_BOUNDARY
#define SDMA0_CONTEXT_GROUP_BOUNDARY__RESERVED_MASK 0xffffffffL

// SDMA0_POWER_CNTL
#define SDMA0_POWER_CNTL__PG_CNTL_ENABLE_MASK 0x00000001L
#define SDMA0_POWER_CNTL__EXT_PG_POWER_ON_REQ_MASK 0x00000002L
#define SDMA0_POWER_CNTL__EXT_PG_POWER_OFF_REQ_MASK 0x00000004L
#define SDMA0_POWER_CNTL__MEM_POWER_OVERRIDE_MASK 0x00000100L
#define SDMA0_POWER_CNTL__MEM_POWER_LS_EN_MASK 0x00000200L
#define SDMA0_POWER_CNTL__MEM_POWER_DS_EN_MASK 0x00000400L
#define SDMA0_POWER_CNTL__MEM_POWER_SD_EN_MASK 0x00000800L
#define SDMA0_POWER_CNTL__MEM_POWER_DELAY_MASK 0x003ff000L

// SDMA0_CLK_CTRL
#define SDMA0_CLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define SDMA0_CLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define SDMA0_CLK_CTRL__RESERVED_MASK 0x00fff000L
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE7_MASK 0x01000000L
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE6_MASK 0x02000000L
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE5_MASK 0x04000000L
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE4_MASK 0x08000000L
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE3_MASK 0x10000000L
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE2_MASK 0x20000000L
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE1_MASK 0x40000000L
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE0_MASK 0x80000000L

// SDMA0_CNTL
#define SDMA0_CNTL__TRAP_ENABLE_MASK 0x00000001L
#define SDMA0_CNTL__UTC_L1_ENABLE_MASK 0x00000002L
#define SDMA0_CNTL__SEM_WAIT_INT_ENABLE_MASK 0x00000004L
#define SDMA0_CNTL__DATA_SWAP_ENABLE_MASK 0x00000008L
#define SDMA0_CNTL__FENCE_SWAP_ENABLE_MASK 0x00000010L
#define SDMA0_CNTL__MIDCMD_PREEMPT_ENABLE_MASK 0x00000020L
#define SDMA0_CNTL__MIDCMD_WORLDSWITCH_ENABLE_MASK 0x00020000L
#define SDMA0_CNTL__AUTO_CTXSW_ENABLE_MASK 0x00040000L
#define SDMA0_CNTL__DRM_RESTORE_ENABLE_MASK 0x00080000L
#define SDMA0_CNTL__CTXEMPTY_INT_ENABLE_MASK 0x10000000L
#define SDMA0_CNTL__FROZEN_INT_ENABLE_MASK 0x20000000L
#define SDMA0_CNTL__IB_PREEMPT_INT_ENABLE_MASK 0x40000000L

// SDMA0_CHICKEN_BITS
#define SDMA0_CHICKEN_BITS__COPY_EFFICIENCY_ENABLE_MASK 0x00000001L
#define SDMA0_CHICKEN_BITS__STALL_ON_TRANS_FULL_ENABLE_MASK 0x00000002L
#define SDMA0_CHICKEN_BITS__STALL_ON_NO_FREE_DATA_BUFFER_ENABLE_MASK 0x00000004L
#define SDMA0_CHICKEN_BITS__WRITE_BURST_LENGTH_MASK 0x00000300L
#define SDMA0_CHICKEN_BITS__WRITE_BURST_WAIT_CYCLE_MASK 0x00001c00L
#define SDMA0_CHICKEN_BITS__COPY_OVERLAP_ENABLE_MASK 0x00010000L
#define SDMA0_CHICKEN_BITS__RAW_CHECK_ENABLE_MASK 0x00020000L
#define SDMA0_CHICKEN_BITS__SRBM_POLL_RETRYING_MASK 0x00100000L
#define SDMA0_CHICKEN_BITS__CG_STATUS_OUTPUT_MASK 0x00800000L
#define SDMA0_CHICKEN_BITS__TIME_BASED_QOS_MASK 0x02000000L
#define SDMA0_CHICKEN_BITS__CE_AFIFO_WATERMARK_MASK 0x0c000000L
#define SDMA0_CHICKEN_BITS__CE_DFIFO_WATERMARK_MASK 0x30000000L
#define SDMA0_CHICKEN_BITS__CE_LFIFO_WATERMARK_MASK 0xc0000000L

// SDMA0_GB_ADDR_CONFIG
#define SDMA0_GB_ADDR_CONFIG__NUM_PIPES_MASK 0x00000007L
#define SDMA0_GB_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE_MASK 0x00000038L
#define SDMA0_GB_ADDR_CONFIG__BANK_INTERLEAVE_SIZE_MASK 0x00000700L
#define SDMA0_GB_ADDR_CONFIG__NUM_BANKS_MASK 0x00007000L
#define SDMA0_GB_ADDR_CONFIG__NUM_SHADER_ENGINES_MASK 0x00180000L

// SDMA0_GB_ADDR_CONFIG_READ
#define SDMA0_GB_ADDR_CONFIG_READ__NUM_PIPES_MASK 0x00000007L
#define SDMA0_GB_ADDR_CONFIG_READ__PIPE_INTERLEAVE_SIZE_MASK 0x00000038L
#define SDMA0_GB_ADDR_CONFIG_READ__BANK_INTERLEAVE_SIZE_MASK 0x00000700L
#define SDMA0_GB_ADDR_CONFIG_READ__NUM_BANKS_MASK 0x00007000L
#define SDMA0_GB_ADDR_CONFIG_READ__NUM_SHADER_ENGINES_MASK 0x00180000L

// SDMA0_RB_RPTR_FETCH_HI
#define SDMA0_RB_RPTR_FETCH_HI__OFFSET_MASK 0xffffffffL

// SDMA0_SEM_WAIT_FAIL_TIMER_CNTL
#define SDMA0_SEM_WAIT_FAIL_TIMER_CNTL__TIMER_MASK 0xffffffffL

// SDMA0_RB_RPTR_FETCH
#define SDMA0_RB_RPTR_FETCH__OFFSET_MASK 0xfffffffcL

// SDMA0_IB_OFFSET_FETCH
#define SDMA0_IB_OFFSET_FETCH__OFFSET_MASK 0x003ffffcL

// SDMA0_PROGRAM
#define SDMA0_PROGRAM__STREAM_MASK 0xffffffffL

// SDMA0_STATUS_REG
#define SDMA0_STATUS_REG__IDLE_MASK 0x00000001L
#define SDMA0_STATUS_REG__REG_IDLE_MASK 0x00000002L
#define SDMA0_STATUS_REG__RB_EMPTY_MASK 0x00000004L
#define SDMA0_STATUS_REG__RB_FULL_MASK 0x00000008L
#define SDMA0_STATUS_REG__RB_CMD_IDLE_MASK 0x00000010L
#define SDMA0_STATUS_REG__RB_CMD_FULL_MASK 0x00000020L
#define SDMA0_STATUS_REG__IB_CMD_IDLE_MASK 0x00000040L
#define SDMA0_STATUS_REG__IB_CMD_FULL_MASK 0x00000080L
#define SDMA0_STATUS_REG__BLOCK_IDLE_MASK 0x00000100L
#define SDMA0_STATUS_REG__INSIDE_IB_MASK 0x00000200L
#define SDMA0_STATUS_REG__EX_IDLE_MASK 0x00000400L
#define SDMA0_STATUS_REG__EX_IDLE_POLL_TIMER_EXPIRE_MASK 0x00000800L
#define SDMA0_STATUS_REG__PACKET_READY_MASK 0x00001000L
#define SDMA0_STATUS_REG__MC_WR_IDLE_MASK 0x00002000L
#define SDMA0_STATUS_REG__SRBM_IDLE_MASK 0x00004000L
#define SDMA0_STATUS_REG__CONTEXT_EMPTY_MASK 0x00008000L
#define SDMA0_STATUS_REG__DELTA_RPTR_FULL_MASK 0x00010000L
#define SDMA0_STATUS_REG__RB_MC_RREQ_IDLE_MASK 0x00020000L
#define SDMA0_STATUS_REG__IB_MC_RREQ_IDLE_MASK 0x00040000L
#define SDMA0_STATUS_REG__MC_RD_IDLE_MASK 0x00080000L
#define SDMA0_STATUS_REG__DELTA_RPTR_EMPTY_MASK 0x00100000L
#define SDMA0_STATUS_REG__MC_RD_RET_STALL_MASK 0x00200000L
#define SDMA0_STATUS_REG__MC_RD_NO_POLL_IDLE_MASK 0x00400000L
#define SDMA0_STATUS_REG__DRM_IDLE_MASK 0x00800000L
#define SDMA0_STATUS_REG__DRM_MASK_FULL_MASK 0x01000000L
#define SDMA0_STATUS_REG__PREV_CMD_IDLE_MASK 0x02000000L
#define SDMA0_STATUS_REG__SEM_IDLE_MASK 0x04000000L
#define SDMA0_STATUS_REG__SEM_REQ_STALL_MASK 0x08000000L
#define SDMA0_STATUS_REG__SEM_RESP_STATE_MASK 0x30000000L
#define SDMA0_STATUS_REG__INT_IDLE_MASK 0x40000000L
#define SDMA0_STATUS_REG__INT_REQ_STALL_MASK 0x80000000L

// SDMA0_STATUS1_REG
#define SDMA0_STATUS1_REG__CE_WREQ_IDLE_MASK 0x00000001L
#define SDMA0_STATUS1_REG__CE_WR_IDLE_MASK 0x00000002L
#define SDMA0_STATUS1_REG__CE_SPLIT_IDLE_MASK 0x00000004L
#define SDMA0_STATUS1_REG__CE_RREQ_IDLE_MASK 0x00000008L
#define SDMA0_STATUS1_REG__CE_OUT_IDLE_MASK 0x00000010L
#define SDMA0_STATUS1_REG__CE_IN_IDLE_MASK 0x00000020L
#define SDMA0_STATUS1_REG__CE_DST_IDLE_MASK 0x00000040L
#define SDMA0_STATUS1_REG__CE_DRM_IDLE_MASK 0x00000080L
#define SDMA0_STATUS1_REG__CE_DRM1_IDLE_MASK 0x00000100L
#define SDMA0_STATUS1_REG__CE_CMD_IDLE_MASK 0x00000200L
#define SDMA0_STATUS1_REG__CE_AFIFO_FULL_MASK 0x00000400L
#define SDMA0_STATUS1_REG__CE_DRM_FULL_MASK 0x00000800L
#define SDMA0_STATUS1_REG__CE_DRM1_FULL_MASK 0x00001000L
#define SDMA0_STATUS1_REG__CE_INFO_FULL_MASK 0x00002000L
#define SDMA0_STATUS1_REG__CE_INFO1_FULL_MASK 0x00004000L
#define SDMA0_STATUS1_REG__EX_START_MASK 0x00008000L
#define SDMA0_STATUS1_REG__DRM_CTX_RESTORE_MASK 0x00010000L
#define SDMA0_STATUS1_REG__CE_RD_STALL_MASK 0x00020000L
#define SDMA0_STATUS1_REG__CE_WR_STALL_MASK 0x00040000L

// SDMA0_RD_BURST_CNTL
#define SDMA0_RD_BURST_CNTL__RD_BURST_MASK 0x00000003L

// SDMA0_HBM_PAGE_CONFIG
#define SDMA0_HBM_PAGE_CONFIG__PAGE_SIZE_EXPONENT_MASK 0x00000003L

// SDMA0_UCODE_CHECKSUM
#define SDMA0_UCODE_CHECKSUM__DATA_MASK 0xffffffffL

// SDMA0_F32_CNTL
#define SDMA0_F32_CNTL__HALT_MASK 0x00000001L
#define SDMA0_F32_CNTL__STEP_MASK 0x00000002L
#define SDMA0_F32_CNTL__DBG_SELECT_BITS_MASK 0x000000fcL

// SDMA0_FREEZE
#define SDMA0_FREEZE__PREEMPT_MASK 0x00000001L
#define SDMA0_FREEZE__FREEZE_MASK 0x00000010L
#define SDMA0_FREEZE__FROZEN_MASK 0x00000020L
#define SDMA0_FREEZE__F32_FREEZE_MASK 0x00000040L

// SDMA0_PHASE0_QUANTUM
#define SDMA0_PHASE0_QUANTUM__UNIT_MASK 0x0000000fL
#define SDMA0_PHASE0_QUANTUM__VALUE_MASK 0x00ffff00L
#define SDMA0_PHASE0_QUANTUM__PREFER_MASK 0x40000000L

// SDMA0_PHASE1_QUANTUM
#define SDMA0_PHASE1_QUANTUM__UNIT_MASK 0x0000000fL
#define SDMA0_PHASE1_QUANTUM__VALUE_MASK 0x00ffff00L
#define SDMA0_PHASE1_QUANTUM__PREFER_MASK 0x40000000L

// SDMA_POWER_GATING
#define SDMA_POWER_GATING__SDMA0_POWER_OFF_CONDITION_MASK 0x00000001L
#define SDMA_POWER_GATING__SDMA0_POWER_ON_CONDITION_MASK 0x00000002L
#define SDMA_POWER_GATING__SDMA0_POWER_OFF_REQ_MASK 0x00000004L
#define SDMA_POWER_GATING__SDMA0_POWER_ON_REQ_MASK 0x00000008L
#define SDMA_POWER_GATING__PG_CNTL_STATUS_MASK 0x00000030L

// SDMA_PGFSM_CONFIG
#define SDMA_PGFSM_CONFIG__FSM_ADDR_MASK 0x000000ffL
#define SDMA_PGFSM_CONFIG__POWER_DOWN_MASK 0x00000100L
#define SDMA_PGFSM_CONFIG__POWER_UP_MASK 0x00000200L
#define SDMA_PGFSM_CONFIG__P1_SELECT_MASK 0x00000400L
#define SDMA_PGFSM_CONFIG__P2_SELECT_MASK 0x00000800L
#define SDMA_PGFSM_CONFIG__WRITE_MASK 0x00001000L
#define SDMA_PGFSM_CONFIG__READ_MASK 0x00002000L
#define SDMA_PGFSM_CONFIG__SRBM_OVERRIDE_MASK 0x08000000L
#define SDMA_PGFSM_CONFIG__REG_ADDR_MASK 0xf0000000L

// SDMA_PGFSM_WRITE
#define SDMA_PGFSM_WRITE__VALUE_MASK 0xffffffffL

// SDMA_PGFSM_READ
#define SDMA_PGFSM_READ__VALUE_MASK 0x00ffffffL

// SDMA0_EDC_CONFIG
#define SDMA0_EDC_CONFIG__WRITE_DIS_MASK 0x00000001L
#define SDMA0_EDC_CONFIG__DIS_EDC_MASK 0x00000002L
#define SDMA0_EDC_CONFIG__ECC_INT_ENABLE_MASK 0x00000004L

// SDMA0_BA_THRESHOLD
#define SDMA0_BA_THRESHOLD__READ_THRES_MASK 0x000003ffL
#define SDMA0_BA_THRESHOLD__WRITE_THRES_MASK 0x03ff0000L

// SDMA0_ID
#define SDMA0_ID__DEVICE_ID_MASK 0x000000ffL

// SDMA0_VERSION
#define SDMA0_VERSION__MINVER_MASK 0x0000007fL
#define SDMA0_VERSION__MAJVER_MASK 0x00007f00L
#define SDMA0_VERSION__REV_MASK 0x003f0000L

// SDMA0_EDC_COUNTER
#define SDMA0_EDC_COUNTER__SDMA_UCODE_BUF_DED_MASK 0x00000001L
#define SDMA0_EDC_COUNTER__SDMA_UCODE_BUF_SEC_MASK 0x00000002L
#define SDMA0_EDC_COUNTER__SDMA_RB_CMD_BUF_SED_MASK 0x00000004L
#define SDMA0_EDC_COUNTER__SDMA_IB_CMD_BUF_SED_MASK 0x00000008L
#define SDMA0_EDC_COUNTER__SDMA_UTCL1_RD_FIFO_SED_MASK 0x00000010L
#define SDMA0_EDC_COUNTER__SDMA_UTCL1_RDBST_FIFO_SED_MASK 0x00000020L
#define SDMA0_EDC_COUNTER__SDMA_DATA_LUT_FIFO_SED_MASK 0x00000040L
#define SDMA0_EDC_COUNTER__SDMA_MBANK_DATA_BUF0_SED_MASK 0x00000080L
#define SDMA0_EDC_COUNTER__SDMA_MBANK_DATA_BUF1_SED_MASK 0x00000100L
#define SDMA0_EDC_COUNTER__SDMA_MBANK_DATA_BUF2_SED_MASK 0x00000200L
#define SDMA0_EDC_COUNTER__SDMA_MBANK_DATA_BUF3_SED_MASK 0x00000400L
#define SDMA0_EDC_COUNTER__SDMA_MBANK_DATA_BUF4_SED_MASK 0x00000800L
#define SDMA0_EDC_COUNTER__SDMA_MBANK_DATA_BUF5_SED_MASK 0x00001000L
#define SDMA0_EDC_COUNTER__SDMA_MBANK_DATA_BUF6_SED_MASK 0x00002000L
#define SDMA0_EDC_COUNTER__SDMA_MBANK_DATA_BUF7_SED_MASK 0x00004000L
#define SDMA0_EDC_COUNTER__SDMA_SPLIT_DAT_BUF_SED_MASK 0x00008000L
#define SDMA0_EDC_COUNTER__SDMA_MC_WR_ADDR_FIFO_SED_MASK 0x00010000L

// SDMA0_EDC_COUNTER_CLEAR
#define SDMA0_EDC_COUNTER_CLEAR__DUMMY_MASK 0x00000001L

// SDMA0_STATUS2_REG
#define SDMA0_STATUS2_REG__ID_MASK 0x00000003L
#define SDMA0_STATUS2_REG__F32_INSTR_PTR_MASK 0x00000ffcL
#define SDMA0_STATUS2_REG__CMD_OP_MASK 0xffff0000L

// SDMA0_ATOMIC_CNTL
#define SDMA0_ATOMIC_CNTL__LOOP_TIMER_MASK 0x7fffffffL
#define SDMA0_ATOMIC_CNTL__ATOMIC_RTN_INT_ENABLE_MASK 0x80000000L

// SDMA0_ATOMIC_PREOP_LO
#define SDMA0_ATOMIC_PREOP_LO__DATA_MASK 0xffffffffL

// SDMA0_ATOMIC_PREOP_HI
#define SDMA0_ATOMIC_PREOP_HI__DATA_MASK 0xffffffffL

// SDMA0_UTCL1_CNTL
#define SDMA0_UTCL1_CNTL__REDO_ENABLE_MASK 0x00000001L
#define SDMA0_UTCL1_CNTL__REDO_DELAY_MASK 0x000007feL
#define SDMA0_UTCL1_CNTL__REDO_WATERMK_MASK 0x00003800L
#define SDMA0_UTCL1_CNTL__INVACK_DELAY_MASK 0x00ffc000L
#define SDMA0_UTCL1_CNTL__REQL2_CREDIT_MASK 0x1f000000L
#define SDMA0_UTCL1_CNTL__VADDR_WATERMK_MASK 0xe0000000L

// SDMA0_UTCL1_WATERMK
#define SDMA0_UTCL1_WATERMK__REQMC_WATERMK_MASK 0x000003ffL
#define SDMA0_UTCL1_WATERMK__REQPG_WATERMK_MASK 0x0003fc00L
#define SDMA0_UTCL1_WATERMK__INVREQ_WATERMK_MASK 0x03fc0000L
#define SDMA0_UTCL1_WATERMK__XNACK_WATERMK_MASK 0xfc000000L

// SDMA0_UTCL1_RD_STATUS
#define SDMA0_UTCL1_RD_STATUS__RQMC_RET_ADDR_FIFO_EMPTY_MASK 0x00000001L
#define SDMA0_UTCL1_RD_STATUS__RQMC_REQ_FIFO_EMPTY_MASK 0x00000002L
#define SDMA0_UTCL1_RD_STATUS__RTPG_RET_BUF_EMPTY_MASK 0x00000004L
#define SDMA0_UTCL1_RD_STATUS__RTPG_VADDR_FIFO_EMPTY_MASK 0x00000008L
#define SDMA0_UTCL1_RD_STATUS__RQPG_HEAD_VIRT_FIFO_EMPTY_MASK 0x00000010L
#define SDMA0_UTCL1_RD_STATUS__RQPG_REDO_FIFO_EMPTY_MASK 0x00000020L
#define SDMA0_UTCL1_RD_STATUS__RQPG_REQPAGE_FIFO_EMPTY_MASK 0x00000040L
#define SDMA0_UTCL1_RD_STATUS__RQPG_XNACK_FIFO_EMPTY_MASK 0x00000080L
#define SDMA0_UTCL1_RD_STATUS__RQPG_INVREQ_FIFO_EMPTY_MASK 0x00000100L
#define SDMA0_UTCL1_RD_STATUS__RQMC_RET_ADDR_FIFO_FULL_MASK 0x00000200L
#define SDMA0_UTCL1_RD_STATUS__RQMC_REQ_FIFO_FULL_MASK 0x00000400L
#define SDMA0_UTCL1_RD_STATUS__RTPG_RET_BUF_FULL_MASK 0x00000800L
#define SDMA0_UTCL1_RD_STATUS__RTPG_VADDR_FIFO_FULL_MASK 0x00001000L
#define SDMA0_UTCL1_RD_STATUS__RQPG_HEAD_VIRT_FIFO_FULL_MASK 0x00002000L
#define SDMA0_UTCL1_RD_STATUS__RQPG_REDO_FIFO_FULL_MASK 0x00004000L
#define SDMA0_UTCL1_RD_STATUS__RQPG_REQPAGE_FIFO_FULL_MASK 0x00008000L
#define SDMA0_UTCL1_RD_STATUS__RQPG_XNACK_FIFO_FULL_MASK 0x00010000L
#define SDMA0_UTCL1_RD_STATUS__RQPG_INVREQ_FIFO_FULL_MASK 0x00020000L
#define SDMA0_UTCL1_RD_STATUS__PAGE_FAULT_MASK 0x00040000L
#define SDMA0_UTCL1_RD_STATUS__PAGE_NULL_MASK 0x00080000L
#define SDMA0_UTCL1_RD_STATUS__REQL2_IDLE_MASK 0x00100000L
#define SDMA0_UTCL1_RD_STATUS__CE_L1_STALL_MASK 0x00200000L
#define SDMA0_UTCL1_RD_STATUS__NEXT_RD_VECTOR_MASK 0x03c00000L
#define SDMA0_UTCL1_RD_STATUS__MERGE_STATE_MASK 0x1c000000L
#define SDMA0_UTCL1_RD_STATUS__ADDR_RD_RTR_MASK 0x20000000L
#define SDMA0_UTCL1_RD_STATUS__WPTR_POLLING_MASK 0x40000000L
#define SDMA0_UTCL1_RD_STATUS__INVREQ_SIZE_MASK 0x80000000L

// SDMA0_UTCL1_WR_STATUS
#define SDMA0_UTCL1_WR_STATUS__RQMC_RET_ADDR_FIFO_EMPTY_MASK 0x00000001L
#define SDMA0_UTCL1_WR_STATUS__RQMC_REQ_FIFO_EMPTY_MASK 0x00000002L
#define SDMA0_UTCL1_WR_STATUS__RTPG_RET_BUF_EMPTY_MASK 0x00000004L
#define SDMA0_UTCL1_WR_STATUS__RTPG_VADDR_FIFO_EMPTY_MASK 0x00000008L
#define SDMA0_UTCL1_WR_STATUS__RQPG_HEAD_VIRT_FIFO_EMPTY_MASK 0x00000010L
#define SDMA0_UTCL1_WR_STATUS__RQPG_REDO_FIFO_EMPTY_MASK 0x00000020L
#define SDMA0_UTCL1_WR_STATUS__RQPG_REQPAGE_FIFO_EMPTY_MASK 0x00000040L
#define SDMA0_UTCL1_WR_STATUS__RQPG_XNACK_FIFO_EMPTY_MASK 0x00000080L
#define SDMA0_UTCL1_WR_STATUS__RQPG_INVREQ_FIFO_EMPTY_MASK 0x00000100L
#define SDMA0_UTCL1_WR_STATUS__RQMC_RET_ADDR_FIFO_FULL_MASK 0x00000200L
#define SDMA0_UTCL1_WR_STATUS__RQMC_REQ_FIFO_FULL_MASK 0x00000400L
#define SDMA0_UTCL1_WR_STATUS__RTPG_RET_BUF_FULL_MASK 0x00000800L
#define SDMA0_UTCL1_WR_STATUS__RTPG_VADDR_FIFO_FULL_MASK 0x00001000L
#define SDMA0_UTCL1_WR_STATUS__RQPG_HEAD_VIRT_FIFO_FULL_MASK 0x00002000L
#define SDMA0_UTCL1_WR_STATUS__RQPG_REDO_FIFO_FULL_MASK 0x00004000L
#define SDMA0_UTCL1_WR_STATUS__RQPG_REQPAGE_FIFO_FULL_MASK 0x00008000L
#define SDMA0_UTCL1_WR_STATUS__RQPG_XNACK_FIFO_FULL_MASK 0x00010000L
#define SDMA0_UTCL1_WR_STATUS__RQPG_INVREQ_FIFO_FULL_MASK 0x00020000L
#define SDMA0_UTCL1_WR_STATUS__PAGE_FAULT_MASK 0x00040000L
#define SDMA0_UTCL1_WR_STATUS__PAGE_NULL_MASK 0x00080000L
#define SDMA0_UTCL1_WR_STATUS__REQL2_IDLE_MASK 0x00100000L
#define SDMA0_UTCL1_WR_STATUS__F32_WR_RTR_MASK 0x00200000L
#define SDMA0_UTCL1_WR_STATUS__NEXT_WR_VECTOR_MASK 0x01c00000L
#define SDMA0_UTCL1_WR_STATUS__MERGE_STATE_MASK 0x0e000000L
#define SDMA0_UTCL1_WR_STATUS__RPTR_DATA_FIFO_EMPTY_MASK 0x10000000L
#define SDMA0_UTCL1_WR_STATUS__RPTR_DATA_FIFO_FULL_MASK 0x20000000L
#define SDMA0_UTCL1_WR_STATUS__WRREQ_DATA_FIFO_EMPTY_MASK 0x40000000L
#define SDMA0_UTCL1_WR_STATUS__WRREQ_DATA_FIFO_FULL_MASK 0x80000000L

// SDMA0_UTCL1_INV0
#define SDMA0_UTCL1_INV0__INV_MIDDLE_MASK 0x00000001L
#define SDMA0_UTCL1_INV0__RD_TIMEOUT_MASK 0x00000002L
#define SDMA0_UTCL1_INV0__WR_TIMEOUT_MASK 0x00000004L
#define SDMA0_UTCL1_INV0__RD_IN_INVADR_MASK 0x00000008L
#define SDMA0_UTCL1_INV0__WR_IN_INVADR_MASK 0x00000010L
#define SDMA0_UTCL1_INV0__PAGE_NULL_SW_MASK 0x00000020L
#define SDMA0_UTCL1_INV0__XNACK_IS_INVADR_MASK 0x00000040L
#define SDMA0_UTCL1_INV0__INVREQ_ENABLE_MASK 0x00000080L
#define SDMA0_UTCL1_INV0__NACK_TIMEOUT_SW_MASK 0x00000100L
#define SDMA0_UTCL1_INV0__NFLUSH_INV_IDLE_MASK 0x00000200L
#define SDMA0_UTCL1_INV0__FLUSH_INV_IDLE_MASK 0x00000400L
#define SDMA0_UTCL1_INV0__INV_FLUSHTYPE_MASK 0x00000800L
#define SDMA0_UTCL1_INV0__INV_VMID_VEC_MASK 0x0ffff000L
#define SDMA0_UTCL1_INV0__INV_ADDR_HI_MASK 0xf0000000L

// SDMA0_UTCL1_INV1
#define SDMA0_UTCL1_INV1__INV_ADDR_LO_MASK 0xffffffffL

// SDMA0_UTCL1_INV2
#define SDMA0_UTCL1_INV2__INV_NFLUSH_VMID_VEC_MASK 0xffffffffL

// SDMA0_UTCL1_RD_XNACK0
#define SDMA0_UTCL1_RD_XNACK0__XNACK_ADDR_LO_MASK 0xffffffffL

// SDMA0_UTCL1_RD_XNACK1
#define SDMA0_UTCL1_RD_XNACK1__XNACK_ADDR_HI_MASK 0x0000000fL
#define SDMA0_UTCL1_RD_XNACK1__XNACK_VMID_MASK 0x000000f0L
#define SDMA0_UTCL1_RD_XNACK1__XNACK_VECTOR_MASK 0x03ffff00L
#define SDMA0_UTCL1_RD_XNACK1__IS_XNACK_MASK 0x0c000000L

// SDMA0_UTCL1_WR_XNACK0
#define SDMA0_UTCL1_WR_XNACK0__XNACK_ADDR_LO_MASK 0xffffffffL

// SDMA0_UTCL1_WR_XNACK1
#define SDMA0_UTCL1_WR_XNACK1__XNACK_ADDR_HI_MASK 0x0000000fL
#define SDMA0_UTCL1_WR_XNACK1__XNACK_VMID_MASK 0x000000f0L
#define SDMA0_UTCL1_WR_XNACK1__XNACK_VECTOR_MASK 0x03ffff00L
#define SDMA0_UTCL1_WR_XNACK1__IS_XNACK_MASK 0x0c000000L

// SDMA0_UTCL1_TIMEOUT
#define SDMA0_UTCL1_TIMEOUT__RD_XNACK_LIMIT_MASK 0x0000ffffL
#define SDMA0_UTCL1_TIMEOUT__WR_XNACK_LIMIT_MASK 0xffff0000L

// SDMA0_UTCL1_PAGE
#define SDMA0_UTCL1_PAGE__VM_HOLE_MASK 0x00000001L
#define SDMA0_UTCL1_PAGE__REQ_TYPE_MASK 0x0000001eL
#define SDMA0_UTCL1_PAGE__TMZ_ENABLE_MASK 0x00000020L
#define SDMA0_UTCL1_PAGE__USE_MTYPE_MASK 0x000001c0L
#define SDMA0_UTCL1_PAGE__USE_PT_SNOOP_MASK 0x00000200L

// SDMA0_POWER_CNTL_IDLE
#define SDMA0_POWER_CNTL_IDLE__DELAY0_MASK 0x0000ffffL
#define SDMA0_POWER_CNTL_IDLE__DELAY1_MASK 0x00ff0000L
#define SDMA0_POWER_CNTL_IDLE__DELAY2_MASK 0xff000000L

// SDMA0_RELAX_ORDERING_LUT
#define SDMA0_RELAX_ORDERING_LUT__RESERVED0_MASK 0x00000001L
#define SDMA0_RELAX_ORDERING_LUT__COPY_MASK 0x00000002L
#define SDMA0_RELAX_ORDERING_LUT__WRITE_MASK 0x00000004L
#define SDMA0_RELAX_ORDERING_LUT__RESERVED3_MASK 0x00000008L
#define SDMA0_RELAX_ORDERING_LUT__RESERVED4_MASK 0x00000010L
#define SDMA0_RELAX_ORDERING_LUT__FENCE_MASK 0x00000020L
#define SDMA0_RELAX_ORDERING_LUT__RESERVED76_MASK 0x000000c0L
#define SDMA0_RELAX_ORDERING_LUT__POLL_MEM_MASK 0x00000100L
#define SDMA0_RELAX_ORDERING_LUT__COND_EXE_MASK 0x00000200L
#define SDMA0_RELAX_ORDERING_LUT__ATOMIC_MASK 0x00000400L
#define SDMA0_RELAX_ORDERING_LUT__CONST_FILL_MASK 0x00000800L
#define SDMA0_RELAX_ORDERING_LUT__PTEPDE_MASK 0x00001000L
#define SDMA0_RELAX_ORDERING_LUT__TIMESTAMP_MASK 0x00002000L
#define SDMA0_RELAX_ORDERING_LUT__RESERVED_MASK 0x07ffc000L
#define SDMA0_RELAX_ORDERING_LUT__WORLD_SWITCH_MASK 0x08000000L
#define SDMA0_RELAX_ORDERING_LUT__RPTR_WRB_MASK 0x10000000L
#define SDMA0_RELAX_ORDERING_LUT__WPTR_POLL_MASK 0x20000000L
#define SDMA0_RELAX_ORDERING_LUT__IB_FETCH_MASK 0x40000000L
#define SDMA0_RELAX_ORDERING_LUT__RB_FETCH_MASK 0x80000000L

// SDMA0_CHICKEN_BITS_2
#define SDMA0_CHICKEN_BITS_2__F32_CMD_PROC_DELAY_MASK 0x0000000fL

// SDMA0_STATUS3_REG
#define SDMA0_STATUS3_REG__CMD_OP_STATUS_MASK 0x0000ffffL
#define SDMA0_STATUS3_REG__PREV_VM_CMD_MASK 0x000f0000L
#define SDMA0_STATUS3_REG__EXCEPTION_IDLE_MASK 0x00100000L

// SDMA0_PHYSICAL_ADDR_LO
#define SDMA0_PHYSICAL_ADDR_LO__D_VALID_MASK 0x00000001L
#define SDMA0_PHYSICAL_ADDR_LO__DIRTY_MASK 0x00000002L
#define SDMA0_PHYSICAL_ADDR_LO__PHY_VALID_MASK 0x00000004L
#define SDMA0_PHYSICAL_ADDR_LO__ADDR_MASK 0xfffff000L

// SDMA0_PHYSICAL_ADDR_HI
#define SDMA0_PHYSICAL_ADDR_HI__ADDR_MASK 0x0000ffffL

// SDMA0_PHASE2_QUANTUM
#define SDMA0_PHASE2_QUANTUM__UNIT_MASK 0x0000000fL
#define SDMA0_PHASE2_QUANTUM__VALUE_MASK 0x00ffff00L
#define SDMA0_PHASE2_QUANTUM__PREFER_MASK 0x40000000L

// SDMA0_ERROR_LOG
#define SDMA0_ERROR_LOG__OVERRIDE_MASK 0x0000ffffL
#define SDMA0_ERROR_LOG__STATUS_MASK 0xffff0000L

// SDMA0_PUB_DUMMY_REG0
#define SDMA0_PUB_DUMMY_REG0__VALUE_MASK 0xffffffffL

// SDMA0_PUB_DUMMY_REG1
#define SDMA0_PUB_DUMMY_REG1__VALUE_MASK 0xffffffffL

// SDMA0_PUB_DUMMY_REG2
#define SDMA0_PUB_DUMMY_REG2__VALUE_MASK 0xffffffffL

// SDMA0_PUB_DUMMY_REG3
#define SDMA0_PUB_DUMMY_REG3__VALUE_MASK 0xffffffffL

// SDMA0_F32_COUNTER
#define SDMA0_F32_COUNTER__VALUE_MASK 0xffffffffL

// SDMA0_UNBREAKABLE
#define SDMA0_UNBREAKABLE__VALUE_MASK 0x00000001L

// SDMA0_PERFMON_CNTL
#define SDMA0_PERFMON_CNTL__PERF_ENABLE0_MASK 0x00000001L
#define SDMA0_PERFMON_CNTL__PERF_CLEAR0_MASK 0x00000002L
#define SDMA0_PERFMON_CNTL__PERF_SEL0_MASK 0x000003fcL
#define SDMA0_PERFMON_CNTL__PERF_ENABLE1_MASK 0x00000400L
#define SDMA0_PERFMON_CNTL__PERF_CLEAR1_MASK 0x00000800L
#define SDMA0_PERFMON_CNTL__PERF_SEL1_MASK 0x000ff000L

// SDMA0_PERFCOUNTER0_RESULT
#define SDMA0_PERFCOUNTER0_RESULT__PERF_COUNT_MASK 0xffffffffL

// SDMA0_PERFCOUNTER1_RESULT
#define SDMA0_PERFCOUNTER1_RESULT__PERF_COUNT_MASK 0xffffffffL

// SDMA0_PERFCOUNTER_TAG_DELAY_RANGE
#define SDMA0_PERFCOUNTER_TAG_DELAY_RANGE__RANGE_LOW_MASK 0x00003fffL
#define SDMA0_PERFCOUNTER_TAG_DELAY_RANGE__RANGE_HIGH_MASK 0x0fffc000L
#define SDMA0_PERFCOUNTER_TAG_DELAY_RANGE__SELECT_RW_MASK 0x10000000L

// SDMA0_CRD_CNTL
#define SDMA0_CRD_CNTL__DRM_CREDIT_MASK 0x0000007fL
#define SDMA0_CRD_CNTL__MC_WRREQ_CREDIT_MASK 0x00001f80L
#define SDMA0_CRD_CNTL__MC_RDREQ_CREDIT_MASK 0x0007e000L

// SDMA0_MMHUB_TRUSTLVL
#define SDMA0_MMHUB_TRUSTLVL__SECFLAG0_MASK 0x00000007L
#define SDMA0_MMHUB_TRUSTLVL__SECFLAG1_MASK 0x00000038L
#define SDMA0_MMHUB_TRUSTLVL__SECFLAG2_MASK 0x000001c0L
#define SDMA0_MMHUB_TRUSTLVL__SECFLAG3_MASK 0x00000e00L
#define SDMA0_MMHUB_TRUSTLVL__SECFLAG4_MASK 0x00007000L
#define SDMA0_MMHUB_TRUSTLVL__SECFLAG5_MASK 0x00038000L
#define SDMA0_MMHUB_TRUSTLVL__SECFLAG6_MASK 0x001c0000L
#define SDMA0_MMHUB_TRUSTLVL__SECFLAG7_MASK 0x00e00000L

// SDMA0_GPU_IOV_VIOLATION_LOG
#define SDMA0_GPU_IOV_VIOLATION_LOG__VIOLATION_STATUS_MASK 0x00000001L
#define SDMA0_GPU_IOV_VIOLATION_LOG__MULTIPLE_VIOLATION_STATUS_MASK 0x00000002L
#define SDMA0_GPU_IOV_VIOLATION_LOG__ADDRESS_MASK 0x0003fffcL
#define SDMA0_GPU_IOV_VIOLATION_LOG__WRITE_OPERATION_MASK 0x00040000L
#define SDMA0_GPU_IOV_VIOLATION_LOG__VF_MASK 0x00080000L
#define SDMA0_GPU_IOV_VIOLATION_LOG__VFID_MASK 0x00f00000L
#define SDMA0_GPU_IOV_VIOLATION_LOG__INITIATOR_ID_MASK 0xff000000L

// SDMA0_ULV_CNTL
#define SDMA0_ULV_CNTL__HYSTERESIS_MASK 0x0000001fL
#define SDMA0_ULV_CNTL__ENTER_ULV_STATUS_MASK 0x80000000L

// SDMA0_EA_DBIT_ADDR_DATA
#define SDMA0_EA_DBIT_ADDR_DATA__VALUE_MASK 0xffffffffL

// SDMA0_EA_DBIT_ADDR_INDEX
#define SDMA0_EA_DBIT_ADDR_INDEX__VALUE_MASK 0x00000007L

// SDMA0_GFX_RB_CNTL
#define SDMA0_GFX_RB_CNTL__RB_ENABLE_MASK 0x00000001L
#define SDMA0_GFX_RB_CNTL__RB_SIZE_MASK 0x0000007eL
#define SDMA0_GFX_RB_CNTL__RB_SWAP_ENABLE_MASK 0x00000200L
#define SDMA0_GFX_RB_CNTL__RPTR_WRITEBACK_ENABLE_MASK 0x00001000L
#define SDMA0_GFX_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE_MASK 0x00002000L
#define SDMA0_GFX_RB_CNTL__RPTR_WRITEBACK_TIMER_MASK 0x001f0000L
#define SDMA0_GFX_RB_CNTL__RB_PRIV_MASK 0x00800000L
#define SDMA0_GFX_RB_CNTL__RB_VMID_MASK 0x0f000000L

// SDMA0_GFX_RB_BASE
#define SDMA0_GFX_RB_BASE__ADDR_MASK 0xffffffffL

// SDMA0_GFX_RB_BASE_HI
#define SDMA0_GFX_RB_BASE_HI__ADDR_MASK 0x00ffffffL

// SDMA0_GFX_RB_RPTR
#define SDMA0_GFX_RB_RPTR__OFFSET_MASK 0xffffffffL

// SDMA0_GFX_RB_RPTR_HI
#define SDMA0_GFX_RB_RPTR_HI__OFFSET_MASK 0xffffffffL

// SDMA0_GFX_RB_WPTR
#define SDMA0_GFX_RB_WPTR__OFFSET_MASK 0xffffffffL

// SDMA0_GFX_RB_WPTR_HI
#define SDMA0_GFX_RB_WPTR_HI__OFFSET_MASK 0xffffffffL

// SDMA0_GFX_RB_WPTR_POLL_CNTL
#define SDMA0_GFX_RB_WPTR_POLL_CNTL__ENABLE_MASK 0x00000001L
#define SDMA0_GFX_RB_WPTR_POLL_CNTL__SWAP_ENABLE_MASK 0x00000002L
#define SDMA0_GFX_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE_MASK 0x00000004L
#define SDMA0_GFX_RB_WPTR_POLL_CNTL__FREQUENCY_MASK 0x0000fff0L
#define SDMA0_GFX_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK 0xffff0000L

// SDMA0_GFX_RB_RPTR_ADDR_HI
#define SDMA0_GFX_RB_RPTR_ADDR_HI__ADDR_MASK 0xffffffffL

// SDMA0_GFX_RB_RPTR_ADDR_LO
#define SDMA0_GFX_RB_RPTR_ADDR_LO__ADDR_MASK 0xfffffffcL

// SDMA0_GFX_IB_CNTL
#define SDMA0_GFX_IB_CNTL__IB_ENABLE_MASK 0x00000001L
#define SDMA0_GFX_IB_CNTL__IB_SWAP_ENABLE_MASK 0x00000010L
#define SDMA0_GFX_IB_CNTL__SWITCH_INSIDE_IB_MASK 0x00000100L
#define SDMA0_GFX_IB_CNTL__CMD_VMID_MASK 0x000f0000L
#define SDMA0_GFX_IB_CNTL__IB_PRIV_MASK 0x80000000L

// SDMA0_GFX_IB_RPTR
#define SDMA0_GFX_IB_RPTR__OFFSET_MASK 0x003ffffcL

// SDMA0_GFX_IB_OFFSET
#define SDMA0_GFX_IB_OFFSET__OFFSET_MASK 0x003ffffcL

// SDMA0_GFX_IB_BASE_LO
#define SDMA0_GFX_IB_BASE_LO__ADDR_MASK 0xffffffe0L

// SDMA0_GFX_IB_BASE_HI
#define SDMA0_GFX_IB_BASE_HI__ADDR_MASK 0xffffffffL

// SDMA0_GFX_IB_SIZE
#define SDMA0_GFX_IB_SIZE__SIZE_MASK 0x000fffffL

// SDMA0_GFX_SKIP_CNTL
#define SDMA0_GFX_SKIP_CNTL__SKIP_COUNT_MASK 0x00003fffL

// SDMA0_GFX_CONTEXT_STATUS
#define SDMA0_GFX_CONTEXT_STATUS__SELECTED_MASK 0x00000001L
#define SDMA0_GFX_CONTEXT_STATUS__IDLE_MASK 0x00000004L
#define SDMA0_GFX_CONTEXT_STATUS__EXPIRED_MASK 0x00000008L
#define SDMA0_GFX_CONTEXT_STATUS__EXCEPTION_MASK 0x00000070L
#define SDMA0_GFX_CONTEXT_STATUS__CTXSW_ABLE_MASK 0x00000080L
#define SDMA0_GFX_CONTEXT_STATUS__CTXSW_READY_MASK 0x00000100L
#define SDMA0_GFX_CONTEXT_STATUS__PREEMPTED_MASK 0x00000200L
#define SDMA0_GFX_CONTEXT_STATUS__PREEMPT_DISABLE_MASK 0x00000400L

// SDMA0_GFX_DOORBELL
#define SDMA0_GFX_DOORBELL__ENABLE_MASK 0x10000000L
#define SDMA0_GFX_DOORBELL__CAPTURED_MASK 0x40000000L

// SDMA0_GFX_CONTEXT_CNTL
#define SDMA0_GFX_CONTEXT_CNTL__RESUME_CTX_MASK 0x00010000L
#define SDMA0_GFX_CONTEXT_CNTL__SESSION_SEL_MASK 0x0f000000L

// SDMA0_GFX_DRM_WRAPPEDKEY0
#define SDMA0_GFX_DRM_WRAPPEDKEY0__VALUE_MASK 0xffffffffL

// SDMA0_GFX_DRM_WRAPPEDKEY1
#define SDMA0_GFX_DRM_WRAPPEDKEY1__VALUE_MASK 0xffffffffL

// SDMA0_GFX_DRM_WRAPPEDKEY2
#define SDMA0_GFX_DRM_WRAPPEDKEY2__VALUE_MASK 0xffffffffL

// SDMA0_GFX_DRM_WRAPPEDKEY3
#define SDMA0_GFX_DRM_WRAPPEDKEY3__VALUE_MASK 0xffffffffL

// SDMA0_GFX_DRM_COUNTERKEY0
#define SDMA0_GFX_DRM_COUNTERKEY0__VALUE_MASK 0xffffffffL

// SDMA0_GFX_DRM_COUNTERKEY1
#define SDMA0_GFX_DRM_COUNTERKEY1__VALUE_MASK 0xffffffffL

// SDMA0_GFX_DRM_COUNTERKEY2
#define SDMA0_GFX_DRM_COUNTERKEY2__VALUE_MASK 0xffffffffL

// SDMA0_GFX_DRM_COUNTERKEY3
#define SDMA0_GFX_DRM_COUNTERKEY3__VALUE_MASK 0xffffffffL

// SDMA0_GFX_DRM_COUNTERDATA0
#define SDMA0_GFX_DRM_COUNTERDATA0__VALUE_MASK 0xffffffffL

// SDMA0_GFX_DRM_COUNTERDATA1
#define SDMA0_GFX_DRM_COUNTERDATA1__VALUE_MASK 0xffffffffL

// SDMA0_GFX_DRM_COUNTERDATA2
#define SDMA0_GFX_DRM_COUNTERDATA2__VALUE_MASK 0xffffffffL

// SDMA0_GFX_DRM_COUNTERDATA3
#define SDMA0_GFX_DRM_COUNTERDATA3__VALUE_MASK 0xffffffffL

// SDMA0_GFX_DRM_OFFSET
#define SDMA0_GFX_DRM_OFFSET__VALUE_MASK 0xffffffffL

// SDMA0_GFX_DRM_IVLOAD0
#define SDMA0_GFX_DRM_IVLOAD0__VALUE_MASK 0xffffffffL

// SDMA0_GFX_DRM_IVLOAD1
#define SDMA0_GFX_DRM_IVLOAD1__VALUE_MASK 0xffffffffL

// SDMA0_GFX_DRM_IVLOAD2
#define SDMA0_GFX_DRM_IVLOAD2__VALUE_MASK 0xffffffffL

// SDMA0_GFX_DRM_IVLOAD3
#define SDMA0_GFX_DRM_IVLOAD3__VALUE_MASK 0xffffffffL

// SDMA0_GFX_DRM_IVLOAD4
#define SDMA0_GFX_DRM_IVLOAD4__VALUE_MASK 0xffffffffL

// SDMA0_GFX_DRM_UNROLLKEY
#define SDMA0_GFX_DRM_UNROLLKEY__VALUE_MASK 0xffffffffL

// SDMA0_GFX_AES
#define SDMA0_GFX_AES__AES_TRUSTED_MASK 0x00000001L

// SDMA0_GFX_STATUS
#define SDMA0_GFX_STATUS__WPTR_UPDATE_FAIL_COUNT_MASK 0x000000ffL
#define SDMA0_GFX_STATUS__WPTR_UPDATE_PENDING_MASK 0x00000100L

// SDMA0_GFX_DOORBELL_LOG
#define SDMA0_GFX_DOORBELL_LOG__BE_ERROR_MASK 0x00000001L
#define SDMA0_GFX_DOORBELL_LOG__DATA_MASK 0xfffffffcL

// SDMA0_GFX_WATERMARK
#define SDMA0_GFX_WATERMARK__RD_OUTSTANDING_MASK 0x00000fffL
#define SDMA0_GFX_WATERMARK__WR_OUTSTANDING_MASK 0x03ff0000L

// SDMA0_GFX_DOORBELL_OFFSET
#define SDMA0_GFX_DOORBELL_OFFSET__OFFSET_MASK 0x0ffffffcL

// SDMA0_GFX_CSA_ADDR_LO
#define SDMA0_GFX_CSA_ADDR_LO__ADDR_MASK 0xfffffffcL

// SDMA0_GFX_CSA_ADDR_HI
#define SDMA0_GFX_CSA_ADDR_HI__ADDR_MASK 0xffffffffL

// SDMA0_GFX_IB_SUB_REMAIN
#define SDMA0_GFX_IB_SUB_REMAIN__SIZE_MASK 0x00003fffL

// SDMA0_GFX_PREEMPT
#define SDMA0_GFX_PREEMPT__IB_PREEMPT_MASK 0x00000001L

// SDMA0_GFX_DUMMY_REG
#define SDMA0_GFX_DUMMY_REG__DUMMY_MASK 0xffffffffL

// SDMA0_GFX_RB_WPTR_POLL_ADDR_HI
#define SDMA0_GFX_RB_WPTR_POLL_ADDR_HI__ADDR_MASK 0xffffffffL

// SDMA0_GFX_RB_WPTR_POLL_ADDR_LO
#define SDMA0_GFX_RB_WPTR_POLL_ADDR_LO__ADDR_MASK 0xfffffffcL

// SDMA0_GFX_RB_AQL_CNTL
#define SDMA0_GFX_RB_AQL_CNTL__AQL_ENABLE_MASK 0x00000001L
#define SDMA0_GFX_RB_AQL_CNTL__AQL_PACKET_SIZE_MASK 0x000000feL
#define SDMA0_GFX_RB_AQL_CNTL__PACKET_STEP_MASK 0x0000ff00L

// SDMA0_GFX_MINOR_PTR_UPDATE
#define SDMA0_GFX_MINOR_PTR_UPDATE__ENABLE_MASK 0x00000001L

// SDMA0_GFX_MIDCMD_DATA0
#define SDMA0_GFX_MIDCMD_DATA0__DATA0_MASK 0xffffffffL

// SDMA0_GFX_MIDCMD_DATA1
#define SDMA0_GFX_MIDCMD_DATA1__DATA1_MASK 0xffffffffL

// SDMA0_GFX_MIDCMD_DATA2
#define SDMA0_GFX_MIDCMD_DATA2__DATA2_MASK 0xffffffffL

// SDMA0_GFX_MIDCMD_DATA3
#define SDMA0_GFX_MIDCMD_DATA3__DATA3_MASK 0xffffffffL

// SDMA0_GFX_MIDCMD_DATA4
#define SDMA0_GFX_MIDCMD_DATA4__DATA4_MASK 0xffffffffL

// SDMA0_GFX_MIDCMD_DATA5
#define SDMA0_GFX_MIDCMD_DATA5__DATA5_MASK 0xffffffffL

// SDMA0_GFX_MIDCMD_DATA6
#define SDMA0_GFX_MIDCMD_DATA6__DATA6_MASK 0xffffffffL

// SDMA0_GFX_MIDCMD_DATA7
#define SDMA0_GFX_MIDCMD_DATA7__DATA7_MASK 0xffffffffL

// SDMA0_GFX_MIDCMD_DATA8
#define SDMA0_GFX_MIDCMD_DATA8__DATA8_MASK 0xffffffffL

// SDMA0_GFX_MIDCMD_CNTL
#define SDMA0_GFX_MIDCMD_CNTL__DATA_VALID_MASK 0x00000001L
#define SDMA0_GFX_MIDCMD_CNTL__COPY_MODE_MASK 0x00000002L
#define SDMA0_GFX_MIDCMD_CNTL__SPLIT_STATE_MASK 0x000000f0L
#define SDMA0_GFX_MIDCMD_CNTL__ALLOW_PREEMPT_MASK 0x00000100L

// SDMA0_PAGE_RB_CNTL
#define SDMA0_PAGE_RB_CNTL__RB_ENABLE_MASK 0x00000001L
#define SDMA0_PAGE_RB_CNTL__RB_SIZE_MASK 0x0000007eL
#define SDMA0_PAGE_RB_CNTL__RB_SWAP_ENABLE_MASK 0x00000200L
#define SDMA0_PAGE_RB_CNTL__RPTR_WRITEBACK_ENABLE_MASK 0x00001000L
#define SDMA0_PAGE_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE_MASK 0x00002000L
#define SDMA0_PAGE_RB_CNTL__RPTR_WRITEBACK_TIMER_MASK 0x001f0000L
#define SDMA0_PAGE_RB_CNTL__RB_PRIV_MASK 0x00800000L
#define SDMA0_PAGE_RB_CNTL__RB_VMID_MASK 0x0f000000L

// SDMA0_PAGE_RB_BASE
#define SDMA0_PAGE_RB_BASE__ADDR_MASK 0xffffffffL

// SDMA0_PAGE_RB_BASE_HI
#define SDMA0_PAGE_RB_BASE_HI__ADDR_MASK 0x00ffffffL

// SDMA0_PAGE_RB_RPTR
#define SDMA0_PAGE_RB_RPTR__OFFSET_MASK 0xffffffffL

// SDMA0_PAGE_RB_RPTR_HI
#define SDMA0_PAGE_RB_RPTR_HI__OFFSET_MASK 0xffffffffL

// SDMA0_PAGE_RB_WPTR
#define SDMA0_PAGE_RB_WPTR__OFFSET_MASK 0xffffffffL

// SDMA0_PAGE_RB_WPTR_HI
#define SDMA0_PAGE_RB_WPTR_HI__OFFSET_MASK 0xffffffffL

// SDMA0_PAGE_RB_WPTR_POLL_CNTL
#define SDMA0_PAGE_RB_WPTR_POLL_CNTL__ENABLE_MASK 0x00000001L
#define SDMA0_PAGE_RB_WPTR_POLL_CNTL__SWAP_ENABLE_MASK 0x00000002L
#define SDMA0_PAGE_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE_MASK 0x00000004L
#define SDMA0_PAGE_RB_WPTR_POLL_CNTL__FREQUENCY_MASK 0x0000fff0L
#define SDMA0_PAGE_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK 0xffff0000L

// SDMA0_PAGE_RB_RPTR_ADDR_HI
#define SDMA0_PAGE_RB_RPTR_ADDR_HI__ADDR_MASK 0xffffffffL

// SDMA0_PAGE_RB_RPTR_ADDR_LO
#define SDMA0_PAGE_RB_RPTR_ADDR_LO__ADDR_MASK 0xfffffffcL

// SDMA0_PAGE_IB_CNTL
#define SDMA0_PAGE_IB_CNTL__IB_ENABLE_MASK 0x00000001L
#define SDMA0_PAGE_IB_CNTL__IB_SWAP_ENABLE_MASK 0x00000010L
#define SDMA0_PAGE_IB_CNTL__SWITCH_INSIDE_IB_MASK 0x00000100L
#define SDMA0_PAGE_IB_CNTL__CMD_VMID_MASK 0x000f0000L
#define SDMA0_PAGE_IB_CNTL__IB_PRIV_MASK 0x80000000L

// SDMA0_PAGE_IB_RPTR
#define SDMA0_PAGE_IB_RPTR__OFFSET_MASK 0x003ffffcL

// SDMA0_PAGE_IB_OFFSET
#define SDMA0_PAGE_IB_OFFSET__OFFSET_MASK 0x003ffffcL

// SDMA0_PAGE_IB_BASE_LO
#define SDMA0_PAGE_IB_BASE_LO__ADDR_MASK 0xffffffe0L

// SDMA0_PAGE_IB_BASE_HI
#define SDMA0_PAGE_IB_BASE_HI__ADDR_MASK 0xffffffffL

// SDMA0_PAGE_IB_SIZE
#define SDMA0_PAGE_IB_SIZE__SIZE_MASK 0x000fffffL

// SDMA0_PAGE_SKIP_CNTL
#define SDMA0_PAGE_SKIP_CNTL__SKIP_COUNT_MASK 0x00003fffL

// SDMA0_PAGE_CONTEXT_STATUS
#define SDMA0_PAGE_CONTEXT_STATUS__SELECTED_MASK 0x00000001L
#define SDMA0_PAGE_CONTEXT_STATUS__IDLE_MASK 0x00000004L
#define SDMA0_PAGE_CONTEXT_STATUS__EXPIRED_MASK 0x00000008L
#define SDMA0_PAGE_CONTEXT_STATUS__EXCEPTION_MASK 0x00000070L
#define SDMA0_PAGE_CONTEXT_STATUS__CTXSW_ABLE_MASK 0x00000080L
#define SDMA0_PAGE_CONTEXT_STATUS__CTXSW_READY_MASK 0x00000100L
#define SDMA0_PAGE_CONTEXT_STATUS__PREEMPTED_MASK 0x00000200L
#define SDMA0_PAGE_CONTEXT_STATUS__PREEMPT_DISABLE_MASK 0x00000400L

// SDMA0_PAGE_DOORBELL
#define SDMA0_PAGE_DOORBELL__ENABLE_MASK 0x10000000L
#define SDMA0_PAGE_DOORBELL__CAPTURED_MASK 0x40000000L

// SDMA0_PAGE_STATUS
#define SDMA0_PAGE_STATUS__WPTR_UPDATE_FAIL_COUNT_MASK 0x000000ffL
#define SDMA0_PAGE_STATUS__WPTR_UPDATE_PENDING_MASK 0x00000100L

// SDMA0_PAGE_DOORBELL_LOG
#define SDMA0_PAGE_DOORBELL_LOG__BE_ERROR_MASK 0x00000001L
#define SDMA0_PAGE_DOORBELL_LOG__DATA_MASK 0xfffffffcL

// SDMA0_PAGE_WATERMARK
#define SDMA0_PAGE_WATERMARK__RD_OUTSTANDING_MASK 0x00000fffL
#define SDMA0_PAGE_WATERMARK__WR_OUTSTANDING_MASK 0x03ff0000L

// SDMA0_PAGE_DOORBELL_OFFSET
#define SDMA0_PAGE_DOORBELL_OFFSET__OFFSET_MASK 0x0ffffffcL

// SDMA0_PAGE_CSA_ADDR_LO
#define SDMA0_PAGE_CSA_ADDR_LO__ADDR_MASK 0xfffffffcL

// SDMA0_PAGE_CSA_ADDR_HI
#define SDMA0_PAGE_CSA_ADDR_HI__ADDR_MASK 0xffffffffL

// SDMA0_PAGE_IB_SUB_REMAIN
#define SDMA0_PAGE_IB_SUB_REMAIN__SIZE_MASK 0x00003fffL

// SDMA0_PAGE_PREEMPT
#define SDMA0_PAGE_PREEMPT__IB_PREEMPT_MASK 0x00000001L

// SDMA0_PAGE_DUMMY_REG
#define SDMA0_PAGE_DUMMY_REG__DUMMY_MASK 0xffffffffL

// SDMA0_PAGE_RB_WPTR_POLL_ADDR_HI
#define SDMA0_PAGE_RB_WPTR_POLL_ADDR_HI__ADDR_MASK 0xffffffffL

// SDMA0_PAGE_RB_WPTR_POLL_ADDR_LO
#define SDMA0_PAGE_RB_WPTR_POLL_ADDR_LO__ADDR_MASK 0xfffffffcL

// SDMA0_PAGE_RB_AQL_CNTL
#define SDMA0_PAGE_RB_AQL_CNTL__AQL_ENABLE_MASK 0x00000001L
#define SDMA0_PAGE_RB_AQL_CNTL__AQL_PACKET_SIZE_MASK 0x000000feL
#define SDMA0_PAGE_RB_AQL_CNTL__PACKET_STEP_MASK 0x0000ff00L

// SDMA0_PAGE_MINOR_PTR_UPDATE
#define SDMA0_PAGE_MINOR_PTR_UPDATE__ENABLE_MASK 0x00000001L

// SDMA0_PAGE_MIDCMD_DATA0
#define SDMA0_PAGE_MIDCMD_DATA0__DATA0_MASK 0xffffffffL

// SDMA0_PAGE_MIDCMD_DATA1
#define SDMA0_PAGE_MIDCMD_DATA1__DATA1_MASK 0xffffffffL

// SDMA0_PAGE_MIDCMD_DATA2
#define SDMA0_PAGE_MIDCMD_DATA2__DATA2_MASK 0xffffffffL

// SDMA0_PAGE_MIDCMD_DATA3
#define SDMA0_PAGE_MIDCMD_DATA3__DATA3_MASK 0xffffffffL

// SDMA0_PAGE_MIDCMD_DATA4
#define SDMA0_PAGE_MIDCMD_DATA4__DATA4_MASK 0xffffffffL

// SDMA0_PAGE_MIDCMD_DATA5
#define SDMA0_PAGE_MIDCMD_DATA5__DATA5_MASK 0xffffffffL

// SDMA0_PAGE_MIDCMD_DATA6
#define SDMA0_PAGE_MIDCMD_DATA6__DATA6_MASK 0xffffffffL

// SDMA0_PAGE_MIDCMD_DATA7
#define SDMA0_PAGE_MIDCMD_DATA7__DATA7_MASK 0xffffffffL

// SDMA0_PAGE_MIDCMD_DATA8
#define SDMA0_PAGE_MIDCMD_DATA8__DATA8_MASK 0xffffffffL

// SDMA0_PAGE_MIDCMD_CNTL
#define SDMA0_PAGE_MIDCMD_CNTL__DATA_VALID_MASK 0x00000001L
#define SDMA0_PAGE_MIDCMD_CNTL__COPY_MODE_MASK 0x00000002L
#define SDMA0_PAGE_MIDCMD_CNTL__SPLIT_STATE_MASK 0x000000f0L
#define SDMA0_PAGE_MIDCMD_CNTL__ALLOW_PREEMPT_MASK 0x00000100L

// SDMA0_RLC0_RB_CNTL
#define SDMA0_RLC0_RB_CNTL__RB_ENABLE_MASK 0x00000001L
#define SDMA0_RLC0_RB_CNTL__RB_SIZE_MASK 0x0000007eL
#define SDMA0_RLC0_RB_CNTL__RB_SWAP_ENABLE_MASK 0x00000200L
#define SDMA0_RLC0_RB_CNTL__RPTR_WRITEBACK_ENABLE_MASK 0x00001000L
#define SDMA0_RLC0_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE_MASK 0x00002000L
#define SDMA0_RLC0_RB_CNTL__RPTR_WRITEBACK_TIMER_MASK 0x001f0000L
#define SDMA0_RLC0_RB_CNTL__RB_PRIV_MASK 0x00800000L
#define SDMA0_RLC0_RB_CNTL__RB_VMID_MASK 0x0f000000L

// SDMA0_RLC0_RB_BASE
#define SDMA0_RLC0_RB_BASE__ADDR_MASK 0xffffffffL

// SDMA0_RLC0_RB_BASE_HI
#define SDMA0_RLC0_RB_BASE_HI__ADDR_MASK 0x00ffffffL

// SDMA0_RLC0_RB_RPTR
#define SDMA0_RLC0_RB_RPTR__OFFSET_MASK 0xffffffffL

// SDMA0_RLC0_RB_RPTR_HI
#define SDMA0_RLC0_RB_RPTR_HI__OFFSET_MASK 0xffffffffL

// SDMA0_RLC0_RB_WPTR
#define SDMA0_RLC0_RB_WPTR__OFFSET_MASK 0xffffffffL

// SDMA0_RLC0_RB_WPTR_HI
#define SDMA0_RLC0_RB_WPTR_HI__OFFSET_MASK 0xffffffffL

// SDMA0_RLC0_RB_WPTR_POLL_CNTL
#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__ENABLE_MASK 0x00000001L
#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__SWAP_ENABLE_MASK 0x00000002L
#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE_MASK 0x00000004L
#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__FREQUENCY_MASK 0x0000fff0L
#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK 0xffff0000L

// SDMA0_RLC0_RB_RPTR_ADDR_HI
#define SDMA0_RLC0_RB_RPTR_ADDR_HI__ADDR_MASK 0xffffffffL

// SDMA0_RLC0_RB_RPTR_ADDR_LO
#define SDMA0_RLC0_RB_RPTR_ADDR_LO__ADDR_MASK 0xfffffffcL

// SDMA0_RLC0_IB_CNTL
#define SDMA0_RLC0_IB_CNTL__IB_ENABLE_MASK 0x00000001L
#define SDMA0_RLC0_IB_CNTL__IB_SWAP_ENABLE_MASK 0x00000010L
#define SDMA0_RLC0_IB_CNTL__SWITCH_INSIDE_IB_MASK 0x00000100L
#define SDMA0_RLC0_IB_CNTL__CMD_VMID_MASK 0x000f0000L
#define SDMA0_RLC0_IB_CNTL__IB_PRIV_MASK 0x80000000L

// SDMA0_RLC0_IB_RPTR
#define SDMA0_RLC0_IB_RPTR__OFFSET_MASK 0x003ffffcL

// SDMA0_RLC0_IB_OFFSET
#define SDMA0_RLC0_IB_OFFSET__OFFSET_MASK 0x003ffffcL

// SDMA0_RLC0_IB_BASE_LO
#define SDMA0_RLC0_IB_BASE_LO__ADDR_MASK 0xffffffe0L

// SDMA0_RLC0_IB_BASE_HI
#define SDMA0_RLC0_IB_BASE_HI__ADDR_MASK 0xffffffffL

// SDMA0_RLC0_IB_SIZE
#define SDMA0_RLC0_IB_SIZE__SIZE_MASK 0x000fffffL

// SDMA0_RLC0_SKIP_CNTL
#define SDMA0_RLC0_SKIP_CNTL__SKIP_COUNT_MASK 0x00003fffL

// SDMA0_RLC0_CONTEXT_STATUS
#define SDMA0_RLC0_CONTEXT_STATUS__SELECTED_MASK 0x00000001L
#define SDMA0_RLC0_CONTEXT_STATUS__IDLE_MASK 0x00000004L
#define SDMA0_RLC0_CONTEXT_STATUS__EXPIRED_MASK 0x00000008L
#define SDMA0_RLC0_CONTEXT_STATUS__EXCEPTION_MASK 0x00000070L
#define SDMA0_RLC0_CONTEXT_STATUS__CTXSW_ABLE_MASK 0x00000080L
#define SDMA0_RLC0_CONTEXT_STATUS__CTXSW_READY_MASK 0x00000100L
#define SDMA0_RLC0_CONTEXT_STATUS__PREEMPTED_MASK 0x00000200L
#define SDMA0_RLC0_CONTEXT_STATUS__PREEMPT_DISABLE_MASK 0x00000400L

// SDMA0_RLC0_DOORBELL
#define SDMA0_RLC0_DOORBELL__ENABLE_MASK 0x10000000L
#define SDMA0_RLC0_DOORBELL__CAPTURED_MASK 0x40000000L

// SDMA0_RLC0_STATUS
#define SDMA0_RLC0_STATUS__WPTR_UPDATE_FAIL_COUNT_MASK 0x000000ffL
#define SDMA0_RLC0_STATUS__WPTR_UPDATE_PENDING_MASK 0x00000100L

// SDMA0_RLC0_DOORBELL_LOG
#define SDMA0_RLC0_DOORBELL_LOG__BE_ERROR_MASK 0x00000001L
#define SDMA0_RLC0_DOORBELL_LOG__DATA_MASK 0xfffffffcL

// SDMA0_RLC0_WATERMARK
#define SDMA0_RLC0_WATERMARK__RD_OUTSTANDING_MASK 0x00000fffL
#define SDMA0_RLC0_WATERMARK__WR_OUTSTANDING_MASK 0x03ff0000L

// SDMA0_RLC0_DOORBELL_OFFSET
#define SDMA0_RLC0_DOORBELL_OFFSET__OFFSET_MASK 0x0ffffffcL

// SDMA0_RLC0_CSA_ADDR_LO
#define SDMA0_RLC0_CSA_ADDR_LO__ADDR_MASK 0xfffffffcL

// SDMA0_RLC0_CSA_ADDR_HI
#define SDMA0_RLC0_CSA_ADDR_HI__ADDR_MASK 0xffffffffL

// SDMA0_RLC0_IB_SUB_REMAIN
#define SDMA0_RLC0_IB_SUB_REMAIN__SIZE_MASK 0x00003fffL

// SDMA0_RLC0_PREEMPT
#define SDMA0_RLC0_PREEMPT__IB_PREEMPT_MASK 0x00000001L

// SDMA0_RLC0_DUMMY_REG
#define SDMA0_RLC0_DUMMY_REG__DUMMY_MASK 0xffffffffL

// SDMA0_RLC0_RB_WPTR_POLL_ADDR_HI
#define SDMA0_RLC0_RB_WPTR_POLL_ADDR_HI__ADDR_MASK 0xffffffffL

// SDMA0_RLC0_RB_WPTR_POLL_ADDR_LO
#define SDMA0_RLC0_RB_WPTR_POLL_ADDR_LO__ADDR_MASK 0xfffffffcL

// SDMA0_RLC0_RB_AQL_CNTL
#define SDMA0_RLC0_RB_AQL_CNTL__AQL_ENABLE_MASK 0x00000001L
#define SDMA0_RLC0_RB_AQL_CNTL__AQL_PACKET_SIZE_MASK 0x000000feL
#define SDMA0_RLC0_RB_AQL_CNTL__PACKET_STEP_MASK 0x0000ff00L

// SDMA0_RLC0_MINOR_PTR_UPDATE
#define SDMA0_RLC0_MINOR_PTR_UPDATE__ENABLE_MASK 0x00000001L

// SDMA0_RLC0_MIDCMD_DATA0
#define SDMA0_RLC0_MIDCMD_DATA0__DATA0_MASK 0xffffffffL

// SDMA0_RLC0_MIDCMD_DATA1
#define SDMA0_RLC0_MIDCMD_DATA1__DATA1_MASK 0xffffffffL

// SDMA0_RLC0_MIDCMD_DATA2
#define SDMA0_RLC0_MIDCMD_DATA2__DATA2_MASK 0xffffffffL

// SDMA0_RLC0_MIDCMD_DATA3
#define SDMA0_RLC0_MIDCMD_DATA3__DATA3_MASK 0xffffffffL

// SDMA0_RLC0_MIDCMD_DATA4
#define SDMA0_RLC0_MIDCMD_DATA4__DATA4_MASK 0xffffffffL

// SDMA0_RLC0_MIDCMD_DATA5
#define SDMA0_RLC0_MIDCMD_DATA5__DATA5_MASK 0xffffffffL

// SDMA0_RLC0_MIDCMD_DATA6
#define SDMA0_RLC0_MIDCMD_DATA6__DATA6_MASK 0xffffffffL

// SDMA0_RLC0_MIDCMD_DATA7
#define SDMA0_RLC0_MIDCMD_DATA7__DATA7_MASK 0xffffffffL

// SDMA0_RLC0_MIDCMD_DATA8
#define SDMA0_RLC0_MIDCMD_DATA8__DATA8_MASK 0xffffffffL

// SDMA0_RLC0_MIDCMD_CNTL
#define SDMA0_RLC0_MIDCMD_CNTL__DATA_VALID_MASK 0x00000001L
#define SDMA0_RLC0_MIDCMD_CNTL__COPY_MODE_MASK 0x00000002L
#define SDMA0_RLC0_MIDCMD_CNTL__SPLIT_STATE_MASK 0x000000f0L
#define SDMA0_RLC0_MIDCMD_CNTL__ALLOW_PREEMPT_MASK 0x00000100L

// SDMA0_RLC1_RB_CNTL
#define SDMA0_RLC1_RB_CNTL__RB_ENABLE_MASK 0x00000001L
#define SDMA0_RLC1_RB_CNTL__RB_SIZE_MASK 0x0000007eL
#define SDMA0_RLC1_RB_CNTL__RB_SWAP_ENABLE_MASK 0x00000200L
#define SDMA0_RLC1_RB_CNTL__RPTR_WRITEBACK_ENABLE_MASK 0x00001000L
#define SDMA0_RLC1_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE_MASK 0x00002000L
#define SDMA0_RLC1_RB_CNTL__RPTR_WRITEBACK_TIMER_MASK 0x001f0000L
#define SDMA0_RLC1_RB_CNTL__RB_PRIV_MASK 0x00800000L
#define SDMA0_RLC1_RB_CNTL__RB_VMID_MASK 0x0f000000L

// SDMA0_RLC1_RB_BASE
#define SDMA0_RLC1_RB_BASE__ADDR_MASK 0xffffffffL

// SDMA0_RLC1_RB_BASE_HI
#define SDMA0_RLC1_RB_BASE_HI__ADDR_MASK 0x00ffffffL

// SDMA0_RLC1_RB_RPTR
#define SDMA0_RLC1_RB_RPTR__OFFSET_MASK 0xffffffffL

// SDMA0_RLC1_RB_RPTR_HI
#define SDMA0_RLC1_RB_RPTR_HI__OFFSET_MASK 0xffffffffL

// SDMA0_RLC1_RB_WPTR
#define SDMA0_RLC1_RB_WPTR__OFFSET_MASK 0xffffffffL

// SDMA0_RLC1_RB_WPTR_HI
#define SDMA0_RLC1_RB_WPTR_HI__OFFSET_MASK 0xffffffffL

// SDMA0_RLC1_RB_WPTR_POLL_CNTL
#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__ENABLE_MASK 0x00000001L
#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__SWAP_ENABLE_MASK 0x00000002L
#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE_MASK 0x00000004L
#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__FREQUENCY_MASK 0x0000fff0L
#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK 0xffff0000L

// SDMA0_RLC1_RB_RPTR_ADDR_HI
#define SDMA0_RLC1_RB_RPTR_ADDR_HI__ADDR_MASK 0xffffffffL

// SDMA0_RLC1_RB_RPTR_ADDR_LO
#define SDMA0_RLC1_RB_RPTR_ADDR_LO__ADDR_MASK 0xfffffffcL

// SDMA0_RLC1_IB_CNTL
#define SDMA0_RLC1_IB_CNTL__IB_ENABLE_MASK 0x00000001L
#define SDMA0_RLC1_IB_CNTL__IB_SWAP_ENABLE_MASK 0x00000010L
#define SDMA0_RLC1_IB_CNTL__SWITCH_INSIDE_IB_MASK 0x00000100L
#define SDMA0_RLC1_IB_CNTL__CMD_VMID_MASK 0x000f0000L
#define SDMA0_RLC1_IB_CNTL__IB_PRIV_MASK 0x80000000L

// SDMA0_RLC1_IB_RPTR
#define SDMA0_RLC1_IB_RPTR__OFFSET_MASK 0x003ffffcL

// SDMA0_RLC1_IB_OFFSET
#define SDMA0_RLC1_IB_OFFSET__OFFSET_MASK 0x003ffffcL

// SDMA0_RLC1_IB_BASE_LO
#define SDMA0_RLC1_IB_BASE_LO__ADDR_MASK 0xffffffe0L

// SDMA0_RLC1_IB_BASE_HI
#define SDMA0_RLC1_IB_BASE_HI__ADDR_MASK 0xffffffffL

// SDMA0_RLC1_IB_SIZE
#define SDMA0_RLC1_IB_SIZE__SIZE_MASK 0x000fffffL

// SDMA0_RLC1_SKIP_CNTL
#define SDMA0_RLC1_SKIP_CNTL__SKIP_COUNT_MASK 0x00003fffL

// SDMA0_RLC1_CONTEXT_STATUS
#define SDMA0_RLC1_CONTEXT_STATUS__SELECTED_MASK 0x00000001L
#define SDMA0_RLC1_CONTEXT_STATUS__IDLE_MASK 0x00000004L
#define SDMA0_RLC1_CONTEXT_STATUS__EXPIRED_MASK 0x00000008L
#define SDMA0_RLC1_CONTEXT_STATUS__EXCEPTION_MASK 0x00000070L
#define SDMA0_RLC1_CONTEXT_STATUS__CTXSW_ABLE_MASK 0x00000080L
#define SDMA0_RLC1_CONTEXT_STATUS__CTXSW_READY_MASK 0x00000100L
#define SDMA0_RLC1_CONTEXT_STATUS__PREEMPTED_MASK 0x00000200L
#define SDMA0_RLC1_CONTEXT_STATUS__PREEMPT_DISABLE_MASK 0x00000400L

// SDMA0_RLC1_DOORBELL
#define SDMA0_RLC1_DOORBELL__ENABLE_MASK 0x10000000L
#define SDMA0_RLC1_DOORBELL__CAPTURED_MASK 0x40000000L

// SDMA0_RLC1_STATUS
#define SDMA0_RLC1_STATUS__WPTR_UPDATE_FAIL_COUNT_MASK 0x000000ffL
#define SDMA0_RLC1_STATUS__WPTR_UPDATE_PENDING_MASK 0x00000100L

// SDMA0_RLC1_DOORBELL_LOG
#define SDMA0_RLC1_DOORBELL_LOG__BE_ERROR_MASK 0x00000001L
#define SDMA0_RLC1_DOORBELL_LOG__DATA_MASK 0xfffffffcL

// SDMA0_RLC1_WATERMARK
#define SDMA0_RLC1_WATERMARK__RD_OUTSTANDING_MASK 0x00000fffL
#define SDMA0_RLC1_WATERMARK__WR_OUTSTANDING_MASK 0x03ff0000L

// SDMA0_RLC1_DOORBELL_OFFSET
#define SDMA0_RLC1_DOORBELL_OFFSET__OFFSET_MASK 0x0ffffffcL

// SDMA0_RLC1_CSA_ADDR_LO
#define SDMA0_RLC1_CSA_ADDR_LO__ADDR_MASK 0xfffffffcL

// SDMA0_RLC1_CSA_ADDR_HI
#define SDMA0_RLC1_CSA_ADDR_HI__ADDR_MASK 0xffffffffL

// SDMA0_RLC1_IB_SUB_REMAIN
#define SDMA0_RLC1_IB_SUB_REMAIN__SIZE_MASK 0x00003fffL

// SDMA0_RLC1_PREEMPT
#define SDMA0_RLC1_PREEMPT__IB_PREEMPT_MASK 0x00000001L

// SDMA0_RLC1_DUMMY_REG
#define SDMA0_RLC1_DUMMY_REG__DUMMY_MASK 0xffffffffL

// SDMA0_RLC1_RB_WPTR_POLL_ADDR_HI
#define SDMA0_RLC1_RB_WPTR_POLL_ADDR_HI__ADDR_MASK 0xffffffffL

// SDMA0_RLC1_RB_WPTR_POLL_ADDR_LO
#define SDMA0_RLC1_RB_WPTR_POLL_ADDR_LO__ADDR_MASK 0xfffffffcL

// SDMA0_RLC1_RB_AQL_CNTL
#define SDMA0_RLC1_RB_AQL_CNTL__AQL_ENABLE_MASK 0x00000001L
#define SDMA0_RLC1_RB_AQL_CNTL__AQL_PACKET_SIZE_MASK 0x000000feL
#define SDMA0_RLC1_RB_AQL_CNTL__PACKET_STEP_MASK 0x0000ff00L

// SDMA0_RLC1_MINOR_PTR_UPDATE
#define SDMA0_RLC1_MINOR_PTR_UPDATE__ENABLE_MASK 0x00000001L

// SDMA0_RLC1_MIDCMD_DATA0
#define SDMA0_RLC1_MIDCMD_DATA0__DATA0_MASK 0xffffffffL

// SDMA0_RLC1_MIDCMD_DATA1
#define SDMA0_RLC1_MIDCMD_DATA1__DATA1_MASK 0xffffffffL

// SDMA0_RLC1_MIDCMD_DATA2
#define SDMA0_RLC1_MIDCMD_DATA2__DATA2_MASK 0xffffffffL

// SDMA0_RLC1_MIDCMD_DATA3
#define SDMA0_RLC1_MIDCMD_DATA3__DATA3_MASK 0xffffffffL

// SDMA0_RLC1_MIDCMD_DATA4
#define SDMA0_RLC1_MIDCMD_DATA4__DATA4_MASK 0xffffffffL

// SDMA0_RLC1_MIDCMD_DATA5
#define SDMA0_RLC1_MIDCMD_DATA5__DATA5_MASK 0xffffffffL

// SDMA0_RLC1_MIDCMD_DATA6
#define SDMA0_RLC1_MIDCMD_DATA6__DATA6_MASK 0xffffffffL

// SDMA0_RLC1_MIDCMD_DATA7
#define SDMA0_RLC1_MIDCMD_DATA7__DATA7_MASK 0xffffffffL

// SDMA0_RLC1_MIDCMD_DATA8
#define SDMA0_RLC1_MIDCMD_DATA8__DATA8_MASK 0xffffffffL

// SDMA0_RLC1_MIDCMD_CNTL
#define SDMA0_RLC1_MIDCMD_CNTL__DATA_VALID_MASK 0x00000001L
#define SDMA0_RLC1_MIDCMD_CNTL__COPY_MODE_MASK 0x00000002L
#define SDMA0_RLC1_MIDCMD_CNTL__SPLIT_STATE_MASK 0x000000f0L
#define SDMA0_RLC1_MIDCMD_CNTL__ALLOW_PREEMPT_MASK 0x00000100L

// SDMA1_UCODE_ADDR
#define SDMA1_UCODE_ADDR__VALUE_MASK 0x00001fffL

// SDMA1_UCODE_DATA
#define SDMA1_UCODE_DATA__VALUE_MASK 0xffffffffL

// SDMA1_REGISTER_SECURITY_CNTL
#define SDMA1_REGISTER_SECURITY_CNTL__ENABLE_MASK 0x00000001L

// SDMA1_VM_CNTL
#define SDMA1_VM_CNTL__CMD_MASK 0x0000000fL

// SDMA1_VM_CTX_LO
#define SDMA1_VM_CTX_LO__ADDR_MASK 0xfffffffcL

// SDMA1_VM_CTX_HI
#define SDMA1_VM_CTX_HI__ADDR_MASK 0xffffffffL

// SDMA1_ACTIVE_FCN_ID
#define SDMA1_ACTIVE_FCN_ID__VFID_MASK 0x0000000fL
#define SDMA1_ACTIVE_FCN_ID__RESERVED_MASK 0x7ffffff0L
#define SDMA1_ACTIVE_FCN_ID__VF_MASK 0x80000000L

// SDMA1_VM_CTX_CNTL
#define SDMA1_VM_CTX_CNTL__PRIV_MASK 0x00000001L
#define SDMA1_VM_CTX_CNTL__VMID_MASK 0x000000f0L

// SDMA1_VIRT_RESET_REQ
#define SDMA1_VIRT_RESET_REQ__VF_MASK 0x0000ffffL
#define SDMA1_VIRT_RESET_REQ__PF_MASK 0x80000000L

// SDMA1_CONTEXT_REG_TYPE0
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_CNTL_MASK 0x00000001L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_BASE_MASK 0x00000002L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_BASE_HI_MASK 0x00000004L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_RPTR_MASK 0x00000008L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_RPTR_HI_MASK 0x00000010L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_WPTR_MASK 0x00000020L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_WPTR_HI_MASK 0x00000040L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_WPTR_POLL_CNTL_MASK 0x00000080L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_RPTR_ADDR_HI_MASK 0x00000100L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_RPTR_ADDR_LO_MASK 0x00000200L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_IB_CNTL_MASK 0x00000400L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_IB_RPTR_MASK 0x00000800L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_IB_OFFSET_MASK 0x00001000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_IB_BASE_LO_MASK 0x00002000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_IB_BASE_HI_MASK 0x00004000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_IB_SIZE_MASK 0x00008000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_SKIP_CNTL_MASK 0x00010000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_CONTEXT_STATUS_MASK 0x00020000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_DOORBELL_MASK 0x00040000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_CONTEXT_CNTL_MASK 0x00080000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_DRM_WRAPPEDKEY0_MASK 0x00100000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_DRM_WRAPPEDKEY1_MASK 0x00200000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_DRM_WRAPPEDKEY2_MASK 0x00400000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_DRM_WRAPPEDKEY3_MASK 0x00800000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_DRM_COUNTERKEY0_MASK 0x01000000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_DRM_COUNTERKEY1_MASK 0x02000000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_DRM_COUNTERKEY2_MASK 0x04000000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_DRM_COUNTERKEY3_MASK 0x08000000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_DRM_COUNTERDATA0_MASK 0x10000000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_DRM_COUNTERDATA1_MASK 0x20000000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_DRM_COUNTERDATA2_MASK 0x40000000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_DRM_COUNTERDATA3_MASK 0x80000000L

// SDMA1_CONTEXT_REG_TYPE1
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_DRM_OFFSET_MASK 0x00000001L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_DRM_IVLOAD0_MASK 0x00000002L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_DRM_IVLOAD1_MASK 0x00000004L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_DRM_IVLOAD2_MASK 0x00000008L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_DRM_IVLOAD3_MASK 0x00000010L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_DRM_IVLOAD4_MASK 0x00000020L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_DRM_UNROLLKEY_MASK 0x00000040L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_AES_MASK 0x00000080L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_STATUS_MASK 0x00000100L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_DOORBELL_LOG_MASK 0x00000200L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_WATERMARK_MASK 0x00000400L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_DOORBELL_OFFSET_MASK 0x00000800L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_CSA_ADDR_LO_MASK 0x00001000L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_CSA_ADDR_HI_MASK 0x00002000L
#define SDMA1_CONTEXT_REG_TYPE1__VOID_REG2_MASK 0x00004000L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_IB_SUB_REMAIN_MASK 0x00008000L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_PREEMPT_MASK 0x00010000L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_DUMMY_REG_MASK 0x00020000L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_RB_WPTR_POLL_ADDR_HI_MASK 0x00040000L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_RB_WPTR_POLL_ADDR_LO_MASK 0x00080000L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_RB_AQL_CNTL_MASK 0x00100000L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_MINOR_PTR_UPDATE_MASK 0x00200000L
#define SDMA1_CONTEXT_REG_TYPE1__RESERVED_MASK 0xffc00000L

// SDMA1_CONTEXT_REG_TYPE2
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA0_MASK 0x00000001L
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA1_MASK 0x00000002L
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA2_MASK 0x00000004L
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA3_MASK 0x00000008L
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA4_MASK 0x00000010L
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA5_MASK 0x00000020L
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA6_MASK 0x00000040L
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA7_MASK 0x00000080L
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA8_MASK 0x00000100L
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_CNTL_MASK 0x00000200L
#define SDMA1_CONTEXT_REG_TYPE2__RESERVED_MASK 0xfffffc00L

// SDMA1_CONTEXT_REG_TYPE3
#define SDMA1_CONTEXT_REG_TYPE3__RESERVED_MASK 0xffffffffL

// SDMA1_PUB_REG_TYPE0
#define SDMA1_PUB_REG_TYPE0__SDMA1_UCODE_ADDR_MASK 0x00000001L
#define SDMA1_PUB_REG_TYPE0__SDMA1_UCODE_DATA_MASK 0x00000002L
#define SDMA1_PUB_REG_TYPE0__SDMA1_REGISTER_SECURITY_CNTL_MASK 0x00000004L
#define SDMA1_PUB_REG_TYPE0__RESERVED3_MASK 0x00000008L
#define SDMA1_PUB_REG_TYPE0__SDMA1_VM_CNTL_MASK 0x00000010L
#define SDMA1_PUB_REG_TYPE0__SDMA1_VM_CTX_LO_MASK 0x00000020L
#define SDMA1_PUB_REG_TYPE0__SDMA1_VM_CTX_HI_MASK 0x00000040L
#define SDMA1_PUB_REG_TYPE0__SDMA1_ACTIVE_FCN_ID_MASK 0x00000080L
#define SDMA1_PUB_REG_TYPE0__SDMA1_VM_CTX_CNTL_MASK 0x00000100L
#define SDMA1_PUB_REG_TYPE0__SDMA1_VIRT_RESET_REQ_MASK 0x00000200L
#define SDMA1_PUB_REG_TYPE0__RESERVED10_MASK 0x00000400L
#define SDMA1_PUB_REG_TYPE0__SDMA1_CONTEXT_REG_TYPE0_MASK 0x00000800L
#define SDMA1_PUB_REG_TYPE0__SDMA1_CONTEXT_REG_TYPE1_MASK 0x00001000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_CONTEXT_REG_TYPE2_MASK 0x00002000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_CONTEXT_REG_TYPE3_MASK 0x00004000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_PUB_REG_TYPE0_MASK 0x00008000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_PUB_REG_TYPE1_MASK 0x00010000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_PUB_REG_TYPE2_MASK 0x00020000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_PUB_REG_TYPE3_MASK 0x00040000L
#define SDMA1_PUB_REG_TYPE0__RESERVED_FOR_PSPSMU_ACCESS_ONLY_MASK 0x01f80000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_CONTEXT_GROUP_BOUNDARY_MASK 0x02000000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_POWER_CNTL_MASK 0x04000000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_CLK_CTRL_MASK 0x08000000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_CNTL_MASK 0x10000000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_CHICKEN_BITS_MASK 0x20000000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_GB_ADDR_CONFIG_MASK 0x40000000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_GB_ADDR_CONFIG_READ_MASK 0x80000000L

// SDMA1_PUB_REG_TYPE1
#define SDMA1_PUB_REG_TYPE1__SDMA1_RB_RPTR_FETCH_HI_MASK 0x00000001L
#define SDMA1_PUB_REG_TYPE1__SDMA1_SEM_WAIT_FAIL_TIMER_CNTL_MASK 0x00000002L
#define SDMA1_PUB_REG_TYPE1__SDMA1_RB_RPTR_FETCH_MASK 0x00000004L
#define SDMA1_PUB_REG_TYPE1__SDMA1_IB_OFFSET_FETCH_MASK 0x00000008L
#define SDMA1_PUB_REG_TYPE1__SDMA1_PROGRAM_MASK 0x00000010L
#define SDMA1_PUB_REG_TYPE1__SDMA1_STATUS_REG_MASK 0x00000020L
#define SDMA1_PUB_REG_TYPE1__SDMA1_STATUS1_REG_MASK 0x00000040L
#define SDMA1_PUB_REG_TYPE1__SDMA1_RD_BURST_CNTL_MASK 0x00000080L
#define SDMA1_PUB_REG_TYPE1__SDMA1_HBM_PAGE_CONFIG_MASK 0x00000100L
#define SDMA1_PUB_REG_TYPE1__SDMA1_UCODE_CHECKSUM_MASK 0x00000200L
#define SDMA1_PUB_REG_TYPE1__SDMA1_F32_CNTL_MASK 0x00000400L
#define SDMA1_PUB_REG_TYPE1__SDMA1_FREEZE_MASK 0x00000800L
#define SDMA1_PUB_REG_TYPE1__SDMA1_PHASE0_QUANTUM_MASK 0x00001000L
#define SDMA1_PUB_REG_TYPE1__SDMA1_PHASE1_QUANTUM_MASK 0x00002000L
#define SDMA1_PUB_REG_TYPE1__SDMA_POWER_GATING_MASK 0x00004000L
#define SDMA1_PUB_REG_TYPE1__SDMA_PGFSM_CONFIG_MASK 0x00008000L
#define SDMA1_PUB_REG_TYPE1__SDMA_PGFSM_WRITE_MASK 0x00010000L
#define SDMA1_PUB_REG_TYPE1__SDMA_PGFSM_READ_MASK 0x00020000L
#define SDMA1_PUB_REG_TYPE1__SDMA1_EDC_CONFIG_MASK 0x00040000L
#define SDMA1_PUB_REG_TYPE1__SDMA1_BA_THRESHOLD_MASK 0x00080000L
#define SDMA1_PUB_REG_TYPE1__SDMA1_ID_MASK 0x00100000L
#define SDMA1_PUB_REG_TYPE1__SDMA1_VERSION_MASK 0x00200000L
#define SDMA1_PUB_REG_TYPE1__SDMA1_EDC_COUNTER_MASK 0x00400000L
#define SDMA1_PUB_REG_TYPE1__SDMA1_EDC_COUNTER_CLEAR_MASK 0x00800000L
#define SDMA1_PUB_REG_TYPE1__SDMA1_STATUS2_REG_MASK 0x01000000L
#define SDMA1_PUB_REG_TYPE1__SDMA1_ATOMIC_CNTL_MASK 0x02000000L
#define SDMA1_PUB_REG_TYPE1__SDMA1_ATOMIC_PREOP_LO_MASK 0x04000000L
#define SDMA1_PUB_REG_TYPE1__SDMA1_ATOMIC_PREOP_HI_MASK 0x08000000L
#define SDMA1_PUB_REG_TYPE1__SDMA1_UTCL1_CNTL_MASK 0x10000000L
#define SDMA1_PUB_REG_TYPE1__SDMA1_UTCL1_WATERMK_MASK 0x20000000L
#define SDMA1_PUB_REG_TYPE1__SDMA1_UTCL1_RD_STATUS_MASK 0x40000000L
#define SDMA1_PUB_REG_TYPE1__SDMA1_UTCL1_WR_STATUS_MASK 0x80000000L

// SDMA1_PUB_REG_TYPE2
#define SDMA1_PUB_REG_TYPE2__SDMA1_UTCL1_INV0_MASK 0x00000001L
#define SDMA1_PUB_REG_TYPE2__SDMA1_UTCL1_INV1_MASK 0x00000002L
#define SDMA1_PUB_REG_TYPE2__SDMA1_UTCL1_INV2_MASK 0x00000004L
#define SDMA1_PUB_REG_TYPE2__SDMA1_UTCL1_RD_XNACK0_MASK 0x00000008L
#define SDMA1_PUB_REG_TYPE2__SDMA1_UTCL1_RD_XNACK1_MASK 0x00000010L
#define SDMA1_PUB_REG_TYPE2__SDMA1_UTCL1_WR_XNACK0_MASK 0x00000020L
#define SDMA1_PUB_REG_TYPE2__SDMA1_UTCL1_WR_XNACK1_MASK 0x00000040L
#define SDMA1_PUB_REG_TYPE2__SDMA1_UTCL1_TIMEOUT_MASK 0x00000080L
#define SDMA1_PUB_REG_TYPE2__SDMA1_UTCL1_PAGE_MASK 0x00000100L
#define SDMA1_PUB_REG_TYPE2__SDMA1_POWER_CNTL_IDLE_MASK 0x00000200L
#define SDMA1_PUB_REG_TYPE2__SDMA1_RELAX_ORDERING_LUT_MASK 0x00000400L
#define SDMA1_PUB_REG_TYPE2__SDMA1_CHICKEN_BITS_2_MASK 0x00000800L
#define SDMA1_PUB_REG_TYPE2__SDMA1_STATUS3_REG_MASK 0x00001000L
#define SDMA1_PUB_REG_TYPE2__SDMA1_PHYSICAL_ADDR_LO_MASK 0x00002000L
#define SDMA1_PUB_REG_TYPE2__SDMA1_PHYSICAL_ADDR_HI_MASK 0x00004000L
#define SDMA1_PUB_REG_TYPE2__SDMA1_PHASE2_QUANTUM_MASK 0x00008000L
#define SDMA1_PUB_REG_TYPE2__SDMA1_ERROR_LOG_MASK 0x00010000L
#define SDMA1_PUB_REG_TYPE2__SDMA1_PUB_DUMMY_REG0_MASK 0x00020000L
#define SDMA1_PUB_REG_TYPE2__SDMA1_PUB_DUMMY_REG1_MASK 0x00040000L
#define SDMA1_PUB_REG_TYPE2__SDMA1_PUB_DUMMY_REG2_MASK 0x00080000L
#define SDMA1_PUB_REG_TYPE2__SDMA1_PUB_DUMMY_REG3_MASK 0x00100000L
#define SDMA1_PUB_REG_TYPE2__SDMA1_F32_COUNTER_MASK 0x00200000L
#define SDMA1_PUB_REG_TYPE2__SDMA1_UNBREAKABLE_MASK 0x00400000L
#define SDMA1_PUB_REG_TYPE2__SDMA1_PERFMON_CNTL_MASK 0x00800000L
#define SDMA1_PUB_REG_TYPE2__SDMA1_PERFCOUNTER0_RESULT_MASK 0x01000000L
#define SDMA1_PUB_REG_TYPE2__SDMA1_PERFCOUNTER1_RESULT_MASK 0x02000000L
#define SDMA1_PUB_REG_TYPE2__SDMA1_PERFCOUNTER_TAG_DELAY_RANGE_MASK 0x04000000L
#define SDMA1_PUB_REG_TYPE2__SDMA1_CRD_CNTL_MASK 0x08000000L
#define SDMA1_PUB_REG_TYPE2__SDMA1_MMHUB_TRUSTLVL_MASK 0x10000000L
#define SDMA1_PUB_REG_TYPE2__SDMA1_GPU_IOV_VIOLATION_LOG_MASK 0x20000000L
#define SDMA1_PUB_REG_TYPE2__SDMA1_ULV_CNTL_MASK 0x40000000L
#define SDMA1_PUB_REG_TYPE2__RESERVED_MASK 0x80000000L

// SDMA1_PUB_REG_TYPE3
#define SDMA1_PUB_REG_TYPE3__SDMA1_EA_DBIT_ADDR_DATA_MASK 0x00000001L
#define SDMA1_PUB_REG_TYPE3__SDMA1_EA_DBIT_ADDR_INDEX_MASK 0x00000002L
#define SDMA1_PUB_REG_TYPE3__RESERVED_MASK 0xfffffffcL

// SDMA1_CONTEXT_GROUP_BOUNDARY
#define SDMA1_CONTEXT_GROUP_BOUNDARY__RESERVED_MASK 0xffffffffL

// SDMA1_POWER_CNTL
#define SDMA1_POWER_CNTL__MEM_POWER_OVERRIDE_MASK 0x00000100L
#define SDMA1_POWER_CNTL__MEM_POWER_LS_EN_MASK 0x00000200L
#define SDMA1_POWER_CNTL__MEM_POWER_DS_EN_MASK 0x00000400L
#define SDMA1_POWER_CNTL__MEM_POWER_SD_EN_MASK 0x00000800L
#define SDMA1_POWER_CNTL__MEM_POWER_DELAY_MASK 0x003ff000L

// SDMA1_CLK_CTRL
#define SDMA1_CLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define SDMA1_CLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define SDMA1_CLK_CTRL__RESERVED_MASK 0x00fff000L
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE7_MASK 0x01000000L
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE6_MASK 0x02000000L
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE5_MASK 0x04000000L
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE4_MASK 0x08000000L
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE3_MASK 0x10000000L
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE2_MASK 0x20000000L
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE1_MASK 0x40000000L
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE0_MASK 0x80000000L

// SDMA1_CNTL
#define SDMA1_CNTL__TRAP_ENABLE_MASK 0x00000001L
#define SDMA1_CNTL__UTC_L1_ENABLE_MASK 0x00000002L
#define SDMA1_CNTL__SEM_WAIT_INT_ENABLE_MASK 0x00000004L
#define SDMA1_CNTL__DATA_SWAP_ENABLE_MASK 0x00000008L
#define SDMA1_CNTL__FENCE_SWAP_ENABLE_MASK 0x00000010L
#define SDMA1_CNTL__MIDCMD_PREEMPT_ENABLE_MASK 0x00000020L
#define SDMA1_CNTL__MIDCMD_WORLDSWITCH_ENABLE_MASK 0x00020000L
#define SDMA1_CNTL__AUTO_CTXSW_ENABLE_MASK 0x00040000L
#define SDMA1_CNTL__DRM_RESTORE_ENABLE_MASK 0x00080000L
#define SDMA1_CNTL__CTXEMPTY_INT_ENABLE_MASK 0x10000000L
#define SDMA1_CNTL__FROZEN_INT_ENABLE_MASK 0x20000000L
#define SDMA1_CNTL__IB_PREEMPT_INT_ENABLE_MASK 0x40000000L

// SDMA1_CHICKEN_BITS
#define SDMA1_CHICKEN_BITS__COPY_EFFICIENCY_ENABLE_MASK 0x00000001L
#define SDMA1_CHICKEN_BITS__STALL_ON_TRANS_FULL_ENABLE_MASK 0x00000002L
#define SDMA1_CHICKEN_BITS__STALL_ON_NO_FREE_DATA_BUFFER_ENABLE_MASK 0x00000004L
#define SDMA1_CHICKEN_BITS__WRITE_BURST_LENGTH_MASK 0x00000300L
#define SDMA1_CHICKEN_BITS__WRITE_BURST_WAIT_CYCLE_MASK 0x00001c00L
#define SDMA1_CHICKEN_BITS__COPY_OVERLAP_ENABLE_MASK 0x00010000L
#define SDMA1_CHICKEN_BITS__RAW_CHECK_ENABLE_MASK 0x00020000L
#define SDMA1_CHICKEN_BITS__SRBM_POLL_RETRYING_MASK 0x00100000L
#define SDMA1_CHICKEN_BITS__CG_STATUS_OUTPUT_MASK 0x00800000L
#define SDMA1_CHICKEN_BITS__TIME_BASED_QOS_MASK 0x02000000L
#define SDMA1_CHICKEN_BITS__CE_AFIFO_WATERMARK_MASK 0x0c000000L
#define SDMA1_CHICKEN_BITS__CE_DFIFO_WATERMARK_MASK 0x30000000L
#define SDMA1_CHICKEN_BITS__CE_LFIFO_WATERMARK_MASK 0xc0000000L

// SDMA1_GB_ADDR_CONFIG
#define SDMA1_GB_ADDR_CONFIG__NUM_PIPES_MASK 0x00000007L
#define SDMA1_GB_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE_MASK 0x00000038L
#define SDMA1_GB_ADDR_CONFIG__BANK_INTERLEAVE_SIZE_MASK 0x00000700L
#define SDMA1_GB_ADDR_CONFIG__NUM_BANKS_MASK 0x00007000L
#define SDMA1_GB_ADDR_CONFIG__NUM_SHADER_ENGINES_MASK 0x00180000L

// SDMA1_GB_ADDR_CONFIG_READ
#define SDMA1_GB_ADDR_CONFIG_READ__NUM_PIPES_MASK 0x00000007L
#define SDMA1_GB_ADDR_CONFIG_READ__PIPE_INTERLEAVE_SIZE_MASK 0x00000038L
#define SDMA1_GB_ADDR_CONFIG_READ__BANK_INTERLEAVE_SIZE_MASK 0x00000700L
#define SDMA1_GB_ADDR_CONFIG_READ__NUM_BANKS_MASK 0x00007000L
#define SDMA1_GB_ADDR_CONFIG_READ__NUM_SHADER_ENGINES_MASK 0x00180000L

// SDMA1_RB_RPTR_FETCH_HI
#define SDMA1_RB_RPTR_FETCH_HI__OFFSET_MASK 0xffffffffL

// SDMA1_SEM_WAIT_FAIL_TIMER_CNTL
#define SDMA1_SEM_WAIT_FAIL_TIMER_CNTL__TIMER_MASK 0xffffffffL

// SDMA1_RB_RPTR_FETCH
#define SDMA1_RB_RPTR_FETCH__OFFSET_MASK 0xfffffffcL

// SDMA1_IB_OFFSET_FETCH
#define SDMA1_IB_OFFSET_FETCH__OFFSET_MASK 0x003ffffcL

// SDMA1_PROGRAM
#define SDMA1_PROGRAM__STREAM_MASK 0xffffffffL

// SDMA1_STATUS_REG
#define SDMA1_STATUS_REG__IDLE_MASK 0x00000001L
#define SDMA1_STATUS_REG__REG_IDLE_MASK 0x00000002L
#define SDMA1_STATUS_REG__RB_EMPTY_MASK 0x00000004L
#define SDMA1_STATUS_REG__RB_FULL_MASK 0x00000008L
#define SDMA1_STATUS_REG__RB_CMD_IDLE_MASK 0x00000010L
#define SDMA1_STATUS_REG__RB_CMD_FULL_MASK 0x00000020L
#define SDMA1_STATUS_REG__IB_CMD_IDLE_MASK 0x00000040L
#define SDMA1_STATUS_REG__IB_CMD_FULL_MASK 0x00000080L
#define SDMA1_STATUS_REG__BLOCK_IDLE_MASK 0x00000100L
#define SDMA1_STATUS_REG__INSIDE_IB_MASK 0x00000200L
#define SDMA1_STATUS_REG__EX_IDLE_MASK 0x00000400L
#define SDMA1_STATUS_REG__EX_IDLE_POLL_TIMER_EXPIRE_MASK 0x00000800L
#define SDMA1_STATUS_REG__PACKET_READY_MASK 0x00001000L
#define SDMA1_STATUS_REG__MC_WR_IDLE_MASK 0x00002000L
#define SDMA1_STATUS_REG__SRBM_IDLE_MASK 0x00004000L
#define SDMA1_STATUS_REG__CONTEXT_EMPTY_MASK 0x00008000L
#define SDMA1_STATUS_REG__DELTA_RPTR_FULL_MASK 0x00010000L
#define SDMA1_STATUS_REG__RB_MC_RREQ_IDLE_MASK 0x00020000L
#define SDMA1_STATUS_REG__IB_MC_RREQ_IDLE_MASK 0x00040000L
#define SDMA1_STATUS_REG__MC_RD_IDLE_MASK 0x00080000L
#define SDMA1_STATUS_REG__DELTA_RPTR_EMPTY_MASK 0x00100000L
#define SDMA1_STATUS_REG__MC_RD_RET_STALL_MASK 0x00200000L
#define SDMA1_STATUS_REG__MC_RD_NO_POLL_IDLE_MASK 0x00400000L
#define SDMA1_STATUS_REG__DRM_IDLE_MASK 0x00800000L
#define SDMA1_STATUS_REG__DRM_MASK_FULL_MASK 0x01000000L
#define SDMA1_STATUS_REG__PREV_CMD_IDLE_MASK 0x02000000L
#define SDMA1_STATUS_REG__SEM_IDLE_MASK 0x04000000L
#define SDMA1_STATUS_REG__SEM_REQ_STALL_MASK 0x08000000L
#define SDMA1_STATUS_REG__SEM_RESP_STATE_MASK 0x30000000L
#define SDMA1_STATUS_REG__INT_IDLE_MASK 0x40000000L
#define SDMA1_STATUS_REG__INT_REQ_STALL_MASK 0x80000000L

// SDMA1_STATUS1_REG
#define SDMA1_STATUS1_REG__CE_WREQ_IDLE_MASK 0x00000001L
#define SDMA1_STATUS1_REG__CE_WR_IDLE_MASK 0x00000002L
#define SDMA1_STATUS1_REG__CE_SPLIT_IDLE_MASK 0x00000004L
#define SDMA1_STATUS1_REG__CE_RREQ_IDLE_MASK 0x00000008L
#define SDMA1_STATUS1_REG__CE_OUT_IDLE_MASK 0x00000010L
#define SDMA1_STATUS1_REG__CE_IN_IDLE_MASK 0x00000020L
#define SDMA1_STATUS1_REG__CE_DST_IDLE_MASK 0x00000040L
#define SDMA1_STATUS1_REG__CE_DRM_IDLE_MASK 0x00000080L
#define SDMA1_STATUS1_REG__CE_DRM1_IDLE_MASK 0x00000100L
#define SDMA1_STATUS1_REG__CE_CMD_IDLE_MASK 0x00000200L
#define SDMA1_STATUS1_REG__CE_AFIFO_FULL_MASK 0x00000400L
#define SDMA1_STATUS1_REG__CE_DRM_FULL_MASK 0x00000800L
#define SDMA1_STATUS1_REG__CE_DRM1_FULL_MASK 0x00001000L
#define SDMA1_STATUS1_REG__CE_INFO_FULL_MASK 0x00002000L
#define SDMA1_STATUS1_REG__CE_INFO1_FULL_MASK 0x00004000L
#define SDMA1_STATUS1_REG__EX_START_MASK 0x00008000L
#define SDMA1_STATUS1_REG__DRM_CTX_RESTORE_MASK 0x00010000L
#define SDMA1_STATUS1_REG__CE_RD_STALL_MASK 0x00020000L
#define SDMA1_STATUS1_REG__CE_WR_STALL_MASK 0x00040000L

// SDMA1_RD_BURST_CNTL
#define SDMA1_RD_BURST_CNTL__RD_BURST_MASK 0x00000003L

// SDMA1_HBM_PAGE_CONFIG
#define SDMA1_HBM_PAGE_CONFIG__PAGE_SIZE_EXPONENT_MASK 0x00000001L

// SDMA1_UCODE_CHECKSUM
#define SDMA1_UCODE_CHECKSUM__DATA_MASK 0xffffffffL

// SDMA1_F32_CNTL
#define SDMA1_F32_CNTL__HALT_MASK 0x00000001L
#define SDMA1_F32_CNTL__STEP_MASK 0x00000002L
#define SDMA1_F32_CNTL__DBG_SELECT_BITS_MASK 0x000000fcL

// SDMA1_FREEZE
#define SDMA1_FREEZE__PREEMPT_MASK 0x00000001L
#define SDMA1_FREEZE__FREEZE_MASK 0x00000010L
#define SDMA1_FREEZE__FROZEN_MASK 0x00000020L
#define SDMA1_FREEZE__F32_FREEZE_MASK 0x00000040L

// SDMA1_PHASE0_QUANTUM
#define SDMA1_PHASE0_QUANTUM__UNIT_MASK 0x0000000fL
#define SDMA1_PHASE0_QUANTUM__VALUE_MASK 0x00ffff00L
#define SDMA1_PHASE0_QUANTUM__PREFER_MASK 0x40000000L

// SDMA1_PHASE1_QUANTUM
#define SDMA1_PHASE1_QUANTUM__UNIT_MASK 0x0000000fL
#define SDMA1_PHASE1_QUANTUM__VALUE_MASK 0x00ffff00L
#define SDMA1_PHASE1_QUANTUM__PREFER_MASK 0x40000000L

// SDMA1_EDC_CONFIG
#define SDMA1_EDC_CONFIG__WRITE_DIS_MASK 0x00000001L
#define SDMA1_EDC_CONFIG__DIS_EDC_MASK 0x00000002L
#define SDMA1_EDC_CONFIG__ECC_INT_ENABLE_MASK 0x00000004L

// SDMA1_BA_THRESHOLD
#define SDMA1_BA_THRESHOLD__READ_THRES_MASK 0x000003ffL
#define SDMA1_BA_THRESHOLD__WRITE_THRES_MASK 0x03ff0000L

// SDMA1_ID
#define SDMA1_ID__DEVICE_ID_MASK 0x000000ffL

// SDMA1_VERSION
#define SDMA1_VERSION__MINVER_MASK 0x0000007fL
#define SDMA1_VERSION__MAJVER_MASK 0x00007f00L
#define SDMA1_VERSION__REV_MASK 0x003f0000L

// SDMA1_EDC_COUNTER
#define SDMA1_EDC_COUNTER__SDMA_UCODE_BUF_DED_MASK 0x00000001L
#define SDMA1_EDC_COUNTER__SDMA_UCODE_BUF_SEC_MASK 0x00000002L
#define SDMA1_EDC_COUNTER__SDMA_RB_CMD_BUF_SED_MASK 0x00000004L
#define SDMA1_EDC_COUNTER__SDMA_IB_CMD_BUF_SED_MASK 0x00000008L
#define SDMA1_EDC_COUNTER__SDMA_UTCL1_RD_FIFO_SED_MASK 0x00000010L
#define SDMA1_EDC_COUNTER__SDMA_UTCL1_RDBST_FIFO_SED_MASK 0x00000020L
#define SDMA1_EDC_COUNTER__SDMA_DATA_LUT_FIFO_SED_MASK 0x00000040L
#define SDMA1_EDC_COUNTER__SDMA_MBANK_DATA_BUF0_SED_MASK 0x00000080L
#define SDMA1_EDC_COUNTER__SDMA_MBANK_DATA_BUF1_SED_MASK 0x00000100L
#define SDMA1_EDC_COUNTER__SDMA_MBANK_DATA_BUF2_SED_MASK 0x00000200L
#define SDMA1_EDC_COUNTER__SDMA_MBANK_DATA_BUF3_SED_MASK 0x00000400L
#define SDMA1_EDC_COUNTER__SDMA_MBANK_DATA_BUF4_SED_MASK 0x00000800L
#define SDMA1_EDC_COUNTER__SDMA_MBANK_DATA_BUF5_SED_MASK 0x00001000L
#define SDMA1_EDC_COUNTER__SDMA_MBANK_DATA_BUF6_SED_MASK 0x00002000L
#define SDMA1_EDC_COUNTER__SDMA_MBANK_DATA_BUF7_SED_MASK 0x00004000L
#define SDMA1_EDC_COUNTER__SDMA_SPLIT_DAT_BUF_SED_MASK 0x00008000L
#define SDMA1_EDC_COUNTER__SDMA_MC_WR_ADDR_FIFO_SED_MASK 0x00010000L

// SDMA1_EDC_COUNTER_CLEAR
#define SDMA1_EDC_COUNTER_CLEAR__DUMMY_MASK 0x00000001L

// SDMA1_STATUS2_REG
#define SDMA1_STATUS2_REG__ID_MASK 0x00000003L
#define SDMA1_STATUS2_REG__F32_INSTR_PTR_MASK 0x00000ffcL
#define SDMA1_STATUS2_REG__CMD_OP_MASK 0xffff0000L

// SDMA1_ATOMIC_CNTL
#define SDMA1_ATOMIC_CNTL__LOOP_TIMER_MASK 0x7fffffffL
#define SDMA1_ATOMIC_CNTL__ATOMIC_RTN_INT_ENABLE_MASK 0x80000000L

// SDMA1_ATOMIC_PREOP_LO
#define SDMA1_ATOMIC_PREOP_LO__DATA_MASK 0xffffffffL

// SDMA1_ATOMIC_PREOP_HI
#define SDMA1_ATOMIC_PREOP_HI__DATA_MASK 0xffffffffL

// SDMA1_UTCL1_CNTL
#define SDMA1_UTCL1_CNTL__REDO_ENABLE_MASK 0x00000001L
#define SDMA1_UTCL1_CNTL__REDO_DELAY_MASK 0x000007feL
#define SDMA1_UTCL1_CNTL__REDO_WATERMK_MASK 0x00003800L
#define SDMA1_UTCL1_CNTL__INVACK_DELAY_MASK 0x00ffc000L
#define SDMA1_UTCL1_CNTL__REQL2_CREDIT_MASK 0x1f000000L
#define SDMA1_UTCL1_CNTL__VADDR_WATERMK_MASK 0xe0000000L

// SDMA1_UTCL1_WATERMK
#define SDMA1_UTCL1_WATERMK__REQMC_WATERMK_MASK 0x000003ffL
#define SDMA1_UTCL1_WATERMK__REQPG_WATERMK_MASK 0x0003fc00L
#define SDMA1_UTCL1_WATERMK__INVREQ_WATERMK_MASK 0x03fc0000L
#define SDMA1_UTCL1_WATERMK__XNACK_WATERMK_MASK 0xfc000000L

// SDMA1_UTCL1_RD_STATUS
#define SDMA1_UTCL1_RD_STATUS__RQMC_RET_ADDR_FIFO_EMPTY_MASK 0x00000001L
#define SDMA1_UTCL1_RD_STATUS__RQMC_REQ_FIFO_EMPTY_MASK 0x00000002L
#define SDMA1_UTCL1_RD_STATUS__RTPG_RET_BUF_EMPTY_MASK 0x00000004L
#define SDMA1_UTCL1_RD_STATUS__RTPG_VADDR_FIFO_EMPTY_MASK 0x00000008L
#define SDMA1_UTCL1_RD_STATUS__RQPG_HEAD_VIRT_FIFO_EMPTY_MASK 0x00000010L
#define SDMA1_UTCL1_RD_STATUS__RQPG_REDO_FIFO_EMPTY_MASK 0x00000020L
#define SDMA1_UTCL1_RD_STATUS__RQPG_REQPAGE_FIFO_EMPTY_MASK 0x00000040L
#define SDMA1_UTCL1_RD_STATUS__RQPG_XNACK_FIFO_EMPTY_MASK 0x00000080L
#define SDMA1_UTCL1_RD_STATUS__RQPG_INVREQ_FIFO_EMPTY_MASK 0x00000100L
#define SDMA1_UTCL1_RD_STATUS__RQMC_RET_ADDR_FIFO_FULL_MASK 0x00000200L
#define SDMA1_UTCL1_RD_STATUS__RQMC_REQ_FIFO_FULL_MASK 0x00000400L
#define SDMA1_UTCL1_RD_STATUS__RTPG_RET_BUF_FULL_MASK 0x00000800L
#define SDMA1_UTCL1_RD_STATUS__RTPG_VADDR_FIFO_FULL_MASK 0x00001000L
#define SDMA1_UTCL1_RD_STATUS__RQPG_HEAD_VIRT_FIFO_FULL_MASK 0x00002000L
#define SDMA1_UTCL1_RD_STATUS__RQPG_REDO_FIFO_FULL_MASK 0x00004000L
#define SDMA1_UTCL1_RD_STATUS__RQPG_REQPAGE_FIFO_FULL_MASK 0x00008000L
#define SDMA1_UTCL1_RD_STATUS__RQPG_XNACK_FIFO_FULL_MASK 0x00010000L
#define SDMA1_UTCL1_RD_STATUS__RQPG_INVREQ_FIFO_FULL_MASK 0x00020000L
#define SDMA1_UTCL1_RD_STATUS__PAGE_FAULT_MASK 0x00040000L
#define SDMA1_UTCL1_RD_STATUS__PAGE_NULL_MASK 0x00080000L
#define SDMA1_UTCL1_RD_STATUS__REQL2_IDLE_MASK 0x00100000L
#define SDMA1_UTCL1_RD_STATUS__CE_L1_STALL_MASK 0x00200000L
#define SDMA1_UTCL1_RD_STATUS__NEXT_RD_VECTOR_MASK 0x03c00000L
#define SDMA1_UTCL1_RD_STATUS__MERGE_STATE_MASK 0x1c000000L
#define SDMA1_UTCL1_RD_STATUS__ADDR_RD_RTR_MASK 0x20000000L
#define SDMA1_UTCL1_RD_STATUS__WPTR_POLLING_MASK 0x40000000L
#define SDMA1_UTCL1_RD_STATUS__INVREQ_SIZE_MASK 0x80000000L

// SDMA1_UTCL1_WR_STATUS
#define SDMA1_UTCL1_WR_STATUS__RQMC_RET_ADDR_FIFO_EMPTY_MASK 0x00000001L
#define SDMA1_UTCL1_WR_STATUS__RQMC_REQ_FIFO_EMPTY_MASK 0x00000002L
#define SDMA1_UTCL1_WR_STATUS__RTPG_RET_BUF_EMPTY_MASK 0x00000004L
#define SDMA1_UTCL1_WR_STATUS__RTPG_VADDR_FIFO_EMPTY_MASK 0x00000008L
#define SDMA1_UTCL1_WR_STATUS__RQPG_HEAD_VIRT_FIFO_EMPTY_MASK 0x00000010L
#define SDMA1_UTCL1_WR_STATUS__RQPG_REDO_FIFO_EMPTY_MASK 0x00000020L
#define SDMA1_UTCL1_WR_STATUS__RQPG_REQPAGE_FIFO_EMPTY_MASK 0x00000040L
#define SDMA1_UTCL1_WR_STATUS__RQPG_XNACK_FIFO_EMPTY_MASK 0x00000080L
#define SDMA1_UTCL1_WR_STATUS__RQPG_INVREQ_FIFO_EMPTY_MASK 0x00000100L
#define SDMA1_UTCL1_WR_STATUS__RQMC_RET_ADDR_FIFO_FULL_MASK 0x00000200L
#define SDMA1_UTCL1_WR_STATUS__RQMC_REQ_FIFO_FULL_MASK 0x00000400L
#define SDMA1_UTCL1_WR_STATUS__RTPG_RET_BUF_FULL_MASK 0x00000800L
#define SDMA1_UTCL1_WR_STATUS__RTPG_VADDR_FIFO_FULL_MASK 0x00001000L
#define SDMA1_UTCL1_WR_STATUS__RQPG_HEAD_VIRT_FIFO_FULL_MASK 0x00002000L
#define SDMA1_UTCL1_WR_STATUS__RQPG_REDO_FIFO_FULL_MASK 0x00004000L
#define SDMA1_UTCL1_WR_STATUS__RQPG_REQPAGE_FIFO_FULL_MASK 0x00008000L
#define SDMA1_UTCL1_WR_STATUS__RQPG_XNACK_FIFO_FULL_MASK 0x00010000L
#define SDMA1_UTCL1_WR_STATUS__RQPG_INVREQ_FIFO_FULL_MASK 0x00020000L
#define SDMA1_UTCL1_WR_STATUS__PAGE_FAULT_MASK 0x00040000L
#define SDMA1_UTCL1_WR_STATUS__PAGE_NULL_MASK 0x00080000L
#define SDMA1_UTCL1_WR_STATUS__REQL2_IDLE_MASK 0x00100000L
#define SDMA1_UTCL1_WR_STATUS__F32_WR_RTR_MASK 0x00200000L
#define SDMA1_UTCL1_WR_STATUS__NEXT_WR_VECTOR_MASK 0x01c00000L
#define SDMA1_UTCL1_WR_STATUS__MERGE_STATE_MASK 0x0e000000L
#define SDMA1_UTCL1_WR_STATUS__RPTR_DATA_FIFO_EMPTY_MASK 0x10000000L
#define SDMA1_UTCL1_WR_STATUS__RPTR_DATA_FIFO_FULL_MASK 0x20000000L
#define SDMA1_UTCL1_WR_STATUS__WRREQ_DATA_FIFO_EMPTY_MASK 0x40000000L
#define SDMA1_UTCL1_WR_STATUS__WRREQ_DATA_FIFO_FULL_MASK 0x80000000L

// SDMA1_UTCL1_INV0
#define SDMA1_UTCL1_INV0__INV_MIDDLE_MASK 0x00000001L
#define SDMA1_UTCL1_INV0__RD_TIMEOUT_MASK 0x00000002L
#define SDMA1_UTCL1_INV0__WR_TIMEOUT_MASK 0x00000004L
#define SDMA1_UTCL1_INV0__RD_IN_INVADR_MASK 0x00000008L
#define SDMA1_UTCL1_INV0__WR_IN_INVADR_MASK 0x00000010L
#define SDMA1_UTCL1_INV0__PAGE_NULL_SW_MASK 0x00000020L
#define SDMA1_UTCL1_INV0__XNACK_IS_INVADR_MASK 0x00000040L
#define SDMA1_UTCL1_INV0__INVREQ_ENABLE_MASK 0x00000080L
#define SDMA1_UTCL1_INV0__NACK_TIMEOUT_SW_MASK 0x00000100L
#define SDMA1_UTCL1_INV0__NFLUSH_INV_IDLE_MASK 0x00000200L
#define SDMA1_UTCL1_INV0__FLUSH_INV_IDLE_MASK 0x00000400L
#define SDMA1_UTCL1_INV0__INV_FLUSHTYPE_MASK 0x00000800L
#define SDMA1_UTCL1_INV0__INV_VMID_VEC_MASK 0x0ffff000L
#define SDMA1_UTCL1_INV0__INV_ADDR_HI_MASK 0xf0000000L

// SDMA1_UTCL1_INV1
#define SDMA1_UTCL1_INV1__INV_ADDR_LO_MASK 0xffffffffL

// SDMA1_UTCL1_INV2
#define SDMA1_UTCL1_INV2__INV_NFLUSH_VMID_VEC_MASK 0xffffffffL

// SDMA1_UTCL1_RD_XNACK0
#define SDMA1_UTCL1_RD_XNACK0__XNACK_ADDR_LO_MASK 0xffffffffL

// SDMA1_UTCL1_RD_XNACK1
#define SDMA1_UTCL1_RD_XNACK1__XNACK_ADDR_HI_MASK 0x0000000fL
#define SDMA1_UTCL1_RD_XNACK1__XNACK_VMID_MASK 0x000000f0L
#define SDMA1_UTCL1_RD_XNACK1__XNACK_VECTOR_MASK 0x03ffff00L
#define SDMA1_UTCL1_RD_XNACK1__IS_XNACK_MASK 0x0c000000L

// SDMA1_UTCL1_WR_XNACK0
#define SDMA1_UTCL1_WR_XNACK0__XNACK_ADDR_LO_MASK 0xffffffffL

// SDMA1_UTCL1_WR_XNACK1
#define SDMA1_UTCL1_WR_XNACK1__XNACK_ADDR_HI_MASK 0x0000000fL
#define SDMA1_UTCL1_WR_XNACK1__XNACK_VMID_MASK 0x000000f0L
#define SDMA1_UTCL1_WR_XNACK1__XNACK_VECTOR_MASK 0x03ffff00L
#define SDMA1_UTCL1_WR_XNACK1__IS_XNACK_MASK 0x0c000000L

// SDMA1_UTCL1_TIMEOUT
#define SDMA1_UTCL1_TIMEOUT__RD_XNACK_LIMIT_MASK 0x0000ffffL
#define SDMA1_UTCL1_TIMEOUT__WR_XNACK_LIMIT_MASK 0xffff0000L

// SDMA1_UTCL1_PAGE
#define SDMA1_UTCL1_PAGE__VM_HOLE_MASK 0x00000001L
#define SDMA1_UTCL1_PAGE__REQ_TYPE_MASK 0x0000001eL
#define SDMA1_UTCL1_PAGE__TMZ_ENABLE_MASK 0x00000020L
#define SDMA1_UTCL1_PAGE__USE_MTYPE_MASK 0x000001c0L
#define SDMA1_UTCL1_PAGE__USE_PT_SNOOP_MASK 0x00000200L

// SDMA1_POWER_CNTL_IDLE
#define SDMA1_POWER_CNTL_IDLE__DELAY0_MASK 0x0000ffffL
#define SDMA1_POWER_CNTL_IDLE__DELAY1_MASK 0x00ff0000L
#define SDMA1_POWER_CNTL_IDLE__DELAY2_MASK 0xff000000L

// SDMA1_RELAX_ORDERING_LUT
#define SDMA1_RELAX_ORDERING_LUT__RESERVED0_MASK 0x00000001L
#define SDMA1_RELAX_ORDERING_LUT__COPY_MASK 0x00000002L
#define SDMA1_RELAX_ORDERING_LUT__WRITE_MASK 0x00000004L
#define SDMA1_RELAX_ORDERING_LUT__RESERVED3_MASK 0x00000008L
#define SDMA1_RELAX_ORDERING_LUT__RESERVED4_MASK 0x00000010L
#define SDMA1_RELAX_ORDERING_LUT__FENCE_MASK 0x00000020L
#define SDMA1_RELAX_ORDERING_LUT__RESERVED76_MASK 0x000000c0L
#define SDMA1_RELAX_ORDERING_LUT__POLL_MEM_MASK 0x00000100L
#define SDMA1_RELAX_ORDERING_LUT__COND_EXE_MASK 0x00000200L
#define SDMA1_RELAX_ORDERING_LUT__ATOMIC_MASK 0x00000400L
#define SDMA1_RELAX_ORDERING_LUT__CONST_FILL_MASK 0x00000800L
#define SDMA1_RELAX_ORDERING_LUT__PTEPDE_MASK 0x00001000L
#define SDMA1_RELAX_ORDERING_LUT__TIMESTAMP_MASK 0x00002000L
#define SDMA1_RELAX_ORDERING_LUT__RESERVED_MASK 0x07ffc000L
#define SDMA1_RELAX_ORDERING_LUT__WORLD_SWITCH_MASK 0x08000000L
#define SDMA1_RELAX_ORDERING_LUT__RPTR_WRB_MASK 0x10000000L
#define SDMA1_RELAX_ORDERING_LUT__WPTR_POLL_MASK 0x20000000L
#define SDMA1_RELAX_ORDERING_LUT__IB_FETCH_MASK 0x40000000L
#define SDMA1_RELAX_ORDERING_LUT__RB_FETCH_MASK 0x80000000L

// SDMA1_CHICKEN_BITS_2
#define SDMA1_CHICKEN_BITS_2__F32_CMD_PROC_DELAY_MASK 0x0000000fL

// SDMA1_STATUS3_REG
#define SDMA1_STATUS3_REG__CMD_OP_STATUS_MASK 0x0000ffffL
#define SDMA1_STATUS3_REG__PREV_VM_CMD_MASK 0x000f0000L
#define SDMA1_STATUS3_REG__EXCEPTION_IDLE_MASK 0x00100000L

// SDMA1_PHYSICAL_ADDR_LO
#define SDMA1_PHYSICAL_ADDR_LO__D_VALID_MASK 0x00000001L
#define SDMA1_PHYSICAL_ADDR_LO__DIRTY_MASK 0x00000002L
#define SDMA1_PHYSICAL_ADDR_LO__PHY_VALID_MASK 0x00000004L
#define SDMA1_PHYSICAL_ADDR_LO__ADDR_MASK 0xfffff000L

// SDMA1_PHYSICAL_ADDR_HI
#define SDMA1_PHYSICAL_ADDR_HI__ADDR_MASK 0x0000ffffL

// SDMA1_PHASE2_QUANTUM
#define SDMA1_PHASE2_QUANTUM__UNIT_MASK 0x0000000fL
#define SDMA1_PHASE2_QUANTUM__VALUE_MASK 0x00ffff00L
#define SDMA1_PHASE2_QUANTUM__PREFER_MASK 0x40000000L

// SDMA1_ERROR_LOG
#define SDMA1_ERROR_LOG__OVERRIDE_MASK 0x0000ffffL
#define SDMA1_ERROR_LOG__STATUS_MASK 0xffff0000L

// SDMA1_PUB_DUMMY_REG0
#define SDMA1_PUB_DUMMY_REG0__VALUE_MASK 0xffffffffL

// SDMA1_PUB_DUMMY_REG1
#define SDMA1_PUB_DUMMY_REG1__VALUE_MASK 0xffffffffL

// SDMA1_PUB_DUMMY_REG2
#define SDMA1_PUB_DUMMY_REG2__VALUE_MASK 0xffffffffL

// SDMA1_PUB_DUMMY_REG3
#define SDMA1_PUB_DUMMY_REG3__VALUE_MASK 0xffffffffL

// SDMA1_F32_COUNTER
#define SDMA1_F32_COUNTER__VALUE_MASK 0xffffffffL

// SDMA1_UNBREAKABLE
#define SDMA1_UNBREAKABLE__VALUE_MASK 0x00000001L

// SDMA1_PERFMON_CNTL
#define SDMA1_PERFMON_CNTL__PERF_ENABLE0_MASK 0x00000001L
#define SDMA1_PERFMON_CNTL__PERF_CLEAR0_MASK 0x00000002L
#define SDMA1_PERFMON_CNTL__PERF_SEL0_MASK 0x000003fcL
#define SDMA1_PERFMON_CNTL__PERF_ENABLE1_MASK 0x00000400L
#define SDMA1_PERFMON_CNTL__PERF_CLEAR1_MASK 0x00000800L
#define SDMA1_PERFMON_CNTL__PERF_SEL1_MASK 0x000ff000L

// SDMA1_PERFCOUNTER0_RESULT
#define SDMA1_PERFCOUNTER0_RESULT__PERF_COUNT_MASK 0xffffffffL

// SDMA1_PERFCOUNTER1_RESULT
#define SDMA1_PERFCOUNTER1_RESULT__PERF_COUNT_MASK 0xffffffffL

// SDMA1_PERFCOUNTER_TAG_DELAY_RANGE
#define SDMA1_PERFCOUNTER_TAG_DELAY_RANGE__RANGE_LOW_MASK 0x00003fffL
#define SDMA1_PERFCOUNTER_TAG_DELAY_RANGE__RANGE_HIGH_MASK 0x0fffc000L
#define SDMA1_PERFCOUNTER_TAG_DELAY_RANGE__SELECT_RW_MASK 0x10000000L

// SDMA1_CRD_CNTL
#define SDMA1_CRD_CNTL__DRM_CREDIT_MASK 0x0000007fL
#define SDMA1_CRD_CNTL__MC_WRREQ_CREDIT_MASK 0x00001f80L
#define SDMA1_CRD_CNTL__MC_RDREQ_CREDIT_MASK 0x0007e000L

// SDMA1_MMHUB_TRUSTLVL
#define SDMA1_MMHUB_TRUSTLVL__SECFLAG0_MASK 0x00000007L
#define SDMA1_MMHUB_TRUSTLVL__SECFLAG1_MASK 0x00000038L
#define SDMA1_MMHUB_TRUSTLVL__SECFLAG2_MASK 0x000001c0L
#define SDMA1_MMHUB_TRUSTLVL__SECFLAG3_MASK 0x00000e00L
#define SDMA1_MMHUB_TRUSTLVL__SECFLAG4_MASK 0x00007000L
#define SDMA1_MMHUB_TRUSTLVL__SECFLAG5_MASK 0x00038000L
#define SDMA1_MMHUB_TRUSTLVL__SECFLAG6_MASK 0x001c0000L
#define SDMA1_MMHUB_TRUSTLVL__SECFLAG7_MASK 0x00e00000L

// SDMA1_GPU_IOV_VIOLATION_LOG
#define SDMA1_GPU_IOV_VIOLATION_LOG__VIOLATION_STATUS_MASK 0x00000001L
#define SDMA1_GPU_IOV_VIOLATION_LOG__MULTIPLE_VIOLATION_STATUS_MASK 0x00000002L
#define SDMA1_GPU_IOV_VIOLATION_LOG__ADDRESS_MASK 0x0003fffcL
#define SDMA1_GPU_IOV_VIOLATION_LOG__WRITE_OPERATION_MASK 0x00040000L
#define SDMA1_GPU_IOV_VIOLATION_LOG__VF_MASK 0x00080000L
#define SDMA1_GPU_IOV_VIOLATION_LOG__VFID_MASK 0x00f00000L
#define SDMA1_GPU_IOV_VIOLATION_LOG__INITIATOR_ID_MASK 0xff000000L

// SDMA1_ULV_CNTL
#define SDMA1_ULV_CNTL__HYSTERESIS_MASK 0x0000001fL
#define SDMA1_ULV_CNTL__ENTER_ULV_STATUS_MASK 0x80000000L

// SDMA1_EA_DBIT_ADDR_DATA
#define SDMA1_EA_DBIT_ADDR_DATA__VALUE_MASK 0xffffffffL

// SDMA1_EA_DBIT_ADDR_INDEX
#define SDMA1_EA_DBIT_ADDR_INDEX__VALUE_MASK 0x00000007L

// SDMA1_GFX_RB_CNTL
#define SDMA1_GFX_RB_CNTL__RB_ENABLE_MASK 0x00000001L
#define SDMA1_GFX_RB_CNTL__RB_SIZE_MASK 0x0000007eL
#define SDMA1_GFX_RB_CNTL__RB_SWAP_ENABLE_MASK 0x00000200L
#define SDMA1_GFX_RB_CNTL__RPTR_WRITEBACK_ENABLE_MASK 0x00001000L
#define SDMA1_GFX_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE_MASK 0x00002000L
#define SDMA1_GFX_RB_CNTL__RPTR_WRITEBACK_TIMER_MASK 0x001f0000L
#define SDMA1_GFX_RB_CNTL__RB_PRIV_MASK 0x00800000L
#define SDMA1_GFX_RB_CNTL__RB_VMID_MASK 0x0f000000L

// SDMA1_GFX_RB_BASE
#define SDMA1_GFX_RB_BASE__ADDR_MASK 0xffffffffL

// SDMA1_GFX_RB_BASE_HI
#define SDMA1_GFX_RB_BASE_HI__ADDR_MASK 0x00ffffffL

// SDMA1_GFX_RB_RPTR
#define SDMA1_GFX_RB_RPTR__OFFSET_MASK 0xffffffffL

// SDMA1_GFX_RB_RPTR_HI
#define SDMA1_GFX_RB_RPTR_HI__OFFSET_MASK 0xffffffffL

// SDMA1_GFX_RB_WPTR
#define SDMA1_GFX_RB_WPTR__OFFSET_MASK 0xffffffffL

// SDMA1_GFX_RB_WPTR_HI
#define SDMA1_GFX_RB_WPTR_HI__OFFSET_MASK 0xffffffffL

// SDMA1_GFX_RB_WPTR_POLL_CNTL
#define SDMA1_GFX_RB_WPTR_POLL_CNTL__ENABLE_MASK 0x00000001L
#define SDMA1_GFX_RB_WPTR_POLL_CNTL__SWAP_ENABLE_MASK 0x00000002L
#define SDMA1_GFX_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE_MASK 0x00000004L
#define SDMA1_GFX_RB_WPTR_POLL_CNTL__FREQUENCY_MASK 0x0000fff0L
#define SDMA1_GFX_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK 0xffff0000L

// SDMA1_GFX_RB_RPTR_ADDR_HI
#define SDMA1_GFX_RB_RPTR_ADDR_HI__ADDR_MASK 0xffffffffL

// SDMA1_GFX_RB_RPTR_ADDR_LO
#define SDMA1_GFX_RB_RPTR_ADDR_LO__ADDR_MASK 0xfffffffcL

// SDMA1_GFX_IB_CNTL
#define SDMA1_GFX_IB_CNTL__IB_ENABLE_MASK 0x00000001L
#define SDMA1_GFX_IB_CNTL__IB_SWAP_ENABLE_MASK 0x00000010L
#define SDMA1_GFX_IB_CNTL__SWITCH_INSIDE_IB_MASK 0x00000100L
#define SDMA1_GFX_IB_CNTL__CMD_VMID_MASK 0x000f0000L
#define SDMA1_GFX_IB_CNTL__IB_PRIV_MASK 0x80000000L

// SDMA1_GFX_IB_RPTR
#define SDMA1_GFX_IB_RPTR__OFFSET_MASK 0x003ffffcL

// SDMA1_GFX_IB_OFFSET
#define SDMA1_GFX_IB_OFFSET__OFFSET_MASK 0x003ffffcL

// SDMA1_GFX_IB_BASE_LO
#define SDMA1_GFX_IB_BASE_LO__ADDR_MASK 0xffffffe0L

// SDMA1_GFX_IB_BASE_HI
#define SDMA1_GFX_IB_BASE_HI__ADDR_MASK 0xffffffffL

// SDMA1_GFX_IB_SIZE
#define SDMA1_GFX_IB_SIZE__SIZE_MASK 0x000fffffL

// SDMA1_GFX_SKIP_CNTL
#define SDMA1_GFX_SKIP_CNTL__SKIP_COUNT_MASK 0x00003fffL

// SDMA1_GFX_CONTEXT_STATUS
#define SDMA1_GFX_CONTEXT_STATUS__SELECTED_MASK 0x00000001L
#define SDMA1_GFX_CONTEXT_STATUS__IDLE_MASK 0x00000004L
#define SDMA1_GFX_CONTEXT_STATUS__EXPIRED_MASK 0x00000008L
#define SDMA1_GFX_CONTEXT_STATUS__EXCEPTION_MASK 0x00000070L
#define SDMA1_GFX_CONTEXT_STATUS__CTXSW_ABLE_MASK 0x00000080L
#define SDMA1_GFX_CONTEXT_STATUS__CTXSW_READY_MASK 0x00000100L
#define SDMA1_GFX_CONTEXT_STATUS__PREEMPTED_MASK 0x00000200L
#define SDMA1_GFX_CONTEXT_STATUS__PREEMPT_DISABLE_MASK 0x00000400L

// SDMA1_GFX_DOORBELL
#define SDMA1_GFX_DOORBELL__ENABLE_MASK 0x10000000L
#define SDMA1_GFX_DOORBELL__CAPTURED_MASK 0x40000000L

// SDMA1_GFX_CONTEXT_CNTL
#define SDMA1_GFX_CONTEXT_CNTL__RESUME_CTX_MASK 0x00010000L
#define SDMA1_GFX_CONTEXT_CNTL__SESSION_SEL_MASK 0x0f000000L

// SDMA1_GFX_AES
#define SDMA1_GFX_AES__AES_TRUSTED_MASK 0x00000001L

// SDMA1_GFX_STATUS
#define SDMA1_GFX_STATUS__WPTR_UPDATE_FAIL_COUNT_MASK 0x000000ffL
#define SDMA1_GFX_STATUS__WPTR_UPDATE_PENDING_MASK 0x00000100L

// SDMA1_GFX_DOORBELL_LOG
#define SDMA1_GFX_DOORBELL_LOG__BE_ERROR_MASK 0x00000001L
#define SDMA1_GFX_DOORBELL_LOG__DATA_MASK 0xfffffffcL

// SDMA1_GFX_WATERMARK
#define SDMA1_GFX_WATERMARK__RD_OUTSTANDING_MASK 0x00000fffL
#define SDMA1_GFX_WATERMARK__WR_OUTSTANDING_MASK 0x03ff0000L

// SDMA1_GFX_DOORBELL_OFFSET
#define SDMA1_GFX_DOORBELL_OFFSET__OFFSET_MASK 0x0ffffffcL

// SDMA1_GFX_CSA_ADDR_LO
#define SDMA1_GFX_CSA_ADDR_LO__ADDR_MASK 0xfffffffcL

// SDMA1_GFX_CSA_ADDR_HI
#define SDMA1_GFX_CSA_ADDR_HI__ADDR_MASK 0xffffffffL

// SDMA1_GFX_IB_SUB_REMAIN
#define SDMA1_GFX_IB_SUB_REMAIN__SIZE_MASK 0x00003fffL

// SDMA1_GFX_PREEMPT
#define SDMA1_GFX_PREEMPT__IB_PREEMPT_MASK 0x00000001L

// SDMA1_GFX_DUMMY_REG
#define SDMA1_GFX_DUMMY_REG__DUMMY_MASK 0xffffffffL

// SDMA1_GFX_RB_WPTR_POLL_ADDR_HI
#define SDMA1_GFX_RB_WPTR_POLL_ADDR_HI__ADDR_MASK 0xffffffffL

// SDMA1_GFX_RB_WPTR_POLL_ADDR_LO
#define SDMA1_GFX_RB_WPTR_POLL_ADDR_LO__ADDR_MASK 0xfffffffcL

// SDMA1_GFX_RB_AQL_CNTL
#define SDMA1_GFX_RB_AQL_CNTL__AQL_ENABLE_MASK 0x00000001L
#define SDMA1_GFX_RB_AQL_CNTL__AQL_PACKET_SIZE_MASK 0x000000feL
#define SDMA1_GFX_RB_AQL_CNTL__PACKET_STEP_MASK 0x0000ff00L

// SDMA1_GFX_MINOR_PTR_UPDATE
#define SDMA1_GFX_MINOR_PTR_UPDATE__ENABLE_MASK 0x00000001L

// SDMA1_GFX_MIDCMD_DATA0
#define SDMA1_GFX_MIDCMD_DATA0__DATA0_MASK 0xffffffffL

// SDMA1_GFX_MIDCMD_DATA1
#define SDMA1_GFX_MIDCMD_DATA1__DATA1_MASK 0xffffffffL

// SDMA1_GFX_MIDCMD_DATA2
#define SDMA1_GFX_MIDCMD_DATA2__DATA2_MASK 0xffffffffL

// SDMA1_GFX_MIDCMD_DATA3
#define SDMA1_GFX_MIDCMD_DATA3__DATA3_MASK 0xffffffffL

// SDMA1_GFX_MIDCMD_DATA4
#define SDMA1_GFX_MIDCMD_DATA4__DATA4_MASK 0xffffffffL

// SDMA1_GFX_MIDCMD_DATA5
#define SDMA1_GFX_MIDCMD_DATA5__DATA5_MASK 0xffffffffL

// SDMA1_GFX_MIDCMD_DATA6
#define SDMA1_GFX_MIDCMD_DATA6__DATA6_MASK 0xffffffffL

// SDMA1_GFX_MIDCMD_DATA7
#define SDMA1_GFX_MIDCMD_DATA7__DATA7_MASK 0xffffffffL

// SDMA1_GFX_MIDCMD_DATA8
#define SDMA1_GFX_MIDCMD_DATA8__DATA8_MASK 0xffffffffL

// SDMA1_GFX_MIDCMD_CNTL
#define SDMA1_GFX_MIDCMD_CNTL__DATA_VALID_MASK 0x00000001L
#define SDMA1_GFX_MIDCMD_CNTL__COPY_MODE_MASK 0x00000002L
#define SDMA1_GFX_MIDCMD_CNTL__SPLIT_STATE_MASK 0x000000f0L
#define SDMA1_GFX_MIDCMD_CNTL__ALLOW_PREEMPT_MASK 0x00000100L

// SDMA1_PAGE_RB_CNTL
#define SDMA1_PAGE_RB_CNTL__RB_ENABLE_MASK 0x00000001L
#define SDMA1_PAGE_RB_CNTL__RB_SIZE_MASK 0x0000007eL
#define SDMA1_PAGE_RB_CNTL__RB_SWAP_ENABLE_MASK 0x00000200L
#define SDMA1_PAGE_RB_CNTL__RPTR_WRITEBACK_ENABLE_MASK 0x00001000L
#define SDMA1_PAGE_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE_MASK 0x00002000L
#define SDMA1_PAGE_RB_CNTL__RPTR_WRITEBACK_TIMER_MASK 0x001f0000L
#define SDMA1_PAGE_RB_CNTL__RB_PRIV_MASK 0x00800000L
#define SDMA1_PAGE_RB_CNTL__RB_VMID_MASK 0x0f000000L

// SDMA1_PAGE_RB_BASE
#define SDMA1_PAGE_RB_BASE__ADDR_MASK 0xffffffffL

// SDMA1_PAGE_RB_BASE_HI
#define SDMA1_PAGE_RB_BASE_HI__ADDR_MASK 0x00ffffffL

// SDMA1_PAGE_RB_RPTR
#define SDMA1_PAGE_RB_RPTR__OFFSET_MASK 0xffffffffL

// SDMA1_PAGE_RB_RPTR_HI
#define SDMA1_PAGE_RB_RPTR_HI__OFFSET_MASK 0xffffffffL

// SDMA1_PAGE_RB_WPTR
#define SDMA1_PAGE_RB_WPTR__OFFSET_MASK 0xffffffffL

// SDMA1_PAGE_RB_WPTR_HI
#define SDMA1_PAGE_RB_WPTR_HI__OFFSET_MASK 0xffffffffL

// SDMA1_PAGE_RB_WPTR_POLL_CNTL
#define SDMA1_PAGE_RB_WPTR_POLL_CNTL__ENABLE_MASK 0x00000001L
#define SDMA1_PAGE_RB_WPTR_POLL_CNTL__SWAP_ENABLE_MASK 0x00000002L
#define SDMA1_PAGE_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE_MASK 0x00000004L
#define SDMA1_PAGE_RB_WPTR_POLL_CNTL__FREQUENCY_MASK 0x0000fff0L
#define SDMA1_PAGE_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK 0xffff0000L

// SDMA1_PAGE_RB_RPTR_ADDR_HI
#define SDMA1_PAGE_RB_RPTR_ADDR_HI__ADDR_MASK 0xffffffffL

// SDMA1_PAGE_RB_RPTR_ADDR_LO
#define SDMA1_PAGE_RB_RPTR_ADDR_LO__ADDR_MASK 0xfffffffcL

// SDMA1_PAGE_IB_CNTL
#define SDMA1_PAGE_IB_CNTL__IB_ENABLE_MASK 0x00000001L
#define SDMA1_PAGE_IB_CNTL__IB_SWAP_ENABLE_MASK 0x00000010L
#define SDMA1_PAGE_IB_CNTL__SWITCH_INSIDE_IB_MASK 0x00000100L
#define SDMA1_PAGE_IB_CNTL__CMD_VMID_MASK 0x000f0000L
#define SDMA1_PAGE_IB_CNTL__IB_PRIV_MASK 0x80000000L

// SDMA1_PAGE_IB_RPTR
#define SDMA1_PAGE_IB_RPTR__OFFSET_MASK 0x003ffffcL

// SDMA1_PAGE_IB_OFFSET
#define SDMA1_PAGE_IB_OFFSET__OFFSET_MASK 0x003ffffcL

// SDMA1_PAGE_IB_BASE_LO
#define SDMA1_PAGE_IB_BASE_LO__ADDR_MASK 0xffffffe0L

// SDMA1_PAGE_IB_BASE_HI
#define SDMA1_PAGE_IB_BASE_HI__ADDR_MASK 0xffffffffL

// SDMA1_PAGE_IB_SIZE
#define SDMA1_PAGE_IB_SIZE__SIZE_MASK 0x000fffffL

// SDMA1_PAGE_SKIP_CNTL
#define SDMA1_PAGE_SKIP_CNTL__SKIP_COUNT_MASK 0x00003fffL

// SDMA1_PAGE_CONTEXT_STATUS
#define SDMA1_PAGE_CONTEXT_STATUS__SELECTED_MASK 0x00000001L
#define SDMA1_PAGE_CONTEXT_STATUS__IDLE_MASK 0x00000004L
#define SDMA1_PAGE_CONTEXT_STATUS__EXPIRED_MASK 0x00000008L
#define SDMA1_PAGE_CONTEXT_STATUS__EXCEPTION_MASK 0x00000070L
#define SDMA1_PAGE_CONTEXT_STATUS__CTXSW_ABLE_MASK 0x00000080L
#define SDMA1_PAGE_CONTEXT_STATUS__CTXSW_READY_MASK 0x00000100L
#define SDMA1_PAGE_CONTEXT_STATUS__PREEMPTED_MASK 0x00000200L
#define SDMA1_PAGE_CONTEXT_STATUS__PREEMPT_DISABLE_MASK 0x00000400L

// SDMA1_PAGE_DOORBELL
#define SDMA1_PAGE_DOORBELL__ENABLE_MASK 0x10000000L
#define SDMA1_PAGE_DOORBELL__CAPTURED_MASK 0x40000000L

// SDMA1_PAGE_STATUS
#define SDMA1_PAGE_STATUS__WPTR_UPDATE_FAIL_COUNT_MASK 0x000000ffL
#define SDMA1_PAGE_STATUS__WPTR_UPDATE_PENDING_MASK 0x00000100L

// SDMA1_PAGE_DOORBELL_LOG
#define SDMA1_PAGE_DOORBELL_LOG__BE_ERROR_MASK 0x00000001L
#define SDMA1_PAGE_DOORBELL_LOG__DATA_MASK 0xfffffffcL

// SDMA1_PAGE_WATERMARK
#define SDMA1_PAGE_WATERMARK__RD_OUTSTANDING_MASK 0x00000fffL
#define SDMA1_PAGE_WATERMARK__WR_OUTSTANDING_MASK 0x03ff0000L

// SDMA1_PAGE_DOORBELL_OFFSET
#define SDMA1_PAGE_DOORBELL_OFFSET__OFFSET_MASK 0x0ffffffcL

// SDMA1_PAGE_CSA_ADDR_LO
#define SDMA1_PAGE_CSA_ADDR_LO__ADDR_MASK 0xfffffffcL

// SDMA1_PAGE_CSA_ADDR_HI
#define SDMA1_PAGE_CSA_ADDR_HI__ADDR_MASK 0xffffffffL

// SDMA1_PAGE_IB_SUB_REMAIN
#define SDMA1_PAGE_IB_SUB_REMAIN__SIZE_MASK 0x00003fffL

// SDMA1_PAGE_PREEMPT
#define SDMA1_PAGE_PREEMPT__IB_PREEMPT_MASK 0x00000001L

// SDMA1_PAGE_DUMMY_REG
#define SDMA1_PAGE_DUMMY_REG__DUMMY_MASK 0xffffffffL

// SDMA1_PAGE_RB_WPTR_POLL_ADDR_HI
#define SDMA1_PAGE_RB_WPTR_POLL_ADDR_HI__ADDR_MASK 0xffffffffL

// SDMA1_PAGE_RB_WPTR_POLL_ADDR_LO
#define SDMA1_PAGE_RB_WPTR_POLL_ADDR_LO__ADDR_MASK 0xfffffffcL

// SDMA1_PAGE_RB_AQL_CNTL
#define SDMA1_PAGE_RB_AQL_CNTL__AQL_ENABLE_MASK 0x00000001L
#define SDMA1_PAGE_RB_AQL_CNTL__AQL_PACKET_SIZE_MASK 0x000000feL
#define SDMA1_PAGE_RB_AQL_CNTL__PACKET_STEP_MASK 0x0000ff00L

// SDMA1_PAGE_MINOR_PTR_UPDATE
#define SDMA1_PAGE_MINOR_PTR_UPDATE__ENABLE_MASK 0x00000001L

// SDMA1_PAGE_MIDCMD_DATA0
#define SDMA1_PAGE_MIDCMD_DATA0__DATA0_MASK 0xffffffffL

// SDMA1_PAGE_MIDCMD_DATA1
#define SDMA1_PAGE_MIDCMD_DATA1__DATA1_MASK 0xffffffffL

// SDMA1_PAGE_MIDCMD_DATA2
#define SDMA1_PAGE_MIDCMD_DATA2__DATA2_MASK 0xffffffffL

// SDMA1_PAGE_MIDCMD_DATA3
#define SDMA1_PAGE_MIDCMD_DATA3__DATA3_MASK 0xffffffffL

// SDMA1_PAGE_MIDCMD_DATA4
#define SDMA1_PAGE_MIDCMD_DATA4__DATA4_MASK 0xffffffffL

// SDMA1_PAGE_MIDCMD_DATA5
#define SDMA1_PAGE_MIDCMD_DATA5__DATA5_MASK 0xffffffffL

// SDMA1_PAGE_MIDCMD_DATA6
#define SDMA1_PAGE_MIDCMD_DATA6__DATA6_MASK 0xffffffffL

// SDMA1_PAGE_MIDCMD_DATA7
#define SDMA1_PAGE_MIDCMD_DATA7__DATA7_MASK 0xffffffffL

// SDMA1_PAGE_MIDCMD_DATA8
#define SDMA1_PAGE_MIDCMD_DATA8__DATA8_MASK 0xffffffffL

// SDMA1_PAGE_MIDCMD_CNTL
#define SDMA1_PAGE_MIDCMD_CNTL__DATA_VALID_MASK 0x00000001L
#define SDMA1_PAGE_MIDCMD_CNTL__COPY_MODE_MASK 0x00000002L
#define SDMA1_PAGE_MIDCMD_CNTL__SPLIT_STATE_MASK 0x000000f0L
#define SDMA1_PAGE_MIDCMD_CNTL__ALLOW_PREEMPT_MASK 0x00000100L

// SDMA1_RLC0_RB_CNTL
#define SDMA1_RLC0_RB_CNTL__RB_ENABLE_MASK 0x00000001L
#define SDMA1_RLC0_RB_CNTL__RB_SIZE_MASK 0x0000007eL
#define SDMA1_RLC0_RB_CNTL__RB_SWAP_ENABLE_MASK 0x00000200L
#define SDMA1_RLC0_RB_CNTL__RPTR_WRITEBACK_ENABLE_MASK 0x00001000L
#define SDMA1_RLC0_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE_MASK 0x00002000L
#define SDMA1_RLC0_RB_CNTL__RPTR_WRITEBACK_TIMER_MASK 0x001f0000L
#define SDMA1_RLC0_RB_CNTL__RB_PRIV_MASK 0x00800000L
#define SDMA1_RLC0_RB_CNTL__RB_VMID_MASK 0x0f000000L

// SDMA1_RLC0_RB_BASE
#define SDMA1_RLC0_RB_BASE__ADDR_MASK 0xffffffffL

// SDMA1_RLC0_RB_BASE_HI
#define SDMA1_RLC0_RB_BASE_HI__ADDR_MASK 0x00ffffffL

// SDMA1_RLC0_RB_RPTR
#define SDMA1_RLC0_RB_RPTR__OFFSET_MASK 0xffffffffL

// SDMA1_RLC0_RB_RPTR_HI
#define SDMA1_RLC0_RB_RPTR_HI__OFFSET_MASK 0xffffffffL

// SDMA1_RLC0_RB_WPTR
#define SDMA1_RLC0_RB_WPTR__OFFSET_MASK 0xffffffffL

// SDMA1_RLC0_RB_WPTR_HI
#define SDMA1_RLC0_RB_WPTR_HI__OFFSET_MASK 0xffffffffL

// SDMA1_RLC0_RB_WPTR_POLL_CNTL
#define SDMA1_RLC0_RB_WPTR_POLL_CNTL__ENABLE_MASK 0x00000001L
#define SDMA1_RLC0_RB_WPTR_POLL_CNTL__SWAP_ENABLE_MASK 0x00000002L
#define SDMA1_RLC0_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE_MASK 0x00000004L
#define SDMA1_RLC0_RB_WPTR_POLL_CNTL__FREQUENCY_MASK 0x0000fff0L
#define SDMA1_RLC0_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK 0xffff0000L

// SDMA1_RLC0_RB_RPTR_ADDR_HI
#define SDMA1_RLC0_RB_RPTR_ADDR_HI__ADDR_MASK 0xffffffffL

// SDMA1_RLC0_RB_RPTR_ADDR_LO
#define SDMA1_RLC0_RB_RPTR_ADDR_LO__ADDR_MASK 0xfffffffcL

// SDMA1_RLC0_IB_CNTL
#define SDMA1_RLC0_IB_CNTL__IB_ENABLE_MASK 0x00000001L
#define SDMA1_RLC0_IB_CNTL__IB_SWAP_ENABLE_MASK 0x00000010L
#define SDMA1_RLC0_IB_CNTL__SWITCH_INSIDE_IB_MASK 0x00000100L
#define SDMA1_RLC0_IB_CNTL__CMD_VMID_MASK 0x000f0000L
#define SDMA1_RLC0_IB_CNTL__IB_PRIV_MASK 0x80000000L

// SDMA1_RLC0_IB_RPTR
#define SDMA1_RLC0_IB_RPTR__OFFSET_MASK 0x003ffffcL

// SDMA1_RLC0_IB_OFFSET
#define SDMA1_RLC0_IB_OFFSET__OFFSET_MASK 0x003ffffcL

// SDMA1_RLC0_IB_BASE_LO
#define SDMA1_RLC0_IB_BASE_LO__ADDR_MASK 0xffffffe0L

// SDMA1_RLC0_IB_BASE_HI
#define SDMA1_RLC0_IB_BASE_HI__ADDR_MASK 0xffffffffL

// SDMA1_RLC0_IB_SIZE
#define SDMA1_RLC0_IB_SIZE__SIZE_MASK 0x000fffffL

// SDMA1_RLC0_SKIP_CNTL
#define SDMA1_RLC0_SKIP_CNTL__SKIP_COUNT_MASK 0x00003fffL

// SDMA1_RLC0_CONTEXT_STATUS
#define SDMA1_RLC0_CONTEXT_STATUS__SELECTED_MASK 0x00000001L
#define SDMA1_RLC0_CONTEXT_STATUS__IDLE_MASK 0x00000004L
#define SDMA1_RLC0_CONTEXT_STATUS__EXPIRED_MASK 0x00000008L
#define SDMA1_RLC0_CONTEXT_STATUS__EXCEPTION_MASK 0x00000070L
#define SDMA1_RLC0_CONTEXT_STATUS__CTXSW_ABLE_MASK 0x00000080L
#define SDMA1_RLC0_CONTEXT_STATUS__CTXSW_READY_MASK 0x00000100L
#define SDMA1_RLC0_CONTEXT_STATUS__PREEMPTED_MASK 0x00000200L
#define SDMA1_RLC0_CONTEXT_STATUS__PREEMPT_DISABLE_MASK 0x00000400L

// SDMA1_RLC0_DOORBELL
#define SDMA1_RLC0_DOORBELL__ENABLE_MASK 0x10000000L
#define SDMA1_RLC0_DOORBELL__CAPTURED_MASK 0x40000000L

// SDMA1_RLC0_STATUS
#define SDMA1_RLC0_STATUS__WPTR_UPDATE_FAIL_COUNT_MASK 0x000000ffL
#define SDMA1_RLC0_STATUS__WPTR_UPDATE_PENDING_MASK 0x00000100L

// SDMA1_RLC0_DOORBELL_LOG
#define SDMA1_RLC0_DOORBELL_LOG__BE_ERROR_MASK 0x00000001L
#define SDMA1_RLC0_DOORBELL_LOG__DATA_MASK 0xfffffffcL

// SDMA1_RLC0_WATERMARK
#define SDMA1_RLC0_WATERMARK__RD_OUTSTANDING_MASK 0x00000fffL
#define SDMA1_RLC0_WATERMARK__WR_OUTSTANDING_MASK 0x03ff0000L

// SDMA1_RLC0_DOORBELL_OFFSET
#define SDMA1_RLC0_DOORBELL_OFFSET__OFFSET_MASK 0x0ffffffcL

// SDMA1_RLC0_CSA_ADDR_LO
#define SDMA1_RLC0_CSA_ADDR_LO__ADDR_MASK 0xfffffffcL

// SDMA1_RLC0_CSA_ADDR_HI
#define SDMA1_RLC0_CSA_ADDR_HI__ADDR_MASK 0xffffffffL

// SDMA1_RLC0_IB_SUB_REMAIN
#define SDMA1_RLC0_IB_SUB_REMAIN__SIZE_MASK 0x00003fffL

// SDMA1_RLC0_PREEMPT
#define SDMA1_RLC0_PREEMPT__IB_PREEMPT_MASK 0x00000001L

// SDMA1_RLC0_DUMMY_REG
#define SDMA1_RLC0_DUMMY_REG__DUMMY_MASK 0xffffffffL

// SDMA1_RLC0_RB_WPTR_POLL_ADDR_HI
#define SDMA1_RLC0_RB_WPTR_POLL_ADDR_HI__ADDR_MASK 0xffffffffL

// SDMA1_RLC0_RB_WPTR_POLL_ADDR_LO
#define SDMA1_RLC0_RB_WPTR_POLL_ADDR_LO__ADDR_MASK 0xfffffffcL

// SDMA1_RLC0_RB_AQL_CNTL
#define SDMA1_RLC0_RB_AQL_CNTL__AQL_ENABLE_MASK 0x00000001L
#define SDMA1_RLC0_RB_AQL_CNTL__AQL_PACKET_SIZE_MASK 0x000000feL
#define SDMA1_RLC0_RB_AQL_CNTL__PACKET_STEP_MASK 0x0000ff00L

// SDMA1_RLC0_MINOR_PTR_UPDATE
#define SDMA1_RLC0_MINOR_PTR_UPDATE__ENABLE_MASK 0x00000001L

// SDMA1_RLC0_MIDCMD_DATA0
#define SDMA1_RLC0_MIDCMD_DATA0__DATA0_MASK 0xffffffffL

// SDMA1_RLC0_MIDCMD_DATA1
#define SDMA1_RLC0_MIDCMD_DATA1__DATA1_MASK 0xffffffffL

// SDMA1_RLC0_MIDCMD_DATA2
#define SDMA1_RLC0_MIDCMD_DATA2__DATA2_MASK 0xffffffffL

// SDMA1_RLC0_MIDCMD_DATA3
#define SDMA1_RLC0_MIDCMD_DATA3__DATA3_MASK 0xffffffffL

// SDMA1_RLC0_MIDCMD_DATA4
#define SDMA1_RLC0_MIDCMD_DATA4__DATA4_MASK 0xffffffffL

// SDMA1_RLC0_MIDCMD_DATA5
#define SDMA1_RLC0_MIDCMD_DATA5__DATA5_MASK 0xffffffffL

// SDMA1_RLC0_MIDCMD_DATA6
#define SDMA1_RLC0_MIDCMD_DATA6__DATA6_MASK 0xffffffffL

// SDMA1_RLC0_MIDCMD_DATA7
#define SDMA1_RLC0_MIDCMD_DATA7__DATA7_MASK 0xffffffffL

// SDMA1_RLC0_MIDCMD_DATA8
#define SDMA1_RLC0_MIDCMD_DATA8__DATA8_MASK 0xffffffffL

// SDMA1_RLC0_MIDCMD_CNTL
#define SDMA1_RLC0_MIDCMD_CNTL__DATA_VALID_MASK 0x00000001L
#define SDMA1_RLC0_MIDCMD_CNTL__COPY_MODE_MASK 0x00000002L
#define SDMA1_RLC0_MIDCMD_CNTL__SPLIT_STATE_MASK 0x000000f0L
#define SDMA1_RLC0_MIDCMD_CNTL__ALLOW_PREEMPT_MASK 0x00000100L

// SDMA1_RLC1_RB_CNTL
#define SDMA1_RLC1_RB_CNTL__RB_ENABLE_MASK 0x00000001L
#define SDMA1_RLC1_RB_CNTL__RB_SIZE_MASK 0x0000007eL
#define SDMA1_RLC1_RB_CNTL__RB_SWAP_ENABLE_MASK 0x00000200L
#define SDMA1_RLC1_RB_CNTL__RPTR_WRITEBACK_ENABLE_MASK 0x00001000L
#define SDMA1_RLC1_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE_MASK 0x00002000L
#define SDMA1_RLC1_RB_CNTL__RPTR_WRITEBACK_TIMER_MASK 0x001f0000L
#define SDMA1_RLC1_RB_CNTL__RB_PRIV_MASK 0x00800000L
#define SDMA1_RLC1_RB_CNTL__RB_VMID_MASK 0x0f000000L

// SDMA1_RLC1_RB_BASE
#define SDMA1_RLC1_RB_BASE__ADDR_MASK 0xffffffffL

// SDMA1_RLC1_RB_BASE_HI
#define SDMA1_RLC1_RB_BASE_HI__ADDR_MASK 0x00ffffffL

// SDMA1_RLC1_RB_RPTR
#define SDMA1_RLC1_RB_RPTR__OFFSET_MASK 0xffffffffL

// SDMA1_RLC1_RB_RPTR_HI
#define SDMA1_RLC1_RB_RPTR_HI__OFFSET_MASK 0xffffffffL

// SDMA1_RLC1_RB_WPTR
#define SDMA1_RLC1_RB_WPTR__OFFSET_MASK 0xffffffffL

// SDMA1_RLC1_RB_WPTR_HI
#define SDMA1_RLC1_RB_WPTR_HI__OFFSET_MASK 0xffffffffL

// SDMA1_RLC1_RB_WPTR_POLL_CNTL
#define SDMA1_RLC1_RB_WPTR_POLL_CNTL__ENABLE_MASK 0x00000001L
#define SDMA1_RLC1_RB_WPTR_POLL_CNTL__SWAP_ENABLE_MASK 0x00000002L
#define SDMA1_RLC1_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE_MASK 0x00000004L
#define SDMA1_RLC1_RB_WPTR_POLL_CNTL__FREQUENCY_MASK 0x0000fff0L
#define SDMA1_RLC1_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK 0xffff0000L

// SDMA1_RLC1_RB_RPTR_ADDR_HI
#define SDMA1_RLC1_RB_RPTR_ADDR_HI__ADDR_MASK 0xffffffffL

// SDMA1_RLC1_RB_RPTR_ADDR_LO
#define SDMA1_RLC1_RB_RPTR_ADDR_LO__ADDR_MASK 0xfffffffcL

// SDMA1_RLC1_IB_CNTL
#define SDMA1_RLC1_IB_CNTL__IB_ENABLE_MASK 0x00000001L
#define SDMA1_RLC1_IB_CNTL__IB_SWAP_ENABLE_MASK 0x00000010L
#define SDMA1_RLC1_IB_CNTL__SWITCH_INSIDE_IB_MASK 0x00000100L
#define SDMA1_RLC1_IB_CNTL__CMD_VMID_MASK 0x000f0000L
#define SDMA1_RLC1_IB_CNTL__IB_PRIV_MASK 0x80000000L

// SDMA1_RLC1_IB_RPTR
#define SDMA1_RLC1_IB_RPTR__OFFSET_MASK 0x003ffffcL

// SDMA1_RLC1_IB_OFFSET
#define SDMA1_RLC1_IB_OFFSET__OFFSET_MASK 0x003ffffcL

// SDMA1_RLC1_IB_BASE_LO
#define SDMA1_RLC1_IB_BASE_LO__ADDR_MASK 0xffffffe0L

// SDMA1_RLC1_IB_BASE_HI
#define SDMA1_RLC1_IB_BASE_HI__ADDR_MASK 0xffffffffL

// SDMA1_RLC1_IB_SIZE
#define SDMA1_RLC1_IB_SIZE__SIZE_MASK 0x000fffffL

// SDMA1_RLC1_SKIP_CNTL
#define SDMA1_RLC1_SKIP_CNTL__SKIP_COUNT_MASK 0x00003fffL

// SDMA1_RLC1_CONTEXT_STATUS
#define SDMA1_RLC1_CONTEXT_STATUS__SELECTED_MASK 0x00000001L
#define SDMA1_RLC1_CONTEXT_STATUS__IDLE_MASK 0x00000004L
#define SDMA1_RLC1_CONTEXT_STATUS__EXPIRED_MASK 0x00000008L
#define SDMA1_RLC1_CONTEXT_STATUS__EXCEPTION_MASK 0x00000070L
#define SDMA1_RLC1_CONTEXT_STATUS__CTXSW_ABLE_MASK 0x00000080L
#define SDMA1_RLC1_CONTEXT_STATUS__CTXSW_READY_MASK 0x00000100L
#define SDMA1_RLC1_CONTEXT_STATUS__PREEMPTED_MASK 0x00000200L
#define SDMA1_RLC1_CONTEXT_STATUS__PREEMPT_DISABLE_MASK 0x00000400L

// SDMA1_RLC1_DOORBELL
#define SDMA1_RLC1_DOORBELL__ENABLE_MASK 0x10000000L
#define SDMA1_RLC1_DOORBELL__CAPTURED_MASK 0x40000000L

// SDMA1_RLC1_STATUS
#define SDMA1_RLC1_STATUS__WPTR_UPDATE_FAIL_COUNT_MASK 0x000000ffL
#define SDMA1_RLC1_STATUS__WPTR_UPDATE_PENDING_MASK 0x00000100L

// SDMA1_RLC1_DOORBELL_LOG
#define SDMA1_RLC1_DOORBELL_LOG__BE_ERROR_MASK 0x00000001L
#define SDMA1_RLC1_DOORBELL_LOG__DATA_MASK 0xfffffffcL

// SDMA1_RLC1_WATERMARK
#define SDMA1_RLC1_WATERMARK__RD_OUTSTANDING_MASK 0x00000fffL
#define SDMA1_RLC1_WATERMARK__WR_OUTSTANDING_MASK 0x03ff0000L

// SDMA1_RLC1_DOORBELL_OFFSET
#define SDMA1_RLC1_DOORBELL_OFFSET__OFFSET_MASK 0x0ffffffcL

// SDMA1_RLC1_CSA_ADDR_LO
#define SDMA1_RLC1_CSA_ADDR_LO__ADDR_MASK 0xfffffffcL

// SDMA1_RLC1_CSA_ADDR_HI
#define SDMA1_RLC1_CSA_ADDR_HI__ADDR_MASK 0xffffffffL

// SDMA1_RLC1_IB_SUB_REMAIN
#define SDMA1_RLC1_IB_SUB_REMAIN__SIZE_MASK 0x00003fffL

// SDMA1_RLC1_PREEMPT
#define SDMA1_RLC1_PREEMPT__IB_PREEMPT_MASK 0x00000001L

// SDMA1_RLC1_DUMMY_REG
#define SDMA1_RLC1_DUMMY_REG__DUMMY_MASK 0xffffffffL

// SDMA1_RLC1_RB_WPTR_POLL_ADDR_HI
#define SDMA1_RLC1_RB_WPTR_POLL_ADDR_HI__ADDR_MASK 0xffffffffL

// SDMA1_RLC1_RB_WPTR_POLL_ADDR_LO
#define SDMA1_RLC1_RB_WPTR_POLL_ADDR_LO__ADDR_MASK 0xfffffffcL

// SDMA1_RLC1_RB_AQL_CNTL
#define SDMA1_RLC1_RB_AQL_CNTL__AQL_ENABLE_MASK 0x00000001L
#define SDMA1_RLC1_RB_AQL_CNTL__AQL_PACKET_SIZE_MASK 0x000000feL
#define SDMA1_RLC1_RB_AQL_CNTL__PACKET_STEP_MASK 0x0000ff00L

// SDMA1_RLC1_MINOR_PTR_UPDATE
#define SDMA1_RLC1_MINOR_PTR_UPDATE__ENABLE_MASK 0x00000001L

// SDMA1_RLC1_MIDCMD_DATA0
#define SDMA1_RLC1_MIDCMD_DATA0__DATA0_MASK 0xffffffffL

// SDMA1_RLC1_MIDCMD_DATA1
#define SDMA1_RLC1_MIDCMD_DATA1__DATA1_MASK 0xffffffffL

// SDMA1_RLC1_MIDCMD_DATA2
#define SDMA1_RLC1_MIDCMD_DATA2__DATA2_MASK 0xffffffffL

// SDMA1_RLC1_MIDCMD_DATA3
#define SDMA1_RLC1_MIDCMD_DATA3__DATA3_MASK 0xffffffffL

// SDMA1_RLC1_MIDCMD_DATA4
#define SDMA1_RLC1_MIDCMD_DATA4__DATA4_MASK 0xffffffffL

// SDMA1_RLC1_MIDCMD_DATA5
#define SDMA1_RLC1_MIDCMD_DATA5__DATA5_MASK 0xffffffffL

// SDMA1_RLC1_MIDCMD_DATA6
#define SDMA1_RLC1_MIDCMD_DATA6__DATA6_MASK 0xffffffffL

// SDMA1_RLC1_MIDCMD_DATA7
#define SDMA1_RLC1_MIDCMD_DATA7__DATA7_MASK 0xffffffffL

// SDMA1_RLC1_MIDCMD_DATA8
#define SDMA1_RLC1_MIDCMD_DATA8__DATA8_MASK 0xffffffffL

// SDMA1_RLC1_MIDCMD_CNTL
#define SDMA1_RLC1_MIDCMD_CNTL__DATA_VALID_MASK 0x00000001L
#define SDMA1_RLC1_MIDCMD_CNTL__COPY_MODE_MASK 0x00000002L
#define SDMA1_RLC1_MIDCMD_CNTL__SPLIT_STATE_MASK 0x000000f0L
#define SDMA1_RLC1_MIDCMD_CNTL__ALLOW_PREEMPT_MASK 0x00000100L

// MP0_SMNIF_ERROR
#define MP0_SMNIF_ERROR__RESERVED_MASK 0xffffffffL

// MP0_SFUSE_PUB
#define MP0_SFUSE_PUB__DATA_MASK 0xffffffffL

// MP0_FW_DEBUG_CNT0
#define MP0_FW_DEBUG_CNT0__DATA_MASK 0x0000ffffL

// MP0_FW_DEBUG_CNT1
#define MP0_FW_DEBUG_CNT1__DATA_MASK 0x0000ffffL

// MP0_FW_DEBUG_CNT2
#define MP0_FW_DEBUG_CNT2__DATA_MASK 0x0000ffffL

// MP0_FW_DEBUG_CNT3
#define MP0_FW_DEBUG_CNT3__DATA_MASK 0x0000ffffL

// MP0_FW_DEBUG_SIGNAL0
#define MP0_FW_DEBUG_SIGNAL0__DATA_MASK 0x00ffffffL

// MP0_FW_DEBUG_SIGNAL1
#define MP0_FW_DEBUG_SIGNAL1__DATA_MASK 0x00ffffffL

// MP0_DSM_ENABLE
#define MP0_DSM_ENABLE__MP0_ENB_EDBGREQ_MASK 0x00000001L
#define MP0_DSM_ENABLE__MP0_ENB_DBGRESTART_MASK 0x00000002L
#define MP0_DSM_ENABLE__MP0_ENB_UNUSED_MASK 0x00000004L
#define MP0_DSM_ENABLE__MP0_ENB_DSMINT_MASK 0x00000008L

// MP0_SOC_INFO
#define MP0_SOC_INFO__SOC_DIE_ID_MASK 0x00000003L
#define MP0_SOC_INFO__SOC_PKG_TYPE_MASK 0x0000001cL

// MP0_MUTEX_0
#define MP0_MUTEX_0__MUTEX_MASK 0x000000ffL

// MP0_MUTEX_1
#define MP0_MUTEX_1__MUTEX_MASK 0x000000ffL

// MP0_MUTEX_2
#define MP0_MUTEX_2__MUTEX_MASK 0x000000ffL

// MP0_MUTEX_3
#define MP0_MUTEX_3__MUTEX_MASK 0x000000ffL

// MP0_PUB_SCRATCH0
#define MP0_PUB_SCRATCH0__DATA_MASK 0xffffffffL

// MP0_PUB_SCRATCH1
#define MP0_PUB_SCRATCH1__DATA_MASK 0xffffffffL

// MP0_PUB_SCRATCH2
#define MP0_PUB_SCRATCH2__DATA_MASK 0xffffffffL

// MP0_PUB_SCRATCH3
#define MP0_PUB_SCRATCH3__DATA_MASK 0xffffffffL

// MP0_RSMU_SECINTR
#define MP0_RSMU_SECINTR__RESEREVED_MASK 0xffffffffL

// MP0_FW_INTF
#define MP0_FW_INTF__FRA_BOOT_TDR_MASK 0x00000001L
#define MP0_FW_INTF__FUSE_VALID_MASK 0x00000002L
#define MP0_FW_INTF__FUSE_ERROR_MASK 0x00000004L
#define MP0_FW_INTF__FUSE_SSTATE_MASK 0x00000018L
#define MP0_FW_INTF__FRA_EN_TDR_MASK 0x00000080L
#define MP0_FW_INTF__AEB_VALID_MASK 0x00000100L
#define MP0_FW_INTF__AEB_DATA_MASK 0x00000e00L
#define MP0_FW_INTF__SS_UNK_MASK 0x00010000L
#define MP0_FW_INTF__SS_BLANK_MASK 0x00020000L
#define MP0_FW_INTF__SS_PROTO_MASK 0x00040000L
#define MP0_FW_INTF__SS_SECURE_MASK 0x00080000L
#define MP0_FW_INTF__SS_FRA_MASK 0x00100000L
#define MP0_FW_INTF__SS_NOTR_MASK 0x00200000L

// MP0_FW_CHRONO_LO
#define MP0_FW_CHRONO_LO__COUNT_MASK 0xffffffffL

// MP0_FW_CHRONO_HI
#define MP0_FW_CHRONO_HI__COUNT_MASK 0xffffffffL

// MP0_PIC0_MASK_0
#define MP0_PIC0_MASK_0__INTR_MASK_0_MASK 0x00000001L
#define MP0_PIC0_MASK_0__INTR_MASK_1_MASK 0x00000002L
#define MP0_PIC0_MASK_0__INTR_MASK_2_MASK 0x00000004L
#define MP0_PIC0_MASK_0__INTR_MASK_3_MASK 0x00000008L
#define MP0_PIC0_MASK_0__INTR_MASK_4_MASK 0x00000010L
#define MP0_PIC0_MASK_0__INTR_MASK_5_MASK 0x00000020L
#define MP0_PIC0_MASK_0__INTR_MASK_6_MASK 0x00000040L
#define MP0_PIC0_MASK_0__INTR_MASK_7_MASK 0x00000080L
#define MP0_PIC0_MASK_0__INTR_MASK_8_MASK 0x00000100L
#define MP0_PIC0_MASK_0__INTR_MASK_9_MASK 0x00000200L
#define MP0_PIC0_MASK_0__INTR_MASK_10_MASK 0x00000400L
#define MP0_PIC0_MASK_0__INTR_MASK_11_MASK 0x00000800L
#define MP0_PIC0_MASK_0__INTR_MASK_12_MASK 0x00001000L
#define MP0_PIC0_MASK_0__INTR_MASK_13_MASK 0x00002000L
#define MP0_PIC0_MASK_0__INTR_MASK_14_MASK 0x00004000L
#define MP0_PIC0_MASK_0__INTR_MASK_15_MASK 0x00008000L
#define MP0_PIC0_MASK_0__INTR_MASK_16_MASK 0x00010000L
#define MP0_PIC0_MASK_0__INTR_MASK_17_MASK 0x00020000L
#define MP0_PIC0_MASK_0__INTR_MASK_18_MASK 0x00040000L
#define MP0_PIC0_MASK_0__INTR_MASK_19_MASK 0x00080000L
#define MP0_PIC0_MASK_0__INTR_MASK_20_MASK 0x00100000L
#define MP0_PIC0_MASK_0__INTR_MASK_21_MASK 0x00200000L
#define MP0_PIC0_MASK_0__INTR_MASK_22_MASK 0x00400000L
#define MP0_PIC0_MASK_0__INTR_MASK_23_MASK 0x00800000L
#define MP0_PIC0_MASK_0__INTR_MASK_24_MASK 0x01000000L
#define MP0_PIC0_MASK_0__INTR_MASK_25_MASK 0x02000000L
#define MP0_PIC0_MASK_0__INTR_MASK_26_MASK 0x04000000L
#define MP0_PIC0_MASK_0__INTR_MASK_27_MASK 0x08000000L
#define MP0_PIC0_MASK_0__INTR_MASK_28_MASK 0x10000000L
#define MP0_PIC0_MASK_0__INTR_MASK_29_MASK 0x20000000L
#define MP0_PIC0_MASK_0__INTR_MASK_30_MASK 0x40000000L
#define MP0_PIC0_MASK_0__INTR_MASK_31_MASK 0x80000000L

// MP0_PIC0_MASK_1
#define MP0_PIC0_MASK_1__INTR_MASK_0_MASK 0x00000001L
#define MP0_PIC0_MASK_1__INTR_MASK_1_MASK 0x00000002L
#define MP0_PIC0_MASK_1__INTR_MASK_2_MASK 0x00000004L
#define MP0_PIC0_MASK_1__INTR_MASK_3_MASK 0x00000008L
#define MP0_PIC0_MASK_1__INTR_MASK_4_MASK 0x00000010L
#define MP0_PIC0_MASK_1__INTR_MASK_5_MASK 0x00000020L
#define MP0_PIC0_MASK_1__INTR_MASK_6_MASK 0x00000040L
#define MP0_PIC0_MASK_1__INTR_MASK_7_MASK 0x00000080L
#define MP0_PIC0_MASK_1__INTR_MASK_8_MASK 0x00000100L
#define MP0_PIC0_MASK_1__INTR_MASK_9_MASK 0x00000200L
#define MP0_PIC0_MASK_1__INTR_MASK_10_MASK 0x00000400L
#define MP0_PIC0_MASK_1__INTR_MASK_11_MASK 0x00000800L
#define MP0_PIC0_MASK_1__INTR_MASK_12_MASK 0x00001000L
#define MP0_PIC0_MASK_1__INTR_MASK_13_MASK 0x00002000L
#define MP0_PIC0_MASK_1__INTR_MASK_14_MASK 0x00004000L
#define MP0_PIC0_MASK_1__INTR_MASK_15_MASK 0x00008000L
#define MP0_PIC0_MASK_1__INTR_MASK_16_MASK 0x00010000L
#define MP0_PIC0_MASK_1__INTR_MASK_17_MASK 0x00020000L
#define MP0_PIC0_MASK_1__INTR_MASK_18_MASK 0x00040000L
#define MP0_PIC0_MASK_1__INTR_MASK_19_MASK 0x00080000L
#define MP0_PIC0_MASK_1__INTR_MASK_20_MASK 0x00100000L
#define MP0_PIC0_MASK_1__INTR_MASK_21_MASK 0x00200000L
#define MP0_PIC0_MASK_1__INTR_MASK_22_MASK 0x00400000L
#define MP0_PIC0_MASK_1__INTR_MASK_23_MASK 0x00800000L
#define MP0_PIC0_MASK_1__INTR_MASK_24_MASK 0x01000000L
#define MP0_PIC0_MASK_1__INTR_MASK_25_MASK 0x02000000L
#define MP0_PIC0_MASK_1__INTR_MASK_26_MASK 0x04000000L
#define MP0_PIC0_MASK_1__INTR_MASK_27_MASK 0x08000000L
#define MP0_PIC0_MASK_1__INTR_MASK_28_MASK 0x10000000L
#define MP0_PIC0_MASK_1__INTR_MASK_29_MASK 0x20000000L
#define MP0_PIC0_MASK_1__INTR_MASK_30_MASK 0x40000000L
#define MP0_PIC0_MASK_1__INTR_MASK_31_MASK 0x80000000L

// MP0_PIC0_MASK_2
#define MP0_PIC0_MASK_2__INTR_MASK_0_MASK 0x00000001L
#define MP0_PIC0_MASK_2__INTR_MASK_1_MASK 0x00000002L
#define MP0_PIC0_MASK_2__INTR_MASK_2_MASK 0x00000004L
#define MP0_PIC0_MASK_2__INTR_MASK_3_MASK 0x00000008L
#define MP0_PIC0_MASK_2__INTR_MASK_4_MASK 0x00000010L
#define MP0_PIC0_MASK_2__INTR_MASK_5_MASK 0x00000020L
#define MP0_PIC0_MASK_2__INTR_MASK_6_MASK 0x00000040L
#define MP0_PIC0_MASK_2__INTR_MASK_7_MASK 0x00000080L
#define MP0_PIC0_MASK_2__INTR_MASK_8_MASK 0x00000100L
#define MP0_PIC0_MASK_2__INTR_MASK_9_MASK 0x00000200L
#define MP0_PIC0_MASK_2__INTR_MASK_10_MASK 0x00000400L
#define MP0_PIC0_MASK_2__INTR_MASK_11_MASK 0x00000800L
#define MP0_PIC0_MASK_2__INTR_MASK_12_MASK 0x00001000L
#define MP0_PIC0_MASK_2__INTR_MASK_13_MASK 0x00002000L
#define MP0_PIC0_MASK_2__INTR_MASK_14_MASK 0x00004000L
#define MP0_PIC0_MASK_2__INTR_MASK_15_MASK 0x00008000L
#define MP0_PIC0_MASK_2__INTR_MASK_16_MASK 0x00010000L
#define MP0_PIC0_MASK_2__INTR_MASK_17_MASK 0x00020000L
#define MP0_PIC0_MASK_2__INTR_MASK_18_MASK 0x00040000L
#define MP0_PIC0_MASK_2__INTR_MASK_19_MASK 0x00080000L
#define MP0_PIC0_MASK_2__INTR_MASK_20_MASK 0x00100000L
#define MP0_PIC0_MASK_2__INTR_MASK_21_MASK 0x00200000L
#define MP0_PIC0_MASK_2__INTR_MASK_22_MASK 0x00400000L
#define MP0_PIC0_MASK_2__INTR_MASK_23_MASK 0x00800000L
#define MP0_PIC0_MASK_2__INTR_MASK_24_MASK 0x01000000L
#define MP0_PIC0_MASK_2__INTR_MASK_25_MASK 0x02000000L
#define MP0_PIC0_MASK_2__INTR_MASK_26_MASK 0x04000000L
#define MP0_PIC0_MASK_2__INTR_MASK_27_MASK 0x08000000L
#define MP0_PIC0_MASK_2__INTR_MASK_28_MASK 0x10000000L
#define MP0_PIC0_MASK_2__INTR_MASK_29_MASK 0x20000000L
#define MP0_PIC0_MASK_2__INTR_MASK_30_MASK 0x40000000L
#define MP0_PIC0_MASK_2__INTR_MASK_31_MASK 0x80000000L

// MP0_PIC0_MASK_3
#define MP0_PIC0_MASK_3__INTR_MASK_0_MASK 0x00000001L
#define MP0_PIC0_MASK_3__INTR_MASK_1_MASK 0x00000002L
#define MP0_PIC0_MASK_3__INTR_MASK_2_MASK 0x00000004L
#define MP0_PIC0_MASK_3__INTR_MASK_3_MASK 0x00000008L
#define MP0_PIC0_MASK_3__INTR_MASK_4_MASK 0x00000010L
#define MP0_PIC0_MASK_3__INTR_MASK_5_MASK 0x00000020L
#define MP0_PIC0_MASK_3__INTR_MASK_6_MASK 0x00000040L
#define MP0_PIC0_MASK_3__INTR_MASK_7_MASK 0x00000080L
#define MP0_PIC0_MASK_3__INTR_MASK_8_MASK 0x00000100L
#define MP0_PIC0_MASK_3__INTR_MASK_9_MASK 0x00000200L
#define MP0_PIC0_MASK_3__INTR_MASK_10_MASK 0x00000400L
#define MP0_PIC0_MASK_3__INTR_MASK_11_MASK 0x00000800L
#define MP0_PIC0_MASK_3__INTR_MASK_12_MASK 0x00001000L
#define MP0_PIC0_MASK_3__INTR_MASK_13_MASK 0x00002000L
#define MP0_PIC0_MASK_3__INTR_MASK_14_MASK 0x00004000L
#define MP0_PIC0_MASK_3__INTR_MASK_15_MASK 0x00008000L
#define MP0_PIC0_MASK_3__INTR_MASK_16_MASK 0x00010000L
#define MP0_PIC0_MASK_3__INTR_MASK_17_MASK 0x00020000L
#define MP0_PIC0_MASK_3__INTR_MASK_18_MASK 0x00040000L
#define MP0_PIC0_MASK_3__INTR_MASK_19_MASK 0x00080000L
#define MP0_PIC0_MASK_3__INTR_MASK_20_MASK 0x00100000L
#define MP0_PIC0_MASK_3__INTR_MASK_21_MASK 0x00200000L
#define MP0_PIC0_MASK_3__INTR_MASK_22_MASK 0x00400000L
#define MP0_PIC0_MASK_3__INTR_MASK_23_MASK 0x00800000L
#define MP0_PIC0_MASK_3__INTR_MASK_24_MASK 0x01000000L
#define MP0_PIC0_MASK_3__INTR_MASK_25_MASK 0x02000000L
#define MP0_PIC0_MASK_3__INTR_MASK_26_MASK 0x04000000L
#define MP0_PIC0_MASK_3__INTR_MASK_27_MASK 0x08000000L
#define MP0_PIC0_MASK_3__INTR_MASK_28_MASK 0x10000000L
#define MP0_PIC0_MASK_3__INTR_MASK_29_MASK 0x20000000L
#define MP0_PIC0_MASK_3__INTR_MASK_30_MASK 0x40000000L
#define MP0_PIC0_MASK_3__INTR_MASK_31_MASK 0x80000000L

// MP0_PIC0_STATUS_0
#define MP0_PIC0_STATUS_0__INTR_FLAG_0_MASK 0x00000001L
#define MP0_PIC0_STATUS_0__INTR_FLAG_1_MASK 0x00000002L
#define MP0_PIC0_STATUS_0__INTR_FLAG_2_MASK 0x00000004L
#define MP0_PIC0_STATUS_0__INTR_FLAG_3_MASK 0x00000008L
#define MP0_PIC0_STATUS_0__INTR_FLAG_4_MASK 0x00000010L
#define MP0_PIC0_STATUS_0__INTR_FLAG_5_MASK 0x00000020L
#define MP0_PIC0_STATUS_0__INTR_FLAG_6_MASK 0x00000040L
#define MP0_PIC0_STATUS_0__INTR_FLAG_7_MASK 0x00000080L
#define MP0_PIC0_STATUS_0__INTR_FLAG_8_MASK 0x00000100L
#define MP0_PIC0_STATUS_0__INTR_FLAG_9_MASK 0x00000200L
#define MP0_PIC0_STATUS_0__INTR_FLAG_10_MASK 0x00000400L
#define MP0_PIC0_STATUS_0__INTR_FLAG_11_MASK 0x00000800L
#define MP0_PIC0_STATUS_0__INTR_FLAG_12_MASK 0x00001000L
#define MP0_PIC0_STATUS_0__INTR_FLAG_13_MASK 0x00002000L
#define MP0_PIC0_STATUS_0__INTR_FLAG_14_MASK 0x00004000L
#define MP0_PIC0_STATUS_0__INTR_FLAG_15_MASK 0x00008000L
#define MP0_PIC0_STATUS_0__INTR_FLAG_16_MASK 0x00010000L
#define MP0_PIC0_STATUS_0__INTR_FLAG_17_MASK 0x00020000L
#define MP0_PIC0_STATUS_0__INTR_FLAG_18_MASK 0x00040000L
#define MP0_PIC0_STATUS_0__INTR_FLAG_19_MASK 0x00080000L
#define MP0_PIC0_STATUS_0__INTR_FLAG_20_MASK 0x00100000L
#define MP0_PIC0_STATUS_0__INTR_FLAG_21_MASK 0x00200000L
#define MP0_PIC0_STATUS_0__INTR_FLAG_22_MASK 0x00400000L
#define MP0_PIC0_STATUS_0__INTR_FLAG_23_MASK 0x00800000L
#define MP0_PIC0_STATUS_0__INTR_FLAG_24_MASK 0x01000000L
#define MP0_PIC0_STATUS_0__INTR_FLAG_25_MASK 0x02000000L
#define MP0_PIC0_STATUS_0__INTR_FLAG_26_MASK 0x04000000L
#define MP0_PIC0_STATUS_0__INTR_FLAG_27_MASK 0x08000000L
#define MP0_PIC0_STATUS_0__INTR_FLAG_28_MASK 0x10000000L
#define MP0_PIC0_STATUS_0__INTR_FLAG_29_MASK 0x20000000L
#define MP0_PIC0_STATUS_0__INTR_FLAG_30_MASK 0x40000000L
#define MP0_PIC0_STATUS_0__INTR_FLAG_31_MASK 0x80000000L

// MP0_PIC0_STATUS_1
#define MP0_PIC0_STATUS_1__INTR_FLAG_0_MASK 0x00000001L
#define MP0_PIC0_STATUS_1__INTR_FLAG_1_MASK 0x00000002L
#define MP0_PIC0_STATUS_1__INTR_FLAG_2_MASK 0x00000004L
#define MP0_PIC0_STATUS_1__INTR_FLAG_3_MASK 0x00000008L
#define MP0_PIC0_STATUS_1__INTR_FLAG_4_MASK 0x00000010L
#define MP0_PIC0_STATUS_1__INTR_FLAG_5_MASK 0x00000020L
#define MP0_PIC0_STATUS_1__INTR_FLAG_6_MASK 0x00000040L
#define MP0_PIC0_STATUS_1__INTR_FLAG_7_MASK 0x00000080L
#define MP0_PIC0_STATUS_1__INTR_FLAG_8_MASK 0x00000100L
#define MP0_PIC0_STATUS_1__INTR_FLAG_9_MASK 0x00000200L
#define MP0_PIC0_STATUS_1__INTR_FLAG_10_MASK 0x00000400L
#define MP0_PIC0_STATUS_1__INTR_FLAG_11_MASK 0x00000800L
#define MP0_PIC0_STATUS_1__INTR_FLAG_12_MASK 0x00001000L
#define MP0_PIC0_STATUS_1__INTR_FLAG_13_MASK 0x00002000L
#define MP0_PIC0_STATUS_1__INTR_FLAG_14_MASK 0x00004000L
#define MP0_PIC0_STATUS_1__INTR_FLAG_15_MASK 0x00008000L
#define MP0_PIC0_STATUS_1__INTR_FLAG_16_MASK 0x00010000L
#define MP0_PIC0_STATUS_1__INTR_FLAG_17_MASK 0x00020000L
#define MP0_PIC0_STATUS_1__INTR_FLAG_18_MASK 0x00040000L
#define MP0_PIC0_STATUS_1__INTR_FLAG_19_MASK 0x00080000L
#define MP0_PIC0_STATUS_1__INTR_FLAG_20_MASK 0x00100000L
#define MP0_PIC0_STATUS_1__INTR_FLAG_21_MASK 0x00200000L
#define MP0_PIC0_STATUS_1__INTR_FLAG_22_MASK 0x00400000L
#define MP0_PIC0_STATUS_1__INTR_FLAG_23_MASK 0x00800000L
#define MP0_PIC0_STATUS_1__INTR_FLAG_24_MASK 0x01000000L
#define MP0_PIC0_STATUS_1__INTR_FLAG_25_MASK 0x02000000L
#define MP0_PIC0_STATUS_1__INTR_FLAG_26_MASK 0x04000000L
#define MP0_PIC0_STATUS_1__INTR_FLAG_27_MASK 0x08000000L
#define MP0_PIC0_STATUS_1__INTR_FLAG_28_MASK 0x10000000L
#define MP0_PIC0_STATUS_1__INTR_FLAG_29_MASK 0x20000000L
#define MP0_PIC0_STATUS_1__INTR_FLAG_30_MASK 0x40000000L
#define MP0_PIC0_STATUS_1__INTR_FLAG_31_MASK 0x80000000L

// MP0_PIC0_STATUS_2
#define MP0_PIC0_STATUS_2__INTR_FLAG_0_MASK 0x00000001L
#define MP0_PIC0_STATUS_2__INTR_FLAG_1_MASK 0x00000002L
#define MP0_PIC0_STATUS_2__INTR_FLAG_2_MASK 0x00000004L
#define MP0_PIC0_STATUS_2__INTR_FLAG_3_MASK 0x00000008L
#define MP0_PIC0_STATUS_2__INTR_FLAG_4_MASK 0x00000010L
#define MP0_PIC0_STATUS_2__INTR_FLAG_5_MASK 0x00000020L
#define MP0_PIC0_STATUS_2__INTR_FLAG_6_MASK 0x00000040L
#define MP0_PIC0_STATUS_2__INTR_FLAG_7_MASK 0x00000080L
#define MP0_PIC0_STATUS_2__INTR_FLAG_8_MASK 0x00000100L
#define MP0_PIC0_STATUS_2__INTR_FLAG_9_MASK 0x00000200L
#define MP0_PIC0_STATUS_2__INTR_FLAG_10_MASK 0x00000400L
#define MP0_PIC0_STATUS_2__INTR_FLAG_11_MASK 0x00000800L
#define MP0_PIC0_STATUS_2__INTR_FLAG_12_MASK 0x00001000L
#define MP0_PIC0_STATUS_2__INTR_FLAG_13_MASK 0x00002000L
#define MP0_PIC0_STATUS_2__INTR_FLAG_14_MASK 0x00004000L
#define MP0_PIC0_STATUS_2__INTR_FLAG_15_MASK 0x00008000L
#define MP0_PIC0_STATUS_2__INTR_FLAG_16_MASK 0x00010000L
#define MP0_PIC0_STATUS_2__INTR_FLAG_17_MASK 0x00020000L
#define MP0_PIC0_STATUS_2__INTR_FLAG_18_MASK 0x00040000L
#define MP0_PIC0_STATUS_2__INTR_FLAG_19_MASK 0x00080000L
#define MP0_PIC0_STATUS_2__INTR_FLAG_20_MASK 0x00100000L
#define MP0_PIC0_STATUS_2__INTR_FLAG_21_MASK 0x00200000L
#define MP0_PIC0_STATUS_2__INTR_FLAG_22_MASK 0x00400000L
#define MP0_PIC0_STATUS_2__INTR_FLAG_23_MASK 0x00800000L
#define MP0_PIC0_STATUS_2__INTR_FLAG_24_MASK 0x01000000L
#define MP0_PIC0_STATUS_2__INTR_FLAG_25_MASK 0x02000000L
#define MP0_PIC0_STATUS_2__INTR_FLAG_26_MASK 0x04000000L
#define MP0_PIC0_STATUS_2__INTR_FLAG_27_MASK 0x08000000L
#define MP0_PIC0_STATUS_2__INTR_FLAG_28_MASK 0x10000000L
#define MP0_PIC0_STATUS_2__INTR_FLAG_29_MASK 0x20000000L
#define MP0_PIC0_STATUS_2__INTR_FLAG_30_MASK 0x40000000L
#define MP0_PIC0_STATUS_2__INTR_FLAG_31_MASK 0x80000000L

// MP0_PIC0_STATUS_3
#define MP0_PIC0_STATUS_3__INTR_FLAG_0_MASK 0x00000001L
#define MP0_PIC0_STATUS_3__INTR_FLAG_1_MASK 0x00000002L
#define MP0_PIC0_STATUS_3__INTR_FLAG_2_MASK 0x00000004L
#define MP0_PIC0_STATUS_3__INTR_FLAG_3_MASK 0x00000008L
#define MP0_PIC0_STATUS_3__INTR_FLAG_4_MASK 0x00000010L
#define MP0_PIC0_STATUS_3__INTR_FLAG_5_MASK 0x00000020L
#define MP0_PIC0_STATUS_3__INTR_FLAG_6_MASK 0x00000040L
#define MP0_PIC0_STATUS_3__INTR_FLAG_7_MASK 0x00000080L
#define MP0_PIC0_STATUS_3__INTR_FLAG_8_MASK 0x00000100L
#define MP0_PIC0_STATUS_3__INTR_FLAG_9_MASK 0x00000200L
#define MP0_PIC0_STATUS_3__INTR_FLAG_10_MASK 0x00000400L
#define MP0_PIC0_STATUS_3__INTR_FLAG_11_MASK 0x00000800L
#define MP0_PIC0_STATUS_3__INTR_FLAG_12_MASK 0x00001000L
#define MP0_PIC0_STATUS_3__INTR_FLAG_13_MASK 0x00002000L
#define MP0_PIC0_STATUS_3__INTR_FLAG_14_MASK 0x00004000L
#define MP0_PIC0_STATUS_3__INTR_FLAG_15_MASK 0x00008000L
#define MP0_PIC0_STATUS_3__INTR_FLAG_16_MASK 0x00010000L
#define MP0_PIC0_STATUS_3__INTR_FLAG_17_MASK 0x00020000L
#define MP0_PIC0_STATUS_3__INTR_FLAG_18_MASK 0x00040000L
#define MP0_PIC0_STATUS_3__INTR_FLAG_19_MASK 0x00080000L
#define MP0_PIC0_STATUS_3__INTR_FLAG_20_MASK 0x00100000L
#define MP0_PIC0_STATUS_3__INTR_FLAG_21_MASK 0x00200000L
#define MP0_PIC0_STATUS_3__INTR_FLAG_22_MASK 0x00400000L
#define MP0_PIC0_STATUS_3__INTR_FLAG_23_MASK 0x00800000L
#define MP0_PIC0_STATUS_3__INTR_FLAG_24_MASK 0x01000000L
#define MP0_PIC0_STATUS_3__INTR_FLAG_25_MASK 0x02000000L
#define MP0_PIC0_STATUS_3__INTR_FLAG_26_MASK 0x04000000L
#define MP0_PIC0_STATUS_3__INTR_FLAG_27_MASK 0x08000000L
#define MP0_PIC0_STATUS_3__INTR_FLAG_28_MASK 0x10000000L
#define MP0_PIC0_STATUS_3__INTR_FLAG_29_MASK 0x20000000L
#define MP0_PIC0_STATUS_3__INTR_FLAG_30_MASK 0x40000000L
#define MP0_PIC0_STATUS_3__INTR_FLAG_31_MASK 0x80000000L

// MP0_PIC0_INTR
#define MP0_PIC0_INTR__INTR_LINE_MASK 0x00000001L
#define MP0_PIC0_INTR__RESERVED_MASK 0xfffffffeL

// MP0_PIC0_ID
#define MP0_PIC0_ID__INTR_ID_MASK 0x000000ffL
#define MP0_PIC0_ID__RESERVED_MASK 0xffffff00L

// MP0_PIC1_MASK_0
#define MP0_PIC1_MASK_0__INTR_MASK_0_MASK 0x00000001L
#define MP0_PIC1_MASK_0__INTR_MASK_1_MASK 0x00000002L
#define MP0_PIC1_MASK_0__INTR_MASK_2_MASK 0x00000004L
#define MP0_PIC1_MASK_0__INTR_MASK_3_MASK 0x00000008L
#define MP0_PIC1_MASK_0__INTR_MASK_4_MASK 0x00000010L
#define MP0_PIC1_MASK_0__INTR_MASK_5_MASK 0x00000020L
#define MP0_PIC1_MASK_0__INTR_MASK_6_MASK 0x00000040L
#define MP0_PIC1_MASK_0__INTR_MASK_7_MASK 0x00000080L
#define MP0_PIC1_MASK_0__INTR_MASK_8_MASK 0x00000100L
#define MP0_PIC1_MASK_0__INTR_MASK_9_MASK 0x00000200L
#define MP0_PIC1_MASK_0__INTR_MASK_10_MASK 0x00000400L
#define MP0_PIC1_MASK_0__INTR_MASK_11_MASK 0x00000800L
#define MP0_PIC1_MASK_0__INTR_MASK_12_MASK 0x00001000L
#define MP0_PIC1_MASK_0__INTR_MASK_13_MASK 0x00002000L
#define MP0_PIC1_MASK_0__INTR_MASK_14_MASK 0x00004000L
#define MP0_PIC1_MASK_0__INTR_MASK_15_MASK 0x00008000L
#define MP0_PIC1_MASK_0__INTR_MASK_16_MASK 0x00010000L
#define MP0_PIC1_MASK_0__INTR_MASK_17_MASK 0x00020000L
#define MP0_PIC1_MASK_0__INTR_MASK_18_MASK 0x00040000L
#define MP0_PIC1_MASK_0__INTR_MASK_19_MASK 0x00080000L
#define MP0_PIC1_MASK_0__INTR_MASK_20_MASK 0x00100000L
#define MP0_PIC1_MASK_0__INTR_MASK_21_MASK 0x00200000L
#define MP0_PIC1_MASK_0__INTR_MASK_22_MASK 0x00400000L
#define MP0_PIC1_MASK_0__INTR_MASK_23_MASK 0x00800000L
#define MP0_PIC1_MASK_0__INTR_MASK_24_MASK 0x01000000L
#define MP0_PIC1_MASK_0__INTR_MASK_25_MASK 0x02000000L
#define MP0_PIC1_MASK_0__INTR_MASK_26_MASK 0x04000000L
#define MP0_PIC1_MASK_0__INTR_MASK_27_MASK 0x08000000L
#define MP0_PIC1_MASK_0__INTR_MASK_28_MASK 0x10000000L
#define MP0_PIC1_MASK_0__INTR_MASK_29_MASK 0x20000000L
#define MP0_PIC1_MASK_0__INTR_MASK_30_MASK 0x40000000L
#define MP0_PIC1_MASK_0__INTR_MASK_31_MASK 0x80000000L

// MP0_PIC1_MASK_1
#define MP0_PIC1_MASK_1__INTR_MASK_0_MASK 0x00000001L
#define MP0_PIC1_MASK_1__INTR_MASK_1_MASK 0x00000002L
#define MP0_PIC1_MASK_1__INTR_MASK_2_MASK 0x00000004L
#define MP0_PIC1_MASK_1__INTR_MASK_3_MASK 0x00000008L
#define MP0_PIC1_MASK_1__INTR_MASK_4_MASK 0x00000010L
#define MP0_PIC1_MASK_1__INTR_MASK_5_MASK 0x00000020L
#define MP0_PIC1_MASK_1__INTR_MASK_6_MASK 0x00000040L
#define MP0_PIC1_MASK_1__INTR_MASK_7_MASK 0x00000080L
#define MP0_PIC1_MASK_1__INTR_MASK_8_MASK 0x00000100L
#define MP0_PIC1_MASK_1__INTR_MASK_9_MASK 0x00000200L
#define MP0_PIC1_MASK_1__INTR_MASK_10_MASK 0x00000400L
#define MP0_PIC1_MASK_1__INTR_MASK_11_MASK 0x00000800L
#define MP0_PIC1_MASK_1__INTR_MASK_12_MASK 0x00001000L
#define MP0_PIC1_MASK_1__INTR_MASK_13_MASK 0x00002000L
#define MP0_PIC1_MASK_1__INTR_MASK_14_MASK 0x00004000L
#define MP0_PIC1_MASK_1__INTR_MASK_15_MASK 0x00008000L
#define MP0_PIC1_MASK_1__INTR_MASK_16_MASK 0x00010000L
#define MP0_PIC1_MASK_1__INTR_MASK_17_MASK 0x00020000L
#define MP0_PIC1_MASK_1__INTR_MASK_18_MASK 0x00040000L
#define MP0_PIC1_MASK_1__INTR_MASK_19_MASK 0x00080000L
#define MP0_PIC1_MASK_1__INTR_MASK_20_MASK 0x00100000L
#define MP0_PIC1_MASK_1__INTR_MASK_21_MASK 0x00200000L
#define MP0_PIC1_MASK_1__INTR_MASK_22_MASK 0x00400000L
#define MP0_PIC1_MASK_1__INTR_MASK_23_MASK 0x00800000L
#define MP0_PIC1_MASK_1__INTR_MASK_24_MASK 0x01000000L
#define MP0_PIC1_MASK_1__INTR_MASK_25_MASK 0x02000000L
#define MP0_PIC1_MASK_1__INTR_MASK_26_MASK 0x04000000L
#define MP0_PIC1_MASK_1__INTR_MASK_27_MASK 0x08000000L
#define MP0_PIC1_MASK_1__INTR_MASK_28_MASK 0x10000000L
#define MP0_PIC1_MASK_1__INTR_MASK_29_MASK 0x20000000L
#define MP0_PIC1_MASK_1__INTR_MASK_30_MASK 0x40000000L
#define MP0_PIC1_MASK_1__INTR_MASK_31_MASK 0x80000000L

// MP0_PIC1_MASK_2
#define MP0_PIC1_MASK_2__INTR_MASK_0_MASK 0x00000001L
#define MP0_PIC1_MASK_2__INTR_MASK_1_MASK 0x00000002L
#define MP0_PIC1_MASK_2__INTR_MASK_2_MASK 0x00000004L
#define MP0_PIC1_MASK_2__INTR_MASK_3_MASK 0x00000008L
#define MP0_PIC1_MASK_2__INTR_MASK_4_MASK 0x00000010L
#define MP0_PIC1_MASK_2__INTR_MASK_5_MASK 0x00000020L
#define MP0_PIC1_MASK_2__INTR_MASK_6_MASK 0x00000040L
#define MP0_PIC1_MASK_2__INTR_MASK_7_MASK 0x00000080L
#define MP0_PIC1_MASK_2__INTR_MASK_8_MASK 0x00000100L
#define MP0_PIC1_MASK_2__INTR_MASK_9_MASK 0x00000200L
#define MP0_PIC1_MASK_2__INTR_MASK_10_MASK 0x00000400L
#define MP0_PIC1_MASK_2__INTR_MASK_11_MASK 0x00000800L
#define MP0_PIC1_MASK_2__INTR_MASK_12_MASK 0x00001000L
#define MP0_PIC1_MASK_2__INTR_MASK_13_MASK 0x00002000L
#define MP0_PIC1_MASK_2__INTR_MASK_14_MASK 0x00004000L
#define MP0_PIC1_MASK_2__INTR_MASK_15_MASK 0x00008000L
#define MP0_PIC1_MASK_2__INTR_MASK_16_MASK 0x00010000L
#define MP0_PIC1_MASK_2__INTR_MASK_17_MASK 0x00020000L
#define MP0_PIC1_MASK_2__INTR_MASK_18_MASK 0x00040000L
#define MP0_PIC1_MASK_2__INTR_MASK_19_MASK 0x00080000L
#define MP0_PIC1_MASK_2__INTR_MASK_20_MASK 0x00100000L
#define MP0_PIC1_MASK_2__INTR_MASK_21_MASK 0x00200000L
#define MP0_PIC1_MASK_2__INTR_MASK_22_MASK 0x00400000L
#define MP0_PIC1_MASK_2__INTR_MASK_23_MASK 0x00800000L
#define MP0_PIC1_MASK_2__INTR_MASK_24_MASK 0x01000000L
#define MP0_PIC1_MASK_2__INTR_MASK_25_MASK 0x02000000L
#define MP0_PIC1_MASK_2__INTR_MASK_26_MASK 0x04000000L
#define MP0_PIC1_MASK_2__INTR_MASK_27_MASK 0x08000000L
#define MP0_PIC1_MASK_2__INTR_MASK_28_MASK 0x10000000L
#define MP0_PIC1_MASK_2__INTR_MASK_29_MASK 0x20000000L
#define MP0_PIC1_MASK_2__INTR_MASK_30_MASK 0x40000000L
#define MP0_PIC1_MASK_2__INTR_MASK_31_MASK 0x80000000L

// MP0_PIC1_MASK_3
#define MP0_PIC1_MASK_3__INTR_MASK_0_MASK 0x00000001L
#define MP0_PIC1_MASK_3__INTR_MASK_1_MASK 0x00000002L
#define MP0_PIC1_MASK_3__INTR_MASK_2_MASK 0x00000004L
#define MP0_PIC1_MASK_3__INTR_MASK_3_MASK 0x00000008L
#define MP0_PIC1_MASK_3__INTR_MASK_4_MASK 0x00000010L
#define MP0_PIC1_MASK_3__INTR_MASK_5_MASK 0x00000020L
#define MP0_PIC1_MASK_3__INTR_MASK_6_MASK 0x00000040L
#define MP0_PIC1_MASK_3__INTR_MASK_7_MASK 0x00000080L
#define MP0_PIC1_MASK_3__INTR_MASK_8_MASK 0x00000100L
#define MP0_PIC1_MASK_3__INTR_MASK_9_MASK 0x00000200L
#define MP0_PIC1_MASK_3__INTR_MASK_10_MASK 0x00000400L
#define MP0_PIC1_MASK_3__INTR_MASK_11_MASK 0x00000800L
#define MP0_PIC1_MASK_3__INTR_MASK_12_MASK 0x00001000L
#define MP0_PIC1_MASK_3__INTR_MASK_13_MASK 0x00002000L
#define MP0_PIC1_MASK_3__INTR_MASK_14_MASK 0x00004000L
#define MP0_PIC1_MASK_3__INTR_MASK_15_MASK 0x00008000L
#define MP0_PIC1_MASK_3__INTR_MASK_16_MASK 0x00010000L
#define MP0_PIC1_MASK_3__INTR_MASK_17_MASK 0x00020000L
#define MP0_PIC1_MASK_3__INTR_MASK_18_MASK 0x00040000L
#define MP0_PIC1_MASK_3__INTR_MASK_19_MASK 0x00080000L
#define MP0_PIC1_MASK_3__INTR_MASK_20_MASK 0x00100000L
#define MP0_PIC1_MASK_3__INTR_MASK_21_MASK 0x00200000L
#define MP0_PIC1_MASK_3__INTR_MASK_22_MASK 0x00400000L
#define MP0_PIC1_MASK_3__INTR_MASK_23_MASK 0x00800000L
#define MP0_PIC1_MASK_3__INTR_MASK_24_MASK 0x01000000L
#define MP0_PIC1_MASK_3__INTR_MASK_25_MASK 0x02000000L
#define MP0_PIC1_MASK_3__INTR_MASK_26_MASK 0x04000000L
#define MP0_PIC1_MASK_3__INTR_MASK_27_MASK 0x08000000L
#define MP0_PIC1_MASK_3__INTR_MASK_28_MASK 0x10000000L
#define MP0_PIC1_MASK_3__INTR_MASK_29_MASK 0x20000000L
#define MP0_PIC1_MASK_3__INTR_MASK_30_MASK 0x40000000L
#define MP0_PIC1_MASK_3__INTR_MASK_31_MASK 0x80000000L

// MP0_PIC1_STATUS_0
#define MP0_PIC1_STATUS_0__INTR_FLAG_0_MASK 0x00000001L
#define MP0_PIC1_STATUS_0__INTR_FLAG_1_MASK 0x00000002L
#define MP0_PIC1_STATUS_0__INTR_FLAG_2_MASK 0x00000004L
#define MP0_PIC1_STATUS_0__INTR_FLAG_3_MASK 0x00000008L
#define MP0_PIC1_STATUS_0__INTR_FLAG_4_MASK 0x00000010L
#define MP0_PIC1_STATUS_0__INTR_FLAG_5_MASK 0x00000020L
#define MP0_PIC1_STATUS_0__INTR_FLAG_6_MASK 0x00000040L
#define MP0_PIC1_STATUS_0__INTR_FLAG_7_MASK 0x00000080L
#define MP0_PIC1_STATUS_0__INTR_FLAG_8_MASK 0x00000100L
#define MP0_PIC1_STATUS_0__INTR_FLAG_9_MASK 0x00000200L
#define MP0_PIC1_STATUS_0__INTR_FLAG_10_MASK 0x00000400L
#define MP0_PIC1_STATUS_0__INTR_FLAG_11_MASK 0x00000800L
#define MP0_PIC1_STATUS_0__INTR_FLAG_12_MASK 0x00001000L
#define MP0_PIC1_STATUS_0__INTR_FLAG_13_MASK 0x00002000L
#define MP0_PIC1_STATUS_0__INTR_FLAG_14_MASK 0x00004000L
#define MP0_PIC1_STATUS_0__INTR_FLAG_15_MASK 0x00008000L
#define MP0_PIC1_STATUS_0__INTR_FLAG_16_MASK 0x00010000L
#define MP0_PIC1_STATUS_0__INTR_FLAG_17_MASK 0x00020000L
#define MP0_PIC1_STATUS_0__INTR_FLAG_18_MASK 0x00040000L
#define MP0_PIC1_STATUS_0__INTR_FLAG_19_MASK 0x00080000L
#define MP0_PIC1_STATUS_0__INTR_FLAG_20_MASK 0x00100000L
#define MP0_PIC1_STATUS_0__INTR_FLAG_21_MASK 0x00200000L
#define MP0_PIC1_STATUS_0__INTR_FLAG_22_MASK 0x00400000L
#define MP0_PIC1_STATUS_0__INTR_FLAG_23_MASK 0x00800000L
#define MP0_PIC1_STATUS_0__INTR_FLAG_24_MASK 0x01000000L
#define MP0_PIC1_STATUS_0__INTR_FLAG_25_MASK 0x02000000L
#define MP0_PIC1_STATUS_0__INTR_FLAG_26_MASK 0x04000000L
#define MP0_PIC1_STATUS_0__INTR_FLAG_27_MASK 0x08000000L
#define MP0_PIC1_STATUS_0__INTR_FLAG_28_MASK 0x10000000L
#define MP0_PIC1_STATUS_0__INTR_FLAG_29_MASK 0x20000000L
#define MP0_PIC1_STATUS_0__INTR_FLAG_30_MASK 0x40000000L
#define MP0_PIC1_STATUS_0__INTR_FLAG_31_MASK 0x80000000L

// MP0_PIC1_STATUS_1
#define MP0_PIC1_STATUS_1__INTR_FLAG_0_MASK 0x00000001L
#define MP0_PIC1_STATUS_1__INTR_FLAG_1_MASK 0x00000002L
#define MP0_PIC1_STATUS_1__INTR_FLAG_2_MASK 0x00000004L
#define MP0_PIC1_STATUS_1__INTR_FLAG_3_MASK 0x00000008L
#define MP0_PIC1_STATUS_1__INTR_FLAG_4_MASK 0x00000010L
#define MP0_PIC1_STATUS_1__INTR_FLAG_5_MASK 0x00000020L
#define MP0_PIC1_STATUS_1__INTR_FLAG_6_MASK 0x00000040L
#define MP0_PIC1_STATUS_1__INTR_FLAG_7_MASK 0x00000080L
#define MP0_PIC1_STATUS_1__INTR_FLAG_8_MASK 0x00000100L
#define MP0_PIC1_STATUS_1__INTR_FLAG_9_MASK 0x00000200L
#define MP0_PIC1_STATUS_1__INTR_FLAG_10_MASK 0x00000400L
#define MP0_PIC1_STATUS_1__INTR_FLAG_11_MASK 0x00000800L
#define MP0_PIC1_STATUS_1__INTR_FLAG_12_MASK 0x00001000L
#define MP0_PIC1_STATUS_1__INTR_FLAG_13_MASK 0x00002000L
#define MP0_PIC1_STATUS_1__INTR_FLAG_14_MASK 0x00004000L
#define MP0_PIC1_STATUS_1__INTR_FLAG_15_MASK 0x00008000L
#define MP0_PIC1_STATUS_1__INTR_FLAG_16_MASK 0x00010000L
#define MP0_PIC1_STATUS_1__INTR_FLAG_17_MASK 0x00020000L
#define MP0_PIC1_STATUS_1__INTR_FLAG_18_MASK 0x00040000L
#define MP0_PIC1_STATUS_1__INTR_FLAG_19_MASK 0x00080000L
#define MP0_PIC1_STATUS_1__INTR_FLAG_20_MASK 0x00100000L
#define MP0_PIC1_STATUS_1__INTR_FLAG_21_MASK 0x00200000L
#define MP0_PIC1_STATUS_1__INTR_FLAG_22_MASK 0x00400000L
#define MP0_PIC1_STATUS_1__INTR_FLAG_23_MASK 0x00800000L
#define MP0_PIC1_STATUS_1__INTR_FLAG_24_MASK 0x01000000L
#define MP0_PIC1_STATUS_1__INTR_FLAG_25_MASK 0x02000000L
#define MP0_PIC1_STATUS_1__INTR_FLAG_26_MASK 0x04000000L
#define MP0_PIC1_STATUS_1__INTR_FLAG_27_MASK 0x08000000L
#define MP0_PIC1_STATUS_1__INTR_FLAG_28_MASK 0x10000000L
#define MP0_PIC1_STATUS_1__INTR_FLAG_29_MASK 0x20000000L
#define MP0_PIC1_STATUS_1__INTR_FLAG_30_MASK 0x40000000L
#define MP0_PIC1_STATUS_1__INTR_FLAG_31_MASK 0x80000000L

// MP0_PIC1_STATUS_2
#define MP0_PIC1_STATUS_2__INTR_FLAG_0_MASK 0x00000001L
#define MP0_PIC1_STATUS_2__INTR_FLAG_1_MASK 0x00000002L
#define MP0_PIC1_STATUS_2__INTR_FLAG_2_MASK 0x00000004L
#define MP0_PIC1_STATUS_2__INTR_FLAG_3_MASK 0x00000008L
#define MP0_PIC1_STATUS_2__INTR_FLAG_4_MASK 0x00000010L
#define MP0_PIC1_STATUS_2__INTR_FLAG_5_MASK 0x00000020L
#define MP0_PIC1_STATUS_2__INTR_FLAG_6_MASK 0x00000040L
#define MP0_PIC1_STATUS_2__INTR_FLAG_7_MASK 0x00000080L
#define MP0_PIC1_STATUS_2__INTR_FLAG_8_MASK 0x00000100L
#define MP0_PIC1_STATUS_2__INTR_FLAG_9_MASK 0x00000200L
#define MP0_PIC1_STATUS_2__INTR_FLAG_10_MASK 0x00000400L
#define MP0_PIC1_STATUS_2__INTR_FLAG_11_MASK 0x00000800L
#define MP0_PIC1_STATUS_2__INTR_FLAG_12_MASK 0x00001000L
#define MP0_PIC1_STATUS_2__INTR_FLAG_13_MASK 0x00002000L
#define MP0_PIC1_STATUS_2__INTR_FLAG_14_MASK 0x00004000L
#define MP0_PIC1_STATUS_2__INTR_FLAG_15_MASK 0x00008000L
#define MP0_PIC1_STATUS_2__INTR_FLAG_16_MASK 0x00010000L
#define MP0_PIC1_STATUS_2__INTR_FLAG_17_MASK 0x00020000L
#define MP0_PIC1_STATUS_2__INTR_FLAG_18_MASK 0x00040000L
#define MP0_PIC1_STATUS_2__INTR_FLAG_19_MASK 0x00080000L
#define MP0_PIC1_STATUS_2__INTR_FLAG_20_MASK 0x00100000L
#define MP0_PIC1_STATUS_2__INTR_FLAG_21_MASK 0x00200000L
#define MP0_PIC1_STATUS_2__INTR_FLAG_22_MASK 0x00400000L
#define MP0_PIC1_STATUS_2__INTR_FLAG_23_MASK 0x00800000L
#define MP0_PIC1_STATUS_2__INTR_FLAG_24_MASK 0x01000000L
#define MP0_PIC1_STATUS_2__INTR_FLAG_25_MASK 0x02000000L
#define MP0_PIC1_STATUS_2__INTR_FLAG_26_MASK 0x04000000L
#define MP0_PIC1_STATUS_2__INTR_FLAG_27_MASK 0x08000000L
#define MP0_PIC1_STATUS_2__INTR_FLAG_28_MASK 0x10000000L
#define MP0_PIC1_STATUS_2__INTR_FLAG_29_MASK 0x20000000L
#define MP0_PIC1_STATUS_2__INTR_FLAG_30_MASK 0x40000000L
#define MP0_PIC1_STATUS_2__INTR_FLAG_31_MASK 0x80000000L

// MP0_PIC1_STATUS_3
#define MP0_PIC1_STATUS_3__INTR_FLAG_0_MASK 0x00000001L
#define MP0_PIC1_STATUS_3__INTR_FLAG_1_MASK 0x00000002L
#define MP0_PIC1_STATUS_3__INTR_FLAG_2_MASK 0x00000004L
#define MP0_PIC1_STATUS_3__INTR_FLAG_3_MASK 0x00000008L
#define MP0_PIC1_STATUS_3__INTR_FLAG_4_MASK 0x00000010L
#define MP0_PIC1_STATUS_3__INTR_FLAG_5_MASK 0x00000020L
#define MP0_PIC1_STATUS_3__INTR_FLAG_6_MASK 0x00000040L
#define MP0_PIC1_STATUS_3__INTR_FLAG_7_MASK 0x00000080L
#define MP0_PIC1_STATUS_3__INTR_FLAG_8_MASK 0x00000100L
#define MP0_PIC1_STATUS_3__INTR_FLAG_9_MASK 0x00000200L
#define MP0_PIC1_STATUS_3__INTR_FLAG_10_MASK 0x00000400L
#define MP0_PIC1_STATUS_3__INTR_FLAG_11_MASK 0x00000800L
#define MP0_PIC1_STATUS_3__INTR_FLAG_12_MASK 0x00001000L
#define MP0_PIC1_STATUS_3__INTR_FLAG_13_MASK 0x00002000L
#define MP0_PIC1_STATUS_3__INTR_FLAG_14_MASK 0x00004000L
#define MP0_PIC1_STATUS_3__INTR_FLAG_15_MASK 0x00008000L
#define MP0_PIC1_STATUS_3__INTR_FLAG_16_MASK 0x00010000L
#define MP0_PIC1_STATUS_3__INTR_FLAG_17_MASK 0x00020000L
#define MP0_PIC1_STATUS_3__INTR_FLAG_18_MASK 0x00040000L
#define MP0_PIC1_STATUS_3__INTR_FLAG_19_MASK 0x00080000L
#define MP0_PIC1_STATUS_3__INTR_FLAG_20_MASK 0x00100000L
#define MP0_PIC1_STATUS_3__INTR_FLAG_21_MASK 0x00200000L
#define MP0_PIC1_STATUS_3__INTR_FLAG_22_MASK 0x00400000L
#define MP0_PIC1_STATUS_3__INTR_FLAG_23_MASK 0x00800000L
#define MP0_PIC1_STATUS_3__INTR_FLAG_24_MASK 0x01000000L
#define MP0_PIC1_STATUS_3__INTR_FLAG_25_MASK 0x02000000L
#define MP0_PIC1_STATUS_3__INTR_FLAG_26_MASK 0x04000000L
#define MP0_PIC1_STATUS_3__INTR_FLAG_27_MASK 0x08000000L
#define MP0_PIC1_STATUS_3__INTR_FLAG_28_MASK 0x10000000L
#define MP0_PIC1_STATUS_3__INTR_FLAG_29_MASK 0x20000000L
#define MP0_PIC1_STATUS_3__INTR_FLAG_30_MASK 0x40000000L
#define MP0_PIC1_STATUS_3__INTR_FLAG_31_MASK 0x80000000L

// MP0_PIC1_INTR
#define MP0_PIC1_INTR__INTR_LINE_MASK 0x00000001L
#define MP0_PIC1_INTR__RESERVED_MASK 0xfffffffeL

// MP0_PIC1_ID
#define MP0_PIC1_ID__INTR_ID_MASK 0x000000ffL
#define MP0_PIC1_ID__RESERVED_MASK 0xffffff00L

// MP0_TIMER_0_CTRL0
#define MP0_TIMER_0_CTRL0__START_MASK 0x00000001L
#define MP0_TIMER_0_CTRL0__CLEAR_MASK 0x00000100L
#define MP0_TIMER_0_CTRL0__DEC_MASK 0x00010000L
#define MP0_TIMER_0_CTRL0__PULSE_COUNT_MODE_MASK 0x01000000L

// MP0_TIMER_1_CTRL0
#define MP0_TIMER_1_CTRL0__START_MASK 0x00000001L
#define MP0_TIMER_1_CTRL0__CLEAR_MASK 0x00000100L
#define MP0_TIMER_1_CTRL0__DEC_MASK 0x00010000L
#define MP0_TIMER_1_CTRL0__PULSE_COUNT_MODE_MASK 0x01000000L

// MP0_TIMER_2_CTRL0
#define MP0_TIMER_2_CTRL0__START_MASK 0x00000001L
#define MP0_TIMER_2_CTRL0__CLEAR_MASK 0x00000100L
#define MP0_TIMER_2_CTRL0__DEC_MASK 0x00010000L
#define MP0_TIMER_2_CTRL0__PULSE_COUNT_MODE_MASK 0x01000000L

// MP0_TIMER_3_CTRL0
#define MP0_TIMER_3_CTRL0__START_MASK 0x00000001L
#define MP0_TIMER_3_CTRL0__CLEAR_MASK 0x00000100L
#define MP0_TIMER_3_CTRL0__DEC_MASK 0x00010000L
#define MP0_TIMER_3_CTRL0__PULSE_COUNT_MODE_MASK 0x01000000L

// MP0_TIMER_0_CTRL1
#define MP0_TIMER_0_CTRL1__PWM_OUTPUT_EN_MASK 0x00000001L
#define MP0_TIMER_0_CTRL1__TIME_SLICE_MODE_EN_MASK 0x00000100L
#define MP0_TIMER_0_CTRL1__TIMER_SATURATION_EN_MASK 0x00010000L
#define MP0_TIMER_0_CTRL1__RESERVED_MASK 0xff000000L

// MP0_TIMER_1_CTRL1
#define MP0_TIMER_1_CTRL1__PWM_OUTPUT_EN_MASK 0x00000001L
#define MP0_TIMER_1_CTRL1__TIME_SLICE_MODE_EN_MASK 0x00000100L
#define MP0_TIMER_1_CTRL1__TIMER_SATURATION_EN_MASK 0x00010000L
#define MP0_TIMER_1_CTRL1__RESERVED_MASK 0xff000000L

// MP0_TIMER_2_CTRL1
#define MP0_TIMER_2_CTRL1__PWM_OUTPUT_EN_MASK 0x00000001L
#define MP0_TIMER_2_CTRL1__TIME_SLICE_MODE_EN_MASK 0x00000100L
#define MP0_TIMER_2_CTRL1__TIMER_SATURATION_EN_MASK 0x00010000L
#define MP0_TIMER_2_CTRL1__RESERVED_MASK 0xff000000L

// MP0_TIMER_3_CTRL1
#define MP0_TIMER_3_CTRL1__PWM_OUTPUT_EN_MASK 0x00000001L
#define MP0_TIMER_3_CTRL1__TIME_SLICE_MODE_EN_MASK 0x00000100L
#define MP0_TIMER_3_CTRL1__TIMER_SATURATION_EN_MASK 0x00010000L
#define MP0_TIMER_3_CTRL1__RESERVED_MASK 0xff000000L

// MP0_TIMER_0_CMP0_AUTOINC
#define MP0_TIMER_0_CMP0_AUTOINC__AUTOINC_MASK 0x0000000fL
#define MP0_TIMER_0_CMP0_AUTOINC__RESERVED_MASK 0xfffffff0L

// MP0_TIMER_1_CMP0_AUTOINC
#define MP0_TIMER_1_CMP0_AUTOINC__AUTOINC_MASK 0x0000000fL
#define MP0_TIMER_1_CMP0_AUTOINC__RESERVED_MASK 0xfffffff0L

// MP0_TIMER_2_CMP0_AUTOINC
#define MP0_TIMER_2_CMP0_AUTOINC__AUTOINC_MASK 0x0000000fL
#define MP0_TIMER_2_CMP0_AUTOINC__RESERVED_MASK 0xfffffff0L

// MP0_TIMER_3_CMP0_AUTOINC
#define MP0_TIMER_3_CMP0_AUTOINC__AUTOINC_MASK 0x0000000fL
#define MP0_TIMER_3_CMP0_AUTOINC__RESERVED_MASK 0xfffffff0L

// MP0_TIMER_0_INTEN
#define MP0_TIMER_0_INTEN__INTEN_MASK 0x0000000fL
#define MP0_TIMER_0_INTEN__RESERVED_MASK 0xfffffff0L

// MP0_TIMER_1_INTEN
#define MP0_TIMER_1_INTEN__INTEN_MASK 0x0000000fL
#define MP0_TIMER_1_INTEN__RESERVED_MASK 0xfffffff0L

// MP0_TIMER_2_INTEN
#define MP0_TIMER_2_INTEN__INTEN_MASK 0x0000000fL
#define MP0_TIMER_2_INTEN__RESERVED_MASK 0xfffffff0L

// MP0_TIMER_3_INTEN
#define MP0_TIMER_3_INTEN__INTEN_MASK 0x0000000fL
#define MP0_TIMER_3_INTEN__RESERVED_MASK 0xfffffff0L

// MP0_TIMER_OCMP0_0_0
#define MP0_TIMER_OCMP0_0_0__OCMP0_MASK 0xffffffffL

// MP0_TIMER_OCMP0_1_0
#define MP0_TIMER_OCMP0_1_0__OCMP0_MASK 0xffffffffL

// MP0_TIMER_OCMP0_2_0
#define MP0_TIMER_OCMP0_2_0__OCMP0_MASK 0xffffffffL

// MP0_TIMER_OCMP0_3_0
#define MP0_TIMER_OCMP0_3_0__OCMP0_MASK 0xffffffffL

// MP0_TIMER_OCMP0_0_1
#define MP0_TIMER_OCMP0_0_1__OCMP0_MASK 0xffffffffL

// MP0_TIMER_OCMP0_1_1
#define MP0_TIMER_OCMP0_1_1__OCMP0_MASK 0xffffffffL

// MP0_TIMER_OCMP0_2_1
#define MP0_TIMER_OCMP0_2_1__OCMP0_MASK 0xffffffffL

// MP0_TIMER_OCMP0_3_1
#define MP0_TIMER_OCMP0_3_1__OCMP0_MASK 0xffffffffL

// MP0_TIMER_OCMP0_0_2
#define MP0_TIMER_OCMP0_0_2__OCMP0_MASK 0xffffffffL

// MP0_TIMER_OCMP0_1_2
#define MP0_TIMER_OCMP0_1_2__OCMP0_MASK 0xffffffffL

// MP0_TIMER_OCMP0_2_2
#define MP0_TIMER_OCMP0_2_2__OCMP0_MASK 0xffffffffL

// MP0_TIMER_OCMP0_3_2
#define MP0_TIMER_OCMP0_3_2__OCMP0_MASK 0xffffffffL

// MP0_TIMER_OCMP0_0_3
#define MP0_TIMER_OCMP0_0_3__OCMP0_MASK 0xffffffffL

// MP0_TIMER_OCMP0_1_3
#define MP0_TIMER_OCMP0_1_3__OCMP0_MASK 0xffffffffL

// MP0_TIMER_OCMP0_2_3
#define MP0_TIMER_OCMP0_2_3__OCMP0_MASK 0xffffffffL

// MP0_TIMER_OCMP0_3_3
#define MP0_TIMER_OCMP0_3_3__OCMP0_MASK 0xffffffffL

// MP0_TIMER_0_CNT
#define MP0_TIMER_0_CNT__COUNT_MASK 0xffffffffL

// MP0_TIMER_1_CNT
#define MP0_TIMER_1_CNT__COUNT_MASK 0xffffffffL

// MP0_TIMER_2_CNT
#define MP0_TIMER_2_CNT__COUNT_MASK 0xffffffffL

// MP0_TIMER_3_CNT
#define MP0_TIMER_3_CNT__COUNT_MASK 0xffffffffL

// MP0_C2PMSG_0
#define MP0_C2PMSG_0__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_1
#define MP0_C2PMSG_1__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_2
#define MP0_C2PMSG_2__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_3
#define MP0_C2PMSG_3__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_4
#define MP0_C2PMSG_4__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_5
#define MP0_C2PMSG_5__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_6
#define MP0_C2PMSG_6__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_7
#define MP0_C2PMSG_7__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_8
#define MP0_C2PMSG_8__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_9
#define MP0_C2PMSG_9__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_10
#define MP0_C2PMSG_10__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_11
#define MP0_C2PMSG_11__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_12
#define MP0_C2PMSG_12__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_13
#define MP0_C2PMSG_13__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_14
#define MP0_C2PMSG_14__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_15
#define MP0_C2PMSG_15__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_16
#define MP0_C2PMSG_16__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_17
#define MP0_C2PMSG_17__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_18
#define MP0_C2PMSG_18__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_19
#define MP0_C2PMSG_19__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_20
#define MP0_C2PMSG_20__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_21
#define MP0_C2PMSG_21__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_22
#define MP0_C2PMSG_22__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_23
#define MP0_C2PMSG_23__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_24
#define MP0_C2PMSG_24__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_25
#define MP0_C2PMSG_25__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_26
#define MP0_C2PMSG_26__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_27
#define MP0_C2PMSG_27__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_28
#define MP0_C2PMSG_28__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_29
#define MP0_C2PMSG_29__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_30
#define MP0_C2PMSG_30__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_31
#define MP0_C2PMSG_31__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_32
#define MP0_C2PMSG_32__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_33
#define MP0_C2PMSG_33__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_34
#define MP0_C2PMSG_34__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_35
#define MP0_C2PMSG_35__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_36
#define MP0_C2PMSG_36__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_37
#define MP0_C2PMSG_37__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_38
#define MP0_C2PMSG_38__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_39
#define MP0_C2PMSG_39__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_40
#define MP0_C2PMSG_40__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_41
#define MP0_C2PMSG_41__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_42
#define MP0_C2PMSG_42__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_43
#define MP0_C2PMSG_43__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_44
#define MP0_C2PMSG_44__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_45
#define MP0_C2PMSG_45__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_46
#define MP0_C2PMSG_46__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_47
#define MP0_C2PMSG_47__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_48
#define MP0_C2PMSG_48__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_49
#define MP0_C2PMSG_49__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_50
#define MP0_C2PMSG_50__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_51
#define MP0_C2PMSG_51__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_52
#define MP0_C2PMSG_52__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_53
#define MP0_C2PMSG_53__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_54
#define MP0_C2PMSG_54__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_55
#define MP0_C2PMSG_55__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_56
#define MP0_C2PMSG_56__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_57
#define MP0_C2PMSG_57__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_58
#define MP0_C2PMSG_58__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_59
#define MP0_C2PMSG_59__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_60
#define MP0_C2PMSG_60__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_61
#define MP0_C2PMSG_61__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_62
#define MP0_C2PMSG_62__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_63
#define MP0_C2PMSG_63__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_64
#define MP0_C2PMSG_64__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_65
#define MP0_C2PMSG_65__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_66
#define MP0_C2PMSG_66__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_67
#define MP0_C2PMSG_67__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_68
#define MP0_C2PMSG_68__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_69
#define MP0_C2PMSG_69__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_70
#define MP0_C2PMSG_70__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_71
#define MP0_C2PMSG_71__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_72
#define MP0_C2PMSG_72__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_73
#define MP0_C2PMSG_73__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_74
#define MP0_C2PMSG_74__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_75
#define MP0_C2PMSG_75__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_76
#define MP0_C2PMSG_76__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_77
#define MP0_C2PMSG_77__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_78
#define MP0_C2PMSG_78__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_79
#define MP0_C2PMSG_79__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_80
#define MP0_C2PMSG_80__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_81
#define MP0_C2PMSG_81__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_82
#define MP0_C2PMSG_82__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_83
#define MP0_C2PMSG_83__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_84
#define MP0_C2PMSG_84__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_85
#define MP0_C2PMSG_85__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_86
#define MP0_C2PMSG_86__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_87
#define MP0_C2PMSG_87__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_88
#define MP0_C2PMSG_88__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_89
#define MP0_C2PMSG_89__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_90
#define MP0_C2PMSG_90__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_91
#define MP0_C2PMSG_91__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_92
#define MP0_C2PMSG_92__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_93
#define MP0_C2PMSG_93__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_94
#define MP0_C2PMSG_94__CONTENT_MASK 0xffffffffL

// MP0_C2PMSG_95
#define MP0_C2PMSG_95__CONTENT_MASK 0xffffffffL

// MP0_P2CMSG_0
#define MP0_P2CMSG_0__CONTENT_MASK 0xffffffffL

// MP0_P2CMSG_1
#define MP0_P2CMSG_1__CONTENT_MASK 0xffffffffL

// MP0_P2CMSG_2
#define MP0_P2CMSG_2__CONTENT_MASK 0xffffffffL

// MP0_P2CMSG_3
#define MP0_P2CMSG_3__CONTENT_MASK 0xffffffffL

// MP0_P2CMSG_INTEN
#define MP0_P2CMSG_INTEN__INTEN_MASK 0x0000000fL

// MP0_P2CMSG_INTSTS
#define MP0_P2CMSG_INTSTS__INTSTS0_MASK 0x00000001L
#define MP0_P2CMSG_INTSTS__INTSTS1_MASK 0x00000002L
#define MP0_P2CMSG_INTSTS__INTSTS2_MASK 0x00000004L
#define MP0_P2CMSG_INTSTS__INTSTS3_MASK 0x00000008L

// MP0_C2PMSG_ATTR_0
#define MP0_C2PMSG_ATTR_0__MSG_ATTR_MASK 0xffffffffL

// MP0_C2PMSG_ATTR_1
#define MP0_C2PMSG_ATTR_1__MSG_ATTR_MASK 0xffffffffL

// MP0_C2PMSG_ATTR_2
#define MP0_C2PMSG_ATTR_2__MSG_ATTR_MASK 0xffffffffL

// MP0_C2PMSG_ATTR_3
#define MP0_C2PMSG_ATTR_3__MSG_ATTR_MASK 0xffffffffL

// MP0_C2PMSG_ATTR_4
#define MP0_C2PMSG_ATTR_4__MSG_ATTR_MASK 0xffffffffL

// MP0_C2PMSG_ATTR_5
#define MP0_C2PMSG_ATTR_5__MSG_ATTR_MASK 0xffffffffL

// MP0_P2CMSG_ATTR
#define MP0_P2CMSG_ATTR__MSG_ATTR_MASK 0x000000ffL

// MP0_P2SMSG_0
#define MP0_P2SMSG_0__CONTENT_MASK 0xffffffffL

// MP0_P2SMSG_1
#define MP0_P2SMSG_1__CONTENT_MASK 0xffffffffL

// MP0_P2SMSG_2
#define MP0_P2SMSG_2__CONTENT_MASK 0xffffffffL

// MP0_P2SMSG_3
#define MP0_P2SMSG_3__CONTENT_MASK 0xffffffffL

// MP0_P2SMSG_ATTR
#define MP0_P2SMSG_ATTR__MSG_ATTR_MASK 0x000000ffL

// MP0_S2PMSG_ATTR
#define MP0_S2PMSG_ATTR__MSG_ATTR_MASK 0x00000003L

// MP0_P2SMSG_INTSTS
#define MP0_P2SMSG_INTSTS__INTSTS0_MASK 0x00000001L
#define MP0_P2SMSG_INTSTS__INTSTS1_MASK 0x00000002L
#define MP0_P2SMSG_INTSTS__INTSTS2_MASK 0x00000004L
#define MP0_P2SMSG_INTSTS__INTSTS3_MASK 0x00000008L

// MP0_S2PMSG_0
#define MP0_S2PMSG_0__CONTENT_MASK 0xffffffffL

// MP0_PUB_RSMU_HCID
#define MP0_PUB_RSMU_HCID__HwRev_MASK 0x0000003fL
#define MP0_PUB_RSMU_HCID__HwMinVer_MASK 0x00001fc0L
#define MP0_PUB_RSMU_HCID__HwMajVer_MASK 0x000fe000L
#define MP0_PUB_RSMU_HCID__HwID_MASK 0xfff00000L

// MP0_PUB_RSMU_SIID
#define MP0_PUB_RSMU_SIID__SwIfRev_MASK 0x0000003fL
#define MP0_PUB_RSMU_SIID__SwIfMinVer_MASK 0x00001fc0L
#define MP0_PUB_RSMU_SIID__SwIfMajVer_MASK 0x000fe000L
#define MP0_PUB_RSMU_SIID__SwIfID_MASK 0xfff00000L

// MP0_SAM_IH_EXT_ERR_INTR
#define MP0_SAM_IH_EXT_ERR_INTR__UVD_MASK 0x00000001L
#define MP0_SAM_IH_EXT_ERR_INTR__VCE_MASK 0x00000002L
#define MP0_SAM_IH_EXT_ERR_INTR__ISP_MASK 0x00000004L
#define MP0_SAM_IH_EXT_ERR_INTR__VP8_MASK 0x00000008L

// MP0_SAM_IH_EXT_ERR_INTR_STATUS
#define MP0_SAM_IH_EXT_ERR_INTR_STATUS__UVD_MASK 0x00000001L
#define MP0_SAM_IH_EXT_ERR_INTR_STATUS__VCE_MASK 0x00000002L
#define MP0_SAM_IH_EXT_ERR_INTR_STATUS__ISP_MASK 0x00000004L
#define MP0_SAM_IH_EXT_ERR_INTR_STATUS__VP8_MASK 0x00000008L

// MP0_REVID
#define MP0_REVID__REVID_MASK 0xffffffffL

// MP0_RSMU_HCID
#define MP0_RSMU_HCID__HwRev_MASK 0x0000003fL
#define MP0_RSMU_HCID__HwMinVer_MASK 0x00001fc0L
#define MP0_RSMU_HCID__HwMajVer_MASK 0x000fe000L
#define MP0_RSMU_HCID__HwID_MASK 0xfff00000L

// MP0_RSMU_SIID
#define MP0_RSMU_SIID__SwIfRev_MASK 0x0000003fL
#define MP0_RSMU_SIID__SwIfMinVer_MASK 0x00001fc0L
#define MP0_RSMU_SIID__SwIfMajVer_MASK 0x000fe000L
#define MP0_RSMU_SIID__SwIfID_MASK 0xfff00000L

// MP0_RAM_REPAIR_DONE
#define MP0_RAM_REPAIR_DONE__STATUS_MASK 0xffffffffL

// MP0_RAM_REPAIR_RESULT
#define MP0_RAM_REPAIR_RESULT__PASS_MASK 0xffffffffL

// MP0_FUSE_HARVESTING
#define MP0_FUSE_HARVESTING__DATA_MASK 0xffffffffL

// MP0_FUSE_RMBITS
#define MP0_FUSE_RMBITS__RM_MASK 0x000001ffL
#define MP0_FUSE_RMBITS__RM_RESERVED_MASK 0x0000fe00L
#define MP0_FUSE_RMBITS__BC_MASK 0x003f0000L
#define MP0_FUSE_RMBITS__BC_RESERVED_MASK 0xffc00000L

// MP0_SMS_CFG
#define MP0_SMS_CFG__SMS_RESETB_MASK 0x00000001L
#define MP0_SMS_CFG__RUN_BIHR_MASK 0x00000100L
#define MP0_SMS_CFG__RUN_MBIST_MASK 0x00000200L
#define MP0_SMS_CFG__SMS_FUSE_VALID_MASK 0x00010000L
#define MP0_SMS_CFG__SMS_NEXT_FETCH_MASK 0x01000000L
#define MP0_SMS_CFG__RAM_REPAIR_DONE_MASK 0x02000000L
#define MP0_SMS_CFG__RAM_BIST_FAIL_MASK 0x04000000L

// MP0_FUSE_SMS_0
#define MP0_FUSE_SMS_0__DATA_MASK 0xffffffffL

// MP0_FUSE_SMS_1
#define MP0_FUSE_SMS_1__DATA_MASK 0xffffffffL

// MP0_FUSE_SMS_2
#define MP0_FUSE_SMS_2__DATA_MASK 0xffffffffL

// MP0_FUSE_SMS_3
#define MP0_FUSE_SMS_3__DATA_MASK 0xffffffffL

// MP0_FUSE_SMS_4
#define MP0_FUSE_SMS_4__DATA_MASK 0xffffffffL

// MP0_FUSE_SMS_5
#define MP0_FUSE_SMS_5__DATA_MASK 0xffffffffL

// MP0_FUSE_SMS_6
#define MP0_FUSE_SMS_6__DATA_MASK 0xffffffffL

// MP0_FUSE_SMS_7
#define MP0_FUSE_SMS_7__DATA_MASK 0xffffffffL

// MP0_ACC_VIO_INTSTS
#define MP0_ACC_VIO_INTSTS__INTSTS0_MASK 0x00000001L
#define MP0_ACC_VIO_INTSTS__INTSTS1_MASK 0x00000002L
#define MP0_ACC_VIO_INTSTS__INTSTS2_MASK 0x00000004L
#define MP0_ACC_VIO_INTSTS__INTSTS3_MASK 0x00000008L
#define MP0_ACC_VIO_INTSTS__INTSTS4_MASK 0x00000010L
#define MP0_ACC_VIO_INTSTS__INTSTS5_MASK 0x00000020L
#define MP0_ACC_VIO_INTSTS__INTSTS6_MASK 0x00000040L
#define MP0_ACC_VIO_INTSTS__INTSTS7_MASK 0x00000080L
#define MP0_ACC_VIO_INTSTS__INTSTS8_MASK 0x00000100L
#define MP0_ACC_VIO_INTSTS__INTSTS9_MASK 0x00000200L
#define MP0_ACC_VIO_INTSTS__INTSTS10_MASK 0x00000400L
#define MP0_ACC_VIO_INTSTS__INTSTS11_MASK 0x00000800L
#define MP0_ACC_VIO_INTSTS__INTSTS12_MASK 0x00001000L
#define MP0_ACC_VIO_INTSTS__INTSTS13_MASK 0x00002000L
#define MP0_ACC_VIO_INTSTS__INTSTS14_MASK 0x00004000L
#define MP0_ACC_VIO_INTSTS__INTSTS15_MASK 0x00008000L
#define MP0_ACC_VIO_INTSTS__INTSTS16_MASK 0x00010000L
#define MP0_ACC_VIO_INTSTS__INTSTS17_MASK 0x00020000L
#define MP0_ACC_VIO_INTSTS__INTSTS18_MASK 0x00040000L
#define MP0_ACC_VIO_INTSTS__INTSTS19_MASK 0x00080000L
#define MP0_ACC_VIO_INTSTS__INTSTS20_MASK 0x00100000L
#define MP0_ACC_VIO_INTSTS__INTSTS21_MASK 0x00200000L
#define MP0_ACC_VIO_INTSTS__INTSTS22_MASK 0x00400000L
#define MP0_ACC_VIO_INTSTS__INTSTS23_MASK 0x00800000L
#define MP0_ACC_VIO_INTSTS__INTSTS24_MASK 0x01000000L
#define MP0_ACC_VIO_INTSTS__INTSTS25_MASK 0x02000000L
#define MP0_ACC_VIO_INTSTS__INTSTS26_MASK 0x04000000L
#define MP0_ACC_VIO_INTSTS__INTSTS27_MASK 0x08000000L
#define MP0_ACC_VIO_INTSTS__INTSTS28_MASK 0x10000000L
#define MP0_ACC_VIO_INTSTS__INTSTS29_MASK 0x20000000L
#define MP0_ACC_VIO_INTSTS__INTSTS30_MASK 0x40000000L
#define MP0_ACC_VIO_INTSTS__INTSTS31_MASK 0x80000000L

// MP0_TDR_MISC0_STATUS
#define MP0_TDR_MISC0_STATUS__DATA_MASK 0xffffffffL

// MP0_FW_OVERRIDE
#define MP0_FW_OVERRIDE__FORCE_SS_NOTR_MASK 0x00000001L
#define MP0_FW_OVERRIDE__RESERVED_MASK 0xfffffffeL

// MP0_BOOTROM_REVID
#define MP0_BOOTROM_REVID__REVID_MASK 0xffffffffL

// MP0_CRU_CPU_CTRL_STS
#define MP0_CRU_CPU_CTRL_STS__EVENTI_MASK 0x00000001L
#define MP0_CRU_CPU_CTRL_STS__EVENTO_MASK 0x00000002L
#define MP0_CRU_CPU_CTRL_STS__TEINIT_MASK 0x00000004L
#define MP0_CRU_CPU_CTRL_STS__CP15SDISABLE_MASK 0x00000008L
#define MP0_CRU_CPU_CTRL_STS__L1RSTDISABLE_MASK 0x00000010L
#define MP0_CRU_CPU_CTRL_STS__PCLKENDBG_MASK 0x00000020L
#define MP0_CRU_CPU_CTRL_STS__CLUSTERID_MASK 0x000003c0L

// MP0_SFUSE_SEC
#define MP0_SFUSE_SEC__CPU_DBG_SEL_MASK 0x00000001L
#define MP0_SFUSE_SEC__DATA_MASK 0xfffffffeL

// MP0_COLD_BOOT_EVENTS
#define MP0_COLD_BOOT_EVENTS__COLD_BOOT_SEQ_DONE_MASK 0x00000001L
#define MP0_COLD_BOOT_EVENTS__RESERVED_MASK 0xfffffffeL

// MP0_WARM_BOOT_EVENTS
#define MP0_WARM_BOOT_EVENTS__WARM_BOOT_SEQ_DONE_MASK 0x00000001L
#define MP0_WARM_BOOT_EVENTS__RESERVED_MASK 0xfffffffeL

// MP0_NSWORLD_P2CMSG_INTR_CTRL
#define MP0_NSWORLD_P2CMSG_INTR_CTRL__P2CMSG_INTEN_NSENB_MASK 0x0000000fL

// MP0_NSWORLD_P2CMSG_CTRL
#define MP0_NSWORLD_P2CMSG_CTRL__P2CMSG_NSENB_MASK 0x0000000fL

// MP0_NSWORLD_C2PMSG_CTRL
#define MP0_NSWORLD_C2PMSG_CTRL__C2PMSG_NSENB_MASK 0xffffffffL

// MP0_NSWORLD_C2PMSG_CTRL_1
#define MP0_NSWORLD_C2PMSG_CTRL_1__C2PMSG_NSENB_1_MASK 0xffffffffL

// MP0_NSWORLD_C2PMSG_CTRL_2
#define MP0_NSWORLD_C2PMSG_CTRL_2__C2PMSG_NSENB_2_MASK 0xffffffffL

// MP0_NSWORLD_P2SMSG_CTRL
#define MP0_NSWORLD_P2SMSG_CTRL__P2SMSG_NSENB_MASK 0x0000000fL

// MP0_NSWORLD_S2PMSG_CTRL
#define MP0_NSWORLD_S2PMSG_CTRL__S2PMSG_NSENB_MASK 0x00000001L

// MP0_NSWORLD_PIC0_CTRL_0
#define MP0_NSWORLD_PIC0_CTRL_0__PIC_NSENB_MASK 0xffffffffL

// MP0_NSWORLD_PIC0_CTRL_1
#define MP0_NSWORLD_PIC0_CTRL_1__PIC_NSENB_MASK 0xffffffffL

// MP0_NSWORLD_PIC0_CTRL_2
#define MP0_NSWORLD_PIC0_CTRL_2__PIC_NSENB_MASK 0xffffffffL

// MP0_NSWORLD_PIC0_CTRL_3
#define MP0_NSWORLD_PIC0_CTRL_3__PIC_NSENB_MASK 0xffffffffL

// MP0_NSWORLD_PIC1_CTRL_0
#define MP0_NSWORLD_PIC1_CTRL_0__PIC_NSENB_MASK 0xffffffffL

// MP0_NSWORLD_PIC1_CTRL_1
#define MP0_NSWORLD_PIC1_CTRL_1__PIC_NSENB_MASK 0xffffffffL

// MP0_NSWORLD_PIC1_CTRL_2
#define MP0_NSWORLD_PIC1_CTRL_2__PIC_NSENB_MASK 0xffffffffL

// MP0_NSWORLD_PIC1_CTRL_3
#define MP0_NSWORLD_PIC1_CTRL_3__PIC_NSENB_MASK 0xffffffffL

// MP0_NSWORLD_TIMER_CTRL
#define MP0_NSWORLD_TIMER_CTRL__TIMER_0_NSENB_MASK 0x00000001L
#define MP0_NSWORLD_TIMER_CTRL__TIMER_1_NSENB_MASK 0x00000002L
#define MP0_NSWORLD_TIMER_CTRL__TIMER_2_NSENB_MASK 0x00000004L
#define MP0_NSWORLD_TIMER_CTRL__TIMER_3_NSENB_MASK 0x00000008L

// MP0_EVCNTCTL
#define MP0_EVCNTCTL__EVENTCNT_EN_MASK 0x00000001L
#define MP0_EVCNTCTL__EVENTCNT_RSTB_MASK 0x00000002L
#define MP0_EVCNTCTL__EVENTCNT_SHADOW_MASK 0x00000004L

// MP0_EVCNTSEL
#define MP0_EVCNTSEL__EVENT0_BLK_MASK 0x0000003fL
#define MP0_EVCNTSEL__EVENT0_SEL_MASK 0x00003f00L
#define MP0_EVCNTSEL__EVENT1_BLK_MASK 0x003f0000L
#define MP0_EVCNTSEL__EVENT1_SEL_MASK 0x3f000000L

// MP0_EVCNT0
#define MP0_EVCNT0__EVENTCNT0_MASK 0xffffffffL

// MP0_EVCNT1
#define MP0_EVCNT1__EVENTCNT1_MASK 0xffffffffL

// MP0_EVCNTHI
#define MP0_EVCNTHI__EVENTCNT0_HI_MASK 0x000000ffL
#define MP0_EVCNTHI__EVENTCNT1_HI_MASK 0x00ff0000L

// MP0_J2P_MBOX0
#define MP0_J2P_MBOX0__MBX_MASK 0xffffffffL

// MP0_J2P_MBOX1
#define MP0_J2P_MBOX1__MBX_MASK 0xffffffffL

// MP0_J2P_ATTR
#define MP0_J2P_ATTR__J2P_ATTR_MASK 0x00000003L

// MP0_CRU_ACC_VIO_INTSTS
#define MP0_CRU_ACC_VIO_INTSTS__INTSTS0_MASK 0x00000001L
#define MP0_CRU_ACC_VIO_INTSTS__INTSTS1_MASK 0x00000002L
#define MP0_CRU_ACC_VIO_INTSTS__INTSTS2_MASK 0x00000004L
#define MP0_CRU_ACC_VIO_INTSTS__INTSTS3_MASK 0x00000008L
#define MP0_CRU_ACC_VIO_INTSTS__INTSTS4_MASK 0x00000010L
#define MP0_CRU_ACC_VIO_INTSTS__INTSTS5_MASK 0x00000020L
#define MP0_CRU_ACC_VIO_INTSTS__INTSTS6_MASK 0x00000040L
#define MP0_CRU_ACC_VIO_INTSTS__INTSTS7_MASK 0x00000080L
#define MP0_CRU_ACC_VIO_INTSTS__INTSTS8_MASK 0x00000100L
#define MP0_CRU_ACC_VIO_INTSTS__INTSTS9_MASK 0x00000200L
#define MP0_CRU_ACC_VIO_INTSTS__INTSTS10_MASK 0x00000400L
#define MP0_CRU_ACC_VIO_INTSTS__INTSTS11_MASK 0x00000800L
#define MP0_CRU_ACC_VIO_INTSTS__INTSTS12_MASK 0x00001000L
#define MP0_CRU_ACC_VIO_INTSTS__INTSTS13_MASK 0x00002000L
#define MP0_CRU_ACC_VIO_INTSTS__INTSTS14_MASK 0x00004000L
#define MP0_CRU_ACC_VIO_INTSTS__INTSTS15_MASK 0x00008000L
#define MP0_CRU_ACC_VIO_INTSTS__INTSTS16_MASK 0x00010000L
#define MP0_CRU_ACC_VIO_INTSTS__INTSTS17_MASK 0x00020000L
#define MP0_CRU_ACC_VIO_INTSTS__INTSTS18_MASK 0x00040000L
#define MP0_CRU_ACC_VIO_INTSTS__INTSTS19_MASK 0x00080000L
#define MP0_CRU_ACC_VIO_INTSTS__INTSTS20_MASK 0x00100000L
#define MP0_CRU_ACC_VIO_INTSTS__INTSTS21_MASK 0x00200000L
#define MP0_CRU_ACC_VIO_INTSTS__INTSTS22_MASK 0x00400000L
#define MP0_CRU_ACC_VIO_INTSTS__INTSTS23_MASK 0x00800000L
#define MP0_CRU_ACC_VIO_INTSTS__INTSTS24_MASK 0x01000000L
#define MP0_CRU_ACC_VIO_INTSTS__INTSTS25_MASK 0x02000000L
#define MP0_CRU_ACC_VIO_INTSTS__INTSTS26_MASK 0x04000000L
#define MP0_CRU_ACC_VIO_INTSTS__INTSTS27_MASK 0x08000000L
#define MP0_CRU_ACC_VIO_INTSTS__INTSTS28_MASK 0x10000000L
#define MP0_CRU_ACC_VIO_INTSTS__INTSTS29_MASK 0x20000000L
#define MP0_CRU_ACC_VIO_INTSTS__INTSTS30_MASK 0x40000000L
#define MP0_CRU_ACC_VIO_INTSTS__INTSTS31_MASK 0x80000000L

// MP0_ACC_VIOL_LOG0
#define MP0_ACC_VIOL_LOG0__AXI_ACC_VIO_LOG_MASK 0x7fffffffL
#define MP0_ACC_VIOL_LOG0__AXI_LOG_CLEAR_MASK 0x80000000L

// MP0_ACC_VIOL_LOG1
#define MP0_ACC_VIOL_LOG1__AXI_ACC_VIO_ADDR_MASK 0xffffffffL

// MP0_SEC_SCRATCH0
#define MP0_SEC_SCRATCH0__DATA_MASK 0xffffffffL

// MP0_SEC_SCRATCH1
#define MP0_SEC_SCRATCH1__DATA_MASK 0xffffffffL

// MP0_SEC_SCRATCH2
#define MP0_SEC_SCRATCH2__DATA_MASK 0xffffffffL

// MP0_SEC_SCRATCH3
#define MP0_SEC_SCRATCH3__DATA_MASK 0xffffffffL

// MP0_STICKY
#define MP0_STICKY__DATA_MASK 0xffffffffL

// MP0_CRU_MISC_CTRL
#define MP0_CRU_MISC_CTRL__ERROR_RESPONSE_ON_ACCVIOL_MASK 0x00000001L

// MP0_SOFT_RESET_CTRL
#define MP0_SOFT_RESET_CTRL__MP_MMU_RESET_MASK 0x00000001L
#define MP0_SOFT_RESET_CTRL__MP_CPU_RESET_MASK 0x00000002L
#define MP0_SOFT_RESET_CTRL__MP_SMNIF_RESET_MASK 0x00000004L
#define MP0_SOFT_RESET_CTRL__MP_ROM_RESET_MASK 0x00000008L
#define MP0_SOFT_RESET_CTRL__MP_DAP_RESET_MASK 0x00000010L
#define MP0_SOFT_RESET_CTRL__MP_DRM_RESET_MASK 0x00000020L
#define MP0_SOFT_RESET_CTRL__MP_SHUBIF_RESET_MASK 0x00000100L
#define MP0_SOFT_RESET_CTRL__MP_MHUBIF_RESET_MASK 0x00000200L

// MP0_NS_PROT_FAULT_STATUS_0
#define MP0_NS_PROT_FAULT_STATUS_0__MMU_CFG_NS0_VIOL_MASK 0x00000001L
#define MP0_NS_PROT_FAULT_STATUS_0__MMU_SRAM_NS0_VIOL_MASK 0x00000002L
#define MP0_NS_PROT_FAULT_STATUS_0__ROM_NS0_VIOL_MASK 0x00000004L
#define MP0_NS_PROT_FAULT_STATUS_0__ROM_CFG_NS0_VIOL_MASK 0x00000008L
#define MP0_NS_PROT_FAULT_STATUS_0__CRU_NS0_VIOL_MASK 0x00000010L

// MP0_FW_STATUS
#define MP0_FW_STATUS__FW_STATUS_MASK 0xffffffffL

// MP0_ROM_FW_CNTL
#define MP0_ROM_FW_CNTL__ROM_FW_FLOW_CNTL_MASK 0xffffffffL

// MP0_FW_MISC_CTRL
#define MP0_FW_MISC_CTRL__MP_FW_VALUE_MASK 0xffffffffL

// MP0_AEB_STATUS_0
#define MP0_AEB_STATUS_0__MP0_AEB_DBG_BUS_en_MASK 0x00000001L
#define MP0_AEB_STATUS_0__MP0_AEB_CPU_DBG_TDRs_en_MASK 0x00000002L
#define MP0_AEB_STATUS_0__MP0_AEB_JTAG_AXI_master_en_MASK 0x00000004L
#define MP0_AEB_STATUS_0__MP0_AEB_ROM_content_visible_en_MASK 0x00000008L
#define MP0_AEB_STATUS_0__MP0_AEB_ROM_keys_visible_en_MASK 0x00000010L
#define MP0_AEB_STATUS_0__MP0_AEB_SCAN_DUMP_en_MASK 0x00000020L

// MP0_AEB_STATUS_1
#define MP0_AEB_STATUS_1__MP1_AEB_DBG_BUS_en_MASK 0x00000001L
#define MP0_AEB_STATUS_1__MP1_AEB_CPU_DBG_TDRs_en_MASK 0x00000002L
#define MP0_AEB_STATUS_1__MP1_AEB_JTAG_AXI_master_en_MASK 0x00000004L
#define MP0_AEB_STATUS_1__MP1_AEB_SCAN_DUMP_en_MASK 0x00000008L

// MP0_AEB_JTAG_DBG_CTRL
#define MP0_AEB_JTAG_DBG_CTRL__MP1_AEB_OVRD_DBG_BUS_en_MASK 0x00000001L
#define MP0_AEB_JTAG_DBG_CTRL__MP1_AEB_OVRD_CPU_DBG_TDRs_en_MASK 0x00000002L
#define MP0_AEB_JTAG_DBG_CTRL__MP1_AEB_OVRD_JTAG_AXI_master_en_MASK 0x00000004L
#define MP0_AEB_JTAG_DBG_CTRL__MP1_AEB_OVRD_SCAN_DUMP_en_MASK 0x00000008L

// MP0_AEB_JTAG_DBG_CTRL_LOCK
#define MP0_AEB_JTAG_DBG_CTRL_LOCK__MP1_AEB_LOCK_OVRD_DBG_BUS_en_MASK 0x00000001L
#define MP0_AEB_JTAG_DBG_CTRL_LOCK__MP1_AEB_LOCK_OVRD_CPU_DBG_TDRs_en_MASK 0x00000002L
#define MP0_AEB_JTAG_DBG_CTRL_LOCK__MP1_AEB_LOCK_OVRD_JTAG_AXI_master_en_MASK 0x00000004L
#define MP0_AEB_JTAG_DBG_CTRL_LOCK__MP1_AEB_LOCK_OVRD_SCAN_DUMP_en_MASK 0x00000008L

// MP0_AEB_CNTL_0
#define MP0_AEB_CNTL_0__MP0_AEB_DIS_DBG_BUS_en_MASK 0x00000001L
#define MP0_AEB_CNTL_0__MP0_AEB_DIS_CPU_DBG_TDRs_en_MASK 0x00000002L
#define MP0_AEB_CNTL_0__MP0_AEB_DIS_JTAG_AXI_master_en_MASK 0x00000004L
#define MP0_AEB_CNTL_0__MP0_AEB_DIS_ROM_content_visible_en_MASK 0x00000008L
#define MP0_AEB_CNTL_0__MP0_AEB_DIS_ROM_keys_visible_en_MASK 0x00000010L
#define MP0_AEB_CNTL_0__MP0_AEB_DIS_SCAN_DUMP_en_MASK 0x00000020L

// MP0_AEB_CNTL_1
#define MP0_AEB_CNTL_1__MP1_AEB_DIS_DBG_BUS_en_MASK 0x00000001L
#define MP0_AEB_CNTL_1__MP1_AEB_DIS_CPU_DBG_TDRs_en_MASK 0x00000002L
#define MP0_AEB_CNTL_1__MP1_AEB_DIS_JTAG_AXI_master_en_MASK 0x00000004L
#define MP0_AEB_CNTL_1__MP1_AEB_DIS_SCAN_DUMP_en_MASK 0x00000008L

// MP0_PIC0_LEVEL_0
#define MP0_PIC0_LEVEL_0__INTR_TRIGGER_0_MASK 0x00000001L
#define MP0_PIC0_LEVEL_0__INTR_TRIGGER_1_MASK 0x00000002L
#define MP0_PIC0_LEVEL_0__INTR_TRIGGER_2_MASK 0x00000004L
#define MP0_PIC0_LEVEL_0__INTR_TRIGGER_3_MASK 0x00000008L
#define MP0_PIC0_LEVEL_0__INTR_TRIGGER_4_MASK 0x00000010L
#define MP0_PIC0_LEVEL_0__INTR_TRIGGER_5_MASK 0x00000020L
#define MP0_PIC0_LEVEL_0__INTR_TRIGGER_6_MASK 0x00000040L
#define MP0_PIC0_LEVEL_0__INTR_TRIGGER_7_MASK 0x00000080L
#define MP0_PIC0_LEVEL_0__INTR_TRIGGER_8_MASK 0x00000100L
#define MP0_PIC0_LEVEL_0__INTR_TRIGGER_9_MASK 0x00000200L
#define MP0_PIC0_LEVEL_0__INTR_TRIGGER_10_MASK 0x00000400L
#define MP0_PIC0_LEVEL_0__INTR_TRIGGER_11_MASK 0x00000800L
#define MP0_PIC0_LEVEL_0__INTR_TRIGGER_12_MASK 0x00001000L
#define MP0_PIC0_LEVEL_0__INTR_TRIGGER_13_MASK 0x00002000L
#define MP0_PIC0_LEVEL_0__INTR_TRIGGER_14_MASK 0x00004000L
#define MP0_PIC0_LEVEL_0__INTR_TRIGGER_15_MASK 0x00008000L
#define MP0_PIC0_LEVEL_0__INTR_TRIGGER_16_MASK 0x00010000L
#define MP0_PIC0_LEVEL_0__INTR_TRIGGER_17_MASK 0x00020000L
#define MP0_PIC0_LEVEL_0__INTR_TRIGGER_18_MASK 0x00040000L
#define MP0_PIC0_LEVEL_0__INTR_TRIGGER_19_MASK 0x00080000L
#define MP0_PIC0_LEVEL_0__INTR_TRIGGER_20_MASK 0x00100000L
#define MP0_PIC0_LEVEL_0__INTR_TRIGGER_21_MASK 0x00200000L
#define MP0_PIC0_LEVEL_0__INTR_TRIGGER_22_MASK 0x00400000L
#define MP0_PIC0_LEVEL_0__INTR_TRIGGER_23_MASK 0x00800000L
#define MP0_PIC0_LEVEL_0__INTR_TRIGGER_24_MASK 0x01000000L
#define MP0_PIC0_LEVEL_0__INTR_TRIGGER_25_MASK 0x02000000L
#define MP0_PIC0_LEVEL_0__INTR_TRIGGER_26_MASK 0x04000000L
#define MP0_PIC0_LEVEL_0__INTR_TRIGGER_27_MASK 0x08000000L
#define MP0_PIC0_LEVEL_0__INTR_TRIGGER_28_MASK 0x10000000L
#define MP0_PIC0_LEVEL_0__INTR_TRIGGER_29_MASK 0x20000000L
#define MP0_PIC0_LEVEL_0__INTR_TRIGGER_30_MASK 0x40000000L
#define MP0_PIC0_LEVEL_0__INTR_TRIGGER_31_MASK 0x80000000L

// MP0_PIC0_LEVEL_1
#define MP0_PIC0_LEVEL_1__INTR_TRIGGER_0_MASK 0x00000001L
#define MP0_PIC0_LEVEL_1__INTR_TRIGGER_1_MASK 0x00000002L
#define MP0_PIC0_LEVEL_1__INTR_TRIGGER_2_MASK 0x00000004L
#define MP0_PIC0_LEVEL_1__INTR_TRIGGER_3_MASK 0x00000008L
#define MP0_PIC0_LEVEL_1__INTR_TRIGGER_4_MASK 0x00000010L
#define MP0_PIC0_LEVEL_1__INTR_TRIGGER_5_MASK 0x00000020L
#define MP0_PIC0_LEVEL_1__INTR_TRIGGER_6_MASK 0x00000040L
#define MP0_PIC0_LEVEL_1__INTR_TRIGGER_7_MASK 0x00000080L
#define MP0_PIC0_LEVEL_1__INTR_TRIGGER_8_MASK 0x00000100L
#define MP0_PIC0_LEVEL_1__INTR_TRIGGER_9_MASK 0x00000200L
#define MP0_PIC0_LEVEL_1__INTR_TRIGGER_10_MASK 0x00000400L
#define MP0_PIC0_LEVEL_1__INTR_TRIGGER_11_MASK 0x00000800L
#define MP0_PIC0_LEVEL_1__INTR_TRIGGER_12_MASK 0x00001000L
#define MP0_PIC0_LEVEL_1__INTR_TRIGGER_13_MASK 0x00002000L
#define MP0_PIC0_LEVEL_1__INTR_TRIGGER_14_MASK 0x00004000L
#define MP0_PIC0_LEVEL_1__INTR_TRIGGER_15_MASK 0x00008000L
#define MP0_PIC0_LEVEL_1__INTR_TRIGGER_16_MASK 0x00010000L
#define MP0_PIC0_LEVEL_1__INTR_TRIGGER_17_MASK 0x00020000L
#define MP0_PIC0_LEVEL_1__INTR_TRIGGER_18_MASK 0x00040000L
#define MP0_PIC0_LEVEL_1__INTR_TRIGGER_19_MASK 0x00080000L
#define MP0_PIC0_LEVEL_1__INTR_TRIGGER_20_MASK 0x00100000L
#define MP0_PIC0_LEVEL_1__INTR_TRIGGER_21_MASK 0x00200000L
#define MP0_PIC0_LEVEL_1__INTR_TRIGGER_22_MASK 0x00400000L
#define MP0_PIC0_LEVEL_1__INTR_TRIGGER_23_MASK 0x00800000L
#define MP0_PIC0_LEVEL_1__INTR_TRIGGER_24_MASK 0x01000000L
#define MP0_PIC0_LEVEL_1__INTR_TRIGGER_25_MASK 0x02000000L
#define MP0_PIC0_LEVEL_1__INTR_TRIGGER_26_MASK 0x04000000L
#define MP0_PIC0_LEVEL_1__INTR_TRIGGER_27_MASK 0x08000000L
#define MP0_PIC0_LEVEL_1__INTR_TRIGGER_28_MASK 0x10000000L
#define MP0_PIC0_LEVEL_1__INTR_TRIGGER_29_MASK 0x20000000L
#define MP0_PIC0_LEVEL_1__INTR_TRIGGER_30_MASK 0x40000000L
#define MP0_PIC0_LEVEL_1__INTR_TRIGGER_31_MASK 0x80000000L

// MP0_PIC0_LEVEL_2
#define MP0_PIC0_LEVEL_2__INTR_TRIGGER_0_MASK 0x00000001L
#define MP0_PIC0_LEVEL_2__INTR_TRIGGER_1_MASK 0x00000002L
#define MP0_PIC0_LEVEL_2__INTR_TRIGGER_2_MASK 0x00000004L
#define MP0_PIC0_LEVEL_2__INTR_TRIGGER_3_MASK 0x00000008L
#define MP0_PIC0_LEVEL_2__INTR_TRIGGER_4_MASK 0x00000010L
#define MP0_PIC0_LEVEL_2__INTR_TRIGGER_5_MASK 0x00000020L
#define MP0_PIC0_LEVEL_2__INTR_TRIGGER_6_MASK 0x00000040L
#define MP0_PIC0_LEVEL_2__INTR_TRIGGER_7_MASK 0x00000080L
#define MP0_PIC0_LEVEL_2__INTR_TRIGGER_8_MASK 0x00000100L
#define MP0_PIC0_LEVEL_2__INTR_TRIGGER_9_MASK 0x00000200L
#define MP0_PIC0_LEVEL_2__INTR_TRIGGER_10_MASK 0x00000400L
#define MP0_PIC0_LEVEL_2__INTR_TRIGGER_11_MASK 0x00000800L
#define MP0_PIC0_LEVEL_2__INTR_TRIGGER_12_MASK 0x00001000L
#define MP0_PIC0_LEVEL_2__INTR_TRIGGER_13_MASK 0x00002000L
#define MP0_PIC0_LEVEL_2__INTR_TRIGGER_14_MASK 0x00004000L
#define MP0_PIC0_LEVEL_2__INTR_TRIGGER_15_MASK 0x00008000L
#define MP0_PIC0_LEVEL_2__INTR_TRIGGER_16_MASK 0x00010000L
#define MP0_PIC0_LEVEL_2__INTR_TRIGGER_17_MASK 0x00020000L
#define MP0_PIC0_LEVEL_2__INTR_TRIGGER_18_MASK 0x00040000L
#define MP0_PIC0_LEVEL_2__INTR_TRIGGER_19_MASK 0x00080000L
#define MP0_PIC0_LEVEL_2__INTR_TRIGGER_20_MASK 0x00100000L
#define MP0_PIC0_LEVEL_2__INTR_TRIGGER_21_MASK 0x00200000L
#define MP0_PIC0_LEVEL_2__INTR_TRIGGER_22_MASK 0x00400000L
#define MP0_PIC0_LEVEL_2__INTR_TRIGGER_23_MASK 0x00800000L
#define MP0_PIC0_LEVEL_2__INTR_TRIGGER_24_MASK 0x01000000L
#define MP0_PIC0_LEVEL_2__INTR_TRIGGER_25_MASK 0x02000000L
#define MP0_PIC0_LEVEL_2__INTR_TRIGGER_26_MASK 0x04000000L
#define MP0_PIC0_LEVEL_2__INTR_TRIGGER_27_MASK 0x08000000L
#define MP0_PIC0_LEVEL_2__INTR_TRIGGER_28_MASK 0x10000000L
#define MP0_PIC0_LEVEL_2__INTR_TRIGGER_29_MASK 0x20000000L
#define MP0_PIC0_LEVEL_2__INTR_TRIGGER_30_MASK 0x40000000L
#define MP0_PIC0_LEVEL_2__INTR_TRIGGER_31_MASK 0x80000000L

// MP0_PIC0_LEVEL_3
#define MP0_PIC0_LEVEL_3__INTR_TRIGGER_0_MASK 0x00000001L
#define MP0_PIC0_LEVEL_3__INTR_TRIGGER_1_MASK 0x00000002L
#define MP0_PIC0_LEVEL_3__INTR_TRIGGER_2_MASK 0x00000004L
#define MP0_PIC0_LEVEL_3__INTR_TRIGGER_3_MASK 0x00000008L
#define MP0_PIC0_LEVEL_3__INTR_TRIGGER_4_MASK 0x00000010L
#define MP0_PIC0_LEVEL_3__INTR_TRIGGER_5_MASK 0x00000020L
#define MP0_PIC0_LEVEL_3__INTR_TRIGGER_6_MASK 0x00000040L
#define MP0_PIC0_LEVEL_3__INTR_TRIGGER_7_MASK 0x00000080L
#define MP0_PIC0_LEVEL_3__INTR_TRIGGER_8_MASK 0x00000100L
#define MP0_PIC0_LEVEL_3__INTR_TRIGGER_9_MASK 0x00000200L
#define MP0_PIC0_LEVEL_3__INTR_TRIGGER_10_MASK 0x00000400L
#define MP0_PIC0_LEVEL_3__INTR_TRIGGER_11_MASK 0x00000800L
#define MP0_PIC0_LEVEL_3__INTR_TRIGGER_12_MASK 0x00001000L
#define MP0_PIC0_LEVEL_3__INTR_TRIGGER_13_MASK 0x00002000L
#define MP0_PIC0_LEVEL_3__INTR_TRIGGER_14_MASK 0x00004000L
#define MP0_PIC0_LEVEL_3__INTR_TRIGGER_15_MASK 0x00008000L
#define MP0_PIC0_LEVEL_3__INTR_TRIGGER_16_MASK 0x00010000L
#define MP0_PIC0_LEVEL_3__INTR_TRIGGER_17_MASK 0x00020000L
#define MP0_PIC0_LEVEL_3__INTR_TRIGGER_18_MASK 0x00040000L
#define MP0_PIC0_LEVEL_3__INTR_TRIGGER_19_MASK 0x00080000L
#define MP0_PIC0_LEVEL_3__INTR_TRIGGER_20_MASK 0x00100000L
#define MP0_PIC0_LEVEL_3__INTR_TRIGGER_21_MASK 0x00200000L
#define MP0_PIC0_LEVEL_3__INTR_TRIGGER_22_MASK 0x00400000L
#define MP0_PIC0_LEVEL_3__INTR_TRIGGER_23_MASK 0x00800000L
#define MP0_PIC0_LEVEL_3__INTR_TRIGGER_24_MASK 0x01000000L
#define MP0_PIC0_LEVEL_3__INTR_TRIGGER_25_MASK 0x02000000L
#define MP0_PIC0_LEVEL_3__INTR_TRIGGER_26_MASK 0x04000000L
#define MP0_PIC0_LEVEL_3__INTR_TRIGGER_27_MASK 0x08000000L
#define MP0_PIC0_LEVEL_3__INTR_TRIGGER_28_MASK 0x10000000L
#define MP0_PIC0_LEVEL_3__INTR_TRIGGER_29_MASK 0x20000000L
#define MP0_PIC0_LEVEL_3__INTR_TRIGGER_30_MASK 0x40000000L
#define MP0_PIC0_LEVEL_3__INTR_TRIGGER_31_MASK 0x80000000L

// MP0_PIC0_EDGE_0
#define MP0_PIC0_EDGE_0__INTR_TRIGGER_0_MASK 0x00000001L
#define MP0_PIC0_EDGE_0__INTR_TRIGGER_1_MASK 0x00000002L
#define MP0_PIC0_EDGE_0__INTR_TRIGGER_2_MASK 0x00000004L
#define MP0_PIC0_EDGE_0__INTR_TRIGGER_3_MASK 0x00000008L
#define MP0_PIC0_EDGE_0__INTR_TRIGGER_4_MASK 0x00000010L
#define MP0_PIC0_EDGE_0__INTR_TRIGGER_5_MASK 0x00000020L
#define MP0_PIC0_EDGE_0__INTR_TRIGGER_6_MASK 0x00000040L
#define MP0_PIC0_EDGE_0__INTR_TRIGGER_7_MASK 0x00000080L
#define MP0_PIC0_EDGE_0__INTR_TRIGGER_8_MASK 0x00000100L
#define MP0_PIC0_EDGE_0__INTR_TRIGGER_9_MASK 0x00000200L
#define MP0_PIC0_EDGE_0__INTR_TRIGGER_10_MASK 0x00000400L
#define MP0_PIC0_EDGE_0__INTR_TRIGGER_11_MASK 0x00000800L
#define MP0_PIC0_EDGE_0__INTR_TRIGGER_12_MASK 0x00001000L
#define MP0_PIC0_EDGE_0__INTR_TRIGGER_13_MASK 0x00002000L
#define MP0_PIC0_EDGE_0__INTR_TRIGGER_14_MASK 0x00004000L
#define MP0_PIC0_EDGE_0__INTR_TRIGGER_15_MASK 0x00008000L
#define MP0_PIC0_EDGE_0__INTR_TRIGGER_16_MASK 0x00010000L
#define MP0_PIC0_EDGE_0__INTR_TRIGGER_17_MASK 0x00020000L
#define MP0_PIC0_EDGE_0__INTR_TRIGGER_18_MASK 0x00040000L
#define MP0_PIC0_EDGE_0__INTR_TRIGGER_19_MASK 0x00080000L
#define MP0_PIC0_EDGE_0__INTR_TRIGGER_20_MASK 0x00100000L
#define MP0_PIC0_EDGE_0__INTR_TRIGGER_21_MASK 0x00200000L
#define MP0_PIC0_EDGE_0__INTR_TRIGGER_22_MASK 0x00400000L
#define MP0_PIC0_EDGE_0__INTR_TRIGGER_23_MASK 0x00800000L
#define MP0_PIC0_EDGE_0__INTR_TRIGGER_24_MASK 0x01000000L
#define MP0_PIC0_EDGE_0__INTR_TRIGGER_25_MASK 0x02000000L
#define MP0_PIC0_EDGE_0__INTR_TRIGGER_26_MASK 0x04000000L
#define MP0_PIC0_EDGE_0__INTR_TRIGGER_27_MASK 0x08000000L
#define MP0_PIC0_EDGE_0__INTR_TRIGGER_28_MASK 0x10000000L
#define MP0_PIC0_EDGE_0__INTR_TRIGGER_29_MASK 0x20000000L
#define MP0_PIC0_EDGE_0__INTR_TRIGGER_30_MASK 0x40000000L
#define MP0_PIC0_EDGE_0__INTR_TRIGGER_31_MASK 0x80000000L

// MP0_PIC0_EDGE_1
#define MP0_PIC0_EDGE_1__INTR_TRIGGER_0_MASK 0x00000001L
#define MP0_PIC0_EDGE_1__INTR_TRIGGER_1_MASK 0x00000002L
#define MP0_PIC0_EDGE_1__INTR_TRIGGER_2_MASK 0x00000004L
#define MP0_PIC0_EDGE_1__INTR_TRIGGER_3_MASK 0x00000008L
#define MP0_PIC0_EDGE_1__INTR_TRIGGER_4_MASK 0x00000010L
#define MP0_PIC0_EDGE_1__INTR_TRIGGER_5_MASK 0x00000020L
#define MP0_PIC0_EDGE_1__INTR_TRIGGER_6_MASK 0x00000040L
#define MP0_PIC0_EDGE_1__INTR_TRIGGER_7_MASK 0x00000080L
#define MP0_PIC0_EDGE_1__INTR_TRIGGER_8_MASK 0x00000100L
#define MP0_PIC0_EDGE_1__INTR_TRIGGER_9_MASK 0x00000200L
#define MP0_PIC0_EDGE_1__INTR_TRIGGER_10_MASK 0x00000400L
#define MP0_PIC0_EDGE_1__INTR_TRIGGER_11_MASK 0x00000800L
#define MP0_PIC0_EDGE_1__INTR_TRIGGER_12_MASK 0x00001000L
#define MP0_PIC0_EDGE_1__INTR_TRIGGER_13_MASK 0x00002000L
#define MP0_PIC0_EDGE_1__INTR_TRIGGER_14_MASK 0x00004000L
#define MP0_PIC0_EDGE_1__INTR_TRIGGER_15_MASK 0x00008000L
#define MP0_PIC0_EDGE_1__INTR_TRIGGER_16_MASK 0x00010000L
#define MP0_PIC0_EDGE_1__INTR_TRIGGER_17_MASK 0x00020000L
#define MP0_PIC0_EDGE_1__INTR_TRIGGER_18_MASK 0x00040000L
#define MP0_PIC0_EDGE_1__INTR_TRIGGER_19_MASK 0x00080000L
#define MP0_PIC0_EDGE_1__INTR_TRIGGER_20_MASK 0x00100000L
#define MP0_PIC0_EDGE_1__INTR_TRIGGER_21_MASK 0x00200000L
#define MP0_PIC0_EDGE_1__INTR_TRIGGER_22_MASK 0x00400000L
#define MP0_PIC0_EDGE_1__INTR_TRIGGER_23_MASK 0x00800000L
#define MP0_PIC0_EDGE_1__INTR_TRIGGER_24_MASK 0x01000000L
#define MP0_PIC0_EDGE_1__INTR_TRIGGER_25_MASK 0x02000000L
#define MP0_PIC0_EDGE_1__INTR_TRIGGER_26_MASK 0x04000000L
#define MP0_PIC0_EDGE_1__INTR_TRIGGER_27_MASK 0x08000000L
#define MP0_PIC0_EDGE_1__INTR_TRIGGER_28_MASK 0x10000000L
#define MP0_PIC0_EDGE_1__INTR_TRIGGER_29_MASK 0x20000000L
#define MP0_PIC0_EDGE_1__INTR_TRIGGER_30_MASK 0x40000000L
#define MP0_PIC0_EDGE_1__INTR_TRIGGER_31_MASK 0x80000000L

// MP0_PIC0_EDGE_2
#define MP0_PIC0_EDGE_2__INTR_TRIGGER_0_MASK 0x00000001L
#define MP0_PIC0_EDGE_2__INTR_TRIGGER_1_MASK 0x00000002L
#define MP0_PIC0_EDGE_2__INTR_TRIGGER_2_MASK 0x00000004L
#define MP0_PIC0_EDGE_2__INTR_TRIGGER_3_MASK 0x00000008L
#define MP0_PIC0_EDGE_2__INTR_TRIGGER_4_MASK 0x00000010L
#define MP0_PIC0_EDGE_2__INTR_TRIGGER_5_MASK 0x00000020L
#define MP0_PIC0_EDGE_2__INTR_TRIGGER_6_MASK 0x00000040L
#define MP0_PIC0_EDGE_2__INTR_TRIGGER_7_MASK 0x00000080L
#define MP0_PIC0_EDGE_2__INTR_TRIGGER_8_MASK 0x00000100L
#define MP0_PIC0_EDGE_2__INTR_TRIGGER_9_MASK 0x00000200L
#define MP0_PIC0_EDGE_2__INTR_TRIGGER_10_MASK 0x00000400L
#define MP0_PIC0_EDGE_2__INTR_TRIGGER_11_MASK 0x00000800L
#define MP0_PIC0_EDGE_2__INTR_TRIGGER_12_MASK 0x00001000L
#define MP0_PIC0_EDGE_2__INTR_TRIGGER_13_MASK 0x00002000L
#define MP0_PIC0_EDGE_2__INTR_TRIGGER_14_MASK 0x00004000L
#define MP0_PIC0_EDGE_2__INTR_TRIGGER_15_MASK 0x00008000L
#define MP0_PIC0_EDGE_2__INTR_TRIGGER_16_MASK 0x00010000L
#define MP0_PIC0_EDGE_2__INTR_TRIGGER_17_MASK 0x00020000L
#define MP0_PIC0_EDGE_2__INTR_TRIGGER_18_MASK 0x00040000L
#define MP0_PIC0_EDGE_2__INTR_TRIGGER_19_MASK 0x00080000L
#define MP0_PIC0_EDGE_2__INTR_TRIGGER_20_MASK 0x00100000L
#define MP0_PIC0_EDGE_2__INTR_TRIGGER_21_MASK 0x00200000L
#define MP0_PIC0_EDGE_2__INTR_TRIGGER_22_MASK 0x00400000L
#define MP0_PIC0_EDGE_2__INTR_TRIGGER_23_MASK 0x00800000L
#define MP0_PIC0_EDGE_2__INTR_TRIGGER_24_MASK 0x01000000L
#define MP0_PIC0_EDGE_2__INTR_TRIGGER_25_MASK 0x02000000L
#define MP0_PIC0_EDGE_2__INTR_TRIGGER_26_MASK 0x04000000L
#define MP0_PIC0_EDGE_2__INTR_TRIGGER_27_MASK 0x08000000L
#define MP0_PIC0_EDGE_2__INTR_TRIGGER_28_MASK 0x10000000L
#define MP0_PIC0_EDGE_2__INTR_TRIGGER_29_MASK 0x20000000L
#define MP0_PIC0_EDGE_2__INTR_TRIGGER_30_MASK 0x40000000L
#define MP0_PIC0_EDGE_2__INTR_TRIGGER_31_MASK 0x80000000L

// MP0_PIC0_EDGE_3
#define MP0_PIC0_EDGE_3__INTR_TRIGGER_0_MASK 0x00000001L
#define MP0_PIC0_EDGE_3__INTR_TRIGGER_1_MASK 0x00000002L
#define MP0_PIC0_EDGE_3__INTR_TRIGGER_2_MASK 0x00000004L
#define MP0_PIC0_EDGE_3__INTR_TRIGGER_3_MASK 0x00000008L
#define MP0_PIC0_EDGE_3__INTR_TRIGGER_4_MASK 0x00000010L
#define MP0_PIC0_EDGE_3__INTR_TRIGGER_5_MASK 0x00000020L
#define MP0_PIC0_EDGE_3__INTR_TRIGGER_6_MASK 0x00000040L
#define MP0_PIC0_EDGE_3__INTR_TRIGGER_7_MASK 0x00000080L
#define MP0_PIC0_EDGE_3__INTR_TRIGGER_8_MASK 0x00000100L
#define MP0_PIC0_EDGE_3__INTR_TRIGGER_9_MASK 0x00000200L
#define MP0_PIC0_EDGE_3__INTR_TRIGGER_10_MASK 0x00000400L
#define MP0_PIC0_EDGE_3__INTR_TRIGGER_11_MASK 0x00000800L
#define MP0_PIC0_EDGE_3__INTR_TRIGGER_12_MASK 0x00001000L
#define MP0_PIC0_EDGE_3__INTR_TRIGGER_13_MASK 0x00002000L
#define MP0_PIC0_EDGE_3__INTR_TRIGGER_14_MASK 0x00004000L
#define MP0_PIC0_EDGE_3__INTR_TRIGGER_15_MASK 0x00008000L
#define MP0_PIC0_EDGE_3__INTR_TRIGGER_16_MASK 0x00010000L
#define MP0_PIC0_EDGE_3__INTR_TRIGGER_17_MASK 0x00020000L
#define MP0_PIC0_EDGE_3__INTR_TRIGGER_18_MASK 0x00040000L
#define MP0_PIC0_EDGE_3__INTR_TRIGGER_19_MASK 0x00080000L
#define MP0_PIC0_EDGE_3__INTR_TRIGGER_20_MASK 0x00100000L
#define MP0_PIC0_EDGE_3__INTR_TRIGGER_21_MASK 0x00200000L
#define MP0_PIC0_EDGE_3__INTR_TRIGGER_22_MASK 0x00400000L
#define MP0_PIC0_EDGE_3__INTR_TRIGGER_23_MASK 0x00800000L
#define MP0_PIC0_EDGE_3__INTR_TRIGGER_24_MASK 0x01000000L
#define MP0_PIC0_EDGE_3__INTR_TRIGGER_25_MASK 0x02000000L
#define MP0_PIC0_EDGE_3__INTR_TRIGGER_26_MASK 0x04000000L
#define MP0_PIC0_EDGE_3__INTR_TRIGGER_27_MASK 0x08000000L
#define MP0_PIC0_EDGE_3__INTR_TRIGGER_28_MASK 0x10000000L
#define MP0_PIC0_EDGE_3__INTR_TRIGGER_29_MASK 0x20000000L
#define MP0_PIC0_EDGE_3__INTR_TRIGGER_30_MASK 0x40000000L
#define MP0_PIC0_EDGE_3__INTR_TRIGGER_31_MASK 0x80000000L

// MP0_PIC0_PRIORITY_0
#define MP0_PIC0_PRIORITY_0__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC0_PRIORITY_0__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC0_PRIORITY_0__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC0_PRIORITY_0__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC0_PRIORITY_1
#define MP0_PIC0_PRIORITY_1__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC0_PRIORITY_1__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC0_PRIORITY_1__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC0_PRIORITY_1__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC0_PRIORITY_2
#define MP0_PIC0_PRIORITY_2__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC0_PRIORITY_2__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC0_PRIORITY_2__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC0_PRIORITY_2__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC0_PRIORITY_3
#define MP0_PIC0_PRIORITY_3__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC0_PRIORITY_3__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC0_PRIORITY_3__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC0_PRIORITY_3__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC0_PRIORITY_4
#define MP0_PIC0_PRIORITY_4__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC0_PRIORITY_4__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC0_PRIORITY_4__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC0_PRIORITY_4__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC0_PRIORITY_5
#define MP0_PIC0_PRIORITY_5__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC0_PRIORITY_5__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC0_PRIORITY_5__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC0_PRIORITY_5__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC0_PRIORITY_6
#define MP0_PIC0_PRIORITY_6__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC0_PRIORITY_6__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC0_PRIORITY_6__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC0_PRIORITY_6__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC0_PRIORITY_7
#define MP0_PIC0_PRIORITY_7__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC0_PRIORITY_7__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC0_PRIORITY_7__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC0_PRIORITY_7__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC0_PRIORITY_8
#define MP0_PIC0_PRIORITY_8__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC0_PRIORITY_8__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC0_PRIORITY_8__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC0_PRIORITY_8__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC0_PRIORITY_9
#define MP0_PIC0_PRIORITY_9__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC0_PRIORITY_9__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC0_PRIORITY_9__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC0_PRIORITY_9__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC0_PRIORITY_10
#define MP0_PIC0_PRIORITY_10__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC0_PRIORITY_10__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC0_PRIORITY_10__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC0_PRIORITY_10__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC0_PRIORITY_11
#define MP0_PIC0_PRIORITY_11__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC0_PRIORITY_11__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC0_PRIORITY_11__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC0_PRIORITY_11__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC0_PRIORITY_12
#define MP0_PIC0_PRIORITY_12__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC0_PRIORITY_12__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC0_PRIORITY_12__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC0_PRIORITY_12__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC0_PRIORITY_13
#define MP0_PIC0_PRIORITY_13__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC0_PRIORITY_13__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC0_PRIORITY_13__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC0_PRIORITY_13__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC0_PRIORITY_14
#define MP0_PIC0_PRIORITY_14__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC0_PRIORITY_14__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC0_PRIORITY_14__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC0_PRIORITY_14__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC0_PRIORITY_15
#define MP0_PIC0_PRIORITY_15__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC0_PRIORITY_15__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC0_PRIORITY_15__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC0_PRIORITY_15__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC0_PRIORITY_16
#define MP0_PIC0_PRIORITY_16__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC0_PRIORITY_16__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC0_PRIORITY_16__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC0_PRIORITY_16__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC0_PRIORITY_17
#define MP0_PIC0_PRIORITY_17__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC0_PRIORITY_17__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC0_PRIORITY_17__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC0_PRIORITY_17__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC0_PRIORITY_18
#define MP0_PIC0_PRIORITY_18__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC0_PRIORITY_18__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC0_PRIORITY_18__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC0_PRIORITY_18__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC0_PRIORITY_19
#define MP0_PIC0_PRIORITY_19__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC0_PRIORITY_19__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC0_PRIORITY_19__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC0_PRIORITY_19__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC0_PRIORITY_20
#define MP0_PIC0_PRIORITY_20__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC0_PRIORITY_20__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC0_PRIORITY_20__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC0_PRIORITY_20__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC0_PRIORITY_21
#define MP0_PIC0_PRIORITY_21__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC0_PRIORITY_21__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC0_PRIORITY_21__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC0_PRIORITY_21__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC0_PRIORITY_22
#define MP0_PIC0_PRIORITY_22__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC0_PRIORITY_22__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC0_PRIORITY_22__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC0_PRIORITY_22__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC0_PRIORITY_23
#define MP0_PIC0_PRIORITY_23__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC0_PRIORITY_23__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC0_PRIORITY_23__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC0_PRIORITY_23__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC0_PRIORITY_24
#define MP0_PIC0_PRIORITY_24__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC0_PRIORITY_24__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC0_PRIORITY_24__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC0_PRIORITY_24__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC0_PRIORITY_25
#define MP0_PIC0_PRIORITY_25__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC0_PRIORITY_25__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC0_PRIORITY_25__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC0_PRIORITY_25__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC0_PRIORITY_26
#define MP0_PIC0_PRIORITY_26__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC0_PRIORITY_26__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC0_PRIORITY_26__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC0_PRIORITY_26__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC0_PRIORITY_27
#define MP0_PIC0_PRIORITY_27__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC0_PRIORITY_27__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC0_PRIORITY_27__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC0_PRIORITY_27__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC0_PRIORITY_28
#define MP0_PIC0_PRIORITY_28__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC0_PRIORITY_28__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC0_PRIORITY_28__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC0_PRIORITY_28__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC0_PRIORITY_29
#define MP0_PIC0_PRIORITY_29__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC0_PRIORITY_29__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC0_PRIORITY_29__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC0_PRIORITY_29__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC0_PRIORITY_30
#define MP0_PIC0_PRIORITY_30__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC0_PRIORITY_30__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC0_PRIORITY_30__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC0_PRIORITY_30__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC0_PRIORITY_31
#define MP0_PIC0_PRIORITY_31__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC0_PRIORITY_31__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC0_PRIORITY_31__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC0_PRIORITY_31__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC1_LEVEL_0
#define MP0_PIC1_LEVEL_0__INTR_TRIGGER_0_MASK 0x00000001L
#define MP0_PIC1_LEVEL_0__INTR_TRIGGER_1_MASK 0x00000002L
#define MP0_PIC1_LEVEL_0__INTR_TRIGGER_2_MASK 0x00000004L
#define MP0_PIC1_LEVEL_0__INTR_TRIGGER_3_MASK 0x00000008L
#define MP0_PIC1_LEVEL_0__INTR_TRIGGER_4_MASK 0x00000010L
#define MP0_PIC1_LEVEL_0__INTR_TRIGGER_5_MASK 0x00000020L
#define MP0_PIC1_LEVEL_0__INTR_TRIGGER_6_MASK 0x00000040L
#define MP0_PIC1_LEVEL_0__INTR_TRIGGER_7_MASK 0x00000080L
#define MP0_PIC1_LEVEL_0__INTR_TRIGGER_8_MASK 0x00000100L
#define MP0_PIC1_LEVEL_0__INTR_TRIGGER_9_MASK 0x00000200L
#define MP0_PIC1_LEVEL_0__INTR_TRIGGER_10_MASK 0x00000400L
#define MP0_PIC1_LEVEL_0__INTR_TRIGGER_11_MASK 0x00000800L
#define MP0_PIC1_LEVEL_0__INTR_TRIGGER_12_MASK 0x00001000L
#define MP0_PIC1_LEVEL_0__INTR_TRIGGER_13_MASK 0x00002000L
#define MP0_PIC1_LEVEL_0__INTR_TRIGGER_14_MASK 0x00004000L
#define MP0_PIC1_LEVEL_0__INTR_TRIGGER_15_MASK 0x00008000L
#define MP0_PIC1_LEVEL_0__INTR_TRIGGER_16_MASK 0x00010000L
#define MP0_PIC1_LEVEL_0__INTR_TRIGGER_17_MASK 0x00020000L
#define MP0_PIC1_LEVEL_0__INTR_TRIGGER_18_MASK 0x00040000L
#define MP0_PIC1_LEVEL_0__INTR_TRIGGER_19_MASK 0x00080000L
#define MP0_PIC1_LEVEL_0__INTR_TRIGGER_20_MASK 0x00100000L
#define MP0_PIC1_LEVEL_0__INTR_TRIGGER_21_MASK 0x00200000L
#define MP0_PIC1_LEVEL_0__INTR_TRIGGER_22_MASK 0x00400000L
#define MP0_PIC1_LEVEL_0__INTR_TRIGGER_23_MASK 0x00800000L
#define MP0_PIC1_LEVEL_0__INTR_TRIGGER_24_MASK 0x01000000L
#define MP0_PIC1_LEVEL_0__INTR_TRIGGER_25_MASK 0x02000000L
#define MP0_PIC1_LEVEL_0__INTR_TRIGGER_26_MASK 0x04000000L
#define MP0_PIC1_LEVEL_0__INTR_TRIGGER_27_MASK 0x08000000L
#define MP0_PIC1_LEVEL_0__INTR_TRIGGER_28_MASK 0x10000000L
#define MP0_PIC1_LEVEL_0__INTR_TRIGGER_29_MASK 0x20000000L
#define MP0_PIC1_LEVEL_0__INTR_TRIGGER_30_MASK 0x40000000L
#define MP0_PIC1_LEVEL_0__INTR_TRIGGER_31_MASK 0x80000000L

// MP0_PIC1_LEVEL_1
#define MP0_PIC1_LEVEL_1__INTR_TRIGGER_0_MASK 0x00000001L
#define MP0_PIC1_LEVEL_1__INTR_TRIGGER_1_MASK 0x00000002L
#define MP0_PIC1_LEVEL_1__INTR_TRIGGER_2_MASK 0x00000004L
#define MP0_PIC1_LEVEL_1__INTR_TRIGGER_3_MASK 0x00000008L
#define MP0_PIC1_LEVEL_1__INTR_TRIGGER_4_MASK 0x00000010L
#define MP0_PIC1_LEVEL_1__INTR_TRIGGER_5_MASK 0x00000020L
#define MP0_PIC1_LEVEL_1__INTR_TRIGGER_6_MASK 0x00000040L
#define MP0_PIC1_LEVEL_1__INTR_TRIGGER_7_MASK 0x00000080L
#define MP0_PIC1_LEVEL_1__INTR_TRIGGER_8_MASK 0x00000100L
#define MP0_PIC1_LEVEL_1__INTR_TRIGGER_9_MASK 0x00000200L
#define MP0_PIC1_LEVEL_1__INTR_TRIGGER_10_MASK 0x00000400L
#define MP0_PIC1_LEVEL_1__INTR_TRIGGER_11_MASK 0x00000800L
#define MP0_PIC1_LEVEL_1__INTR_TRIGGER_12_MASK 0x00001000L
#define MP0_PIC1_LEVEL_1__INTR_TRIGGER_13_MASK 0x00002000L
#define MP0_PIC1_LEVEL_1__INTR_TRIGGER_14_MASK 0x00004000L
#define MP0_PIC1_LEVEL_1__INTR_TRIGGER_15_MASK 0x00008000L
#define MP0_PIC1_LEVEL_1__INTR_TRIGGER_16_MASK 0x00010000L
#define MP0_PIC1_LEVEL_1__INTR_TRIGGER_17_MASK 0x00020000L
#define MP0_PIC1_LEVEL_1__INTR_TRIGGER_18_MASK 0x00040000L
#define MP0_PIC1_LEVEL_1__INTR_TRIGGER_19_MASK 0x00080000L
#define MP0_PIC1_LEVEL_1__INTR_TRIGGER_20_MASK 0x00100000L
#define MP0_PIC1_LEVEL_1__INTR_TRIGGER_21_MASK 0x00200000L
#define MP0_PIC1_LEVEL_1__INTR_TRIGGER_22_MASK 0x00400000L
#define MP0_PIC1_LEVEL_1__INTR_TRIGGER_23_MASK 0x00800000L
#define MP0_PIC1_LEVEL_1__INTR_TRIGGER_24_MASK 0x01000000L
#define MP0_PIC1_LEVEL_1__INTR_TRIGGER_25_MASK 0x02000000L
#define MP0_PIC1_LEVEL_1__INTR_TRIGGER_26_MASK 0x04000000L
#define MP0_PIC1_LEVEL_1__INTR_TRIGGER_27_MASK 0x08000000L
#define MP0_PIC1_LEVEL_1__INTR_TRIGGER_28_MASK 0x10000000L
#define MP0_PIC1_LEVEL_1__INTR_TRIGGER_29_MASK 0x20000000L
#define MP0_PIC1_LEVEL_1__INTR_TRIGGER_30_MASK 0x40000000L
#define MP0_PIC1_LEVEL_1__INTR_TRIGGER_31_MASK 0x80000000L

// MP0_PIC1_LEVEL_2
#define MP0_PIC1_LEVEL_2__INTR_TRIGGER_0_MASK 0x00000001L
#define MP0_PIC1_LEVEL_2__INTR_TRIGGER_1_MASK 0x00000002L
#define MP0_PIC1_LEVEL_2__INTR_TRIGGER_2_MASK 0x00000004L
#define MP0_PIC1_LEVEL_2__INTR_TRIGGER_3_MASK 0x00000008L
#define MP0_PIC1_LEVEL_2__INTR_TRIGGER_4_MASK 0x00000010L
#define MP0_PIC1_LEVEL_2__INTR_TRIGGER_5_MASK 0x00000020L
#define MP0_PIC1_LEVEL_2__INTR_TRIGGER_6_MASK 0x00000040L
#define MP0_PIC1_LEVEL_2__INTR_TRIGGER_7_MASK 0x00000080L
#define MP0_PIC1_LEVEL_2__INTR_TRIGGER_8_MASK 0x00000100L
#define MP0_PIC1_LEVEL_2__INTR_TRIGGER_9_MASK 0x00000200L
#define MP0_PIC1_LEVEL_2__INTR_TRIGGER_10_MASK 0x00000400L
#define MP0_PIC1_LEVEL_2__INTR_TRIGGER_11_MASK 0x00000800L
#define MP0_PIC1_LEVEL_2__INTR_TRIGGER_12_MASK 0x00001000L
#define MP0_PIC1_LEVEL_2__INTR_TRIGGER_13_MASK 0x00002000L
#define MP0_PIC1_LEVEL_2__INTR_TRIGGER_14_MASK 0x00004000L
#define MP0_PIC1_LEVEL_2__INTR_TRIGGER_15_MASK 0x00008000L
#define MP0_PIC1_LEVEL_2__INTR_TRIGGER_16_MASK 0x00010000L
#define MP0_PIC1_LEVEL_2__INTR_TRIGGER_17_MASK 0x00020000L
#define MP0_PIC1_LEVEL_2__INTR_TRIGGER_18_MASK 0x00040000L
#define MP0_PIC1_LEVEL_2__INTR_TRIGGER_19_MASK 0x00080000L
#define MP0_PIC1_LEVEL_2__INTR_TRIGGER_20_MASK 0x00100000L
#define MP0_PIC1_LEVEL_2__INTR_TRIGGER_21_MASK 0x00200000L
#define MP0_PIC1_LEVEL_2__INTR_TRIGGER_22_MASK 0x00400000L
#define MP0_PIC1_LEVEL_2__INTR_TRIGGER_23_MASK 0x00800000L
#define MP0_PIC1_LEVEL_2__INTR_TRIGGER_24_MASK 0x01000000L
#define MP0_PIC1_LEVEL_2__INTR_TRIGGER_25_MASK 0x02000000L
#define MP0_PIC1_LEVEL_2__INTR_TRIGGER_26_MASK 0x04000000L
#define MP0_PIC1_LEVEL_2__INTR_TRIGGER_27_MASK 0x08000000L
#define MP0_PIC1_LEVEL_2__INTR_TRIGGER_28_MASK 0x10000000L
#define MP0_PIC1_LEVEL_2__INTR_TRIGGER_29_MASK 0x20000000L
#define MP0_PIC1_LEVEL_2__INTR_TRIGGER_30_MASK 0x40000000L
#define MP0_PIC1_LEVEL_2__INTR_TRIGGER_31_MASK 0x80000000L

// MP0_PIC1_LEVEL_3
#define MP0_PIC1_LEVEL_3__INTR_TRIGGER_0_MASK 0x00000001L
#define MP0_PIC1_LEVEL_3__INTR_TRIGGER_1_MASK 0x00000002L
#define MP0_PIC1_LEVEL_3__INTR_TRIGGER_2_MASK 0x00000004L
#define MP0_PIC1_LEVEL_3__INTR_TRIGGER_3_MASK 0x00000008L
#define MP0_PIC1_LEVEL_3__INTR_TRIGGER_4_MASK 0x00000010L
#define MP0_PIC1_LEVEL_3__INTR_TRIGGER_5_MASK 0x00000020L
#define MP0_PIC1_LEVEL_3__INTR_TRIGGER_6_MASK 0x00000040L
#define MP0_PIC1_LEVEL_3__INTR_TRIGGER_7_MASK 0x00000080L
#define MP0_PIC1_LEVEL_3__INTR_TRIGGER_8_MASK 0x00000100L
#define MP0_PIC1_LEVEL_3__INTR_TRIGGER_9_MASK 0x00000200L
#define MP0_PIC1_LEVEL_3__INTR_TRIGGER_10_MASK 0x00000400L
#define MP0_PIC1_LEVEL_3__INTR_TRIGGER_11_MASK 0x00000800L
#define MP0_PIC1_LEVEL_3__INTR_TRIGGER_12_MASK 0x00001000L
#define MP0_PIC1_LEVEL_3__INTR_TRIGGER_13_MASK 0x00002000L
#define MP0_PIC1_LEVEL_3__INTR_TRIGGER_14_MASK 0x00004000L
#define MP0_PIC1_LEVEL_3__INTR_TRIGGER_15_MASK 0x00008000L
#define MP0_PIC1_LEVEL_3__INTR_TRIGGER_16_MASK 0x00010000L
#define MP0_PIC1_LEVEL_3__INTR_TRIGGER_17_MASK 0x00020000L
#define MP0_PIC1_LEVEL_3__INTR_TRIGGER_18_MASK 0x00040000L
#define MP0_PIC1_LEVEL_3__INTR_TRIGGER_19_MASK 0x00080000L
#define MP0_PIC1_LEVEL_3__INTR_TRIGGER_20_MASK 0x00100000L
#define MP0_PIC1_LEVEL_3__INTR_TRIGGER_21_MASK 0x00200000L
#define MP0_PIC1_LEVEL_3__INTR_TRIGGER_22_MASK 0x00400000L
#define MP0_PIC1_LEVEL_3__INTR_TRIGGER_23_MASK 0x00800000L
#define MP0_PIC1_LEVEL_3__INTR_TRIGGER_24_MASK 0x01000000L
#define MP0_PIC1_LEVEL_3__INTR_TRIGGER_25_MASK 0x02000000L
#define MP0_PIC1_LEVEL_3__INTR_TRIGGER_26_MASK 0x04000000L
#define MP0_PIC1_LEVEL_3__INTR_TRIGGER_27_MASK 0x08000000L
#define MP0_PIC1_LEVEL_3__INTR_TRIGGER_28_MASK 0x10000000L
#define MP0_PIC1_LEVEL_3__INTR_TRIGGER_29_MASK 0x20000000L
#define MP0_PIC1_LEVEL_3__INTR_TRIGGER_30_MASK 0x40000000L
#define MP0_PIC1_LEVEL_3__INTR_TRIGGER_31_MASK 0x80000000L

// MP0_PIC1_EDGE_0
#define MP0_PIC1_EDGE_0__INTR_TRIGGER_0_MASK 0x00000001L
#define MP0_PIC1_EDGE_0__INTR_TRIGGER_1_MASK 0x00000002L
#define MP0_PIC1_EDGE_0__INTR_TRIGGER_2_MASK 0x00000004L
#define MP0_PIC1_EDGE_0__INTR_TRIGGER_3_MASK 0x00000008L
#define MP0_PIC1_EDGE_0__INTR_TRIGGER_4_MASK 0x00000010L
#define MP0_PIC1_EDGE_0__INTR_TRIGGER_5_MASK 0x00000020L
#define MP0_PIC1_EDGE_0__INTR_TRIGGER_6_MASK 0x00000040L
#define MP0_PIC1_EDGE_0__INTR_TRIGGER_7_MASK 0x00000080L
#define MP0_PIC1_EDGE_0__INTR_TRIGGER_8_MASK 0x00000100L
#define MP0_PIC1_EDGE_0__INTR_TRIGGER_9_MASK 0x00000200L
#define MP0_PIC1_EDGE_0__INTR_TRIGGER_10_MASK 0x00000400L
#define MP0_PIC1_EDGE_0__INTR_TRIGGER_11_MASK 0x00000800L
#define MP0_PIC1_EDGE_0__INTR_TRIGGER_12_MASK 0x00001000L
#define MP0_PIC1_EDGE_0__INTR_TRIGGER_13_MASK 0x00002000L
#define MP0_PIC1_EDGE_0__INTR_TRIGGER_14_MASK 0x00004000L
#define MP0_PIC1_EDGE_0__INTR_TRIGGER_15_MASK 0x00008000L
#define MP0_PIC1_EDGE_0__INTR_TRIGGER_16_MASK 0x00010000L
#define MP0_PIC1_EDGE_0__INTR_TRIGGER_17_MASK 0x00020000L
#define MP0_PIC1_EDGE_0__INTR_TRIGGER_18_MASK 0x00040000L
#define MP0_PIC1_EDGE_0__INTR_TRIGGER_19_MASK 0x00080000L
#define MP0_PIC1_EDGE_0__INTR_TRIGGER_20_MASK 0x00100000L
#define MP0_PIC1_EDGE_0__INTR_TRIGGER_21_MASK 0x00200000L
#define MP0_PIC1_EDGE_0__INTR_TRIGGER_22_MASK 0x00400000L
#define MP0_PIC1_EDGE_0__INTR_TRIGGER_23_MASK 0x00800000L
#define MP0_PIC1_EDGE_0__INTR_TRIGGER_24_MASK 0x01000000L
#define MP0_PIC1_EDGE_0__INTR_TRIGGER_25_MASK 0x02000000L
#define MP0_PIC1_EDGE_0__INTR_TRIGGER_26_MASK 0x04000000L
#define MP0_PIC1_EDGE_0__INTR_TRIGGER_27_MASK 0x08000000L
#define MP0_PIC1_EDGE_0__INTR_TRIGGER_28_MASK 0x10000000L
#define MP0_PIC1_EDGE_0__INTR_TRIGGER_29_MASK 0x20000000L
#define MP0_PIC1_EDGE_0__INTR_TRIGGER_30_MASK 0x40000000L
#define MP0_PIC1_EDGE_0__INTR_TRIGGER_31_MASK 0x80000000L

// MP0_PIC1_EDGE_1
#define MP0_PIC1_EDGE_1__INTR_TRIGGER_0_MASK 0x00000001L
#define MP0_PIC1_EDGE_1__INTR_TRIGGER_1_MASK 0x00000002L
#define MP0_PIC1_EDGE_1__INTR_TRIGGER_2_MASK 0x00000004L
#define MP0_PIC1_EDGE_1__INTR_TRIGGER_3_MASK 0x00000008L
#define MP0_PIC1_EDGE_1__INTR_TRIGGER_4_MASK 0x00000010L
#define MP0_PIC1_EDGE_1__INTR_TRIGGER_5_MASK 0x00000020L
#define MP0_PIC1_EDGE_1__INTR_TRIGGER_6_MASK 0x00000040L
#define MP0_PIC1_EDGE_1__INTR_TRIGGER_7_MASK 0x00000080L
#define MP0_PIC1_EDGE_1__INTR_TRIGGER_8_MASK 0x00000100L
#define MP0_PIC1_EDGE_1__INTR_TRIGGER_9_MASK 0x00000200L
#define MP0_PIC1_EDGE_1__INTR_TRIGGER_10_MASK 0x00000400L
#define MP0_PIC1_EDGE_1__INTR_TRIGGER_11_MASK 0x00000800L
#define MP0_PIC1_EDGE_1__INTR_TRIGGER_12_MASK 0x00001000L
#define MP0_PIC1_EDGE_1__INTR_TRIGGER_13_MASK 0x00002000L
#define MP0_PIC1_EDGE_1__INTR_TRIGGER_14_MASK 0x00004000L
#define MP0_PIC1_EDGE_1__INTR_TRIGGER_15_MASK 0x00008000L
#define MP0_PIC1_EDGE_1__INTR_TRIGGER_16_MASK 0x00010000L
#define MP0_PIC1_EDGE_1__INTR_TRIGGER_17_MASK 0x00020000L
#define MP0_PIC1_EDGE_1__INTR_TRIGGER_18_MASK 0x00040000L
#define MP0_PIC1_EDGE_1__INTR_TRIGGER_19_MASK 0x00080000L
#define MP0_PIC1_EDGE_1__INTR_TRIGGER_20_MASK 0x00100000L
#define MP0_PIC1_EDGE_1__INTR_TRIGGER_21_MASK 0x00200000L
#define MP0_PIC1_EDGE_1__INTR_TRIGGER_22_MASK 0x00400000L
#define MP0_PIC1_EDGE_1__INTR_TRIGGER_23_MASK 0x00800000L
#define MP0_PIC1_EDGE_1__INTR_TRIGGER_24_MASK 0x01000000L
#define MP0_PIC1_EDGE_1__INTR_TRIGGER_25_MASK 0x02000000L
#define MP0_PIC1_EDGE_1__INTR_TRIGGER_26_MASK 0x04000000L
#define MP0_PIC1_EDGE_1__INTR_TRIGGER_27_MASK 0x08000000L
#define MP0_PIC1_EDGE_1__INTR_TRIGGER_28_MASK 0x10000000L
#define MP0_PIC1_EDGE_1__INTR_TRIGGER_29_MASK 0x20000000L
#define MP0_PIC1_EDGE_1__INTR_TRIGGER_30_MASK 0x40000000L
#define MP0_PIC1_EDGE_1__INTR_TRIGGER_31_MASK 0x80000000L

// MP0_PIC1_EDGE_2
#define MP0_PIC1_EDGE_2__INTR_TRIGGER_0_MASK 0x00000001L
#define MP0_PIC1_EDGE_2__INTR_TRIGGER_1_MASK 0x00000002L
#define MP0_PIC1_EDGE_2__INTR_TRIGGER_2_MASK 0x00000004L
#define MP0_PIC1_EDGE_2__INTR_TRIGGER_3_MASK 0x00000008L
#define MP0_PIC1_EDGE_2__INTR_TRIGGER_4_MASK 0x00000010L
#define MP0_PIC1_EDGE_2__INTR_TRIGGER_5_MASK 0x00000020L
#define MP0_PIC1_EDGE_2__INTR_TRIGGER_6_MASK 0x00000040L
#define MP0_PIC1_EDGE_2__INTR_TRIGGER_7_MASK 0x00000080L
#define MP0_PIC1_EDGE_2__INTR_TRIGGER_8_MASK 0x00000100L
#define MP0_PIC1_EDGE_2__INTR_TRIGGER_9_MASK 0x00000200L
#define MP0_PIC1_EDGE_2__INTR_TRIGGER_10_MASK 0x00000400L
#define MP0_PIC1_EDGE_2__INTR_TRIGGER_11_MASK 0x00000800L
#define MP0_PIC1_EDGE_2__INTR_TRIGGER_12_MASK 0x00001000L
#define MP0_PIC1_EDGE_2__INTR_TRIGGER_13_MASK 0x00002000L
#define MP0_PIC1_EDGE_2__INTR_TRIGGER_14_MASK 0x00004000L
#define MP0_PIC1_EDGE_2__INTR_TRIGGER_15_MASK 0x00008000L
#define MP0_PIC1_EDGE_2__INTR_TRIGGER_16_MASK 0x00010000L
#define MP0_PIC1_EDGE_2__INTR_TRIGGER_17_MASK 0x00020000L
#define MP0_PIC1_EDGE_2__INTR_TRIGGER_18_MASK 0x00040000L
#define MP0_PIC1_EDGE_2__INTR_TRIGGER_19_MASK 0x00080000L
#define MP0_PIC1_EDGE_2__INTR_TRIGGER_20_MASK 0x00100000L
#define MP0_PIC1_EDGE_2__INTR_TRIGGER_21_MASK 0x00200000L
#define MP0_PIC1_EDGE_2__INTR_TRIGGER_22_MASK 0x00400000L
#define MP0_PIC1_EDGE_2__INTR_TRIGGER_23_MASK 0x00800000L
#define MP0_PIC1_EDGE_2__INTR_TRIGGER_24_MASK 0x01000000L
#define MP0_PIC1_EDGE_2__INTR_TRIGGER_25_MASK 0x02000000L
#define MP0_PIC1_EDGE_2__INTR_TRIGGER_26_MASK 0x04000000L
#define MP0_PIC1_EDGE_2__INTR_TRIGGER_27_MASK 0x08000000L
#define MP0_PIC1_EDGE_2__INTR_TRIGGER_28_MASK 0x10000000L
#define MP0_PIC1_EDGE_2__INTR_TRIGGER_29_MASK 0x20000000L
#define MP0_PIC1_EDGE_2__INTR_TRIGGER_30_MASK 0x40000000L
#define MP0_PIC1_EDGE_2__INTR_TRIGGER_31_MASK 0x80000000L

// MP0_PIC1_EDGE_3
#define MP0_PIC1_EDGE_3__INTR_TRIGGER_0_MASK 0x00000001L
#define MP0_PIC1_EDGE_3__INTR_TRIGGER_1_MASK 0x00000002L
#define MP0_PIC1_EDGE_3__INTR_TRIGGER_2_MASK 0x00000004L
#define MP0_PIC1_EDGE_3__INTR_TRIGGER_3_MASK 0x00000008L
#define MP0_PIC1_EDGE_3__INTR_TRIGGER_4_MASK 0x00000010L
#define MP0_PIC1_EDGE_3__INTR_TRIGGER_5_MASK 0x00000020L
#define MP0_PIC1_EDGE_3__INTR_TRIGGER_6_MASK 0x00000040L
#define MP0_PIC1_EDGE_3__INTR_TRIGGER_7_MASK 0x00000080L
#define MP0_PIC1_EDGE_3__INTR_TRIGGER_8_MASK 0x00000100L
#define MP0_PIC1_EDGE_3__INTR_TRIGGER_9_MASK 0x00000200L
#define MP0_PIC1_EDGE_3__INTR_TRIGGER_10_MASK 0x00000400L
#define MP0_PIC1_EDGE_3__INTR_TRIGGER_11_MASK 0x00000800L
#define MP0_PIC1_EDGE_3__INTR_TRIGGER_12_MASK 0x00001000L
#define MP0_PIC1_EDGE_3__INTR_TRIGGER_13_MASK 0x00002000L
#define MP0_PIC1_EDGE_3__INTR_TRIGGER_14_MASK 0x00004000L
#define MP0_PIC1_EDGE_3__INTR_TRIGGER_15_MASK 0x00008000L
#define MP0_PIC1_EDGE_3__INTR_TRIGGER_16_MASK 0x00010000L
#define MP0_PIC1_EDGE_3__INTR_TRIGGER_17_MASK 0x00020000L
#define MP0_PIC1_EDGE_3__INTR_TRIGGER_18_MASK 0x00040000L
#define MP0_PIC1_EDGE_3__INTR_TRIGGER_19_MASK 0x00080000L
#define MP0_PIC1_EDGE_3__INTR_TRIGGER_20_MASK 0x00100000L
#define MP0_PIC1_EDGE_3__INTR_TRIGGER_21_MASK 0x00200000L
#define MP0_PIC1_EDGE_3__INTR_TRIGGER_22_MASK 0x00400000L
#define MP0_PIC1_EDGE_3__INTR_TRIGGER_23_MASK 0x00800000L
#define MP0_PIC1_EDGE_3__INTR_TRIGGER_24_MASK 0x01000000L
#define MP0_PIC1_EDGE_3__INTR_TRIGGER_25_MASK 0x02000000L
#define MP0_PIC1_EDGE_3__INTR_TRIGGER_26_MASK 0x04000000L
#define MP0_PIC1_EDGE_3__INTR_TRIGGER_27_MASK 0x08000000L
#define MP0_PIC1_EDGE_3__INTR_TRIGGER_28_MASK 0x10000000L
#define MP0_PIC1_EDGE_3__INTR_TRIGGER_29_MASK 0x20000000L
#define MP0_PIC1_EDGE_3__INTR_TRIGGER_30_MASK 0x40000000L
#define MP0_PIC1_EDGE_3__INTR_TRIGGER_31_MASK 0x80000000L

// MP0_PIC1_PRIORITY_0
#define MP0_PIC1_PRIORITY_0__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC1_PRIORITY_0__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC1_PRIORITY_0__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC1_PRIORITY_0__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC1_PRIORITY_1
#define MP0_PIC1_PRIORITY_1__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC1_PRIORITY_1__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC1_PRIORITY_1__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC1_PRIORITY_1__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC1_PRIORITY_2
#define MP0_PIC1_PRIORITY_2__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC1_PRIORITY_2__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC1_PRIORITY_2__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC1_PRIORITY_2__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC1_PRIORITY_3
#define MP0_PIC1_PRIORITY_3__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC1_PRIORITY_3__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC1_PRIORITY_3__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC1_PRIORITY_3__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC1_PRIORITY_4
#define MP0_PIC1_PRIORITY_4__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC1_PRIORITY_4__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC1_PRIORITY_4__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC1_PRIORITY_4__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC1_PRIORITY_5
#define MP0_PIC1_PRIORITY_5__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC1_PRIORITY_5__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC1_PRIORITY_5__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC1_PRIORITY_5__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC1_PRIORITY_6
#define MP0_PIC1_PRIORITY_6__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC1_PRIORITY_6__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC1_PRIORITY_6__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC1_PRIORITY_6__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC1_PRIORITY_7
#define MP0_PIC1_PRIORITY_7__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC1_PRIORITY_7__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC1_PRIORITY_7__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC1_PRIORITY_7__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC1_PRIORITY_8
#define MP0_PIC1_PRIORITY_8__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC1_PRIORITY_8__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC1_PRIORITY_8__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC1_PRIORITY_8__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC1_PRIORITY_9
#define MP0_PIC1_PRIORITY_9__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC1_PRIORITY_9__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC1_PRIORITY_9__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC1_PRIORITY_9__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC1_PRIORITY_10
#define MP0_PIC1_PRIORITY_10__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC1_PRIORITY_10__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC1_PRIORITY_10__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC1_PRIORITY_10__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC1_PRIORITY_11
#define MP0_PIC1_PRIORITY_11__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC1_PRIORITY_11__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC1_PRIORITY_11__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC1_PRIORITY_11__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC1_PRIORITY_12
#define MP0_PIC1_PRIORITY_12__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC1_PRIORITY_12__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC1_PRIORITY_12__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC1_PRIORITY_12__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC1_PRIORITY_13
#define MP0_PIC1_PRIORITY_13__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC1_PRIORITY_13__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC1_PRIORITY_13__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC1_PRIORITY_13__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC1_PRIORITY_14
#define MP0_PIC1_PRIORITY_14__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC1_PRIORITY_14__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC1_PRIORITY_14__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC1_PRIORITY_14__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC1_PRIORITY_15
#define MP0_PIC1_PRIORITY_15__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC1_PRIORITY_15__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC1_PRIORITY_15__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC1_PRIORITY_15__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC1_PRIORITY_16
#define MP0_PIC1_PRIORITY_16__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC1_PRIORITY_16__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC1_PRIORITY_16__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC1_PRIORITY_16__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC1_PRIORITY_17
#define MP0_PIC1_PRIORITY_17__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC1_PRIORITY_17__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC1_PRIORITY_17__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC1_PRIORITY_17__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC1_PRIORITY_18
#define MP0_PIC1_PRIORITY_18__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC1_PRIORITY_18__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC1_PRIORITY_18__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC1_PRIORITY_18__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC1_PRIORITY_19
#define MP0_PIC1_PRIORITY_19__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC1_PRIORITY_19__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC1_PRIORITY_19__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC1_PRIORITY_19__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC1_PRIORITY_20
#define MP0_PIC1_PRIORITY_20__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC1_PRIORITY_20__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC1_PRIORITY_20__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC1_PRIORITY_20__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC1_PRIORITY_21
#define MP0_PIC1_PRIORITY_21__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC1_PRIORITY_21__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC1_PRIORITY_21__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC1_PRIORITY_21__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC1_PRIORITY_22
#define MP0_PIC1_PRIORITY_22__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC1_PRIORITY_22__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC1_PRIORITY_22__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC1_PRIORITY_22__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC1_PRIORITY_23
#define MP0_PIC1_PRIORITY_23__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC1_PRIORITY_23__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC1_PRIORITY_23__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC1_PRIORITY_23__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC1_PRIORITY_24
#define MP0_PIC1_PRIORITY_24__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC1_PRIORITY_24__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC1_PRIORITY_24__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC1_PRIORITY_24__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC1_PRIORITY_25
#define MP0_PIC1_PRIORITY_25__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC1_PRIORITY_25__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC1_PRIORITY_25__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC1_PRIORITY_25__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC1_PRIORITY_26
#define MP0_PIC1_PRIORITY_26__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC1_PRIORITY_26__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC1_PRIORITY_26__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC1_PRIORITY_26__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC1_PRIORITY_27
#define MP0_PIC1_PRIORITY_27__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC1_PRIORITY_27__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC1_PRIORITY_27__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC1_PRIORITY_27__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC1_PRIORITY_28
#define MP0_PIC1_PRIORITY_28__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC1_PRIORITY_28__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC1_PRIORITY_28__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC1_PRIORITY_28__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC1_PRIORITY_29
#define MP0_PIC1_PRIORITY_29__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC1_PRIORITY_29__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC1_PRIORITY_29__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC1_PRIORITY_29__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC1_PRIORITY_30
#define MP0_PIC1_PRIORITY_30__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC1_PRIORITY_30__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC1_PRIORITY_30__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC1_PRIORITY_30__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_PIC1_PRIORITY_31
#define MP0_PIC1_PRIORITY_31__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP0_PIC1_PRIORITY_31__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP0_PIC1_PRIORITY_31__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP0_PIC1_PRIORITY_31__INTR_PRIORITY_3_MASK 0xff000000L

// MP0_SAM_IH_EXT_ERR_INTR_ACK
#define MP0_SAM_IH_EXT_ERR_INTR_ACK__UVD_MASK 0x00000001L
#define MP0_SAM_IH_EXT_ERR_INTR_ACK__VCE_MASK 0x00000002L
#define MP0_SAM_IH_EXT_ERR_INTR_ACK__ISP_MASK 0x00000004L
#define MP0_SAM_IH_EXT_ERR_INTR_ACK__VP8_MASK 0x00000008L

// MP0_RSMU_SECINTR_FETCH0
#define MP0_RSMU_SECINTR_FETCH0__UNIT_ID_MASK 0x0000003fL
#define MP0_RSMU_SECINTR_FETCH0__INIT_ID_MASK 0x00003fc0L

// MP0_RSMU_SECINTR_FETCH1
#define MP0_RSMU_SECINTR_FETCH1__WDATA_MASK 0xffffffffL

// MP0_RSMU_SECINTR_STATUS
#define MP0_RSMU_SECINTR_STATUS__IFIFO_COUNT_MASK 0x0000003fL
#define MP0_RSMU_SECINTR_STATUS__DFIFO_COUNT_MASK 0x00003f00L
#define MP0_RSMU_SECINTR_STATUS__FIFO_NOTEMPTY_MASK 0x00010000L
#define MP0_RSMU_SECINTR_STATUS__FIFO_HALF_MASK 0x00020000L
#define MP0_RSMU_SECINTR_STATUS__FIFO_FULL_MASK 0x00040000L

// MP0_RSMU_SECINTR_FLUSH0
#define MP0_RSMU_SECINTR_FLUSH0__RESERVED_MASK 0xffffffffL

// MP0_RSMU_SECINTR_FLUSH1
#define MP0_RSMU_SECINTR_FLUSH1__RESERVED_MASK 0xffffffffL

// MP0_RSMU_SECINTR_CTRL
#define MP0_RSMU_SECINTR_CTRL__FIFO_SELECT_MASK 0x00000003L
#define MP0_RSMU_SECINTR_CTRL__CLR_OFCNT_MASK 0x00000004L

// MP0_RSMU_SECINTR_OFCNT
#define MP0_RSMU_SECINTR_OFCNT__OFCNT_MASK 0xffffffffL

// MP0_SMN_SAM_IH_EXT_ERR_INTR
#define MP0_SMN_SAM_IH_EXT_ERR_INTR__UVD_MASK 0x00000001L
#define MP0_SMN_SAM_IH_EXT_ERR_INTR__VCE_MASK 0x00000002L
#define MP0_SMN_SAM_IH_EXT_ERR_INTR__ISP_MASK 0x00000004L
#define MP0_SMN_SAM_IH_EXT_ERR_INTR__VP8_MASK 0x00000008L

// MP0_SMN_SAM_IH_EXT_ERR_INTR_STATUS
#define MP0_SMN_SAM_IH_EXT_ERR_INTR_STATUS__UVD_MASK 0x00000001L
#define MP0_SMN_SAM_IH_EXT_ERR_INTR_STATUS__VCE_MASK 0x00000002L
#define MP0_SMN_SAM_IH_EXT_ERR_INTR_STATUS__ISP_MASK 0x00000004L
#define MP0_SMN_SAM_IH_EXT_ERR_INTR_STATUS__VP8_MASK 0x00000008L

// MP0_SMN_C2PMSG_32
#define MP0_SMN_C2PMSG_32__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_33
#define MP0_SMN_C2PMSG_33__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_34
#define MP0_SMN_C2PMSG_34__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_35
#define MP0_SMN_C2PMSG_35__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_36
#define MP0_SMN_C2PMSG_36__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_37
#define MP0_SMN_C2PMSG_37__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_38
#define MP0_SMN_C2PMSG_38__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_39
#define MP0_SMN_C2PMSG_39__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_40
#define MP0_SMN_C2PMSG_40__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_41
#define MP0_SMN_C2PMSG_41__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_42
#define MP0_SMN_C2PMSG_42__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_43
#define MP0_SMN_C2PMSG_43__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_44
#define MP0_SMN_C2PMSG_44__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_45
#define MP0_SMN_C2PMSG_45__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_46
#define MP0_SMN_C2PMSG_46__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_47
#define MP0_SMN_C2PMSG_47__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_48
#define MP0_SMN_C2PMSG_48__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_49
#define MP0_SMN_C2PMSG_49__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_50
#define MP0_SMN_C2PMSG_50__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_51
#define MP0_SMN_C2PMSG_51__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_52
#define MP0_SMN_C2PMSG_52__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_53
#define MP0_SMN_C2PMSG_53__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_54
#define MP0_SMN_C2PMSG_54__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_55
#define MP0_SMN_C2PMSG_55__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_56
#define MP0_SMN_C2PMSG_56__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_57
#define MP0_SMN_C2PMSG_57__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_58
#define MP0_SMN_C2PMSG_58__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_59
#define MP0_SMN_C2PMSG_59__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_60
#define MP0_SMN_C2PMSG_60__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_61
#define MP0_SMN_C2PMSG_61__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_62
#define MP0_SMN_C2PMSG_62__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_63
#define MP0_SMN_C2PMSG_63__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_64
#define MP0_SMN_C2PMSG_64__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_65
#define MP0_SMN_C2PMSG_65__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_66
#define MP0_SMN_C2PMSG_66__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_67
#define MP0_SMN_C2PMSG_67__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_68
#define MP0_SMN_C2PMSG_68__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_69
#define MP0_SMN_C2PMSG_69__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_70
#define MP0_SMN_C2PMSG_70__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_71
#define MP0_SMN_C2PMSG_71__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_72
#define MP0_SMN_C2PMSG_72__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_73
#define MP0_SMN_C2PMSG_73__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_74
#define MP0_SMN_C2PMSG_74__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_75
#define MP0_SMN_C2PMSG_75__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_76
#define MP0_SMN_C2PMSG_76__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_77
#define MP0_SMN_C2PMSG_77__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_78
#define MP0_SMN_C2PMSG_78__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_79
#define MP0_SMN_C2PMSG_79__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_80
#define MP0_SMN_C2PMSG_80__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_81
#define MP0_SMN_C2PMSG_81__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_82
#define MP0_SMN_C2PMSG_82__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_83
#define MP0_SMN_C2PMSG_83__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_84
#define MP0_SMN_C2PMSG_84__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_85
#define MP0_SMN_C2PMSG_85__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_86
#define MP0_SMN_C2PMSG_86__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_87
#define MP0_SMN_C2PMSG_87__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_88
#define MP0_SMN_C2PMSG_88__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_89
#define MP0_SMN_C2PMSG_89__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_90
#define MP0_SMN_C2PMSG_90__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_91
#define MP0_SMN_C2PMSG_91__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_92
#define MP0_SMN_C2PMSG_92__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_93
#define MP0_SMN_C2PMSG_93__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_94
#define MP0_SMN_C2PMSG_94__CONTENT_MASK 0xffffffffL

// MP0_SMN_C2PMSG_95
#define MP0_SMN_C2PMSG_95__CONTENT_MASK 0xffffffffL

// MP0_RSMU_PUB_RSMU_HCID
#define MP0_RSMU_PUB_RSMU_HCID__HwRev_MASK 0x0000003fL
#define MP0_RSMU_PUB_RSMU_HCID__HwMinVer_MASK 0x00001fc0L
#define MP0_RSMU_PUB_RSMU_HCID__HwMajVer_MASK 0x000fe000L
#define MP0_RSMU_PUB_RSMU_HCID__HwID_MASK 0xfff00000L

// MP0_RSMU_PUB_RSMU_SIID
#define MP0_RSMU_PUB_RSMU_SIID__SwIfRev_MASK 0x0000003fL
#define MP0_RSMU_PUB_RSMU_SIID__SwIfMinVer_MASK 0x00001fc0L
#define MP0_RSMU_PUB_RSMU_SIID__SwIfMajVer_MASK 0x000fe000L
#define MP0_RSMU_PUB_RSMU_SIID__SwIfID_MASK 0xfff00000L

// MP0_MMU_SRAM_FLOP_START_ADDR
#define MP0_MMU_SRAM_FLOP_START_ADDR__VALUE_MASK 0xffffffffL

// MP0_MMU_SRAM_ACC_VIOLATION_LOG_ADDR
#define MP0_MMU_SRAM_ACC_VIOLATION_LOG_ADDR__ADDRESS_MASK 0xffffffffL

// MP0_MMU_SRAM_ACC_VIOLATION_LOG_STATUS
#define MP0_MMU_SRAM_ACC_VIOLATION_LOG_STATUS__ACC_VIOLATION_DETECTED_MASK 0x00000001L
#define MP0_MMU_SRAM_ACC_VIOLATION_LOG_STATUS__ACC_VIOLATION_UNSECURE_BAR_MASK 0x00000002L
#define MP0_MMU_SRAM_ACC_VIOLATION_LOG_STATUS__ACC_VIOLATION_OP_MASK 0x00000008L
#define MP0_MMU_SRAM_ACC_VIOLATION_LOG_STATUS__ACC_VIOLATION_TYPE_MASK 0x00000030L
#define MP0_MMU_SRAM_ACC_VIOLATION_LOG_STATUS__ACC_VIOLATION_PERMISSION_MASK 0x000000c0L
#define MP0_MMU_SRAM_ACC_VIOLATION_LOG_STATUS__ACC_VIOLATION_AXI_UNIT_ID_MASK 0x00003f00L
#define MP0_MMU_SRAM_ACC_VIOLATION_LOG_STATUS__ACC_VIOLATION_AXI_INIT_ID_MASK 0x003fc000L
#define MP0_MMU_SRAM_ACC_VIOLATION_LOG_STATUS__ACC_VIOLATION_LOG_CLEAR_MASK 0x00400000L

// MP0_MMU_MISC_CNTL
#define MP0_MMU_MISC_CNTL__ALLOW_UNPRIVILIGED_REG_ACC_MASK 0x00000001L
#define MP0_MMU_MISC_CNTL__RETURN_ERR_ON_VIOLATED_READ_MASK 0x00000002L
#define MP0_MMU_MISC_CNTL__ENABLE_MEM_CHECKS_PSRAM_MASK 0x00000004L
#define MP0_MMU_MISC_CNTL__ENABLE_MEM_CHECKS_CPU_MASK 0x00000008L
#define MP0_MMU_MISC_CNTL__ENABLE_RAM_FLOPS_MASK 0x00000010L
#define MP0_MMU_MISC_CNTL__RESERVED2_MASK 0x000000e0L
#define MP0_MMU_MISC_CNTL__MEM_SLEEP_TIMEOUT_MASK 0x0000ff00L
#define MP0_MMU_MISC_CNTL__CLK_GATE_EN_MASK 0x00010000L
#define MP0_MMU_MISC_CNTL__CLK_GATE_OVERRIDE_MASK 0x00020000L
#define MP0_MMU_MISC_CNTL__CLK_GATE_TIMEOUT_MASK 0x003c0000L
#define MP0_MMU_MISC_CNTL__REGCLK_STATUS_MASK 0x00400000L
#define MP0_MMU_MISC_CNTL__SYSCLK_STATUS_MASK 0x00800000L
#define MP0_MMU_MISC_CNTL__MEM_DEEP_SLEEP_EN_MASK 0x01000000L
#define MP0_MMU_MISC_CNTL__MEM_DEEP_SLEEP_STATUS_MASK 0x02000000L
#define MP0_MMU_MISC_CNTL__MEM_LIGHT_SLEEP_EN_MASK 0x04000000L
#define MP0_MMU_MISC_CNTL__MEM_LIGHT_SLEEP_STATUS_MASK 0x08000000L
#define MP0_MMU_MISC_CNTL__MEM_PG_DLY_MASK 0xf0000000L

// MP0_MMU_ACCESS_ERR_LOG
#define MP0_MMU_ACCESS_ERR_LOG__AXI_ACC_VIOLATION_DETECTED_MASK 0x00000001L
#define MP0_MMU_ACCESS_ERR_LOG__AXI_ACC_VIOLATION_BLOCK_MASK 0x00000006L
#define MP0_MMU_ACCESS_ERR_LOG__ACC_VIOLATION_LOG_CLEAR_MASK 0x00000008L
#define MP0_MMU_ACCESS_ERR_LOG__AXI_ACC_VIOLATION_AXI_UNIT_ID_MASK 0x00003f00L
#define MP0_MMU_ACCESS_ERR_LOG__AXI_ACC_VIOLATION_AXI_INIT_ID_MASK 0x003fc000L
#define MP0_MMU_ACCESS_ERR_LOG__AXI_ACC_VIOLATION_AXI_PROT_MASK 0x01c00000L

// MP0_MMU_SRAM_UNSECURE_BAR
#define MP0_MMU_SRAM_UNSECURE_BAR__SRAM_UNSECURE_BAR_MASK 0x0003ffffL
#define MP0_MMU_SRAM_UNSECURE_BAR__SRAM_UNSECURE_BAR_LOCK_MASK 0x02000000L

// MP0_MMU_SCRATCH_0
#define MP0_MMU_SCRATCH_0__RESERVED_MASK 0xffffffffL

// MP0_MMU_SCRATCH_1
#define MP0_MMU_SCRATCH_1__RESERVED_MASK 0xffffffffL

// MP0_MMU_SCRATCH_2
#define MP0_MMU_SCRATCH_2__RESERVED_MASK 0xffffffffL

// MP0_MMU_SCRATCH_3
#define MP0_MMU_SCRATCH_3__RESERVED_MASK 0xffffffffL

// MP0_MMU_SCRATCH_4
#define MP0_MMU_SCRATCH_4__RESERVED_MASK 0xffffffffL

// MP0_MMU_SCRATCH_5
#define MP0_MMU_SCRATCH_5__RESERVED_MASK 0xffffffffL

// MP0_MMU_SCRATCH_6
#define MP0_MMU_SCRATCH_6__RESERVED_MASK 0xffffffffL

// MP0_MMU_SCRATCH_7
#define MP0_MMU_SCRATCH_7__RESERVED_MASK 0xffffffffL

// MP0_MCA_ACCESS_CNTL
#define MP0_MCA_ACCESS_CNTL__MCA_ACCESS_CNTL_EXT_ACCESS_EN_MASK 0x00000001L
#define MP0_MCA_ACCESS_CNTL__MCA_ACCESS_CNTL_EXT_ACCESS_RD_WR_SEL_MASK 0x00000002L
#define MP0_MCA_ACCESS_CNTL__MCA_ACCESS_CNTL_EXT_ACCESS_REG_SEL_MASK 0x0000007cL

// MP0_MCA_ACCESS_WR_DATA
#define MP0_MCA_ACCESS_WR_DATA__MCA_ACCESS_WR_DATA_MASK 0xffffffffL

// MP0_MCA_ACCESS_RD_DATA
#define MP0_MCA_ACCESS_RD_DATA__MCA_ACCESS_RD_DATA_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB0_1
#define MP0_MMHUB_SOC_TLB0_1__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_2
#define MP0_MMHUB_SOC_TLB0_2__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_3
#define MP0_MMHUB_SOC_TLB0_3__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_4
#define MP0_MMHUB_SOC_TLB0_4__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_5
#define MP0_MMHUB_SOC_TLB0_5__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_6
#define MP0_MMHUB_SOC_TLB0_6__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_7
#define MP0_MMHUB_SOC_TLB0_7__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_8
#define MP0_MMHUB_SOC_TLB0_8__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_9
#define MP0_MMHUB_SOC_TLB0_9__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_10
#define MP0_MMHUB_SOC_TLB0_10__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_11
#define MP0_MMHUB_SOC_TLB0_11__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_12
#define MP0_MMHUB_SOC_TLB0_12__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_13
#define MP0_MMHUB_SOC_TLB0_13__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_14
#define MP0_MMHUB_SOC_TLB0_14__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_15
#define MP0_MMHUB_SOC_TLB0_15__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_16
#define MP0_MMHUB_SOC_TLB0_16__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_17
#define MP0_MMHUB_SOC_TLB0_17__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_18
#define MP0_MMHUB_SOC_TLB0_18__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_19
#define MP0_MMHUB_SOC_TLB0_19__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_20
#define MP0_MMHUB_SOC_TLB0_20__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_21
#define MP0_MMHUB_SOC_TLB0_21__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_22
#define MP0_MMHUB_SOC_TLB0_22__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_23
#define MP0_MMHUB_SOC_TLB0_23__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_24
#define MP0_MMHUB_SOC_TLB0_24__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_25
#define MP0_MMHUB_SOC_TLB0_25__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_26
#define MP0_MMHUB_SOC_TLB0_26__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_27
#define MP0_MMHUB_SOC_TLB0_27__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_28
#define MP0_MMHUB_SOC_TLB0_28__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_29
#define MP0_MMHUB_SOC_TLB0_29__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_30
#define MP0_MMHUB_SOC_TLB0_30__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_31
#define MP0_MMHUB_SOC_TLB0_31__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_32
#define MP0_MMHUB_SOC_TLB0_32__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_33
#define MP0_MMHUB_SOC_TLB0_33__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_34
#define MP0_MMHUB_SOC_TLB0_34__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_35
#define MP0_MMHUB_SOC_TLB0_35__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_36
#define MP0_MMHUB_SOC_TLB0_36__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_37
#define MP0_MMHUB_SOC_TLB0_37__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_38
#define MP0_MMHUB_SOC_TLB0_38__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_39
#define MP0_MMHUB_SOC_TLB0_39__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_40
#define MP0_MMHUB_SOC_TLB0_40__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_41
#define MP0_MMHUB_SOC_TLB0_41__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_42
#define MP0_MMHUB_SOC_TLB0_42__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_43
#define MP0_MMHUB_SOC_TLB0_43__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_44
#define MP0_MMHUB_SOC_TLB0_44__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_45
#define MP0_MMHUB_SOC_TLB0_45__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_46
#define MP0_MMHUB_SOC_TLB0_46__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_47
#define MP0_MMHUB_SOC_TLB0_47__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_48
#define MP0_MMHUB_SOC_TLB0_48__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_49
#define MP0_MMHUB_SOC_TLB0_49__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_50
#define MP0_MMHUB_SOC_TLB0_50__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_51
#define MP0_MMHUB_SOC_TLB0_51__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_52
#define MP0_MMHUB_SOC_TLB0_52__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_53
#define MP0_MMHUB_SOC_TLB0_53__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_54
#define MP0_MMHUB_SOC_TLB0_54__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_55
#define MP0_MMHUB_SOC_TLB0_55__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_56
#define MP0_MMHUB_SOC_TLB0_56__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_57
#define MP0_MMHUB_SOC_TLB0_57__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_58
#define MP0_MMHUB_SOC_TLB0_58__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_59
#define MP0_MMHUB_SOC_TLB0_59__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_60
#define MP0_MMHUB_SOC_TLB0_60__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_61
#define MP0_MMHUB_SOC_TLB0_61__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB0_62
#define MP0_MMHUB_SOC_TLB0_62__SOC_ADDR_MASK 0x003fffffL

// MP0_MMHUB_SOC_TLB1_1
#define MP0_MMHUB_SOC_TLB1_1__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_1__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_1__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_2
#define MP0_MMHUB_SOC_TLB1_2__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_2__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_2__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_3
#define MP0_MMHUB_SOC_TLB1_3__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_3__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_3__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_4
#define MP0_MMHUB_SOC_TLB1_4__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_4__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_4__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_5
#define MP0_MMHUB_SOC_TLB1_5__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_5__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_5__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_6
#define MP0_MMHUB_SOC_TLB1_6__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_6__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_6__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_7
#define MP0_MMHUB_SOC_TLB1_7__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_7__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_7__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_8
#define MP0_MMHUB_SOC_TLB1_8__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_8__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_8__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_9
#define MP0_MMHUB_SOC_TLB1_9__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_9__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_9__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_10
#define MP0_MMHUB_SOC_TLB1_10__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_10__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_10__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_11
#define MP0_MMHUB_SOC_TLB1_11__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_11__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_11__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_12
#define MP0_MMHUB_SOC_TLB1_12__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_12__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_12__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_13
#define MP0_MMHUB_SOC_TLB1_13__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_13__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_13__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_14
#define MP0_MMHUB_SOC_TLB1_14__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_14__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_14__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_15
#define MP0_MMHUB_SOC_TLB1_15__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_15__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_15__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_16
#define MP0_MMHUB_SOC_TLB1_16__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_16__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_16__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_17
#define MP0_MMHUB_SOC_TLB1_17__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_17__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_17__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_18
#define MP0_MMHUB_SOC_TLB1_18__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_18__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_18__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_19
#define MP0_MMHUB_SOC_TLB1_19__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_19__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_19__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_20
#define MP0_MMHUB_SOC_TLB1_20__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_20__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_20__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_21
#define MP0_MMHUB_SOC_TLB1_21__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_21__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_21__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_22
#define MP0_MMHUB_SOC_TLB1_22__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_22__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_22__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_23
#define MP0_MMHUB_SOC_TLB1_23__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_23__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_23__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_24
#define MP0_MMHUB_SOC_TLB1_24__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_24__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_24__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_25
#define MP0_MMHUB_SOC_TLB1_25__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_25__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_25__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_26
#define MP0_MMHUB_SOC_TLB1_26__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_26__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_26__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_27
#define MP0_MMHUB_SOC_TLB1_27__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_27__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_27__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_28
#define MP0_MMHUB_SOC_TLB1_28__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_28__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_28__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_29
#define MP0_MMHUB_SOC_TLB1_29__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_29__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_29__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_30
#define MP0_MMHUB_SOC_TLB1_30__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_30__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_30__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_31
#define MP0_MMHUB_SOC_TLB1_31__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_31__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_31__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_32
#define MP0_MMHUB_SOC_TLB1_32__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_32__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_32__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_33
#define MP0_MMHUB_SOC_TLB1_33__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_33__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_33__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_34
#define MP0_MMHUB_SOC_TLB1_34__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_34__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_34__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_35
#define MP0_MMHUB_SOC_TLB1_35__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_35__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_35__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_36
#define MP0_MMHUB_SOC_TLB1_36__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_36__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_36__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_37
#define MP0_MMHUB_SOC_TLB1_37__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_37__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_37__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_38
#define MP0_MMHUB_SOC_TLB1_38__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_38__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_38__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_39
#define MP0_MMHUB_SOC_TLB1_39__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_39__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_39__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_40
#define MP0_MMHUB_SOC_TLB1_40__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_40__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_40__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_41
#define MP0_MMHUB_SOC_TLB1_41__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_41__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_41__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_42
#define MP0_MMHUB_SOC_TLB1_42__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_42__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_42__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_43
#define MP0_MMHUB_SOC_TLB1_43__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_43__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_43__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_44
#define MP0_MMHUB_SOC_TLB1_44__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_44__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_44__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_45
#define MP0_MMHUB_SOC_TLB1_45__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_45__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_45__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_46
#define MP0_MMHUB_SOC_TLB1_46__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_46__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_46__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_47
#define MP0_MMHUB_SOC_TLB1_47__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_47__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_47__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_48
#define MP0_MMHUB_SOC_TLB1_48__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_48__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_48__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_49
#define MP0_MMHUB_SOC_TLB1_49__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_49__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_49__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_50
#define MP0_MMHUB_SOC_TLB1_50__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_50__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_50__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_51
#define MP0_MMHUB_SOC_TLB1_51__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_51__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_51__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_52
#define MP0_MMHUB_SOC_TLB1_52__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_52__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_52__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_53
#define MP0_MMHUB_SOC_TLB1_53__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_53__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_53__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_54
#define MP0_MMHUB_SOC_TLB1_54__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_54__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_54__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_55
#define MP0_MMHUB_SOC_TLB1_55__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_55__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_55__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_56
#define MP0_MMHUB_SOC_TLB1_56__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_56__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_56__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_57
#define MP0_MMHUB_SOC_TLB1_57__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_57__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_57__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_58
#define MP0_MMHUB_SOC_TLB1_58__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_58__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_58__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_59
#define MP0_MMHUB_SOC_TLB1_59__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_59__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_59__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_60
#define MP0_MMHUB_SOC_TLB1_60__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_60__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_60__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_61
#define MP0_MMHUB_SOC_TLB1_61__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_61__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_61__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB1_62
#define MP0_MMHUB_SOC_TLB1_62__COHERENCE_MASK 0x00000001L
#define MP0_MMHUB_SOC_TLB1_62__SEG_SIZE_MASK 0x0000001eL
#define MP0_MMHUB_SOC_TLB1_62__SEG_OFFSET_MASK 0x00003fe0L

// MP0_MMHUB_SOC_TLB2_1
#define MP0_MMHUB_SOC_TLB2_1__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_2
#define MP0_MMHUB_SOC_TLB2_2__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_3
#define MP0_MMHUB_SOC_TLB2_3__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_4
#define MP0_MMHUB_SOC_TLB2_4__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_5
#define MP0_MMHUB_SOC_TLB2_5__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_6
#define MP0_MMHUB_SOC_TLB2_6__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_7
#define MP0_MMHUB_SOC_TLB2_7__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_8
#define MP0_MMHUB_SOC_TLB2_8__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_9
#define MP0_MMHUB_SOC_TLB2_9__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_10
#define MP0_MMHUB_SOC_TLB2_10__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_11
#define MP0_MMHUB_SOC_TLB2_11__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_12
#define MP0_MMHUB_SOC_TLB2_12__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_13
#define MP0_MMHUB_SOC_TLB2_13__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_14
#define MP0_MMHUB_SOC_TLB2_14__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_15
#define MP0_MMHUB_SOC_TLB2_15__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_16
#define MP0_MMHUB_SOC_TLB2_16__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_17
#define MP0_MMHUB_SOC_TLB2_17__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_18
#define MP0_MMHUB_SOC_TLB2_18__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_19
#define MP0_MMHUB_SOC_TLB2_19__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_20
#define MP0_MMHUB_SOC_TLB2_20__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_21
#define MP0_MMHUB_SOC_TLB2_21__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_22
#define MP0_MMHUB_SOC_TLB2_22__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_23
#define MP0_MMHUB_SOC_TLB2_23__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_24
#define MP0_MMHUB_SOC_TLB2_24__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_25
#define MP0_MMHUB_SOC_TLB2_25__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_26
#define MP0_MMHUB_SOC_TLB2_26__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_27
#define MP0_MMHUB_SOC_TLB2_27__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_28
#define MP0_MMHUB_SOC_TLB2_28__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_29
#define MP0_MMHUB_SOC_TLB2_29__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_30
#define MP0_MMHUB_SOC_TLB2_30__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_31
#define MP0_MMHUB_SOC_TLB2_31__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_32
#define MP0_MMHUB_SOC_TLB2_32__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_33
#define MP0_MMHUB_SOC_TLB2_33__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_34
#define MP0_MMHUB_SOC_TLB2_34__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_35
#define MP0_MMHUB_SOC_TLB2_35__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_36
#define MP0_MMHUB_SOC_TLB2_36__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_37
#define MP0_MMHUB_SOC_TLB2_37__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_38
#define MP0_MMHUB_SOC_TLB2_38__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_39
#define MP0_MMHUB_SOC_TLB2_39__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_40
#define MP0_MMHUB_SOC_TLB2_40__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_41
#define MP0_MMHUB_SOC_TLB2_41__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_42
#define MP0_MMHUB_SOC_TLB2_42__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_43
#define MP0_MMHUB_SOC_TLB2_43__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_44
#define MP0_MMHUB_SOC_TLB2_44__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_45
#define MP0_MMHUB_SOC_TLB2_45__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_46
#define MP0_MMHUB_SOC_TLB2_46__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_47
#define MP0_MMHUB_SOC_TLB2_47__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_48
#define MP0_MMHUB_SOC_TLB2_48__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_49
#define MP0_MMHUB_SOC_TLB2_49__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_50
#define MP0_MMHUB_SOC_TLB2_50__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_51
#define MP0_MMHUB_SOC_TLB2_51__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_52
#define MP0_MMHUB_SOC_TLB2_52__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_53
#define MP0_MMHUB_SOC_TLB2_53__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_54
#define MP0_MMHUB_SOC_TLB2_54__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_55
#define MP0_MMHUB_SOC_TLB2_55__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_56
#define MP0_MMHUB_SOC_TLB2_56__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_57
#define MP0_MMHUB_SOC_TLB2_57__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_58
#define MP0_MMHUB_SOC_TLB2_58__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_59
#define MP0_MMHUB_SOC_TLB2_59__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_60
#define MP0_MMHUB_SOC_TLB2_60__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_61
#define MP0_MMHUB_SOC_TLB2_61__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB2_62
#define MP0_MMHUB_SOC_TLB2_62__AWUSER_MASK 0xffffffffL

// MP0_MMHUB_SOC_TLB3_1
#define MP0_MMHUB_SOC_TLB3_1__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_1__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_2
#define MP0_MMHUB_SOC_TLB3_2__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_2__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_3
#define MP0_MMHUB_SOC_TLB3_3__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_3__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_4
#define MP0_MMHUB_SOC_TLB3_4__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_4__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_5
#define MP0_MMHUB_SOC_TLB3_5__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_5__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_6
#define MP0_MMHUB_SOC_TLB3_6__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_6__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_7
#define MP0_MMHUB_SOC_TLB3_7__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_7__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_8
#define MP0_MMHUB_SOC_TLB3_8__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_8__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_9
#define MP0_MMHUB_SOC_TLB3_9__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_9__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_10
#define MP0_MMHUB_SOC_TLB3_10__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_10__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_11
#define MP0_MMHUB_SOC_TLB3_11__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_11__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_12
#define MP0_MMHUB_SOC_TLB3_12__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_12__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_13
#define MP0_MMHUB_SOC_TLB3_13__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_13__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_14
#define MP0_MMHUB_SOC_TLB3_14__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_14__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_15
#define MP0_MMHUB_SOC_TLB3_15__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_15__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_16
#define MP0_MMHUB_SOC_TLB3_16__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_16__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_17
#define MP0_MMHUB_SOC_TLB3_17__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_17__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_18
#define MP0_MMHUB_SOC_TLB3_18__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_18__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_19
#define MP0_MMHUB_SOC_TLB3_19__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_19__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_20
#define MP0_MMHUB_SOC_TLB3_20__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_20__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_21
#define MP0_MMHUB_SOC_TLB3_21__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_21__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_22
#define MP0_MMHUB_SOC_TLB3_22__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_22__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_23
#define MP0_MMHUB_SOC_TLB3_23__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_23__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_24
#define MP0_MMHUB_SOC_TLB3_24__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_24__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_25
#define MP0_MMHUB_SOC_TLB3_25__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_25__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_26
#define MP0_MMHUB_SOC_TLB3_26__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_26__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_27
#define MP0_MMHUB_SOC_TLB3_27__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_27__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_28
#define MP0_MMHUB_SOC_TLB3_28__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_28__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_29
#define MP0_MMHUB_SOC_TLB3_29__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_29__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_30
#define MP0_MMHUB_SOC_TLB3_30__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_30__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_31
#define MP0_MMHUB_SOC_TLB3_31__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_31__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_32
#define MP0_MMHUB_SOC_TLB3_32__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_32__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_33
#define MP0_MMHUB_SOC_TLB3_33__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_33__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_34
#define MP0_MMHUB_SOC_TLB3_34__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_34__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_35
#define MP0_MMHUB_SOC_TLB3_35__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_35__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_36
#define MP0_MMHUB_SOC_TLB3_36__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_36__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_37
#define MP0_MMHUB_SOC_TLB3_37__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_37__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_38
#define MP0_MMHUB_SOC_TLB3_38__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_38__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_39
#define MP0_MMHUB_SOC_TLB3_39__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_39__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_40
#define MP0_MMHUB_SOC_TLB3_40__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_40__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_41
#define MP0_MMHUB_SOC_TLB3_41__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_41__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_42
#define MP0_MMHUB_SOC_TLB3_42__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_42__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_43
#define MP0_MMHUB_SOC_TLB3_43__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_43__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_44
#define MP0_MMHUB_SOC_TLB3_44__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_44__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_45
#define MP0_MMHUB_SOC_TLB3_45__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_45__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_46
#define MP0_MMHUB_SOC_TLB3_46__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_46__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_47
#define MP0_MMHUB_SOC_TLB3_47__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_47__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_48
#define MP0_MMHUB_SOC_TLB3_48__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_48__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_49
#define MP0_MMHUB_SOC_TLB3_49__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_49__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_50
#define MP0_MMHUB_SOC_TLB3_50__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_50__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_51
#define MP0_MMHUB_SOC_TLB3_51__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_51__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_52
#define MP0_MMHUB_SOC_TLB3_52__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_52__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_53
#define MP0_MMHUB_SOC_TLB3_53__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_53__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_54
#define MP0_MMHUB_SOC_TLB3_54__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_54__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_55
#define MP0_MMHUB_SOC_TLB3_55__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_55__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_56
#define MP0_MMHUB_SOC_TLB3_56__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_56__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_57
#define MP0_MMHUB_SOC_TLB3_57__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_57__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_58
#define MP0_MMHUB_SOC_TLB3_58__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_58__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_59
#define MP0_MMHUB_SOC_TLB3_59__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_59__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_60
#define MP0_MMHUB_SOC_TLB3_60__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_60__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_61
#define MP0_MMHUB_SOC_TLB3_61__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_61__WUSER_MASK 0x3c000000L

// MP0_MMHUB_SOC_TLB3_62
#define MP0_MMHUB_SOC_TLB3_62__ARUSER_MASK 0x03ffffffL
#define MP0_MMHUB_SOC_TLB3_62__WUSER_MASK 0x3c000000L

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_1
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_1__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_2
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_2__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_3
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_3__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_4
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_4__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_5
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_5__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_6
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_6__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_7
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_7__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_8
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_8__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_9
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_9__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_10
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_10__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_11
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_11__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_12
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_12__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_13
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_13__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_14
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_14__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_15
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_15__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_16
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_16__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_17
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_17__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_18
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_18__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_19
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_19__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_20
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_20__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_21
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_21__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_22
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_22__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_23
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_23__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_24
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_24__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_25
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_25__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_26
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_26__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_27
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_27__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_28
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_28__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_29
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_29__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_30
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_30__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_31
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_31__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_32
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_32__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_33
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_33__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_34
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_34__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_35
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_35__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_36
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_36__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_37
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_37__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_38
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_38__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_39
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_39__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_40
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_40__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_41
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_41__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_42
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_42__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_43
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_43__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_44
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_44__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_45
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_45__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_46
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_46__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_47
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_47__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_48
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_48__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_49
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_49__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_50
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_50__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_51
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_51__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_52
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_52__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_53
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_53__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_54
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_54__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_55
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_55__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_56
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_56__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_57
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_57__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_58
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_58__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_59
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_59__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_60
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_60__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_61
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_61__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_62
#define MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_62__RW_ATTRIB_MASK 0xffffffffL

// MP0_MMHUB_TLB_ATTRIBUTE_1
#define MP0_MMHUB_TLB_ATTRIBUTE_1__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_1__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_1__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_1__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_1__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_1__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_1__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_2
#define MP0_MMHUB_TLB_ATTRIBUTE_2__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_2__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_2__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_2__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_2__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_2__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_2__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_3
#define MP0_MMHUB_TLB_ATTRIBUTE_3__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_3__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_3__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_3__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_3__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_3__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_3__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_4
#define MP0_MMHUB_TLB_ATTRIBUTE_4__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_4__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_4__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_4__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_4__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_4__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_4__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_5
#define MP0_MMHUB_TLB_ATTRIBUTE_5__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_5__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_5__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_5__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_5__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_5__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_5__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_6
#define MP0_MMHUB_TLB_ATTRIBUTE_6__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_6__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_6__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_6__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_6__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_6__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_6__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_7
#define MP0_MMHUB_TLB_ATTRIBUTE_7__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_7__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_7__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_7__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_7__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_7__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_7__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_8
#define MP0_MMHUB_TLB_ATTRIBUTE_8__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_8__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_8__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_8__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_8__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_8__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_8__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_9
#define MP0_MMHUB_TLB_ATTRIBUTE_9__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_9__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_9__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_9__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_9__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_9__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_9__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_10
#define MP0_MMHUB_TLB_ATTRIBUTE_10__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_10__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_10__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_10__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_10__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_10__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_10__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_11
#define MP0_MMHUB_TLB_ATTRIBUTE_11__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_11__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_11__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_11__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_11__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_11__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_11__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_12
#define MP0_MMHUB_TLB_ATTRIBUTE_12__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_12__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_12__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_12__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_12__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_12__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_12__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_13
#define MP0_MMHUB_TLB_ATTRIBUTE_13__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_13__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_13__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_13__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_13__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_13__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_13__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_14
#define MP0_MMHUB_TLB_ATTRIBUTE_14__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_14__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_14__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_14__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_14__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_14__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_14__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_15
#define MP0_MMHUB_TLB_ATTRIBUTE_15__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_15__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_15__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_15__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_15__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_15__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_15__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_16
#define MP0_MMHUB_TLB_ATTRIBUTE_16__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_16__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_16__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_16__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_16__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_16__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_16__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_17
#define MP0_MMHUB_TLB_ATTRIBUTE_17__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_17__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_17__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_17__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_17__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_17__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_17__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_18
#define MP0_MMHUB_TLB_ATTRIBUTE_18__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_18__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_18__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_18__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_18__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_18__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_18__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_19
#define MP0_MMHUB_TLB_ATTRIBUTE_19__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_19__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_19__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_19__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_19__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_19__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_19__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_20
#define MP0_MMHUB_TLB_ATTRIBUTE_20__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_20__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_20__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_20__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_20__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_20__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_20__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_21
#define MP0_MMHUB_TLB_ATTRIBUTE_21__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_21__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_21__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_21__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_21__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_21__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_21__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_22
#define MP0_MMHUB_TLB_ATTRIBUTE_22__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_22__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_22__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_22__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_22__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_22__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_22__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_23
#define MP0_MMHUB_TLB_ATTRIBUTE_23__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_23__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_23__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_23__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_23__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_23__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_23__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_24
#define MP0_MMHUB_TLB_ATTRIBUTE_24__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_24__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_24__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_24__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_24__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_24__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_24__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_25
#define MP0_MMHUB_TLB_ATTRIBUTE_25__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_25__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_25__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_25__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_25__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_25__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_25__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_26
#define MP0_MMHUB_TLB_ATTRIBUTE_26__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_26__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_26__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_26__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_26__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_26__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_26__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_27
#define MP0_MMHUB_TLB_ATTRIBUTE_27__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_27__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_27__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_27__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_27__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_27__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_27__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_28
#define MP0_MMHUB_TLB_ATTRIBUTE_28__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_28__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_28__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_28__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_28__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_28__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_28__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_29
#define MP0_MMHUB_TLB_ATTRIBUTE_29__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_29__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_29__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_29__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_29__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_29__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_29__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_30
#define MP0_MMHUB_TLB_ATTRIBUTE_30__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_30__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_30__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_30__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_30__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_30__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_30__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_31
#define MP0_MMHUB_TLB_ATTRIBUTE_31__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_31__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_31__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_31__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_31__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_31__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_31__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_32
#define MP0_MMHUB_TLB_ATTRIBUTE_32__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_32__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_32__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_32__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_32__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_32__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_32__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_33
#define MP0_MMHUB_TLB_ATTRIBUTE_33__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_33__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_33__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_33__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_33__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_33__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_33__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_34
#define MP0_MMHUB_TLB_ATTRIBUTE_34__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_34__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_34__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_34__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_34__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_34__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_34__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_35
#define MP0_MMHUB_TLB_ATTRIBUTE_35__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_35__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_35__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_35__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_35__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_35__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_35__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_36
#define MP0_MMHUB_TLB_ATTRIBUTE_36__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_36__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_36__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_36__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_36__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_36__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_36__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_37
#define MP0_MMHUB_TLB_ATTRIBUTE_37__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_37__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_37__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_37__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_37__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_37__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_37__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_38
#define MP0_MMHUB_TLB_ATTRIBUTE_38__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_38__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_38__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_38__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_38__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_38__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_38__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_39
#define MP0_MMHUB_TLB_ATTRIBUTE_39__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_39__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_39__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_39__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_39__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_39__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_39__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_40
#define MP0_MMHUB_TLB_ATTRIBUTE_40__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_40__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_40__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_40__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_40__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_40__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_40__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_41
#define MP0_MMHUB_TLB_ATTRIBUTE_41__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_41__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_41__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_41__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_41__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_41__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_41__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_42
#define MP0_MMHUB_TLB_ATTRIBUTE_42__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_42__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_42__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_42__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_42__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_42__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_42__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_43
#define MP0_MMHUB_TLB_ATTRIBUTE_43__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_43__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_43__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_43__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_43__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_43__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_43__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_44
#define MP0_MMHUB_TLB_ATTRIBUTE_44__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_44__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_44__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_44__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_44__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_44__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_44__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_45
#define MP0_MMHUB_TLB_ATTRIBUTE_45__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_45__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_45__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_45__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_45__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_45__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_45__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_46
#define MP0_MMHUB_TLB_ATTRIBUTE_46__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_46__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_46__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_46__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_46__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_46__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_46__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_47
#define MP0_MMHUB_TLB_ATTRIBUTE_47__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_47__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_47__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_47__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_47__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_47__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_47__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_48
#define MP0_MMHUB_TLB_ATTRIBUTE_48__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_48__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_48__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_48__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_48__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_48__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_48__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_49
#define MP0_MMHUB_TLB_ATTRIBUTE_49__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_49__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_49__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_49__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_49__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_49__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_49__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_50
#define MP0_MMHUB_TLB_ATTRIBUTE_50__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_50__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_50__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_50__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_50__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_50__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_50__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_51
#define MP0_MMHUB_TLB_ATTRIBUTE_51__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_51__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_51__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_51__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_51__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_51__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_51__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_52
#define MP0_MMHUB_TLB_ATTRIBUTE_52__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_52__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_52__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_52__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_52__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_52__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_52__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_53
#define MP0_MMHUB_TLB_ATTRIBUTE_53__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_53__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_53__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_53__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_53__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_53__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_53__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_54
#define MP0_MMHUB_TLB_ATTRIBUTE_54__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_54__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_54__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_54__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_54__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_54__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_54__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_55
#define MP0_MMHUB_TLB_ATTRIBUTE_55__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_55__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_55__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_55__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_55__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_55__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_55__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_56
#define MP0_MMHUB_TLB_ATTRIBUTE_56__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_56__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_56__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_56__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_56__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_56__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_56__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_57
#define MP0_MMHUB_TLB_ATTRIBUTE_57__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_57__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_57__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_57__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_57__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_57__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_57__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_58
#define MP0_MMHUB_TLB_ATTRIBUTE_58__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_58__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_58__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_58__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_58__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_58__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_58__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_59
#define MP0_MMHUB_TLB_ATTRIBUTE_59__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_59__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_59__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_59__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_59__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_59__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_59__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_60
#define MP0_MMHUB_TLB_ATTRIBUTE_60__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_60__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_60__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_60__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_60__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_60__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_60__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_61
#define MP0_MMHUB_TLB_ATTRIBUTE_61__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_61__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_61__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_61__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_61__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_61__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_61__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_TLB_ATTRIBUTE_62
#define MP0_MMHUB_TLB_ATTRIBUTE_62__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_MMHUB_TLB_ATTRIBUTE_62__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_MMHUB_TLB_ATTRIBUTE_62__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_MMHUB_TLB_ATTRIBUTE_62__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_MMHUB_TLB_ATTRIBUTE_62__MA_PSP_CCP_MASK 0x00800000L
#define MP0_MMHUB_TLB_ATTRIBUTE_62__MA_PSP_PUB_MASK 0x40000000L
#define MP0_MMHUB_TLB_ATTRIBUTE_62__MA_PSP_PRIV_MASK 0x80000000L

// MP0_MMHUB_INT_STATUS
#define MP0_MMHUB_INT_STATUS__RD_ERROR_MASK 0x00000001L
#define MP0_MMHUB_INT_STATUS__WR_ERROR_MASK 0x00000002L
#define MP0_MMHUB_INT_STATUS__REG_ERROR_MASK 0x00000004L

// MP0_MMHUB_WR_INT_ADDR
#define MP0_MMHUB_WR_INT_ADDR__ADDR_MASK 0xffffffffL

// MP0_MMHUB_WR_INT_OTHER
#define MP0_MMHUB_WR_INT_OTHER__AXI_ID_MASK 0x0003ffffL
#define MP0_MMHUB_WR_INT_OTHER__ERROR_TLB_MASK 0x00100000L
#define MP0_MMHUB_WR_INT_OTHER__ERROR_PAGE_MASK 0x00200000L
#define MP0_MMHUB_WR_INT_OTHER__ERROR_ATTRIB_MASK 0x00400000L
#define MP0_MMHUB_WR_INT_OTHER__ERROR_PROT_MASK 0x00800000L
#define MP0_MMHUB_WR_INT_OTHER__ERROR_MST_MASK 0x01000000L
#define MP0_MMHUB_WR_INT_OTHER__ERROR_AES_MASK 0x02000000L
#define MP0_MMHUB_WR_INT_OTHER__INT_CLEAR_MASK 0x80000000L

// MP0_MMHUB_RD_INT_ADDR
#define MP0_MMHUB_RD_INT_ADDR__ADDR_MASK 0xffffffffL

// MP0_MMHUB_RD_INT_OTHER
#define MP0_MMHUB_RD_INT_OTHER__AXI_ID_MASK 0x0003ffffL
#define MP0_MMHUB_RD_INT_OTHER__ERROR_TLB_MASK 0x00100000L
#define MP0_MMHUB_RD_INT_OTHER__ERROR_PAGE_MASK 0x00200000L
#define MP0_MMHUB_RD_INT_OTHER__ERROR_ATTRIB_MASK 0x00400000L
#define MP0_MMHUB_RD_INT_OTHER__ERROR_PROT_MASK 0x00800000L
#define MP0_MMHUB_RD_INT_OTHER__ERROR_MST_MASK 0x01000000L
#define MP0_MMHUB_RD_INT_OTHER__ERROR_AES_MASK 0x02000000L
#define MP0_MMHUB_RD_INT_OTHER__ERROR_LENGTH_MASK 0x04000000L
#define MP0_MMHUB_RD_INT_OTHER__INT_CLEAR_MASK 0x80000000L

// MP0_MMHUB_REG_INT_ADDR
#define MP0_MMHUB_REG_INT_ADDR__ADDR_MASK 0x0000ffffL

// MP0_MMHUB_REG_INT_OTHER
#define MP0_MMHUB_REG_INT_OTHER__AXI_ID_MASK 0x0003ffffL
#define MP0_MMHUB_REG_INT_OTHER__ERROR_AES_MASK 0x00100000L
#define MP0_MMHUB_REG_INT_OTHER__ERROR_MST_MASK 0x00200000L
#define MP0_MMHUB_REG_INT_OTHER__ERROR_ADDR_MASK 0x00400000L
#define MP0_MMHUB_REG_INT_OTHER__ERROR_PROT_MASK 0x00800000L
#define MP0_MMHUB_REG_INT_OTHER__INT_CLEAR_MASK 0x80000000L

// MP0_MMHUB_AXCACHE_CFG
#define MP0_MMHUB_AXCACHE_CFG__ARCACHE_NONCOH_MASK 0x0000000fL
#define MP0_MMHUB_AXCACHE_CFG__ARCACHE_COH_MASK 0x000000f0L
#define MP0_MMHUB_AXCACHE_CFG__AWCACHE_NONCOH_MASK 0x00000f00L
#define MP0_MMHUB_AXCACHE_CFG__AWCACHE_COH_MASK 0x0000f000L
#define MP0_MMHUB_AXCACHE_CFG__QOSW_MASK 0x000f0000L
#define MP0_MMHUB_AXCACHE_CFG__QOSR_MASK 0x00f00000L

// MP0_MMHUB_DS_OVERRIDE
#define MP0_MMHUB_DS_OVERRIDE__DS_CNT_MASK 0x000007ffL
#define MP0_MMHUB_DS_OVERRIDE__DS_DISABLE_MASK 0x00000800L

// MP0_MMHUB_OUTSTANDING
#define MP0_MMHUB_OUTSTANDING__PENDING_WR_MASK 0x0000ffffL
#define MP0_MMHUB_OUTSTANDING__PENDING_RD_MASK 0x00ff0000L

// MP0_SYSHUB_SOC_TLB0_1
#define MP0_SYSHUB_SOC_TLB0_1__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_2
#define MP0_SYSHUB_SOC_TLB0_2__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_3
#define MP0_SYSHUB_SOC_TLB0_3__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_4
#define MP0_SYSHUB_SOC_TLB0_4__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_5
#define MP0_SYSHUB_SOC_TLB0_5__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_6
#define MP0_SYSHUB_SOC_TLB0_6__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_7
#define MP0_SYSHUB_SOC_TLB0_7__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_8
#define MP0_SYSHUB_SOC_TLB0_8__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_9
#define MP0_SYSHUB_SOC_TLB0_9__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_10
#define MP0_SYSHUB_SOC_TLB0_10__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_11
#define MP0_SYSHUB_SOC_TLB0_11__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_12
#define MP0_SYSHUB_SOC_TLB0_12__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_13
#define MP0_SYSHUB_SOC_TLB0_13__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_14
#define MP0_SYSHUB_SOC_TLB0_14__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_15
#define MP0_SYSHUB_SOC_TLB0_15__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_16
#define MP0_SYSHUB_SOC_TLB0_16__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_17
#define MP0_SYSHUB_SOC_TLB0_17__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_18
#define MP0_SYSHUB_SOC_TLB0_18__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_19
#define MP0_SYSHUB_SOC_TLB0_19__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_20
#define MP0_SYSHUB_SOC_TLB0_20__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_21
#define MP0_SYSHUB_SOC_TLB0_21__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_22
#define MP0_SYSHUB_SOC_TLB0_22__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_23
#define MP0_SYSHUB_SOC_TLB0_23__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_24
#define MP0_SYSHUB_SOC_TLB0_24__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_25
#define MP0_SYSHUB_SOC_TLB0_25__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_26
#define MP0_SYSHUB_SOC_TLB0_26__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_27
#define MP0_SYSHUB_SOC_TLB0_27__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_28
#define MP0_SYSHUB_SOC_TLB0_28__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_29
#define MP0_SYSHUB_SOC_TLB0_29__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_30
#define MP0_SYSHUB_SOC_TLB0_30__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_31
#define MP0_SYSHUB_SOC_TLB0_31__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_32
#define MP0_SYSHUB_SOC_TLB0_32__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_33
#define MP0_SYSHUB_SOC_TLB0_33__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_34
#define MP0_SYSHUB_SOC_TLB0_34__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_35
#define MP0_SYSHUB_SOC_TLB0_35__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_36
#define MP0_SYSHUB_SOC_TLB0_36__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_37
#define MP0_SYSHUB_SOC_TLB0_37__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_38
#define MP0_SYSHUB_SOC_TLB0_38__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_39
#define MP0_SYSHUB_SOC_TLB0_39__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_40
#define MP0_SYSHUB_SOC_TLB0_40__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_41
#define MP0_SYSHUB_SOC_TLB0_41__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_42
#define MP0_SYSHUB_SOC_TLB0_42__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_43
#define MP0_SYSHUB_SOC_TLB0_43__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_44
#define MP0_SYSHUB_SOC_TLB0_44__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_45
#define MP0_SYSHUB_SOC_TLB0_45__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_46
#define MP0_SYSHUB_SOC_TLB0_46__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_47
#define MP0_SYSHUB_SOC_TLB0_47__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_48
#define MP0_SYSHUB_SOC_TLB0_48__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_49
#define MP0_SYSHUB_SOC_TLB0_49__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_50
#define MP0_SYSHUB_SOC_TLB0_50__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_51
#define MP0_SYSHUB_SOC_TLB0_51__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_52
#define MP0_SYSHUB_SOC_TLB0_52__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_53
#define MP0_SYSHUB_SOC_TLB0_53__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_54
#define MP0_SYSHUB_SOC_TLB0_54__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_55
#define MP0_SYSHUB_SOC_TLB0_55__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_56
#define MP0_SYSHUB_SOC_TLB0_56__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_57
#define MP0_SYSHUB_SOC_TLB0_57__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_58
#define MP0_SYSHUB_SOC_TLB0_58__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_59
#define MP0_SYSHUB_SOC_TLB0_59__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_60
#define MP0_SYSHUB_SOC_TLB0_60__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_61
#define MP0_SYSHUB_SOC_TLB0_61__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB0_62
#define MP0_SYSHUB_SOC_TLB0_62__SOC_ADDR_MASK 0x003fffffL

// MP0_SYSHUB_SOC_TLB1_1
#define MP0_SYSHUB_SOC_TLB1_1__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_1__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_1__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_2
#define MP0_SYSHUB_SOC_TLB1_2__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_2__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_2__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_3
#define MP0_SYSHUB_SOC_TLB1_3__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_3__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_3__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_4
#define MP0_SYSHUB_SOC_TLB1_4__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_4__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_4__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_5
#define MP0_SYSHUB_SOC_TLB1_5__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_5__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_5__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_6
#define MP0_SYSHUB_SOC_TLB1_6__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_6__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_6__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_7
#define MP0_SYSHUB_SOC_TLB1_7__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_7__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_7__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_8
#define MP0_SYSHUB_SOC_TLB1_8__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_8__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_8__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_9
#define MP0_SYSHUB_SOC_TLB1_9__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_9__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_9__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_10
#define MP0_SYSHUB_SOC_TLB1_10__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_10__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_10__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_11
#define MP0_SYSHUB_SOC_TLB1_11__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_11__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_11__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_12
#define MP0_SYSHUB_SOC_TLB1_12__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_12__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_12__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_13
#define MP0_SYSHUB_SOC_TLB1_13__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_13__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_13__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_14
#define MP0_SYSHUB_SOC_TLB1_14__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_14__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_14__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_15
#define MP0_SYSHUB_SOC_TLB1_15__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_15__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_15__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_16
#define MP0_SYSHUB_SOC_TLB1_16__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_16__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_16__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_17
#define MP0_SYSHUB_SOC_TLB1_17__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_17__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_17__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_18
#define MP0_SYSHUB_SOC_TLB1_18__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_18__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_18__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_19
#define MP0_SYSHUB_SOC_TLB1_19__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_19__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_19__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_20
#define MP0_SYSHUB_SOC_TLB1_20__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_20__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_20__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_21
#define MP0_SYSHUB_SOC_TLB1_21__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_21__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_21__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_22
#define MP0_SYSHUB_SOC_TLB1_22__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_22__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_22__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_23
#define MP0_SYSHUB_SOC_TLB1_23__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_23__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_23__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_24
#define MP0_SYSHUB_SOC_TLB1_24__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_24__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_24__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_25
#define MP0_SYSHUB_SOC_TLB1_25__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_25__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_25__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_26
#define MP0_SYSHUB_SOC_TLB1_26__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_26__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_26__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_27
#define MP0_SYSHUB_SOC_TLB1_27__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_27__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_27__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_28
#define MP0_SYSHUB_SOC_TLB1_28__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_28__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_28__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_29
#define MP0_SYSHUB_SOC_TLB1_29__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_29__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_29__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_30
#define MP0_SYSHUB_SOC_TLB1_30__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_30__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_30__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_31
#define MP0_SYSHUB_SOC_TLB1_31__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_31__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_31__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_32
#define MP0_SYSHUB_SOC_TLB1_32__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_32__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_32__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_33
#define MP0_SYSHUB_SOC_TLB1_33__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_33__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_33__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_34
#define MP0_SYSHUB_SOC_TLB1_34__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_34__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_34__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_35
#define MP0_SYSHUB_SOC_TLB1_35__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_35__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_35__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_36
#define MP0_SYSHUB_SOC_TLB1_36__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_36__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_36__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_37
#define MP0_SYSHUB_SOC_TLB1_37__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_37__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_37__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_38
#define MP0_SYSHUB_SOC_TLB1_38__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_38__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_38__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_39
#define MP0_SYSHUB_SOC_TLB1_39__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_39__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_39__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_40
#define MP0_SYSHUB_SOC_TLB1_40__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_40__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_40__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_41
#define MP0_SYSHUB_SOC_TLB1_41__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_41__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_41__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_42
#define MP0_SYSHUB_SOC_TLB1_42__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_42__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_42__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_43
#define MP0_SYSHUB_SOC_TLB1_43__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_43__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_43__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_44
#define MP0_SYSHUB_SOC_TLB1_44__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_44__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_44__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_45
#define MP0_SYSHUB_SOC_TLB1_45__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_45__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_45__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_46
#define MP0_SYSHUB_SOC_TLB1_46__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_46__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_46__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_47
#define MP0_SYSHUB_SOC_TLB1_47__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_47__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_47__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_48
#define MP0_SYSHUB_SOC_TLB1_48__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_48__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_48__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_49
#define MP0_SYSHUB_SOC_TLB1_49__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_49__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_49__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_50
#define MP0_SYSHUB_SOC_TLB1_50__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_50__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_50__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_51
#define MP0_SYSHUB_SOC_TLB1_51__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_51__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_51__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_52
#define MP0_SYSHUB_SOC_TLB1_52__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_52__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_52__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_53
#define MP0_SYSHUB_SOC_TLB1_53__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_53__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_53__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_54
#define MP0_SYSHUB_SOC_TLB1_54__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_54__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_54__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_55
#define MP0_SYSHUB_SOC_TLB1_55__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_55__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_55__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_56
#define MP0_SYSHUB_SOC_TLB1_56__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_56__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_56__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_57
#define MP0_SYSHUB_SOC_TLB1_57__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_57__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_57__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_58
#define MP0_SYSHUB_SOC_TLB1_58__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_58__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_58__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_59
#define MP0_SYSHUB_SOC_TLB1_59__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_59__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_59__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_60
#define MP0_SYSHUB_SOC_TLB1_60__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_60__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_60__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_61
#define MP0_SYSHUB_SOC_TLB1_61__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_61__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_61__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB1_62
#define MP0_SYSHUB_SOC_TLB1_62__COHERENCE_MASK 0x00000001L
#define MP0_SYSHUB_SOC_TLB1_62__SEG_SIZE_MASK 0x0000001eL
#define MP0_SYSHUB_SOC_TLB1_62__SEG_OFFSET_MASK 0x00003fe0L

// MP0_SYSHUB_SOC_TLB2_1
#define MP0_SYSHUB_SOC_TLB2_1__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_2
#define MP0_SYSHUB_SOC_TLB2_2__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_3
#define MP0_SYSHUB_SOC_TLB2_3__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_4
#define MP0_SYSHUB_SOC_TLB2_4__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_5
#define MP0_SYSHUB_SOC_TLB2_5__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_6
#define MP0_SYSHUB_SOC_TLB2_6__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_7
#define MP0_SYSHUB_SOC_TLB2_7__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_8
#define MP0_SYSHUB_SOC_TLB2_8__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_9
#define MP0_SYSHUB_SOC_TLB2_9__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_10
#define MP0_SYSHUB_SOC_TLB2_10__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_11
#define MP0_SYSHUB_SOC_TLB2_11__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_12
#define MP0_SYSHUB_SOC_TLB2_12__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_13
#define MP0_SYSHUB_SOC_TLB2_13__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_14
#define MP0_SYSHUB_SOC_TLB2_14__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_15
#define MP0_SYSHUB_SOC_TLB2_15__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_16
#define MP0_SYSHUB_SOC_TLB2_16__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_17
#define MP0_SYSHUB_SOC_TLB2_17__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_18
#define MP0_SYSHUB_SOC_TLB2_18__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_19
#define MP0_SYSHUB_SOC_TLB2_19__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_20
#define MP0_SYSHUB_SOC_TLB2_20__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_21
#define MP0_SYSHUB_SOC_TLB2_21__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_22
#define MP0_SYSHUB_SOC_TLB2_22__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_23
#define MP0_SYSHUB_SOC_TLB2_23__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_24
#define MP0_SYSHUB_SOC_TLB2_24__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_25
#define MP0_SYSHUB_SOC_TLB2_25__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_26
#define MP0_SYSHUB_SOC_TLB2_26__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_27
#define MP0_SYSHUB_SOC_TLB2_27__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_28
#define MP0_SYSHUB_SOC_TLB2_28__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_29
#define MP0_SYSHUB_SOC_TLB2_29__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_30
#define MP0_SYSHUB_SOC_TLB2_30__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_31
#define MP0_SYSHUB_SOC_TLB2_31__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_32
#define MP0_SYSHUB_SOC_TLB2_32__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_33
#define MP0_SYSHUB_SOC_TLB2_33__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_34
#define MP0_SYSHUB_SOC_TLB2_34__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_35
#define MP0_SYSHUB_SOC_TLB2_35__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_36
#define MP0_SYSHUB_SOC_TLB2_36__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_37
#define MP0_SYSHUB_SOC_TLB2_37__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_38
#define MP0_SYSHUB_SOC_TLB2_38__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_39
#define MP0_SYSHUB_SOC_TLB2_39__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_40
#define MP0_SYSHUB_SOC_TLB2_40__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_41
#define MP0_SYSHUB_SOC_TLB2_41__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_42
#define MP0_SYSHUB_SOC_TLB2_42__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_43
#define MP0_SYSHUB_SOC_TLB2_43__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_44
#define MP0_SYSHUB_SOC_TLB2_44__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_45
#define MP0_SYSHUB_SOC_TLB2_45__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_46
#define MP0_SYSHUB_SOC_TLB2_46__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_47
#define MP0_SYSHUB_SOC_TLB2_47__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_48
#define MP0_SYSHUB_SOC_TLB2_48__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_49
#define MP0_SYSHUB_SOC_TLB2_49__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_50
#define MP0_SYSHUB_SOC_TLB2_50__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_51
#define MP0_SYSHUB_SOC_TLB2_51__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_52
#define MP0_SYSHUB_SOC_TLB2_52__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_53
#define MP0_SYSHUB_SOC_TLB2_53__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_54
#define MP0_SYSHUB_SOC_TLB2_54__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_55
#define MP0_SYSHUB_SOC_TLB2_55__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_56
#define MP0_SYSHUB_SOC_TLB2_56__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_57
#define MP0_SYSHUB_SOC_TLB2_57__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_58
#define MP0_SYSHUB_SOC_TLB2_58__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_59
#define MP0_SYSHUB_SOC_TLB2_59__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_60
#define MP0_SYSHUB_SOC_TLB2_60__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_61
#define MP0_SYSHUB_SOC_TLB2_61__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB2_62
#define MP0_SYSHUB_SOC_TLB2_62__AWUSER_MASK 0xffffffffL

// MP0_SYSHUB_SOC_TLB3_1
#define MP0_SYSHUB_SOC_TLB3_1__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_1__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_2
#define MP0_SYSHUB_SOC_TLB3_2__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_2__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_3
#define MP0_SYSHUB_SOC_TLB3_3__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_3__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_4
#define MP0_SYSHUB_SOC_TLB3_4__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_4__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_5
#define MP0_SYSHUB_SOC_TLB3_5__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_5__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_6
#define MP0_SYSHUB_SOC_TLB3_6__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_6__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_7
#define MP0_SYSHUB_SOC_TLB3_7__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_7__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_8
#define MP0_SYSHUB_SOC_TLB3_8__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_8__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_9
#define MP0_SYSHUB_SOC_TLB3_9__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_9__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_10
#define MP0_SYSHUB_SOC_TLB3_10__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_10__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_11
#define MP0_SYSHUB_SOC_TLB3_11__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_11__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_12
#define MP0_SYSHUB_SOC_TLB3_12__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_12__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_13
#define MP0_SYSHUB_SOC_TLB3_13__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_13__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_14
#define MP0_SYSHUB_SOC_TLB3_14__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_14__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_15
#define MP0_SYSHUB_SOC_TLB3_15__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_15__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_16
#define MP0_SYSHUB_SOC_TLB3_16__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_16__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_17
#define MP0_SYSHUB_SOC_TLB3_17__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_17__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_18
#define MP0_SYSHUB_SOC_TLB3_18__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_18__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_19
#define MP0_SYSHUB_SOC_TLB3_19__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_19__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_20
#define MP0_SYSHUB_SOC_TLB3_20__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_20__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_21
#define MP0_SYSHUB_SOC_TLB3_21__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_21__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_22
#define MP0_SYSHUB_SOC_TLB3_22__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_22__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_23
#define MP0_SYSHUB_SOC_TLB3_23__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_23__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_24
#define MP0_SYSHUB_SOC_TLB3_24__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_24__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_25
#define MP0_SYSHUB_SOC_TLB3_25__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_25__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_26
#define MP0_SYSHUB_SOC_TLB3_26__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_26__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_27
#define MP0_SYSHUB_SOC_TLB3_27__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_27__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_28
#define MP0_SYSHUB_SOC_TLB3_28__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_28__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_29
#define MP0_SYSHUB_SOC_TLB3_29__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_29__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_30
#define MP0_SYSHUB_SOC_TLB3_30__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_30__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_31
#define MP0_SYSHUB_SOC_TLB3_31__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_31__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_32
#define MP0_SYSHUB_SOC_TLB3_32__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_32__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_33
#define MP0_SYSHUB_SOC_TLB3_33__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_33__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_34
#define MP0_SYSHUB_SOC_TLB3_34__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_34__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_35
#define MP0_SYSHUB_SOC_TLB3_35__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_35__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_36
#define MP0_SYSHUB_SOC_TLB3_36__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_36__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_37
#define MP0_SYSHUB_SOC_TLB3_37__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_37__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_38
#define MP0_SYSHUB_SOC_TLB3_38__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_38__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_39
#define MP0_SYSHUB_SOC_TLB3_39__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_39__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_40
#define MP0_SYSHUB_SOC_TLB3_40__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_40__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_41
#define MP0_SYSHUB_SOC_TLB3_41__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_41__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_42
#define MP0_SYSHUB_SOC_TLB3_42__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_42__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_43
#define MP0_SYSHUB_SOC_TLB3_43__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_43__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_44
#define MP0_SYSHUB_SOC_TLB3_44__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_44__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_45
#define MP0_SYSHUB_SOC_TLB3_45__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_45__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_46
#define MP0_SYSHUB_SOC_TLB3_46__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_46__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_47
#define MP0_SYSHUB_SOC_TLB3_47__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_47__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_48
#define MP0_SYSHUB_SOC_TLB3_48__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_48__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_49
#define MP0_SYSHUB_SOC_TLB3_49__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_49__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_50
#define MP0_SYSHUB_SOC_TLB3_50__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_50__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_51
#define MP0_SYSHUB_SOC_TLB3_51__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_51__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_52
#define MP0_SYSHUB_SOC_TLB3_52__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_52__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_53
#define MP0_SYSHUB_SOC_TLB3_53__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_53__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_54
#define MP0_SYSHUB_SOC_TLB3_54__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_54__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_55
#define MP0_SYSHUB_SOC_TLB3_55__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_55__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_56
#define MP0_SYSHUB_SOC_TLB3_56__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_56__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_57
#define MP0_SYSHUB_SOC_TLB3_57__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_57__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_58
#define MP0_SYSHUB_SOC_TLB3_58__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_58__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_59
#define MP0_SYSHUB_SOC_TLB3_59__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_59__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_60
#define MP0_SYSHUB_SOC_TLB3_60__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_60__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_61
#define MP0_SYSHUB_SOC_TLB3_61__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_61__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_SOC_TLB3_62
#define MP0_SYSHUB_SOC_TLB3_62__ARUSER_MASK 0x03ffffffL
#define MP0_SYSHUB_SOC_TLB3_62__WUSER_MASK 0x3c000000L

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_1
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_1__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_2
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_2__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_3
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_3__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_4
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_4__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_5
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_5__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_6
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_6__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_7
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_7__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_8
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_8__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_9
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_9__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_10
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_10__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_11
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_11__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_12
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_12__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_13
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_13__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_14
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_14__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_15
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_15__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_16
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_16__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_17
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_17__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_18
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_18__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_19
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_19__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_20
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_20__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_21
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_21__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_22
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_22__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_23
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_23__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_24
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_24__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_25
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_25__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_26
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_26__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_27
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_27__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_28
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_28__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_29
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_29__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_30
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_30__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_31
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_31__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_32
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_32__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_33
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_33__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_34
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_34__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_35
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_35__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_36
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_36__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_37
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_37__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_38
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_38__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_39
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_39__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_40
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_40__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_41
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_41__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_42
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_42__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_43
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_43__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_44
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_44__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_45
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_45__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_46
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_46__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_47
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_47__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_48
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_48__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_49
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_49__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_50
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_50__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_51
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_51__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_52
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_52__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_53
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_53__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_54
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_54__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_55
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_55__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_56
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_56__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_57
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_57__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_58
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_58__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_59
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_59__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_60
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_60__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_61
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_61__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_62
#define MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_62__RW_ATTRIB_MASK 0xffffffffL

// MP0_SYSHUB_TLB_ATTRIBUTE_1
#define MP0_SYSHUB_TLB_ATTRIBUTE_1__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_1__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_1__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_1__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_1__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_1__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_1__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_2
#define MP0_SYSHUB_TLB_ATTRIBUTE_2__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_2__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_2__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_2__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_2__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_2__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_2__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_3
#define MP0_SYSHUB_TLB_ATTRIBUTE_3__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_3__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_3__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_3__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_3__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_3__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_3__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_4
#define MP0_SYSHUB_TLB_ATTRIBUTE_4__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_4__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_4__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_4__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_4__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_4__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_4__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_5
#define MP0_SYSHUB_TLB_ATTRIBUTE_5__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_5__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_5__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_5__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_5__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_5__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_5__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_6
#define MP0_SYSHUB_TLB_ATTRIBUTE_6__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_6__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_6__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_6__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_6__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_6__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_6__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_7
#define MP0_SYSHUB_TLB_ATTRIBUTE_7__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_7__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_7__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_7__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_7__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_7__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_7__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_8
#define MP0_SYSHUB_TLB_ATTRIBUTE_8__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_8__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_8__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_8__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_8__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_8__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_8__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_9
#define MP0_SYSHUB_TLB_ATTRIBUTE_9__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_9__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_9__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_9__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_9__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_9__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_9__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_10
#define MP0_SYSHUB_TLB_ATTRIBUTE_10__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_10__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_10__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_10__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_10__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_10__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_10__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_11
#define MP0_SYSHUB_TLB_ATTRIBUTE_11__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_11__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_11__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_11__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_11__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_11__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_11__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_12
#define MP0_SYSHUB_TLB_ATTRIBUTE_12__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_12__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_12__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_12__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_12__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_12__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_12__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_13
#define MP0_SYSHUB_TLB_ATTRIBUTE_13__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_13__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_13__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_13__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_13__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_13__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_13__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_14
#define MP0_SYSHUB_TLB_ATTRIBUTE_14__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_14__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_14__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_14__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_14__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_14__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_14__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_15
#define MP0_SYSHUB_TLB_ATTRIBUTE_15__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_15__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_15__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_15__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_15__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_15__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_15__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_16
#define MP0_SYSHUB_TLB_ATTRIBUTE_16__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_16__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_16__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_16__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_16__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_16__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_16__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_17
#define MP0_SYSHUB_TLB_ATTRIBUTE_17__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_17__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_17__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_17__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_17__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_17__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_17__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_18
#define MP0_SYSHUB_TLB_ATTRIBUTE_18__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_18__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_18__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_18__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_18__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_18__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_18__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_19
#define MP0_SYSHUB_TLB_ATTRIBUTE_19__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_19__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_19__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_19__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_19__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_19__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_19__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_20
#define MP0_SYSHUB_TLB_ATTRIBUTE_20__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_20__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_20__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_20__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_20__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_20__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_20__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_21
#define MP0_SYSHUB_TLB_ATTRIBUTE_21__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_21__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_21__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_21__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_21__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_21__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_21__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_22
#define MP0_SYSHUB_TLB_ATTRIBUTE_22__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_22__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_22__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_22__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_22__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_22__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_22__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_23
#define MP0_SYSHUB_TLB_ATTRIBUTE_23__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_23__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_23__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_23__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_23__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_23__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_23__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_24
#define MP0_SYSHUB_TLB_ATTRIBUTE_24__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_24__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_24__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_24__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_24__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_24__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_24__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_25
#define MP0_SYSHUB_TLB_ATTRIBUTE_25__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_25__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_25__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_25__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_25__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_25__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_25__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_26
#define MP0_SYSHUB_TLB_ATTRIBUTE_26__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_26__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_26__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_26__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_26__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_26__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_26__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_27
#define MP0_SYSHUB_TLB_ATTRIBUTE_27__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_27__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_27__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_27__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_27__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_27__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_27__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_28
#define MP0_SYSHUB_TLB_ATTRIBUTE_28__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_28__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_28__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_28__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_28__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_28__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_28__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_29
#define MP0_SYSHUB_TLB_ATTRIBUTE_29__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_29__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_29__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_29__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_29__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_29__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_29__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_30
#define MP0_SYSHUB_TLB_ATTRIBUTE_30__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_30__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_30__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_30__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_30__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_30__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_30__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_31
#define MP0_SYSHUB_TLB_ATTRIBUTE_31__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_31__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_31__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_31__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_31__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_31__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_31__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_32
#define MP0_SYSHUB_TLB_ATTRIBUTE_32__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_32__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_32__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_32__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_32__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_32__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_32__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_33
#define MP0_SYSHUB_TLB_ATTRIBUTE_33__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_33__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_33__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_33__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_33__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_33__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_33__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_34
#define MP0_SYSHUB_TLB_ATTRIBUTE_34__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_34__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_34__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_34__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_34__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_34__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_34__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_35
#define MP0_SYSHUB_TLB_ATTRIBUTE_35__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_35__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_35__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_35__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_35__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_35__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_35__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_36
#define MP0_SYSHUB_TLB_ATTRIBUTE_36__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_36__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_36__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_36__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_36__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_36__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_36__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_37
#define MP0_SYSHUB_TLB_ATTRIBUTE_37__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_37__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_37__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_37__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_37__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_37__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_37__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_38
#define MP0_SYSHUB_TLB_ATTRIBUTE_38__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_38__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_38__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_38__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_38__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_38__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_38__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_39
#define MP0_SYSHUB_TLB_ATTRIBUTE_39__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_39__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_39__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_39__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_39__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_39__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_39__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_40
#define MP0_SYSHUB_TLB_ATTRIBUTE_40__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_40__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_40__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_40__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_40__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_40__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_40__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_41
#define MP0_SYSHUB_TLB_ATTRIBUTE_41__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_41__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_41__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_41__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_41__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_41__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_41__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_42
#define MP0_SYSHUB_TLB_ATTRIBUTE_42__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_42__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_42__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_42__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_42__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_42__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_42__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_43
#define MP0_SYSHUB_TLB_ATTRIBUTE_43__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_43__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_43__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_43__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_43__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_43__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_43__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_44
#define MP0_SYSHUB_TLB_ATTRIBUTE_44__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_44__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_44__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_44__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_44__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_44__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_44__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_45
#define MP0_SYSHUB_TLB_ATTRIBUTE_45__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_45__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_45__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_45__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_45__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_45__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_45__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_46
#define MP0_SYSHUB_TLB_ATTRIBUTE_46__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_46__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_46__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_46__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_46__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_46__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_46__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_47
#define MP0_SYSHUB_TLB_ATTRIBUTE_47__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_47__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_47__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_47__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_47__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_47__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_47__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_48
#define MP0_SYSHUB_TLB_ATTRIBUTE_48__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_48__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_48__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_48__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_48__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_48__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_48__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_49
#define MP0_SYSHUB_TLB_ATTRIBUTE_49__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_49__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_49__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_49__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_49__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_49__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_49__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_50
#define MP0_SYSHUB_TLB_ATTRIBUTE_50__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_50__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_50__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_50__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_50__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_50__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_50__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_51
#define MP0_SYSHUB_TLB_ATTRIBUTE_51__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_51__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_51__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_51__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_51__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_51__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_51__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_52
#define MP0_SYSHUB_TLB_ATTRIBUTE_52__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_52__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_52__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_52__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_52__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_52__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_52__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_53
#define MP0_SYSHUB_TLB_ATTRIBUTE_53__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_53__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_53__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_53__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_53__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_53__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_53__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_54
#define MP0_SYSHUB_TLB_ATTRIBUTE_54__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_54__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_54__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_54__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_54__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_54__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_54__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_55
#define MP0_SYSHUB_TLB_ATTRIBUTE_55__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_55__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_55__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_55__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_55__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_55__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_55__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_56
#define MP0_SYSHUB_TLB_ATTRIBUTE_56__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_56__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_56__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_56__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_56__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_56__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_56__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_57
#define MP0_SYSHUB_TLB_ATTRIBUTE_57__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_57__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_57__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_57__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_57__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_57__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_57__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_58
#define MP0_SYSHUB_TLB_ATTRIBUTE_58__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_58__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_58__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_58__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_58__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_58__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_58__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_59
#define MP0_SYSHUB_TLB_ATTRIBUTE_59__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_59__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_59__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_59__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_59__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_59__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_59__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_60
#define MP0_SYSHUB_TLB_ATTRIBUTE_60__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_60__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_60__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_60__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_60__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_60__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_60__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_61
#define MP0_SYSHUB_TLB_ATTRIBUTE_61__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_61__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_61__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_61__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_61__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_61__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_61__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_TLB_ATTRIBUTE_62
#define MP0_SYSHUB_TLB_ATTRIBUTE_62__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP0_SYSHUB_TLB_ATTRIBUTE_62__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP0_SYSHUB_TLB_ATTRIBUTE_62__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_62__MA_PSP_AES_EN_MASK 0x00008000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_62__MA_PSP_CCP_MASK 0x00800000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_62__MA_PSP_PUB_MASK 0x40000000L
#define MP0_SYSHUB_TLB_ATTRIBUTE_62__MA_PSP_PRIV_MASK 0x80000000L

// MP0_SYSHUB_INT_STATUS
#define MP0_SYSHUB_INT_STATUS__RD_ERROR_MASK 0x00000001L
#define MP0_SYSHUB_INT_STATUS__WR_ERROR_MASK 0x00000002L
#define MP0_SYSHUB_INT_STATUS__REG_ERROR_MASK 0x00000004L

// MP0_SYSHUB_WR_INT_ADDR
#define MP0_SYSHUB_WR_INT_ADDR__ADDR_MASK 0xffffffffL

// MP0_SYSHUB_WR_INT_OTHER
#define MP0_SYSHUB_WR_INT_OTHER__AXI_ID_MASK 0x0003ffffL
#define MP0_SYSHUB_WR_INT_OTHER__ERROR_TLB_MASK 0x00100000L
#define MP0_SYSHUB_WR_INT_OTHER__ERROR_PAGE_MASK 0x00200000L
#define MP0_SYSHUB_WR_INT_OTHER__ERROR_ATTRIB_MASK 0x00400000L
#define MP0_SYSHUB_WR_INT_OTHER__ERROR_PROT_MASK 0x00800000L
#define MP0_SYSHUB_WR_INT_OTHER__ERROR_MST_MASK 0x01000000L
#define MP0_SYSHUB_WR_INT_OTHER__ERROR_AES_MASK 0x02000000L
#define MP0_SYSHUB_WR_INT_OTHER__INT_CLEAR_MASK 0x80000000L

// MP0_SYSHUB_RD_INT_ADDR
#define MP0_SYSHUB_RD_INT_ADDR__ADDR_MASK 0xffffffffL

// MP0_SYSHUB_RD_INT_OTHER
#define MP0_SYSHUB_RD_INT_OTHER__AXI_ID_MASK 0x0003ffffL
#define MP0_SYSHUB_RD_INT_OTHER__ERROR_TLB_MASK 0x00100000L
#define MP0_SYSHUB_RD_INT_OTHER__ERROR_PAGE_MASK 0x00200000L
#define MP0_SYSHUB_RD_INT_OTHER__ERROR_ATTRIB_MASK 0x00400000L
#define MP0_SYSHUB_RD_INT_OTHER__ERROR_PROT_MASK 0x00800000L
#define MP0_SYSHUB_RD_INT_OTHER__ERROR_MST_MASK 0x01000000L
#define MP0_SYSHUB_RD_INT_OTHER__ERROR_AES_MASK 0x02000000L
#define MP0_SYSHUB_RD_INT_OTHER__ERROR_LENGTH_MASK 0x04000000L
#define MP0_SYSHUB_RD_INT_OTHER__INT_CLEAR_MASK 0x80000000L

// MP0_SYSHUB_REG_INT_ADDR
#define MP0_SYSHUB_REG_INT_ADDR__ADDR_MASK 0x0000ffffL

// MP0_SYSHUB_REG_INT_OTHER
#define MP0_SYSHUB_REG_INT_OTHER__AXI_ID_MASK 0x0003ffffL
#define MP0_SYSHUB_REG_INT_OTHER__ERROR_AES_MASK 0x00100000L
#define MP0_SYSHUB_REG_INT_OTHER__ERROR_MST_MASK 0x00200000L
#define MP0_SYSHUB_REG_INT_OTHER__ERROR_ADDR_MASK 0x00400000L
#define MP0_SYSHUB_REG_INT_OTHER__ERROR_PROT_MASK 0x00800000L
#define MP0_SYSHUB_REG_INT_OTHER__INT_CLEAR_MASK 0x80000000L

// MP0_SYSHUB_AXCACHE_CFG
#define MP0_SYSHUB_AXCACHE_CFG__ARCACHE_NONCOH_MASK 0x0000000fL
#define MP0_SYSHUB_AXCACHE_CFG__ARCACHE_COH_MASK 0x000000f0L
#define MP0_SYSHUB_AXCACHE_CFG__AWCACHE_NONCOH_MASK 0x00000f00L
#define MP0_SYSHUB_AXCACHE_CFG__AWCACHE_COH_MASK 0x0000f000L
#define MP0_SYSHUB_AXCACHE_CFG__QOSW_MASK 0x000f0000L
#define MP0_SYSHUB_AXCACHE_CFG__QOSR_MASK 0x00f00000L

// MP0_SYSHUB_DS_OVERRIDE
#define MP0_SYSHUB_DS_OVERRIDE__DS_CNT_MASK 0x000007ffL
#define MP0_SYSHUB_DS_OVERRIDE__DS_DISABLE_MASK 0x00000800L

// MP0_SYSHUB_OUTSTANDING
#define MP0_SYSHUB_OUTSTANDING__PENDING_WR_MASK 0x0000ffffL
#define MP0_SYSHUB_OUTSTANDING__PENDING_RD_MASK 0x00ff0000L

// MP1_SMNIF_ERROR
#define MP1_SMNIF_ERROR__RESERVED_MASK 0xffffffffL

// MP1_LX3_PDEBUGPC
#define MP1_LX3_PDEBUGPC__PDEBUGPC_MASK 0xffffffffL

// MP1_LX3_PWAITMODE
#define MP1_LX3_PWAITMODE__PWAITMODE_MASK 0x00000001L

// MP1_IH_MP0SW_INT_CTXID
#define MP1_IH_MP0SW_INT_CTXID__CTXID_MASK 0x0fffffffL

// MP1_IH_MP1SW_INT_CTXID
#define MP1_IH_MP1SW_INT_CTXID__CTXID_MASK 0x0fffffffL

// MP1_IH_DISP_TIMER_ID
#define MP1_IH_DISP_TIMER_ID__DISP_T0_INT_ID_MASK 0x000000ffL
#define MP1_IH_DISP_TIMER_ID__DISP_T1_INT_ID_MASK 0x0000ff00L

// MP1_FW_DEBUG_CNT0
#define MP1_FW_DEBUG_CNT0__DATA_MASK 0x0000ffffL

// MP1_FW_DEBUG_CNT1
#define MP1_FW_DEBUG_CNT1__DATA_MASK 0x0000ffffL

// MP1_FW_DEBUG_CNT2
#define MP1_FW_DEBUG_CNT2__DATA_MASK 0x0000ffffL

// MP1_FW_DEBUG_CNT3
#define MP1_FW_DEBUG_CNT3__DATA_MASK 0x0000ffffL

// MP1_FW_DEBUG_SIGNAL0
#define MP1_FW_DEBUG_SIGNAL0__DATA_MASK 0x00ffffffL

// MP1_FW_DEBUG_SIGNAL1
#define MP1_FW_DEBUG_SIGNAL1__DATA_MASK 0x00ffffffL

// MP1_DSM_ENABLE
#define MP1_DSM_ENABLE__MP1_ENB_BREAKINRELAY_MASK 0x00000001L
#define MP1_DSM_ENABLE__MP1_ENB_CROSSTRIGGERIN_MASK 0x00000002L
#define MP1_DSM_ENABLE__MP1_ENB_DSMINT_MASK 0x00000004L
#define MP1_DSM_ENABLE__MP1_ENB_UNUSED_MASK 0x00000008L

// MP1_FIRMWARE_FLAGS
#define MP1_FIRMWARE_FLAGS__INTERRUPTS_ENABLED_MASK 0x00000001L
#define MP1_FIRMWARE_FLAGS__RESERVED_MASK 0xfffffffeL

// MP1_MUTEX_0
#define MP1_MUTEX_0__MUTEX_MASK 0x000000ffL

// MP1_MUTEX_1
#define MP1_MUTEX_1__MUTEX_MASK 0x000000ffL

// MP1_MUTEX_2
#define MP1_MUTEX_2__MUTEX_MASK 0x000000ffL

// MP1_MUTEX_3
#define MP1_MUTEX_3__MUTEX_MASK 0x000000ffL

// MP1_PUB_SCRATCH0
#define MP1_PUB_SCRATCH0__DATA_MASK 0xffffffffL

// MP1_PUB_SCRATCH1
#define MP1_PUB_SCRATCH1__DATA_MASK 0xffffffffL

// MP1_PUB_SCRATCH2
#define MP1_PUB_SCRATCH2__DATA_MASK 0xffffffffL

// MP1_PUB_SCRATCH3
#define MP1_PUB_SCRATCH3__DATA_MASK 0xffffffffL

// MP1_FW_CHRONO_LO
#define MP1_FW_CHRONO_LO__COUNT_MASK 0xffffffffL

// MP1_FW_CHRONO_HI
#define MP1_FW_CHRONO_HI__COUNT_MASK 0xffffffffL

// MP1_C2PMSG_0
#define MP1_C2PMSG_0__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_1
#define MP1_C2PMSG_1__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_2
#define MP1_C2PMSG_2__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_3
#define MP1_C2PMSG_3__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_4
#define MP1_C2PMSG_4__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_5
#define MP1_C2PMSG_5__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_6
#define MP1_C2PMSG_6__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_7
#define MP1_C2PMSG_7__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_8
#define MP1_C2PMSG_8__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_9
#define MP1_C2PMSG_9__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_10
#define MP1_C2PMSG_10__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_11
#define MP1_C2PMSG_11__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_12
#define MP1_C2PMSG_12__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_13
#define MP1_C2PMSG_13__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_14
#define MP1_C2PMSG_14__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_15
#define MP1_C2PMSG_15__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_16
#define MP1_C2PMSG_16__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_17
#define MP1_C2PMSG_17__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_18
#define MP1_C2PMSG_18__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_19
#define MP1_C2PMSG_19__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_20
#define MP1_C2PMSG_20__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_21
#define MP1_C2PMSG_21__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_22
#define MP1_C2PMSG_22__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_23
#define MP1_C2PMSG_23__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_24
#define MP1_C2PMSG_24__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_25
#define MP1_C2PMSG_25__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_26
#define MP1_C2PMSG_26__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_27
#define MP1_C2PMSG_27__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_28
#define MP1_C2PMSG_28__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_29
#define MP1_C2PMSG_29__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_30
#define MP1_C2PMSG_30__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_31
#define MP1_C2PMSG_31__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_32
#define MP1_C2PMSG_32__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_33
#define MP1_C2PMSG_33__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_34
#define MP1_C2PMSG_34__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_35
#define MP1_C2PMSG_35__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_36
#define MP1_C2PMSG_36__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_37
#define MP1_C2PMSG_37__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_38
#define MP1_C2PMSG_38__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_39
#define MP1_C2PMSG_39__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_40
#define MP1_C2PMSG_40__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_41
#define MP1_C2PMSG_41__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_42
#define MP1_C2PMSG_42__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_43
#define MP1_C2PMSG_43__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_44
#define MP1_C2PMSG_44__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_45
#define MP1_C2PMSG_45__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_46
#define MP1_C2PMSG_46__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_47
#define MP1_C2PMSG_47__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_48
#define MP1_C2PMSG_48__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_49
#define MP1_C2PMSG_49__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_50
#define MP1_C2PMSG_50__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_51
#define MP1_C2PMSG_51__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_52
#define MP1_C2PMSG_52__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_53
#define MP1_C2PMSG_53__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_54
#define MP1_C2PMSG_54__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_55
#define MP1_C2PMSG_55__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_56
#define MP1_C2PMSG_56__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_57
#define MP1_C2PMSG_57__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_58
#define MP1_C2PMSG_58__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_59
#define MP1_C2PMSG_59__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_60
#define MP1_C2PMSG_60__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_61
#define MP1_C2PMSG_61__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_62
#define MP1_C2PMSG_62__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_63
#define MP1_C2PMSG_63__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_64
#define MP1_C2PMSG_64__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_65
#define MP1_C2PMSG_65__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_66
#define MP1_C2PMSG_66__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_67
#define MP1_C2PMSG_67__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_68
#define MP1_C2PMSG_68__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_69
#define MP1_C2PMSG_69__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_70
#define MP1_C2PMSG_70__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_71
#define MP1_C2PMSG_71__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_72
#define MP1_C2PMSG_72__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_73
#define MP1_C2PMSG_73__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_74
#define MP1_C2PMSG_74__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_75
#define MP1_C2PMSG_75__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_76
#define MP1_C2PMSG_76__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_77
#define MP1_C2PMSG_77__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_78
#define MP1_C2PMSG_78__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_79
#define MP1_C2PMSG_79__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_80
#define MP1_C2PMSG_80__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_81
#define MP1_C2PMSG_81__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_82
#define MP1_C2PMSG_82__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_83
#define MP1_C2PMSG_83__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_84
#define MP1_C2PMSG_84__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_85
#define MP1_C2PMSG_85__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_86
#define MP1_C2PMSG_86__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_87
#define MP1_C2PMSG_87__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_88
#define MP1_C2PMSG_88__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_89
#define MP1_C2PMSG_89__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_90
#define MP1_C2PMSG_90__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_91
#define MP1_C2PMSG_91__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_92
#define MP1_C2PMSG_92__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_93
#define MP1_C2PMSG_93__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_94
#define MP1_C2PMSG_94__CONTENT_MASK 0xffffffffL

// MP1_C2PMSG_95
#define MP1_C2PMSG_95__CONTENT_MASK 0xffffffffL

// MP1_P2CMSG_0
#define MP1_P2CMSG_0__CONTENT_MASK 0xffffffffL

// MP1_P2CMSG_1
#define MP1_P2CMSG_1__CONTENT_MASK 0xffffffffL

// MP1_P2CMSG_2
#define MP1_P2CMSG_2__CONTENT_MASK 0xffffffffL

// MP1_P2CMSG_3
#define MP1_P2CMSG_3__CONTENT_MASK 0xffffffffL

// MP1_P2CMSG_INTEN
#define MP1_P2CMSG_INTEN__INTEN_MASK 0x0000000fL

// MP1_P2CMSG_INTSTS
#define MP1_P2CMSG_INTSTS__INTSTS0_MASK 0x00000001L
#define MP1_P2CMSG_INTSTS__INTSTS1_MASK 0x00000002L
#define MP1_P2CMSG_INTSTS__INTSTS2_MASK 0x00000004L
#define MP1_P2CMSG_INTSTS__INTSTS3_MASK 0x00000008L

// MP1_P2SMSG_0
#define MP1_P2SMSG_0__CONTENT_MASK 0xffffffffL

// MP1_P2SMSG_1
#define MP1_P2SMSG_1__CONTENT_MASK 0xffffffffL

// MP1_P2SMSG_2
#define MP1_P2SMSG_2__CONTENT_MASK 0xffffffffL

// MP1_P2SMSG_3
#define MP1_P2SMSG_3__CONTENT_MASK 0xffffffffL

// MP1_P2SMSG_INTSTS
#define MP1_P2SMSG_INTSTS__INTSTS0_MASK 0x00000001L
#define MP1_P2SMSG_INTSTS__INTSTS1_MASK 0x00000002L
#define MP1_P2SMSG_INTSTS__INTSTS2_MASK 0x00000004L
#define MP1_P2SMSG_INTSTS__INTSTS3_MASK 0x00000008L

// MP1_S2PMSG_0
#define MP1_S2PMSG_0__CONTENT_MASK 0xffffffffL

// MP1_PUB_RSMU_HCID
#define MP1_PUB_RSMU_HCID__HwRev_MASK 0x0000003fL
#define MP1_PUB_RSMU_HCID__HwMinVer_MASK 0x00001fc0L
#define MP1_PUB_RSMU_HCID__HwMajVer_MASK 0x000fe000L
#define MP1_PUB_RSMU_HCID__HwID_MASK 0xfff00000L

// MP1_PUB_RSMU_SIID
#define MP1_PUB_RSMU_SIID__SwIfRev_MASK 0x0000003fL
#define MP1_PUB_RSMU_SIID__SwIfMinVer_MASK 0x00001fc0L
#define MP1_PUB_RSMU_SIID__SwIfMajVer_MASK 0x000fe000L
#define MP1_PUB_RSMU_SIID__SwIfID_MASK 0xfff00000L

// MP1_SRBMTMR_0_CTRL0
#define MP1_SRBMTMR_0_CTRL0__START_MASK 0x00000001L
#define MP1_SRBMTMR_0_CTRL0__CLEAR_MASK 0x00000100L
#define MP1_SRBMTMR_0_CTRL0__DEC_MASK 0x00010000L
#define MP1_SRBMTMR_0_CTRL0__PULSE_COUNT_MODE_MASK 0x01000000L

// MP1_SRBMTMR_1_CTRL0
#define MP1_SRBMTMR_1_CTRL0__START_MASK 0x00000001L
#define MP1_SRBMTMR_1_CTRL0__CLEAR_MASK 0x00000100L
#define MP1_SRBMTMR_1_CTRL0__DEC_MASK 0x00010000L
#define MP1_SRBMTMR_1_CTRL0__PULSE_COUNT_MODE_MASK 0x01000000L

// MP1_SRBMTMR_0_CTRL1
#define MP1_SRBMTMR_0_CTRL1__PWM_OUTPUT_EN_MASK 0x00000001L
#define MP1_SRBMTMR_0_CTRL1__TIME_SLICE_MODE_EN_MASK 0x00000100L
#define MP1_SRBMTMR_0_CTRL1__TIMER_SATURATION_EN_MASK 0x00010000L
#define MP1_SRBMTMR_0_CTRL1__RESERVED_MASK 0xff000000L

// MP1_SRBMTMR_1_CTRL1
#define MP1_SRBMTMR_1_CTRL1__PWM_OUTPUT_EN_MASK 0x00000001L
#define MP1_SRBMTMR_1_CTRL1__TIME_SLICE_MODE_EN_MASK 0x00000100L
#define MP1_SRBMTMR_1_CTRL1__TIMER_SATURATION_EN_MASK 0x00010000L
#define MP1_SRBMTMR_1_CTRL1__RESERVED_MASK 0xff000000L

// MP1_SRBMTMR_0_CMP_AUTOINC
#define MP1_SRBMTMR_0_CMP_AUTOINC__AUTOINC_MASK 0x00000001L
#define MP1_SRBMTMR_0_CMP_AUTOINC__RESERVED_MASK 0xfffffffeL

// MP1_SRBMTMR_1_CMP_AUTOINC
#define MP1_SRBMTMR_1_CMP_AUTOINC__AUTOINC_MASK 0x00000001L
#define MP1_SRBMTMR_1_CMP_AUTOINC__RESERVED_MASK 0xfffffffeL

// MP1_SRBMTMR_0_INTEN
#define MP1_SRBMTMR_0_INTEN__INTEN_MASK 0x00000001L
#define MP1_SRBMTMR_0_INTEN__RESERVED_MASK 0xfffffffeL

// MP1_SRBMTMR_1_INTEN
#define MP1_SRBMTMR_1_INTEN__INTEN_MASK 0x00000001L
#define MP1_SRBMTMR_1_INTEN__RESERVED_MASK 0xfffffffeL

// MP1_SRBMTMR_OCMP_0_0
#define MP1_SRBMTMR_OCMP_0_0__OCMP_MASK 0xffffffffL

// MP1_SRBMTMR_OCMP_1_0
#define MP1_SRBMTMR_OCMP_1_0__OCMP_MASK 0xffffffffL

// MP1_SRBMTMR_0_CNT
#define MP1_SRBMTMR_0_CNT__COUNT_MASK 0xffffffffL

// MP1_SRBMTMR_1_CNT
#define MP1_SRBMTMR_1_CNT__COUNT_MASK 0xffffffffL

// MP1_ACP2MP_RESP
#define MP1_ACP2MP_RESP__CONTENT_MASK 0xffffffffL

// MP1_DC2MP_RESP
#define MP1_DC2MP_RESP__CONTENT_MASK 0xffffffffL

// MP1_UVD2MP_RESP
#define MP1_UVD2MP_RESP__CONTENT_MASK 0xffffffffL

// MP1_VCE2MP_RESP
#define MP1_VCE2MP_RESP__CONTENT_MASK 0xffffffffL

// MP1_RLC2MP_RESP
#define MP1_RLC2MP_RESP__CONTENT_MASK 0xffffffffL

// MP1_IH_MP0SW_INT
#define MP1_IH_MP0SW_INT__VALID_MASK 0x00000001L
#define MP1_IH_MP0SW_INT__ID_MASK 0x000001feL

// MP1_IH_MP1SW_INT
#define MP1_IH_MP1SW_INT__VALID_MASK 0x00000001L
#define MP1_IH_MP1SW_INT__ID_MASK 0x000001feL

// MP1_IH_SW_INT_CTRL
#define MP1_IH_SW_INT_CTRL__MAX_CREDIT_VALUE_MASK 0x0000001fL
#define MP1_IH_SW_INT_CTRL__MP0_SW_TRIG_MASK_MASK 0x00000020L
#define MP1_IH_SW_INT_CTRL__MP0_SW_INT_ACK_MASK 0x00000040L
#define MP1_IH_SW_INT_CTRL__MP1_SW_TRIG_MASK_MASK 0x00000080L
#define MP1_IH_SW_INT_CTRL__MP1_SW_INT_ACK_MASK 0x00000100L

// MP1_IH_DISPTMR0_INT_CTRL
#define MP1_IH_DISPTMR0_INT_CTRL__STATUS_MASK 0x00000001L
#define MP1_IH_DISPTMR0_INT_CTRL__UNMASK_MASK 0x00000002L
#define MP1_IH_DISPTMR0_INT_CTRL__TYPE_MASK 0x00000004L
#define MP1_IH_DISPTMR0_INT_CTRL__ACK_MASK 0x00000008L
#define MP1_IH_DISPTMR0_INT_CTRL__MASK_MASK 0x00000010L

// MP1_IH_DISPTMR1_INT_CTRL
#define MP1_IH_DISPTMR1_INT_CTRL__STATUS_MASK 0x00000001L
#define MP1_IH_DISPTMR1_INT_CTRL__UNMASK_MASK 0x00000002L
#define MP1_IH_DISPTMR1_INT_CTRL__TYPE_MASK 0x00000004L
#define MP1_IH_DISPTMR1_INT_CTRL__ACK_MASK 0x00000008L
#define MP1_IH_DISPTMR1_INT_CTRL__MASK_MASK 0x00000010L

// MP1_FPS_CNT
#define MP1_FPS_CNT__COUNT_MASK 0xffffffffL

// MP1_REVID
#define MP1_REVID__REVID_MASK 0xffffffffL

// MP1_RSMU_HCID
#define MP1_RSMU_HCID__HwRev_MASK 0x0000003fL
#define MP1_RSMU_HCID__HwMinVer_MASK 0x00001fc0L
#define MP1_RSMU_HCID__HwMajVer_MASK 0x000fe000L
#define MP1_RSMU_HCID__HwID_MASK 0xfff00000L

// MP1_RSMU_SIID
#define MP1_RSMU_SIID__SwIfRev_MASK 0x0000003fL
#define MP1_RSMU_SIID__SwIfMinVer_MASK 0x00001fc0L
#define MP1_RSMU_SIID__SwIfMajVer_MASK 0x000fe000L
#define MP1_RSMU_SIID__SwIfID_MASK 0xfff00000L

// MP1_RAM_REPAIR_DONE
#define MP1_RAM_REPAIR_DONE__STATUS_MASK 0xffffffffL

// MP1_RAM_REPAIR_RESULT
#define MP1_RAM_REPAIR_RESULT__PASS_MASK 0xffffffffL

// MP1_FUSE_HARVESTING
#define MP1_FUSE_HARVESTING__DATA_MASK 0xffffffffL

// MP1_FUSE_RMBITS
#define MP1_FUSE_RMBITS__RM_MASK 0x000001ffL
#define MP1_FUSE_RMBITS__RM_RESERVED_MASK 0x0000fe00L
#define MP1_FUSE_RMBITS__BC_MASK 0x003f0000L
#define MP1_FUSE_RMBITS__BC_RESERVED_MASK 0xffc00000L

// MP1_SMS_CFG
#define MP1_SMS_CFG__SMS_RESETB_MASK 0x00000001L
#define MP1_SMS_CFG__RUN_BIHR_MASK 0x00000100L
#define MP1_SMS_CFG__RUN_MBIST_MASK 0x00000200L
#define MP1_SMS_CFG__SMS_FUSE_VALID_MASK 0x00010000L
#define MP1_SMS_CFG__SMS_NEXT_FETCH_MASK 0x01000000L
#define MP1_SMS_CFG__RAM_REPAIR_DONE_MASK 0x02000000L
#define MP1_SMS_CFG__RAM_BIST_FAIL_MASK 0x04000000L

// MP1_FUSE_SMS_0
#define MP1_FUSE_SMS_0__DATA_MASK 0xffffffffL

// MP1_FUSE_SMS_1
#define MP1_FUSE_SMS_1__DATA_MASK 0xffffffffL

// MP1_FUSE_SMS_2
#define MP1_FUSE_SMS_2__DATA_MASK 0xffffffffL

// MP1_FUSE_SMS_3
#define MP1_FUSE_SMS_3__DATA_MASK 0xffffffffL

// MP1_FUSE_SMS_4
#define MP1_FUSE_SMS_4__DATA_MASK 0xffffffffL

// MP1_FUSE_SMS_5
#define MP1_FUSE_SMS_5__DATA_MASK 0xffffffffL

// MP1_FUSE_SMS_6
#define MP1_FUSE_SMS_6__DATA_MASK 0xffffffffL

// MP1_FUSE_SMS_7
#define MP1_FUSE_SMS_7__DATA_MASK 0xffffffffL

// MP1_ACC_VIO_INTSTS
#define MP1_ACC_VIO_INTSTS__INTSTS0_MASK 0x00000001L
#define MP1_ACC_VIO_INTSTS__INTSTS1_MASK 0x00000002L
#define MP1_ACC_VIO_INTSTS__INTSTS2_MASK 0x00000004L
#define MP1_ACC_VIO_INTSTS__INTSTS3_MASK 0x00000008L
#define MP1_ACC_VIO_INTSTS__INTSTS4_MASK 0x00000010L
#define MP1_ACC_VIO_INTSTS__INTSTS5_MASK 0x00000020L
#define MP1_ACC_VIO_INTSTS__INTSTS6_MASK 0x00000040L
#define MP1_ACC_VIO_INTSTS__INTSTS7_MASK 0x00000080L
#define MP1_ACC_VIO_INTSTS__INTSTS8_MASK 0x00000100L
#define MP1_ACC_VIO_INTSTS__INTSTS9_MASK 0x00000200L
#define MP1_ACC_VIO_INTSTS__INTSTS10_MASK 0x00000400L
#define MP1_ACC_VIO_INTSTS__INTSTS11_MASK 0x00000800L
#define MP1_ACC_VIO_INTSTS__INTSTS12_MASK 0x00001000L
#define MP1_ACC_VIO_INTSTS__INTSTS13_MASK 0x00002000L
#define MP1_ACC_VIO_INTSTS__INTSTS14_MASK 0x00004000L
#define MP1_ACC_VIO_INTSTS__INTSTS15_MASK 0x00008000L
#define MP1_ACC_VIO_INTSTS__INTSTS16_MASK 0x00010000L
#define MP1_ACC_VIO_INTSTS__INTSTS17_MASK 0x00020000L
#define MP1_ACC_VIO_INTSTS__INTSTS18_MASK 0x00040000L
#define MP1_ACC_VIO_INTSTS__INTSTS19_MASK 0x00080000L
#define MP1_ACC_VIO_INTSTS__INTSTS20_MASK 0x00100000L
#define MP1_ACC_VIO_INTSTS__INTSTS21_MASK 0x00200000L
#define MP1_ACC_VIO_INTSTS__INTSTS22_MASK 0x00400000L
#define MP1_ACC_VIO_INTSTS__INTSTS23_MASK 0x00800000L
#define MP1_ACC_VIO_INTSTS__INTSTS24_MASK 0x01000000L
#define MP1_ACC_VIO_INTSTS__INTSTS25_MASK 0x02000000L
#define MP1_ACC_VIO_INTSTS__INTSTS26_MASK 0x04000000L
#define MP1_ACC_VIO_INTSTS__INTSTS27_MASK 0x08000000L
#define MP1_ACC_VIO_INTSTS__INTSTS28_MASK 0x10000000L
#define MP1_ACC_VIO_INTSTS__INTSTS29_MASK 0x20000000L
#define MP1_ACC_VIO_INTSTS__INTSTS30_MASK 0x40000000L
#define MP1_ACC_VIO_INTSTS__INTSTS31_MASK 0x80000000L

// MP1_TDR_MISC0_STATUS
#define MP1_TDR_MISC0_STATUS__DATA_MASK 0xffffffffL

// MP1_EVCNTCTL
#define MP1_EVCNTCTL__EVENTCNT_EN_MASK 0x00000001L
#define MP1_EVCNTCTL__EVENTCNT_RSTB_MASK 0x00000002L
#define MP1_EVCNTCTL__EVENTCNT_SHADOW_MASK 0x00000004L

// MP1_EVCNTSEL
#define MP1_EVCNTSEL__EVENT0_BLK_MASK 0x0000003fL
#define MP1_EVCNTSEL__EVENT0_SEL_MASK 0x00003f00L
#define MP1_EVCNTSEL__EVENT1_BLK_MASK 0x003f0000L
#define MP1_EVCNTSEL__EVENT1_SEL_MASK 0x3f000000L

// MP1_EVCNT0
#define MP1_EVCNT0__EVENTCNT0_MASK 0xffffffffL

// MP1_EVCNT1
#define MP1_EVCNT1__EVENTCNT1_MASK 0xffffffffL

// MP1_EVCNTHI
#define MP1_EVCNTHI__EVENTCNT0_HI_MASK 0x000000ffL
#define MP1_EVCNTHI__EVENTCNT1_HI_MASK 0x00ff0000L

// MP1_J2P_MBOX0
#define MP1_J2P_MBOX0__MBX_MASK 0xffffffffL

// MP1_J2P_MBOX1
#define MP1_J2P_MBOX1__MBX_MASK 0xffffffffL

// MP1_J2P_ATTR
#define MP1_J2P_ATTR__J2P_ATTR_MASK 0x00000003L

// MP1_CRU_ACC_VIO_INTSTS
#define MP1_CRU_ACC_VIO_INTSTS__INTSTS0_MASK 0x00000001L
#define MP1_CRU_ACC_VIO_INTSTS__INTSTS1_MASK 0x00000002L
#define MP1_CRU_ACC_VIO_INTSTS__INTSTS2_MASK 0x00000004L
#define MP1_CRU_ACC_VIO_INTSTS__INTSTS3_MASK 0x00000008L
#define MP1_CRU_ACC_VIO_INTSTS__INTSTS4_MASK 0x00000010L
#define MP1_CRU_ACC_VIO_INTSTS__INTSTS5_MASK 0x00000020L
#define MP1_CRU_ACC_VIO_INTSTS__INTSTS6_MASK 0x00000040L
#define MP1_CRU_ACC_VIO_INTSTS__INTSTS7_MASK 0x00000080L
#define MP1_CRU_ACC_VIO_INTSTS__INTSTS8_MASK 0x00000100L
#define MP1_CRU_ACC_VIO_INTSTS__INTSTS9_MASK 0x00000200L
#define MP1_CRU_ACC_VIO_INTSTS__INTSTS10_MASK 0x00000400L
#define MP1_CRU_ACC_VIO_INTSTS__INTSTS11_MASK 0x00000800L
#define MP1_CRU_ACC_VIO_INTSTS__INTSTS12_MASK 0x00001000L
#define MP1_CRU_ACC_VIO_INTSTS__INTSTS13_MASK 0x00002000L
#define MP1_CRU_ACC_VIO_INTSTS__INTSTS14_MASK 0x00004000L
#define MP1_CRU_ACC_VIO_INTSTS__INTSTS15_MASK 0x00008000L
#define MP1_CRU_ACC_VIO_INTSTS__INTSTS16_MASK 0x00010000L
#define MP1_CRU_ACC_VIO_INTSTS__INTSTS17_MASK 0x00020000L
#define MP1_CRU_ACC_VIO_INTSTS__INTSTS18_MASK 0x00040000L
#define MP1_CRU_ACC_VIO_INTSTS__INTSTS19_MASK 0x00080000L
#define MP1_CRU_ACC_VIO_INTSTS__INTSTS20_MASK 0x00100000L
#define MP1_CRU_ACC_VIO_INTSTS__INTSTS21_MASK 0x00200000L
#define MP1_CRU_ACC_VIO_INTSTS__INTSTS22_MASK 0x00400000L
#define MP1_CRU_ACC_VIO_INTSTS__INTSTS23_MASK 0x00800000L
#define MP1_CRU_ACC_VIO_INTSTS__INTSTS24_MASK 0x01000000L
#define MP1_CRU_ACC_VIO_INTSTS__INTSTS25_MASK 0x02000000L
#define MP1_CRU_ACC_VIO_INTSTS__INTSTS26_MASK 0x04000000L
#define MP1_CRU_ACC_VIO_INTSTS__INTSTS27_MASK 0x08000000L
#define MP1_CRU_ACC_VIO_INTSTS__INTSTS28_MASK 0x10000000L
#define MP1_CRU_ACC_VIO_INTSTS__INTSTS29_MASK 0x20000000L
#define MP1_CRU_ACC_VIO_INTSTS__INTSTS30_MASK 0x40000000L
#define MP1_CRU_ACC_VIO_INTSTS__INTSTS31_MASK 0x80000000L

// MP1_ACC_VIOL_LOG0
#define MP1_ACC_VIOL_LOG0__AXI_ACC_VIO_LOG_MASK 0x7fffffffL
#define MP1_ACC_VIOL_LOG0__AXI_LOG_CLEAR_MASK 0x80000000L

// MP1_ACC_VIOL_LOG1
#define MP1_ACC_VIOL_LOG1__AXI_ACC_VIO_ADDR_MASK 0xffffffffL

// MP1_SEC_SCRATCH0
#define MP1_SEC_SCRATCH0__DATA_MASK 0xffffffffL

// MP1_SEC_SCRATCH1
#define MP1_SEC_SCRATCH1__DATA_MASK 0xffffffffL

// MP1_SEC_SCRATCH2
#define MP1_SEC_SCRATCH2__DATA_MASK 0xffffffffL

// MP1_SEC_SCRATCH3
#define MP1_SEC_SCRATCH3__DATA_MASK 0xffffffffL

// MP1_STICKY
#define MP1_STICKY__DATA_MASK 0xffffffffL

// MP1_CRU_MISC_CTRL
#define MP1_CRU_MISC_CTRL__ERROR_RESPONSE_ON_ACCVIOL_MASK 0x00000001L

// MP1_SOFT_RESET_CTRL
#define MP1_SOFT_RESET_CTRL__MP_MMU_RESET_MASK 0x00000001L
#define MP1_SOFT_RESET_CTRL__MP_CPU_RESET_MASK 0x00000002L
#define MP1_SOFT_RESET_CTRL__MP_SMNIF_RESET_MASK 0x00000004L
#define MP1_SOFT_RESET_CTRL__MP_DMAC_RESET_MASK 0x00000008L
#define MP1_SOFT_RESET_CTRL__MP_HUBIFNB_RESET_MASK 0x00000010L
#define MP1_SOFT_RESET_CTRL__MP_SHUBIF_RESET_MASK 0x00000100L
#define MP1_SOFT_RESET_CTRL__MP_MHUBIF_RESET_MASK 0x00000200L

// MP1_NS_PROT_FAULT_STATUS_0
#define MP1_NS_PROT_FAULT_STATUS_0__MMU_CFG_NS0_VIOL_MASK 0x00000001L
#define MP1_NS_PROT_FAULT_STATUS_0__MMU_SRAM_NS0_VIOL_MASK 0x00000002L
#define MP1_NS_PROT_FAULT_STATUS_0__CRU_NS0_VIOL_MASK 0x00000010L

// MP1_FW_MISC_CTRL
#define MP1_FW_MISC_CTRL__MP_FW_VALUE_MASK 0xffffffffL

// MP1_AEB_STATUS_0
#define MP1_AEB_STATUS_0__MP1_AEB_DBG_BUS_en_MASK 0x00000001L
#define MP1_AEB_STATUS_0__MP1_AEB_CPU_DBG_TDRs_en_MASK 0x00000002L
#define MP1_AEB_STATUS_0__MP1_AEB_JTAG_AXI_master_en_MASK 0x00000004L
#define MP1_AEB_STATUS_0__MP1_AEB_DIS_SCAN_DUMP_en_MASK 0x00000008L

// MP1_PIC0_MASK_0
#define MP1_PIC0_MASK_0__INTR_MASK_0_MASK 0x00000001L
#define MP1_PIC0_MASK_0__INTR_MASK_1_MASK 0x00000002L
#define MP1_PIC0_MASK_0__INTR_MASK_2_MASK 0x00000004L
#define MP1_PIC0_MASK_0__INTR_MASK_3_MASK 0x00000008L
#define MP1_PIC0_MASK_0__INTR_MASK_4_MASK 0x00000010L
#define MP1_PIC0_MASK_0__INTR_MASK_5_MASK 0x00000020L
#define MP1_PIC0_MASK_0__INTR_MASK_6_MASK 0x00000040L
#define MP1_PIC0_MASK_0__INTR_MASK_7_MASK 0x00000080L

// MP1_PIC0_LEVEL_0
#define MP1_PIC0_LEVEL_0__INTR_TRIGGER_0_MASK 0x00000001L
#define MP1_PIC0_LEVEL_0__INTR_TRIGGER_1_MASK 0x00000002L
#define MP1_PIC0_LEVEL_0__INTR_TRIGGER_2_MASK 0x00000004L
#define MP1_PIC0_LEVEL_0__INTR_TRIGGER_3_MASK 0x00000008L
#define MP1_PIC0_LEVEL_0__INTR_TRIGGER_4_MASK 0x00000010L
#define MP1_PIC0_LEVEL_0__INTR_TRIGGER_5_MASK 0x00000020L
#define MP1_PIC0_LEVEL_0__INTR_TRIGGER_6_MASK 0x00000040L
#define MP1_PIC0_LEVEL_0__INTR_TRIGGER_7_MASK 0x00000080L

// MP1_PIC0_EDGE_0
#define MP1_PIC0_EDGE_0__INTR_TRIGGER_0_MASK 0x00000001L
#define MP1_PIC0_EDGE_0__INTR_TRIGGER_1_MASK 0x00000002L
#define MP1_PIC0_EDGE_0__INTR_TRIGGER_2_MASK 0x00000004L
#define MP1_PIC0_EDGE_0__INTR_TRIGGER_3_MASK 0x00000008L
#define MP1_PIC0_EDGE_0__INTR_TRIGGER_4_MASK 0x00000010L
#define MP1_PIC0_EDGE_0__INTR_TRIGGER_5_MASK 0x00000020L
#define MP1_PIC0_EDGE_0__INTR_TRIGGER_6_MASK 0x00000040L
#define MP1_PIC0_EDGE_0__INTR_TRIGGER_7_MASK 0x00000080L

// MP1_PIC0_PRIORITY_0
#define MP1_PIC0_PRIORITY_0__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP1_PIC0_PRIORITY_0__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP1_PIC0_PRIORITY_0__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP1_PIC0_PRIORITY_0__INTR_PRIORITY_3_MASK 0xff000000L

// MP1_PIC0_PRIORITY_1
#define MP1_PIC0_PRIORITY_1__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP1_PIC0_PRIORITY_1__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP1_PIC0_PRIORITY_1__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP1_PIC0_PRIORITY_1__INTR_PRIORITY_3_MASK 0xff000000L

// MP1_PIC0_STATUS_0
#define MP1_PIC0_STATUS_0__INTR_FLAG_0_MASK 0x00000001L
#define MP1_PIC0_STATUS_0__INTR_FLAG_1_MASK 0x00000002L
#define MP1_PIC0_STATUS_0__INTR_FLAG_2_MASK 0x00000004L
#define MP1_PIC0_STATUS_0__INTR_FLAG_3_MASK 0x00000008L
#define MP1_PIC0_STATUS_0__INTR_FLAG_4_MASK 0x00000010L
#define MP1_PIC0_STATUS_0__INTR_FLAG_5_MASK 0x00000020L
#define MP1_PIC0_STATUS_0__INTR_FLAG_6_MASK 0x00000040L
#define MP1_PIC0_STATUS_0__INTR_FLAG_7_MASK 0x00000080L

// MP1_PIC0_INTR
#define MP1_PIC0_INTR__INTR_LINE_MASK 0x00000001L
#define MP1_PIC0_INTR__RESERVED_MASK 0xfffffffeL

// MP1_PIC0_ID
#define MP1_PIC0_ID__INTR_ID_MASK 0x000000ffL
#define MP1_PIC0_ID__RESERVED_MASK 0xffffff00L

// MP1_PIC1_MASK_0
#define MP1_PIC1_MASK_0__INTR_MASK_0_MASK 0x00000001L
#define MP1_PIC1_MASK_0__INTR_MASK_1_MASK 0x00000002L
#define MP1_PIC1_MASK_0__INTR_MASK_2_MASK 0x00000004L
#define MP1_PIC1_MASK_0__INTR_MASK_3_MASK 0x00000008L
#define MP1_PIC1_MASK_0__INTR_MASK_4_MASK 0x00000010L
#define MP1_PIC1_MASK_0__INTR_MASK_5_MASK 0x00000020L
#define MP1_PIC1_MASK_0__INTR_MASK_6_MASK 0x00000040L
#define MP1_PIC1_MASK_0__INTR_MASK_7_MASK 0x00000080L
#define MP1_PIC1_MASK_0__INTR_MASK_8_MASK 0x00000100L
#define MP1_PIC1_MASK_0__INTR_MASK_9_MASK 0x00000200L
#define MP1_PIC1_MASK_0__INTR_MASK_10_MASK 0x00000400L
#define MP1_PIC1_MASK_0__INTR_MASK_11_MASK 0x00000800L
#define MP1_PIC1_MASK_0__INTR_MASK_12_MASK 0x00001000L
#define MP1_PIC1_MASK_0__INTR_MASK_13_MASK 0x00002000L
#define MP1_PIC1_MASK_0__INTR_MASK_14_MASK 0x00004000L
#define MP1_PIC1_MASK_0__INTR_MASK_15_MASK 0x00008000L
#define MP1_PIC1_MASK_0__INTR_MASK_16_MASK 0x00010000L
#define MP1_PIC1_MASK_0__INTR_MASK_17_MASK 0x00020000L
#define MP1_PIC1_MASK_0__INTR_MASK_18_MASK 0x00040000L
#define MP1_PIC1_MASK_0__INTR_MASK_19_MASK 0x00080000L
#define MP1_PIC1_MASK_0__INTR_MASK_20_MASK 0x00100000L
#define MP1_PIC1_MASK_0__INTR_MASK_21_MASK 0x00200000L
#define MP1_PIC1_MASK_0__INTR_MASK_22_MASK 0x00400000L
#define MP1_PIC1_MASK_0__INTR_MASK_23_MASK 0x00800000L
#define MP1_PIC1_MASK_0__INTR_MASK_24_MASK 0x01000000L
#define MP1_PIC1_MASK_0__INTR_MASK_25_MASK 0x02000000L
#define MP1_PIC1_MASK_0__INTR_MASK_26_MASK 0x04000000L
#define MP1_PIC1_MASK_0__INTR_MASK_27_MASK 0x08000000L
#define MP1_PIC1_MASK_0__INTR_MASK_28_MASK 0x10000000L
#define MP1_PIC1_MASK_0__INTR_MASK_29_MASK 0x20000000L
#define MP1_PIC1_MASK_0__INTR_MASK_30_MASK 0x40000000L
#define MP1_PIC1_MASK_0__INTR_MASK_31_MASK 0x80000000L

// MP1_PIC1_MASK_1
#define MP1_PIC1_MASK_1__INTR_MASK_0_MASK 0x00000001L
#define MP1_PIC1_MASK_1__INTR_MASK_1_MASK 0x00000002L
#define MP1_PIC1_MASK_1__INTR_MASK_2_MASK 0x00000004L
#define MP1_PIC1_MASK_1__INTR_MASK_3_MASK 0x00000008L
#define MP1_PIC1_MASK_1__INTR_MASK_4_MASK 0x00000010L
#define MP1_PIC1_MASK_1__INTR_MASK_5_MASK 0x00000020L
#define MP1_PIC1_MASK_1__INTR_MASK_6_MASK 0x00000040L
#define MP1_PIC1_MASK_1__INTR_MASK_7_MASK 0x00000080L
#define MP1_PIC1_MASK_1__INTR_MASK_8_MASK 0x00000100L
#define MP1_PIC1_MASK_1__INTR_MASK_9_MASK 0x00000200L
#define MP1_PIC1_MASK_1__INTR_MASK_10_MASK 0x00000400L
#define MP1_PIC1_MASK_1__INTR_MASK_11_MASK 0x00000800L
#define MP1_PIC1_MASK_1__INTR_MASK_12_MASK 0x00001000L
#define MP1_PIC1_MASK_1__INTR_MASK_13_MASK 0x00002000L
#define MP1_PIC1_MASK_1__INTR_MASK_14_MASK 0x00004000L
#define MP1_PIC1_MASK_1__INTR_MASK_15_MASK 0x00008000L
#define MP1_PIC1_MASK_1__INTR_MASK_16_MASK 0x00010000L
#define MP1_PIC1_MASK_1__INTR_MASK_17_MASK 0x00020000L
#define MP1_PIC1_MASK_1__INTR_MASK_18_MASK 0x00040000L
#define MP1_PIC1_MASK_1__INTR_MASK_19_MASK 0x00080000L
#define MP1_PIC1_MASK_1__INTR_MASK_20_MASK 0x00100000L
#define MP1_PIC1_MASK_1__INTR_MASK_21_MASK 0x00200000L
#define MP1_PIC1_MASK_1__INTR_MASK_22_MASK 0x00400000L
#define MP1_PIC1_MASK_1__INTR_MASK_23_MASK 0x00800000L
#define MP1_PIC1_MASK_1__INTR_MASK_24_MASK 0x01000000L
#define MP1_PIC1_MASK_1__INTR_MASK_25_MASK 0x02000000L
#define MP1_PIC1_MASK_1__INTR_MASK_26_MASK 0x04000000L
#define MP1_PIC1_MASK_1__INTR_MASK_27_MASK 0x08000000L
#define MP1_PIC1_MASK_1__INTR_MASK_28_MASK 0x10000000L
#define MP1_PIC1_MASK_1__INTR_MASK_29_MASK 0x20000000L
#define MP1_PIC1_MASK_1__INTR_MASK_30_MASK 0x40000000L
#define MP1_PIC1_MASK_1__INTR_MASK_31_MASK 0x80000000L

// MP1_PIC1_MASK_2
#define MP1_PIC1_MASK_2__INTR_MASK_0_MASK 0x00000001L
#define MP1_PIC1_MASK_2__INTR_MASK_1_MASK 0x00000002L
#define MP1_PIC1_MASK_2__INTR_MASK_2_MASK 0x00000004L
#define MP1_PIC1_MASK_2__INTR_MASK_3_MASK 0x00000008L
#define MP1_PIC1_MASK_2__INTR_MASK_4_MASK 0x00000010L
#define MP1_PIC1_MASK_2__INTR_MASK_5_MASK 0x00000020L
#define MP1_PIC1_MASK_2__INTR_MASK_6_MASK 0x00000040L
#define MP1_PIC1_MASK_2__INTR_MASK_7_MASK 0x00000080L
#define MP1_PIC1_MASK_2__INTR_MASK_8_MASK 0x00000100L
#define MP1_PIC1_MASK_2__INTR_MASK_9_MASK 0x00000200L
#define MP1_PIC1_MASK_2__INTR_MASK_10_MASK 0x00000400L
#define MP1_PIC1_MASK_2__INTR_MASK_11_MASK 0x00000800L
#define MP1_PIC1_MASK_2__INTR_MASK_12_MASK 0x00001000L
#define MP1_PIC1_MASK_2__INTR_MASK_13_MASK 0x00002000L
#define MP1_PIC1_MASK_2__INTR_MASK_14_MASK 0x00004000L
#define MP1_PIC1_MASK_2__INTR_MASK_15_MASK 0x00008000L
#define MP1_PIC1_MASK_2__INTR_MASK_16_MASK 0x00010000L
#define MP1_PIC1_MASK_2__INTR_MASK_17_MASK 0x00020000L
#define MP1_PIC1_MASK_2__INTR_MASK_18_MASK 0x00040000L
#define MP1_PIC1_MASK_2__INTR_MASK_19_MASK 0x00080000L
#define MP1_PIC1_MASK_2__INTR_MASK_20_MASK 0x00100000L
#define MP1_PIC1_MASK_2__INTR_MASK_21_MASK 0x00200000L
#define MP1_PIC1_MASK_2__INTR_MASK_22_MASK 0x00400000L
#define MP1_PIC1_MASK_2__INTR_MASK_23_MASK 0x00800000L
#define MP1_PIC1_MASK_2__INTR_MASK_24_MASK 0x01000000L
#define MP1_PIC1_MASK_2__INTR_MASK_25_MASK 0x02000000L
#define MP1_PIC1_MASK_2__INTR_MASK_26_MASK 0x04000000L
#define MP1_PIC1_MASK_2__INTR_MASK_27_MASK 0x08000000L
#define MP1_PIC1_MASK_2__INTR_MASK_28_MASK 0x10000000L
#define MP1_PIC1_MASK_2__INTR_MASK_29_MASK 0x20000000L
#define MP1_PIC1_MASK_2__INTR_MASK_30_MASK 0x40000000L
#define MP1_PIC1_MASK_2__INTR_MASK_31_MASK 0x80000000L

// MP1_PIC1_MASK_3
#define MP1_PIC1_MASK_3__INTR_MASK_0_MASK 0x00000001L
#define MP1_PIC1_MASK_3__INTR_MASK_1_MASK 0x00000002L
#define MP1_PIC1_MASK_3__INTR_MASK_2_MASK 0x00000004L
#define MP1_PIC1_MASK_3__INTR_MASK_3_MASK 0x00000008L
#define MP1_PIC1_MASK_3__INTR_MASK_4_MASK 0x00000010L
#define MP1_PIC1_MASK_3__INTR_MASK_5_MASK 0x00000020L
#define MP1_PIC1_MASK_3__INTR_MASK_6_MASK 0x00000040L
#define MP1_PIC1_MASK_3__INTR_MASK_7_MASK 0x00000080L
#define MP1_PIC1_MASK_3__INTR_MASK_8_MASK 0x00000100L
#define MP1_PIC1_MASK_3__INTR_MASK_9_MASK 0x00000200L
#define MP1_PIC1_MASK_3__INTR_MASK_10_MASK 0x00000400L
#define MP1_PIC1_MASK_3__INTR_MASK_11_MASK 0x00000800L
#define MP1_PIC1_MASK_3__INTR_MASK_12_MASK 0x00001000L
#define MP1_PIC1_MASK_3__INTR_MASK_13_MASK 0x00002000L
#define MP1_PIC1_MASK_3__INTR_MASK_14_MASK 0x00004000L
#define MP1_PIC1_MASK_3__INTR_MASK_15_MASK 0x00008000L
#define MP1_PIC1_MASK_3__INTR_MASK_16_MASK 0x00010000L
#define MP1_PIC1_MASK_3__INTR_MASK_17_MASK 0x00020000L
#define MP1_PIC1_MASK_3__INTR_MASK_18_MASK 0x00040000L
#define MP1_PIC1_MASK_3__INTR_MASK_19_MASK 0x00080000L
#define MP1_PIC1_MASK_3__INTR_MASK_20_MASK 0x00100000L
#define MP1_PIC1_MASK_3__INTR_MASK_21_MASK 0x00200000L
#define MP1_PIC1_MASK_3__INTR_MASK_22_MASK 0x00400000L
#define MP1_PIC1_MASK_3__INTR_MASK_23_MASK 0x00800000L
#define MP1_PIC1_MASK_3__INTR_MASK_24_MASK 0x01000000L
#define MP1_PIC1_MASK_3__INTR_MASK_25_MASK 0x02000000L
#define MP1_PIC1_MASK_3__INTR_MASK_26_MASK 0x04000000L
#define MP1_PIC1_MASK_3__INTR_MASK_27_MASK 0x08000000L
#define MP1_PIC1_MASK_3__INTR_MASK_28_MASK 0x10000000L
#define MP1_PIC1_MASK_3__INTR_MASK_29_MASK 0x20000000L
#define MP1_PIC1_MASK_3__INTR_MASK_30_MASK 0x40000000L
#define MP1_PIC1_MASK_3__INTR_MASK_31_MASK 0x80000000L

// MP1_PIC1_LEVEL_0
#define MP1_PIC1_LEVEL_0__INTR_TRIGGER_0_MASK 0x00000001L
#define MP1_PIC1_LEVEL_0__INTR_TRIGGER_1_MASK 0x00000002L
#define MP1_PIC1_LEVEL_0__INTR_TRIGGER_2_MASK 0x00000004L
#define MP1_PIC1_LEVEL_0__INTR_TRIGGER_3_MASK 0x00000008L
#define MP1_PIC1_LEVEL_0__INTR_TRIGGER_4_MASK 0x00000010L
#define MP1_PIC1_LEVEL_0__INTR_TRIGGER_5_MASK 0x00000020L
#define MP1_PIC1_LEVEL_0__INTR_TRIGGER_6_MASK 0x00000040L
#define MP1_PIC1_LEVEL_0__INTR_TRIGGER_7_MASK 0x00000080L
#define MP1_PIC1_LEVEL_0__INTR_TRIGGER_8_MASK 0x00000100L
#define MP1_PIC1_LEVEL_0__INTR_TRIGGER_9_MASK 0x00000200L
#define MP1_PIC1_LEVEL_0__INTR_TRIGGER_10_MASK 0x00000400L
#define MP1_PIC1_LEVEL_0__INTR_TRIGGER_11_MASK 0x00000800L
#define MP1_PIC1_LEVEL_0__INTR_TRIGGER_12_MASK 0x00001000L
#define MP1_PIC1_LEVEL_0__INTR_TRIGGER_13_MASK 0x00002000L
#define MP1_PIC1_LEVEL_0__INTR_TRIGGER_14_MASK 0x00004000L
#define MP1_PIC1_LEVEL_0__INTR_TRIGGER_15_MASK 0x00008000L
#define MP1_PIC1_LEVEL_0__INTR_TRIGGER_16_MASK 0x00010000L
#define MP1_PIC1_LEVEL_0__INTR_TRIGGER_17_MASK 0x00020000L
#define MP1_PIC1_LEVEL_0__INTR_TRIGGER_18_MASK 0x00040000L
#define MP1_PIC1_LEVEL_0__INTR_TRIGGER_19_MASK 0x00080000L
#define MP1_PIC1_LEVEL_0__INTR_TRIGGER_20_MASK 0x00100000L
#define MP1_PIC1_LEVEL_0__INTR_TRIGGER_21_MASK 0x00200000L
#define MP1_PIC1_LEVEL_0__INTR_TRIGGER_22_MASK 0x00400000L
#define MP1_PIC1_LEVEL_0__INTR_TRIGGER_23_MASK 0x00800000L
#define MP1_PIC1_LEVEL_0__INTR_TRIGGER_24_MASK 0x01000000L
#define MP1_PIC1_LEVEL_0__INTR_TRIGGER_25_MASK 0x02000000L
#define MP1_PIC1_LEVEL_0__INTR_TRIGGER_26_MASK 0x04000000L
#define MP1_PIC1_LEVEL_0__INTR_TRIGGER_27_MASK 0x08000000L
#define MP1_PIC1_LEVEL_0__INTR_TRIGGER_28_MASK 0x10000000L
#define MP1_PIC1_LEVEL_0__INTR_TRIGGER_29_MASK 0x20000000L
#define MP1_PIC1_LEVEL_0__INTR_TRIGGER_30_MASK 0x40000000L
#define MP1_PIC1_LEVEL_0__INTR_TRIGGER_31_MASK 0x80000000L

// MP1_PIC1_LEVEL_1
#define MP1_PIC1_LEVEL_1__INTR_TRIGGER_0_MASK 0x00000001L
#define MP1_PIC1_LEVEL_1__INTR_TRIGGER_1_MASK 0x00000002L
#define MP1_PIC1_LEVEL_1__INTR_TRIGGER_2_MASK 0x00000004L
#define MP1_PIC1_LEVEL_1__INTR_TRIGGER_3_MASK 0x00000008L
#define MP1_PIC1_LEVEL_1__INTR_TRIGGER_4_MASK 0x00000010L
#define MP1_PIC1_LEVEL_1__INTR_TRIGGER_5_MASK 0x00000020L
#define MP1_PIC1_LEVEL_1__INTR_TRIGGER_6_MASK 0x00000040L
#define MP1_PIC1_LEVEL_1__INTR_TRIGGER_7_MASK 0x00000080L
#define MP1_PIC1_LEVEL_1__INTR_TRIGGER_8_MASK 0x00000100L
#define MP1_PIC1_LEVEL_1__INTR_TRIGGER_9_MASK 0x00000200L
#define MP1_PIC1_LEVEL_1__INTR_TRIGGER_10_MASK 0x00000400L
#define MP1_PIC1_LEVEL_1__INTR_TRIGGER_11_MASK 0x00000800L
#define MP1_PIC1_LEVEL_1__INTR_TRIGGER_12_MASK 0x00001000L
#define MP1_PIC1_LEVEL_1__INTR_TRIGGER_13_MASK 0x00002000L
#define MP1_PIC1_LEVEL_1__INTR_TRIGGER_14_MASK 0x00004000L
#define MP1_PIC1_LEVEL_1__INTR_TRIGGER_15_MASK 0x00008000L
#define MP1_PIC1_LEVEL_1__INTR_TRIGGER_16_MASK 0x00010000L
#define MP1_PIC1_LEVEL_1__INTR_TRIGGER_17_MASK 0x00020000L
#define MP1_PIC1_LEVEL_1__INTR_TRIGGER_18_MASK 0x00040000L
#define MP1_PIC1_LEVEL_1__INTR_TRIGGER_19_MASK 0x00080000L
#define MP1_PIC1_LEVEL_1__INTR_TRIGGER_20_MASK 0x00100000L
#define MP1_PIC1_LEVEL_1__INTR_TRIGGER_21_MASK 0x00200000L
#define MP1_PIC1_LEVEL_1__INTR_TRIGGER_22_MASK 0x00400000L
#define MP1_PIC1_LEVEL_1__INTR_TRIGGER_23_MASK 0x00800000L
#define MP1_PIC1_LEVEL_1__INTR_TRIGGER_24_MASK 0x01000000L
#define MP1_PIC1_LEVEL_1__INTR_TRIGGER_25_MASK 0x02000000L
#define MP1_PIC1_LEVEL_1__INTR_TRIGGER_26_MASK 0x04000000L
#define MP1_PIC1_LEVEL_1__INTR_TRIGGER_27_MASK 0x08000000L
#define MP1_PIC1_LEVEL_1__INTR_TRIGGER_28_MASK 0x10000000L
#define MP1_PIC1_LEVEL_1__INTR_TRIGGER_29_MASK 0x20000000L
#define MP1_PIC1_LEVEL_1__INTR_TRIGGER_30_MASK 0x40000000L
#define MP1_PIC1_LEVEL_1__INTR_TRIGGER_31_MASK 0x80000000L

// MP1_PIC1_LEVEL_2
#define MP1_PIC1_LEVEL_2__INTR_TRIGGER_0_MASK 0x00000001L
#define MP1_PIC1_LEVEL_2__INTR_TRIGGER_1_MASK 0x00000002L
#define MP1_PIC1_LEVEL_2__INTR_TRIGGER_2_MASK 0x00000004L
#define MP1_PIC1_LEVEL_2__INTR_TRIGGER_3_MASK 0x00000008L
#define MP1_PIC1_LEVEL_2__INTR_TRIGGER_4_MASK 0x00000010L
#define MP1_PIC1_LEVEL_2__INTR_TRIGGER_5_MASK 0x00000020L
#define MP1_PIC1_LEVEL_2__INTR_TRIGGER_6_MASK 0x00000040L
#define MP1_PIC1_LEVEL_2__INTR_TRIGGER_7_MASK 0x00000080L
#define MP1_PIC1_LEVEL_2__INTR_TRIGGER_8_MASK 0x00000100L
#define MP1_PIC1_LEVEL_2__INTR_TRIGGER_9_MASK 0x00000200L
#define MP1_PIC1_LEVEL_2__INTR_TRIGGER_10_MASK 0x00000400L
#define MP1_PIC1_LEVEL_2__INTR_TRIGGER_11_MASK 0x00000800L
#define MP1_PIC1_LEVEL_2__INTR_TRIGGER_12_MASK 0x00001000L
#define MP1_PIC1_LEVEL_2__INTR_TRIGGER_13_MASK 0x00002000L
#define MP1_PIC1_LEVEL_2__INTR_TRIGGER_14_MASK 0x00004000L
#define MP1_PIC1_LEVEL_2__INTR_TRIGGER_15_MASK 0x00008000L
#define MP1_PIC1_LEVEL_2__INTR_TRIGGER_16_MASK 0x00010000L
#define MP1_PIC1_LEVEL_2__INTR_TRIGGER_17_MASK 0x00020000L
#define MP1_PIC1_LEVEL_2__INTR_TRIGGER_18_MASK 0x00040000L
#define MP1_PIC1_LEVEL_2__INTR_TRIGGER_19_MASK 0x00080000L
#define MP1_PIC1_LEVEL_2__INTR_TRIGGER_20_MASK 0x00100000L
#define MP1_PIC1_LEVEL_2__INTR_TRIGGER_21_MASK 0x00200000L
#define MP1_PIC1_LEVEL_2__INTR_TRIGGER_22_MASK 0x00400000L
#define MP1_PIC1_LEVEL_2__INTR_TRIGGER_23_MASK 0x00800000L
#define MP1_PIC1_LEVEL_2__INTR_TRIGGER_24_MASK 0x01000000L
#define MP1_PIC1_LEVEL_2__INTR_TRIGGER_25_MASK 0x02000000L
#define MP1_PIC1_LEVEL_2__INTR_TRIGGER_26_MASK 0x04000000L
#define MP1_PIC1_LEVEL_2__INTR_TRIGGER_27_MASK 0x08000000L
#define MP1_PIC1_LEVEL_2__INTR_TRIGGER_28_MASK 0x10000000L
#define MP1_PIC1_LEVEL_2__INTR_TRIGGER_29_MASK 0x20000000L
#define MP1_PIC1_LEVEL_2__INTR_TRIGGER_30_MASK 0x40000000L
#define MP1_PIC1_LEVEL_2__INTR_TRIGGER_31_MASK 0x80000000L

// MP1_PIC1_LEVEL_3
#define MP1_PIC1_LEVEL_3__INTR_TRIGGER_0_MASK 0x00000001L
#define MP1_PIC1_LEVEL_3__INTR_TRIGGER_1_MASK 0x00000002L
#define MP1_PIC1_LEVEL_3__INTR_TRIGGER_2_MASK 0x00000004L
#define MP1_PIC1_LEVEL_3__INTR_TRIGGER_3_MASK 0x00000008L
#define MP1_PIC1_LEVEL_3__INTR_TRIGGER_4_MASK 0x00000010L
#define MP1_PIC1_LEVEL_3__INTR_TRIGGER_5_MASK 0x00000020L
#define MP1_PIC1_LEVEL_3__INTR_TRIGGER_6_MASK 0x00000040L
#define MP1_PIC1_LEVEL_3__INTR_TRIGGER_7_MASK 0x00000080L
#define MP1_PIC1_LEVEL_3__INTR_TRIGGER_8_MASK 0x00000100L
#define MP1_PIC1_LEVEL_3__INTR_TRIGGER_9_MASK 0x00000200L
#define MP1_PIC1_LEVEL_3__INTR_TRIGGER_10_MASK 0x00000400L
#define MP1_PIC1_LEVEL_3__INTR_TRIGGER_11_MASK 0x00000800L
#define MP1_PIC1_LEVEL_3__INTR_TRIGGER_12_MASK 0x00001000L
#define MP1_PIC1_LEVEL_3__INTR_TRIGGER_13_MASK 0x00002000L
#define MP1_PIC1_LEVEL_3__INTR_TRIGGER_14_MASK 0x00004000L
#define MP1_PIC1_LEVEL_3__INTR_TRIGGER_15_MASK 0x00008000L
#define MP1_PIC1_LEVEL_3__INTR_TRIGGER_16_MASK 0x00010000L
#define MP1_PIC1_LEVEL_3__INTR_TRIGGER_17_MASK 0x00020000L
#define MP1_PIC1_LEVEL_3__INTR_TRIGGER_18_MASK 0x00040000L
#define MP1_PIC1_LEVEL_3__INTR_TRIGGER_19_MASK 0x00080000L
#define MP1_PIC1_LEVEL_3__INTR_TRIGGER_20_MASK 0x00100000L
#define MP1_PIC1_LEVEL_3__INTR_TRIGGER_21_MASK 0x00200000L
#define MP1_PIC1_LEVEL_3__INTR_TRIGGER_22_MASK 0x00400000L
#define MP1_PIC1_LEVEL_3__INTR_TRIGGER_23_MASK 0x00800000L
#define MP1_PIC1_LEVEL_3__INTR_TRIGGER_24_MASK 0x01000000L
#define MP1_PIC1_LEVEL_3__INTR_TRIGGER_25_MASK 0x02000000L
#define MP1_PIC1_LEVEL_3__INTR_TRIGGER_26_MASK 0x04000000L
#define MP1_PIC1_LEVEL_3__INTR_TRIGGER_27_MASK 0x08000000L
#define MP1_PIC1_LEVEL_3__INTR_TRIGGER_28_MASK 0x10000000L
#define MP1_PIC1_LEVEL_3__INTR_TRIGGER_29_MASK 0x20000000L
#define MP1_PIC1_LEVEL_3__INTR_TRIGGER_30_MASK 0x40000000L
#define MP1_PIC1_LEVEL_3__INTR_TRIGGER_31_MASK 0x80000000L

// MP1_PIC1_EDGE_0
#define MP1_PIC1_EDGE_0__INTR_TRIGGER_0_MASK 0x00000001L
#define MP1_PIC1_EDGE_0__INTR_TRIGGER_1_MASK 0x00000002L
#define MP1_PIC1_EDGE_0__INTR_TRIGGER_2_MASK 0x00000004L
#define MP1_PIC1_EDGE_0__INTR_TRIGGER_3_MASK 0x00000008L
#define MP1_PIC1_EDGE_0__INTR_TRIGGER_4_MASK 0x00000010L
#define MP1_PIC1_EDGE_0__INTR_TRIGGER_5_MASK 0x00000020L
#define MP1_PIC1_EDGE_0__INTR_TRIGGER_6_MASK 0x00000040L
#define MP1_PIC1_EDGE_0__INTR_TRIGGER_7_MASK 0x00000080L
#define MP1_PIC1_EDGE_0__INTR_TRIGGER_8_MASK 0x00000100L
#define MP1_PIC1_EDGE_0__INTR_TRIGGER_9_MASK 0x00000200L
#define MP1_PIC1_EDGE_0__INTR_TRIGGER_10_MASK 0x00000400L
#define MP1_PIC1_EDGE_0__INTR_TRIGGER_11_MASK 0x00000800L
#define MP1_PIC1_EDGE_0__INTR_TRIGGER_12_MASK 0x00001000L
#define MP1_PIC1_EDGE_0__INTR_TRIGGER_13_MASK 0x00002000L
#define MP1_PIC1_EDGE_0__INTR_TRIGGER_14_MASK 0x00004000L
#define MP1_PIC1_EDGE_0__INTR_TRIGGER_15_MASK 0x00008000L
#define MP1_PIC1_EDGE_0__INTR_TRIGGER_16_MASK 0x00010000L
#define MP1_PIC1_EDGE_0__INTR_TRIGGER_17_MASK 0x00020000L
#define MP1_PIC1_EDGE_0__INTR_TRIGGER_18_MASK 0x00040000L
#define MP1_PIC1_EDGE_0__INTR_TRIGGER_19_MASK 0x00080000L
#define MP1_PIC1_EDGE_0__INTR_TRIGGER_20_MASK 0x00100000L
#define MP1_PIC1_EDGE_0__INTR_TRIGGER_21_MASK 0x00200000L
#define MP1_PIC1_EDGE_0__INTR_TRIGGER_22_MASK 0x00400000L
#define MP1_PIC1_EDGE_0__INTR_TRIGGER_23_MASK 0x00800000L
#define MP1_PIC1_EDGE_0__INTR_TRIGGER_24_MASK 0x01000000L
#define MP1_PIC1_EDGE_0__INTR_TRIGGER_25_MASK 0x02000000L
#define MP1_PIC1_EDGE_0__INTR_TRIGGER_26_MASK 0x04000000L
#define MP1_PIC1_EDGE_0__INTR_TRIGGER_27_MASK 0x08000000L
#define MP1_PIC1_EDGE_0__INTR_TRIGGER_28_MASK 0x10000000L
#define MP1_PIC1_EDGE_0__INTR_TRIGGER_29_MASK 0x20000000L
#define MP1_PIC1_EDGE_0__INTR_TRIGGER_30_MASK 0x40000000L
#define MP1_PIC1_EDGE_0__INTR_TRIGGER_31_MASK 0x80000000L

// MP1_PIC1_EDGE_1
#define MP1_PIC1_EDGE_1__INTR_TRIGGER_0_MASK 0x00000001L
#define MP1_PIC1_EDGE_1__INTR_TRIGGER_1_MASK 0x00000002L
#define MP1_PIC1_EDGE_1__INTR_TRIGGER_2_MASK 0x00000004L
#define MP1_PIC1_EDGE_1__INTR_TRIGGER_3_MASK 0x00000008L
#define MP1_PIC1_EDGE_1__INTR_TRIGGER_4_MASK 0x00000010L
#define MP1_PIC1_EDGE_1__INTR_TRIGGER_5_MASK 0x00000020L
#define MP1_PIC1_EDGE_1__INTR_TRIGGER_6_MASK 0x00000040L
#define MP1_PIC1_EDGE_1__INTR_TRIGGER_7_MASK 0x00000080L
#define MP1_PIC1_EDGE_1__INTR_TRIGGER_8_MASK 0x00000100L
#define MP1_PIC1_EDGE_1__INTR_TRIGGER_9_MASK 0x00000200L
#define MP1_PIC1_EDGE_1__INTR_TRIGGER_10_MASK 0x00000400L
#define MP1_PIC1_EDGE_1__INTR_TRIGGER_11_MASK 0x00000800L
#define MP1_PIC1_EDGE_1__INTR_TRIGGER_12_MASK 0x00001000L
#define MP1_PIC1_EDGE_1__INTR_TRIGGER_13_MASK 0x00002000L
#define MP1_PIC1_EDGE_1__INTR_TRIGGER_14_MASK 0x00004000L
#define MP1_PIC1_EDGE_1__INTR_TRIGGER_15_MASK 0x00008000L
#define MP1_PIC1_EDGE_1__INTR_TRIGGER_16_MASK 0x00010000L
#define MP1_PIC1_EDGE_1__INTR_TRIGGER_17_MASK 0x00020000L
#define MP1_PIC1_EDGE_1__INTR_TRIGGER_18_MASK 0x00040000L
#define MP1_PIC1_EDGE_1__INTR_TRIGGER_19_MASK 0x00080000L
#define MP1_PIC1_EDGE_1__INTR_TRIGGER_20_MASK 0x00100000L
#define MP1_PIC1_EDGE_1__INTR_TRIGGER_21_MASK 0x00200000L
#define MP1_PIC1_EDGE_1__INTR_TRIGGER_22_MASK 0x00400000L
#define MP1_PIC1_EDGE_1__INTR_TRIGGER_23_MASK 0x00800000L
#define MP1_PIC1_EDGE_1__INTR_TRIGGER_24_MASK 0x01000000L
#define MP1_PIC1_EDGE_1__INTR_TRIGGER_25_MASK 0x02000000L
#define MP1_PIC1_EDGE_1__INTR_TRIGGER_26_MASK 0x04000000L
#define MP1_PIC1_EDGE_1__INTR_TRIGGER_27_MASK 0x08000000L
#define MP1_PIC1_EDGE_1__INTR_TRIGGER_28_MASK 0x10000000L
#define MP1_PIC1_EDGE_1__INTR_TRIGGER_29_MASK 0x20000000L
#define MP1_PIC1_EDGE_1__INTR_TRIGGER_30_MASK 0x40000000L
#define MP1_PIC1_EDGE_1__INTR_TRIGGER_31_MASK 0x80000000L

// MP1_PIC1_EDGE_2
#define MP1_PIC1_EDGE_2__INTR_TRIGGER_0_MASK 0x00000001L
#define MP1_PIC1_EDGE_2__INTR_TRIGGER_1_MASK 0x00000002L
#define MP1_PIC1_EDGE_2__INTR_TRIGGER_2_MASK 0x00000004L
#define MP1_PIC1_EDGE_2__INTR_TRIGGER_3_MASK 0x00000008L
#define MP1_PIC1_EDGE_2__INTR_TRIGGER_4_MASK 0x00000010L
#define MP1_PIC1_EDGE_2__INTR_TRIGGER_5_MASK 0x00000020L
#define MP1_PIC1_EDGE_2__INTR_TRIGGER_6_MASK 0x00000040L
#define MP1_PIC1_EDGE_2__INTR_TRIGGER_7_MASK 0x00000080L
#define MP1_PIC1_EDGE_2__INTR_TRIGGER_8_MASK 0x00000100L
#define MP1_PIC1_EDGE_2__INTR_TRIGGER_9_MASK 0x00000200L
#define MP1_PIC1_EDGE_2__INTR_TRIGGER_10_MASK 0x00000400L
#define MP1_PIC1_EDGE_2__INTR_TRIGGER_11_MASK 0x00000800L
#define MP1_PIC1_EDGE_2__INTR_TRIGGER_12_MASK 0x00001000L
#define MP1_PIC1_EDGE_2__INTR_TRIGGER_13_MASK 0x00002000L
#define MP1_PIC1_EDGE_2__INTR_TRIGGER_14_MASK 0x00004000L
#define MP1_PIC1_EDGE_2__INTR_TRIGGER_15_MASK 0x00008000L
#define MP1_PIC1_EDGE_2__INTR_TRIGGER_16_MASK 0x00010000L
#define MP1_PIC1_EDGE_2__INTR_TRIGGER_17_MASK 0x00020000L
#define MP1_PIC1_EDGE_2__INTR_TRIGGER_18_MASK 0x00040000L
#define MP1_PIC1_EDGE_2__INTR_TRIGGER_19_MASK 0x00080000L
#define MP1_PIC1_EDGE_2__INTR_TRIGGER_20_MASK 0x00100000L
#define MP1_PIC1_EDGE_2__INTR_TRIGGER_21_MASK 0x00200000L
#define MP1_PIC1_EDGE_2__INTR_TRIGGER_22_MASK 0x00400000L
#define MP1_PIC1_EDGE_2__INTR_TRIGGER_23_MASK 0x00800000L
#define MP1_PIC1_EDGE_2__INTR_TRIGGER_24_MASK 0x01000000L
#define MP1_PIC1_EDGE_2__INTR_TRIGGER_25_MASK 0x02000000L
#define MP1_PIC1_EDGE_2__INTR_TRIGGER_26_MASK 0x04000000L
#define MP1_PIC1_EDGE_2__INTR_TRIGGER_27_MASK 0x08000000L
#define MP1_PIC1_EDGE_2__INTR_TRIGGER_28_MASK 0x10000000L
#define MP1_PIC1_EDGE_2__INTR_TRIGGER_29_MASK 0x20000000L
#define MP1_PIC1_EDGE_2__INTR_TRIGGER_30_MASK 0x40000000L
#define MP1_PIC1_EDGE_2__INTR_TRIGGER_31_MASK 0x80000000L

// MP1_PIC1_EDGE_3
#define MP1_PIC1_EDGE_3__INTR_TRIGGER_0_MASK 0x00000001L
#define MP1_PIC1_EDGE_3__INTR_TRIGGER_1_MASK 0x00000002L
#define MP1_PIC1_EDGE_3__INTR_TRIGGER_2_MASK 0x00000004L
#define MP1_PIC1_EDGE_3__INTR_TRIGGER_3_MASK 0x00000008L
#define MP1_PIC1_EDGE_3__INTR_TRIGGER_4_MASK 0x00000010L
#define MP1_PIC1_EDGE_3__INTR_TRIGGER_5_MASK 0x00000020L
#define MP1_PIC1_EDGE_3__INTR_TRIGGER_6_MASK 0x00000040L
#define MP1_PIC1_EDGE_3__INTR_TRIGGER_7_MASK 0x00000080L
#define MP1_PIC1_EDGE_3__INTR_TRIGGER_8_MASK 0x00000100L
#define MP1_PIC1_EDGE_3__INTR_TRIGGER_9_MASK 0x00000200L
#define MP1_PIC1_EDGE_3__INTR_TRIGGER_10_MASK 0x00000400L
#define MP1_PIC1_EDGE_3__INTR_TRIGGER_11_MASK 0x00000800L
#define MP1_PIC1_EDGE_3__INTR_TRIGGER_12_MASK 0x00001000L
#define MP1_PIC1_EDGE_3__INTR_TRIGGER_13_MASK 0x00002000L
#define MP1_PIC1_EDGE_3__INTR_TRIGGER_14_MASK 0x00004000L
#define MP1_PIC1_EDGE_3__INTR_TRIGGER_15_MASK 0x00008000L
#define MP1_PIC1_EDGE_3__INTR_TRIGGER_16_MASK 0x00010000L
#define MP1_PIC1_EDGE_3__INTR_TRIGGER_17_MASK 0x00020000L
#define MP1_PIC1_EDGE_3__INTR_TRIGGER_18_MASK 0x00040000L
#define MP1_PIC1_EDGE_3__INTR_TRIGGER_19_MASK 0x00080000L
#define MP1_PIC1_EDGE_3__INTR_TRIGGER_20_MASK 0x00100000L
#define MP1_PIC1_EDGE_3__INTR_TRIGGER_21_MASK 0x00200000L
#define MP1_PIC1_EDGE_3__INTR_TRIGGER_22_MASK 0x00400000L
#define MP1_PIC1_EDGE_3__INTR_TRIGGER_23_MASK 0x00800000L
#define MP1_PIC1_EDGE_3__INTR_TRIGGER_24_MASK 0x01000000L
#define MP1_PIC1_EDGE_3__INTR_TRIGGER_25_MASK 0x02000000L
#define MP1_PIC1_EDGE_3__INTR_TRIGGER_26_MASK 0x04000000L
#define MP1_PIC1_EDGE_3__INTR_TRIGGER_27_MASK 0x08000000L
#define MP1_PIC1_EDGE_3__INTR_TRIGGER_28_MASK 0x10000000L
#define MP1_PIC1_EDGE_3__INTR_TRIGGER_29_MASK 0x20000000L
#define MP1_PIC1_EDGE_3__INTR_TRIGGER_30_MASK 0x40000000L
#define MP1_PIC1_EDGE_3__INTR_TRIGGER_31_MASK 0x80000000L

// MP1_PIC1_PRIORITY_0
#define MP1_PIC1_PRIORITY_0__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP1_PIC1_PRIORITY_0__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP1_PIC1_PRIORITY_0__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP1_PIC1_PRIORITY_0__INTR_PRIORITY_3_MASK 0xff000000L

// MP1_PIC1_PRIORITY_1
#define MP1_PIC1_PRIORITY_1__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP1_PIC1_PRIORITY_1__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP1_PIC1_PRIORITY_1__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP1_PIC1_PRIORITY_1__INTR_PRIORITY_3_MASK 0xff000000L

// MP1_PIC1_PRIORITY_2
#define MP1_PIC1_PRIORITY_2__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP1_PIC1_PRIORITY_2__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP1_PIC1_PRIORITY_2__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP1_PIC1_PRIORITY_2__INTR_PRIORITY_3_MASK 0xff000000L

// MP1_PIC1_PRIORITY_3
#define MP1_PIC1_PRIORITY_3__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP1_PIC1_PRIORITY_3__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP1_PIC1_PRIORITY_3__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP1_PIC1_PRIORITY_3__INTR_PRIORITY_3_MASK 0xff000000L

// MP1_PIC1_PRIORITY_4
#define MP1_PIC1_PRIORITY_4__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP1_PIC1_PRIORITY_4__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP1_PIC1_PRIORITY_4__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP1_PIC1_PRIORITY_4__INTR_PRIORITY_3_MASK 0xff000000L

// MP1_PIC1_PRIORITY_5
#define MP1_PIC1_PRIORITY_5__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP1_PIC1_PRIORITY_5__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP1_PIC1_PRIORITY_5__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP1_PIC1_PRIORITY_5__INTR_PRIORITY_3_MASK 0xff000000L

// MP1_PIC1_PRIORITY_6
#define MP1_PIC1_PRIORITY_6__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP1_PIC1_PRIORITY_6__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP1_PIC1_PRIORITY_6__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP1_PIC1_PRIORITY_6__INTR_PRIORITY_3_MASK 0xff000000L

// MP1_PIC1_PRIORITY_7
#define MP1_PIC1_PRIORITY_7__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP1_PIC1_PRIORITY_7__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP1_PIC1_PRIORITY_7__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP1_PIC1_PRIORITY_7__INTR_PRIORITY_3_MASK 0xff000000L

// MP1_PIC1_PRIORITY_8
#define MP1_PIC1_PRIORITY_8__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP1_PIC1_PRIORITY_8__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP1_PIC1_PRIORITY_8__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP1_PIC1_PRIORITY_8__INTR_PRIORITY_3_MASK 0xff000000L

// MP1_PIC1_PRIORITY_9
#define MP1_PIC1_PRIORITY_9__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP1_PIC1_PRIORITY_9__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP1_PIC1_PRIORITY_9__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP1_PIC1_PRIORITY_9__INTR_PRIORITY_3_MASK 0xff000000L

// MP1_PIC1_PRIORITY_10
#define MP1_PIC1_PRIORITY_10__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP1_PIC1_PRIORITY_10__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP1_PIC1_PRIORITY_10__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP1_PIC1_PRIORITY_10__INTR_PRIORITY_3_MASK 0xff000000L

// MP1_PIC1_PRIORITY_11
#define MP1_PIC1_PRIORITY_11__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP1_PIC1_PRIORITY_11__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP1_PIC1_PRIORITY_11__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP1_PIC1_PRIORITY_11__INTR_PRIORITY_3_MASK 0xff000000L

// MP1_PIC1_PRIORITY_12
#define MP1_PIC1_PRIORITY_12__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP1_PIC1_PRIORITY_12__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP1_PIC1_PRIORITY_12__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP1_PIC1_PRIORITY_12__INTR_PRIORITY_3_MASK 0xff000000L

// MP1_PIC1_PRIORITY_13
#define MP1_PIC1_PRIORITY_13__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP1_PIC1_PRIORITY_13__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP1_PIC1_PRIORITY_13__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP1_PIC1_PRIORITY_13__INTR_PRIORITY_3_MASK 0xff000000L

// MP1_PIC1_PRIORITY_14
#define MP1_PIC1_PRIORITY_14__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP1_PIC1_PRIORITY_14__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP1_PIC1_PRIORITY_14__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP1_PIC1_PRIORITY_14__INTR_PRIORITY_3_MASK 0xff000000L

// MP1_PIC1_PRIORITY_15
#define MP1_PIC1_PRIORITY_15__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP1_PIC1_PRIORITY_15__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP1_PIC1_PRIORITY_15__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP1_PIC1_PRIORITY_15__INTR_PRIORITY_3_MASK 0xff000000L

// MP1_PIC1_PRIORITY_16
#define MP1_PIC1_PRIORITY_16__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP1_PIC1_PRIORITY_16__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP1_PIC1_PRIORITY_16__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP1_PIC1_PRIORITY_16__INTR_PRIORITY_3_MASK 0xff000000L

// MP1_PIC1_PRIORITY_17
#define MP1_PIC1_PRIORITY_17__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP1_PIC1_PRIORITY_17__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP1_PIC1_PRIORITY_17__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP1_PIC1_PRIORITY_17__INTR_PRIORITY_3_MASK 0xff000000L

// MP1_PIC1_PRIORITY_18
#define MP1_PIC1_PRIORITY_18__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP1_PIC1_PRIORITY_18__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP1_PIC1_PRIORITY_18__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP1_PIC1_PRIORITY_18__INTR_PRIORITY_3_MASK 0xff000000L

// MP1_PIC1_PRIORITY_19
#define MP1_PIC1_PRIORITY_19__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP1_PIC1_PRIORITY_19__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP1_PIC1_PRIORITY_19__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP1_PIC1_PRIORITY_19__INTR_PRIORITY_3_MASK 0xff000000L

// MP1_PIC1_PRIORITY_20
#define MP1_PIC1_PRIORITY_20__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP1_PIC1_PRIORITY_20__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP1_PIC1_PRIORITY_20__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP1_PIC1_PRIORITY_20__INTR_PRIORITY_3_MASK 0xff000000L

// MP1_PIC1_PRIORITY_21
#define MP1_PIC1_PRIORITY_21__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP1_PIC1_PRIORITY_21__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP1_PIC1_PRIORITY_21__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP1_PIC1_PRIORITY_21__INTR_PRIORITY_3_MASK 0xff000000L

// MP1_PIC1_PRIORITY_22
#define MP1_PIC1_PRIORITY_22__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP1_PIC1_PRIORITY_22__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP1_PIC1_PRIORITY_22__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP1_PIC1_PRIORITY_22__INTR_PRIORITY_3_MASK 0xff000000L

// MP1_PIC1_PRIORITY_23
#define MP1_PIC1_PRIORITY_23__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP1_PIC1_PRIORITY_23__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP1_PIC1_PRIORITY_23__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP1_PIC1_PRIORITY_23__INTR_PRIORITY_3_MASK 0xff000000L

// MP1_PIC1_PRIORITY_24
#define MP1_PIC1_PRIORITY_24__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP1_PIC1_PRIORITY_24__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP1_PIC1_PRIORITY_24__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP1_PIC1_PRIORITY_24__INTR_PRIORITY_3_MASK 0xff000000L

// MP1_PIC1_PRIORITY_25
#define MP1_PIC1_PRIORITY_25__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP1_PIC1_PRIORITY_25__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP1_PIC1_PRIORITY_25__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP1_PIC1_PRIORITY_25__INTR_PRIORITY_3_MASK 0xff000000L

// MP1_PIC1_PRIORITY_26
#define MP1_PIC1_PRIORITY_26__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP1_PIC1_PRIORITY_26__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP1_PIC1_PRIORITY_26__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP1_PIC1_PRIORITY_26__INTR_PRIORITY_3_MASK 0xff000000L

// MP1_PIC1_PRIORITY_27
#define MP1_PIC1_PRIORITY_27__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP1_PIC1_PRIORITY_27__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP1_PIC1_PRIORITY_27__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP1_PIC1_PRIORITY_27__INTR_PRIORITY_3_MASK 0xff000000L

// MP1_PIC1_PRIORITY_28
#define MP1_PIC1_PRIORITY_28__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP1_PIC1_PRIORITY_28__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP1_PIC1_PRIORITY_28__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP1_PIC1_PRIORITY_28__INTR_PRIORITY_3_MASK 0xff000000L

// MP1_PIC1_PRIORITY_29
#define MP1_PIC1_PRIORITY_29__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP1_PIC1_PRIORITY_29__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP1_PIC1_PRIORITY_29__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP1_PIC1_PRIORITY_29__INTR_PRIORITY_3_MASK 0xff000000L

// MP1_PIC1_PRIORITY_30
#define MP1_PIC1_PRIORITY_30__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP1_PIC1_PRIORITY_30__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP1_PIC1_PRIORITY_30__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP1_PIC1_PRIORITY_30__INTR_PRIORITY_3_MASK 0xff000000L

// MP1_PIC1_PRIORITY_31
#define MP1_PIC1_PRIORITY_31__INTR_PRIORITY_0_MASK 0x000000ffL
#define MP1_PIC1_PRIORITY_31__INTR_PRIORITY_1_MASK 0x0000ff00L
#define MP1_PIC1_PRIORITY_31__INTR_PRIORITY_2_MASK 0x00ff0000L
#define MP1_PIC1_PRIORITY_31__INTR_PRIORITY_3_MASK 0xff000000L

// MP1_PIC1_STATUS_0
#define MP1_PIC1_STATUS_0__INTR_FLAG_0_MASK 0x00000001L
#define MP1_PIC1_STATUS_0__INTR_FLAG_1_MASK 0x00000002L
#define MP1_PIC1_STATUS_0__INTR_FLAG_2_MASK 0x00000004L
#define MP1_PIC1_STATUS_0__INTR_FLAG_3_MASK 0x00000008L
#define MP1_PIC1_STATUS_0__INTR_FLAG_4_MASK 0x00000010L
#define MP1_PIC1_STATUS_0__INTR_FLAG_5_MASK 0x00000020L
#define MP1_PIC1_STATUS_0__INTR_FLAG_6_MASK 0x00000040L
#define MP1_PIC1_STATUS_0__INTR_FLAG_7_MASK 0x00000080L
#define MP1_PIC1_STATUS_0__INTR_FLAG_8_MASK 0x00000100L
#define MP1_PIC1_STATUS_0__INTR_FLAG_9_MASK 0x00000200L
#define MP1_PIC1_STATUS_0__INTR_FLAG_10_MASK 0x00000400L
#define MP1_PIC1_STATUS_0__INTR_FLAG_11_MASK 0x00000800L
#define MP1_PIC1_STATUS_0__INTR_FLAG_12_MASK 0x00001000L
#define MP1_PIC1_STATUS_0__INTR_FLAG_13_MASK 0x00002000L
#define MP1_PIC1_STATUS_0__INTR_FLAG_14_MASK 0x00004000L
#define MP1_PIC1_STATUS_0__INTR_FLAG_15_MASK 0x00008000L
#define MP1_PIC1_STATUS_0__INTR_FLAG_16_MASK 0x00010000L
#define MP1_PIC1_STATUS_0__INTR_FLAG_17_MASK 0x00020000L
#define MP1_PIC1_STATUS_0__INTR_FLAG_18_MASK 0x00040000L
#define MP1_PIC1_STATUS_0__INTR_FLAG_19_MASK 0x00080000L
#define MP1_PIC1_STATUS_0__INTR_FLAG_20_MASK 0x00100000L
#define MP1_PIC1_STATUS_0__INTR_FLAG_21_MASK 0x00200000L
#define MP1_PIC1_STATUS_0__INTR_FLAG_22_MASK 0x00400000L
#define MP1_PIC1_STATUS_0__INTR_FLAG_23_MASK 0x00800000L
#define MP1_PIC1_STATUS_0__INTR_FLAG_24_MASK 0x01000000L
#define MP1_PIC1_STATUS_0__INTR_FLAG_25_MASK 0x02000000L
#define MP1_PIC1_STATUS_0__INTR_FLAG_26_MASK 0x04000000L
#define MP1_PIC1_STATUS_0__INTR_FLAG_27_MASK 0x08000000L
#define MP1_PIC1_STATUS_0__INTR_FLAG_28_MASK 0x10000000L
#define MP1_PIC1_STATUS_0__INTR_FLAG_29_MASK 0x20000000L
#define MP1_PIC1_STATUS_0__INTR_FLAG_30_MASK 0x40000000L
#define MP1_PIC1_STATUS_0__INTR_FLAG_31_MASK 0x80000000L

// MP1_PIC1_STATUS_1
#define MP1_PIC1_STATUS_1__INTR_FLAG_0_MASK 0x00000001L
#define MP1_PIC1_STATUS_1__INTR_FLAG_1_MASK 0x00000002L
#define MP1_PIC1_STATUS_1__INTR_FLAG_2_MASK 0x00000004L
#define MP1_PIC1_STATUS_1__INTR_FLAG_3_MASK 0x00000008L
#define MP1_PIC1_STATUS_1__INTR_FLAG_4_MASK 0x00000010L
#define MP1_PIC1_STATUS_1__INTR_FLAG_5_MASK 0x00000020L
#define MP1_PIC1_STATUS_1__INTR_FLAG_6_MASK 0x00000040L
#define MP1_PIC1_STATUS_1__INTR_FLAG_7_MASK 0x00000080L
#define MP1_PIC1_STATUS_1__INTR_FLAG_8_MASK 0x00000100L
#define MP1_PIC1_STATUS_1__INTR_FLAG_9_MASK 0x00000200L
#define MP1_PIC1_STATUS_1__INTR_FLAG_10_MASK 0x00000400L
#define MP1_PIC1_STATUS_1__INTR_FLAG_11_MASK 0x00000800L
#define MP1_PIC1_STATUS_1__INTR_FLAG_12_MASK 0x00001000L
#define MP1_PIC1_STATUS_1__INTR_FLAG_13_MASK 0x00002000L
#define MP1_PIC1_STATUS_1__INTR_FLAG_14_MASK 0x00004000L
#define MP1_PIC1_STATUS_1__INTR_FLAG_15_MASK 0x00008000L
#define MP1_PIC1_STATUS_1__INTR_FLAG_16_MASK 0x00010000L
#define MP1_PIC1_STATUS_1__INTR_FLAG_17_MASK 0x00020000L
#define MP1_PIC1_STATUS_1__INTR_FLAG_18_MASK 0x00040000L
#define MP1_PIC1_STATUS_1__INTR_FLAG_19_MASK 0x00080000L
#define MP1_PIC1_STATUS_1__INTR_FLAG_20_MASK 0x00100000L
#define MP1_PIC1_STATUS_1__INTR_FLAG_21_MASK 0x00200000L
#define MP1_PIC1_STATUS_1__INTR_FLAG_22_MASK 0x00400000L
#define MP1_PIC1_STATUS_1__INTR_FLAG_23_MASK 0x00800000L
#define MP1_PIC1_STATUS_1__INTR_FLAG_24_MASK 0x01000000L
#define MP1_PIC1_STATUS_1__INTR_FLAG_25_MASK 0x02000000L
#define MP1_PIC1_STATUS_1__INTR_FLAG_26_MASK 0x04000000L
#define MP1_PIC1_STATUS_1__INTR_FLAG_27_MASK 0x08000000L
#define MP1_PIC1_STATUS_1__INTR_FLAG_28_MASK 0x10000000L
#define MP1_PIC1_STATUS_1__INTR_FLAG_29_MASK 0x20000000L
#define MP1_PIC1_STATUS_1__INTR_FLAG_30_MASK 0x40000000L
#define MP1_PIC1_STATUS_1__INTR_FLAG_31_MASK 0x80000000L

// MP1_PIC1_STATUS_2
#define MP1_PIC1_STATUS_2__INTR_FLAG_0_MASK 0x00000001L
#define MP1_PIC1_STATUS_2__INTR_FLAG_1_MASK 0x00000002L
#define MP1_PIC1_STATUS_2__INTR_FLAG_2_MASK 0x00000004L
#define MP1_PIC1_STATUS_2__INTR_FLAG_3_MASK 0x00000008L
#define MP1_PIC1_STATUS_2__INTR_FLAG_4_MASK 0x00000010L
#define MP1_PIC1_STATUS_2__INTR_FLAG_5_MASK 0x00000020L
#define MP1_PIC1_STATUS_2__INTR_FLAG_6_MASK 0x00000040L
#define MP1_PIC1_STATUS_2__INTR_FLAG_7_MASK 0x00000080L
#define MP1_PIC1_STATUS_2__INTR_FLAG_8_MASK 0x00000100L
#define MP1_PIC1_STATUS_2__INTR_FLAG_9_MASK 0x00000200L
#define MP1_PIC1_STATUS_2__INTR_FLAG_10_MASK 0x00000400L
#define MP1_PIC1_STATUS_2__INTR_FLAG_11_MASK 0x00000800L
#define MP1_PIC1_STATUS_2__INTR_FLAG_12_MASK 0x00001000L
#define MP1_PIC1_STATUS_2__INTR_FLAG_13_MASK 0x00002000L
#define MP1_PIC1_STATUS_2__INTR_FLAG_14_MASK 0x00004000L
#define MP1_PIC1_STATUS_2__INTR_FLAG_15_MASK 0x00008000L
#define MP1_PIC1_STATUS_2__INTR_FLAG_16_MASK 0x00010000L
#define MP1_PIC1_STATUS_2__INTR_FLAG_17_MASK 0x00020000L
#define MP1_PIC1_STATUS_2__INTR_FLAG_18_MASK 0x00040000L
#define MP1_PIC1_STATUS_2__INTR_FLAG_19_MASK 0x00080000L
#define MP1_PIC1_STATUS_2__INTR_FLAG_20_MASK 0x00100000L
#define MP1_PIC1_STATUS_2__INTR_FLAG_21_MASK 0x00200000L
#define MP1_PIC1_STATUS_2__INTR_FLAG_22_MASK 0x00400000L
#define MP1_PIC1_STATUS_2__INTR_FLAG_23_MASK 0x00800000L
#define MP1_PIC1_STATUS_2__INTR_FLAG_24_MASK 0x01000000L
#define MP1_PIC1_STATUS_2__INTR_FLAG_25_MASK 0x02000000L
#define MP1_PIC1_STATUS_2__INTR_FLAG_26_MASK 0x04000000L
#define MP1_PIC1_STATUS_2__INTR_FLAG_27_MASK 0x08000000L
#define MP1_PIC1_STATUS_2__INTR_FLAG_28_MASK 0x10000000L
#define MP1_PIC1_STATUS_2__INTR_FLAG_29_MASK 0x20000000L
#define MP1_PIC1_STATUS_2__INTR_FLAG_30_MASK 0x40000000L
#define MP1_PIC1_STATUS_2__INTR_FLAG_31_MASK 0x80000000L

// MP1_PIC1_STATUS_3
#define MP1_PIC1_STATUS_3__INTR_FLAG_0_MASK 0x00000001L
#define MP1_PIC1_STATUS_3__INTR_FLAG_1_MASK 0x00000002L
#define MP1_PIC1_STATUS_3__INTR_FLAG_2_MASK 0x00000004L
#define MP1_PIC1_STATUS_3__INTR_FLAG_3_MASK 0x00000008L
#define MP1_PIC1_STATUS_3__INTR_FLAG_4_MASK 0x00000010L
#define MP1_PIC1_STATUS_3__INTR_FLAG_5_MASK 0x00000020L
#define MP1_PIC1_STATUS_3__INTR_FLAG_6_MASK 0x00000040L
#define MP1_PIC1_STATUS_3__INTR_FLAG_7_MASK 0x00000080L
#define MP1_PIC1_STATUS_3__INTR_FLAG_8_MASK 0x00000100L
#define MP1_PIC1_STATUS_3__INTR_FLAG_9_MASK 0x00000200L
#define MP1_PIC1_STATUS_3__INTR_FLAG_10_MASK 0x00000400L
#define MP1_PIC1_STATUS_3__INTR_FLAG_11_MASK 0x00000800L
#define MP1_PIC1_STATUS_3__INTR_FLAG_12_MASK 0x00001000L
#define MP1_PIC1_STATUS_3__INTR_FLAG_13_MASK 0x00002000L
#define MP1_PIC1_STATUS_3__INTR_FLAG_14_MASK 0x00004000L
#define MP1_PIC1_STATUS_3__INTR_FLAG_15_MASK 0x00008000L
#define MP1_PIC1_STATUS_3__INTR_FLAG_16_MASK 0x00010000L
#define MP1_PIC1_STATUS_3__INTR_FLAG_17_MASK 0x00020000L
#define MP1_PIC1_STATUS_3__INTR_FLAG_18_MASK 0x00040000L
#define MP1_PIC1_STATUS_3__INTR_FLAG_19_MASK 0x00080000L
#define MP1_PIC1_STATUS_3__INTR_FLAG_20_MASK 0x00100000L
#define MP1_PIC1_STATUS_3__INTR_FLAG_21_MASK 0x00200000L
#define MP1_PIC1_STATUS_3__INTR_FLAG_22_MASK 0x00400000L
#define MP1_PIC1_STATUS_3__INTR_FLAG_23_MASK 0x00800000L
#define MP1_PIC1_STATUS_3__INTR_FLAG_24_MASK 0x01000000L
#define MP1_PIC1_STATUS_3__INTR_FLAG_25_MASK 0x02000000L
#define MP1_PIC1_STATUS_3__INTR_FLAG_26_MASK 0x04000000L
#define MP1_PIC1_STATUS_3__INTR_FLAG_27_MASK 0x08000000L
#define MP1_PIC1_STATUS_3__INTR_FLAG_28_MASK 0x10000000L
#define MP1_PIC1_STATUS_3__INTR_FLAG_29_MASK 0x20000000L
#define MP1_PIC1_STATUS_3__INTR_FLAG_30_MASK 0x40000000L
#define MP1_PIC1_STATUS_3__INTR_FLAG_31_MASK 0x80000000L

// MP1_PIC1_INTR
#define MP1_PIC1_INTR__INTR_LINE_MASK 0x00000001L
#define MP1_PIC1_INTR__RESERVED_MASK 0xfffffffeL

// MP1_PIC1_ID
#define MP1_PIC1_ID__INTR_ID_MASK 0x000000ffL
#define MP1_PIC1_ID__RESERVED_MASK 0xffffff00L

// MP1_TIMER_0_CTRL0
#define MP1_TIMER_0_CTRL0__START_MASK 0x00000001L
#define MP1_TIMER_0_CTRL0__CLEAR_MASK 0x00000100L
#define MP1_TIMER_0_CTRL0__DEC_MASK 0x00010000L
#define MP1_TIMER_0_CTRL0__PULSE_COUNT_MODE_MASK 0x01000000L

// MP1_TIMER_1_CTRL0
#define MP1_TIMER_1_CTRL0__START_MASK 0x00000001L
#define MP1_TIMER_1_CTRL0__CLEAR_MASK 0x00000100L
#define MP1_TIMER_1_CTRL0__DEC_MASK 0x00010000L
#define MP1_TIMER_1_CTRL0__PULSE_COUNT_MODE_MASK 0x01000000L

// MP1_TIMER_2_CTRL0
#define MP1_TIMER_2_CTRL0__START_MASK 0x00000001L
#define MP1_TIMER_2_CTRL0__CLEAR_MASK 0x00000100L
#define MP1_TIMER_2_CTRL0__DEC_MASK 0x00010000L
#define MP1_TIMER_2_CTRL0__PULSE_COUNT_MODE_MASK 0x01000000L

// MP1_TIMER_3_CTRL0
#define MP1_TIMER_3_CTRL0__START_MASK 0x00000001L
#define MP1_TIMER_3_CTRL0__CLEAR_MASK 0x00000100L
#define MP1_TIMER_3_CTRL0__DEC_MASK 0x00010000L
#define MP1_TIMER_3_CTRL0__PULSE_COUNT_MODE_MASK 0x01000000L

// MP1_TIMER_4_CTRL0
#define MP1_TIMER_4_CTRL0__START_MASK 0x00000001L
#define MP1_TIMER_4_CTRL0__CLEAR_MASK 0x00000100L
#define MP1_TIMER_4_CTRL0__DEC_MASK 0x00010000L
#define MP1_TIMER_4_CTRL0__PULSE_COUNT_MODE_MASK 0x01000000L

// MP1_TIMER_5_CTRL0
#define MP1_TIMER_5_CTRL0__START_MASK 0x00000001L
#define MP1_TIMER_5_CTRL0__CLEAR_MASK 0x00000100L
#define MP1_TIMER_5_CTRL0__DEC_MASK 0x00010000L
#define MP1_TIMER_5_CTRL0__PULSE_COUNT_MODE_MASK 0x01000000L

// MP1_TIMER_6_CTRL0
#define MP1_TIMER_6_CTRL0__START_MASK 0x00000001L
#define MP1_TIMER_6_CTRL0__CLEAR_MASK 0x00000100L
#define MP1_TIMER_6_CTRL0__DEC_MASK 0x00010000L
#define MP1_TIMER_6_CTRL0__PULSE_COUNT_MODE_MASK 0x01000000L

// MP1_TIMER_7_CTRL0
#define MP1_TIMER_7_CTRL0__START_MASK 0x00000001L
#define MP1_TIMER_7_CTRL0__CLEAR_MASK 0x00000100L
#define MP1_TIMER_7_CTRL0__DEC_MASK 0x00010000L
#define MP1_TIMER_7_CTRL0__PULSE_COUNT_MODE_MASK 0x01000000L

// MP1_TIMER_0_CTRL1
#define MP1_TIMER_0_CTRL1__PWM_OUTPUT_EN_MASK 0x00000001L
#define MP1_TIMER_0_CTRL1__TIME_SLICE_MODE_EN_MASK 0x00000100L
#define MP1_TIMER_0_CTRL1__TIMER_SATURATION_EN_MASK 0x00010000L
#define MP1_TIMER_0_CTRL1__RESERVED_MASK 0xff000000L

// MP1_TIMER_1_CTRL1
#define MP1_TIMER_1_CTRL1__PWM_OUTPUT_EN_MASK 0x00000001L
#define MP1_TIMER_1_CTRL1__TIME_SLICE_MODE_EN_MASK 0x00000100L
#define MP1_TIMER_1_CTRL1__TIMER_SATURATION_EN_MASK 0x00010000L
#define MP1_TIMER_1_CTRL1__RESERVED_MASK 0xff000000L

// MP1_TIMER_2_CTRL1
#define MP1_TIMER_2_CTRL1__PWM_OUTPUT_EN_MASK 0x00000001L
#define MP1_TIMER_2_CTRL1__TIME_SLICE_MODE_EN_MASK 0x00000100L
#define MP1_TIMER_2_CTRL1__TIMER_SATURATION_EN_MASK 0x00010000L
#define MP1_TIMER_2_CTRL1__RESERVED_MASK 0xff000000L

// MP1_TIMER_3_CTRL1
#define MP1_TIMER_3_CTRL1__PWM_OUTPUT_EN_MASK 0x00000001L
#define MP1_TIMER_3_CTRL1__TIME_SLICE_MODE_EN_MASK 0x00000100L
#define MP1_TIMER_3_CTRL1__TIMER_SATURATION_EN_MASK 0x00010000L
#define MP1_TIMER_3_CTRL1__RESERVED_MASK 0xff000000L

// MP1_TIMER_4_CTRL1
#define MP1_TIMER_4_CTRL1__PWM_OUTPUT_EN_MASK 0x00000001L
#define MP1_TIMER_4_CTRL1__TIME_SLICE_MODE_EN_MASK 0x00000100L
#define MP1_TIMER_4_CTRL1__TIMER_SATURATION_EN_MASK 0x00010000L
#define MP1_TIMER_4_CTRL1__RESERVED_MASK 0xff000000L

// MP1_TIMER_5_CTRL1
#define MP1_TIMER_5_CTRL1__PWM_OUTPUT_EN_MASK 0x00000001L
#define MP1_TIMER_5_CTRL1__TIME_SLICE_MODE_EN_MASK 0x00000100L
#define MP1_TIMER_5_CTRL1__TIMER_SATURATION_EN_MASK 0x00010000L
#define MP1_TIMER_5_CTRL1__RESERVED_MASK 0xff000000L

// MP1_TIMER_6_CTRL1
#define MP1_TIMER_6_CTRL1__PWM_OUTPUT_EN_MASK 0x00000001L
#define MP1_TIMER_6_CTRL1__TIME_SLICE_MODE_EN_MASK 0x00000100L
#define MP1_TIMER_6_CTRL1__TIMER_SATURATION_EN_MASK 0x00010000L
#define MP1_TIMER_6_CTRL1__RESERVED_MASK 0xff000000L

// MP1_TIMER_7_CTRL1
#define MP1_TIMER_7_CTRL1__PWM_OUTPUT_EN_MASK 0x00000001L
#define MP1_TIMER_7_CTRL1__TIME_SLICE_MODE_EN_MASK 0x00000100L
#define MP1_TIMER_7_CTRL1__TIMER_SATURATION_EN_MASK 0x00010000L
#define MP1_TIMER_7_CTRL1__RESERVED_MASK 0xff000000L

// MP1_TIMER_0_CMP_AUTOINC
#define MP1_TIMER_0_CMP_AUTOINC__AUTOINC_MASK 0x0000000fL
#define MP1_TIMER_0_CMP_AUTOINC__RESERVED_MASK 0xfffffff0L

// MP1_TIMER_1_CMP_AUTOINC
#define MP1_TIMER_1_CMP_AUTOINC__AUTOINC_MASK 0x0000000fL
#define MP1_TIMER_1_CMP_AUTOINC__RESERVED_MASK 0xfffffff0L

// MP1_TIMER_2_CMP_AUTOINC
#define MP1_TIMER_2_CMP_AUTOINC__AUTOINC_MASK 0x0000000fL
#define MP1_TIMER_2_CMP_AUTOINC__RESERVED_MASK 0xfffffff0L

// MP1_TIMER_3_CMP_AUTOINC
#define MP1_TIMER_3_CMP_AUTOINC__AUTOINC_MASK 0x0000000fL
#define MP1_TIMER_3_CMP_AUTOINC__RESERVED_MASK 0xfffffff0L

// MP1_TIMER_4_CMP_AUTOINC
#define MP1_TIMER_4_CMP_AUTOINC__AUTOINC_MASK 0x0000000fL
#define MP1_TIMER_4_CMP_AUTOINC__RESERVED_MASK 0xfffffff0L

// MP1_TIMER_5_CMP_AUTOINC
#define MP1_TIMER_5_CMP_AUTOINC__AUTOINC_MASK 0x0000000fL
#define MP1_TIMER_5_CMP_AUTOINC__RESERVED_MASK 0xfffffff0L

// MP1_TIMER_6_CMP_AUTOINC
#define MP1_TIMER_6_CMP_AUTOINC__AUTOINC_MASK 0x0000000fL
#define MP1_TIMER_6_CMP_AUTOINC__RESERVED_MASK 0xfffffff0L

// MP1_TIMER_7_CMP_AUTOINC
#define MP1_TIMER_7_CMP_AUTOINC__AUTOINC_MASK 0x0000000fL
#define MP1_TIMER_7_CMP_AUTOINC__RESERVED_MASK 0xfffffff0L

// MP1_TIMER_0_INTEN
#define MP1_TIMER_0_INTEN__INTEN_MASK 0x0000000fL
#define MP1_TIMER_0_INTEN__RESERVED_MASK 0xfffffff0L

// MP1_TIMER_1_INTEN
#define MP1_TIMER_1_INTEN__INTEN_MASK 0x0000000fL
#define MP1_TIMER_1_INTEN__RESERVED_MASK 0xfffffff0L

// MP1_TIMER_2_INTEN
#define MP1_TIMER_2_INTEN__INTEN_MASK 0x0000000fL
#define MP1_TIMER_2_INTEN__RESERVED_MASK 0xfffffff0L

// MP1_TIMER_3_INTEN
#define MP1_TIMER_3_INTEN__INTEN_MASK 0x0000000fL
#define MP1_TIMER_3_INTEN__RESERVED_MASK 0xfffffff0L

// MP1_TIMER_4_INTEN
#define MP1_TIMER_4_INTEN__INTEN_MASK 0x0000000fL
#define MP1_TIMER_4_INTEN__RESERVED_MASK 0xfffffff0L

// MP1_TIMER_5_INTEN
#define MP1_TIMER_5_INTEN__INTEN_MASK 0x0000000fL
#define MP1_TIMER_5_INTEN__RESERVED_MASK 0xfffffff0L

// MP1_TIMER_6_INTEN
#define MP1_TIMER_6_INTEN__INTEN_MASK 0x0000000fL
#define MP1_TIMER_6_INTEN__RESERVED_MASK 0xfffffff0L

// MP1_TIMER_7_INTEN
#define MP1_TIMER_7_INTEN__INTEN_MASK 0x0000000fL
#define MP1_TIMER_7_INTEN__RESERVED_MASK 0xfffffff0L

// MP1_TIMER_OCMP_0_0
#define MP1_TIMER_OCMP_0_0__OCMP_MASK 0xffffffffL

// MP1_TIMER_OCMP_1_0
#define MP1_TIMER_OCMP_1_0__OCMP_MASK 0xffffffffL

// MP1_TIMER_OCMP_2_0
#define MP1_TIMER_OCMP_2_0__OCMP_MASK 0xffffffffL

// MP1_TIMER_OCMP_3_0
#define MP1_TIMER_OCMP_3_0__OCMP_MASK 0xffffffffL

// MP1_TIMER_OCMP_4_0
#define MP1_TIMER_OCMP_4_0__OCMP_MASK 0xffffffffL

// MP1_TIMER_OCMP_5_0
#define MP1_TIMER_OCMP_5_0__OCMP_MASK 0xffffffffL

// MP1_TIMER_OCMP_6_0
#define MP1_TIMER_OCMP_6_0__OCMP_MASK 0xffffffffL

// MP1_TIMER_OCMP_7_0
#define MP1_TIMER_OCMP_7_0__OCMP_MASK 0xffffffffL

// MP1_TIMER_OCMP_0_1
#define MP1_TIMER_OCMP_0_1__OCMP_MASK 0xffffffffL

// MP1_TIMER_OCMP_1_1
#define MP1_TIMER_OCMP_1_1__OCMP_MASK 0xffffffffL

// MP1_TIMER_OCMP_2_1
#define MP1_TIMER_OCMP_2_1__OCMP_MASK 0xffffffffL

// MP1_TIMER_OCMP_3_1
#define MP1_TIMER_OCMP_3_1__OCMP_MASK 0xffffffffL

// MP1_TIMER_OCMP_4_1
#define MP1_TIMER_OCMP_4_1__OCMP_MASK 0xffffffffL

// MP1_TIMER_OCMP_5_1
#define MP1_TIMER_OCMP_5_1__OCMP_MASK 0xffffffffL

// MP1_TIMER_OCMP_6_1
#define MP1_TIMER_OCMP_6_1__OCMP_MASK 0xffffffffL

// MP1_TIMER_OCMP_7_1
#define MP1_TIMER_OCMP_7_1__OCMP_MASK 0xffffffffL

// MP1_TIMER_OCMP_0_2
#define MP1_TIMER_OCMP_0_2__OCMP_MASK 0xffffffffL

// MP1_TIMER_OCMP_1_2
#define MP1_TIMER_OCMP_1_2__OCMP_MASK 0xffffffffL

// MP1_TIMER_OCMP_2_2
#define MP1_TIMER_OCMP_2_2__OCMP_MASK 0xffffffffL

// MP1_TIMER_OCMP_3_2
#define MP1_TIMER_OCMP_3_2__OCMP_MASK 0xffffffffL

// MP1_TIMER_OCMP_4_2
#define MP1_TIMER_OCMP_4_2__OCMP_MASK 0xffffffffL

// MP1_TIMER_OCMP_5_2
#define MP1_TIMER_OCMP_5_2__OCMP_MASK 0xffffffffL

// MP1_TIMER_OCMP_6_2
#define MP1_TIMER_OCMP_6_2__OCMP_MASK 0xffffffffL

// MP1_TIMER_OCMP_7_2
#define MP1_TIMER_OCMP_7_2__OCMP_MASK 0xffffffffL

// MP1_TIMER_OCMP_0_3
#define MP1_TIMER_OCMP_0_3__OCMP_MASK 0xffffffffL

// MP1_TIMER_OCMP_1_3
#define MP1_TIMER_OCMP_1_3__OCMP_MASK 0xffffffffL

// MP1_TIMER_OCMP_2_3
#define MP1_TIMER_OCMP_2_3__OCMP_MASK 0xffffffffL

// MP1_TIMER_OCMP_3_3
#define MP1_TIMER_OCMP_3_3__OCMP_MASK 0xffffffffL

// MP1_TIMER_OCMP_4_3
#define MP1_TIMER_OCMP_4_3__OCMP_MASK 0xffffffffL

// MP1_TIMER_OCMP_5_3
#define MP1_TIMER_OCMP_5_3__OCMP_MASK 0xffffffffL

// MP1_TIMER_OCMP_6_3
#define MP1_TIMER_OCMP_6_3__OCMP_MASK 0xffffffffL

// MP1_TIMER_OCMP_7_3
#define MP1_TIMER_OCMP_7_3__OCMP_MASK 0xffffffffL

// MP1_TIMER_0_CNT
#define MP1_TIMER_0_CNT__COUNT_MASK 0xffffffffL

// MP1_TIMER_1_CNT
#define MP1_TIMER_1_CNT__COUNT_MASK 0xffffffffL

// MP1_TIMER_2_CNT
#define MP1_TIMER_2_CNT__COUNT_MASK 0xffffffffL

// MP1_TIMER_3_CNT
#define MP1_TIMER_3_CNT__COUNT_MASK 0xffffffffL

// MP1_TIMER_4_CNT
#define MP1_TIMER_4_CNT__COUNT_MASK 0xffffffffL

// MP1_TIMER_5_CNT
#define MP1_TIMER_5_CNT__COUNT_MASK 0xffffffffL

// MP1_TIMER_6_CNT
#define MP1_TIMER_6_CNT__COUNT_MASK 0xffffffffL

// MP1_TIMER_7_CNT
#define MP1_TIMER_7_CNT__COUNT_MASK 0xffffffffL

// MP1_C2PMSG_ATTR_0
#define MP1_C2PMSG_ATTR_0__MSG_ATTR_MASK 0xffffffffL

// MP1_C2PMSG_ATTR_1
#define MP1_C2PMSG_ATTR_1__MSG_ATTR_MASK 0xffffffffL

// MP1_C2PMSG_ATTR_2
#define MP1_C2PMSG_ATTR_2__MSG_ATTR_MASK 0xffffffffL

// MP1_C2PMSG_ATTR_3
#define MP1_C2PMSG_ATTR_3__MSG_ATTR_MASK 0xffffffffL

// MP1_C2PMSG_ATTR_4
#define MP1_C2PMSG_ATTR_4__MSG_ATTR_MASK 0xffffffffL

// MP1_C2PMSG_ATTR_5
#define MP1_C2PMSG_ATTR_5__MSG_ATTR_MASK 0xffffffffL

// MP1_P2CMSG_ATTR
#define MP1_P2CMSG_ATTR__MSG_ATTR_MASK 0x000000ffL

// MP1_S2PMSG_ATTR
#define MP1_S2PMSG_ATTR__MSG_ATTR_MASK 0x00000003L

// MP1_P2SMSG_ATTR
#define MP1_P2SMSG_ATTR__MSG_ATTR_MASK 0x000000ffL

// MP1_SMN_SRBMTMR_0_CTRL0
#define MP1_SMN_SRBMTMR_0_CTRL0__START_MASK 0x00000001L
#define MP1_SMN_SRBMTMR_0_CTRL0__CLEAR_MASK 0x00000100L
#define MP1_SMN_SRBMTMR_0_CTRL0__DEC_MASK 0x00010000L
#define MP1_SMN_SRBMTMR_0_CTRL0__PULSE_COUNT_MODE_MASK 0x01000000L

// MP1_SMN_SRBMTMR_1_CTRL0
#define MP1_SMN_SRBMTMR_1_CTRL0__START_MASK 0x00000001L
#define MP1_SMN_SRBMTMR_1_CTRL0__CLEAR_MASK 0x00000100L
#define MP1_SMN_SRBMTMR_1_CTRL0__DEC_MASK 0x00010000L
#define MP1_SMN_SRBMTMR_1_CTRL0__PULSE_COUNT_MODE_MASK 0x01000000L

// MP1_SMN_SRBMTMR_0_CTRL1
#define MP1_SMN_SRBMTMR_0_CTRL1__PWM_OUTPUT_EN_MASK 0x00000001L
#define MP1_SMN_SRBMTMR_0_CTRL1__TIME_SLICE_MODE_EN_MASK 0x00000100L
#define MP1_SMN_SRBMTMR_0_CTRL1__TIMER_SATURATION_EN_MASK 0x00010000L
#define MP1_SMN_SRBMTMR_0_CTRL1__RESERVED_MASK 0xff000000L

// MP1_SMN_SRBMTMR_1_CTRL1
#define MP1_SMN_SRBMTMR_1_CTRL1__PWM_OUTPUT_EN_MASK 0x00000001L
#define MP1_SMN_SRBMTMR_1_CTRL1__TIME_SLICE_MODE_EN_MASK 0x00000100L
#define MP1_SMN_SRBMTMR_1_CTRL1__TIMER_SATURATION_EN_MASK 0x00010000L
#define MP1_SMN_SRBMTMR_1_CTRL1__RESERVED_MASK 0xff000000L

// MP1_SMN_SRBMTMR_0_CMP_AUTOINC
#define MP1_SMN_SRBMTMR_0_CMP_AUTOINC__AUTOINC_MASK 0x00000001L
#define MP1_SMN_SRBMTMR_0_CMP_AUTOINC__RESERVED_RW_MASK 0x00000002L
#define MP1_SMN_SRBMTMR_0_CMP_AUTOINC__RESERVED_MASK 0xfffffffcL

// MP1_SMN_SRBMTMR_1_CMP_AUTOINC
#define MP1_SMN_SRBMTMR_1_CMP_AUTOINC__AUTOINC_MASK 0x00000001L
#define MP1_SMN_SRBMTMR_1_CMP_AUTOINC__RESERVED_RW_MASK 0x00000002L
#define MP1_SMN_SRBMTMR_1_CMP_AUTOINC__RESERVED_MASK 0xfffffffcL

// MP1_SMN_SRBMTMR_0_INTEN
#define MP1_SMN_SRBMTMR_0_INTEN__INTEN_MASK 0x00000001L
#define MP1_SMN_SRBMTMR_0_INTEN__RESERVED_MASK 0xfffffffeL

// MP1_SMN_SRBMTMR_1_INTEN
#define MP1_SMN_SRBMTMR_1_INTEN__INTEN_MASK 0x00000001L
#define MP1_SMN_SRBMTMR_1_INTEN__RESERVED_MASK 0xfffffffeL

// MP1_SMN_SRBMTMR_OCMP_0_0
#define MP1_SMN_SRBMTMR_OCMP_0_0__OCMP_MASK 0xffffffffL

// MP1_SMN_SRBMTMR_OCMP_1_0
#define MP1_SMN_SRBMTMR_OCMP_1_0__OCMP_MASK 0xffffffffL

// MP1_SMN_SRBMTMR_0_CNT
#define MP1_SMN_SRBMTMR_0_CNT__COUNT_MASK 0xffffffffL

// MP1_SMN_SRBMTMR_1_CNT
#define MP1_SMN_SRBMTMR_1_CNT__COUNT_MASK 0xffffffffL

// MP1_SMN_ACP2MP_RESP
#define MP1_SMN_ACP2MP_RESP__CONTENT_MASK 0xffffffffL

// MP1_SMN_DC2MP_RESP
#define MP1_SMN_DC2MP_RESP__CONTENT_MASK 0xffffffffL

// MP1_SMN_UVD2MP_RESP
#define MP1_SMN_UVD2MP_RESP__CONTENT_MASK 0xffffffffL

// MP1_SMN_VCE2MP_RESP
#define MP1_SMN_VCE2MP_RESP__CONTENT_MASK 0xffffffffL

// MP1_SMN_RLC2MP_RESP
#define MP1_SMN_RLC2MP_RESP__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_32
#define MP1_SMN_C2PMSG_32__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_33
#define MP1_SMN_C2PMSG_33__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_34
#define MP1_SMN_C2PMSG_34__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_35
#define MP1_SMN_C2PMSG_35__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_36
#define MP1_SMN_C2PMSG_36__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_37
#define MP1_SMN_C2PMSG_37__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_38
#define MP1_SMN_C2PMSG_38__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_39
#define MP1_SMN_C2PMSG_39__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_40
#define MP1_SMN_C2PMSG_40__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_41
#define MP1_SMN_C2PMSG_41__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_42
#define MP1_SMN_C2PMSG_42__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_43
#define MP1_SMN_C2PMSG_43__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_44
#define MP1_SMN_C2PMSG_44__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_45
#define MP1_SMN_C2PMSG_45__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_46
#define MP1_SMN_C2PMSG_46__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_47
#define MP1_SMN_C2PMSG_47__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_48
#define MP1_SMN_C2PMSG_48__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_49
#define MP1_SMN_C2PMSG_49__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_50
#define MP1_SMN_C2PMSG_50__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_51
#define MP1_SMN_C2PMSG_51__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_52
#define MP1_SMN_C2PMSG_52__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_53
#define MP1_SMN_C2PMSG_53__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_54
#define MP1_SMN_C2PMSG_54__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_55
#define MP1_SMN_C2PMSG_55__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_56
#define MP1_SMN_C2PMSG_56__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_57
#define MP1_SMN_C2PMSG_57__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_58
#define MP1_SMN_C2PMSG_58__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_59
#define MP1_SMN_C2PMSG_59__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_60
#define MP1_SMN_C2PMSG_60__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_61
#define MP1_SMN_C2PMSG_61__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_62
#define MP1_SMN_C2PMSG_62__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_63
#define MP1_SMN_C2PMSG_63__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_64
#define MP1_SMN_C2PMSG_64__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_65
#define MP1_SMN_C2PMSG_65__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_66
#define MP1_SMN_C2PMSG_66__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_67
#define MP1_SMN_C2PMSG_67__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_68
#define MP1_SMN_C2PMSG_68__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_69
#define MP1_SMN_C2PMSG_69__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_70
#define MP1_SMN_C2PMSG_70__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_71
#define MP1_SMN_C2PMSG_71__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_72
#define MP1_SMN_C2PMSG_72__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_73
#define MP1_SMN_C2PMSG_73__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_74
#define MP1_SMN_C2PMSG_74__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_75
#define MP1_SMN_C2PMSG_75__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_76
#define MP1_SMN_C2PMSG_76__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_77
#define MP1_SMN_C2PMSG_77__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_78
#define MP1_SMN_C2PMSG_78__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_79
#define MP1_SMN_C2PMSG_79__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_80
#define MP1_SMN_C2PMSG_80__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_81
#define MP1_SMN_C2PMSG_81__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_82
#define MP1_SMN_C2PMSG_82__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_83
#define MP1_SMN_C2PMSG_83__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_84
#define MP1_SMN_C2PMSG_84__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_85
#define MP1_SMN_C2PMSG_85__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_86
#define MP1_SMN_C2PMSG_86__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_87
#define MP1_SMN_C2PMSG_87__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_88
#define MP1_SMN_C2PMSG_88__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_89
#define MP1_SMN_C2PMSG_89__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_90
#define MP1_SMN_C2PMSG_90__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_91
#define MP1_SMN_C2PMSG_91__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_92
#define MP1_SMN_C2PMSG_92__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_93
#define MP1_SMN_C2PMSG_93__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_94
#define MP1_SMN_C2PMSG_94__CONTENT_MASK 0xffffffffL

// MP1_SMN_C2PMSG_95
#define MP1_SMN_C2PMSG_95__CONTENT_MASK 0xffffffffL

// MP1_SMN_IH_MP0SW_INT
#define MP1_SMN_IH_MP0SW_INT__VALID_MASK 0x00000001L
#define MP1_SMN_IH_MP0SW_INT__ID_MASK 0x000001feL

// MP1_SMN_IH_MP1SW_INT
#define MP1_SMN_IH_MP1SW_INT__VALID_MASK 0x00000001L
#define MP1_SMN_IH_MP1SW_INT__ID_MASK 0x000001feL

// MP1_SMN_IH_SW_INT_CTRL
#define MP1_SMN_IH_SW_INT_CTRL__MAX_CREDIT_VALUE_MASK 0x0000001fL
#define MP1_SMN_IH_SW_INT_CTRL__MP0_SW_TRIG_MASK_MASK 0x00000020L
#define MP1_SMN_IH_SW_INT_CTRL__MP0_SW_INT_ACK_MASK 0x00000040L
#define MP1_SMN_IH_SW_INT_CTRL__MP1_SW_TRIG_MASK_MASK 0x00000080L
#define MP1_SMN_IH_SW_INT_CTRL__MP1_SW_INT_ACK_MASK 0x00000100L

// MP1_SMN_IH_DISPTMR0_INT_CTRL
#define MP1_SMN_IH_DISPTMR0_INT_CTRL__STATUS_MASK 0x00000001L
#define MP1_SMN_IH_DISPTMR0_INT_CTRL__UNMASK_MASK 0x00000002L
#define MP1_SMN_IH_DISPTMR0_INT_CTRL__TYPE_MASK 0x00000004L
#define MP1_SMN_IH_DISPTMR0_INT_CTRL__ACK_MASK 0x00000008L
#define MP1_SMN_IH_DISPTMR0_INT_CTRL__MASK_MASK 0x00000010L

// MP1_SMN_IH_DISPTMR1_INT_CTRL
#define MP1_SMN_IH_DISPTMR1_INT_CTRL__STATUS_MASK 0x00000001L
#define MP1_SMN_IH_DISPTMR1_INT_CTRL__UNMASK_MASK 0x00000002L
#define MP1_SMN_IH_DISPTMR1_INT_CTRL__TYPE_MASK 0x00000004L
#define MP1_SMN_IH_DISPTMR1_INT_CTRL__ACK_MASK 0x00000008L
#define MP1_SMN_IH_DISPTMR1_INT_CTRL__MASK_MASK 0x00000010L

// MP1_SMN_FPS_CNT
#define MP1_SMN_FPS_CNT__COUNT_MASK 0xffffffffL

// MP1_RSMU_PUB_RSMU_HCID
#define MP1_RSMU_PUB_RSMU_HCID__HwRev_MASK 0x0000003fL
#define MP1_RSMU_PUB_RSMU_HCID__HwMinVer_MASK 0x00001fc0L
#define MP1_RSMU_PUB_RSMU_HCID__HwMajVer_MASK 0x000fe000L
#define MP1_RSMU_PUB_RSMU_HCID__HwID_MASK 0xfff00000L

// MP1_RSMU_PUB_RSMU_SIID
#define MP1_RSMU_PUB_RSMU_SIID__SwIfRev_MASK 0x0000003fL
#define MP1_RSMU_PUB_RSMU_SIID__SwIfMinVer_MASK 0x00001fc0L
#define MP1_RSMU_PUB_RSMU_SIID__SwIfMajVer_MASK 0x000fe000L
#define MP1_RSMU_PUB_RSMU_SIID__SwIfID_MASK 0xfff00000L

// MP1_PMI_0_START
#define MP1_PMI_0_START__ADDR_MASK 0x0003ffffL
#define MP1_PMI_0_START__ENABLE_MASK 0x80000000L

// MP1_PMI_0_FIFO
#define MP1_PMI_0_FIFO__DEPTH_MASK 0x0000000fL

// MP1_PMI_0_STATUS
#define MP1_PMI_0_STATUS__FULL_MASK 0x00000001L
#define MP1_PMI_0_STATUS__EMPTY_MASK 0x00000002L

// MP1_PMI_0_READ_POINTER
#define MP1_PMI_0_READ_POINTER__CURRENT_MASK 0x0003ffffL

// MP1_PMI_0_WRITE_POINTER
#define MP1_PMI_0_WRITE_POINTER__CURRENT_MASK 0x0003ffffL

// MP1_PMI_1_START
#define MP1_PMI_1_START__ADDR_MASK 0x0003ffffL
#define MP1_PMI_1_START__ENABLE_MASK 0x80000000L

// MP1_PMI_1_FIFO
#define MP1_PMI_1_FIFO__DEPTH_MASK 0x0000000fL

// MP1_PMI_1_STATUS
#define MP1_PMI_1_STATUS__FULL_MASK 0x00000001L
#define MP1_PMI_1_STATUS__EMPTY_MASK 0x00000002L

// MP1_PMI_1_READ_POINTER
#define MP1_PMI_1_READ_POINTER__CURRENT_MASK 0x0003ffffL

// MP1_PMI_1_WRITE_POINTER
#define MP1_PMI_1_WRITE_POINTER__CURRENT_MASK 0x0003ffffL

// MP1_PMI_2_START
#define MP1_PMI_2_START__ADDR_MASK 0x0003ffffL
#define MP1_PMI_2_START__ENABLE_MASK 0x80000000L

// MP1_PMI_2_FIFO
#define MP1_PMI_2_FIFO__DEPTH_MASK 0x0000000fL

// MP1_PMI_2_STATUS
#define MP1_PMI_2_STATUS__FULL_MASK 0x00000001L
#define MP1_PMI_2_STATUS__EMPTY_MASK 0x00000002L

// MP1_PMI_2_READ_POINTER
#define MP1_PMI_2_READ_POINTER__CURRENT_MASK 0x0003ffffL

// MP1_PMI_2_WRITE_POINTER
#define MP1_PMI_2_WRITE_POINTER__CURRENT_MASK 0x0003ffffL

// MP1_PMI_OUT_CONFIG
#define MP1_PMI_OUT_CONFIG__PMI0_OUT_SEL_MASK 0x00000003L
#define MP1_PMI_OUT_CONFIG__PMI1_OUT_SEL_MASK 0x0000000cL
#define MP1_PMI_OUT_CONFIG__PMI2_OUT_SEL_MASK 0x00000030L

// MP1_PMI_RELOAD
#define MP1_PMI_RELOAD__PMI_PARAMETERS_MASK 0x00000007L

// MP1_PMI_INTERRUPT_CONTROL
#define MP1_PMI_INTERRUPT_CONTROL__PMI_PENDING_MASK 0x00000007L
#define MP1_PMI_INTERRUPT_CONTROL__PMI_INTERRUPT_MASK_MASK 0x00000038L

// MP1_MMU_SRAM_ACC_VIOLATION_LOG_ADDR
#define MP1_MMU_SRAM_ACC_VIOLATION_LOG_ADDR__ADDRESS_MASK 0xffffffffL

// MP1_MMU_SRAM_ACC_VIOLATION_LOG_STATUS
#define MP1_MMU_SRAM_ACC_VIOLATION_LOG_STATUS__ACC_VIOLATION_DETECTED_MASK 0x00000001L
#define MP1_MMU_SRAM_ACC_VIOLATION_LOG_STATUS__ACC_VIOLATION_UNSECURE_BAR_MASK 0x00000002L
#define MP1_MMU_SRAM_ACC_VIOLATION_LOG_STATUS__ACC_VIOLATION_OP_MASK 0x00000008L
#define MP1_MMU_SRAM_ACC_VIOLATION_LOG_STATUS__ACC_VIOLATION_TYPE_MASK 0x00000030L
#define MP1_MMU_SRAM_ACC_VIOLATION_LOG_STATUS__ACC_VIOLATION_PERMISSION_MASK 0x000000c0L
#define MP1_MMU_SRAM_ACC_VIOLATION_LOG_STATUS__ACC_VIOLATION_AXI_UNIT_ID_MASK 0x00003f00L
#define MP1_MMU_SRAM_ACC_VIOLATION_LOG_STATUS__ACC_VIOLATION_AXI_INIT_ID_MASK 0x003fc000L
#define MP1_MMU_SRAM_ACC_VIOLATION_LOG_STATUS__ACC_VIOLATION_LOG_CLEAR_MASK 0x00400000L

// MP1_MMU_MISC_CNTL
#define MP1_MMU_MISC_CNTL__ALLOW_UNPRIVILIGED_REG_ACC_MASK 0x00000001L
#define MP1_MMU_MISC_CNTL__RETURN_ERR_ON_VIOLATED_READ_MASK 0x00000002L
#define MP1_MMU_MISC_CNTL__ENABLE_MEM_CHECKS_PSRAM_MASK 0x00000004L
#define MP1_MMU_MISC_CNTL__ENABLE_MEM_CHECKS_CPU_MASK 0x00000008L
#define MP1_MMU_MISC_CNTL__RESERVED2_MASK 0x000000f0L
#define MP1_MMU_MISC_CNTL__MEM_SLEEP_TIMEOUT_MASK 0x0000ff00L
#define MP1_MMU_MISC_CNTL__CLK_GATE_EN_MASK 0x00010000L
#define MP1_MMU_MISC_CNTL__CLK_GATE_OVERRIDE_MASK 0x00020000L
#define MP1_MMU_MISC_CNTL__CLK_GATE_TIMEOUT_MASK 0x003c0000L
#define MP1_MMU_MISC_CNTL__REGCLK_STATUS_MASK 0x00400000L
#define MP1_MMU_MISC_CNTL__SYSCLK_STATUS_MASK 0x00800000L
#define MP1_MMU_MISC_CNTL__MEM_DEEP_SLEEP_EN_MASK 0x01000000L
#define MP1_MMU_MISC_CNTL__MEM_DEEP_SLEEP_STATUS_MASK 0x02000000L
#define MP1_MMU_MISC_CNTL__MEM_LIGHT_SLEEP_EN_MASK 0x04000000L
#define MP1_MMU_MISC_CNTL__MEM_LIGHT_SLEEP_STATUS_MASK 0x08000000L
#define MP1_MMU_MISC_CNTL__MEM_PG_DLY_MASK 0xf0000000L

// MP1_MMU_ACCESS_ERR_LOG
#define MP1_MMU_ACCESS_ERR_LOG__AXI_ACC_VIOLATION_DETECTED_MASK 0x00000001L
#define MP1_MMU_ACCESS_ERR_LOG__AXI_ACC_VIOLATION_BLOCK_MASK 0x00000006L
#define MP1_MMU_ACCESS_ERR_LOG__ACC_VIOLATION_LOG_CLEAR_MASK 0x00000008L
#define MP1_MMU_ACCESS_ERR_LOG__AXI_ACC_VIOLATION_AXI_UNIT_ID_MASK 0x00003f00L
#define MP1_MMU_ACCESS_ERR_LOG__AXI_ACC_VIOLATION_AXI_INIT_ID_MASK 0x003fc000L
#define MP1_MMU_ACCESS_ERR_LOG__AXI_ACC_VIOLATION_AXI_PROT_MASK 0x01c00000L

// MP1_MMU_SRAM_UNSECURE_BAR
#define MP1_MMU_SRAM_UNSECURE_BAR__SRAM_UNSECURE_BAR_MASK 0x0003ffffL
#define MP1_MMU_SRAM_UNSECURE_BAR__SRAM_UNSECURE_BAR_LOCK_MASK 0x02000000L

// MP1_MMU_SCRATCH_0
#define MP1_MMU_SCRATCH_0__RESERVED_MASK 0xffffffffL

// MP1_MMU_SCRATCH_1
#define MP1_MMU_SCRATCH_1__RESERVED_MASK 0xffffffffL

// MP1_MMU_SCRATCH_2
#define MP1_MMU_SCRATCH_2__RESERVED_MASK 0xffffffffL

// MP1_MMU_SCRATCH_3
#define MP1_MMU_SCRATCH_3__RESERVED_MASK 0xffffffffL

// MP1_MMU_SCRATCH_4
#define MP1_MMU_SCRATCH_4__RESERVED_MASK 0xffffffffL

// MP1_MMU_SCRATCH_5
#define MP1_MMU_SCRATCH_5__RESERVED_MASK 0xffffffffL

// MP1_MMU_SCRATCH_6
#define MP1_MMU_SCRATCH_6__RESERVED_MASK 0xffffffffL

// MP1_MMU_SCRATCH_7
#define MP1_MMU_SCRATCH_7__RESERVED_MASK 0xffffffffL

// MP1_MCA_ACCESS_CNTL
#define MP1_MCA_ACCESS_CNTL__MCA_ACCESS_CNTL_EXT_ACCESS_EN_MASK 0x00000001L
#define MP1_MCA_ACCESS_CNTL__MCA_ACCESS_CNTL_EXT_ACCESS_RD_WR_SEL_MASK 0x00000002L
#define MP1_MCA_ACCESS_CNTL__MCA_ACCESS_CNTL_EXT_ACCESS_REG_SEL_MASK 0x0000007cL

// MP1_MCA_ACCESS_WR_DATA
#define MP1_MCA_ACCESS_WR_DATA__MCA_ACCESS_WR_DATA_MASK 0xffffffffL

// MP1_MCA_ACCESS_RD_DATA
#define MP1_MCA_ACCESS_RD_DATA__MCA_ACCESS_RD_DATA_MASK 0xffffffffL

// MP1_PMI_0
#define MP1_PMI_0__DATA_MASK 0x0000ffffL
#define MP1_PMI_0__AxId_MASK 0xffff0000L

// MP1_PMI_1
#define MP1_PMI_1__DATA_MASK 0x0000ffffL
#define MP1_PMI_1__AxId_MASK 0xffff0000L

// MP1_PMI_2
#define MP1_PMI_2__DATA_MASK 0x0000ffffL
#define MP1_PMI_2__AxId_MASK 0xffff0000L

// MP1_MMHUB_SOC_TLB0_1
#define MP1_MMHUB_SOC_TLB0_1__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_2
#define MP1_MMHUB_SOC_TLB0_2__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_3
#define MP1_MMHUB_SOC_TLB0_3__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_4
#define MP1_MMHUB_SOC_TLB0_4__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_5
#define MP1_MMHUB_SOC_TLB0_5__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_6
#define MP1_MMHUB_SOC_TLB0_6__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_7
#define MP1_MMHUB_SOC_TLB0_7__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_8
#define MP1_MMHUB_SOC_TLB0_8__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_9
#define MP1_MMHUB_SOC_TLB0_9__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_10
#define MP1_MMHUB_SOC_TLB0_10__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_11
#define MP1_MMHUB_SOC_TLB0_11__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_12
#define MP1_MMHUB_SOC_TLB0_12__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_13
#define MP1_MMHUB_SOC_TLB0_13__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_14
#define MP1_MMHUB_SOC_TLB0_14__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_15
#define MP1_MMHUB_SOC_TLB0_15__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_16
#define MP1_MMHUB_SOC_TLB0_16__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_17
#define MP1_MMHUB_SOC_TLB0_17__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_18
#define MP1_MMHUB_SOC_TLB0_18__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_19
#define MP1_MMHUB_SOC_TLB0_19__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_20
#define MP1_MMHUB_SOC_TLB0_20__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_21
#define MP1_MMHUB_SOC_TLB0_21__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_22
#define MP1_MMHUB_SOC_TLB0_22__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_23
#define MP1_MMHUB_SOC_TLB0_23__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_24
#define MP1_MMHUB_SOC_TLB0_24__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_25
#define MP1_MMHUB_SOC_TLB0_25__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_26
#define MP1_MMHUB_SOC_TLB0_26__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_27
#define MP1_MMHUB_SOC_TLB0_27__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_28
#define MP1_MMHUB_SOC_TLB0_28__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_29
#define MP1_MMHUB_SOC_TLB0_29__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_30
#define MP1_MMHUB_SOC_TLB0_30__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_31
#define MP1_MMHUB_SOC_TLB0_31__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_32
#define MP1_MMHUB_SOC_TLB0_32__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_33
#define MP1_MMHUB_SOC_TLB0_33__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_34
#define MP1_MMHUB_SOC_TLB0_34__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_35
#define MP1_MMHUB_SOC_TLB0_35__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_36
#define MP1_MMHUB_SOC_TLB0_36__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_37
#define MP1_MMHUB_SOC_TLB0_37__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_38
#define MP1_MMHUB_SOC_TLB0_38__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_39
#define MP1_MMHUB_SOC_TLB0_39__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_40
#define MP1_MMHUB_SOC_TLB0_40__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_41
#define MP1_MMHUB_SOC_TLB0_41__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_42
#define MP1_MMHUB_SOC_TLB0_42__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_43
#define MP1_MMHUB_SOC_TLB0_43__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_44
#define MP1_MMHUB_SOC_TLB0_44__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_45
#define MP1_MMHUB_SOC_TLB0_45__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_46
#define MP1_MMHUB_SOC_TLB0_46__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_47
#define MP1_MMHUB_SOC_TLB0_47__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_48
#define MP1_MMHUB_SOC_TLB0_48__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_49
#define MP1_MMHUB_SOC_TLB0_49__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_50
#define MP1_MMHUB_SOC_TLB0_50__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_51
#define MP1_MMHUB_SOC_TLB0_51__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_52
#define MP1_MMHUB_SOC_TLB0_52__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_53
#define MP1_MMHUB_SOC_TLB0_53__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_54
#define MP1_MMHUB_SOC_TLB0_54__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_55
#define MP1_MMHUB_SOC_TLB0_55__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_56
#define MP1_MMHUB_SOC_TLB0_56__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_57
#define MP1_MMHUB_SOC_TLB0_57__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_58
#define MP1_MMHUB_SOC_TLB0_58__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_59
#define MP1_MMHUB_SOC_TLB0_59__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_60
#define MP1_MMHUB_SOC_TLB0_60__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_61
#define MP1_MMHUB_SOC_TLB0_61__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB0_62
#define MP1_MMHUB_SOC_TLB0_62__SOC_ADDR_MASK 0x003fffffL

// MP1_MMHUB_SOC_TLB1_1
#define MP1_MMHUB_SOC_TLB1_1__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_1__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_1__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_2
#define MP1_MMHUB_SOC_TLB1_2__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_2__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_2__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_3
#define MP1_MMHUB_SOC_TLB1_3__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_3__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_3__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_4
#define MP1_MMHUB_SOC_TLB1_4__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_4__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_4__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_5
#define MP1_MMHUB_SOC_TLB1_5__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_5__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_5__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_6
#define MP1_MMHUB_SOC_TLB1_6__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_6__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_6__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_7
#define MP1_MMHUB_SOC_TLB1_7__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_7__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_7__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_8
#define MP1_MMHUB_SOC_TLB1_8__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_8__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_8__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_9
#define MP1_MMHUB_SOC_TLB1_9__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_9__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_9__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_10
#define MP1_MMHUB_SOC_TLB1_10__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_10__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_10__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_11
#define MP1_MMHUB_SOC_TLB1_11__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_11__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_11__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_12
#define MP1_MMHUB_SOC_TLB1_12__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_12__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_12__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_13
#define MP1_MMHUB_SOC_TLB1_13__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_13__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_13__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_14
#define MP1_MMHUB_SOC_TLB1_14__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_14__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_14__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_15
#define MP1_MMHUB_SOC_TLB1_15__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_15__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_15__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_16
#define MP1_MMHUB_SOC_TLB1_16__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_16__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_16__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_17
#define MP1_MMHUB_SOC_TLB1_17__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_17__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_17__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_18
#define MP1_MMHUB_SOC_TLB1_18__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_18__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_18__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_19
#define MP1_MMHUB_SOC_TLB1_19__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_19__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_19__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_20
#define MP1_MMHUB_SOC_TLB1_20__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_20__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_20__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_21
#define MP1_MMHUB_SOC_TLB1_21__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_21__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_21__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_22
#define MP1_MMHUB_SOC_TLB1_22__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_22__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_22__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_23
#define MP1_MMHUB_SOC_TLB1_23__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_23__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_23__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_24
#define MP1_MMHUB_SOC_TLB1_24__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_24__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_24__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_25
#define MP1_MMHUB_SOC_TLB1_25__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_25__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_25__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_26
#define MP1_MMHUB_SOC_TLB1_26__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_26__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_26__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_27
#define MP1_MMHUB_SOC_TLB1_27__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_27__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_27__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_28
#define MP1_MMHUB_SOC_TLB1_28__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_28__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_28__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_29
#define MP1_MMHUB_SOC_TLB1_29__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_29__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_29__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_30
#define MP1_MMHUB_SOC_TLB1_30__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_30__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_30__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_31
#define MP1_MMHUB_SOC_TLB1_31__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_31__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_31__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_32
#define MP1_MMHUB_SOC_TLB1_32__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_32__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_32__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_33
#define MP1_MMHUB_SOC_TLB1_33__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_33__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_33__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_34
#define MP1_MMHUB_SOC_TLB1_34__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_34__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_34__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_35
#define MP1_MMHUB_SOC_TLB1_35__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_35__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_35__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_36
#define MP1_MMHUB_SOC_TLB1_36__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_36__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_36__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_37
#define MP1_MMHUB_SOC_TLB1_37__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_37__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_37__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_38
#define MP1_MMHUB_SOC_TLB1_38__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_38__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_38__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_39
#define MP1_MMHUB_SOC_TLB1_39__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_39__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_39__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_40
#define MP1_MMHUB_SOC_TLB1_40__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_40__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_40__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_41
#define MP1_MMHUB_SOC_TLB1_41__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_41__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_41__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_42
#define MP1_MMHUB_SOC_TLB1_42__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_42__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_42__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_43
#define MP1_MMHUB_SOC_TLB1_43__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_43__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_43__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_44
#define MP1_MMHUB_SOC_TLB1_44__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_44__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_44__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_45
#define MP1_MMHUB_SOC_TLB1_45__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_45__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_45__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_46
#define MP1_MMHUB_SOC_TLB1_46__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_46__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_46__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_47
#define MP1_MMHUB_SOC_TLB1_47__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_47__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_47__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_48
#define MP1_MMHUB_SOC_TLB1_48__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_48__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_48__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_49
#define MP1_MMHUB_SOC_TLB1_49__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_49__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_49__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_50
#define MP1_MMHUB_SOC_TLB1_50__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_50__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_50__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_51
#define MP1_MMHUB_SOC_TLB1_51__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_51__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_51__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_52
#define MP1_MMHUB_SOC_TLB1_52__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_52__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_52__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_53
#define MP1_MMHUB_SOC_TLB1_53__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_53__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_53__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_54
#define MP1_MMHUB_SOC_TLB1_54__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_54__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_54__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_55
#define MP1_MMHUB_SOC_TLB1_55__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_55__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_55__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_56
#define MP1_MMHUB_SOC_TLB1_56__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_56__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_56__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_57
#define MP1_MMHUB_SOC_TLB1_57__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_57__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_57__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_58
#define MP1_MMHUB_SOC_TLB1_58__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_58__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_58__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_59
#define MP1_MMHUB_SOC_TLB1_59__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_59__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_59__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_60
#define MP1_MMHUB_SOC_TLB1_60__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_60__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_60__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_61
#define MP1_MMHUB_SOC_TLB1_61__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_61__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_61__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB1_62
#define MP1_MMHUB_SOC_TLB1_62__COHERENCE_MASK 0x00000001L
#define MP1_MMHUB_SOC_TLB1_62__SEG_SIZE_MASK 0x0000001eL
#define MP1_MMHUB_SOC_TLB1_62__SEG_OFFSET_MASK 0x00003fe0L

// MP1_MMHUB_SOC_TLB2_1
#define MP1_MMHUB_SOC_TLB2_1__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_2
#define MP1_MMHUB_SOC_TLB2_2__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_3
#define MP1_MMHUB_SOC_TLB2_3__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_4
#define MP1_MMHUB_SOC_TLB2_4__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_5
#define MP1_MMHUB_SOC_TLB2_5__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_6
#define MP1_MMHUB_SOC_TLB2_6__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_7
#define MP1_MMHUB_SOC_TLB2_7__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_8
#define MP1_MMHUB_SOC_TLB2_8__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_9
#define MP1_MMHUB_SOC_TLB2_9__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_10
#define MP1_MMHUB_SOC_TLB2_10__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_11
#define MP1_MMHUB_SOC_TLB2_11__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_12
#define MP1_MMHUB_SOC_TLB2_12__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_13
#define MP1_MMHUB_SOC_TLB2_13__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_14
#define MP1_MMHUB_SOC_TLB2_14__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_15
#define MP1_MMHUB_SOC_TLB2_15__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_16
#define MP1_MMHUB_SOC_TLB2_16__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_17
#define MP1_MMHUB_SOC_TLB2_17__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_18
#define MP1_MMHUB_SOC_TLB2_18__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_19
#define MP1_MMHUB_SOC_TLB2_19__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_20
#define MP1_MMHUB_SOC_TLB2_20__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_21
#define MP1_MMHUB_SOC_TLB2_21__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_22
#define MP1_MMHUB_SOC_TLB2_22__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_23
#define MP1_MMHUB_SOC_TLB2_23__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_24
#define MP1_MMHUB_SOC_TLB2_24__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_25
#define MP1_MMHUB_SOC_TLB2_25__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_26
#define MP1_MMHUB_SOC_TLB2_26__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_27
#define MP1_MMHUB_SOC_TLB2_27__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_28
#define MP1_MMHUB_SOC_TLB2_28__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_29
#define MP1_MMHUB_SOC_TLB2_29__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_30
#define MP1_MMHUB_SOC_TLB2_30__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_31
#define MP1_MMHUB_SOC_TLB2_31__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_32
#define MP1_MMHUB_SOC_TLB2_32__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_33
#define MP1_MMHUB_SOC_TLB2_33__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_34
#define MP1_MMHUB_SOC_TLB2_34__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_35
#define MP1_MMHUB_SOC_TLB2_35__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_36
#define MP1_MMHUB_SOC_TLB2_36__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_37
#define MP1_MMHUB_SOC_TLB2_37__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_38
#define MP1_MMHUB_SOC_TLB2_38__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_39
#define MP1_MMHUB_SOC_TLB2_39__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_40
#define MP1_MMHUB_SOC_TLB2_40__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_41
#define MP1_MMHUB_SOC_TLB2_41__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_42
#define MP1_MMHUB_SOC_TLB2_42__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_43
#define MP1_MMHUB_SOC_TLB2_43__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_44
#define MP1_MMHUB_SOC_TLB2_44__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_45
#define MP1_MMHUB_SOC_TLB2_45__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_46
#define MP1_MMHUB_SOC_TLB2_46__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_47
#define MP1_MMHUB_SOC_TLB2_47__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_48
#define MP1_MMHUB_SOC_TLB2_48__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_49
#define MP1_MMHUB_SOC_TLB2_49__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_50
#define MP1_MMHUB_SOC_TLB2_50__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_51
#define MP1_MMHUB_SOC_TLB2_51__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_52
#define MP1_MMHUB_SOC_TLB2_52__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_53
#define MP1_MMHUB_SOC_TLB2_53__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_54
#define MP1_MMHUB_SOC_TLB2_54__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_55
#define MP1_MMHUB_SOC_TLB2_55__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_56
#define MP1_MMHUB_SOC_TLB2_56__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_57
#define MP1_MMHUB_SOC_TLB2_57__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_58
#define MP1_MMHUB_SOC_TLB2_58__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_59
#define MP1_MMHUB_SOC_TLB2_59__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_60
#define MP1_MMHUB_SOC_TLB2_60__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_61
#define MP1_MMHUB_SOC_TLB2_61__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB2_62
#define MP1_MMHUB_SOC_TLB2_62__AWUSER_MASK 0xffffffffL

// MP1_MMHUB_SOC_TLB3_1
#define MP1_MMHUB_SOC_TLB3_1__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_1__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_2
#define MP1_MMHUB_SOC_TLB3_2__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_2__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_3
#define MP1_MMHUB_SOC_TLB3_3__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_3__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_4
#define MP1_MMHUB_SOC_TLB3_4__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_4__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_5
#define MP1_MMHUB_SOC_TLB3_5__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_5__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_6
#define MP1_MMHUB_SOC_TLB3_6__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_6__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_7
#define MP1_MMHUB_SOC_TLB3_7__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_7__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_8
#define MP1_MMHUB_SOC_TLB3_8__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_8__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_9
#define MP1_MMHUB_SOC_TLB3_9__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_9__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_10
#define MP1_MMHUB_SOC_TLB3_10__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_10__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_11
#define MP1_MMHUB_SOC_TLB3_11__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_11__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_12
#define MP1_MMHUB_SOC_TLB3_12__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_12__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_13
#define MP1_MMHUB_SOC_TLB3_13__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_13__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_14
#define MP1_MMHUB_SOC_TLB3_14__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_14__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_15
#define MP1_MMHUB_SOC_TLB3_15__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_15__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_16
#define MP1_MMHUB_SOC_TLB3_16__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_16__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_17
#define MP1_MMHUB_SOC_TLB3_17__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_17__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_18
#define MP1_MMHUB_SOC_TLB3_18__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_18__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_19
#define MP1_MMHUB_SOC_TLB3_19__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_19__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_20
#define MP1_MMHUB_SOC_TLB3_20__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_20__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_21
#define MP1_MMHUB_SOC_TLB3_21__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_21__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_22
#define MP1_MMHUB_SOC_TLB3_22__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_22__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_23
#define MP1_MMHUB_SOC_TLB3_23__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_23__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_24
#define MP1_MMHUB_SOC_TLB3_24__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_24__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_25
#define MP1_MMHUB_SOC_TLB3_25__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_25__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_26
#define MP1_MMHUB_SOC_TLB3_26__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_26__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_27
#define MP1_MMHUB_SOC_TLB3_27__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_27__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_28
#define MP1_MMHUB_SOC_TLB3_28__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_28__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_29
#define MP1_MMHUB_SOC_TLB3_29__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_29__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_30
#define MP1_MMHUB_SOC_TLB3_30__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_30__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_31
#define MP1_MMHUB_SOC_TLB3_31__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_31__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_32
#define MP1_MMHUB_SOC_TLB3_32__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_32__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_33
#define MP1_MMHUB_SOC_TLB3_33__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_33__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_34
#define MP1_MMHUB_SOC_TLB3_34__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_34__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_35
#define MP1_MMHUB_SOC_TLB3_35__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_35__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_36
#define MP1_MMHUB_SOC_TLB3_36__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_36__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_37
#define MP1_MMHUB_SOC_TLB3_37__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_37__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_38
#define MP1_MMHUB_SOC_TLB3_38__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_38__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_39
#define MP1_MMHUB_SOC_TLB3_39__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_39__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_40
#define MP1_MMHUB_SOC_TLB3_40__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_40__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_41
#define MP1_MMHUB_SOC_TLB3_41__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_41__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_42
#define MP1_MMHUB_SOC_TLB3_42__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_42__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_43
#define MP1_MMHUB_SOC_TLB3_43__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_43__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_44
#define MP1_MMHUB_SOC_TLB3_44__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_44__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_45
#define MP1_MMHUB_SOC_TLB3_45__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_45__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_46
#define MP1_MMHUB_SOC_TLB3_46__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_46__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_47
#define MP1_MMHUB_SOC_TLB3_47__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_47__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_48
#define MP1_MMHUB_SOC_TLB3_48__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_48__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_49
#define MP1_MMHUB_SOC_TLB3_49__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_49__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_50
#define MP1_MMHUB_SOC_TLB3_50__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_50__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_51
#define MP1_MMHUB_SOC_TLB3_51__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_51__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_52
#define MP1_MMHUB_SOC_TLB3_52__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_52__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_53
#define MP1_MMHUB_SOC_TLB3_53__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_53__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_54
#define MP1_MMHUB_SOC_TLB3_54__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_54__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_55
#define MP1_MMHUB_SOC_TLB3_55__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_55__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_56
#define MP1_MMHUB_SOC_TLB3_56__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_56__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_57
#define MP1_MMHUB_SOC_TLB3_57__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_57__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_58
#define MP1_MMHUB_SOC_TLB3_58__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_58__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_59
#define MP1_MMHUB_SOC_TLB3_59__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_59__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_60
#define MP1_MMHUB_SOC_TLB3_60__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_60__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_61
#define MP1_MMHUB_SOC_TLB3_61__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_61__WUSER_MASK 0x3c000000L

// MP1_MMHUB_SOC_TLB3_62
#define MP1_MMHUB_SOC_TLB3_62__ARUSER_MASK 0x03ffffffL
#define MP1_MMHUB_SOC_TLB3_62__WUSER_MASK 0x3c000000L

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_1
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_1__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_2
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_2__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_3
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_3__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_4
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_4__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_5
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_5__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_6
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_6__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_7
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_7__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_8
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_8__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_9
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_9__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_10
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_10__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_11
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_11__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_12
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_12__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_13
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_13__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_14
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_14__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_15
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_15__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_16
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_16__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_17
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_17__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_18
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_18__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_19
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_19__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_20
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_20__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_21
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_21__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_22
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_22__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_23
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_23__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_24
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_24__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_25
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_25__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_26
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_26__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_27
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_27__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_28
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_28__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_29
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_29__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_30
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_30__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_31
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_31__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_32
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_32__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_33
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_33__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_34
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_34__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_35
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_35__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_36
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_36__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_37
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_37__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_38
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_38__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_39
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_39__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_40
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_40__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_41
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_41__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_42
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_42__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_43
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_43__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_44
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_44__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_45
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_45__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_46
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_46__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_47
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_47__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_48
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_48__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_49
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_49__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_50
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_50__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_51
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_51__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_52
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_52__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_53
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_53__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_54
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_54__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_55
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_55__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_56
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_56__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_57
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_57__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_58
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_58__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_59
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_59__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_60
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_60__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_61
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_61__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_62
#define MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_62__RW_ATTRIB_MASK 0xffffffffL

// MP1_MMHUB_TLB_ATTRIBUTE_1
#define MP1_MMHUB_TLB_ATTRIBUTE_1__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_1__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_1__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_1__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_1__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_1__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_1__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_2
#define MP1_MMHUB_TLB_ATTRIBUTE_2__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_2__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_2__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_2__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_2__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_2__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_2__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_3
#define MP1_MMHUB_TLB_ATTRIBUTE_3__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_3__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_3__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_3__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_3__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_3__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_3__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_4
#define MP1_MMHUB_TLB_ATTRIBUTE_4__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_4__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_4__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_4__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_4__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_4__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_4__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_5
#define MP1_MMHUB_TLB_ATTRIBUTE_5__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_5__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_5__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_5__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_5__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_5__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_5__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_6
#define MP1_MMHUB_TLB_ATTRIBUTE_6__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_6__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_6__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_6__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_6__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_6__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_6__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_7
#define MP1_MMHUB_TLB_ATTRIBUTE_7__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_7__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_7__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_7__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_7__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_7__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_7__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_8
#define MP1_MMHUB_TLB_ATTRIBUTE_8__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_8__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_8__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_8__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_8__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_8__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_8__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_9
#define MP1_MMHUB_TLB_ATTRIBUTE_9__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_9__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_9__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_9__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_9__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_9__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_9__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_10
#define MP1_MMHUB_TLB_ATTRIBUTE_10__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_10__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_10__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_10__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_10__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_10__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_10__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_11
#define MP1_MMHUB_TLB_ATTRIBUTE_11__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_11__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_11__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_11__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_11__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_11__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_11__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_12
#define MP1_MMHUB_TLB_ATTRIBUTE_12__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_12__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_12__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_12__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_12__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_12__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_12__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_13
#define MP1_MMHUB_TLB_ATTRIBUTE_13__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_13__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_13__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_13__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_13__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_13__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_13__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_14
#define MP1_MMHUB_TLB_ATTRIBUTE_14__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_14__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_14__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_14__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_14__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_14__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_14__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_15
#define MP1_MMHUB_TLB_ATTRIBUTE_15__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_15__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_15__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_15__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_15__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_15__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_15__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_16
#define MP1_MMHUB_TLB_ATTRIBUTE_16__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_16__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_16__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_16__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_16__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_16__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_16__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_17
#define MP1_MMHUB_TLB_ATTRIBUTE_17__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_17__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_17__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_17__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_17__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_17__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_17__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_18
#define MP1_MMHUB_TLB_ATTRIBUTE_18__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_18__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_18__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_18__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_18__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_18__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_18__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_19
#define MP1_MMHUB_TLB_ATTRIBUTE_19__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_19__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_19__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_19__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_19__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_19__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_19__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_20
#define MP1_MMHUB_TLB_ATTRIBUTE_20__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_20__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_20__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_20__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_20__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_20__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_20__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_21
#define MP1_MMHUB_TLB_ATTRIBUTE_21__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_21__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_21__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_21__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_21__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_21__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_21__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_22
#define MP1_MMHUB_TLB_ATTRIBUTE_22__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_22__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_22__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_22__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_22__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_22__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_22__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_23
#define MP1_MMHUB_TLB_ATTRIBUTE_23__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_23__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_23__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_23__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_23__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_23__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_23__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_24
#define MP1_MMHUB_TLB_ATTRIBUTE_24__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_24__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_24__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_24__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_24__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_24__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_24__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_25
#define MP1_MMHUB_TLB_ATTRIBUTE_25__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_25__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_25__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_25__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_25__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_25__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_25__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_26
#define MP1_MMHUB_TLB_ATTRIBUTE_26__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_26__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_26__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_26__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_26__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_26__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_26__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_27
#define MP1_MMHUB_TLB_ATTRIBUTE_27__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_27__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_27__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_27__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_27__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_27__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_27__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_28
#define MP1_MMHUB_TLB_ATTRIBUTE_28__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_28__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_28__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_28__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_28__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_28__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_28__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_29
#define MP1_MMHUB_TLB_ATTRIBUTE_29__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_29__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_29__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_29__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_29__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_29__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_29__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_30
#define MP1_MMHUB_TLB_ATTRIBUTE_30__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_30__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_30__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_30__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_30__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_30__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_30__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_31
#define MP1_MMHUB_TLB_ATTRIBUTE_31__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_31__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_31__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_31__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_31__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_31__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_31__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_32
#define MP1_MMHUB_TLB_ATTRIBUTE_32__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_32__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_32__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_32__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_32__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_32__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_32__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_33
#define MP1_MMHUB_TLB_ATTRIBUTE_33__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_33__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_33__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_33__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_33__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_33__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_33__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_34
#define MP1_MMHUB_TLB_ATTRIBUTE_34__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_34__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_34__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_34__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_34__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_34__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_34__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_35
#define MP1_MMHUB_TLB_ATTRIBUTE_35__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_35__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_35__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_35__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_35__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_35__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_35__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_36
#define MP1_MMHUB_TLB_ATTRIBUTE_36__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_36__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_36__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_36__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_36__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_36__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_36__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_37
#define MP1_MMHUB_TLB_ATTRIBUTE_37__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_37__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_37__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_37__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_37__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_37__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_37__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_38
#define MP1_MMHUB_TLB_ATTRIBUTE_38__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_38__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_38__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_38__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_38__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_38__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_38__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_39
#define MP1_MMHUB_TLB_ATTRIBUTE_39__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_39__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_39__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_39__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_39__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_39__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_39__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_40
#define MP1_MMHUB_TLB_ATTRIBUTE_40__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_40__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_40__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_40__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_40__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_40__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_40__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_41
#define MP1_MMHUB_TLB_ATTRIBUTE_41__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_41__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_41__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_41__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_41__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_41__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_41__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_42
#define MP1_MMHUB_TLB_ATTRIBUTE_42__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_42__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_42__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_42__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_42__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_42__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_42__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_43
#define MP1_MMHUB_TLB_ATTRIBUTE_43__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_43__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_43__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_43__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_43__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_43__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_43__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_44
#define MP1_MMHUB_TLB_ATTRIBUTE_44__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_44__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_44__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_44__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_44__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_44__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_44__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_45
#define MP1_MMHUB_TLB_ATTRIBUTE_45__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_45__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_45__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_45__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_45__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_45__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_45__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_46
#define MP1_MMHUB_TLB_ATTRIBUTE_46__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_46__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_46__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_46__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_46__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_46__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_46__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_47
#define MP1_MMHUB_TLB_ATTRIBUTE_47__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_47__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_47__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_47__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_47__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_47__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_47__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_48
#define MP1_MMHUB_TLB_ATTRIBUTE_48__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_48__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_48__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_48__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_48__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_48__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_48__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_49
#define MP1_MMHUB_TLB_ATTRIBUTE_49__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_49__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_49__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_49__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_49__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_49__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_49__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_50
#define MP1_MMHUB_TLB_ATTRIBUTE_50__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_50__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_50__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_50__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_50__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_50__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_50__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_51
#define MP1_MMHUB_TLB_ATTRIBUTE_51__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_51__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_51__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_51__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_51__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_51__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_51__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_52
#define MP1_MMHUB_TLB_ATTRIBUTE_52__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_52__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_52__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_52__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_52__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_52__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_52__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_53
#define MP1_MMHUB_TLB_ATTRIBUTE_53__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_53__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_53__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_53__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_53__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_53__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_53__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_54
#define MP1_MMHUB_TLB_ATTRIBUTE_54__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_54__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_54__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_54__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_54__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_54__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_54__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_55
#define MP1_MMHUB_TLB_ATTRIBUTE_55__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_55__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_55__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_55__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_55__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_55__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_55__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_56
#define MP1_MMHUB_TLB_ATTRIBUTE_56__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_56__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_56__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_56__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_56__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_56__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_56__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_57
#define MP1_MMHUB_TLB_ATTRIBUTE_57__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_57__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_57__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_57__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_57__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_57__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_57__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_58
#define MP1_MMHUB_TLB_ATTRIBUTE_58__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_58__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_58__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_58__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_58__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_58__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_58__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_59
#define MP1_MMHUB_TLB_ATTRIBUTE_59__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_59__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_59__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_59__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_59__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_59__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_59__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_60
#define MP1_MMHUB_TLB_ATTRIBUTE_60__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_60__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_60__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_60__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_60__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_60__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_60__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_61
#define MP1_MMHUB_TLB_ATTRIBUTE_61__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_61__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_61__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_61__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_61__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_61__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_61__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_TLB_ATTRIBUTE_62
#define MP1_MMHUB_TLB_ATTRIBUTE_62__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_MMHUB_TLB_ATTRIBUTE_62__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_MMHUB_TLB_ATTRIBUTE_62__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_MMHUB_TLB_ATTRIBUTE_62__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_MMHUB_TLB_ATTRIBUTE_62__MA_PSP_DMA_MASK 0x00800000L
#define MP1_MMHUB_TLB_ATTRIBUTE_62__MA_PSP_PUB_MASK 0x40000000L
#define MP1_MMHUB_TLB_ATTRIBUTE_62__MA_PSP_PRIV_MASK 0x80000000L

// MP1_MMHUB_INT_STATUS
#define MP1_MMHUB_INT_STATUS__RD_ERROR_MASK 0x00000001L
#define MP1_MMHUB_INT_STATUS__WR_ERROR_MASK 0x00000002L
#define MP1_MMHUB_INT_STATUS__REG_ERROR_MASK 0x00000004L

// MP1_MMHUB_WR_INT_ADDR
#define MP1_MMHUB_WR_INT_ADDR__ADDR_MASK 0xffffffffL

// MP1_MMHUB_WR_INT_OTHER
#define MP1_MMHUB_WR_INT_OTHER__AXI_ID_MASK 0x0003ffffL
#define MP1_MMHUB_WR_INT_OTHER__ERROR_TLB_MASK 0x00100000L
#define MP1_MMHUB_WR_INT_OTHER__ERROR_PAGE_MASK 0x00200000L
#define MP1_MMHUB_WR_INT_OTHER__ERROR_ATTRIB_MASK 0x00400000L
#define MP1_MMHUB_WR_INT_OTHER__ERROR_PROT_MASK 0x00800000L
#define MP1_MMHUB_WR_INT_OTHER__ERROR_MST_MASK 0x01000000L
#define MP1_MMHUB_WR_INT_OTHER__ERROR_AES_MASK 0x02000000L
#define MP1_MMHUB_WR_INT_OTHER__INT_CLEAR_MASK 0x80000000L

// MP1_MMHUB_RD_INT_ADDR
#define MP1_MMHUB_RD_INT_ADDR__ADDR_MASK 0xffffffffL

// MP1_MMHUB_RD_INT_OTHER
#define MP1_MMHUB_RD_INT_OTHER__AXI_ID_MASK 0x0003ffffL
#define MP1_MMHUB_RD_INT_OTHER__ERROR_TLB_MASK 0x00100000L
#define MP1_MMHUB_RD_INT_OTHER__ERROR_PAGE_MASK 0x00200000L
#define MP1_MMHUB_RD_INT_OTHER__ERROR_ATTRIB_MASK 0x00400000L
#define MP1_MMHUB_RD_INT_OTHER__ERROR_PROT_MASK 0x00800000L
#define MP1_MMHUB_RD_INT_OTHER__ERROR_MST_MASK 0x01000000L
#define MP1_MMHUB_RD_INT_OTHER__ERROR_AES_MASK 0x02000000L
#define MP1_MMHUB_RD_INT_OTHER__ERROR_LENGTH_MASK 0x04000000L
#define MP1_MMHUB_RD_INT_OTHER__INT_CLEAR_MASK 0x80000000L

// MP1_MMHUB_REG_INT_ADDR
#define MP1_MMHUB_REG_INT_ADDR__ADDR_MASK 0x0000ffffL

// MP1_MMHUB_REG_INT_OTHER
#define MP1_MMHUB_REG_INT_OTHER__AXI_ID_MASK 0x0003ffffL
#define MP1_MMHUB_REG_INT_OTHER__ERROR_AES_MASK 0x00100000L
#define MP1_MMHUB_REG_INT_OTHER__ERROR_MST_MASK 0x00200000L
#define MP1_MMHUB_REG_INT_OTHER__ERROR_ADDR_MASK 0x00400000L
#define MP1_MMHUB_REG_INT_OTHER__ERROR_PROT_MASK 0x00800000L
#define MP1_MMHUB_REG_INT_OTHER__INT_CLEAR_MASK 0x80000000L

// MP1_MMHUB_AXCACHE_CFG
#define MP1_MMHUB_AXCACHE_CFG__ARCACHE_NONCOH_MASK 0x0000000fL
#define MP1_MMHUB_AXCACHE_CFG__ARCACHE_COH_MASK 0x000000f0L
#define MP1_MMHUB_AXCACHE_CFG__AWCACHE_NONCOH_MASK 0x00000f00L
#define MP1_MMHUB_AXCACHE_CFG__AWCACHE_COH_MASK 0x0000f000L
#define MP1_MMHUB_AXCACHE_CFG__QOSW_MASK 0x000f0000L
#define MP1_MMHUB_AXCACHE_CFG__QOSR_MASK 0x00f00000L

// MP1_MMHUB_DS_OVERRIDE
#define MP1_MMHUB_DS_OVERRIDE__DS_CNT_MASK 0x000007ffL
#define MP1_MMHUB_DS_OVERRIDE__DS_DISABLE_MASK 0x00000800L

// MP1_MMHUB_OUTSTANDING
#define MP1_MMHUB_OUTSTANDING__PENDING_WR_MASK 0x0000ffffL
#define MP1_MMHUB_OUTSTANDING__PENDING_RD_MASK 0x00ff0000L

// MP1_SYSHUB_SOC_TLB0_1
#define MP1_SYSHUB_SOC_TLB0_1__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_2
#define MP1_SYSHUB_SOC_TLB0_2__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_3
#define MP1_SYSHUB_SOC_TLB0_3__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_4
#define MP1_SYSHUB_SOC_TLB0_4__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_5
#define MP1_SYSHUB_SOC_TLB0_5__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_6
#define MP1_SYSHUB_SOC_TLB0_6__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_7
#define MP1_SYSHUB_SOC_TLB0_7__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_8
#define MP1_SYSHUB_SOC_TLB0_8__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_9
#define MP1_SYSHUB_SOC_TLB0_9__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_10
#define MP1_SYSHUB_SOC_TLB0_10__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_11
#define MP1_SYSHUB_SOC_TLB0_11__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_12
#define MP1_SYSHUB_SOC_TLB0_12__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_13
#define MP1_SYSHUB_SOC_TLB0_13__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_14
#define MP1_SYSHUB_SOC_TLB0_14__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_15
#define MP1_SYSHUB_SOC_TLB0_15__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_16
#define MP1_SYSHUB_SOC_TLB0_16__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_17
#define MP1_SYSHUB_SOC_TLB0_17__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_18
#define MP1_SYSHUB_SOC_TLB0_18__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_19
#define MP1_SYSHUB_SOC_TLB0_19__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_20
#define MP1_SYSHUB_SOC_TLB0_20__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_21
#define MP1_SYSHUB_SOC_TLB0_21__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_22
#define MP1_SYSHUB_SOC_TLB0_22__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_23
#define MP1_SYSHUB_SOC_TLB0_23__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_24
#define MP1_SYSHUB_SOC_TLB0_24__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_25
#define MP1_SYSHUB_SOC_TLB0_25__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_26
#define MP1_SYSHUB_SOC_TLB0_26__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_27
#define MP1_SYSHUB_SOC_TLB0_27__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_28
#define MP1_SYSHUB_SOC_TLB0_28__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_29
#define MP1_SYSHUB_SOC_TLB0_29__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_30
#define MP1_SYSHUB_SOC_TLB0_30__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_31
#define MP1_SYSHUB_SOC_TLB0_31__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_32
#define MP1_SYSHUB_SOC_TLB0_32__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_33
#define MP1_SYSHUB_SOC_TLB0_33__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_34
#define MP1_SYSHUB_SOC_TLB0_34__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_35
#define MP1_SYSHUB_SOC_TLB0_35__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_36
#define MP1_SYSHUB_SOC_TLB0_36__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_37
#define MP1_SYSHUB_SOC_TLB0_37__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_38
#define MP1_SYSHUB_SOC_TLB0_38__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_39
#define MP1_SYSHUB_SOC_TLB0_39__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_40
#define MP1_SYSHUB_SOC_TLB0_40__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_41
#define MP1_SYSHUB_SOC_TLB0_41__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_42
#define MP1_SYSHUB_SOC_TLB0_42__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_43
#define MP1_SYSHUB_SOC_TLB0_43__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_44
#define MP1_SYSHUB_SOC_TLB0_44__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_45
#define MP1_SYSHUB_SOC_TLB0_45__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_46
#define MP1_SYSHUB_SOC_TLB0_46__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_47
#define MP1_SYSHUB_SOC_TLB0_47__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_48
#define MP1_SYSHUB_SOC_TLB0_48__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_49
#define MP1_SYSHUB_SOC_TLB0_49__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_50
#define MP1_SYSHUB_SOC_TLB0_50__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_51
#define MP1_SYSHUB_SOC_TLB0_51__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_52
#define MP1_SYSHUB_SOC_TLB0_52__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_53
#define MP1_SYSHUB_SOC_TLB0_53__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_54
#define MP1_SYSHUB_SOC_TLB0_54__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_55
#define MP1_SYSHUB_SOC_TLB0_55__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_56
#define MP1_SYSHUB_SOC_TLB0_56__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_57
#define MP1_SYSHUB_SOC_TLB0_57__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_58
#define MP1_SYSHUB_SOC_TLB0_58__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_59
#define MP1_SYSHUB_SOC_TLB0_59__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_60
#define MP1_SYSHUB_SOC_TLB0_60__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_61
#define MP1_SYSHUB_SOC_TLB0_61__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB0_62
#define MP1_SYSHUB_SOC_TLB0_62__SOC_ADDR_MASK 0x003fffffL

// MP1_SYSHUB_SOC_TLB1_1
#define MP1_SYSHUB_SOC_TLB1_1__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_1__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_1__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_2
#define MP1_SYSHUB_SOC_TLB1_2__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_2__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_2__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_3
#define MP1_SYSHUB_SOC_TLB1_3__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_3__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_3__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_4
#define MP1_SYSHUB_SOC_TLB1_4__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_4__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_4__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_5
#define MP1_SYSHUB_SOC_TLB1_5__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_5__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_5__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_6
#define MP1_SYSHUB_SOC_TLB1_6__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_6__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_6__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_7
#define MP1_SYSHUB_SOC_TLB1_7__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_7__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_7__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_8
#define MP1_SYSHUB_SOC_TLB1_8__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_8__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_8__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_9
#define MP1_SYSHUB_SOC_TLB1_9__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_9__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_9__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_10
#define MP1_SYSHUB_SOC_TLB1_10__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_10__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_10__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_11
#define MP1_SYSHUB_SOC_TLB1_11__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_11__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_11__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_12
#define MP1_SYSHUB_SOC_TLB1_12__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_12__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_12__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_13
#define MP1_SYSHUB_SOC_TLB1_13__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_13__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_13__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_14
#define MP1_SYSHUB_SOC_TLB1_14__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_14__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_14__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_15
#define MP1_SYSHUB_SOC_TLB1_15__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_15__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_15__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_16
#define MP1_SYSHUB_SOC_TLB1_16__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_16__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_16__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_17
#define MP1_SYSHUB_SOC_TLB1_17__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_17__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_17__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_18
#define MP1_SYSHUB_SOC_TLB1_18__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_18__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_18__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_19
#define MP1_SYSHUB_SOC_TLB1_19__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_19__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_19__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_20
#define MP1_SYSHUB_SOC_TLB1_20__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_20__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_20__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_21
#define MP1_SYSHUB_SOC_TLB1_21__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_21__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_21__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_22
#define MP1_SYSHUB_SOC_TLB1_22__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_22__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_22__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_23
#define MP1_SYSHUB_SOC_TLB1_23__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_23__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_23__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_24
#define MP1_SYSHUB_SOC_TLB1_24__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_24__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_24__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_25
#define MP1_SYSHUB_SOC_TLB1_25__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_25__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_25__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_26
#define MP1_SYSHUB_SOC_TLB1_26__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_26__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_26__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_27
#define MP1_SYSHUB_SOC_TLB1_27__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_27__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_27__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_28
#define MP1_SYSHUB_SOC_TLB1_28__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_28__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_28__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_29
#define MP1_SYSHUB_SOC_TLB1_29__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_29__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_29__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_30
#define MP1_SYSHUB_SOC_TLB1_30__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_30__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_30__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_31
#define MP1_SYSHUB_SOC_TLB1_31__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_31__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_31__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_32
#define MP1_SYSHUB_SOC_TLB1_32__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_32__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_32__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_33
#define MP1_SYSHUB_SOC_TLB1_33__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_33__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_33__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_34
#define MP1_SYSHUB_SOC_TLB1_34__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_34__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_34__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_35
#define MP1_SYSHUB_SOC_TLB1_35__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_35__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_35__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_36
#define MP1_SYSHUB_SOC_TLB1_36__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_36__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_36__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_37
#define MP1_SYSHUB_SOC_TLB1_37__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_37__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_37__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_38
#define MP1_SYSHUB_SOC_TLB1_38__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_38__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_38__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_39
#define MP1_SYSHUB_SOC_TLB1_39__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_39__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_39__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_40
#define MP1_SYSHUB_SOC_TLB1_40__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_40__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_40__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_41
#define MP1_SYSHUB_SOC_TLB1_41__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_41__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_41__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_42
#define MP1_SYSHUB_SOC_TLB1_42__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_42__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_42__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_43
#define MP1_SYSHUB_SOC_TLB1_43__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_43__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_43__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_44
#define MP1_SYSHUB_SOC_TLB1_44__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_44__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_44__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_45
#define MP1_SYSHUB_SOC_TLB1_45__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_45__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_45__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_46
#define MP1_SYSHUB_SOC_TLB1_46__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_46__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_46__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_47
#define MP1_SYSHUB_SOC_TLB1_47__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_47__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_47__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_48
#define MP1_SYSHUB_SOC_TLB1_48__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_48__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_48__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_49
#define MP1_SYSHUB_SOC_TLB1_49__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_49__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_49__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_50
#define MP1_SYSHUB_SOC_TLB1_50__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_50__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_50__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_51
#define MP1_SYSHUB_SOC_TLB1_51__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_51__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_51__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_52
#define MP1_SYSHUB_SOC_TLB1_52__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_52__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_52__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_53
#define MP1_SYSHUB_SOC_TLB1_53__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_53__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_53__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_54
#define MP1_SYSHUB_SOC_TLB1_54__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_54__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_54__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_55
#define MP1_SYSHUB_SOC_TLB1_55__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_55__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_55__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_56
#define MP1_SYSHUB_SOC_TLB1_56__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_56__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_56__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_57
#define MP1_SYSHUB_SOC_TLB1_57__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_57__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_57__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_58
#define MP1_SYSHUB_SOC_TLB1_58__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_58__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_58__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_59
#define MP1_SYSHUB_SOC_TLB1_59__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_59__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_59__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_60
#define MP1_SYSHUB_SOC_TLB1_60__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_60__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_60__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_61
#define MP1_SYSHUB_SOC_TLB1_61__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_61__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_61__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB1_62
#define MP1_SYSHUB_SOC_TLB1_62__COHERENCE_MASK 0x00000001L
#define MP1_SYSHUB_SOC_TLB1_62__SEG_SIZE_MASK 0x0000001eL
#define MP1_SYSHUB_SOC_TLB1_62__SEG_OFFSET_MASK 0x00003fe0L

// MP1_SYSHUB_SOC_TLB2_1
#define MP1_SYSHUB_SOC_TLB2_1__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_2
#define MP1_SYSHUB_SOC_TLB2_2__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_3
#define MP1_SYSHUB_SOC_TLB2_3__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_4
#define MP1_SYSHUB_SOC_TLB2_4__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_5
#define MP1_SYSHUB_SOC_TLB2_5__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_6
#define MP1_SYSHUB_SOC_TLB2_6__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_7
#define MP1_SYSHUB_SOC_TLB2_7__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_8
#define MP1_SYSHUB_SOC_TLB2_8__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_9
#define MP1_SYSHUB_SOC_TLB2_9__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_10
#define MP1_SYSHUB_SOC_TLB2_10__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_11
#define MP1_SYSHUB_SOC_TLB2_11__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_12
#define MP1_SYSHUB_SOC_TLB2_12__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_13
#define MP1_SYSHUB_SOC_TLB2_13__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_14
#define MP1_SYSHUB_SOC_TLB2_14__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_15
#define MP1_SYSHUB_SOC_TLB2_15__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_16
#define MP1_SYSHUB_SOC_TLB2_16__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_17
#define MP1_SYSHUB_SOC_TLB2_17__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_18
#define MP1_SYSHUB_SOC_TLB2_18__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_19
#define MP1_SYSHUB_SOC_TLB2_19__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_20
#define MP1_SYSHUB_SOC_TLB2_20__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_21
#define MP1_SYSHUB_SOC_TLB2_21__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_22
#define MP1_SYSHUB_SOC_TLB2_22__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_23
#define MP1_SYSHUB_SOC_TLB2_23__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_24
#define MP1_SYSHUB_SOC_TLB2_24__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_25
#define MP1_SYSHUB_SOC_TLB2_25__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_26
#define MP1_SYSHUB_SOC_TLB2_26__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_27
#define MP1_SYSHUB_SOC_TLB2_27__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_28
#define MP1_SYSHUB_SOC_TLB2_28__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_29
#define MP1_SYSHUB_SOC_TLB2_29__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_30
#define MP1_SYSHUB_SOC_TLB2_30__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_31
#define MP1_SYSHUB_SOC_TLB2_31__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_32
#define MP1_SYSHUB_SOC_TLB2_32__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_33
#define MP1_SYSHUB_SOC_TLB2_33__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_34
#define MP1_SYSHUB_SOC_TLB2_34__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_35
#define MP1_SYSHUB_SOC_TLB2_35__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_36
#define MP1_SYSHUB_SOC_TLB2_36__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_37
#define MP1_SYSHUB_SOC_TLB2_37__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_38
#define MP1_SYSHUB_SOC_TLB2_38__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_39
#define MP1_SYSHUB_SOC_TLB2_39__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_40
#define MP1_SYSHUB_SOC_TLB2_40__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_41
#define MP1_SYSHUB_SOC_TLB2_41__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_42
#define MP1_SYSHUB_SOC_TLB2_42__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_43
#define MP1_SYSHUB_SOC_TLB2_43__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_44
#define MP1_SYSHUB_SOC_TLB2_44__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_45
#define MP1_SYSHUB_SOC_TLB2_45__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_46
#define MP1_SYSHUB_SOC_TLB2_46__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_47
#define MP1_SYSHUB_SOC_TLB2_47__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_48
#define MP1_SYSHUB_SOC_TLB2_48__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_49
#define MP1_SYSHUB_SOC_TLB2_49__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_50
#define MP1_SYSHUB_SOC_TLB2_50__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_51
#define MP1_SYSHUB_SOC_TLB2_51__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_52
#define MP1_SYSHUB_SOC_TLB2_52__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_53
#define MP1_SYSHUB_SOC_TLB2_53__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_54
#define MP1_SYSHUB_SOC_TLB2_54__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_55
#define MP1_SYSHUB_SOC_TLB2_55__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_56
#define MP1_SYSHUB_SOC_TLB2_56__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_57
#define MP1_SYSHUB_SOC_TLB2_57__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_58
#define MP1_SYSHUB_SOC_TLB2_58__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_59
#define MP1_SYSHUB_SOC_TLB2_59__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_60
#define MP1_SYSHUB_SOC_TLB2_60__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_61
#define MP1_SYSHUB_SOC_TLB2_61__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB2_62
#define MP1_SYSHUB_SOC_TLB2_62__AWUSER_MASK 0xffffffffL

// MP1_SYSHUB_SOC_TLB3_1
#define MP1_SYSHUB_SOC_TLB3_1__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_1__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_2
#define MP1_SYSHUB_SOC_TLB3_2__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_2__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_3
#define MP1_SYSHUB_SOC_TLB3_3__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_3__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_4
#define MP1_SYSHUB_SOC_TLB3_4__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_4__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_5
#define MP1_SYSHUB_SOC_TLB3_5__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_5__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_6
#define MP1_SYSHUB_SOC_TLB3_6__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_6__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_7
#define MP1_SYSHUB_SOC_TLB3_7__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_7__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_8
#define MP1_SYSHUB_SOC_TLB3_8__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_8__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_9
#define MP1_SYSHUB_SOC_TLB3_9__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_9__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_10
#define MP1_SYSHUB_SOC_TLB3_10__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_10__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_11
#define MP1_SYSHUB_SOC_TLB3_11__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_11__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_12
#define MP1_SYSHUB_SOC_TLB3_12__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_12__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_13
#define MP1_SYSHUB_SOC_TLB3_13__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_13__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_14
#define MP1_SYSHUB_SOC_TLB3_14__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_14__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_15
#define MP1_SYSHUB_SOC_TLB3_15__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_15__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_16
#define MP1_SYSHUB_SOC_TLB3_16__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_16__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_17
#define MP1_SYSHUB_SOC_TLB3_17__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_17__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_18
#define MP1_SYSHUB_SOC_TLB3_18__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_18__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_19
#define MP1_SYSHUB_SOC_TLB3_19__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_19__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_20
#define MP1_SYSHUB_SOC_TLB3_20__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_20__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_21
#define MP1_SYSHUB_SOC_TLB3_21__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_21__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_22
#define MP1_SYSHUB_SOC_TLB3_22__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_22__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_23
#define MP1_SYSHUB_SOC_TLB3_23__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_23__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_24
#define MP1_SYSHUB_SOC_TLB3_24__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_24__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_25
#define MP1_SYSHUB_SOC_TLB3_25__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_25__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_26
#define MP1_SYSHUB_SOC_TLB3_26__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_26__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_27
#define MP1_SYSHUB_SOC_TLB3_27__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_27__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_28
#define MP1_SYSHUB_SOC_TLB3_28__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_28__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_29
#define MP1_SYSHUB_SOC_TLB3_29__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_29__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_30
#define MP1_SYSHUB_SOC_TLB3_30__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_30__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_31
#define MP1_SYSHUB_SOC_TLB3_31__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_31__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_32
#define MP1_SYSHUB_SOC_TLB3_32__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_32__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_33
#define MP1_SYSHUB_SOC_TLB3_33__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_33__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_34
#define MP1_SYSHUB_SOC_TLB3_34__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_34__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_35
#define MP1_SYSHUB_SOC_TLB3_35__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_35__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_36
#define MP1_SYSHUB_SOC_TLB3_36__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_36__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_37
#define MP1_SYSHUB_SOC_TLB3_37__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_37__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_38
#define MP1_SYSHUB_SOC_TLB3_38__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_38__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_39
#define MP1_SYSHUB_SOC_TLB3_39__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_39__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_40
#define MP1_SYSHUB_SOC_TLB3_40__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_40__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_41
#define MP1_SYSHUB_SOC_TLB3_41__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_41__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_42
#define MP1_SYSHUB_SOC_TLB3_42__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_42__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_43
#define MP1_SYSHUB_SOC_TLB3_43__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_43__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_44
#define MP1_SYSHUB_SOC_TLB3_44__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_44__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_45
#define MP1_SYSHUB_SOC_TLB3_45__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_45__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_46
#define MP1_SYSHUB_SOC_TLB3_46__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_46__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_47
#define MP1_SYSHUB_SOC_TLB3_47__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_47__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_48
#define MP1_SYSHUB_SOC_TLB3_48__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_48__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_49
#define MP1_SYSHUB_SOC_TLB3_49__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_49__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_50
#define MP1_SYSHUB_SOC_TLB3_50__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_50__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_51
#define MP1_SYSHUB_SOC_TLB3_51__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_51__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_52
#define MP1_SYSHUB_SOC_TLB3_52__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_52__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_53
#define MP1_SYSHUB_SOC_TLB3_53__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_53__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_54
#define MP1_SYSHUB_SOC_TLB3_54__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_54__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_55
#define MP1_SYSHUB_SOC_TLB3_55__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_55__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_56
#define MP1_SYSHUB_SOC_TLB3_56__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_56__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_57
#define MP1_SYSHUB_SOC_TLB3_57__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_57__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_58
#define MP1_SYSHUB_SOC_TLB3_58__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_58__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_59
#define MP1_SYSHUB_SOC_TLB3_59__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_59__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_60
#define MP1_SYSHUB_SOC_TLB3_60__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_60__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_61
#define MP1_SYSHUB_SOC_TLB3_61__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_61__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_SOC_TLB3_62
#define MP1_SYSHUB_SOC_TLB3_62__ARUSER_MASK 0x03ffffffL
#define MP1_SYSHUB_SOC_TLB3_62__WUSER_MASK 0x3c000000L

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_1
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_1__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_2
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_2__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_3
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_3__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_4
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_4__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_5
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_5__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_6
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_6__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_7
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_7__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_8
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_8__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_9
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_9__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_10
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_10__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_11
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_11__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_12
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_12__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_13
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_13__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_14
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_14__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_15
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_15__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_16
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_16__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_17
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_17__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_18
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_18__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_19
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_19__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_20
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_20__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_21
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_21__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_22
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_22__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_23
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_23__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_24
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_24__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_25
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_25__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_26
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_26__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_27
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_27__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_28
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_28__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_29
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_29__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_30
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_30__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_31
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_31__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_32
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_32__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_33
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_33__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_34
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_34__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_35
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_35__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_36
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_36__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_37
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_37__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_38
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_38__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_39
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_39__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_40
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_40__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_41
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_41__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_42
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_42__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_43
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_43__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_44
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_44__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_45
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_45__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_46
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_46__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_47
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_47__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_48
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_48__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_49
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_49__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_50
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_50__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_51
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_51__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_52
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_52__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_53
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_53__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_54
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_54__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_55
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_55__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_56
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_56__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_57
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_57__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_58
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_58__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_59
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_59__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_60
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_60__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_61
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_61__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_62
#define MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_62__RW_ATTRIB_MASK 0xffffffffL

// MP1_SYSHUB_TLB_ATTRIBUTE_1
#define MP1_SYSHUB_TLB_ATTRIBUTE_1__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_1__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_1__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_1__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_1__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_1__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_1__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_2
#define MP1_SYSHUB_TLB_ATTRIBUTE_2__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_2__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_2__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_2__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_2__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_2__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_2__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_3
#define MP1_SYSHUB_TLB_ATTRIBUTE_3__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_3__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_3__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_3__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_3__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_3__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_3__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_4
#define MP1_SYSHUB_TLB_ATTRIBUTE_4__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_4__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_4__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_4__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_4__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_4__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_4__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_5
#define MP1_SYSHUB_TLB_ATTRIBUTE_5__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_5__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_5__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_5__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_5__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_5__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_5__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_6
#define MP1_SYSHUB_TLB_ATTRIBUTE_6__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_6__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_6__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_6__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_6__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_6__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_6__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_7
#define MP1_SYSHUB_TLB_ATTRIBUTE_7__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_7__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_7__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_7__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_7__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_7__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_7__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_8
#define MP1_SYSHUB_TLB_ATTRIBUTE_8__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_8__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_8__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_8__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_8__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_8__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_8__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_9
#define MP1_SYSHUB_TLB_ATTRIBUTE_9__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_9__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_9__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_9__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_9__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_9__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_9__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_10
#define MP1_SYSHUB_TLB_ATTRIBUTE_10__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_10__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_10__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_10__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_10__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_10__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_10__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_11
#define MP1_SYSHUB_TLB_ATTRIBUTE_11__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_11__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_11__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_11__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_11__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_11__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_11__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_12
#define MP1_SYSHUB_TLB_ATTRIBUTE_12__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_12__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_12__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_12__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_12__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_12__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_12__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_13
#define MP1_SYSHUB_TLB_ATTRIBUTE_13__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_13__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_13__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_13__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_13__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_13__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_13__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_14
#define MP1_SYSHUB_TLB_ATTRIBUTE_14__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_14__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_14__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_14__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_14__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_14__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_14__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_15
#define MP1_SYSHUB_TLB_ATTRIBUTE_15__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_15__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_15__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_15__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_15__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_15__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_15__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_16
#define MP1_SYSHUB_TLB_ATTRIBUTE_16__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_16__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_16__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_16__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_16__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_16__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_16__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_17
#define MP1_SYSHUB_TLB_ATTRIBUTE_17__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_17__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_17__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_17__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_17__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_17__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_17__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_18
#define MP1_SYSHUB_TLB_ATTRIBUTE_18__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_18__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_18__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_18__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_18__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_18__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_18__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_19
#define MP1_SYSHUB_TLB_ATTRIBUTE_19__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_19__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_19__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_19__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_19__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_19__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_19__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_20
#define MP1_SYSHUB_TLB_ATTRIBUTE_20__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_20__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_20__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_20__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_20__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_20__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_20__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_21
#define MP1_SYSHUB_TLB_ATTRIBUTE_21__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_21__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_21__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_21__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_21__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_21__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_21__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_22
#define MP1_SYSHUB_TLB_ATTRIBUTE_22__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_22__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_22__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_22__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_22__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_22__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_22__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_23
#define MP1_SYSHUB_TLB_ATTRIBUTE_23__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_23__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_23__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_23__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_23__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_23__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_23__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_24
#define MP1_SYSHUB_TLB_ATTRIBUTE_24__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_24__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_24__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_24__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_24__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_24__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_24__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_25
#define MP1_SYSHUB_TLB_ATTRIBUTE_25__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_25__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_25__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_25__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_25__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_25__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_25__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_26
#define MP1_SYSHUB_TLB_ATTRIBUTE_26__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_26__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_26__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_26__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_26__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_26__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_26__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_27
#define MP1_SYSHUB_TLB_ATTRIBUTE_27__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_27__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_27__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_27__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_27__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_27__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_27__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_28
#define MP1_SYSHUB_TLB_ATTRIBUTE_28__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_28__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_28__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_28__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_28__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_28__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_28__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_29
#define MP1_SYSHUB_TLB_ATTRIBUTE_29__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_29__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_29__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_29__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_29__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_29__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_29__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_30
#define MP1_SYSHUB_TLB_ATTRIBUTE_30__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_30__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_30__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_30__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_30__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_30__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_30__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_31
#define MP1_SYSHUB_TLB_ATTRIBUTE_31__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_31__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_31__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_31__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_31__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_31__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_31__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_32
#define MP1_SYSHUB_TLB_ATTRIBUTE_32__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_32__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_32__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_32__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_32__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_32__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_32__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_33
#define MP1_SYSHUB_TLB_ATTRIBUTE_33__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_33__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_33__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_33__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_33__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_33__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_33__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_34
#define MP1_SYSHUB_TLB_ATTRIBUTE_34__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_34__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_34__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_34__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_34__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_34__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_34__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_35
#define MP1_SYSHUB_TLB_ATTRIBUTE_35__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_35__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_35__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_35__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_35__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_35__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_35__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_36
#define MP1_SYSHUB_TLB_ATTRIBUTE_36__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_36__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_36__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_36__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_36__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_36__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_36__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_37
#define MP1_SYSHUB_TLB_ATTRIBUTE_37__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_37__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_37__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_37__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_37__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_37__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_37__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_38
#define MP1_SYSHUB_TLB_ATTRIBUTE_38__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_38__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_38__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_38__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_38__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_38__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_38__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_39
#define MP1_SYSHUB_TLB_ATTRIBUTE_39__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_39__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_39__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_39__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_39__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_39__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_39__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_40
#define MP1_SYSHUB_TLB_ATTRIBUTE_40__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_40__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_40__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_40__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_40__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_40__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_40__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_41
#define MP1_SYSHUB_TLB_ATTRIBUTE_41__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_41__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_41__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_41__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_41__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_41__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_41__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_42
#define MP1_SYSHUB_TLB_ATTRIBUTE_42__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_42__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_42__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_42__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_42__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_42__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_42__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_43
#define MP1_SYSHUB_TLB_ATTRIBUTE_43__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_43__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_43__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_43__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_43__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_43__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_43__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_44
#define MP1_SYSHUB_TLB_ATTRIBUTE_44__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_44__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_44__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_44__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_44__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_44__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_44__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_45
#define MP1_SYSHUB_TLB_ATTRIBUTE_45__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_45__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_45__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_45__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_45__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_45__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_45__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_46
#define MP1_SYSHUB_TLB_ATTRIBUTE_46__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_46__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_46__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_46__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_46__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_46__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_46__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_47
#define MP1_SYSHUB_TLB_ATTRIBUTE_47__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_47__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_47__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_47__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_47__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_47__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_47__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_48
#define MP1_SYSHUB_TLB_ATTRIBUTE_48__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_48__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_48__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_48__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_48__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_48__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_48__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_49
#define MP1_SYSHUB_TLB_ATTRIBUTE_49__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_49__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_49__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_49__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_49__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_49__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_49__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_50
#define MP1_SYSHUB_TLB_ATTRIBUTE_50__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_50__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_50__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_50__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_50__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_50__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_50__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_51
#define MP1_SYSHUB_TLB_ATTRIBUTE_51__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_51__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_51__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_51__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_51__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_51__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_51__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_52
#define MP1_SYSHUB_TLB_ATTRIBUTE_52__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_52__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_52__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_52__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_52__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_52__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_52__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_53
#define MP1_SYSHUB_TLB_ATTRIBUTE_53__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_53__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_53__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_53__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_53__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_53__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_53__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_54
#define MP1_SYSHUB_TLB_ATTRIBUTE_54__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_54__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_54__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_54__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_54__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_54__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_54__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_55
#define MP1_SYSHUB_TLB_ATTRIBUTE_55__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_55__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_55__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_55__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_55__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_55__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_55__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_56
#define MP1_SYSHUB_TLB_ATTRIBUTE_56__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_56__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_56__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_56__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_56__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_56__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_56__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_57
#define MP1_SYSHUB_TLB_ATTRIBUTE_57__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_57__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_57__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_57__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_57__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_57__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_57__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_58
#define MP1_SYSHUB_TLB_ATTRIBUTE_58__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_58__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_58__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_58__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_58__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_58__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_58__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_59
#define MP1_SYSHUB_TLB_ATTRIBUTE_59__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_59__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_59__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_59__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_59__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_59__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_59__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_60
#define MP1_SYSHUB_TLB_ATTRIBUTE_60__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_60__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_60__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_60__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_60__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_60__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_60__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_61
#define MP1_SYSHUB_TLB_ATTRIBUTE_61__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_61__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_61__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_61__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_61__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_61__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_61__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_TLB_ATTRIBUTE_62
#define MP1_SYSHUB_TLB_ATTRIBUTE_62__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP1_SYSHUB_TLB_ATTRIBUTE_62__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP1_SYSHUB_TLB_ATTRIBUTE_62__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_62__MA_PSP_AES_EN_MASK 0x00008000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_62__MA_PSP_DMA_MASK 0x00800000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_62__MA_PSP_PUB_MASK 0x40000000L
#define MP1_SYSHUB_TLB_ATTRIBUTE_62__MA_PSP_PRIV_MASK 0x80000000L

// MP1_SYSHUB_INT_STATUS
#define MP1_SYSHUB_INT_STATUS__RD_ERROR_MASK 0x00000001L
#define MP1_SYSHUB_INT_STATUS__WR_ERROR_MASK 0x00000002L
#define MP1_SYSHUB_INT_STATUS__REG_ERROR_MASK 0x00000004L

// MP1_SYSHUB_WR_INT_ADDR
#define MP1_SYSHUB_WR_INT_ADDR__ADDR_MASK 0xffffffffL

// MP1_SYSHUB_WR_INT_OTHER
#define MP1_SYSHUB_WR_INT_OTHER__AXI_ID_MASK 0x0003ffffL
#define MP1_SYSHUB_WR_INT_OTHER__ERROR_TLB_MASK 0x00100000L
#define MP1_SYSHUB_WR_INT_OTHER__ERROR_PAGE_MASK 0x00200000L
#define MP1_SYSHUB_WR_INT_OTHER__ERROR_ATTRIB_MASK 0x00400000L
#define MP1_SYSHUB_WR_INT_OTHER__ERROR_PROT_MASK 0x00800000L
#define MP1_SYSHUB_WR_INT_OTHER__ERROR_MST_MASK 0x01000000L
#define MP1_SYSHUB_WR_INT_OTHER__ERROR_AES_MASK 0x02000000L
#define MP1_SYSHUB_WR_INT_OTHER__INT_CLEAR_MASK 0x80000000L

// MP1_SYSHUB_RD_INT_ADDR
#define MP1_SYSHUB_RD_INT_ADDR__ADDR_MASK 0xffffffffL

// MP1_SYSHUB_RD_INT_OTHER
#define MP1_SYSHUB_RD_INT_OTHER__AXI_ID_MASK 0x0003ffffL
#define MP1_SYSHUB_RD_INT_OTHER__ERROR_TLB_MASK 0x00100000L
#define MP1_SYSHUB_RD_INT_OTHER__ERROR_PAGE_MASK 0x00200000L
#define MP1_SYSHUB_RD_INT_OTHER__ERROR_ATTRIB_MASK 0x00400000L
#define MP1_SYSHUB_RD_INT_OTHER__ERROR_PROT_MASK 0x00800000L
#define MP1_SYSHUB_RD_INT_OTHER__ERROR_MST_MASK 0x01000000L
#define MP1_SYSHUB_RD_INT_OTHER__ERROR_AES_MASK 0x02000000L
#define MP1_SYSHUB_RD_INT_OTHER__ERROR_LENGTH_MASK 0x04000000L
#define MP1_SYSHUB_RD_INT_OTHER__INT_CLEAR_MASK 0x80000000L

// MP1_SYSHUB_REG_INT_ADDR
#define MP1_SYSHUB_REG_INT_ADDR__ADDR_MASK 0x0000ffffL

// MP1_SYSHUB_REG_INT_OTHER
#define MP1_SYSHUB_REG_INT_OTHER__AXI_ID_MASK 0x0003ffffL
#define MP1_SYSHUB_REG_INT_OTHER__ERROR_AES_MASK 0x00100000L
#define MP1_SYSHUB_REG_INT_OTHER__ERROR_MST_MASK 0x00200000L
#define MP1_SYSHUB_REG_INT_OTHER__ERROR_ADDR_MASK 0x00400000L
#define MP1_SYSHUB_REG_INT_OTHER__ERROR_PROT_MASK 0x00800000L
#define MP1_SYSHUB_REG_INT_OTHER__INT_CLEAR_MASK 0x80000000L

// MP1_SYSHUB_AXCACHE_CFG
#define MP1_SYSHUB_AXCACHE_CFG__ARCACHE_NONCOH_MASK 0x0000000fL
#define MP1_SYSHUB_AXCACHE_CFG__ARCACHE_COH_MASK 0x000000f0L
#define MP1_SYSHUB_AXCACHE_CFG__AWCACHE_NONCOH_MASK 0x00000f00L
#define MP1_SYSHUB_AXCACHE_CFG__AWCACHE_COH_MASK 0x0000f000L
#define MP1_SYSHUB_AXCACHE_CFG__QOSW_MASK 0x000f0000L
#define MP1_SYSHUB_AXCACHE_CFG__QOSR_MASK 0x00f00000L

// MP1_SYSHUB_DS_OVERRIDE
#define MP1_SYSHUB_DS_OVERRIDE__DS_CNT_MASK 0x000007ffL
#define MP1_SYSHUB_DS_OVERRIDE__DS_DISABLE_MASK 0x00000800L

// MP1_SYSHUB_OUTSTANDING
#define MP1_SYSHUB_OUTSTANDING__PENDING_WR_MASK 0x0000ffffL
#define MP1_SYSHUB_OUTSTANDING__PENDING_RD_MASK 0x00ff0000L

// MP_HUBIF_SOC_TLB0_1
#define MP_HUBIF_SOC_TLB0_1__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_2
#define MP_HUBIF_SOC_TLB0_2__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_3
#define MP_HUBIF_SOC_TLB0_3__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_4
#define MP_HUBIF_SOC_TLB0_4__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_5
#define MP_HUBIF_SOC_TLB0_5__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_6
#define MP_HUBIF_SOC_TLB0_6__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_7
#define MP_HUBIF_SOC_TLB0_7__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_8
#define MP_HUBIF_SOC_TLB0_8__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_9
#define MP_HUBIF_SOC_TLB0_9__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_10
#define MP_HUBIF_SOC_TLB0_10__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_11
#define MP_HUBIF_SOC_TLB0_11__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_12
#define MP_HUBIF_SOC_TLB0_12__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_13
#define MP_HUBIF_SOC_TLB0_13__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_14
#define MP_HUBIF_SOC_TLB0_14__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_15
#define MP_HUBIF_SOC_TLB0_15__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_16
#define MP_HUBIF_SOC_TLB0_16__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_17
#define MP_HUBIF_SOC_TLB0_17__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_18
#define MP_HUBIF_SOC_TLB0_18__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_19
#define MP_HUBIF_SOC_TLB0_19__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_20
#define MP_HUBIF_SOC_TLB0_20__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_21
#define MP_HUBIF_SOC_TLB0_21__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_22
#define MP_HUBIF_SOC_TLB0_22__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_23
#define MP_HUBIF_SOC_TLB0_23__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_24
#define MP_HUBIF_SOC_TLB0_24__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_25
#define MP_HUBIF_SOC_TLB0_25__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_26
#define MP_HUBIF_SOC_TLB0_26__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_27
#define MP_HUBIF_SOC_TLB0_27__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_28
#define MP_HUBIF_SOC_TLB0_28__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_29
#define MP_HUBIF_SOC_TLB0_29__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_30
#define MP_HUBIF_SOC_TLB0_30__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_31
#define MP_HUBIF_SOC_TLB0_31__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_32
#define MP_HUBIF_SOC_TLB0_32__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_33
#define MP_HUBIF_SOC_TLB0_33__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_34
#define MP_HUBIF_SOC_TLB0_34__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_35
#define MP_HUBIF_SOC_TLB0_35__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_36
#define MP_HUBIF_SOC_TLB0_36__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_37
#define MP_HUBIF_SOC_TLB0_37__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_38
#define MP_HUBIF_SOC_TLB0_38__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_39
#define MP_HUBIF_SOC_TLB0_39__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_40
#define MP_HUBIF_SOC_TLB0_40__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_41
#define MP_HUBIF_SOC_TLB0_41__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_42
#define MP_HUBIF_SOC_TLB0_42__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_43
#define MP_HUBIF_SOC_TLB0_43__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_44
#define MP_HUBIF_SOC_TLB0_44__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_45
#define MP_HUBIF_SOC_TLB0_45__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_46
#define MP_HUBIF_SOC_TLB0_46__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_47
#define MP_HUBIF_SOC_TLB0_47__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_48
#define MP_HUBIF_SOC_TLB0_48__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_49
#define MP_HUBIF_SOC_TLB0_49__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_50
#define MP_HUBIF_SOC_TLB0_50__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_51
#define MP_HUBIF_SOC_TLB0_51__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_52
#define MP_HUBIF_SOC_TLB0_52__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_53
#define MP_HUBIF_SOC_TLB0_53__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_54
#define MP_HUBIF_SOC_TLB0_54__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_55
#define MP_HUBIF_SOC_TLB0_55__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_56
#define MP_HUBIF_SOC_TLB0_56__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_57
#define MP_HUBIF_SOC_TLB0_57__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_58
#define MP_HUBIF_SOC_TLB0_58__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_59
#define MP_HUBIF_SOC_TLB0_59__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_60
#define MP_HUBIF_SOC_TLB0_60__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_61
#define MP_HUBIF_SOC_TLB0_61__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB0_62
#define MP_HUBIF_SOC_TLB0_62__SOC_ADDR_MASK 0x003fffffL

// MP_HUBIF_SOC_TLB1_1
#define MP_HUBIF_SOC_TLB1_1__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_1__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_1__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_2
#define MP_HUBIF_SOC_TLB1_2__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_2__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_2__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_3
#define MP_HUBIF_SOC_TLB1_3__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_3__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_3__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_4
#define MP_HUBIF_SOC_TLB1_4__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_4__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_4__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_5
#define MP_HUBIF_SOC_TLB1_5__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_5__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_5__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_6
#define MP_HUBIF_SOC_TLB1_6__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_6__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_6__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_7
#define MP_HUBIF_SOC_TLB1_7__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_7__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_7__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_8
#define MP_HUBIF_SOC_TLB1_8__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_8__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_8__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_9
#define MP_HUBIF_SOC_TLB1_9__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_9__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_9__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_10
#define MP_HUBIF_SOC_TLB1_10__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_10__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_10__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_11
#define MP_HUBIF_SOC_TLB1_11__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_11__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_11__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_12
#define MP_HUBIF_SOC_TLB1_12__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_12__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_12__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_13
#define MP_HUBIF_SOC_TLB1_13__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_13__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_13__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_14
#define MP_HUBIF_SOC_TLB1_14__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_14__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_14__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_15
#define MP_HUBIF_SOC_TLB1_15__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_15__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_15__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_16
#define MP_HUBIF_SOC_TLB1_16__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_16__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_16__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_17
#define MP_HUBIF_SOC_TLB1_17__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_17__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_17__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_18
#define MP_HUBIF_SOC_TLB1_18__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_18__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_18__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_19
#define MP_HUBIF_SOC_TLB1_19__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_19__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_19__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_20
#define MP_HUBIF_SOC_TLB1_20__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_20__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_20__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_21
#define MP_HUBIF_SOC_TLB1_21__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_21__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_21__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_22
#define MP_HUBIF_SOC_TLB1_22__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_22__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_22__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_23
#define MP_HUBIF_SOC_TLB1_23__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_23__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_23__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_24
#define MP_HUBIF_SOC_TLB1_24__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_24__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_24__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_25
#define MP_HUBIF_SOC_TLB1_25__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_25__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_25__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_26
#define MP_HUBIF_SOC_TLB1_26__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_26__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_26__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_27
#define MP_HUBIF_SOC_TLB1_27__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_27__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_27__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_28
#define MP_HUBIF_SOC_TLB1_28__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_28__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_28__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_29
#define MP_HUBIF_SOC_TLB1_29__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_29__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_29__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_30
#define MP_HUBIF_SOC_TLB1_30__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_30__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_30__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_31
#define MP_HUBIF_SOC_TLB1_31__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_31__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_31__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_32
#define MP_HUBIF_SOC_TLB1_32__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_32__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_32__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_33
#define MP_HUBIF_SOC_TLB1_33__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_33__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_33__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_34
#define MP_HUBIF_SOC_TLB1_34__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_34__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_34__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_35
#define MP_HUBIF_SOC_TLB1_35__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_35__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_35__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_36
#define MP_HUBIF_SOC_TLB1_36__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_36__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_36__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_37
#define MP_HUBIF_SOC_TLB1_37__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_37__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_37__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_38
#define MP_HUBIF_SOC_TLB1_38__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_38__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_38__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_39
#define MP_HUBIF_SOC_TLB1_39__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_39__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_39__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_40
#define MP_HUBIF_SOC_TLB1_40__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_40__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_40__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_41
#define MP_HUBIF_SOC_TLB1_41__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_41__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_41__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_42
#define MP_HUBIF_SOC_TLB1_42__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_42__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_42__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_43
#define MP_HUBIF_SOC_TLB1_43__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_43__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_43__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_44
#define MP_HUBIF_SOC_TLB1_44__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_44__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_44__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_45
#define MP_HUBIF_SOC_TLB1_45__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_45__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_45__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_46
#define MP_HUBIF_SOC_TLB1_46__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_46__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_46__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_47
#define MP_HUBIF_SOC_TLB1_47__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_47__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_47__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_48
#define MP_HUBIF_SOC_TLB1_48__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_48__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_48__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_49
#define MP_HUBIF_SOC_TLB1_49__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_49__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_49__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_50
#define MP_HUBIF_SOC_TLB1_50__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_50__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_50__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_51
#define MP_HUBIF_SOC_TLB1_51__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_51__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_51__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_52
#define MP_HUBIF_SOC_TLB1_52__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_52__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_52__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_53
#define MP_HUBIF_SOC_TLB1_53__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_53__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_53__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_54
#define MP_HUBIF_SOC_TLB1_54__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_54__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_54__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_55
#define MP_HUBIF_SOC_TLB1_55__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_55__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_55__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_56
#define MP_HUBIF_SOC_TLB1_56__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_56__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_56__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_57
#define MP_HUBIF_SOC_TLB1_57__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_57__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_57__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_58
#define MP_HUBIF_SOC_TLB1_58__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_58__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_58__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_59
#define MP_HUBIF_SOC_TLB1_59__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_59__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_59__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_60
#define MP_HUBIF_SOC_TLB1_60__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_60__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_60__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_61
#define MP_HUBIF_SOC_TLB1_61__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_61__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_61__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB1_62
#define MP_HUBIF_SOC_TLB1_62__COHERENCE_MASK 0x00000001L
#define MP_HUBIF_SOC_TLB1_62__SEG_SIZE_MASK 0x0000001eL
#define MP_HUBIF_SOC_TLB1_62__SEG_OFFSET_MASK 0x00003fe0L

// MP_HUBIF_SOC_TLB2_1
#define MP_HUBIF_SOC_TLB2_1__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_2
#define MP_HUBIF_SOC_TLB2_2__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_3
#define MP_HUBIF_SOC_TLB2_3__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_4
#define MP_HUBIF_SOC_TLB2_4__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_5
#define MP_HUBIF_SOC_TLB2_5__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_6
#define MP_HUBIF_SOC_TLB2_6__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_7
#define MP_HUBIF_SOC_TLB2_7__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_8
#define MP_HUBIF_SOC_TLB2_8__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_9
#define MP_HUBIF_SOC_TLB2_9__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_10
#define MP_HUBIF_SOC_TLB2_10__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_11
#define MP_HUBIF_SOC_TLB2_11__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_12
#define MP_HUBIF_SOC_TLB2_12__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_13
#define MP_HUBIF_SOC_TLB2_13__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_14
#define MP_HUBIF_SOC_TLB2_14__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_15
#define MP_HUBIF_SOC_TLB2_15__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_16
#define MP_HUBIF_SOC_TLB2_16__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_17
#define MP_HUBIF_SOC_TLB2_17__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_18
#define MP_HUBIF_SOC_TLB2_18__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_19
#define MP_HUBIF_SOC_TLB2_19__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_20
#define MP_HUBIF_SOC_TLB2_20__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_21
#define MP_HUBIF_SOC_TLB2_21__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_22
#define MP_HUBIF_SOC_TLB2_22__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_23
#define MP_HUBIF_SOC_TLB2_23__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_24
#define MP_HUBIF_SOC_TLB2_24__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_25
#define MP_HUBIF_SOC_TLB2_25__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_26
#define MP_HUBIF_SOC_TLB2_26__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_27
#define MP_HUBIF_SOC_TLB2_27__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_28
#define MP_HUBIF_SOC_TLB2_28__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_29
#define MP_HUBIF_SOC_TLB2_29__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_30
#define MP_HUBIF_SOC_TLB2_30__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_31
#define MP_HUBIF_SOC_TLB2_31__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_32
#define MP_HUBIF_SOC_TLB2_32__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_33
#define MP_HUBIF_SOC_TLB2_33__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_34
#define MP_HUBIF_SOC_TLB2_34__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_35
#define MP_HUBIF_SOC_TLB2_35__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_36
#define MP_HUBIF_SOC_TLB2_36__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_37
#define MP_HUBIF_SOC_TLB2_37__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_38
#define MP_HUBIF_SOC_TLB2_38__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_39
#define MP_HUBIF_SOC_TLB2_39__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_40
#define MP_HUBIF_SOC_TLB2_40__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_41
#define MP_HUBIF_SOC_TLB2_41__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_42
#define MP_HUBIF_SOC_TLB2_42__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_43
#define MP_HUBIF_SOC_TLB2_43__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_44
#define MP_HUBIF_SOC_TLB2_44__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_45
#define MP_HUBIF_SOC_TLB2_45__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_46
#define MP_HUBIF_SOC_TLB2_46__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_47
#define MP_HUBIF_SOC_TLB2_47__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_48
#define MP_HUBIF_SOC_TLB2_48__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_49
#define MP_HUBIF_SOC_TLB2_49__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_50
#define MP_HUBIF_SOC_TLB2_50__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_51
#define MP_HUBIF_SOC_TLB2_51__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_52
#define MP_HUBIF_SOC_TLB2_52__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_53
#define MP_HUBIF_SOC_TLB2_53__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_54
#define MP_HUBIF_SOC_TLB2_54__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_55
#define MP_HUBIF_SOC_TLB2_55__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_56
#define MP_HUBIF_SOC_TLB2_56__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_57
#define MP_HUBIF_SOC_TLB2_57__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_58
#define MP_HUBIF_SOC_TLB2_58__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_59
#define MP_HUBIF_SOC_TLB2_59__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_60
#define MP_HUBIF_SOC_TLB2_60__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_61
#define MP_HUBIF_SOC_TLB2_61__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB2_62
#define MP_HUBIF_SOC_TLB2_62__AWUSER_MASK 0xffffffffL

// MP_HUBIF_SOC_TLB3_1
#define MP_HUBIF_SOC_TLB3_1__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_1__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_2
#define MP_HUBIF_SOC_TLB3_2__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_2__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_3
#define MP_HUBIF_SOC_TLB3_3__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_3__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_4
#define MP_HUBIF_SOC_TLB3_4__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_4__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_5
#define MP_HUBIF_SOC_TLB3_5__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_5__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_6
#define MP_HUBIF_SOC_TLB3_6__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_6__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_7
#define MP_HUBIF_SOC_TLB3_7__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_7__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_8
#define MP_HUBIF_SOC_TLB3_8__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_8__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_9
#define MP_HUBIF_SOC_TLB3_9__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_9__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_10
#define MP_HUBIF_SOC_TLB3_10__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_10__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_11
#define MP_HUBIF_SOC_TLB3_11__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_11__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_12
#define MP_HUBIF_SOC_TLB3_12__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_12__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_13
#define MP_HUBIF_SOC_TLB3_13__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_13__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_14
#define MP_HUBIF_SOC_TLB3_14__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_14__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_15
#define MP_HUBIF_SOC_TLB3_15__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_15__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_16
#define MP_HUBIF_SOC_TLB3_16__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_16__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_17
#define MP_HUBIF_SOC_TLB3_17__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_17__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_18
#define MP_HUBIF_SOC_TLB3_18__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_18__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_19
#define MP_HUBIF_SOC_TLB3_19__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_19__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_20
#define MP_HUBIF_SOC_TLB3_20__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_20__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_21
#define MP_HUBIF_SOC_TLB3_21__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_21__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_22
#define MP_HUBIF_SOC_TLB3_22__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_22__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_23
#define MP_HUBIF_SOC_TLB3_23__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_23__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_24
#define MP_HUBIF_SOC_TLB3_24__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_24__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_25
#define MP_HUBIF_SOC_TLB3_25__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_25__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_26
#define MP_HUBIF_SOC_TLB3_26__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_26__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_27
#define MP_HUBIF_SOC_TLB3_27__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_27__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_28
#define MP_HUBIF_SOC_TLB3_28__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_28__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_29
#define MP_HUBIF_SOC_TLB3_29__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_29__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_30
#define MP_HUBIF_SOC_TLB3_30__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_30__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_31
#define MP_HUBIF_SOC_TLB3_31__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_31__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_32
#define MP_HUBIF_SOC_TLB3_32__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_32__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_33
#define MP_HUBIF_SOC_TLB3_33__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_33__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_34
#define MP_HUBIF_SOC_TLB3_34__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_34__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_35
#define MP_HUBIF_SOC_TLB3_35__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_35__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_36
#define MP_HUBIF_SOC_TLB3_36__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_36__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_37
#define MP_HUBIF_SOC_TLB3_37__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_37__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_38
#define MP_HUBIF_SOC_TLB3_38__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_38__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_39
#define MP_HUBIF_SOC_TLB3_39__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_39__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_40
#define MP_HUBIF_SOC_TLB3_40__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_40__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_41
#define MP_HUBIF_SOC_TLB3_41__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_41__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_42
#define MP_HUBIF_SOC_TLB3_42__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_42__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_43
#define MP_HUBIF_SOC_TLB3_43__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_43__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_44
#define MP_HUBIF_SOC_TLB3_44__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_44__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_45
#define MP_HUBIF_SOC_TLB3_45__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_45__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_46
#define MP_HUBIF_SOC_TLB3_46__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_46__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_47
#define MP_HUBIF_SOC_TLB3_47__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_47__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_48
#define MP_HUBIF_SOC_TLB3_48__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_48__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_49
#define MP_HUBIF_SOC_TLB3_49__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_49__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_50
#define MP_HUBIF_SOC_TLB3_50__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_50__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_51
#define MP_HUBIF_SOC_TLB3_51__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_51__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_52
#define MP_HUBIF_SOC_TLB3_52__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_52__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_53
#define MP_HUBIF_SOC_TLB3_53__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_53__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_54
#define MP_HUBIF_SOC_TLB3_54__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_54__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_55
#define MP_HUBIF_SOC_TLB3_55__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_55__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_56
#define MP_HUBIF_SOC_TLB3_56__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_56__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_57
#define MP_HUBIF_SOC_TLB3_57__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_57__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_58
#define MP_HUBIF_SOC_TLB3_58__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_58__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_59
#define MP_HUBIF_SOC_TLB3_59__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_59__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_60
#define MP_HUBIF_SOC_TLB3_60__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_60__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_61
#define MP_HUBIF_SOC_TLB3_61__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_61__WUSER_MASK 0x3c000000L

// MP_HUBIF_SOC_TLB3_62
#define MP_HUBIF_SOC_TLB3_62__ARUSER_MASK 0x03ffffffL
#define MP_HUBIF_SOC_TLB3_62__WUSER_MASK 0x3c000000L

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_1
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_1__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_2
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_2__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_3
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_3__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_4
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_4__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_5
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_5__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_6
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_6__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_7
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_7__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_8
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_8__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_9
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_9__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_10
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_10__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_11
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_11__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_12
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_12__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_13
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_13__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_14
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_14__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_15
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_15__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_16
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_16__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_17
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_17__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_18
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_18__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_19
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_19__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_20
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_20__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_21
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_21__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_22
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_22__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_23
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_23__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_24
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_24__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_25
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_25__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_26
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_26__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_27
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_27__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_28
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_28__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_29
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_29__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_30
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_30__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_31
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_31__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_32
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_32__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_33
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_33__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_34
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_34__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_35
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_35__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_36
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_36__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_37
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_37__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_38
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_38__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_39
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_39__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_40
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_40__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_41
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_41__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_42
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_42__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_43
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_43__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_44
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_44__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_45
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_45__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_46
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_46__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_47
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_47__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_48
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_48__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_49
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_49__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_50
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_50__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_51
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_51__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_52
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_52__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_53
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_53__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_54
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_54__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_55
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_55__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_56
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_56__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_57
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_57__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_58
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_58__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_59
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_59__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_60
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_60__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_61
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_61__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_62
#define MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_62__RW_ATTRIB_MASK 0xffffffffL

// MP_HUBIF_TLB_ATTRIBUTE_1
#define MP_HUBIF_TLB_ATTRIBUTE_1__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_1__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_1__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_1__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_1__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_1__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_1__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_2
#define MP_HUBIF_TLB_ATTRIBUTE_2__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_2__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_2__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_2__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_2__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_2__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_2__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_3
#define MP_HUBIF_TLB_ATTRIBUTE_3__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_3__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_3__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_3__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_3__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_3__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_3__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_4
#define MP_HUBIF_TLB_ATTRIBUTE_4__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_4__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_4__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_4__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_4__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_4__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_4__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_5
#define MP_HUBIF_TLB_ATTRIBUTE_5__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_5__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_5__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_5__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_5__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_5__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_5__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_6
#define MP_HUBIF_TLB_ATTRIBUTE_6__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_6__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_6__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_6__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_6__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_6__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_6__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_7
#define MP_HUBIF_TLB_ATTRIBUTE_7__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_7__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_7__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_7__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_7__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_7__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_7__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_8
#define MP_HUBIF_TLB_ATTRIBUTE_8__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_8__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_8__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_8__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_8__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_8__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_8__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_9
#define MP_HUBIF_TLB_ATTRIBUTE_9__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_9__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_9__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_9__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_9__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_9__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_9__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_10
#define MP_HUBIF_TLB_ATTRIBUTE_10__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_10__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_10__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_10__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_10__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_10__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_10__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_11
#define MP_HUBIF_TLB_ATTRIBUTE_11__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_11__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_11__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_11__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_11__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_11__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_11__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_12
#define MP_HUBIF_TLB_ATTRIBUTE_12__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_12__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_12__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_12__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_12__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_12__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_12__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_13
#define MP_HUBIF_TLB_ATTRIBUTE_13__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_13__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_13__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_13__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_13__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_13__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_13__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_14
#define MP_HUBIF_TLB_ATTRIBUTE_14__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_14__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_14__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_14__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_14__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_14__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_14__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_15
#define MP_HUBIF_TLB_ATTRIBUTE_15__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_15__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_15__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_15__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_15__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_15__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_15__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_16
#define MP_HUBIF_TLB_ATTRIBUTE_16__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_16__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_16__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_16__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_16__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_16__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_16__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_17
#define MP_HUBIF_TLB_ATTRIBUTE_17__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_17__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_17__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_17__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_17__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_17__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_17__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_18
#define MP_HUBIF_TLB_ATTRIBUTE_18__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_18__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_18__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_18__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_18__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_18__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_18__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_19
#define MP_HUBIF_TLB_ATTRIBUTE_19__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_19__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_19__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_19__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_19__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_19__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_19__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_20
#define MP_HUBIF_TLB_ATTRIBUTE_20__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_20__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_20__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_20__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_20__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_20__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_20__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_21
#define MP_HUBIF_TLB_ATTRIBUTE_21__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_21__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_21__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_21__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_21__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_21__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_21__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_22
#define MP_HUBIF_TLB_ATTRIBUTE_22__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_22__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_22__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_22__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_22__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_22__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_22__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_23
#define MP_HUBIF_TLB_ATTRIBUTE_23__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_23__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_23__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_23__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_23__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_23__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_23__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_24
#define MP_HUBIF_TLB_ATTRIBUTE_24__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_24__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_24__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_24__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_24__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_24__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_24__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_25
#define MP_HUBIF_TLB_ATTRIBUTE_25__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_25__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_25__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_25__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_25__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_25__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_25__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_26
#define MP_HUBIF_TLB_ATTRIBUTE_26__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_26__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_26__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_26__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_26__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_26__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_26__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_27
#define MP_HUBIF_TLB_ATTRIBUTE_27__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_27__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_27__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_27__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_27__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_27__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_27__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_28
#define MP_HUBIF_TLB_ATTRIBUTE_28__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_28__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_28__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_28__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_28__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_28__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_28__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_29
#define MP_HUBIF_TLB_ATTRIBUTE_29__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_29__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_29__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_29__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_29__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_29__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_29__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_30
#define MP_HUBIF_TLB_ATTRIBUTE_30__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_30__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_30__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_30__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_30__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_30__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_30__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_31
#define MP_HUBIF_TLB_ATTRIBUTE_31__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_31__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_31__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_31__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_31__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_31__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_31__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_32
#define MP_HUBIF_TLB_ATTRIBUTE_32__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_32__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_32__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_32__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_32__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_32__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_32__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_33
#define MP_HUBIF_TLB_ATTRIBUTE_33__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_33__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_33__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_33__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_33__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_33__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_33__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_34
#define MP_HUBIF_TLB_ATTRIBUTE_34__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_34__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_34__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_34__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_34__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_34__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_34__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_35
#define MP_HUBIF_TLB_ATTRIBUTE_35__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_35__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_35__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_35__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_35__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_35__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_35__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_36
#define MP_HUBIF_TLB_ATTRIBUTE_36__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_36__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_36__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_36__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_36__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_36__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_36__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_37
#define MP_HUBIF_TLB_ATTRIBUTE_37__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_37__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_37__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_37__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_37__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_37__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_37__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_38
#define MP_HUBIF_TLB_ATTRIBUTE_38__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_38__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_38__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_38__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_38__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_38__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_38__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_39
#define MP_HUBIF_TLB_ATTRIBUTE_39__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_39__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_39__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_39__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_39__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_39__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_39__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_40
#define MP_HUBIF_TLB_ATTRIBUTE_40__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_40__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_40__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_40__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_40__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_40__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_40__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_41
#define MP_HUBIF_TLB_ATTRIBUTE_41__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_41__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_41__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_41__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_41__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_41__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_41__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_42
#define MP_HUBIF_TLB_ATTRIBUTE_42__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_42__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_42__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_42__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_42__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_42__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_42__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_43
#define MP_HUBIF_TLB_ATTRIBUTE_43__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_43__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_43__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_43__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_43__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_43__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_43__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_44
#define MP_HUBIF_TLB_ATTRIBUTE_44__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_44__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_44__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_44__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_44__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_44__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_44__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_45
#define MP_HUBIF_TLB_ATTRIBUTE_45__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_45__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_45__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_45__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_45__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_45__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_45__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_46
#define MP_HUBIF_TLB_ATTRIBUTE_46__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_46__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_46__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_46__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_46__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_46__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_46__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_47
#define MP_HUBIF_TLB_ATTRIBUTE_47__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_47__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_47__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_47__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_47__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_47__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_47__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_48
#define MP_HUBIF_TLB_ATTRIBUTE_48__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_48__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_48__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_48__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_48__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_48__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_48__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_49
#define MP_HUBIF_TLB_ATTRIBUTE_49__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_49__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_49__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_49__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_49__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_49__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_49__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_50
#define MP_HUBIF_TLB_ATTRIBUTE_50__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_50__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_50__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_50__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_50__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_50__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_50__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_51
#define MP_HUBIF_TLB_ATTRIBUTE_51__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_51__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_51__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_51__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_51__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_51__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_51__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_52
#define MP_HUBIF_TLB_ATTRIBUTE_52__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_52__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_52__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_52__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_52__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_52__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_52__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_53
#define MP_HUBIF_TLB_ATTRIBUTE_53__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_53__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_53__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_53__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_53__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_53__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_53__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_54
#define MP_HUBIF_TLB_ATTRIBUTE_54__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_54__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_54__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_54__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_54__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_54__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_54__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_55
#define MP_HUBIF_TLB_ATTRIBUTE_55__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_55__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_55__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_55__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_55__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_55__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_55__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_56
#define MP_HUBIF_TLB_ATTRIBUTE_56__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_56__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_56__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_56__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_56__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_56__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_56__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_57
#define MP_HUBIF_TLB_ATTRIBUTE_57__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_57__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_57__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_57__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_57__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_57__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_57__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_58
#define MP_HUBIF_TLB_ATTRIBUTE_58__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_58__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_58__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_58__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_58__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_58__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_58__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_59
#define MP_HUBIF_TLB_ATTRIBUTE_59__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_59__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_59__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_59__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_59__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_59__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_59__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_60
#define MP_HUBIF_TLB_ATTRIBUTE_60__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_60__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_60__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_60__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_60__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_60__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_60__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_61
#define MP_HUBIF_TLB_ATTRIBUTE_61__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_61__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_61__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_61__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_61__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_61__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_61__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_TLB_ATTRIBUTE_62
#define MP_HUBIF_TLB_ATTRIBUTE_62__MA_PSP_ARPROT_1_MASK 0x00000001L
#define MP_HUBIF_TLB_ATTRIBUTE_62__MA_PSP_AWPROT_1_MASK 0x00000002L
#define MP_HUBIF_TLB_ATTRIBUTE_62__MA_PSP_AES_KEY_SEL_MASK 0x00006000L
#define MP_HUBIF_TLB_ATTRIBUTE_62__MA_PSP_AES_EN_MASK 0x00008000L
#define MP_HUBIF_TLB_ATTRIBUTE_62__MA_PSP_CCP_MASK 0x00800000L
#define MP_HUBIF_TLB_ATTRIBUTE_62__MA_PSP_PUB_MASK 0x40000000L
#define MP_HUBIF_TLB_ATTRIBUTE_62__MA_PSP_PRIV_MASK 0x80000000L

// MP_HUBIF_INT_STATUS
#define MP_HUBIF_INT_STATUS__RD_ERROR_MASK 0x00000001L
#define MP_HUBIF_INT_STATUS__WR_ERROR_MASK 0x00000002L
#define MP_HUBIF_INT_STATUS__REG_ERROR_MASK 0x00000004L

// MP_HUBIF_WR_INT_ADDR
#define MP_HUBIF_WR_INT_ADDR__ADDR_MASK 0xffffffffL

// MP_HUBIF_WR_INT_OTHER
#define MP_HUBIF_WR_INT_OTHER__AXI_ID_MASK 0x0003ffffL
#define MP_HUBIF_WR_INT_OTHER__ERROR_TLB_MASK 0x00100000L
#define MP_HUBIF_WR_INT_OTHER__ERROR_PAGE_MASK 0x00200000L
#define MP_HUBIF_WR_INT_OTHER__ERROR_ATTRIB_MASK 0x00400000L
#define MP_HUBIF_WR_INT_OTHER__ERROR_PROT_MASK 0x00800000L
#define MP_HUBIF_WR_INT_OTHER__ERROR_MST_MASK 0x01000000L
#define MP_HUBIF_WR_INT_OTHER__ERROR_AES_MASK 0x02000000L
#define MP_HUBIF_WR_INT_OTHER__INT_CLEAR_MASK 0x80000000L

// MP_HUBIF_RD_INT_ADDR
#define MP_HUBIF_RD_INT_ADDR__ADDR_MASK 0xffffffffL

// MP_HUBIF_RD_INT_OTHER
#define MP_HUBIF_RD_INT_OTHER__AXI_ID_MASK 0x0003ffffL
#define MP_HUBIF_RD_INT_OTHER__ERROR_TLB_MASK 0x00100000L
#define MP_HUBIF_RD_INT_OTHER__ERROR_PAGE_MASK 0x00200000L
#define MP_HUBIF_RD_INT_OTHER__ERROR_ATTRIB_MASK 0x00400000L
#define MP_HUBIF_RD_INT_OTHER__ERROR_PROT_MASK 0x00800000L
#define MP_HUBIF_RD_INT_OTHER__ERROR_MST_MASK 0x01000000L
#define MP_HUBIF_RD_INT_OTHER__ERROR_AES_MASK 0x02000000L
#define MP_HUBIF_RD_INT_OTHER__ERROR_LENGTH_MASK 0x04000000L
#define MP_HUBIF_RD_INT_OTHER__INT_CLEAR_MASK 0x80000000L

// MP_HUBIF_REG_INT_ADDR
#define MP_HUBIF_REG_INT_ADDR__ADDR_MASK 0x0000ffffL

// MP_HUBIF_REG_INT_OTHER
#define MP_HUBIF_REG_INT_OTHER__AXI_ID_MASK 0x0003ffffL
#define MP_HUBIF_REG_INT_OTHER__ERROR_AES_MASK 0x00100000L
#define MP_HUBIF_REG_INT_OTHER__ERROR_MST_MASK 0x00200000L
#define MP_HUBIF_REG_INT_OTHER__ERROR_ADDR_MASK 0x00400000L
#define MP_HUBIF_REG_INT_OTHER__ERROR_PROT_MASK 0x00800000L
#define MP_HUBIF_REG_INT_OTHER__INT_CLEAR_MASK 0x80000000L

// MP_HUBIF_AXCACHE_CFG
#define MP_HUBIF_AXCACHE_CFG__ARCACHE_NONCOH_MASK 0x0000000fL
#define MP_HUBIF_AXCACHE_CFG__ARCACHE_COH_MASK 0x000000f0L
#define MP_HUBIF_AXCACHE_CFG__AWCACHE_NONCOH_MASK 0x00000f00L
#define MP_HUBIF_AXCACHE_CFG__AWCACHE_COH_MASK 0x0000f000L
#define MP_HUBIF_AXCACHE_CFG__QOSW_MASK 0x000f0000L
#define MP_HUBIF_AXCACHE_CFG__QOSR_MASK 0x00f00000L

// MP_HUBIF_DS_OVERRIDE
#define MP_HUBIF_DS_OVERRIDE__DS_CNT_MASK 0x000007ffL
#define MP_HUBIF_DS_OVERRIDE__DS_DISABLE_MASK 0x00000800L

// MP_HUBIF_OUTSTANDING
#define MP_HUBIF_OUTSTANDING__PENDING_WR_MASK 0x0000ffffL
#define MP_HUBIF_OUTSTANDING__PENDING_RD_MASK 0x00ff0000L

// HUBIF_NB_AX_ADDR_LO
#define HUBIF_NB_AX_ADDR_LO__AX_ADDR_LO_MASK 0xffffffffL

// HUBIF_NB_AX_MISC
#define HUBIF_NB_AX_MISC__AX_ADDR_HI_MASK 0x0000ffffL
#define HUBIF_NB_AX_MISC__AX_ID_MASK 0x00ff0000L
#define HUBIF_NB_AX_MISC__AX_QOS_MASK 0x0f000000L

// HUBIF_NB_AX_MISC_2
#define HUBIF_NB_AX_MISC_2__AX_LEN_MASK 0x000000ffL
#define HUBIF_NB_AX_MISC_2__AX_SIZE_MASK 0x00000700L
#define HUBIF_NB_AX_MISC_2__AX_BURST_MASK 0x00001800L
#define HUBIF_NB_AX_MISC_2__AX_CACHE_MASK 0x0001e000L
#define HUBIF_NB_AX_MISC_2__AX_PROT_MASK 0x000e0000L
#define HUBIF_NB_AX_MISC_2__AX_USER_MASK 0x03f00000L
#define HUBIF_NB_AX_MISC_2__AX_LOCK_MASK 0x0c000000L
#define HUBIF_NB_AX_MISC_2__AX_OPCODE_MASK 0x10000000L
#define HUBIF_NB_AX_MISC_2__AX_TRAN_STRT_MASK 0x20000000L
#define HUBIF_NB_AX_MISC_2__AX_TRAN_END_MASK 0x40000000L

// HUBIF_NB_WSTRB0
#define HUBIF_NB_WSTRB0__AX_WSTRB_MASK 0xffffffffL

// HUBIF_NB_WSTRB1
#define HUBIF_NB_WSTRB1__AX_WSTRB_MASK 0xffffffffL

// HUBIF_NB_WDATA0
#define HUBIF_NB_WDATA0__AX_WDATA_MASK 0xffffffffL

// HUBIF_NB_WDATA1
#define HUBIF_NB_WDATA1__AX_WDATA_MASK 0xffffffffL

// HUBIF_NB_WDATA2
#define HUBIF_NB_WDATA2__AX_WDATA_MASK 0xffffffffL

// HUBIF_NB_WDATA3
#define HUBIF_NB_WDATA3__AX_WDATA_MASK 0xffffffffL

// HUBIF_NB_WDATA4
#define HUBIF_NB_WDATA4__AX_WDATA_MASK 0xffffffffL

// HUBIF_NB_WDATA5
#define HUBIF_NB_WDATA5__AX_WDATA_MASK 0xffffffffL

// HUBIF_NB_WDATA6
#define HUBIF_NB_WDATA6__AX_WDATA_MASK 0xffffffffL

// HUBIF_NB_WDATA7
#define HUBIF_NB_WDATA7__AX_WDATA_MASK 0xffffffffL

// HUBIF_NB_WDATA8
#define HUBIF_NB_WDATA8__AX_WDATA_MASK 0xffffffffL

// HUBIF_NB_WDATA9
#define HUBIF_NB_WDATA9__AX_WDATA_MASK 0xffffffffL

// HUBIF_NB_WDATA10
#define HUBIF_NB_WDATA10__AX_WDATA_MASK 0xffffffffL

// HUBIF_NB_WDATA11
#define HUBIF_NB_WDATA11__AX_WDATA_MASK 0xffffffffL

// HUBIF_NB_WDATA12
#define HUBIF_NB_WDATA12__AX_WDATA_MASK 0xffffffffL

// HUBIF_NB_WDATA13
#define HUBIF_NB_WDATA13__AX_WDATA_MASK 0xffffffffL

// HUBIF_NB_WDATA14
#define HUBIF_NB_WDATA14__AX_WDATA_MASK 0xffffffffL

// HUBIF_NB_WDATA15
#define HUBIF_NB_WDATA15__AX_WDATA_MASK 0xffffffffL

// HUBIF_NB_RDATA0
#define HUBIF_NB_RDATA0__AX_RDATA_MASK 0xffffffffL

// HUBIF_NB_RDATA1
#define HUBIF_NB_RDATA1__AX_RDATA_MASK 0xffffffffL

// HUBIF_NB_RDATA2
#define HUBIF_NB_RDATA2__AX_RDATA_MASK 0xffffffffL

// HUBIF_NB_RDATA3
#define HUBIF_NB_RDATA3__AX_RDATA_MASK 0xffffffffL

// HUBIF_NB_RDATA4
#define HUBIF_NB_RDATA4__AX_RDATA_MASK 0xffffffffL

// HUBIF_NB_RDATA5
#define HUBIF_NB_RDATA5__AX_RDATA_MASK 0xffffffffL

// HUBIF_NB_RDATA6
#define HUBIF_NB_RDATA6__AX_RDATA_MASK 0xffffffffL

// HUBIF_NB_RDATA7
#define HUBIF_NB_RDATA7__AX_RDATA_MASK 0xffffffffL

// HUBIF_NB_RDATA8
#define HUBIF_NB_RDATA8__AX_RDATA_MASK 0xffffffffL

// HUBIF_NB_RDATA9
#define HUBIF_NB_RDATA9__AX_RDATA_MASK 0xffffffffL

// HUBIF_NB_RDATA10
#define HUBIF_NB_RDATA10__AX_RDATA_MASK 0xffffffffL

// HUBIF_NB_RDATA11
#define HUBIF_NB_RDATA11__AX_RDATA_MASK 0xffffffffL

// HUBIF_NB_RDATA12
#define HUBIF_NB_RDATA12__AX_RDATA_MASK 0xffffffffL

// HUBIF_NB_RDATA13
#define HUBIF_NB_RDATA13__AX_RDATA_MASK 0xffffffffL

// HUBIF_NB_RDATA14
#define HUBIF_NB_RDATA14__AX_RDATA_MASK 0xffffffffL

// HUBIF_NB_RDATA15
#define HUBIF_NB_RDATA15__AX_RDATA_MASK 0xffffffffL

// HUBIF_NB_AXI_RESP
#define HUBIF_NB_AXI_RESP__AXI_RESP_MASK 0x0000ffffL

// HUBIF_NB_ACC_VIOLATION_INT_LOG_STATUS
#define HUBIF_NB_ACC_VIOLATION_INT_LOG_STATUS__ACC_VIOLATION_DETECTED_MASK 0x00000001L
#define HUBIF_NB_ACC_VIOLATION_INT_LOG_STATUS__ACC_VIOLATION_TYPE_MASK 0x00000006L
#define HUBIF_NB_ACC_VIOLATION_INT_LOG_STATUS__ACC_VIOLATION_LOG_CLEAR_MASK 0x00000008L
#define HUBIF_NB_ACC_VIOLATION_INT_LOG_STATUS__REG_CLK_STS_MASK 0x00000010L
#define HUBIF_NB_ACC_VIOLATION_INT_LOG_STATUS__ALLOW_NON_PRIV_REG_ACC_MASK 0x00000020L
#define HUBIF_NB_ACC_VIOLATION_INT_LOG_STATUS__WRITE_REQ_CNT_EN_MASK 0x00000040L
#define HUBIF_NB_ACC_VIOLATION_INT_LOG_STATUS__READ_REQ_CNT_EN_MASK 0x00000080L
#define HUBIF_NB_ACC_VIOLATION_INT_LOG_STATUS__AXI_ID_MASK 0x03ffff00L
#define HUBIF_NB_ACC_VIOLATION_INT_LOG_STATUS__AXI_APROT_MASK 0x1c000000L

// HUBIF_ACC_VIOLATION_LOG_ADDR
#define HUBIF_ACC_VIOLATION_LOG_ADDR__AXI_ADDR_MASK 0xffffffffL

// SMNIF_TLB_0
#define SMNIF_TLB_0__SMN_ADDR_LOWER_MASK 0x0000ffffL
#define SMNIF_TLB_0__SMN_ADDR_UPPER_MASK 0xffff0000L

// SMNIF_TLB_1
#define SMNIF_TLB_1__SMN_ADDR_LOWER_MASK 0x0000ffffL
#define SMNIF_TLB_1__SMN_ADDR_UPPER_MASK 0xffff0000L

// SMNIF_TLB_2
#define SMNIF_TLB_2__SMN_ADDR_LOWER_MASK 0x0000ffffL
#define SMNIF_TLB_2__SMN_ADDR_UPPER_MASK 0xffff0000L

// SMNIF_TLB_3
#define SMNIF_TLB_3__SMN_ADDR_LOWER_MASK 0x0000ffffL
#define SMNIF_TLB_3__SMN_ADDR_UPPER_MASK 0xffff0000L

// SMNIF_TLB_4
#define SMNIF_TLB_4__SMN_ADDR_LOWER_MASK 0x0000ffffL
#define SMNIF_TLB_4__SMN_ADDR_UPPER_MASK 0xffff0000L

// SMNIF_TLB_5
#define SMNIF_TLB_5__SMN_ADDR_LOWER_MASK 0x0000ffffL
#define SMNIF_TLB_5__SMN_ADDR_UPPER_MASK 0xffff0000L

// SMNIF_TLB_6
#define SMNIF_TLB_6__SMN_ADDR_LOWER_MASK 0x0000ffffL
#define SMNIF_TLB_6__SMN_ADDR_UPPER_MASK 0xffff0000L

// SMNIF_TLB_7
#define SMNIF_TLB_7__SMN_ADDR_LOWER_MASK 0x0000ffffL
#define SMNIF_TLB_7__SMN_ADDR_UPPER_MASK 0xffff0000L

// SMNIF_TLB_8
#define SMNIF_TLB_8__SMN_ADDR_LOWER_MASK 0x0000ffffL
#define SMNIF_TLB_8__SMN_ADDR_UPPER_MASK 0xffff0000L

// SMNIF_TLB_9
#define SMNIF_TLB_9__SMN_ADDR_LOWER_MASK 0x0000ffffL
#define SMNIF_TLB_9__SMN_ADDR_UPPER_MASK 0xffff0000L

// SMNIF_TLB_10
#define SMNIF_TLB_10__SMN_ADDR_LOWER_MASK 0x0000ffffL
#define SMNIF_TLB_10__SMN_ADDR_UPPER_MASK 0xffff0000L

// SMNIF_TLB_11
#define SMNIF_TLB_11__SMN_ADDR_LOWER_MASK 0x0000ffffL
#define SMNIF_TLB_11__SMN_ADDR_UPPER_MASK 0xffff0000L

// SMNIF_TLB_12
#define SMNIF_TLB_12__SMN_ADDR_LOWER_MASK 0x0000ffffL
#define SMNIF_TLB_12__SMN_ADDR_UPPER_MASK 0xffff0000L

// SMNIF_TLB_13
#define SMNIF_TLB_13__SMN_ADDR_LOWER_MASK 0x0000ffffL
#define SMNIF_TLB_13__SMN_ADDR_UPPER_MASK 0xffff0000L

// SMNIF_TLB_14
#define SMNIF_TLB_14__SMN_ADDR_LOWER_MASK 0x0000ffffL
#define SMNIF_TLB_14__SMN_ADDR_UPPER_MASK 0xffff0000L

// SMNIF_TLB_15
#define SMNIF_TLB_15__SMN_ADDR_LOWER_MASK 0x0000ffffL
#define SMNIF_TLB_15__SMN_ADDR_UPPER_MASK 0xffff0000L

// SMNIF_TLV0
#define SMNIF_TLV0__TLB0_MASK 0x00000007L
#define SMNIF_TLV0__TLB1_MASK 0x00000070L
#define SMNIF_TLV0__TLB2_MASK 0x00000700L
#define SMNIF_TLV0__TLB3_MASK 0x00007000L
#define SMNIF_TLV0__TLB4_MASK 0x00070000L
#define SMNIF_TLV0__TLB5_MASK 0x00700000L
#define SMNIF_TLV0__TLB6_MASK 0x07000000L
#define SMNIF_TLV0__TLB7_MASK 0x70000000L

// SMNIF_TLV1
#define SMNIF_TLV1__TLB8_MASK 0x00000007L
#define SMNIF_TLV1__TLB9_MASK 0x00000070L
#define SMNIF_TLV1__TLB10_MASK 0x00000700L
#define SMNIF_TLV1__TLB11_MASK 0x00007000L
#define SMNIF_TLV1__TLB12_MASK 0x00070000L
#define SMNIF_TLV1__TLB13_MASK 0x00700000L
#define SMNIF_TLV1__TLB14_MASK 0x07000000L
#define SMNIF_TLV1__TLB15_MASK 0x70000000L

// SMNIF_TLV2
#define SMNIF_TLV2__TLB16_MASK 0x00000007L
#define SMNIF_TLV2__TLB17_MASK 0x00000070L
#define SMNIF_TLV2__TLB18_MASK 0x00000700L
#define SMNIF_TLV2__TLB19_MASK 0x00007000L
#define SMNIF_TLV2__TLB20_MASK 0x00070000L
#define SMNIF_TLV2__TLB21_MASK 0x00700000L
#define SMNIF_TLV2__TLB22_MASK 0x07000000L
#define SMNIF_TLV2__TLB23_MASK 0x70000000L

// SMNIF_TLV3
#define SMNIF_TLV3__TLB24_MASK 0x00000007L
#define SMNIF_TLV3__TLB25_MASK 0x00000070L
#define SMNIF_TLV3__TLB26_MASK 0x00000700L
#define SMNIF_TLV3__TLB27_MASK 0x00007000L
#define SMNIF_TLV3__TLB28_MASK 0x00070000L
#define SMNIF_TLV3__TLB29_MASK 0x00700000L
#define SMNIF_TLV3__TLB30_MASK 0x07000000L
#define SMNIF_TLV3__TLB31_MASK 0x70000000L

// SMNIF_TLB_QOS
#define SMNIF_TLB_QOS__TLB_QOS_MASK 0xffffffffL

// SMNIF_ACC_VIOLATION_LOG_ADDR
#define SMNIF_ACC_VIOLATION_LOG_ADDR__AXI_ADDR_MASK 0xffffffffL

// SMNIF_ACC_VIOLATION_LOG_STATUS
#define SMNIF_ACC_VIOLATION_LOG_STATUS__ACC_VIOLATION_DETECTED_MASK 0x00000001L
#define SMNIF_ACC_VIOLATION_LOG_STATUS__ACC_VIOLATION_TYPE_MASK 0x00000006L
#define SMNIF_ACC_VIOLATION_LOG_STATUS__ACC_VIOLATION_LOG_CLEAR_MASK 0x00000008L
#define SMNIF_ACC_VIOLATION_LOG_STATUS__AXI_ID_MASK 0x03ffff00L
#define SMNIF_ACC_VIOLATION_LOG_STATUS__AXI_PROT_MASK 0x1c000000L

// SMNIF_LPBK_WR_VIOL_ADDR
#define SMNIF_LPBK_WR_VIOL_ADDR__AXI_ADDR_MASK 0xffffffffL

// SMNIF_LPBK_WR_VIOL_STATUS
#define SMNIF_LPBK_WR_VIOL_STATUS__VIOL_DET_MASK 0x00000001L
#define SMNIF_LPBK_WR_VIOL_STATUS__VIOL_CLEAR_MASK 0x00000008L
#define SMNIF_LPBK_WR_VIOL_STATUS__AXI_ID_MASK 0x03ffff00L
#define SMNIF_LPBK_WR_VIOL_STATUS__AXI_PROT_MASK 0x1c000000L

// SMNIF_LPBK_RD_VIOL_ADDR
#define SMNIF_LPBK_RD_VIOL_ADDR__AXI_ADDR_MASK 0xffffffffL

// SMNIF_LPBK_RD_VIOL_STATUS
#define SMNIF_LPBK_RD_VIOL_STATUS__VIOL_DET_MASK 0x00000001L
#define SMNIF_LPBK_RD_VIOL_STATUS__VIOL_CLEAR_MASK 0x00000008L
#define SMNIF_LPBK_RD_VIOL_STATUS__AXI_ID_MASK 0x03ffff00L
#define SMNIF_LPBK_RD_VIOL_STATUS__AXI_PROT_MASK 0x1c000000L

// SMNIF_MISC_CTRL
#define SMNIF_MISC_CTRL__CLK_GATE_EN_MASK 0x00000001L
#define SMNIF_MISC_CTRL__CLK_GATE_OVERRIDE_MASK 0x00000002L
#define SMNIF_MISC_CTRL__CLK_GATE_TIMEOUT_MASK 0x0000003cL
#define SMNIF_MISC_CTRL__REG_CLK_STS_MASK 0x00010000L
#define SMNIF_MISC_CTRL__ALLOW_NON_PRIV_REG_ACC_MASK 0x00020000L
#define SMNIF_MISC_CTRL__WRITE_REQ_CNT_EN_MASK 0x00040000L
#define SMNIF_MISC_CTRL__READ_REQ_CNT_EN_MASK 0x00080000L
#define SMNIF_MISC_CTRL__FORCE_INGRESS_PROT_MASK 0x01000000L

// SMNIF_REQ_CNT
#define SMNIF_REQ_CNT__WRITE_REQ_CNT_MASK 0x000000ffL
#define SMNIF_REQ_CNT__READ_REQ_CNT_MASK 0x0000ff00L

// SMNIF_SCRATCH0
#define SMNIF_SCRATCH0__DATA_MASK 0xffffffffL

// SMNIF_SCRATCH1
#define SMNIF_SCRATCH1__DATA_MASK 0xffffffffL

// SMNIF_SCRATCH2
#define SMNIF_SCRATCH2__DATA_MASK 0xffffffffL

// SMNIF_SCRATCH3
#define SMNIF_SCRATCH3__DATA_MASK 0xffffffffL

// SMNIF_SECURE_CTRL
#define SMNIF_SECURE_CTRL__ALLOW_NONMP_SRAM_ACCESS_MASK 0x00000001L

// SMNIF_TLVMASK_SECURE
#define SMNIF_TLVMASK_SECURE__TLV0_MASK_MASK 0x00000007L
#define SMNIF_TLVMASK_SECURE__TLV1_MASK_MASK 0x00000070L
#define SMNIF_TLVMASK_SECURE__TLV2_MASK_MASK 0x00000700L
#define SMNIF_TLVMASK_SECURE__TLV3_MASK_MASK 0x00007000L
#define SMNIF_TLVMASK_SECURE__TLV4_MASK_MASK 0x00070000L
#define SMNIF_TLVMASK_SECURE__TLV5_MASK_MASK 0x00700000L
#define SMNIF_TLVMASK_SECURE__TLV6_MASK_MASK 0x07000000L
#define SMNIF_TLVMASK_SECURE__TLV7_MASK_MASK 0x70000000L

// SMNIF_TLVMASK_NONSECURE
#define SMNIF_TLVMASK_NONSECURE__TLV0_NSMASK_MASK 0x00000007L
#define SMNIF_TLVMASK_NONSECURE__TLV1_NSMASK_MASK 0x00000070L
#define SMNIF_TLVMASK_NONSECURE__TLV2_NSMASK_MASK 0x00000700L
#define SMNIF_TLVMASK_NONSECURE__TLV3_NSMASK_MASK 0x00007000L
#define SMNIF_TLVMASK_NONSECURE__TLV4_NSMASK_MASK 0x00070000L
#define SMNIF_TLVMASK_NONSECURE__TLV5_NSMASK_MASK 0x00700000L
#define SMNIF_TLVMASK_NONSECURE__TLV6_NSMASK_MASK 0x07000000L
#define SMNIF_TLVMASK_NONSECURE__TLV7_NSMASK_MASK 0x70000000L

// SMNIF_TLR_0
#define SMNIF_TLR_0__MASK_MASK 0x000000ffL
#define SMNIF_TLR_0__RD_ACC_MASK 0x00000100L
#define SMNIF_TLR_0__WR_ACC_MASK 0x00000200L
#define SMNIF_TLR_0__SLV_ADDR_MASK 0x00003c00L
#define SMNIF_TLR_0__VALID_MASK 0x00008000L

// SMNIF_TLR_ADDR_0
#define SMNIF_TLR_ADDR_0__START_ADDR_MASK 0x0000ffffL
#define SMNIF_TLR_ADDR_0__END_ADDR_MASK 0xffff0000L

// SMNIF_TLR_1
#define SMNIF_TLR_1__MASK_MASK 0x000000ffL
#define SMNIF_TLR_1__RD_ACC_MASK 0x00000100L
#define SMNIF_TLR_1__WR_ACC_MASK 0x00000200L
#define SMNIF_TLR_1__SLV_ADDR_MASK 0x00003c00L
#define SMNIF_TLR_1__VALID_MASK 0x00008000L

// SMNIF_TLR_ADDR_1
#define SMNIF_TLR_ADDR_1__START_ADDR_MASK 0x0000ffffL
#define SMNIF_TLR_ADDR_1__END_ADDR_MASK 0xffff0000L

// SMNIF_TLR_2
#define SMNIF_TLR_2__MASK_MASK 0x000000ffL
#define SMNIF_TLR_2__RD_ACC_MASK 0x00000100L
#define SMNIF_TLR_2__WR_ACC_MASK 0x00000200L
#define SMNIF_TLR_2__SLV_ADDR_MASK 0x00003c00L
#define SMNIF_TLR_2__VALID_MASK 0x00008000L

// SMNIF_TLR_ADDR_2
#define SMNIF_TLR_ADDR_2__START_ADDR_MASK 0x0000ffffL
#define SMNIF_TLR_ADDR_2__END_ADDR_MASK 0xffff0000L

// SMNIF_TLR_3
#define SMNIF_TLR_3__MASK_MASK 0x000000ffL
#define SMNIF_TLR_3__RD_ACC_MASK 0x00000100L
#define SMNIF_TLR_3__WR_ACC_MASK 0x00000200L
#define SMNIF_TLR_3__SLV_ADDR_MASK 0x00003c00L
#define SMNIF_TLR_3__VALID_MASK 0x00008000L

// SMNIF_TLR_ADDR_3
#define SMNIF_TLR_ADDR_3__START_ADDR_MASK 0x0000ffffL
#define SMNIF_TLR_ADDR_3__END_ADDR_MASK 0xffff0000L

// SMNIF_TLR_4
#define SMNIF_TLR_4__MASK_MASK 0x000000ffL
#define SMNIF_TLR_4__RD_ACC_MASK 0x00000100L
#define SMNIF_TLR_4__WR_ACC_MASK 0x00000200L
#define SMNIF_TLR_4__SLV_ADDR_MASK 0x00003c00L
#define SMNIF_TLR_4__VALID_MASK 0x00008000L

// SMNIF_TLR_ADDR_4
#define SMNIF_TLR_ADDR_4__START_ADDR_MASK 0x0000ffffL
#define SMNIF_TLR_ADDR_4__END_ADDR_MASK 0xffff0000L

// SMNIF_TLR_5
#define SMNIF_TLR_5__MASK_MASK 0x000000ffL
#define SMNIF_TLR_5__RD_ACC_MASK 0x00000100L
#define SMNIF_TLR_5__WR_ACC_MASK 0x00000200L
#define SMNIF_TLR_5__SLV_ADDR_MASK 0x00003c00L
#define SMNIF_TLR_5__VALID_MASK 0x00008000L

// SMNIF_TLR_ADDR_5
#define SMNIF_TLR_ADDR_5__START_ADDR_MASK 0x0000ffffL
#define SMNIF_TLR_ADDR_5__END_ADDR_MASK 0xffff0000L

// SMNIF_TLR_6
#define SMNIF_TLR_6__MASK_MASK 0x000000ffL
#define SMNIF_TLR_6__RD_ACC_MASK 0x00000100L
#define SMNIF_TLR_6__WR_ACC_MASK 0x00000200L
#define SMNIF_TLR_6__SLV_ADDR_MASK 0x00003c00L
#define SMNIF_TLR_6__VALID_MASK 0x00008000L

// SMNIF_TLR_ADDR_6
#define SMNIF_TLR_ADDR_6__START_ADDR_MASK 0x0000ffffL
#define SMNIF_TLR_ADDR_6__END_ADDR_MASK 0xffff0000L

// SMNIF_TLR_7
#define SMNIF_TLR_7__MASK_MASK 0x000000ffL
#define SMNIF_TLR_7__RD_ACC_MASK 0x00000100L
#define SMNIF_TLR_7__WR_ACC_MASK 0x00000200L
#define SMNIF_TLR_7__SLV_ADDR_MASK 0x00003c00L
#define SMNIF_TLR_7__VALID_MASK 0x00008000L

// SMNIF_TLR_ADDR_7
#define SMNIF_TLR_ADDR_7__START_ADDR_MASK 0x0000ffffL
#define SMNIF_TLR_ADDR_7__END_ADDR_MASK 0xffff0000L

// SMNIF_TLR_8
#define SMNIF_TLR_8__MASK_MASK 0x000000ffL
#define SMNIF_TLR_8__RD_ACC_MASK 0x00000100L
#define SMNIF_TLR_8__WR_ACC_MASK 0x00000200L
#define SMNIF_TLR_8__SLV_ADDR_MASK 0x00003c00L
#define SMNIF_TLR_8__VALID_MASK 0x00008000L

// SMNIF_TLR_ADDR_8
#define SMNIF_TLR_ADDR_8__START_ADDR_MASK 0x0000ffffL
#define SMNIF_TLR_ADDR_8__END_ADDR_MASK 0xffff0000L

// SMNIF_TLR_9
#define SMNIF_TLR_9__MASK_MASK 0x000000ffL
#define SMNIF_TLR_9__RD_ACC_MASK 0x00000100L
#define SMNIF_TLR_9__WR_ACC_MASK 0x00000200L
#define SMNIF_TLR_9__SLV_ADDR_MASK 0x00003c00L
#define SMNIF_TLR_9__VALID_MASK 0x00008000L

// SMNIF_TLR_ADDR_9
#define SMNIF_TLR_ADDR_9__START_ADDR_MASK 0x0000ffffL
#define SMNIF_TLR_ADDR_9__END_ADDR_MASK 0xffff0000L

// SMNIF_TLR_10
#define SMNIF_TLR_10__MASK_MASK 0x000000ffL
#define SMNIF_TLR_10__RD_ACC_MASK 0x00000100L
#define SMNIF_TLR_10__WR_ACC_MASK 0x00000200L
#define SMNIF_TLR_10__SLV_ADDR_MASK 0x00003c00L
#define SMNIF_TLR_10__VALID_MASK 0x00008000L

// SMNIF_TLR_ADDR_10
#define SMNIF_TLR_ADDR_10__START_ADDR_MASK 0x0000ffffL
#define SMNIF_TLR_ADDR_10__END_ADDR_MASK 0xffff0000L

// SMNIF_TLR_11
#define SMNIF_TLR_11__MASK_MASK 0x000000ffL
#define SMNIF_TLR_11__RD_ACC_MASK 0x00000100L
#define SMNIF_TLR_11__WR_ACC_MASK 0x00000200L
#define SMNIF_TLR_11__SLV_ADDR_MASK 0x00003c00L
#define SMNIF_TLR_11__VALID_MASK 0x00008000L

// SMNIF_TLR_ADDR_11
#define SMNIF_TLR_ADDR_11__START_ADDR_MASK 0x0000ffffL
#define SMNIF_TLR_ADDR_11__END_ADDR_MASK 0xffff0000L

// SMNIF_TLR_12
#define SMNIF_TLR_12__MASK_MASK 0x000000ffL
#define SMNIF_TLR_12__RD_ACC_MASK 0x00000100L
#define SMNIF_TLR_12__WR_ACC_MASK 0x00000200L
#define SMNIF_TLR_12__SLV_ADDR_MASK 0x00003c00L
#define SMNIF_TLR_12__VALID_MASK 0x00008000L

// SMNIF_TLR_ADDR_12
#define SMNIF_TLR_ADDR_12__START_ADDR_MASK 0x0000ffffL
#define SMNIF_TLR_ADDR_12__END_ADDR_MASK 0xffff0000L

// SMNIF_TLR_13
#define SMNIF_TLR_13__MASK_MASK 0x000000ffL
#define SMNIF_TLR_13__RD_ACC_MASK 0x00000100L
#define SMNIF_TLR_13__WR_ACC_MASK 0x00000200L
#define SMNIF_TLR_13__SLV_ADDR_MASK 0x00003c00L
#define SMNIF_TLR_13__VALID_MASK 0x00008000L

// SMNIF_TLR_ADDR_13
#define SMNIF_TLR_ADDR_13__START_ADDR_MASK 0x0000ffffL
#define SMNIF_TLR_ADDR_13__END_ADDR_MASK 0xffff0000L

// SMNIF_TLR_14
#define SMNIF_TLR_14__MASK_MASK 0x000000ffL
#define SMNIF_TLR_14__RD_ACC_MASK 0x00000100L
#define SMNIF_TLR_14__WR_ACC_MASK 0x00000200L
#define SMNIF_TLR_14__SLV_ADDR_MASK 0x00003c00L
#define SMNIF_TLR_14__VALID_MASK 0x00008000L

// SMNIF_TLR_ADDR_14
#define SMNIF_TLR_ADDR_14__START_ADDR_MASK 0x0000ffffL
#define SMNIF_TLR_ADDR_14__END_ADDR_MASK 0xffff0000L

// SMNIF_TLR_15
#define SMNIF_TLR_15__MASK_MASK 0x000000ffL
#define SMNIF_TLR_15__RD_ACC_MASK 0x00000100L
#define SMNIF_TLR_15__WR_ACC_MASK 0x00000200L
#define SMNIF_TLR_15__SLV_ADDR_MASK 0x00003c00L
#define SMNIF_TLR_15__VALID_MASK 0x00008000L

// SMNIF_TLR_ADDR_15
#define SMNIF_TLR_ADDR_15__START_ADDR_MASK 0x0000ffffL
#define SMNIF_TLR_ADDR_15__END_ADDR_MASK 0xffff0000L

// MP_ROM_ACC_VIOLATION_LOG_ADDR
#define MP_ROM_ACC_VIOLATION_LOG_ADDR__ADDRESS_MASK 0xffffffffL

// MP_ROM_ACC_VIOLATION_LOG_STATUS
#define MP_ROM_ACC_VIOLATION_LOG_STATUS__ACC_VIOLATION_DETECTED_MASK 0x00000001L
#define MP_ROM_ACC_VIOLATION_LOG_STATUS__ACC_VIOLATION_BLOCK_MASK 0x00000006L
#define MP_ROM_ACC_VIOLATION_LOG_STATUS__ACC_VIOLATION_TYPE_MASK 0x00000018L
#define MP_ROM_ACC_VIOLATION_LOG_STATUS__ACC_VIOLATION_PROT_MASK 0x000000e0L
#define MP_ROM_ACC_VIOLATION_LOG_STATUS__ACC_VIOLATION_UNIT_ID_MASK 0x00003f00L
#define MP_ROM_ACC_VIOLATION_LOG_STATUS__ACC_VIOLATION_INIT_ID_MASK 0x003fc000L
#define MP_ROM_ACC_VIOLATION_LOG_STATUS__ROM_WRITE_DETECTED_MASK 0x01000000L
#define MP_ROM_ACC_VIOLATION_LOG_STATUS__UNSECURE_ROM_ACC_DETECTED_MASK 0x02000000L
#define MP_ROM_ACC_VIOLATION_LOG_STATUS__ACC_VIOLATION_LOG_CLEAR_MASK 0x80000000L

// MP_ROM_MISC_CNTL
#define MP_ROM_MISC_CNTL__DISABLE_ROM_MASK 0x00000001L
#define MP_ROM_MISC_CNTL__ALLOW_UNPRIVILIGED_REG_ACC_MASK 0x00000002L
#define MP_ROM_MISC_CNTL__ALLOW_UNPRIVILIGED_ROM_ACC_MASK 0x00000004L
#define MP_ROM_MISC_CNTL__RETURN_ERR_ON_VIOLATED_READ_MASK 0x00000008L
#define MP_ROM_MISC_CNTL__HIDE_ROM_KEY_MASK 0x00000010L
#define MP_ROM_MISC_CNTL__CLK_GATE_EN_MASK 0x00010000L
#define MP_ROM_MISC_CNTL__CLK_GATE_OVERRIDE_MASK 0x00020000L
#define MP_ROM_MISC_CNTL__CLK_GATE_TIMEOUT_MASK 0x003c0000L
#define MP_ROM_MISC_CNTL__REGCLK_STATUS_MASK 0x00400000L
#define MP_ROM_MISC_CNTL__SYSCLK_STATUS_MASK 0x00800000L

// MP_ROM_SCRATCH_0
#define MP_ROM_SCRATCH_0__RESERVED_MASK 0xffffffffL

// MP_ROM_SCRATCH_1
#define MP_ROM_SCRATCH_1__RESERVED_MASK 0xffffffffL

// MP_ROM_SCRATCH_2
#define MP_ROM_SCRATCH_2__RESERVED_MASK 0xffffffffL

// MP_ROM_SCRATCH_3
#define MP_ROM_SCRATCH_3__RESERVED_MASK 0xffffffffL

// DMAC_ACC_VIOLATION_LOG_ADDR
#define DMAC_ACC_VIOLATION_LOG_ADDR__AXI_ADDR_MASK 0xffffffffL

// DMAC_ACC_VIOLATION_LOG_STATUS
#define DMAC_ACC_VIOLATION_LOG_STATUS__ACC_VIOLATION_DETECTED_MASK 0x00000001L
#define DMAC_ACC_VIOLATION_LOG_STATUS__ACC_VIOLATION_TYPE_MASK 0x00000006L
#define DMAC_ACC_VIOLATION_LOG_STATUS__ACC_VIOLATION_LOG_CLEAR_MASK 0x00000008L
#define DMAC_ACC_VIOLATION_LOG_STATUS__AXI_ID_MASK 0x03ffff00L
#define DMAC_ACC_VIOLATION_LOG_STATUS__AXI_APROT_MASK 0x1c000000L

// DMAC_MISC_CTRL
#define DMAC_MISC_CTRL__ALLOW_NON_PRIV_REG_ACC_MASK 0x00000001L

// SMUSVI0_PLANE1_LOAD
#define SMUSVI0_PLANE1_LOAD__SVI0_LOADLINE_PLANE1_MASK 0x0000001fL
#define SMUSVI0_PLANE1_LOAD__SVI0_PSI1_PLANE1_MASK 0x00000020L
#define SMUSVI0_PLANE1_LOAD__WAITVIDCOMPDIS_MASK 0x40000000L
#define SMUSVI0_PLANE1_LOAD__SVIBUSY_MASK 0x80000000L

// SMUSVI0_PLANE0_LOAD
#define SMUSVI0_PLANE0_LOAD__SVI0_LOADLINE_PLANE0_MASK 0x0000001fL
#define SMUSVI0_PLANE0_LOAD__SVI0_PSI1_PLANE0_MASK 0x00000020L

// SMUSVI0_TFN
#define SMUSVI0_TFN__SVI0_TFN_PLANE0_MASK 0x00000001L
#define SMUSVI0_TFN__SVI0_TFN_PLANE1_MASK 0x00000002L

// SMUSVI0_TEL_PLANE1
#define SMUSVI0_TEL_PLANE1__SVI0_PLANE1_IDDCOR_MASK 0x000000ffL
#define SMUSVI0_TEL_PLANE1__SVI0_PLANE1_VDDCOR_MASK 0x01ff0000L

// SMUSVI0_TEL_PLANE0
#define SMUSVI0_TEL_PLANE0__SVI0_PLANE0_IDDCOR_MASK 0x000000ffL
#define SMUSVI0_TEL_PLANE0__SVI0_PLANE0_VDDCOR_MASK 0x01ff0000L

// SMUSVI1_TEL_PLANE0
#define SMUSVI1_TEL_PLANE0__SVI1_PLANE0_IDDCOR_MASK 0x000000ffL
#define SMUSVI1_TEL_PLANE0__SVI1_PLANE0_VDDCOR_MASK 0x01ff0000L

// SMUSVI1_PLANE0_LOAD
#define SMUSVI1_PLANE0_LOAD__SVI1_LOADLINE_PLANE0_MASK 0x0000001fL
#define SMUSVI1_PLANE0_LOAD__SVI1_PSI1_PLANE0_MASK 0x00000020L
#define SMUSVI1_PLANE0_LOAD__SVIBUSY1_MASK 0x80000000L

// SMUSVI1_TFN
#define SMUSVI1_TFN__SVI1_TFN_PLANE0_MASK 0x00000001L
#define SMUSVI1_TFN__SVI1_TFN_PLANE1_MASK 0x00000002L

// SMUSVI1_PLANE0_PSI0
#define SMUSVI1_PLANE0_PSI0__SVI1_PLANE0_PSI_VID_MASK 0x000000ffL
#define SMUSVI1_PLANE0_PSI0__SVI1_PLANE0_PSI_VID_EN_MASK 0x00000100L

// SMUSVI0_MISC_VID_STATUS
#define SMUSVI0_MISC_VID_STATUS__MAX_VID_MASK 0x000000ffL
#define SMUSVI0_MISC_VID_STATUS__MIN_VID_MASK 0x0003fc00L
#define SMUSVI0_MISC_VID_STATUS__SVI0_PLANE0_PSI_VID_MASK 0x7f800000L
#define SMUSVI0_MISC_VID_STATUS__SVI0_PLANE0_PSI_VID_EN_MASK 0x80000000L

// SMUSVI0_PWR_CTL_MISC
#define SMUSVI0_PWR_CTL_MISC__SVI0_PLANE1_PSIVID_MASK 0x0000007fL
#define SMUSVI0_PWR_CTL_MISC__SVI0_PLANE1_PSIVIDEN_MASK 0x00000080L
#define SMUSVI0_PWR_CTL_MISC__SVI0_PLANE1_PSIVID_HI_MASK 0x00000100L
#define SMUSVI0_PWR_CTL_MISC__SVI2HIGHFREQSEL_MASK 0x00004000L

// SMUSVI0_PLANE_VIDCHG
#define SMUSVI0_PLANE_VIDCHG__SVI0_VIDPLANE_MASK 0x00000003L
#define SMUSVI0_PLANE_VIDCHG__SVI0_VIDCHGZEROVID_MASK 0x00000020L
#define SMUSVI0_PLANE_VIDCHG__SVI0_VIDCHGRAMP_MASK 0x00000040L
#define SMUSVI0_PLANE_VIDCHG__SVI0_VSTIME_MASK 0x00000380L
#define SMUSVI0_PLANE_VIDCHG__SVI0_VID_MASK 0x00ff0000L

// SMUSVI1_PLANE_VIDCHG
#define SMUSVI1_PLANE_VIDCHG__SVI1_VIDPLANE_MASK 0x00000003L
#define SMUSVI1_PLANE_VIDCHG__SVI1_VIDCHGZEROVID_MASK 0x00000020L
#define SMUSVI1_PLANE_VIDCHG__SVI1_VIDCHGRAMP_MASK 0x00000040L
#define SMUSVI1_PLANE_VIDCHG__SVI1_VSTIME_MASK 0x00000380L
#define SMUSVI1_PLANE_VIDCHG__SVI1_VID_MASK 0x00ff0000L

// SMUSVI_WARMRESET_TARGET_VID
#define SMUSVI_WARMRESET_TARGET_VID__SVI0_PLANE0_WARMRESET_TAGET_VID_MASK 0x000000ffL
#define SMUSVI_WARMRESET_TARGET_VID__SVI0_PLANE1_WARMRESET_TAGET_VID_MASK 0x0000ff00L
#define SMUSVI_WARMRESET_TARGET_VID__SVI1_PLANE0_WARMRESET_TAGET_VID_MASK 0x00ff0000L
#define SMUSVI_WARMRESET_TARGET_VID__SVI1_PLANE1_WARMRESET_TAGET_VID_MASK 0xff000000L

// SMUSVI_WARMRESET_SEL
#define SMUSVI_WARMRESET_SEL__SVI0_PLANE0_WARMRESET_SEL_MASK 0x00000003L
#define SMUSVI_WARMRESET_SEL__SVI0_PLANE1_WARMRESET_SEL_MASK 0x0000000cL
#define SMUSVI_WARMRESET_SEL__SVI1_PLANE0_WARMRESET_SEL_MASK 0x00000030L
#define SMUSVI_WARMRESET_SEL__SVI1_PLANE1_WARMRESET_SEL_MASK 0x000000c0L

// SMUSVI0_PLANE0_VIDCHGBUSY
#define SMUSVI0_PLANE0_VIDCHGBUSY__SVI0_PLANE0_VID_CHGBUSY_MASK 0x00000001L

// SMUSVI0_PLANE1_VIDCHGBUSY
#define SMUSVI0_PLANE1_VIDCHGBUSY__SVI0_PLANE1_VID_CHGBUSY_MASK 0x00000001L

// SMUSVI1_PLANE0_VIDCHGBUSY
#define SMUSVI1_PLANE0_VIDCHGBUSY__SVI1_PLANE0_VID_CHGBUSY_MASK 0x00000001L

// SMUSVI1_PLANE1_VIDCHGBUSY
#define SMUSVI1_PLANE1_VIDCHGBUSY__SVI1_PLANE1_VID_CHGBUSY_MASK 0x00000001L

// SMUSVI0_PLANE0_CURRENTVID
#define SMUSVI0_PLANE0_CURRENTVID__CURRENT_SVI0_PLANE0_VID_MASK 0xff000000L

// SMUSVI1_PLANE0_CURRENTVID
#define SMUSVI1_PLANE0_CURRENTVID__CURRENT_SVI1_PLANE0_VID_MASK 0xff000000L

// SMUSVI0_PLANE1_CURRENTVID
#define SMUSVI0_PLANE1_CURRENTVID__CURRENT_SVI0_PLANE1_VID_MASK 0xff000000L

// SMUSVI_ALL_CPU_IN_CC6
#define SMUSVI_ALL_CPU_IN_CC6__ALL_CPU_IN_CC6_MASK 0x00000001L

// SMUSVI_BOOTVID
#define SMUSVI_BOOTVID__BOOTSVD_VR0_MASK 0x00000001L
#define SMUSVI_BOOTVID__BOOTSVC_VR0_MASK 0x00000002L
#define SMUSVI_BOOTVID__BOOTSVD_VR1_MASK 0x00000004L
#define SMUSVI_BOOTVID__BOOTSVC_VR1_MASK 0x00000008L
#define SMUSVI_BOOTVID__SVI0_PLANE1_STARTUP_COMPL_EN_MASK 0x00000100L
#define SMUSVI_BOOTVID__SVI0_PLANE0_STARTUP_COMPL_EN_MASK 0x00000200L
#define SMUSVI_BOOTVID__SVI1_PLANE0_STARTUP_COMPL_EN_MASK 0x00000400L

// SMUSVI_STARTUP_VID_COMPLETE
#define SMUSVI_STARTUP_VID_COMPLETE__STARTUP_SVI1_PLANE0_COMPLETE_MASK 0x00000001L
#define SMUSVI_STARTUP_VID_COMPLETE__STARTUP_SVI0_PLANE0_COMPLETE_MASK 0x00000002L
#define SMUSVI_STARTUP_VID_COMPLETE__STARTUP_SVI0_PLANE1_COMPLETE_MASK 0x00000004L

// SMUSVI_WARM_RESET
#define SMUSVI_WARM_RESET__WARM_RESET_MASK 0x00000001L

// SMUSVI_SVC0
#define SMUSVI_SVC0__SCHMEN_MASK 0x00000002L
#define SMUSVI_SVC0__PU_MASK 0x00000004L
#define SMUSVI_SVC0__PD_MASK 0x00000008L
#define SMUSVI_SVC0__S0_MASK 0x00000040L
#define SMUSVI_SVC0__S1_MASK 0x00000080L
#define SMUSVI_SVC0__OE_OVERRIDE_MASK 0x00020000L
#define SMUSVI_SVC0__OE_MASK 0x00040000L
#define SMUSVI_SVC0__A_OVERRIDE_MASK 0x00080000L
#define SMUSVI_SVC0__A_MASK 0x00100000L
#define SMUSVI_SVC0__Y_MASK 0x80000000L

// SMUSVI_SVD0
#define SMUSVI_SVD0__SCHMEN_MASK 0x00000002L
#define SMUSVI_SVD0__PU_MASK 0x00000004L
#define SMUSVI_SVD0__PD_MASK 0x00000008L
#define SMUSVI_SVD0__S0_MASK 0x00000040L
#define SMUSVI_SVD0__S1_MASK 0x00000080L
#define SMUSVI_SVD0__OE_OVERRIDE_MASK 0x00020000L
#define SMUSVI_SVD0__OE_MASK 0x00040000L
#define SMUSVI_SVD0__A_OVERRIDE_MASK 0x00080000L
#define SMUSVI_SVD0__A_MASK 0x00100000L
#define SMUSVI_SVD0__Y_MASK 0x80000000L

// SMUSVI_SVT0
#define SMUSVI_SVT0__SCHMEN_MASK 0x00000001L
#define SMUSVI_SVT0__OE_MASK 0x00000002L
#define SMUSVI_SVT0__PU_MASK 0x00000004L
#define SMUSVI_SVT0__PD_MASK 0x00000008L
#define SMUSVI_SVT0__S0_MASK 0x00000040L
#define SMUSVI_SVT0__S1_MASK 0x00000080L
#define SMUSVI_SVT0__A_MASK 0x00100000L
#define SMUSVI_SVT0__Y_MASK 0x80000000L

// SMUSVI_PLANE_USAGE
#define SMUSVI_PLANE_USAGE__SVI0_PLANE0_USAGE_MASK 0x00000001L
#define SMUSVI_PLANE_USAGE__SVI0_PLANE1_USAGE_MASK 0x00000002L
#define SMUSVI_PLANE_USAGE__SVI1_PLANE0_USAGE_MASK 0x00000004L
#define SMUSVI_PLANE_USAGE__SVI1_PLANE1_USAGE_MASK 0x00000008L

// SMUIO_MCM_CONFIG
#define SMUIO_MCM_CONFIG__DIE_ID_MASK 0x00000003L
#define SMUIO_MCM_CONFIG__PKG_TYPE_MASK 0x0000001cL
#define SMUIO_MCM_CONFIG__SOCKET_ID_MASK 0x00000020L

// SMUSVI_STARTUP_VID_EN
#define SMUSVI_STARTUP_VID_EN__STARTUP_VID_EN_MASK 0x00000001L

// SMUSVI_STARTUP_VID_TRIGGER
#define SMUSVI_STARTUP_VID_TRIGGER__STARTUP_VID_TRIGGER_MASK 0x00000001L

// SMUIO_RESET_SEL
#define SMUIO_RESET_SEL__SMUIO_RESET_SEL_MASK 0x00000001L

// SMUIO_MP_RESET_INTR
#define SMUIO_MP_RESET_INTR__SMUIO_MP_RESET_INTR_MASK 0x00000001L

// SMUIO_RESET_DELAY
#define SMUIO_RESET_DELAY__SMUIO_RESET_DELAY_MASK 0x0000ffffL

// ROM_CNTL
#define ROM_CNTL__CLOCK_GATING_EN_MASK 0x00000001L

// PAGE_MIRROR_CNTL
#define PAGE_MIRROR_CNTL__PAGE_MIRROR_BASE_ADDR_MASK 0x00ffffffL
#define PAGE_MIRROR_CNTL__PAGE_MIRROR_INVALIDATE_MASK 0x01000000L
#define PAGE_MIRROR_CNTL__PAGE_MIRROR_ENABLE_MASK 0x02000000L
#define PAGE_MIRROR_CNTL__PAGE_MIRROR_USAGE_MASK 0x0c000000L

// ROM_STATUS
#define ROM_STATUS__ROM_BUSY_MASK 0x00000001L

// CGTT_ROM_CLK_CTRL0
#define CGTT_ROM_CLK_CTRL0__ON_DELAY_MASK 0x0000000fL
#define CGTT_ROM_CLK_CTRL0__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE1_MASK 0x40000000L
#define CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE0_MASK 0x80000000L

// ROM_INDEX
#define ROM_INDEX__ROM_INDEX_MASK 0x00ffffffL

// ROM_DATA
#define ROM_DATA__ROM_DATA_MASK 0xffffffffL

// ROM_START
#define ROM_START__ROM_START_MASK 0x00ffffffL

// ROM_SW_CNTL
#define ROM_SW_CNTL__DATA_SIZE_MASK 0x0000ffffL
#define ROM_SW_CNTL__COMMAND_SIZE_MASK 0x00030000L
#define ROM_SW_CNTL__ROM_SW_RETURN_DATA_ENABLE_MASK 0x00040000L

// ROM_SW_STATUS
#define ROM_SW_STATUS__ROM_SW_DONE_MASK 0x00000001L

// ROM_SW_COMMAND
#define ROM_SW_COMMAND__ROM_SW_INSTRUCTION_MASK 0x000000ffL
#define ROM_SW_COMMAND__ROM_SW_ADDRESS_MASK 0xffffff00L

// ROM_SW_DATA_1
#define ROM_SW_DATA_1__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_2
#define ROM_SW_DATA_2__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_3
#define ROM_SW_DATA_3__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_4
#define ROM_SW_DATA_4__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_5
#define ROM_SW_DATA_5__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_6
#define ROM_SW_DATA_6__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_7
#define ROM_SW_DATA_7__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_8
#define ROM_SW_DATA_8__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_9
#define ROM_SW_DATA_9__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_10
#define ROM_SW_DATA_10__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_11
#define ROM_SW_DATA_11__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_12
#define ROM_SW_DATA_12__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_13
#define ROM_SW_DATA_13__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_14
#define ROM_SW_DATA_14__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_15
#define ROM_SW_DATA_15__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_16
#define ROM_SW_DATA_16__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_17
#define ROM_SW_DATA_17__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_18
#define ROM_SW_DATA_18__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_19
#define ROM_SW_DATA_19__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_20
#define ROM_SW_DATA_20__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_21
#define ROM_SW_DATA_21__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_22
#define ROM_SW_DATA_22__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_23
#define ROM_SW_DATA_23__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_24
#define ROM_SW_DATA_24__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_25
#define ROM_SW_DATA_25__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_26
#define ROM_SW_DATA_26__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_27
#define ROM_SW_DATA_27__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_28
#define ROM_SW_DATA_28__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_29
#define ROM_SW_DATA_29__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_30
#define ROM_SW_DATA_30__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_31
#define ROM_SW_DATA_31__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_32
#define ROM_SW_DATA_32__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_33
#define ROM_SW_DATA_33__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_34
#define ROM_SW_DATA_34__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_35
#define ROM_SW_DATA_35__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_36
#define ROM_SW_DATA_36__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_37
#define ROM_SW_DATA_37__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_38
#define ROM_SW_DATA_38__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_39
#define ROM_SW_DATA_39__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_40
#define ROM_SW_DATA_40__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_41
#define ROM_SW_DATA_41__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_42
#define ROM_SW_DATA_42__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_43
#define ROM_SW_DATA_43__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_44
#define ROM_SW_DATA_44__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_45
#define ROM_SW_DATA_45__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_46
#define ROM_SW_DATA_46__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_47
#define ROM_SW_DATA_47__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_48
#define ROM_SW_DATA_48__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_49
#define ROM_SW_DATA_49__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_50
#define ROM_SW_DATA_50__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_51
#define ROM_SW_DATA_51__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_52
#define ROM_SW_DATA_52__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_53
#define ROM_SW_DATA_53__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_54
#define ROM_SW_DATA_54__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_55
#define ROM_SW_DATA_55__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_56
#define ROM_SW_DATA_56__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_57
#define ROM_SW_DATA_57__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_58
#define ROM_SW_DATA_58__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_59
#define ROM_SW_DATA_59__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_60
#define ROM_SW_DATA_60__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_61
#define ROM_SW_DATA_61__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_62
#define ROM_SW_DATA_62__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_63
#define ROM_SW_DATA_63__ROM_SW_DATA_MASK 0xffffffffL

// ROM_SW_DATA_64
#define ROM_SW_DATA_64__ROM_SW_DATA_MASK 0xffffffffL

// SMU_GPIOPAD_SW_INT_STAT
#define SMU_GPIOPAD_SW_INT_STAT__SW_INT_STAT_MASK 0x00000001L

// SMU_GPIOPAD_MASK
#define SMU_GPIOPAD_MASK__GPIO_MASK_MASK 0x7fffffffL

// SMU_GPIOPAD_A
#define SMU_GPIOPAD_A__GPIO_A_MASK 0x7fffffffL

// SMU_GPIOPAD_TXIMPSEL
#define SMU_GPIOPAD_TXIMPSEL__GPIO_TXIMPSEL_MASK 0x7fffffffL

// SMU_GPIOPAD_EN
#define SMU_GPIOPAD_EN__GPIO_EN_MASK 0x7fffffffL

// SMU_GPIOPAD_Y
#define SMU_GPIOPAD_Y__GPIO_Y_MASK 0x7fffffffL

// SMU_GPIOPAD_RXEN
#define SMU_GPIOPAD_RXEN__GPIO_RXEN_MASK 0x7fffffffL

// SMU_GPIOPAD_RCVR_SEL0
#define SMU_GPIOPAD_RCVR_SEL0__GPIO_RCVR_SEL0_MASK 0x7fffffffL

// SMU_GPIOPAD_RCVR_SEL1
#define SMU_GPIOPAD_RCVR_SEL1__GPIO_RCVR_SEL1_MASK 0x7fffffffL

// SMU_GPIOPAD_PU_EN
#define SMU_GPIOPAD_PU_EN__GPIO_PU_EN_MASK 0x7fffffffL

// SMU_GPIOPAD_PD_EN
#define SMU_GPIOPAD_PD_EN__GPIO_PD_EN_MASK 0x7fffffffL

// SMU_GPIOPAD_PINSTRAPS
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_0_MASK 0x00000001L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_1_MASK 0x00000002L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_2_MASK 0x00000004L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_3_MASK 0x00000008L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_4_MASK 0x00000010L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_5_MASK 0x00000020L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_6_MASK 0x00000040L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_7_MASK 0x00000080L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_8_MASK 0x00000100L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_9_MASK 0x00000200L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_10_MASK 0x00000400L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_11_MASK 0x00000800L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_12_MASK 0x00001000L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_13_MASK 0x00002000L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_14_MASK 0x00004000L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_15_MASK 0x00008000L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_16_MASK 0x00010000L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_17_MASK 0x00020000L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_18_MASK 0x00040000L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_19_MASK 0x00080000L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_20_MASK 0x00100000L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_21_MASK 0x00200000L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_22_MASK 0x00400000L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_23_MASK 0x00800000L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_24_MASK 0x01000000L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_25_MASK 0x02000000L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_26_MASK 0x04000000L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_27_MASK 0x08000000L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_28_MASK 0x10000000L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_29_MASK 0x20000000L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_30_MASK 0x40000000L

// SMU_GPIOPAD_INT_STAT_EN
#define SMU_GPIOPAD_INT_STAT_EN__GPIO_INT_STAT_EN_MASK 0x1fffffffL
#define SMU_GPIOPAD_INT_STAT_EN__SW_INITIATED_INT_STAT_EN_MASK 0x80000000L

// SMU_GPIOPAD_INT_STAT
#define SMU_GPIOPAD_INT_STAT__GPIO_INT_STAT_MASK 0x1fffffffL
#define SMU_GPIOPAD_INT_STAT__SW_INITIATED_INT_STAT_MASK 0x80000000L

// SMU_GPIOPAD_INT_STAT_AK
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_0_MASK 0x00000001L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_1_MASK 0x00000002L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_2_MASK 0x00000004L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_3_MASK 0x00000008L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_4_MASK 0x00000010L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_5_MASK 0x00000020L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_6_MASK 0x00000040L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_7_MASK 0x00000080L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_8_MASK 0x00000100L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_9_MASK 0x00000200L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_10_MASK 0x00000400L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_11_MASK 0x00000800L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_12_MASK 0x00001000L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_13_MASK 0x00002000L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_14_MASK 0x00004000L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_15_MASK 0x00008000L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_16_MASK 0x00010000L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_17_MASK 0x00020000L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_18_MASK 0x00040000L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_19_MASK 0x00080000L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_20_MASK 0x00100000L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_21_MASK 0x00200000L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_22_MASK 0x00400000L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_23_MASK 0x00800000L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_24_MASK 0x01000000L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_25_MASK 0x02000000L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_26_MASK 0x04000000L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_27_MASK 0x08000000L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_28_MASK 0x10000000L
#define SMU_GPIOPAD_INT_STAT_AK__SW_INITIATED_INT_STAT_AK_MASK 0x80000000L

// SMU_GPIOPAD_INT_EN
#define SMU_GPIOPAD_INT_EN__GPIO_INT_EN_MASK 0x1fffffffL
#define SMU_GPIOPAD_INT_EN__SW_INITIATED_INT_EN_MASK 0x80000000L

// SMU_GPIOPAD_INT_TYPE
#define SMU_GPIOPAD_INT_TYPE__GPIO_INT_TYPE_MASK 0x1fffffffL
#define SMU_GPIOPAD_INT_TYPE__SW_INITIATED_INT_TYPE_MASK 0x80000000L

// SMU_GPIOPAD_INT_POLARITY
#define SMU_GPIOPAD_INT_POLARITY__GPIO_INT_POLARITY_MASK 0x1fffffffL
#define SMU_GPIOPAD_INT_POLARITY__SW_INITIATED_INT_POLARITY_MASK 0x80000000L

// ROM_CC_BIF_PINSTRAP
#define ROM_CC_BIF_PINSTRAP__BIOS_ROM_EN_MASK 0x00000001L
#define ROM_CC_BIF_PINSTRAP__BIF_MEM_AP_SIZE_PIN_MASK 0x0000000eL
#define ROM_CC_BIF_PINSTRAP__ROM_CONFIG_MASK 0x00000070L
#define ROM_CC_BIF_PINSTRAP__BIF_GEN3_DIS_A_MASK 0x00000080L
#define ROM_CC_BIF_PINSTRAP__BIF_CLK_PM_EN_MASK 0x00000100L
#define ROM_CC_BIF_PINSTRAP__BIF_VGA_DIS_MASK 0x00000200L
#define ROM_CC_BIF_PINSTRAP__BIF_TX_HALF_SWING_MASK 0x00000400L

// IO_SMUIO_PINSTRAP
#define IO_SMUIO_PINSTRAP__AUD_PORT_CONN_MASK 0x00000007L
#define IO_SMUIO_PINSTRAP__AUD_MASK 0x00000018L
#define IO_SMUIO_PINSTRAP__BOARD_CONFIG_MASK 0x000000e0L
#define IO_SMUIO_PINSTRAP__TX_DEEMPH_EN_MASK 0x00000100L

// SMUIO_PCC_CONTROL
#define SMUIO_PCC_CONTROL__PCC_POLARITY_MASK 0x00000001L

// SMUIO_PCC_GPIO_SELECT
#define SMUIO_PCC_GPIO_SELECT__GPIO_MASK 0xffffffffL

// SMUIO_GPIO_INT_SELECT
#define SMUIO_GPIO_INT_SELECT__GPIO_INT_SELECT_MASK 0xffffffffL

// SMIO_INDEX
#define SMIO_INDEX__SW_SMIO_INDEX_MASK 0x00000001L

// S0_VID_SMIO_CNTL
#define S0_VID_SMIO_CNTL__S0_SMIO_VALUES_MASK 0xffffffffL

// S1_VID_SMIO_CNTL
#define S1_VID_SMIO_CNTL__S1_SMIO_VALUES_MASK 0xffffffffL

// OPEN_DRAIN_SELECT
#define OPEN_DRAIN_SELECT__OPEN_DRAIN_SELECT_MASK 0x7fffffffL
#define OPEN_DRAIN_SELECT__RESERVED_MASK 0x80000000L

// SMIO_ENABLE
#define SMIO_ENABLE__SMIO_ENABLE_MASK 0xffffffffL

// CPL_VDDCR_SOC_IDLE
#define CPL_VDDCR_SOC_IDLE__CPL_VDDCR_SOC_IDLE_MASK 0x00000001L

// ROM_SW_SECURE
#define ROM_SW_SECURE__ROM_WR_ACCESS_DISABLE_MASK 0x00000001L

// GDS_CONFIG
#define GDS_CONFIG__WRITE_DIS_MASK 0x00000001L
#define GDS_CONFIG__SH0_GPR_PHASE_SEL_MASK 0x00000006L
#define GDS_CONFIG__SH1_GPR_PHASE_SEL_MASK 0x00000018L
#define GDS_CONFIG__SH2_GPR_PHASE_SEL_MASK 0x00000060L
#define GDS_CONFIG__SH3_GPR_PHASE_SEL_MASK 0x00000180L

// GDS_CNTL_STATUS
#define GDS_CNTL_STATUS__GDS_BUSY_MASK 0x00000001L
#define GDS_CNTL_STATUS__GRBM_WBUF_BUSY_MASK 0x00000002L
#define GDS_CNTL_STATUS__ORD_APP_BUSY_MASK 0x00000004L
#define GDS_CNTL_STATUS__DS_BANK_CONFLICT_MASK 0x00000008L
#define GDS_CNTL_STATUS__DS_ADDR_CONFLICT_MASK 0x00000010L
#define GDS_CNTL_STATUS__DS_WR_CLAMP_MASK 0x00000020L
#define GDS_CNTL_STATUS__DS_RD_CLAMP_MASK 0x00000040L
#define GDS_CNTL_STATUS__GRBM_RBUF_BUSY_MASK 0x00000080L
#define GDS_CNTL_STATUS__DS_BUSY_MASK 0x00000100L
#define GDS_CNTL_STATUS__GWS_BUSY_MASK 0x00000200L
#define GDS_CNTL_STATUS__ORD_FIFO_BUSY_MASK 0x00000400L
#define GDS_CNTL_STATUS__CREDIT_BUSY0_MASK 0x00000800L
#define GDS_CNTL_STATUS__CREDIT_BUSY1_MASK 0x00001000L
#define GDS_CNTL_STATUS__CREDIT_BUSY2_MASK 0x00002000L
#define GDS_CNTL_STATUS__CREDIT_BUSY3_MASK 0x00004000L

// GDS_ENHANCE2
#define GDS_ENHANCE2__MISC_MASK 0x0000ffffL
#define GDS_ENHANCE2__UNUSED_MASK 0xffff0000L

// GDS_PROTECTION_FAULT
#define GDS_PROTECTION_FAULT__WRITE_DIS_MASK 0x00000001L
#define GDS_PROTECTION_FAULT__FAULT_DETECTED_MASK 0x00000002L
#define GDS_PROTECTION_FAULT__GRBM_MASK 0x00000004L
#define GDS_PROTECTION_FAULT__SH_ID_MASK 0x00000038L
#define GDS_PROTECTION_FAULT__CU_ID_MASK 0x000003c0L
#define GDS_PROTECTION_FAULT__SIMD_ID_MASK 0x00000c00L
#define GDS_PROTECTION_FAULT__WAVE_ID_MASK 0x0000f000L
#define GDS_PROTECTION_FAULT__ADDRESS_MASK 0xffff0000L

// GDS_VM_PROTECTION_FAULT
#define GDS_VM_PROTECTION_FAULT__WRITE_DIS_MASK 0x00000001L
#define GDS_VM_PROTECTION_FAULT__FAULT_DETECTED_MASK 0x00000002L
#define GDS_VM_PROTECTION_FAULT__GWS_MASK 0x00000004L
#define GDS_VM_PROTECTION_FAULT__OA_MASK 0x00000008L
#define GDS_VM_PROTECTION_FAULT__GRBM_MASK 0x00000010L
#define GDS_VM_PROTECTION_FAULT__TMZ_MASK 0x00000020L
#define GDS_VM_PROTECTION_FAULT__VMID_MASK 0x00000f00L
#define GDS_VM_PROTECTION_FAULT__ADDRESS_MASK 0xffff0000L

// GDS_EDC_CNT
#define GDS_EDC_CNT__GDS_MEM_DED_MASK 0x00000003L
#define GDS_EDC_CNT__GDS_INPUT_QUEUE_SED_MASK 0x0000000cL
#define GDS_EDC_CNT__GDS_MEM_SEC_MASK 0x00000030L
#define GDS_EDC_CNT__UNUSED_MASK 0xffffffc0L

// GDS_EDC_GRBM_CNT
#define GDS_EDC_GRBM_CNT__DED_MASK 0x00000003L
#define GDS_EDC_GRBM_CNT__SEC_MASK 0x0000000cL
#define GDS_EDC_GRBM_CNT__UNUSED_MASK 0xfffffff0L

// GDS_EDC_OA_DED
#define GDS_EDC_OA_DED__ME0_GFXHP3D_PIX_DED_MASK 0x00000001L
#define GDS_EDC_OA_DED__ME0_GFXHP3D_VTX_DED_MASK 0x00000002L
#define GDS_EDC_OA_DED__ME0_CS_DED_MASK 0x00000004L
#define GDS_EDC_OA_DED__ME0_GFXHP3D_GS_DED_MASK 0x00000008L
#define GDS_EDC_OA_DED__ME1_PIPE0_DED_MASK 0x00000010L
#define GDS_EDC_OA_DED__ME1_PIPE1_DED_MASK 0x00000020L
#define GDS_EDC_OA_DED__ME1_PIPE2_DED_MASK 0x00000040L
#define GDS_EDC_OA_DED__ME1_PIPE3_DED_MASK 0x00000080L
#define GDS_EDC_OA_DED__ME2_PIPE0_DED_MASK 0x00000100L
#define GDS_EDC_OA_DED__ME2_PIPE1_DED_MASK 0x00000200L
#define GDS_EDC_OA_DED__ME2_PIPE2_DED_MASK 0x00000400L
#define GDS_EDC_OA_DED__ME2_PIPE3_DED_MASK 0x00000800L
#define GDS_EDC_OA_DED__UNUSED1_MASK 0xfffff000L

// GDS_DEBUG_CNTL
#define GDS_DEBUG_CNTL__GDS_DEBUG_INDX_MASK 0x0000001fL
#define GDS_DEBUG_CNTL__UNUSED_MASK 0xffffffe0L

// GDS_DEBUG_DATA
#define GDS_DEBUG_DATA__DATA_MASK 0xffffffffL

// GDS_DSM_CNTL
#define GDS_DSM_CNTL__SEL_DSM_GDS_MEM_IRRITATOR_DATA_0_MASK 0x00000001L
#define GDS_DSM_CNTL__SEL_DSM_GDS_MEM_IRRITATOR_DATA_1_MASK 0x00000002L
#define GDS_DSM_CNTL__GDS_MEM_ENABLE_SINGLE_WRITE_MASK 0x00000004L
#define GDS_DSM_CNTL__SEL_DSM_GDS_INPUT_QUEUE_IRRITATOR_DATA_0_MASK 0x00000008L
#define GDS_DSM_CNTL__SEL_DSM_GDS_INPUT_QUEUE_IRRITATOR_DATA_1_MASK 0x00000010L
#define GDS_DSM_CNTL__GDS_INPUT_QUEUE_ENABLE_SINGLE_WRITE_MASK 0x00000020L
#define GDS_DSM_CNTL__SEL_DSM_GDS_PHY_CMD_RAM_IRRITATOR_DATA_0_MASK 0x00000040L
#define GDS_DSM_CNTL__SEL_DSM_GDS_PHY_CMD_RAM_IRRITATOR_DATA_1_MASK 0x00000080L
#define GDS_DSM_CNTL__GDS_PHY_CMD_RAM_ENABLE_SINGLE_WRITE_MASK 0x00000100L
#define GDS_DSM_CNTL__SEL_DSM_GDS_PHY_DATA_RAM_IRRITATOR_DATA_0_MASK 0x00000200L
#define GDS_DSM_CNTL__SEL_DSM_GDS_PHY_DATA_RAM_IRRITATOR_DATA_1_MASK 0x00000400L
#define GDS_DSM_CNTL__GDS_PHY_DATA_RAM_ENABLE_SINGLE_WRITE_MASK 0x00000800L
#define GDS_DSM_CNTL__SEL_DSM_GDS_PIPE_MEM_IRRITATOR_DATA_0_MASK 0x00001000L
#define GDS_DSM_CNTL__SEL_DSM_GDS_PIPE_MEM_IRRITATOR_DATA_1_MASK 0x00002000L
#define GDS_DSM_CNTL__GDS_PIPE_MEM_ENABLE_SINGLE_WRITE_MASK 0x00004000L
#define GDS_DSM_CNTL__UNUSED_MASK 0xffff8000L

// GDS_EDC_OA_PHY_CNT
#define GDS_EDC_OA_PHY_CNT__ME0_CS_PIPE_MEM_SEC_MASK 0x00000003L
#define GDS_EDC_OA_PHY_CNT__ME0_CS_PIPE_MEM_DED_MASK 0x0000000cL
#define GDS_EDC_OA_PHY_CNT__PHY_CMD_RAM_MEM_SEC_MASK 0x00000030L
#define GDS_EDC_OA_PHY_CNT__PHY_CMD_RAM_MEM_DED_MASK 0x000000c0L
#define GDS_EDC_OA_PHY_CNT__PHY_DATA_RAM_MEM_SED_MASK 0x00000300L
#define GDS_EDC_OA_PHY_CNT__UNUSED1_MASK 0xfffffc00L

// GDS_EDC_OA_PIPE_CNT
#define GDS_EDC_OA_PIPE_CNT__ME1_PIPE0_PIPE_MEM_SEC_MASK 0x00000003L
#define GDS_EDC_OA_PIPE_CNT__ME1_PIPE0_PIPE_MEM_DED_MASK 0x0000000cL
#define GDS_EDC_OA_PIPE_CNT__ME1_PIPE1_PIPE_MEM_SEC_MASK 0x00000030L
#define GDS_EDC_OA_PIPE_CNT__ME1_PIPE1_PIPE_MEM_DED_MASK 0x000000c0L
#define GDS_EDC_OA_PIPE_CNT__ME1_PIPE2_PIPE_MEM_SEC_MASK 0x00000300L
#define GDS_EDC_OA_PIPE_CNT__ME1_PIPE2_PIPE_MEM_DED_MASK 0x00000c00L
#define GDS_EDC_OA_PIPE_CNT__ME1_PIPE3_PIPE_MEM_SEC_MASK 0x00003000L
#define GDS_EDC_OA_PIPE_CNT__ME1_PIPE3_PIPE_MEM_DED_MASK 0x0000c000L
#define GDS_EDC_OA_PIPE_CNT__UNUSED_MASK 0xffff0000L

// GDS_DSM_CNTL2
#define GDS_DSM_CNTL2__GDS_MEM_ENABLE_ERROR_INJECT_MASK 0x00000003L
#define GDS_DSM_CNTL2__GDS_MEM_SELECT_INJECT_DELAY_MASK 0x00000004L
#define GDS_DSM_CNTL2__GDS_INPUT_QUEUE_ENABLE_ERROR_INJECT_MASK 0x00000018L
#define GDS_DSM_CNTL2__GDS_INPUT_QUEUE_SELECT_INJECT_DELAY_MASK 0x00000020L
#define GDS_DSM_CNTL2__GDS_PHY_CMD_RAM_ENABLE_ERROR_INJECT_MASK 0x000000c0L
#define GDS_DSM_CNTL2__GDS_PHY_CMD_RAM_SELECT_INJECT_DELAY_MASK 0x00000100L
#define GDS_DSM_CNTL2__GDS_PHY_DATA_RAM_ENABLE_ERROR_INJECT_MASK 0x00000600L
#define GDS_DSM_CNTL2__GDS_PHY_DATA_RAM_SELECT_INJECT_DELAY_MASK 0x00000800L
#define GDS_DSM_CNTL2__GDS_PIPE_MEM_ENABLE_ERROR_INJECT_MASK 0x00003000L
#define GDS_DSM_CNTL2__GDS_PIPE_MEM_SELECT_INJECT_DELAY_MASK 0x00004000L
#define GDS_DSM_CNTL2__UNUSED_MASK 0x03ff8000L
#define GDS_DSM_CNTL2__GDS_INJECT_DELAY_MASK 0xfc000000L

// GDS_WD_GDS_CSB
#define GDS_WD_GDS_CSB__COUNTER_MASK 0x00001fffL
#define GDS_WD_GDS_CSB__UNUSED_MASK 0xffffe000L

// GDS_VMID0_BASE
#define GDS_VMID0_BASE__BASE_MASK 0x0000ffffL

// GDS_VMID1_BASE
#define GDS_VMID1_BASE__BASE_MASK 0x0000ffffL

// GDS_VMID2_BASE
#define GDS_VMID2_BASE__BASE_MASK 0x0000ffffL

// GDS_VMID3_BASE
#define GDS_VMID3_BASE__BASE_MASK 0x0000ffffL

// GDS_VMID4_BASE
#define GDS_VMID4_BASE__BASE_MASK 0x0000ffffL

// GDS_VMID5_BASE
#define GDS_VMID5_BASE__BASE_MASK 0x0000ffffL

// GDS_VMID6_BASE
#define GDS_VMID6_BASE__BASE_MASK 0x0000ffffL

// GDS_VMID7_BASE
#define GDS_VMID7_BASE__BASE_MASK 0x0000ffffL

// GDS_VMID8_BASE
#define GDS_VMID8_BASE__BASE_MASK 0x0000ffffL

// GDS_VMID9_BASE
#define GDS_VMID9_BASE__BASE_MASK 0x0000ffffL

// GDS_VMID10_BASE
#define GDS_VMID10_BASE__BASE_MASK 0x0000ffffL

// GDS_VMID11_BASE
#define GDS_VMID11_BASE__BASE_MASK 0x0000ffffL

// GDS_VMID12_BASE
#define GDS_VMID12_BASE__BASE_MASK 0x0000ffffL

// GDS_VMID13_BASE
#define GDS_VMID13_BASE__BASE_MASK 0x0000ffffL

// GDS_VMID14_BASE
#define GDS_VMID14_BASE__BASE_MASK 0x0000ffffL

// GDS_VMID15_BASE
#define GDS_VMID15_BASE__BASE_MASK 0x0000ffffL

// GDS_VMID0_SIZE
#define GDS_VMID0_SIZE__SIZE_MASK 0x0001ffffL

// GDS_VMID1_SIZE
#define GDS_VMID1_SIZE__SIZE_MASK 0x0001ffffL

// GDS_VMID2_SIZE
#define GDS_VMID2_SIZE__SIZE_MASK 0x0001ffffL

// GDS_VMID3_SIZE
#define GDS_VMID3_SIZE__SIZE_MASK 0x0001ffffL

// GDS_VMID4_SIZE
#define GDS_VMID4_SIZE__SIZE_MASK 0x0001ffffL

// GDS_VMID5_SIZE
#define GDS_VMID5_SIZE__SIZE_MASK 0x0001ffffL

// GDS_VMID6_SIZE
#define GDS_VMID6_SIZE__SIZE_MASK 0x0001ffffL

// GDS_VMID7_SIZE
#define GDS_VMID7_SIZE__SIZE_MASK 0x0001ffffL

// GDS_VMID8_SIZE
#define GDS_VMID8_SIZE__SIZE_MASK 0x0001ffffL

// GDS_VMID9_SIZE
#define GDS_VMID9_SIZE__SIZE_MASK 0x0001ffffL

// GDS_VMID10_SIZE
#define GDS_VMID10_SIZE__SIZE_MASK 0x0001ffffL

// GDS_VMID11_SIZE
#define GDS_VMID11_SIZE__SIZE_MASK 0x0001ffffL

// GDS_VMID12_SIZE
#define GDS_VMID12_SIZE__SIZE_MASK 0x0001ffffL

// GDS_VMID13_SIZE
#define GDS_VMID13_SIZE__SIZE_MASK 0x0001ffffL

// GDS_VMID14_SIZE
#define GDS_VMID14_SIZE__SIZE_MASK 0x0001ffffL

// GDS_VMID15_SIZE
#define GDS_VMID15_SIZE__SIZE_MASK 0x0001ffffL

// GDS_GWS_VMID0
#define GDS_GWS_VMID0__BASE_MASK 0x0000003fL
#define GDS_GWS_VMID0__SIZE_MASK 0x007f0000L

// GDS_GWS_VMID1
#define GDS_GWS_VMID1__BASE_MASK 0x0000003fL
#define GDS_GWS_VMID1__SIZE_MASK 0x007f0000L

// GDS_GWS_VMID2
#define GDS_GWS_VMID2__BASE_MASK 0x0000003fL
#define GDS_GWS_VMID2__SIZE_MASK 0x007f0000L

// GDS_GWS_VMID3
#define GDS_GWS_VMID3__BASE_MASK 0x0000003fL
#define GDS_GWS_VMID3__SIZE_MASK 0x007f0000L

// GDS_GWS_VMID4
#define GDS_GWS_VMID4__BASE_MASK 0x0000003fL
#define GDS_GWS_VMID4__SIZE_MASK 0x007f0000L

// GDS_GWS_VMID5
#define GDS_GWS_VMID5__BASE_MASK 0x0000003fL
#define GDS_GWS_VMID5__SIZE_MASK 0x007f0000L

// GDS_GWS_VMID6
#define GDS_GWS_VMID6__BASE_MASK 0x0000003fL
#define GDS_GWS_VMID6__SIZE_MASK 0x007f0000L

// GDS_GWS_VMID7
#define GDS_GWS_VMID7__BASE_MASK 0x0000003fL
#define GDS_GWS_VMID7__SIZE_MASK 0x007f0000L

// GDS_GWS_VMID8
#define GDS_GWS_VMID8__BASE_MASK 0x0000003fL
#define GDS_GWS_VMID8__SIZE_MASK 0x007f0000L

// GDS_GWS_VMID9
#define GDS_GWS_VMID9__BASE_MASK 0x0000003fL
#define GDS_GWS_VMID9__SIZE_MASK 0x007f0000L

// GDS_GWS_VMID10
#define GDS_GWS_VMID10__BASE_MASK 0x0000003fL
#define GDS_GWS_VMID10__SIZE_MASK 0x007f0000L

// GDS_GWS_VMID11
#define GDS_GWS_VMID11__BASE_MASK 0x0000003fL
#define GDS_GWS_VMID11__SIZE_MASK 0x007f0000L

// GDS_GWS_VMID12
#define GDS_GWS_VMID12__BASE_MASK 0x0000003fL
#define GDS_GWS_VMID12__SIZE_MASK 0x007f0000L

// GDS_GWS_VMID13
#define GDS_GWS_VMID13__BASE_MASK 0x0000003fL
#define GDS_GWS_VMID13__SIZE_MASK 0x007f0000L

// GDS_GWS_VMID14
#define GDS_GWS_VMID14__BASE_MASK 0x0000003fL
#define GDS_GWS_VMID14__SIZE_MASK 0x007f0000L

// GDS_GWS_VMID15
#define GDS_GWS_VMID15__BASE_MASK 0x0000003fL
#define GDS_GWS_VMID15__SIZE_MASK 0x007f0000L

// GDS_OA_VMID0
#define GDS_OA_VMID0__MASK_MASK 0x0000ffffL
#define GDS_OA_VMID0__UNUSED_MASK 0xffff0000L

// GDS_OA_VMID1
#define GDS_OA_VMID1__MASK_MASK 0x0000ffffL
#define GDS_OA_VMID1__UNUSED_MASK 0xffff0000L

// GDS_OA_VMID2
#define GDS_OA_VMID2__MASK_MASK 0x0000ffffL
#define GDS_OA_VMID2__UNUSED_MASK 0xffff0000L

// GDS_OA_VMID3
#define GDS_OA_VMID3__MASK_MASK 0x0000ffffL
#define GDS_OA_VMID3__UNUSED_MASK 0xffff0000L

// GDS_OA_VMID4
#define GDS_OA_VMID4__MASK_MASK 0x0000ffffL
#define GDS_OA_VMID4__UNUSED_MASK 0xffff0000L

// GDS_OA_VMID5
#define GDS_OA_VMID5__MASK_MASK 0x0000ffffL
#define GDS_OA_VMID5__UNUSED_MASK 0xffff0000L

// GDS_OA_VMID6
#define GDS_OA_VMID6__MASK_MASK 0x0000ffffL
#define GDS_OA_VMID6__UNUSED_MASK 0xffff0000L

// GDS_OA_VMID7
#define GDS_OA_VMID7__MASK_MASK 0x0000ffffL
#define GDS_OA_VMID7__UNUSED_MASK 0xffff0000L

// GDS_OA_VMID8
#define GDS_OA_VMID8__MASK_MASK 0x0000ffffL
#define GDS_OA_VMID8__UNUSED_MASK 0xffff0000L

// GDS_OA_VMID9
#define GDS_OA_VMID9__MASK_MASK 0x0000ffffL
#define GDS_OA_VMID9__UNUSED_MASK 0xffff0000L

// GDS_OA_VMID10
#define GDS_OA_VMID10__MASK_MASK 0x0000ffffL
#define GDS_OA_VMID10__UNUSED_MASK 0xffff0000L

// GDS_OA_VMID11
#define GDS_OA_VMID11__MASK_MASK 0x0000ffffL
#define GDS_OA_VMID11__UNUSED_MASK 0xffff0000L

// GDS_OA_VMID12
#define GDS_OA_VMID12__MASK_MASK 0x0000ffffL
#define GDS_OA_VMID12__UNUSED_MASK 0xffff0000L

// GDS_OA_VMID13
#define GDS_OA_VMID13__MASK_MASK 0x0000ffffL
#define GDS_OA_VMID13__UNUSED_MASK 0xffff0000L

// GDS_OA_VMID14
#define GDS_OA_VMID14__MASK_MASK 0x0000ffffL
#define GDS_OA_VMID14__UNUSED_MASK 0xffff0000L

// GDS_OA_VMID15
#define GDS_OA_VMID15__MASK_MASK 0x0000ffffL
#define GDS_OA_VMID15__UNUSED_MASK 0xffff0000L

// GDS_GWS_RESET0
#define GDS_GWS_RESET0__RESOURCE0_RESET_MASK 0x00000001L
#define GDS_GWS_RESET0__RESOURCE1_RESET_MASK 0x00000002L
#define GDS_GWS_RESET0__RESOURCE2_RESET_MASK 0x00000004L
#define GDS_GWS_RESET0__RESOURCE3_RESET_MASK 0x00000008L
#define GDS_GWS_RESET0__RESOURCE4_RESET_MASK 0x00000010L
#define GDS_GWS_RESET0__RESOURCE5_RESET_MASK 0x00000020L
#define GDS_GWS_RESET0__RESOURCE6_RESET_MASK 0x00000040L
#define GDS_GWS_RESET0__RESOURCE7_RESET_MASK 0x00000080L
#define GDS_GWS_RESET0__RESOURCE8_RESET_MASK 0x00000100L
#define GDS_GWS_RESET0__RESOURCE9_RESET_MASK 0x00000200L
#define GDS_GWS_RESET0__RESOURCE10_RESET_MASK 0x00000400L
#define GDS_GWS_RESET0__RESOURCE11_RESET_MASK 0x00000800L
#define GDS_GWS_RESET0__RESOURCE12_RESET_MASK 0x00001000L
#define GDS_GWS_RESET0__RESOURCE13_RESET_MASK 0x00002000L
#define GDS_GWS_RESET0__RESOURCE14_RESET_MASK 0x00004000L
#define GDS_GWS_RESET0__RESOURCE15_RESET_MASK 0x00008000L
#define GDS_GWS_RESET0__RESOURCE16_RESET_MASK 0x00010000L
#define GDS_GWS_RESET0__RESOURCE17_RESET_MASK 0x00020000L
#define GDS_GWS_RESET0__RESOURCE18_RESET_MASK 0x00040000L
#define GDS_GWS_RESET0__RESOURCE19_RESET_MASK 0x00080000L
#define GDS_GWS_RESET0__RESOURCE20_RESET_MASK 0x00100000L
#define GDS_GWS_RESET0__RESOURCE21_RESET_MASK 0x00200000L
#define GDS_GWS_RESET0__RESOURCE22_RESET_MASK 0x00400000L
#define GDS_GWS_RESET0__RESOURCE23_RESET_MASK 0x00800000L
#define GDS_GWS_RESET0__RESOURCE24_RESET_MASK 0x01000000L
#define GDS_GWS_RESET0__RESOURCE25_RESET_MASK 0x02000000L
#define GDS_GWS_RESET0__RESOURCE26_RESET_MASK 0x04000000L
#define GDS_GWS_RESET0__RESOURCE27_RESET_MASK 0x08000000L
#define GDS_GWS_RESET0__RESOURCE28_RESET_MASK 0x10000000L
#define GDS_GWS_RESET0__RESOURCE29_RESET_MASK 0x20000000L
#define GDS_GWS_RESET0__RESOURCE30_RESET_MASK 0x40000000L
#define GDS_GWS_RESET0__RESOURCE31_RESET_MASK 0x80000000L

// GDS_GWS_RESET1
#define GDS_GWS_RESET1__RESOURCE32_RESET_MASK 0x00000001L
#define GDS_GWS_RESET1__RESOURCE33_RESET_MASK 0x00000002L
#define GDS_GWS_RESET1__RESOURCE34_RESET_MASK 0x00000004L
#define GDS_GWS_RESET1__RESOURCE35_RESET_MASK 0x00000008L
#define GDS_GWS_RESET1__RESOURCE36_RESET_MASK 0x00000010L
#define GDS_GWS_RESET1__RESOURCE37_RESET_MASK 0x00000020L
#define GDS_GWS_RESET1__RESOURCE38_RESET_MASK 0x00000040L
#define GDS_GWS_RESET1__RESOURCE39_RESET_MASK 0x00000080L
#define GDS_GWS_RESET1__RESOURCE40_RESET_MASK 0x00000100L
#define GDS_GWS_RESET1__RESOURCE41_RESET_MASK 0x00000200L
#define GDS_GWS_RESET1__RESOURCE42_RESET_MASK 0x00000400L
#define GDS_GWS_RESET1__RESOURCE43_RESET_MASK 0x00000800L
#define GDS_GWS_RESET1__RESOURCE44_RESET_MASK 0x00001000L
#define GDS_GWS_RESET1__RESOURCE45_RESET_MASK 0x00002000L
#define GDS_GWS_RESET1__RESOURCE46_RESET_MASK 0x00004000L
#define GDS_GWS_RESET1__RESOURCE47_RESET_MASK 0x00008000L
#define GDS_GWS_RESET1__RESOURCE48_RESET_MASK 0x00010000L
#define GDS_GWS_RESET1__RESOURCE49_RESET_MASK 0x00020000L
#define GDS_GWS_RESET1__RESOURCE50_RESET_MASK 0x00040000L
#define GDS_GWS_RESET1__RESOURCE51_RESET_MASK 0x00080000L
#define GDS_GWS_RESET1__RESOURCE52_RESET_MASK 0x00100000L
#define GDS_GWS_RESET1__RESOURCE53_RESET_MASK 0x00200000L
#define GDS_GWS_RESET1__RESOURCE54_RESET_MASK 0x00400000L
#define GDS_GWS_RESET1__RESOURCE55_RESET_MASK 0x00800000L
#define GDS_GWS_RESET1__RESOURCE56_RESET_MASK 0x01000000L
#define GDS_GWS_RESET1__RESOURCE57_RESET_MASK 0x02000000L
#define GDS_GWS_RESET1__RESOURCE58_RESET_MASK 0x04000000L
#define GDS_GWS_RESET1__RESOURCE59_RESET_MASK 0x08000000L
#define GDS_GWS_RESET1__RESOURCE60_RESET_MASK 0x10000000L
#define GDS_GWS_RESET1__RESOURCE61_RESET_MASK 0x20000000L
#define GDS_GWS_RESET1__RESOURCE62_RESET_MASK 0x40000000L
#define GDS_GWS_RESET1__RESOURCE63_RESET_MASK 0x80000000L

// GDS_GWS_RESOURCE_RESET
#define GDS_GWS_RESOURCE_RESET__RESET_MASK 0x00000001L
#define GDS_GWS_RESOURCE_RESET__RESOURCE_ID_MASK 0x0000ff00L

// GDS_COMPUTE_MAX_WAVE_ID
#define GDS_COMPUTE_MAX_WAVE_ID__MAX_WAVE_ID_MASK 0x00000fffL

// GDS_OA_RESET_MASK
#define GDS_OA_RESET_MASK__ME0_GFXHP3D_PIX_RESET_MASK 0x00000001L
#define GDS_OA_RESET_MASK__ME0_GFXHP3D_VTX_RESET_MASK 0x00000002L
#define GDS_OA_RESET_MASK__ME0_CS_RESET_MASK 0x00000004L
#define GDS_OA_RESET_MASK__ME0_GFXHP3D_GS_RESET_MASK 0x00000008L
#define GDS_OA_RESET_MASK__ME1_PIPE0_RESET_MASK 0x00000010L
#define GDS_OA_RESET_MASK__ME1_PIPE1_RESET_MASK 0x00000020L
#define GDS_OA_RESET_MASK__ME1_PIPE2_RESET_MASK 0x00000040L
#define GDS_OA_RESET_MASK__ME1_PIPE3_RESET_MASK 0x00000080L
#define GDS_OA_RESET_MASK__ME2_PIPE0_RESET_MASK 0x00000100L
#define GDS_OA_RESET_MASK__ME2_PIPE1_RESET_MASK 0x00000200L
#define GDS_OA_RESET_MASK__ME2_PIPE2_RESET_MASK 0x00000400L
#define GDS_OA_RESET_MASK__ME2_PIPE3_RESET_MASK 0x00000800L
#define GDS_OA_RESET_MASK__UNUSED1_MASK 0xfffff000L

// GDS_OA_RESET
#define GDS_OA_RESET__RESET_MASK 0x00000001L
#define GDS_OA_RESET__PIPE_ID_MASK 0x0000ff00L

// GDS_ENHANCE
#define GDS_ENHANCE__MISC_MASK 0x0000ffffL
#define GDS_ENHANCE__AUTO_INC_INDEX_MASK 0x00010000L
#define GDS_ENHANCE__CGPG_RESTORE_MASK 0x00020000L
#define GDS_ENHANCE__RD_BUF_TAG_MISS_MASK 0x00040000L
#define GDS_ENHANCE__GDSA_PC_CGTS_DIS_MASK 0x00080000L
#define GDS_ENHANCE__GDSO_PC_CGTS_DIS_MASK 0x00100000L
#define GDS_ENHANCE__WD_GDS_CSB_OVERRIDE_MASK 0x00200000L
#define GDS_ENHANCE__UNUSED_MASK 0xffc00000L

// GDS_OA_CGPG_RESTORE
#define GDS_OA_CGPG_RESTORE__VMID_MASK 0x000000ffL
#define GDS_OA_CGPG_RESTORE__MEID_MASK 0x00000f00L
#define GDS_OA_CGPG_RESTORE__PIPEID_MASK 0x0000f000L
#define GDS_OA_CGPG_RESTORE__QUEUEID_MASK 0x000f0000L
#define GDS_OA_CGPG_RESTORE__UNUSED_MASK 0xfff00000L

// GDS_CS_CTXSW_STATUS
#define GDS_CS_CTXSW_STATUS__R_MASK 0x00000001L
#define GDS_CS_CTXSW_STATUS__W_MASK 0x00000002L
#define GDS_CS_CTXSW_STATUS__UNUSED_MASK 0xfffffffcL

// GDS_CS_CTXSW_CNT0
#define GDS_CS_CTXSW_CNT0__UPDN_MASK 0x0000ffffL
#define GDS_CS_CTXSW_CNT0__PTR_MASK 0xffff0000L

// GDS_CS_CTXSW_CNT1
#define GDS_CS_CTXSW_CNT1__UPDN_MASK 0x0000ffffL
#define GDS_CS_CTXSW_CNT1__PTR_MASK 0xffff0000L

// GDS_CS_CTXSW_CNT2
#define GDS_CS_CTXSW_CNT2__UPDN_MASK 0x0000ffffL
#define GDS_CS_CTXSW_CNT2__PTR_MASK 0xffff0000L

// GDS_CS_CTXSW_CNT3
#define GDS_CS_CTXSW_CNT3__UPDN_MASK 0x0000ffffL
#define GDS_CS_CTXSW_CNT3__PTR_MASK 0xffff0000L

// GDS_GFX_CTXSW_STATUS
#define GDS_GFX_CTXSW_STATUS__R_MASK 0x00000001L
#define GDS_GFX_CTXSW_STATUS__W_MASK 0x00000002L
#define GDS_GFX_CTXSW_STATUS__UNUSED_MASK 0xfffffffcL

// GDS_VS_CTXSW_CNT0
#define GDS_VS_CTXSW_CNT0__UPDN_MASK 0x0000ffffL
#define GDS_VS_CTXSW_CNT0__PTR_MASK 0xffff0000L

// GDS_VS_CTXSW_CNT1
#define GDS_VS_CTXSW_CNT1__UPDN_MASK 0x0000ffffL
#define GDS_VS_CTXSW_CNT1__PTR_MASK 0xffff0000L

// GDS_VS_CTXSW_CNT2
#define GDS_VS_CTXSW_CNT2__UPDN_MASK 0x0000ffffL
#define GDS_VS_CTXSW_CNT2__PTR_MASK 0xffff0000L

// GDS_VS_CTXSW_CNT3
#define GDS_VS_CTXSW_CNT3__UPDN_MASK 0x0000ffffL
#define GDS_VS_CTXSW_CNT3__PTR_MASK 0xffff0000L

// GDS_PS0_CTXSW_CNT0
#define GDS_PS0_CTXSW_CNT0__UPDN_MASK 0x0000ffffL
#define GDS_PS0_CTXSW_CNT0__PTR_MASK 0xffff0000L

// GDS_PS1_CTXSW_CNT0
#define GDS_PS1_CTXSW_CNT0__UPDN_MASK 0x0000ffffL
#define GDS_PS1_CTXSW_CNT0__PTR_MASK 0xffff0000L

// GDS_PS2_CTXSW_CNT0
#define GDS_PS2_CTXSW_CNT0__UPDN_MASK 0x0000ffffL
#define GDS_PS2_CTXSW_CNT0__PTR_MASK 0xffff0000L

// GDS_PS3_CTXSW_CNT0
#define GDS_PS3_CTXSW_CNT0__UPDN_MASK 0x0000ffffL
#define GDS_PS3_CTXSW_CNT0__PTR_MASK 0xffff0000L

// GDS_PS4_CTXSW_CNT0
#define GDS_PS4_CTXSW_CNT0__UPDN_MASK 0x0000ffffL
#define GDS_PS4_CTXSW_CNT0__PTR_MASK 0xffff0000L

// GDS_PS5_CTXSW_CNT0
#define GDS_PS5_CTXSW_CNT0__UPDN_MASK 0x0000ffffL
#define GDS_PS5_CTXSW_CNT0__PTR_MASK 0xffff0000L

// GDS_PS6_CTXSW_CNT0
#define GDS_PS6_CTXSW_CNT0__UPDN_MASK 0x0000ffffL
#define GDS_PS6_CTXSW_CNT0__PTR_MASK 0xffff0000L

// GDS_PS7_CTXSW_CNT0
#define GDS_PS7_CTXSW_CNT0__UPDN_MASK 0x0000ffffL
#define GDS_PS7_CTXSW_CNT0__PTR_MASK 0xffff0000L

// GDS_PS0_CTXSW_CNT1
#define GDS_PS0_CTXSW_CNT1__UPDN_MASK 0x0000ffffL
#define GDS_PS0_CTXSW_CNT1__PTR_MASK 0xffff0000L

// GDS_PS1_CTXSW_CNT1
#define GDS_PS1_CTXSW_CNT1__UPDN_MASK 0x0000ffffL
#define GDS_PS1_CTXSW_CNT1__PTR_MASK 0xffff0000L

// GDS_PS2_CTXSW_CNT1
#define GDS_PS2_CTXSW_CNT1__UPDN_MASK 0x0000ffffL
#define GDS_PS2_CTXSW_CNT1__PTR_MASK 0xffff0000L

// GDS_PS3_CTXSW_CNT1
#define GDS_PS3_CTXSW_CNT1__UPDN_MASK 0x0000ffffL
#define GDS_PS3_CTXSW_CNT1__PTR_MASK 0xffff0000L

// GDS_PS4_CTXSW_CNT1
#define GDS_PS4_CTXSW_CNT1__UPDN_MASK 0x0000ffffL
#define GDS_PS4_CTXSW_CNT1__PTR_MASK 0xffff0000L

// GDS_PS5_CTXSW_CNT1
#define GDS_PS5_CTXSW_CNT1__UPDN_MASK 0x0000ffffL
#define GDS_PS5_CTXSW_CNT1__PTR_MASK 0xffff0000L

// GDS_PS6_CTXSW_CNT1
#define GDS_PS6_CTXSW_CNT1__UPDN_MASK 0x0000ffffL
#define GDS_PS6_CTXSW_CNT1__PTR_MASK 0xffff0000L

// GDS_PS7_CTXSW_CNT1
#define GDS_PS7_CTXSW_CNT1__UPDN_MASK 0x0000ffffL
#define GDS_PS7_CTXSW_CNT1__PTR_MASK 0xffff0000L

// GDS_PS0_CTXSW_CNT2
#define GDS_PS0_CTXSW_CNT2__UPDN_MASK 0x0000ffffL
#define GDS_PS0_CTXSW_CNT2__PTR_MASK 0xffff0000L

// GDS_PS1_CTXSW_CNT2
#define GDS_PS1_CTXSW_CNT2__UPDN_MASK 0x0000ffffL
#define GDS_PS1_CTXSW_CNT2__PTR_MASK 0xffff0000L

// GDS_PS2_CTXSW_CNT2
#define GDS_PS2_CTXSW_CNT2__UPDN_MASK 0x0000ffffL
#define GDS_PS2_CTXSW_CNT2__PTR_MASK 0xffff0000L

// GDS_PS3_CTXSW_CNT2
#define GDS_PS3_CTXSW_CNT2__UPDN_MASK 0x0000ffffL
#define GDS_PS3_CTXSW_CNT2__PTR_MASK 0xffff0000L

// GDS_PS4_CTXSW_CNT2
#define GDS_PS4_CTXSW_CNT2__UPDN_MASK 0x0000ffffL
#define GDS_PS4_CTXSW_CNT2__PTR_MASK 0xffff0000L

// GDS_PS5_CTXSW_CNT2
#define GDS_PS5_CTXSW_CNT2__UPDN_MASK 0x0000ffffL
#define GDS_PS5_CTXSW_CNT2__PTR_MASK 0xffff0000L

// GDS_PS6_CTXSW_CNT2
#define GDS_PS6_CTXSW_CNT2__UPDN_MASK 0x0000ffffL
#define GDS_PS6_CTXSW_CNT2__PTR_MASK 0xffff0000L

// GDS_PS7_CTXSW_CNT2
#define GDS_PS7_CTXSW_CNT2__UPDN_MASK 0x0000ffffL
#define GDS_PS7_CTXSW_CNT2__PTR_MASK 0xffff0000L

// GDS_PS0_CTXSW_CNT3
#define GDS_PS0_CTXSW_CNT3__UPDN_MASK 0x0000ffffL
#define GDS_PS0_CTXSW_CNT3__PTR_MASK 0xffff0000L

// GDS_PS1_CTXSW_CNT3
#define GDS_PS1_CTXSW_CNT3__UPDN_MASK 0x0000ffffL
#define GDS_PS1_CTXSW_CNT3__PTR_MASK 0xffff0000L

// GDS_PS2_CTXSW_CNT3
#define GDS_PS2_CTXSW_CNT3__UPDN_MASK 0x0000ffffL
#define GDS_PS2_CTXSW_CNT3__PTR_MASK 0xffff0000L

// GDS_PS3_CTXSW_CNT3
#define GDS_PS3_CTXSW_CNT3__UPDN_MASK 0x0000ffffL
#define GDS_PS3_CTXSW_CNT3__PTR_MASK 0xffff0000L

// GDS_PS4_CTXSW_CNT3
#define GDS_PS4_CTXSW_CNT3__UPDN_MASK 0x0000ffffL
#define GDS_PS4_CTXSW_CNT3__PTR_MASK 0xffff0000L

// GDS_PS5_CTXSW_CNT3
#define GDS_PS5_CTXSW_CNT3__UPDN_MASK 0x0000ffffL
#define GDS_PS5_CTXSW_CNT3__PTR_MASK 0xffff0000L

// GDS_PS6_CTXSW_CNT3
#define GDS_PS6_CTXSW_CNT3__UPDN_MASK 0x0000ffffL
#define GDS_PS6_CTXSW_CNT3__PTR_MASK 0xffff0000L

// GDS_PS7_CTXSW_CNT3
#define GDS_PS7_CTXSW_CNT3__UPDN_MASK 0x0000ffffL
#define GDS_PS7_CTXSW_CNT3__PTR_MASK 0xffff0000L

// GDS_GS_CTXSW_CNT0
#define GDS_GS_CTXSW_CNT0__UPDN_MASK 0x0000ffffL
#define GDS_GS_CTXSW_CNT0__PTR_MASK 0xffff0000L

// GDS_GS_CTXSW_CNT1
#define GDS_GS_CTXSW_CNT1__UPDN_MASK 0x0000ffffL
#define GDS_GS_CTXSW_CNT1__PTR_MASK 0xffff0000L

// GDS_GS_CTXSW_CNT2
#define GDS_GS_CTXSW_CNT2__UPDN_MASK 0x0000ffffL
#define GDS_GS_CTXSW_CNT2__PTR_MASK 0xffff0000L

// GDS_GS_CTXSW_CNT3
#define GDS_GS_CTXSW_CNT3__UPDN_MASK 0x0000ffffL
#define GDS_GS_CTXSW_CNT3__PTR_MASK 0xffff0000L

// GDS_RD_ADDR
#define GDS_RD_ADDR__READ_ADDR_MASK 0xffffffffL

// GDS_RD_DATA
#define GDS_RD_DATA__READ_DATA_MASK 0xffffffffL

// GDS_RD_BURST_ADDR
#define GDS_RD_BURST_ADDR__BURST_ADDR_MASK 0xffffffffL

// GDS_RD_BURST_COUNT
#define GDS_RD_BURST_COUNT__BURST_COUNT_MASK 0xffffffffL

// GDS_RD_BURST_DATA
#define GDS_RD_BURST_DATA__BURST_DATA_MASK 0xffffffffL

// GDS_WR_ADDR
#define GDS_WR_ADDR__WRITE_ADDR_MASK 0xffffffffL

// GDS_WR_DATA
#define GDS_WR_DATA__WRITE_DATA_MASK 0xffffffffL

// GDS_WR_BURST_ADDR
#define GDS_WR_BURST_ADDR__WRITE_ADDR_MASK 0xffffffffL

// GDS_WR_BURST_DATA
#define GDS_WR_BURST_DATA__WRITE_DATA_MASK 0xffffffffL

// GDS_WRITE_COMPLETE
#define GDS_WRITE_COMPLETE__WRITE_COMPLETE_MASK 0xffffffffL

// GDS_ATOM_CNTL
#define GDS_ATOM_CNTL__AINC_MASK 0x0000003fL
#define GDS_ATOM_CNTL__UNUSED1_MASK 0x000000c0L
#define GDS_ATOM_CNTL__DMODE_MASK 0x00000300L
#define GDS_ATOM_CNTL__UNUSED2_MASK 0xfffffc00L

// GDS_ATOM_COMPLETE
#define GDS_ATOM_COMPLETE__COMPLETE_MASK 0x00000001L
#define GDS_ATOM_COMPLETE__UNUSED_MASK 0xfffffffeL

// GDS_ATOM_BASE
#define GDS_ATOM_BASE__BASE_MASK 0x0000ffffL
#define GDS_ATOM_BASE__UNUSED_MASK 0xffff0000L

// GDS_ATOM_SIZE
#define GDS_ATOM_SIZE__SIZE_MASK 0x0000ffffL
#define GDS_ATOM_SIZE__UNUSED_MASK 0xffff0000L

// GDS_ATOM_OFFSET0
#define GDS_ATOM_OFFSET0__OFFSET0_MASK 0x000000ffL
#define GDS_ATOM_OFFSET0__UNUSED_MASK 0xffffff00L

// GDS_ATOM_OFFSET1
#define GDS_ATOM_OFFSET1__OFFSET1_MASK 0x000000ffL
#define GDS_ATOM_OFFSET1__UNUSED_MASK 0xffffff00L

// GDS_ATOM_DST
#define GDS_ATOM_DST__DST_MASK 0xffffffffL

// GDS_ATOM_OP
#define GDS_ATOM_OP__OP_MASK 0x000000ffL
#define GDS_ATOM_OP__UNUSED_MASK 0xffffff00L

// GDS_ATOM_SRC0
#define GDS_ATOM_SRC0__DATA_MASK 0xffffffffL

// GDS_ATOM_SRC0_U
#define GDS_ATOM_SRC0_U__DATA_MASK 0xffffffffL

// GDS_ATOM_SRC1
#define GDS_ATOM_SRC1__DATA_MASK 0xffffffffL

// GDS_ATOM_SRC1_U
#define GDS_ATOM_SRC1_U__DATA_MASK 0xffffffffL

// GDS_ATOM_READ0
#define GDS_ATOM_READ0__DATA_MASK 0xffffffffL

// GDS_ATOM_READ0_U
#define GDS_ATOM_READ0_U__DATA_MASK 0xffffffffL

// GDS_ATOM_READ1
#define GDS_ATOM_READ1__DATA_MASK 0xffffffffL

// GDS_ATOM_READ1_U
#define GDS_ATOM_READ1_U__DATA_MASK 0xffffffffL

// GDS_GWS_RESOURCE_CNTL
#define GDS_GWS_RESOURCE_CNTL__INDEX_MASK 0x0000003fL
#define GDS_GWS_RESOURCE_CNTL__UNUSED_MASK 0xffffffc0L

// GDS_GWS_RESOURCE
#define GDS_GWS_RESOURCE__FLAG_MASK 0x00000001L
#define GDS_GWS_RESOURCE__COUNTER_MASK 0x00001ffeL
#define GDS_GWS_RESOURCE__TYPE_MASK 0x00002000L
#define GDS_GWS_RESOURCE__DED_MASK 0x00004000L
#define GDS_GWS_RESOURCE__RELEASE_ALL_MASK 0x00008000L
#define GDS_GWS_RESOURCE__HEAD_QUEUE_MASK 0x0fff0000L
#define GDS_GWS_RESOURCE__HEAD_VALID_MASK 0x10000000L
#define GDS_GWS_RESOURCE__HEAD_FLAG_MASK 0x20000000L
#define GDS_GWS_RESOURCE__HALTED_MASK 0x40000000L
#define GDS_GWS_RESOURCE__UNUSED1_MASK 0x80000000L

// GDS_GWS_RESOURCE_CNT
#define GDS_GWS_RESOURCE_CNT__RESOURCE_CNT_MASK 0x0000ffffL
#define GDS_GWS_RESOURCE_CNT__UNUSED_MASK 0xffff0000L

// GDS_OA_CNTL
#define GDS_OA_CNTL__INDEX_MASK 0x0000000fL
#define GDS_OA_CNTL__UNUSED_MASK 0xfffffff0L

// GDS_OA_COUNTER
#define GDS_OA_COUNTER__SPACE_AVAILABLE_MASK 0xffffffffL

// GDS_OA_ADDRESS
#define GDS_OA_ADDRESS__DS_ADDRESS_MASK 0x0000ffffL
#define GDS_OA_ADDRESS__CRAWLER_MASK 0x000f0000L
#define GDS_OA_ADDRESS__CRAWLER_TYPE_MASK 0x00300000L
#define GDS_OA_ADDRESS__UNUSED_MASK 0x3fc00000L
#define GDS_OA_ADDRESS__NO_ALLOC_MASK 0x40000000L
#define GDS_OA_ADDRESS__ENABLE_MASK 0x80000000L

// GDS_OA_INCDEC
#define GDS_OA_INCDEC__VALUE_MASK 0x7fffffffL
#define GDS_OA_INCDEC__INCDEC_MASK 0x80000000L

// GDS_OA_RING_SIZE
#define GDS_OA_RING_SIZE__RING_SIZE_MASK 0xffffffffL

// GDS_PERFCOUNTER0_LO
#define GDS_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// GDS_PERFCOUNTER1_LO
#define GDS_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// GDS_PERFCOUNTER2_LO
#define GDS_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// GDS_PERFCOUNTER3_LO
#define GDS_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// GDS_PERFCOUNTER0_HI
#define GDS_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// GDS_PERFCOUNTER1_HI
#define GDS_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// GDS_PERFCOUNTER2_HI
#define GDS_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// GDS_PERFCOUNTER3_HI
#define GDS_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// GDS_PERFCOUNTER0_SELECT
#define GDS_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT_MASK 0x000003ffL
#define GDS_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT1_MASK 0x000ffc00L
#define GDS_PERFCOUNTER0_SELECT__CNTR_MODE_MASK 0x00f00000L

// GDS_PERFCOUNTER1_SELECT
#define GDS_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT_MASK 0x000003ffL
#define GDS_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT1_MASK 0x000ffc00L
#define GDS_PERFCOUNTER1_SELECT__CNTR_MODE_MASK 0x00f00000L

// GDS_PERFCOUNTER2_SELECT
#define GDS_PERFCOUNTER2_SELECT__PERFCOUNTER_SELECT_MASK 0x000003ffL
#define GDS_PERFCOUNTER2_SELECT__PERFCOUNTER_SELECT1_MASK 0x000ffc00L
#define GDS_PERFCOUNTER2_SELECT__CNTR_MODE_MASK 0x00f00000L

// GDS_PERFCOUNTER3_SELECT
#define GDS_PERFCOUNTER3_SELECT__PERFCOUNTER_SELECT_MASK 0x000003ffL
#define GDS_PERFCOUNTER3_SELECT__PERFCOUNTER_SELECT1_MASK 0x000ffc00L
#define GDS_PERFCOUNTER3_SELECT__CNTR_MODE_MASK 0x00f00000L

// GDS_PERFCOUNTER0_SELECT1
#define GDS_PERFCOUNTER0_SELECT1__PERFCOUNTER_SELECT2_MASK 0x000003ffL
#define GDS_PERFCOUNTER0_SELECT1__PERFCOUNTER_SELECT3_MASK 0x000ffc00L

// CGTT_GDS_CLK_CTRL
#define CGTT_GDS_CLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define CGTT_GDS_CLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_GDS_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK 0x00010000L
#define CGTT_GDS_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK 0x00020000L
#define CGTT_GDS_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK 0x00040000L
#define CGTT_GDS_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK 0x00080000L
#define CGTT_GDS_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK 0x00100000L
#define CGTT_GDS_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK 0x00200000L
#define CGTT_GDS_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK 0x00400000L
#define CGTT_GDS_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK 0x00800000L
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE7_MASK 0x01000000L
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE6_MASK 0x02000000L
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE5_MASK 0x04000000L
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE4_MASK 0x08000000L
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE3_MASK 0x10000000L
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE2_MASK 0x20000000L
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE1_MASK 0x40000000L
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE0_MASK 0x80000000L

// GDS_DEBUG_REG0
#define GDS_DEBUG_REG0__spare1_MASK 0x0000003fL
#define GDS_DEBUG_REG0__write_buff_valid_MASK 0x00000040L
#define GDS_DEBUG_REG0__wr_pixel_nxt_ptr_MASK 0x00000f80L
#define GDS_DEBUG_REG0__last_pixel_ptr_MASK 0x00001000L
#define GDS_DEBUG_REG0__cstate_MASK 0x0001e000L
#define GDS_DEBUG_REG0__buff_write_MASK 0x00020000L
#define GDS_DEBUG_REG0__flush_request_MASK 0x00040000L
#define GDS_DEBUG_REG0__wr_buffer_wr_complete_MASK 0x00080000L
#define GDS_DEBUG_REG0__wbuf_fifo_empty_MASK 0x00100000L
#define GDS_DEBUG_REG0__wbuf_fifo_full_MASK 0x00200000L
#define GDS_DEBUG_REG0__spare_MASK 0xffc00000L

// GDS_DEBUG_REG1
#define GDS_DEBUG_REG1__tag_hit_MASK 0x00000001L
#define GDS_DEBUG_REG1__tag_miss_MASK 0x00000002L
#define GDS_DEBUG_REG1__pixel_addr_MASK 0x0001fffcL
#define GDS_DEBUG_REG1__pixel_vld_MASK 0x00020000L
#define GDS_DEBUG_REG1__data_ready_MASK 0x00040000L
#define GDS_DEBUG_REG1__awaiting_data_MASK 0x00080000L
#define GDS_DEBUG_REG1__addr_fifo_full_MASK 0x00100000L
#define GDS_DEBUG_REG1__addr_fifo_empty_MASK 0x00200000L
#define GDS_DEBUG_REG1__buffer_loaded_MASK 0x00400000L
#define GDS_DEBUG_REG1__buffer_invalid_MASK 0x00800000L
#define GDS_DEBUG_REG1__spare_MASK 0xff000000L

// GDS_DEBUG_REG2
#define GDS_DEBUG_REG2__ds_full_MASK 0x00000001L
#define GDS_DEBUG_REG2__ds_credit_avail_MASK 0x00000002L
#define GDS_DEBUG_REG2__ord_idx_free_MASK 0x00000004L
#define GDS_DEBUG_REG2__cmd_write_MASK 0x00000008L
#define GDS_DEBUG_REG2__app_sel_MASK 0x000000f0L
#define GDS_DEBUG_REG2__req_MASK 0x007fff00L
#define GDS_DEBUG_REG2__spare_MASK 0xff800000L

// GDS_DEBUG_REG3
#define GDS_DEBUG_REG3__pipe_num_busy_MASK 0x000007ffL
#define GDS_DEBUG_REG3__pipe0_busy_num_MASK 0x00007800L
#define GDS_DEBUG_REG3__spare_MASK 0xffff8000L

// GDS_DEBUG_REG4
#define GDS_DEBUG_REG4__gws_busy_MASK 0x00000001L
#define GDS_DEBUG_REG4__gws_req_MASK 0x00000002L
#define GDS_DEBUG_REG4__gws_out_stall_MASK 0x00000004L
#define GDS_DEBUG_REG4__cur_reso_MASK 0x000001f8L
#define GDS_DEBUG_REG4__cur_reso_head_valid_MASK 0x00000200L
#define GDS_DEBUG_REG4__cur_reso_head_dirty_MASK 0x00000400L
#define GDS_DEBUG_REG4__cur_reso_head_flag_MASK 0x00000800L
#define GDS_DEBUG_REG4__cur_reso_fed_MASK 0x00001000L
#define GDS_DEBUG_REG4__cur_reso_barrier_MASK 0x00002000L
#define GDS_DEBUG_REG4__cur_reso_flag_MASK 0x00004000L
#define GDS_DEBUG_REG4__cur_reso_cnt_gt0_MASK 0x00008000L
#define GDS_DEBUG_REG4__credit_cnt_gt0_MASK 0x00010000L
#define GDS_DEBUG_REG4__cmd_write_MASK 0x00020000L
#define GDS_DEBUG_REG4__grbm_gws_reso_wr_MASK 0x00040000L
#define GDS_DEBUG_REG4__grbm_gws_reso_rd_MASK 0x00080000L
#define GDS_DEBUG_REG4__ram_read_busy_MASK 0x00100000L
#define GDS_DEBUG_REG4__gws_bulkfree_MASK 0x00200000L
#define GDS_DEBUG_REG4__ram_gws_re_MASK 0x00400000L
#define GDS_DEBUG_REG4__ram_gws_we_MASK 0x00800000L
#define GDS_DEBUG_REG4__spare_MASK 0xff000000L

// GDS_DEBUG_REG5
#define GDS_DEBUG_REG5__write_dis_MASK 0x00000001L
#define GDS_DEBUG_REG5__dec_error_MASK 0x00000002L
#define GDS_DEBUG_REG5__alloc_opco_error_MASK 0x00000004L
#define GDS_DEBUG_REG5__dealloc_opco_error_MASK 0x00000008L
#define GDS_DEBUG_REG5__wrap_opco_error_MASK 0x00000010L
#define GDS_DEBUG_REG5__spare_MASK 0x000000e0L
#define GDS_DEBUG_REG5__error_ds_address_MASK 0x003fff00L
#define GDS_DEBUG_REG5__spare1_MASK 0xffc00000L

// GDS_DEBUG_REG6
#define GDS_DEBUG_REG6__oa_busy_MASK 0x00000001L
#define GDS_DEBUG_REG6__counters_enabled_MASK 0x0000001eL
#define GDS_DEBUG_REG6__counters_busy_MASK 0x001fffe0L
#define GDS_DEBUG_REG6__spare_MASK 0xffe00000L

// GDS_DEBUG_REG7
#define GDS_DEBUG_REG7__csb_inc_total_MASK 0xffffffffL

// GDS_DEBUG_REG8
#define GDS_DEBUG_REG8__csb_dec_total_MASK 0xffffffffL

// CB_HW_CONTROL
#define CB_HW_CONTROL__CM_CACHE_EVICT_POINT_MASK 0x0000000fL
#define CB_HW_CONTROL__FC_CACHE_EVICT_POINT_MASK 0x000003c0L
#define CB_HW_CONTROL__CC_CACHE_EVICT_POINT_MASK 0x0000f000L
#define CB_HW_CONTROL__ALLOW_MRT_WITH_DUAL_SOURCE_MASK 0x00010000L
#define CB_HW_CONTROL__DISABLE_INTNORM_LE11BPC_CLAMPING_MASK 0x00040000L
#define CB_HW_CONTROL__FORCE_NEEDS_DST_MASK 0x00080000L
#define CB_HW_CONTROL__FORCE_ALWAYS_TOGGLE_MASK 0x00100000L
#define CB_HW_CONTROL__DISABLE_BLEND_OPT_RESULT_EQ_DEST_MASK 0x00200000L
#define CB_HW_CONTROL__DISABLE_FULL_WRITE_MASK_MASK 0x00400000L
#define CB_HW_CONTROL__DISABLE_RESOLVE_OPT_FOR_SINGLE_FRAG_MASK 0x00800000L
#define CB_HW_CONTROL__DISABLE_BLEND_OPT_DONT_RD_DST_MASK 0x01000000L
#define CB_HW_CONTROL__DISABLE_BLEND_OPT_BYPASS_MASK 0x02000000L
#define CB_HW_CONTROL__DISABLE_BLEND_OPT_DISCARD_PIXEL_MASK 0x04000000L
#define CB_HW_CONTROL__DISABLE_BLEND_OPT_WHEN_DISABLED_SRCALPHA_IS_USED_MASK 0x08000000L
#define CB_HW_CONTROL__PRIORITIZE_FC_WR_OVER_FC_RD_ON_CMASK_CONFLICT_MASK 0x10000000L
#define CB_HW_CONTROL__PRIORITIZE_FC_EVICT_OVER_FOP_RD_ON_BANK_CONFLICT_MASK 0x20000000L
#define CB_HW_CONTROL__DISABLE_CC_IB_SERIALIZER_STATE_OPT_MASK 0x40000000L
#define CB_HW_CONTROL__DISABLE_PIXEL_IN_QUAD_FIX_FOR_LINEAR_SURFACE_MASK 0x80000000L

// CB_HW_CONTROL_1
#define CB_HW_CONTROL_1__CM_CACHE_NUM_TAGS_MASK 0x0000001fL
#define CB_HW_CONTROL_1__FC_CACHE_NUM_TAGS_MASK 0x000007e0L
#define CB_HW_CONTROL_1__CC_CACHE_NUM_TAGS_MASK 0x0001f800L
#define CB_HW_CONTROL_1__CM_TILE_FIFO_DEPTH_MASK 0x03fe0000L
#define CB_HW_CONTROL_1__RMI_CREDITS_MASK 0xfc000000L

// CB_HW_CONTROL_2
#define CB_HW_CONTROL_2__CC_EVEN_ODD_FIFO_DEPTH_MASK 0x000000ffL
#define CB_HW_CONTROL_2__FC_RDLAT_TILE_FIFO_DEPTH_MASK 0x00007f00L
#define CB_HW_CONTROL_2__FC_RDLAT_QUAD_FIFO_DEPTH_MASK 0x007f8000L
#define CB_HW_CONTROL_2__DRR_ASSUMED_FIFO_DEPTH_DIV8_MASK 0x0f000000L
#define CB_HW_CONTROL_2__CHICKEN_BITS_MASK 0xf0000000L

// CB_HW_CONTROL_3
#define CB_HW_CONTROL_3__DISABLE_SLOW_MODE_EMPTY_HALF_QUAD_KILL_MASK 0x00000001L
#define CB_HW_CONTROL_3__RAM_ADDRESS_CONFLICTS_DISALLOWED_MASK 0x00000002L
#define CB_HW_CONTROL_3__DISABLE_FAST_CLEAR_FETCH_OPT_MASK 0x00000004L
#define CB_HW_CONTROL_3__DISABLE_QUAD_MARKER_DROP_STOP_MASK 0x00000008L
#define CB_HW_CONTROL_3__DISABLE_OVERWRITE_COMBINER_CAM_CLR_MASK 0x00000010L
#define CB_HW_CONTROL_3__DISABLE_CC_CACHE_OVWR_STATUS_ACCUM_MASK 0x00000020L
#define CB_HW_CONTROL_3__DISABLE_CC_CACHE_OVWR_KEY_MOD_MASK 0x00000040L
#define CB_HW_CONTROL_3__DISABLE_CC_CACHE_PANIC_GATING_MASK 0x00000080L
#define CB_HW_CONTROL_3__DISABLE_OVERWRITE_COMBINER_TARGET_MASK_VALIDATION_MASK 0x00000100L
#define CB_HW_CONTROL_3__SPLIT_ALL_FAST_MODE_TRANSFERS_MASK 0x00000200L
#define CB_HW_CONTROL_3__DISABLE_SHADER_BLEND_OPTS_MASK 0x00000400L
#define CB_HW_CONTROL_3__DISABLE_CMASK_LAST_QUAD_INSERTION_MASK 0x00000800L
#define CB_HW_CONTROL_3__DISABLE_ROP3_FIXES_OF_BUG_511967_MASK 0x00001000L
#define CB_HW_CONTROL_3__DISABLE_ROP3_FIXES_OF_BUG_520657_MASK 0x00002000L
#define CB_HW_CONTROL_3__DISABLE_OC_FIXES_OF_BUG_522542_MASK 0x00004000L
#define CB_HW_CONTROL_3__FORCE_RMI_LAST_HIGH_MASK 0x00008000L
#define CB_HW_CONTROL_3__FORCE_RMI_CLKEN_HIGH_MASK 0x00010000L
#define CB_HW_CONTROL_3__DISABLE_EARLY_WRACKS_CC_MASK 0x00020000L
#define CB_HW_CONTROL_3__DISABLE_EARLY_WRACKS_FC_MASK 0x00040000L
#define CB_HW_CONTROL_3__DISABLE_EARLY_WRACKS_DC_MASK 0x00080000L
#define CB_HW_CONTROL_3__DISABLE_EARLY_WRACKS_CM_MASK 0x00100000L
#define CB_HW_CONTROL_3__DISABLE_NACK_PROCESSING_CC_MASK 0x00200000L
#define CB_HW_CONTROL_3__DISABLE_NACK_PROCESSING_FC_MASK 0x00400000L
#define CB_HW_CONTROL_3__DISABLE_NACK_PROCESSING_DC_MASK 0x00800000L
#define CB_HW_CONTROL_3__DISABLE_NACK_PROCESSING_CM_MASK 0x01000000L
#define CB_HW_CONTROL_3__DISABLE_NACK_COLOR_RD_WR_OPT_MASK 0x02000000L
#define CB_HW_CONTROL_3__DISABLE_BLENDER_CLOCK_GATING_MASK 0x04000000L
#define CB_HW_CONTROL_3__DISABLE_DUALSRC_WITH_OBJPRIMID_FIX_MASK 0x08000000L
#define CB_HW_CONTROL_3__COLOR_CACHE_PREFETCH_NUM_CLS_MASK 0x30000000L

// CB_HW_MEM_ARBITER_RD
#define CB_HW_MEM_ARBITER_RD__MODE_MASK 0x00000003L
#define CB_HW_MEM_ARBITER_RD__IGNORE_URGENT_AGE_MASK 0x0000003cL
#define CB_HW_MEM_ARBITER_RD__BREAK_GROUP_AGE_MASK 0x000003c0L
#define CB_HW_MEM_ARBITER_RD__WEIGHT_CC_MASK 0x00000c00L
#define CB_HW_MEM_ARBITER_RD__WEIGHT_FC_MASK 0x00003000L
#define CB_HW_MEM_ARBITER_RD__WEIGHT_CM_MASK 0x0000c000L
#define CB_HW_MEM_ARBITER_RD__WEIGHT_DC_MASK 0x00030000L
#define CB_HW_MEM_ARBITER_RD__WEIGHT_DECAY_REQS_MASK 0x000c0000L
#define CB_HW_MEM_ARBITER_RD__WEIGHT_DECAY_NOREQS_MASK 0x00300000L
#define CB_HW_MEM_ARBITER_RD__WEIGHT_IGNORE_NUM_TIDS_MASK 0x00400000L
#define CB_HW_MEM_ARBITER_RD__SCALE_AGE_MASK 0x03800000L
#define CB_HW_MEM_ARBITER_RD__SCALE_WEIGHT_MASK 0x1c000000L
#define CB_HW_MEM_ARBITER_RD__SEND_LASTS_WITHIN_GROUPS_MASK 0x20000000L

// CB_HW_MEM_ARBITER_WR
#define CB_HW_MEM_ARBITER_WR__MODE_MASK 0x00000003L
#define CB_HW_MEM_ARBITER_WR__IGNORE_URGENT_AGE_MASK 0x0000003cL
#define CB_HW_MEM_ARBITER_WR__BREAK_GROUP_AGE_MASK 0x000003c0L
#define CB_HW_MEM_ARBITER_WR__WEIGHT_CC_MASK 0x00000c00L
#define CB_HW_MEM_ARBITER_WR__WEIGHT_FC_MASK 0x00003000L
#define CB_HW_MEM_ARBITER_WR__WEIGHT_CM_MASK 0x0000c000L
#define CB_HW_MEM_ARBITER_WR__WEIGHT_DC_MASK 0x00030000L
#define CB_HW_MEM_ARBITER_WR__WEIGHT_DECAY_REQS_MASK 0x000c0000L
#define CB_HW_MEM_ARBITER_WR__WEIGHT_DECAY_NOREQS_MASK 0x00300000L
#define CB_HW_MEM_ARBITER_WR__WEIGHT_IGNORE_BYTE_MASK_MASK 0x00400000L
#define CB_HW_MEM_ARBITER_WR__SCALE_AGE_MASK 0x03800000L
#define CB_HW_MEM_ARBITER_WR__SCALE_WEIGHT_MASK 0x1c000000L
#define CB_HW_MEM_ARBITER_WR__SEND_LASTS_WITHIN_GROUPS_MASK 0x20000000L

// CB_DCC_CONFIG
#define CB_DCC_CONFIG__OVERWRITE_COMBINER_DEPTH_MASK 0x0000001fL
#define CB_DCC_CONFIG__OVERWRITE_COMBINER_DISABLE_MASK 0x00000020L
#define CB_DCC_CONFIG__OVERWRITE_COMBINER_CC_POP_DISABLE_MASK 0x00000040L
#define CB_DCC_CONFIG__FC_RDLAT_KEYID_FIFO_DEPTH_MASK 0x0000ff00L
#define CB_DCC_CONFIG__READ_RETURN_SKID_FIFO_DEPTH_MASK 0x007f0000L
#define CB_DCC_CONFIG__DCC_CACHE_EVICT_POINT_MASK 0x0f000000L
#define CB_DCC_CONFIG__DCC_CACHE_NUM_TAGS_MASK 0xf0000000L

// CB_DEBUG_BUS_1

// CB_DEBUG_BUS_2

// CB_DEBUG_BUS_3

// CB_DEBUG_BUS_4

// CB_DEBUG_BUS_5

// CB_DEBUG_BUS_6

// CB_DEBUG_BUS_7

// CB_DEBUG_BUS_8

// CB_DEBUG_BUS_9

// CB_DEBUG_BUS_10

// CB_DEBUG_BUS_11

// CB_DEBUG_BUS_12

// CB_DEBUG_BUS_13

// CB_DEBUG_BUS_14

// CB_DEBUG_BUS_15

// CB_DEBUG_BUS_16

// CB_DEBUG_BUS_17
#define CB_DEBUG_BUS_17__TILE_INTFC_BUSY_MASK 0x00000001L
#define CB_DEBUG_BUS_17__MU_BUSY_MASK 0x00000002L
#define CB_DEBUG_BUS_17__TQ_BUSY_MASK 0x00000004L
#define CB_DEBUG_BUS_17__AC_BUSY_MASK 0x00000008L
#define CB_DEBUG_BUS_17__CRW_BUSY_MASK 0x00000010L
#define CB_DEBUG_BUS_17__CACHE_CTRL_BUSY_MASK 0x00000020L
#define CB_DEBUG_BUS_17__MC_WR_PENDING_MASK 0x00000040L
#define CB_DEBUG_BUS_17__FC_WR_PENDING_MASK 0x00000080L
#define CB_DEBUG_BUS_17__FC_RD_PENDING_MASK 0x00000100L
#define CB_DEBUG_BUS_17__EVICT_PENDING_MASK 0x00000200L
#define CB_DEBUG_BUS_17__LAST_RD_ARB_WINNER_MASK 0x00000400L
#define CB_DEBUG_BUS_17__MU_STATE_MASK 0x0007f800L

// CB_DEBUG_BUS_18
#define CB_DEBUG_BUS_18__TILE_RETIREMENT_BUSY_MASK 0x00000001L
#define CB_DEBUG_BUS_18__FOP_BUSY_MASK 0x00000002L
#define CB_DEBUG_BUS_18__CLEAR_BUSY_MASK 0x00000004L
#define CB_DEBUG_BUS_18__LAT_BUSY_MASK 0x00000008L
#define CB_DEBUG_BUS_18__CACHE_CTL_BUSY_MASK 0x00000010L
#define CB_DEBUG_BUS_18__ADDR_BUSY_MASK 0x00000020L
#define CB_DEBUG_BUS_18__MERGE_BUSY_MASK 0x00000040L
#define CB_DEBUG_BUS_18__QUAD_BUSY_MASK 0x00000080L
#define CB_DEBUG_BUS_18__TILE_BUSY_MASK 0x00000100L
#define CB_DEBUG_BUS_18__DCC_BUSY_MASK 0x00000200L
#define CB_DEBUG_BUS_18__DOC_BUSY_MASK 0x00000400L
#define CB_DEBUG_BUS_18__DAG_BUSY_MASK 0x00000800L
#define CB_DEBUG_BUS_18__DOC_STALL_MASK 0x00001000L
#define CB_DEBUG_BUS_18__DOC_QT_CAM_FULL_MASK 0x00002000L
#define CB_DEBUG_BUS_18__DOC_CL_CAM_FULL_MASK 0x00004000L
#define CB_DEBUG_BUS_18__DOC_QUAD_PTR_FIFO_FULL_MASK 0x00008000L
#define CB_DEBUG_BUS_18__DOC_SECTOR_MASK_FIFO_FULL_MASK 0x00010000L
#define CB_DEBUG_BUS_18__DCS_READ_WINNER_LAST_MASK 0x00020000L
#define CB_DEBUG_BUS_18__DCS_READ_EV_PENDING_MASK 0x00040000L
#define CB_DEBUG_BUS_18__DCS_WRITE_CC_PENDING_MASK 0x00080000L
#define CB_DEBUG_BUS_18__DCS_READ_CC_PENDING_MASK 0x00100000L
#define CB_DEBUG_BUS_18__DCS_WRITE_MC_PENDING_MASK 0x00200000L

// CB_DEBUG_BUS_19
#define CB_DEBUG_BUS_19__SURF_SYNC_STATE_MASK 0x00000003L
#define CB_DEBUG_BUS_19__SURF_SYNC_START_MASK 0x00000004L
#define CB_DEBUG_BUS_19__SF_BUSY_MASK 0x00000008L
#define CB_DEBUG_BUS_19__CS_BUSY_MASK 0x00000010L
#define CB_DEBUG_BUS_19__RB_BUSY_MASK 0x00000020L
#define CB_DEBUG_BUS_19__DS_BUSY_MASK 0x00000040L
#define CB_DEBUG_BUS_19__TB_BUSY_MASK 0x00000080L
#define CB_DEBUG_BUS_19__IB_BUSY_MASK 0x00000100L
#define CB_DEBUG_BUS_19__DRR_BUSY_MASK 0x00000200L
#define CB_DEBUG_BUS_19__DF_BUSY_MASK 0x00000400L
#define CB_DEBUG_BUS_19__DD_BUSY_MASK 0x00000800L
#define CB_DEBUG_BUS_19__DC_BUSY_MASK 0x00001000L
#define CB_DEBUG_BUS_19__DK_BUSY_MASK 0x00002000L
#define CB_DEBUG_BUS_19__DF_SKID_FIFO_EMPTY_MASK 0x00004000L
#define CB_DEBUG_BUS_19__DF_CLEAR_FIFO_EMPTY_MASK 0x00008000L
#define CB_DEBUG_BUS_19__DD_READY_MASK 0x00010000L
#define CB_DEBUG_BUS_19__DC_FIFO_FULL_MASK 0x00020000L
#define CB_DEBUG_BUS_19__DC_READY_MASK 0x00040000L

// CB_DEBUG_BUS_20
#define CB_DEBUG_BUS_20__RDREQ_CM_FIFO_EMPTY_MASK 0x00000001L
#define CB_DEBUG_BUS_20__RDREQ_DC_FIFO_EMPTY_MASK 0x00000002L
#define CB_DEBUG_BUS_20__RDREQ_FC_FIFO_EMPTY_MASK 0x00000004L
#define CB_DEBUG_BUS_20__RDREQ_CC_FIFO_EMPTY_MASK 0x00000008L
#define CB_DEBUG_BUS_20__RDREQ_RMI_FIFO_EMPTY_MASK 0x00000010L
#define CB_DEBUG_BUS_20__RDREQ_CREDITS_USED_MASK 0x00000fe0L
#define CB_DEBUG_BUS_20__WRREQ_CM_FIFO_EMPTY_MASK 0x00001000L
#define CB_DEBUG_BUS_20__WRREQ_DC_FIFO_EMPTY_MASK 0x00002000L
#define CB_DEBUG_BUS_20__WRREQ_FC_FIFO_EMPTY_MASK 0x00004000L
#define CB_DEBUG_BUS_20__WRREQ_CC_FIFO_EMPTY_MASK 0x00008000L
#define CB_DEBUG_BUS_20__WRREQ_RMI_FIFO_EMPTY_MASK 0x00010000L
#define CB_DEBUG_BUS_20__WRREQ_CREDITS_USED_MASK 0x00fe0000L

// CB_DEBUG_BUS_21
#define CB_DEBUG_BUS_21__CM_BUSY_MASK 0x00000001L
#define CB_DEBUG_BUS_21__FC_BUSY_MASK 0x00000002L
#define CB_DEBUG_BUS_21__CC_BUSY_MASK 0x00000004L
#define CB_DEBUG_BUS_21__BB_BUSY_MASK 0x00000008L
#define CB_DEBUG_BUS_21__MA_BUSY_MASK 0x00000010L
#define CB_DEBUG_BUS_21__CORE_SCLK_VLD_MASK 0x00000020L
#define CB_DEBUG_BUS_21__REG_SCLK1_VLD_MASK 0x00000040L
#define CB_DEBUG_BUS_21__REG_SCLK0_VLD_MASK 0x00000080L

// CB_DEBUG_BUS_22
#define CB_DEBUG_BUS_22__OUTSTANDING_MC_READS_MASK 0x00000fffL
#define CB_DEBUG_BUS_22__OUTSTANDING_MC_WRITES_MASK 0x00fff000L

// CB_BLEND_RED
#define CB_BLEND_RED__BLEND_RED_MASK 0xffffffffL

// CB_BLEND_GREEN
#define CB_BLEND_GREEN__BLEND_GREEN_MASK 0xffffffffL

// CB_BLEND_BLUE
#define CB_BLEND_BLUE__BLEND_BLUE_MASK 0xffffffffL

// CB_BLEND_ALPHA
#define CB_BLEND_ALPHA__BLEND_ALPHA_MASK 0xffffffffL

// CB_DCC_CONTROL
#define CB_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK 0x00000001L
#define CB_DCC_CONTROL__OVERWRITE_COMBINER_MRT_SHARING_DISABLE_MASK 0x00000002L
#define CB_DCC_CONTROL__OVERWRITE_COMBINER_WATERMARK_MASK 0x0000007cL

// CB_COLOR_CONTROL
#define CB_COLOR_CONTROL__DISABLE_DUAL_QUAD_MASK 0x00000001L
#define CB_COLOR_CONTROL__DEGAMMA_ENABLE_MASK 0x00000008L
#define CB_COLOR_CONTROL__MODE_MASK 0x00000070L
#define CB_COLOR_CONTROL__ROP3_MASK 0x00ff0000L

// CB_BLEND0_CONTROL
#define CB_BLEND0_CONTROL__COLOR_SRCBLEND_MASK 0x0000001fL
#define CB_BLEND0_CONTROL__COLOR_COMB_FCN_MASK 0x000000e0L
#define CB_BLEND0_CONTROL__COLOR_DESTBLEND_MASK 0x00001f00L
#define CB_BLEND0_CONTROL__ALPHA_SRCBLEND_MASK 0x001f0000L
#define CB_BLEND0_CONTROL__ALPHA_COMB_FCN_MASK 0x00e00000L
#define CB_BLEND0_CONTROL__ALPHA_DESTBLEND_MASK 0x1f000000L
#define CB_BLEND0_CONTROL__SEPARATE_ALPHA_BLEND_MASK 0x20000000L
#define CB_BLEND0_CONTROL__ENABLE_MASK 0x40000000L
#define CB_BLEND0_CONTROL__DISABLE_ROP3_MASK 0x80000000L

// CB_BLEND1_CONTROL
#define CB_BLEND1_CONTROL__COLOR_SRCBLEND_MASK 0x0000001fL
#define CB_BLEND1_CONTROL__COLOR_COMB_FCN_MASK 0x000000e0L
#define CB_BLEND1_CONTROL__COLOR_DESTBLEND_MASK 0x00001f00L
#define CB_BLEND1_CONTROL__ALPHA_SRCBLEND_MASK 0x001f0000L
#define CB_BLEND1_CONTROL__ALPHA_COMB_FCN_MASK 0x00e00000L
#define CB_BLEND1_CONTROL__ALPHA_DESTBLEND_MASK 0x1f000000L
#define CB_BLEND1_CONTROL__SEPARATE_ALPHA_BLEND_MASK 0x20000000L
#define CB_BLEND1_CONTROL__ENABLE_MASK 0x40000000L
#define CB_BLEND1_CONTROL__DISABLE_ROP3_MASK 0x80000000L

// CB_BLEND2_CONTROL
#define CB_BLEND2_CONTROL__COLOR_SRCBLEND_MASK 0x0000001fL
#define CB_BLEND2_CONTROL__COLOR_COMB_FCN_MASK 0x000000e0L
#define CB_BLEND2_CONTROL__COLOR_DESTBLEND_MASK 0x00001f00L
#define CB_BLEND2_CONTROL__ALPHA_SRCBLEND_MASK 0x001f0000L
#define CB_BLEND2_CONTROL__ALPHA_COMB_FCN_MASK 0x00e00000L
#define CB_BLEND2_CONTROL__ALPHA_DESTBLEND_MASK 0x1f000000L
#define CB_BLEND2_CONTROL__SEPARATE_ALPHA_BLEND_MASK 0x20000000L
#define CB_BLEND2_CONTROL__ENABLE_MASK 0x40000000L
#define CB_BLEND2_CONTROL__DISABLE_ROP3_MASK 0x80000000L

// CB_BLEND3_CONTROL
#define CB_BLEND3_CONTROL__COLOR_SRCBLEND_MASK 0x0000001fL
#define CB_BLEND3_CONTROL__COLOR_COMB_FCN_MASK 0x000000e0L
#define CB_BLEND3_CONTROL__COLOR_DESTBLEND_MASK 0x00001f00L
#define CB_BLEND3_CONTROL__ALPHA_SRCBLEND_MASK 0x001f0000L
#define CB_BLEND3_CONTROL__ALPHA_COMB_FCN_MASK 0x00e00000L
#define CB_BLEND3_CONTROL__ALPHA_DESTBLEND_MASK 0x1f000000L
#define CB_BLEND3_CONTROL__SEPARATE_ALPHA_BLEND_MASK 0x20000000L
#define CB_BLEND3_CONTROL__ENABLE_MASK 0x40000000L
#define CB_BLEND3_CONTROL__DISABLE_ROP3_MASK 0x80000000L

// CB_BLEND4_CONTROL
#define CB_BLEND4_CONTROL__COLOR_SRCBLEND_MASK 0x0000001fL
#define CB_BLEND4_CONTROL__COLOR_COMB_FCN_MASK 0x000000e0L
#define CB_BLEND4_CONTROL__COLOR_DESTBLEND_MASK 0x00001f00L
#define CB_BLEND4_CONTROL__ALPHA_SRCBLEND_MASK 0x001f0000L
#define CB_BLEND4_CONTROL__ALPHA_COMB_FCN_MASK 0x00e00000L
#define CB_BLEND4_CONTROL__ALPHA_DESTBLEND_MASK 0x1f000000L
#define CB_BLEND4_CONTROL__SEPARATE_ALPHA_BLEND_MASK 0x20000000L
#define CB_BLEND4_CONTROL__ENABLE_MASK 0x40000000L
#define CB_BLEND4_CONTROL__DISABLE_ROP3_MASK 0x80000000L

// CB_BLEND5_CONTROL
#define CB_BLEND5_CONTROL__COLOR_SRCBLEND_MASK 0x0000001fL
#define CB_BLEND5_CONTROL__COLOR_COMB_FCN_MASK 0x000000e0L
#define CB_BLEND5_CONTROL__COLOR_DESTBLEND_MASK 0x00001f00L
#define CB_BLEND5_CONTROL__ALPHA_SRCBLEND_MASK 0x001f0000L
#define CB_BLEND5_CONTROL__ALPHA_COMB_FCN_MASK 0x00e00000L
#define CB_BLEND5_CONTROL__ALPHA_DESTBLEND_MASK 0x1f000000L
#define CB_BLEND5_CONTROL__SEPARATE_ALPHA_BLEND_MASK 0x20000000L
#define CB_BLEND5_CONTROL__ENABLE_MASK 0x40000000L
#define CB_BLEND5_CONTROL__DISABLE_ROP3_MASK 0x80000000L

// CB_BLEND6_CONTROL
#define CB_BLEND6_CONTROL__COLOR_SRCBLEND_MASK 0x0000001fL
#define CB_BLEND6_CONTROL__COLOR_COMB_FCN_MASK 0x000000e0L
#define CB_BLEND6_CONTROL__COLOR_DESTBLEND_MASK 0x00001f00L
#define CB_BLEND6_CONTROL__ALPHA_SRCBLEND_MASK 0x001f0000L
#define CB_BLEND6_CONTROL__ALPHA_COMB_FCN_MASK 0x00e00000L
#define CB_BLEND6_CONTROL__ALPHA_DESTBLEND_MASK 0x1f000000L
#define CB_BLEND6_CONTROL__SEPARATE_ALPHA_BLEND_MASK 0x20000000L
#define CB_BLEND6_CONTROL__ENABLE_MASK 0x40000000L
#define CB_BLEND6_CONTROL__DISABLE_ROP3_MASK 0x80000000L

// CB_BLEND7_CONTROL
#define CB_BLEND7_CONTROL__COLOR_SRCBLEND_MASK 0x0000001fL
#define CB_BLEND7_CONTROL__COLOR_COMB_FCN_MASK 0x000000e0L
#define CB_BLEND7_CONTROL__COLOR_DESTBLEND_MASK 0x00001f00L
#define CB_BLEND7_CONTROL__ALPHA_SRCBLEND_MASK 0x001f0000L
#define CB_BLEND7_CONTROL__ALPHA_COMB_FCN_MASK 0x00e00000L
#define CB_BLEND7_CONTROL__ALPHA_DESTBLEND_MASK 0x1f000000L
#define CB_BLEND7_CONTROL__SEPARATE_ALPHA_BLEND_MASK 0x20000000L
#define CB_BLEND7_CONTROL__ENABLE_MASK 0x40000000L
#define CB_BLEND7_CONTROL__DISABLE_ROP3_MASK 0x80000000L

// CB_MRT0_EPITCH
#define CB_MRT0_EPITCH__EPITCH_MASK 0x0000ffffL

// CB_MRT1_EPITCH
#define CB_MRT1_EPITCH__EPITCH_MASK 0x0000ffffL

// CB_MRT2_EPITCH
#define CB_MRT2_EPITCH__EPITCH_MASK 0x0000ffffL

// CB_MRT3_EPITCH
#define CB_MRT3_EPITCH__EPITCH_MASK 0x0000ffffL

// CB_MRT4_EPITCH
#define CB_MRT4_EPITCH__EPITCH_MASK 0x0000ffffL

// CB_MRT5_EPITCH
#define CB_MRT5_EPITCH__EPITCH_MASK 0x0000ffffL

// CB_MRT6_EPITCH
#define CB_MRT6_EPITCH__EPITCH_MASK 0x0000ffffL

// CB_MRT7_EPITCH
#define CB_MRT7_EPITCH__EPITCH_MASK 0x0000ffffL

// CB_COLOR0_BASE
#define CB_COLOR0_BASE__BASE_256B_MASK 0xffffffffL

// CB_COLOR1_BASE
#define CB_COLOR1_BASE__BASE_256B_MASK 0xffffffffL

// CB_COLOR2_BASE
#define CB_COLOR2_BASE__BASE_256B_MASK 0xffffffffL

// CB_COLOR3_BASE
#define CB_COLOR3_BASE__BASE_256B_MASK 0xffffffffL

// CB_COLOR4_BASE
#define CB_COLOR4_BASE__BASE_256B_MASK 0xffffffffL

// CB_COLOR5_BASE
#define CB_COLOR5_BASE__BASE_256B_MASK 0xffffffffL

// CB_COLOR6_BASE
#define CB_COLOR6_BASE__BASE_256B_MASK 0xffffffffL

// CB_COLOR7_BASE
#define CB_COLOR7_BASE__BASE_256B_MASK 0xffffffffL

// CB_COLOR0_BASE_EXT
#define CB_COLOR0_BASE_EXT__BASE_256B_MASK 0x000000ffL

// CB_COLOR1_BASE_EXT
#define CB_COLOR1_BASE_EXT__BASE_256B_MASK 0x000000ffL

// CB_COLOR2_BASE_EXT
#define CB_COLOR2_BASE_EXT__BASE_256B_MASK 0x000000ffL

// CB_COLOR3_BASE_EXT
#define CB_COLOR3_BASE_EXT__BASE_256B_MASK 0x000000ffL

// CB_COLOR4_BASE_EXT
#define CB_COLOR4_BASE_EXT__BASE_256B_MASK 0x000000ffL

// CB_COLOR5_BASE_EXT
#define CB_COLOR5_BASE_EXT__BASE_256B_MASK 0x000000ffL

// CB_COLOR6_BASE_EXT
#define CB_COLOR6_BASE_EXT__BASE_256B_MASK 0x000000ffL

// CB_COLOR7_BASE_EXT
#define CB_COLOR7_BASE_EXT__BASE_256B_MASK 0x000000ffL

// CB_COLOR0_ATTRIB2
#define CB_COLOR0_ATTRIB2__MIP0_HEIGHT_MASK 0x00003fffL
#define CB_COLOR0_ATTRIB2__MIP0_WIDTH_MASK 0x0fffc000L
#define CB_COLOR0_ATTRIB2__MAX_MIP_MASK 0xf0000000L

// CB_COLOR1_ATTRIB2
#define CB_COLOR1_ATTRIB2__MIP0_HEIGHT_MASK 0x00003fffL
#define CB_COLOR1_ATTRIB2__MIP0_WIDTH_MASK 0x0fffc000L
#define CB_COLOR1_ATTRIB2__MAX_MIP_MASK 0xf0000000L

// CB_COLOR2_ATTRIB2
#define CB_COLOR2_ATTRIB2__MIP0_HEIGHT_MASK 0x00003fffL
#define CB_COLOR2_ATTRIB2__MIP0_WIDTH_MASK 0x0fffc000L
#define CB_COLOR2_ATTRIB2__MAX_MIP_MASK 0xf0000000L

// CB_COLOR3_ATTRIB2
#define CB_COLOR3_ATTRIB2__MIP0_HEIGHT_MASK 0x00003fffL
#define CB_COLOR3_ATTRIB2__MIP0_WIDTH_MASK 0x0fffc000L
#define CB_COLOR3_ATTRIB2__MAX_MIP_MASK 0xf0000000L

// CB_COLOR4_ATTRIB2
#define CB_COLOR4_ATTRIB2__MIP0_HEIGHT_MASK 0x00003fffL
#define CB_COLOR4_ATTRIB2__MIP0_WIDTH_MASK 0x0fffc000L
#define CB_COLOR4_ATTRIB2__MAX_MIP_MASK 0xf0000000L

// CB_COLOR5_ATTRIB2
#define CB_COLOR5_ATTRIB2__MIP0_HEIGHT_MASK 0x00003fffL
#define CB_COLOR5_ATTRIB2__MIP0_WIDTH_MASK 0x0fffc000L
#define CB_COLOR5_ATTRIB2__MAX_MIP_MASK 0xf0000000L

// CB_COLOR6_ATTRIB2
#define CB_COLOR6_ATTRIB2__MIP0_HEIGHT_MASK 0x00003fffL
#define CB_COLOR6_ATTRIB2__MIP0_WIDTH_MASK 0x0fffc000L
#define CB_COLOR6_ATTRIB2__MAX_MIP_MASK 0xf0000000L

// CB_COLOR7_ATTRIB2
#define CB_COLOR7_ATTRIB2__MIP0_HEIGHT_MASK 0x00003fffL
#define CB_COLOR7_ATTRIB2__MIP0_WIDTH_MASK 0x0fffc000L
#define CB_COLOR7_ATTRIB2__MAX_MIP_MASK 0xf0000000L

// CB_COLOR0_VIEW
#define CB_COLOR0_VIEW__SLICE_START_MASK 0x000007ffL
#define CB_COLOR0_VIEW__SLICE_MAX_MASK 0x00ffe000L
#define CB_COLOR0_VIEW__MIP_LEVEL_MASK 0x0f000000L

// CB_COLOR1_VIEW
#define CB_COLOR1_VIEW__SLICE_START_MASK 0x000007ffL
#define CB_COLOR1_VIEW__SLICE_MAX_MASK 0x00ffe000L
#define CB_COLOR1_VIEW__MIP_LEVEL_MASK 0x0f000000L

// CB_COLOR2_VIEW
#define CB_COLOR2_VIEW__SLICE_START_MASK 0x000007ffL
#define CB_COLOR2_VIEW__SLICE_MAX_MASK 0x00ffe000L
#define CB_COLOR2_VIEW__MIP_LEVEL_MASK 0x0f000000L

// CB_COLOR3_VIEW
#define CB_COLOR3_VIEW__SLICE_START_MASK 0x000007ffL
#define CB_COLOR3_VIEW__SLICE_MAX_MASK 0x00ffe000L
#define CB_COLOR3_VIEW__MIP_LEVEL_MASK 0x0f000000L

// CB_COLOR4_VIEW
#define CB_COLOR4_VIEW__SLICE_START_MASK 0x000007ffL
#define CB_COLOR4_VIEW__SLICE_MAX_MASK 0x00ffe000L
#define CB_COLOR4_VIEW__MIP_LEVEL_MASK 0x0f000000L

// CB_COLOR5_VIEW
#define CB_COLOR5_VIEW__SLICE_START_MASK 0x000007ffL
#define CB_COLOR5_VIEW__SLICE_MAX_MASK 0x00ffe000L
#define CB_COLOR5_VIEW__MIP_LEVEL_MASK 0x0f000000L

// CB_COLOR6_VIEW
#define CB_COLOR6_VIEW__SLICE_START_MASK 0x000007ffL
#define CB_COLOR6_VIEW__SLICE_MAX_MASK 0x00ffe000L
#define CB_COLOR6_VIEW__MIP_LEVEL_MASK 0x0f000000L

// CB_COLOR7_VIEW
#define CB_COLOR7_VIEW__SLICE_START_MASK 0x000007ffL
#define CB_COLOR7_VIEW__SLICE_MAX_MASK 0x00ffe000L
#define CB_COLOR7_VIEW__MIP_LEVEL_MASK 0x0f000000L

// CB_COLOR0_INFO
#define CB_COLOR0_INFO__ENDIAN_MASK 0x00000003L
#define CB_COLOR0_INFO__FORMAT_MASK 0x0000007cL
#define CB_COLOR0_INFO__NUMBER_TYPE_MASK 0x00000700L
#define CB_COLOR0_INFO__COMP_SWAP_MASK 0x00001800L
#define CB_COLOR0_INFO__FAST_CLEAR_MASK 0x00002000L
#define CB_COLOR0_INFO__COMPRESSION_MASK 0x00004000L
#define CB_COLOR0_INFO__BLEND_CLAMP_MASK 0x00008000L
#define CB_COLOR0_INFO__BLEND_BYPASS_MASK 0x00010000L
#define CB_COLOR0_INFO__SIMPLE_FLOAT_MASK 0x00020000L
#define CB_COLOR0_INFO__ROUND_MODE_MASK 0x00040000L
#define CB_COLOR0_INFO__BLEND_OPT_DONT_RD_DST_MASK 0x00700000L
#define CB_COLOR0_INFO__BLEND_OPT_DISCARD_PIXEL_MASK 0x03800000L
#define CB_COLOR0_INFO__FMASK_COMPRESSION_DISABLE_MASK 0x04000000L
#define CB_COLOR0_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK 0x08000000L
#define CB_COLOR0_INFO__DCC_ENABLE_MASK 0x10000000L
#define CB_COLOR0_INFO__CMASK_ADDR_TYPE_MASK 0x60000000L

// CB_COLOR1_INFO
#define CB_COLOR1_INFO__ENDIAN_MASK 0x00000003L
#define CB_COLOR1_INFO__FORMAT_MASK 0x0000007cL
#define CB_COLOR1_INFO__NUMBER_TYPE_MASK 0x00000700L
#define CB_COLOR1_INFO__COMP_SWAP_MASK 0x00001800L
#define CB_COLOR1_INFO__FAST_CLEAR_MASK 0x00002000L
#define CB_COLOR1_INFO__COMPRESSION_MASK 0x00004000L
#define CB_COLOR1_INFO__BLEND_CLAMP_MASK 0x00008000L
#define CB_COLOR1_INFO__BLEND_BYPASS_MASK 0x00010000L
#define CB_COLOR1_INFO__SIMPLE_FLOAT_MASK 0x00020000L
#define CB_COLOR1_INFO__ROUND_MODE_MASK 0x00040000L
#define CB_COLOR1_INFO__BLEND_OPT_DONT_RD_DST_MASK 0x00700000L
#define CB_COLOR1_INFO__BLEND_OPT_DISCARD_PIXEL_MASK 0x03800000L
#define CB_COLOR1_INFO__FMASK_COMPRESSION_DISABLE_MASK 0x04000000L
#define CB_COLOR1_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK 0x08000000L
#define CB_COLOR1_INFO__DCC_ENABLE_MASK 0x10000000L
#define CB_COLOR1_INFO__CMASK_ADDR_TYPE_MASK 0x60000000L

// CB_COLOR2_INFO
#define CB_COLOR2_INFO__ENDIAN_MASK 0x00000003L
#define CB_COLOR2_INFO__FORMAT_MASK 0x0000007cL
#define CB_COLOR2_INFO__NUMBER_TYPE_MASK 0x00000700L
#define CB_COLOR2_INFO__COMP_SWAP_MASK 0x00001800L
#define CB_COLOR2_INFO__FAST_CLEAR_MASK 0x00002000L
#define CB_COLOR2_INFO__COMPRESSION_MASK 0x00004000L
#define CB_COLOR2_INFO__BLEND_CLAMP_MASK 0x00008000L
#define CB_COLOR2_INFO__BLEND_BYPASS_MASK 0x00010000L
#define CB_COLOR2_INFO__SIMPLE_FLOAT_MASK 0x00020000L
#define CB_COLOR2_INFO__ROUND_MODE_MASK 0x00040000L
#define CB_COLOR2_INFO__BLEND_OPT_DONT_RD_DST_MASK 0x00700000L
#define CB_COLOR2_INFO__BLEND_OPT_DISCARD_PIXEL_MASK 0x03800000L
#define CB_COLOR2_INFO__FMASK_COMPRESSION_DISABLE_MASK 0x04000000L
#define CB_COLOR2_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK 0x08000000L
#define CB_COLOR2_INFO__DCC_ENABLE_MASK 0x10000000L
#define CB_COLOR2_INFO__CMASK_ADDR_TYPE_MASK 0x60000000L

// CB_COLOR3_INFO
#define CB_COLOR3_INFO__ENDIAN_MASK 0x00000003L
#define CB_COLOR3_INFO__FORMAT_MASK 0x0000007cL
#define CB_COLOR3_INFO__NUMBER_TYPE_MASK 0x00000700L
#define CB_COLOR3_INFO__COMP_SWAP_MASK 0x00001800L
#define CB_COLOR3_INFO__FAST_CLEAR_MASK 0x00002000L
#define CB_COLOR3_INFO__COMPRESSION_MASK 0x00004000L
#define CB_COLOR3_INFO__BLEND_CLAMP_MASK 0x00008000L
#define CB_COLOR3_INFO__BLEND_BYPASS_MASK 0x00010000L
#define CB_COLOR3_INFO__SIMPLE_FLOAT_MASK 0x00020000L
#define CB_COLOR3_INFO__ROUND_MODE_MASK 0x00040000L
#define CB_COLOR3_INFO__BLEND_OPT_DONT_RD_DST_MASK 0x00700000L
#define CB_COLOR3_INFO__BLEND_OPT_DISCARD_PIXEL_MASK 0x03800000L
#define CB_COLOR3_INFO__FMASK_COMPRESSION_DISABLE_MASK 0x04000000L
#define CB_COLOR3_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK 0x08000000L
#define CB_COLOR3_INFO__DCC_ENABLE_MASK 0x10000000L
#define CB_COLOR3_INFO__CMASK_ADDR_TYPE_MASK 0x60000000L

// CB_COLOR4_INFO
#define CB_COLOR4_INFO__ENDIAN_MASK 0x00000003L
#define CB_COLOR4_INFO__FORMAT_MASK 0x0000007cL
#define CB_COLOR4_INFO__NUMBER_TYPE_MASK 0x00000700L
#define CB_COLOR4_INFO__COMP_SWAP_MASK 0x00001800L
#define CB_COLOR4_INFO__FAST_CLEAR_MASK 0x00002000L
#define CB_COLOR4_INFO__COMPRESSION_MASK 0x00004000L
#define CB_COLOR4_INFO__BLEND_CLAMP_MASK 0x00008000L
#define CB_COLOR4_INFO__BLEND_BYPASS_MASK 0x00010000L
#define CB_COLOR4_INFO__SIMPLE_FLOAT_MASK 0x00020000L
#define CB_COLOR4_INFO__ROUND_MODE_MASK 0x00040000L
#define CB_COLOR4_INFO__BLEND_OPT_DONT_RD_DST_MASK 0x00700000L
#define CB_COLOR4_INFO__BLEND_OPT_DISCARD_PIXEL_MASK 0x03800000L
#define CB_COLOR4_INFO__FMASK_COMPRESSION_DISABLE_MASK 0x04000000L
#define CB_COLOR4_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK 0x08000000L
#define CB_COLOR4_INFO__DCC_ENABLE_MASK 0x10000000L
#define CB_COLOR4_INFO__CMASK_ADDR_TYPE_MASK 0x60000000L

// CB_COLOR5_INFO
#define CB_COLOR5_INFO__ENDIAN_MASK 0x00000003L
#define CB_COLOR5_INFO__FORMAT_MASK 0x0000007cL
#define CB_COLOR5_INFO__NUMBER_TYPE_MASK 0x00000700L
#define CB_COLOR5_INFO__COMP_SWAP_MASK 0x00001800L
#define CB_COLOR5_INFO__FAST_CLEAR_MASK 0x00002000L
#define CB_COLOR5_INFO__COMPRESSION_MASK 0x00004000L
#define CB_COLOR5_INFO__BLEND_CLAMP_MASK 0x00008000L
#define CB_COLOR5_INFO__BLEND_BYPASS_MASK 0x00010000L
#define CB_COLOR5_INFO__SIMPLE_FLOAT_MASK 0x00020000L
#define CB_COLOR5_INFO__ROUND_MODE_MASK 0x00040000L
#define CB_COLOR5_INFO__BLEND_OPT_DONT_RD_DST_MASK 0x00700000L
#define CB_COLOR5_INFO__BLEND_OPT_DISCARD_PIXEL_MASK 0x03800000L
#define CB_COLOR5_INFO__FMASK_COMPRESSION_DISABLE_MASK 0x04000000L
#define CB_COLOR5_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK 0x08000000L
#define CB_COLOR5_INFO__DCC_ENABLE_MASK 0x10000000L
#define CB_COLOR5_INFO__CMASK_ADDR_TYPE_MASK 0x60000000L

// CB_COLOR6_INFO
#define CB_COLOR6_INFO__ENDIAN_MASK 0x00000003L
#define CB_COLOR6_INFO__FORMAT_MASK 0x0000007cL
#define CB_COLOR6_INFO__NUMBER_TYPE_MASK 0x00000700L
#define CB_COLOR6_INFO__COMP_SWAP_MASK 0x00001800L
#define CB_COLOR6_INFO__FAST_CLEAR_MASK 0x00002000L
#define CB_COLOR6_INFO__COMPRESSION_MASK 0x00004000L
#define CB_COLOR6_INFO__BLEND_CLAMP_MASK 0x00008000L
#define CB_COLOR6_INFO__BLEND_BYPASS_MASK 0x00010000L
#define CB_COLOR6_INFO__SIMPLE_FLOAT_MASK 0x00020000L
#define CB_COLOR6_INFO__ROUND_MODE_MASK 0x00040000L
#define CB_COLOR6_INFO__BLEND_OPT_DONT_RD_DST_MASK 0x00700000L
#define CB_COLOR6_INFO__BLEND_OPT_DISCARD_PIXEL_MASK 0x03800000L
#define CB_COLOR6_INFO__FMASK_COMPRESSION_DISABLE_MASK 0x04000000L
#define CB_COLOR6_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK 0x08000000L
#define CB_COLOR6_INFO__DCC_ENABLE_MASK 0x10000000L
#define CB_COLOR6_INFO__CMASK_ADDR_TYPE_MASK 0x60000000L

// CB_COLOR7_INFO
#define CB_COLOR7_INFO__ENDIAN_MASK 0x00000003L
#define CB_COLOR7_INFO__FORMAT_MASK 0x0000007cL
#define CB_COLOR7_INFO__NUMBER_TYPE_MASK 0x00000700L
#define CB_COLOR7_INFO__COMP_SWAP_MASK 0x00001800L
#define CB_COLOR7_INFO__FAST_CLEAR_MASK 0x00002000L
#define CB_COLOR7_INFO__COMPRESSION_MASK 0x00004000L
#define CB_COLOR7_INFO__BLEND_CLAMP_MASK 0x00008000L
#define CB_COLOR7_INFO__BLEND_BYPASS_MASK 0x00010000L
#define CB_COLOR7_INFO__SIMPLE_FLOAT_MASK 0x00020000L
#define CB_COLOR7_INFO__ROUND_MODE_MASK 0x00040000L
#define CB_COLOR7_INFO__BLEND_OPT_DONT_RD_DST_MASK 0x00700000L
#define CB_COLOR7_INFO__BLEND_OPT_DISCARD_PIXEL_MASK 0x03800000L
#define CB_COLOR7_INFO__FMASK_COMPRESSION_DISABLE_MASK 0x04000000L
#define CB_COLOR7_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK 0x08000000L
#define CB_COLOR7_INFO__DCC_ENABLE_MASK 0x10000000L
#define CB_COLOR7_INFO__CMASK_ADDR_TYPE_MASK 0x60000000L

// CB_COLOR0_ATTRIB
#define CB_COLOR0_ATTRIB__MIP0_DEPTH_MASK 0x000007ffL
#define CB_COLOR0_ATTRIB__META_LINEAR_MASK 0x00000800L
#define CB_COLOR0_ATTRIB__NUM_SAMPLES_MASK 0x00007000L
#define CB_COLOR0_ATTRIB__NUM_FRAGMENTS_MASK 0x00018000L
#define CB_COLOR0_ATTRIB__FORCE_DST_ALPHA_1_MASK 0x00020000L
#define CB_COLOR0_ATTRIB__COLOR_SW_MODE_MASK 0x007c0000L
#define CB_COLOR0_ATTRIB__FMASK_SW_MODE_MASK 0x0f800000L
#define CB_COLOR0_ATTRIB__RESOURCE_TYPE_MASK 0x30000000L
#define CB_COLOR0_ATTRIB__RB_ALIGNED_MASK 0x40000000L
#define CB_COLOR0_ATTRIB__PIPE_ALIGNED_MASK 0x80000000L

// CB_COLOR1_ATTRIB
#define CB_COLOR1_ATTRIB__MIP0_DEPTH_MASK 0x000007ffL
#define CB_COLOR1_ATTRIB__META_LINEAR_MASK 0x00000800L
#define CB_COLOR1_ATTRIB__NUM_SAMPLES_MASK 0x00007000L
#define CB_COLOR1_ATTRIB__NUM_FRAGMENTS_MASK 0x00018000L
#define CB_COLOR1_ATTRIB__FORCE_DST_ALPHA_1_MASK 0x00020000L
#define CB_COLOR1_ATTRIB__COLOR_SW_MODE_MASK 0x007c0000L
#define CB_COLOR1_ATTRIB__FMASK_SW_MODE_MASK 0x0f800000L
#define CB_COLOR1_ATTRIB__RESOURCE_TYPE_MASK 0x30000000L
#define CB_COLOR1_ATTRIB__RB_ALIGNED_MASK 0x40000000L
#define CB_COLOR1_ATTRIB__PIPE_ALIGNED_MASK 0x80000000L

// CB_COLOR2_ATTRIB
#define CB_COLOR2_ATTRIB__MIP0_DEPTH_MASK 0x000007ffL
#define CB_COLOR2_ATTRIB__META_LINEAR_MASK 0x00000800L
#define CB_COLOR2_ATTRIB__NUM_SAMPLES_MASK 0x00007000L
#define CB_COLOR2_ATTRIB__NUM_FRAGMENTS_MASK 0x00018000L
#define CB_COLOR2_ATTRIB__FORCE_DST_ALPHA_1_MASK 0x00020000L
#define CB_COLOR2_ATTRIB__COLOR_SW_MODE_MASK 0x007c0000L
#define CB_COLOR2_ATTRIB__FMASK_SW_MODE_MASK 0x0f800000L
#define CB_COLOR2_ATTRIB__RESOURCE_TYPE_MASK 0x30000000L
#define CB_COLOR2_ATTRIB__RB_ALIGNED_MASK 0x40000000L
#define CB_COLOR2_ATTRIB__PIPE_ALIGNED_MASK 0x80000000L

// CB_COLOR3_ATTRIB
#define CB_COLOR3_ATTRIB__MIP0_DEPTH_MASK 0x000007ffL
#define CB_COLOR3_ATTRIB__META_LINEAR_MASK 0x00000800L
#define CB_COLOR3_ATTRIB__NUM_SAMPLES_MASK 0x00007000L
#define CB_COLOR3_ATTRIB__NUM_FRAGMENTS_MASK 0x00018000L
#define CB_COLOR3_ATTRIB__FORCE_DST_ALPHA_1_MASK 0x00020000L
#define CB_COLOR3_ATTRIB__COLOR_SW_MODE_MASK 0x007c0000L
#define CB_COLOR3_ATTRIB__FMASK_SW_MODE_MASK 0x0f800000L
#define CB_COLOR3_ATTRIB__RESOURCE_TYPE_MASK 0x30000000L
#define CB_COLOR3_ATTRIB__RB_ALIGNED_MASK 0x40000000L
#define CB_COLOR3_ATTRIB__PIPE_ALIGNED_MASK 0x80000000L

// CB_COLOR4_ATTRIB
#define CB_COLOR4_ATTRIB__MIP0_DEPTH_MASK 0x000007ffL
#define CB_COLOR4_ATTRIB__META_LINEAR_MASK 0x00000800L
#define CB_COLOR4_ATTRIB__NUM_SAMPLES_MASK 0x00007000L
#define CB_COLOR4_ATTRIB__NUM_FRAGMENTS_MASK 0x00018000L
#define CB_COLOR4_ATTRIB__FORCE_DST_ALPHA_1_MASK 0x00020000L
#define CB_COLOR4_ATTRIB__COLOR_SW_MODE_MASK 0x007c0000L
#define CB_COLOR4_ATTRIB__FMASK_SW_MODE_MASK 0x0f800000L
#define CB_COLOR4_ATTRIB__RESOURCE_TYPE_MASK 0x30000000L
#define CB_COLOR4_ATTRIB__RB_ALIGNED_MASK 0x40000000L
#define CB_COLOR4_ATTRIB__PIPE_ALIGNED_MASK 0x80000000L

// CB_COLOR5_ATTRIB
#define CB_COLOR5_ATTRIB__MIP0_DEPTH_MASK 0x000007ffL
#define CB_COLOR5_ATTRIB__META_LINEAR_MASK 0x00000800L
#define CB_COLOR5_ATTRIB__NUM_SAMPLES_MASK 0x00007000L
#define CB_COLOR5_ATTRIB__NUM_FRAGMENTS_MASK 0x00018000L
#define CB_COLOR5_ATTRIB__FORCE_DST_ALPHA_1_MASK 0x00020000L
#define CB_COLOR5_ATTRIB__COLOR_SW_MODE_MASK 0x007c0000L
#define CB_COLOR5_ATTRIB__FMASK_SW_MODE_MASK 0x0f800000L
#define CB_COLOR5_ATTRIB__RESOURCE_TYPE_MASK 0x30000000L
#define CB_COLOR5_ATTRIB__RB_ALIGNED_MASK 0x40000000L
#define CB_COLOR5_ATTRIB__PIPE_ALIGNED_MASK 0x80000000L

// CB_COLOR6_ATTRIB
#define CB_COLOR6_ATTRIB__MIP0_DEPTH_MASK 0x000007ffL
#define CB_COLOR6_ATTRIB__META_LINEAR_MASK 0x00000800L
#define CB_COLOR6_ATTRIB__NUM_SAMPLES_MASK 0x00007000L
#define CB_COLOR6_ATTRIB__NUM_FRAGMENTS_MASK 0x00018000L
#define CB_COLOR6_ATTRIB__FORCE_DST_ALPHA_1_MASK 0x00020000L
#define CB_COLOR6_ATTRIB__COLOR_SW_MODE_MASK 0x007c0000L
#define CB_COLOR6_ATTRIB__FMASK_SW_MODE_MASK 0x0f800000L
#define CB_COLOR6_ATTRIB__RESOURCE_TYPE_MASK 0x30000000L
#define CB_COLOR6_ATTRIB__RB_ALIGNED_MASK 0x40000000L
#define CB_COLOR6_ATTRIB__PIPE_ALIGNED_MASK 0x80000000L

// CB_COLOR7_ATTRIB
#define CB_COLOR7_ATTRIB__MIP0_DEPTH_MASK 0x000007ffL
#define CB_COLOR7_ATTRIB__META_LINEAR_MASK 0x00000800L
#define CB_COLOR7_ATTRIB__NUM_SAMPLES_MASK 0x00007000L
#define CB_COLOR7_ATTRIB__NUM_FRAGMENTS_MASK 0x00018000L
#define CB_COLOR7_ATTRIB__FORCE_DST_ALPHA_1_MASK 0x00020000L
#define CB_COLOR7_ATTRIB__COLOR_SW_MODE_MASK 0x007c0000L
#define CB_COLOR7_ATTRIB__FMASK_SW_MODE_MASK 0x0f800000L
#define CB_COLOR7_ATTRIB__RESOURCE_TYPE_MASK 0x30000000L
#define CB_COLOR7_ATTRIB__RB_ALIGNED_MASK 0x40000000L
#define CB_COLOR7_ATTRIB__PIPE_ALIGNED_MASK 0x80000000L

// CB_COLOR0_DCC_CONTROL
#define CB_COLOR0_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK 0x00000001L
#define CB_COLOR0_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK 0x00000002L
#define CB_COLOR0_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK 0x0000000cL
#define CB_COLOR0_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK 0x00000010L
#define CB_COLOR0_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK 0x00000060L
#define CB_COLOR0_DCC_CONTROL__COLOR_TRANSFORM_MASK 0x00000180L
#define CB_COLOR0_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK 0x00000200L
#define CB_COLOR0_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK 0x00003c00L
#define CB_COLOR0_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK 0x0003c000L

// CB_COLOR1_DCC_CONTROL
#define CB_COLOR1_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK 0x00000001L
#define CB_COLOR1_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK 0x00000002L
#define CB_COLOR1_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK 0x0000000cL
#define CB_COLOR1_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK 0x00000010L
#define CB_COLOR1_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK 0x00000060L
#define CB_COLOR1_DCC_CONTROL__COLOR_TRANSFORM_MASK 0x00000180L
#define CB_COLOR1_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK 0x00000200L
#define CB_COLOR1_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK 0x00003c00L
#define CB_COLOR1_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK 0x0003c000L

// CB_COLOR2_DCC_CONTROL
#define CB_COLOR2_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK 0x00000001L
#define CB_COLOR2_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK 0x00000002L
#define CB_COLOR2_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK 0x0000000cL
#define CB_COLOR2_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK 0x00000010L
#define CB_COLOR2_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK 0x00000060L
#define CB_COLOR2_DCC_CONTROL__COLOR_TRANSFORM_MASK 0x00000180L
#define CB_COLOR2_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK 0x00000200L
#define CB_COLOR2_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK 0x00003c00L
#define CB_COLOR2_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK 0x0003c000L

// CB_COLOR3_DCC_CONTROL
#define CB_COLOR3_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK 0x00000001L
#define CB_COLOR3_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK 0x00000002L
#define CB_COLOR3_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK 0x0000000cL
#define CB_COLOR3_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK 0x00000010L
#define CB_COLOR3_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK 0x00000060L
#define CB_COLOR3_DCC_CONTROL__COLOR_TRANSFORM_MASK 0x00000180L
#define CB_COLOR3_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK 0x00000200L
#define CB_COLOR3_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK 0x00003c00L
#define CB_COLOR3_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK 0x0003c000L

// CB_COLOR4_DCC_CONTROL
#define CB_COLOR4_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK 0x00000001L
#define CB_COLOR4_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK 0x00000002L
#define CB_COLOR4_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK 0x0000000cL
#define CB_COLOR4_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK 0x00000010L
#define CB_COLOR4_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK 0x00000060L
#define CB_COLOR4_DCC_CONTROL__COLOR_TRANSFORM_MASK 0x00000180L
#define CB_COLOR4_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK 0x00000200L
#define CB_COLOR4_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK 0x00003c00L
#define CB_COLOR4_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK 0x0003c000L

// CB_COLOR5_DCC_CONTROL
#define CB_COLOR5_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK 0x00000001L
#define CB_COLOR5_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK 0x00000002L
#define CB_COLOR5_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK 0x0000000cL
#define CB_COLOR5_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK 0x00000010L
#define CB_COLOR5_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK 0x00000060L
#define CB_COLOR5_DCC_CONTROL__COLOR_TRANSFORM_MASK 0x00000180L
#define CB_COLOR5_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK 0x00000200L
#define CB_COLOR5_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK 0x00003c00L
#define CB_COLOR5_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK 0x0003c000L

// CB_COLOR6_DCC_CONTROL
#define CB_COLOR6_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK 0x00000001L
#define CB_COLOR6_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK 0x00000002L
#define CB_COLOR6_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK 0x0000000cL
#define CB_COLOR6_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK 0x00000010L
#define CB_COLOR6_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK 0x00000060L
#define CB_COLOR6_DCC_CONTROL__COLOR_TRANSFORM_MASK 0x00000180L
#define CB_COLOR6_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK 0x00000200L
#define CB_COLOR6_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK 0x00003c00L
#define CB_COLOR6_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK 0x0003c000L

// CB_COLOR7_DCC_CONTROL
#define CB_COLOR7_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK 0x00000001L
#define CB_COLOR7_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK 0x00000002L
#define CB_COLOR7_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK 0x0000000cL
#define CB_COLOR7_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK 0x00000010L
#define CB_COLOR7_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK 0x00000060L
#define CB_COLOR7_DCC_CONTROL__COLOR_TRANSFORM_MASK 0x00000180L
#define CB_COLOR7_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK 0x00000200L
#define CB_COLOR7_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK 0x00003c00L
#define CB_COLOR7_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK 0x0003c000L

// CB_COLOR0_CMASK
#define CB_COLOR0_CMASK__BASE_256B_MASK 0xffffffffL

// CB_COLOR1_CMASK
#define CB_COLOR1_CMASK__BASE_256B_MASK 0xffffffffL

// CB_COLOR2_CMASK
#define CB_COLOR2_CMASK__BASE_256B_MASK 0xffffffffL

// CB_COLOR3_CMASK
#define CB_COLOR3_CMASK__BASE_256B_MASK 0xffffffffL

// CB_COLOR4_CMASK
#define CB_COLOR4_CMASK__BASE_256B_MASK 0xffffffffL

// CB_COLOR5_CMASK
#define CB_COLOR5_CMASK__BASE_256B_MASK 0xffffffffL

// CB_COLOR6_CMASK
#define CB_COLOR6_CMASK__BASE_256B_MASK 0xffffffffL

// CB_COLOR7_CMASK
#define CB_COLOR7_CMASK__BASE_256B_MASK 0xffffffffL

// CB_COLOR0_CMASK_BASE_EXT
#define CB_COLOR0_CMASK_BASE_EXT__BASE_256B_MASK 0x000000ffL

// CB_COLOR1_CMASK_BASE_EXT
#define CB_COLOR1_CMASK_BASE_EXT__BASE_256B_MASK 0x000000ffL

// CB_COLOR2_CMASK_BASE_EXT
#define CB_COLOR2_CMASK_BASE_EXT__BASE_256B_MASK 0x000000ffL

// CB_COLOR3_CMASK_BASE_EXT
#define CB_COLOR3_CMASK_BASE_EXT__BASE_256B_MASK 0x000000ffL

// CB_COLOR4_CMASK_BASE_EXT
#define CB_COLOR4_CMASK_BASE_EXT__BASE_256B_MASK 0x000000ffL

// CB_COLOR5_CMASK_BASE_EXT
#define CB_COLOR5_CMASK_BASE_EXT__BASE_256B_MASK 0x000000ffL

// CB_COLOR6_CMASK_BASE_EXT
#define CB_COLOR6_CMASK_BASE_EXT__BASE_256B_MASK 0x000000ffL

// CB_COLOR7_CMASK_BASE_EXT
#define CB_COLOR7_CMASK_BASE_EXT__BASE_256B_MASK 0x000000ffL

// CB_COLOR0_FMASK
#define CB_COLOR0_FMASK__BASE_256B_MASK 0xffffffffL

// CB_COLOR1_FMASK
#define CB_COLOR1_FMASK__BASE_256B_MASK 0xffffffffL

// CB_COLOR2_FMASK
#define CB_COLOR2_FMASK__BASE_256B_MASK 0xffffffffL

// CB_COLOR3_FMASK
#define CB_COLOR3_FMASK__BASE_256B_MASK 0xffffffffL

// CB_COLOR4_FMASK
#define CB_COLOR4_FMASK__BASE_256B_MASK 0xffffffffL

// CB_COLOR5_FMASK
#define CB_COLOR5_FMASK__BASE_256B_MASK 0xffffffffL

// CB_COLOR6_FMASK
#define CB_COLOR6_FMASK__BASE_256B_MASK 0xffffffffL

// CB_COLOR7_FMASK
#define CB_COLOR7_FMASK__BASE_256B_MASK 0xffffffffL

// CB_COLOR0_FMASK_BASE_EXT
#define CB_COLOR0_FMASK_BASE_EXT__BASE_256B_MASK 0x000000ffL

// CB_COLOR1_FMASK_BASE_EXT
#define CB_COLOR1_FMASK_BASE_EXT__BASE_256B_MASK 0x000000ffL

// CB_COLOR2_FMASK_BASE_EXT
#define CB_COLOR2_FMASK_BASE_EXT__BASE_256B_MASK 0x000000ffL

// CB_COLOR3_FMASK_BASE_EXT
#define CB_COLOR3_FMASK_BASE_EXT__BASE_256B_MASK 0x000000ffL

// CB_COLOR4_FMASK_BASE_EXT
#define CB_COLOR4_FMASK_BASE_EXT__BASE_256B_MASK 0x000000ffL

// CB_COLOR5_FMASK_BASE_EXT
#define CB_COLOR5_FMASK_BASE_EXT__BASE_256B_MASK 0x000000ffL

// CB_COLOR6_FMASK_BASE_EXT
#define CB_COLOR6_FMASK_BASE_EXT__BASE_256B_MASK 0x000000ffL

// CB_COLOR7_FMASK_BASE_EXT
#define CB_COLOR7_FMASK_BASE_EXT__BASE_256B_MASK 0x000000ffL

// CB_COLOR0_CLEAR_WORD0
#define CB_COLOR0_CLEAR_WORD0__CLEAR_WORD0_MASK 0xffffffffL

// CB_COLOR1_CLEAR_WORD0
#define CB_COLOR1_CLEAR_WORD0__CLEAR_WORD0_MASK 0xffffffffL

// CB_COLOR2_CLEAR_WORD0
#define CB_COLOR2_CLEAR_WORD0__CLEAR_WORD0_MASK 0xffffffffL

// CB_COLOR3_CLEAR_WORD0
#define CB_COLOR3_CLEAR_WORD0__CLEAR_WORD0_MASK 0xffffffffL

// CB_COLOR4_CLEAR_WORD0
#define CB_COLOR4_CLEAR_WORD0__CLEAR_WORD0_MASK 0xffffffffL

// CB_COLOR5_CLEAR_WORD0
#define CB_COLOR5_CLEAR_WORD0__CLEAR_WORD0_MASK 0xffffffffL

// CB_COLOR6_CLEAR_WORD0
#define CB_COLOR6_CLEAR_WORD0__CLEAR_WORD0_MASK 0xffffffffL

// CB_COLOR7_CLEAR_WORD0
#define CB_COLOR7_CLEAR_WORD0__CLEAR_WORD0_MASK 0xffffffffL

// CB_COLOR0_CLEAR_WORD1
#define CB_COLOR0_CLEAR_WORD1__CLEAR_WORD1_MASK 0xffffffffL

// CB_COLOR1_CLEAR_WORD1
#define CB_COLOR1_CLEAR_WORD1__CLEAR_WORD1_MASK 0xffffffffL

// CB_COLOR2_CLEAR_WORD1
#define CB_COLOR2_CLEAR_WORD1__CLEAR_WORD1_MASK 0xffffffffL

// CB_COLOR3_CLEAR_WORD1
#define CB_COLOR3_CLEAR_WORD1__CLEAR_WORD1_MASK 0xffffffffL

// CB_COLOR4_CLEAR_WORD1
#define CB_COLOR4_CLEAR_WORD1__CLEAR_WORD1_MASK 0xffffffffL

// CB_COLOR5_CLEAR_WORD1
#define CB_COLOR5_CLEAR_WORD1__CLEAR_WORD1_MASK 0xffffffffL

// CB_COLOR6_CLEAR_WORD1
#define CB_COLOR6_CLEAR_WORD1__CLEAR_WORD1_MASK 0xffffffffL

// CB_COLOR7_CLEAR_WORD1
#define CB_COLOR7_CLEAR_WORD1__CLEAR_WORD1_MASK 0xffffffffL

// CB_COLOR0_DCC_BASE
#define CB_COLOR0_DCC_BASE__BASE_256B_MASK 0xffffffffL

// CB_COLOR1_DCC_BASE
#define CB_COLOR1_DCC_BASE__BASE_256B_MASK 0xffffffffL

// CB_COLOR2_DCC_BASE
#define CB_COLOR2_DCC_BASE__BASE_256B_MASK 0xffffffffL

// CB_COLOR3_DCC_BASE
#define CB_COLOR3_DCC_BASE__BASE_256B_MASK 0xffffffffL

// CB_COLOR4_DCC_BASE
#define CB_COLOR4_DCC_BASE__BASE_256B_MASK 0xffffffffL

// CB_COLOR5_DCC_BASE
#define CB_COLOR5_DCC_BASE__BASE_256B_MASK 0xffffffffL

// CB_COLOR6_DCC_BASE
#define CB_COLOR6_DCC_BASE__BASE_256B_MASK 0xffffffffL

// CB_COLOR7_DCC_BASE
#define CB_COLOR7_DCC_BASE__BASE_256B_MASK 0xffffffffL

// CB_COLOR0_DCC_BASE_EXT
#define CB_COLOR0_DCC_BASE_EXT__BASE_256B_MASK 0x000000ffL

// CB_COLOR1_DCC_BASE_EXT
#define CB_COLOR1_DCC_BASE_EXT__BASE_256B_MASK 0x000000ffL

// CB_COLOR2_DCC_BASE_EXT
#define CB_COLOR2_DCC_BASE_EXT__BASE_256B_MASK 0x000000ffL

// CB_COLOR3_DCC_BASE_EXT
#define CB_COLOR3_DCC_BASE_EXT__BASE_256B_MASK 0x000000ffL

// CB_COLOR4_DCC_BASE_EXT
#define CB_COLOR4_DCC_BASE_EXT__BASE_256B_MASK 0x000000ffL

// CB_COLOR5_DCC_BASE_EXT
#define CB_COLOR5_DCC_BASE_EXT__BASE_256B_MASK 0x000000ffL

// CB_COLOR6_DCC_BASE_EXT
#define CB_COLOR6_DCC_BASE_EXT__BASE_256B_MASK 0x000000ffL

// CB_COLOR7_DCC_BASE_EXT
#define CB_COLOR7_DCC_BASE_EXT__BASE_256B_MASK 0x000000ffL

// CB_TARGET_MASK
#define CB_TARGET_MASK__TARGET0_ENABLE_MASK 0x0000000fL
#define CB_TARGET_MASK__TARGET1_ENABLE_MASK 0x000000f0L
#define CB_TARGET_MASK__TARGET2_ENABLE_MASK 0x00000f00L
#define CB_TARGET_MASK__TARGET3_ENABLE_MASK 0x0000f000L
#define CB_TARGET_MASK__TARGET4_ENABLE_MASK 0x000f0000L
#define CB_TARGET_MASK__TARGET5_ENABLE_MASK 0x00f00000L
#define CB_TARGET_MASK__TARGET6_ENABLE_MASK 0x0f000000L
#define CB_TARGET_MASK__TARGET7_ENABLE_MASK 0xf0000000L

// CB_SHADER_MASK
#define CB_SHADER_MASK__OUTPUT0_ENABLE_MASK 0x0000000fL
#define CB_SHADER_MASK__OUTPUT1_ENABLE_MASK 0x000000f0L
#define CB_SHADER_MASK__OUTPUT2_ENABLE_MASK 0x00000f00L
#define CB_SHADER_MASK__OUTPUT3_ENABLE_MASK 0x0000f000L
#define CB_SHADER_MASK__OUTPUT4_ENABLE_MASK 0x000f0000L
#define CB_SHADER_MASK__OUTPUT5_ENABLE_MASK 0x00f00000L
#define CB_SHADER_MASK__OUTPUT6_ENABLE_MASK 0x0f000000L
#define CB_SHADER_MASK__OUTPUT7_ENABLE_MASK 0xf0000000L

// CB_PERFCOUNTER0_LO
#define CB_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// CB_PERFCOUNTER1_LO
#define CB_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// CB_PERFCOUNTER2_LO
#define CB_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// CB_PERFCOUNTER3_LO
#define CB_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// CB_PERFCOUNTER0_HI
#define CB_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// CB_PERFCOUNTER1_HI
#define CB_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// CB_PERFCOUNTER2_HI
#define CB_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// CB_PERFCOUNTER3_HI
#define CB_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// CB_PERFCOUNTER_FILTER
#define CB_PERFCOUNTER_FILTER__OP_FILTER_ENABLE_MASK 0x00000001L
#define CB_PERFCOUNTER_FILTER__OP_FILTER_SEL_MASK 0x0000000eL
#define CB_PERFCOUNTER_FILTER__FORMAT_FILTER_ENABLE_MASK 0x00000010L
#define CB_PERFCOUNTER_FILTER__FORMAT_FILTER_SEL_MASK 0x000003e0L
#define CB_PERFCOUNTER_FILTER__CLEAR_FILTER_ENABLE_MASK 0x00000400L
#define CB_PERFCOUNTER_FILTER__CLEAR_FILTER_SEL_MASK 0x00000800L
#define CB_PERFCOUNTER_FILTER__MRT_FILTER_ENABLE_MASK 0x00001000L
#define CB_PERFCOUNTER_FILTER__MRT_FILTER_SEL_MASK 0x0000e000L
#define CB_PERFCOUNTER_FILTER__NUM_SAMPLES_FILTER_ENABLE_MASK 0x00020000L
#define CB_PERFCOUNTER_FILTER__NUM_SAMPLES_FILTER_SEL_MASK 0x001c0000L
#define CB_PERFCOUNTER_FILTER__NUM_FRAGMENTS_FILTER_ENABLE_MASK 0x00200000L
#define CB_PERFCOUNTER_FILTER__NUM_FRAGMENTS_FILTER_SEL_MASK 0x00c00000L

// CB_PERFCOUNTER0_SELECT
#define CB_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0x000001ffL
#define CB_PERFCOUNTER0_SELECT__PERF_SEL1_MASK 0x0007fc00L
#define CB_PERFCOUNTER0_SELECT__CNTR_MODE_MASK 0x00f00000L
#define CB_PERFCOUNTER0_SELECT__PERF_MODE1_MASK 0x0f000000L
#define CB_PERFCOUNTER0_SELECT__PERF_MODE_MASK 0xf0000000L

// CB_PERFCOUNTER0_SELECT1
#define CB_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK 0x000001ffL
#define CB_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK 0x0007fc00L
#define CB_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK 0x0f000000L
#define CB_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK 0xf0000000L

// CB_PERFCOUNTER1_SELECT
#define CB_PERFCOUNTER1_SELECT__PERF_SEL_MASK 0x000001ffL
#define CB_PERFCOUNTER1_SELECT__PERF_MODE_MASK 0xf0000000L

// CB_PERFCOUNTER2_SELECT
#define CB_PERFCOUNTER2_SELECT__PERF_SEL_MASK 0x000001ffL
#define CB_PERFCOUNTER2_SELECT__PERF_MODE_MASK 0xf0000000L

// CB_PERFCOUNTER3_SELECT
#define CB_PERFCOUNTER3_SELECT__PERF_SEL_MASK 0x000001ffL
#define CB_PERFCOUNTER3_SELECT__PERF_MODE_MASK 0xf0000000L

// CB_CGTT_SCLK_CTRL
#define CB_CGTT_SCLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define CB_CGTT_SCLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE7_MASK 0x00010000L
#define CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE6_MASK 0x00020000L
#define CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE5_MASK 0x00040000L
#define CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE4_MASK 0x00080000L
#define CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE3_MASK 0x00100000L
#define CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE2_MASK 0x00200000L
#define CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE1_MASK 0x00400000L
#define CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE0_MASK 0x00800000L
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE7_MASK 0x01000000L
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE6_MASK 0x02000000L
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE5_MASK 0x04000000L
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE4_MASK 0x08000000L
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE3_MASK 0x10000000L
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE2_MASK 0x20000000L
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE1_MASK 0x40000000L
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE0_MASK 0x80000000L

// GC_CAC_CTRL_1
#define GC_CAC_CTRL_1__CAC_WINDOW_MASK 0x00ffffffL
#define GC_CAC_CTRL_1__TDP_WINDOW_MASK 0xff000000L

// GC_CAC_CTRL_2
#define GC_CAC_CTRL_2__CAC_ENABLE_MASK 0x00000001L
#define GC_CAC_CTRL_2__CAC_SOFT_CTRL_ENABLE_MASK 0x00000002L
#define GC_CAC_CTRL_2__UNUSED_0_MASK 0xfffffffcL

// GC_CAC_CGTT_CLK_CTRL
#define GC_CAC_CGTT_CLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define GC_CAC_CGTT_CLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define GC_CAC_CGTT_CLK_CTRL__SOFT_OVERRIDE_DYN_MASK 0x40000000L
#define GC_CAC_CGTT_CLK_CTRL__SOFT_OVERRIDE_REG_MASK 0x80000000L

// GC_CAC_AGGR_LOWER
#define GC_CAC_AGGR_LOWER__AGGR_31_0_MASK 0xffffffffL

// GC_CAC_AGGR_UPPER
#define GC_CAC_AGGR_UPPER__AGGR_63_32_MASK 0xffffffffL

// GC_CAC_SOFT_CTRL
#define GC_CAC_SOFT_CTRL__SOFT_SNAP_MASK 0x00000001L
#define GC_CAC_SOFT_CTRL__UNUSED_MASK 0xfffffffeL

// GC_DIDT_CTRL0
#define GC_DIDT_CTRL0__DIDT_CTRL_EN_MASK 0x00000001L
#define GC_DIDT_CTRL0__PHASE_OFFSET_MASK 0x00000006L
#define GC_DIDT_CTRL0__DIDT_SW_RST_MASK 0x00000008L
#define GC_DIDT_CTRL0__DIDT_CLK_EN_OVERRIDE_MASK 0x00000010L
#define GC_DIDT_CTRL0__DIDT_TRIGGER_THROTTLE_LOWBIT_MASK 0x000001e0L

// GC_DIDT_CTRL1
#define GC_DIDT_CTRL1__MIN_POWER_MASK 0x0000ffffL
#define GC_DIDT_CTRL1__MAX_POWER_MASK 0xffff0000L

// GC_DIDT_CTRL2
#define GC_DIDT_CTRL2__MAX_POWER_DELTA_MASK 0x00003fffL
#define GC_DIDT_CTRL2__UNUSED_0_MASK 0x0000c000L
#define GC_DIDT_CTRL2__SHORT_TERM_INTERVAL_SIZE_MASK 0x03ff0000L
#define GC_DIDT_CTRL2__UNUSED_1_MASK 0x04000000L
#define GC_DIDT_CTRL2__LONG_TERM_INTERVAL_RATIO_MASK 0x78000000L
#define GC_DIDT_CTRL2__UNUSED_2_MASK 0x80000000L

// GC_DIDT_WEIGHT
#define GC_DIDT_WEIGHT__SQ_WEIGHT_MASK 0x000000ffL
#define GC_DIDT_WEIGHT__DB_WEIGHT_MASK 0x0000ff00L
#define GC_DIDT_WEIGHT__TD_WEIGHT_MASK 0x00ff0000L
#define GC_DIDT_WEIGHT__TCP_WEIGHT_MASK 0xff000000L

// GC_DIDT_WEIGHT_1
#define GC_DIDT_WEIGHT_1__DBR_WEIGHT_MASK 0x000000ffL

// GC_EDC_CTRL
#define GC_EDC_CTRL__EDC_EN_MASK 0x00000001L
#define GC_EDC_CTRL__EDC_SW_RST_MASK 0x00000002L
#define GC_EDC_CTRL__EDC_CLK_EN_OVERRIDE_MASK 0x00000004L
#define GC_EDC_CTRL__EDC_FORCE_STALL_MASK 0x00000008L
#define GC_EDC_CTRL__EDC_TRIGGER_THROTTLE_LOWBIT_MASK 0x000001f0L
#define GC_EDC_CTRL__EDC_ALLOW_WRITE_PWRDELTA_MASK 0x00000200L
#define GC_EDC_CTRL__UNUSED_0_MASK 0xfffffc00L

// GC_EDC_THRESHOLD
#define GC_EDC_THRESHOLD__EDC_THRESHOLD_MASK 0xffffffffL

// GC_EDC_STATUS
#define GC_EDC_STATUS__EDC_THROTTLE_LEVEL_MASK 0x00000007L
#define GC_EDC_STATUS__EDC_ROLLING_DROOP_DELTA_MASK 0x03fffff8L

// GC_EDC_OVERFLOW
#define GC_EDC_OVERFLOW__EDC_ROLLING_POWER_DELTA_OVERFLOW_MASK 0x00000001L
#define GC_EDC_OVERFLOW__EDC_THROTTLE_LEVEL_OVERFLOW_COUNTER_MASK 0x0001fffeL
#define GC_EDC_OVERFLOW__EDC_DROOP_LEVEL_OVERFLOW_MASK 0x00020000L
#define GC_EDC_OVERFLOW__PSM_COUNTER_MASK 0xfffc0000L

// GC_EDC_ROLLING_POWER_DELTA
#define GC_EDC_ROLLING_POWER_DELTA__EDC_ROLLING_POWER_DELTA_MASK 0xffffffffL

// GC_DIDT_DROOP_CTRL
#define GC_DIDT_DROOP_CTRL__DIDT_DROOP_LEVEL_EN_MASK 0x00000001L
#define GC_DIDT_DROOP_CTRL__DIDT_DROOP_THRESHOLD_MASK 0x00007ffeL
#define GC_DIDT_DROOP_CTRL__DIDT_DROOP_LEVEL_INDEX_MASK 0x00078000L
#define GC_DIDT_DROOP_CTRL__DIDT_LEVEL_SEL_MASK 0x00080000L
#define GC_DIDT_DROOP_CTRL__DIDT_DROOP_LEVEL_OVERFLOW_MASK 0x80000000L

// GC_EDC_DROOP_CTRL
#define GC_EDC_DROOP_CTRL__EDC_DROOP_LEVEL_EN_MASK 0x00000001L
#define GC_EDC_DROOP_CTRL__EDC_DROOP_THRESHOLD_MASK 0x00007ffeL
#define GC_EDC_DROOP_CTRL__EDC_DROOP_LEVEL_INDEX_MASK 0x000f8000L
#define GC_EDC_DROOP_CTRL__AVG_PSM_SEL_MASK 0x00100000L
#define GC_EDC_DROOP_CTRL__EDC_LEVEL_SEL_MASK 0x00200000L

// GC_CAC_IND_INDEX
#define GC_CAC_IND_INDEX__GC_CAC_IND_ADDR_MASK 0xffffffffL

// GC_CAC_IND_DATA
#define GC_CAC_IND_DATA__GC_CAC_IND_DATA_MASK 0xffffffffL

// SE_CAC_CGTT_CLK_CTRL
#define SE_CAC_CGTT_CLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define SE_CAC_CGTT_CLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define SE_CAC_CGTT_CLK_CTRL__SOFT_OVERRIDE_DYN_MASK 0x40000000L
#define SE_CAC_CGTT_CLK_CTRL__SOFT_OVERRIDE_REG_MASK 0x80000000L

// SE_CAC_IND_INDEX
#define SE_CAC_IND_INDEX__SE_CAC_IND_ADDR_MASK 0xffffffffL

// SE_CAC_IND_DATA
#define SE_CAC_IND_DATA__SE_CAC_IND_DATA_MASK 0xffffffffL

// GC_CAC_CNTL
#define GC_CAC_CNTL__CAC_ENABLE_MASK 0x00000001L
#define GC_CAC_CNTL__CAC_THRESHOLD_MASK 0x0001fffeL
#define GC_CAC_CNTL__CAC_BLOCK_ID_MASK 0x007e0000L
#define GC_CAC_CNTL__CAC_SIGNAL_ID_MASK 0x7f800000L
#define GC_CAC_CNTL__UNUSED_0_MASK 0x80000000L

// GC_CAC_OVR_SEL
#define GC_CAC_OVR_SEL__CAC_OVR_SEL_MASK 0xffffffffL

// GC_CAC_OVR_VAL
#define GC_CAC_OVR_VAL__CAC_OVR_VAL_MASK 0xffffffffL

// GC_CAC_WEIGHT_BCI_0
#define GC_CAC_WEIGHT_BCI_0__WEIGHT_BCI_SIG0_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_BCI_0__WEIGHT_BCI_SIG1_MASK 0xffff0000L

// GC_CAC_WEIGHT_CB_0
#define GC_CAC_WEIGHT_CB_0__WEIGHT_CB_SIG0_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_CB_0__WEIGHT_CB_SIG1_MASK 0xffff0000L

// GC_CAC_WEIGHT_CB_1
#define GC_CAC_WEIGHT_CB_1__WEIGHT_CB_SIG2_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_CB_1__WEIGHT_CB_SIG3_MASK 0xffff0000L

// GC_CAC_WEIGHT_CBR_0
#define GC_CAC_WEIGHT_CBR_0__WEIGHT_CBR_SIG0_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_CBR_0__WEIGHT_CBR_SIG1_MASK 0xffff0000L

// GC_CAC_WEIGHT_CBR_1
#define GC_CAC_WEIGHT_CBR_1__WEIGHT_CBR_SIG2_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_CBR_1__WEIGHT_CBR_SIG3_MASK 0xffff0000L

// GC_CAC_WEIGHT_CP_0
#define GC_CAC_WEIGHT_CP_0__WEIGHT_CP_SIG0_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_CP_0__WEIGHT_CP_SIG1_MASK 0xffff0000L

// GC_CAC_WEIGHT_CP_1
#define GC_CAC_WEIGHT_CP_1__WEIGHT_CP_SIG2_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_CP_1__UNUSED_0_MASK 0xffff0000L

// GC_CAC_WEIGHT_DB_0
#define GC_CAC_WEIGHT_DB_0__WEIGHT_DB_SIG0_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_DB_0__WEIGHT_DB_SIG1_MASK 0xffff0000L

// GC_CAC_WEIGHT_DB_1
#define GC_CAC_WEIGHT_DB_1__WEIGHT_DB_SIG2_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_DB_1__WEIGHT_DB_SIG3_MASK 0xffff0000L

// GC_CAC_WEIGHT_DBR_0
#define GC_CAC_WEIGHT_DBR_0__WEIGHT_DBR_SIG0_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_DBR_0__WEIGHT_DBR_SIG1_MASK 0xffff0000L

// GC_CAC_WEIGHT_DBR_1
#define GC_CAC_WEIGHT_DBR_1__WEIGHT_DBR_SIG2_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_DBR_1__WEIGHT_DBR_SIG3_MASK 0xffff0000L

// GC_CAC_WEIGHT_GDS_0
#define GC_CAC_WEIGHT_GDS_0__WEIGHT_GDS_SIG0_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_GDS_0__WEIGHT_GDS_SIG1_MASK 0xffff0000L

// GC_CAC_WEIGHT_GDS_1
#define GC_CAC_WEIGHT_GDS_1__WEIGHT_GDS_SIG2_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_GDS_1__WEIGHT_GDS_SIG3_MASK 0xffff0000L

// GC_CAC_WEIGHT_IA_0
#define GC_CAC_WEIGHT_IA_0__WEIGHT_IA_SIG0_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_IA_0__UNUSED_0_MASK 0xffff0000L

// GC_CAC_WEIGHT_LDS_0
#define GC_CAC_WEIGHT_LDS_0__WEIGHT_LDS_SIG0_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_LDS_0__WEIGHT_LDS_SIG1_MASK 0xffff0000L

// GC_CAC_WEIGHT_LDS_1
#define GC_CAC_WEIGHT_LDS_1__WEIGHT_LDS_SIG2_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_LDS_1__WEIGHT_LDS_SIG3_MASK 0xffff0000L

// GC_CAC_WEIGHT_PA_0
#define GC_CAC_WEIGHT_PA_0__WEIGHT_PA_SIG0_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_PA_0__WEIGHT_PA_SIG1_MASK 0xffff0000L

// GC_CAC_WEIGHT_PC_0
#define GC_CAC_WEIGHT_PC_0__WEIGHT_PC_SIG0_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_PC_0__UNUSED_0_MASK 0xffff0000L

// GC_CAC_WEIGHT_SC_0
#define GC_CAC_WEIGHT_SC_0__WEIGHT_SC_SIG0_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_SC_0__UNUSED_0_MASK 0xffff0000L

// GC_CAC_WEIGHT_SPI_0
#define GC_CAC_WEIGHT_SPI_0__WEIGHT_SPI_SIG0_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_SPI_0__WEIGHT_SPI_SIG1_MASK 0xffff0000L

// GC_CAC_WEIGHT_SPI_1
#define GC_CAC_WEIGHT_SPI_1__WEIGHT_SPI_SIG2_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_SPI_1__WEIGHT_SPI_SIG3_MASK 0xffff0000L

// GC_CAC_WEIGHT_SPI_2
#define GC_CAC_WEIGHT_SPI_2__WEIGHT_SPI_SIG4_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_SPI_2__WEIGHT_SPI_SIG5_MASK 0xffff0000L

// GC_CAC_WEIGHT_SQ_0
#define GC_CAC_WEIGHT_SQ_0__WEIGHT_SQ_SIG0_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_SQ_0__WEIGHT_SQ_SIG1_MASK 0xffff0000L

// GC_CAC_WEIGHT_SQ_1
#define GC_CAC_WEIGHT_SQ_1__WEIGHT_SQ_SIG2_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_SQ_1__WEIGHT_SQ_SIG3_MASK 0xffff0000L

// GC_CAC_WEIGHT_SQ_2
#define GC_CAC_WEIGHT_SQ_2__WEIGHT_SQ_SIG4_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_SQ_2__WEIGHT_SQ_SIG5_MASK 0xffff0000L

// GC_CAC_WEIGHT_SQ_3
#define GC_CAC_WEIGHT_SQ_3__WEIGHT_SQ_SIG6_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_SQ_3__WEIGHT_SQ_SIG7_MASK 0xffff0000L

// GC_CAC_WEIGHT_SQ_4
#define GC_CAC_WEIGHT_SQ_4__WEIGHT_SQ_SIG8_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_SQ_4__UNUSED_0_MASK 0xffff0000L

// GC_CAC_WEIGHT_SX_0
#define GC_CAC_WEIGHT_SX_0__WEIGHT_SX_SIG0_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_SX_0__UNUSED_0_MASK 0xffff0000L

// GC_CAC_WEIGHT_SXRB_0
#define GC_CAC_WEIGHT_SXRB_0__WEIGHT_SXRB_SIG0_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_SXRB_0__WEIGHT_SXRB_SIG1_MASK 0xffff0000L

// GC_CAC_WEIGHT_TA_0
#define GC_CAC_WEIGHT_TA_0__WEIGHT_TA_SIG0_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_TA_0__UNUSED_0_MASK 0xffff0000L

// GC_CAC_WEIGHT_TCC_0
#define GC_CAC_WEIGHT_TCC_0__WEIGHT_TCC_SIG0_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_TCC_0__WEIGHT_TCC_SIG1_MASK 0xffff0000L

// GC_CAC_WEIGHT_TCC_1
#define GC_CAC_WEIGHT_TCC_1__WEIGHT_TCC_SIG2_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_TCC_1__WEIGHT_TCC_SIG3_MASK 0xffff0000L

// GC_CAC_WEIGHT_TCC_2
#define GC_CAC_WEIGHT_TCC_2__WEIGHT_TCC_SIG4_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_TCC_2__UNUSED_0_MASK 0xffff0000L

// GC_CAC_WEIGHT_TCP_0
#define GC_CAC_WEIGHT_TCP_0__WEIGHT_TCP_SIG0_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_TCP_0__WEIGHT_TCP_SIG1_MASK 0xffff0000L

// GC_CAC_WEIGHT_TCP_1
#define GC_CAC_WEIGHT_TCP_1__WEIGHT_TCP_SIG2_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_TCP_1__WEIGHT_TCP_SIG3_MASK 0xffff0000L

// GC_CAC_WEIGHT_TCP_2
#define GC_CAC_WEIGHT_TCP_2__WEIGHT_TCP_SIG4_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_TCP_2__UNUSED_0_MASK 0xffff0000L

// GC_CAC_WEIGHT_TD_0
#define GC_CAC_WEIGHT_TD_0__WEIGHT_TD_SIG0_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_TD_0__WEIGHT_TD_SIG1_MASK 0xffff0000L

// GC_CAC_WEIGHT_TD_1
#define GC_CAC_WEIGHT_TD_1__WEIGHT_TD_SIG2_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_TD_1__WEIGHT_TD_SIG3_MASK 0xffff0000L

// GC_CAC_WEIGHT_TD_2
#define GC_CAC_WEIGHT_TD_2__WEIGHT_TD_SIG4_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_TD_2__WEIGHT_TD_SIG5_MASK 0xffff0000L

// GC_CAC_WEIGHT_VGT_0
#define GC_CAC_WEIGHT_VGT_0__WEIGHT_VGT_SIG0_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_VGT_0__WEIGHT_VGT_SIG1_MASK 0xffff0000L

// GC_CAC_WEIGHT_VGT_1
#define GC_CAC_WEIGHT_VGT_1__WEIGHT_VGT_SIG2_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_VGT_1__UNUSED_0_MASK 0xffff0000L

// GC_CAC_WEIGHT_RMI_0
#define GC_CAC_WEIGHT_RMI_0__WEIGHT_RMI_SIG0_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_RMI_0__UNUSED_MASK 0xffff0000L

// GC_CAC_WEIGHT_WD_0
#define GC_CAC_WEIGHT_WD_0__WEIGHT_WD_SIG0_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_WD_0__UNUSED_0_MASK 0xffff0000L

// GC_CAC_WEIGHT_EA_0
#define GC_CAC_WEIGHT_EA_0__WEIGHT_EA_SIG0_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_EA_0__WEIGHT_EA_SIG1_MASK 0xffff0000L

// GC_CAC_WEIGHT_EA_1
#define GC_CAC_WEIGHT_EA_1__WEIGHT_EA_SIG2_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_EA_1__WEIGHT_EA_SIG3_MASK 0xffff0000L

// GC_CAC_WEIGHT_EA_2
#define GC_CAC_WEIGHT_EA_2__WEIGHT_EA_SIG4_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_EA_2__WEIGHT_EA_SIG5_MASK 0xffff0000L

// GC_CAC_WEIGHT_UTCL2_ATCL2_0
#define GC_CAC_WEIGHT_UTCL2_ATCL2_0__WEIGHT_UTCL2_ATCL2_SIG0_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_UTCL2_ATCL2_0__WEIGHT_UTCL2_ATCL2_SIG1_MASK 0xffff0000L

// GC_CAC_WEIGHT_UTCL2_ATCL2_1
#define GC_CAC_WEIGHT_UTCL2_ATCL2_1__WEIGHT_UTCL2_ATCL2_SIG2_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_UTCL2_ATCL2_1__WEIGHT_UTCL2_ATCL2_SIG3_MASK 0xffff0000L

// GC_CAC_WEIGHT_UTCL2_ATCL2_2
#define GC_CAC_WEIGHT_UTCL2_ATCL2_2__WEIGHT_UTCL2_ATCL2_SIG4_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_UTCL2_ATCL2_2__WEIGHT_UTCL2_ATCL2_SIG5_MASK 0xffff0000L

// GC_CAC_WEIGHT_UTCL2_ROUTER_0
#define GC_CAC_WEIGHT_UTCL2_ROUTER_0__WEIGHT_UTCL2_ROUTER_SIG0_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_UTCL2_ROUTER_0__WEIGHT_UTCL2_ROUTER_SIG1_MASK 0xffff0000L

// GC_CAC_WEIGHT_UTCL2_ROUTER_1
#define GC_CAC_WEIGHT_UTCL2_ROUTER_1__WEIGHT_UTCL2_ROUTER_SIG2_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_UTCL2_ROUTER_1__WEIGHT_UTCL2_ROUTER_SIG3_MASK 0xffff0000L

// GC_CAC_WEIGHT_UTCL2_ROUTER_2
#define GC_CAC_WEIGHT_UTCL2_ROUTER_2__WEIGHT_UTCL2_ROUTER_SIG4_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_UTCL2_ROUTER_2__WEIGHT_UTCL2_ROUTER_SIG5_MASK 0xffff0000L

// GC_CAC_WEIGHT_UTCL2_ROUTER_3
#define GC_CAC_WEIGHT_UTCL2_ROUTER_3__WEIGHT_UTCL2_ROUTER_SIG6_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_UTCL2_ROUTER_3__WEIGHT_UTCL2_ROUTER_SIG7_MASK 0xffff0000L

// GC_CAC_WEIGHT_UTCL2_ROUTER_4
#define GC_CAC_WEIGHT_UTCL2_ROUTER_4__WEIGHT_UTCL2_ROUTER_SIG8_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_UTCL2_ROUTER_4__WEIGHT_UTCL2_ROUTER_SIG9_MASK 0xffff0000L

// GC_CAC_WEIGHT_UTCL2_VML2_0
#define GC_CAC_WEIGHT_UTCL2_VML2_0__WEIGHT_UTCL2_VML2_SIG0_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_UTCL2_VML2_0__WEIGHT_UTCL2_VML2_SIG1_MASK 0xffff0000L

// GC_CAC_WEIGHT_UTCL2_VML2_1
#define GC_CAC_WEIGHT_UTCL2_VML2_1__WEIGHT_UTCL2_VML2_SIG2_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_UTCL2_VML2_1__WEIGHT_UTCL2_VML2_SIG3_MASK 0xffff0000L

// GC_CAC_WEIGHT_UTCL2_VML2_2
#define GC_CAC_WEIGHT_UTCL2_VML2_2__WEIGHT_UTCL2_VML2_SIG4_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_UTCL2_VML2_2__WEIGHT_UTCL2_VML2_SIG5_MASK 0xffff0000L

// GC_CAC_WEIGHT_CU_0
#define GC_CAC_WEIGHT_CU_0__WEIGHT_CU_SIG0_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_CU_0__WEIGHT_CU_SIG1_MASK 0xffff0000L

// GC_CAC_WEIGHT_CU_1
#define GC_CAC_WEIGHT_CU_1__WEIGHT_CU_SIG2_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_CU_1__WEIGHT_CU_SIG3_MASK 0xffff0000L

// GC_CAC_WEIGHT_CU_2
#define GC_CAC_WEIGHT_CU_2__WEIGHT_CU_SIG4_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_CU_2__WEIGHT_CU_SIG5_MASK 0xffff0000L

// GC_CAC_WEIGHT_CU_3
#define GC_CAC_WEIGHT_CU_3__WEIGHT_CU_SIG6_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_CU_3__WEIGHT_CU_SIG7_MASK 0xffff0000L

// GC_CAC_WEIGHT_CU_4
#define GC_CAC_WEIGHT_CU_4__WEIGHT_CU_SIG8_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_CU_4__WEIGHT_CU_SIG9_MASK 0xffff0000L

// GC_CAC_WEIGHT_CU_5
#define GC_CAC_WEIGHT_CU_5__WEIGHT_CU_SIG10_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_CU_5__WEIGHT_CU_SIG11_MASK 0xffff0000L

// GC_CAC_WEIGHT_CU_6
#define GC_CAC_WEIGHT_CU_6__WEIGHT_CU_SIG12_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_CU_6__WEIGHT_CU_SIG13_MASK 0xffff0000L

// GC_CAC_WEIGHT_CU_7
#define GC_CAC_WEIGHT_CU_7__WEIGHT_CU_SIG14_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_CU_7__WEIGHT_CU_SIG15_MASK 0xffff0000L

// GC_CAC_ACC_BCI0
#define GC_CAC_ACC_BCI0__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_BCI1
#define GC_CAC_ACC_BCI1__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_CB0
#define GC_CAC_ACC_CB0__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_CB1
#define GC_CAC_ACC_CB1__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_CB2
#define GC_CAC_ACC_CB2__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_CB3
#define GC_CAC_ACC_CB3__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_CBR0
#define GC_CAC_ACC_CBR0__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_CBR1
#define GC_CAC_ACC_CBR1__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_CBR2
#define GC_CAC_ACC_CBR2__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_CBR3
#define GC_CAC_ACC_CBR3__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_CP0
#define GC_CAC_ACC_CP0__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_CP1
#define GC_CAC_ACC_CP1__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_CP2
#define GC_CAC_ACC_CP2__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_DB0
#define GC_CAC_ACC_DB0__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_DB1
#define GC_CAC_ACC_DB1__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_DB2
#define GC_CAC_ACC_DB2__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_DB3
#define GC_CAC_ACC_DB3__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_DBR0
#define GC_CAC_ACC_DBR0__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_DBR1
#define GC_CAC_ACC_DBR1__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_DBR2
#define GC_CAC_ACC_DBR2__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_DBR3
#define GC_CAC_ACC_DBR3__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_GDS0
#define GC_CAC_ACC_GDS0__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_GDS1
#define GC_CAC_ACC_GDS1__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_GDS2
#define GC_CAC_ACC_GDS2__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_GDS3
#define GC_CAC_ACC_GDS3__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_IA0
#define GC_CAC_ACC_IA0__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_LDS0
#define GC_CAC_ACC_LDS0__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_LDS1
#define GC_CAC_ACC_LDS1__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_LDS2
#define GC_CAC_ACC_LDS2__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_LDS3
#define GC_CAC_ACC_LDS3__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_PA0
#define GC_CAC_ACC_PA0__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_PA1
#define GC_CAC_ACC_PA1__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_PC0
#define GC_CAC_ACC_PC0__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_SC0
#define GC_CAC_ACC_SC0__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_SPI0
#define GC_CAC_ACC_SPI0__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_SPI1
#define GC_CAC_ACC_SPI1__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_SPI2
#define GC_CAC_ACC_SPI2__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_SPI3
#define GC_CAC_ACC_SPI3__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_SPI4
#define GC_CAC_ACC_SPI4__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_SPI5
#define GC_CAC_ACC_SPI5__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_SQ0_LOWER
#define GC_CAC_ACC_SQ0_LOWER__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_SQ0_UPPER
#define GC_CAC_ACC_SQ0_UPPER__ACCUMULATOR_39_32_MASK 0x000000ffL
#define GC_CAC_ACC_SQ0_UPPER__UNUSED_0_MASK 0xffffff00L

// GC_CAC_ACC_SQ1_LOWER
#define GC_CAC_ACC_SQ1_LOWER__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_SQ1_UPPER
#define GC_CAC_ACC_SQ1_UPPER__ACCUMULATOR_39_32_MASK 0x000000ffL
#define GC_CAC_ACC_SQ1_UPPER__UNUSED_0_MASK 0xffffff00L

// GC_CAC_ACC_SQ2_LOWER
#define GC_CAC_ACC_SQ2_LOWER__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_SQ2_UPPER
#define GC_CAC_ACC_SQ2_UPPER__ACCUMULATOR_39_32_MASK 0x000000ffL
#define GC_CAC_ACC_SQ2_UPPER__UNUSED_0_MASK 0xffffff00L

// GC_CAC_ACC_SQ3_LOWER
#define GC_CAC_ACC_SQ3_LOWER__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_SQ3_UPPER
#define GC_CAC_ACC_SQ3_UPPER__ACCUMULATOR_39_32_MASK 0x000000ffL
#define GC_CAC_ACC_SQ3_UPPER__UNUSED_0_MASK 0xffffff00L

// GC_CAC_ACC_SQ4_LOWER
#define GC_CAC_ACC_SQ4_LOWER__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_SQ4_UPPER
#define GC_CAC_ACC_SQ4_UPPER__ACCUMULATOR_39_32_MASK 0x000000ffL
#define GC_CAC_ACC_SQ4_UPPER__UNUSED_0_MASK 0xffffff00L

// GC_CAC_ACC_SQ5_LOWER
#define GC_CAC_ACC_SQ5_LOWER__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_SQ5_UPPER
#define GC_CAC_ACC_SQ5_UPPER__ACCUMULATOR_39_32_MASK 0x000000ffL
#define GC_CAC_ACC_SQ5_UPPER__UNUSED_0_MASK 0xffffff00L

// GC_CAC_ACC_SQ6_LOWER
#define GC_CAC_ACC_SQ6_LOWER__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_SQ6_UPPER
#define GC_CAC_ACC_SQ6_UPPER__ACCUMULATOR_39_32_MASK 0x000000ffL
#define GC_CAC_ACC_SQ6_UPPER__UNUSED_0_MASK 0xffffff00L

// GC_CAC_ACC_SQ7_LOWER
#define GC_CAC_ACC_SQ7_LOWER__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_SQ7_UPPER
#define GC_CAC_ACC_SQ7_UPPER__ACCUMULATOR_39_32_MASK 0x000000ffL
#define GC_CAC_ACC_SQ7_UPPER__UNUSED_0_MASK 0xffffff00L

// GC_CAC_ACC_SQ8_LOWER
#define GC_CAC_ACC_SQ8_LOWER__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_SQ8_UPPER
#define GC_CAC_ACC_SQ8_UPPER__ACCUMULATOR_39_32_MASK 0x000000ffL
#define GC_CAC_ACC_SQ8_UPPER__UNUSED_0_MASK 0xffffff00L

// GC_CAC_ACC_SX0
#define GC_CAC_ACC_SX0__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_SXRB0
#define GC_CAC_ACC_SXRB0__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_SXRB1
#define GC_CAC_ACC_SXRB1__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_TA0
#define GC_CAC_ACC_TA0__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_TCC0
#define GC_CAC_ACC_TCC0__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_TCC1
#define GC_CAC_ACC_TCC1__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_TCC2
#define GC_CAC_ACC_TCC2__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_TCC3
#define GC_CAC_ACC_TCC3__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_TCC4
#define GC_CAC_ACC_TCC4__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_TCP0
#define GC_CAC_ACC_TCP0__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_TCP1
#define GC_CAC_ACC_TCP1__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_TCP2
#define GC_CAC_ACC_TCP2__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_TCP3
#define GC_CAC_ACC_TCP3__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_TCP4
#define GC_CAC_ACC_TCP4__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_TD0
#define GC_CAC_ACC_TD0__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_TD1
#define GC_CAC_ACC_TD1__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_TD2
#define GC_CAC_ACC_TD2__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_TD3
#define GC_CAC_ACC_TD3__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_TD4
#define GC_CAC_ACC_TD4__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_TD5
#define GC_CAC_ACC_TD5__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_VGT0
#define GC_CAC_ACC_VGT0__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_VGT1
#define GC_CAC_ACC_VGT1__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_VGT2
#define GC_CAC_ACC_VGT2__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_RMI0
#define GC_CAC_ACC_RMI0__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_WD0
#define GC_CAC_ACC_WD0__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_EA0
#define GC_CAC_ACC_EA0__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_EA1
#define GC_CAC_ACC_EA1__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_EA2
#define GC_CAC_ACC_EA2__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_EA3
#define GC_CAC_ACC_EA3__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_EA4
#define GC_CAC_ACC_EA4__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_EA5
#define GC_CAC_ACC_EA5__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_UTCL2_ATCL20
#define GC_CAC_ACC_UTCL2_ATCL20__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_UTCL2_ATCL21
#define GC_CAC_ACC_UTCL2_ATCL21__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_UTCL2_ATCL22
#define GC_CAC_ACC_UTCL2_ATCL22__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_UTCL2_ATCL23
#define GC_CAC_ACC_UTCL2_ATCL23__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_UTCL2_ATCL24
#define GC_CAC_ACC_UTCL2_ATCL24__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_UTCL2_ROUTER0
#define GC_CAC_ACC_UTCL2_ROUTER0__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_UTCL2_ROUTER1
#define GC_CAC_ACC_UTCL2_ROUTER1__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_UTCL2_ROUTER2
#define GC_CAC_ACC_UTCL2_ROUTER2__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_UTCL2_ROUTER3
#define GC_CAC_ACC_UTCL2_ROUTER3__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_UTCL2_ROUTER4
#define GC_CAC_ACC_UTCL2_ROUTER4__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_UTCL2_ROUTER5
#define GC_CAC_ACC_UTCL2_ROUTER5__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_UTCL2_ROUTER6
#define GC_CAC_ACC_UTCL2_ROUTER6__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_UTCL2_ROUTER7
#define GC_CAC_ACC_UTCL2_ROUTER7__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_UTCL2_ROUTER8
#define GC_CAC_ACC_UTCL2_ROUTER8__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_UTCL2_ROUTER9
#define GC_CAC_ACC_UTCL2_ROUTER9__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_UTCL2_VML20
#define GC_CAC_ACC_UTCL2_VML20__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_UTCL2_VML21
#define GC_CAC_ACC_UTCL2_VML21__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_UTCL2_VML22
#define GC_CAC_ACC_UTCL2_VML22__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_UTCL2_VML23
#define GC_CAC_ACC_UTCL2_VML23__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_UTCL2_VML24
#define GC_CAC_ACC_UTCL2_VML24__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_CU0
#define GC_CAC_ACC_CU0__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_CU1
#define GC_CAC_ACC_CU1__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_CU2
#define GC_CAC_ACC_CU2__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_CU3
#define GC_CAC_ACC_CU3__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_CU4
#define GC_CAC_ACC_CU4__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_CU5
#define GC_CAC_ACC_CU5__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_CU6
#define GC_CAC_ACC_CU6__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_CU7
#define GC_CAC_ACC_CU7__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_CU8
#define GC_CAC_ACC_CU8__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_CU9
#define GC_CAC_ACC_CU9__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_CU10
#define GC_CAC_ACC_CU10__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_CU11
#define GC_CAC_ACC_CU11__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_CU12
#define GC_CAC_ACC_CU12__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_CU13
#define GC_CAC_ACC_CU13__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_CU14
#define GC_CAC_ACC_CU14__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_CU15
#define GC_CAC_ACC_CU15__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_OVRD_BCI
#define GC_CAC_OVRD_BCI__OVRRD_SELECT_MASK 0x00000003L
#define GC_CAC_OVRD_BCI__OVRRD_VALUE_MASK 0x0000000cL

// GC_CAC_OVRD_CB
#define GC_CAC_OVRD_CB__OVRRD_SELECT_MASK 0x0000000fL
#define GC_CAC_OVRD_CB__OVRRD_VALUE_MASK 0x000000f0L

// GC_CAC_OVRD_CBR
#define GC_CAC_OVRD_CBR__OVRRD_SELECT_MASK 0x0000000fL
#define GC_CAC_OVRD_CBR__OVRRD_VALUE_MASK 0x000000f0L

// GC_CAC_OVRD_CP
#define GC_CAC_OVRD_CP__OVRRD_SELECT_MASK 0x00000007L
#define GC_CAC_OVRD_CP__OVRRD_VALUE_MASK 0x00000038L

// GC_CAC_OVRD_DB
#define GC_CAC_OVRD_DB__OVRRD_SELECT_MASK 0x0000000fL
#define GC_CAC_OVRD_DB__OVRRD_VALUE_MASK 0x000000f0L

// GC_CAC_OVRD_DBR
#define GC_CAC_OVRD_DBR__OVRRD_SELECT_MASK 0x0000000fL
#define GC_CAC_OVRD_DBR__OVRRD_VALUE_MASK 0x000000f0L

// GC_CAC_OVRD_GDS
#define GC_CAC_OVRD_GDS__OVRRD_SELECT_MASK 0x0000000fL
#define GC_CAC_OVRD_GDS__OVRRD_VALUE_MASK 0x000000f0L

// GC_CAC_OVRD_IA
#define GC_CAC_OVRD_IA__OVRRD_SELECT_MASK 0x00000001L
#define GC_CAC_OVRD_IA__OVRRD_VALUE_MASK 0x00000002L

// GC_CAC_OVRD_LDS
#define GC_CAC_OVRD_LDS__OVRRD_SELECT_MASK 0x0000000fL
#define GC_CAC_OVRD_LDS__OVRRD_VALUE_MASK 0x000000f0L

// GC_CAC_OVRD_PA
#define GC_CAC_OVRD_PA__OVRRD_SELECT_MASK 0x00000003L
#define GC_CAC_OVRD_PA__OVRRD_VALUE_MASK 0x0000000cL

// GC_CAC_OVRD_PC
#define GC_CAC_OVRD_PC__OVRRD_SELECT_MASK 0x00000001L
#define GC_CAC_OVRD_PC__OVRRD_VALUE_MASK 0x00000002L

// GC_CAC_OVRD_SC
#define GC_CAC_OVRD_SC__OVRRD_SELECT_MASK 0x00000001L
#define GC_CAC_OVRD_SC__OVRRD_VALUE_MASK 0x00000002L

// GC_CAC_OVRD_SPI
#define GC_CAC_OVRD_SPI__OVRRD_SELECT_MASK 0x0000003fL
#define GC_CAC_OVRD_SPI__OVRRD_VALUE_MASK 0x00000fc0L

// GC_CAC_OVRD_CU
#define GC_CAC_OVRD_CU__OVRRD_SELECT_MASK 0x00000001L
#define GC_CAC_OVRD_CU__OVRRD_VALUE_MASK 0x00000002L

// GC_CAC_OVRD_SQ
#define GC_CAC_OVRD_SQ__OVRRD_SELECT_MASK 0x000001ffL
#define GC_CAC_OVRD_SQ__OVRRD_VALUE_MASK 0x0003fe00L

// GC_CAC_OVRD_SX
#define GC_CAC_OVRD_SX__OVRRD_SELECT_MASK 0x00000001L
#define GC_CAC_OVRD_SX__OVRRD_VALUE_MASK 0x00000002L

// GC_CAC_OVRD_SXRB
#define GC_CAC_OVRD_SXRB__OVRRD_SELECT_MASK 0x00000001L
#define GC_CAC_OVRD_SXRB__OVRRD_VALUE_MASK 0x00000002L

// GC_CAC_OVRD_TA
#define GC_CAC_OVRD_TA__OVRRD_SELECT_MASK 0x00000001L
#define GC_CAC_OVRD_TA__OVRRD_VALUE_MASK 0x00000002L

// GC_CAC_OVRD_TCC
#define GC_CAC_OVRD_TCC__OVRRD_SELECT_MASK 0x0000001fL
#define GC_CAC_OVRD_TCC__OVRRD_VALUE_MASK 0x000003e0L

// GC_CAC_OVRD_TCP
#define GC_CAC_OVRD_TCP__OVRRD_SELECT_MASK 0x0000001fL
#define GC_CAC_OVRD_TCP__OVRRD_VALUE_MASK 0x000003e0L

// GC_CAC_OVRD_TD
#define GC_CAC_OVRD_TD__OVRRD_SELECT_MASK 0x0000003fL
#define GC_CAC_OVRD_TD__OVRRD_VALUE_MASK 0x00000fc0L

// GC_CAC_OVRD_VGT
#define GC_CAC_OVRD_VGT__OVRRD_SELECT_MASK 0x00000007L
#define GC_CAC_OVRD_VGT__OVRRD_VALUE_MASK 0x00000038L

// GC_CAC_OVRD_RMI
#define GC_CAC_OVRD_RMI__OVRRD_SELECT_MASK 0x00000001L
#define GC_CAC_OVRD_RMI__OVRRD_VALUE_MASK 0x00000002L

// GC_CAC_OVRD_WD
#define GC_CAC_OVRD_WD__OVRRD_SELECT_MASK 0x00000001L
#define GC_CAC_OVRD_WD__OVRRD_VALUE_MASK 0x00000002L

// GC_CAC_OVRD_EA
#define GC_CAC_OVRD_EA__OVRRD_SELECT_MASK 0x0000003fL
#define GC_CAC_OVRD_EA__OVRRD_VALUE_MASK 0x00000fc0L

// GC_CAC_OVRD_UTCL2_ATCL2
#define GC_CAC_OVRD_UTCL2_ATCL2__OVRRD_SELECT_MASK 0x0000001fL
#define GC_CAC_OVRD_UTCL2_ATCL2__OVRRD_VALUE_MASK 0x000003e0L

// GC_CAC_OVRD_UTCL2_ROUTER
#define GC_CAC_OVRD_UTCL2_ROUTER__OVRRD_SELECT_MASK 0x000003ffL
#define GC_CAC_OVRD_UTCL2_ROUTER__OVRRD_VALUE_MASK 0x000ffc00L

// GC_CAC_OVRD_UTCL2_VML2
#define GC_CAC_OVRD_UTCL2_VML2__OVRRD_SELECT_MASK 0x0000001fL
#define GC_CAC_OVRD_UTCL2_VML2__OVRRD_VALUE_MASK 0x000003e0L

// GC_CAC_WEIGHT_UTCL2_WALKER_0
#define GC_CAC_WEIGHT_UTCL2_WALKER_0__WEIGHT_UTCL2_WALKER_SIG0_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_UTCL2_WALKER_0__WEIGHT_UTCL2_WALKER_SIG1_MASK 0xffff0000L

// GC_CAC_WEIGHT_UTCL2_WALKER_1
#define GC_CAC_WEIGHT_UTCL2_WALKER_1__WEIGHT_UTCL2_WALKER_SIG2_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_UTCL2_WALKER_1__WEIGHT_UTCL2_WALKER_SIG3_MASK 0xffff0000L

// GC_CAC_WEIGHT_UTCL2_WALKER_2
#define GC_CAC_WEIGHT_UTCL2_WALKER_2__WEIGHT_UTCL2_WALKER_SIG4_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_UTCL2_WALKER_2__WEIGHT_UTCL2_WALKER_SIG5_MASK 0xffff0000L

// GC_CAC_ACC_UTCL2_WALKER0
#define GC_CAC_ACC_UTCL2_WALKER0__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_UTCL2_WALKER1
#define GC_CAC_ACC_UTCL2_WALKER1__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_UTCL2_WALKER2
#define GC_CAC_ACC_UTCL2_WALKER2__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_UTCL2_WALKER3
#define GC_CAC_ACC_UTCL2_WALKER3__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_ACC_UTCL2_WALKER4
#define GC_CAC_ACC_UTCL2_WALKER4__ACCUMULATOR_31_0_MASK 0xffffffffL

// GC_CAC_OVRD_UTCL2_WALKER
#define GC_CAC_OVRD_UTCL2_WALKER__OVRRD_SELECT_MASK 0x0000001fL
#define GC_CAC_OVRD_UTCL2_WALKER__OVRRD_VALUE_MASK 0x000003e0L

// SE_CAC_CNTL
#define SE_CAC_CNTL__CAC_ENABLE_MASK 0x00000001L
#define SE_CAC_CNTL__CAC_THRESHOLD_MASK 0x0001fffeL
#define SE_CAC_CNTL__CAC_BLOCK_ID_MASK 0x007e0000L
#define SE_CAC_CNTL__CAC_SIGNAL_ID_MASK 0x7f800000L
#define SE_CAC_CNTL__UNUSED_0_MASK 0x80000000L

// SE_CAC_OVR_SEL
#define SE_CAC_OVR_SEL__CAC_OVR_SEL_MASK 0xffffffffL

// SE_CAC_OVR_VAL
#define SE_CAC_OVR_VAL__CAC_OVR_VAL_MASK 0xffffffffL

// RLC_GPM_PERF_COUNT_0
#define RLC_GPM_PERF_COUNT_0__FEATURE_SEL_MASK 0x0000000fL
#define RLC_GPM_PERF_COUNT_0__SE_INDEX_MASK 0x000000f0L
#define RLC_GPM_PERF_COUNT_0__SH_INDEX_MASK 0x00000f00L
#define RLC_GPM_PERF_COUNT_0__CU_INDEX_MASK 0x0000f000L
#define RLC_GPM_PERF_COUNT_0__EVENT_SEL_MASK 0x00030000L
#define RLC_GPM_PERF_COUNT_0__UNUSED_MASK 0x000c0000L
#define RLC_GPM_PERF_COUNT_0__ENABLE_MASK 0x00100000L
#define RLC_GPM_PERF_COUNT_0__RESERVED_MASK 0xffe00000L

// RLC_GPM_PERF_COUNT_1
#define RLC_GPM_PERF_COUNT_1__FEATURE_SEL_MASK 0x0000000fL
#define RLC_GPM_PERF_COUNT_1__SE_INDEX_MASK 0x000000f0L
#define RLC_GPM_PERF_COUNT_1__SH_INDEX_MASK 0x00000f00L
#define RLC_GPM_PERF_COUNT_1__CU_INDEX_MASK 0x0000f000L
#define RLC_GPM_PERF_COUNT_1__EVENT_SEL_MASK 0x00030000L
#define RLC_GPM_PERF_COUNT_1__UNUSED_MASK 0x000c0000L
#define RLC_GPM_PERF_COUNT_1__ENABLE_MASK 0x00100000L
#define RLC_GPM_PERF_COUNT_1__RESERVED_MASK 0xffe00000L

// RLC_PERFCOUNTER0_LO
#define RLC_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// RLC_PERFCOUNTER1_LO
#define RLC_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// RLC_PERFCOUNTER0_HI
#define RLC_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// RLC_PERFCOUNTER1_HI
#define RLC_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// RLC_PERFMON_CLK_CNTL
#define RLC_PERFMON_CLK_CNTL__PERFMON_CLOCK_STATE_MASK 0x00000001L

// RLC_PERFMON_CNTL
#define RLC_PERFMON_CNTL__PERFMON_STATE_MASK 0x00000007L
#define RLC_PERFMON_CNTL__PERFMON_SAMPLE_ENABLE_MASK 0x00000400L

// RLC_PERFCOUNTER0_SELECT
#define RLC_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT_MASK 0x000000ffL

// RLC_PERFCOUNTER1_SELECT
#define RLC_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT_MASK 0x000000ffL

// RLC_GPU_IOV_PERF_CNT_CNTL
#define RLC_GPU_IOV_PERF_CNT_CNTL__ENABLE_MASK 0x00000001L
#define RLC_GPU_IOV_PERF_CNT_CNTL__MODE_SELECT_MASK 0x00000002L
#define RLC_GPU_IOV_PERF_CNT_CNTL__RESET_MASK 0x00000004L
#define RLC_GPU_IOV_PERF_CNT_CNTL__RESERVED_MASK 0xfffffff8L

// RLC_GPU_IOV_PERF_CNT_WR_ADDR
#define RLC_GPU_IOV_PERF_CNT_WR_ADDR__VFID_MASK 0x0000000fL
#define RLC_GPU_IOV_PERF_CNT_WR_ADDR__CNT_ID_MASK 0x00000030L
#define RLC_GPU_IOV_PERF_CNT_WR_ADDR__RESERVED_MASK 0xffffffc0L

// RLC_GPU_IOV_PERF_CNT_WR_DATA
#define RLC_GPU_IOV_PERF_CNT_WR_DATA__DATA_MASK 0x0000000fL

// RLC_GPU_IOV_PERF_CNT_RD_ADDR
#define RLC_GPU_IOV_PERF_CNT_RD_ADDR__VFID_MASK 0x0000000fL
#define RLC_GPU_IOV_PERF_CNT_RD_ADDR__CNT_ID_MASK 0x00000030L
#define RLC_GPU_IOV_PERF_CNT_RD_ADDR__RESERVED_MASK 0xffffffc0L

// RLC_GPU_IOV_PERF_CNT_RD_DATA
#define RLC_GPU_IOV_PERF_CNT_RD_DATA__DATA_MASK 0x0000000fL

// RLC_SPM_PERFMON_CNTL
#define RLC_SPM_PERFMON_CNTL__RESERVED1_MASK 0x00000fffL
#define RLC_SPM_PERFMON_CNTL__PERFMON_RING_MODE_MASK 0x00003000L
#define RLC_SPM_PERFMON_CNTL__RESERVED_MASK 0x0000c000L
#define RLC_SPM_PERFMON_CNTL__PERFMON_SAMPLE_INTERVAL_MASK 0xffff0000L

// RLC_SPM_PERFMON_RING_BASE_LO
#define RLC_SPM_PERFMON_RING_BASE_LO__RING_BASE_LO_MASK 0xffffffffL

// RLC_SPM_PERFMON_RING_BASE_HI
#define RLC_SPM_PERFMON_RING_BASE_HI__RING_BASE_HI_MASK 0x0000ffffL
#define RLC_SPM_PERFMON_RING_BASE_HI__RESERVED_MASK 0xffff0000L

// RLC_SPM_PERFMON_RING_SIZE
#define RLC_SPM_PERFMON_RING_SIZE__RING_BASE_SIZE_MASK 0xffffffffL

// RLC_SPM_PERFMON_SEGMENT_SIZE
#define RLC_SPM_PERFMON_SEGMENT_SIZE__PERFMON_SEGMENT_SIZE_MASK 0x000000ffL
#define RLC_SPM_PERFMON_SEGMENT_SIZE__RESERVED1_MASK 0x00000700L
#define RLC_SPM_PERFMON_SEGMENT_SIZE__GLOBAL_NUM_LINE_MASK 0x0000f800L
#define RLC_SPM_PERFMON_SEGMENT_SIZE__SE0_NUM_LINE_MASK 0x001f0000L
#define RLC_SPM_PERFMON_SEGMENT_SIZE__SE1_NUM_LINE_MASK 0x03e00000L
#define RLC_SPM_PERFMON_SEGMENT_SIZE__SE2_NUM_LINE_MASK 0x7c000000L
#define RLC_SPM_PERFMON_SEGMENT_SIZE__RESERVED_MASK 0x80000000L

// RLC_SPM_SE_MUXSEL_ADDR
#define RLC_SPM_SE_MUXSEL_ADDR__PERFMON_SEL_ADDR_MASK 0xffffffffL

// RLC_SPM_SE_MUXSEL_DATA
#define RLC_SPM_SE_MUXSEL_DATA__PERFMON_SEL_DATA_MASK 0xffffffffL

// RLC_SPM_CPG_PERFMON_SAMPLE_DELAY
#define RLC_SPM_CPG_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0x000000ffL
#define RLC_SPM_CPG_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00L

// RLC_SPM_CPC_PERFMON_SAMPLE_DELAY
#define RLC_SPM_CPC_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0x000000ffL
#define RLC_SPM_CPC_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00L

// RLC_SPM_CPF_PERFMON_SAMPLE_DELAY
#define RLC_SPM_CPF_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0x000000ffL
#define RLC_SPM_CPF_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00L

// RLC_SPM_CB_PERFMON_SAMPLE_DELAY
#define RLC_SPM_CB_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0x000000ffL
#define RLC_SPM_CB_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00L

// RLC_SPM_DB_PERFMON_SAMPLE_DELAY
#define RLC_SPM_DB_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0x000000ffL
#define RLC_SPM_DB_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00L

// RLC_SPM_PA_PERFMON_SAMPLE_DELAY
#define RLC_SPM_PA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0x000000ffL
#define RLC_SPM_PA_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00L

// RLC_SPM_GDS_PERFMON_SAMPLE_DELAY
#define RLC_SPM_GDS_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0x000000ffL
#define RLC_SPM_GDS_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00L

// RLC_SPM_IA_PERFMON_SAMPLE_DELAY
#define RLC_SPM_IA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0x000000ffL
#define RLC_SPM_IA_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00L

// RLC_SPM_SC_PERFMON_SAMPLE_DELAY
#define RLC_SPM_SC_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0x000000ffL
#define RLC_SPM_SC_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00L

// RLC_SPM_TCC_PERFMON_SAMPLE_DELAY
#define RLC_SPM_TCC_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0x000000ffL
#define RLC_SPM_TCC_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00L

// RLC_SPM_TCA_PERFMON_SAMPLE_DELAY
#define RLC_SPM_TCA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0x000000ffL
#define RLC_SPM_TCA_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00L

// RLC_SPM_TCP_PERFMON_SAMPLE_DELAY
#define RLC_SPM_TCP_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0x000000ffL
#define RLC_SPM_TCP_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00L

// RLC_SPM_TA_PERFMON_SAMPLE_DELAY
#define RLC_SPM_TA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0x000000ffL
#define RLC_SPM_TA_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00L

// RLC_SPM_TD_PERFMON_SAMPLE_DELAY
#define RLC_SPM_TD_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0x000000ffL
#define RLC_SPM_TD_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00L

// RLC_SPM_VGT_PERFMON_SAMPLE_DELAY
#define RLC_SPM_VGT_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0x000000ffL
#define RLC_SPM_VGT_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00L

// RLC_SPM_SPI_PERFMON_SAMPLE_DELAY
#define RLC_SPM_SPI_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0x000000ffL
#define RLC_SPM_SPI_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00L

// RLC_SPM_SQG_PERFMON_SAMPLE_DELAY
#define RLC_SPM_SQG_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0x000000ffL
#define RLC_SPM_SQG_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00L

// RLC_SPM_SX_PERFMON_SAMPLE_DELAY
#define RLC_SPM_SX_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0x000000ffL
#define RLC_SPM_SX_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00L

// RLC_SPM_GLOBAL_MUXSEL_ADDR
#define RLC_SPM_GLOBAL_MUXSEL_ADDR__PERFMON_SEL_ADDR_MASK 0xffffffffL

// RLC_SPM_GLOBAL_MUXSEL_DATA
#define RLC_SPM_GLOBAL_MUXSEL_DATA__PERFMON_SEL_DATA_MASK 0xffffffffL

// RLC_SPM_RING_RDPTR
#define RLC_SPM_RING_RDPTR__PERFMON_RING_RDPTR_MASK 0xffffffffL

// RLC_SPM_SEGMENT_THRESHOLD
#define RLC_SPM_SEGMENT_THRESHOLD__NUM_SEGMENT_THRESHOLD_MASK 0xffffffffL

// RLC_SPM_DBR0_PERFMON_SAMPLE_DELAY
#define RLC_SPM_DBR0_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0x000000ffL
#define RLC_SPM_DBR0_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00L

// RLC_SPM_DBR1_PERFMON_SAMPLE_DELAY
#define RLC_SPM_DBR1_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0x000000ffL
#define RLC_SPM_DBR1_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00L

// RLC_SPM_CBR0_PERFMON_SAMPLE_DELAY
#define RLC_SPM_CBR0_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0x000000ffL
#define RLC_SPM_CBR0_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00L

// RLC_SPM_CBR1_PERFMON_SAMPLE_DELAY
#define RLC_SPM_CBR1_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0x000000ffL
#define RLC_SPM_CBR1_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00L

// RLC_SPM_RMI_PERFMON_SAMPLE_DELAY
#define RLC_SPM_RMI_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK 0x000000ffL
#define RLC_SPM_RMI_PERFMON_SAMPLE_DELAY__RESERVED_MASK 0xffffff00L

// RLC_CNTL
#define RLC_CNTL__RLC_ENABLE_F32_MASK 0x00000001L
#define RLC_CNTL__FORCE_RETRY_MASK 0x00000002L
#define RLC_CNTL__READ_CACHE_DISABLE_MASK 0x00000004L
#define RLC_CNTL__RLC_STEP_F32_MASK 0x00000008L
#define RLC_CNTL__RESERVED_MASK 0xfffffff0L

// RLC_DEBUG_SELECT
#define RLC_DEBUG_SELECT__SELECT_MASK 0x000000ffL
#define RLC_DEBUG_SELECT__RESERVED_MASK 0xffffff00L

// RLC_DEBUG
#define RLC_DEBUG__DATA_MASK 0xffffffffL

// RLC_STAT
#define RLC_STAT__RLC_BUSY_MASK 0x00000001L
#define RLC_STAT__RLC_GPM_BUSY_MASK 0x00000002L
#define RLC_STAT__RLC_SPM_BUSY_MASK 0x00000004L
#define RLC_STAT__RLC_SRM_BUSY_MASK 0x00000008L
#define RLC_STAT__MC_BUSY_MASK 0x00000010L
#define RLC_STAT__RLC_THREAD_0_BUSY_MASK 0x00000020L
#define RLC_STAT__RLC_THREAD_1_BUSY_MASK 0x00000040L
#define RLC_STAT__RLC_THREAD_2_BUSY_MASK 0x00000080L
#define RLC_STAT__RESERVED_MASK 0xffffff00L

// RLC_INT_STAT
#define RLC_INT_STAT__LAST_CP_RLC_INT_ID_MASK 0x000000ffL
#define RLC_INT_STAT__CP_RLC_INT_PENDING_MASK 0x00000100L
#define RLC_INT_STAT__RESERVED_MASK 0xfffffe00L

// RLC_SAFE_MODE
#define RLC_SAFE_MODE__CMD_MASK 0x00000001L
#define RLC_SAFE_MODE__MESSAGE_MASK 0x0000001eL
#define RLC_SAFE_MODE__RESERVED1_MASK 0x000000e0L
#define RLC_SAFE_MODE__RESPONSE_MASK 0x00000f00L
#define RLC_SAFE_MODE__RESERVED_MASK 0xfffff000L

// RLC_MEM_SLP_CNTL
#define RLC_MEM_SLP_CNTL__RLC_MEM_LS_EN_MASK 0x00000001L
#define RLC_MEM_SLP_CNTL__RLC_MEM_DS_EN_MASK 0x00000002L
#define RLC_MEM_SLP_CNTL__RESERVED_MASK 0x0000007cL
#define RLC_MEM_SLP_CNTL__RLC_LS_DS_BUSY_OVERRIDE_MASK 0x00000080L
#define RLC_MEM_SLP_CNTL__RLC_MEM_LS_ON_DELAY_MASK 0x0000ff00L
#define RLC_MEM_SLP_CNTL__RLC_MEM_LS_OFF_DELAY_MASK 0x00ff0000L
#define RLC_MEM_SLP_CNTL__RESERVED1_MASK 0xff000000L

// SMU_RLC_RESPONSE
#define SMU_RLC_RESPONSE__RESP_MASK 0xffffffffL

// RLC_RLCV_SAFE_MODE
#define RLC_RLCV_SAFE_MODE__CMD_MASK 0x00000001L
#define RLC_RLCV_SAFE_MODE__MESSAGE_MASK 0x0000001eL
#define RLC_RLCV_SAFE_MODE__RESERVED1_MASK 0x000000e0L
#define RLC_RLCV_SAFE_MODE__RESPONSE_MASK 0x00000f00L
#define RLC_RLCV_SAFE_MODE__RESERVED_MASK 0xfffff000L

// RLC_SMU_SAFE_MODE
#define RLC_SMU_SAFE_MODE__CMD_MASK 0x00000001L
#define RLC_SMU_SAFE_MODE__MESSAGE_MASK 0x0000001eL
#define RLC_SMU_SAFE_MODE__RESERVED1_MASK 0x000000e0L
#define RLC_SMU_SAFE_MODE__RESPONSE_MASK 0x00000f00L
#define RLC_SMU_SAFE_MODE__RESERVED_MASK 0xfffff000L

// RLC_RLCV_COMMAND
#define RLC_RLCV_COMMAND__CMD_MASK 0x0000000fL
#define RLC_RLCV_COMMAND__RESERVED_MASK 0xfffffff0L

// RLC_REFCLOCK_TIMESTAMP_LSB
#define RLC_REFCLOCK_TIMESTAMP_LSB__TIMESTAMP_LSB_MASK 0xffffffffL

// RLC_REFCLOCK_TIMESTAMP_MSB
#define RLC_REFCLOCK_TIMESTAMP_MSB__TIMESTAMP_MSB_MASK 0xffffffffL

// RLC_GPM_TIMER_INT_0
#define RLC_GPM_TIMER_INT_0__TIMER_MASK 0xffffffffL

// RLC_GPM_TIMER_INT_1
#define RLC_GPM_TIMER_INT_1__TIMER_MASK 0xffffffffL

// RLC_GPM_TIMER_INT_2
#define RLC_GPM_TIMER_INT_2__TIMER_MASK 0xffffffffL

// RLC_GPM_TIMER_INT_3
#define RLC_GPM_TIMER_INT_3__TIMER_MASK 0xffffffffL

// RLC_GPM_TIMER_CTRL
#define RLC_GPM_TIMER_CTRL__TIMER_0_EN_MASK 0x00000001L
#define RLC_GPM_TIMER_CTRL__TIMER_1_EN_MASK 0x00000002L
#define RLC_GPM_TIMER_CTRL__TIMER_2_EN_MASK 0x00000004L
#define RLC_GPM_TIMER_CTRL__TIMER_3_EN_MASK 0x00000008L
#define RLC_GPM_TIMER_CTRL__RESERVED_MASK 0xfffffff0L

// RLC_GPM_TIMER_STAT
#define RLC_GPM_TIMER_STAT__TIMER_0_STAT_MASK 0x00000001L
#define RLC_GPM_TIMER_STAT__TIMER_1_STAT_MASK 0x00000002L
#define RLC_GPM_TIMER_STAT__TIMER_2_STAT_MASK 0x00000004L
#define RLC_GPM_TIMER_STAT__TIMER_3_STAT_MASK 0x00000008L
#define RLC_GPM_TIMER_STAT__RESERVED_MASK 0xfffffff0L

// RLC_LB_CNTL
#define RLC_LB_CNTL__LOAD_BALANCE_ENABLE_MASK 0x00000001L
#define RLC_LB_CNTL__LB_CNT_CP_BUSY_MASK 0x00000002L
#define RLC_LB_CNTL__LB_CNT_SPIM_ACTIVE_MASK 0x00000004L
#define RLC_LB_CNTL__LB_CNT_REG_INC_MASK 0x00000008L
#define RLC_LB_CNTL__CU_MASK_USED_OFF_HYST_MASK 0x00000ff0L
#define RLC_LB_CNTL__RESERVED_MASK 0xfffff000L

// RLC_LB_CNTR_MAX
#define RLC_LB_CNTR_MAX__LB_CNTR_MAX_MASK 0xffffffffL

// RLC_LB_CNTR_INIT
#define RLC_LB_CNTR_INIT__LB_CNTR_INIT_MASK 0xffffffffL

// RLC_LOAD_BALANCE_CNTR
#define RLC_LOAD_BALANCE_CNTR__RLC_LOAD_BALANCE_CNTR_MASK 0xffffffffL

// RLC_JUMP_TABLE_RESTORE
#define RLC_JUMP_TABLE_RESTORE__ADDR_MASK 0xffffffffL

// RLC_PG_DELAY_2
#define RLC_PG_DELAY_2__SERDES_TIMEOUT_VALUE_MASK 0x000000ffL
#define RLC_PG_DELAY_2__SERDES_CMD_DELAY_MASK 0x0000ff00L
#define RLC_PG_DELAY_2__PERCU_TIMEOUT_VALUE_MASK 0xffff0000L

// RLC_GPM_DEBUG_INST_HIST
#define RLC_GPM_DEBUG_INST_HIST__DEBUG_ENABLE_MASK 0x00000001L
#define RLC_GPM_DEBUG_INST_HIST__INSTRUCTION_HISTORY_SAVE_INTERVAL_MASK 0x0000000eL
#define RLC_GPM_DEBUG_INST_HIST__RESERVED_MASK 0xfffffff0L

// RLC_GPM_DEBUG_SELECT
#define RLC_GPM_DEBUG_SELECT__SELECT_MASK 0x000000ffL
#define RLC_GPM_DEBUG_SELECT__F32_DEBUG_SELECT_MASK 0x00000300L
#define RLC_GPM_DEBUG_SELECT__RESERVED_MASK 0xfffffc00L

// RLC_GPM_DEBUG
#define RLC_GPM_DEBUG__DATA_MASK 0xffffffffL

// RLC_GPM_DEBUG_INST_A
#define RLC_GPM_DEBUG_INST_A__INST_A_MASK 0xffffffffL

// RLC_GPM_DEBUG_INST_B
#define RLC_GPM_DEBUG_INST_B__INST_B_MASK 0xffffffffL

// RLC_GPM_DEBUG_INST_ADDR
#define RLC_GPM_DEBUG_INST_ADDR__ADRR_A_MASK 0x0000ffffL
#define RLC_GPM_DEBUG_INST_ADDR__ADDR_B_MASK 0xffff0000L

// RLC_SEMAPHORE_0
#define RLC_SEMAPHORE_0__CLIENT_ID_MASK 0x0000001fL
#define RLC_SEMAPHORE_0__RESERVED_MASK 0xffffffe0L

// RLC_SEMAPHORE_1
#define RLC_SEMAPHORE_1__CLIENT_ID_MASK 0x0000001fL
#define RLC_SEMAPHORE_1__RESERVED_MASK 0xffffffe0L

// RLC_RLCV_SPARE_INT
#define RLC_RLCV_SPARE_INT__INTERRUPT_MASK 0x00000001L
#define RLC_RLCV_SPARE_INT__RESERVED_MASK 0xfffffffeL

// RLC_GPU_CLOCK_COUNT_LSB
#define RLC_GPU_CLOCK_COUNT_LSB__GPU_CLOCKS_LSB_MASK 0xffffffffL

// RLC_GPU_CLOCK_COUNT_MSB
#define RLC_GPU_CLOCK_COUNT_MSB__GPU_CLOCKS_MSB_MASK 0xffffffffL

// RLC_CAPTURE_GPU_CLOCK_COUNT
#define RLC_CAPTURE_GPU_CLOCK_COUNT__CAPTURE_MASK 0x00000001L
#define RLC_CAPTURE_GPU_CLOCK_COUNT__RESERVED_MASK 0xfffffffeL

// RLC_UCODE_CNTL
#define RLC_UCODE_CNTL__RLC_UCODE_FLAGS_MASK 0xffffffffL

// RLC_GPM_STAT
#define RLC_GPM_STAT__RLC_BUSY_MASK 0x00000001L
#define RLC_GPM_STAT__GFX_POWER_STATUS_MASK 0x00000002L
#define RLC_GPM_STAT__GFX_CLOCK_STATUS_MASK 0x00000004L
#define RLC_GPM_STAT__GFX_LS_STATUS_MASK 0x00000008L
#define RLC_GPM_STAT__GFX_PIPELINE_POWER_STATUS_MASK 0x00000010L
#define RLC_GPM_STAT__CNTX_IDLE_BEING_PROCESSED_MASK 0x00000020L
#define RLC_GPM_STAT__CNTX_BUSY_BEING_PROCESSED_MASK 0x00000040L
#define RLC_GPM_STAT__GFX_IDLE_BEING_PROCESSED_MASK 0x00000080L
#define RLC_GPM_STAT__CMP_BUSY_BEING_PROCESSED_MASK 0x00000100L
#define RLC_GPM_STAT__SAVING_REGISTERS_MASK 0x00000200L
#define RLC_GPM_STAT__RESTORING_REGISTERS_MASK 0x00000400L
#define RLC_GPM_STAT__GFX3D_BLOCKS_CHANGING_POWER_STATE_MASK 0x00000800L
#define RLC_GPM_STAT__CMP_BLOCKS_CHANGING_POWER_STATE_MASK 0x00001000L
#define RLC_GPM_STAT__STATIC_CU_POWERING_UP_MASK 0x00002000L
#define RLC_GPM_STAT__STATIC_CU_POWERING_DOWN_MASK 0x00004000L
#define RLC_GPM_STAT__DYN_CU_POWERING_UP_MASK 0x00008000L
#define RLC_GPM_STAT__DYN_CU_POWERING_DOWN_MASK 0x00010000L
#define RLC_GPM_STAT__ABORTED_PD_SEQUENCE_MASK 0x00020000L
#define RLC_GPM_STAT__CMP_power_status_MASK 0x00040000L
#define RLC_GPM_STAT__GFX_LS_STATUS_3D_MASK 0x00080000L
#define RLC_GPM_STAT__GFX_CLOCK_STATUS_3D_MASK 0x00100000L
#define RLC_GPM_STAT__MGCG_OVERRIDE_STATUS_MASK 0x00200000L
#define RLC_GPM_STAT__RLC_EXEC_ROM_CODE_MASK 0x00400000L
#define RLC_GPM_STAT__RESERVED_MASK 0x00800000L
#define RLC_GPM_STAT__PG_ERROR_STATUS_MASK 0xff000000L

// RLC_GPU_CLOCK_32_RES_SEL
#define RLC_GPU_CLOCK_32_RES_SEL__RES_SEL_MASK 0x0000003fL
#define RLC_GPU_CLOCK_32_RES_SEL__RESERVED_MASK 0xffffffc0L

// RLC_GPU_CLOCK_32
#define RLC_GPU_CLOCK_32__GPU_CLOCK_32_MASK 0xffffffffL

// RLC_PG_CNTL
#define RLC_PG_CNTL__GFX_POWER_GATING_ENABLE_MASK 0x00000001L
#define RLC_PG_CNTL__GFX_POWER_GATING_SRC_MASK 0x00000002L
#define RLC_PG_CNTL__DYN_PER_CU_PG_ENABLE_MASK 0x00000004L
#define RLC_PG_CNTL__STATIC_PER_CU_PG_ENABLE_MASK 0x00000008L
#define RLC_PG_CNTL__GFX_PIPELINE_PG_ENABLE_MASK 0x00000010L
#define RLC_PG_CNTL__RESERVED_MASK 0x00003fe0L
#define RLC_PG_CNTL__PG_OVERRIDE_MASK 0x00004000L
#define RLC_PG_CNTL__CP_PG_DISABLE_MASK 0x00008000L
#define RLC_PG_CNTL__CHUB_HANDSHAKE_ENABLE_MASK 0x00010000L
#define RLC_PG_CNTL__SMU_CLK_SLOWDOWN_ON_PU_ENABLE_MASK 0x00020000L
#define RLC_PG_CNTL__SMU_CLK_SLOWDOWN_ON_PD_ENABLE_MASK 0x00040000L
#define RLC_PG_CNTL__SMU_HANDSHAKE_ENABLE_MASK 0x00080000L
#define RLC_PG_CNTL__RESERVED1_MASK 0x00f00000L

// RLC_GPM_THREAD_PRIORITY
#define RLC_GPM_THREAD_PRIORITY__THREAD0_PRIORITY_MASK 0x000000ffL
#define RLC_GPM_THREAD_PRIORITY__THREAD1_PRIORITY_MASK 0x0000ff00L
#define RLC_GPM_THREAD_PRIORITY__THREAD2_PRIORITY_MASK 0x00ff0000L
#define RLC_GPM_THREAD_PRIORITY__THREAD3_PRIORITY_MASK 0xff000000L

// RLC_GPM_THREAD_ENABLE
#define RLC_GPM_THREAD_ENABLE__THREAD0_ENABLE_MASK 0x00000001L
#define RLC_GPM_THREAD_ENABLE__THREAD1_ENABLE_MASK 0x00000002L
#define RLC_GPM_THREAD_ENABLE__THREAD2_ENABLE_MASK 0x00000004L
#define RLC_GPM_THREAD_ENABLE__THREAD3_ENABLE_MASK 0x00000008L
#define RLC_GPM_THREAD_ENABLE__RESERVED_MASK 0xfffffff0L

// RLC_CGTT_MGCG_OVERRIDE
#define RLC_CGTT_MGCG_OVERRIDE__CPF_CGTT_SCLK_OVERRIDE_MASK 0x00000001L
#define RLC_CGTT_MGCG_OVERRIDE__RLC_CGTT_SCLK_OVERRIDE_MASK 0x00000002L
#define RLC_CGTT_MGCG_OVERRIDE__GFXIP_MGCG_OVERRIDE_MASK 0x00000004L
#define RLC_CGTT_MGCG_OVERRIDE__GFXIP_CGCG_OVERRIDE_MASK 0x00000008L
#define RLC_CGTT_MGCG_OVERRIDE__GFXIP_CGLS_OVERRIDE_MASK 0x00000010L
#define RLC_CGTT_MGCG_OVERRIDE__GRBM_CGTT_SCLK_OVERRIDE_MASK 0x00000020L
#define RLC_CGTT_MGCG_OVERRIDE__GFXIP_MGLS_OVERRIDE_MASK 0x00000040L
#define RLC_CGTT_MGCG_OVERRIDE__GFXIP_GFX3D_CG_OVERRIDE_MASK 0x00000080L
#define RLC_CGTT_MGCG_OVERRIDE__RESERVED_MASK 0xffffff00L

// RLC_CGCG_CGLS_CTRL
#define RLC_CGCG_CGLS_CTRL__CGCG_EN_MASK 0x00000001L
#define RLC_CGCG_CGLS_CTRL__CGLS_EN_MASK 0x00000002L
#define RLC_CGCG_CGLS_CTRL__CGLS_REP_COMPANSAT_DELAY_MASK 0x000000fcL
#define RLC_CGCG_CGLS_CTRL__CGCG_GFX_IDLE_THRESHOLD_MASK 0x07ffff00L
#define RLC_CGCG_CGLS_CTRL__CGCG_CONTROLLER_MASK 0x08000000L
#define RLC_CGCG_CGLS_CTRL__CGCG_REG_CTRL_MASK 0x10000000L
#define RLC_CGCG_CGLS_CTRL__SLEEP_MODE_MASK 0x60000000L
#define RLC_CGCG_CGLS_CTRL__SIM_SILICON_EN_MASK 0x80000000L

// RLC_CGCG_RAMP_CTRL
#define RLC_CGCG_RAMP_CTRL__DOWN_DIV_START_UNIT_MASK 0x0000000fL
#define RLC_CGCG_RAMP_CTRL__DOWN_DIV_STEP_UNIT_MASK 0x000000f0L
#define RLC_CGCG_RAMP_CTRL__UP_DIV_START_UNIT_MASK 0x00000f00L
#define RLC_CGCG_RAMP_CTRL__UP_DIV_STEP_UNIT_MASK 0x0000f000L
#define RLC_CGCG_RAMP_CTRL__STEP_DELAY_CNT_MASK 0x0fff0000L
#define RLC_CGCG_RAMP_CTRL__STEP_DELAY_UNIT_MASK 0xf0000000L

// RLC_CGCG_CGLS_CTRL_3D
#define RLC_CGCG_CGLS_CTRL_3D__CGCG_EN_MASK 0x00000001L
#define RLC_CGCG_CGLS_CTRL_3D__CGLS_EN_MASK 0x00000002L
#define RLC_CGCG_CGLS_CTRL_3D__CGLS_REP_COMPANSAT_DELAY_MASK 0x000000fcL
#define RLC_CGCG_CGLS_CTRL_3D__CGCG_GFX_IDLE_THRESHOLD_MASK 0x07ffff00L
#define RLC_CGCG_CGLS_CTRL_3D__CGCG_CONTROLLER_MASK 0x08000000L
#define RLC_CGCG_CGLS_CTRL_3D__CGCG_REG_CTRL_MASK 0x10000000L
#define RLC_CGCG_CGLS_CTRL_3D__SLEEP_MODE_MASK 0x60000000L
#define RLC_CGCG_CGLS_CTRL_3D__SIM_SILICON_EN_MASK 0x80000000L

// RLC_CGCG_RAMP_CTRL_3D
#define RLC_CGCG_RAMP_CTRL_3D__DOWN_DIV_START_UNIT_MASK 0x0000000fL
#define RLC_CGCG_RAMP_CTRL_3D__DOWN_DIV_STEP_UNIT_MASK 0x000000f0L
#define RLC_CGCG_RAMP_CTRL_3D__UP_DIV_START_UNIT_MASK 0x00000f00L
#define RLC_CGCG_RAMP_CTRL_3D__UP_DIV_STEP_UNIT_MASK 0x0000f000L
#define RLC_CGCG_RAMP_CTRL_3D__STEP_DELAY_CNT_MASK 0x0fff0000L
#define RLC_CGCG_RAMP_CTRL_3D__STEP_DELAY_UNIT_MASK 0xf0000000L

// RLC_DYN_PG_STATUS
#define RLC_DYN_PG_STATUS__PG_STATUS_CU_MASK_MASK 0xffffffffL

// RLC_DYN_PG_REQUEST
#define RLC_DYN_PG_REQUEST__PG_REQUEST_CU_MASK_MASK 0xffffffffL

// RLC_PG_DELAY
#define RLC_PG_DELAY__POWER_UP_DELAY_MASK 0x000000ffL
#define RLC_PG_DELAY__POWER_DOWN_DELAY_MASK 0x0000ff00L
#define RLC_PG_DELAY__CMD_PROPAGATE_DELAY_MASK 0x00ff0000L
#define RLC_PG_DELAY__MEM_SLEEP_DELAY_MASK 0xff000000L

// RLC_CU_STATUS
#define RLC_CU_STATUS__WORK_PENDING_MASK 0xffffffffL

// RLC_LB_INIT_CU_MASK
#define RLC_LB_INIT_CU_MASK__INIT_CU_MASK_MASK 0xffffffffL

// RLC_LB_ALWAYS_ACTIVE_CU_MASK
#define RLC_LB_ALWAYS_ACTIVE_CU_MASK__ALWAYS_ACTIVE_CU_MASK_MASK 0xffffffffL

// RLC_LB_PARAMS
#define RLC_LB_PARAMS__SKIP_L2_CHECK_MASK 0x00000001L
#define RLC_LB_PARAMS__FIFO_SAMPLES_MASK 0x000000feL
#define RLC_LB_PARAMS__PG_IDLE_SAMPLES_MASK 0x0000ff00L
#define RLC_LB_PARAMS__PG_IDLE_SAMPLE_INTERVAL_MASK 0xffff0000L

// RLC_THREAD1_DELAY
#define RLC_THREAD1_DELAY__CU_IDEL_DELAY_MASK 0x000000ffL
#define RLC_THREAD1_DELAY__LBPW_INNER_LOOP_DELAY_MASK 0x0000ff00L
#define RLC_THREAD1_DELAY__LBPW_OUTER_LOOP_DELAY_MASK 0x00ff0000L
#define RLC_THREAD1_DELAY__SPARE_MASK 0xff000000L

// RLC_LB_THR_CONFIG_1
#define RLC_LB_THR_CONFIG_1__DATA_MASK 0xffffffffL

// RLC_LB_THR_CONFIG_2
#define RLC_LB_THR_CONFIG_2__DATA_MASK 0xffffffffL

// RLC_LB_THR_CONFIG_3
#define RLC_LB_THR_CONFIG_3__DATA_MASK 0xffffffffL

// RLC_LB_THR_CONFIG_4
#define RLC_LB_THR_CONFIG_4__DATA_MASK 0xffffffffL

// RLC_LB_DEBUG_1
#define RLC_LB_DEBUG_1__DATA_MASK 0xffffffffL

// RLC_PG_ALWAYS_ON_CU_MASK
#define RLC_PG_ALWAYS_ON_CU_MASK__AON_CU_MASK_MASK 0xffffffffL

// RLC_MAX_PG_CU
#define RLC_MAX_PG_CU__MAX_POWERED_UP_CU_MASK 0x000000ffL
#define RLC_MAX_PG_CU__SPARE_MASK 0xffffff00L

// RLC_AUTO_PG_CTRL
#define RLC_AUTO_PG_CTRL__AUTO_PG_EN_MASK 0x00000001L
#define RLC_AUTO_PG_CTRL__AUTO_GRBM_REG_SAVE_ON_IDLE_EN_MASK 0x00000002L
#define RLC_AUTO_PG_CTRL__AUTO_WAKE_UP_EN_MASK 0x00000004L
#define RLC_AUTO_PG_CTRL__GRBM_REG_SAVE_GFX_IDLE_THRESHOLD_MASK 0x0007fff8L
#define RLC_AUTO_PG_CTRL__PG_AFTER_GRBM_REG_SAVE_THRESHOLD_MASK 0xfff80000L

// RLC_SMU_GRBM_REG_SAVE_CTRL
#define RLC_SMU_GRBM_REG_SAVE_CTRL__START_GRBM_REG_SAVE_MASK 0x00000001L
#define RLC_SMU_GRBM_REG_SAVE_CTRL__SPARE_MASK 0xfffffffeL

// RLC_SERDES_RD_MASTER_INDEX
#define RLC_SERDES_RD_MASTER_INDEX__CU_ID_MASK 0x0000000fL
#define RLC_SERDES_RD_MASTER_INDEX__SH_ID_MASK 0x00000030L
#define RLC_SERDES_RD_MASTER_INDEX__SE_ID_MASK 0x000001c0L
#define RLC_SERDES_RD_MASTER_INDEX__SE_NONCU_ID_MASK 0x00000e00L
#define RLC_SERDES_RD_MASTER_INDEX__SE_NONCU_MASK 0x00001000L
#define RLC_SERDES_RD_MASTER_INDEX__NON_SE_MASK 0x0001e000L
#define RLC_SERDES_RD_MASTER_INDEX__DATA_REG_ID_MASK 0x00060000L
#define RLC_SERDES_RD_MASTER_INDEX__SPARE_MASK 0xfff80000L

// RLC_SERDES_RD_DATA_0
#define RLC_SERDES_RD_DATA_0__DATA_MASK 0xffffffffL

// RLC_SERDES_RD_DATA_1
#define RLC_SERDES_RD_DATA_1__DATA_MASK 0xffffffffL

// RLC_SERDES_RD_DATA_2
#define RLC_SERDES_RD_DATA_2__DATA_MASK 0xffffffffL

// RLC_SERDES_WR_CU_MASTER_MASK
#define RLC_SERDES_WR_CU_MASTER_MASK__MASTER_MASK_MASK 0xffffffffL

// RLC_SERDES_WR_NONCU_MASTER_MASK
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SE_MASTER_MASK_MASK 0x0000ffffL
#define RLC_SERDES_WR_NONCU_MASTER_MASK__GC_MASTER_MASK_MASK 0x00010000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__GC_GFX_MASTER_MASK_MASK 0x00020000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__TC0_MASTER_MASK_MASK 0x00040000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__TC1_MASTER_MASK_MASK 0x00080000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE0_MASTER_MASK_MASK 0x00100000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE1_MASTER_MASK_MASK 0x00200000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE2_MASTER_MASK_MASK 0x00400000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE3_MASTER_MASK_MASK 0x00800000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__EA_0_MASTER_MASK_MASK 0x01000000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__TC2_MASTER_MASK_MASK 0x02000000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__RESERVED_MASK 0xfc000000L

// RLC_SERDES_WR_NONCU_MASTER_MASK_1
#define RLC_SERDES_WR_NONCU_MASTER_MASK_1__SE_MASTER_MASK_1_MASK 0x0000ffffL
#define RLC_SERDES_WR_NONCU_MASTER_MASK_1__GC_MASTER_MASK_1_MASK 0x00010000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK_1__GC_GFX_MASTER_MASK_1_MASK 0x00020000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK_1__TC0_1_MASTER_MASK_MASK 0x00040000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK_1__RESERVED_1_MASK 0x00080000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK_1__SPARE4_MASTER_MASK_MASK 0x00100000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK_1__SPARE5_MASTER_MASK_MASK 0x00200000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK_1__SPARE6_MASTER_MASK_MASK 0x00400000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK_1__SPARE7_MASTER_MASK_MASK 0x00800000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK_1__EA_1_MASTER_MASK_MASK 0x01000000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK_1__RESERVED_MASK 0xfe000000L

// RLC_SERDES_NONCU_MASTER_BUSY_1
#define RLC_SERDES_NONCU_MASTER_BUSY_1__SE_MASTER_BUSY_1_MASK 0x0000ffffL
#define RLC_SERDES_NONCU_MASTER_BUSY_1__GC_MASTER_BUSY_1_MASK 0x00010000L
#define RLC_SERDES_NONCU_MASTER_BUSY_1__GC_GFX_MASTER_BUSY_1_MASK 0x00020000L
#define RLC_SERDES_NONCU_MASTER_BUSY_1__TC0_MASTER_BUSY_1_MASK 0x00040000L
#define RLC_SERDES_NONCU_MASTER_BUSY_1__RESERVED_1_MASK 0x00080000L
#define RLC_SERDES_NONCU_MASTER_BUSY_1__SPARE4_MASTER_BUSY_MASK 0x00100000L
#define RLC_SERDES_NONCU_MASTER_BUSY_1__SPARE5_MASTER_BUSY_MASK 0x00200000L
#define RLC_SERDES_NONCU_MASTER_BUSY_1__SPARE6_MASTER_BUSY_MASK 0x00400000L
#define RLC_SERDES_NONCU_MASTER_BUSY_1__SPARE7_MASTER_BUSY_MASK 0x00800000L
#define RLC_SERDES_NONCU_MASTER_BUSY_1__EA_1_MASTER_BUSY_MASK 0x01000000L
#define RLC_SERDES_NONCU_MASTER_BUSY_1__RESERVED_MASK 0xfe000000L

// RLC_SERDES_WR_CTRL
#define RLC_SERDES_WR_CTRL__BPM_ADDR_MASK 0x000000ffL
#define RLC_SERDES_WR_CTRL__POWER_DOWN_MASK 0x00000100L
#define RLC_SERDES_WR_CTRL__POWER_UP_MASK 0x00000200L
#define RLC_SERDES_WR_CTRL__P1_SELECT_MASK 0x00000400L
#define RLC_SERDES_WR_CTRL__P2_SELECT_MASK 0x00000800L
#define RLC_SERDES_WR_CTRL__WRITE_COMMAND_MASK 0x00001000L
#define RLC_SERDES_WR_CTRL__READ_COMMAND_MASK 0x00002000L
#define RLC_SERDES_WR_CTRL__RDDATA_RESET_MASK 0x00004000L
#define RLC_SERDES_WR_CTRL__SHORT_FORMAT_MASK 0x00008000L
#define RLC_SERDES_WR_CTRL__BPM_DATA_MASK 0x03ff0000L
#define RLC_SERDES_WR_CTRL__SRBM_OVERRIDE_MASK 0x04000000L
#define RLC_SERDES_WR_CTRL__RSVD_BPM_ADDR_MASK 0x08000000L
#define RLC_SERDES_WR_CTRL__REG_ADDR_MASK 0xf0000000L

// RLC_SERDES_WR_DATA
#define RLC_SERDES_WR_DATA__DATA_MASK 0xffffffffL

// RLC_SERDES_CU_MASTER_BUSY
#define RLC_SERDES_CU_MASTER_BUSY__BUSY_BUSY_MASK 0xffffffffL

// RLC_SERDES_NONCU_MASTER_BUSY
#define RLC_SERDES_NONCU_MASTER_BUSY__SE_MASTER_BUSY_MASK 0x0000ffffL
#define RLC_SERDES_NONCU_MASTER_BUSY__GC_MASTER_BUSY_MASK 0x00010000L
#define RLC_SERDES_NONCU_MASTER_BUSY__GC_GFX_MASTER_BUSY_MASK 0x00020000L
#define RLC_SERDES_NONCU_MASTER_BUSY__TC0_MASTER_BUSY_MASK 0x00040000L
#define RLC_SERDES_NONCU_MASTER_BUSY__TC1_MASTER_BUSY_MASK 0x00080000L
#define RLC_SERDES_NONCU_MASTER_BUSY__SPARE0_MASTER_BUSY_MASK 0x00100000L
#define RLC_SERDES_NONCU_MASTER_BUSY__SPARE1_MASTER_BUSY_MASK 0x00200000L
#define RLC_SERDES_NONCU_MASTER_BUSY__SPARE2_MASTER_BUSY_MASK 0x00400000L
#define RLC_SERDES_NONCU_MASTER_BUSY__SPARE3_MASTER_BUSY_MASK 0x00800000L
#define RLC_SERDES_NONCU_MASTER_BUSY__EA_0_MASTER_BUSY_MASK 0x01000000L
#define RLC_SERDES_NONCU_MASTER_BUSY__TC2_MASTER_BUSY_MASK 0x02000000L
#define RLC_SERDES_NONCU_MASTER_BUSY__RESERVED_MASK 0xfc000000L

// RLC_GPM_GENERAL_0
#define RLC_GPM_GENERAL_0__DATA_MASK 0xffffffffL

// RLC_GPM_GENERAL_1
#define RLC_GPM_GENERAL_1__DATA_MASK 0xffffffffL

// RLC_GPM_GENERAL_2
#define RLC_GPM_GENERAL_2__DATA_MASK 0xffffffffL

// RLC_GPM_GENERAL_3
#define RLC_GPM_GENERAL_3__DATA_MASK 0xffffffffL

// RLC_GPM_GENERAL_4
#define RLC_GPM_GENERAL_4__DATA_MASK 0xffffffffL

// RLC_GPM_GENERAL_5
#define RLC_GPM_GENERAL_5__DATA_MASK 0xffffffffL

// RLC_GPM_GENERAL_6
#define RLC_GPM_GENERAL_6__DATA_MASK 0xffffffffL

// RLC_GPM_GENERAL_7
#define RLC_GPM_GENERAL_7__DATA_MASK 0xffffffffL

// RLC_GPM_SCRATCH_ADDR
#define RLC_GPM_SCRATCH_ADDR__ADDR_MASK 0x000001ffL
#define RLC_GPM_SCRATCH_ADDR__RESERVED_MASK 0xfffffe00L

// RLC_GPM_SCRATCH_DATA
#define RLC_GPM_SCRATCH_DATA__DATA_MASK 0xffffffffL

// RLC_STATIC_PG_STATUS
#define RLC_STATIC_PG_STATUS__PG_STATUS_CU_MASK_MASK 0xffffffffL

// RLC_GPR_REG1
#define RLC_GPR_REG1__DATA_MASK 0xffffffffL

// RLC_GPR_REG2
#define RLC_GPR_REG2__DATA_MASK 0xffffffffL

// RLC_MGCG_CTRL
#define RLC_MGCG_CTRL__MGCG_EN_MASK 0x00000001L
#define RLC_MGCG_CTRL__SILICON_EN_MASK 0x00000002L
#define RLC_MGCG_CTRL__SIMULATION_EN_MASK 0x00000004L
#define RLC_MGCG_CTRL__ON_DELAY_MASK 0x00000078L
#define RLC_MGCG_CTRL__OFF_HYSTERESIS_MASK 0x00007f80L
#define RLC_MGCG_CTRL__GC_CAC_MGCG_CLK_CNTL_MASK 0x00008000L
#define RLC_MGCG_CTRL__SE_CAC_MGCG_CLK_CNTL_MASK 0x00010000L
#define RLC_MGCG_CTRL__SPARE_MASK 0xfffe0000L

// RLC_GPM_THREAD_RESET
#define RLC_GPM_THREAD_RESET__THREAD0_RESET_MASK 0x00000001L
#define RLC_GPM_THREAD_RESET__THREAD1_RESET_MASK 0x00000002L
#define RLC_GPM_THREAD_RESET__THREAD2_RESET_MASK 0x00000004L
#define RLC_GPM_THREAD_RESET__THREAD3_RESET_MASK 0x00000008L
#define RLC_GPM_THREAD_RESET__RESERVED_MASK 0xfffffff0L

// RLC_GPM_CP_DMA_COMPLETE_T0
#define RLC_GPM_CP_DMA_COMPLETE_T0__DATA_MASK 0x00000001L
#define RLC_GPM_CP_DMA_COMPLETE_T0__RESERVED_MASK 0xfffffffeL

// RLC_GPM_CP_DMA_COMPLETE_T1
#define RLC_GPM_CP_DMA_COMPLETE_T1__DATA_MASK 0x00000001L
#define RLC_GPM_CP_DMA_COMPLETE_T1__RESERVED_MASK 0xfffffffeL

// RLC_FIREWALL_VIOLATION
#define RLC_FIREWALL_VIOLATION__ADDR_MASK 0xffffffffL

// RLC_SPM_MC_CNTL
#define RLC_SPM_MC_CNTL__RLC_SPM_VMID_MASK 0x0000000fL
#define RLC_SPM_MC_CNTL__RLC_SPM_POLICY_MASK 0x00000010L
#define RLC_SPM_MC_CNTL__RLC_SPM_PERF_CNTR_MASK 0x00000020L
#define RLC_SPM_MC_CNTL__RLC_SPM_FED_MASK 0x00000040L
#define RLC_SPM_MC_CNTL__RLC_SPM_MTYPE_OVER_MASK 0x00000080L
#define RLC_SPM_MC_CNTL__RLC_SPM_MTYPE_MASK 0x00000300L
#define RLC_SPM_MC_CNTL__RESERVED_MASK 0xfffffc00L

// RLC_SPM_INT_CNTL
#define RLC_SPM_INT_CNTL__RLC_SPM_INT_CNTL_MASK 0x00000001L
#define RLC_SPM_INT_CNTL__RESERVED_MASK 0xfffffffeL

// RLC_SPM_INT_STATUS
#define RLC_SPM_INT_STATUS__RLC_SPM_INT_STATUS_MASK 0x00000001L
#define RLC_SPM_INT_STATUS__RESERVED_MASK 0xfffffffeL

// RLC_SPM_DEBUG_SELECT
#define RLC_SPM_DEBUG_SELECT__SELECT_MASK 0x000000ffL
#define RLC_SPM_DEBUG_SELECT__RESERVED_MASK 0x00007f00L
#define RLC_SPM_DEBUG_SELECT__RLC_SPM_DEBUG_MODE_MASK 0x00008000L
#define RLC_SPM_DEBUG_SELECT__RLC_SPM_NUM_SAMPLE_MASK 0xffff0000L

// RLC_SPM_DEBUG
#define RLC_SPM_DEBUG__DATA_MASK 0xffffffffL

// RLC_SMU_MESSAGE
#define RLC_SMU_MESSAGE__CMD_MASK 0xffffffffL

// RLC_GPM_LOG_SIZE
#define RLC_GPM_LOG_SIZE__SIZE_MASK 0xffffffffL

// RLC_GPM_LOG_CONT
#define RLC_GPM_LOG_CONT__CONT_MASK 0xffffffffL

// RLC_PG_DELAY_3
#define RLC_PG_DELAY_3__CGCG_ACTIVE_BEFORE_CGPG_MASK 0x000000ffL
#define RLC_PG_DELAY_3__RESERVED_MASK 0xffffff00L

// RLC_GPM_INT_DISABLE_TH0
#define RLC_GPM_INT_DISABLE_TH0__DISABLE_MASK 0xffffffffL

// RLC_GPM_INT_DISABLE_TH1
#define RLC_GPM_INT_DISABLE_TH1__DISABLE_MASK 0xffffffffL

// RLC_GPM_INT_FORCE_TH0
#define RLC_GPM_INT_FORCE_TH0__FORCE_MASK 0xffffffffL

// RLC_GPM_INT_FORCE_TH1
#define RLC_GPM_INT_FORCE_TH1__FORCE_MASK 0xffffffffL

// RLC_SRM_CNTL
#define RLC_SRM_CNTL__SRM_ENABLE_MASK 0x00000001L
#define RLC_SRM_CNTL__AUTO_INCR_ADDR_MASK 0x00000002L
#define RLC_SRM_CNTL__RESERVED_MASK 0xfffffffcL

// RLC_SRM_DEBUG_SELECT
#define RLC_SRM_DEBUG_SELECT__SELECT_MASK 0x000000ffL
#define RLC_SRM_DEBUG_SELECT__RESERVED_MASK 0xffffff00L

// RLC_SRM_DEBUG
#define RLC_SRM_DEBUG__DATA_MASK 0xffffffffL

// RLC_SRM_ARAM_ADDR
#define RLC_SRM_ARAM_ADDR__ADDR_MASK 0x00000fffL
#define RLC_SRM_ARAM_ADDR__RESERVED_MASK 0xfffff000L

// RLC_SRM_ARAM_DATA
#define RLC_SRM_ARAM_DATA__DATA_MASK 0xffffffffL

// RLC_SRM_DRAM_ADDR
#define RLC_SRM_DRAM_ADDR__ADDR_MASK 0x00000fffL
#define RLC_SRM_DRAM_ADDR__RESERVED_MASK 0xfffff000L

// RLC_SRM_DRAM_DATA
#define RLC_SRM_DRAM_DATA__DATA_MASK 0xffffffffL

// RLC_SRM_GPM_COMMAND
#define RLC_SRM_GPM_COMMAND__OP_MASK 0x00000001L
#define RLC_SRM_GPM_COMMAND__INDEX_CNTL_MASK 0x00000002L
#define RLC_SRM_GPM_COMMAND__INDEX_CNTL_NUM_MASK 0x0000001cL
#define RLC_SRM_GPM_COMMAND__SIZE_MASK 0x0001ffe0L
#define RLC_SRM_GPM_COMMAND__START_OFFSET_MASK 0x1ffe0000L
#define RLC_SRM_GPM_COMMAND__RESERVED1_MASK 0x60000000L
#define RLC_SRM_GPM_COMMAND__DEST_MEMORY_MASK 0x80000000L

// RLC_SRM_GPM_COMMAND_STATUS
#define RLC_SRM_GPM_COMMAND_STATUS__FIFO_EMPTY_MASK 0x00000001L
#define RLC_SRM_GPM_COMMAND_STATUS__FIFO_FULL_MASK 0x00000002L
#define RLC_SRM_GPM_COMMAND_STATUS__RESERVED_MASK 0xfffffffcL

// RLC_SRM_RLCV_COMMAND
#define RLC_SRM_RLCV_COMMAND__OP_MASK 0x00000001L
#define RLC_SRM_RLCV_COMMAND__RESERVED_MASK 0x0000000eL
#define RLC_SRM_RLCV_COMMAND__SIZE_MASK 0x0000fff0L
#define RLC_SRM_RLCV_COMMAND__START_OFFSET_MASK 0x0fff0000L
#define RLC_SRM_RLCV_COMMAND__RESERVED1_MASK 0x70000000L
#define RLC_SRM_RLCV_COMMAND__DEST_MEMORY_MASK 0x80000000L

// RLC_SRM_RLCV_COMMAND_STATUS
#define RLC_SRM_RLCV_COMMAND_STATUS__FIFO_EMPTY_MASK 0x00000001L
#define RLC_SRM_RLCV_COMMAND_STATUS__FIFO_FULL_MASK 0x00000002L
#define RLC_SRM_RLCV_COMMAND_STATUS__RESERVED_MASK 0xfffffffcL

// RLC_SRM_INDEX_CNTL_ADDR_0
#define RLC_SRM_INDEX_CNTL_ADDR_0__ADDRESS_MASK 0x0000ffffL
#define RLC_SRM_INDEX_CNTL_ADDR_0__RESERVED_MASK 0xffff0000L

// RLC_SRM_INDEX_CNTL_ADDR_1
#define RLC_SRM_INDEX_CNTL_ADDR_1__ADDRESS_MASK 0x0000ffffL
#define RLC_SRM_INDEX_CNTL_ADDR_1__RESERVED_MASK 0xffff0000L

// RLC_SRM_INDEX_CNTL_ADDR_2
#define RLC_SRM_INDEX_CNTL_ADDR_2__ADDRESS_MASK 0x0000ffffL
#define RLC_SRM_INDEX_CNTL_ADDR_2__RESERVED_MASK 0xffff0000L

// RLC_SRM_INDEX_CNTL_ADDR_3
#define RLC_SRM_INDEX_CNTL_ADDR_3__ADDRESS_MASK 0x0000ffffL
#define RLC_SRM_INDEX_CNTL_ADDR_3__RESERVED_MASK 0xffff0000L

// RLC_SRM_INDEX_CNTL_ADDR_4
#define RLC_SRM_INDEX_CNTL_ADDR_4__ADDRESS_MASK 0x0000ffffL
#define RLC_SRM_INDEX_CNTL_ADDR_4__RESERVED_MASK 0xffff0000L

// RLC_SRM_INDEX_CNTL_ADDR_5
#define RLC_SRM_INDEX_CNTL_ADDR_5__ADDRESS_MASK 0x0000ffffL
#define RLC_SRM_INDEX_CNTL_ADDR_5__RESERVED_MASK 0xffff0000L

// RLC_SRM_INDEX_CNTL_ADDR_6
#define RLC_SRM_INDEX_CNTL_ADDR_6__ADDRESS_MASK 0x0000ffffL
#define RLC_SRM_INDEX_CNTL_ADDR_6__RESERVED_MASK 0xffff0000L

// RLC_SRM_INDEX_CNTL_ADDR_7
#define RLC_SRM_INDEX_CNTL_ADDR_7__ADDRESS_MASK 0x0000ffffL
#define RLC_SRM_INDEX_CNTL_ADDR_7__RESERVED_MASK 0xffff0000L

// RLC_SRM_INDEX_CNTL_DATA_0
#define RLC_SRM_INDEX_CNTL_DATA_0__DATA_MASK 0xffffffffL

// RLC_SRM_INDEX_CNTL_DATA_1
#define RLC_SRM_INDEX_CNTL_DATA_1__DATA_MASK 0xffffffffL

// RLC_SRM_INDEX_CNTL_DATA_2
#define RLC_SRM_INDEX_CNTL_DATA_2__DATA_MASK 0xffffffffL

// RLC_SRM_INDEX_CNTL_DATA_3
#define RLC_SRM_INDEX_CNTL_DATA_3__DATA_MASK 0xffffffffL

// RLC_SRM_INDEX_CNTL_DATA_4
#define RLC_SRM_INDEX_CNTL_DATA_4__DATA_MASK 0xffffffffL

// RLC_SRM_INDEX_CNTL_DATA_5
#define RLC_SRM_INDEX_CNTL_DATA_5__DATA_MASK 0xffffffffL

// RLC_SRM_INDEX_CNTL_DATA_6
#define RLC_SRM_INDEX_CNTL_DATA_6__DATA_MASK 0xffffffffL

// RLC_SRM_INDEX_CNTL_DATA_7
#define RLC_SRM_INDEX_CNTL_DATA_7__DATA_MASK 0xffffffffL

// RLC_SRM_STAT
#define RLC_SRM_STAT__SRM_BUSY_MASK 0x00000001L
#define RLC_SRM_STAT__SRM_BUSY_DELAY_MASK 0x00000002L
#define RLC_SRM_STAT__RESERVED_MASK 0xfffffffcL

// RLC_SRM_GPM_ABORT
#define RLC_SRM_GPM_ABORT__ABORT_MASK 0x00000001L
#define RLC_SRM_GPM_ABORT__RESERVED_MASK 0xfffffffeL

// RLC_CSIB_ADDR_LO
#define RLC_CSIB_ADDR_LO__ADDRESS_MASK 0xffffffffL

// RLC_CSIB_ADDR_HI
#define RLC_CSIB_ADDR_HI__ADDRESS_MASK 0x0000ffffL

// RLC_CSIB_LENGTH
#define RLC_CSIB_LENGTH__LENGTH_MASK 0xffffffffL

// RLC_SMU_COMMAND
#define RLC_SMU_COMMAND__CMD_MASK 0xffffffffL

// RLC_CP_SCHEDULERS
#define RLC_CP_SCHEDULERS__scheduler0_MASK 0x000000ffL
#define RLC_CP_SCHEDULERS__scheduler1_MASK 0x0000ff00L
#define RLC_CP_SCHEDULERS__scheduler2_MASK 0x00ff0000L
#define RLC_CP_SCHEDULERS__scheduler3_MASK 0xff000000L

// RLC_SMU_ARGUMENT_1
#define RLC_SMU_ARGUMENT_1__ARG_MASK 0xffffffffL

// RLC_SMU_ARGUMENT_2
#define RLC_SMU_ARGUMENT_2__ARG_MASK 0xffffffffL

// RLC_GPM_GENERAL_8
#define RLC_GPM_GENERAL_8__DATA_MASK 0xffffffffL

// RLC_GPM_GENERAL_9
#define RLC_GPM_GENERAL_9__DATA_MASK 0xffffffffL

// RLC_GPM_GENERAL_10
#define RLC_GPM_GENERAL_10__DATA_MASK 0xffffffffL

// RLC_GPM_GENERAL_11
#define RLC_GPM_GENERAL_11__DATA_MASK 0xffffffffL

// RLC_GPM_GENERAL_12
#define RLC_GPM_GENERAL_12__DATA_MASK 0xffffffffL

// RLC_UTCL2_CNTL
#define RLC_UTCL2_CNTL__MTYPE_NO_PTE_MODE_MASK 0x00000001L
#define RLC_UTCL2_CNTL__RESERVED_MASK 0xfffffffeL

// RLC_GPM_UTCL1_CNTL_0
#define RLC_GPM_UTCL1_CNTL_0__XNACK_REDO_TIMER_CNT_MASK 0x000fffffL
#define RLC_GPM_UTCL1_CNTL_0__DROP_MODE_MASK 0x01000000L
#define RLC_GPM_UTCL1_CNTL_0__BYPASS_MASK 0x02000000L
#define RLC_GPM_UTCL1_CNTL_0__INVALIDATE_MASK 0x04000000L
#define RLC_GPM_UTCL1_CNTL_0__FRAG_LIMIT_MODE_MASK 0x08000000L
#define RLC_GPM_UTCL1_CNTL_0__FORCE_SNOOP_MASK 0x10000000L
#define RLC_GPM_UTCL1_CNTL_0__FORCE_SD_VMID_DIRTY_MASK 0x20000000L
#define RLC_GPM_UTCL1_CNTL_0__RESERVED_MASK 0xc0000000L

// RLC_GPM_UTCL1_CNTL_1
#define RLC_GPM_UTCL1_CNTL_1__XNACK_REDO_TIMER_CNT_MASK 0x000fffffL
#define RLC_GPM_UTCL1_CNTL_1__DROP_MODE_MASK 0x01000000L
#define RLC_GPM_UTCL1_CNTL_1__BYPASS_MASK 0x02000000L
#define RLC_GPM_UTCL1_CNTL_1__INVALIDATE_MASK 0x04000000L
#define RLC_GPM_UTCL1_CNTL_1__FRAG_LIMIT_MODE_MASK 0x08000000L
#define RLC_GPM_UTCL1_CNTL_1__FORCE_SNOOP_MASK 0x10000000L
#define RLC_GPM_UTCL1_CNTL_1__FORCE_SD_VMID_DIRTY_MASK 0x20000000L
#define RLC_GPM_UTCL1_CNTL_1__RESERVED_MASK 0xc0000000L

// RLC_GPM_UTCL1_CNTL_2
#define RLC_GPM_UTCL1_CNTL_2__XNACK_REDO_TIMER_CNT_MASK 0x000fffffL
#define RLC_GPM_UTCL1_CNTL_2__DROP_MODE_MASK 0x01000000L
#define RLC_GPM_UTCL1_CNTL_2__BYPASS_MASK 0x02000000L
#define RLC_GPM_UTCL1_CNTL_2__INVALIDATE_MASK 0x04000000L
#define RLC_GPM_UTCL1_CNTL_2__FRAG_LIMIT_MODE_MASK 0x08000000L
#define RLC_GPM_UTCL1_CNTL_2__FORCE_SNOOP_MASK 0x10000000L
#define RLC_GPM_UTCL1_CNTL_2__FORCE_SD_VMID_DIRTY_MASK 0x20000000L
#define RLC_GPM_UTCL1_CNTL_2__RESERVED_MASK 0xc0000000L

// RLC_SPM_UTCL1_CNTL
#define RLC_SPM_UTCL1_CNTL__XNACK_REDO_TIMER_CNT_MASK 0x000fffffL
#define RLC_SPM_UTCL1_CNTL__DROP_MODE_MASK 0x01000000L
#define RLC_SPM_UTCL1_CNTL__BYPASS_MASK 0x02000000L
#define RLC_SPM_UTCL1_CNTL__INVALIDATE_MASK 0x04000000L
#define RLC_SPM_UTCL1_CNTL__FRAG_LIMIT_MODE_MASK 0x08000000L
#define RLC_SPM_UTCL1_CNTL__FORCE_SNOOP_MASK 0x10000000L
#define RLC_SPM_UTCL1_CNTL__FORCE_SD_VMID_DIRTY_MASK 0x20000000L
#define RLC_SPM_UTCL1_CNTL__RESERVED_MASK 0xc0000000L

// RLC_PREWALKER_UTCL1_CNTL
#define RLC_PREWALKER_UTCL1_CNTL__XNACK_REDO_TIMER_CNT_MASK 0x000fffffL
#define RLC_PREWALKER_UTCL1_CNTL__DROP_MODE_MASK 0x01000000L
#define RLC_PREWALKER_UTCL1_CNTL__BYPASS_MASK 0x02000000L
#define RLC_PREWALKER_UTCL1_CNTL__INVALIDATE_MASK 0x04000000L
#define RLC_PREWALKER_UTCL1_CNTL__FRAG_LIMIT_MODE_MASK 0x08000000L
#define RLC_PREWALKER_UTCL1_CNTL__FORCE_SNOOP_MASK 0x10000000L
#define RLC_PREWALKER_UTCL1_CNTL__FORCE_SD_VMID_DIRTY_MASK 0x20000000L
#define RLC_PREWALKER_UTCL1_CNTL__RESERVED_MASK 0xc0000000L

// RLC_PREWALKER_UTCL1_TRIG
#define RLC_PREWALKER_UTCL1_TRIG__VALID_MASK 0x00000001L
#define RLC_PREWALKER_UTCL1_TRIG__VMID_MASK 0x0000001eL
#define RLC_PREWALKER_UTCL1_TRIG__PRIME_MODE_MASK 0x00000020L
#define RLC_PREWALKER_UTCL1_TRIG__READ_PERM_MASK 0x00000040L
#define RLC_PREWALKER_UTCL1_TRIG__WRITE_PERM_MASK 0x00000080L
#define RLC_PREWALKER_UTCL1_TRIG__EXEC_PERM_MASK 0x00000100L
#define RLC_PREWALKER_UTCL1_TRIG__RESERVED_MASK 0x7ffffe00L
#define RLC_PREWALKER_UTCL1_TRIG__READY_MASK 0x80000000L

// RLC_PREWALKER_UTCL1_ADDR_LSB
#define RLC_PREWALKER_UTCL1_ADDR_LSB__ADDR_LSB_MASK 0xffffffffL

// RLC_PREWALKER_UTCL1_ADDR_MSB
#define RLC_PREWALKER_UTCL1_ADDR_MSB__ADDR_MSB_MASK 0x0000ffffL

// RLC_PREWALKER_UTCL1_SIZE_LSB
#define RLC_PREWALKER_UTCL1_SIZE_LSB__SIZE_LSB_MASK 0xffffffffL

// RLC_PREWALKER_UTCL1_SIZE_MSB
#define RLC_PREWALKER_UTCL1_SIZE_MSB__SIZE_MSB_MASK 0x00000003L

// RLC_DSM_TRIG
#define RLC_DSM_TRIG__S_MASK 0x00000001L

// RLC_UTCL1_STATUS_2
#define RLC_UTCL1_STATUS_2__GPM_TH0_UTCL1_BUSY_MASK 0x00000001L
#define RLC_UTCL1_STATUS_2__GPM_TH1_UTCL1_BUSY_MASK 0x00000002L
#define RLC_UTCL1_STATUS_2__GPM_TH2_UTCL1_BUSY_MASK 0x00000004L
#define RLC_UTCL1_STATUS_2__SPM_UTCL1_BUSY_MASK 0x00000008L
#define RLC_UTCL1_STATUS_2__PREWALKER_UTCL1_BUSY_MASK 0x00000010L
#define RLC_UTCL1_STATUS_2__GPM_TH0_UTCL1_StallOnTrans_MASK 0x00000020L
#define RLC_UTCL1_STATUS_2__GPM_TH1_UTCL1_StallOnTrans_MASK 0x00000040L
#define RLC_UTCL1_STATUS_2__GPM_TH2_UTCL1_StallOnTrans_MASK 0x00000080L
#define RLC_UTCL1_STATUS_2__SPM_UTCL1_StallOnTrans_MASK 0x00000100L
#define RLC_UTCL1_STATUS_2__PREWALKER_UTCL1_StallOnTrans_MASK 0x00000200L
#define RLC_UTCL1_STATUS_2__RESERVED_MASK 0xfffffc00L

// RLC_SPM_UTCL1_ERROR_1
#define RLC_SPM_UTCL1_ERROR_1__Translated_ReqError_MASK 0x00000003L
#define RLC_SPM_UTCL1_ERROR_1__Translated_ReqErrorVmid_MASK 0x0000003cL
#define RLC_SPM_UTCL1_ERROR_1__Translated_ReqErrorAddr_MSB_MASK 0x000003c0L

// RLC_SPM_UTCL1_ERROR_2
#define RLC_SPM_UTCL1_ERROR_2__Translated_ReqErrorAddr_LSB_MASK 0xffffffffL

// RLC_GPM_UTCL1_TH0_ERROR_1
#define RLC_GPM_UTCL1_TH0_ERROR_1__Translated_ReqError_MASK 0x00000003L
#define RLC_GPM_UTCL1_TH0_ERROR_1__Translated_ReqErrorVmid_MASK 0x0000003cL
#define RLC_GPM_UTCL1_TH0_ERROR_1__Translated_ReqErrorAddr_MSB_MASK 0x000003c0L

// RLC_GPM_UTCL1_TH0_ERROR_2
#define RLC_GPM_UTCL1_TH0_ERROR_2__Translated_ReqErrorAddr_LSB_MASK 0xffffffffL

// RLC_GPM_UTCL1_TH1_ERROR_1
#define RLC_GPM_UTCL1_TH1_ERROR_1__Translated_ReqError_MASK 0x00000003L
#define RLC_GPM_UTCL1_TH1_ERROR_1__Translated_ReqErrorVmid_MASK 0x0000003cL
#define RLC_GPM_UTCL1_TH1_ERROR_1__Translated_ReqErrorAddr_MSB_MASK 0x000003c0L

// RLC_GPM_UTCL1_TH1_ERROR_2
#define RLC_GPM_UTCL1_TH1_ERROR_2__Translated_ReqErrorAddr_LSB_MASK 0xffffffffL

// RLC_GPM_UTCL1_TH2_ERROR_1
#define RLC_GPM_UTCL1_TH2_ERROR_1__Translated_ReqError_MASK 0x00000003L
#define RLC_GPM_UTCL1_TH2_ERROR_1__Translated_ReqErrorVmid_MASK 0x0000003cL
#define RLC_GPM_UTCL1_TH2_ERROR_1__Translated_ReqErrorAddr_MSB_MASK 0x000003c0L

// RLC_GPM_UTCL1_TH2_ERROR_2
#define RLC_GPM_UTCL1_TH2_ERROR_2__Translated_ReqErrorAddr_LSB_MASK 0xffffffffL

// RLC_CP_EOF_INT
#define RLC_CP_EOF_INT__INTERRUPT_MASK 0x00000001L
#define RLC_CP_EOF_INT__RESERVED_MASK 0xfffffffeL

// RLC_CP_EOF_INT_CNT
#define RLC_CP_EOF_INT_CNT__CNT_MASK 0xffffffffL

// RLC_R2I_CNTL_0
#define RLC_R2I_CNTL_0__Data_MASK 0xffffffffL

// RLC_R2I_CNTL_1
#define RLC_R2I_CNTL_1__Data_MASK 0xffffffffL

// RLC_R2I_CNTL_2
#define RLC_R2I_CNTL_2__Data_MASK 0xffffffffL

// RLC_R2I_CNTL_3
#define RLC_R2I_CNTL_3__Data_MASK 0xffffffffL

// RLC_SPARE_INT
#define RLC_SPARE_INT__INTERRUPT_MASK 0x00000001L
#define RLC_SPARE_INT__RESERVED_MASK 0xfffffffeL

// RLC_UTCL1_STATUS
#define RLC_UTCL1_STATUS__FAULT_DETECTED_MASK 0x00000001L
#define RLC_UTCL1_STATUS__RETRY_DETECTED_MASK 0x00000002L
#define RLC_UTCL1_STATUS__PRT_DETECTED_MASK 0x00000004L
#define RLC_UTCL1_STATUS__RESERVED_MASK 0x000000f8L
#define RLC_UTCL1_STATUS__FAULT_UTCL1ID_MASK 0x00003f00L
#define RLC_UTCL1_STATUS__RESERVED_1_MASK 0x0000c000L
#define RLC_UTCL1_STATUS__RETRY_UTCL1ID_MASK 0x003f0000L
#define RLC_UTCL1_STATUS__RESERVED_2_MASK 0x00c00000L
#define RLC_UTCL1_STATUS__PRT_UTCL1ID_MASK 0x3f000000L
#define RLC_UTCL1_STATUS__RESERVED_3_MASK 0xc0000000L

// RLC_LBPW_CU_STAT
#define RLC_LBPW_CU_STAT__MAX_CU_MASK 0x0000ffffL
#define RLC_LBPW_CU_STAT__ON_CU_MASK 0xffff0000L

// RLC_DS_CNTL
#define RLC_DS_CNTL__GFX_CLK_DS_RLC_BUSY_MASK_MASK 0x00000001L
#define RLC_DS_CNTL__GFX_CLK_DS_CP_BUSY_MASK_MASK 0x00000002L
#define RLC_DS_CNTL__RESRVED_MASK 0x0000fffcL
#define RLC_DS_CNTL__SOC_CLK_DS_RLC_BUSY_MASK_MASK 0x00010000L
#define RLC_DS_CNTL__SOC_CLK_DS_CP_BUSY_MASK_MASK 0x00020000L
#define RLC_DS_CNTL__RESRVED_1_MASK 0xfffc0000L

// CGTT_RLC_CLK_CTRL
#define CGTT_RLC_CLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define CGTT_RLC_CLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK 0x00010000L
#define CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK 0x00020000L
#define CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK 0x00040000L
#define CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK 0x00080000L
#define CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK 0x00100000L
#define CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK 0x00200000L
#define CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK 0x00400000L
#define CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK 0x00800000L
#define CGTT_RLC_CLK_CTRL__SOFT_OVERRIDE_DYN_MASK 0x40000000L
#define CGTT_RLC_CLK_CTRL__SOFT_OVERRIDE_REG_MASK 0x80000000L

// RLC_GFX_RM_CNTL
#define RLC_GFX_RM_CNTL__RLC_GFX_RM_VALID_MASK 0x00000001L
#define RLC_GFX_RM_CNTL__RESERVED_MASK 0xfffffffeL

// RLC_CLK_CNTL
#define RLC_CLK_CNTL__RLC_SRM_CLK_CNTL_MASK 0x00000001L
#define RLC_CLK_CNTL__RLC_SPM_CLK_CNTL_MASK 0x00000002L
#define RLC_CLK_CNTL__RESERVED_MASK 0xfffffffcL

// RLC_GPM_UCODE_ADDR
#define RLC_GPM_UCODE_ADDR__UCODE_ADDR_MASK 0x00003fffL
#define RLC_GPM_UCODE_ADDR__RESERVED_MASK 0xffffc000L

// RLC_GPM_UCODE_DATA
#define RLC_GPM_UCODE_DATA__UCODE_DATA_MASK 0xffffffffL

// RLC_GC_FUSESTRAP_RELOAD
#define RLC_GC_FUSESTRAP_RELOAD__RELOAD_MASK 0x00000001L
#define RLC_GC_FUSESTRAP_RELOAD__RESERVED_MASK 0xfffffffeL

// RLC_GC_FUSESTRAP_GC_WRITE_DISABLE
#define RLC_GC_FUSESTRAP_GC_WRITE_DISABLE__GLOBAL_WRITE_DIS_MASK 0x00000001L
#define RLC_GC_FUSESTRAP_GC_WRITE_DISABLE__RESERVED_MASK 0xfffffffeL

// RLC_GC_FUSESTRAP_CC_WRITE_DISABLE
#define RLC_GC_FUSESTRAP_CC_WRITE_DISABLE__CU_WRITE_DIS_MASK 0x00000001L
#define RLC_GC_FUSESTRAP_CC_WRITE_DISABLE__TCC_WRITE_DIS_MASK 0x00000002L
#define RLC_GC_FUSESTRAP_CC_WRITE_DISABLE__RB_WRITE_DIS_MASK 0x00000004L
#define RLC_GC_FUSESTRAP_CC_WRITE_DISABLE__PRIM_WRITE_DIS_MASK 0x00000008L
#define RLC_GC_FUSESTRAP_CC_WRITE_DISABLE__RATE_WRITE_DIS_MASK 0x00000010L
#define RLC_GC_FUSESTRAP_CC_WRITE_DISABLE__EDC_WRITE_DIS_MASK 0x00000020L
#define RLC_GC_FUSESTRAP_CC_WRITE_DISABLE__RESERVED_MASK 0xffffffc0L

// RLC_GC_FUSESTRAP_DEBE_0
#define RLC_GC_FUSESTRAP_DEBE_0__DEBE_31_0_MASK 0xffffffffL

// RLC_GC_FUSESTRAP_DEBE_1
#define RLC_GC_FUSESTRAP_DEBE_1__DEBE_63_32_MASK 0xffffffffL

// RLC_GC_FUSESTRAP_DEBE_2
#define RLC_GC_FUSESTRAP_DEBE_2__DEBE_95_64_MASK 0xffffffffL

// RLC_GC_FUSESTRAP_DEBE_3
#define RLC_GC_FUSESTRAP_DEBE_3__DEBE_127_96_MASK 0xffffffffL

// RLC_GC_FUSESTRAP_DPFP_RATE
#define RLC_GC_FUSESTRAP_DPFP_RATE__DPFP_RATE_MASK 0x00000003L
#define RLC_GC_FUSESTRAP_DPFP_RATE__RESERVED_MASK 0xfffffffcL

// RLC_GC_FUSESTRAP_DISABLE_EDC
#define RLC_GC_FUSESTRAP_DISABLE_EDC__DISABLE_EDC_MASK 0x00000001L
#define RLC_GC_FUSESTRAP_DISABLE_EDC__RESERVED_MASK 0xfffffffeL

// RLC_HYP_SEMAPHORE_2
#define RLC_HYP_SEMAPHORE_2__CLIENT_ID_MASK 0x0000001fL
#define RLC_HYP_SEMAPHORE_2__RESERVED_MASK 0xffffffe0L

// RLC_HYP_SEMAPHORE_3
#define RLC_HYP_SEMAPHORE_3__CLIENT_ID_MASK 0x0000001fL
#define RLC_HYP_SEMAPHORE_3__RESERVED_MASK 0xffffffe0L

// RLC_GPU_IOV_VF_ENABLE
#define RLC_GPU_IOV_VF_ENABLE__VF_ENABLE_MASK 0x00000001L
#define RLC_GPU_IOV_VF_ENABLE__RESERVED_MASK 0x0000fffeL
#define RLC_GPU_IOV_VF_ENABLE__VF_NUM_MASK 0xffff0000L

// RLC_GPU_IOV_CFG_REG1
#define RLC_GPU_IOV_CFG_REG1__CMD_TYPE_MASK 0x0000000fL
#define RLC_GPU_IOV_CFG_REG1__CMD_EXECUTE_MASK 0x00000010L
#define RLC_GPU_IOV_CFG_REG1__CMD_EXECUTE_INTR_EN_MASK 0x00000020L
#define RLC_GPU_IOV_CFG_REG1__RESERVED_MASK 0x000000c0L
#define RLC_GPU_IOV_CFG_REG1__FCN_ID_MASK 0x0000ff00L
#define RLC_GPU_IOV_CFG_REG1__NEXT_FCN_ID_MASK 0x00ff0000L
#define RLC_GPU_IOV_CFG_REG1__RESERVED1_MASK 0xff000000L

// RLC_GPU_IOV_CFG_REG2
#define RLC_GPU_IOV_CFG_REG2__CMD_STATUS_MASK 0x0000000fL
#define RLC_GPU_IOV_CFG_REG2__RESERVED_MASK 0xfffffff0L

// RLC_GPU_IOV_SCH_BLOCK
#define RLC_GPU_IOV_SCH_BLOCK__Sch_Block_ID_MASK 0x0000000fL
#define RLC_GPU_IOV_SCH_BLOCK__Sch_Block_Ver_MASK 0x000000f0L
#define RLC_GPU_IOV_SCH_BLOCK__Sch_Block_Size_MASK 0x00007f00L
#define RLC_GPU_IOV_SCH_BLOCK__RESERVED_MASK 0x7fff0000L

// RLC_GPU_IOV_CFG_REG6
#define RLC_GPU_IOV_CFG_REG6__CNTXT_SIZE_MASK 0x0000007fL
#define RLC_GPU_IOV_CFG_REG6__CNTXT_LOCATION_MASK 0x00000080L
#define RLC_GPU_IOV_CFG_REG6__RESERVED_MASK 0x00000300L
#define RLC_GPU_IOV_CFG_REG6__CNTXT_OFFSET_MASK 0xfffffc00L

// RLC_GPU_IOV_CFG_REG8
#define RLC_GPU_IOV_CFG_REG8__VM_BUSY_STATUS_MASK 0xffffffffL

// RLC_GPU_IOV_UCODE_ADDR
#define RLC_GPU_IOV_UCODE_ADDR__UCODE_ADDR_MASK 0x00000fffL
#define RLC_GPU_IOV_UCODE_ADDR__RESERVED_MASK 0xfffff000L

// RLC_GPU_IOV_UCODE_DATA
#define RLC_GPU_IOV_UCODE_DATA__UCODE_DATA_MASK 0xffffffffL

// RLC_GPU_IOV_SCRATCH_ADDR
#define RLC_GPU_IOV_SCRATCH_ADDR__ADDR_MASK 0x000001ffL
#define RLC_GPU_IOV_SCRATCH_ADDR__RESERVED_MASK 0xfffffe00L

// RLC_GPU_IOV_SCRATCH_DATA
#define RLC_GPU_IOV_SCRATCH_DATA__DATA_MASK 0xffffffffL

// RLC_GPU_IOV_F32_CNTL
#define RLC_GPU_IOV_F32_CNTL__ENABLE_MASK 0x00000001L
#define RLC_GPU_IOV_F32_CNTL__RESERVED_MASK 0xfffffffeL

// RLC_GPU_IOV_F32_RESET
#define RLC_GPU_IOV_F32_RESET__RESET_MASK 0x00000001L
#define RLC_GPU_IOV_F32_RESET__RESERVED_MASK 0xfffffffeL

// RLC_GPU_IOV_SDMA0_STATUS
#define RLC_GPU_IOV_SDMA0_STATUS__PREEMPTED_MASK 0x00000001L
#define RLC_GPU_IOV_SDMA0_STATUS__RESERVED_MASK 0x000000feL
#define RLC_GPU_IOV_SDMA0_STATUS__SAVED_MASK 0x00000100L
#define RLC_GPU_IOV_SDMA0_STATUS__RESERVED1_MASK 0x00000e00L
#define RLC_GPU_IOV_SDMA0_STATUS__RESTORED_MASK 0x00001000L
#define RLC_GPU_IOV_SDMA0_STATUS__RESERVED2_MASK 0xffffe000L

// RLC_GPU_IOV_SDMA1_STATUS
#define RLC_GPU_IOV_SDMA1_STATUS__PREEMPTED_MASK 0x00000001L
#define RLC_GPU_IOV_SDMA1_STATUS__RESERVED_MASK 0x000000feL
#define RLC_GPU_IOV_SDMA1_STATUS__SAVED_MASK 0x00000100L
#define RLC_GPU_IOV_SDMA1_STATUS__RESERVED1_MASK 0x00000e00L
#define RLC_GPU_IOV_SDMA1_STATUS__RESTORED_MASK 0x00001000L
#define RLC_GPU_IOV_SDMA1_STATUS__RESERVED2_MASK 0xffffe000L

// RLC_GPU_IOV_SMU_RESPONSE
#define RLC_GPU_IOV_SMU_RESPONSE__RESP_MASK 0xffffffffL

// RLC_GPU_IOV_VIRT_RESET_REQ
#define RLC_GPU_IOV_VIRT_RESET_REQ__VF_FLR_MASK 0x0000ffffL
#define RLC_GPU_IOV_VIRT_RESET_REQ__RESERVED_MASK 0x7fff0000L
#define RLC_GPU_IOV_VIRT_RESET_REQ__SOFT_PF_FLR_MASK 0x80000000L

// RLC_GPU_IOV_SDMA0_BUSY_STATUS
#define RLC_GPU_IOV_SDMA0_BUSY_STATUS__VM_BUSY_STATUS_MASK 0xffffffffL

// RLC_GPU_IOV_SDMA1_BUSY_STATUS
#define RLC_GPU_IOV_SDMA1_BUSY_STATUS__VM_BUSY_STATUS_MASK 0xffffffffL

// RLC_GPU_IOV_VM_BUSY_STATUS
#define RLC_GPU_IOV_VM_BUSY_STATUS__VM_BUSY_STATUS_MASK 0xffffffffL

// RLC_GPU_IOV_SCH_0
#define RLC_GPU_IOV_SCH_0__ACTIVE_FUNCTIONS_MASK 0xffffffffL

// RLC_GPU_IOV_SCH_1
#define RLC_GPU_IOV_SCH_1__DATA_MASK 0xffffffffL

// RLC_GPU_IOV_SCH_2
#define RLC_GPU_IOV_SCH_2__DATA_MASK 0xffffffffL

// RLC_GPU_IOV_SCH_3
#define RLC_GPU_IOV_SCH_3__Time_Quanta_Def_MASK 0xffffffffL

// RLC_GPU_IOV_RLC_RESPONSE
#define RLC_GPU_IOV_RLC_RESPONSE__RESP_MASK 0xffffffffL

// RLC_GPU_IOV_ACTIVE_FCN_ID
#define RLC_GPU_IOV_ACTIVE_FCN_ID__VF_ID_MASK 0x0000000fL
#define RLC_GPU_IOV_ACTIVE_FCN_ID__RESERVED_MASK 0x7ffffff0L
#define RLC_GPU_IOV_ACTIVE_FCN_ID__PF_VF_MASK 0x80000000L

// RLC_RLCV_TIMER_INT_0
#define RLC_RLCV_TIMER_INT_0__TIMER_MASK 0xffffffffL

// RLC_RLCV_TIMER_CTRL
#define RLC_RLCV_TIMER_CTRL__TIMER_0_EN_MASK 0x00000001L
#define RLC_RLCV_TIMER_CTRL__RESERVED_MASK 0xfffffffeL

// RLC_RLCV_TIMER_STAT
#define RLC_RLCV_TIMER_STAT__TIMER_0_STAT_MASK 0x00000001L
#define RLC_RLCV_TIMER_STAT__RESERVED_MASK 0xfffffffeL

// RLC_GPU_IOV_INT_DISABLE
#define RLC_GPU_IOV_INT_DISABLE__DISABLE_MASK 0xffffffffL

// RLC_GPU_IOV_INT_FORCE
#define RLC_GPU_IOV_INT_FORCE__FORCE_MASK 0xffffffffL

// RLC_GPU_IOV_VF_DOORBELL_STATUS
#define RLC_GPU_IOV_VF_DOORBELL_STATUS__VF_DOORBELL_STATUS_MASK 0x0000ffffL
#define RLC_GPU_IOV_VF_DOORBELL_STATUS__RESERVED_MASK 0x7fff0000L
#define RLC_GPU_IOV_VF_DOORBELL_STATUS__PF_DOORBELL_STATUS_MASK 0x80000000L

// RLC_GPU_IOV_VF_DOORBELL_STATUS_SET
#define RLC_GPU_IOV_VF_DOORBELL_STATUS_SET__VF_DOORBELL_STATUS_SET_MASK 0x0000ffffL
#define RLC_GPU_IOV_VF_DOORBELL_STATUS_SET__RESERVED_MASK 0x7fff0000L
#define RLC_GPU_IOV_VF_DOORBELL_STATUS_SET__PF_DOORBELL_STATUS_SET_MASK 0x80000000L

// RLC_GPU_IOV_VF_DOORBELL_STATUS_CLR
#define RLC_GPU_IOV_VF_DOORBELL_STATUS_CLR__VF_DOORBELL_STATUS_CLR_MASK 0x0000ffffL
#define RLC_GPU_IOV_VF_DOORBELL_STATUS_CLR__RESERVED_MASK 0x7fff0000L
#define RLC_GPU_IOV_VF_DOORBELL_STATUS_CLR__PF_DOORBELL_STATUS_CLR_MASK 0x80000000L

// RLC_GPU_IOV_VF_MASK
#define RLC_GPU_IOV_VF_MASK__VF_MASK_MASK 0x0000ffffL
#define RLC_GPU_IOV_VF_MASK__RESERVED_MASK 0xffff0000L

// RLC_REG_PRIV_LEVEL_A
#define RLC_REG_PRIV_LEVEL_A__PRIV_LEVEL0_MASK 0x00000003L
#define RLC_REG_PRIV_LEVEL_A__PRIV_LEVEL1_MASK 0x0000000cL
#define RLC_REG_PRIV_LEVEL_A__PRIV_LEVEL2_MASK 0x00000030L
#define RLC_REG_PRIV_LEVEL_A__PRIV_LEVEL3_MASK 0x000000c0L
#define RLC_REG_PRIV_LEVEL_A__PRIV_LEVEL4_MASK 0x00000300L
#define RLC_REG_PRIV_LEVEL_A__PRIV_LEVEL5_MASK 0x00000c00L
#define RLC_REG_PRIV_LEVEL_A__PRIV_LEVEL6_MASK 0x00003000L
#define RLC_REG_PRIV_LEVEL_A__PRIV_LEVEL7_MASK 0x0000c000L
#define RLC_REG_PRIV_LEVEL_A__PRIV_LEVEL8_MASK 0x00030000L
#define RLC_REG_PRIV_LEVEL_A__PRIV_LEVEL9_MASK 0x000c0000L
#define RLC_REG_PRIV_LEVEL_A__PRIV_LEVEL10_MASK 0x00300000L
#define RLC_REG_PRIV_LEVEL_A__PRIV_LEVEL11_MASK 0x00c00000L
#define RLC_REG_PRIV_LEVEL_A__PRIV_LEVEL12_MASK 0x03000000L
#define RLC_REG_PRIV_LEVEL_A__PRIV_LEVEL13_MASK 0x0c000000L
#define RLC_REG_PRIV_LEVEL_A__PRIV_LEVEL14_MASK 0x30000000L
#define RLC_REG_PRIV_LEVEL_A__PRIV_LEVEL15_MASK 0xc0000000L

// RLC_REG_PRIV_LEVEL_B
#define RLC_REG_PRIV_LEVEL_B__PRIV_LEVEL16_MASK 0x00000003L
#define RLC_REG_PRIV_LEVEL_B__PRIV_LEVEL17_MASK 0x0000000cL
#define RLC_REG_PRIV_LEVEL_B__PRIV_LEVEL18_MASK 0x00000030L
#define RLC_REG_PRIV_LEVEL_B__PRIV_LEVEL19_MASK 0x000000c0L
#define RLC_REG_PRIV_LEVEL_B__PRIV_LEVEL20_MASK 0x00000300L
#define RLC_REG_PRIV_LEVEL_B__PRIV_LEVEL21_MASK 0x00000c00L
#define RLC_REG_PRIV_LEVEL_B__PRIV_LEVEL22_MASK 0x00003000L
#define RLC_REG_PRIV_LEVEL_B__PRIV_LEVEL23_MASK 0x0000c000L
#define RLC_REG_PRIV_LEVEL_B__PRIV_LEVEL24_MASK 0x00030000L
#define RLC_REG_PRIV_LEVEL_B__PRIV_LEVEL25_MASK 0x000c0000L
#define RLC_REG_PRIV_LEVEL_B__PRIV_LEVEL26_MASK 0x00300000L
#define RLC_REG_PRIV_LEVEL_B__PRIV_LEVEL27_MASK 0x00c00000L
#define RLC_REG_PRIV_LEVEL_B__PRIV_LEVEL28_MASK 0x03000000L
#define RLC_REG_PRIV_LEVEL_B__PRIV_LEVEL29_MASK 0x0c000000L
#define RLC_REG_PRIV_LEVEL_B__PRIV_LEVEL30_MASK 0x30000000L
#define RLC_REG_PRIV_LEVEL_B__PRIV_LEVEL31_MASK 0xc0000000L

// RLC_REG_PRIV_LEVEL_C
#define RLC_REG_PRIV_LEVEL_C__PRIV_LEVEL32_MASK 0x00000003L
#define RLC_REG_PRIV_LEVEL_C__PRIV_LEVEL33_MASK 0x0000000cL
#define RLC_REG_PRIV_LEVEL_C__PRIV_LEVEL34_MASK 0x00000030L
#define RLC_REG_PRIV_LEVEL_C__PRIV_LEVEL35_MASK 0x000000c0L
#define RLC_REG_PRIV_LEVEL_C__PRIV_LEVEL36_MASK 0x00000300L
#define RLC_REG_PRIV_LEVEL_C__PRIV_LEVEL37_MASK 0x00000c00L
#define RLC_REG_PRIV_LEVEL_C__PRIV_LEVEL38_MASK 0x00003000L
#define RLC_REG_PRIV_LEVEL_C__PRIV_LEVEL39_MASK 0x0000c000L
#define RLC_REG_PRIV_LEVEL_C__PRIV_LEVEL40_MASK 0x00030000L
#define RLC_REG_PRIV_LEVEL_C__PRIV_LEVEL41_MASK 0x000c0000L
#define RLC_REG_PRIV_LEVEL_C__PRIV_LEVEL42_MASK 0x00300000L
#define RLC_REG_PRIV_LEVEL_C__PRIV_LEVEL43_MASK 0x00c00000L
#define RLC_REG_PRIV_LEVEL_C__PRIV_LEVEL44_MASK 0x03000000L
#define RLC_REG_PRIV_LEVEL_C__PRIV_LEVEL45_MASK 0x0c000000L
#define RLC_REG_PRIV_LEVEL_C__PRIV_LEVEL46_MASK 0x30000000L
#define RLC_REG_PRIV_LEVEL_C__PRIV_LEVEL47_MASK 0xc0000000L

// RLC_REG_PRIV_LEVEL_D
#define RLC_REG_PRIV_LEVEL_D__PRIV_LEVEL48_MASK 0x00000003L
#define RLC_REG_PRIV_LEVEL_D__PRIV_LEVEL49_MASK 0x0000000cL
#define RLC_REG_PRIV_LEVEL_D__PRIV_LEVEL50_MASK 0x00000030L
#define RLC_REG_PRIV_LEVEL_D__PRIV_LEVEL51_MASK 0x000000c0L
#define RLC_REG_PRIV_LEVEL_D__PRIV_LEVEL52_MASK 0x00000300L
#define RLC_REG_PRIV_LEVEL_D__PRIV_LEVEL53_MASK 0x00000c00L
#define RLC_REG_PRIV_LEVEL_D__PRIV_LEVEL54_MASK 0x00003000L
#define RLC_REG_PRIV_LEVEL_D__PRIV_LEVEL55_MASK 0x0000c000L
#define RLC_REG_PRIV_LEVEL_D__PRIV_LEVEL56_MASK 0x00030000L
#define RLC_REG_PRIV_LEVEL_D__PRIV_LEVEL57_MASK 0x000c0000L
#define RLC_REG_PRIV_LEVEL_D__PRIV_LEVEL58_MASK 0x00300000L
#define RLC_REG_PRIV_LEVEL_D__PRIV_LEVEL59_MASK 0x00c00000L
#define RLC_REG_PRIV_LEVEL_D__PRIV_LEVEL60_MASK 0x03000000L
#define RLC_REG_PRIV_LEVEL_D__PRIV_LEVEL61_MASK 0x0c000000L
#define RLC_REG_PRIV_LEVEL_D__PRIV_LEVEL62_MASK 0x30000000L
#define RLC_REG_PRIV_LEVEL_D__PRIV_LEVEL63_MASK 0xc0000000L

// RLC_REG_PRIV_LEVEL_E
#define RLC_REG_PRIV_LEVEL_E__PRIV_LEVEL64_MASK 0x00000003L
#define RLC_REG_PRIV_LEVEL_E__PRIV_LEVEL65_MASK 0x0000000cL
#define RLC_REG_PRIV_LEVEL_E__PRIV_LEVEL66_MASK 0x00000030L
#define RLC_REG_PRIV_LEVEL_E__PRIV_LEVEL67_MASK 0x000000c0L
#define RLC_REG_PRIV_LEVEL_E__PRIV_LEVEL68_MASK 0x00000300L
#define RLC_REG_PRIV_LEVEL_E__PRIV_LEVEL69_MASK 0x00000c00L
#define RLC_REG_PRIV_LEVEL_E__PRIV_LEVEL70_MASK 0x00003000L
#define RLC_REG_PRIV_LEVEL_E__PRIV_LEVEL71_MASK 0x0000c000L
#define RLC_REG_PRIV_LEVEL_E__PRIV_LEVEL72_MASK 0x00030000L
#define RLC_REG_PRIV_LEVEL_E__PRIV_LEVEL73_MASK 0x000c0000L
#define RLC_REG_PRIV_LEVEL_E__PRIV_LEVEL74_MASK 0x00300000L
#define RLC_REG_PRIV_LEVEL_E__PRIV_LEVEL75_MASK 0x00c00000L
#define RLC_REG_PRIV_LEVEL_E__PRIV_LEVEL76_MASK 0x03000000L
#define RLC_REG_PRIV_LEVEL_E__PRIV_LEVEL77_MASK 0x0c000000L
#define RLC_REG_PRIV_LEVEL_E__PRIV_LEVEL78_MASK 0x30000000L
#define RLC_REG_PRIV_LEVEL_E__PRIV_LEVEL79_MASK 0xc0000000L

// RLC_REG_PRIV_LEVEL_F
#define RLC_REG_PRIV_LEVEL_F__PRIV_LEVEL80_MASK 0x00000003L
#define RLC_REG_PRIV_LEVEL_F__PRIV_LEVEL81_MASK 0x0000000cL
#define RLC_REG_PRIV_LEVEL_F__PRIV_LEVEL82_MASK 0x00000030L
#define RLC_REG_PRIV_LEVEL_F__PRIV_LEVEL83_MASK 0x000000c0L
#define RLC_REG_PRIV_LEVEL_F__PRIV_LEVEL84_MASK 0x00000300L
#define RLC_REG_PRIV_LEVEL_F__PRIV_LEVEL85_MASK 0x00000c00L
#define RLC_REG_PRIV_LEVEL_F__PRIV_LEVEL86_MASK 0x00003000L
#define RLC_REG_PRIV_LEVEL_F__PRIV_LEVEL87_MASK 0x0000c000L
#define RLC_REG_PRIV_LEVEL_F__PRIV_LEVEL88_MASK 0x00030000L
#define RLC_REG_PRIV_LEVEL_F__PRIV_LEVEL89_MASK 0x000c0000L
#define RLC_REG_PRIV_LEVEL_F__PRIV_LEVEL90_MASK 0x00300000L
#define RLC_REG_PRIV_LEVEL_F__PRIV_LEVEL91_MASK 0x00c00000L
#define RLC_REG_PRIV_LEVEL_F__PRIV_LEVEL92_MASK 0x03000000L
#define RLC_REG_PRIV_LEVEL_F__PRIV_LEVEL93_MASK 0x0c000000L
#define RLC_REG_PRIV_LEVEL_F__PRIV_LEVEL94_MASK 0x30000000L
#define RLC_REG_PRIV_LEVEL_F__PRIV_LEVEL95_MASK 0xc0000000L

// RLC_REG_PRIV_LEVEL_G
#define RLC_REG_PRIV_LEVEL_G__PRIV_LEVEL96_MASK 0x00000003L
#define RLC_REG_PRIV_LEVEL_G__PRIV_LEVEL97_MASK 0x0000000cL
#define RLC_REG_PRIV_LEVEL_G__PRIV_LEVEL98_MASK 0x00000030L
#define RLC_REG_PRIV_LEVEL_G__PRIV_LEVEL99_MASK 0x000000c0L
#define RLC_REG_PRIV_LEVEL_G__PRIV_LEVEL100_MASK 0x00000300L
#define RLC_REG_PRIV_LEVEL_G__PRIV_LEVEL101_MASK 0x00000c00L
#define RLC_REG_PRIV_LEVEL_G__PRIV_LEVEL102_MASK 0x00003000L
#define RLC_REG_PRIV_LEVEL_G__PRIV_LEVEL103_MASK 0x0000c000L
#define RLC_REG_PRIV_LEVEL_G__PRIV_LEVEL104_MASK 0x00030000L
#define RLC_REG_PRIV_LEVEL_G__PRIV_LEVEL105_MASK 0x000c0000L
#define RLC_REG_PRIV_LEVEL_G__PRIV_LEVEL106_MASK 0x00300000L
#define RLC_REG_PRIV_LEVEL_G__PRIV_LEVEL107_MASK 0x00c00000L
#define RLC_REG_PRIV_LEVEL_G__PRIV_LEVEL108_MASK 0x03000000L
#define RLC_REG_PRIV_LEVEL_G__PRIV_LEVEL109_MASK 0x0c000000L
#define RLC_REG_PRIV_LEVEL_G__PRIV_LEVEL110_MASK 0x30000000L
#define RLC_REG_PRIV_LEVEL_G__PRIV_LEVEL111_MASK 0xc0000000L

// RLC_REG_PRIV_LEVEL_H
#define RLC_REG_PRIV_LEVEL_H__PRIV_LEVEL112_MASK 0x00000003L
#define RLC_REG_PRIV_LEVEL_H__PRIV_LEVEL113_MASK 0x0000000cL
#define RLC_REG_PRIV_LEVEL_H__PRIV_LEVEL114_MASK 0x00000030L
#define RLC_REG_PRIV_LEVEL_H__PRIV_LEVEL115_MASK 0x000000c0L
#define RLC_REG_PRIV_LEVEL_H__PRIV_LEVEL116_MASK 0x00000300L
#define RLC_REG_PRIV_LEVEL_H__PRIV_LEVEL117_MASK 0x00000c00L
#define RLC_REG_PRIV_LEVEL_H__PRIV_LEVEL118_MASK 0x00003000L
#define RLC_REG_PRIV_LEVEL_H__PRIV_LEVEL119_MASK 0x0000c000L
#define RLC_REG_PRIV_LEVEL_H__PRIV_LEVEL120_MASK 0x00030000L
#define RLC_REG_PRIV_LEVEL_H__PRIV_LEVEL121_MASK 0x000c0000L
#define RLC_REG_PRIV_LEVEL_H__PRIV_LEVEL122_MASK 0x00300000L
#define RLC_REG_PRIV_LEVEL_H__PRIV_LEVEL123_MASK 0x00c00000L
#define RLC_REG_PRIV_LEVEL_H__PRIV_LEVEL124_MASK 0x03000000L
#define RLC_REG_PRIV_LEVEL_H__PRIV_LEVEL125_MASK 0x0c000000L
#define RLC_REG_PRIV_LEVEL_H__PRIV_LEVEL126_MASK 0x30000000L
#define RLC_REG_PRIV_LEVEL_H__PRIV_LEVEL127_MASK 0xc0000000L

// RLC_REG_PRIV_LEVEL_I
#define RLC_REG_PRIV_LEVEL_I__PRIV_LEVEL128_MASK 0x00000003L
#define RLC_REG_PRIV_LEVEL_I__PRIV_LEVEL129_MASK 0x0000000cL
#define RLC_REG_PRIV_LEVEL_I__PRIV_LEVEL130_MASK 0x00000030L
#define RLC_REG_PRIV_LEVEL_I__PRIV_LEVEL131_MASK 0x000000c0L
#define RLC_REG_PRIV_LEVEL_I__PRIV_LEVEL132_MASK 0x00000300L
#define RLC_REG_PRIV_LEVEL_I__PRIV_LEVEL133_MASK 0x00000c00L
#define RLC_REG_PRIV_LEVEL_I__PRIV_LEVEL134_MASK 0x00003000L
#define RLC_REG_PRIV_LEVEL_I__PRIV_LEVEL135_MASK 0x0000c000L
#define RLC_REG_PRIV_LEVEL_I__PRIV_LEVEL136_MASK 0x00030000L
#define RLC_REG_PRIV_LEVEL_I__PRIV_LEVEL137_MASK 0x000c0000L
#define RLC_REG_PRIV_LEVEL_I__PRIV_LEVEL138_MASK 0x00300000L
#define RLC_REG_PRIV_LEVEL_I__PRIV_LEVEL139_MASK 0x00c00000L
#define RLC_REG_PRIV_LEVEL_I__PRIV_LEVEL140_MASK 0x03000000L
#define RLC_REG_PRIV_LEVEL_I__PRIV_LEVEL141_MASK 0x0c000000L
#define RLC_REG_PRIV_LEVEL_I__PRIV_LEVEL142_MASK 0x30000000L
#define RLC_REG_PRIV_LEVEL_I__PRIV_LEVEL143_MASK 0xc0000000L

// RLC_REG_PRIV_LEVEL_J
#define RLC_REG_PRIV_LEVEL_J__PRIV_LEVEL144_MASK 0x00000003L
#define RLC_REG_PRIV_LEVEL_J__PRIV_LEVEL145_MASK 0x0000000cL
#define RLC_REG_PRIV_LEVEL_J__PRIV_LEVEL146_MASK 0x00000030L
#define RLC_REG_PRIV_LEVEL_J__PRIV_LEVEL147_MASK 0x000000c0L
#define RLC_REG_PRIV_LEVEL_J__PRIV_LEVEL148_MASK 0x00000300L
#define RLC_REG_PRIV_LEVEL_J__PRIV_LEVEL149_MASK 0x00000c00L
#define RLC_REG_PRIV_LEVEL_J__PRIV_LEVEL150_MASK 0x00003000L
#define RLC_REG_PRIV_LEVEL_J__PRIV_LEVEL151_MASK 0x0000c000L
#define RLC_REG_PRIV_LEVEL_J__PRIV_LEVEL152_MASK 0x00030000L
#define RLC_REG_PRIV_LEVEL_J__PRIV_LEVEL153_MASK 0x000c0000L
#define RLC_REG_PRIV_LEVEL_J__PRIV_LEVEL154_MASK 0x00300000L
#define RLC_REG_PRIV_LEVEL_J__PRIV_LEVEL155_MASK 0x00c00000L
#define RLC_REG_PRIV_LEVEL_J__PRIV_LEVEL156_MASK 0x03000000L
#define RLC_REG_PRIV_LEVEL_J__PRIV_LEVEL157_MASK 0x0c000000L
#define RLC_REG_PRIV_LEVEL_J__PRIV_LEVEL158_MASK 0x30000000L
#define RLC_REG_PRIV_LEVEL_J__PRIV_LEVEL159_MASK 0xc0000000L

// RLC_REG_PRIV_LEVEL_K
#define RLC_REG_PRIV_LEVEL_K__PRIV_LEVEL160_MASK 0x00000003L
#define RLC_REG_PRIV_LEVEL_K__PRIV_LEVEL161_MASK 0x0000000cL
#define RLC_REG_PRIV_LEVEL_K__PRIV_LEVEL162_MASK 0x00000030L
#define RLC_REG_PRIV_LEVEL_K__PRIV_LEVEL163_MASK 0x000000c0L
#define RLC_REG_PRIV_LEVEL_K__PRIV_LEVEL164_MASK 0x00000300L
#define RLC_REG_PRIV_LEVEL_K__PRIV_LEVEL165_MASK 0x00000c00L
#define RLC_REG_PRIV_LEVEL_K__PRIV_LEVEL166_MASK 0x00003000L
#define RLC_REG_PRIV_LEVEL_K__PRIV_LEVEL167_MASK 0x0000c000L
#define RLC_REG_PRIV_LEVEL_K__PRIV_LEVEL168_MASK 0x00030000L
#define RLC_REG_PRIV_LEVEL_K__PRIV_LEVEL169_MASK 0x000c0000L
#define RLC_REG_PRIV_LEVEL_K__PRIV_LEVEL170_MASK 0x00300000L
#define RLC_REG_PRIV_LEVEL_K__PRIV_LEVEL171_MASK 0x00c00000L
#define RLC_REG_PRIV_LEVEL_K__PRIV_LEVEL172_MASK 0x03000000L
#define RLC_REG_PRIV_LEVEL_K__PRIV_LEVEL173_MASK 0x0c000000L
#define RLC_REG_PRIV_LEVEL_K__PRIV_LEVEL174_MASK 0x30000000L
#define RLC_REG_PRIV_LEVEL_K__PRIV_LEVEL175_MASK 0xc0000000L

// RLC_REG_PRIV_LEVEL_L
#define RLC_REG_PRIV_LEVEL_L__PRIV_LEVEL176_MASK 0x00000003L
#define RLC_REG_PRIV_LEVEL_L__PRIV_LEVEL177_MASK 0x0000000cL
#define RLC_REG_PRIV_LEVEL_L__PRIV_LEVEL178_MASK 0x00000030L
#define RLC_REG_PRIV_LEVEL_L__PRIV_LEVEL179_MASK 0x000000c0L
#define RLC_REG_PRIV_LEVEL_L__PRIV_LEVEL180_MASK 0x00000300L
#define RLC_REG_PRIV_LEVEL_L__PRIV_LEVEL181_MASK 0x00000c00L
#define RLC_REG_PRIV_LEVEL_L__PRIV_LEVEL182_MASK 0x00003000L
#define RLC_REG_PRIV_LEVEL_L__PRIV_LEVEL183_MASK 0x0000c000L
#define RLC_REG_PRIV_LEVEL_L__PRIV_LEVEL184_MASK 0x00030000L
#define RLC_REG_PRIV_LEVEL_L__PRIV_LEVEL185_MASK 0x000c0000L
#define RLC_REG_PRIV_LEVEL_L__PRIV_LEVEL186_MASK 0x00300000L
#define RLC_REG_PRIV_LEVEL_L__PRIV_LEVEL187_MASK 0x00c00000L
#define RLC_REG_PRIV_LEVEL_L__PRIV_LEVEL188_MASK 0x03000000L
#define RLC_REG_PRIV_LEVEL_L__PRIV_LEVEL189_MASK 0x0c000000L
#define RLC_REG_PRIV_LEVEL_L__PRIV_LEVEL190_MASK 0x30000000L
#define RLC_REG_PRIV_LEVEL_L__PRIV_LEVEL191_MASK 0xc0000000L

// RLC_REG_PRIV_LEVEL_M
#define RLC_REG_PRIV_LEVEL_M__PRIV_LEVEL192_MASK 0x00000003L
#define RLC_REG_PRIV_LEVEL_M__PRIV_LEVEL193_MASK 0x0000000cL
#define RLC_REG_PRIV_LEVEL_M__PRIV_LEVEL194_MASK 0x00000030L
#define RLC_REG_PRIV_LEVEL_M__PRIV_LEVEL195_MASK 0x000000c0L
#define RLC_REG_PRIV_LEVEL_M__PRIV_LEVEL196_MASK 0x00000300L
#define RLC_REG_PRIV_LEVEL_M__PRIV_LEVEL197_MASK 0x00000c00L
#define RLC_REG_PRIV_LEVEL_M__PRIV_LEVEL198_MASK 0x00003000L
#define RLC_REG_PRIV_LEVEL_M__PRIV_LEVEL199_MASK 0x0000c000L
#define RLC_REG_PRIV_LEVEL_M__PRIV_LEVEL200_MASK 0x00030000L
#define RLC_REG_PRIV_LEVEL_M__PRIV_LEVEL201_MASK 0x000c0000L
#define RLC_REG_PRIV_LEVEL_M__PRIV_LEVEL202_MASK 0x00300000L
#define RLC_REG_PRIV_LEVEL_M__PRIV_LEVEL203_MASK 0x00c00000L
#define RLC_REG_PRIV_LEVEL_M__PRIV_LEVEL204_MASK 0x03000000L
#define RLC_REG_PRIV_LEVEL_M__PRIV_LEVEL205_MASK 0x0c000000L
#define RLC_REG_PRIV_LEVEL_M__PRIV_LEVEL206_MASK 0x30000000L
#define RLC_REG_PRIV_LEVEL_M__PRIV_LEVEL207_MASK 0xc0000000L

// RLC_REG_PRIV_LEVEL_N
#define RLC_REG_PRIV_LEVEL_N__PRIV_LEVEL208_MASK 0x00000003L
#define RLC_REG_PRIV_LEVEL_N__PRIV_LEVEL209_MASK 0x0000000cL
#define RLC_REG_PRIV_LEVEL_N__PRIV_LEVEL210_MASK 0x00000030L
#define RLC_REG_PRIV_LEVEL_N__PRIV_LEVEL211_MASK 0x000000c0L
#define RLC_REG_PRIV_LEVEL_N__PRIV_LEVEL212_MASK 0x00000300L
#define RLC_REG_PRIV_LEVEL_N__PRIV_LEVEL213_MASK 0x00000c00L
#define RLC_REG_PRIV_LEVEL_N__PRIV_LEVEL214_MASK 0x00003000L
#define RLC_REG_PRIV_LEVEL_N__PRIV_LEVEL215_MASK 0x0000c000L
#define RLC_REG_PRIV_LEVEL_N__PRIV_LEVEL216_MASK 0x00030000L
#define RLC_REG_PRIV_LEVEL_N__PRIV_LEVEL217_MASK 0x000c0000L
#define RLC_REG_PRIV_LEVEL_N__PRIV_LEVEL218_MASK 0x00300000L
#define RLC_REG_PRIV_LEVEL_N__PRIV_LEVEL219_MASK 0x00c00000L
#define RLC_REG_PRIV_LEVEL_N__PRIV_LEVEL220_MASK 0x03000000L
#define RLC_REG_PRIV_LEVEL_N__PRIV_LEVEL221_MASK 0x0c000000L
#define RLC_REG_PRIV_LEVEL_N__PRIV_LEVEL222_MASK 0x30000000L
#define RLC_REG_PRIV_LEVEL_N__PRIV_LEVEL223_MASK 0xc0000000L

// RLC_REG_PRIV_LEVEL_O
#define RLC_REG_PRIV_LEVEL_O__PRIV_LEVEL224_MASK 0x00000003L
#define RLC_REG_PRIV_LEVEL_O__PRIV_LEVEL225_MASK 0x0000000cL
#define RLC_REG_PRIV_LEVEL_O__PRIV_LEVEL226_MASK 0x00000030L
#define RLC_REG_PRIV_LEVEL_O__PRIV_LEVEL227_MASK 0x000000c0L
#define RLC_REG_PRIV_LEVEL_O__PRIV_LEVEL228_MASK 0x00000300L
#define RLC_REG_PRIV_LEVEL_O__PRIV_LEVEL229_MASK 0x00000c00L
#define RLC_REG_PRIV_LEVEL_O__PRIV_LEVEL230_MASK 0x00003000L
#define RLC_REG_PRIV_LEVEL_O__PRIV_LEVEL231_MASK 0x0000c000L
#define RLC_REG_PRIV_LEVEL_O__PRIV_LEVEL232_MASK 0x00030000L
#define RLC_REG_PRIV_LEVEL_O__PRIV_LEVEL233_MASK 0x000c0000L
#define RLC_REG_PRIV_LEVEL_O__PRIV_LEVEL234_MASK 0x00300000L
#define RLC_REG_PRIV_LEVEL_O__PRIV_LEVEL235_MASK 0x00c00000L
#define RLC_REG_PRIV_LEVEL_O__PRIV_LEVEL236_MASK 0x03000000L
#define RLC_REG_PRIV_LEVEL_O__PRIV_LEVEL237_MASK 0x0c000000L
#define RLC_REG_PRIV_LEVEL_O__PRIV_LEVEL238_MASK 0x30000000L
#define RLC_REG_PRIV_LEVEL_O__PRIV_LEVEL239_MASK 0xc0000000L

// RLC_REG_PRIV_LEVEL_P
#define RLC_REG_PRIV_LEVEL_P__PRIV_LEVEL240_MASK 0x00000003L
#define RLC_REG_PRIV_LEVEL_P__PRIV_LEVEL241_MASK 0x0000000cL
#define RLC_REG_PRIV_LEVEL_P__PRIV_LEVEL242_MASK 0x00000030L
#define RLC_REG_PRIV_LEVEL_P__PRIV_LEVEL243_MASK 0x000000c0L
#define RLC_REG_PRIV_LEVEL_P__PRIV_LEVEL244_MASK 0x00000300L
#define RLC_REG_PRIV_LEVEL_P__PRIV_LEVEL245_MASK 0x00000c00L
#define RLC_REG_PRIV_LEVEL_P__PRIV_LEVEL246_MASK 0x00003000L
#define RLC_REG_PRIV_LEVEL_P__PRIV_LEVEL247_MASK 0x0000c000L
#define RLC_REG_PRIV_LEVEL_P__PRIV_LEVEL248_MASK 0x00030000L
#define RLC_REG_PRIV_LEVEL_P__PRIV_LEVEL249_MASK 0x000c0000L
#define RLC_REG_PRIV_LEVEL_P__PRIV_LEVEL250_MASK 0x00300000L
#define RLC_REG_PRIV_LEVEL_P__PRIV_LEVEL251_MASK 0x00c00000L
#define RLC_REG_PRIV_LEVEL_P__PRIV_LEVEL252_MASK 0x03000000L
#define RLC_REG_PRIV_LEVEL_P__PRIV_LEVEL253_MASK 0x0c000000L
#define RLC_REG_PRIV_LEVEL_P__PRIV_LEVEL254_MASK 0x30000000L
#define RLC_REG_PRIV_LEVEL_P__PRIV_LEVEL255_MASK 0xc0000000L

// RLC_REG_SEC_INT_STATUS
#define RLC_REG_SEC_INT_STATUS__FWL_VIOL_COUNT_MASK 0x0000ffffL
#define RLC_REG_SEC_INT_STATUS__FWL_VIOL_COUNT_OVERFLOW_MASK 0x00010000L
#define RLC_REG_SEC_INT_STATUS__RESERVED_MASK 0xfffe0000L

// RLC_FWL_FIRST_VIOL_ADDR
#define RLC_FWL_FIRST_VIOL_ADDR__VIOL_ADDR_MASK 0x0003ffffL
#define RLC_FWL_FIRST_VIOL_ADDR__VIOL_OP_MASK 0x00040000L
#define RLC_FWL_FIRST_VIOL_ADDR__RESERVED_MASK 0xfff80000L

// SPI_PS_MAX_WAVE_ID
#define SPI_PS_MAX_WAVE_ID__MAX_WAVE_ID_MASK 0x00000fffL
#define SPI_PS_MAX_WAVE_ID__MAX_COLLISION_WAVE_ID_MASK 0x03ff0000L

// SPI_START_PHASE
#define SPI_START_PHASE__VGPR_START_PHASE_MASK 0x00000003L
#define SPI_START_PHASE__SGPR_START_PHASE_MASK 0x0000000cL
#define SPI_START_PHASE__WAVE_START_PHASE_MASK 0x00000030L

// SPI_GFX_CNTL
#define SPI_GFX_CNTL__RESET_COUNTS_MASK 0x00000001L

// SPI_DEBUG_CNTL
#define SPI_DEBUG_CNTL__DEBUG_GRBM_OVERRIDE_MASK 0x00000001L
#define SPI_DEBUG_CNTL__DEBUG_THREAD_TYPE_SEL_MASK 0x0000000eL
#define SPI_DEBUG_CNTL__DEBUG_GROUP_SEL_MASK 0x000003f0L
#define SPI_DEBUG_CNTL__DEBUG_SIMD_SEL_MASK 0x0000fc00L
#define SPI_DEBUG_CNTL__DEBUG_SH_SEL_MASK 0x00010000L
#define SPI_DEBUG_CNTL__SPI_ECO_SPARE_0_MASK 0x00020000L
#define SPI_DEBUG_CNTL__SPI_ECO_SPARE_1_MASK 0x00040000L
#define SPI_DEBUG_CNTL__SPI_ECO_SPARE_2_MASK 0x00080000L
#define SPI_DEBUG_CNTL__SPI_ECO_SPARE_3_MASK 0x00100000L
#define SPI_DEBUG_CNTL__SPI_ECO_SPARE_4_MASK 0x00200000L
#define SPI_DEBUG_CNTL__SPI_ECO_SPARE_5_MASK 0x00400000L
#define SPI_DEBUG_CNTL__SPI_ECO_SPARE_6_MASK 0x00800000L
#define SPI_DEBUG_CNTL__SPI_ECO_SPARE_7_MASK 0x01000000L
#define SPI_DEBUG_CNTL__DEBUG_PIPE_SEL_MASK 0x0e000000L
#define SPI_DEBUG_CNTL__BCI_PIPE_PER_STAGE_CG_OVERRIDE_MASK 0x40000000L
#define SPI_DEBUG_CNTL__DEBUG_REG_EN_MASK 0x80000000L

// SPI_DEBUG_READ
#define SPI_DEBUG_READ__DATA_MASK 0xffffffffL

// SPI_DSM_CNTL
#define SPI_DSM_CNTL__SPI_SR_MEM_DSM_IRRITATOR_DATA_MASK 0x00000003L
#define SPI_DSM_CNTL__SPI_SR_MEM_ENABLE_SINGLE_WRITE_MASK 0x00000004L
#define SPI_DSM_CNTL__UNUSED_MASK 0xfffffff8L

// SPI_DSM_CNTL2
#define SPI_DSM_CNTL2__SPI_SR_MEM_ENABLE_ERROR_INJECT_MASK 0x00000003L
#define SPI_DSM_CNTL2__SPI_SR_MEM_SELECT_INJECT_DELAY_MASK 0x00000004L
#define SPI_DSM_CNTL2__SPI_SR_MEM_INJECT_DELAY_MASK 0x000003f0L
#define SPI_DSM_CNTL2__UNUSED_MASK 0xfffffc00L

// SPI_EDC_CNT
#define SPI_EDC_CNT__SPI_SR_MEM_SED_COUNT_MASK 0x00000003L

// SPI_DEBUG_BUSY
#define SPI_DEBUG_BUSY__LS_BUSY_MASK 0x00000001L
#define SPI_DEBUG_BUSY__HS_BUSY_MASK 0x00000002L
#define SPI_DEBUG_BUSY__ES_BUSY_MASK 0x00000004L
#define SPI_DEBUG_BUSY__GS_BUSY_MASK 0x00000008L
#define SPI_DEBUG_BUSY__VS_BUSY_MASK 0x00000010L
#define SPI_DEBUG_BUSY__PS0_BUSY_MASK 0x00000020L
#define SPI_DEBUG_BUSY__PS1_BUSY_MASK 0x00000040L
#define SPI_DEBUG_BUSY__CSG_BUSY_MASK 0x00000080L
#define SPI_DEBUG_BUSY__CS0_BUSY_MASK 0x00000100L
#define SPI_DEBUG_BUSY__CS1_BUSY_MASK 0x00000200L
#define SPI_DEBUG_BUSY__CS2_BUSY_MASK 0x00000400L
#define SPI_DEBUG_BUSY__CS3_BUSY_MASK 0x00000800L
#define SPI_DEBUG_BUSY__CS4_BUSY_MASK 0x00001000L
#define SPI_DEBUG_BUSY__CS5_BUSY_MASK 0x00002000L
#define SPI_DEBUG_BUSY__CS6_BUSY_MASK 0x00004000L
#define SPI_DEBUG_BUSY__CS7_BUSY_MASK 0x00008000L
#define SPI_DEBUG_BUSY__LDS_WR_CTL0_BUSY_MASK 0x00010000L
#define SPI_DEBUG_BUSY__LDS_WR_CTL1_BUSY_MASK 0x00020000L
#define SPI_DEBUG_BUSY__RSRC_ALLOC0_BUSY_MASK 0x00040000L
#define SPI_DEBUG_BUSY__RSRC_ALLOC1_BUSY_MASK 0x00080000L
#define SPI_DEBUG_BUSY__PC_DEALLOC_BUSY_MASK 0x00100000L
#define SPI_DEBUG_BUSY__EVENT_CLCTR_BUSY_MASK 0x00200000L
#define SPI_DEBUG_BUSY__GRBM_BUSY_MASK 0x00400000L
#define SPI_DEBUG_BUSY__SPIS_BUSY_MASK 0x00800000L

// SPI_CONFIG_PS_CU_EN
#define SPI_CONFIG_PS_CU_EN__ENABLE_MASK 0x00000001L
#define SPI_CONFIG_PS_CU_EN__PKR0_CU_EN_MASK 0x0000fffeL
#define SPI_CONFIG_PS_CU_EN__PKR1_CU_EN_MASK 0xffff0000L

// SPI_WF_LIFETIME_CNTL
#define SPI_WF_LIFETIME_CNTL__SAMPLE_PERIOD_MASK 0x0000000fL
#define SPI_WF_LIFETIME_CNTL__EN_MASK 0x00000010L

// SPI_WF_LIFETIME_LIMIT_0
#define SPI_WF_LIFETIME_LIMIT_0__MAX_CNT_MASK 0x7fffffffL
#define SPI_WF_LIFETIME_LIMIT_0__EN_WARN_MASK 0x80000000L

// SPI_WF_LIFETIME_LIMIT_1
#define SPI_WF_LIFETIME_LIMIT_1__MAX_CNT_MASK 0x7fffffffL
#define SPI_WF_LIFETIME_LIMIT_1__EN_WARN_MASK 0x80000000L

// SPI_WF_LIFETIME_LIMIT_2
#define SPI_WF_LIFETIME_LIMIT_2__MAX_CNT_MASK 0x7fffffffL
#define SPI_WF_LIFETIME_LIMIT_2__EN_WARN_MASK 0x80000000L

// SPI_WF_LIFETIME_LIMIT_3
#define SPI_WF_LIFETIME_LIMIT_3__MAX_CNT_MASK 0x7fffffffL
#define SPI_WF_LIFETIME_LIMIT_3__EN_WARN_MASK 0x80000000L

// SPI_WF_LIFETIME_LIMIT_4
#define SPI_WF_LIFETIME_LIMIT_4__MAX_CNT_MASK 0x7fffffffL
#define SPI_WF_LIFETIME_LIMIT_4__EN_WARN_MASK 0x80000000L

// SPI_WF_LIFETIME_LIMIT_5
#define SPI_WF_LIFETIME_LIMIT_5__MAX_CNT_MASK 0x7fffffffL
#define SPI_WF_LIFETIME_LIMIT_5__EN_WARN_MASK 0x80000000L

// SPI_WF_LIFETIME_LIMIT_6
#define SPI_WF_LIFETIME_LIMIT_6__MAX_CNT_MASK 0x7fffffffL
#define SPI_WF_LIFETIME_LIMIT_6__EN_WARN_MASK 0x80000000L

// SPI_WF_LIFETIME_LIMIT_7
#define SPI_WF_LIFETIME_LIMIT_7__MAX_CNT_MASK 0x7fffffffL
#define SPI_WF_LIFETIME_LIMIT_7__EN_WARN_MASK 0x80000000L

// SPI_WF_LIFETIME_LIMIT_8
#define SPI_WF_LIFETIME_LIMIT_8__MAX_CNT_MASK 0x7fffffffL
#define SPI_WF_LIFETIME_LIMIT_8__EN_WARN_MASK 0x80000000L

// SPI_WF_LIFETIME_LIMIT_9
#define SPI_WF_LIFETIME_LIMIT_9__MAX_CNT_MASK 0x7fffffffL
#define SPI_WF_LIFETIME_LIMIT_9__EN_WARN_MASK 0x80000000L

// SPI_WF_LIFETIME_STATUS_0
#define SPI_WF_LIFETIME_STATUS_0__MAX_CNT_MASK 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_0__INT_SENT_MASK 0x80000000L

// SPI_WF_LIFETIME_STATUS_1
#define SPI_WF_LIFETIME_STATUS_1__MAX_CNT_MASK 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_1__INT_SENT_MASK 0x80000000L

// SPI_WF_LIFETIME_STATUS_2
#define SPI_WF_LIFETIME_STATUS_2__MAX_CNT_MASK 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_2__INT_SENT_MASK 0x80000000L

// SPI_WF_LIFETIME_STATUS_3
#define SPI_WF_LIFETIME_STATUS_3__MAX_CNT_MASK 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_3__INT_SENT_MASK 0x80000000L

// SPI_WF_LIFETIME_STATUS_4
#define SPI_WF_LIFETIME_STATUS_4__MAX_CNT_MASK 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_4__INT_SENT_MASK 0x80000000L

// SPI_WF_LIFETIME_STATUS_5
#define SPI_WF_LIFETIME_STATUS_5__MAX_CNT_MASK 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_5__INT_SENT_MASK 0x80000000L

// SPI_WF_LIFETIME_STATUS_6
#define SPI_WF_LIFETIME_STATUS_6__MAX_CNT_MASK 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_6__INT_SENT_MASK 0x80000000L

// SPI_WF_LIFETIME_STATUS_7
#define SPI_WF_LIFETIME_STATUS_7__MAX_CNT_MASK 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_7__INT_SENT_MASK 0x80000000L

// SPI_WF_LIFETIME_STATUS_8
#define SPI_WF_LIFETIME_STATUS_8__MAX_CNT_MASK 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_8__INT_SENT_MASK 0x80000000L

// SPI_WF_LIFETIME_STATUS_9
#define SPI_WF_LIFETIME_STATUS_9__MAX_CNT_MASK 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_9__INT_SENT_MASK 0x80000000L

// SPI_WF_LIFETIME_STATUS_10
#define SPI_WF_LIFETIME_STATUS_10__MAX_CNT_MASK 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_10__INT_SENT_MASK 0x80000000L

// SPI_WF_LIFETIME_STATUS_11
#define SPI_WF_LIFETIME_STATUS_11__MAX_CNT_MASK 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_11__INT_SENT_MASK 0x80000000L

// SPI_WF_LIFETIME_STATUS_12
#define SPI_WF_LIFETIME_STATUS_12__MAX_CNT_MASK 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_12__INT_SENT_MASK 0x80000000L

// SPI_WF_LIFETIME_STATUS_13
#define SPI_WF_LIFETIME_STATUS_13__MAX_CNT_MASK 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_13__INT_SENT_MASK 0x80000000L

// SPI_WF_LIFETIME_STATUS_14
#define SPI_WF_LIFETIME_STATUS_14__MAX_CNT_MASK 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_14__INT_SENT_MASK 0x80000000L

// SPI_WF_LIFETIME_STATUS_15
#define SPI_WF_LIFETIME_STATUS_15__MAX_CNT_MASK 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_15__INT_SENT_MASK 0x80000000L

// SPI_WF_LIFETIME_STATUS_16
#define SPI_WF_LIFETIME_STATUS_16__MAX_CNT_MASK 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_16__INT_SENT_MASK 0x80000000L

// SPI_WF_LIFETIME_STATUS_17
#define SPI_WF_LIFETIME_STATUS_17__MAX_CNT_MASK 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_17__INT_SENT_MASK 0x80000000L

// SPI_WF_LIFETIME_STATUS_18
#define SPI_WF_LIFETIME_STATUS_18__MAX_CNT_MASK 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_18__INT_SENT_MASK 0x80000000L

// SPI_WF_LIFETIME_STATUS_19
#define SPI_WF_LIFETIME_STATUS_19__MAX_CNT_MASK 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_19__INT_SENT_MASK 0x80000000L

// SPI_WF_LIFETIME_STATUS_20
#define SPI_WF_LIFETIME_STATUS_20__MAX_CNT_MASK 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_20__INT_SENT_MASK 0x80000000L

// SPI_WF_LIFETIME_DEBUG
#define SPI_WF_LIFETIME_DEBUG__START_VALUE_MASK 0x7fffffffL
#define SPI_WF_LIFETIME_DEBUG__OVERRIDE_EN_MASK 0x80000000L

// SPI_SLAVE_DEBUG_BUSY
#define SPI_SLAVE_DEBUG_BUSY__LS_VTX_BUSY_MASK 0x00000001L
#define SPI_SLAVE_DEBUG_BUSY__HS_VTX_BUSY_MASK 0x00000002L
#define SPI_SLAVE_DEBUG_BUSY__ES_VTX_BUSY_MASK 0x00000004L
#define SPI_SLAVE_DEBUG_BUSY__GS_VTX_BUSY_MASK 0x00000008L
#define SPI_SLAVE_DEBUG_BUSY__VS_VTX_BUSY_MASK 0x00000010L
#define SPI_SLAVE_DEBUG_BUSY__VGPR_WC00_BUSY_MASK 0x00000020L
#define SPI_SLAVE_DEBUG_BUSY__VGPR_WC01_BUSY_MASK 0x00000040L
#define SPI_SLAVE_DEBUG_BUSY__VGPR_WC10_BUSY_MASK 0x00000080L
#define SPI_SLAVE_DEBUG_BUSY__VGPR_WC11_BUSY_MASK 0x00000100L
#define SPI_SLAVE_DEBUG_BUSY__SGPR_WC00_BUSY_MASK 0x00000200L
#define SPI_SLAVE_DEBUG_BUSY__SGPR_WC01_BUSY_MASK 0x00000400L
#define SPI_SLAVE_DEBUG_BUSY__SGPR_WC02_BUSY_MASK 0x00000800L
#define SPI_SLAVE_DEBUG_BUSY__SGPR_WC03_BUSY_MASK 0x00001000L
#define SPI_SLAVE_DEBUG_BUSY__SGPR_WC10_BUSY_MASK 0x00002000L
#define SPI_SLAVE_DEBUG_BUSY__SGPR_WC11_BUSY_MASK 0x00004000L
#define SPI_SLAVE_DEBUG_BUSY__SGPR_WC12_BUSY_MASK 0x00008000L
#define SPI_SLAVE_DEBUG_BUSY__SGPR_WC13_BUSY_MASK 0x00010000L
#define SPI_SLAVE_DEBUG_BUSY__WAVEBUFFER0_BUSY_MASK 0x00020000L
#define SPI_SLAVE_DEBUG_BUSY__WAVEBUFFER1_BUSY_MASK 0x00040000L
#define SPI_SLAVE_DEBUG_BUSY__WAVE_WC0_BUSY_MASK 0x00080000L
#define SPI_SLAVE_DEBUG_BUSY__WAVE_WC1_BUSY_MASK 0x00100000L
#define SPI_SLAVE_DEBUG_BUSY__EVENT_CNTL_BUSY_MASK 0x00200000L
#define SPI_SLAVE_DEBUG_BUSY__SAVE_CTX_BUSY_MASK 0x00400000L

// SPI_LB_CTR_CTRL
#define SPI_LB_CTR_CTRL__LOAD_MASK 0x00000001L
#define SPI_LB_CTR_CTRL__WAVES_SELECT_MASK 0x00000006L
#define SPI_LB_CTR_CTRL__CLEAR_ON_READ_MASK 0x00000008L
#define SPI_LB_CTR_CTRL__RESET_COUNTS_MASK 0x00000010L

// SPI_LB_CU_MASK
#define SPI_LB_CU_MASK__CU_MASK_MASK 0x0000ffffL

// SPI_LB_DATA_REG
#define SPI_LB_DATA_REG__CNT_DATA_MASK 0xffffffffL

// SPI_PG_ENABLE_STATIC_CU_MASK
#define SPI_PG_ENABLE_STATIC_CU_MASK__CU_MASK_MASK 0x0000ffffL

// SPI_GDS_CREDITS
#define SPI_GDS_CREDITS__DS_DATA_CREDITS_MASK 0x000000ffL
#define SPI_GDS_CREDITS__DS_CMD_CREDITS_MASK 0x0000ff00L
#define SPI_GDS_CREDITS__UNUSED_MASK 0xffff0000L

// SPI_SX_EXPORT_BUFFER_SIZES
#define SPI_SX_EXPORT_BUFFER_SIZES__COLOR_BUFFER_SIZE_MASK 0x0000ffffL
#define SPI_SX_EXPORT_BUFFER_SIZES__POSITION_BUFFER_SIZE_MASK 0xffff0000L

// SPI_SX_SCOREBOARD_BUFFER_SIZES
#define SPI_SX_SCOREBOARD_BUFFER_SIZES__COLOR_SCOREBOARD_SIZE_MASK 0x0000ffffL
#define SPI_SX_SCOREBOARD_BUFFER_SIZES__POSITION_SCOREBOARD_SIZE_MASK 0xffff0000L

// SPI_CSQ_WF_ACTIVE_STATUS
#define SPI_CSQ_WF_ACTIVE_STATUS__ACTIVE_MASK 0xffffffffL

// SPI_CSQ_WF_ACTIVE_COUNT_0
#define SPI_CSQ_WF_ACTIVE_COUNT_0__COUNT_MASK 0x000007ffL
#define SPI_CSQ_WF_ACTIVE_COUNT_0__EVENTS_MASK 0x07ff0000L

// SPI_CSQ_WF_ACTIVE_COUNT_1
#define SPI_CSQ_WF_ACTIVE_COUNT_1__COUNT_MASK 0x000007ffL
#define SPI_CSQ_WF_ACTIVE_COUNT_1__EVENTS_MASK 0x07ff0000L

// SPI_CSQ_WF_ACTIVE_COUNT_2
#define SPI_CSQ_WF_ACTIVE_COUNT_2__COUNT_MASK 0x000007ffL
#define SPI_CSQ_WF_ACTIVE_COUNT_2__EVENTS_MASK 0x07ff0000L

// SPI_CSQ_WF_ACTIVE_COUNT_3
#define SPI_CSQ_WF_ACTIVE_COUNT_3__COUNT_MASK 0x000007ffL
#define SPI_CSQ_WF_ACTIVE_COUNT_3__EVENTS_MASK 0x07ff0000L

// SPI_CSQ_WF_ACTIVE_COUNT_4
#define SPI_CSQ_WF_ACTIVE_COUNT_4__COUNT_MASK 0x000007ffL
#define SPI_CSQ_WF_ACTIVE_COUNT_4__EVENTS_MASK 0x07ff0000L

// SPI_CSQ_WF_ACTIVE_COUNT_5
#define SPI_CSQ_WF_ACTIVE_COUNT_5__COUNT_MASK 0x000007ffL
#define SPI_CSQ_WF_ACTIVE_COUNT_5__EVENTS_MASK 0x07ff0000L

// SPI_CSQ_WF_ACTIVE_COUNT_6
#define SPI_CSQ_WF_ACTIVE_COUNT_6__COUNT_MASK 0x000007ffL
#define SPI_CSQ_WF_ACTIVE_COUNT_6__EVENTS_MASK 0x07ff0000L

// SPI_CSQ_WF_ACTIVE_COUNT_7
#define SPI_CSQ_WF_ACTIVE_COUNT_7__COUNT_MASK 0x000007ffL
#define SPI_CSQ_WF_ACTIVE_COUNT_7__EVENTS_MASK 0x07ff0000L

// SPI_LB_DATA_WAVES
#define SPI_LB_DATA_WAVES__COUNT0_MASK 0x0000ffffL
#define SPI_LB_DATA_WAVES__COUNT1_MASK 0xffff0000L

// SPI_LB_DATA_PERCU_WAVE_HSGS
#define SPI_LB_DATA_PERCU_WAVE_HSGS__CU_USED_HS_MASK 0x0000ffffL
#define SPI_LB_DATA_PERCU_WAVE_HSGS__CU_USED_GS_MASK 0xffff0000L

// SPI_LB_DATA_PERCU_WAVE_VSPS
#define SPI_LB_DATA_PERCU_WAVE_VSPS__CU_USED_VS_MASK 0x0000ffffL
#define SPI_LB_DATA_PERCU_WAVE_VSPS__CU_USED_PS_MASK 0xffff0000L

// SPI_LB_DATA_PERCU_WAVE_CS
#define SPI_LB_DATA_PERCU_WAVE_CS__ACTIVE_MASK 0x0000ffffL

// SPIS_DEBUG_READ
#define SPIS_DEBUG_READ__DATA_MASK 0xffffffffL

// BCI_DEBUG_READ
#define BCI_DEBUG_READ__DATA_MASK 0x00ffffffL

// SPI_P0_TRAP_SCREEN_PSBA_LO
#define SPI_P0_TRAP_SCREEN_PSBA_LO__MEM_BASE_MASK 0xffffffffL

// SPI_P0_TRAP_SCREEN_PSBA_HI
#define SPI_P0_TRAP_SCREEN_PSBA_HI__MEM_BASE_MASK 0x000000ffL

// SPI_P0_TRAP_SCREEN_PSMA_LO
#define SPI_P0_TRAP_SCREEN_PSMA_LO__MEM_BASE_MASK 0xffffffffL

// SPI_P0_TRAP_SCREEN_PSMA_HI
#define SPI_P0_TRAP_SCREEN_PSMA_HI__MEM_BASE_MASK 0x000000ffL

// SPI_P0_TRAP_SCREEN_GPR_MIN
#define SPI_P0_TRAP_SCREEN_GPR_MIN__VGPR_MIN_MASK 0x0000003fL
#define SPI_P0_TRAP_SCREEN_GPR_MIN__SGPR_MIN_MASK 0x000003c0L

// SPI_P1_TRAP_SCREEN_PSBA_LO
#define SPI_P1_TRAP_SCREEN_PSBA_LO__MEM_BASE_MASK 0xffffffffL

// SPI_P1_TRAP_SCREEN_PSBA_HI
#define SPI_P1_TRAP_SCREEN_PSBA_HI__MEM_BASE_MASK 0x000000ffL

// SPI_P1_TRAP_SCREEN_PSMA_LO
#define SPI_P1_TRAP_SCREEN_PSMA_LO__MEM_BASE_MASK 0xffffffffL

// SPI_P1_TRAP_SCREEN_PSMA_HI
#define SPI_P1_TRAP_SCREEN_PSMA_HI__MEM_BASE_MASK 0x000000ffL

// SPI_P1_TRAP_SCREEN_GPR_MIN
#define SPI_P1_TRAP_SCREEN_GPR_MIN__VGPR_MIN_MASK 0x0000003fL
#define SPI_P1_TRAP_SCREEN_GPR_MIN__SGPR_MIN_MASK 0x000003c0L

// SPI_SHADER_PGM_LO_PS
#define SPI_SHADER_PGM_LO_PS__MEM_BASE_MASK 0xffffffffL

// SPI_SHADER_PGM_HI_PS
#define SPI_SHADER_PGM_HI_PS__MEM_BASE_MASK 0x000000ffL

// SPI_SHADER_PGM_RSRC1_PS
#define SPI_SHADER_PGM_RSRC1_PS__VGPRS_MASK 0x0000003fL
#define SPI_SHADER_PGM_RSRC1_PS__SGPRS_MASK 0x000003c0L
#define SPI_SHADER_PGM_RSRC1_PS__PRIORITY_MASK 0x00000c00L
#define SPI_SHADER_PGM_RSRC1_PS__FLOAT_MODE_MASK 0x000ff000L
#define SPI_SHADER_PGM_RSRC1_PS__PRIV_MASK 0x00100000L
#define SPI_SHADER_PGM_RSRC1_PS__DX10_CLAMP_MASK 0x00200000L
#define SPI_SHADER_PGM_RSRC1_PS__DEBUG_MODE_MASK 0x00400000L
#define SPI_SHADER_PGM_RSRC1_PS__IEEE_MODE_MASK 0x00800000L
#define SPI_SHADER_PGM_RSRC1_PS__CU_GROUP_DISABLE_MASK 0x01000000L
#define SPI_SHADER_PGM_RSRC1_PS__CDBG_USER_MASK 0x10000000L
#define SPI_SHADER_PGM_RSRC1_PS__FP16_OVFL_MASK 0x20000000L

// SPI_SHADER_PGM_RSRC2_PS
#define SPI_SHADER_PGM_RSRC2_PS__SCRATCH_EN_MASK 0x00000001L
#define SPI_SHADER_PGM_RSRC2_PS__USER_SGPR_MASK 0x0000003eL
#define SPI_SHADER_PGM_RSRC2_PS__TRAP_PRESENT_MASK 0x00000040L
#define SPI_SHADER_PGM_RSRC2_PS__WAVE_CNT_EN_MASK 0x00000080L
#define SPI_SHADER_PGM_RSRC2_PS__EXTRA_LDS_SIZE_MASK 0x0000ff00L
#define SPI_SHADER_PGM_RSRC2_PS__EXCP_EN_MASK 0x01ff0000L
#define SPI_SHADER_PGM_RSRC2_PS__LOAD_COLLISION_WAVEID_MASK 0x02000000L
#define SPI_SHADER_PGM_RSRC2_PS__LOAD_INTRAWAVE_COLLISION_MASK 0x04000000L
#define SPI_SHADER_PGM_RSRC2_PS__SKIP_USGPR0_MASK 0x08000000L
#define SPI_SHADER_PGM_RSRC2_PS__USER_SGPR_MSB_MASK 0x10000000L

// SPI_SHADER_PGM_RSRC3_PS
#define SPI_SHADER_PGM_RSRC3_PS__CU_EN_MASK 0x0000ffffL
#define SPI_SHADER_PGM_RSRC3_PS__WAVE_LIMIT_MASK 0x003f0000L
#define SPI_SHADER_PGM_RSRC3_PS__LOCK_LOW_THRESHOLD_MASK 0x03c00000L
#define SPI_SHADER_PGM_RSRC3_PS__SIMD_DISABLE_MASK 0x3c000000L

// SPI_SHADER_USER_DATA_PS_0
#define SPI_SHADER_USER_DATA_PS_0__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_PS_1
#define SPI_SHADER_USER_DATA_PS_1__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_PS_2
#define SPI_SHADER_USER_DATA_PS_2__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_PS_3
#define SPI_SHADER_USER_DATA_PS_3__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_PS_4
#define SPI_SHADER_USER_DATA_PS_4__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_PS_5
#define SPI_SHADER_USER_DATA_PS_5__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_PS_6
#define SPI_SHADER_USER_DATA_PS_6__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_PS_7
#define SPI_SHADER_USER_DATA_PS_7__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_PS_8
#define SPI_SHADER_USER_DATA_PS_8__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_PS_9
#define SPI_SHADER_USER_DATA_PS_9__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_PS_10
#define SPI_SHADER_USER_DATA_PS_10__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_PS_11
#define SPI_SHADER_USER_DATA_PS_11__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_PS_12
#define SPI_SHADER_USER_DATA_PS_12__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_PS_13
#define SPI_SHADER_USER_DATA_PS_13__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_PS_14
#define SPI_SHADER_USER_DATA_PS_14__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_PS_15
#define SPI_SHADER_USER_DATA_PS_15__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_PS_16
#define SPI_SHADER_USER_DATA_PS_16__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_PS_17
#define SPI_SHADER_USER_DATA_PS_17__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_PS_18
#define SPI_SHADER_USER_DATA_PS_18__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_PS_19
#define SPI_SHADER_USER_DATA_PS_19__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_PS_20
#define SPI_SHADER_USER_DATA_PS_20__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_PS_21
#define SPI_SHADER_USER_DATA_PS_21__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_PS_22
#define SPI_SHADER_USER_DATA_PS_22__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_PS_23
#define SPI_SHADER_USER_DATA_PS_23__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_PS_24
#define SPI_SHADER_USER_DATA_PS_24__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_PS_25
#define SPI_SHADER_USER_DATA_PS_25__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_PS_26
#define SPI_SHADER_USER_DATA_PS_26__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_PS_27
#define SPI_SHADER_USER_DATA_PS_27__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_PS_28
#define SPI_SHADER_USER_DATA_PS_28__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_PS_29
#define SPI_SHADER_USER_DATA_PS_29__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_PS_30
#define SPI_SHADER_USER_DATA_PS_30__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_PS_31
#define SPI_SHADER_USER_DATA_PS_31__DATA_MASK 0xffffffffL

// SPI_SHADER_PGM_LO_VS
#define SPI_SHADER_PGM_LO_VS__MEM_BASE_MASK 0xffffffffL

// SPI_SHADER_PGM_HI_VS
#define SPI_SHADER_PGM_HI_VS__MEM_BASE_MASK 0x000000ffL

// SPI_SHADER_PGM_RSRC1_VS
#define SPI_SHADER_PGM_RSRC1_VS__VGPRS_MASK 0x0000003fL
#define SPI_SHADER_PGM_RSRC1_VS__SGPRS_MASK 0x000003c0L
#define SPI_SHADER_PGM_RSRC1_VS__PRIORITY_MASK 0x00000c00L
#define SPI_SHADER_PGM_RSRC1_VS__FLOAT_MODE_MASK 0x000ff000L
#define SPI_SHADER_PGM_RSRC1_VS__PRIV_MASK 0x00100000L
#define SPI_SHADER_PGM_RSRC1_VS__DX10_CLAMP_MASK 0x00200000L
#define SPI_SHADER_PGM_RSRC1_VS__DEBUG_MODE_MASK 0x00400000L
#define SPI_SHADER_PGM_RSRC1_VS__IEEE_MODE_MASK 0x00800000L
#define SPI_SHADER_PGM_RSRC1_VS__VGPR_COMP_CNT_MASK 0x03000000L
#define SPI_SHADER_PGM_RSRC1_VS__CU_GROUP_ENABLE_MASK 0x04000000L
#define SPI_SHADER_PGM_RSRC1_VS__CDBG_USER_MASK 0x40000000L
#define SPI_SHADER_PGM_RSRC1_VS__FP16_OVFL_MASK 0x80000000L

// SPI_SHADER_PGM_RSRC2_VS
#define SPI_SHADER_PGM_RSRC2_VS__SCRATCH_EN_MASK 0x00000001L
#define SPI_SHADER_PGM_RSRC2_VS__USER_SGPR_MASK 0x0000003eL
#define SPI_SHADER_PGM_RSRC2_VS__TRAP_PRESENT_MASK 0x00000040L
#define SPI_SHADER_PGM_RSRC2_VS__OC_LDS_EN_MASK 0x00000080L
#define SPI_SHADER_PGM_RSRC2_VS__SO_BASE0_EN_MASK 0x00000100L
#define SPI_SHADER_PGM_RSRC2_VS__SO_BASE1_EN_MASK 0x00000200L
#define SPI_SHADER_PGM_RSRC2_VS__SO_BASE2_EN_MASK 0x00000400L
#define SPI_SHADER_PGM_RSRC2_VS__SO_BASE3_EN_MASK 0x00000800L
#define SPI_SHADER_PGM_RSRC2_VS__SO_EN_MASK 0x00001000L
#define SPI_SHADER_PGM_RSRC2_VS__EXCP_EN_MASK 0x003fe000L
#define SPI_SHADER_PGM_RSRC2_VS__PC_BASE_EN_MASK 0x00400000L
#define SPI_SHADER_PGM_RSRC2_VS__DISPATCH_DRAW_EN_MASK 0x01000000L
#define SPI_SHADER_PGM_RSRC2_VS__SKIP_USGPR0_MASK 0x08000000L
#define SPI_SHADER_PGM_RSRC2_VS__USER_SGPR_MSB_MASK 0x10000000L

// SPI_SHADER_PGM_RSRC3_VS
#define SPI_SHADER_PGM_RSRC3_VS__CU_EN_MASK 0x0000ffffL
#define SPI_SHADER_PGM_RSRC3_VS__WAVE_LIMIT_MASK 0x003f0000L
#define SPI_SHADER_PGM_RSRC3_VS__LOCK_LOW_THRESHOLD_MASK 0x03c00000L
#define SPI_SHADER_PGM_RSRC3_VS__SIMD_DISABLE_MASK 0x3c000000L

// SPI_SHADER_LATE_ALLOC_VS
#define SPI_SHADER_LATE_ALLOC_VS__LIMIT_MASK 0x0000003fL

// SPI_SHADER_USER_DATA_VS_0
#define SPI_SHADER_USER_DATA_VS_0__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_VS_1
#define SPI_SHADER_USER_DATA_VS_1__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_VS_2
#define SPI_SHADER_USER_DATA_VS_2__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_VS_3
#define SPI_SHADER_USER_DATA_VS_3__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_VS_4
#define SPI_SHADER_USER_DATA_VS_4__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_VS_5
#define SPI_SHADER_USER_DATA_VS_5__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_VS_6
#define SPI_SHADER_USER_DATA_VS_6__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_VS_7
#define SPI_SHADER_USER_DATA_VS_7__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_VS_8
#define SPI_SHADER_USER_DATA_VS_8__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_VS_9
#define SPI_SHADER_USER_DATA_VS_9__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_VS_10
#define SPI_SHADER_USER_DATA_VS_10__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_VS_11
#define SPI_SHADER_USER_DATA_VS_11__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_VS_12
#define SPI_SHADER_USER_DATA_VS_12__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_VS_13
#define SPI_SHADER_USER_DATA_VS_13__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_VS_14
#define SPI_SHADER_USER_DATA_VS_14__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_VS_15
#define SPI_SHADER_USER_DATA_VS_15__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_VS_16
#define SPI_SHADER_USER_DATA_VS_16__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_VS_17
#define SPI_SHADER_USER_DATA_VS_17__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_VS_18
#define SPI_SHADER_USER_DATA_VS_18__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_VS_19
#define SPI_SHADER_USER_DATA_VS_19__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_VS_20
#define SPI_SHADER_USER_DATA_VS_20__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_VS_21
#define SPI_SHADER_USER_DATA_VS_21__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_VS_22
#define SPI_SHADER_USER_DATA_VS_22__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_VS_23
#define SPI_SHADER_USER_DATA_VS_23__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_VS_24
#define SPI_SHADER_USER_DATA_VS_24__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_VS_25
#define SPI_SHADER_USER_DATA_VS_25__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_VS_26
#define SPI_SHADER_USER_DATA_VS_26__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_VS_27
#define SPI_SHADER_USER_DATA_VS_27__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_VS_28
#define SPI_SHADER_USER_DATA_VS_28__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_VS_29
#define SPI_SHADER_USER_DATA_VS_29__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_VS_30
#define SPI_SHADER_USER_DATA_VS_30__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_VS_31
#define SPI_SHADER_USER_DATA_VS_31__DATA_MASK 0xffffffffL

// SPI_SHADER_PGM_RSRC2_GS_VS
#define SPI_SHADER_PGM_RSRC2_GS_VS__SCRATCH_EN_MASK 0x00000001L
#define SPI_SHADER_PGM_RSRC2_GS_VS__USER_SGPR_MASK 0x0000003eL
#define SPI_SHADER_PGM_RSRC2_GS_VS__TRAP_PRESENT_MASK 0x00000040L
#define SPI_SHADER_PGM_RSRC2_GS_VS__EXCP_EN_MASK 0x0000ff80L
#define SPI_SHADER_PGM_RSRC2_GS_VS__VGPR_COMP_CNT_MASK 0x00030000L
#define SPI_SHADER_PGM_RSRC2_GS_VS__OC_LDS_EN_MASK 0x00040000L
#define SPI_SHADER_PGM_RSRC2_GS_VS__LDS_SIZE_MASK 0x07f80000L
#define SPI_SHADER_PGM_RSRC2_GS_VS__SKIP_USGPR0_MASK 0x08000000L
#define SPI_SHADER_PGM_RSRC2_GS_VS__USER_SGPR_MSB_MASK 0x10000000L

// SPI_SHADER_USER_DATA_ADDR_LO_GS
#define SPI_SHADER_USER_DATA_ADDR_LO_GS__MEM_BASE_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_ADDR_HI_GS
#define SPI_SHADER_USER_DATA_ADDR_HI_GS__MEM_BASE_MASK 0xffffffffL

// SPI_SHADER_PGM_LO_GS
#define SPI_SHADER_PGM_LO_GS__MEM_BASE_MASK 0xffffffffL

// SPI_SHADER_PGM_HI_GS
#define SPI_SHADER_PGM_HI_GS__MEM_BASE_MASK 0x000000ffL

// SPI_SHADER_PGM_LO_ES
#define SPI_SHADER_PGM_LO_ES__MEM_BASE_MASK 0xffffffffL

// SPI_SHADER_PGM_HI_ES
#define SPI_SHADER_PGM_HI_ES__MEM_BASE_MASK 0x000000ffL

// SPI_SHADER_PGM_RSRC1_GS
#define SPI_SHADER_PGM_RSRC1_GS__VGPRS_MASK 0x0000003fL
#define SPI_SHADER_PGM_RSRC1_GS__SGPRS_MASK 0x000003c0L
#define SPI_SHADER_PGM_RSRC1_GS__PRIORITY_MASK 0x00000c00L
#define SPI_SHADER_PGM_RSRC1_GS__FLOAT_MODE_MASK 0x000ff000L
#define SPI_SHADER_PGM_RSRC1_GS__PRIV_MASK 0x00100000L
#define SPI_SHADER_PGM_RSRC1_GS__DX10_CLAMP_MASK 0x00200000L
#define SPI_SHADER_PGM_RSRC1_GS__DEBUG_MODE_MASK 0x00400000L
#define SPI_SHADER_PGM_RSRC1_GS__IEEE_MODE_MASK 0x00800000L
#define SPI_SHADER_PGM_RSRC1_GS__CU_GROUP_ENABLE_MASK 0x01000000L
#define SPI_SHADER_PGM_RSRC1_GS__CDBG_USER_MASK 0x10000000L
#define SPI_SHADER_PGM_RSRC1_GS__GS_VGPR_COMP_CNT_MASK 0x60000000L
#define SPI_SHADER_PGM_RSRC1_GS__FP16_OVFL_MASK 0x80000000L

// SPI_SHADER_PGM_RSRC2_GS
#define SPI_SHADER_PGM_RSRC2_GS__SCRATCH_EN_MASK 0x00000001L
#define SPI_SHADER_PGM_RSRC2_GS__USER_SGPR_MASK 0x0000003eL
#define SPI_SHADER_PGM_RSRC2_GS__TRAP_PRESENT_MASK 0x00000040L
#define SPI_SHADER_PGM_RSRC2_GS__EXCP_EN_MASK 0x0000ff80L
#define SPI_SHADER_PGM_RSRC2_GS__ES_VGPR_COMP_CNT_MASK 0x00030000L
#define SPI_SHADER_PGM_RSRC2_GS__OC_LDS_EN_MASK 0x00040000L
#define SPI_SHADER_PGM_RSRC2_GS__LDS_SIZE_MASK 0x07f80000L
#define SPI_SHADER_PGM_RSRC2_GS__SKIP_USGPR0_MASK 0x08000000L
#define SPI_SHADER_PGM_RSRC2_GS__USER_SGPR_MSB_MASK 0x10000000L

// SPI_SHADER_PGM_RSRC3_GS
#define SPI_SHADER_PGM_RSRC3_GS__CU_EN_MASK 0x0000ffffL
#define SPI_SHADER_PGM_RSRC3_GS__WAVE_LIMIT_MASK 0x003f0000L
#define SPI_SHADER_PGM_RSRC3_GS__LOCK_LOW_THRESHOLD_MASK 0x03c00000L
#define SPI_SHADER_PGM_RSRC3_GS__SIMD_DISABLE_MASK 0x3c000000L

// SPI_SHADER_PGM_RSRC4_GS
#define SPI_SHADER_PGM_RSRC4_GS__GROUP_FIFO_DEPTH_MASK 0x0000007fL
#define SPI_SHADER_PGM_RSRC4_GS__SPI_SHADER_LATE_ALLOC_GS_MASK 0x00003f80L

// SPI_SHADER_USER_DATA_ES_0
#define SPI_SHADER_USER_DATA_ES_0__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_ES_1
#define SPI_SHADER_USER_DATA_ES_1__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_ES_2
#define SPI_SHADER_USER_DATA_ES_2__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_ES_3
#define SPI_SHADER_USER_DATA_ES_3__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_ES_4
#define SPI_SHADER_USER_DATA_ES_4__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_ES_5
#define SPI_SHADER_USER_DATA_ES_5__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_ES_6
#define SPI_SHADER_USER_DATA_ES_6__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_ES_7
#define SPI_SHADER_USER_DATA_ES_7__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_ES_8
#define SPI_SHADER_USER_DATA_ES_8__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_ES_9
#define SPI_SHADER_USER_DATA_ES_9__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_ES_10
#define SPI_SHADER_USER_DATA_ES_10__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_ES_11
#define SPI_SHADER_USER_DATA_ES_11__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_ES_12
#define SPI_SHADER_USER_DATA_ES_12__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_ES_13
#define SPI_SHADER_USER_DATA_ES_13__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_ES_14
#define SPI_SHADER_USER_DATA_ES_14__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_ES_15
#define SPI_SHADER_USER_DATA_ES_15__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_ES_16
#define SPI_SHADER_USER_DATA_ES_16__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_ES_17
#define SPI_SHADER_USER_DATA_ES_17__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_ES_18
#define SPI_SHADER_USER_DATA_ES_18__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_ES_19
#define SPI_SHADER_USER_DATA_ES_19__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_ES_20
#define SPI_SHADER_USER_DATA_ES_20__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_ES_21
#define SPI_SHADER_USER_DATA_ES_21__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_ES_22
#define SPI_SHADER_USER_DATA_ES_22__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_ES_23
#define SPI_SHADER_USER_DATA_ES_23__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_ES_24
#define SPI_SHADER_USER_DATA_ES_24__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_ES_25
#define SPI_SHADER_USER_DATA_ES_25__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_ES_26
#define SPI_SHADER_USER_DATA_ES_26__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_ES_27
#define SPI_SHADER_USER_DATA_ES_27__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_ES_28
#define SPI_SHADER_USER_DATA_ES_28__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_ES_29
#define SPI_SHADER_USER_DATA_ES_29__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_ES_30
#define SPI_SHADER_USER_DATA_ES_30__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_ES_31
#define SPI_SHADER_USER_DATA_ES_31__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_ADDR_LO_HS
#define SPI_SHADER_USER_DATA_ADDR_LO_HS__MEM_BASE_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_ADDR_HI_HS
#define SPI_SHADER_USER_DATA_ADDR_HI_HS__MEM_BASE_MASK 0xffffffffL

// SPI_SHADER_PGM_LO_HS
#define SPI_SHADER_PGM_LO_HS__MEM_BASE_MASK 0xffffffffL

// SPI_SHADER_PGM_HI_HS
#define SPI_SHADER_PGM_HI_HS__MEM_BASE_MASK 0x000000ffL

// SPI_SHADER_PGM_LO_LS
#define SPI_SHADER_PGM_LO_LS__MEM_BASE_MASK 0xffffffffL

// SPI_SHADER_PGM_HI_LS
#define SPI_SHADER_PGM_HI_LS__MEM_BASE_MASK 0x000000ffL

// SPI_SHADER_PGM_RSRC1_HS
#define SPI_SHADER_PGM_RSRC1_HS__VGPRS_MASK 0x0000003fL
#define SPI_SHADER_PGM_RSRC1_HS__SGPRS_MASK 0x000003c0L
#define SPI_SHADER_PGM_RSRC1_HS__PRIORITY_MASK 0x00000c00L
#define SPI_SHADER_PGM_RSRC1_HS__FLOAT_MODE_MASK 0x000ff000L
#define SPI_SHADER_PGM_RSRC1_HS__PRIV_MASK 0x00100000L
#define SPI_SHADER_PGM_RSRC1_HS__DX10_CLAMP_MASK 0x00200000L
#define SPI_SHADER_PGM_RSRC1_HS__DEBUG_MODE_MASK 0x00400000L
#define SPI_SHADER_PGM_RSRC1_HS__IEEE_MODE_MASK 0x00800000L
#define SPI_SHADER_PGM_RSRC1_HS__CDBG_USER_MASK 0x08000000L
#define SPI_SHADER_PGM_RSRC1_HS__LS_VGPR_COMP_CNT_MASK 0x30000000L
#define SPI_SHADER_PGM_RSRC1_HS__FP16_OVFL_MASK 0x40000000L

// SPI_SHADER_PGM_RSRC2_HS
#define SPI_SHADER_PGM_RSRC2_HS__SCRATCH_EN_MASK 0x00000001L
#define SPI_SHADER_PGM_RSRC2_HS__USER_SGPR_MASK 0x0000003eL
#define SPI_SHADER_PGM_RSRC2_HS__TRAP_PRESENT_MASK 0x00000040L
#define SPI_SHADER_PGM_RSRC2_HS__EXCP_EN_MASK 0x0000ff80L
#define SPI_SHADER_PGM_RSRC2_HS__LDS_SIZE_MASK 0x01ff0000L
#define SPI_SHADER_PGM_RSRC2_HS__SKIP_USGPR0_MASK 0x08000000L
#define SPI_SHADER_PGM_RSRC2_HS__USER_SGPR_MSB_MASK 0x10000000L

// SPI_SHADER_PGM_RSRC3_HS
#define SPI_SHADER_PGM_RSRC3_HS__WAVE_LIMIT_MASK 0x0000003fL
#define SPI_SHADER_PGM_RSRC3_HS__LOCK_LOW_THRESHOLD_MASK 0x000003c0L
#define SPI_SHADER_PGM_RSRC3_HS__SIMD_DISABLE_MASK 0x00003c00L
#define SPI_SHADER_PGM_RSRC3_HS__CU_EN_MASK 0xffff0000L

// SPI_SHADER_PGM_RSRC4_HS
#define SPI_SHADER_PGM_RSRC4_HS__GROUP_FIFO_DEPTH_MASK 0x0000007fL

// SPI_SHADER_USER_DATA_LS_0
#define SPI_SHADER_USER_DATA_LS_0__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_LS_1
#define SPI_SHADER_USER_DATA_LS_1__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_LS_2
#define SPI_SHADER_USER_DATA_LS_2__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_LS_3
#define SPI_SHADER_USER_DATA_LS_3__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_LS_4
#define SPI_SHADER_USER_DATA_LS_4__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_LS_5
#define SPI_SHADER_USER_DATA_LS_5__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_LS_6
#define SPI_SHADER_USER_DATA_LS_6__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_LS_7
#define SPI_SHADER_USER_DATA_LS_7__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_LS_8
#define SPI_SHADER_USER_DATA_LS_8__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_LS_9
#define SPI_SHADER_USER_DATA_LS_9__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_LS_10
#define SPI_SHADER_USER_DATA_LS_10__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_LS_11
#define SPI_SHADER_USER_DATA_LS_11__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_LS_12
#define SPI_SHADER_USER_DATA_LS_12__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_LS_13
#define SPI_SHADER_USER_DATA_LS_13__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_LS_14
#define SPI_SHADER_USER_DATA_LS_14__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_LS_15
#define SPI_SHADER_USER_DATA_LS_15__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_LS_16
#define SPI_SHADER_USER_DATA_LS_16__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_LS_17
#define SPI_SHADER_USER_DATA_LS_17__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_LS_18
#define SPI_SHADER_USER_DATA_LS_18__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_LS_19
#define SPI_SHADER_USER_DATA_LS_19__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_LS_20
#define SPI_SHADER_USER_DATA_LS_20__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_LS_21
#define SPI_SHADER_USER_DATA_LS_21__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_LS_22
#define SPI_SHADER_USER_DATA_LS_22__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_LS_23
#define SPI_SHADER_USER_DATA_LS_23__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_LS_24
#define SPI_SHADER_USER_DATA_LS_24__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_LS_25
#define SPI_SHADER_USER_DATA_LS_25__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_LS_26
#define SPI_SHADER_USER_DATA_LS_26__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_LS_27
#define SPI_SHADER_USER_DATA_LS_27__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_LS_28
#define SPI_SHADER_USER_DATA_LS_28__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_LS_29
#define SPI_SHADER_USER_DATA_LS_29__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_LS_30
#define SPI_SHADER_USER_DATA_LS_30__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_LS_31
#define SPI_SHADER_USER_DATA_LS_31__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_COMMON_0
#define SPI_SHADER_USER_DATA_COMMON_0__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_COMMON_1
#define SPI_SHADER_USER_DATA_COMMON_1__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_COMMON_2
#define SPI_SHADER_USER_DATA_COMMON_2__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_COMMON_3
#define SPI_SHADER_USER_DATA_COMMON_3__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_COMMON_4
#define SPI_SHADER_USER_DATA_COMMON_4__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_COMMON_5
#define SPI_SHADER_USER_DATA_COMMON_5__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_COMMON_6
#define SPI_SHADER_USER_DATA_COMMON_6__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_COMMON_7
#define SPI_SHADER_USER_DATA_COMMON_7__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_COMMON_8
#define SPI_SHADER_USER_DATA_COMMON_8__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_COMMON_9
#define SPI_SHADER_USER_DATA_COMMON_9__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_COMMON_10
#define SPI_SHADER_USER_DATA_COMMON_10__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_COMMON_11
#define SPI_SHADER_USER_DATA_COMMON_11__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_COMMON_12
#define SPI_SHADER_USER_DATA_COMMON_12__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_COMMON_13
#define SPI_SHADER_USER_DATA_COMMON_13__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_COMMON_14
#define SPI_SHADER_USER_DATA_COMMON_14__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_COMMON_15
#define SPI_SHADER_USER_DATA_COMMON_15__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_COMMON_16
#define SPI_SHADER_USER_DATA_COMMON_16__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_COMMON_17
#define SPI_SHADER_USER_DATA_COMMON_17__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_COMMON_18
#define SPI_SHADER_USER_DATA_COMMON_18__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_COMMON_19
#define SPI_SHADER_USER_DATA_COMMON_19__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_COMMON_20
#define SPI_SHADER_USER_DATA_COMMON_20__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_COMMON_21
#define SPI_SHADER_USER_DATA_COMMON_21__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_COMMON_22
#define SPI_SHADER_USER_DATA_COMMON_22__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_COMMON_23
#define SPI_SHADER_USER_DATA_COMMON_23__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_COMMON_24
#define SPI_SHADER_USER_DATA_COMMON_24__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_COMMON_25
#define SPI_SHADER_USER_DATA_COMMON_25__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_COMMON_26
#define SPI_SHADER_USER_DATA_COMMON_26__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_COMMON_27
#define SPI_SHADER_USER_DATA_COMMON_27__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_COMMON_28
#define SPI_SHADER_USER_DATA_COMMON_28__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_COMMON_29
#define SPI_SHADER_USER_DATA_COMMON_29__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_COMMON_30
#define SPI_SHADER_USER_DATA_COMMON_30__DATA_MASK 0xffffffffL

// SPI_SHADER_USER_DATA_COMMON_31
#define SPI_SHADER_USER_DATA_COMMON_31__DATA_MASK 0xffffffffL

// SPI_ARB_PRIORITY
#define SPI_ARB_PRIORITY__PIPE_ORDER_TS0_MASK 0x00000007L
#define SPI_ARB_PRIORITY__PIPE_ORDER_TS1_MASK 0x00000038L
#define SPI_ARB_PRIORITY__PIPE_ORDER_TS2_MASK 0x000001c0L
#define SPI_ARB_PRIORITY__PIPE_ORDER_TS3_MASK 0x00000e00L
#define SPI_ARB_PRIORITY__TS0_DUR_MULT_MASK 0x00003000L
#define SPI_ARB_PRIORITY__TS1_DUR_MULT_MASK 0x0000c000L
#define SPI_ARB_PRIORITY__TS2_DUR_MULT_MASK 0x00030000L
#define SPI_ARB_PRIORITY__TS3_DUR_MULT_MASK 0x000c0000L

// SPI_ARB_CYCLES_0
#define SPI_ARB_CYCLES_0__TS0_DURATION_MASK 0x0000ffffL
#define SPI_ARB_CYCLES_0__TS1_DURATION_MASK 0xffff0000L

// SPI_ARB_CYCLES_1
#define SPI_ARB_CYCLES_1__TS2_DURATION_MASK 0x0000ffffL
#define SPI_ARB_CYCLES_1__TS3_DURATION_MASK 0xffff0000L

// SPI_CDBG_SYS_GFX
#define SPI_CDBG_SYS_GFX__PS_EN_MASK 0x00000001L
#define SPI_CDBG_SYS_GFX__VS_EN_MASK 0x00000002L
#define SPI_CDBG_SYS_GFX__GS_EN_MASK 0x00000004L
#define SPI_CDBG_SYS_GFX__ES_EN_MASK 0x00000008L
#define SPI_CDBG_SYS_GFX__HS_EN_MASK 0x00000010L
#define SPI_CDBG_SYS_GFX__LS_EN_MASK 0x00000020L
#define SPI_CDBG_SYS_GFX__CS_EN_MASK 0x00000040L

// SPI_CDBG_SYS_HP3D
#define SPI_CDBG_SYS_HP3D__PS_EN_MASK 0x00000001L
#define SPI_CDBG_SYS_HP3D__VS_EN_MASK 0x00000002L
#define SPI_CDBG_SYS_HP3D__GS_EN_MASK 0x00000004L
#define SPI_CDBG_SYS_HP3D__ES_EN_MASK 0x00000008L
#define SPI_CDBG_SYS_HP3D__HS_EN_MASK 0x00000010L
#define SPI_CDBG_SYS_HP3D__LS_EN_MASK 0x00000020L

// SPI_CDBG_SYS_CS0
#define SPI_CDBG_SYS_CS0__PIPE0_MASK 0x000000ffL
#define SPI_CDBG_SYS_CS0__PIPE1_MASK 0x0000ff00L
#define SPI_CDBG_SYS_CS0__PIPE2_MASK 0x00ff0000L
#define SPI_CDBG_SYS_CS0__PIPE3_MASK 0xff000000L

// SPI_CDBG_SYS_CS1
#define SPI_CDBG_SYS_CS1__PIPE0_MASK 0x000000ffL
#define SPI_CDBG_SYS_CS1__PIPE1_MASK 0x0000ff00L
#define SPI_CDBG_SYS_CS1__PIPE2_MASK 0x00ff0000L
#define SPI_CDBG_SYS_CS1__PIPE3_MASK 0xff000000L

// SPI_WCL_PIPE_PERCENT_GFX
#define SPI_WCL_PIPE_PERCENT_GFX__VALUE_MASK 0x0000007fL
#define SPI_WCL_PIPE_PERCENT_GFX__LS_GRP_VALUE_MASK 0x00000f80L
#define SPI_WCL_PIPE_PERCENT_GFX__HS_GRP_VALUE_MASK 0x0001f000L
#define SPI_WCL_PIPE_PERCENT_GFX__ES_GRP_VALUE_MASK 0x003e0000L
#define SPI_WCL_PIPE_PERCENT_GFX__GS_GRP_VALUE_MASK 0x07c00000L

// SPI_WCL_PIPE_PERCENT_HP3D
#define SPI_WCL_PIPE_PERCENT_HP3D__VALUE_MASK 0x0000007fL
#define SPI_WCL_PIPE_PERCENT_HP3D__HS_GRP_VALUE_MASK 0x0001f000L
#define SPI_WCL_PIPE_PERCENT_HP3D__GS_GRP_VALUE_MASK 0x07c00000L

// SPI_WCL_PIPE_PERCENT_CS0
#define SPI_WCL_PIPE_PERCENT_CS0__VALUE_MASK 0x0000007fL

// SPI_WCL_PIPE_PERCENT_CS1
#define SPI_WCL_PIPE_PERCENT_CS1__VALUE_MASK 0x0000007fL

// SPI_WCL_PIPE_PERCENT_CS2
#define SPI_WCL_PIPE_PERCENT_CS2__VALUE_MASK 0x0000007fL

// SPI_WCL_PIPE_PERCENT_CS3
#define SPI_WCL_PIPE_PERCENT_CS3__VALUE_MASK 0x0000007fL

// SPI_WCL_PIPE_PERCENT_CS4
#define SPI_WCL_PIPE_PERCENT_CS4__VALUE_MASK 0x0000007fL

// SPI_WCL_PIPE_PERCENT_CS5
#define SPI_WCL_PIPE_PERCENT_CS5__VALUE_MASK 0x0000007fL

// SPI_WCL_PIPE_PERCENT_CS6
#define SPI_WCL_PIPE_PERCENT_CS6__VALUE_MASK 0x0000007fL

// SPI_WCL_PIPE_PERCENT_CS7
#define SPI_WCL_PIPE_PERCENT_CS7__VALUE_MASK 0x0000007fL

// SPI_GDBG_WAVE_CNTL
#define SPI_GDBG_WAVE_CNTL__STALL_RA_MASK 0x00000001L
#define SPI_GDBG_WAVE_CNTL__STALL_VMID_MASK 0x0001fffeL

// SPI_GDBG_TRAP_CONFIG
#define SPI_GDBG_TRAP_CONFIG__ME_SEL_MASK 0x00000003L
#define SPI_GDBG_TRAP_CONFIG__PIPE_SEL_MASK 0x0000000cL
#define SPI_GDBG_TRAP_CONFIG__QUEUE_SEL_MASK 0x00000070L
#define SPI_GDBG_TRAP_CONFIG__ME_MATCH_MASK 0x00000080L
#define SPI_GDBG_TRAP_CONFIG__PIPE_MATCH_MASK 0x00000100L
#define SPI_GDBG_TRAP_CONFIG__QUEUE_MATCH_MASK 0x00000200L
#define SPI_GDBG_TRAP_CONFIG__TRAP_EN_MASK 0x00008000L
#define SPI_GDBG_TRAP_CONFIG__VMID_SEL_MASK 0xffff0000L

// SPI_GDBG_TRAP_MASK
#define SPI_GDBG_TRAP_MASK__EXCP_EN_MASK 0x000001ffL
#define SPI_GDBG_TRAP_MASK__REPLACE_MASK 0x00000200L

// SPI_GDBG_WAVE_CNTL2
#define SPI_GDBG_WAVE_CNTL2__VMID_MASK_MASK 0x0000ffffL
#define SPI_GDBG_WAVE_CNTL2__MODE_MASK 0x00030000L

// SPI_GDBG_WAVE_CNTL3
#define SPI_GDBG_WAVE_CNTL3__STALL_PS_MASK 0x00000001L
#define SPI_GDBG_WAVE_CNTL3__STALL_VS_MASK 0x00000002L
#define SPI_GDBG_WAVE_CNTL3__STALL_GS_MASK 0x00000004L
#define SPI_GDBG_WAVE_CNTL3__STALL_HS_MASK 0x00000008L
#define SPI_GDBG_WAVE_CNTL3__STALL_CSG_MASK 0x00000010L
#define SPI_GDBG_WAVE_CNTL3__STALL_CS0_MASK 0x00000020L
#define SPI_GDBG_WAVE_CNTL3__STALL_CS1_MASK 0x00000040L
#define SPI_GDBG_WAVE_CNTL3__STALL_CS2_MASK 0x00000080L
#define SPI_GDBG_WAVE_CNTL3__STALL_CS3_MASK 0x00000100L
#define SPI_GDBG_WAVE_CNTL3__STALL_CS4_MASK 0x00000200L
#define SPI_GDBG_WAVE_CNTL3__STALL_CS5_MASK 0x00000400L
#define SPI_GDBG_WAVE_CNTL3__STALL_CS6_MASK 0x00000800L
#define SPI_GDBG_WAVE_CNTL3__STALL_CS7_MASK 0x00001000L
#define SPI_GDBG_WAVE_CNTL3__STALL_DURATION_MASK 0x0fffe000L
#define SPI_GDBG_WAVE_CNTL3__STALL_MULT_MASK 0x10000000L

// SPI_GDBG_TRAP_DATA0
#define SPI_GDBG_TRAP_DATA0__DATA_MASK 0xffffffffL

// SPI_GDBG_TRAP_DATA1
#define SPI_GDBG_TRAP_DATA1__DATA_MASK 0xffffffffL

// SPI_RESET_DEBUG
#define SPI_RESET_DEBUG__DISABLE_GFX_RESET_MASK 0x00000001L
#define SPI_RESET_DEBUG__DISABLE_GFX_RESET_PER_VMID_MASK 0x00000002L
#define SPI_RESET_DEBUG__DISABLE_GFX_RESET_ALL_VMID_MASK 0x00000004L
#define SPI_RESET_DEBUG__DISABLE_GFX_RESET_RESOURCE_MASK 0x00000008L
#define SPI_RESET_DEBUG__DISABLE_GFX_RESET_PRIORITY_MASK 0x00000010L

// SPI_COMPUTE_QUEUE_RESET
#define SPI_COMPUTE_QUEUE_RESET__RESET_MASK 0x00000001L

// SPI_RESOURCE_RESERVE_CU_0
#define SPI_RESOURCE_RESERVE_CU_0__VGPR_MASK 0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_0__SGPR_MASK 0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_0__LDS_MASK 0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_0__WAVES_MASK 0x00007000L
#define SPI_RESOURCE_RESERVE_CU_0__BARRIERS_MASK 0x00078000L

// SPI_RESOURCE_RESERVE_CU_1
#define SPI_RESOURCE_RESERVE_CU_1__VGPR_MASK 0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_1__SGPR_MASK 0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_1__LDS_MASK 0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_1__WAVES_MASK 0x00007000L
#define SPI_RESOURCE_RESERVE_CU_1__BARRIERS_MASK 0x00078000L

// SPI_RESOURCE_RESERVE_CU_2
#define SPI_RESOURCE_RESERVE_CU_2__VGPR_MASK 0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_2__SGPR_MASK 0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_2__LDS_MASK 0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_2__WAVES_MASK 0x00007000L
#define SPI_RESOURCE_RESERVE_CU_2__BARRIERS_MASK 0x00078000L

// SPI_RESOURCE_RESERVE_CU_3
#define SPI_RESOURCE_RESERVE_CU_3__VGPR_MASK 0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_3__SGPR_MASK 0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_3__LDS_MASK 0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_3__WAVES_MASK 0x00007000L
#define SPI_RESOURCE_RESERVE_CU_3__BARRIERS_MASK 0x00078000L

// SPI_RESOURCE_RESERVE_CU_4
#define SPI_RESOURCE_RESERVE_CU_4__VGPR_MASK 0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_4__SGPR_MASK 0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_4__LDS_MASK 0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_4__WAVES_MASK 0x00007000L
#define SPI_RESOURCE_RESERVE_CU_4__BARRIERS_MASK 0x00078000L

// SPI_RESOURCE_RESERVE_CU_5
#define SPI_RESOURCE_RESERVE_CU_5__VGPR_MASK 0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_5__SGPR_MASK 0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_5__LDS_MASK 0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_5__WAVES_MASK 0x00007000L
#define SPI_RESOURCE_RESERVE_CU_5__BARRIERS_MASK 0x00078000L

// SPI_RESOURCE_RESERVE_CU_6
#define SPI_RESOURCE_RESERVE_CU_6__VGPR_MASK 0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_6__SGPR_MASK 0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_6__LDS_MASK 0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_6__WAVES_MASK 0x00007000L
#define SPI_RESOURCE_RESERVE_CU_6__BARRIERS_MASK 0x00078000L

// SPI_RESOURCE_RESERVE_CU_7
#define SPI_RESOURCE_RESERVE_CU_7__VGPR_MASK 0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_7__SGPR_MASK 0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_7__LDS_MASK 0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_7__WAVES_MASK 0x00007000L
#define SPI_RESOURCE_RESERVE_CU_7__BARRIERS_MASK 0x00078000L

// SPI_RESOURCE_RESERVE_CU_8
#define SPI_RESOURCE_RESERVE_CU_8__VGPR_MASK 0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_8__SGPR_MASK 0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_8__LDS_MASK 0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_8__WAVES_MASK 0x00007000L
#define SPI_RESOURCE_RESERVE_CU_8__BARRIERS_MASK 0x00078000L

// SPI_RESOURCE_RESERVE_CU_9
#define SPI_RESOURCE_RESERVE_CU_9__VGPR_MASK 0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_9__SGPR_MASK 0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_9__LDS_MASK 0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_9__WAVES_MASK 0x00007000L
#define SPI_RESOURCE_RESERVE_CU_9__BARRIERS_MASK 0x00078000L

// SPI_RESOURCE_RESERVE_CU_10
#define SPI_RESOURCE_RESERVE_CU_10__VGPR_MASK 0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_10__SGPR_MASK 0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_10__LDS_MASK 0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_10__WAVES_MASK 0x00007000L
#define SPI_RESOURCE_RESERVE_CU_10__BARRIERS_MASK 0x00078000L

// SPI_RESOURCE_RESERVE_CU_11
#define SPI_RESOURCE_RESERVE_CU_11__VGPR_MASK 0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_11__SGPR_MASK 0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_11__LDS_MASK 0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_11__WAVES_MASK 0x00007000L
#define SPI_RESOURCE_RESERVE_CU_11__BARRIERS_MASK 0x00078000L

// SPI_RESOURCE_RESERVE_CU_12
#define SPI_RESOURCE_RESERVE_CU_12__VGPR_MASK 0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_12__SGPR_MASK 0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_12__LDS_MASK 0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_12__WAVES_MASK 0x00007000L
#define SPI_RESOURCE_RESERVE_CU_12__BARRIERS_MASK 0x00078000L

// SPI_RESOURCE_RESERVE_CU_13
#define SPI_RESOURCE_RESERVE_CU_13__VGPR_MASK 0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_13__SGPR_MASK 0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_13__LDS_MASK 0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_13__WAVES_MASK 0x00007000L
#define SPI_RESOURCE_RESERVE_CU_13__BARRIERS_MASK 0x00078000L

// SPI_RESOURCE_RESERVE_CU_14
#define SPI_RESOURCE_RESERVE_CU_14__VGPR_MASK 0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_14__SGPR_MASK 0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_14__LDS_MASK 0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_14__WAVES_MASK 0x00007000L
#define SPI_RESOURCE_RESERVE_CU_14__BARRIERS_MASK 0x00078000L

// SPI_RESOURCE_RESERVE_CU_15
#define SPI_RESOURCE_RESERVE_CU_15__VGPR_MASK 0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_15__SGPR_MASK 0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_15__LDS_MASK 0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_15__WAVES_MASK 0x00007000L
#define SPI_RESOURCE_RESERVE_CU_15__BARRIERS_MASK 0x00078000L

// SPI_RESOURCE_RESERVE_EN_CU_0
#define SPI_RESOURCE_RESERVE_EN_CU_0__EN_MASK 0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_0__TYPE_MASK_MASK 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_0__QUEUE_MASK_MASK 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_0__RESERVE_SPACE_ONLY_MASK 0x01000000L

// SPI_RESOURCE_RESERVE_EN_CU_1
#define SPI_RESOURCE_RESERVE_EN_CU_1__EN_MASK 0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_1__TYPE_MASK_MASK 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_1__QUEUE_MASK_MASK 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_1__RESERVE_SPACE_ONLY_MASK 0x01000000L

// SPI_RESOURCE_RESERVE_EN_CU_2
#define SPI_RESOURCE_RESERVE_EN_CU_2__EN_MASK 0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_2__TYPE_MASK_MASK 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_2__QUEUE_MASK_MASK 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_2__RESERVE_SPACE_ONLY_MASK 0x01000000L

// SPI_RESOURCE_RESERVE_EN_CU_3
#define SPI_RESOURCE_RESERVE_EN_CU_3__EN_MASK 0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_3__TYPE_MASK_MASK 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_3__QUEUE_MASK_MASK 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_3__RESERVE_SPACE_ONLY_MASK 0x01000000L

// SPI_RESOURCE_RESERVE_EN_CU_4
#define SPI_RESOURCE_RESERVE_EN_CU_4__EN_MASK 0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_4__TYPE_MASK_MASK 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_4__QUEUE_MASK_MASK 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_4__RESERVE_SPACE_ONLY_MASK 0x01000000L

// SPI_RESOURCE_RESERVE_EN_CU_5
#define SPI_RESOURCE_RESERVE_EN_CU_5__EN_MASK 0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_5__TYPE_MASK_MASK 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_5__QUEUE_MASK_MASK 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_5__RESERVE_SPACE_ONLY_MASK 0x01000000L

// SPI_RESOURCE_RESERVE_EN_CU_6
#define SPI_RESOURCE_RESERVE_EN_CU_6__EN_MASK 0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_6__TYPE_MASK_MASK 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_6__QUEUE_MASK_MASK 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_6__RESERVE_SPACE_ONLY_MASK 0x01000000L

// SPI_RESOURCE_RESERVE_EN_CU_7
#define SPI_RESOURCE_RESERVE_EN_CU_7__EN_MASK 0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_7__TYPE_MASK_MASK 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_7__QUEUE_MASK_MASK 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_7__RESERVE_SPACE_ONLY_MASK 0x01000000L

// SPI_RESOURCE_RESERVE_EN_CU_8
#define SPI_RESOURCE_RESERVE_EN_CU_8__EN_MASK 0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_8__TYPE_MASK_MASK 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_8__QUEUE_MASK_MASK 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_8__RESERVE_SPACE_ONLY_MASK 0x01000000L

// SPI_RESOURCE_RESERVE_EN_CU_9
#define SPI_RESOURCE_RESERVE_EN_CU_9__EN_MASK 0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_9__TYPE_MASK_MASK 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_9__QUEUE_MASK_MASK 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_9__RESERVE_SPACE_ONLY_MASK 0x01000000L

// SPI_RESOURCE_RESERVE_EN_CU_10
#define SPI_RESOURCE_RESERVE_EN_CU_10__EN_MASK 0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_10__TYPE_MASK_MASK 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_10__QUEUE_MASK_MASK 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_10__RESERVE_SPACE_ONLY_MASK 0x01000000L

// SPI_RESOURCE_RESERVE_EN_CU_11
#define SPI_RESOURCE_RESERVE_EN_CU_11__EN_MASK 0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_11__TYPE_MASK_MASK 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_11__QUEUE_MASK_MASK 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_11__RESERVE_SPACE_ONLY_MASK 0x01000000L

// SPI_RESOURCE_RESERVE_EN_CU_12
#define SPI_RESOURCE_RESERVE_EN_CU_12__EN_MASK 0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_12__TYPE_MASK_MASK 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_12__QUEUE_MASK_MASK 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_12__RESERVE_SPACE_ONLY_MASK 0x01000000L

// SPI_RESOURCE_RESERVE_EN_CU_13
#define SPI_RESOURCE_RESERVE_EN_CU_13__EN_MASK 0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_13__TYPE_MASK_MASK 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_13__QUEUE_MASK_MASK 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_13__RESERVE_SPACE_ONLY_MASK 0x01000000L

// SPI_RESOURCE_RESERVE_EN_CU_14
#define SPI_RESOURCE_RESERVE_EN_CU_14__EN_MASK 0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_14__TYPE_MASK_MASK 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_14__QUEUE_MASK_MASK 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_14__RESERVE_SPACE_ONLY_MASK 0x01000000L

// SPI_RESOURCE_RESERVE_EN_CU_15
#define SPI_RESOURCE_RESERVE_EN_CU_15__EN_MASK 0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_15__TYPE_MASK_MASK 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_15__QUEUE_MASK_MASK 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_15__RESERVE_SPACE_ONLY_MASK 0x01000000L

// SPI_COMPUTE_WF_CTX_SAVE
#define SPI_COMPUTE_WF_CTX_SAVE__INITIATE_MASK 0x00000001L
#define SPI_COMPUTE_WF_CTX_SAVE__GDS_INTERRUPT_EN_MASK 0x00000002L
#define SPI_COMPUTE_WF_CTX_SAVE__DONE_INTERRUPT_EN_MASK 0x00000004L
#define SPI_COMPUTE_WF_CTX_SAVE__GDS_REQ_BUSY_MASK 0x40000000L
#define SPI_COMPUTE_WF_CTX_SAVE__SAVE_BUSY_MASK 0x80000000L

// SPI_ARB_CNTL_0
#define SPI_ARB_CNTL_0__EXP_ARB_COL_WT_MASK 0x0000000fL
#define SPI_ARB_CNTL_0__EXP_ARB_POS_WT_MASK 0x000000f0L
#define SPI_ARB_CNTL_0__EXP_ARB_GDS_WT_MASK 0x00000f00L

// SPI_PS_INPUT_CNTL_0
#define SPI_PS_INPUT_CNTL_0__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_0__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_0__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_0__CYL_WRAP_MASK 0x0001e000L
#define SPI_PS_INPUT_CNTL_0__PT_SPRITE_TEX_MASK 0x00020000L
#define SPI_PS_INPUT_CNTL_0__DUP_MASK 0x00040000L
#define SPI_PS_INPUT_CNTL_0__FP16_INTERP_MODE_MASK 0x00080000L
#define SPI_PS_INPUT_CNTL_0__USE_DEFAULT_ATTR1_MASK 0x00100000L
#define SPI_PS_INPUT_CNTL_0__DEFAULT_VAL_ATTR1_MASK 0x00600000L
#define SPI_PS_INPUT_CNTL_0__PT_SPRITE_TEX_ATTR1_MASK 0x00800000L
#define SPI_PS_INPUT_CNTL_0__ATTR0_VALID_MASK 0x01000000L
#define SPI_PS_INPUT_CNTL_0__ATTR1_VALID_MASK 0x02000000L

// SPI_PS_INPUT_CNTL_1
#define SPI_PS_INPUT_CNTL_1__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_1__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_1__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_1__CYL_WRAP_MASK 0x0001e000L
#define SPI_PS_INPUT_CNTL_1__PT_SPRITE_TEX_MASK 0x00020000L
#define SPI_PS_INPUT_CNTL_1__DUP_MASK 0x00040000L
#define SPI_PS_INPUT_CNTL_1__FP16_INTERP_MODE_MASK 0x00080000L
#define SPI_PS_INPUT_CNTL_1__USE_DEFAULT_ATTR1_MASK 0x00100000L
#define SPI_PS_INPUT_CNTL_1__DEFAULT_VAL_ATTR1_MASK 0x00600000L
#define SPI_PS_INPUT_CNTL_1__PT_SPRITE_TEX_ATTR1_MASK 0x00800000L
#define SPI_PS_INPUT_CNTL_1__ATTR0_VALID_MASK 0x01000000L
#define SPI_PS_INPUT_CNTL_1__ATTR1_VALID_MASK 0x02000000L

// SPI_PS_INPUT_CNTL_2
#define SPI_PS_INPUT_CNTL_2__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_2__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_2__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_2__CYL_WRAP_MASK 0x0001e000L
#define SPI_PS_INPUT_CNTL_2__PT_SPRITE_TEX_MASK 0x00020000L
#define SPI_PS_INPUT_CNTL_2__DUP_MASK 0x00040000L
#define SPI_PS_INPUT_CNTL_2__FP16_INTERP_MODE_MASK 0x00080000L
#define SPI_PS_INPUT_CNTL_2__USE_DEFAULT_ATTR1_MASK 0x00100000L
#define SPI_PS_INPUT_CNTL_2__DEFAULT_VAL_ATTR1_MASK 0x00600000L
#define SPI_PS_INPUT_CNTL_2__PT_SPRITE_TEX_ATTR1_MASK 0x00800000L
#define SPI_PS_INPUT_CNTL_2__ATTR0_VALID_MASK 0x01000000L
#define SPI_PS_INPUT_CNTL_2__ATTR1_VALID_MASK 0x02000000L

// SPI_PS_INPUT_CNTL_3
#define SPI_PS_INPUT_CNTL_3__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_3__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_3__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_3__CYL_WRAP_MASK 0x0001e000L
#define SPI_PS_INPUT_CNTL_3__PT_SPRITE_TEX_MASK 0x00020000L
#define SPI_PS_INPUT_CNTL_3__DUP_MASK 0x00040000L
#define SPI_PS_INPUT_CNTL_3__FP16_INTERP_MODE_MASK 0x00080000L
#define SPI_PS_INPUT_CNTL_3__USE_DEFAULT_ATTR1_MASK 0x00100000L
#define SPI_PS_INPUT_CNTL_3__DEFAULT_VAL_ATTR1_MASK 0x00600000L
#define SPI_PS_INPUT_CNTL_3__PT_SPRITE_TEX_ATTR1_MASK 0x00800000L
#define SPI_PS_INPUT_CNTL_3__ATTR0_VALID_MASK 0x01000000L
#define SPI_PS_INPUT_CNTL_3__ATTR1_VALID_MASK 0x02000000L

// SPI_PS_INPUT_CNTL_4
#define SPI_PS_INPUT_CNTL_4__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_4__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_4__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_4__CYL_WRAP_MASK 0x0001e000L
#define SPI_PS_INPUT_CNTL_4__PT_SPRITE_TEX_MASK 0x00020000L
#define SPI_PS_INPUT_CNTL_4__DUP_MASK 0x00040000L
#define SPI_PS_INPUT_CNTL_4__FP16_INTERP_MODE_MASK 0x00080000L
#define SPI_PS_INPUT_CNTL_4__USE_DEFAULT_ATTR1_MASK 0x00100000L
#define SPI_PS_INPUT_CNTL_4__DEFAULT_VAL_ATTR1_MASK 0x00600000L
#define SPI_PS_INPUT_CNTL_4__PT_SPRITE_TEX_ATTR1_MASK 0x00800000L
#define SPI_PS_INPUT_CNTL_4__ATTR0_VALID_MASK 0x01000000L
#define SPI_PS_INPUT_CNTL_4__ATTR1_VALID_MASK 0x02000000L

// SPI_PS_INPUT_CNTL_5
#define SPI_PS_INPUT_CNTL_5__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_5__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_5__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_5__CYL_WRAP_MASK 0x0001e000L
#define SPI_PS_INPUT_CNTL_5__PT_SPRITE_TEX_MASK 0x00020000L
#define SPI_PS_INPUT_CNTL_5__DUP_MASK 0x00040000L
#define SPI_PS_INPUT_CNTL_5__FP16_INTERP_MODE_MASK 0x00080000L
#define SPI_PS_INPUT_CNTL_5__USE_DEFAULT_ATTR1_MASK 0x00100000L
#define SPI_PS_INPUT_CNTL_5__DEFAULT_VAL_ATTR1_MASK 0x00600000L
#define SPI_PS_INPUT_CNTL_5__PT_SPRITE_TEX_ATTR1_MASK 0x00800000L
#define SPI_PS_INPUT_CNTL_5__ATTR0_VALID_MASK 0x01000000L
#define SPI_PS_INPUT_CNTL_5__ATTR1_VALID_MASK 0x02000000L

// SPI_PS_INPUT_CNTL_6
#define SPI_PS_INPUT_CNTL_6__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_6__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_6__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_6__CYL_WRAP_MASK 0x0001e000L
#define SPI_PS_INPUT_CNTL_6__PT_SPRITE_TEX_MASK 0x00020000L
#define SPI_PS_INPUT_CNTL_6__DUP_MASK 0x00040000L
#define SPI_PS_INPUT_CNTL_6__FP16_INTERP_MODE_MASK 0x00080000L
#define SPI_PS_INPUT_CNTL_6__USE_DEFAULT_ATTR1_MASK 0x00100000L
#define SPI_PS_INPUT_CNTL_6__DEFAULT_VAL_ATTR1_MASK 0x00600000L
#define SPI_PS_INPUT_CNTL_6__PT_SPRITE_TEX_ATTR1_MASK 0x00800000L
#define SPI_PS_INPUT_CNTL_6__ATTR0_VALID_MASK 0x01000000L
#define SPI_PS_INPUT_CNTL_6__ATTR1_VALID_MASK 0x02000000L

// SPI_PS_INPUT_CNTL_7
#define SPI_PS_INPUT_CNTL_7__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_7__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_7__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_7__CYL_WRAP_MASK 0x0001e000L
#define SPI_PS_INPUT_CNTL_7__PT_SPRITE_TEX_MASK 0x00020000L
#define SPI_PS_INPUT_CNTL_7__DUP_MASK 0x00040000L
#define SPI_PS_INPUT_CNTL_7__FP16_INTERP_MODE_MASK 0x00080000L
#define SPI_PS_INPUT_CNTL_7__USE_DEFAULT_ATTR1_MASK 0x00100000L
#define SPI_PS_INPUT_CNTL_7__DEFAULT_VAL_ATTR1_MASK 0x00600000L
#define SPI_PS_INPUT_CNTL_7__PT_SPRITE_TEX_ATTR1_MASK 0x00800000L
#define SPI_PS_INPUT_CNTL_7__ATTR0_VALID_MASK 0x01000000L
#define SPI_PS_INPUT_CNTL_7__ATTR1_VALID_MASK 0x02000000L

// SPI_PS_INPUT_CNTL_8
#define SPI_PS_INPUT_CNTL_8__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_8__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_8__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_8__CYL_WRAP_MASK 0x0001e000L
#define SPI_PS_INPUT_CNTL_8__PT_SPRITE_TEX_MASK 0x00020000L
#define SPI_PS_INPUT_CNTL_8__DUP_MASK 0x00040000L
#define SPI_PS_INPUT_CNTL_8__FP16_INTERP_MODE_MASK 0x00080000L
#define SPI_PS_INPUT_CNTL_8__USE_DEFAULT_ATTR1_MASK 0x00100000L
#define SPI_PS_INPUT_CNTL_8__DEFAULT_VAL_ATTR1_MASK 0x00600000L
#define SPI_PS_INPUT_CNTL_8__PT_SPRITE_TEX_ATTR1_MASK 0x00800000L
#define SPI_PS_INPUT_CNTL_8__ATTR0_VALID_MASK 0x01000000L
#define SPI_PS_INPUT_CNTL_8__ATTR1_VALID_MASK 0x02000000L

// SPI_PS_INPUT_CNTL_9
#define SPI_PS_INPUT_CNTL_9__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_9__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_9__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_9__CYL_WRAP_MASK 0x0001e000L
#define SPI_PS_INPUT_CNTL_9__PT_SPRITE_TEX_MASK 0x00020000L
#define SPI_PS_INPUT_CNTL_9__DUP_MASK 0x00040000L
#define SPI_PS_INPUT_CNTL_9__FP16_INTERP_MODE_MASK 0x00080000L
#define SPI_PS_INPUT_CNTL_9__USE_DEFAULT_ATTR1_MASK 0x00100000L
#define SPI_PS_INPUT_CNTL_9__DEFAULT_VAL_ATTR1_MASK 0x00600000L
#define SPI_PS_INPUT_CNTL_9__PT_SPRITE_TEX_ATTR1_MASK 0x00800000L
#define SPI_PS_INPUT_CNTL_9__ATTR0_VALID_MASK 0x01000000L
#define SPI_PS_INPUT_CNTL_9__ATTR1_VALID_MASK 0x02000000L

// SPI_PS_INPUT_CNTL_10
#define SPI_PS_INPUT_CNTL_10__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_10__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_10__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_10__CYL_WRAP_MASK 0x0001e000L
#define SPI_PS_INPUT_CNTL_10__PT_SPRITE_TEX_MASK 0x00020000L
#define SPI_PS_INPUT_CNTL_10__DUP_MASK 0x00040000L
#define SPI_PS_INPUT_CNTL_10__FP16_INTERP_MODE_MASK 0x00080000L
#define SPI_PS_INPUT_CNTL_10__USE_DEFAULT_ATTR1_MASK 0x00100000L
#define SPI_PS_INPUT_CNTL_10__DEFAULT_VAL_ATTR1_MASK 0x00600000L
#define SPI_PS_INPUT_CNTL_10__PT_SPRITE_TEX_ATTR1_MASK 0x00800000L
#define SPI_PS_INPUT_CNTL_10__ATTR0_VALID_MASK 0x01000000L
#define SPI_PS_INPUT_CNTL_10__ATTR1_VALID_MASK 0x02000000L

// SPI_PS_INPUT_CNTL_11
#define SPI_PS_INPUT_CNTL_11__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_11__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_11__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_11__CYL_WRAP_MASK 0x0001e000L
#define SPI_PS_INPUT_CNTL_11__PT_SPRITE_TEX_MASK 0x00020000L
#define SPI_PS_INPUT_CNTL_11__DUP_MASK 0x00040000L
#define SPI_PS_INPUT_CNTL_11__FP16_INTERP_MODE_MASK 0x00080000L
#define SPI_PS_INPUT_CNTL_11__USE_DEFAULT_ATTR1_MASK 0x00100000L
#define SPI_PS_INPUT_CNTL_11__DEFAULT_VAL_ATTR1_MASK 0x00600000L
#define SPI_PS_INPUT_CNTL_11__PT_SPRITE_TEX_ATTR1_MASK 0x00800000L
#define SPI_PS_INPUT_CNTL_11__ATTR0_VALID_MASK 0x01000000L
#define SPI_PS_INPUT_CNTL_11__ATTR1_VALID_MASK 0x02000000L

// SPI_PS_INPUT_CNTL_12
#define SPI_PS_INPUT_CNTL_12__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_12__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_12__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_12__CYL_WRAP_MASK 0x0001e000L
#define SPI_PS_INPUT_CNTL_12__PT_SPRITE_TEX_MASK 0x00020000L
#define SPI_PS_INPUT_CNTL_12__DUP_MASK 0x00040000L
#define SPI_PS_INPUT_CNTL_12__FP16_INTERP_MODE_MASK 0x00080000L
#define SPI_PS_INPUT_CNTL_12__USE_DEFAULT_ATTR1_MASK 0x00100000L
#define SPI_PS_INPUT_CNTL_12__DEFAULT_VAL_ATTR1_MASK 0x00600000L
#define SPI_PS_INPUT_CNTL_12__PT_SPRITE_TEX_ATTR1_MASK 0x00800000L
#define SPI_PS_INPUT_CNTL_12__ATTR0_VALID_MASK 0x01000000L
#define SPI_PS_INPUT_CNTL_12__ATTR1_VALID_MASK 0x02000000L

// SPI_PS_INPUT_CNTL_13
#define SPI_PS_INPUT_CNTL_13__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_13__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_13__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_13__CYL_WRAP_MASK 0x0001e000L
#define SPI_PS_INPUT_CNTL_13__PT_SPRITE_TEX_MASK 0x00020000L
#define SPI_PS_INPUT_CNTL_13__DUP_MASK 0x00040000L
#define SPI_PS_INPUT_CNTL_13__FP16_INTERP_MODE_MASK 0x00080000L
#define SPI_PS_INPUT_CNTL_13__USE_DEFAULT_ATTR1_MASK 0x00100000L
#define SPI_PS_INPUT_CNTL_13__DEFAULT_VAL_ATTR1_MASK 0x00600000L
#define SPI_PS_INPUT_CNTL_13__PT_SPRITE_TEX_ATTR1_MASK 0x00800000L
#define SPI_PS_INPUT_CNTL_13__ATTR0_VALID_MASK 0x01000000L
#define SPI_PS_INPUT_CNTL_13__ATTR1_VALID_MASK 0x02000000L

// SPI_PS_INPUT_CNTL_14
#define SPI_PS_INPUT_CNTL_14__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_14__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_14__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_14__CYL_WRAP_MASK 0x0001e000L
#define SPI_PS_INPUT_CNTL_14__PT_SPRITE_TEX_MASK 0x00020000L
#define SPI_PS_INPUT_CNTL_14__DUP_MASK 0x00040000L
#define SPI_PS_INPUT_CNTL_14__FP16_INTERP_MODE_MASK 0x00080000L
#define SPI_PS_INPUT_CNTL_14__USE_DEFAULT_ATTR1_MASK 0x00100000L
#define SPI_PS_INPUT_CNTL_14__DEFAULT_VAL_ATTR1_MASK 0x00600000L
#define SPI_PS_INPUT_CNTL_14__PT_SPRITE_TEX_ATTR1_MASK 0x00800000L
#define SPI_PS_INPUT_CNTL_14__ATTR0_VALID_MASK 0x01000000L
#define SPI_PS_INPUT_CNTL_14__ATTR1_VALID_MASK 0x02000000L

// SPI_PS_INPUT_CNTL_15
#define SPI_PS_INPUT_CNTL_15__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_15__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_15__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_15__CYL_WRAP_MASK 0x0001e000L
#define SPI_PS_INPUT_CNTL_15__PT_SPRITE_TEX_MASK 0x00020000L
#define SPI_PS_INPUT_CNTL_15__DUP_MASK 0x00040000L
#define SPI_PS_INPUT_CNTL_15__FP16_INTERP_MODE_MASK 0x00080000L
#define SPI_PS_INPUT_CNTL_15__USE_DEFAULT_ATTR1_MASK 0x00100000L
#define SPI_PS_INPUT_CNTL_15__DEFAULT_VAL_ATTR1_MASK 0x00600000L
#define SPI_PS_INPUT_CNTL_15__PT_SPRITE_TEX_ATTR1_MASK 0x00800000L
#define SPI_PS_INPUT_CNTL_15__ATTR0_VALID_MASK 0x01000000L
#define SPI_PS_INPUT_CNTL_15__ATTR1_VALID_MASK 0x02000000L

// SPI_PS_INPUT_CNTL_16
#define SPI_PS_INPUT_CNTL_16__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_16__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_16__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_16__CYL_WRAP_MASK 0x0001e000L
#define SPI_PS_INPUT_CNTL_16__PT_SPRITE_TEX_MASK 0x00020000L
#define SPI_PS_INPUT_CNTL_16__DUP_MASK 0x00040000L
#define SPI_PS_INPUT_CNTL_16__FP16_INTERP_MODE_MASK 0x00080000L
#define SPI_PS_INPUT_CNTL_16__USE_DEFAULT_ATTR1_MASK 0x00100000L
#define SPI_PS_INPUT_CNTL_16__DEFAULT_VAL_ATTR1_MASK 0x00600000L
#define SPI_PS_INPUT_CNTL_16__PT_SPRITE_TEX_ATTR1_MASK 0x00800000L
#define SPI_PS_INPUT_CNTL_16__ATTR0_VALID_MASK 0x01000000L
#define SPI_PS_INPUT_CNTL_16__ATTR1_VALID_MASK 0x02000000L

// SPI_PS_INPUT_CNTL_17
#define SPI_PS_INPUT_CNTL_17__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_17__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_17__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_17__CYL_WRAP_MASK 0x0001e000L
#define SPI_PS_INPUT_CNTL_17__PT_SPRITE_TEX_MASK 0x00020000L
#define SPI_PS_INPUT_CNTL_17__DUP_MASK 0x00040000L
#define SPI_PS_INPUT_CNTL_17__FP16_INTERP_MODE_MASK 0x00080000L
#define SPI_PS_INPUT_CNTL_17__USE_DEFAULT_ATTR1_MASK 0x00100000L
#define SPI_PS_INPUT_CNTL_17__DEFAULT_VAL_ATTR1_MASK 0x00600000L
#define SPI_PS_INPUT_CNTL_17__PT_SPRITE_TEX_ATTR1_MASK 0x00800000L
#define SPI_PS_INPUT_CNTL_17__ATTR0_VALID_MASK 0x01000000L
#define SPI_PS_INPUT_CNTL_17__ATTR1_VALID_MASK 0x02000000L

// SPI_PS_INPUT_CNTL_18
#define SPI_PS_INPUT_CNTL_18__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_18__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_18__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_18__CYL_WRAP_MASK 0x0001e000L
#define SPI_PS_INPUT_CNTL_18__PT_SPRITE_TEX_MASK 0x00020000L
#define SPI_PS_INPUT_CNTL_18__DUP_MASK 0x00040000L
#define SPI_PS_INPUT_CNTL_18__FP16_INTERP_MODE_MASK 0x00080000L
#define SPI_PS_INPUT_CNTL_18__USE_DEFAULT_ATTR1_MASK 0x00100000L
#define SPI_PS_INPUT_CNTL_18__DEFAULT_VAL_ATTR1_MASK 0x00600000L
#define SPI_PS_INPUT_CNTL_18__PT_SPRITE_TEX_ATTR1_MASK 0x00800000L
#define SPI_PS_INPUT_CNTL_18__ATTR0_VALID_MASK 0x01000000L
#define SPI_PS_INPUT_CNTL_18__ATTR1_VALID_MASK 0x02000000L

// SPI_PS_INPUT_CNTL_19
#define SPI_PS_INPUT_CNTL_19__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_19__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_19__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_19__CYL_WRAP_MASK 0x0001e000L
#define SPI_PS_INPUT_CNTL_19__PT_SPRITE_TEX_MASK 0x00020000L
#define SPI_PS_INPUT_CNTL_19__DUP_MASK 0x00040000L
#define SPI_PS_INPUT_CNTL_19__FP16_INTERP_MODE_MASK 0x00080000L
#define SPI_PS_INPUT_CNTL_19__USE_DEFAULT_ATTR1_MASK 0x00100000L
#define SPI_PS_INPUT_CNTL_19__DEFAULT_VAL_ATTR1_MASK 0x00600000L
#define SPI_PS_INPUT_CNTL_19__PT_SPRITE_TEX_ATTR1_MASK 0x00800000L
#define SPI_PS_INPUT_CNTL_19__ATTR0_VALID_MASK 0x01000000L
#define SPI_PS_INPUT_CNTL_19__ATTR1_VALID_MASK 0x02000000L

// SPI_PS_INPUT_CNTL_20
#define SPI_PS_INPUT_CNTL_20__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_20__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_20__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_20__DUP_MASK 0x00040000L
#define SPI_PS_INPUT_CNTL_20__FP16_INTERP_MODE_MASK 0x00080000L
#define SPI_PS_INPUT_CNTL_20__USE_DEFAULT_ATTR1_MASK 0x00100000L
#define SPI_PS_INPUT_CNTL_20__DEFAULT_VAL_ATTR1_MASK 0x00600000L
#define SPI_PS_INPUT_CNTL_20__ATTR0_VALID_MASK 0x01000000L
#define SPI_PS_INPUT_CNTL_20__ATTR1_VALID_MASK 0x02000000L

// SPI_PS_INPUT_CNTL_21
#define SPI_PS_INPUT_CNTL_21__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_21__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_21__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_21__DUP_MASK 0x00040000L
#define SPI_PS_INPUT_CNTL_21__FP16_INTERP_MODE_MASK 0x00080000L
#define SPI_PS_INPUT_CNTL_21__USE_DEFAULT_ATTR1_MASK 0x00100000L
#define SPI_PS_INPUT_CNTL_21__DEFAULT_VAL_ATTR1_MASK 0x00600000L
#define SPI_PS_INPUT_CNTL_21__ATTR0_VALID_MASK 0x01000000L
#define SPI_PS_INPUT_CNTL_21__ATTR1_VALID_MASK 0x02000000L

// SPI_PS_INPUT_CNTL_22
#define SPI_PS_INPUT_CNTL_22__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_22__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_22__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_22__DUP_MASK 0x00040000L
#define SPI_PS_INPUT_CNTL_22__FP16_INTERP_MODE_MASK 0x00080000L
#define SPI_PS_INPUT_CNTL_22__USE_DEFAULT_ATTR1_MASK 0x00100000L
#define SPI_PS_INPUT_CNTL_22__DEFAULT_VAL_ATTR1_MASK 0x00600000L
#define SPI_PS_INPUT_CNTL_22__ATTR0_VALID_MASK 0x01000000L
#define SPI_PS_INPUT_CNTL_22__ATTR1_VALID_MASK 0x02000000L

// SPI_PS_INPUT_CNTL_23
#define SPI_PS_INPUT_CNTL_23__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_23__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_23__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_23__DUP_MASK 0x00040000L
#define SPI_PS_INPUT_CNTL_23__FP16_INTERP_MODE_MASK 0x00080000L
#define SPI_PS_INPUT_CNTL_23__USE_DEFAULT_ATTR1_MASK 0x00100000L
#define SPI_PS_INPUT_CNTL_23__DEFAULT_VAL_ATTR1_MASK 0x00600000L
#define SPI_PS_INPUT_CNTL_23__ATTR0_VALID_MASK 0x01000000L
#define SPI_PS_INPUT_CNTL_23__ATTR1_VALID_MASK 0x02000000L

// SPI_PS_INPUT_CNTL_24
#define SPI_PS_INPUT_CNTL_24__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_24__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_24__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_24__DUP_MASK 0x00040000L
#define SPI_PS_INPUT_CNTL_24__FP16_INTERP_MODE_MASK 0x00080000L
#define SPI_PS_INPUT_CNTL_24__USE_DEFAULT_ATTR1_MASK 0x00100000L
#define SPI_PS_INPUT_CNTL_24__DEFAULT_VAL_ATTR1_MASK 0x00600000L
#define SPI_PS_INPUT_CNTL_24__ATTR0_VALID_MASK 0x01000000L
#define SPI_PS_INPUT_CNTL_24__ATTR1_VALID_MASK 0x02000000L

// SPI_PS_INPUT_CNTL_25
#define SPI_PS_INPUT_CNTL_25__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_25__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_25__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_25__DUP_MASK 0x00040000L
#define SPI_PS_INPUT_CNTL_25__FP16_INTERP_MODE_MASK 0x00080000L
#define SPI_PS_INPUT_CNTL_25__USE_DEFAULT_ATTR1_MASK 0x00100000L
#define SPI_PS_INPUT_CNTL_25__DEFAULT_VAL_ATTR1_MASK 0x00600000L
#define SPI_PS_INPUT_CNTL_25__ATTR0_VALID_MASK 0x01000000L
#define SPI_PS_INPUT_CNTL_25__ATTR1_VALID_MASK 0x02000000L

// SPI_PS_INPUT_CNTL_26
#define SPI_PS_INPUT_CNTL_26__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_26__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_26__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_26__DUP_MASK 0x00040000L
#define SPI_PS_INPUT_CNTL_26__FP16_INTERP_MODE_MASK 0x00080000L
#define SPI_PS_INPUT_CNTL_26__USE_DEFAULT_ATTR1_MASK 0x00100000L
#define SPI_PS_INPUT_CNTL_26__DEFAULT_VAL_ATTR1_MASK 0x00600000L
#define SPI_PS_INPUT_CNTL_26__ATTR0_VALID_MASK 0x01000000L
#define SPI_PS_INPUT_CNTL_26__ATTR1_VALID_MASK 0x02000000L

// SPI_PS_INPUT_CNTL_27
#define SPI_PS_INPUT_CNTL_27__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_27__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_27__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_27__DUP_MASK 0x00040000L
#define SPI_PS_INPUT_CNTL_27__FP16_INTERP_MODE_MASK 0x00080000L
#define SPI_PS_INPUT_CNTL_27__USE_DEFAULT_ATTR1_MASK 0x00100000L
#define SPI_PS_INPUT_CNTL_27__DEFAULT_VAL_ATTR1_MASK 0x00600000L
#define SPI_PS_INPUT_CNTL_27__ATTR0_VALID_MASK 0x01000000L
#define SPI_PS_INPUT_CNTL_27__ATTR1_VALID_MASK 0x02000000L

// SPI_PS_INPUT_CNTL_28
#define SPI_PS_INPUT_CNTL_28__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_28__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_28__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_28__DUP_MASK 0x00040000L
#define SPI_PS_INPUT_CNTL_28__FP16_INTERP_MODE_MASK 0x00080000L
#define SPI_PS_INPUT_CNTL_28__USE_DEFAULT_ATTR1_MASK 0x00100000L
#define SPI_PS_INPUT_CNTL_28__DEFAULT_VAL_ATTR1_MASK 0x00600000L
#define SPI_PS_INPUT_CNTL_28__ATTR0_VALID_MASK 0x01000000L
#define SPI_PS_INPUT_CNTL_28__ATTR1_VALID_MASK 0x02000000L

// SPI_PS_INPUT_CNTL_29
#define SPI_PS_INPUT_CNTL_29__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_29__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_29__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_29__DUP_MASK 0x00040000L
#define SPI_PS_INPUT_CNTL_29__FP16_INTERP_MODE_MASK 0x00080000L
#define SPI_PS_INPUT_CNTL_29__USE_DEFAULT_ATTR1_MASK 0x00100000L
#define SPI_PS_INPUT_CNTL_29__DEFAULT_VAL_ATTR1_MASK 0x00600000L
#define SPI_PS_INPUT_CNTL_29__ATTR0_VALID_MASK 0x01000000L
#define SPI_PS_INPUT_CNTL_29__ATTR1_VALID_MASK 0x02000000L

// SPI_PS_INPUT_CNTL_30
#define SPI_PS_INPUT_CNTL_30__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_30__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_30__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_30__DUP_MASK 0x00040000L
#define SPI_PS_INPUT_CNTL_30__FP16_INTERP_MODE_MASK 0x00080000L
#define SPI_PS_INPUT_CNTL_30__USE_DEFAULT_ATTR1_MASK 0x00100000L
#define SPI_PS_INPUT_CNTL_30__DEFAULT_VAL_ATTR1_MASK 0x00600000L
#define SPI_PS_INPUT_CNTL_30__ATTR0_VALID_MASK 0x01000000L
#define SPI_PS_INPUT_CNTL_30__ATTR1_VALID_MASK 0x02000000L

// SPI_PS_INPUT_CNTL_31
#define SPI_PS_INPUT_CNTL_31__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_31__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_31__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_31__DUP_MASK 0x00040000L
#define SPI_PS_INPUT_CNTL_31__FP16_INTERP_MODE_MASK 0x00080000L
#define SPI_PS_INPUT_CNTL_31__USE_DEFAULT_ATTR1_MASK 0x00100000L
#define SPI_PS_INPUT_CNTL_31__DEFAULT_VAL_ATTR1_MASK 0x00600000L
#define SPI_PS_INPUT_CNTL_31__ATTR0_VALID_MASK 0x01000000L
#define SPI_PS_INPUT_CNTL_31__ATTR1_VALID_MASK 0x02000000L

// SPI_VS_OUT_CONFIG
#define SPI_VS_OUT_CONFIG__VS_EXPORT_COUNT_MASK 0x0000003eL
#define SPI_VS_OUT_CONFIG__VS_HALF_PACK_MASK 0x00000040L

// SPI_PS_INPUT_ENA
#define SPI_PS_INPUT_ENA__PERSP_SAMPLE_ENA_MASK 0x00000001L
#define SPI_PS_INPUT_ENA__PERSP_CENTER_ENA_MASK 0x00000002L
#define SPI_PS_INPUT_ENA__PERSP_CENTROID_ENA_MASK 0x00000004L
#define SPI_PS_INPUT_ENA__PERSP_PULL_MODEL_ENA_MASK 0x00000008L
#define SPI_PS_INPUT_ENA__LINEAR_SAMPLE_ENA_MASK 0x00000010L
#define SPI_PS_INPUT_ENA__LINEAR_CENTER_ENA_MASK 0x00000020L
#define SPI_PS_INPUT_ENA__LINEAR_CENTROID_ENA_MASK 0x00000040L
#define SPI_PS_INPUT_ENA__LINE_STIPPLE_TEX_ENA_MASK 0x00000080L
#define SPI_PS_INPUT_ENA__POS_X_FLOAT_ENA_MASK 0x00000100L
#define SPI_PS_INPUT_ENA__POS_Y_FLOAT_ENA_MASK 0x00000200L
#define SPI_PS_INPUT_ENA__POS_Z_FLOAT_ENA_MASK 0x00000400L
#define SPI_PS_INPUT_ENA__POS_W_FLOAT_ENA_MASK 0x00000800L
#define SPI_PS_INPUT_ENA__FRONT_FACE_ENA_MASK 0x00001000L
#define SPI_PS_INPUT_ENA__ANCILLARY_ENA_MASK 0x00002000L
#define SPI_PS_INPUT_ENA__SAMPLE_COVERAGE_ENA_MASK 0x00004000L
#define SPI_PS_INPUT_ENA__POS_FIXED_PT_ENA_MASK 0x00008000L

// SPI_PS_INPUT_ADDR
#define SPI_PS_INPUT_ADDR__PERSP_SAMPLE_ENA_MASK 0x00000001L
#define SPI_PS_INPUT_ADDR__PERSP_CENTER_ENA_MASK 0x00000002L
#define SPI_PS_INPUT_ADDR__PERSP_CENTROID_ENA_MASK 0x00000004L
#define SPI_PS_INPUT_ADDR__PERSP_PULL_MODEL_ENA_MASK 0x00000008L
#define SPI_PS_INPUT_ADDR__LINEAR_SAMPLE_ENA_MASK 0x00000010L
#define SPI_PS_INPUT_ADDR__LINEAR_CENTER_ENA_MASK 0x00000020L
#define SPI_PS_INPUT_ADDR__LINEAR_CENTROID_ENA_MASK 0x00000040L
#define SPI_PS_INPUT_ADDR__LINE_STIPPLE_TEX_ENA_MASK 0x00000080L
#define SPI_PS_INPUT_ADDR__POS_X_FLOAT_ENA_MASK 0x00000100L
#define SPI_PS_INPUT_ADDR__POS_Y_FLOAT_ENA_MASK 0x00000200L
#define SPI_PS_INPUT_ADDR__POS_Z_FLOAT_ENA_MASK 0x00000400L
#define SPI_PS_INPUT_ADDR__POS_W_FLOAT_ENA_MASK 0x00000800L
#define SPI_PS_INPUT_ADDR__FRONT_FACE_ENA_MASK 0x00001000L
#define SPI_PS_INPUT_ADDR__ANCILLARY_ENA_MASK 0x00002000L
#define SPI_PS_INPUT_ADDR__SAMPLE_COVERAGE_ENA_MASK 0x00004000L
#define SPI_PS_INPUT_ADDR__POS_FIXED_PT_ENA_MASK 0x00008000L

// SPI_INTERP_CONTROL_0
#define SPI_INTERP_CONTROL_0__FLAT_SHADE_ENA_MASK 0x00000001L
#define SPI_INTERP_CONTROL_0__PNT_SPRITE_ENA_MASK 0x00000002L
#define SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_X_MASK 0x0000001cL
#define SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_Y_MASK 0x000000e0L
#define SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_Z_MASK 0x00000700L
#define SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_W_MASK 0x00003800L
#define SPI_INTERP_CONTROL_0__PNT_SPRITE_TOP_1_MASK 0x00004000L

// SPI_PS_IN_CONTROL
#define SPI_PS_IN_CONTROL__NUM_INTERP_MASK 0x0000003fL
#define SPI_PS_IN_CONTROL__PARAM_GEN_MASK 0x00000040L
#define SPI_PS_IN_CONTROL__OFFCHIP_PARAM_EN_MASK 0x00000080L
#define SPI_PS_IN_CONTROL__LATE_PC_DEALLOC_MASK 0x00000100L
#define SPI_PS_IN_CONTROL__BC_OPTIMIZE_DISABLE_MASK 0x00004000L

// SPI_BARYC_CNTL
#define SPI_BARYC_CNTL__PERSP_CENTER_CNTL_MASK 0x00000001L
#define SPI_BARYC_CNTL__PERSP_CENTROID_CNTL_MASK 0x00000010L
#define SPI_BARYC_CNTL__LINEAR_CENTER_CNTL_MASK 0x00000100L
#define SPI_BARYC_CNTL__LINEAR_CENTROID_CNTL_MASK 0x00001000L
#define SPI_BARYC_CNTL__POS_FLOAT_LOCATION_MASK 0x00030000L
#define SPI_BARYC_CNTL__POS_FLOAT_ULC_MASK 0x00100000L
#define SPI_BARYC_CNTL__FRONT_FACE_ALL_BITS_MASK 0x01000000L

// SPI_TMPRING_SIZE
#define SPI_TMPRING_SIZE__WAVES_MASK 0x00000fffL
#define SPI_TMPRING_SIZE__WAVESIZE_MASK 0x01fff000L

// SPI_SHADER_POS_FORMAT
#define SPI_SHADER_POS_FORMAT__POS0_EXPORT_FORMAT_MASK 0x0000000fL
#define SPI_SHADER_POS_FORMAT__POS1_EXPORT_FORMAT_MASK 0x000000f0L
#define SPI_SHADER_POS_FORMAT__POS2_EXPORT_FORMAT_MASK 0x00000f00L
#define SPI_SHADER_POS_FORMAT__POS3_EXPORT_FORMAT_MASK 0x0000f000L

// SPI_SHADER_Z_FORMAT
#define SPI_SHADER_Z_FORMAT__Z_EXPORT_FORMAT_MASK 0x0000000fL

// SPI_SHADER_COL_FORMAT
#define SPI_SHADER_COL_FORMAT__COL0_EXPORT_FORMAT_MASK 0x0000000fL
#define SPI_SHADER_COL_FORMAT__COL1_EXPORT_FORMAT_MASK 0x000000f0L
#define SPI_SHADER_COL_FORMAT__COL2_EXPORT_FORMAT_MASK 0x00000f00L
#define SPI_SHADER_COL_FORMAT__COL3_EXPORT_FORMAT_MASK 0x0000f000L
#define SPI_SHADER_COL_FORMAT__COL4_EXPORT_FORMAT_MASK 0x000f0000L
#define SPI_SHADER_COL_FORMAT__COL5_EXPORT_FORMAT_MASK 0x00f00000L
#define SPI_SHADER_COL_FORMAT__COL6_EXPORT_FORMAT_MASK 0x0f000000L
#define SPI_SHADER_COL_FORMAT__COL7_EXPORT_FORMAT_MASK 0xf0000000L

// SPI_CONFIG_CNTL
#define SPI_CONFIG_CNTL__GPR_WRITE_PRIORITY_MASK 0x001fffffL
#define SPI_CONFIG_CNTL__EXP_PRIORITY_ORDER_MASK 0x00e00000L
#define SPI_CONFIG_CNTL__ENABLE_SQG_TOP_EVENTS_MASK 0x01000000L
#define SPI_CONFIG_CNTL__ENABLE_SQG_BOP_EVENTS_MASK 0x02000000L
#define SPI_CONFIG_CNTL__RSRC_MGMT_RESET_MASK 0x04000000L
#define SPI_CONFIG_CNTL__TTRACE_STALL_ALL_MASK 0x08000000L
#define SPI_CONFIG_CNTL__ALLOC_ARB_LRU_ENA_MASK 0x10000000L
#define SPI_CONFIG_CNTL__EXP_ARB_LRU_ENA_MASK 0x20000000L
#define SPI_CONFIG_CNTL__PS_PKR_PRIORITY_CNTL_MASK 0xc0000000L

// SPI_CONFIG_CNTL_1
#define SPI_CONFIG_CNTL_1__VTX_DONE_DELAY_MASK 0x0000000fL
#define SPI_CONFIG_CNTL_1__INTERP_ONE_PRIM_PER_ROW_MASK 0x00000010L
#define SPI_CONFIG_CNTL_1__BATON_RESET_DISABLE_MASK 0x00000020L
#define SPI_CONFIG_CNTL_1__PC_LIMIT_ENABLE_MASK 0x00000040L
#define SPI_CONFIG_CNTL_1__PC_LIMIT_STRICT_MASK 0x00000080L
#define SPI_CONFIG_CNTL_1__CRC_SIMD_ID_WADDR_DISABLE_MASK 0x00000100L
#define SPI_CONFIG_CNTL_1__LBPW_CU_CHK_MODE_MASK 0x00000200L
#define SPI_CONFIG_CNTL_1__LBPW_CU_CHK_CNT_MASK 0x00003c00L
#define SPI_CONFIG_CNTL_1__CSC_PWR_SAVE_DISABLE_MASK 0x00004000L
#define SPI_CONFIG_CNTL_1__CSG_PWR_SAVE_DISABLE_MASK 0x00008000L
#define SPI_CONFIG_CNTL_1__PC_LIMIT_SIZE_MASK 0xffff0000L

// SPI_CONFIG_CNTL_2
#define SPI_CONFIG_CNTL_2__CONTEXT_SAVE_WAIT_GDS_REQUEST_CYCLE_OVHD_MASK 0x0000000fL
#define SPI_CONFIG_CNTL_2__CONTEXT_SAVE_WAIT_GDS_GRANT_CYCLE_OVHD_MASK 0x000000f0L

// SPI_PERFCOUNTER0_HI
#define SPI_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// SPI_PERFCOUNTER0_LO
#define SPI_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// SPI_PERFCOUNTER1_HI
#define SPI_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// SPI_PERFCOUNTER1_LO
#define SPI_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// SPI_PERFCOUNTER2_HI
#define SPI_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// SPI_PERFCOUNTER2_LO
#define SPI_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// SPI_PERFCOUNTER3_HI
#define SPI_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// SPI_PERFCOUNTER3_LO
#define SPI_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// SPI_PERFCOUNTER4_HI
#define SPI_PERFCOUNTER4_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// SPI_PERFCOUNTER4_LO
#define SPI_PERFCOUNTER4_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// SPI_PERFCOUNTER5_HI
#define SPI_PERFCOUNTER5_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// SPI_PERFCOUNTER5_LO
#define SPI_PERFCOUNTER5_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// SPI_PERFCOUNTER0_SELECT
#define SPI_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0x000003ffL
#define SPI_PERFCOUNTER0_SELECT__PERF_SEL1_MASK 0x000ffc00L
#define SPI_PERFCOUNTER0_SELECT__CNTR_MODE_MASK 0x00f00000L
#define SPI_PERFCOUNTER0_SELECT__PERF_MODE1_MASK 0x0f000000L
#define SPI_PERFCOUNTER0_SELECT__PERF_MODE_MASK 0xf0000000L

// SPI_PERFCOUNTER1_SELECT
#define SPI_PERFCOUNTER1_SELECT__PERF_SEL_MASK 0x000003ffL
#define SPI_PERFCOUNTER1_SELECT__PERF_SEL1_MASK 0x000ffc00L
#define SPI_PERFCOUNTER1_SELECT__CNTR_MODE_MASK 0x00f00000L
#define SPI_PERFCOUNTER1_SELECT__PERF_MODE1_MASK 0x0f000000L
#define SPI_PERFCOUNTER1_SELECT__PERF_MODE_MASK 0xf0000000L

// SPI_PERFCOUNTER2_SELECT
#define SPI_PERFCOUNTER2_SELECT__PERF_SEL_MASK 0x000003ffL
#define SPI_PERFCOUNTER2_SELECT__PERF_SEL1_MASK 0x000ffc00L
#define SPI_PERFCOUNTER2_SELECT__CNTR_MODE_MASK 0x00f00000L
#define SPI_PERFCOUNTER2_SELECT__PERF_MODE1_MASK 0x0f000000L
#define SPI_PERFCOUNTER2_SELECT__PERF_MODE_MASK 0xf0000000L

// SPI_PERFCOUNTER3_SELECT
#define SPI_PERFCOUNTER3_SELECT__PERF_SEL_MASK 0x000003ffL
#define SPI_PERFCOUNTER3_SELECT__PERF_SEL1_MASK 0x000ffc00L
#define SPI_PERFCOUNTER3_SELECT__CNTR_MODE_MASK 0x00f00000L
#define SPI_PERFCOUNTER3_SELECT__PERF_MODE1_MASK 0x0f000000L
#define SPI_PERFCOUNTER3_SELECT__PERF_MODE_MASK 0xf0000000L

// SPI_PERFCOUNTER0_SELECT1
#define SPI_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK 0x000003ffL
#define SPI_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK 0x000ffc00L
#define SPI_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK 0x0f000000L
#define SPI_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK 0xf0000000L

// SPI_PERFCOUNTER1_SELECT1
#define SPI_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK 0x000003ffL
#define SPI_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK 0x000ffc00L
#define SPI_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK 0x0f000000L
#define SPI_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK 0xf0000000L

// SPI_PERFCOUNTER2_SELECT1
#define SPI_PERFCOUNTER2_SELECT1__PERF_SEL2_MASK 0x000003ffL
#define SPI_PERFCOUNTER2_SELECT1__PERF_SEL3_MASK 0x000ffc00L
#define SPI_PERFCOUNTER2_SELECT1__PERF_MODE3_MASK 0x0f000000L
#define SPI_PERFCOUNTER2_SELECT1__PERF_MODE2_MASK 0xf0000000L

// SPI_PERFCOUNTER3_SELECT1
#define SPI_PERFCOUNTER3_SELECT1__PERF_SEL2_MASK 0x000003ffL
#define SPI_PERFCOUNTER3_SELECT1__PERF_SEL3_MASK 0x000ffc00L
#define SPI_PERFCOUNTER3_SELECT1__PERF_MODE3_MASK 0x0f000000L
#define SPI_PERFCOUNTER3_SELECT1__PERF_MODE2_MASK 0xf0000000L

// SPI_PERFCOUNTER4_SELECT
#define SPI_PERFCOUNTER4_SELECT__PERF_SEL_MASK 0x000000ffL

// SPI_PERFCOUNTER5_SELECT
#define SPI_PERFCOUNTER5_SELECT__PERF_SEL_MASK 0x000000ffL

// SPI_PERFCOUNTER_BINS
#define SPI_PERFCOUNTER_BINS__BIN0_MIN_MASK 0x0000000fL
#define SPI_PERFCOUNTER_BINS__BIN0_MAX_MASK 0x000000f0L
#define SPI_PERFCOUNTER_BINS__BIN1_MIN_MASK 0x00000f00L
#define SPI_PERFCOUNTER_BINS__BIN1_MAX_MASK 0x0000f000L
#define SPI_PERFCOUNTER_BINS__BIN2_MIN_MASK 0x000f0000L
#define SPI_PERFCOUNTER_BINS__BIN2_MAX_MASK 0x00f00000L
#define SPI_PERFCOUNTER_BINS__BIN3_MIN_MASK 0x0f000000L
#define SPI_PERFCOUNTER_BINS__BIN3_MAX_MASK 0xf0000000L

// CGTS_SM_CTRL_REG
#define CGTS_SM_CTRL_REG__ON_SEQ_DELAY_MASK 0x0000000fL
#define CGTS_SM_CTRL_REG__OFF_SEQ_DELAY_MASK 0x00000ff0L
#define CGTS_SM_CTRL_REG__MGCG_ENABLED_MASK 0x00001000L
#define CGTS_SM_CTRL_REG__BASE_MODE_MASK 0x00010000L
#define CGTS_SM_CTRL_REG__SM_MODE_MASK 0x000e0000L
#define CGTS_SM_CTRL_REG__SM_MODE_ENABLE_MASK 0x00100000L
#define CGTS_SM_CTRL_REG__OVERRIDE_MASK 0x00200000L
#define CGTS_SM_CTRL_REG__LS_OVERRIDE_MASK 0x00400000L
#define CGTS_SM_CTRL_REG__ON_MONITOR_ADD_EN_MASK 0x00800000L
#define CGTS_SM_CTRL_REG__ON_MONITOR_ADD_MASK 0xff000000L

// CGTS_RD_CTRL_REG
#define CGTS_RD_CTRL_REG__ROW_MUX_SEL_MASK 0x0000001fL
#define CGTS_RD_CTRL_REG__REG_MUX_SEL_MASK 0x00001f00L

// CGTS_RD_REG
#define CGTS_RD_REG__READ_DATA_MASK 0x00003fffL

// CGTS_TCC_DISABLE
#define CGTS_TCC_DISABLE__WRITE_DIS_MASK 0x00000001L
#define CGTS_TCC_DISABLE__TCC_DISABLE_MASK 0xffff0000L

// CGTS_USER_TCC_DISABLE
#define CGTS_USER_TCC_DISABLE__TCC_DISABLE_MASK 0xffff0000L

// CGTS_CU0_SP0_CTRL_REG
#define CGTS_CU0_SP0_CTRL_REG__SP00_MASK 0x0000007fL
#define CGTS_CU0_SP0_CTRL_REG__SP00_OVERRIDE_MASK 0x00000080L
#define CGTS_CU0_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU0_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU0_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU0_SP0_CTRL_REG__SP01_MASK 0x007f0000L
#define CGTS_CU0_SP0_CTRL_REG__SP01_OVERRIDE_MASK 0x00800000L
#define CGTS_CU0_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU0_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU0_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU0_LDS_SQ_CTRL_REG
#define CGTS_CU0_LDS_SQ_CTRL_REG__LDS_MASK 0x0000007fL
#define CGTS_CU0_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK 0x00000080L
#define CGTS_CU0_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU0_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU0_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU0_LDS_SQ_CTRL_REG__SQ_MASK 0x007f0000L
#define CGTS_CU0_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK 0x00800000L
#define CGTS_CU0_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU0_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU0_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU0_TA_SQC_CTRL_REG
#define CGTS_CU0_TA_SQC_CTRL_REG__TA_MASK 0x0000007fL
#define CGTS_CU0_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK 0x00000080L
#define CGTS_CU0_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU0_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU0_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU0_TA_SQC_CTRL_REG__SQC_MASK 0x007f0000L
#define CGTS_CU0_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK 0x00800000L
#define CGTS_CU0_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU0_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU0_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU0_SP1_CTRL_REG
#define CGTS_CU0_SP1_CTRL_REG__SP10_MASK 0x0000007fL
#define CGTS_CU0_SP1_CTRL_REG__SP10_OVERRIDE_MASK 0x00000080L
#define CGTS_CU0_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU0_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU0_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU0_SP1_CTRL_REG__SP11_MASK 0x007f0000L
#define CGTS_CU0_SP1_CTRL_REG__SP11_OVERRIDE_MASK 0x00800000L
#define CGTS_CU0_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU0_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU0_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU0_TD_TCP_CTRL_REG
#define CGTS_CU0_TD_TCP_CTRL_REG__TD_MASK 0x0000007fL
#define CGTS_CU0_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK 0x00000080L
#define CGTS_CU0_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU0_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU0_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU0_TD_TCP_CTRL_REG__TCPF_MASK 0x007f0000L
#define CGTS_CU0_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK 0x00800000L
#define CGTS_CU0_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU0_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU0_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU0_TCPI_CTRL_REG
#define CGTS_CU0_TCPI_CTRL_REG__TCPI_MASK 0x0000007fL
#define CGTS_CU0_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK 0x00000080L
#define CGTS_CU0_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU0_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU0_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU0_TCPI_CTRL_REG__RESERVED_MASK 0xfffff000L

// CGTS_CU1_SP0_CTRL_REG
#define CGTS_CU1_SP0_CTRL_REG__SP00_MASK 0x0000007fL
#define CGTS_CU1_SP0_CTRL_REG__SP00_OVERRIDE_MASK 0x00000080L
#define CGTS_CU1_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU1_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU1_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU1_SP0_CTRL_REG__SP01_MASK 0x007f0000L
#define CGTS_CU1_SP0_CTRL_REG__SP01_OVERRIDE_MASK 0x00800000L
#define CGTS_CU1_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU1_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU1_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU1_LDS_SQ_CTRL_REG
#define CGTS_CU1_LDS_SQ_CTRL_REG__LDS_MASK 0x0000007fL
#define CGTS_CU1_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK 0x00000080L
#define CGTS_CU1_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU1_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU1_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU1_LDS_SQ_CTRL_REG__SQ_MASK 0x007f0000L
#define CGTS_CU1_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK 0x00800000L
#define CGTS_CU1_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU1_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU1_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU1_TA_SQC_CTRL_REG
#define CGTS_CU1_TA_SQC_CTRL_REG__TA_MASK 0x0000007fL
#define CGTS_CU1_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK 0x00000080L
#define CGTS_CU1_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU1_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU1_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK 0x00000800L

// CGTS_CU1_SP1_CTRL_REG
#define CGTS_CU1_SP1_CTRL_REG__SP10_MASK 0x0000007fL
#define CGTS_CU1_SP1_CTRL_REG__SP10_OVERRIDE_MASK 0x00000080L
#define CGTS_CU1_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU1_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU1_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU1_SP1_CTRL_REG__SP11_MASK 0x007f0000L
#define CGTS_CU1_SP1_CTRL_REG__SP11_OVERRIDE_MASK 0x00800000L
#define CGTS_CU1_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU1_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU1_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU1_TD_TCP_CTRL_REG
#define CGTS_CU1_TD_TCP_CTRL_REG__TD_MASK 0x0000007fL
#define CGTS_CU1_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK 0x00000080L
#define CGTS_CU1_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU1_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU1_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU1_TD_TCP_CTRL_REG__TCPF_MASK 0x007f0000L
#define CGTS_CU1_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK 0x00800000L
#define CGTS_CU1_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU1_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU1_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU1_TCPI_CTRL_REG
#define CGTS_CU1_TCPI_CTRL_REG__TCPI_MASK 0x0000007fL
#define CGTS_CU1_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK 0x00000080L
#define CGTS_CU1_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU1_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU1_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU1_TCPI_CTRL_REG__RESERVED_MASK 0xfffff000L

// CGTS_CU2_SP0_CTRL_REG
#define CGTS_CU2_SP0_CTRL_REG__SP00_MASK 0x0000007fL
#define CGTS_CU2_SP0_CTRL_REG__SP00_OVERRIDE_MASK 0x00000080L
#define CGTS_CU2_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU2_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU2_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU2_SP0_CTRL_REG__SP01_MASK 0x007f0000L
#define CGTS_CU2_SP0_CTRL_REG__SP01_OVERRIDE_MASK 0x00800000L
#define CGTS_CU2_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU2_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU2_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU2_LDS_SQ_CTRL_REG
#define CGTS_CU2_LDS_SQ_CTRL_REG__LDS_MASK 0x0000007fL
#define CGTS_CU2_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK 0x00000080L
#define CGTS_CU2_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU2_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU2_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU2_LDS_SQ_CTRL_REG__SQ_MASK 0x007f0000L
#define CGTS_CU2_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK 0x00800000L
#define CGTS_CU2_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU2_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU2_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU2_TA_SQC_CTRL_REG
#define CGTS_CU2_TA_SQC_CTRL_REG__TA_MASK 0x0000007fL
#define CGTS_CU2_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK 0x00000080L
#define CGTS_CU2_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU2_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU2_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK 0x00000800L

// CGTS_CU2_SP1_CTRL_REG
#define CGTS_CU2_SP1_CTRL_REG__SP10_MASK 0x0000007fL
#define CGTS_CU2_SP1_CTRL_REG__SP10_OVERRIDE_MASK 0x00000080L
#define CGTS_CU2_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU2_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU2_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU2_SP1_CTRL_REG__SP11_MASK 0x007f0000L
#define CGTS_CU2_SP1_CTRL_REG__SP11_OVERRIDE_MASK 0x00800000L
#define CGTS_CU2_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU2_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU2_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU2_TD_TCP_CTRL_REG
#define CGTS_CU2_TD_TCP_CTRL_REG__TD_MASK 0x0000007fL
#define CGTS_CU2_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK 0x00000080L
#define CGTS_CU2_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU2_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU2_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU2_TD_TCP_CTRL_REG__TCPF_MASK 0x007f0000L
#define CGTS_CU2_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK 0x00800000L
#define CGTS_CU2_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU2_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU2_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU2_TCPI_CTRL_REG
#define CGTS_CU2_TCPI_CTRL_REG__TCPI_MASK 0x0000007fL
#define CGTS_CU2_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK 0x00000080L
#define CGTS_CU2_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU2_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU2_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU2_TCPI_CTRL_REG__RESERVED_MASK 0xfffff000L

// CGTS_CU3_SP0_CTRL_REG
#define CGTS_CU3_SP0_CTRL_REG__SP00_MASK 0x0000007fL
#define CGTS_CU3_SP0_CTRL_REG__SP00_OVERRIDE_MASK 0x00000080L
#define CGTS_CU3_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU3_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU3_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU3_SP0_CTRL_REG__SP01_MASK 0x007f0000L
#define CGTS_CU3_SP0_CTRL_REG__SP01_OVERRIDE_MASK 0x00800000L
#define CGTS_CU3_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU3_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU3_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU3_LDS_SQ_CTRL_REG
#define CGTS_CU3_LDS_SQ_CTRL_REG__LDS_MASK 0x0000007fL
#define CGTS_CU3_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK 0x00000080L
#define CGTS_CU3_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU3_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU3_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU3_LDS_SQ_CTRL_REG__SQ_MASK 0x007f0000L
#define CGTS_CU3_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK 0x00800000L
#define CGTS_CU3_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU3_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU3_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU3_TA_SQC_CTRL_REG
#define CGTS_CU3_TA_SQC_CTRL_REG__TA_MASK 0x0000007fL
#define CGTS_CU3_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK 0x00000080L
#define CGTS_CU3_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU3_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU3_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU3_TA_SQC_CTRL_REG__SQC_MASK 0x007f0000L
#define CGTS_CU3_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK 0x00800000L
#define CGTS_CU3_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU3_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU3_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU3_SP1_CTRL_REG
#define CGTS_CU3_SP1_CTRL_REG__SP10_MASK 0x0000007fL
#define CGTS_CU3_SP1_CTRL_REG__SP10_OVERRIDE_MASK 0x00000080L
#define CGTS_CU3_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU3_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU3_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU3_SP1_CTRL_REG__SP11_MASK 0x007f0000L
#define CGTS_CU3_SP1_CTRL_REG__SP11_OVERRIDE_MASK 0x00800000L
#define CGTS_CU3_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU3_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU3_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU3_TD_TCP_CTRL_REG
#define CGTS_CU3_TD_TCP_CTRL_REG__TD_MASK 0x0000007fL
#define CGTS_CU3_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK 0x00000080L
#define CGTS_CU3_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU3_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU3_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU3_TD_TCP_CTRL_REG__TCPF_MASK 0x007f0000L
#define CGTS_CU3_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK 0x00800000L
#define CGTS_CU3_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU3_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU3_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU3_TCPI_CTRL_REG
#define CGTS_CU3_TCPI_CTRL_REG__TCPI_MASK 0x0000007fL
#define CGTS_CU3_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK 0x00000080L
#define CGTS_CU3_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU3_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU3_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU3_TCPI_CTRL_REG__RESERVED_MASK 0xfffff000L

// CGTS_CU4_SP0_CTRL_REG
#define CGTS_CU4_SP0_CTRL_REG__SP00_MASK 0x0000007fL
#define CGTS_CU4_SP0_CTRL_REG__SP00_OVERRIDE_MASK 0x00000080L
#define CGTS_CU4_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU4_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU4_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU4_SP0_CTRL_REG__SP01_MASK 0x007f0000L
#define CGTS_CU4_SP0_CTRL_REG__SP01_OVERRIDE_MASK 0x00800000L
#define CGTS_CU4_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU4_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU4_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU4_LDS_SQ_CTRL_REG
#define CGTS_CU4_LDS_SQ_CTRL_REG__LDS_MASK 0x0000007fL
#define CGTS_CU4_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK 0x00000080L
#define CGTS_CU4_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU4_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU4_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU4_LDS_SQ_CTRL_REG__SQ_MASK 0x007f0000L
#define CGTS_CU4_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK 0x00800000L
#define CGTS_CU4_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU4_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU4_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU4_TA_SQC_CTRL_REG
#define CGTS_CU4_TA_SQC_CTRL_REG__TA_MASK 0x0000007fL
#define CGTS_CU4_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK 0x00000080L
#define CGTS_CU4_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU4_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU4_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK 0x00000800L

// CGTS_CU4_SP1_CTRL_REG
#define CGTS_CU4_SP1_CTRL_REG__SP10_MASK 0x0000007fL
#define CGTS_CU4_SP1_CTRL_REG__SP10_OVERRIDE_MASK 0x00000080L
#define CGTS_CU4_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU4_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU4_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU4_SP1_CTRL_REG__SP11_MASK 0x007f0000L
#define CGTS_CU4_SP1_CTRL_REG__SP11_OVERRIDE_MASK 0x00800000L
#define CGTS_CU4_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU4_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU4_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU4_TD_TCP_CTRL_REG
#define CGTS_CU4_TD_TCP_CTRL_REG__TD_MASK 0x0000007fL
#define CGTS_CU4_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK 0x00000080L
#define CGTS_CU4_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU4_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU4_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU4_TD_TCP_CTRL_REG__TCPF_MASK 0x007f0000L
#define CGTS_CU4_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK 0x00800000L
#define CGTS_CU4_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU4_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU4_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU4_TCPI_CTRL_REG
#define CGTS_CU4_TCPI_CTRL_REG__TCPI_MASK 0x0000007fL
#define CGTS_CU4_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK 0x00000080L
#define CGTS_CU4_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU4_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU4_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU4_TCPI_CTRL_REG__RESERVED_MASK 0xfffff000L

// CGTS_CU5_SP0_CTRL_REG
#define CGTS_CU5_SP0_CTRL_REG__SP00_MASK 0x0000007fL
#define CGTS_CU5_SP0_CTRL_REG__SP00_OVERRIDE_MASK 0x00000080L
#define CGTS_CU5_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU5_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU5_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU5_SP0_CTRL_REG__SP01_MASK 0x007f0000L
#define CGTS_CU5_SP0_CTRL_REG__SP01_OVERRIDE_MASK 0x00800000L
#define CGTS_CU5_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU5_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU5_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU5_LDS_SQ_CTRL_REG
#define CGTS_CU5_LDS_SQ_CTRL_REG__LDS_MASK 0x0000007fL
#define CGTS_CU5_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK 0x00000080L
#define CGTS_CU5_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU5_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU5_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU5_LDS_SQ_CTRL_REG__SQ_MASK 0x007f0000L
#define CGTS_CU5_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK 0x00800000L
#define CGTS_CU5_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU5_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU5_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU5_TA_SQC_CTRL_REG
#define CGTS_CU5_TA_SQC_CTRL_REG__TA_MASK 0x0000007fL
#define CGTS_CU5_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK 0x00000080L
#define CGTS_CU5_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU5_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU5_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK 0x00000800L

// CGTS_CU5_SP1_CTRL_REG
#define CGTS_CU5_SP1_CTRL_REG__SP10_MASK 0x0000007fL
#define CGTS_CU5_SP1_CTRL_REG__SP10_OVERRIDE_MASK 0x00000080L
#define CGTS_CU5_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU5_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU5_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU5_SP1_CTRL_REG__SP11_MASK 0x007f0000L
#define CGTS_CU5_SP1_CTRL_REG__SP11_OVERRIDE_MASK 0x00800000L
#define CGTS_CU5_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU5_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU5_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU5_TD_TCP_CTRL_REG
#define CGTS_CU5_TD_TCP_CTRL_REG__TD_MASK 0x0000007fL
#define CGTS_CU5_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK 0x00000080L
#define CGTS_CU5_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU5_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU5_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU5_TD_TCP_CTRL_REG__TCPF_MASK 0x007f0000L
#define CGTS_CU5_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK 0x00800000L
#define CGTS_CU5_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU5_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU5_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU5_TCPI_CTRL_REG
#define CGTS_CU5_TCPI_CTRL_REG__TCPI_MASK 0x0000007fL
#define CGTS_CU5_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK 0x00000080L
#define CGTS_CU5_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU5_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU5_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU5_TCPI_CTRL_REG__RESERVED_MASK 0xfffff000L

// CGTS_CU6_SP0_CTRL_REG
#define CGTS_CU6_SP0_CTRL_REG__SP00_MASK 0x0000007fL
#define CGTS_CU6_SP0_CTRL_REG__SP00_OVERRIDE_MASK 0x00000080L
#define CGTS_CU6_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU6_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU6_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU6_SP0_CTRL_REG__SP01_MASK 0x007f0000L
#define CGTS_CU6_SP0_CTRL_REG__SP01_OVERRIDE_MASK 0x00800000L
#define CGTS_CU6_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU6_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU6_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU6_LDS_SQ_CTRL_REG
#define CGTS_CU6_LDS_SQ_CTRL_REG__LDS_MASK 0x0000007fL
#define CGTS_CU6_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK 0x00000080L
#define CGTS_CU6_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU6_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU6_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU6_LDS_SQ_CTRL_REG__SQ_MASK 0x007f0000L
#define CGTS_CU6_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK 0x00800000L
#define CGTS_CU6_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU6_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU6_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU6_TA_SQC_CTRL_REG
#define CGTS_CU6_TA_SQC_CTRL_REG__TA_MASK 0x0000007fL
#define CGTS_CU6_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK 0x00000080L
#define CGTS_CU6_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU6_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU6_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU6_TA_SQC_CTRL_REG__SQC_MASK 0x007f0000L
#define CGTS_CU6_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK 0x00800000L
#define CGTS_CU6_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU6_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU6_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU6_SP1_CTRL_REG
#define CGTS_CU6_SP1_CTRL_REG__SP10_MASK 0x0000007fL
#define CGTS_CU6_SP1_CTRL_REG__SP10_OVERRIDE_MASK 0x00000080L
#define CGTS_CU6_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU6_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU6_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU6_SP1_CTRL_REG__SP11_MASK 0x007f0000L
#define CGTS_CU6_SP1_CTRL_REG__SP11_OVERRIDE_MASK 0x00800000L
#define CGTS_CU6_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU6_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU6_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU6_TD_TCP_CTRL_REG
#define CGTS_CU6_TD_TCP_CTRL_REG__TD_MASK 0x0000007fL
#define CGTS_CU6_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK 0x00000080L
#define CGTS_CU6_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU6_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU6_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU6_TD_TCP_CTRL_REG__TCPF_MASK 0x007f0000L
#define CGTS_CU6_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK 0x00800000L
#define CGTS_CU6_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU6_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU6_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU6_TCPI_CTRL_REG
#define CGTS_CU6_TCPI_CTRL_REG__TCPI_MASK 0x0000007fL
#define CGTS_CU6_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK 0x00000080L
#define CGTS_CU6_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU6_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU6_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU6_TCPI_CTRL_REG__RESERVED_MASK 0xfffff000L

// CGTS_CU7_SP0_CTRL_REG
#define CGTS_CU7_SP0_CTRL_REG__SP00_MASK 0x0000007fL
#define CGTS_CU7_SP0_CTRL_REG__SP00_OVERRIDE_MASK 0x00000080L
#define CGTS_CU7_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU7_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU7_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU7_SP0_CTRL_REG__SP01_MASK 0x007f0000L
#define CGTS_CU7_SP0_CTRL_REG__SP01_OVERRIDE_MASK 0x00800000L
#define CGTS_CU7_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU7_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU7_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU7_LDS_SQ_CTRL_REG
#define CGTS_CU7_LDS_SQ_CTRL_REG__LDS_MASK 0x0000007fL
#define CGTS_CU7_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK 0x00000080L
#define CGTS_CU7_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU7_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU7_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU7_LDS_SQ_CTRL_REG__SQ_MASK 0x007f0000L
#define CGTS_CU7_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK 0x00800000L
#define CGTS_CU7_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU7_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU7_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU7_TA_SQC_CTRL_REG
#define CGTS_CU7_TA_SQC_CTRL_REG__TA_MASK 0x0000007fL
#define CGTS_CU7_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK 0x00000080L
#define CGTS_CU7_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU7_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU7_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK 0x00000800L

// CGTS_CU7_SP1_CTRL_REG
#define CGTS_CU7_SP1_CTRL_REG__SP10_MASK 0x0000007fL
#define CGTS_CU7_SP1_CTRL_REG__SP10_OVERRIDE_MASK 0x00000080L
#define CGTS_CU7_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU7_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU7_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU7_SP1_CTRL_REG__SP11_MASK 0x007f0000L
#define CGTS_CU7_SP1_CTRL_REG__SP11_OVERRIDE_MASK 0x00800000L
#define CGTS_CU7_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU7_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU7_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU7_TD_TCP_CTRL_REG
#define CGTS_CU7_TD_TCP_CTRL_REG__TD_MASK 0x0000007fL
#define CGTS_CU7_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK 0x00000080L
#define CGTS_CU7_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU7_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU7_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU7_TD_TCP_CTRL_REG__TCPF_MASK 0x007f0000L
#define CGTS_CU7_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK 0x00800000L
#define CGTS_CU7_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU7_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU7_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU7_TCPI_CTRL_REG
#define CGTS_CU7_TCPI_CTRL_REG__TCPI_MASK 0x0000007fL
#define CGTS_CU7_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK 0x00000080L
#define CGTS_CU7_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU7_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU7_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU7_TCPI_CTRL_REG__RESERVED_MASK 0xfffff000L

// CGTS_CU8_SP0_CTRL_REG
#define CGTS_CU8_SP0_CTRL_REG__SP00_MASK 0x0000007fL
#define CGTS_CU8_SP0_CTRL_REG__SP00_OVERRIDE_MASK 0x00000080L
#define CGTS_CU8_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU8_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU8_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU8_SP0_CTRL_REG__SP01_MASK 0x007f0000L
#define CGTS_CU8_SP0_CTRL_REG__SP01_OVERRIDE_MASK 0x00800000L
#define CGTS_CU8_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU8_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU8_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU8_LDS_SQ_CTRL_REG
#define CGTS_CU8_LDS_SQ_CTRL_REG__LDS_MASK 0x0000007fL
#define CGTS_CU8_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK 0x00000080L
#define CGTS_CU8_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU8_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU8_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU8_LDS_SQ_CTRL_REG__SQ_MASK 0x007f0000L
#define CGTS_CU8_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK 0x00800000L
#define CGTS_CU8_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU8_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU8_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU8_TA_SQC_CTRL_REG
#define CGTS_CU8_TA_SQC_CTRL_REG__TA_MASK 0x0000007fL
#define CGTS_CU8_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK 0x00000080L
#define CGTS_CU8_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU8_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU8_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK 0x00000800L

// CGTS_CU8_SP1_CTRL_REG
#define CGTS_CU8_SP1_CTRL_REG__SP10_MASK 0x0000007fL
#define CGTS_CU8_SP1_CTRL_REG__SP10_OVERRIDE_MASK 0x00000080L
#define CGTS_CU8_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU8_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU8_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU8_SP1_CTRL_REG__SP11_MASK 0x007f0000L
#define CGTS_CU8_SP1_CTRL_REG__SP11_OVERRIDE_MASK 0x00800000L
#define CGTS_CU8_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU8_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU8_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU8_TD_TCP_CTRL_REG
#define CGTS_CU8_TD_TCP_CTRL_REG__TD_MASK 0x0000007fL
#define CGTS_CU8_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK 0x00000080L
#define CGTS_CU8_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU8_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU8_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU8_TD_TCP_CTRL_REG__TCPF_MASK 0x007f0000L
#define CGTS_CU8_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK 0x00800000L
#define CGTS_CU8_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU8_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU8_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU8_TCPI_CTRL_REG
#define CGTS_CU8_TCPI_CTRL_REG__TCPI_MASK 0x0000007fL
#define CGTS_CU8_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK 0x00000080L
#define CGTS_CU8_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU8_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU8_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU8_TCPI_CTRL_REG__RESERVED_MASK 0xfffff000L

// CGTS_CU9_SP0_CTRL_REG
#define CGTS_CU9_SP0_CTRL_REG__SP00_MASK 0x0000007fL
#define CGTS_CU9_SP0_CTRL_REG__SP00_OVERRIDE_MASK 0x00000080L
#define CGTS_CU9_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU9_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU9_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU9_SP0_CTRL_REG__SP01_MASK 0x007f0000L
#define CGTS_CU9_SP0_CTRL_REG__SP01_OVERRIDE_MASK 0x00800000L
#define CGTS_CU9_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU9_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU9_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU9_LDS_SQ_CTRL_REG
#define CGTS_CU9_LDS_SQ_CTRL_REG__LDS_MASK 0x0000007fL
#define CGTS_CU9_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK 0x00000080L
#define CGTS_CU9_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU9_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU9_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU9_LDS_SQ_CTRL_REG__SQ_MASK 0x007f0000L
#define CGTS_CU9_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK 0x00800000L
#define CGTS_CU9_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU9_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU9_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU9_TA_SQC_CTRL_REG
#define CGTS_CU9_TA_SQC_CTRL_REG__TA_MASK 0x0000007fL
#define CGTS_CU9_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK 0x00000080L
#define CGTS_CU9_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU9_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU9_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU9_TA_SQC_CTRL_REG__SQC_MASK 0x007f0000L
#define CGTS_CU9_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK 0x00800000L
#define CGTS_CU9_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU9_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU9_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU9_SP1_CTRL_REG
#define CGTS_CU9_SP1_CTRL_REG__SP10_MASK 0x0000007fL
#define CGTS_CU9_SP1_CTRL_REG__SP10_OVERRIDE_MASK 0x00000080L
#define CGTS_CU9_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU9_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU9_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU9_SP1_CTRL_REG__SP11_MASK 0x007f0000L
#define CGTS_CU9_SP1_CTRL_REG__SP11_OVERRIDE_MASK 0x00800000L
#define CGTS_CU9_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU9_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU9_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU9_TD_TCP_CTRL_REG
#define CGTS_CU9_TD_TCP_CTRL_REG__TD_MASK 0x0000007fL
#define CGTS_CU9_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK 0x00000080L
#define CGTS_CU9_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU9_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU9_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU9_TD_TCP_CTRL_REG__TCPF_MASK 0x007f0000L
#define CGTS_CU9_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK 0x00800000L
#define CGTS_CU9_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU9_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU9_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU9_TCPI_CTRL_REG
#define CGTS_CU9_TCPI_CTRL_REG__TCPI_MASK 0x0000007fL
#define CGTS_CU9_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK 0x00000080L
#define CGTS_CU9_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU9_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU9_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU9_TCPI_CTRL_REG__RESERVED_MASK 0xfffff000L

// CGTS_CU10_SP0_CTRL_REG
#define CGTS_CU10_SP0_CTRL_REG__SP00_MASK 0x0000007fL
#define CGTS_CU10_SP0_CTRL_REG__SP00_OVERRIDE_MASK 0x00000080L
#define CGTS_CU10_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU10_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU10_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU10_SP0_CTRL_REG__SP01_MASK 0x007f0000L
#define CGTS_CU10_SP0_CTRL_REG__SP01_OVERRIDE_MASK 0x00800000L
#define CGTS_CU10_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU10_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU10_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU10_LDS_SQ_CTRL_REG
#define CGTS_CU10_LDS_SQ_CTRL_REG__LDS_MASK 0x0000007fL
#define CGTS_CU10_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK 0x00000080L
#define CGTS_CU10_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU10_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU10_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU10_LDS_SQ_CTRL_REG__SQ_MASK 0x007f0000L
#define CGTS_CU10_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK 0x00800000L
#define CGTS_CU10_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU10_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU10_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU10_TA_SQC_CTRL_REG
#define CGTS_CU10_TA_SQC_CTRL_REG__TA_MASK 0x0000007fL
#define CGTS_CU10_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK 0x00000080L
#define CGTS_CU10_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU10_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU10_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK 0x00000800L

// CGTS_CU10_SP1_CTRL_REG
#define CGTS_CU10_SP1_CTRL_REG__SP10_MASK 0x0000007fL
#define CGTS_CU10_SP1_CTRL_REG__SP10_OVERRIDE_MASK 0x00000080L
#define CGTS_CU10_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU10_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU10_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU10_SP1_CTRL_REG__SP11_MASK 0x007f0000L
#define CGTS_CU10_SP1_CTRL_REG__SP11_OVERRIDE_MASK 0x00800000L
#define CGTS_CU10_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU10_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU10_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU10_TD_TCP_CTRL_REG
#define CGTS_CU10_TD_TCP_CTRL_REG__TD_MASK 0x0000007fL
#define CGTS_CU10_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK 0x00000080L
#define CGTS_CU10_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU10_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU10_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU10_TD_TCP_CTRL_REG__TCPF_MASK 0x007f0000L
#define CGTS_CU10_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK 0x00800000L
#define CGTS_CU10_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU10_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU10_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU10_TCPI_CTRL_REG
#define CGTS_CU10_TCPI_CTRL_REG__TCPI_MASK 0x0000007fL
#define CGTS_CU10_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK 0x00000080L
#define CGTS_CU10_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU10_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU10_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU10_TCPI_CTRL_REG__RESERVED_MASK 0xfffff000L

// CGTS_CU11_SP0_CTRL_REG
#define CGTS_CU11_SP0_CTRL_REG__SP00_MASK 0x0000007fL
#define CGTS_CU11_SP0_CTRL_REG__SP00_OVERRIDE_MASK 0x00000080L
#define CGTS_CU11_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU11_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU11_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU11_SP0_CTRL_REG__SP01_MASK 0x007f0000L
#define CGTS_CU11_SP0_CTRL_REG__SP01_OVERRIDE_MASK 0x00800000L
#define CGTS_CU11_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU11_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU11_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU11_LDS_SQ_CTRL_REG
#define CGTS_CU11_LDS_SQ_CTRL_REG__LDS_MASK 0x0000007fL
#define CGTS_CU11_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK 0x00000080L
#define CGTS_CU11_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU11_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU11_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU11_LDS_SQ_CTRL_REG__SQ_MASK 0x007f0000L
#define CGTS_CU11_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK 0x00800000L
#define CGTS_CU11_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU11_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU11_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU11_TA_SQC_CTRL_REG
#define CGTS_CU11_TA_SQC_CTRL_REG__TA_MASK 0x0000007fL
#define CGTS_CU11_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK 0x00000080L
#define CGTS_CU11_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU11_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU11_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK 0x00000800L

// CGTS_CU11_SP1_CTRL_REG
#define CGTS_CU11_SP1_CTRL_REG__SP10_MASK 0x0000007fL
#define CGTS_CU11_SP1_CTRL_REG__SP10_OVERRIDE_MASK 0x00000080L
#define CGTS_CU11_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU11_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU11_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU11_SP1_CTRL_REG__SP11_MASK 0x007f0000L
#define CGTS_CU11_SP1_CTRL_REG__SP11_OVERRIDE_MASK 0x00800000L
#define CGTS_CU11_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU11_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU11_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU11_TD_TCP_CTRL_REG
#define CGTS_CU11_TD_TCP_CTRL_REG__TD_MASK 0x0000007fL
#define CGTS_CU11_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK 0x00000080L
#define CGTS_CU11_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU11_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU11_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU11_TD_TCP_CTRL_REG__TCPF_MASK 0x007f0000L
#define CGTS_CU11_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK 0x00800000L
#define CGTS_CU11_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU11_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU11_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU11_TCPI_CTRL_REG
#define CGTS_CU11_TCPI_CTRL_REG__TCPI_MASK 0x0000007fL
#define CGTS_CU11_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK 0x00000080L
#define CGTS_CU11_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU11_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU11_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU11_TCPI_CTRL_REG__RESERVED_MASK 0xfffff000L

// CGTS_CU12_SP0_CTRL_REG
#define CGTS_CU12_SP0_CTRL_REG__SP00_MASK 0x0000007fL
#define CGTS_CU12_SP0_CTRL_REG__SP00_OVERRIDE_MASK 0x00000080L
#define CGTS_CU12_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU12_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU12_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU12_SP0_CTRL_REG__SP01_MASK 0x007f0000L
#define CGTS_CU12_SP0_CTRL_REG__SP01_OVERRIDE_MASK 0x00800000L
#define CGTS_CU12_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU12_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU12_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU12_LDS_SQ_CTRL_REG
#define CGTS_CU12_LDS_SQ_CTRL_REG__LDS_MASK 0x0000007fL
#define CGTS_CU12_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK 0x00000080L
#define CGTS_CU12_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU12_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU12_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU12_LDS_SQ_CTRL_REG__SQ_MASK 0x007f0000L
#define CGTS_CU12_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK 0x00800000L
#define CGTS_CU12_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU12_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU12_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU12_TA_SQC_CTRL_REG
#define CGTS_CU12_TA_SQC_CTRL_REG__TA_MASK 0x0000007fL
#define CGTS_CU12_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK 0x00000080L
#define CGTS_CU12_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU12_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU12_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU12_TA_SQC_CTRL_REG__SQC_MASK 0x007f0000L
#define CGTS_CU12_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK 0x00800000L
#define CGTS_CU12_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU12_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU12_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU12_SP1_CTRL_REG
#define CGTS_CU12_SP1_CTRL_REG__SP10_MASK 0x0000007fL
#define CGTS_CU12_SP1_CTRL_REG__SP10_OVERRIDE_MASK 0x00000080L
#define CGTS_CU12_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU12_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU12_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU12_SP1_CTRL_REG__SP11_MASK 0x007f0000L
#define CGTS_CU12_SP1_CTRL_REG__SP11_OVERRIDE_MASK 0x00800000L
#define CGTS_CU12_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU12_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU12_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU12_TD_TCP_CTRL_REG
#define CGTS_CU12_TD_TCP_CTRL_REG__TD_MASK 0x0000007fL
#define CGTS_CU12_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK 0x00000080L
#define CGTS_CU12_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU12_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU12_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU12_TD_TCP_CTRL_REG__TCPF_MASK 0x007f0000L
#define CGTS_CU12_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK 0x00800000L
#define CGTS_CU12_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU12_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU12_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU12_TCPI_CTRL_REG
#define CGTS_CU12_TCPI_CTRL_REG__TCPI_MASK 0x0000007fL
#define CGTS_CU12_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK 0x00000080L
#define CGTS_CU12_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU12_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU12_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU12_TCPI_CTRL_REG__RESERVED_MASK 0xfffff000L

// CGTS_CU13_SP0_CTRL_REG
#define CGTS_CU13_SP0_CTRL_REG__SP00_MASK 0x0000007fL
#define CGTS_CU13_SP0_CTRL_REG__SP00_OVERRIDE_MASK 0x00000080L
#define CGTS_CU13_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU13_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU13_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU13_SP0_CTRL_REG__SP01_MASK 0x007f0000L
#define CGTS_CU13_SP0_CTRL_REG__SP01_OVERRIDE_MASK 0x00800000L
#define CGTS_CU13_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU13_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU13_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU13_LDS_SQ_CTRL_REG
#define CGTS_CU13_LDS_SQ_CTRL_REG__LDS_MASK 0x0000007fL
#define CGTS_CU13_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK 0x00000080L
#define CGTS_CU13_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU13_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU13_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU13_LDS_SQ_CTRL_REG__SQ_MASK 0x007f0000L
#define CGTS_CU13_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK 0x00800000L
#define CGTS_CU13_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU13_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU13_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU13_TA_SQC_CTRL_REG
#define CGTS_CU13_TA_SQC_CTRL_REG__TA_MASK 0x0000007fL
#define CGTS_CU13_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK 0x00000080L
#define CGTS_CU13_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU13_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU13_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK 0x00000800L

// CGTS_CU13_SP1_CTRL_REG
#define CGTS_CU13_SP1_CTRL_REG__SP10_MASK 0x0000007fL
#define CGTS_CU13_SP1_CTRL_REG__SP10_OVERRIDE_MASK 0x00000080L
#define CGTS_CU13_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU13_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU13_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU13_SP1_CTRL_REG__SP11_MASK 0x007f0000L
#define CGTS_CU13_SP1_CTRL_REG__SP11_OVERRIDE_MASK 0x00800000L
#define CGTS_CU13_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU13_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU13_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU13_TD_TCP_CTRL_REG
#define CGTS_CU13_TD_TCP_CTRL_REG__TD_MASK 0x0000007fL
#define CGTS_CU13_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK 0x00000080L
#define CGTS_CU13_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU13_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU13_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU13_TD_TCP_CTRL_REG__TCPF_MASK 0x007f0000L
#define CGTS_CU13_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK 0x00800000L
#define CGTS_CU13_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU13_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU13_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU13_TCPI_CTRL_REG
#define CGTS_CU13_TCPI_CTRL_REG__TCPI_MASK 0x0000007fL
#define CGTS_CU13_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK 0x00000080L
#define CGTS_CU13_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU13_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU13_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU13_TCPI_CTRL_REG__RESERVED_MASK 0xfffff000L

// CGTS_CU14_SP0_CTRL_REG
#define CGTS_CU14_SP0_CTRL_REG__SP00_MASK 0x0000007fL
#define CGTS_CU14_SP0_CTRL_REG__SP00_OVERRIDE_MASK 0x00000080L
#define CGTS_CU14_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU14_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU14_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU14_SP0_CTRL_REG__SP01_MASK 0x007f0000L
#define CGTS_CU14_SP0_CTRL_REG__SP01_OVERRIDE_MASK 0x00800000L
#define CGTS_CU14_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU14_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU14_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU14_LDS_SQ_CTRL_REG
#define CGTS_CU14_LDS_SQ_CTRL_REG__LDS_MASK 0x0000007fL
#define CGTS_CU14_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK 0x00000080L
#define CGTS_CU14_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU14_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU14_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU14_LDS_SQ_CTRL_REG__SQ_MASK 0x007f0000L
#define CGTS_CU14_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK 0x00800000L
#define CGTS_CU14_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU14_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU14_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU14_TA_SQC_CTRL_REG
#define CGTS_CU14_TA_SQC_CTRL_REG__TA_MASK 0x0000007fL
#define CGTS_CU14_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK 0x00000080L
#define CGTS_CU14_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU14_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU14_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK 0x00000800L

// CGTS_CU14_SP1_CTRL_REG
#define CGTS_CU14_SP1_CTRL_REG__SP10_MASK 0x0000007fL
#define CGTS_CU14_SP1_CTRL_REG__SP10_OVERRIDE_MASK 0x00000080L
#define CGTS_CU14_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU14_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU14_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU14_SP1_CTRL_REG__SP11_MASK 0x007f0000L
#define CGTS_CU14_SP1_CTRL_REG__SP11_OVERRIDE_MASK 0x00800000L
#define CGTS_CU14_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU14_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU14_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU14_TD_TCP_CTRL_REG
#define CGTS_CU14_TD_TCP_CTRL_REG__TD_MASK 0x0000007fL
#define CGTS_CU14_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK 0x00000080L
#define CGTS_CU14_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU14_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU14_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU14_TD_TCP_CTRL_REG__TCPF_MASK 0x007f0000L
#define CGTS_CU14_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK 0x00800000L
#define CGTS_CU14_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU14_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU14_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU14_TCPI_CTRL_REG
#define CGTS_CU14_TCPI_CTRL_REG__TCPI_MASK 0x0000007fL
#define CGTS_CU14_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK 0x00000080L
#define CGTS_CU14_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU14_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU14_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU14_TCPI_CTRL_REG__RESERVED_MASK 0xfffff000L

// CGTS_CU15_SP0_CTRL_REG
#define CGTS_CU15_SP0_CTRL_REG__SP00_MASK 0x0000007fL
#define CGTS_CU15_SP0_CTRL_REG__SP00_OVERRIDE_MASK 0x00000080L
#define CGTS_CU15_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU15_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU15_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU15_SP0_CTRL_REG__SP01_MASK 0x007f0000L
#define CGTS_CU15_SP0_CTRL_REG__SP01_OVERRIDE_MASK 0x00800000L
#define CGTS_CU15_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU15_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU15_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU15_LDS_SQ_CTRL_REG
#define CGTS_CU15_LDS_SQ_CTRL_REG__LDS_MASK 0x0000007fL
#define CGTS_CU15_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK 0x00000080L
#define CGTS_CU15_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU15_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU15_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU15_LDS_SQ_CTRL_REG__SQ_MASK 0x007f0000L
#define CGTS_CU15_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK 0x00800000L
#define CGTS_CU15_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU15_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU15_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU15_TA_SQC_CTRL_REG
#define CGTS_CU15_TA_SQC_CTRL_REG__TA_MASK 0x0000007fL
#define CGTS_CU15_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK 0x00000080L
#define CGTS_CU15_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU15_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU15_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU15_TA_SQC_CTRL_REG__SQC_MASK 0x007f0000L
#define CGTS_CU15_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK 0x00800000L
#define CGTS_CU15_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU15_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU15_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU15_SP1_CTRL_REG
#define CGTS_CU15_SP1_CTRL_REG__SP10_MASK 0x0000007fL
#define CGTS_CU15_SP1_CTRL_REG__SP10_OVERRIDE_MASK 0x00000080L
#define CGTS_CU15_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU15_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU15_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU15_SP1_CTRL_REG__SP11_MASK 0x007f0000L
#define CGTS_CU15_SP1_CTRL_REG__SP11_OVERRIDE_MASK 0x00800000L
#define CGTS_CU15_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU15_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU15_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU15_TD_TCP_CTRL_REG
#define CGTS_CU15_TD_TCP_CTRL_REG__TD_MASK 0x0000007fL
#define CGTS_CU15_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK 0x00000080L
#define CGTS_CU15_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU15_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU15_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU15_TD_TCP_CTRL_REG__TCPF_MASK 0x007f0000L
#define CGTS_CU15_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK 0x00800000L
#define CGTS_CU15_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK 0x03000000L
#define CGTS_CU15_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK 0x04000000L
#define CGTS_CU15_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK 0x08000000L

// CGTS_CU15_TCPI_CTRL_REG
#define CGTS_CU15_TCPI_CTRL_REG__TCPI_MASK 0x0000007fL
#define CGTS_CU15_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK 0x00000080L
#define CGTS_CU15_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK 0x00000300L
#define CGTS_CU15_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK 0x00000400L
#define CGTS_CU15_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK 0x00000800L
#define CGTS_CU15_TCPI_CTRL_REG__RESERVED_MASK 0xfffff000L

// CGTT_SPI_CLK_CTRL
#define CGTT_SPI_CLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define CGTT_SPI_CLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_SPI_CLK_CTRL__GRP5_CG_OFF_HYST_MASK 0x00fc0000L
#define CGTT_SPI_CLK_CTRL__GRP5_CG_OVERRIDE_MASK 0x01000000L
#define CGTT_SPI_CLK_CTRL__ALL_CLK_ON_OVERRIDE_MASK 0x04000000L
#define CGTT_SPI_CLK_CTRL__GRP3_OVERRIDE_MASK 0x08000000L
#define CGTT_SPI_CLK_CTRL__GRP2_OVERRIDE_MASK 0x10000000L
#define CGTT_SPI_CLK_CTRL__GRP1_OVERRIDE_MASK 0x20000000L
#define CGTT_SPI_CLK_CTRL__GRP0_OVERRIDE_MASK 0x40000000L
#define CGTT_SPI_CLK_CTRL__REG_OVERRIDE_MASK 0x80000000L

// CGTT_PC_CLK_CTRL
#define CGTT_PC_CLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define CGTT_PC_CLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_PC_CLK_CTRL__GRP5_CG_OFF_HYST_MASK 0x00fc0000L
#define CGTT_PC_CLK_CTRL__GRP5_CG_OVERRIDE_MASK 0x01000000L
#define CGTT_PC_CLK_CTRL__PC_WRITE_CLK_EN_OVERRIDE_MASK 0x02000000L
#define CGTT_PC_CLK_CTRL__PC_READ_CLK_EN_OVERRIDE_MASK 0x04000000L
#define CGTT_PC_CLK_CTRL__CORE3_OVERRIDE_MASK 0x08000000L
#define CGTT_PC_CLK_CTRL__CORE2_OVERRIDE_MASK 0x10000000L
#define CGTT_PC_CLK_CTRL__CORE1_OVERRIDE_MASK 0x20000000L
#define CGTT_PC_CLK_CTRL__CORE0_OVERRIDE_MASK 0x40000000L
#define CGTT_PC_CLK_CTRL__REG_OVERRIDE_MASK 0x80000000L

// CGTT_BCI_CLK_CTRL
#define CGTT_BCI_CLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define CGTT_BCI_CLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_BCI_CLK_CTRL__RESERVED_MASK 0x0000f000L
#define CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK 0x00010000L
#define CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK 0x00020000L
#define CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK 0x00040000L
#define CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK 0x00080000L
#define CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK 0x00100000L
#define CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK 0x00200000L
#define CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK 0x00400000L
#define CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK 0x00800000L
#define CGTT_BCI_CLK_CTRL__CORE6_OVERRIDE_MASK 0x01000000L
#define CGTT_BCI_CLK_CTRL__CORE5_OVERRIDE_MASK 0x02000000L
#define CGTT_BCI_CLK_CTRL__CORE4_OVERRIDE_MASK 0x04000000L
#define CGTT_BCI_CLK_CTRL__CORE3_OVERRIDE_MASK 0x08000000L
#define CGTT_BCI_CLK_CTRL__CORE2_OVERRIDE_MASK 0x10000000L
#define CGTT_BCI_CLK_CTRL__CORE1_OVERRIDE_MASK 0x20000000L
#define CGTT_BCI_CLK_CTRL__CORE0_OVERRIDE_MASK 0x40000000L
#define CGTT_BCI_CLK_CTRL__REG_OVERRIDE_MASK 0x80000000L

// SQ_CONFIG
#define SQ_CONFIG__UNUSED_MASK 0x0000007fL
#define SQ_CONFIG__OVERRIDE_ALU_BUSY_MASK 0x00000080L
#define SQ_CONFIG__DEBUG_EN_MASK 0x00000100L
#define SQ_CONFIG__DEBUG_SINGLE_MEMOP_MASK 0x00000200L
#define SQ_CONFIG__DEBUG_ONE_INST_CLAUSE_MASK 0x00000400L
#define SQ_CONFIG__OVERRIDE_LDS_IDX_BUSY_MASK 0x00000800L
#define SQ_CONFIG__EARLY_TA_DONE_DISABLE_MASK 0x00001000L
#define SQ_CONFIG__DUA_FLAT_LOCK_ENABLE_MASK 0x00002000L
#define SQ_CONFIG__DUA_LDS_BYPASS_DISABLE_MASK 0x00004000L
#define SQ_CONFIG__DUA_FLAT_LDS_PINGPONG_DISABLE_MASK 0x00008000L
#define SQ_CONFIG__DISABLE_VMEM_SOFT_CLAUSE_MASK 0x00010000L
#define SQ_CONFIG__DISABLE_SMEM_SOFT_CLAUSE_MASK 0x00020000L
#define SQ_CONFIG__ENABLE_HIPRIO_ON_EXP_RDY_VS_MASK 0x00040000L
#define SQ_CONFIG__PRIO_VAL_ON_EXP_RDY_VS_MASK 0x00180000L
#define SQ_CONFIG__REPLAY_SLEEP_CNT_MASK 0x0fe00000L
#define SQ_CONFIG__DISABLE_SP_VGPR_WRITE_SKIP_MASK 0x10000000L
#define SQ_CONFIG__DISABLE_SP_REDUNDANT_THREAD_GATING_MASK 0x20000000L
#define SQ_CONFIG__DISABLE_FLAT_SOFT_CLAUSE_MASK 0x40000000L
#define SQ_CONFIG__DISABLE_MIMG_SOFT_CLAUSE_MASK 0x80000000L

// SQC_CONFIG
#define SQC_CONFIG__INST_CACHE_SIZE_MASK 0x00000003L
#define SQC_CONFIG__DATA_CACHE_SIZE_MASK 0x0000000cL
#define SQC_CONFIG__MISS_FIFO_DEPTH_MASK 0x00000030L
#define SQC_CONFIG__HIT_FIFO_DEPTH_MASK 0x00000040L
#define SQC_CONFIG__FORCE_ALWAYS_MISS_MASK 0x00000080L
#define SQC_CONFIG__FORCE_IN_ORDER_MASK 0x00000100L
#define SQC_CONFIG__IDENTITY_HASH_BANK_MASK 0x00000200L
#define SQC_CONFIG__IDENTITY_HASH_SET_MASK 0x00000400L
#define SQC_CONFIG__PER_VMID_INV_DISABLE_MASK 0x00000800L
#define SQC_CONFIG__EVICT_LRU_MASK 0x00003000L
#define SQC_CONFIG__FORCE_2_BANK_MASK 0x00004000L
#define SQC_CONFIG__FORCE_1_BANK_MASK 0x00008000L
#define SQC_CONFIG__LS_DISABLE_CLOCKS_MASK 0x00ff0000L
#define SQC_CONFIG__INST_PRF_COUNT_MASK 0x03000000L
#define SQC_CONFIG__INST_PRF_FILTER_DIS_MASK 0x04000000L

// LDS_CONFIG
#define LDS_CONFIG__ADDR_OUT_OF_RANGE_REPORTING_MASK 0x00000001L
#define LDS_CONFIG__TMZ_VIOLATION_REPORTING_MASK 0x00000002L

// SQC_DSM_CNTL
#define SQC_DSM_CNTL__INST_UTCL1_LFIFO_DSM_IRRITATOR_DATA_MASK 0x00000003L
#define SQC_DSM_CNTL__INST_UTCL1_LFIFO_ENABLE_SINGLE_WRITE_MASK 0x00000004L
#define SQC_DSM_CNTL__DATA_CU0_WRITE_DATA_BUF_DSM_IRRITATOR_DATA_MASK 0x00000018L
#define SQC_DSM_CNTL__DATA_CU0_WRITE_DATA_BUF_ENABLE_SINGLE_WRITE_MASK 0x00000020L
#define SQC_DSM_CNTL__DATA_CU0_UTCL1_LFIFO_DSM_IRRITATOR_DATA_MASK 0x000000c0L
#define SQC_DSM_CNTL__DATA_CU0_UTCL1_LFIFO_ENABLE_SINGLE_WRITE_MASK 0x00000100L
#define SQC_DSM_CNTL__DATA_CU1_WRITE_DATA_BUF_DSM_IRRITATOR_DATA_MASK 0x00000600L
#define SQC_DSM_CNTL__DATA_CU1_WRITE_DATA_BUF_ENABLE_SINGLE_WRITE_MASK 0x00000800L
#define SQC_DSM_CNTL__DATA_CU1_UTCL1_LFIFO_DSM_IRRITATOR_DATA_MASK 0x00003000L
#define SQC_DSM_CNTL__DATA_CU1_UTCL1_LFIFO_ENABLE_SINGLE_WRITE_MASK 0x00004000L
#define SQC_DSM_CNTL__DATA_CU2_WRITE_DATA_BUF_DSM_IRRITATOR_DATA_MASK 0x00018000L
#define SQC_DSM_CNTL__DATA_CU2_WRITE_DATA_BUF_ENABLE_SINGLE_WRITE_MASK 0x00020000L
#define SQC_DSM_CNTL__DATA_CU2_UTCL1_LFIFO_DSM_IRRITATOR_DATA_MASK 0x000c0000L
#define SQC_DSM_CNTL__DATA_CU2_UTCL1_LFIFO_ENABLE_SINGLE_WRITE_MASK 0x00100000L

// SQC_DSM_CNTLA
#define SQC_DSM_CNTLA__INST_TAG_RAM_DSM_IRRITATOR_DATA_MASK 0x00000003L
#define SQC_DSM_CNTLA__INST_TAG_RAM_ENABLE_SINGLE_WRITE_MASK 0x00000004L
#define SQC_DSM_CNTLA__INST_UTCL1_MISS_FIFO_DSM_IRRITATOR_DATA_MASK 0x00000018L
#define SQC_DSM_CNTLA__INST_UTCL1_MISS_FIFO_ENABLE_SINGLE_WRITE_MASK 0x00000020L
#define SQC_DSM_CNTLA__INST_MISS_FIFO_DSM_IRRITATOR_DATA_MASK 0x000000c0L
#define SQC_DSM_CNTLA__INST_MISS_FIFO_ENABLE_SINGLE_WRITE_MASK 0x00000100L
#define SQC_DSM_CNTLA__INST_BANK_RAM_DSM_IRRITATOR_DATA_MASK 0x00000600L
#define SQC_DSM_CNTLA__INST_BANK_RAM_ENABLE_SINGLE_WRITE_MASK 0x00000800L
#define SQC_DSM_CNTLA__DATA_TAG_RAM_DSM_IRRITATOR_DATA_MASK 0x00003000L
#define SQC_DSM_CNTLA__DATA_TAG_RAM_ENABLE_SINGLE_WRITE_MASK 0x00004000L
#define SQC_DSM_CNTLA__DATA_HIT_FIFO_DSM_IRRITATOR_DATA_MASK 0x00018000L
#define SQC_DSM_CNTLA__DATA_HIT_FIFO_ENABLE_SINGLE_WRITE_MASK 0x00020000L
#define SQC_DSM_CNTLA__DATA_MISS_FIFO_DSM_IRRITATOR_DATA_MASK 0x000c0000L
#define SQC_DSM_CNTLA__DATA_MISS_FIFO_ENABLE_SINGLE_WRITE_MASK 0x00100000L
#define SQC_DSM_CNTLA__DATA_DIRTY_BIT_RAM_DSM_IRRITATOR_DATA_MASK 0x00600000L
#define SQC_DSM_CNTLA__DATA_DIRTY_BIT_RAM_ENABLE_SINGLE_WRITE_MASK 0x00800000L
#define SQC_DSM_CNTLA__DATA_BANK_RAM_DSM_IRRITATOR_DATA_MASK 0x03000000L
#define SQC_DSM_CNTLA__DATA_BANK_RAM_ENABLE_SINGLE_WRITE_MASK 0x04000000L

// SQC_DSM_CNTLB
#define SQC_DSM_CNTLB__INST_TAG_RAM_DSM_IRRITATOR_DATA_MASK 0x00000003L
#define SQC_DSM_CNTLB__INST_TAG_RAM_ENABLE_SINGLE_WRITE_MASK 0x00000004L
#define SQC_DSM_CNTLB__INST_UTCL1_MISS_FIFO_DSM_IRRITATOR_DATA_MASK 0x00000018L
#define SQC_DSM_CNTLB__INST_UTCL1_MISS_FIFO_ENABLE_SINGLE_WRITE_MASK 0x00000020L
#define SQC_DSM_CNTLB__INST_MISS_FIFO_DSM_IRRITATOR_DATA_MASK 0x000000c0L
#define SQC_DSM_CNTLB__INST_MISS_FIFO_ENABLE_SINGLE_WRITE_MASK 0x00000100L
#define SQC_DSM_CNTLB__INST_BANK_RAM_DSM_IRRITATOR_DATA_MASK 0x00000600L
#define SQC_DSM_CNTLB__INST_BANK_RAM_ENABLE_SINGLE_WRITE_MASK 0x00000800L
#define SQC_DSM_CNTLB__DATA_TAG_RAM_DSM_IRRITATOR_DATA_MASK 0x00003000L
#define SQC_DSM_CNTLB__DATA_TAG_RAM_ENABLE_SINGLE_WRITE_MASK 0x00004000L
#define SQC_DSM_CNTLB__DATA_HIT_FIFO_DSM_IRRITATOR_DATA_MASK 0x00018000L
#define SQC_DSM_CNTLB__DATA_HIT_FIFO_ENABLE_SINGLE_WRITE_MASK 0x00020000L
#define SQC_DSM_CNTLB__DATA_MISS_FIFO_DSM_IRRITATOR_DATA_MASK 0x000c0000L
#define SQC_DSM_CNTLB__DATA_MISS_FIFO_ENABLE_SINGLE_WRITE_MASK 0x00100000L
#define SQC_DSM_CNTLB__DATA_DIRTY_BIT_RAM_DSM_IRRITATOR_DATA_MASK 0x00600000L
#define SQC_DSM_CNTLB__DATA_DIRTY_BIT_RAM_ENABLE_SINGLE_WRITE_MASK 0x00800000L
#define SQC_DSM_CNTLB__DATA_BANK_RAM_DSM_IRRITATOR_DATA_MASK 0x03000000L
#define SQC_DSM_CNTLB__DATA_BANK_RAM_ENABLE_SINGLE_WRITE_MASK 0x04000000L

// SQC_DSM_CNTL2
#define SQC_DSM_CNTL2__INST_UTCL1_LFIFO_ENABLE_ERROR_INJECT_MASK 0x00000003L
#define SQC_DSM_CNTL2__INST_UTCL1_LFIFO_SELECT_INJECT_DELAY_MASK 0x00000004L
#define SQC_DSM_CNTL2__DATA_CU0_WRITE_DATA_BUF_ENABLE_ERROR_INJECT_MASK 0x00000018L
#define SQC_DSM_CNTL2__DATA_CU0_WRITE_DATA_BUF_SELECT_INJECT_DELAY_MASK 0x00000020L
#define SQC_DSM_CNTL2__DATA_CU0_UTCL1_LFIFO_ENABLE_ERROR_INJECT_MASK 0x000000c0L
#define SQC_DSM_CNTL2__DATA_CU0_UTCL1_LFIFO_SELECT_INJECT_DELAY_MASK 0x00000100L
#define SQC_DSM_CNTL2__DATA_CU1_WRITE_DATA_BUF_ENABLE_ERROR_INJECT_MASK 0x00000600L
#define SQC_DSM_CNTL2__DATA_CU1_WRITE_DATA_BUF_SELECT_INJECT_DELAY_MASK 0x00000800L
#define SQC_DSM_CNTL2__DATA_CU1_UTCL1_LFIFO_ENABLE_ERROR_INJECT_MASK 0x00003000L
#define SQC_DSM_CNTL2__DATA_CU1_UTCL1_LFIFO_SELECT_INJECT_DELAY_MASK 0x00004000L
#define SQC_DSM_CNTL2__DATA_CU2_WRITE_DATA_BUF_ENABLE_ERROR_INJECT_MASK 0x00018000L
#define SQC_DSM_CNTL2__DATA_CU2_WRITE_DATA_BUF_SELECT_INJECT_DELAY_MASK 0x00020000L
#define SQC_DSM_CNTL2__DATA_CU2_UTCL1_LFIFO_ENABLE_ERROR_INJECT_MASK 0x000c0000L
#define SQC_DSM_CNTL2__DATA_CU2_UTCL1_LFIFO_SELECT_INJECT_DELAY_MASK 0x00100000L
#define SQC_DSM_CNTL2__INJECT_DELAY_MASK 0xfc000000L

// SQC_DSM_CNTL2A
#define SQC_DSM_CNTL2A__INST_TAG_RAM_ENABLE_ERROR_INJECT_MASK 0x00000003L
#define SQC_DSM_CNTL2A__INST_TAG_RAM_SELECT_INJECT_DELAY_MASK 0x00000004L
#define SQC_DSM_CNTL2A__INST_UTCL1_MISS_FIFO_ENABLE_ERROR_INJECT_MASK 0x00000018L
#define SQC_DSM_CNTL2A__INST_UTCL1_MISS_FIFO_SELECT_INJECT_DELAY_MASK 0x00000020L
#define SQC_DSM_CNTL2A__INST_MISS_FIFO_ENABLE_ERROR_INJECT_MASK 0x000000c0L
#define SQC_DSM_CNTL2A__INST_MISS_FIFO_SELECT_INJECT_DELAY_MASK 0x00000100L
#define SQC_DSM_CNTL2A__INST_BANK_RAM_ENABLE_ERROR_INJECT_MASK 0x00000600L
#define SQC_DSM_CNTL2A__INST_BANK_RAM_SELECT_INJECT_DELAY_MASK 0x00000800L
#define SQC_DSM_CNTL2A__DATA_TAG_RAM_ENABLE_ERROR_INJECT_MASK 0x00003000L
#define SQC_DSM_CNTL2A__DATA_TAG_RAM_SELECT_INJECT_DELAY_MASK 0x00004000L
#define SQC_DSM_CNTL2A__DATA_HIT_FIFO_ENABLE_ERROR_INJECT_MASK 0x00018000L
#define SQC_DSM_CNTL2A__DATA_HIT_FIFO_SELECT_INJECT_DELAY_MASK 0x00020000L
#define SQC_DSM_CNTL2A__DATA_MISS_FIFO_ENABLE_ERROR_INJECT_MASK 0x000c0000L
#define SQC_DSM_CNTL2A__DATA_MISS_FIFO_SELECT_INJECT_DELAY_MASK 0x00100000L
#define SQC_DSM_CNTL2A__DATA_DIRTY_BIT_RAM_ENABLE_ERROR_INJECT_MASK 0x00600000L
#define SQC_DSM_CNTL2A__DATA_DIRTY_BIT_RAM_SELECT_INJECT_DELAY_MASK 0x00800000L
#define SQC_DSM_CNTL2A__DATA_BANK_RAM_ENABLE_ERROR_INJECT_MASK 0x03000000L
#define SQC_DSM_CNTL2A__DATA_BANK_RAM_SELECT_INJECT_DELAY_MASK 0x04000000L

// SQC_DSM_CNTL2B
#define SQC_DSM_CNTL2B__INST_TAG_RAM_ENABLE_ERROR_INJECT_MASK 0x00000003L
#define SQC_DSM_CNTL2B__INST_TAG_RAM_SELECT_INJECT_DELAY_MASK 0x00000004L
#define SQC_DSM_CNTL2B__INST_UTCL1_MISS_FIFO_ENABLE_ERROR_INJECT_MASK 0x00000018L
#define SQC_DSM_CNTL2B__INST_UTCL1_MISS_FIFO_SELECT_INJECT_DELAY_MASK 0x00000020L
#define SQC_DSM_CNTL2B__INST_MISS_FIFO_ENABLE_ERROR_INJECT_MASK 0x000000c0L
#define SQC_DSM_CNTL2B__INST_MISS_FIFO_SELECT_INJECT_DELAY_MASK 0x00000100L
#define SQC_DSM_CNTL2B__INST_BANK_RAM_ENABLE_ERROR_INJECT_MASK 0x00000600L
#define SQC_DSM_CNTL2B__INST_BANK_RAM_SELECT_INJECT_DELAY_MASK 0x00000800L
#define SQC_DSM_CNTL2B__DATA_TAG_RAM_ENABLE_ERROR_INJECT_MASK 0x00003000L
#define SQC_DSM_CNTL2B__DATA_TAG_RAM_SELECT_INJECT_DELAY_MASK 0x00004000L
#define SQC_DSM_CNTL2B__DATA_HIT_FIFO_ENABLE_ERROR_INJECT_MASK 0x00018000L
#define SQC_DSM_CNTL2B__DATA_HIT_FIFO_SELECT_INJECT_DELAY_MASK 0x00020000L
#define SQC_DSM_CNTL2B__DATA_MISS_FIFO_ENABLE_ERROR_INJECT_MASK 0x000c0000L
#define SQC_DSM_CNTL2B__DATA_MISS_FIFO_SELECT_INJECT_DELAY_MASK 0x00100000L
#define SQC_DSM_CNTL2B__DATA_DIRTY_BIT_RAM_ENABLE_ERROR_INJECT_MASK 0x00600000L
#define SQC_DSM_CNTL2B__DATA_DIRTY_BIT_RAM_SELECT_INJECT_DELAY_MASK 0x00800000L
#define SQC_DSM_CNTL2B__DATA_BANK_RAM_ENABLE_ERROR_INJECT_MASK 0x03000000L
#define SQC_DSM_CNTL2B__DATA_BANK_RAM_SELECT_INJECT_DELAY_MASK 0x04000000L

// SQC_EDC_FUE_CNTL
#define SQC_EDC_FUE_CNTL__BLOCK_FUE_FLAGS_MASK 0x0000ffffL
#define SQC_EDC_FUE_CNTL__FUE_INTERRUPT_ENABLES_MASK 0xffff0000L

// SQC_EDC_CNT2
#define SQC_EDC_CNT2__INST_BANKA_TAG_RAM_SEC_COUNT_MASK 0x00000003L
#define SQC_EDC_CNT2__INST_BANKA_TAG_RAM_DED_COUNT_MASK 0x0000000cL
#define SQC_EDC_CNT2__INST_BANKA_BANK_RAM_SEC_COUNT_MASK 0x00000030L
#define SQC_EDC_CNT2__INST_BANKA_BANK_RAM_DED_COUNT_MASK 0x000000c0L
#define SQC_EDC_CNT2__DATA_BANKA_TAG_RAM_SEC_COUNT_MASK 0x00000300L
#define SQC_EDC_CNT2__DATA_BANKA_TAG_RAM_DED_COUNT_MASK 0x00000c00L
#define SQC_EDC_CNT2__DATA_BANKA_BANK_RAM_SEC_COUNT_MASK 0x00003000L
#define SQC_EDC_CNT2__DATA_BANKA_BANK_RAM_DED_COUNT_MASK 0x0000c000L
#define SQC_EDC_CNT2__INST_BANKA_UTCL1_MISS_FIFO_SED_COUNT_MASK 0x00030000L
#define SQC_EDC_CNT2__INST_BANKA_MISS_FIFO_SED_COUNT_MASK 0x000c0000L
#define SQC_EDC_CNT2__DATA_BANKA_HIT_FIFO_SED_COUNT_MASK 0x00300000L
#define SQC_EDC_CNT2__DATA_BANKA_MISS_FIFO_SED_COUNT_MASK 0x00c00000L
#define SQC_EDC_CNT2__DATA_BANKA_DIRTY_BIT_RAM_SED_COUNT_MASK 0x03000000L
#define SQC_EDC_CNT2__INST_UTCL1_LFIFO_SEC_COUNT_MASK 0x0c000000L
#define SQC_EDC_CNT2__INST_UTCL1_LFIFO_DED_COUNT_MASK 0x30000000L

// SQC_EDC_CNT3
#define SQC_EDC_CNT3__INST_BANKB_TAG_RAM_SEC_COUNT_MASK 0x00000003L
#define SQC_EDC_CNT3__INST_BANKB_TAG_RAM_DED_COUNT_MASK 0x0000000cL
#define SQC_EDC_CNT3__INST_BANKB_BANK_RAM_SEC_COUNT_MASK 0x00000030L
#define SQC_EDC_CNT3__INST_BANKB_BANK_RAM_DED_COUNT_MASK 0x000000c0L
#define SQC_EDC_CNT3__DATA_BANKB_TAG_RAM_SEC_COUNT_MASK 0x00000300L
#define SQC_EDC_CNT3__DATA_BANKB_TAG_RAM_DED_COUNT_MASK 0x00000c00L
#define SQC_EDC_CNT3__DATA_BANKB_BANK_RAM_SEC_COUNT_MASK 0x00003000L
#define SQC_EDC_CNT3__DATA_BANKB_BANK_RAM_DED_COUNT_MASK 0x0000c000L
#define SQC_EDC_CNT3__INST_BANKB_UTCL1_MISS_FIFO_SED_COUNT_MASK 0x00030000L
#define SQC_EDC_CNT3__INST_BANKB_MISS_FIFO_SED_COUNT_MASK 0x000c0000L
#define SQC_EDC_CNT3__DATA_BANKB_HIT_FIFO_SED_COUNT_MASK 0x00300000L
#define SQC_EDC_CNT3__DATA_BANKB_MISS_FIFO_SED_COUNT_MASK 0x00c00000L
#define SQC_EDC_CNT3__DATA_BANKB_DIRTY_BIT_RAM_SED_COUNT_MASK 0x03000000L

// SQ_RANDOM_WAVE_PRI
#define SQ_RANDOM_WAVE_PRI__RET_MASK 0x0000007fL
#define SQ_RANDOM_WAVE_PRI__RUI_MASK 0x00000380L
#define SQ_RANDOM_WAVE_PRI__RNG_MASK 0x007ffc00L

// SQ_REG_CREDITS
#define SQ_REG_CREDITS__SRBM_CREDITS_MASK 0x0000003fL
#define SQ_REG_CREDITS__CMD_CREDITS_MASK 0x00000f00L
#define SQ_REG_CREDITS__REG_BUSY_MASK 0x10000000L
#define SQ_REG_CREDITS__SRBM_OVERFLOW_MASK 0x20000000L
#define SQ_REG_CREDITS__IMMED_OVERFLOW_MASK 0x40000000L
#define SQ_REG_CREDITS__CMD_OVERFLOW_MASK 0x80000000L

// SQ_FIFO_SIZES
#define SQ_FIFO_SIZES__INTERRUPT_FIFO_SIZE_MASK 0x0000000fL
#define SQ_FIFO_SIZES__TTRACE_FIFO_SIZE_MASK 0x00000f00L
#define SQ_FIFO_SIZES__EXPORT_BUF_SIZE_MASK 0x00030000L
#define SQ_FIFO_SIZES__VMEM_DATA_FIFO_SIZE_MASK 0x000c0000L

// SQ_DSM_CNTL
#define SQ_DSM_CNTL__WAVEFRONT_STALL_0_MASK 0x00000001L
#define SQ_DSM_CNTL__WAVEFRONT_STALL_1_MASK 0x00000002L
#define SQ_DSM_CNTL__SPI_BACKPRESSURE_0_MASK 0x00000004L
#define SQ_DSM_CNTL__SPI_BACKPRESSURE_1_MASK 0x00000008L
#define SQ_DSM_CNTL__SEL_DSM_SGPR_IRRITATOR_DATA0_MASK 0x00000100L
#define SQ_DSM_CNTL__SEL_DSM_SGPR_IRRITATOR_DATA1_MASK 0x00000200L
#define SQ_DSM_CNTL__SGPR_ENABLE_SINGLE_WRITE_MASK 0x00000400L
#define SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA0_MASK 0x00010000L
#define SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA1_MASK 0x00020000L
#define SQ_DSM_CNTL__LDS_ENABLE_SINGLE_WRITE01_MASK 0x00040000L
#define SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA2_MASK 0x00080000L
#define SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA3_MASK 0x00100000L
#define SQ_DSM_CNTL__LDS_ENABLE_SINGLE_WRITE23_MASK 0x00200000L
#define SQ_DSM_CNTL__SEL_DSM_SP_IRRITATOR_DATA0_MASK 0x01000000L
#define SQ_DSM_CNTL__SEL_DSM_SP_IRRITATOR_DATA1_MASK 0x02000000L
#define SQ_DSM_CNTL__SP_ENABLE_SINGLE_WRITE_MASK 0x04000000L

// SQ_DSM_CNTL2
#define SQ_DSM_CNTL2__SGPR_ENABLE_ERROR_INJECT_MASK 0x00000003L
#define SQ_DSM_CNTL2__SGPR_SELECT_INJECT_DELAY_MASK 0x00000004L
#define SQ_DSM_CNTL2__LDS_D_ENABLE_ERROR_INJECT_MASK 0x00000018L
#define SQ_DSM_CNTL2__LDS_D_SELECT_INJECT_DELAY_MASK 0x00000020L
#define SQ_DSM_CNTL2__LDS_I_ENABLE_ERROR_INJECT_MASK 0x000000c0L
#define SQ_DSM_CNTL2__LDS_I_SELECT_INJECT_DELAY_MASK 0x00000100L
#define SQ_DSM_CNTL2__SP_ENABLE_ERROR_INJECT_MASK 0x00000600L
#define SQ_DSM_CNTL2__SP_SELECT_INJECT_DELAY_MASK 0x00000800L
#define SQ_DSM_CNTL2__LDS_INJECT_DELAY_MASK 0x000fc000L
#define SQ_DSM_CNTL2__SP_INJECT_DELAY_MASK 0x03f00000L
#define SQ_DSM_CNTL2__SQ_INJECT_DELAY_MASK 0xfc000000L

// SQ_RUNTIME_CONFIG
#define SQ_RUNTIME_CONFIG__ENABLE_TEX_ARB_OLDEST_MASK 0x00000001L

// CC_GC_SHADER_RATE_CONFIG
#define CC_GC_SHADER_RATE_CONFIG__WRITE_DIS_MASK 0x00000001L
#define CC_GC_SHADER_RATE_CONFIG__DPFP_RATE_MASK 0x00000006L
#define CC_GC_SHADER_RATE_CONFIG__SQC_BALANCE_DISABLE_MASK 0x00000008L
#define CC_GC_SHADER_RATE_CONFIG__HALF_LDS_MASK 0x00000010L

// GC_USER_SHADER_RATE_CONFIG
#define GC_USER_SHADER_RATE_CONFIG__DPFP_RATE_MASK 0x00000006L
#define GC_USER_SHADER_RATE_CONFIG__SQC_BALANCE_DISABLE_MASK 0x00000008L
#define GC_USER_SHADER_RATE_CONFIG__HALF_LDS_MASK 0x00000010L

// SQ_INTERRUPT_AUTO_MASK
#define SQ_INTERRUPT_AUTO_MASK__MASK_MASK 0x00ffffffL

// SQ_INTERRUPT_MSG_CTRL
#define SQ_INTERRUPT_MSG_CTRL__STALL_MASK 0x00000001L

// SQ_DEBUG_PERFCOUNT_TRAP
#define SQ_DEBUG_PERFCOUNT_TRAP__ENABLE_MASK 0x00000001L
#define SQ_DEBUG_PERFCOUNT_TRAP__COUNTER_MASK 0x0000000eL
#define SQ_DEBUG_PERFCOUNT_TRAP__LIMIT_MASK 0x0ffffff0L

// SQ_UTCL1_CNTL1
#define SQ_UTCL1_CNTL1__FORCE_4K_L2_RESP_MASK 0x00000001L
#define SQ_UTCL1_CNTL1__GPUVM_64K_DEF_MASK 0x00000002L
#define SQ_UTCL1_CNTL1__GPUVM_PERM_MODE_MASK 0x00000004L
#define SQ_UTCL1_CNTL1__RESP_MODE_MASK 0x00000018L
#define SQ_UTCL1_CNTL1__RESP_FAULT_MODE_MASK 0x00000060L
#define SQ_UTCL1_CNTL1__CLIENTID_MASK 0x0000ff80L
#define SQ_UTCL1_CNTL1__USERVM_DIS_MASK 0x00010000L
#define SQ_UTCL1_CNTL1__ENABLE_PUSH_LFIFO_MASK 0x00020000L
#define SQ_UTCL1_CNTL1__ENABLE_LFIFO_PRI_ARB_MASK 0x00040000L
#define SQ_UTCL1_CNTL1__REG_INVALIDATE_VMID_MASK 0x00780000L
#define SQ_UTCL1_CNTL1__REG_INVALIDATE_ALL_VMID_MASK 0x00800000L
#define SQ_UTCL1_CNTL1__REG_INVALIDATE_TOGGLE_MASK 0x01000000L
#define SQ_UTCL1_CNTL1__REG_INVALIDATE_ALL_MASK 0x02000000L
#define SQ_UTCL1_CNTL1__FORCE_MISS_MASK 0x04000000L
#define SQ_UTCL1_CNTL1__FORCE_IN_ORDER_MASK 0x08000000L
#define SQ_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2_MASK 0x30000000L
#define SQ_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2_MASK 0xc0000000L

// SQ_UTCL1_CNTL2
#define SQ_UTCL1_CNTL2__SPARE_MASK 0x000000ffL
#define SQ_UTCL1_CNTL2__LFIFO_SCAN_DISABLE_MASK 0x00000100L
#define SQ_UTCL1_CNTL2__MTYPE_OVRD_DIS_MASK 0x00000200L
#define SQ_UTCL1_CNTL2__LINE_VALID_MASK 0x00000400L
#define SQ_UTCL1_CNTL2__DIS_EDC_MASK 0x00000800L
#define SQ_UTCL1_CNTL2__GPUVM_INV_MODE_MASK 0x00001000L
#define SQ_UTCL1_CNTL2__SHOOTDOWN_OPT_MASK 0x00002000L
#define SQ_UTCL1_CNTL2__FORCE_SNOOP_MASK 0x00004000L
#define SQ_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK_MASK 0x00008000L
#define SQ_UTCL1_CNTL2__RETRY_TIMER_MASK 0x007f0000L
#define SQ_UTCL1_CNTL2__FORCE_FRAG_2M_TO_64K_MASK 0x04000000L
#define SQ_UTCL1_CNTL2__PREFETCH_PAGE_MASK 0xf0000000L

// SQ_UTCL1_STATUS
#define SQ_UTCL1_STATUS__FAULT_DETECTED_MASK 0x00000001L
#define SQ_UTCL1_STATUS__RETRY_DETECTED_MASK 0x00000002L
#define SQ_UTCL1_STATUS__PRT_DETECTED_MASK 0x00000004L
#define SQ_UTCL1_STATUS__RESERVED_MASK 0x0000fff8L
#define SQ_UTCL1_STATUS__UNUSED_MASK 0xffff0000L

// SQ_TIME_HI
#define SQ_TIME_HI__TIME_MASK 0xffffffffL

// SQ_TIME_LO
#define SQ_TIME_LO__TIME_MASK 0xffffffffL

// SQ_LB_CTR_CTRL
#define SQ_LB_CTR_CTRL__START_MASK 0x00000001L
#define SQ_LB_CTR_CTRL__LOAD_MASK 0x00000002L
#define SQ_LB_CTR_CTRL__CLEAR_MASK 0x00000004L

// SQ_LB_DATA0
#define SQ_LB_DATA0__DATA_MASK 0xffffffffL

// SQ_LB_DATA1
#define SQ_LB_DATA1__DATA_MASK 0xffffffffL

// SQ_LB_DATA2
#define SQ_LB_DATA2__DATA_MASK 0xffffffffL

// SQ_LB_DATA3
#define SQ_LB_DATA3__DATA_MASK 0xffffffffL

// SQ_LB_CTR_SEL
#define SQ_LB_CTR_SEL__SEL0_MASK 0x0000000fL
#define SQ_LB_CTR_SEL__SEL1_MASK 0x000000f0L
#define SQ_LB_CTR_SEL__SEL2_MASK 0x00000f00L
#define SQ_LB_CTR_SEL__SEL3_MASK 0x0000f000L

// SQ_LB_CTR0_CU
#define SQ_LB_CTR0_CU__SH0_MASK_MASK 0x0000ffffL
#define SQ_LB_CTR0_CU__SH1_MASK_MASK 0xffff0000L

// SQ_LB_CTR1_CU
#define SQ_LB_CTR1_CU__SH0_MASK_MASK 0x0000ffffL
#define SQ_LB_CTR1_CU__SH1_MASK_MASK 0xffff0000L

// SQ_LB_CTR2_CU
#define SQ_LB_CTR2_CU__SH0_MASK_MASK 0x0000ffffL
#define SQ_LB_CTR2_CU__SH1_MASK_MASK 0xffff0000L

// SQ_LB_CTR3_CU
#define SQ_LB_CTR3_CU__SH0_MASK_MASK 0x0000ffffL
#define SQ_LB_CTR3_CU__SH1_MASK_MASK 0xffff0000L

// SQC_EDC_CNT
#define SQC_EDC_CNT__DATA_CU0_WRITE_DATA_BUF_SEC_COUNT_MASK 0x00000003L
#define SQC_EDC_CNT__DATA_CU0_WRITE_DATA_BUF_DED_COUNT_MASK 0x0000000cL
#define SQC_EDC_CNT__DATA_CU0_UTCL1_LFIFO_SEC_COUNT_MASK 0x00000030L
#define SQC_EDC_CNT__DATA_CU0_UTCL1_LFIFO_DED_COUNT_MASK 0x000000c0L
#define SQC_EDC_CNT__DATA_CU1_WRITE_DATA_BUF_SEC_COUNT_MASK 0x00000300L
#define SQC_EDC_CNT__DATA_CU1_WRITE_DATA_BUF_DED_COUNT_MASK 0x00000c00L
#define SQC_EDC_CNT__DATA_CU1_UTCL1_LFIFO_SEC_COUNT_MASK 0x00003000L
#define SQC_EDC_CNT__DATA_CU1_UTCL1_LFIFO_DED_COUNT_MASK 0x0000c000L
#define SQC_EDC_CNT__DATA_CU2_WRITE_DATA_BUF_SEC_COUNT_MASK 0x00030000L
#define SQC_EDC_CNT__DATA_CU2_WRITE_DATA_BUF_DED_COUNT_MASK 0x000c0000L
#define SQC_EDC_CNT__DATA_CU2_UTCL1_LFIFO_SEC_COUNT_MASK 0x00300000L
#define SQC_EDC_CNT__DATA_CU2_UTCL1_LFIFO_DED_COUNT_MASK 0x00c00000L
#define SQC_EDC_CNT__DATA_CU3_WRITE_DATA_BUF_SEC_COUNT_MASK 0x03000000L
#define SQC_EDC_CNT__DATA_CU3_WRITE_DATA_BUF_DED_COUNT_MASK 0x0c000000L
#define SQC_EDC_CNT__DATA_CU3_UTCL1_LFIFO_SEC_COUNT_MASK 0x30000000L
#define SQC_EDC_CNT__DATA_CU3_UTCL1_LFIFO_DED_COUNT_MASK 0xc0000000L

// SQ_EDC_SEC_CNT
#define SQ_EDC_SEC_CNT__LDS_SEC_MASK 0x000000ffL
#define SQ_EDC_SEC_CNT__SGPR_SEC_MASK 0x0000ff00L
#define SQ_EDC_SEC_CNT__VGPR_SEC_MASK 0x00ff0000L

// SQ_EDC_DED_CNT
#define SQ_EDC_DED_CNT__LDS_DED_MASK 0x000000ffL
#define SQ_EDC_DED_CNT__SGPR_DED_MASK 0x0000ff00L
#define SQ_EDC_DED_CNT__VGPR_DED_MASK 0x00ff0000L

// SQ_EDC_INFO
#define SQ_EDC_INFO__WAVE_ID_MASK 0x0000000fL
#define SQ_EDC_INFO__SIMD_ID_MASK 0x00000030L
#define SQ_EDC_INFO__SOURCE_MASK 0x000001c0L
#define SQ_EDC_INFO__VM_ID_MASK 0x00001e00L

// SQ_EDC_CNT
#define SQ_EDC_CNT__LDS_D_SEC_COUNT_MASK 0x00000003L
#define SQ_EDC_CNT__LDS_D_DED_COUNT_MASK 0x0000000cL
#define SQ_EDC_CNT__LDS_I_SEC_COUNT_MASK 0x00000030L
#define SQ_EDC_CNT__LDS_I_DED_COUNT_MASK 0x000000c0L
#define SQ_EDC_CNT__SGPR_SEC_COUNT_MASK 0x00000300L
#define SQ_EDC_CNT__SGPR_DED_COUNT_MASK 0x00000c00L
#define SQ_EDC_CNT__VGPR0_SEC_COUNT_MASK 0x00003000L
#define SQ_EDC_CNT__VGPR0_DED_COUNT_MASK 0x0000c000L
#define SQ_EDC_CNT__VGPR1_SEC_COUNT_MASK 0x00030000L
#define SQ_EDC_CNT__VGPR1_DED_COUNT_MASK 0x000c0000L
#define SQ_EDC_CNT__VGPR2_SEC_COUNT_MASK 0x00300000L
#define SQ_EDC_CNT__VGPR2_DED_COUNT_MASK 0x00c00000L
#define SQ_EDC_CNT__VGPR3_SEC_COUNT_MASK 0x03000000L
#define SQ_EDC_CNT__VGPR3_DED_COUNT_MASK 0x0c000000L

// SQ_EDC_FUE_CNTL
#define SQ_EDC_FUE_CNTL__BLOCK_FUE_FLAGS_MASK 0x0000ffffL
#define SQ_EDC_FUE_CNTL__FUE_INTERRUPT_ENABLES_MASK 0xffff0000L

// SQ_BUF_RSRC_WORD0
#define SQ_BUF_RSRC_WORD0__BASE_ADDRESS_MASK 0xffffffffL

// SQ_BUF_RSRC_WORD1
#define SQ_BUF_RSRC_WORD1__BASE_ADDRESS_HI_MASK 0x0000ffffL
#define SQ_BUF_RSRC_WORD1__STRIDE_MASK 0x3fff0000L
#define SQ_BUF_RSRC_WORD1__CACHE_SWIZZLE_MASK 0x40000000L
#define SQ_BUF_RSRC_WORD1__SWIZZLE_ENABLE_MASK 0x80000000L

// SQ_BUF_RSRC_WORD2
#define SQ_BUF_RSRC_WORD2__NUM_RECORDS_MASK 0xffffffffL

// SQ_BUF_RSRC_WORD3
#define SQ_BUF_RSRC_WORD3__DST_SEL_X_MASK 0x00000007L
#define SQ_BUF_RSRC_WORD3__DST_SEL_Y_MASK 0x00000038L
#define SQ_BUF_RSRC_WORD3__DST_SEL_Z_MASK 0x000001c0L
#define SQ_BUF_RSRC_WORD3__DST_SEL_W_MASK 0x00000e00L
#define SQ_BUF_RSRC_WORD3__NUM_FORMAT_MASK 0x00007000L
#define SQ_BUF_RSRC_WORD3__DATA_FORMAT_MASK 0x00078000L
#define SQ_BUF_RSRC_WORD3__USER_VM_ENABLE_MASK 0x00080000L
#define SQ_BUF_RSRC_WORD3__USER_VM_MODE_MASK 0x00100000L
#define SQ_BUF_RSRC_WORD3__INDEX_STRIDE_MASK 0x00600000L
#define SQ_BUF_RSRC_WORD3__ADD_TID_ENABLE_MASK 0x00800000L
#define SQ_BUF_RSRC_WORD3__NV_MASK 0x08000000L
#define SQ_BUF_RSRC_WORD3__TYPE_MASK 0xc0000000L

// SQ_IMG_RSRC_WORD0
#define SQ_IMG_RSRC_WORD0__BASE_ADDRESS_MASK 0xffffffffL

// SQ_IMG_RSRC_WORD1
#define SQ_IMG_RSRC_WORD1__BASE_ADDRESS_HI_MASK 0x000000ffL
#define SQ_IMG_RSRC_WORD1__MIN_LOD_MASK 0x000fff00L
#define SQ_IMG_RSRC_WORD1__DATA_FORMAT_MASK 0x03f00000L
#define SQ_IMG_RSRC_WORD1__NUM_FORMAT_MASK 0x3c000000L
#define SQ_IMG_RSRC_WORD1__NV_MASK 0x40000000L
#define SQ_IMG_RSRC_WORD1__META_DIRECT_MASK 0x80000000L

// SQ_IMG_RSRC_WORD2
#define SQ_IMG_RSRC_WORD2__WIDTH_MASK 0x00003fffL
#define SQ_IMG_RSRC_WORD2__HEIGHT_MASK 0x0fffc000L
#define SQ_IMG_RSRC_WORD2__PERF_MOD_MASK 0x70000000L

// SQ_IMG_RSRC_WORD3
#define SQ_IMG_RSRC_WORD3__DST_SEL_X_MASK 0x00000007L
#define SQ_IMG_RSRC_WORD3__DST_SEL_Y_MASK 0x00000038L
#define SQ_IMG_RSRC_WORD3__DST_SEL_Z_MASK 0x000001c0L
#define SQ_IMG_RSRC_WORD3__DST_SEL_W_MASK 0x00000e00L
#define SQ_IMG_RSRC_WORD3__BASE_LEVEL_MASK 0x0000f000L
#define SQ_IMG_RSRC_WORD3__LAST_LEVEL_MASK 0x000f0000L
#define SQ_IMG_RSRC_WORD3__SW_MODE_MASK 0x01f00000L
#define SQ_IMG_RSRC_WORD3__TYPE_MASK 0xf0000000L

// SQ_IMG_RSRC_WORD4
#define SQ_IMG_RSRC_WORD4__DEPTH_MASK 0x00001fffL
#define SQ_IMG_RSRC_WORD4__PITCH_MASK 0x1fffe000L
#define SQ_IMG_RSRC_WORD4__BC_SWIZZLE_MASK 0xe0000000L

// SQ_IMG_RSRC_WORD5
#define SQ_IMG_RSRC_WORD5__BASE_ARRAY_MASK 0x00001fffL
#define SQ_IMG_RSRC_WORD5__ARRAY_PITCH_MASK 0x0001e000L
#define SQ_IMG_RSRC_WORD5__META_DATA_ADDRESS_MASK 0x01fe0000L
#define SQ_IMG_RSRC_WORD5__META_LINEAR_MASK 0x02000000L
#define SQ_IMG_RSRC_WORD5__META_PIPE_ALIGNED_MASK 0x04000000L
#define SQ_IMG_RSRC_WORD5__META_RB_ALIGNED_MASK 0x08000000L
#define SQ_IMG_RSRC_WORD5__MAX_MIP_MASK 0xf0000000L

// SQ_IMG_RSRC_WORD6
#define SQ_IMG_RSRC_WORD6__MIN_LOD_WARN_MASK 0x00000fffL
#define SQ_IMG_RSRC_WORD6__COUNTER_BANK_ID_MASK 0x000ff000L
#define SQ_IMG_RSRC_WORD6__LOD_HDW_CNT_EN_MASK 0x00100000L
#define SQ_IMG_RSRC_WORD6__COMPRESSION_EN_MASK 0x00200000L
#define SQ_IMG_RSRC_WORD6__ALPHA_IS_ON_MSB_MASK 0x00400000L
#define SQ_IMG_RSRC_WORD6__COLOR_TRANSFORM_MASK 0x00800000L
#define SQ_IMG_RSRC_WORD6__LOST_ALPHA_BITS_MASK 0x0f000000L
#define SQ_IMG_RSRC_WORD6__LOST_COLOR_BITS_MASK 0xf0000000L

// SQ_IMG_RSRC_WORD7
#define SQ_IMG_RSRC_WORD7__META_DATA_ADDRESS_MASK 0xffffffffL

// SQ_IMG_SAMP_WORD0
#define SQ_IMG_SAMP_WORD0__CLAMP_X_MASK 0x00000007L
#define SQ_IMG_SAMP_WORD0__CLAMP_Y_MASK 0x00000038L
#define SQ_IMG_SAMP_WORD0__CLAMP_Z_MASK 0x000001c0L
#define SQ_IMG_SAMP_WORD0__MAX_ANISO_RATIO_MASK 0x00000e00L
#define SQ_IMG_SAMP_WORD0__DEPTH_COMPARE_FUNC_MASK 0x00007000L
#define SQ_IMG_SAMP_WORD0__FORCE_UNNORMALIZED_MASK 0x00008000L
#define SQ_IMG_SAMP_WORD0__ANISO_THRESHOLD_MASK 0x00070000L
#define SQ_IMG_SAMP_WORD0__MC_COORD_TRUNC_MASK 0x00080000L
#define SQ_IMG_SAMP_WORD0__FORCE_DEGAMMA_MASK 0x00100000L
#define SQ_IMG_SAMP_WORD0__ANISO_BIAS_MASK 0x07e00000L
#define SQ_IMG_SAMP_WORD0__TRUNC_COORD_MASK 0x08000000L
#define SQ_IMG_SAMP_WORD0__DISABLE_CUBE_WRAP_MASK 0x10000000L
#define SQ_IMG_SAMP_WORD0__FILTER_MODE_MASK 0x60000000L
#define SQ_IMG_SAMP_WORD0__COMPAT_MODE_MASK 0x80000000L

// SQ_IMG_SAMP_WORD1
#define SQ_IMG_SAMP_WORD1__MIN_LOD_MASK 0x00000fffL
#define SQ_IMG_SAMP_WORD1__MAX_LOD_MASK 0x00fff000L
#define SQ_IMG_SAMP_WORD1__PERF_MIP_MASK 0x0f000000L
#define SQ_IMG_SAMP_WORD1__PERF_Z_MASK 0xf0000000L

// SQ_IMG_SAMP_WORD2
#define SQ_IMG_SAMP_WORD2__LOD_BIAS_MASK 0x00003fffL
#define SQ_IMG_SAMP_WORD2__LOD_BIAS_SEC_MASK 0x000fc000L
#define SQ_IMG_SAMP_WORD2__XY_MAG_FILTER_MASK 0x00300000L
#define SQ_IMG_SAMP_WORD2__XY_MIN_FILTER_MASK 0x00c00000L
#define SQ_IMG_SAMP_WORD2__Z_FILTER_MASK 0x03000000L
#define SQ_IMG_SAMP_WORD2__MIP_FILTER_MASK 0x0c000000L
#define SQ_IMG_SAMP_WORD2__MIP_POINT_PRECLAMP_MASK 0x10000000L
#define SQ_IMG_SAMP_WORD2__BLEND_ZERO_PRT_MASK 0x20000000L
#define SQ_IMG_SAMP_WORD2__FILTER_PREC_FIX_MASK 0x40000000L
#define SQ_IMG_SAMP_WORD2__ANISO_OVERRIDE_MASK 0x80000000L

// SQ_IMG_SAMP_WORD3
#define SQ_IMG_SAMP_WORD3__BORDER_COLOR_PTR_MASK 0x00000fffL
#define SQ_IMG_SAMP_WORD3__SKIP_DEGAMMA_MASK 0x00001000L
#define SQ_IMG_SAMP_WORD3__BORDER_COLOR_TYPE_MASK 0xc0000000L

// SQ_FLAT_SCRATCH_WORD0
#define SQ_FLAT_SCRATCH_WORD0__SIZE_MASK 0x0007ffffL

// SQ_FLAT_SCRATCH_WORD1
#define SQ_FLAT_SCRATCH_WORD1__OFFSET_MASK 0x00ffffffL

// SQ_M0_GPR_IDX_WORD
#define SQ_M0_GPR_IDX_WORD__INDEX_MASK 0x000000ffL
#define SQ_M0_GPR_IDX_WORD__VSRC0_REL_MASK 0x00001000L
#define SQ_M0_GPR_IDX_WORD__VSRC1_REL_MASK 0x00002000L
#define SQ_M0_GPR_IDX_WORD__VSRC2_REL_MASK 0x00004000L
#define SQ_M0_GPR_IDX_WORD__VDST_REL_MASK 0x00008000L

// SQ_IND_INDEX
#define SQ_IND_INDEX__WAVE_ID_MASK 0x0000000fL
#define SQ_IND_INDEX__SIMD_ID_MASK 0x00000030L
#define SQ_IND_INDEX__THREAD_ID_MASK 0x00000fc0L
#define SQ_IND_INDEX__AUTO_INCR_MASK 0x00001000L
#define SQ_IND_INDEX__FORCE_READ_MASK 0x00002000L
#define SQ_IND_INDEX__READ_TIMEOUT_MASK 0x00004000L
#define SQ_IND_INDEX__UNINDEXED_MASK 0x00008000L
#define SQ_IND_INDEX__INDEX_MASK 0xffff0000L

// SQ_CMD
#define SQ_CMD__CMD_MASK 0x00000007L
#define SQ_CMD__MODE_MASK 0x00000070L
#define SQ_CMD__CHECK_VMID_MASK 0x00000080L
#define SQ_CMD__DATA_MASK 0x00000f00L
#define SQ_CMD__WAVE_ID_MASK 0x000f0000L
#define SQ_CMD__SIMD_ID_MASK 0x00300000L
#define SQ_CMD__QUEUE_ID_MASK 0x07000000L
#define SQ_CMD__VM_ID_MASK 0xf0000000L

// SQ_IND_DATA
#define SQ_IND_DATA__DATA_MASK 0xffffffffL

// SQ_REG_TIMESTAMP
#define SQ_REG_TIMESTAMP__TIMESTAMP_MASK 0x000000ffL

// SQ_CMD_TIMESTAMP
#define SQ_CMD_TIMESTAMP__TIMESTAMP_MASK 0x000000ffL

// SQ_DEBUG_STS_GLOBAL
#define SQ_DEBUG_STS_GLOBAL__BUSY_MASK 0x00000001L
#define SQ_DEBUG_STS_GLOBAL__INTERRUPT_MSG_BUSY_MASK 0x00000002L
#define SQ_DEBUG_STS_GLOBAL__WAVE_LEVEL_SH0_MASK 0x0000fff0L
#define SQ_DEBUG_STS_GLOBAL__WAVE_LEVEL_SH1_MASK 0x0fff0000L

// SQ_DEBUG_STS_GLOBAL2
#define SQ_DEBUG_STS_GLOBAL2__FIFO_LEVEL_GFX0_MASK 0x000000ffL
#define SQ_DEBUG_STS_GLOBAL2__FIFO_LEVEL_GFX1_MASK 0x0000ff00L
#define SQ_DEBUG_STS_GLOBAL2__FIFO_LEVEL_IMMED_MASK 0x00ff0000L
#define SQ_DEBUG_STS_GLOBAL2__FIFO_LEVEL_HOST_MASK 0xff000000L

// SQ_DEBUG_STS_GLOBAL3
#define SQ_DEBUG_STS_GLOBAL3__FIFO_LEVEL_HOST_CMD_MASK 0x0000000fL
#define SQ_DEBUG_STS_GLOBAL3__FIFO_LEVEL_HOST_REG_MASK 0x000003f0L

// SH_MEM_BASES
#define SH_MEM_BASES__PRIVATE_BASE_MASK 0x0000ffffL
#define SH_MEM_BASES__SHARED_BASE_MASK 0xffff0000L

// SH_MEM_CONFIG
#define SH_MEM_CONFIG__ADDRESS_MODE_MASK 0x00000001L
#define SH_MEM_CONFIG__ALIGNMENT_MODE_MASK 0x00000018L
#define SH_MEM_CONFIG__RETRY_DISABLE_MASK 0x00001000L
#define SH_MEM_CONFIG__PRIVATE_NV_MASK 0x00002000L

// SQ_SHADER_TBA_LO
#define SQ_SHADER_TBA_LO__ADDR_LO_MASK 0xffffffffL

// SQ_SHADER_TBA_HI
#define SQ_SHADER_TBA_HI__ADDR_HI_MASK 0x000000ffL

// SQ_SHADER_TMA_LO
#define SQ_SHADER_TMA_LO__ADDR_LO_MASK 0xffffffffL

// SQ_SHADER_TMA_HI
#define SQ_SHADER_TMA_HI__ADDR_HI_MASK 0x000000ffL

// SQ_THREAD_TRACE_WORD_CMN
#define SQ_THREAD_TRACE_WORD_CMN__TOKEN_TYPE_MASK 0x0000000fL
#define SQ_THREAD_TRACE_WORD_CMN__TIME_DELTA_MASK 0x00000010L

// SQ_THREAD_TRACE_WORD_INST
#define SQ_THREAD_TRACE_WORD_INST__TOKEN_TYPE_MASK 0x0000000fL
#define SQ_THREAD_TRACE_WORD_INST__TIME_DELTA_MASK 0x00000010L
#define SQ_THREAD_TRACE_WORD_INST__WAVE_ID_MASK 0x000001e0L
#define SQ_THREAD_TRACE_WORD_INST__SIMD_ID_MASK 0x00000600L
#define SQ_THREAD_TRACE_WORD_INST__INST_TYPE_MASK 0x0000f800L

// SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2
#define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__TOKEN_TYPE_MASK 0x0000000fL
#define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__TIME_DELTA_MASK 0x00000010L
#define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__WAVE_ID_MASK 0x000001e0L
#define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__SIMD_ID_MASK 0x00000600L
#define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__TRAP_ERROR_MASK 0x00008000L
#define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__PC_LO_MASK 0xffff0000L

// SQ_THREAD_TRACE_WORD_INST_PC_2_OF_2
#define SQ_THREAD_TRACE_WORD_INST_PC_2_OF_2__PC_HI_MASK 0x00ffffffL

// SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__TOKEN_TYPE_MASK 0x0000000fL
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__TIME_DELTA_MASK 0x00000010L
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__SH_ID_MASK 0x00000020L
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__CU_ID_MASK 0x000003c0L
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__WAVE_ID_MASK 0x00003c00L
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__SIMD_ID_MASK 0x0000c000L
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__DATA_LO_MASK 0xffff0000L

// SQ_THREAD_TRACE_WORD_INST_USERDATA_2_OF_2
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_2_OF_2__DATA_HI_MASK 0x0000ffffL

// SQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2
#define SQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2__TOKEN_TYPE_MASK 0x0000000fL
#define SQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2__TIME_LO_MASK 0xffff0000L

// SQ_THREAD_TRACE_WORD_TIMESTAMP_2_OF_2
#define SQ_THREAD_TRACE_WORD_TIMESTAMP_2_OF_2__TIME_HI_MASK 0xffffffffL

// SQ_THREAD_TRACE_WORD_WAVE
#define SQ_THREAD_TRACE_WORD_WAVE__TOKEN_TYPE_MASK 0x0000000fL
#define SQ_THREAD_TRACE_WORD_WAVE__TIME_DELTA_MASK 0x00000010L
#define SQ_THREAD_TRACE_WORD_WAVE__SH_ID_MASK 0x00000020L
#define SQ_THREAD_TRACE_WORD_WAVE__CU_ID_MASK 0x000003c0L
#define SQ_THREAD_TRACE_WORD_WAVE__WAVE_ID_MASK 0x00003c00L
#define SQ_THREAD_TRACE_WORD_WAVE__SIMD_ID_MASK 0x0000c000L

// SQ_THREAD_TRACE_WORD_MISC
#define SQ_THREAD_TRACE_WORD_MISC__TOKEN_TYPE_MASK 0x0000000fL
#define SQ_THREAD_TRACE_WORD_MISC__TIME_DELTA_MASK 0x00000ff0L
#define SQ_THREAD_TRACE_WORD_MISC__SH_ID_MASK 0x00001000L
#define SQ_THREAD_TRACE_WORD_MISC__MISC_TOKEN_TYPE_MASK 0x0000e000L

// SQ_THREAD_TRACE_WORD_WAVE_START
#define SQ_THREAD_TRACE_WORD_WAVE_START__TOKEN_TYPE_MASK 0x0000000fL
#define SQ_THREAD_TRACE_WORD_WAVE_START__TIME_DELTA_MASK 0x00000010L
#define SQ_THREAD_TRACE_WORD_WAVE_START__SH_ID_MASK 0x00000020L
#define SQ_THREAD_TRACE_WORD_WAVE_START__CU_ID_MASK 0x000003c0L
#define SQ_THREAD_TRACE_WORD_WAVE_START__WAVE_ID_MASK 0x00003c00L
#define SQ_THREAD_TRACE_WORD_WAVE_START__SIMD_ID_MASK 0x0000c000L
#define SQ_THREAD_TRACE_WORD_WAVE_START__DISPATCHER_MASK 0x001f0000L
#define SQ_THREAD_TRACE_WORD_WAVE_START__VS_NO_ALLOC_OR_GROUPED_MASK 0x00200000L
#define SQ_THREAD_TRACE_WORD_WAVE_START__COUNT_MASK 0x1fc00000L
#define SQ_THREAD_TRACE_WORD_WAVE_START__TG_ID_MASK 0xe0000000L

// SQ_THREAD_TRACE_WORD_REG_1_OF_2
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__TOKEN_TYPE_MASK 0x0000000fL
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__TIME_DELTA_MASK 0x00000010L
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__PIPE_ID_MASK 0x00000060L
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__ME_ID_MASK 0x00000180L
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_DROPPED_PREV_MASK 0x00000200L
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_TYPE_MASK 0x00001c00L
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_PRIV_MASK 0x00004000L
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_OP_MASK 0x00008000L
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_ADDR_MASK 0xffff0000L

// SQ_THREAD_TRACE_WORD_REG_2_OF_2
#define SQ_THREAD_TRACE_WORD_REG_2_OF_2__DATA_MASK 0xffffffffL

// SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2
#define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__TOKEN_TYPE_MASK 0x0000000fL
#define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__TIME_DELTA_MASK 0x00000010L
#define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__PIPE_ID_MASK 0x00000060L
#define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__ME_ID_MASK 0x00000180L
#define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__REG_ADDR_MASK 0x0000fe00L
#define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__DATA_LO_MASK 0xffff0000L

// SQ_THREAD_TRACE_WORD_REG_CS_2_OF_2
#define SQ_THREAD_TRACE_WORD_REG_CS_2_OF_2__DATA_HI_MASK 0x0000ffffL

// SQ_THREAD_TRACE_WORD_EVENT
#define SQ_THREAD_TRACE_WORD_EVENT__TOKEN_TYPE_MASK 0x0000000fL
#define SQ_THREAD_TRACE_WORD_EVENT__TIME_DELTA_MASK 0x00000010L
#define SQ_THREAD_TRACE_WORD_EVENT__SH_ID_MASK 0x00000020L
#define SQ_THREAD_TRACE_WORD_EVENT__STAGE_MASK 0x000001c0L
#define SQ_THREAD_TRACE_WORD_EVENT__EVENT_TYPE_MASK 0x0000fc00L

// SQ_THREAD_TRACE_WORD_ISSUE
#define SQ_THREAD_TRACE_WORD_ISSUE__TOKEN_TYPE_MASK 0x0000000fL
#define SQ_THREAD_TRACE_WORD_ISSUE__TIME_DELTA_MASK 0x00000010L
#define SQ_THREAD_TRACE_WORD_ISSUE__SIMD_ID_MASK 0x00000060L
#define SQ_THREAD_TRACE_WORD_ISSUE__INST0_MASK 0x00000300L
#define SQ_THREAD_TRACE_WORD_ISSUE__INST1_MASK 0x00000c00L
#define SQ_THREAD_TRACE_WORD_ISSUE__INST2_MASK 0x00003000L
#define SQ_THREAD_TRACE_WORD_ISSUE__INST3_MASK 0x0000c000L
#define SQ_THREAD_TRACE_WORD_ISSUE__INST4_MASK 0x00030000L
#define SQ_THREAD_TRACE_WORD_ISSUE__INST5_MASK 0x000c0000L
#define SQ_THREAD_TRACE_WORD_ISSUE__INST6_MASK 0x00300000L
#define SQ_THREAD_TRACE_WORD_ISSUE__INST7_MASK 0x00c00000L
#define SQ_THREAD_TRACE_WORD_ISSUE__INST8_MASK 0x03000000L
#define SQ_THREAD_TRACE_WORD_ISSUE__INST9_MASK 0x0c000000L

// SQ_THREAD_TRACE_WORD_PERF_1_OF_2
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__TOKEN_TYPE_MASK 0x0000000fL
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__TIME_DELTA_MASK 0x00000010L
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__SH_ID_MASK 0x00000020L
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CU_ID_MASK 0x000003c0L
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CNTR_BANK_MASK 0x00000c00L
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CNTR0_MASK 0x01fff000L
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CNTR1_LO_MASK 0xfe000000L

// SQ_THREAD_TRACE_WORD_PERF_2_OF_2
#define SQ_THREAD_TRACE_WORD_PERF_2_OF_2__CNTR1_HI_MASK 0x0000003fL
#define SQ_THREAD_TRACE_WORD_PERF_2_OF_2__CNTR2_MASK 0x0007ffc0L
#define SQ_THREAD_TRACE_WORD_PERF_2_OF_2__CNTR3_MASK 0xfff80000L

// SQ_WREXEC_EXEC_LO
#define SQ_WREXEC_EXEC_LO__ADDR_LO_MASK 0xffffffffL

// SQ_WREXEC_EXEC_HI
#define SQ_WREXEC_EXEC_HI__ADDR_HI_MASK 0x0000ffffL
#define SQ_WREXEC_EXEC_HI__FIRST_WAVE_MASK 0x04000000L
#define SQ_WREXEC_EXEC_HI__ATC_MASK 0x08000000L
#define SQ_WREXEC_EXEC_HI__MTYPE_MASK 0x70000000L
#define SQ_WREXEC_EXEC_HI__MSB_MASK 0x80000000L

// SQC_ICACHE_UTCL1_CNTL1
#define SQC_ICACHE_UTCL1_CNTL1__FORCE_4K_L2_RESP_MASK 0x00000001L
#define SQC_ICACHE_UTCL1_CNTL1__GPUVM_64K_DEF_MASK 0x00000002L
#define SQC_ICACHE_UTCL1_CNTL1__GPUVM_PERM_MODE_MASK 0x00000004L
#define SQC_ICACHE_UTCL1_CNTL1__RESP_MODE_MASK 0x00000018L
#define SQC_ICACHE_UTCL1_CNTL1__RESP_FAULT_MODE_MASK 0x00000060L
#define SQC_ICACHE_UTCL1_CNTL1__CLIENTID_MASK 0x0000ff80L
#define SQC_ICACHE_UTCL1_CNTL1__ENABLE_PUSH_LFIFO_MASK 0x00020000L
#define SQC_ICACHE_UTCL1_CNTL1__ENABLE_LFIFO_PRI_ARB_MASK 0x00040000L
#define SQC_ICACHE_UTCL1_CNTL1__REG_INVALIDATE_VMID_MASK 0x00780000L
#define SQC_ICACHE_UTCL1_CNTL1__REG_INVALIDATE_ALL_VMID_MASK 0x00800000L
#define SQC_ICACHE_UTCL1_CNTL1__REG_INVALIDATE_TOGGLE_MASK 0x01000000L
#define SQC_ICACHE_UTCL1_CNTL1__CLIENT_INVALIDATE_ALL_VMID_MASK 0x02000000L
#define SQC_ICACHE_UTCL1_CNTL1__FORCE_MISS_MASK 0x04000000L
#define SQC_ICACHE_UTCL1_CNTL1__FORCE_IN_ORDER_MASK 0x08000000L
#define SQC_ICACHE_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2_MASK 0x30000000L
#define SQC_ICACHE_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2_MASK 0xc0000000L

// SQC_ICACHE_UTCL1_CNTL2
#define SQC_ICACHE_UTCL1_CNTL2__SPARE_MASK 0x000000ffL
#define SQC_ICACHE_UTCL1_CNTL2__LFIFO_SCAN_DISABLE_MASK 0x00000100L
#define SQC_ICACHE_UTCL1_CNTL2__MTYPE_OVRD_DIS_MASK 0x00000200L
#define SQC_ICACHE_UTCL1_CNTL2__LINE_VALID_MASK 0x00000400L
#define SQC_ICACHE_UTCL1_CNTL2__DIS_EDC_MASK 0x00000800L
#define SQC_ICACHE_UTCL1_CNTL2__GPUVM_INV_MODE_MASK 0x00001000L
#define SQC_ICACHE_UTCL1_CNTL2__SHOOTDOWN_OPT_MASK 0x00002000L
#define SQC_ICACHE_UTCL1_CNTL2__FORCE_SNOOP_MASK 0x00004000L
#define SQC_ICACHE_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK_MASK 0x00008000L
#define SQC_ICACHE_UTCL1_CNTL2__ARB_BURST_MODE_MASK 0x00030000L
#define SQC_ICACHE_UTCL1_CNTL2__ENABLE_PERF_EVENT_RD_WR_MASK 0x00040000L
#define SQC_ICACHE_UTCL1_CNTL2__PERF_EVENT_RD_WR_MASK 0x00080000L
#define SQC_ICACHE_UTCL1_CNTL2__ENABLE_PERF_EVENT_VMID_MASK 0x00100000L
#define SQC_ICACHE_UTCL1_CNTL2__PERF_EVENT_VMID_MASK 0x01e00000L
#define SQC_ICACHE_UTCL1_CNTL2__FORCE_FRAG_2M_TO_64K_MASK 0x04000000L

// SQC_DCACHE_UTCL1_CNTL1
#define SQC_DCACHE_UTCL1_CNTL1__FORCE_4K_L2_RESP_MASK 0x00000001L
#define SQC_DCACHE_UTCL1_CNTL1__GPUVM_64K_DEF_MASK 0x00000002L
#define SQC_DCACHE_UTCL1_CNTL1__GPUVM_PERM_MODE_MASK 0x00000004L
#define SQC_DCACHE_UTCL1_CNTL1__RESP_MODE_MASK 0x00000018L
#define SQC_DCACHE_UTCL1_CNTL1__RESP_FAULT_MODE_MASK 0x00000060L
#define SQC_DCACHE_UTCL1_CNTL1__CLIENTID_MASK 0x0000ff80L
#define SQC_DCACHE_UTCL1_CNTL1__ENABLE_PUSH_LFIFO_MASK 0x00020000L
#define SQC_DCACHE_UTCL1_CNTL1__ENABLE_LFIFO_PRI_ARB_MASK 0x00040000L
#define SQC_DCACHE_UTCL1_CNTL1__REG_INVALIDATE_VMID_MASK 0x00780000L
#define SQC_DCACHE_UTCL1_CNTL1__REG_INVALIDATE_ALL_VMID_MASK 0x00800000L
#define SQC_DCACHE_UTCL1_CNTL1__REG_INVALIDATE_TOGGLE_MASK 0x01000000L
#define SQC_DCACHE_UTCL1_CNTL1__CLIENT_INVALIDATE_ALL_VMID_MASK 0x02000000L
#define SQC_DCACHE_UTCL1_CNTL1__FORCE_MISS_MASK 0x04000000L
#define SQC_DCACHE_UTCL1_CNTL1__FORCE_IN_ORDER_MASK 0x08000000L
#define SQC_DCACHE_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2_MASK 0x30000000L
#define SQC_DCACHE_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2_MASK 0xc0000000L

// SQC_DCACHE_UTCL1_CNTL2
#define SQC_DCACHE_UTCL1_CNTL2__SPARE_MASK 0x000000ffL
#define SQC_DCACHE_UTCL1_CNTL2__LFIFO_SCAN_DISABLE_MASK 0x00000100L
#define SQC_DCACHE_UTCL1_CNTL2__MTYPE_OVRD_DIS_MASK 0x00000200L
#define SQC_DCACHE_UTCL1_CNTL2__LINE_VALID_MASK 0x00000400L
#define SQC_DCACHE_UTCL1_CNTL2__DIS_EDC_MASK 0x00000800L
#define SQC_DCACHE_UTCL1_CNTL2__GPUVM_INV_MODE_MASK 0x00001000L
#define SQC_DCACHE_UTCL1_CNTL2__SHOOTDOWN_OPT_MASK 0x00002000L
#define SQC_DCACHE_UTCL1_CNTL2__FORCE_SNOOP_MASK 0x00004000L
#define SQC_DCACHE_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK_MASK 0x00008000L
#define SQC_DCACHE_UTCL1_CNTL2__ARB_BURST_MODE_MASK 0x00030000L
#define SQC_DCACHE_UTCL1_CNTL2__ENABLE_PERF_EVENT_RD_WR_MASK 0x00040000L
#define SQC_DCACHE_UTCL1_CNTL2__PERF_EVENT_RD_WR_MASK 0x00080000L
#define SQC_DCACHE_UTCL1_CNTL2__ENABLE_PERF_EVENT_VMID_MASK 0x00100000L
#define SQC_DCACHE_UTCL1_CNTL2__PERF_EVENT_VMID_MASK 0x01e00000L
#define SQC_DCACHE_UTCL1_CNTL2__FORCE_FRAG_2M_TO_64K_MASK 0x04000000L

// SQC_ICACHE_UTCL1_STATUS
#define SQC_ICACHE_UTCL1_STATUS__FAULT_DETECTED_MASK 0x00000001L
#define SQC_ICACHE_UTCL1_STATUS__RETRY_DETECTED_MASK 0x00000002L
#define SQC_ICACHE_UTCL1_STATUS__PRT_DETECTED_MASK 0x00000004L

// SQC_DCACHE_UTCL1_STATUS
#define SQC_DCACHE_UTCL1_STATUS__FAULT_DETECTED_MASK 0x00000001L
#define SQC_DCACHE_UTCL1_STATUS__RETRY_DETECTED_MASK 0x00000002L
#define SQC_DCACHE_UTCL1_STATUS__PRT_DETECTED_MASK 0x00000004L

// SQC_CACHES
#define SQC_CACHES__TARGET_INST_MASK 0x00000001L
#define SQC_CACHES__TARGET_DATA_MASK 0x00000002L
#define SQC_CACHES__INVALIDATE_MASK 0x00000004L
#define SQC_CACHES__WRITEBACK_MASK 0x00000008L
#define SQC_CACHES__VOL_MASK 0x00000010L
#define SQC_CACHES__COMPLETE_MASK 0x00010000L

// SQC_WRITEBACK
#define SQC_WRITEBACK__DWB_MASK 0x00000001L
#define SQC_WRITEBACK__DIRTY_MASK 0x00000002L

// SQ_THREAD_TRACE_BASE
#define SQ_THREAD_TRACE_BASE__ADDR_MASK 0xffffffffL

// SQ_THREAD_TRACE_BASE2
#define SQ_THREAD_TRACE_BASE2__ADDR_HI_MASK 0x0000000fL

// SQ_THREAD_TRACE_SIZE
#define SQ_THREAD_TRACE_SIZE__SIZE_MASK 0x003fffffL

// SQ_THREAD_TRACE_MASK
#define SQ_THREAD_TRACE_MASK__CU_SEL_MASK 0x0000001fL
#define SQ_THREAD_TRACE_MASK__SH_SEL_MASK 0x00000020L
#define SQ_THREAD_TRACE_MASK__REG_STALL_EN_MASK 0x00000080L
#define SQ_THREAD_TRACE_MASK__SIMD_EN_MASK 0x00000f00L
#define SQ_THREAD_TRACE_MASK__VM_ID_MASK_MASK 0x00003000L
#define SQ_THREAD_TRACE_MASK__SPI_STALL_EN_MASK 0x00004000L
#define SQ_THREAD_TRACE_MASK__SQ_STALL_EN_MASK 0x00008000L

// SQ_THREAD_TRACE_USERDATA_0
#define SQ_THREAD_TRACE_USERDATA_0__DATA_MASK 0xffffffffL

// SQ_THREAD_TRACE_USERDATA_1
#define SQ_THREAD_TRACE_USERDATA_1__DATA_MASK 0xffffffffL

// SQ_THREAD_TRACE_USERDATA_2
#define SQ_THREAD_TRACE_USERDATA_2__DATA_MASK 0xffffffffL

// SQ_THREAD_TRACE_USERDATA_3
#define SQ_THREAD_TRACE_USERDATA_3__DATA_MASK 0xffffffffL

// SQ_THREAD_TRACE_MODE
#define SQ_THREAD_TRACE_MODE__MASK_PS_MASK 0x00000007L
#define SQ_THREAD_TRACE_MODE__MASK_VS_MASK 0x00000038L
#define SQ_THREAD_TRACE_MODE__MASK_GS_MASK 0x000001c0L
#define SQ_THREAD_TRACE_MODE__MASK_ES_MASK 0x00000e00L
#define SQ_THREAD_TRACE_MODE__MASK_HS_MASK 0x00007000L
#define SQ_THREAD_TRACE_MODE__MASK_LS_MASK 0x00038000L
#define SQ_THREAD_TRACE_MODE__MASK_CS_MASK 0x001c0000L
#define SQ_THREAD_TRACE_MODE__MODE_MASK 0x00600000L
#define SQ_THREAD_TRACE_MODE__CAPTURE_MODE_MASK 0x01800000L
#define SQ_THREAD_TRACE_MODE__AUTOFLUSH_EN_MASK 0x02000000L
#define SQ_THREAD_TRACE_MODE__TC_PERF_EN_MASK 0x04000000L
#define SQ_THREAD_TRACE_MODE__ISSUE_MASK_MASK 0x18000000L
#define SQ_THREAD_TRACE_MODE__TEST_MODE_MASK 0x20000000L
#define SQ_THREAD_TRACE_MODE__INTERRUPT_EN_MASK 0x40000000L
#define SQ_THREAD_TRACE_MODE__WRAP_MASK 0x80000000L

// SQ_THREAD_TRACE_CTRL
#define SQ_THREAD_TRACE_CTRL__RESET_BUFFER_MASK 0x80000000L

// SQ_THREAD_TRACE_TOKEN_MASK
#define SQ_THREAD_TRACE_TOKEN_MASK__TOKEN_MASK_MASK 0x0000ffffL
#define SQ_THREAD_TRACE_TOKEN_MASK__REG_MASK_MASK 0x00ff0000L
#define SQ_THREAD_TRACE_TOKEN_MASK__REG_DROP_ON_STALL_MASK 0x01000000L

// SQ_THREAD_TRACE_TOKEN_MASK2
#define SQ_THREAD_TRACE_TOKEN_MASK2__INST_MASK_MASK 0xffffffffL

// SQ_THREAD_TRACE_PERF_MASK
#define SQ_THREAD_TRACE_PERF_MASK__SH0_MASK_MASK 0x0000ffffL
#define SQ_THREAD_TRACE_PERF_MASK__SH1_MASK_MASK 0xffff0000L

// SQ_THREAD_TRACE_WPTR
#define SQ_THREAD_TRACE_WPTR__WPTR_MASK 0x3fffffffL
#define SQ_THREAD_TRACE_WPTR__READ_OFFSET_MASK 0xc0000000L

// SQ_THREAD_TRACE_STATUS
#define SQ_THREAD_TRACE_STATUS__FINISH_PENDING_MASK 0x000003ffL
#define SQ_THREAD_TRACE_STATUS__FINISH_DONE_MASK 0x03ff0000L
#define SQ_THREAD_TRACE_STATUS__UTC_ERROR_MASK 0x10000000L
#define SQ_THREAD_TRACE_STATUS__NEW_BUF_MASK 0x20000000L
#define SQ_THREAD_TRACE_STATUS__BUSY_MASK 0x40000000L
#define SQ_THREAD_TRACE_STATUS__FULL_MASK 0x80000000L

// SQ_THREAD_TRACE_CNTR
#define SQ_THREAD_TRACE_CNTR__CNTR_MASK 0xffffffffL

// SQ_THREAD_TRACE_HIWATER
#define SQ_THREAD_TRACE_HIWATER__HIWATER_MASK 0x00000007L

// SQ_PERFCOUNTER0_LO
#define SQ_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// SQ_PERFCOUNTER1_LO
#define SQ_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// SQ_PERFCOUNTER2_LO
#define SQ_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// SQ_PERFCOUNTER3_LO
#define SQ_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// SQ_PERFCOUNTER4_LO
#define SQ_PERFCOUNTER4_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// SQ_PERFCOUNTER5_LO
#define SQ_PERFCOUNTER5_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// SQ_PERFCOUNTER6_LO
#define SQ_PERFCOUNTER6_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// SQ_PERFCOUNTER7_LO
#define SQ_PERFCOUNTER7_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// SQ_PERFCOUNTER8_LO
#define SQ_PERFCOUNTER8_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// SQ_PERFCOUNTER9_LO
#define SQ_PERFCOUNTER9_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// SQ_PERFCOUNTER10_LO
#define SQ_PERFCOUNTER10_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// SQ_PERFCOUNTER11_LO
#define SQ_PERFCOUNTER11_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// SQ_PERFCOUNTER12_LO
#define SQ_PERFCOUNTER12_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// SQ_PERFCOUNTER13_LO
#define SQ_PERFCOUNTER13_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// SQ_PERFCOUNTER14_LO
#define SQ_PERFCOUNTER14_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// SQ_PERFCOUNTER15_LO
#define SQ_PERFCOUNTER15_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// SQ_PERFCOUNTER0_HI
#define SQ_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// SQ_PERFCOUNTER1_HI
#define SQ_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// SQ_PERFCOUNTER2_HI
#define SQ_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// SQ_PERFCOUNTER3_HI
#define SQ_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// SQ_PERFCOUNTER4_HI
#define SQ_PERFCOUNTER4_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// SQ_PERFCOUNTER5_HI
#define SQ_PERFCOUNTER5_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// SQ_PERFCOUNTER6_HI
#define SQ_PERFCOUNTER6_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// SQ_PERFCOUNTER7_HI
#define SQ_PERFCOUNTER7_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// SQ_PERFCOUNTER8_HI
#define SQ_PERFCOUNTER8_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// SQ_PERFCOUNTER9_HI
#define SQ_PERFCOUNTER9_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// SQ_PERFCOUNTER10_HI
#define SQ_PERFCOUNTER10_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// SQ_PERFCOUNTER11_HI
#define SQ_PERFCOUNTER11_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// SQ_PERFCOUNTER12_HI
#define SQ_PERFCOUNTER12_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// SQ_PERFCOUNTER13_HI
#define SQ_PERFCOUNTER13_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// SQ_PERFCOUNTER14_HI
#define SQ_PERFCOUNTER14_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// SQ_PERFCOUNTER15_HI
#define SQ_PERFCOUNTER15_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// SQ_PERFCOUNTER_CTRL
#define SQ_PERFCOUNTER_CTRL__PS_EN_MASK 0x00000001L
#define SQ_PERFCOUNTER_CTRL__VS_EN_MASK 0x00000002L
#define SQ_PERFCOUNTER_CTRL__GS_EN_MASK 0x00000004L
#define SQ_PERFCOUNTER_CTRL__ES_EN_MASK 0x00000008L
#define SQ_PERFCOUNTER_CTRL__HS_EN_MASK 0x00000010L
#define SQ_PERFCOUNTER_CTRL__LS_EN_MASK 0x00000020L
#define SQ_PERFCOUNTER_CTRL__CS_EN_MASK 0x00000040L
#define SQ_PERFCOUNTER_CTRL__CNTR_RATE_MASK 0x00001f00L
#define SQ_PERFCOUNTER_CTRL__DISABLE_FLUSH_MASK 0x00002000L

// SQ_PERFCOUNTER_MASK
#define SQ_PERFCOUNTER_MASK__SH0_MASK_MASK 0x0000ffffL
#define SQ_PERFCOUNTER_MASK__SH1_MASK_MASK 0xffff0000L

// SQ_PERFCOUNTER_CTRL2
#define SQ_PERFCOUNTER_CTRL2__FORCE_EN_MASK 0x00000001L

// SQ_PERFCOUNTER0_SELECT
#define SQ_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0x000001ffL
#define SQ_PERFCOUNTER0_SELECT__SQC_BANK_MASK_MASK 0x0000f000L
#define SQ_PERFCOUNTER0_SELECT__SQC_CLIENT_MASK_MASK 0x000f0000L
#define SQ_PERFCOUNTER0_SELECT__SPM_MODE_MASK 0x00f00000L
#define SQ_PERFCOUNTER0_SELECT__SIMD_MASK_MASK 0x0f000000L
#define SQ_PERFCOUNTER0_SELECT__PERF_MODE_MASK 0xf0000000L

// SQ_PERFCOUNTER1_SELECT
#define SQ_PERFCOUNTER1_SELECT__PERF_SEL_MASK 0x000001ffL
#define SQ_PERFCOUNTER1_SELECT__SQC_BANK_MASK_MASK 0x0000f000L
#define SQ_PERFCOUNTER1_SELECT__SQC_CLIENT_MASK_MASK 0x000f0000L
#define SQ_PERFCOUNTER1_SELECT__SPM_MODE_MASK 0x00f00000L
#define SQ_PERFCOUNTER1_SELECT__SIMD_MASK_MASK 0x0f000000L
#define SQ_PERFCOUNTER1_SELECT__PERF_MODE_MASK 0xf0000000L

// SQ_PERFCOUNTER2_SELECT
#define SQ_PERFCOUNTER2_SELECT__PERF_SEL_MASK 0x000001ffL
#define SQ_PERFCOUNTER2_SELECT__SQC_BANK_MASK_MASK 0x0000f000L
#define SQ_PERFCOUNTER2_SELECT__SQC_CLIENT_MASK_MASK 0x000f0000L
#define SQ_PERFCOUNTER2_SELECT__SPM_MODE_MASK 0x00f00000L
#define SQ_PERFCOUNTER2_SELECT__SIMD_MASK_MASK 0x0f000000L
#define SQ_PERFCOUNTER2_SELECT__PERF_MODE_MASK 0xf0000000L

// SQ_PERFCOUNTER3_SELECT
#define SQ_PERFCOUNTER3_SELECT__PERF_SEL_MASK 0x000001ffL
#define SQ_PERFCOUNTER3_SELECT__SQC_BANK_MASK_MASK 0x0000f000L
#define SQ_PERFCOUNTER3_SELECT__SQC_CLIENT_MASK_MASK 0x000f0000L
#define SQ_PERFCOUNTER3_SELECT__SPM_MODE_MASK 0x00f00000L
#define SQ_PERFCOUNTER3_SELECT__SIMD_MASK_MASK 0x0f000000L
#define SQ_PERFCOUNTER3_SELECT__PERF_MODE_MASK 0xf0000000L

// SQ_PERFCOUNTER4_SELECT
#define SQ_PERFCOUNTER4_SELECT__PERF_SEL_MASK 0x000001ffL
#define SQ_PERFCOUNTER4_SELECT__SQC_BANK_MASK_MASK 0x0000f000L
#define SQ_PERFCOUNTER4_SELECT__SQC_CLIENT_MASK_MASK 0x000f0000L
#define SQ_PERFCOUNTER4_SELECT__SPM_MODE_MASK 0x00f00000L
#define SQ_PERFCOUNTER4_SELECT__SIMD_MASK_MASK 0x0f000000L
#define SQ_PERFCOUNTER4_SELECT__PERF_MODE_MASK 0xf0000000L

// SQ_PERFCOUNTER5_SELECT
#define SQ_PERFCOUNTER5_SELECT__PERF_SEL_MASK 0x000001ffL
#define SQ_PERFCOUNTER5_SELECT__SQC_BANK_MASK_MASK 0x0000f000L
#define SQ_PERFCOUNTER5_SELECT__SQC_CLIENT_MASK_MASK 0x000f0000L
#define SQ_PERFCOUNTER5_SELECT__SPM_MODE_MASK 0x00f00000L
#define SQ_PERFCOUNTER5_SELECT__SIMD_MASK_MASK 0x0f000000L
#define SQ_PERFCOUNTER5_SELECT__PERF_MODE_MASK 0xf0000000L

// SQ_PERFCOUNTER6_SELECT
#define SQ_PERFCOUNTER6_SELECT__PERF_SEL_MASK 0x000001ffL
#define SQ_PERFCOUNTER6_SELECT__SQC_BANK_MASK_MASK 0x0000f000L
#define SQ_PERFCOUNTER6_SELECT__SQC_CLIENT_MASK_MASK 0x000f0000L
#define SQ_PERFCOUNTER6_SELECT__SPM_MODE_MASK 0x00f00000L
#define SQ_PERFCOUNTER6_SELECT__SIMD_MASK_MASK 0x0f000000L
#define SQ_PERFCOUNTER6_SELECT__PERF_MODE_MASK 0xf0000000L

// SQ_PERFCOUNTER7_SELECT
#define SQ_PERFCOUNTER7_SELECT__PERF_SEL_MASK 0x000001ffL
#define SQ_PERFCOUNTER7_SELECT__SQC_BANK_MASK_MASK 0x0000f000L
#define SQ_PERFCOUNTER7_SELECT__SQC_CLIENT_MASK_MASK 0x000f0000L
#define SQ_PERFCOUNTER7_SELECT__SPM_MODE_MASK 0x00f00000L
#define SQ_PERFCOUNTER7_SELECT__SIMD_MASK_MASK 0x0f000000L
#define SQ_PERFCOUNTER7_SELECT__PERF_MODE_MASK 0xf0000000L

// SQ_PERFCOUNTER8_SELECT
#define SQ_PERFCOUNTER8_SELECT__PERF_SEL_MASK 0x000001ffL
#define SQ_PERFCOUNTER8_SELECT__SQC_BANK_MASK_MASK 0x0000f000L
#define SQ_PERFCOUNTER8_SELECT__SQC_CLIENT_MASK_MASK 0x000f0000L
#define SQ_PERFCOUNTER8_SELECT__SPM_MODE_MASK 0x00f00000L
#define SQ_PERFCOUNTER8_SELECT__SIMD_MASK_MASK 0x0f000000L
#define SQ_PERFCOUNTER8_SELECT__PERF_MODE_MASK 0xf0000000L

// SQ_PERFCOUNTER9_SELECT
#define SQ_PERFCOUNTER9_SELECT__PERF_SEL_MASK 0x000001ffL
#define SQ_PERFCOUNTER9_SELECT__SQC_BANK_MASK_MASK 0x0000f000L
#define SQ_PERFCOUNTER9_SELECT__SQC_CLIENT_MASK_MASK 0x000f0000L
#define SQ_PERFCOUNTER9_SELECT__SPM_MODE_MASK 0x00f00000L
#define SQ_PERFCOUNTER9_SELECT__SIMD_MASK_MASK 0x0f000000L
#define SQ_PERFCOUNTER9_SELECT__PERF_MODE_MASK 0xf0000000L

// SQ_PERFCOUNTER10_SELECT
#define SQ_PERFCOUNTER10_SELECT__PERF_SEL_MASK 0x000001ffL
#define SQ_PERFCOUNTER10_SELECT__SQC_BANK_MASK_MASK 0x0000f000L
#define SQ_PERFCOUNTER10_SELECT__SQC_CLIENT_MASK_MASK 0x000f0000L
#define SQ_PERFCOUNTER10_SELECT__SPM_MODE_MASK 0x00f00000L
#define SQ_PERFCOUNTER10_SELECT__SIMD_MASK_MASK 0x0f000000L
#define SQ_PERFCOUNTER10_SELECT__PERF_MODE_MASK 0xf0000000L

// SQ_PERFCOUNTER11_SELECT
#define SQ_PERFCOUNTER11_SELECT__PERF_SEL_MASK 0x000001ffL
#define SQ_PERFCOUNTER11_SELECT__SQC_BANK_MASK_MASK 0x0000f000L
#define SQ_PERFCOUNTER11_SELECT__SQC_CLIENT_MASK_MASK 0x000f0000L
#define SQ_PERFCOUNTER11_SELECT__SPM_MODE_MASK 0x00f00000L
#define SQ_PERFCOUNTER11_SELECT__SIMD_MASK_MASK 0x0f000000L
#define SQ_PERFCOUNTER11_SELECT__PERF_MODE_MASK 0xf0000000L

// SQ_PERFCOUNTER12_SELECT
#define SQ_PERFCOUNTER12_SELECT__PERF_SEL_MASK 0x000001ffL
#define SQ_PERFCOUNTER12_SELECT__SQC_BANK_MASK_MASK 0x0000f000L
#define SQ_PERFCOUNTER12_SELECT__SQC_CLIENT_MASK_MASK 0x000f0000L
#define SQ_PERFCOUNTER12_SELECT__SPM_MODE_MASK 0x00f00000L
#define SQ_PERFCOUNTER12_SELECT__SIMD_MASK_MASK 0x0f000000L
#define SQ_PERFCOUNTER12_SELECT__PERF_MODE_MASK 0xf0000000L

// SQ_PERFCOUNTER13_SELECT
#define SQ_PERFCOUNTER13_SELECT__PERF_SEL_MASK 0x000001ffL
#define SQ_PERFCOUNTER13_SELECT__SQC_BANK_MASK_MASK 0x0000f000L
#define SQ_PERFCOUNTER13_SELECT__SQC_CLIENT_MASK_MASK 0x000f0000L
#define SQ_PERFCOUNTER13_SELECT__SPM_MODE_MASK 0x00f00000L
#define SQ_PERFCOUNTER13_SELECT__SIMD_MASK_MASK 0x0f000000L
#define SQ_PERFCOUNTER13_SELECT__PERF_MODE_MASK 0xf0000000L

// SQ_PERFCOUNTER14_SELECT
#define SQ_PERFCOUNTER14_SELECT__PERF_SEL_MASK 0x000001ffL
#define SQ_PERFCOUNTER14_SELECT__SQC_BANK_MASK_MASK 0x0000f000L
#define SQ_PERFCOUNTER14_SELECT__SQC_CLIENT_MASK_MASK 0x000f0000L
#define SQ_PERFCOUNTER14_SELECT__SPM_MODE_MASK 0x00f00000L
#define SQ_PERFCOUNTER14_SELECT__SIMD_MASK_MASK 0x0f000000L
#define SQ_PERFCOUNTER14_SELECT__PERF_MODE_MASK 0xf0000000L

// SQ_PERFCOUNTER15_SELECT
#define SQ_PERFCOUNTER15_SELECT__PERF_SEL_MASK 0x000001ffL
#define SQ_PERFCOUNTER15_SELECT__SQC_BANK_MASK_MASK 0x0000f000L
#define SQ_PERFCOUNTER15_SELECT__SQC_CLIENT_MASK_MASK 0x000f0000L
#define SQ_PERFCOUNTER15_SELECT__SPM_MODE_MASK 0x00f00000L
#define SQ_PERFCOUNTER15_SELECT__SIMD_MASK_MASK 0x0f000000L
#define SQ_PERFCOUNTER15_SELECT__PERF_MODE_MASK 0xf0000000L

// CGTT_SQ_CLK_CTRL
#define CGTT_SQ_CLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define CGTT_SQ_CLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK 0x00010000L
#define CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK 0x00020000L
#define CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK 0x00040000L
#define CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK 0x00080000L
#define CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK 0x00100000L
#define CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK 0x00200000L
#define CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK 0x00400000L
#define CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK 0x00800000L
#define CGTT_SQ_CLK_CTRL__PERFMON_OVERRIDE_MASK 0x20000000L
#define CGTT_SQ_CLK_CTRL__CORE_OVERRIDE_MASK 0x40000000L
#define CGTT_SQ_CLK_CTRL__REG_OVERRIDE_MASK 0x80000000L

// CGTT_SQG_CLK_CTRL
#define CGTT_SQG_CLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define CGTT_SQG_CLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK 0x00010000L
#define CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK 0x00020000L
#define CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK 0x00040000L
#define CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK 0x00080000L
#define CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK 0x00100000L
#define CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK 0x00200000L
#define CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK 0x00400000L
#define CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK 0x00800000L
#define CGTT_SQG_CLK_CTRL__TTRACE_OVERRIDE_MASK 0x10000000L
#define CGTT_SQG_CLK_CTRL__PERFMON_OVERRIDE_MASK 0x20000000L
#define CGTT_SQG_CLK_CTRL__CORE_OVERRIDE_MASK 0x40000000L
#define CGTT_SQG_CLK_CTRL__REG_OVERRIDE_MASK 0x80000000L

// SQ_ALU_CLK_CTRL
#define SQ_ALU_CLK_CTRL__FORCE_CU_ON_SH0_MASK 0x0000ffffL
#define SQ_ALU_CLK_CTRL__FORCE_CU_ON_SH1_MASK 0xffff0000L

// SQ_TEX_CLK_CTRL
#define SQ_TEX_CLK_CTRL__FORCE_CU_ON_SH0_MASK 0x0000ffffL
#define SQ_TEX_CLK_CTRL__FORCE_CU_ON_SH1_MASK 0xffff0000L

// SQ_LDS_CLK_CTRL
#define SQ_LDS_CLK_CTRL__FORCE_CU_ON_SH0_MASK 0x0000ffffL
#define SQ_LDS_CLK_CTRL__FORCE_CU_ON_SH1_MASK 0xffff0000L

// SQ_POWER_THROTTLE
#define SQ_POWER_THROTTLE__MIN_POWER_MASK 0x00003fffL
#define SQ_POWER_THROTTLE__MAX_POWER_MASK 0x3fff0000L
#define SQ_POWER_THROTTLE__PHASE_OFFSET_MASK 0xc0000000L

// SQ_POWER_THROTTLE2
#define SQ_POWER_THROTTLE2__MAX_POWER_DELTA_MASK 0x00003fffL
#define SQ_POWER_THROTTLE2__SHORT_TERM_INTERVAL_SIZE_MASK 0x03ff0000L
#define SQ_POWER_THROTTLE2__LONG_TERM_INTERVAL_RATIO_MASK 0x78000000L
#define SQ_POWER_THROTTLE2__USE_REF_CLOCK_MASK 0x80000000L

// SQ_WAVE_INST_DW0
#define SQ_WAVE_INST_DW0__INST_DW0_MASK 0xffffffffL

// SQ_WAVE_INST_DW1
#define SQ_WAVE_INST_DW1__INST_DW1_MASK 0xffffffffL

// SQ_WAVE_PC_LO
#define SQ_WAVE_PC_LO__PC_LO_MASK 0xffffffffL

// SQ_WAVE_PC_HI
#define SQ_WAVE_PC_HI__PC_HI_MASK 0x0000ffffL

// SQ_WAVE_IB_DBG0
#define SQ_WAVE_IB_DBG0__IBUF_ST_MASK 0x00000007L
#define SQ_WAVE_IB_DBG0__PC_INVALID_MASK 0x00000008L
#define SQ_WAVE_IB_DBG0__NEED_NEXT_DW_MASK 0x00000010L
#define SQ_WAVE_IB_DBG0__NO_PREFETCH_CNT_MASK 0x000000e0L
#define SQ_WAVE_IB_DBG0__IBUF_RPTR_MASK 0x00000300L
#define SQ_WAVE_IB_DBG0__IBUF_WPTR_MASK 0x00000c00L
#define SQ_WAVE_IB_DBG0__INST_STR_ST_MASK 0x000f0000L
#define SQ_WAVE_IB_DBG0__ECC_ST_MASK 0x03000000L
#define SQ_WAVE_IB_DBG0__IS_HYB_MASK 0x04000000L
#define SQ_WAVE_IB_DBG0__HYB_CNT_MASK 0x18000000L
#define SQ_WAVE_IB_DBG0__KILL_MASK 0x20000000L
#define SQ_WAVE_IB_DBG0__NEED_KILL_IFETCH_MASK 0x40000000L
#define SQ_WAVE_IB_DBG0__NO_PREFETCH_CNT_HI_MASK 0x80000000L

// SQ_WAVE_IB_DBG1
#define SQ_WAVE_IB_DBG1__IXNACK_MASK 0x00000001L
#define SQ_WAVE_IB_DBG1__XNACK_MASK 0x00000002L
#define SQ_WAVE_IB_DBG1__TA_NEED_RESET_MASK 0x00000004L
#define SQ_WAVE_IB_DBG1__XCNT_MASK 0x000001f0L
#define SQ_WAVE_IB_DBG1__QCNT_MASK 0x0000f800L
#define SQ_WAVE_IB_DBG1__RCNT_MASK 0x007c0000L
#define SQ_WAVE_IB_DBG1__MISC_CNT_MASK 0xfe000000L

// SQ_WAVE_FLUSH_IB
#define SQ_WAVE_FLUSH_IB__UNUSED_MASK 0xffffffffL

// SQ_WAVE_EXEC_LO
#define SQ_WAVE_EXEC_LO__EXEC_LO_MASK 0xffffffffL

// SQ_WAVE_EXEC_HI
#define SQ_WAVE_EXEC_HI__EXEC_HI_MASK 0xffffffffL

// SQ_WAVE_STATUS
#define SQ_WAVE_STATUS__SCC_MASK 0x00000001L
#define SQ_WAVE_STATUS__SPI_PRIO_MASK 0x00000006L
#define SQ_WAVE_STATUS__USER_PRIO_MASK 0x00000018L
#define SQ_WAVE_STATUS__PRIV_MASK 0x00000020L
#define SQ_WAVE_STATUS__TRAP_EN_MASK 0x00000040L
#define SQ_WAVE_STATUS__TTRACE_EN_MASK 0x00000080L
#define SQ_WAVE_STATUS__EXPORT_RDY_MASK 0x00000100L
#define SQ_WAVE_STATUS__EXECZ_MASK 0x00000200L
#define SQ_WAVE_STATUS__VCCZ_MASK 0x00000400L
#define SQ_WAVE_STATUS__IN_TG_MASK 0x00000800L
#define SQ_WAVE_STATUS__IN_BARRIER_MASK 0x00001000L
#define SQ_WAVE_STATUS__HALT_MASK 0x00002000L
#define SQ_WAVE_STATUS__TRAP_MASK 0x00004000L
#define SQ_WAVE_STATUS__TTRACE_CU_EN_MASK 0x00008000L
#define SQ_WAVE_STATUS__VALID_MASK 0x00010000L
#define SQ_WAVE_STATUS__ECC_ERR_MASK 0x00020000L
#define SQ_WAVE_STATUS__SKIP_EXPORT_MASK 0x00040000L
#define SQ_WAVE_STATUS__PERF_EN_MASK 0x00080000L
#define SQ_WAVE_STATUS__COND_DBG_USER_MASK 0x00100000L
#define SQ_WAVE_STATUS__COND_DBG_SYS_MASK 0x00200000L
#define SQ_WAVE_STATUS__ALLOW_REPLAY_MASK 0x00400000L
#define SQ_WAVE_STATUS__FATAL_HALT_MASK 0x00800000L
#define SQ_WAVE_STATUS__MUST_EXPORT_MASK 0x08000000L

// SQ_WAVE_MODE
#define SQ_WAVE_MODE__FP_ROUND_MASK 0x0000000fL
#define SQ_WAVE_MODE__FP_DENORM_MASK 0x000000f0L
#define SQ_WAVE_MODE__DX10_CLAMP_MASK 0x00000100L
#define SQ_WAVE_MODE__IEEE_MASK 0x00000200L
#define SQ_WAVE_MODE__LOD_CLAMPED_MASK 0x00000400L
#define SQ_WAVE_MODE__DEBUG_EN_MASK 0x00000800L
#define SQ_WAVE_MODE__EXCP_EN_MASK 0x001ff000L
#define SQ_WAVE_MODE__FP16_OVFL_MASK 0x00800000L
#define SQ_WAVE_MODE__POPS_PACKER0_MASK 0x01000000L
#define SQ_WAVE_MODE__POPS_PACKER1_MASK 0x02000000L
#define SQ_WAVE_MODE__DISABLE_PERF_MASK 0x04000000L
#define SQ_WAVE_MODE__GPR_IDX_EN_MASK 0x08000000L
#define SQ_WAVE_MODE__VSKIP_MASK 0x10000000L
#define SQ_WAVE_MODE__CSP_MASK 0xe0000000L

// SQ_WAVE_TRAPSTS
#define SQ_WAVE_TRAPSTS__EXCP_MASK 0x000001ffL
#define SQ_WAVE_TRAPSTS__SAVECTX_MASK 0x00000400L
#define SQ_WAVE_TRAPSTS__ILLEGAL_INST_MASK 0x00000800L
#define SQ_WAVE_TRAPSTS__EXCP_HI_MASK 0x00007000L
#define SQ_WAVE_TRAPSTS__EXCP_CYCLE_MASK 0x003f0000L
#define SQ_WAVE_TRAPSTS__XNACK_ERROR_MASK 0x10000000L
#define SQ_WAVE_TRAPSTS__DP_RATE_MASK 0xe0000000L

// SQ_WAVE_HW_ID
#define SQ_WAVE_HW_ID__WAVE_ID_MASK 0x0000000fL
#define SQ_WAVE_HW_ID__SIMD_ID_MASK 0x00000030L
#define SQ_WAVE_HW_ID__PIPE_ID_MASK 0x000000c0L
#define SQ_WAVE_HW_ID__CU_ID_MASK 0x00000f00L
#define SQ_WAVE_HW_ID__SH_ID_MASK 0x00001000L
#define SQ_WAVE_HW_ID__SE_ID_MASK 0x00006000L
#define SQ_WAVE_HW_ID__TG_ID_MASK 0x000f0000L
#define SQ_WAVE_HW_ID__VM_ID_MASK 0x00f00000L
#define SQ_WAVE_HW_ID__QUEUE_ID_MASK 0x07000000L
#define SQ_WAVE_HW_ID__STATE_ID_MASK 0x38000000L
#define SQ_WAVE_HW_ID__ME_ID_MASK 0xc0000000L

// SQ_WAVE_GPR_ALLOC
#define SQ_WAVE_GPR_ALLOC__VGPR_BASE_MASK 0x0000003fL
#define SQ_WAVE_GPR_ALLOC__VGPR_SIZE_MASK 0x00003f00L
#define SQ_WAVE_GPR_ALLOC__SGPR_BASE_MASK 0x003f0000L
#define SQ_WAVE_GPR_ALLOC__SGPR_SIZE_MASK 0x0f000000L

// SQ_WAVE_LDS_ALLOC
#define SQ_WAVE_LDS_ALLOC__LDS_BASE_MASK 0x000000ffL
#define SQ_WAVE_LDS_ALLOC__LDS_SIZE_MASK 0x001ff000L

// SQ_WAVE_IB_STS
#define SQ_WAVE_IB_STS__VM_CNT_MASK 0x0000000fL
#define SQ_WAVE_IB_STS__EXP_CNT_MASK 0x00000070L
#define SQ_WAVE_IB_STS__LGKM_CNT_MASK 0x00000f00L
#define SQ_WAVE_IB_STS__VALU_CNT_MASK 0x00007000L
#define SQ_WAVE_IB_STS__FIRST_REPLAY_MASK 0x00008000L
#define SQ_WAVE_IB_STS__RCNT_MASK 0x001f0000L
#define SQ_WAVE_IB_STS__VM_CNT_HI_MASK 0x00c00000L

// SQ_WAVE_M0
#define SQ_WAVE_M0__M0_MASK 0xffffffffL

// SQ_WAVE_TTMP0
#define SQ_WAVE_TTMP0__DATA_MASK 0xffffffffL

// SQ_WAVE_TTMP1
#define SQ_WAVE_TTMP1__DATA_MASK 0xffffffffL

// SQ_WAVE_TTMP2
#define SQ_WAVE_TTMP2__DATA_MASK 0xffffffffL

// SQ_WAVE_TTMP3
#define SQ_WAVE_TTMP3__DATA_MASK 0xffffffffL

// SQ_WAVE_TTMP4
#define SQ_WAVE_TTMP4__DATA_MASK 0xffffffffL

// SQ_WAVE_TTMP5
#define SQ_WAVE_TTMP5__DATA_MASK 0xffffffffL

// SQ_WAVE_TTMP6
#define SQ_WAVE_TTMP6__DATA_MASK 0xffffffffL

// SQ_WAVE_TTMP7
#define SQ_WAVE_TTMP7__DATA_MASK 0xffffffffL

// SQ_WAVE_TTMP8
#define SQ_WAVE_TTMP8__DATA_MASK 0xffffffffL

// SQ_WAVE_TTMP9
#define SQ_WAVE_TTMP9__DATA_MASK 0xffffffffL

// SQ_WAVE_TTMP10
#define SQ_WAVE_TTMP10__DATA_MASK 0xffffffffL

// SQ_WAVE_TTMP11
#define SQ_WAVE_TTMP11__DATA_MASK 0xffffffffL

// SQ_WAVE_TTMP12
#define SQ_WAVE_TTMP12__DATA_MASK 0xffffffffL

// SQ_WAVE_TTMP13
#define SQ_WAVE_TTMP13__DATA_MASK 0xffffffffL

// SQ_WAVE_TTMP14
#define SQ_WAVE_TTMP14__DATA_MASK 0xffffffffL

// SQ_WAVE_TTMP15
#define SQ_WAVE_TTMP15__DATA_MASK 0xffffffffL

// SQ_DEBUG_STS_LOCAL
#define SQ_DEBUG_STS_LOCAL__BUSY_MASK 0x00000001L
#define SQ_DEBUG_STS_LOCAL__WAVE_LEVEL_MASK 0x000003f0L

// SQ_DEBUG_CTRL_LOCAL
#define SQ_DEBUG_CTRL_LOCAL__UNUSED_MASK 0x000000ffL

// SQ_INTERRUPT_WORD_CMN_HI
#define SQ_INTERRUPT_WORD_CMN_HI__SE_ID_MASK 0x00000300L
#define SQ_INTERRUPT_WORD_CMN_HI__ENCODING_MASK 0x00000c00L

// SQ_INTERRUPT_WORD_AUTO_LO
#define SQ_INTERRUPT_WORD_AUTO_LO__THREAD_TRACE_MASK 0x00000001L
#define SQ_INTERRUPT_WORD_AUTO_LO__WLT_MASK 0x00000002L
#define SQ_INTERRUPT_WORD_AUTO_LO__THREAD_TRACE_BUF_FULL_MASK 0x00000004L
#define SQ_INTERRUPT_WORD_AUTO_LO__REG_TIMESTAMP_MASK 0x00000008L
#define SQ_INTERRUPT_WORD_AUTO_LO__CMD_TIMESTAMP_MASK 0x00000010L
#define SQ_INTERRUPT_WORD_AUTO_LO__HOST_CMD_OVERFLOW_MASK 0x00000020L
#define SQ_INTERRUPT_WORD_AUTO_LO__HOST_REG_OVERFLOW_MASK 0x00000040L
#define SQ_INTERRUPT_WORD_AUTO_LO__IMMED_OVERFLOW_MASK 0x00000080L
#define SQ_INTERRUPT_WORD_AUTO_LO__THREAD_TRACE_UTC_ERROR_MASK 0x00000100L

// SQ_INTERRUPT_WORD_AUTO_HI
#define SQ_INTERRUPT_WORD_AUTO_HI__SE_ID_MASK 0x00000300L
#define SQ_INTERRUPT_WORD_AUTO_HI__ENCODING_MASK 0x00000c00L

// SQ_INTERRUPT_WORD_WAVE_LO
#define SQ_INTERRUPT_WORD_WAVE_LO__DATA_MASK 0x00ffffffL
#define SQ_INTERRUPT_WORD_WAVE_LO__SH_ID_MASK 0x01000000L
#define SQ_INTERRUPT_WORD_WAVE_LO__PRIV_MASK 0x02000000L
#define SQ_INTERRUPT_WORD_WAVE_LO__WAVE_ID_MASK 0x3c000000L
#define SQ_INTERRUPT_WORD_WAVE_LO__SIMD_ID_MASK 0xc0000000L

// SQ_INTERRUPT_WORD_WAVE_HI
#define SQ_INTERRUPT_WORD_WAVE_HI__CU_ID_MASK 0x0000000fL
#define SQ_INTERRUPT_WORD_WAVE_HI__VM_ID_MASK 0x000000f0L
#define SQ_INTERRUPT_WORD_WAVE_HI__SE_ID_MASK 0x00000300L
#define SQ_INTERRUPT_WORD_WAVE_HI__ENCODING_MASK 0x00000c00L

// SQ_INTERRUPT_WORD_CMN_CTXID
#define SQ_INTERRUPT_WORD_CMN_CTXID__SE_ID_MASK 0x03000000L
#define SQ_INTERRUPT_WORD_CMN_CTXID__ENCODING_MASK 0x0c000000L

// SQ_INTERRUPT_WORD_AUTO_CTXID
#define SQ_INTERRUPT_WORD_AUTO_CTXID__THREAD_TRACE_MASK 0x00000001L
#define SQ_INTERRUPT_WORD_AUTO_CTXID__WLT_MASK 0x00000002L
#define SQ_INTERRUPT_WORD_AUTO_CTXID__THREAD_TRACE_BUF_FULL_MASK 0x00000004L
#define SQ_INTERRUPT_WORD_AUTO_CTXID__REG_TIMESTAMP_MASK 0x00000008L
#define SQ_INTERRUPT_WORD_AUTO_CTXID__CMD_TIMESTAMP_MASK 0x00000010L
#define SQ_INTERRUPT_WORD_AUTO_CTXID__HOST_CMD_OVERFLOW_MASK 0x00000020L
#define SQ_INTERRUPT_WORD_AUTO_CTXID__HOST_REG_OVERFLOW_MASK 0x00000040L
#define SQ_INTERRUPT_WORD_AUTO_CTXID__IMMED_OVERFLOW_MASK 0x00000080L
#define SQ_INTERRUPT_WORD_AUTO_CTXID__THREAD_TRACE_UTC_ERROR_MASK 0x00000100L
#define SQ_INTERRUPT_WORD_AUTO_CTXID__SE_ID_MASK 0x03000000L
#define SQ_INTERRUPT_WORD_AUTO_CTXID__ENCODING_MASK 0x0c000000L

// SQ_INTERRUPT_WORD_WAVE_CTXID
#define SQ_INTERRUPT_WORD_WAVE_CTXID__DATA_MASK 0x00000fffL
#define SQ_INTERRUPT_WORD_WAVE_CTXID__SH_ID_MASK 0x00001000L
#define SQ_INTERRUPT_WORD_WAVE_CTXID__PRIV_MASK 0x00002000L
#define SQ_INTERRUPT_WORD_WAVE_CTXID__WAVE_ID_MASK 0x0003c000L
#define SQ_INTERRUPT_WORD_WAVE_CTXID__SIMD_ID_MASK 0x000c0000L
#define SQ_INTERRUPT_WORD_WAVE_CTXID__CU_ID_MASK 0x00f00000L
#define SQ_INTERRUPT_WORD_WAVE_CTXID__SE_ID_MASK 0x03000000L
#define SQ_INTERRUPT_WORD_WAVE_CTXID__ENCODING_MASK 0x0c000000L

// COMPUTE_DISPATCH_INITIATOR
#define COMPUTE_DISPATCH_INITIATOR__COMPUTE_SHADER_EN_MASK 0x00000001L
#define COMPUTE_DISPATCH_INITIATOR__PARTIAL_TG_EN_MASK 0x00000002L
#define COMPUTE_DISPATCH_INITIATOR__FORCE_START_AT_000_MASK 0x00000004L
#define COMPUTE_DISPATCH_INITIATOR__ORDERED_APPEND_ENBL_MASK 0x00000008L
#define COMPUTE_DISPATCH_INITIATOR__ORDERED_APPEND_MODE_MASK 0x00000010L
#define COMPUTE_DISPATCH_INITIATOR__USE_THREAD_DIMENSIONS_MASK 0x00000020L
#define COMPUTE_DISPATCH_INITIATOR__ORDER_MODE_MASK 0x00000040L
#define COMPUTE_DISPATCH_INITIATOR__SCALAR_L1_INV_VOL_MASK 0x00000400L
#define COMPUTE_DISPATCH_INITIATOR__VECTOR_L1_INV_VOL_MASK 0x00000800L
#define COMPUTE_DISPATCH_INITIATOR__RESERVED_MASK 0x00001000L
#define COMPUTE_DISPATCH_INITIATOR__RESTORE_MASK 0x00004000L

// COMPUTE_DIM_X
#define COMPUTE_DIM_X__SIZE_MASK 0xffffffffL

// COMPUTE_DIM_Y
#define COMPUTE_DIM_Y__SIZE_MASK 0xffffffffL

// COMPUTE_DIM_Z
#define COMPUTE_DIM_Z__SIZE_MASK 0xffffffffL

// COMPUTE_START_X
#define COMPUTE_START_X__START_MASK 0xffffffffL

// COMPUTE_START_Y
#define COMPUTE_START_Y__START_MASK 0xffffffffL

// COMPUTE_START_Z
#define COMPUTE_START_Z__START_MASK 0xffffffffL

// COMPUTE_NUM_THREAD_X
#define COMPUTE_NUM_THREAD_X__NUM_THREAD_FULL_MASK 0x0000ffffL
#define COMPUTE_NUM_THREAD_X__NUM_THREAD_PARTIAL_MASK 0xffff0000L

// COMPUTE_NUM_THREAD_Y
#define COMPUTE_NUM_THREAD_Y__NUM_THREAD_FULL_MASK 0x0000ffffL
#define COMPUTE_NUM_THREAD_Y__NUM_THREAD_PARTIAL_MASK 0xffff0000L

// COMPUTE_NUM_THREAD_Z
#define COMPUTE_NUM_THREAD_Z__NUM_THREAD_FULL_MASK 0x0000ffffL
#define COMPUTE_NUM_THREAD_Z__NUM_THREAD_PARTIAL_MASK 0xffff0000L

// COMPUTE_PIPELINESTAT_ENABLE
#define COMPUTE_PIPELINESTAT_ENABLE__PIPELINESTAT_ENABLE_MASK 0x00000001L

// COMPUTE_PERFCOUNT_ENABLE
#define COMPUTE_PERFCOUNT_ENABLE__PERFCOUNT_ENABLE_MASK 0x00000001L

// COMPUTE_PGM_LO
#define COMPUTE_PGM_LO__DATA_MASK 0xffffffffL

// COMPUTE_PGM_HI
#define COMPUTE_PGM_HI__DATA_MASK 0x000000ffL

// COMPUTE_DISPATCH_PKT_ADDR_LO
#define COMPUTE_DISPATCH_PKT_ADDR_LO__DATA_MASK 0xffffffffL

// COMPUTE_DISPATCH_PKT_ADDR_HI
#define COMPUTE_DISPATCH_PKT_ADDR_HI__DATA_MASK 0x000000ffL

// COMPUTE_DISPATCH_SCRATCH_BASE_LO
#define COMPUTE_DISPATCH_SCRATCH_BASE_LO__DATA_MASK 0xffffffffL

// COMPUTE_DISPATCH_SCRATCH_BASE_HI
#define COMPUTE_DISPATCH_SCRATCH_BASE_HI__DATA_MASK 0x000000ffL

// COMPUTE_PGM_RSRC1
#define COMPUTE_PGM_RSRC1__VGPRS_MASK 0x0000003fL
#define COMPUTE_PGM_RSRC1__SGPRS_MASK 0x000003c0L
#define COMPUTE_PGM_RSRC1__PRIORITY_MASK 0x00000c00L
#define COMPUTE_PGM_RSRC1__FLOAT_MODE_MASK 0x000ff000L
#define COMPUTE_PGM_RSRC1__PRIV_MASK 0x00100000L
#define COMPUTE_PGM_RSRC1__DX10_CLAMP_MASK 0x00200000L
#define COMPUTE_PGM_RSRC1__DEBUG_MODE_MASK 0x00400000L
#define COMPUTE_PGM_RSRC1__IEEE_MODE_MASK 0x00800000L
#define COMPUTE_PGM_RSRC1__BULKY_MASK 0x01000000L
#define COMPUTE_PGM_RSRC1__CDBG_USER_MASK 0x02000000L
#define COMPUTE_PGM_RSRC1__FP16_OVFL_MASK 0x04000000L

// COMPUTE_PGM_RSRC2
#define COMPUTE_PGM_RSRC2__SCRATCH_EN_MASK 0x00000001L
#define COMPUTE_PGM_RSRC2__USER_SGPR_MASK 0x0000003eL
#define COMPUTE_PGM_RSRC2__TRAP_PRESENT_MASK 0x00000040L
#define COMPUTE_PGM_RSRC2__TGID_X_EN_MASK 0x00000080L
#define COMPUTE_PGM_RSRC2__TGID_Y_EN_MASK 0x00000100L
#define COMPUTE_PGM_RSRC2__TGID_Z_EN_MASK 0x00000200L
#define COMPUTE_PGM_RSRC2__TG_SIZE_EN_MASK 0x00000400L
#define COMPUTE_PGM_RSRC2__TIDIG_COMP_CNT_MASK 0x00001800L
#define COMPUTE_PGM_RSRC2__EXCP_EN_MSB_MASK 0x00006000L
#define COMPUTE_PGM_RSRC2__LDS_SIZE_MASK 0x00ff8000L
#define COMPUTE_PGM_RSRC2__EXCP_EN_MASK 0x7f000000L
#define COMPUTE_PGM_RSRC2__SKIP_USGPR0_MASK 0x80000000L

// COMPUTE_VMID
#define COMPUTE_VMID__DATA_MASK 0x0000000fL

// COMPUTE_RESOURCE_LIMITS
#define COMPUTE_RESOURCE_LIMITS__WAVES_PER_SH_MASK 0x000003ffL
#define COMPUTE_RESOURCE_LIMITS__TG_PER_CU_MASK 0x0000f000L
#define COMPUTE_RESOURCE_LIMITS__LOCK_THRESHOLD_MASK 0x003f0000L
#define COMPUTE_RESOURCE_LIMITS__SIMD_DEST_CNTL_MASK 0x00400000L
#define COMPUTE_RESOURCE_LIMITS__FORCE_SIMD_DIST_MASK 0x00800000L
#define COMPUTE_RESOURCE_LIMITS__CU_GROUP_COUNT_MASK 0x07000000L
#define COMPUTE_RESOURCE_LIMITS__SIMD_DISABLE_MASK 0x78000000L

// COMPUTE_STATIC_THREAD_MGMT_SE0
#define COMPUTE_STATIC_THREAD_MGMT_SE0__SH0_CU_EN_MASK 0x0000ffffL
#define COMPUTE_STATIC_THREAD_MGMT_SE0__SH1_CU_EN_MASK 0xffff0000L

// COMPUTE_STATIC_THREAD_MGMT_SE1
#define COMPUTE_STATIC_THREAD_MGMT_SE1__SH0_CU_EN_MASK 0x0000ffffL
#define COMPUTE_STATIC_THREAD_MGMT_SE1__SH1_CU_EN_MASK 0xffff0000L

// COMPUTE_TMPRING_SIZE
#define COMPUTE_TMPRING_SIZE__WAVES_MASK 0x00000fffL
#define COMPUTE_TMPRING_SIZE__WAVESIZE_MASK 0x01fff000L

// COMPUTE_STATIC_THREAD_MGMT_SE2
#define COMPUTE_STATIC_THREAD_MGMT_SE2__SH0_CU_EN_MASK 0x0000ffffL
#define COMPUTE_STATIC_THREAD_MGMT_SE2__SH1_CU_EN_MASK 0xffff0000L

// COMPUTE_STATIC_THREAD_MGMT_SE3
#define COMPUTE_STATIC_THREAD_MGMT_SE3__SH0_CU_EN_MASK 0x0000ffffL
#define COMPUTE_STATIC_THREAD_MGMT_SE3__SH1_CU_EN_MASK 0xffff0000L

// COMPUTE_RESTART_X
#define COMPUTE_RESTART_X__RESTART_MASK 0xffffffffL

// COMPUTE_RESTART_Y
#define COMPUTE_RESTART_Y__RESTART_MASK 0xffffffffL

// COMPUTE_RESTART_Z
#define COMPUTE_RESTART_Z__RESTART_MASK 0xffffffffL

// COMPUTE_THREAD_TRACE_ENABLE
#define COMPUTE_THREAD_TRACE_ENABLE__THREAD_TRACE_ENABLE_MASK 0x00000001L

// COMPUTE_MISC_RESERVED
#define COMPUTE_MISC_RESERVED__SEND_SEID_MASK 0x00000003L
#define COMPUTE_MISC_RESERVED__RESERVED2_MASK 0x00000004L
#define COMPUTE_MISC_RESERVED__RESERVED3_MASK 0x00000008L
#define COMPUTE_MISC_RESERVED__RESERVED4_MASK 0x00000010L
#define COMPUTE_MISC_RESERVED__WAVE_ID_BASE_MASK 0x0001ffe0L

// COMPUTE_DISPATCH_ID
#define COMPUTE_DISPATCH_ID__DISPATCH_ID_MASK 0xffffffffL

// COMPUTE_THREADGROUP_ID
#define COMPUTE_THREADGROUP_ID__THREADGROUP_ID_MASK 0xffffffffL

// COMPUTE_RELAUNCH
#define COMPUTE_RELAUNCH__PAYLOAD_MASK 0x3fffffffL
#define COMPUTE_RELAUNCH__IS_EVENT_MASK 0x40000000L
#define COMPUTE_RELAUNCH__IS_STATE_MASK 0x80000000L

// COMPUTE_WAVE_RESTORE_ADDR_LO
#define COMPUTE_WAVE_RESTORE_ADDR_LO__ADDR_MASK 0xffffffffL

// COMPUTE_WAVE_RESTORE_ADDR_HI
#define COMPUTE_WAVE_RESTORE_ADDR_HI__ADDR_MASK 0x0000ffffL

// COMPUTE_USER_DATA_0
#define COMPUTE_USER_DATA_0__DATA_MASK 0xffffffffL

// COMPUTE_USER_DATA_1
#define COMPUTE_USER_DATA_1__DATA_MASK 0xffffffffL

// COMPUTE_USER_DATA_2
#define COMPUTE_USER_DATA_2__DATA_MASK 0xffffffffL

// COMPUTE_USER_DATA_3
#define COMPUTE_USER_DATA_3__DATA_MASK 0xffffffffL

// COMPUTE_USER_DATA_4
#define COMPUTE_USER_DATA_4__DATA_MASK 0xffffffffL

// COMPUTE_USER_DATA_5
#define COMPUTE_USER_DATA_5__DATA_MASK 0xffffffffL

// COMPUTE_USER_DATA_6
#define COMPUTE_USER_DATA_6__DATA_MASK 0xffffffffL

// COMPUTE_USER_DATA_7
#define COMPUTE_USER_DATA_7__DATA_MASK 0xffffffffL

// COMPUTE_USER_DATA_8
#define COMPUTE_USER_DATA_8__DATA_MASK 0xffffffffL

// COMPUTE_USER_DATA_9
#define COMPUTE_USER_DATA_9__DATA_MASK 0xffffffffL

// COMPUTE_USER_DATA_10
#define COMPUTE_USER_DATA_10__DATA_MASK 0xffffffffL

// COMPUTE_USER_DATA_11
#define COMPUTE_USER_DATA_11__DATA_MASK 0xffffffffL

// COMPUTE_USER_DATA_12
#define COMPUTE_USER_DATA_12__DATA_MASK 0xffffffffL

// COMPUTE_USER_DATA_13
#define COMPUTE_USER_DATA_13__DATA_MASK 0xffffffffL

// COMPUTE_USER_DATA_14
#define COMPUTE_USER_DATA_14__DATA_MASK 0xffffffffL

// COMPUTE_USER_DATA_15
#define COMPUTE_USER_DATA_15__DATA_MASK 0xffffffffL

// COMPUTE_NOWHERE
#define COMPUTE_NOWHERE__DATA_MASK 0xffffffffL

// CSPRIV_CONNECT
#define CSPRIV_CONNECT__DOORBELL_OFFSET_MASK 0x0000ffffL
#define CSPRIV_CONNECT__QUEUE_ID_MASK 0x00e00000L
#define CSPRIV_CONNECT__RELAUNCH_WAVES_MASK 0x01000000L
#define CSPRIV_CONNECT__QSWITCH_MODE_MASK 0x02000000L
#define CSPRIV_CONNECT__VMID_MASK 0x3c000000L
#define CSPRIV_CONNECT__UNORD_DISP_MASK 0x80000000L

// CSPRIV_CONNECT2
#define CSPRIV_CONNECT2__DOORBELL_OFFSET_MASK 0x03ffffffL

// CSPRIV_THREAD_TRACE_TG0
#define CSPRIV_THREAD_TRACE_TG0__TGID_X_MASK 0xffffffffL

// CSPRIV_THREAD_TRACE_TG1
#define CSPRIV_THREAD_TRACE_TG1__TGID_Y_MASK 0xffffffffL

// CSPRIV_THREAD_TRACE_TG2
#define CSPRIV_THREAD_TRACE_TG2__TGID_Z_MASK 0xffffffffL

// CSPRIV_THREAD_TRACE_TG3
#define CSPRIV_THREAD_TRACE_TG3__WAVE_ID_BASE_MASK 0x00000fffL
#define CSPRIV_THREAD_TRACE_TG3__THREADS_IN_GROUP_MASK 0x00fff000L
#define CSPRIV_THREAD_TRACE_TG3__PARTIAL_X_FLAG_MASK 0x01000000L
#define CSPRIV_THREAD_TRACE_TG3__PARTIAL_Y_FLAG_MASK 0x02000000L
#define CSPRIV_THREAD_TRACE_TG3__PARTIAL_Z_FLAG_MASK 0x04000000L
#define CSPRIV_THREAD_TRACE_TG3__LAST_TG_MASK 0x08000000L
#define CSPRIV_THREAD_TRACE_TG3__FIRST_TG_MASK 0x10000000L

// CSPRIV_THREAD_TRACE_EVENT
#define CSPRIV_THREAD_TRACE_EVENT__EVENT_ID_MASK 0x0000001fL

// VGT_DMA_PRIMITIVE_TYPE
#define VGT_DMA_PRIMITIVE_TYPE__PRIM_TYPE_MASK 0x0000003fL

// VGT_DMA_CONTROL
#define VGT_DMA_CONTROL__PRIMGROUP_SIZE_MASK 0x0000ffffL
#define VGT_DMA_CONTROL__IA_SWITCH_ON_EOP_MASK 0x00020000L
#define VGT_DMA_CONTROL__SWITCH_ON_EOI_MASK 0x00080000L
#define VGT_DMA_CONTROL__WD_SWITCH_ON_EOP_MASK 0x00100000L
#define VGT_DMA_CONTROL__EN_INST_OPT_BASIC_MASK 0x00200000L
#define VGT_DMA_CONTROL__EN_INST_OPT_ADV_MASK 0x00400000L
#define VGT_DMA_CONTROL__HW_USE_ONLY_MASK 0x00800000L

// VGT_VTX_VECT_EJECT_REG
#define VGT_VTX_VECT_EJECT_REG__PRIM_COUNT_MASK 0x0000007fL

// VGT_DMA_DATA_FIFO_DEPTH
#define VGT_DMA_DATA_FIFO_DEPTH__DMA_DATA_FIFO_DEPTH_MASK 0x000001ffL
#define VGT_DMA_DATA_FIFO_DEPTH__DMA2DRAW_FIFO_DEPTH_MASK 0x0007fe00L

// VGT_DMA_REQ_FIFO_DEPTH
#define VGT_DMA_REQ_FIFO_DEPTH__DMA_REQ_FIFO_DEPTH_MASK 0x0000003fL

// VGT_DRAW_INIT_FIFO_DEPTH
#define VGT_DRAW_INIT_FIFO_DEPTH__DRAW_INIT_FIFO_DEPTH_MASK 0x0000003fL

// VGT_LAST_COPY_STATE
#define VGT_LAST_COPY_STATE__SRC_STATE_ID_MASK 0x00000007L
#define VGT_LAST_COPY_STATE__DST_STATE_ID_MASK 0x00070000L

// CC_GC_SHADER_ARRAY_CONFIG
#define CC_GC_SHADER_ARRAY_CONFIG__WRITE_DIS_MASK 0x00000001L
#define CC_GC_SHADER_ARRAY_CONFIG__INACTIVE_CUS_MASK 0xffff0000L

// GC_USER_SHADER_ARRAY_CONFIG
#define GC_USER_SHADER_ARRAY_CONFIG__INACTIVE_CUS_MASK 0xffff0000L

// VGT_CACHE_INVALIDATION
#define VGT_CACHE_INVALIDATION__CACHE_INVALIDATION_MASK 0x00000003L
#define VGT_CACHE_INVALIDATION__DIS_INSTANCING_OPT_MASK 0x00000010L
#define VGT_CACHE_INVALIDATION__VS_NO_EXTRA_BUFFER_MASK 0x00000020L
#define VGT_CACHE_INVALIDATION__AUTO_INVLD_EN_MASK 0x000000c0L
#define VGT_CACHE_INVALIDATION__USE_GS_DONE_MASK 0x00000200L
#define VGT_CACHE_INVALIDATION__DIS_RANGE_FULL_INVLD_MASK 0x00000800L
#define VGT_CACHE_INVALIDATION__GS_LATE_ALLOC_EN_MASK 0x00001000L
#define VGT_CACHE_INVALIDATION__STREAMOUT_FULL_FLUSH_MASK 0x00002000L
#define VGT_CACHE_INVALIDATION__ES_LIMIT_MASK 0x001f0000L
#define VGT_CACHE_INVALIDATION__ENABLE_PING_PONG_MASK 0x00200000L
#define VGT_CACHE_INVALIDATION__OPT_FLOW_CNTL_1_MASK 0x01c00000L
#define VGT_CACHE_INVALIDATION__OPT_FLOW_CNTL_2_MASK 0x0e000000L
#define VGT_CACHE_INVALIDATION__EN_WAVE_MERGE_MASK 0x10000000L
#define VGT_CACHE_INVALIDATION__ENABLE_PING_PONG_EOI_MASK 0x20000000L

// VGT_RESET_DEBUG
#define VGT_RESET_DEBUG__GS_DISABLE_MASK 0x00000001L
#define VGT_RESET_DEBUG__TESS_DISABLE_MASK 0x00000002L
#define VGT_RESET_DEBUG__WD_DISABLE_MASK 0x00000004L

// VGT_STRMOUT_DELAY
#define VGT_STRMOUT_DELAY__SKIP_DELAY_MASK 0x000000ffL
#define VGT_STRMOUT_DELAY__SE0_WD_DELAY_MASK 0x00000700L
#define VGT_STRMOUT_DELAY__SE1_WD_DELAY_MASK 0x00003800L
#define VGT_STRMOUT_DELAY__SE2_WD_DELAY_MASK 0x0001c000L
#define VGT_STRMOUT_DELAY__SE3_WD_DELAY_MASK 0x000e0000L

// VGT_FIFO_DEPTHS
#define VGT_FIFO_DEPTHS__VS_DEALLOC_TBL_DEPTH_MASK 0x0000007fL
#define VGT_FIFO_DEPTHS__RESERVED_0_MASK 0x00000080L
#define VGT_FIFO_DEPTHS__CLIPP_FIFO_DEPTH_MASK 0x003fff00L
#define VGT_FIFO_DEPTHS__HSINPUT_FIFO_DEPTH_MASK 0x0fc00000L

// VGT_GS_VERTEX_REUSE
#define VGT_GS_VERTEX_REUSE__VERT_REUSE_MASK 0x0000001fL

// VGT_MC_LAT_CNTL
#define VGT_MC_LAT_CNTL__MC_TIME_STAMP_RES_MASK 0x0000000fL

// IA_CNTL_STATUS
#define IA_CNTL_STATUS__IA_BUSY_MASK 0x00000001L
#define IA_CNTL_STATUS__IA_DMA_BUSY_MASK 0x00000002L
#define IA_CNTL_STATUS__IA_DMA_REQ_BUSY_MASK 0x00000004L
#define IA_CNTL_STATUS__IA_GRP_BUSY_MASK 0x00000008L
#define IA_CNTL_STATUS__IA_ADC_BUSY_MASK 0x00000010L

// VGT_DMA_LS_HS_CONFIG
#define VGT_DMA_LS_HS_CONFIG__HS_NUM_INPUT_CP_MASK 0x00003f00L

// VGT_SYS_CONFIG
#define VGT_SYS_CONFIG__DUAL_CORE_EN_MASK 0x00000001L
#define VGT_SYS_CONFIG__MAX_LS_HS_THDGRP_MASK 0x0000007eL
#define VGT_SYS_CONFIG__ADC_EVENT_FILTER_DISABLE_MASK 0x00000080L

// WD_BUF_RESOURCE_1
#define WD_BUF_RESOURCE_1__POS_BUF_SIZE_MASK 0x0000ffffL
#define WD_BUF_RESOURCE_1__INDEX_BUF_SIZE_MASK 0xffff0000L

// WD_BUF_RESOURCE_2
#define WD_BUF_RESOURCE_2__PARAM_BUF_SIZE_MASK 0x00001fffL
#define WD_BUF_RESOURCE_2__ADDR_MODE_MASK 0x00008000L
#define WD_BUF_RESOURCE_2__CNTL_SB_BUF_SIZE_MASK 0xffff0000L

// VGT_VS_MAX_WAVE_ID
#define VGT_VS_MAX_WAVE_ID__MAX_WAVE_ID_MASK 0x00000fffL

// VGT_GS_MAX_WAVE_ID
#define VGT_GS_MAX_WAVE_ID__MAX_WAVE_ID_MASK 0x00000fffL

// WD_CNTL_STATUS
#define WD_CNTL_STATUS__WD_BUSY_MASK 0x00000001L
#define WD_CNTL_STATUS__WD_SPL_DMA_BUSY_MASK 0x00000002L
#define WD_CNTL_STATUS__WD_SPL_DI_BUSY_MASK 0x00000004L
#define WD_CNTL_STATUS__WD_ADC_BUSY_MASK 0x00000008L

// GFX_PIPE_CONTROL
#define GFX_PIPE_CONTROL__HYSTERESIS_CNT_MASK 0x00001fffL
#define GFX_PIPE_CONTROL__RESERVED_MASK 0x0000e000L
#define GFX_PIPE_CONTROL__CONTEXT_SUSPEND_EN_MASK 0x00010000L

// VGT_DEBUG_CNTL
#define VGT_DEBUG_CNTL__VGT_DEBUG_INDX_MASK 0x0000003fL
#define VGT_DEBUG_CNTL__VGT_DEBUG_SEL_BUS_B_MASK 0x00000040L

// VGT_DEBUG_DATA
#define VGT_DEBUG_DATA__DATA_MASK 0xffffffffL

// IA_DEBUG_CNTL
#define IA_DEBUG_CNTL__IA_DEBUG_INDX_MASK 0x0000003fL
#define IA_DEBUG_CNTL__IA_DEBUG_SEL_BUS_B_MASK 0x00000040L

// IA_DEBUG_DATA
#define IA_DEBUG_DATA__DATA_MASK 0xffffffffL

// VGT_CNTL_STATUS
#define VGT_CNTL_STATUS__VGT_BUSY_MASK 0x00000001L
#define VGT_CNTL_STATUS__VGT_OUT_INDX_BUSY_MASK 0x00000002L
#define VGT_CNTL_STATUS__VGT_OUT_BUSY_MASK 0x00000004L
#define VGT_CNTL_STATUS__VGT_PT_BUSY_MASK 0x00000008L
#define VGT_CNTL_STATUS__VGT_TE_BUSY_MASK 0x00000010L
#define VGT_CNTL_STATUS__VGT_VR_BUSY_MASK 0x00000020L
#define VGT_CNTL_STATUS__VGT_PI_BUSY_MASK 0x00000040L
#define VGT_CNTL_STATUS__VGT_GS_BUSY_MASK 0x00000080L
#define VGT_CNTL_STATUS__VGT_HS_BUSY_MASK 0x00000100L
#define VGT_CNTL_STATUS__VGT_TE11_BUSY_MASK 0x00000200L
#define VGT_CNTL_STATUS__VGT_PRIMGEN_BUSY_MASK 0x00000400L

// WD_DEBUG_CNTL
#define WD_DEBUG_CNTL__WD_DEBUG_INDX_MASK 0x0000003fL
#define WD_DEBUG_CNTL__WD_DEBUG_SEL_BUS_B_MASK 0x00000040L

// WD_DEBUG_DATA
#define WD_DEBUG_DATA__DATA_MASK 0xffffffffL

// WD_QOS
#define WD_QOS__DRAW_STALL_MASK 0x00000001L

// WD_UTCL1_CNTL
#define WD_UTCL1_CNTL__XNACK_REDO_TIMER_CNT_MASK 0x000fffffL
#define WD_UTCL1_CNTL__VMID_RESET_MODE_MASK 0x00800000L
#define WD_UTCL1_CNTL__DROP_MODE_MASK 0x01000000L
#define WD_UTCL1_CNTL__BYPASS_MASK 0x02000000L
#define WD_UTCL1_CNTL__INVALIDATE_MASK 0x04000000L
#define WD_UTCL1_CNTL__FRAG_LIMIT_MODE_MASK 0x08000000L
#define WD_UTCL1_CNTL__FORCE_SNOOP_MASK 0x10000000L
#define WD_UTCL1_CNTL__FORCE_SD_VMID_DIRTY_MASK 0x20000000L

// WD_UTCL1_STATUS
#define WD_UTCL1_STATUS__FAULT_DETECTED_MASK 0x00000001L
#define WD_UTCL1_STATUS__RETRY_DETECTED_MASK 0x00000002L
#define WD_UTCL1_STATUS__PRT_DETECTED_MASK 0x00000004L
#define WD_UTCL1_STATUS__FAULT_UTCL1ID_MASK 0x00003f00L
#define WD_UTCL1_STATUS__RETRY_UTCL1ID_MASK 0x003f0000L
#define WD_UTCL1_STATUS__PRT_UTCL1ID_MASK 0x3f000000L

// IA_UTCL1_CNTL
#define IA_UTCL1_CNTL__XNACK_REDO_TIMER_CNT_MASK 0x000fffffL
#define IA_UTCL1_CNTL__VMID_RESET_MODE_MASK 0x00800000L
#define IA_UTCL1_CNTL__DROP_MODE_MASK 0x01000000L
#define IA_UTCL1_CNTL__BYPASS_MASK 0x02000000L
#define IA_UTCL1_CNTL__INVALIDATE_MASK 0x04000000L
#define IA_UTCL1_CNTL__FRAG_LIMIT_MODE_MASK 0x08000000L
#define IA_UTCL1_CNTL__FORCE_SNOOP_MASK 0x10000000L
#define IA_UTCL1_CNTL__FORCE_SD_VMID_DIRTY_MASK 0x20000000L

// IA_UTCL1_STATUS
#define IA_UTCL1_STATUS__FAULT_DETECTED_MASK 0x00000001L
#define IA_UTCL1_STATUS__RETRY_DETECTED_MASK 0x00000002L
#define IA_UTCL1_STATUS__PRT_DETECTED_MASK 0x00000004L
#define IA_UTCL1_STATUS__FAULT_UTCL1ID_MASK 0x00003f00L
#define IA_UTCL1_STATUS__RETRY_UTCL1ID_MASK 0x003f0000L
#define IA_UTCL1_STATUS__PRT_UTCL1ID_MASK 0x3f000000L

// CC_GC_PRIM_CONFIG
#define CC_GC_PRIM_CONFIG__WRITE_DIS_MASK 0x00000001L
#define CC_GC_PRIM_CONFIG__INACTIVE_IA_MASK 0x00030000L
#define CC_GC_PRIM_CONFIG__INACTIVE_VGT_PA_MASK 0x0f000000L

// GC_USER_PRIM_CONFIG
#define GC_USER_PRIM_CONFIG__INACTIVE_IA_MASK 0x00030000L
#define GC_USER_PRIM_CONFIG__INACTIVE_VGT_PA_MASK 0x0f000000L

// CS_COPY_STATE
#define CS_COPY_STATE__SRC_STATE_ID_MASK 0x00000007L

// GFX_COPY_STATE
#define GFX_COPY_STATE__SRC_STATE_ID_MASK 0x00000007L

// VGT_DRAW_INITIATOR
#define VGT_DRAW_INITIATOR__SOURCE_SELECT_MASK 0x00000003L
#define VGT_DRAW_INITIATOR__MAJOR_MODE_MASK 0x0000000cL
#define VGT_DRAW_INITIATOR__SPRITE_EN_R6XX_MASK 0x00000010L
#define VGT_DRAW_INITIATOR__NOT_EOP_MASK 0x00000020L
#define VGT_DRAW_INITIATOR__USE_OPAQUE_MASK 0x00000040L
#define VGT_DRAW_INITIATOR__UNROLLED_INST_MASK 0x00000080L
#define VGT_DRAW_INITIATOR__GRBM_SKEW_NO_DEC_MASK 0x00000100L
#define VGT_DRAW_INITIATOR__REG_RT_INDEX_MASK 0xe0000000L

// VGT_DRAW_PAYLOAD_CNTL
#define VGT_DRAW_PAYLOAD_CNTL__OBJPRIM_ID_EN_MASK 0x00000001L
#define VGT_DRAW_PAYLOAD_CNTL__EN_REG_RT_INDEX_MASK 0x00000002L
#define VGT_DRAW_PAYLOAD_CNTL__EN_PIPELINE_PRIMID_MASK 0x00000004L
#define VGT_DRAW_PAYLOAD_CNTL__OBJECT_ID_INST_EN_MASK 0x00000008L

// VGT_INDEX_PAYLOAD_CNTL
#define VGT_INDEX_PAYLOAD_CNTL__COMPOUND_INDEX_EN_MASK 0x00000001L

// VGT_EVENT_INITIATOR
#define VGT_EVENT_INITIATOR__EVENT_TYPE_MASK 0x0000003fL
#define VGT_EVENT_INITIATOR__ADDRESS_HI_MASK 0x07fffc00L
#define VGT_EVENT_INITIATOR__EXTENDED_EVENT_MASK 0x08000000L

// VGT_DMA_EVENT_INITIATOR
#define VGT_DMA_EVENT_INITIATOR__EVENT_TYPE_MASK 0x0000003fL
#define VGT_DMA_EVENT_INITIATOR__ADDRESS_HI_MASK 0x07fffc00L
#define VGT_DMA_EVENT_INITIATOR__EXTENDED_EVENT_MASK 0x08000000L

// VGT_EVENT_ADDRESS_REG
#define VGT_EVENT_ADDRESS_REG__ADDRESS_LOW_MASK 0x0fffffffL

// VGT_GS_MAX_PRIMS_PER_SUBGROUP
#define VGT_GS_MAX_PRIMS_PER_SUBGROUP__MAX_PRIMS_PER_SUBGROUP_MASK 0x0000ffffL

// VGT_DMA_BASE_HI
#define VGT_DMA_BASE_HI__BASE_ADDR_MASK 0x0000ffffL

// VGT_DMA_BASE
#define VGT_DMA_BASE__BASE_ADDR_MASK 0xffffffffL

// VGT_DMA_INDEX_TYPE
#define VGT_DMA_INDEX_TYPE__INDEX_TYPE_MASK 0x00000003L
#define VGT_DMA_INDEX_TYPE__SWAP_MODE_MASK 0x0000000cL
#define VGT_DMA_INDEX_TYPE__BUF_TYPE_MASK 0x00000030L
#define VGT_DMA_INDEX_TYPE__RDREQ_POLICY_MASK 0x00000040L
#define VGT_DMA_INDEX_TYPE__PRIMGEN_EN_MASK 0x00000100L
#define VGT_DMA_INDEX_TYPE__NOT_EOP_MASK 0x00000200L
#define VGT_DMA_INDEX_TYPE__REQ_PATH_MASK 0x00000400L

// VGT_DMA_NUM_INSTANCES
#define VGT_DMA_NUM_INSTANCES__NUM_INSTANCES_MASK 0xffffffffL

// IA_ENHANCE
#define IA_ENHANCE__MISC_MASK 0xffffffffL

// VGT_DMA_SIZE
#define VGT_DMA_SIZE__NUM_INDICES_MASK 0xffffffffL

// VGT_DMA_MAX_SIZE
#define VGT_DMA_MAX_SIZE__MAX_SIZE_MASK 0xffffffffL

// VGT_IMMED_DATA
#define VGT_IMMED_DATA__DATA_MASK 0xffffffffL

// VGT_PRIMITIVEID_EN
#define VGT_PRIMITIVEID_EN__PRIMITIVEID_EN_MASK 0x00000001L
#define VGT_PRIMITIVEID_EN__DISABLE_RESET_ON_EOI_MASK 0x00000002L
#define VGT_PRIMITIVEID_EN__NGG_DISABLE_PROVOK_REUSE_MASK 0x00000004L

// VGT_PRIMITIVEID_RESET
#define VGT_PRIMITIVEID_RESET__VALUE_MASK 0xffffffffL

// VGT_VTX_CNT_EN
#define VGT_VTX_CNT_EN__VTX_CNT_EN_MASK 0x00000001L

// VGT_REUSE_OFF
#define VGT_REUSE_OFF__REUSE_OFF_MASK 0x00000001L

// VGT_INSTANCE_STEP_RATE_0
#define VGT_INSTANCE_STEP_RATE_0__STEP_RATE_MASK 0xffffffffL

// VGT_INSTANCE_STEP_RATE_1
#define VGT_INSTANCE_STEP_RATE_1__STEP_RATE_MASK 0xffffffffL

// VGT_VERTEX_REUSE_BLOCK_CNTL
#define VGT_VERTEX_REUSE_BLOCK_CNTL__VTX_REUSE_DEPTH_MASK 0x000000ffL

// VGT_OUT_DEALLOC_CNTL
#define VGT_OUT_DEALLOC_CNTL__DEALLOC_DIST_MASK 0x0000007fL

// VGT_MULTI_PRIM_IB_RESET_INDX
#define VGT_MULTI_PRIM_IB_RESET_INDX__RESET_INDX_MASK 0xffffffffL

// VGT_ENHANCE
#define VGT_ENHANCE__MISC_MASK 0xffffffffL

// VGT_OUTPUT_PATH_CNTL
#define VGT_OUTPUT_PATH_CNTL__PATH_SELECT_MASK 0x00000007L

// VGT_HOS_CNTL
#define VGT_HOS_CNTL__TESS_MODE_MASK 0x00000003L

// VGT_HOS_MAX_TESS_LEVEL
#define VGT_HOS_MAX_TESS_LEVEL__MAX_TESS_MASK 0xffffffffL

// VGT_HOS_MIN_TESS_LEVEL
#define VGT_HOS_MIN_TESS_LEVEL__MIN_TESS_MASK 0xffffffffL

// VGT_HOS_REUSE_DEPTH
#define VGT_HOS_REUSE_DEPTH__REUSE_DEPTH_MASK 0x000000ffL

// VGT_GROUP_PRIM_TYPE
#define VGT_GROUP_PRIM_TYPE__PRIM_TYPE_MASK 0x0000001fL
#define VGT_GROUP_PRIM_TYPE__RETAIN_ORDER_MASK 0x00004000L
#define VGT_GROUP_PRIM_TYPE__RETAIN_QUADS_MASK 0x00008000L
#define VGT_GROUP_PRIM_TYPE__PRIM_ORDER_MASK 0x00070000L

// VGT_GROUP_FIRST_DECR
#define VGT_GROUP_FIRST_DECR__FIRST_DECR_MASK 0x0000000fL

// VGT_GROUP_DECR
#define VGT_GROUP_DECR__DECR_MASK 0x0000000fL

// VGT_GROUP_VECT_0_CNTL
#define VGT_GROUP_VECT_0_CNTL__COMP_X_EN_MASK 0x00000001L
#define VGT_GROUP_VECT_0_CNTL__COMP_Y_EN_MASK 0x00000002L
#define VGT_GROUP_VECT_0_CNTL__COMP_Z_EN_MASK 0x00000004L
#define VGT_GROUP_VECT_0_CNTL__COMP_W_EN_MASK 0x00000008L
#define VGT_GROUP_VECT_0_CNTL__STRIDE_MASK 0x0000ff00L
#define VGT_GROUP_VECT_0_CNTL__SHIFT_MASK 0x00ff0000L

// VGT_GROUP_VECT_1_CNTL
#define VGT_GROUP_VECT_1_CNTL__COMP_X_EN_MASK 0x00000001L
#define VGT_GROUP_VECT_1_CNTL__COMP_Y_EN_MASK 0x00000002L
#define VGT_GROUP_VECT_1_CNTL__COMP_Z_EN_MASK 0x00000004L
#define VGT_GROUP_VECT_1_CNTL__COMP_W_EN_MASK 0x00000008L
#define VGT_GROUP_VECT_1_CNTL__STRIDE_MASK 0x0000ff00L
#define VGT_GROUP_VECT_1_CNTL__SHIFT_MASK 0x00ff0000L

// VGT_GROUP_VECT_0_FMT_CNTL
#define VGT_GROUP_VECT_0_FMT_CNTL__X_CONV_MASK 0x0000000fL
#define VGT_GROUP_VECT_0_FMT_CNTL__X_OFFSET_MASK 0x000000f0L
#define VGT_GROUP_VECT_0_FMT_CNTL__Y_CONV_MASK 0x00000f00L
#define VGT_GROUP_VECT_0_FMT_CNTL__Y_OFFSET_MASK 0x0000f000L
#define VGT_GROUP_VECT_0_FMT_CNTL__Z_CONV_MASK 0x000f0000L
#define VGT_GROUP_VECT_0_FMT_CNTL__Z_OFFSET_MASK 0x00f00000L
#define VGT_GROUP_VECT_0_FMT_CNTL__W_CONV_MASK 0x0f000000L
#define VGT_GROUP_VECT_0_FMT_CNTL__W_OFFSET_MASK 0xf0000000L

// VGT_GROUP_VECT_1_FMT_CNTL
#define VGT_GROUP_VECT_1_FMT_CNTL__X_CONV_MASK 0x0000000fL
#define VGT_GROUP_VECT_1_FMT_CNTL__X_OFFSET_MASK 0x000000f0L
#define VGT_GROUP_VECT_1_FMT_CNTL__Y_CONV_MASK 0x00000f00L
#define VGT_GROUP_VECT_1_FMT_CNTL__Y_OFFSET_MASK 0x0000f000L
#define VGT_GROUP_VECT_1_FMT_CNTL__Z_CONV_MASK 0x000f0000L
#define VGT_GROUP_VECT_1_FMT_CNTL__Z_OFFSET_MASK 0x00f00000L
#define VGT_GROUP_VECT_1_FMT_CNTL__W_CONV_MASK 0x0f000000L
#define VGT_GROUP_VECT_1_FMT_CNTL__W_OFFSET_MASK 0xf0000000L

// VGT_GS_MODE
#define VGT_GS_MODE__MODE_MASK 0x00000007L
#define VGT_GS_MODE__RESERVED_0_MASK 0x00000008L
#define VGT_GS_MODE__CUT_MODE_MASK 0x00000030L
#define VGT_GS_MODE__RESERVED_1_MASK 0x000007c0L
#define VGT_GS_MODE__GS_C_PACK_EN_MASK 0x00000800L
#define VGT_GS_MODE__RESERVED_2_MASK 0x00001000L
#define VGT_GS_MODE__ES_PASSTHRU_MASK 0x00002000L
#define VGT_GS_MODE__RESERVED_3_MASK 0x00004000L
#define VGT_GS_MODE__RESERVED_4_MASK 0x00008000L
#define VGT_GS_MODE__RESERVED_5_MASK 0x00010000L
#define VGT_GS_MODE__PARTIAL_THD_AT_EOI_MASK 0x00020000L
#define VGT_GS_MODE__SUPPRESS_CUTS_MASK 0x00040000L
#define VGT_GS_MODE__ES_WRITE_OPTIMIZE_MASK 0x00080000L
#define VGT_GS_MODE__GS_WRITE_OPTIMIZE_MASK 0x00100000L
#define VGT_GS_MODE__ONCHIP_MASK 0x00600000L

// VGT_GS_ONCHIP_CNTL
#define VGT_GS_ONCHIP_CNTL__ES_VERTS_PER_SUBGRP_MASK 0x000007ffL
#define VGT_GS_ONCHIP_CNTL__GS_PRIMS_PER_SUBGRP_MASK 0x003ff800L
#define VGT_GS_ONCHIP_CNTL__GS_INST_PRIMS_IN_SUBGRP_MASK 0xffc00000L

// VGT_GS_OUT_PRIM_TYPE
#define VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_MASK 0x0000003fL
#define VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_1_MASK 0x00003f00L
#define VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_2_MASK 0x003f0000L
#define VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_3_MASK 0x0fc00000L
#define VGT_GS_OUT_PRIM_TYPE__UNIQUE_TYPE_PER_STREAM_MASK 0x80000000L

// VGT_GS_PER_ES
#define VGT_GS_PER_ES__GS_PER_ES_MASK 0x000007ffL

// VGT_ES_PER_GS
#define VGT_ES_PER_GS__ES_PER_GS_MASK 0x000007ffL

// VGT_GS_PER_VS
#define VGT_GS_PER_VS__GS_PER_VS_MASK 0x0000000fL

// VGT_STRMOUT_CONFIG
#define VGT_STRMOUT_CONFIG__STREAMOUT_0_EN_MASK 0x00000001L
#define VGT_STRMOUT_CONFIG__STREAMOUT_1_EN_MASK 0x00000002L
#define VGT_STRMOUT_CONFIG__STREAMOUT_2_EN_MASK 0x00000004L
#define VGT_STRMOUT_CONFIG__STREAMOUT_3_EN_MASK 0x00000008L
#define VGT_STRMOUT_CONFIG__RAST_STREAM_MASK 0x00000070L
#define VGT_STRMOUT_CONFIG__EN_PRIMS_NEEDED_CNT_MASK 0x00000080L
#define VGT_STRMOUT_CONFIG__RAST_STREAM_MASK_MASK 0x00000f00L
#define VGT_STRMOUT_CONFIG__USE_RAST_STREAM_MASK_MASK 0x80000000L

// VGT_STRMOUT_BUFFER_SIZE_0
#define VGT_STRMOUT_BUFFER_SIZE_0__SIZE_MASK 0xffffffffL

// VGT_STRMOUT_BUFFER_SIZE_1
#define VGT_STRMOUT_BUFFER_SIZE_1__SIZE_MASK 0xffffffffL

// VGT_STRMOUT_BUFFER_SIZE_2
#define VGT_STRMOUT_BUFFER_SIZE_2__SIZE_MASK 0xffffffffL

// VGT_STRMOUT_BUFFER_SIZE_3
#define VGT_STRMOUT_BUFFER_SIZE_3__SIZE_MASK 0xffffffffL

// VGT_STRMOUT_BUFFER_OFFSET_0
#define VGT_STRMOUT_BUFFER_OFFSET_0__OFFSET_MASK 0xffffffffL

// VGT_STRMOUT_BUFFER_OFFSET_1
#define VGT_STRMOUT_BUFFER_OFFSET_1__OFFSET_MASK 0xffffffffL

// VGT_STRMOUT_BUFFER_OFFSET_2
#define VGT_STRMOUT_BUFFER_OFFSET_2__OFFSET_MASK 0xffffffffL

// VGT_STRMOUT_BUFFER_OFFSET_3
#define VGT_STRMOUT_BUFFER_OFFSET_3__OFFSET_MASK 0xffffffffL

// VGT_STRMOUT_VTX_STRIDE_0
#define VGT_STRMOUT_VTX_STRIDE_0__STRIDE_MASK 0x000003ffL

// VGT_STRMOUT_VTX_STRIDE_1
#define VGT_STRMOUT_VTX_STRIDE_1__STRIDE_MASK 0x000003ffL

// VGT_STRMOUT_VTX_STRIDE_2
#define VGT_STRMOUT_VTX_STRIDE_2__STRIDE_MASK 0x000003ffL

// VGT_STRMOUT_VTX_STRIDE_3
#define VGT_STRMOUT_VTX_STRIDE_3__STRIDE_MASK 0x000003ffL

// VGT_STRMOUT_BUFFER_CONFIG
#define VGT_STRMOUT_BUFFER_CONFIG__STREAM_0_BUFFER_EN_MASK 0x0000000fL
#define VGT_STRMOUT_BUFFER_CONFIG__STREAM_1_BUFFER_EN_MASK 0x000000f0L
#define VGT_STRMOUT_BUFFER_CONFIG__STREAM_2_BUFFER_EN_MASK 0x00000f00L
#define VGT_STRMOUT_BUFFER_CONFIG__STREAM_3_BUFFER_EN_MASK 0x0000f000L

// VGT_STRMOUT_DRAW_OPAQUE_OFFSET
#define VGT_STRMOUT_DRAW_OPAQUE_OFFSET__OFFSET_MASK 0xffffffffL

// VGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE
#define VGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE__SIZE_MASK 0xffffffffL

// VGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE
#define VGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE__VERTEX_STRIDE_MASK 0x000001ffL

// VGT_GS_MAX_VERT_OUT
#define VGT_GS_MAX_VERT_OUT__MAX_VERT_OUT_MASK 0x000007ffL

// VGT_SHADER_STAGES_EN
#define VGT_SHADER_STAGES_EN__LS_EN_MASK 0x00000003L
#define VGT_SHADER_STAGES_EN__HS_EN_MASK 0x00000004L
#define VGT_SHADER_STAGES_EN__ES_EN_MASK 0x00000018L
#define VGT_SHADER_STAGES_EN__GS_EN_MASK 0x00000020L
#define VGT_SHADER_STAGES_EN__VS_EN_MASK 0x000000c0L
#define VGT_SHADER_STAGES_EN__DISPATCH_DRAW_EN_MASK 0x00000200L
#define VGT_SHADER_STAGES_EN__DIS_DEALLOC_ACCUM_0_MASK 0x00000400L
#define VGT_SHADER_STAGES_EN__DIS_DEALLOC_ACCUM_1_MASK 0x00000800L
#define VGT_SHADER_STAGES_EN__VS_WAVE_ID_EN_MASK 0x00001000L
#define VGT_SHADER_STAGES_EN__PRIMGEN_EN_MASK 0x00002000L
#define VGT_SHADER_STAGES_EN__ORDERED_ID_MODE_MASK 0x00004000L
#define VGT_SHADER_STAGES_EN__MAX_PRIMGRP_IN_WAVE_MASK 0x00078000L
#define VGT_SHADER_STAGES_EN__GS_FAST_LAUNCH_MASK 0x00080000L

// VGT_DISPATCH_DRAW_INDEX
#define VGT_DISPATCH_DRAW_INDEX__MATCH_INDEX_MASK 0xffffffffL

// VGT_LS_HS_CONFIG
#define VGT_LS_HS_CONFIG__NUM_PATCHES_MASK 0x000000ffL
#define VGT_LS_HS_CONFIG__HS_NUM_INPUT_CP_MASK 0x00003f00L
#define VGT_LS_HS_CONFIG__HS_NUM_OUTPUT_CP_MASK 0x000fc000L

// VGT_TF_PARAM
#define VGT_TF_PARAM__TYPE_MASK 0x00000003L
#define VGT_TF_PARAM__PARTITIONING_MASK 0x0000001cL
#define VGT_TF_PARAM__TOPOLOGY_MASK 0x000000e0L
#define VGT_TF_PARAM__RESERVED_REDUC_AXIS_MASK 0x00000100L
#define VGT_TF_PARAM__DEPRECATED_MASK 0x00000200L
#define VGT_TF_PARAM__DISABLE_DONUTS_MASK 0x00004000L
#define VGT_TF_PARAM__RDREQ_POLICY_MASK 0x00008000L
#define VGT_TF_PARAM__DISTRIBUTION_MODE_MASK 0x00060000L

// VGT_TESS_DISTRIBUTION
#define VGT_TESS_DISTRIBUTION__ACCUM_ISOLINE_MASK 0x000000ffL
#define VGT_TESS_DISTRIBUTION__ACCUM_TRI_MASK 0x0000ff00L
#define VGT_TESS_DISTRIBUTION__ACCUM_QUAD_MASK 0x00ff0000L
#define VGT_TESS_DISTRIBUTION__DONUT_SPLIT_MASK 0x1f000000L
#define VGT_TESS_DISTRIBUTION__TRAP_SPLIT_MASK 0xe0000000L

// VGT_GS_INSTANCE_CNT
#define VGT_GS_INSTANCE_CNT__ENABLE_MASK 0x00000001L
#define VGT_GS_INSTANCE_CNT__CNT_MASK 0x000001fcL

// VGT_GSVS_RING_OFFSET_1
#define VGT_GSVS_RING_OFFSET_1__OFFSET_MASK 0x00007fffL

// VGT_GSVS_RING_OFFSET_2
#define VGT_GSVS_RING_OFFSET_2__OFFSET_MASK 0x00007fffL

// VGT_GSVS_RING_OFFSET_3
#define VGT_GSVS_RING_OFFSET_3__OFFSET_MASK 0x00007fffL

// VGT_ESGS_RING_ITEMSIZE
#define VGT_ESGS_RING_ITEMSIZE__ITEMSIZE_MASK 0x00007fffL

// VGT_GSVS_RING_ITEMSIZE
#define VGT_GSVS_RING_ITEMSIZE__ITEMSIZE_MASK 0x00007fffL

// VGT_GS_VERT_ITEMSIZE
#define VGT_GS_VERT_ITEMSIZE__ITEMSIZE_MASK 0x00007fffL

// VGT_GS_VERT_ITEMSIZE_1
#define VGT_GS_VERT_ITEMSIZE_1__ITEMSIZE_MASK 0x00007fffL

// VGT_GS_VERT_ITEMSIZE_2
#define VGT_GS_VERT_ITEMSIZE_2__ITEMSIZE_MASK 0x00007fffL

// VGT_GS_VERT_ITEMSIZE_3
#define VGT_GS_VERT_ITEMSIZE_3__ITEMSIZE_MASK 0x00007fffL

// WD_ENHANCE
#define WD_ENHANCE__MISC_MASK 0xffffffffL

// VGT_OBJECT_ID
#define VGT_OBJECT_ID__REG_OBJ_ID_MASK 0xffffffffL

// VGT_INDEX_TYPE
#define VGT_INDEX_TYPE__INDEX_TYPE_MASK 0x00000003L
#define VGT_INDEX_TYPE__PRIMGEN_EN_MASK 0x00000100L

// VGT_NUM_INDICES
#define VGT_NUM_INDICES__NUM_INDICES_MASK 0xffffffffL

// VGT_NUM_INSTANCES
#define VGT_NUM_INSTANCES__NUM_INSTANCES_MASK 0xffffffffL

// VGT_PRIMITIVE_TYPE
#define VGT_PRIMITIVE_TYPE__PRIM_TYPE_MASK 0x0000003fL

// VGT_MAX_VTX_INDX
#define VGT_MAX_VTX_INDX__MAX_INDX_MASK 0xffffffffL

// VGT_MIN_VTX_INDX
#define VGT_MIN_VTX_INDX__MIN_INDX_MASK 0xffffffffL

// VGT_INDX_OFFSET
#define VGT_INDX_OFFSET__INDX_OFFSET_MASK 0xffffffffL

// VGT_MULTI_PRIM_IB_RESET_EN
#define VGT_MULTI_PRIM_IB_RESET_EN__RESET_EN_MASK 0x00000001L
#define VGT_MULTI_PRIM_IB_RESET_EN__MATCH_ALL_BITS_MASK 0x00000002L

// VGT_STRMOUT_BUFFER_FILLED_SIZE_0
#define VGT_STRMOUT_BUFFER_FILLED_SIZE_0__SIZE_MASK 0xffffffffL

// VGT_STRMOUT_BUFFER_FILLED_SIZE_1
#define VGT_STRMOUT_BUFFER_FILLED_SIZE_1__SIZE_MASK 0xffffffffL

// VGT_STRMOUT_BUFFER_FILLED_SIZE_2
#define VGT_STRMOUT_BUFFER_FILLED_SIZE_2__SIZE_MASK 0xffffffffL

// VGT_STRMOUT_BUFFER_FILLED_SIZE_3
#define VGT_STRMOUT_BUFFER_FILLED_SIZE_3__SIZE_MASK 0xffffffffL

// VGT_TF_RING_SIZE
#define VGT_TF_RING_SIZE__SIZE_MASK 0x0000ffffL

// VGT_HS_OFFCHIP_PARAM
#define VGT_HS_OFFCHIP_PARAM__OFFCHIP_BUFFERING_MASK 0x000001ffL
#define VGT_HS_OFFCHIP_PARAM__OFFCHIP_GRANULARITY_MASK 0x00000600L

// VGT_TF_MEMORY_BASE
#define VGT_TF_MEMORY_BASE__BASE_MASK 0xffffffffL

// VGT_TF_MEMORY_BASE_HI
#define VGT_TF_MEMORY_BASE_HI__BASE_HI_MASK 0x000000ffL

// WD_POS_BUF_BASE
#define WD_POS_BUF_BASE__BASE_MASK 0xffffffffL

// WD_POS_BUF_BASE_HI
#define WD_POS_BUF_BASE_HI__BASE_HI_MASK 0x000000ffL

// WD_CNTL_SB_BUF_BASE
#define WD_CNTL_SB_BUF_BASE__BASE_MASK 0xffffffffL

// WD_CNTL_SB_BUF_BASE_HI
#define WD_CNTL_SB_BUF_BASE_HI__BASE_HI_MASK 0x000000ffL

// WD_INDEX_BUF_BASE
#define WD_INDEX_BUF_BASE__BASE_MASK 0xffffffffL

// WD_INDEX_BUF_BASE_HI
#define WD_INDEX_BUF_BASE_HI__BASE_HI_MASK 0x000000ffL

// IA_MULTI_VGT_PARAM
#define IA_MULTI_VGT_PARAM__PRIMGROUP_SIZE_MASK 0x0000ffffL
#define IA_MULTI_VGT_PARAM__PARTIAL_VS_WAVE_ON_MASK 0x00010000L
#define IA_MULTI_VGT_PARAM__SWITCH_ON_EOP_MASK 0x00020000L
#define IA_MULTI_VGT_PARAM__PARTIAL_ES_WAVE_ON_MASK 0x00040000L
#define IA_MULTI_VGT_PARAM__SWITCH_ON_EOI_MASK 0x00080000L
#define IA_MULTI_VGT_PARAM__WD_SWITCH_ON_EOP_MASK 0x00100000L
#define IA_MULTI_VGT_PARAM__EN_INST_OPT_BASIC_MASK 0x00200000L
#define IA_MULTI_VGT_PARAM__EN_INST_OPT_ADV_MASK 0x00400000L
#define IA_MULTI_VGT_PARAM__HW_USE_ONLY_MASK 0x00800000L

// VGT_GSVS_RING_SIZE
#define VGT_GSVS_RING_SIZE__MEM_SIZE_MASK 0xffffffffL

// VGT_INSTANCE_BASE_ID
#define VGT_INSTANCE_BASE_ID__INSTANCE_BASE_ID_MASK 0xffffffffL

// VGT_PERFCOUNTER0_LO
#define VGT_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// VGT_PERFCOUNTER1_LO
#define VGT_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// VGT_PERFCOUNTER2_LO
#define VGT_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// VGT_PERFCOUNTER3_LO
#define VGT_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// VGT_PERFCOUNTER0_HI
#define VGT_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// VGT_PERFCOUNTER1_HI
#define VGT_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// VGT_PERFCOUNTER2_HI
#define VGT_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// VGT_PERFCOUNTER3_HI
#define VGT_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// IA_PERFCOUNTER0_LO
#define IA_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// IA_PERFCOUNTER1_LO
#define IA_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// IA_PERFCOUNTER2_LO
#define IA_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// IA_PERFCOUNTER3_LO
#define IA_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// IA_PERFCOUNTER0_HI
#define IA_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// IA_PERFCOUNTER1_HI
#define IA_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// IA_PERFCOUNTER2_HI
#define IA_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// IA_PERFCOUNTER3_HI
#define IA_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// WD_PERFCOUNTER0_LO
#define WD_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// WD_PERFCOUNTER1_LO
#define WD_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// WD_PERFCOUNTER2_LO
#define WD_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// WD_PERFCOUNTER3_LO
#define WD_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// WD_PERFCOUNTER0_HI
#define WD_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// WD_PERFCOUNTER1_HI
#define WD_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// WD_PERFCOUNTER2_HI
#define WD_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// WD_PERFCOUNTER3_HI
#define WD_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// VGT_PERFCOUNTER_SEID_MASK
#define VGT_PERFCOUNTER_SEID_MASK__PERF_SEID_IGNORE_MASK_MASK 0x000000ffL

// VGT_PERFCOUNTER0_SELECT
#define VGT_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0x000003ffL
#define VGT_PERFCOUNTER0_SELECT__PERF_SEL1_MASK 0x000ffc00L
#define VGT_PERFCOUNTER0_SELECT__CNTR_MODE_MASK 0x00f00000L
#define VGT_PERFCOUNTER0_SELECT__PERF_MODE1_MASK 0x0f000000L
#define VGT_PERFCOUNTER0_SELECT__PERF_MODE_MASK 0xf0000000L

// VGT_PERFCOUNTER1_SELECT
#define VGT_PERFCOUNTER1_SELECT__PERF_SEL_MASK 0x000003ffL
#define VGT_PERFCOUNTER1_SELECT__PERF_SEL1_MASK 0x000ffc00L
#define VGT_PERFCOUNTER1_SELECT__CNTR_MODE_MASK 0x00f00000L
#define VGT_PERFCOUNTER1_SELECT__PERF_MODE1_MASK 0x0f000000L
#define VGT_PERFCOUNTER1_SELECT__PERF_MODE_MASK 0xf0000000L

// VGT_PERFCOUNTER2_SELECT
#define VGT_PERFCOUNTER2_SELECT__PERF_SEL_MASK 0x000000ffL
#define VGT_PERFCOUNTER2_SELECT__PERF_MODE_MASK 0xf0000000L

// VGT_PERFCOUNTER3_SELECT
#define VGT_PERFCOUNTER3_SELECT__PERF_SEL_MASK 0x000000ffL
#define VGT_PERFCOUNTER3_SELECT__PERF_MODE_MASK 0xf0000000L

// VGT_PERFCOUNTER0_SELECT1
#define VGT_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK 0x000003ffL
#define VGT_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK 0x000ffc00L
#define VGT_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK 0x0f000000L
#define VGT_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK 0xf0000000L

// VGT_PERFCOUNTER1_SELECT1
#define VGT_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK 0x000003ffL
#define VGT_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK 0x000ffc00L
#define VGT_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK 0x0f000000L
#define VGT_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK 0xf0000000L

// IA_PERFCOUNTER0_SELECT
#define IA_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0x000003ffL
#define IA_PERFCOUNTER0_SELECT__PERF_SEL1_MASK 0x000ffc00L
#define IA_PERFCOUNTER0_SELECT__CNTR_MODE_MASK 0x00f00000L
#define IA_PERFCOUNTER0_SELECT__PERF_MODE1_MASK 0x0f000000L
#define IA_PERFCOUNTER0_SELECT__PERF_MODE_MASK 0xf0000000L

// IA_PERFCOUNTER1_SELECT
#define IA_PERFCOUNTER1_SELECT__PERF_SEL_MASK 0x000000ffL
#define IA_PERFCOUNTER1_SELECT__PERF_MODE_MASK 0xf0000000L

// IA_PERFCOUNTER2_SELECT
#define IA_PERFCOUNTER2_SELECT__PERF_SEL_MASK 0x000000ffL
#define IA_PERFCOUNTER2_SELECT__PERF_MODE_MASK 0xf0000000L

// IA_PERFCOUNTER3_SELECT
#define IA_PERFCOUNTER3_SELECT__PERF_SEL_MASK 0x000000ffL
#define IA_PERFCOUNTER3_SELECT__PERF_MODE_MASK 0xf0000000L

// IA_PERFCOUNTER0_SELECT1
#define IA_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK 0x000003ffL
#define IA_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK 0x000ffc00L
#define IA_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK 0x0f000000L
#define IA_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK 0xf0000000L

// WD_PERFCOUNTER0_SELECT
#define WD_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0x000000ffL
#define WD_PERFCOUNTER0_SELECT__PERF_MODE_MASK 0xf0000000L

// WD_PERFCOUNTER1_SELECT
#define WD_PERFCOUNTER1_SELECT__PERF_SEL_MASK 0x000000ffL
#define WD_PERFCOUNTER1_SELECT__PERF_MODE_MASK 0xf0000000L

// WD_PERFCOUNTER2_SELECT
#define WD_PERFCOUNTER2_SELECT__PERF_SEL_MASK 0x000000ffL
#define WD_PERFCOUNTER2_SELECT__PERF_MODE_MASK 0xf0000000L

// WD_PERFCOUNTER3_SELECT
#define WD_PERFCOUNTER3_SELECT__PERF_SEL_MASK 0x000000ffL
#define WD_PERFCOUNTER3_SELECT__PERF_MODE_MASK 0xf0000000L

// CGTT_VGT_CLK_CTRL
#define CGTT_VGT_CLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define CGTT_VGT_CLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_VGT_CLK_CTRL__PERF_ENABLE_MASK 0x00008000L
#define CGTT_VGT_CLK_CTRL__DBG_ENABLE_MASK 0x00010000L
#define CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK 0x00020000L
#define CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK 0x00040000L
#define CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK 0x00080000L
#define CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK 0x00100000L
#define CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK 0x00200000L
#define CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK 0x00400000L
#define CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK 0x00800000L
#define CGTT_VGT_CLK_CTRL__SOFT_OVERRIDE9_MASK 0x01000000L
#define CGTT_VGT_CLK_CTRL__SOFT_OVERRIDE8_MASK 0x02000000L
#define CGTT_VGT_CLK_CTRL__SOFT_OVERRIDE7_MASK 0x04000000L
#define CGTT_VGT_CLK_CTRL__PRIMGEN_OVERRIDE_MASK 0x08000000L
#define CGTT_VGT_CLK_CTRL__TESS_OVERRIDE_MASK 0x10000000L
#define CGTT_VGT_CLK_CTRL__GS_OVERRIDE_MASK 0x20000000L
#define CGTT_VGT_CLK_CTRL__CORE_OVERRIDE_MASK 0x40000000L
#define CGTT_VGT_CLK_CTRL__REG_OVERRIDE_MASK 0x80000000L

// CGTT_IA_CLK_CTRL
#define CGTT_IA_CLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define CGTT_IA_CLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK 0x00010000L
#define CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK 0x00020000L
#define CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK 0x00040000L
#define CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK 0x00080000L
#define CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK 0x00100000L
#define CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK 0x00200000L
#define CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK 0x00400000L
#define CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK 0x00800000L
#define CGTT_IA_CLK_CTRL__SOFT_OVERRIDE7_MASK 0x01000000L
#define CGTT_IA_CLK_CTRL__PERF_ENABLE_MASK 0x02000000L
#define CGTT_IA_CLK_CTRL__DBG_ENABLE_MASK 0x04000000L
#define CGTT_IA_CLK_CTRL__SOFT_OVERRIDE4_MASK 0x08000000L
#define CGTT_IA_CLK_CTRL__SOFT_OVERRIDE3_MASK 0x10000000L
#define CGTT_IA_CLK_CTRL__SOFT_OVERRIDE2_MASK 0x20000000L
#define CGTT_IA_CLK_CTRL__CORE_OVERRIDE_MASK 0x40000000L
#define CGTT_IA_CLK_CTRL__REG_OVERRIDE_MASK 0x80000000L

// CGTT_WD_CLK_CTRL
#define CGTT_WD_CLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define CGTT_WD_CLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_WD_CLK_CTRL__PERF_ENABLE_MASK 0x00008000L
#define CGTT_WD_CLK_CTRL__DBG_ENABLE_MASK 0x00010000L
#define CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK 0x00020000L
#define CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK 0x00040000L
#define CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK 0x00080000L
#define CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK 0x00100000L
#define CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK 0x00200000L
#define CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK 0x00400000L
#define CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK 0x00800000L
#define CGTT_WD_CLK_CTRL__SOFT_OVERRIDE8_MASK 0x02000000L
#define CGTT_WD_CLK_CTRL__SOFT_OVERRIDE7_MASK 0x04000000L
#define CGTT_WD_CLK_CTRL__PRIMGEN_OVERRIDE_MASK 0x08000000L
#define CGTT_WD_CLK_CTRL__TESS_OVERRIDE_MASK 0x10000000L
#define CGTT_WD_CLK_CTRL__CORE_OVERRIDE_MASK 0x20000000L
#define CGTT_WD_CLK_CTRL__RBIU_INPUT_OVERRIDE_MASK 0x40000000L
#define CGTT_WD_CLK_CTRL__REG_OVERRIDE_MASK 0x80000000L

// VGT_DEBUG_REG0
#define VGT_DEBUG_REG0__vgt_busy_extended_MASK 0x00000001L
#define VGT_DEBUG_REG0__SPARE9_MASK 0x00000002L
#define VGT_DEBUG_REG0__vgt_busy_MASK 0x00000004L
#define VGT_DEBUG_REG0__SPARE8_MASK 0x00000008L
#define VGT_DEBUG_REG0__SPARE7_MASK 0x00000010L
#define VGT_DEBUG_REG0__SPARE6_MASK 0x00000020L
#define VGT_DEBUG_REG0__SPARE5_MASK 0x00000040L
#define VGT_DEBUG_REG0__SPARE4_MASK 0x00000080L
#define VGT_DEBUG_REG0__pi_busy_MASK 0x00000100L
#define VGT_DEBUG_REG0__vr_pi_busy_MASK 0x00000200L
#define VGT_DEBUG_REG0__pt_pi_busy_MASK 0x00000400L
#define VGT_DEBUG_REG0__te_pi_busy_MASK 0x00000800L
#define VGT_DEBUG_REG0__gs_busy_MASK 0x00001000L
#define VGT_DEBUG_REG0__rcm_busy_MASK 0x00002000L
#define VGT_DEBUG_REG0__tm_busy_MASK 0x00004000L
#define VGT_DEBUG_REG0__cm_busy_MASK 0x00008000L
#define VGT_DEBUG_REG0__gog_busy_MASK 0x00010000L
#define VGT_DEBUG_REG0__frmt_busy_MASK 0x00020000L
#define VGT_DEBUG_REG0__SPARE10_MASK 0x00040000L
#define VGT_DEBUG_REG0__te11_pi_busy_MASK 0x00080000L
#define VGT_DEBUG_REG0__SPARE3_MASK 0x00100000L
#define VGT_DEBUG_REG0__combined_out_busy_MASK 0x00200000L
#define VGT_DEBUG_REG0__spi_vs_interfaces_busy_MASK 0x00400000L
#define VGT_DEBUG_REG0__pa_interfaces_busy_MASK 0x00800000L
#define VGT_DEBUG_REG0__reg_clk_busy_MASK 0x01000000L
#define VGT_DEBUG_REG0__SPARE2_MASK 0x02000000L
#define VGT_DEBUG_REG0__core_clk_busy_MASK 0x04000000L
#define VGT_DEBUG_REG0__gs_clk_busy_MASK 0x08000000L
#define VGT_DEBUG_REG0__SPARE1_MASK 0x10000000L
#define VGT_DEBUG_REG0__sclk_core_vld_MASK 0x20000000L
#define VGT_DEBUG_REG0__sclk_gs_vld_MASK 0x40000000L
#define VGT_DEBUG_REG0__SPARE0_MASK 0x80000000L

// VGT_DEBUG_REG1
#define VGT_DEBUG_REG1__SPARE9_MASK 0x00000001L
#define VGT_DEBUG_REG1__SPARE8_MASK 0x00000002L
#define VGT_DEBUG_REG1__SPARE7_MASK 0x00000004L
#define VGT_DEBUG_REG1__SPARE6_MASK 0x00000008L
#define VGT_DEBUG_REG1__SPARE5_MASK 0x00000010L
#define VGT_DEBUG_REG1__SPARE4_MASK 0x00000020L
#define VGT_DEBUG_REG1__SPARE3_MASK 0x00000040L
#define VGT_DEBUG_REG1__SPARE2_MASK 0x00000080L
#define VGT_DEBUG_REG1__SPARE1_MASK 0x00000100L
#define VGT_DEBUG_REG1__SPARE0_MASK 0x00000200L
#define VGT_DEBUG_REG1__pi_vr_valid_MASK 0x00000400L
#define VGT_DEBUG_REG1__vr_pi_read_MASK 0x00000800L
#define VGT_DEBUG_REG1__pi_pt_valid_MASK 0x00001000L
#define VGT_DEBUG_REG1__pt_pi_read_MASK 0x00002000L
#define VGT_DEBUG_REG1__pi_te_valid_MASK 0x00004000L
#define VGT_DEBUG_REG1__te_grp_read_MASK 0x00008000L
#define VGT_DEBUG_REG1__vr_out_indx_valid_MASK 0x00010000L
#define VGT_DEBUG_REG1__SPARE12_MASK 0x00020000L
#define VGT_DEBUG_REG1__vr_out_prim_valid_MASK 0x00040000L
#define VGT_DEBUG_REG1__SPARE11_MASK 0x00080000L
#define VGT_DEBUG_REG1__pt_out_indx_valid_MASK 0x00100000L
#define VGT_DEBUG_REG1__SPARE10_MASK 0x00200000L
#define VGT_DEBUG_REG1__pt_out_prim_valid_MASK 0x00400000L
#define VGT_DEBUG_REG1__SPARE23_MASK 0x00800000L
#define VGT_DEBUG_REG1__te_out_data_valid_MASK 0x01000000L
#define VGT_DEBUG_REG1__SPARE25_MASK 0x02000000L
#define VGT_DEBUG_REG1__pi_gs_valid_MASK 0x04000000L
#define VGT_DEBUG_REG1__gs_pi_read_MASK 0x08000000L
#define VGT_DEBUG_REG1__gog_out_indx_valid_MASK 0x10000000L
#define VGT_DEBUG_REG1__out_indx_read_MASK 0x20000000L
#define VGT_DEBUG_REG1__gog_out_prim_valid_MASK 0x40000000L
#define VGT_DEBUG_REG1__out_prim_read_MASK 0x80000000L

// VGT_DEBUG_REG2
#define VGT_DEBUG_REG2__hs_grp_busy_MASK 0x00000001L
#define VGT_DEBUG_REG2__hs_noif_busy_MASK 0x00000002L
#define VGT_DEBUG_REG2__tfmmIsBusy_MASK 0x00000004L
#define VGT_DEBUG_REG2__lsVertIfBusy_0_MASK 0x00000008L
#define VGT_DEBUG_REG2__te11_hs_tess_input_rtr_MASK 0x00000010L
#define VGT_DEBUG_REG2__lsWaveIfBusy_0_MASK 0x00000020L
#define VGT_DEBUG_REG2__hs_te11_tess_input_rts_MASK 0x00000040L
#define VGT_DEBUG_REG2__grpModBusy_MASK 0x00000080L
#define VGT_DEBUG_REG2__lsVertFifoEmpty_MASK 0x00000100L
#define VGT_DEBUG_REG2__lsWaveFifoEmpty_MASK 0x00000200L
#define VGT_DEBUG_REG2__hsVertFifoEmpty_MASK 0x00000400L
#define VGT_DEBUG_REG2__hsWaveFifoEmpty_MASK 0x00000800L
#define VGT_DEBUG_REG2__hsInputFifoEmpty_MASK 0x00001000L
#define VGT_DEBUG_REG2__hsTifFifoEmpty_MASK 0x00002000L
#define VGT_DEBUG_REG2__lsVertFifoFull_MASK 0x00004000L
#define VGT_DEBUG_REG2__lsWaveFifoFull_MASK 0x00008000L
#define VGT_DEBUG_REG2__hsVertFifoFull_MASK 0x00010000L
#define VGT_DEBUG_REG2__hsWaveFifoFull_MASK 0x00020000L
#define VGT_DEBUG_REG2__hsInputFifoFull_MASK 0x00040000L
#define VGT_DEBUG_REG2__hsTifFifoFull_MASK 0x00080000L
#define VGT_DEBUG_REG2__p0_rtr_MASK 0x00100000L
#define VGT_DEBUG_REG2__p1_rtr_MASK 0x00200000L
#define VGT_DEBUG_REG2__p0_dr_MASK 0x00400000L
#define VGT_DEBUG_REG2__p1_dr_MASK 0x00800000L
#define VGT_DEBUG_REG2__p0_rts_MASK 0x01000000L
#define VGT_DEBUG_REG2__p1_rts_MASK 0x02000000L
#define VGT_DEBUG_REG2__ls_sh_id_MASK 0x04000000L
#define VGT_DEBUG_REG2__lsFwaveFlag_MASK 0x08000000L
#define VGT_DEBUG_REG2__lsWaveSendFlush_MASK 0x10000000L
#define VGT_DEBUG_REG2__SPARE_MASK 0xe0000000L

// VGT_DEBUG_REG3
#define VGT_DEBUG_REG3__lsTgRelInd_MASK 0x00000fffL
#define VGT_DEBUG_REG3__lsWaveRelInd_MASK 0x0003f000L
#define VGT_DEBUG_REG3__lsPatchCnt_MASK 0x03fc0000L
#define VGT_DEBUG_REG3__hsWaveRelInd_MASK 0xfc000000L

// VGT_DEBUG_REG4
#define VGT_DEBUG_REG4__hsPatchCnt_MASK 0x000000ffL
#define VGT_DEBUG_REG4__hsPrimId_15_0_MASK 0x00ffff00L
#define VGT_DEBUG_REG4__hsCpCnt_MASK 0x1f000000L
#define VGT_DEBUG_REG4__hsWaveSendFlush_MASK 0x20000000L
#define VGT_DEBUG_REG4__hsFwaveFlag_MASK 0x40000000L
#define VGT_DEBUG_REG4__SPARE_MASK 0x80000000L

// VGT_DEBUG_REG5
#define VGT_DEBUG_REG5__SPARE4_MASK 0x00000007L
#define VGT_DEBUG_REG5__hsWaveCreditCnt_0_MASK 0x000000f8L
#define VGT_DEBUG_REG5__SPARE3_MASK 0x00000700L
#define VGT_DEBUG_REG5__hsVertCreditCnt_0_MASK 0x0000f800L
#define VGT_DEBUG_REG5__SPARE2_MASK 0x00070000L
#define VGT_DEBUG_REG5__lsWaveCreditCnt_0_MASK 0x00f80000L
#define VGT_DEBUG_REG5__SPARE1_MASK 0x07000000L
#define VGT_DEBUG_REG5__lsVertCreditCnt_0_MASK 0xf8000000L

// VGT_DEBUG_REG6
#define VGT_DEBUG_REG6__debug_BASE_MASK 0x0000ffffL
#define VGT_DEBUG_REG6__debug_SIZE_MASK 0xffff0000L

// VGT_DEBUG_REG7
#define VGT_DEBUG_REG7__debug_tfmmFifoEmpty_MASK 0x00000001L
#define VGT_DEBUG_REG7__debug_tfmmFifoFull_MASK 0x00000002L
#define VGT_DEBUG_REG7__hs_pipe0_dr_MASK 0x00000004L
#define VGT_DEBUG_REG7__hs_pipe0_rtr_MASK 0x00000008L
#define VGT_DEBUG_REG7__hs_pipe1_rtr_MASK 0x00000010L
#define VGT_DEBUG_REG7__SPARE_MASK 0x0000ffe0L
#define VGT_DEBUG_REG7__TF_addr_MASK 0xffff0000L

// VGT_DEBUG_REG8
#define VGT_DEBUG_REG8__rcm_busy_q_MASK 0x00000001L
#define VGT_DEBUG_REG8__rcm_noif_busy_q_MASK 0x00000002L
#define VGT_DEBUG_REG8__r1_inst_rtr_MASK 0x00000004L
#define VGT_DEBUG_REG8__spi_gsprim_fifo_busy_q_MASK 0x00000008L
#define VGT_DEBUG_REG8__spi_esvert_fifo_busy_q_MASK 0x00000010L
#define VGT_DEBUG_REG8__gs_tbl_valid_r3_q_MASK 0x00000020L
#define VGT_DEBUG_REG8__valid_r0_q_MASK 0x00000040L
#define VGT_DEBUG_REG8__valid_r1_q_MASK 0x00000080L
#define VGT_DEBUG_REG8__valid_r2_MASK 0x00000100L
#define VGT_DEBUG_REG8__valid_r2_q_MASK 0x00000200L
#define VGT_DEBUG_REG8__r0_rtr_MASK 0x00000400L
#define VGT_DEBUG_REG8__r1_rtr_MASK 0x00000800L
#define VGT_DEBUG_REG8__r2_indx_rtr_MASK 0x00001000L
#define VGT_DEBUG_REG8__r2_rtr_MASK 0x00002000L
#define VGT_DEBUG_REG8__es_gs_rtr_MASK 0x00004000L
#define VGT_DEBUG_REG8__gs_event_fifo_rtr_MASK 0x00008000L
#define VGT_DEBUG_REG8__tm_rcm_gs_event_rtr_MASK 0x00010000L
#define VGT_DEBUG_REG8__gs_tbl_r3_rtr_MASK 0x00020000L
#define VGT_DEBUG_REG8__prim_skid_fifo_empty_MASK 0x00040000L
#define VGT_DEBUG_REG8__VGT_SPI_gsprim_rtr_q_MASK 0x00080000L
#define VGT_DEBUG_REG8__tm_rcm_gs_tbl_rtr_MASK 0x00100000L
#define VGT_DEBUG_REG8__tm_rcm_es_tbl_rtr_MASK 0x00200000L
#define VGT_DEBUG_REG8__VGT_SPI_esvert_rtr_q_MASK 0x00400000L
#define VGT_DEBUG_REG8__r2_no_bp_rtr_MASK 0x00800000L
#define VGT_DEBUG_REG8__hold_for_es_flush_MASK 0x01000000L
#define VGT_DEBUG_REG8__gs_event_fifo_empty_MASK 0x02000000L
#define VGT_DEBUG_REG8__gsprim_buff_empty_q_MASK 0x04000000L
#define VGT_DEBUG_REG8__gsprim_buff_full_q_MASK 0x08000000L
#define VGT_DEBUG_REG8__te_prim_fifo_empty_MASK 0x10000000L
#define VGT_DEBUG_REG8__te_prim_fifo_full_MASK 0x20000000L
#define VGT_DEBUG_REG8__te_vert_fifo_empty_MASK 0x40000000L
#define VGT_DEBUG_REG8__te_vert_fifo_full_MASK 0x80000000L

// VGT_DEBUG_REG9
#define VGT_DEBUG_REG9__indices_to_send_r2_q_MASK 0x00000003L
#define VGT_DEBUG_REG9__valid_indices_r3_MASK 0x00000004L
#define VGT_DEBUG_REG9__gs_eov_r3_MASK 0x00000008L
#define VGT_DEBUG_REG9__eop_indx_r3_MASK 0x00000010L
#define VGT_DEBUG_REG9__eop_prim_r3_MASK 0x00000020L
#define VGT_DEBUG_REG9__es_eov_r3_MASK 0x00000040L
#define VGT_DEBUG_REG9__es_tbl_state_r3_q_0_MASK 0x00000080L
#define VGT_DEBUG_REG9__pending_es_send_r3_q_MASK 0x00000100L
#define VGT_DEBUG_REG9__pending_es_flush_r3_MASK 0x00000200L
#define VGT_DEBUG_REG9__gs_tbl_num_es_per_gs_r3_q_not_0_MASK 0x00000400L
#define VGT_DEBUG_REG9__gs_tbl_prim_cnt_r3_q_MASK 0x0003f800L
#define VGT_DEBUG_REG9__gs_tbl_eop_r3_q_MASK 0x00040000L
#define VGT_DEBUG_REG9__gs_tbl_state_r3_q_MASK 0x00380000L
#define VGT_DEBUG_REG9__gs_pending_state_r3_q_MASK 0x00400000L
#define VGT_DEBUG_REG9__invalidate_rb_roll_over_q_MASK 0x00800000L
#define VGT_DEBUG_REG9__gs_instancing_state_q_MASK 0x01000000L
#define VGT_DEBUG_REG9__es_per_gs_vert_cnt_r3_q_not_0_MASK 0x02000000L
#define VGT_DEBUG_REG9__gs_prim_per_es_ctr_r3_q_not_0_MASK 0x04000000L
#define VGT_DEBUG_REG9__pre_r0_rtr_MASK 0x08000000L
#define VGT_DEBUG_REG9__valid_r3_q_MASK 0x10000000L
#define VGT_DEBUG_REG9__valid_pre_r0_q_MASK 0x20000000L
#define VGT_DEBUG_REG9__SPARE0_MASK 0x40000000L
#define VGT_DEBUG_REG9__off_chip_hs_r2_q_MASK 0x80000000L

// VGT_DEBUG_REG10
#define VGT_DEBUG_REG10__index_buffer_depth_r1_q_MASK 0x0000001fL
#define VGT_DEBUG_REG10__eopg_r2_q_MASK 0x00000020L
#define VGT_DEBUG_REG10__eotg_r2_q_MASK 0x00000040L
#define VGT_DEBUG_REG10__onchip_gs_en_r0_q_MASK 0x00000180L
#define VGT_DEBUG_REG10__SPARE2_MASK 0x00000600L
#define VGT_DEBUG_REG10__rcm_mem_gsprim_re_qq_MASK 0x00000800L
#define VGT_DEBUG_REG10__rcm_mem_gsprim_re_q_MASK 0x00001000L
#define VGT_DEBUG_REG10__gs_rb_space_avail_r3_q_9_0_MASK 0x007fe000L
#define VGT_DEBUG_REG10__es_rb_space_avail_r2_q_8_0_MASK 0xff800000L

// VGT_DEBUG_REG11
#define VGT_DEBUG_REG11__tm_busy_q_MASK 0x00000001L
#define VGT_DEBUG_REG11__tm_noif_busy_q_MASK 0x00000002L
#define VGT_DEBUG_REG11__tm_out_busy_q_MASK 0x00000004L
#define VGT_DEBUG_REG11__es_rb_dealloc_fifo_busy_MASK 0x00000008L
#define VGT_DEBUG_REG11__vs_dealloc_tbl_busy_MASK 0x00000010L
#define VGT_DEBUG_REG11__SPARE1_MASK 0x00000020L
#define VGT_DEBUG_REG11__spi_gsthread_fifo_busy_MASK 0x00000040L
#define VGT_DEBUG_REG11__spi_esthread_fifo_busy_MASK 0x00000080L
#define VGT_DEBUG_REG11__hold_eswave_MASK 0x00000100L
#define VGT_DEBUG_REG11__es_rb_roll_over_r3_MASK 0x00000200L
#define VGT_DEBUG_REG11__counters_busy_r0_MASK 0x00000400L
#define VGT_DEBUG_REG11__counters_avail_r0_MASK 0x00000800L
#define VGT_DEBUG_REG11__counters_available_r0_MASK 0x00001000L
#define VGT_DEBUG_REG11__vs_event_fifo_rtr_MASK 0x00002000L
#define VGT_DEBUG_REG11__VGT_SPI_gsthread_rtr_q_MASK 0x00004000L
#define VGT_DEBUG_REG11__VGT_SPI_esthread_rtr_q_MASK 0x00008000L
#define VGT_DEBUG_REG11__gs_issue_rtr_MASK 0x00010000L
#define VGT_DEBUG_REG11__tm_pt_event_rtr_MASK 0x00020000L
#define VGT_DEBUG_REG11__SPARE0_MASK 0x00040000L
#define VGT_DEBUG_REG11__gs_r0_rtr_MASK 0x00080000L
#define VGT_DEBUG_REG11__es_r0_rtr_MASK 0x00100000L
#define VGT_DEBUG_REG11__gog_tm_vs_event_rtr_MASK 0x00200000L
#define VGT_DEBUG_REG11__tm_rcm_gs_event_rtr_MASK 0x00400000L
#define VGT_DEBUG_REG11__tm_rcm_gs_tbl_rtr_MASK 0x00800000L
#define VGT_DEBUG_REG11__tm_rcm_es_tbl_rtr_MASK 0x01000000L
#define VGT_DEBUG_REG11__vs_event_fifo_empty_MASK 0x02000000L
#define VGT_DEBUG_REG11__vs_event_fifo_full_MASK 0x04000000L
#define VGT_DEBUG_REG11__es_rb_dealloc_fifo_full_MASK 0x08000000L
#define VGT_DEBUG_REG11__vs_dealloc_tbl_full_MASK 0x10000000L
#define VGT_DEBUG_REG11__send_event_q_MASK 0x20000000L
#define VGT_DEBUG_REG11__es_tbl_empty_MASK 0x40000000L
#define VGT_DEBUG_REG11__no_active_states_r0_MASK 0x80000000L

// VGT_DEBUG_REG12
#define VGT_DEBUG_REG12__gs_state0_r0_q_MASK 0x00000007L
#define VGT_DEBUG_REG12__gs_state1_r0_q_MASK 0x00000038L
#define VGT_DEBUG_REG12__gs_state2_r0_q_MASK 0x000001c0L
#define VGT_DEBUG_REG12__gs_state3_r0_q_MASK 0x00000e00L
#define VGT_DEBUG_REG12__gs_state4_r0_q_MASK 0x00007000L
#define VGT_DEBUG_REG12__gs_state5_r0_q_MASK 0x00038000L
#define VGT_DEBUG_REG12__gs_state6_r0_q_MASK 0x001c0000L
#define VGT_DEBUG_REG12__gs_state7_r0_q_MASK 0x00e00000L
#define VGT_DEBUG_REG12__gs_state8_r0_q_MASK 0x07000000L
#define VGT_DEBUG_REG12__gs_state9_r0_q_MASK 0x38000000L
#define VGT_DEBUG_REG12__hold_eswave_eop_MASK 0x40000000L
#define VGT_DEBUG_REG12__SPARE0_MASK 0x80000000L

// VGT_DEBUG_REG13
#define VGT_DEBUG_REG13__gs_state10_r0_q_MASK 0x00000007L
#define VGT_DEBUG_REG13__gs_state11_r0_q_MASK 0x00000038L
#define VGT_DEBUG_REG13__gs_state12_r0_q_MASK 0x000001c0L
#define VGT_DEBUG_REG13__gs_state13_r0_q_MASK 0x00000e00L
#define VGT_DEBUG_REG13__gs_state14_r0_q_MASK 0x00007000L
#define VGT_DEBUG_REG13__gs_state15_r0_q_MASK 0x00038000L
#define VGT_DEBUG_REG13__gs_tbl_wrptr_r0_q_3_0_MASK 0x003c0000L
#define VGT_DEBUG_REG13__gsfetch_done_fifo_cnt_q_not_0_MASK 0x00400000L
#define VGT_DEBUG_REG13__gsfetch_done_cnt_q_not_0_MASK 0x00800000L
#define VGT_DEBUG_REG13__es_tbl_full_MASK 0x01000000L
#define VGT_DEBUG_REG13__SPARE1_MASK 0x02000000L
#define VGT_DEBUG_REG13__SPARE0_MASK 0x04000000L
#define VGT_DEBUG_REG13__active_cm_sm_r0_q_MASK 0xf8000000L

// VGT_DEBUG_REG14
#define VGT_DEBUG_REG14__SPARE3_MASK 0x0000000fL
#define VGT_DEBUG_REG14__gsfetch_done_fifo_full_MASK 0x00000010L
#define VGT_DEBUG_REG14__gs_rb_space_avail_r0_MASK 0x00000020L
#define VGT_DEBUG_REG14__smx_es_done_cnt_r0_q_not_0_MASK 0x00000040L
#define VGT_DEBUG_REG14__SPARE8_MASK 0x00000180L
#define VGT_DEBUG_REG14__vs_done_cnt_q_not_0_MASK 0x00000200L
#define VGT_DEBUG_REG14__es_flush_cnt_busy_q_MASK 0x00000400L
#define VGT_DEBUG_REG14__gs_tbl_full_r0_MASK 0x00000800L
#define VGT_DEBUG_REG14__SPARE2_MASK 0x001ff000L
#define VGT_DEBUG_REG14__se1spi_gsthread_fifo_busy_MASK 0x00200000L
#define VGT_DEBUG_REG14__SPARE_MASK 0x01c00000L
#define VGT_DEBUG_REG14__VGT_SE1SPI_gsthread_rtr_q_MASK 0x02000000L
#define VGT_DEBUG_REG14__smx1_es_done_cnt_r0_q_not_0_MASK 0x04000000L
#define VGT_DEBUG_REG14__se1spi_esthread_fifo_busy_MASK 0x08000000L
#define VGT_DEBUG_REG14__SPARE1_MASK 0x10000000L
#define VGT_DEBUG_REG14__gsfetch_done_se1_cnt_q_not_0_MASK 0x20000000L
#define VGT_DEBUG_REG14__SPARE0_MASK 0x40000000L
#define VGT_DEBUG_REG14__VGT_SE1SPI_esthread_rtr_q_MASK 0x80000000L

// VGT_DEBUG_REG15
#define VGT_DEBUG_REG15__cm_busy_q_MASK 0x00000001L
#define VGT_DEBUG_REG15__counters_busy_q_MASK 0x00000002L
#define VGT_DEBUG_REG15__output_fifo_empty_MASK 0x00000004L
#define VGT_DEBUG_REG15__output_fifo_full_MASK 0x00000008L
#define VGT_DEBUG_REG15__counters_full_MASK 0x00000010L
#define VGT_DEBUG_REG15__active_sm_q_MASK 0x000003e0L
#define VGT_DEBUG_REG15__entry_rdptr_q_MASK 0x00007c00L
#define VGT_DEBUG_REG15__cntr_tbl_wrptr_q_MASK 0x000f8000L
#define VGT_DEBUG_REG15__SPARE25_MASK 0x03f00000L
#define VGT_DEBUG_REG15__st_cut_mode_q_MASK 0x0c000000L
#define VGT_DEBUG_REG15__gs_done_array_q_not_0_MASK 0x10000000L
#define VGT_DEBUG_REG15__SPARE31_MASK 0xe0000000L

// VGT_DEBUG_REG16
#define VGT_DEBUG_REG16__gog_busy_MASK 0x00000001L
#define VGT_DEBUG_REG16__gog_state_q_MASK 0x0000000eL
#define VGT_DEBUG_REG16__r0_rtr_MASK 0x00000010L
#define VGT_DEBUG_REG16__r1_rtr_MASK 0x00000020L
#define VGT_DEBUG_REG16__r1_upstream_rtr_MASK 0x00000040L
#define VGT_DEBUG_REG16__r2_vs_tbl_rtr_MASK 0x00000080L
#define VGT_DEBUG_REG16__r2_prim_rtr_MASK 0x00000100L
#define VGT_DEBUG_REG16__r2_indx_rtr_MASK 0x00000200L
#define VGT_DEBUG_REG16__r2_rtr_MASK 0x00000400L
#define VGT_DEBUG_REG16__gog_tm_vs_event_rtr_MASK 0x00000800L
#define VGT_DEBUG_REG16__r3_force_vs_tbl_we_rtr_MASK 0x00001000L
#define VGT_DEBUG_REG16__indx_valid_r2_q_MASK 0x00002000L
#define VGT_DEBUG_REG16__prim_valid_r2_q_MASK 0x00004000L
#define VGT_DEBUG_REG16__valid_r2_q_MASK 0x00008000L
#define VGT_DEBUG_REG16__prim_valid_r1_q_MASK 0x00010000L
#define VGT_DEBUG_REG16__indx_valid_r1_q_MASK 0x00020000L
#define VGT_DEBUG_REG16__valid_r1_q_MASK 0x00040000L
#define VGT_DEBUG_REG16__indx_valid_r0_q_MASK 0x00080000L
#define VGT_DEBUG_REG16__prim_valid_r0_q_MASK 0x00100000L
#define VGT_DEBUG_REG16__valid_r0_q_MASK 0x00200000L
#define VGT_DEBUG_REG16__send_event_q_MASK 0x00400000L
#define VGT_DEBUG_REG16__SPARE24_MASK 0x00800000L
#define VGT_DEBUG_REG16__vert_seen_since_sopg_r2_q_MASK 0x01000000L
#define VGT_DEBUG_REG16__gog_out_prim_state_sel_MASK 0x0e000000L
#define VGT_DEBUG_REG16__multiple_streams_en_r1_q_MASK 0x10000000L
#define VGT_DEBUG_REG16__vs_vert_count_r2_q_not_0_MASK 0x20000000L
#define VGT_DEBUG_REG16__num_gs_r2_q_not_0_MASK 0x40000000L
#define VGT_DEBUG_REG16__new_vs_thread_r2_MASK 0x80000000L

// VGT_DEBUG_REG17
#define VGT_DEBUG_REG17__gog_out_prim_rel_indx2_5_0_MASK 0x0000003fL
#define VGT_DEBUG_REG17__gog_out_prim_rel_indx1_5_0_MASK 0x00000fc0L
#define VGT_DEBUG_REG17__gog_out_prim_rel_indx0_5_0_MASK 0x0003f000L
#define VGT_DEBUG_REG17__gog_out_indx_13_0_MASK 0xfffc0000L

// VGT_DEBUG_REG18
#define VGT_DEBUG_REG18__grp_vr_valid_MASK 0x00000001L
#define VGT_DEBUG_REG18__pipe0_dr_MASK 0x00000002L
#define VGT_DEBUG_REG18__pipe1_dr_MASK 0x00000004L
#define VGT_DEBUG_REG18__vr_grp_read_MASK 0x00000008L
#define VGT_DEBUG_REG18__pipe0_rtr_MASK 0x00000010L
#define VGT_DEBUG_REG18__pipe1_rtr_MASK 0x00000020L
#define VGT_DEBUG_REG18__out_vr_indx_read_MASK 0x00000040L
#define VGT_DEBUG_REG18__out_vr_prim_read_MASK 0x00000080L
#define VGT_DEBUG_REG18__indices_to_send_q_MASK 0x00000700L
#define VGT_DEBUG_REG18__valid_indices_MASK 0x00000800L
#define VGT_DEBUG_REG18__last_indx_of_prim_MASK 0x00001000L
#define VGT_DEBUG_REG18__indx0_new_d_MASK 0x00002000L
#define VGT_DEBUG_REG18__indx1_new_d_MASK 0x00004000L
#define VGT_DEBUG_REG18__indx2_new_d_MASK 0x00008000L
#define VGT_DEBUG_REG18__indx2_hit_d_MASK 0x00010000L
#define VGT_DEBUG_REG18__indx1_hit_d_MASK 0x00020000L
#define VGT_DEBUG_REG18__indx0_hit_d_MASK 0x00040000L
#define VGT_DEBUG_REG18__st_vertex_reuse_off_r0_q_MASK 0x00080000L
#define VGT_DEBUG_REG18__last_group_of_instance_r0_q_MASK 0x00100000L
#define VGT_DEBUG_REG18__null_primitive_r0_q_MASK 0x00200000L
#define VGT_DEBUG_REG18__eop_r0_q_MASK 0x00400000L
#define VGT_DEBUG_REG18__eject_vtx_vect_r1_d_MASK 0x00800000L
#define VGT_DEBUG_REG18__sub_prim_type_r0_q_MASK 0x07000000L
#define VGT_DEBUG_REG18__gs_scenario_a_r0_q_MASK 0x08000000L
#define VGT_DEBUG_REG18__gs_scenario_b_r0_q_MASK 0x10000000L
#define VGT_DEBUG_REG18__components_valid_r0_q_MASK 0xe0000000L

// VGT_DEBUG_REG19
#define VGT_DEBUG_REG19__separate_out_busy_q_MASK 0x00000001L
#define VGT_DEBUG_REG19__separate_out_indx_busy_q_MASK 0x00000002L
#define VGT_DEBUG_REG19__prim_buffer_empty_MASK 0x00000004L
#define VGT_DEBUG_REG19__prim_buffer_full_MASK 0x00000008L
#define VGT_DEBUG_REG19__pa_clips_fifo_busy_q_MASK 0x00000010L
#define VGT_DEBUG_REG19__pa_clipp_fifo_busy_q_MASK 0x00000020L
#define VGT_DEBUG_REG19__VGT_PA_clips_rtr_q_MASK 0x00000040L
#define VGT_DEBUG_REG19__VGT_PA_clipp_rtr_q_MASK 0x00000080L
#define VGT_DEBUG_REG19__spi_vsthread_fifo_busy_q_MASK 0x00000100L
#define VGT_DEBUG_REG19__spi_vsvert_fifo_busy_q_MASK 0x00000200L
#define VGT_DEBUG_REG19__pa_clipv_fifo_busy_q_MASK 0x00000400L
#define VGT_DEBUG_REG19__hold_prim_MASK 0x00000800L
#define VGT_DEBUG_REG19__VGT_SPI_vsthread_rtr_q_MASK 0x00001000L
#define VGT_DEBUG_REG19__VGT_SPI_vsvert_rtr_q_MASK 0x00002000L
#define VGT_DEBUG_REG19__VGT_PA_clipv_rtr_q_MASK 0x00004000L
#define VGT_DEBUG_REG19__new_packet_q_MASK 0x00008000L
#define VGT_DEBUG_REG19__buffered_prim_event_MASK 0x00010000L
#define VGT_DEBUG_REG19__buffered_prim_null_primitive_MASK 0x00020000L
#define VGT_DEBUG_REG19__buffered_prim_eop_MASK 0x00040000L
#define VGT_DEBUG_REG19__buffered_prim_eject_vtx_vect_MASK 0x00080000L
#define VGT_DEBUG_REG19__buffered_prim_type_event_MASK 0x03f00000L
#define VGT_DEBUG_REG19__VGT_SE1SPI_vswave_rtr_q_MASK 0x04000000L
#define VGT_DEBUG_REG19__VGT_SE1SPI_vsvert_rtr_q_MASK 0x08000000L
#define VGT_DEBUG_REG19__num_new_unique_rel_indx_MASK 0x30000000L
#define VGT_DEBUG_REG19__null_terminate_vtx_vector_MASK 0x40000000L
#define VGT_DEBUG_REG19__filter_event_MASK 0x80000000L

// VGT_DEBUG_REG20
#define VGT_DEBUG_REG20__dbg_VGT_SPI_vsthread_sovertexindex_MASK 0x0000ffffL
#define VGT_DEBUG_REG20__dbg_VGT_SPI_vsthread_sovertexcount_not_0_MASK 0x00010000L
#define VGT_DEBUG_REG20__SPARE17_MASK 0x00020000L
#define VGT_DEBUG_REG20__alloc_counter_q_MASK 0x003c0000L
#define VGT_DEBUG_REG20__curr_dealloc_distance_q_MASK 0x1fc00000L
#define VGT_DEBUG_REG20__new_allocate_q_MASK 0x20000000L
#define VGT_DEBUG_REG20__curr_slot_in_vtx_vect_q_not_0_MASK 0x40000000L
#define VGT_DEBUG_REG20__int_vtx_counter_q_not_0_MASK 0x80000000L

// VGT_DEBUG_REG21
#define VGT_DEBUG_REG21__out_indx_fifo_empty_MASK 0x00000001L
#define VGT_DEBUG_REG21__indx_side_fifo_empty_MASK 0x00000002L
#define VGT_DEBUG_REG21__pipe0_dr_MASK 0x00000004L
#define VGT_DEBUG_REG21__pipe1_dr_MASK 0x00000008L
#define VGT_DEBUG_REG21__pipe2_dr_MASK 0x00000010L
#define VGT_DEBUG_REG21__vsthread_buff_empty_MASK 0x00000020L
#define VGT_DEBUG_REG21__out_indx_fifo_full_MASK 0x00000040L
#define VGT_DEBUG_REG21__indx_side_fifo_full_MASK 0x00000080L
#define VGT_DEBUG_REG21__pipe0_rtr_MASK 0x00000100L
#define VGT_DEBUG_REG21__pipe1_rtr_MASK 0x00000200L
#define VGT_DEBUG_REG21__pipe2_rtr_MASK 0x00000400L
#define VGT_DEBUG_REG21__vsthread_buff_full_MASK 0x00000800L
#define VGT_DEBUG_REG21__interfaces_rtr_MASK 0x00001000L
#define VGT_DEBUG_REG21__indx_count_q_not_0_MASK 0x00002000L
#define VGT_DEBUG_REG21__wait_for_external_eopg_q_MASK 0x00004000L
#define VGT_DEBUG_REG21__full_state_p1_q_MASK 0x00008000L
#define VGT_DEBUG_REG21__indx_side_indx_valid_MASK 0x00010000L
#define VGT_DEBUG_REG21__stateid_p0_q_MASK 0x000e0000L
#define VGT_DEBUG_REG21__is_event_p0_q_MASK 0x00100000L
#define VGT_DEBUG_REG21__lshs_dealloc_p1_MASK 0x00200000L
#define VGT_DEBUG_REG21__stream_id_r2_q_MASK 0x00400000L
#define VGT_DEBUG_REG21__vtx_vect_counter_q_not_0_MASK 0x00800000L
#define VGT_DEBUG_REG21__buff_full_p1_MASK 0x01000000L
#define VGT_DEBUG_REG21__strmout_valid_p1_MASK 0x02000000L
#define VGT_DEBUG_REG21__eotg_r2_q_MASK 0x04000000L
#define VGT_DEBUG_REG21__null_r2_q_MASK 0x08000000L
#define VGT_DEBUG_REG21__p0_dr_MASK 0x10000000L
#define VGT_DEBUG_REG21__p0_rtr_MASK 0x20000000L
#define VGT_DEBUG_REG21__eopg_p0_q_MASK 0x40000000L
#define VGT_DEBUG_REG21__p0_nobp_MASK 0x80000000L

// VGT_DEBUG_REG22
#define VGT_DEBUG_REG22__cm_state16_MASK 0x00000003L
#define VGT_DEBUG_REG22__cm_state17_MASK 0x0000000cL
#define VGT_DEBUG_REG22__cm_state18_MASK 0x00000030L
#define VGT_DEBUG_REG22__cm_state19_MASK 0x000000c0L
#define VGT_DEBUG_REG22__cm_state20_MASK 0x00000300L
#define VGT_DEBUG_REG22__cm_state21_MASK 0x00000c00L
#define VGT_DEBUG_REG22__cm_state22_MASK 0x00003000L
#define VGT_DEBUG_REG22__cm_state23_MASK 0x0000c000L
#define VGT_DEBUG_REG22__cm_state24_MASK 0x00030000L
#define VGT_DEBUG_REG22__cm_state25_MASK 0x000c0000L
#define VGT_DEBUG_REG22__cm_state26_MASK 0x00300000L
#define VGT_DEBUG_REG22__cm_state27_MASK 0x00c00000L
#define VGT_DEBUG_REG22__cm_state28_MASK 0x03000000L
#define VGT_DEBUG_REG22__cm_state29_MASK 0x0c000000L
#define VGT_DEBUG_REG22__cm_state30_MASK 0x30000000L
#define VGT_DEBUG_REG22__cm_state31_MASK 0xc0000000L

// VGT_DEBUG_REG23
#define VGT_DEBUG_REG23__frmt_busy_MASK 0x00000001L
#define VGT_DEBUG_REG23__rcm_frmt_vert_rtr_MASK 0x00000002L
#define VGT_DEBUG_REG23__rcm_frmt_prim_rtr_MASK 0x00000004L
#define VGT_DEBUG_REG23__prim_r3_rtr_MASK 0x00000008L
#define VGT_DEBUG_REG23__prim_r2_rtr_MASK 0x00000010L
#define VGT_DEBUG_REG23__vert_r3_rtr_MASK 0x00000020L
#define VGT_DEBUG_REG23__vert_r2_rtr_MASK 0x00000040L
#define VGT_DEBUG_REG23__vert_r1_rtr_MASK 0x00000080L
#define VGT_DEBUG_REG23__vert_r0_rtr_MASK 0x00000100L
#define VGT_DEBUG_REG23__prim_fifo_empty_MASK 0x00000200L
#define VGT_DEBUG_REG23__prim_fifo_full_MASK 0x00000400L
#define VGT_DEBUG_REG23__vert_dr_r2_q_MASK 0x00000800L
#define VGT_DEBUG_REG23__prim_dr_r2_q_MASK 0x00001000L
#define VGT_DEBUG_REG23__vert_dr_r1_q_MASK 0x00002000L
#define VGT_DEBUG_REG23__vert_dr_r0_q_MASK 0x00004000L
#define VGT_DEBUG_REG23__new_verts_r2_q_MASK 0x00018000L
#define VGT_DEBUG_REG23__verts_sent_r2_q_MASK 0x001e0000L
#define VGT_DEBUG_REG23__prim_state_sel_r2_q_MASK 0x00e00000L
#define VGT_DEBUG_REG23__SPARE_MASK 0xff000000L

// VGT_DEBUG_REG24
#define VGT_DEBUG_REG24__avail_es_rb_space_r0_q_23_0_MASK 0x00ffffffL
#define VGT_DEBUG_REG24__dependent_st_cut_mode_q_MASK 0x03000000L
#define VGT_DEBUG_REG24__SPARE31_MASK 0xfc000000L

// VGT_DEBUG_REG25
#define VGT_DEBUG_REG25__avail_gs_rb_space_r0_q_25_0_MASK 0x03ffffffL
#define VGT_DEBUG_REG25__active_sm_r0_q_MASK 0x3c000000L
#define VGT_DEBUG_REG25__add_gs_rb_space_r1_q_MASK 0x40000000L
#define VGT_DEBUG_REG25__add_gs_rb_space_r0_q_MASK 0x80000000L

// VGT_DEBUG_REG26
#define VGT_DEBUG_REG26__cm_state0_MASK 0x00000003L
#define VGT_DEBUG_REG26__cm_state1_MASK 0x0000000cL
#define VGT_DEBUG_REG26__cm_state2_MASK 0x00000030L
#define VGT_DEBUG_REG26__cm_state3_MASK 0x000000c0L
#define VGT_DEBUG_REG26__cm_state4_MASK 0x00000300L
#define VGT_DEBUG_REG26__cm_state5_MASK 0x00000c00L
#define VGT_DEBUG_REG26__cm_state6_MASK 0x00003000L
#define VGT_DEBUG_REG26__cm_state7_MASK 0x0000c000L
#define VGT_DEBUG_REG26__cm_state8_MASK 0x00030000L
#define VGT_DEBUG_REG26__cm_state9_MASK 0x000c0000L
#define VGT_DEBUG_REG26__cm_state10_MASK 0x00300000L
#define VGT_DEBUG_REG26__cm_state11_MASK 0x00c00000L
#define VGT_DEBUG_REG26__cm_state12_MASK 0x03000000L
#define VGT_DEBUG_REG26__cm_state13_MASK 0x0c000000L
#define VGT_DEBUG_REG26__cm_state14_MASK 0x30000000L
#define VGT_DEBUG_REG26__cm_state15_MASK 0xc0000000L

// VGT_DEBUG_REG27
#define VGT_DEBUG_REG27__pipe0_dr_MASK 0x00000001L
#define VGT_DEBUG_REG27__gsc0_dr_MASK 0x00000002L
#define VGT_DEBUG_REG27__pipe1_dr_MASK 0x00000004L
#define VGT_DEBUG_REG27__tm_pt_event_rtr_MASK 0x00000008L
#define VGT_DEBUG_REG27__pipe0_rtr_MASK 0x00000010L
#define VGT_DEBUG_REG27__gsc0_rtr_MASK 0x00000020L
#define VGT_DEBUG_REG27__pipe1_rtr_MASK 0x00000040L
#define VGT_DEBUG_REG27__last_indx_of_prim_p1_q_MASK 0x00000080L
#define VGT_DEBUG_REG27__indices_to_send_p0_q_MASK 0x00000300L
#define VGT_DEBUG_REG27__event_flag_p1_q_MASK 0x00000400L
#define VGT_DEBUG_REG27__eop_p1_q_MASK 0x00000800L
#define VGT_DEBUG_REG27__gs_out_prim_type_p0_q_MASK 0x00003000L
#define VGT_DEBUG_REG27__gsc_null_primitive_p0_q_MASK 0x00004000L
#define VGT_DEBUG_REG27__gsc_eop_p0_q_MASK 0x00008000L
#define VGT_DEBUG_REG27__gsc_2cycle_output_MASK 0x00010000L
#define VGT_DEBUG_REG27__gsc_2nd_cycle_p0_q_MASK 0x00020000L
#define VGT_DEBUG_REG27__last_indx_of_vsprim_MASK 0x00040000L
#define VGT_DEBUG_REG27__first_vsprim_of_gsprim_p0_q_MASK 0x00080000L
#define VGT_DEBUG_REG27__gsc_indx_count_p0_q_MASK 0x7ff00000L
#define VGT_DEBUG_REG27__last_vsprim_of_gsprim_MASK 0x80000000L

// VGT_DEBUG_REG28
#define VGT_DEBUG_REG28__con_state_q_MASK 0x0000000fL
#define VGT_DEBUG_REG28__second_cycle_q_MASK 0x00000010L
#define VGT_DEBUG_REG28__process_tri_middle_p0_q_MASK 0x00000020L
#define VGT_DEBUG_REG28__process_tri_1st_2nd_half_p0_q_MASK 0x00000040L
#define VGT_DEBUG_REG28__process_tri_center_poly_p0_q_MASK 0x00000080L
#define VGT_DEBUG_REG28__pipe0_patch_dr_MASK 0x00000100L
#define VGT_DEBUG_REG28__pipe0_edge_dr_MASK 0x00000200L
#define VGT_DEBUG_REG28__pipe1_dr_MASK 0x00000400L
#define VGT_DEBUG_REG28__pipe0_patch_rtr_MASK 0x00000800L
#define VGT_DEBUG_REG28__pipe0_edge_rtr_MASK 0x00001000L
#define VGT_DEBUG_REG28__pipe1_rtr_MASK 0x00002000L
#define VGT_DEBUG_REG28__outer_parity_p0_q_MASK 0x00004000L
#define VGT_DEBUG_REG28__parallel_parity_p0_q_MASK 0x00008000L
#define VGT_DEBUG_REG28__first_ring_of_patch_p0_q_MASK 0x00010000L
#define VGT_DEBUG_REG28__last_ring_of_patch_p0_q_MASK 0x00020000L
#define VGT_DEBUG_REG28__last_edge_of_outer_ring_p0_q_MASK 0x00040000L
#define VGT_DEBUG_REG28__last_point_of_outer_ring_p1_MASK 0x00080000L
#define VGT_DEBUG_REG28__last_point_of_inner_ring_p1_MASK 0x00100000L
#define VGT_DEBUG_REG28__outer_edge_tf_eq_one_p0_q_MASK 0x00200000L
#define VGT_DEBUG_REG28__advance_outer_point_p1_MASK 0x00400000L
#define VGT_DEBUG_REG28__advance_inner_point_p1_MASK 0x00800000L
#define VGT_DEBUG_REG28__next_ring_is_rect_p0_q_MASK 0x01000000L
#define VGT_DEBUG_REG28__pipe1_outer1_rtr_MASK 0x02000000L
#define VGT_DEBUG_REG28__pipe1_outer2_rtr_MASK 0x04000000L
#define VGT_DEBUG_REG28__pipe1_inner1_rtr_MASK 0x08000000L
#define VGT_DEBUG_REG28__pipe1_inner2_rtr_MASK 0x10000000L
#define VGT_DEBUG_REG28__pipe1_patch_rtr_MASK 0x20000000L
#define VGT_DEBUG_REG28__pipe1_edge_rtr_MASK 0x40000000L
#define VGT_DEBUG_REG28__use_stored_inner_q_ring2_MASK 0x80000000L

// VGT_DEBUG_REG29
#define VGT_DEBUG_REG29__con_state_q_MASK 0x0000000fL
#define VGT_DEBUG_REG29__second_cycle_q_MASK 0x00000010L
#define VGT_DEBUG_REG29__process_tri_middle_p0_q_MASK 0x00000020L
#define VGT_DEBUG_REG29__process_tri_1st_2nd_half_p0_q_MASK 0x00000040L
#define VGT_DEBUG_REG29__process_tri_center_poly_p0_q_MASK 0x00000080L
#define VGT_DEBUG_REG29__pipe0_patch_dr_MASK 0x00000100L
#define VGT_DEBUG_REG29__pipe0_edge_dr_MASK 0x00000200L
#define VGT_DEBUG_REG29__pipe1_dr_MASK 0x00000400L
#define VGT_DEBUG_REG29__pipe0_patch_rtr_MASK 0x00000800L
#define VGT_DEBUG_REG29__pipe0_edge_rtr_MASK 0x00001000L
#define VGT_DEBUG_REG29__pipe1_rtr_MASK 0x00002000L
#define VGT_DEBUG_REG29__outer_parity_p0_q_MASK 0x00004000L
#define VGT_DEBUG_REG29__parallel_parity_p0_q_MASK 0x00008000L
#define VGT_DEBUG_REG29__first_ring_of_patch_p0_q_MASK 0x00010000L
#define VGT_DEBUG_REG29__last_ring_of_patch_p0_q_MASK 0x00020000L
#define VGT_DEBUG_REG29__last_edge_of_outer_ring_p0_q_MASK 0x00040000L
#define VGT_DEBUG_REG29__last_point_of_outer_ring_p1_MASK 0x00080000L
#define VGT_DEBUG_REG29__last_point_of_inner_ring_p1_MASK 0x00100000L
#define VGT_DEBUG_REG29__outer_edge_tf_eq_one_p0_q_MASK 0x00200000L
#define VGT_DEBUG_REG29__advance_outer_point_p1_MASK 0x00400000L
#define VGT_DEBUG_REG29__advance_inner_point_p1_MASK 0x00800000L
#define VGT_DEBUG_REG29__next_ring_is_rect_p0_q_MASK 0x01000000L
#define VGT_DEBUG_REG29__pipe1_outer1_rtr_MASK 0x02000000L
#define VGT_DEBUG_REG29__pipe1_outer2_rtr_MASK 0x04000000L
#define VGT_DEBUG_REG29__pipe1_inner1_rtr_MASK 0x08000000L
#define VGT_DEBUG_REG29__pipe1_inner2_rtr_MASK 0x10000000L
#define VGT_DEBUG_REG29__pipe1_patch_rtr_MASK 0x20000000L
#define VGT_DEBUG_REG29__pipe1_edge_rtr_MASK 0x40000000L
#define VGT_DEBUG_REG29__use_stored_inner_q_ring3_MASK 0x80000000L

// VGT_DEBUG_REG30
#define VGT_DEBUG_REG30__te_vert_fifo_full_MASK 0x00000001L
#define VGT_DEBUG_REG30__te_pg_prim_fifo_full_MASK 0x00000002L
#define VGT_DEBUG_REG30__pipe0_dr_MASK 0x00000004L
#define VGT_DEBUG_REG30__pipe1_dr_MASK 0x00000008L
#define VGT_DEBUG_REG30__esvert_fifo_empty_MASK 0x00000010L
#define VGT_DEBUG_REG30__gsprim_fifo_empty_MASK 0x00000020L
#define VGT_DEBUG_REG30__gswave_fifo_empty_MASK 0x00000040L
#define VGT_DEBUG_REG30__eswave_fifo_empty_MASK 0x00000080L
#define VGT_DEBUG_REG30__vgt_subgrp_grant_fifo_empty_MASK 0x00000100L
#define VGT_DEBUG_REG30__subgrp_data_fifo_empty_MASK 0x00000200L
#define VGT_DEBUG_REG30__VGT_SPI_esvert_busy_MASK 0x00000400L
#define VGT_DEBUG_REG30__VGT_SPI_gsprim_busy_MASK 0x00000800L
#define VGT_DEBUG_REG30__VGT_WD_subgrp_req_busy_MASK 0x00001000L
#define VGT_DEBUG_REG30__VGT_SPI_subgrp_busy_MASK 0x00002000L
#define VGT_DEBUG_REG30__te_pg_prim_fifo_empty_MASK 0x00004000L
#define VGT_DEBUG_REG30__te_vert_fifo_empty_MASK 0x00008000L
#define VGT_DEBUG_REG30__new_indices_p2_MASK 0x00030000L
#define VGT_DEBUG_REG30__eosg_p2_MASK 0x00040000L
#define VGT_DEBUG_REG30__SPARE_MASK 0xfff80000L

// VGT_DEBUG_REG31
#define VGT_DEBUG_REG31__pipe0_dr_MASK 0x00000001L
#define VGT_DEBUG_REG31__pipe0_rtr_MASK 0x00000002L
#define VGT_DEBUG_REG31__pipe1_outer_dr_MASK 0x00000004L
#define VGT_DEBUG_REG31__pipe1_inner_dr_MASK 0x00000008L
#define VGT_DEBUG_REG31__pipe2_outer_dr_MASK 0x00000010L
#define VGT_DEBUG_REG31__pipe2_inner_dr_MASK 0x00000020L
#define VGT_DEBUG_REG31__pipe3_outer_dr_MASK 0x00000040L
#define VGT_DEBUG_REG31__pipe3_inner_dr_MASK 0x00000080L
#define VGT_DEBUG_REG31__pipe4_outer_dr_MASK 0x00000100L
#define VGT_DEBUG_REG31__pipe4_inner_dr_MASK 0x00000200L
#define VGT_DEBUG_REG31__pipe5_outer_dr_MASK 0x00000400L
#define VGT_DEBUG_REG31__pipe5_inner_dr_MASK 0x00000800L
#define VGT_DEBUG_REG31__pipe2_outer_rtr_MASK 0x00001000L
#define VGT_DEBUG_REG31__pipe2_inner_rtr_MASK 0x00002000L
#define VGT_DEBUG_REG31__pipe3_outer_rtr_MASK 0x00004000L
#define VGT_DEBUG_REG31__pipe3_inner_rtr_MASK 0x00008000L
#define VGT_DEBUG_REG31__pipe4_outer_rtr_MASK 0x00010000L
#define VGT_DEBUG_REG31__pipe4_inner_rtr_MASK 0x00020000L
#define VGT_DEBUG_REG31__pipe5_outer_rtr_MASK 0x00040000L
#define VGT_DEBUG_REG31__pipe5_inner_rtr_MASK 0x00080000L
#define VGT_DEBUG_REG31__pg_con_outer_point1_rts_MASK 0x00100000L
#define VGT_DEBUG_REG31__pg_con_outer_point2_rts_MASK 0x00200000L
#define VGT_DEBUG_REG31__pg_con_inner_point1_rts_MASK 0x00400000L
#define VGT_DEBUG_REG31__pg_con_inner_point2_rts_MASK 0x00800000L
#define VGT_DEBUG_REG31__pg_patch_fifo_empty_MASK 0x01000000L
#define VGT_DEBUG_REG31__pg_edge_fifo_empty_MASK 0x02000000L
#define VGT_DEBUG_REG31__pg_inner3_perp_fifo_empty_MASK 0x04000000L
#define VGT_DEBUG_REG31__pg_patch_fifo_full_MASK 0x08000000L
#define VGT_DEBUG_REG31__pg_edge_fifo_full_MASK 0x10000000L
#define VGT_DEBUG_REG31__pg_inner_perp_fifo_full_MASK 0x20000000L
#define VGT_DEBUG_REG31__outer_ring_done_q_MASK 0x40000000L
#define VGT_DEBUG_REG31__inner_ring_done_q_MASK 0x80000000L

// VGT_DEBUG_REG32
#define VGT_DEBUG_REG32__first_ring_of_patch_MASK 0x00000001L
#define VGT_DEBUG_REG32__last_ring_of_patch_MASK 0x00000002L
#define VGT_DEBUG_REG32__last_edge_of_outer_ring_MASK 0x00000004L
#define VGT_DEBUG_REG32__last_point_of_outer_edge_MASK 0x00000008L
#define VGT_DEBUG_REG32__last_edge_of_inner_ring_MASK 0x00000010L
#define VGT_DEBUG_REG32__last_point_of_inner_edge_MASK 0x00000020L
#define VGT_DEBUG_REG32__last_patch_of_tg_p0_q_MASK 0x00000040L
#define VGT_DEBUG_REG32__event_null_special_p0_q_MASK 0x00000080L
#define VGT_DEBUG_REG32__event_flag_p5_q_MASK 0x00000100L
#define VGT_DEBUG_REG32__first_point_of_patch_p5_q_MASK 0x00000200L
#define VGT_DEBUG_REG32__first_point_of_edge_p5_q_MASK 0x00000400L
#define VGT_DEBUG_REG32__last_patch_of_tg_p5_q_MASK 0x00000800L
#define VGT_DEBUG_REG32__tess_topology_p5_q_MASK 0x00003000L
#define VGT_DEBUG_REG32__pipe5_inner3_rtr_MASK 0x00004000L
#define VGT_DEBUG_REG32__pipe5_inner2_rtr_MASK 0x00008000L
#define VGT_DEBUG_REG32__pg_edge_fifo3_full_MASK 0x00010000L
#define VGT_DEBUG_REG32__pg_edge_fifo2_full_MASK 0x00020000L
#define VGT_DEBUG_REG32__pg_inner3_point_fifo_full_MASK 0x00040000L
#define VGT_DEBUG_REG32__pg_outer3_point_fifo_full_MASK 0x00080000L
#define VGT_DEBUG_REG32__pg_inner2_point_fifo_full_MASK 0x00100000L
#define VGT_DEBUG_REG32__pg_outer2_point_fifo_full_MASK 0x00200000L
#define VGT_DEBUG_REG32__pg_inner_point_fifo_full_MASK 0x00400000L
#define VGT_DEBUG_REG32__pg_outer_point_fifo_full_MASK 0x00800000L
#define VGT_DEBUG_REG32__inner2_fifos_rtr_MASK 0x01000000L
#define VGT_DEBUG_REG32__inner_fifos_rtr_MASK 0x02000000L
#define VGT_DEBUG_REG32__outer_fifos_rtr_MASK 0x04000000L
#define VGT_DEBUG_REG32__fifos_rtr_MASK 0x08000000L
#define VGT_DEBUG_REG32__SPARE_MASK 0xf0000000L

// VGT_DEBUG_REG33
#define VGT_DEBUG_REG33__pipe0_patch_dr_MASK 0x00000001L
#define VGT_DEBUG_REG33__ring3_pipe1_dr_MASK 0x00000002L
#define VGT_DEBUG_REG33__pipe1_dr_MASK 0x00000004L
#define VGT_DEBUG_REG33__pipe2_dr_MASK 0x00000008L
#define VGT_DEBUG_REG33__pipe0_patch_rtr_MASK 0x00000010L
#define VGT_DEBUG_REG33__ring2_pipe1_dr_MASK 0x00000020L
#define VGT_DEBUG_REG33__ring1_pipe1_dr_MASK 0x00000040L
#define VGT_DEBUG_REG33__pipe2_rtr_MASK 0x00000080L
#define VGT_DEBUG_REG33__pipe3_dr_MASK 0x00000100L
#define VGT_DEBUG_REG33__pipe3_rtr_MASK 0x00000200L
#define VGT_DEBUG_REG33__ring2_in_sync_q_MASK 0x00000400L
#define VGT_DEBUG_REG33__ring1_in_sync_q_MASK 0x00000800L
#define VGT_DEBUG_REG33__pipe1_patch_rtr_MASK 0x00001000L
#define VGT_DEBUG_REG33__ring3_in_sync_q_MASK 0x00002000L
#define VGT_DEBUG_REG33__tm_te11_event_rtr_MASK 0x00004000L
#define VGT_DEBUG_REG33__first_prim_of_patch_q_MASK 0x00008000L
#define VGT_DEBUG_REG33__con_prim_fifo_full_MASK 0x00010000L
#define VGT_DEBUG_REG33__con_vert_fifo_full_MASK 0x00020000L
#define VGT_DEBUG_REG33__con_prim_fifo_empty_MASK 0x00040000L
#define VGT_DEBUG_REG33__con_vert_fifo_empty_MASK 0x00080000L
#define VGT_DEBUG_REG33__last_patch_of_tg_p0_q_MASK 0x00100000L
#define VGT_DEBUG_REG33__ring3_valid_p2_MASK 0x00200000L
#define VGT_DEBUG_REG33__ring2_valid_p2_MASK 0x00400000L
#define VGT_DEBUG_REG33__ring1_valid_p2_MASK 0x00800000L
#define VGT_DEBUG_REG33__tess_type_p0_q_MASK 0x03000000L
#define VGT_DEBUG_REG33__tess_topology_p0_q_MASK 0x0c000000L
#define VGT_DEBUG_REG33__te11_out_vert_gs_en_MASK 0x10000000L
#define VGT_DEBUG_REG33__con_ring3_busy_MASK 0x20000000L
#define VGT_DEBUG_REG33__con_ring2_busy_MASK 0x40000000L
#define VGT_DEBUG_REG33__con_ring1_busy_MASK 0x80000000L

// VGT_DEBUG_REG34
#define VGT_DEBUG_REG34__con_state_q_MASK 0x0000000fL
#define VGT_DEBUG_REG34__second_cycle_q_MASK 0x00000010L
#define VGT_DEBUG_REG34__process_tri_middle_p0_q_MASK 0x00000020L
#define VGT_DEBUG_REG34__process_tri_1st_2nd_half_p0_q_MASK 0x00000040L
#define VGT_DEBUG_REG34__process_tri_center_poly_p0_q_MASK 0x00000080L
#define VGT_DEBUG_REG34__pipe0_patch_dr_MASK 0x00000100L
#define VGT_DEBUG_REG34__pipe0_edge_dr_MASK 0x00000200L
#define VGT_DEBUG_REG34__pipe1_dr_MASK 0x00000400L
#define VGT_DEBUG_REG34__pipe0_patch_rtr_MASK 0x00000800L
#define VGT_DEBUG_REG34__pipe0_edge_rtr_MASK 0x00001000L
#define VGT_DEBUG_REG34__pipe1_rtr_MASK 0x00002000L
#define VGT_DEBUG_REG34__outer_parity_p0_q_MASK 0x00004000L
#define VGT_DEBUG_REG34__parallel_parity_p0_q_MASK 0x00008000L
#define VGT_DEBUG_REG34__first_ring_of_patch_p0_q_MASK 0x00010000L
#define VGT_DEBUG_REG34__last_ring_of_patch_p0_q_MASK 0x00020000L
#define VGT_DEBUG_REG34__last_edge_of_outer_ring_p0_q_MASK 0x00040000L
#define VGT_DEBUG_REG34__last_point_of_outer_ring_p1_MASK 0x00080000L
#define VGT_DEBUG_REG34__last_point_of_inner_ring_p1_MASK 0x00100000L
#define VGT_DEBUG_REG34__outer_edge_tf_eq_one_p0_q_MASK 0x00200000L
#define VGT_DEBUG_REG34__advance_outer_point_p1_MASK 0x00400000L
#define VGT_DEBUG_REG34__advance_inner_point_p1_MASK 0x00800000L
#define VGT_DEBUG_REG34__next_ring_is_rect_p0_q_MASK 0x01000000L
#define VGT_DEBUG_REG34__pipe1_outer1_rtr_MASK 0x02000000L
#define VGT_DEBUG_REG34__pipe1_outer2_rtr_MASK 0x04000000L
#define VGT_DEBUG_REG34__pipe1_inner1_rtr_MASK 0x08000000L
#define VGT_DEBUG_REG34__pipe1_inner2_rtr_MASK 0x10000000L
#define VGT_DEBUG_REG34__pipe1_patch_rtr_MASK 0x20000000L
#define VGT_DEBUG_REG34__pipe1_edge_rtr_MASK 0x40000000L
#define VGT_DEBUG_REG34__use_stored_inner_q_ring1_MASK 0x80000000L

// VGT_DEBUG_REG36
#define VGT_DEBUG_REG36__VGT_PA_clipp_eop_MASK 0xffffffffL

// IA_DEBUG_REG0
#define IA_DEBUG_REG0__ia_busy_extended_MASK 0x00000001L
#define IA_DEBUG_REG0__ia_nodma_busy_extended_MASK 0x00000002L
#define IA_DEBUG_REG0__ia_busy_MASK 0x00000004L
#define IA_DEBUG_REG0__ia_nodma_busy_MASK 0x00000008L
#define IA_DEBUG_REG0__SPARE0_MASK 0x00000010L
#define IA_DEBUG_REG0__dma_req_busy_MASK 0x00000020L
#define IA_DEBUG_REG0__dma_busy_MASK 0x00000040L
#define IA_DEBUG_REG0__mc_xl8r_busy_MASK 0x00000080L
#define IA_DEBUG_REG0__grp_busy_MASK 0x00000100L
#define IA_DEBUG_REG0__SPARE1_MASK 0x00000200L
#define IA_DEBUG_REG0__dma_grp_valid_MASK 0x00000400L
#define IA_DEBUG_REG0__grp_dma_read_MASK 0x00000800L
#define IA_DEBUG_REG0__dma_grp_hp_valid_MASK 0x00001000L
#define IA_DEBUG_REG0__grp_dma_hp_read_MASK 0x00002000L
#define IA_DEBUG_REG0__SPARE2_MASK 0x00ffc000L
#define IA_DEBUG_REG0__reg_clk_busy_MASK 0x01000000L
#define IA_DEBUG_REG0__core_clk_busy_MASK 0x02000000L
#define IA_DEBUG_REG0__SPARE3_MASK 0x04000000L
#define IA_DEBUG_REG0__SPARE4_MASK 0x08000000L
#define IA_DEBUG_REG0__sclk_reg_vld_MASK 0x10000000L
#define IA_DEBUG_REG0__sclk_core_vld_MASK 0x20000000L
#define IA_DEBUG_REG0__SPARE5_MASK 0x40000000L
#define IA_DEBUG_REG0__SPARE6_MASK 0x80000000L

// IA_DEBUG_REG1
#define IA_DEBUG_REG1__dma_input_fifo_empty_MASK 0x00000001L
#define IA_DEBUG_REG1__dma_input_fifo_full_MASK 0x00000002L
#define IA_DEBUG_REG1__start_new_packet_MASK 0x00000004L
#define IA_DEBUG_REG1__dma_rdreq_dr_q_MASK 0x00000008L
#define IA_DEBUG_REG1__dma_zero_indices_q_MASK 0x00000010L
#define IA_DEBUG_REG1__dma_buf_type_q_MASK 0x00000060L
#define IA_DEBUG_REG1__dma_req_path_q_MASK 0x00000080L
#define IA_DEBUG_REG1__discard_1st_chunk_MASK 0x00000100L
#define IA_DEBUG_REG1__discard_2nd_chunk_MASK 0x00000200L
#define IA_DEBUG_REG1__second_tc_ret_data_q_MASK 0x00000400L
#define IA_DEBUG_REG1__dma_tc_ret_sel_q_MASK 0x00000800L
#define IA_DEBUG_REG1__last_rdreq_in_dma_op_MASK 0x00001000L
#define IA_DEBUG_REG1__dma_mask_fifo_empty_MASK 0x00002000L
#define IA_DEBUG_REG1__dma_data_fifo_empty_q_MASK 0x00004000L
#define IA_DEBUG_REG1__dma_data_fifo_full_MASK 0x00008000L
#define IA_DEBUG_REG1__dma_req_fifo_empty_MASK 0x00010000L
#define IA_DEBUG_REG1__dma_req_fifo_full_MASK 0x00020000L
#define IA_DEBUG_REG1__stage2_dr_MASK 0x00040000L
#define IA_DEBUG_REG1__stage2_rtr_MASK 0x00080000L
#define IA_DEBUG_REG1__stage3_dr_MASK 0x00100000L
#define IA_DEBUG_REG1__stage3_rtr_MASK 0x00200000L
#define IA_DEBUG_REG1__stage4_dr_MASK 0x00400000L
#define IA_DEBUG_REG1__stage4_rtr_MASK 0x00800000L
#define IA_DEBUG_REG1__dma_skid_fifo_empty_MASK 0x01000000L
#define IA_DEBUG_REG1__dma_skid_fifo_full_MASK 0x02000000L
#define IA_DEBUG_REG1__dma_grp_valid_MASK 0x04000000L
#define IA_DEBUG_REG1__grp_dma_read_MASK 0x08000000L
#define IA_DEBUG_REG1__current_data_valid_MASK 0x10000000L
#define IA_DEBUG_REG1__out_of_range_r2_q_MASK 0x20000000L
#define IA_DEBUG_REG1__dma_mask_fifo_we_MASK 0x40000000L
#define IA_DEBUG_REG1__dma_ret_data_we_q_MASK 0x80000000L

// IA_DEBUG_REG2
#define IA_DEBUG_REG2__hp_dma_input_fifo_empty_MASK 0x00000001L
#define IA_DEBUG_REG2__hp_dma_input_fifo_full_MASK 0x00000002L
#define IA_DEBUG_REG2__hp_start_new_packet_MASK 0x00000004L
#define IA_DEBUG_REG2__hp_dma_rdreq_dr_q_MASK 0x00000008L
#define IA_DEBUG_REG2__hp_dma_zero_indices_q_MASK 0x00000010L
#define IA_DEBUG_REG2__hp_dma_buf_type_q_MASK 0x00000060L
#define IA_DEBUG_REG2__hp_dma_req_path_q_MASK 0x00000080L
#define IA_DEBUG_REG2__hp_discard_1st_chunk_MASK 0x00000100L
#define IA_DEBUG_REG2__hp_discard_2nd_chunk_MASK 0x00000200L
#define IA_DEBUG_REG2__hp_second_tc_ret_data_q_MASK 0x00000400L
#define IA_DEBUG_REG2__hp_dma_tc_ret_sel_q_MASK 0x00000800L
#define IA_DEBUG_REG2__hp_last_rdreq_in_dma_op_MASK 0x00001000L
#define IA_DEBUG_REG2__hp_dma_mask_fifo_empty_MASK 0x00002000L
#define IA_DEBUG_REG2__hp_dma_data_fifo_empty_q_MASK 0x00004000L
#define IA_DEBUG_REG2__hp_dma_data_fifo_full_MASK 0x00008000L
#define IA_DEBUG_REG2__hp_dma_req_fifo_empty_MASK 0x00010000L
#define IA_DEBUG_REG2__hp_dma_req_fifo_full_MASK 0x00020000L
#define IA_DEBUG_REG2__hp_stage2_dr_MASK 0x00040000L
#define IA_DEBUG_REG2__hp_stage2_rtr_MASK 0x00080000L
#define IA_DEBUG_REG2__hp_stage3_dr_MASK 0x00100000L
#define IA_DEBUG_REG2__hp_stage3_rtr_MASK 0x00200000L
#define IA_DEBUG_REG2__hp_stage4_dr_MASK 0x00400000L
#define IA_DEBUG_REG2__hp_stage4_rtr_MASK 0x00800000L
#define IA_DEBUG_REG2__hp_dma_skid_fifo_empty_MASK 0x01000000L
#define IA_DEBUG_REG2__hp_dma_skid_fifo_full_MASK 0x02000000L
#define IA_DEBUG_REG2__hp_dma_grp_valid_MASK 0x04000000L
#define IA_DEBUG_REG2__hp_grp_dma_read_MASK 0x08000000L
#define IA_DEBUG_REG2__hp_current_data_valid_MASK 0x10000000L
#define IA_DEBUG_REG2__hp_out_of_range_r2_q_MASK 0x20000000L
#define IA_DEBUG_REG2__hp_dma_mask_fifo_we_MASK 0x40000000L
#define IA_DEBUG_REG2__hp_dma_ret_data_we_q_MASK 0x80000000L

// IA_DEBUG_REG3
#define IA_DEBUG_REG3__dma_pipe0_rdreq_valid_MASK 0x00000001L
#define IA_DEBUG_REG3__dma_pipe0_rdreq_read_MASK 0x00000002L
#define IA_DEBUG_REG3__dma_pipe0_rdreq_null_out_MASK 0x00000004L
#define IA_DEBUG_REG3__dma_pipe0_rdreq_eop_out_MASK 0x00000008L
#define IA_DEBUG_REG3__dma_pipe0_rdreq_use_tc_out_MASK 0x00000010L
#define IA_DEBUG_REG3__grp_dma_draw_is_pipe0_MASK 0x00000020L
#define IA_DEBUG_REG3__must_service_pipe0_req_MASK 0x00000040L
#define IA_DEBUG_REG3__send_pipe1_req_MASK 0x00000080L
#define IA_DEBUG_REG3__dma_pipe1_rdreq_valid_MASK 0x00000100L
#define IA_DEBUG_REG3__dma_pipe1_rdreq_read_MASK 0x00000200L
#define IA_DEBUG_REG3__dma_pipe1_rdreq_null_out_MASK 0x00000400L
#define IA_DEBUG_REG3__dma_pipe1_rdreq_eop_out_MASK 0x00000800L
#define IA_DEBUG_REG3__dma_pipe1_rdreq_use_tc_out_MASK 0x00001000L
#define IA_DEBUG_REG3__ia_mc_rdreq_rtr_q_MASK 0x00002000L
#define IA_DEBUG_REG3__mc_out_rtr_MASK 0x00004000L
#define IA_DEBUG_REG3__dma_rdreq_send_out_MASK 0x00008000L
#define IA_DEBUG_REG3__pipe0_dr_MASK 0x00010000L
#define IA_DEBUG_REG3__pipe0_rtr_MASK 0x00020000L
#define IA_DEBUG_REG3__ia_tc_rdreq_rtr_q_MASK 0x00040000L
#define IA_DEBUG_REG3__tc_out_rtr_MASK 0x00080000L
#define IA_DEBUG_REG3__pair0_valid_p1_MASK 0x00100000L
#define IA_DEBUG_REG3__pair1_valid_p1_MASK 0x00200000L
#define IA_DEBUG_REG3__pair2_valid_p1_MASK 0x00400000L
#define IA_DEBUG_REG3__pair3_valid_p1_MASK 0x00800000L
#define IA_DEBUG_REG3__tc_req_count_q_MASK 0x03000000L
#define IA_DEBUG_REG3__discard_1st_chunk_MASK 0x04000000L
#define IA_DEBUG_REG3__discard_2nd_chunk_MASK 0x08000000L
#define IA_DEBUG_REG3__last_tc_req_p1_MASK 0x10000000L
#define IA_DEBUG_REG3__IA_TC_rdreq_send_out_MASK 0x20000000L
#define IA_DEBUG_REG3__TC_IA_rdret_valid_in_MASK 0x40000000L
#define IA_DEBUG_REG3__TAP_IA_rdret_vld_in_MASK 0x80000000L

// IA_DEBUG_REG4
#define IA_DEBUG_REG4__pipe0_dr_MASK 0x00000001L
#define IA_DEBUG_REG4__pipe1_dr_MASK 0x00000002L
#define IA_DEBUG_REG4__pipe2_dr_MASK 0x00000004L
#define IA_DEBUG_REG4__pipe3_dr_MASK 0x00000008L
#define IA_DEBUG_REG4__pipe4_dr_MASK 0x00000010L
#define IA_DEBUG_REG4__pipe5_dr_MASK 0x00000020L
#define IA_DEBUG_REG4__grp_se0_fifo_empty_MASK 0x00000040L
#define IA_DEBUG_REG4__grp_se0_fifo_full_MASK 0x00000080L
#define IA_DEBUG_REG4__pipe0_rtr_MASK 0x00000100L
#define IA_DEBUG_REG4__pipe1_rtr_MASK 0x00000200L
#define IA_DEBUG_REG4__pipe2_rtr_MASK 0x00000400L
#define IA_DEBUG_REG4__pipe3_rtr_MASK 0x00000800L
#define IA_DEBUG_REG4__pipe4_rtr_MASK 0x00001000L
#define IA_DEBUG_REG4__pipe5_rtr_MASK 0x00002000L
#define IA_DEBUG_REG4__ia_vgt_prim_rtr_q_MASK 0x00004000L
#define IA_DEBUG_REG4__ia_se1vgt_prim_rtr_q_MASK 0x00008000L
#define IA_DEBUG_REG4__di_major_mode_p1_q_MASK 0x00010000L
#define IA_DEBUG_REG4__gs_mode_p1_q_MASK 0x000e0000L
#define IA_DEBUG_REG4__di_event_flag_p1_q_MASK 0x00100000L
#define IA_DEBUG_REG4__di_state_sel_p1_q_MASK 0x00e00000L
#define IA_DEBUG_REG4__draw_opaq_en_p1_q_MASK 0x01000000L
#define IA_DEBUG_REG4__draw_opaq_active_q_MASK 0x02000000L
#define IA_DEBUG_REG4__di_source_select_p1_q_MASK 0x0c000000L
#define IA_DEBUG_REG4__ready_to_read_di_MASK 0x10000000L
#define IA_DEBUG_REG4__di_first_group_of_draw_q_MASK 0x20000000L
#define IA_DEBUG_REG4__last_shift_of_draw_MASK 0x40000000L
#define IA_DEBUG_REG4__current_shift_is_vect1_q_MASK 0x80000000L

// IA_DEBUG_REG5
#define IA_DEBUG_REG5__di_index_counter_q_15_0_MASK 0x0000ffffL
#define IA_DEBUG_REG5__instanceid_13_0_MASK 0x3fff0000L
#define IA_DEBUG_REG5__draw_input_fifo_full_MASK 0x40000000L
#define IA_DEBUG_REG5__draw_input_fifo_empty_MASK 0x80000000L

// IA_DEBUG_REG6
#define IA_DEBUG_REG6__current_shift_q_MASK 0x0000000fL
#define IA_DEBUG_REG6__current_stride_pre_MASK 0x000000f0L
#define IA_DEBUG_REG6__current_stride_q_MASK 0x00001f00L
#define IA_DEBUG_REG6__first_group_partial_MASK 0x00002000L
#define IA_DEBUG_REG6__second_group_partial_MASK 0x00004000L
#define IA_DEBUG_REG6__curr_prim_partial_MASK 0x00008000L
#define IA_DEBUG_REG6__next_stride_q_MASK 0x001f0000L
#define IA_DEBUG_REG6__next_group_partial_MASK 0x00200000L
#define IA_DEBUG_REG6__after_group_partial_MASK 0x00400000L
#define IA_DEBUG_REG6__extract_group_MASK 0x00800000L
#define IA_DEBUG_REG6__grp_shift_debug_data_MASK 0xff000000L

// IA_DEBUG_REG7
#define IA_DEBUG_REG7__reset_indx_state_q_MASK 0x0000000fL
#define IA_DEBUG_REG7__shift_vect_valid_p2_q_MASK 0x000000f0L
#define IA_DEBUG_REG7__shift_vect1_valid_p2_q_MASK 0x00000f00L
#define IA_DEBUG_REG7__shift_vect0_reset_match_p2_q_MASK 0x0000f000L
#define IA_DEBUG_REG7__shift_vect1_reset_match_p2_q_MASK 0x000f0000L
#define IA_DEBUG_REG7__num_indx_in_group_p2_q_MASK 0x00700000L
#define IA_DEBUG_REG7__last_group_of_draw_p2_q_MASK 0x00800000L
#define IA_DEBUG_REG7__shift_event_flag_p2_q_MASK 0x01000000L
#define IA_DEBUG_REG7__indx_shift_is_one_p2_q_MASK 0x02000000L
#define IA_DEBUG_REG7__indx_shift_is_two_p2_q_MASK 0x04000000L
#define IA_DEBUG_REG7__indx_stride_is_four_p2_q_MASK 0x08000000L
#define IA_DEBUG_REG7__shift_prim1_reset_p3_q_MASK 0x10000000L
#define IA_DEBUG_REG7__shift_prim1_partial_p3_q_MASK 0x20000000L
#define IA_DEBUG_REG7__shift_prim0_reset_p3_q_MASK 0x40000000L
#define IA_DEBUG_REG7__shift_prim0_partial_p3_q_MASK 0x80000000L

// IA_DEBUG_REG8
#define IA_DEBUG_REG8__di_prim_type_p1_q_MASK 0x0000001fL
#define IA_DEBUG_REG8__two_cycle_xfer_p1_q_MASK 0x00000020L
#define IA_DEBUG_REG8__two_prim_input_p1_q_MASK 0x00000040L
#define IA_DEBUG_REG8__shift_vect_end_of_packet_p5_q_MASK 0x00000080L
#define IA_DEBUG_REG8__last_group_of_inst_p5_q_MASK 0x00000100L
#define IA_DEBUG_REG8__shift_prim1_null_flag_p5_q_MASK 0x00000200L
#define IA_DEBUG_REG8__shift_prim0_null_flag_p5_q_MASK 0x00000400L
#define IA_DEBUG_REG8__grp_continued_MASK 0x00000800L
#define IA_DEBUG_REG8__grp_state_sel_MASK 0x00007000L
#define IA_DEBUG_REG8__grp_sub_prim_type_MASK 0x001f8000L
#define IA_DEBUG_REG8__grp_output_path_MASK 0x00e00000L
#define IA_DEBUG_REG8__grp_null_primitive_MASK 0x01000000L
#define IA_DEBUG_REG8__grp_eop_MASK 0x02000000L
#define IA_DEBUG_REG8__grp_eopg_MASK 0x04000000L
#define IA_DEBUG_REG8__grp_event_flag_MASK 0x08000000L
#define IA_DEBUG_REG8__grp_components_valid_MASK 0xf0000000L

// IA_DEBUG_REG9
#define IA_DEBUG_REG9__send_to_se1_p6_MASK 0x00000001L
#define IA_DEBUG_REG9__gfx_se_switch_p6_MASK 0x00000002L
#define IA_DEBUG_REG9__null_eoi_xfer_prim1_p6_MASK 0x00000004L
#define IA_DEBUG_REG9__null_eoi_xfer_prim0_p6_MASK 0x00000008L
#define IA_DEBUG_REG9__prim1_eoi_p6_MASK 0x00000010L
#define IA_DEBUG_REG9__prim0_eoi_p6_MASK 0x00000020L
#define IA_DEBUG_REG9__prim1_valid_eopg_p6_MASK 0x00000040L
#define IA_DEBUG_REG9__prim0_valid_eopg_p6_MASK 0x00000080L
#define IA_DEBUG_REG9__prim1_to_other_se_p6_MASK 0x00000100L
#define IA_DEBUG_REG9__eopg_on_last_prim_p6_MASK 0x00000200L
#define IA_DEBUG_REG9__eopg_between_prims_p6_MASK 0x00000400L
#define IA_DEBUG_REG9__prim_count_eq_group_size_p6_MASK 0x00000800L
#define IA_DEBUG_REG9__prim_count_gt_group_size_p6_MASK 0x00001000L
#define IA_DEBUG_REG9__two_prim_output_p5_q_MASK 0x00002000L
#define IA_DEBUG_REG9__SPARE0_MASK 0x00004000L
#define IA_DEBUG_REG9__SPARE1_MASK 0x00008000L
#define IA_DEBUG_REG9__shift_vect_end_of_packet_p5_q_MASK 0x00010000L
#define IA_DEBUG_REG9__prim1_xfer_p6_MASK 0x00020000L
#define IA_DEBUG_REG9__grp_se1_fifo_empty_MASK 0x00040000L
#define IA_DEBUG_REG9__grp_se1_fifo_full_MASK 0x00080000L
#define IA_DEBUG_REG9__prim_counter_q_MASK 0xfff00000L

// WD_DEBUG_REG0
#define WD_DEBUG_REG0__wd_busy_extended_MASK 0x00000001L
#define WD_DEBUG_REG0__wd_nodma_busy_extended_MASK 0x00000002L
#define WD_DEBUG_REG0__wd_busy_MASK 0x00000004L
#define WD_DEBUG_REG0__wd_nodma_busy_MASK 0x00000008L
#define WD_DEBUG_REG0__rbiu_busy_MASK 0x00000010L
#define WD_DEBUG_REG0__spl_dma_busy_MASK 0x00000020L
#define WD_DEBUG_REG0__spl_di_busy_MASK 0x00000040L
#define WD_DEBUG_REG0__vgt0_active_q_MASK 0x00000080L
#define WD_DEBUG_REG0__vgt1_active_q_MASK 0x00000100L
#define WD_DEBUG_REG0__spl_dma_p1_busy_MASK 0x00000200L
#define WD_DEBUG_REG0__rbiu_dr_p1_fifo_busy_MASK 0x00000400L
#define WD_DEBUG_REG0__rbiu_di_p1_fifo_busy_MASK 0x00000800L
#define WD_DEBUG_REG0__SPARE2_MASK 0x00001000L
#define WD_DEBUG_REG0__rbiu_dr_fifo_busy_MASK 0x00002000L
#define WD_DEBUG_REG0__rbiu_spl_dr_valid_MASK 0x00004000L
#define WD_DEBUG_REG0__spl_rbiu_dr_read_MASK 0x00008000L
#define WD_DEBUG_REG0__SPARE3_MASK 0x00010000L
#define WD_DEBUG_REG0__rbiu_di_fifo_busy_MASK 0x00020000L
#define WD_DEBUG_REG0__rbiu_spl_di_valid_MASK 0x00040000L
#define WD_DEBUG_REG0__spl_rbiu_di_read_MASK 0x00080000L
#define WD_DEBUG_REG0__se0_synced_q_MASK 0x00100000L
#define WD_DEBUG_REG0__se1_synced_q_MASK 0x00200000L
#define WD_DEBUG_REG0__se2_synced_q_MASK 0x00400000L
#define WD_DEBUG_REG0__se3_synced_q_MASK 0x00800000L
#define WD_DEBUG_REG0__reg_clk_busy_MASK 0x01000000L
#define WD_DEBUG_REG0__input_clk_busy_MASK 0x02000000L
#define WD_DEBUG_REG0__core_clk_busy_MASK 0x04000000L
#define WD_DEBUG_REG0__vgt2_active_q_MASK 0x08000000L
#define WD_DEBUG_REG0__sclk_reg_vld_MASK 0x10000000L
#define WD_DEBUG_REG0__sclk_input_vld_MASK 0x20000000L
#define WD_DEBUG_REG0__sclk_core_vld_MASK 0x40000000L
#define WD_DEBUG_REG0__vgt3_active_q_MASK 0x80000000L

// WD_DEBUG_REG1
#define WD_DEBUG_REG1__grbm_fifo_empty_MASK 0x00000001L
#define WD_DEBUG_REG1__grbm_fifo_full_MASK 0x00000002L
#define WD_DEBUG_REG1__grbm_fifo_we_MASK 0x00000004L
#define WD_DEBUG_REG1__grbm_fifo_re_MASK 0x00000008L
#define WD_DEBUG_REG1__draw_initiator_valid_q_MASK 0x00000010L
#define WD_DEBUG_REG1__event_initiator_valid_q_MASK 0x00000020L
#define WD_DEBUG_REG1__event_addr_valid_q_MASK 0x00000040L
#define WD_DEBUG_REG1__dma_request_valid_q_MASK 0x00000080L
#define WD_DEBUG_REG1__SPARE0_MASK 0x00000100L
#define WD_DEBUG_REG1__min_indx_valid_q_MASK 0x00000200L
#define WD_DEBUG_REG1__max_indx_valid_q_MASK 0x00000400L
#define WD_DEBUG_REG1__indx_offset_valid_q_MASK 0x00000800L
#define WD_DEBUG_REG1__grbm_fifo_rdata_reg_id_MASK 0x0001f000L
#define WD_DEBUG_REG1__grbm_fifo_rdata_state_MASK 0x000e0000L
#define WD_DEBUG_REG1__free_cnt_q_MASK 0x03f00000L
#define WD_DEBUG_REG1__rbiu_di_fifo_we_MASK 0x04000000L
#define WD_DEBUG_REG1__rbiu_dr_fifo_we_MASK 0x08000000L
#define WD_DEBUG_REG1__rbiu_di_fifo_empty_MASK 0x10000000L
#define WD_DEBUG_REG1__rbiu_di_fifo_full_MASK 0x20000000L
#define WD_DEBUG_REG1__rbiu_dr_fifo_empty_MASK 0x40000000L
#define WD_DEBUG_REG1__rbiu_dr_fifo_full_MASK 0x80000000L

// WD_DEBUG_REG2
#define WD_DEBUG_REG2__p1_grbm_fifo_empty_MASK 0x00000001L
#define WD_DEBUG_REG2__p1_grbm_fifo_full_MASK 0x00000002L
#define WD_DEBUG_REG2__p1_grbm_fifo_we_MASK 0x00000004L
#define WD_DEBUG_REG2__p1_grbm_fifo_re_MASK 0x00000008L
#define WD_DEBUG_REG2__p1_draw_initiator_valid_q_MASK 0x00000010L
#define WD_DEBUG_REG2__p1_event_initiator_valid_q_MASK 0x00000020L
#define WD_DEBUG_REG2__p1_event_addr_valid_q_MASK 0x00000040L
#define WD_DEBUG_REG2__p1_dma_request_valid_q_MASK 0x00000080L
#define WD_DEBUG_REG2__SPARE0_MASK 0x00000100L
#define WD_DEBUG_REG2__p1_min_indx_valid_q_MASK 0x00000200L
#define WD_DEBUG_REG2__p1_max_indx_valid_q_MASK 0x00000400L
#define WD_DEBUG_REG2__p1_indx_offset_valid_q_MASK 0x00000800L
#define WD_DEBUG_REG2__p1_grbm_fifo_rdata_reg_id_MASK 0x0001f000L
#define WD_DEBUG_REG2__p1_grbm_fifo_rdata_state_MASK 0x000e0000L
#define WD_DEBUG_REG2__p1_free_cnt_q_MASK 0x03f00000L
#define WD_DEBUG_REG2__p1_rbiu_di_fifo_we_MASK 0x04000000L
#define WD_DEBUG_REG2__p1_rbiu_dr_fifo_we_MASK 0x08000000L
#define WD_DEBUG_REG2__p1_rbiu_di_fifo_empty_MASK 0x10000000L
#define WD_DEBUG_REG2__p1_rbiu_di_fifo_full_MASK 0x20000000L
#define WD_DEBUG_REG2__p1_rbiu_dr_fifo_empty_MASK 0x40000000L
#define WD_DEBUG_REG2__p1_rbiu_dr_fifo_full_MASK 0x80000000L

// WD_DEBUG_REG3
#define WD_DEBUG_REG3__rbiu_spl_dr_valid_MASK 0x00000001L
#define WD_DEBUG_REG3__SPARE0_MASK 0x00000002L
#define WD_DEBUG_REG3__pipe0_dr_MASK 0x00000004L
#define WD_DEBUG_REG3__pipe0_rtr_MASK 0x00000008L
#define WD_DEBUG_REG3__pipe1_dr_MASK 0x00000010L
#define WD_DEBUG_REG3__pipe1_rtr_MASK 0x00000020L
#define WD_DEBUG_REG3__wd_subdma_fifo_empty_MASK 0x00000040L
#define WD_DEBUG_REG3__wd_subdma_fifo_full_MASK 0x00000080L
#define WD_DEBUG_REG3__dma_buf_type_p0_q_MASK 0x00000300L
#define WD_DEBUG_REG3__dma_zero_indices_p0_q_MASK 0x00000400L
#define WD_DEBUG_REG3__dma_req_path_p3_q_MASK 0x00000800L
#define WD_DEBUG_REG3__dma_not_eop_p1_q_MASK 0x00001000L
#define WD_DEBUG_REG3__out_of_range_p4_MASK 0x00002000L
#define WD_DEBUG_REG3__last_sub_dma_p3_q_MASK 0x00004000L
#define WD_DEBUG_REG3__last_rdreq_of_sub_dma_p4_MASK 0x00008000L
#define WD_DEBUG_REG3__WD_IA_dma_send_d_MASK 0x00010000L
#define WD_DEBUG_REG3__WD_IA_dma_rtr_MASK 0x00020000L
#define WD_DEBUG_REG3__WD_IA1_dma_send_d_MASK 0x00040000L
#define WD_DEBUG_REG3__WD_IA1_dma_rtr_MASK 0x00080000L
#define WD_DEBUG_REG3__last_inst_of_dma_p2_MASK 0x00100000L
#define WD_DEBUG_REG3__last_sd_of_inst_p2_MASK 0x00200000L
#define WD_DEBUG_REG3__last_sd_of_dma_p2_MASK 0x00400000L
#define WD_DEBUG_REG3__SPARE1_MASK 0x00800000L
#define WD_DEBUG_REG3__WD_IA_dma_busy_MASK 0x01000000L
#define WD_DEBUG_REG3__WD_IA1_dma_busy_MASK 0x02000000L
#define WD_DEBUG_REG3__send_to_ia1_p3_q_MASK 0x04000000L
#define WD_DEBUG_REG3__dma_wd_switch_on_eop_p3_q_MASK 0x08000000L
#define WD_DEBUG_REG3__pipe3_dr_MASK 0x10000000L
#define WD_DEBUG_REG3__pipe3_rtr_MASK 0x20000000L
#define WD_DEBUG_REG3__wd_dma2draw_fifo_empty_MASK 0x40000000L
#define WD_DEBUG_REG3__wd_dma2draw_fifo_full_MASK 0x80000000L

// WD_DEBUG_REG4
#define WD_DEBUG_REG4__rbiu_spl_di_valid_MASK 0x00000001L
#define WD_DEBUG_REG4__spl_rbiu_di_read_MASK 0x00000002L
#define WD_DEBUG_REG4__rbiu_spl_p1_di_valid_MASK 0x00000004L
#define WD_DEBUG_REG4__spl_rbiu_p1_di_read_MASK 0x00000008L
#define WD_DEBUG_REG4__pipe0_dr_MASK 0x00000010L
#define WD_DEBUG_REG4__pipe0_rtr_MASK 0x00000020L
#define WD_DEBUG_REG4__pipe1_dr_MASK 0x00000040L
#define WD_DEBUG_REG4__pipe1_rtr_MASK 0x00000080L
#define WD_DEBUG_REG4__pipe2_dr_MASK 0x00000100L
#define WD_DEBUG_REG4__pipe2_rtr_MASK 0x00000200L
#define WD_DEBUG_REG4__pipe3_ld_MASK 0x00000400L
#define WD_DEBUG_REG4__pipe3_rtr_MASK 0x00000800L
#define WD_DEBUG_REG4__WD_IA_draw_send_d_MASK 0x00001000L
#define WD_DEBUG_REG4__WD_IA_draw_rtr_MASK 0x00002000L
#define WD_DEBUG_REG4__di_type_p0_MASK 0x0000c000L
#define WD_DEBUG_REG4__di_state_sel_p1_q_MASK 0x00070000L
#define WD_DEBUG_REG4__di_wd_switch_on_eop_p1_q_MASK 0x00080000L
#define WD_DEBUG_REG4__rbiu_spl_pipe0_lockout_MASK 0x00100000L
#define WD_DEBUG_REG4__last_inst_of_di_p2_MASK 0x00200000L
#define WD_DEBUG_REG4__last_sd_of_inst_p2_MASK 0x00400000L
#define WD_DEBUG_REG4__last_sd_of_di_p2_MASK 0x00800000L
#define WD_DEBUG_REG4__not_eop_wait_p1_q_MASK 0x01000000L
#define WD_DEBUG_REG4__not_eop_wait_q_MASK 0x02000000L
#define WD_DEBUG_REG4__ext_event_wait_p1_q_MASK 0x04000000L
#define WD_DEBUG_REG4__ext_event_wait_q_MASK 0x08000000L
#define WD_DEBUG_REG4__WD_IA1_draw_send_d_MASK 0x10000000L
#define WD_DEBUG_REG4__WD_IA1_draw_rtr_MASK 0x20000000L
#define WD_DEBUG_REG4__send_to_ia1_q_MASK 0x40000000L
#define WD_DEBUG_REG4__dual_ia_mode_MASK 0x80000000L

// WD_DEBUG_REG5
#define WD_DEBUG_REG5__p1_rbiu_spl_dr_valid_MASK 0x00000001L
#define WD_DEBUG_REG5__SPARE0_MASK 0x00000002L
#define WD_DEBUG_REG5__p1_pipe0_dr_MASK 0x00000004L
#define WD_DEBUG_REG5__p1_pipe0_rtr_MASK 0x00000008L
#define WD_DEBUG_REG5__p1_pipe1_dr_MASK 0x00000010L
#define WD_DEBUG_REG5__p1_pipe1_rtr_MASK 0x00000020L
#define WD_DEBUG_REG5__p1_wd_subdma_fifo_empty_MASK 0x00000040L
#define WD_DEBUG_REG5__p1_wd_subdma_fifo_full_MASK 0x00000080L
#define WD_DEBUG_REG5__p1_dma_buf_type_p0_q_MASK 0x00000300L
#define WD_DEBUG_REG5__p1_dma_zero_indices_p0_q_MASK 0x00000400L
#define WD_DEBUG_REG5__p1_dma_req_path_p3_q_MASK 0x00000800L
#define WD_DEBUG_REG5__p1_dma_not_eop_p1_q_MASK 0x00001000L
#define WD_DEBUG_REG5__p1_out_of_range_p4_MASK 0x00002000L
#define WD_DEBUG_REG5__p1_last_sub_dma_p3_q_MASK 0x00004000L
#define WD_DEBUG_REG5__p1_last_rdreq_of_sub_dma_p4_MASK 0x00008000L
#define WD_DEBUG_REG5__p1_WD_IA_dma_send_d_MASK 0x00010000L
#define WD_DEBUG_REG5__p1_WD_IA_dma_rtr_MASK 0x00020000L
#define WD_DEBUG_REG5__p1_WD_IA1_dma_send_d_MASK 0x00040000L
#define WD_DEBUG_REG5__p1_WD_IA1_dma_rtr_MASK 0x00080000L
#define WD_DEBUG_REG5__p1_last_inst_of_dma_p2_MASK 0x00100000L
#define WD_DEBUG_REG5__p1_last_sd_of_inst_p2_MASK 0x00200000L
#define WD_DEBUG_REG5__p1_last_sd_of_dma_p2_MASK 0x00400000L
#define WD_DEBUG_REG5__SPARE1_MASK 0x00800000L
#define WD_DEBUG_REG5__p1_WD_IA_dma_busy_MASK 0x01000000L
#define WD_DEBUG_REG5__p1_WD_IA1_dma_busy_MASK 0x02000000L
#define WD_DEBUG_REG5__p1_send_to_ia1_p3_q_MASK 0x04000000L
#define WD_DEBUG_REG5__p1_dma_wd_switch_on_eop_p3_q_MASK 0x08000000L
#define WD_DEBUG_REG5__p1_pipe3_dr_MASK 0x10000000L
#define WD_DEBUG_REG5__p1_pipe3_rtr_MASK 0x20000000L
#define WD_DEBUG_REG5__p1_wd_dma2draw_fifo_empty_MASK 0x40000000L
#define WD_DEBUG_REG5__p1_wd_dma2draw_fifo_full_MASK 0x80000000L

// WD_DEBUG_REG6
#define WD_DEBUG_REG6__WD_IA_draw_eop_MASK 0xffffffffL

// WD_DEBUG_REG7
#define WD_DEBUG_REG7__SE0VGT_WD_thdgrp_send_in_MASK 0x00000001L
#define WD_DEBUG_REG7__wd_arb_se0_input_fifo_re_MASK 0x00000002L
#define WD_DEBUG_REG7__wd_arb_se0_input_fifo_empty_MASK 0x00000004L
#define WD_DEBUG_REG7__wd_arb_se0_input_fifo_full_MASK 0x00000008L
#define WD_DEBUG_REG7__SPARE0_MASK 0x000000f0L
#define WD_DEBUG_REG7__SPARE1_MASK 0x00000f00L
#define WD_DEBUG_REG7__SPARE2_MASK 0x0000f000L
#define WD_DEBUG_REG7__SPARE3_MASK 0x000f0000L
#define WD_DEBUG_REG7__se0_thdgrp_is_event_MASK 0x00100000L
#define WD_DEBUG_REG7__se0_thdgrp_eop_MASK 0x00200000L
#define WD_DEBUG_REG7__SPARE4_MASK 0x0fc00000L
#define WD_DEBUG_REG7__tfreq_arb_tgroup_rtr_MASK 0x10000000L
#define WD_DEBUG_REG7__arb_tfreq_tgroup_rts_MASK 0x20000000L
#define WD_DEBUG_REG7__arb_tfreq_tgroup_event_MASK 0x40000000L
#define WD_DEBUG_REG7__te11_arb_busy_MASK 0x80000000L

// WD_DEBUG_REG8
#define WD_DEBUG_REG8__pipe0_dr_MASK 0x00000001L
#define WD_DEBUG_REG8__pipe1_dr_MASK 0x00000002L
#define WD_DEBUG_REG8__pipe0_rtr_MASK 0x00000004L
#define WD_DEBUG_REG8__pipe1_rtr_MASK 0x00000008L
#define WD_DEBUG_REG8__tfreq_tg_fifo_empty_MASK 0x00000010L
#define WD_DEBUG_REG8__tfreq_tg_fifo_full_MASK 0x00000020L
#define WD_DEBUG_REG8__tf_data_fifo_busy_q_MASK 0x00000040L
#define WD_DEBUG_REG8__tf_data_fifo_rtr_q_MASK 0x00000080L
#define WD_DEBUG_REG8__tf_skid_fifo_empty_MASK 0x00000100L
#define WD_DEBUG_REG8__tf_skid_fifo_full_MASK 0x00000200L
#define WD_DEBUG_REG8__wd_tc_rdreq_rtr_q_MASK 0x00000400L
#define WD_DEBUG_REG8__last_req_of_tg_p2_MASK 0x00000800L
#define WD_DEBUG_REG8__se0spi_wd_hs_done_cnt_q_MASK 0x0003f000L
#define WD_DEBUG_REG8__event_flag_p1_q_MASK 0x00040000L
#define WD_DEBUG_REG8__null_flag_p1_q_MASK 0x00080000L
#define WD_DEBUG_REG8__tf_data_fifo_cnt_q_MASK 0x07f00000L
#define WD_DEBUG_REG8__second_tf_ret_data_q_MASK 0x08000000L
#define WD_DEBUG_REG8__first_req_of_tg_p1_q_MASK 0x10000000L
#define WD_DEBUG_REG8__WD_TC_rdreq_send_out_MASK 0x20000000L
#define WD_DEBUG_REG8__WD_TC_rdnfo_stall_out_MASK 0x40000000L
#define WD_DEBUG_REG8__TC_WD_rdret_valid_in_MASK 0x80000000L

// WD_DEBUG_REG9
#define WD_DEBUG_REG9__pipe0_dr_MASK 0x00000001L
#define WD_DEBUG_REG9__pipec_tf_dr_MASK 0x00000002L
#define WD_DEBUG_REG9__pipe2_dr_MASK 0x00000004L
#define WD_DEBUG_REG9__event_or_null_flags_p0_q_MASK 0x00000008L
#define WD_DEBUG_REG9__pipe0_rtr_MASK 0x00000010L
#define WD_DEBUG_REG9__pipe1_rtr_MASK 0x00000020L
#define WD_DEBUG_REG9__pipec_tf_rtr_MASK 0x00000040L
#define WD_DEBUG_REG9__pipe2_rtr_MASK 0x00000080L
#define WD_DEBUG_REG9__ttp_patch_fifo_full_MASK 0x00000100L
#define WD_DEBUG_REG9__ttp_patch_fifo_empty_MASK 0x00000200L
#define WD_DEBUG_REG9__ttp_tf_fifo_empty_MASK 0x00000400L
#define WD_DEBUG_REG9__SPARE0_MASK 0x0000f800L
#define WD_DEBUG_REG9__tf_fetch_state_q_MASK 0x00070000L
#define WD_DEBUG_REG9__last_patch_of_tg_MASK 0x00080000L
#define WD_DEBUG_REG9__tf_pointer_p0_q_MASK 0x00f00000L
#define WD_DEBUG_REG9__dynamic_hs_p0_q_MASK 0x01000000L
#define WD_DEBUG_REG9__first_fetch_of_tg_p0_q_MASK 0x02000000L
#define WD_DEBUG_REG9__mem_is_even_MASK 0x04000000L
#define WD_DEBUG_REG9__SPARE1_MASK 0x08000000L
#define WD_DEBUG_REG9__SPARE2_MASK 0x30000000L
#define WD_DEBUG_REG9__pipe4_dr_MASK 0x40000000L
#define WD_DEBUG_REG9__pipe4_rtr_MASK 0x80000000L

// WD_DEBUG_REG10
#define WD_DEBUG_REG10__ttp_pd_patch_rts_MASK 0x00000001L
#define WD_DEBUG_REG10__ttp_pd_is_event_MASK 0x00000002L
#define WD_DEBUG_REG10__ttp_pd_eopg_MASK 0x00000004L
#define WD_DEBUG_REG10__ttp_pd_eop_MASK 0x00000008L
#define WD_DEBUG_REG10__pipe0_dr_MASK 0x00000010L
#define WD_DEBUG_REG10__pipe1_dr_MASK 0x00000020L
#define WD_DEBUG_REG10__pipe0_rtr_MASK 0x00000040L
#define WD_DEBUG_REG10__pipe1_rtr_MASK 0x00000080L
#define WD_DEBUG_REG10__donut_en_p1_q_MASK 0x00000100L
#define WD_DEBUG_REG10__donut_se_switch_p2_MASK 0x00000200L
#define WD_DEBUG_REG10__patch_se_switch_p2_MASK 0x00000400L
#define WD_DEBUG_REG10__last_donut_switch_p2_MASK 0x00000800L
#define WD_DEBUG_REG10__last_donut_of_patch_p2_MASK 0x00001000L
#define WD_DEBUG_REG10__is_event_p1_q_MASK 0x00002000L
#define WD_DEBUG_REG10__eopg_p1_q_MASK 0x00004000L
#define WD_DEBUG_REG10__eop_p1_q_MASK 0x00008000L
#define WD_DEBUG_REG10__patch_accum_q_MASK 0x00ff0000L
#define WD_DEBUG_REG10__wd_te11_out_se0_fifo_full_MASK 0x01000000L
#define WD_DEBUG_REG10__wd_te11_out_se0_fifo_empty_MASK 0x02000000L
#define WD_DEBUG_REG10__wd_te11_out_se1_fifo_full_MASK 0x04000000L
#define WD_DEBUG_REG10__wd_te11_out_se1_fifo_empty_MASK 0x08000000L
#define WD_DEBUG_REG10__wd_te11_out_se2_fifo_full_MASK 0x10000000L
#define WD_DEBUG_REG10__wd_te11_out_se2_fifo_empty_MASK 0x20000000L
#define WD_DEBUG_REG10__wd_te11_out_se3_fifo_full_MASK 0x40000000L
#define WD_DEBUG_REG10__wd_te11_out_se3_fifo_empty_MASK 0x80000000L

// WD_DEBUG_REG11
#define WD_DEBUG_REG11__WD_SE0VGT_subgrp_grant_busy_MASK 0x00000001L
#define WD_DEBUG_REG11__WD_SE1VGT_subgrp_grant_busy_MASK 0x00000002L
#define WD_DEBUG_REG11__WD_SE2VGT_subgrp_grant_busy_MASK 0x00000004L
#define WD_DEBUG_REG11__WD_SE3VGT_subgrp_grant_busy_MASK 0x00000008L
#define WD_DEBUG_REG11__WD_SE0PA_sideband_active_busy_MASK 0x00000010L
#define WD_DEBUG_REG11__WD_SE1PA_sideband_active_busy_MASK 0x00000020L
#define WD_DEBUG_REG11__WD_SE2PA_sideband_active_busy_MASK 0x00000040L
#define WD_DEBUG_REG11__WD_SE3PA_sideband_active_busy_MASK 0x00000080L
#define WD_DEBUG_REG11__wd_sm_rm_req_valid_MASK 0x00000100L
#define WD_DEBUG_REG11__wd_sm_rm_req_eopg_MASK 0x00000200L
#define WD_DEBUG_REG11__wd_sm_rm_req_null_MASK 0x00000400L
#define WD_DEBUG_REG11__wd_sm_rm_req_state_sel_MASK 0x00003800L
#define WD_DEBUG_REG11__wd_sm_rm_req_eop_MASK 0x00004000L
#define WD_DEBUG_REG11__wd_sm_rm_req_is_event_MASK 0x00008000L
#define WD_DEBUG_REG11__curr_fe_id_MASK 0x00030000L
#define WD_DEBUG_REG11__SE0_subgrp_fifo_empty_MASK 0x00040000L
#define WD_DEBUG_REG11__SE2_subgrp_fifo_empty_MASK 0x00080000L
#define WD_DEBUG_REG11__SE1_subgrp_fifo_empty_MASK 0x00100000L
#define WD_DEBUG_REG11__SE3_subgrp_fifo_empty_MASK 0x00200000L
#define WD_DEBUG_REG11__SE0_subgrp_fifo_full_MASK 0x00400000L
#define WD_DEBUG_REG11__SE1_subgrp_fifo_full_MASK 0x00800000L
#define WD_DEBUG_REG11__SE2_subgrp_fifo_full_MASK 0x01000000L
#define WD_DEBUG_REG11__SE3_subgrp_fifo_full_MASK 0x02000000L
#define WD_DEBUG_REG11__SPARE_MASK 0xfc000000L

// WD_DEBUG_REG12
#define WD_DEBUG_REG12__wd_csbm_sm_max_waves_MASK 0x00000007L
#define WD_DEBUG_REG12__SPARE1_MASK 0x00000038L
#define WD_DEBUG_REG12__wd_csbm_sm_ordered_id_mode_MASK 0x00000040L
#define WD_DEBUG_REG12__wd_csbm_sm_null_subgrp_MASK 0x00000080L
#define WD_DEBUG_REG12__wd_csbm_sm_curr_fe_id_MASK 0x00000300L
#define WD_DEBUG_REG12__wd_csbm_sm_fe_id_MASK 0x00000c00L
#define WD_DEBUG_REG12__SPARE0_MASK 0xfffff000L

// WD_DEBUG_REG13
#define WD_DEBUG_REG13__decr_p2_MASK 0x00000001L
#define WD_DEBUG_REG13__pe0_ld_MASK 0x00000002L
#define WD_DEBUG_REG13__ptpos0_ld_MASK 0x00000004L
#define WD_DEBUG_REG13__ptpar0_ld_MASK 0x00000008L
#define WD_DEBUG_REG13__pipe0_ld_MASK 0x00000010L
#define WD_DEBUG_REG13__pipe1_ld_MASK 0x00000020L
#define WD_DEBUG_REG13__pipe2_ld_MASK 0x00000040L
#define WD_DEBUG_REG13__SPARE0_MASK 0xffffff80L

// CC_RB_REDUNDANCY
#define CC_RB_REDUNDANCY__WRITE_DIS_MASK 0x00000001L
#define CC_RB_REDUNDANCY__FAILED_RB0_MASK 0x00000f00L
#define CC_RB_REDUNDANCY__EN_REDUNDANCY0_MASK 0x00001000L
#define CC_RB_REDUNDANCY__FAILED_RB1_MASK 0x000f0000L
#define CC_RB_REDUNDANCY__EN_REDUNDANCY1_MASK 0x00100000L

// CC_RB_BACKEND_DISABLE
#define CC_RB_BACKEND_DISABLE__WRITE_DIS_MASK 0x00000001L
#define CC_RB_BACKEND_DISABLE__BACKEND_DISABLE_MASK 0x00ff0000L

// GC_USER_RB_REDUNDANCY
#define GC_USER_RB_REDUNDANCY__FAILED_RB0_MASK 0x00000f00L
#define GC_USER_RB_REDUNDANCY__EN_REDUNDANCY0_MASK 0x00001000L
#define GC_USER_RB_REDUNDANCY__FAILED_RB1_MASK 0x000f0000L
#define GC_USER_RB_REDUNDANCY__EN_REDUNDANCY1_MASK 0x00100000L

// GC_USER_RB_BACKEND_DISABLE
#define GC_USER_RB_BACKEND_DISABLE__BACKEND_DISABLE_MASK 0x00ff0000L

// GB_ADDR_CONFIG
#define GB_ADDR_CONFIG__NUM_PIPES_MASK 0x00000007L
#define GB_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE_MASK 0x00000038L
#define GB_ADDR_CONFIG__MAX_COMPRESSED_FRAGS_MASK 0x000000c0L
#define GB_ADDR_CONFIG__BANK_INTERLEAVE_SIZE_MASK 0x00000700L
#define GB_ADDR_CONFIG__NUM_BANKS_MASK 0x00007000L
#define GB_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE_MASK 0x00070000L
#define GB_ADDR_CONFIG__NUM_SHADER_ENGINES_MASK 0x00180000L
#define GB_ADDR_CONFIG__NUM_GPUS_MASK 0x00e00000L
#define GB_ADDR_CONFIG__MULTI_GPU_TILE_SIZE_MASK 0x03000000L
#define GB_ADDR_CONFIG__NUM_RB_PER_SE_MASK 0x0c000000L
#define GB_ADDR_CONFIG__ROW_SIZE_MASK 0x30000000L
#define GB_ADDR_CONFIG__NUM_LOWER_PIPES_MASK 0x40000000L
#define GB_ADDR_CONFIG__SE_ENABLE_MASK 0x80000000L

// GB_ADDR_CONFIG_READ
#define GB_ADDR_CONFIG_READ__NUM_PIPES_MASK 0x00000007L
#define GB_ADDR_CONFIG_READ__PIPE_INTERLEAVE_SIZE_MASK 0x00000038L
#define GB_ADDR_CONFIG_READ__MAX_COMPRESSED_FRAGS_MASK 0x000000c0L
#define GB_ADDR_CONFIG_READ__BANK_INTERLEAVE_SIZE_MASK 0x00000700L
#define GB_ADDR_CONFIG_READ__NUM_BANKS_MASK 0x00007000L
#define GB_ADDR_CONFIG_READ__SHADER_ENGINE_TILE_SIZE_MASK 0x00070000L
#define GB_ADDR_CONFIG_READ__NUM_SHADER_ENGINES_MASK 0x00180000L
#define GB_ADDR_CONFIG_READ__NUM_GPUS_MASK 0x00e00000L
#define GB_ADDR_CONFIG_READ__MULTI_GPU_TILE_SIZE_MASK 0x03000000L
#define GB_ADDR_CONFIG_READ__NUM_RB_PER_SE_MASK 0x0c000000L
#define GB_ADDR_CONFIG_READ__ROW_SIZE_MASK 0x30000000L
#define GB_ADDR_CONFIG_READ__NUM_LOWER_PIPES_MASK 0x40000000L
#define GB_ADDR_CONFIG_READ__SE_ENABLE_MASK 0x80000000L

// GB_BACKEND_MAP
#define GB_BACKEND_MAP__BACKEND_MAP_MASK 0xffffffffL

// GB_GPU_ID
#define GB_GPU_ID__GPU_ID_MASK 0x0000000fL

// CC_RB_DAISY_CHAIN
#define CC_RB_DAISY_CHAIN__RB_0_MASK 0x0000000fL
#define CC_RB_DAISY_CHAIN__RB_1_MASK 0x000000f0L
#define CC_RB_DAISY_CHAIN__RB_2_MASK 0x00000f00L
#define CC_RB_DAISY_CHAIN__RB_3_MASK 0x0000f000L
#define CC_RB_DAISY_CHAIN__RB_4_MASK 0x000f0000L
#define CC_RB_DAISY_CHAIN__RB_5_MASK 0x00f00000L
#define CC_RB_DAISY_CHAIN__RB_6_MASK 0x0f000000L
#define CC_RB_DAISY_CHAIN__RB_7_MASK 0xf0000000L

// GB_TILE_MODE0
#define GB_TILE_MODE0__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE0__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE0__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE0__MICRO_TILE_MODE_NEW_MASK 0x01c00000L
#define GB_TILE_MODE0__SAMPLE_SPLIT_MASK 0x06000000L

// GB_TILE_MODE1
#define GB_TILE_MODE1__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE1__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE1__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE1__MICRO_TILE_MODE_NEW_MASK 0x01c00000L
#define GB_TILE_MODE1__SAMPLE_SPLIT_MASK 0x06000000L

// GB_TILE_MODE2
#define GB_TILE_MODE2__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE2__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE2__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE2__MICRO_TILE_MODE_NEW_MASK 0x01c00000L
#define GB_TILE_MODE2__SAMPLE_SPLIT_MASK 0x06000000L

// GB_TILE_MODE3
#define GB_TILE_MODE3__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE3__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE3__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE3__MICRO_TILE_MODE_NEW_MASK 0x01c00000L
#define GB_TILE_MODE3__SAMPLE_SPLIT_MASK 0x06000000L

// GB_TILE_MODE4
#define GB_TILE_MODE4__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE4__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE4__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE4__MICRO_TILE_MODE_NEW_MASK 0x01c00000L
#define GB_TILE_MODE4__SAMPLE_SPLIT_MASK 0x06000000L

// GB_TILE_MODE5
#define GB_TILE_MODE5__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE5__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE5__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE5__MICRO_TILE_MODE_NEW_MASK 0x01c00000L
#define GB_TILE_MODE5__SAMPLE_SPLIT_MASK 0x06000000L

// GB_TILE_MODE6
#define GB_TILE_MODE6__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE6__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE6__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE6__MICRO_TILE_MODE_NEW_MASK 0x01c00000L
#define GB_TILE_MODE6__SAMPLE_SPLIT_MASK 0x06000000L

// GB_TILE_MODE7
#define GB_TILE_MODE7__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE7__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE7__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE7__MICRO_TILE_MODE_NEW_MASK 0x01c00000L
#define GB_TILE_MODE7__SAMPLE_SPLIT_MASK 0x06000000L

// GB_TILE_MODE8
#define GB_TILE_MODE8__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE8__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE8__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE8__MICRO_TILE_MODE_NEW_MASK 0x01c00000L
#define GB_TILE_MODE8__SAMPLE_SPLIT_MASK 0x06000000L

// GB_TILE_MODE9
#define GB_TILE_MODE9__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE9__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE9__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE9__MICRO_TILE_MODE_NEW_MASK 0x01c00000L
#define GB_TILE_MODE9__SAMPLE_SPLIT_MASK 0x06000000L

// GB_TILE_MODE10
#define GB_TILE_MODE10__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE10__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE10__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE10__MICRO_TILE_MODE_NEW_MASK 0x01c00000L
#define GB_TILE_MODE10__SAMPLE_SPLIT_MASK 0x06000000L

// GB_TILE_MODE11
#define GB_TILE_MODE11__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE11__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE11__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE11__MICRO_TILE_MODE_NEW_MASK 0x01c00000L
#define GB_TILE_MODE11__SAMPLE_SPLIT_MASK 0x06000000L

// GB_TILE_MODE12
#define GB_TILE_MODE12__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE12__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE12__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE12__MICRO_TILE_MODE_NEW_MASK 0x01c00000L
#define GB_TILE_MODE12__SAMPLE_SPLIT_MASK 0x06000000L

// GB_TILE_MODE13
#define GB_TILE_MODE13__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE13__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE13__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE13__MICRO_TILE_MODE_NEW_MASK 0x01c00000L
#define GB_TILE_MODE13__SAMPLE_SPLIT_MASK 0x06000000L

// GB_TILE_MODE14
#define GB_TILE_MODE14__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE14__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE14__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE14__MICRO_TILE_MODE_NEW_MASK 0x01c00000L
#define GB_TILE_MODE14__SAMPLE_SPLIT_MASK 0x06000000L

// GB_TILE_MODE15
#define GB_TILE_MODE15__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE15__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE15__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE15__MICRO_TILE_MODE_NEW_MASK 0x01c00000L
#define GB_TILE_MODE15__SAMPLE_SPLIT_MASK 0x06000000L

// GB_TILE_MODE16
#define GB_TILE_MODE16__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE16__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE16__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE16__MICRO_TILE_MODE_NEW_MASK 0x01c00000L
#define GB_TILE_MODE16__SAMPLE_SPLIT_MASK 0x06000000L

// GB_TILE_MODE17
#define GB_TILE_MODE17__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE17__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE17__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE17__MICRO_TILE_MODE_NEW_MASK 0x01c00000L
#define GB_TILE_MODE17__SAMPLE_SPLIT_MASK 0x06000000L

// GB_TILE_MODE18
#define GB_TILE_MODE18__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE18__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE18__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE18__MICRO_TILE_MODE_NEW_MASK 0x01c00000L
#define GB_TILE_MODE18__SAMPLE_SPLIT_MASK 0x06000000L

// GB_TILE_MODE19
#define GB_TILE_MODE19__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE19__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE19__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE19__MICRO_TILE_MODE_NEW_MASK 0x01c00000L
#define GB_TILE_MODE19__SAMPLE_SPLIT_MASK 0x06000000L

// GB_TILE_MODE20
#define GB_TILE_MODE20__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE20__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE20__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE20__MICRO_TILE_MODE_NEW_MASK 0x01c00000L
#define GB_TILE_MODE20__SAMPLE_SPLIT_MASK 0x06000000L

// GB_TILE_MODE21
#define GB_TILE_MODE21__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE21__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE21__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE21__MICRO_TILE_MODE_NEW_MASK 0x01c00000L
#define GB_TILE_MODE21__SAMPLE_SPLIT_MASK 0x06000000L

// GB_TILE_MODE22
#define GB_TILE_MODE22__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE22__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE22__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE22__MICRO_TILE_MODE_NEW_MASK 0x01c00000L
#define GB_TILE_MODE22__SAMPLE_SPLIT_MASK 0x06000000L

// GB_TILE_MODE23
#define GB_TILE_MODE23__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE23__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE23__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE23__MICRO_TILE_MODE_NEW_MASK 0x01c00000L
#define GB_TILE_MODE23__SAMPLE_SPLIT_MASK 0x06000000L

// GB_TILE_MODE24
#define GB_TILE_MODE24__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE24__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE24__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE24__MICRO_TILE_MODE_NEW_MASK 0x01c00000L
#define GB_TILE_MODE24__SAMPLE_SPLIT_MASK 0x06000000L

// GB_TILE_MODE25
#define GB_TILE_MODE25__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE25__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE25__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE25__MICRO_TILE_MODE_NEW_MASK 0x01c00000L
#define GB_TILE_MODE25__SAMPLE_SPLIT_MASK 0x06000000L

// GB_TILE_MODE26
#define GB_TILE_MODE26__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE26__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE26__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE26__MICRO_TILE_MODE_NEW_MASK 0x01c00000L
#define GB_TILE_MODE26__SAMPLE_SPLIT_MASK 0x06000000L

// GB_TILE_MODE27
#define GB_TILE_MODE27__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE27__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE27__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE27__MICRO_TILE_MODE_NEW_MASK 0x01c00000L
#define GB_TILE_MODE27__SAMPLE_SPLIT_MASK 0x06000000L

// GB_TILE_MODE28
#define GB_TILE_MODE28__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE28__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE28__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE28__MICRO_TILE_MODE_NEW_MASK 0x01c00000L
#define GB_TILE_MODE28__SAMPLE_SPLIT_MASK 0x06000000L

// GB_TILE_MODE29
#define GB_TILE_MODE29__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE29__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE29__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE29__MICRO_TILE_MODE_NEW_MASK 0x01c00000L
#define GB_TILE_MODE29__SAMPLE_SPLIT_MASK 0x06000000L

// GB_TILE_MODE30
#define GB_TILE_MODE30__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE30__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE30__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE30__MICRO_TILE_MODE_NEW_MASK 0x01c00000L
#define GB_TILE_MODE30__SAMPLE_SPLIT_MASK 0x06000000L

// GB_TILE_MODE31
#define GB_TILE_MODE31__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE31__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE31__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE31__MICRO_TILE_MODE_NEW_MASK 0x01c00000L
#define GB_TILE_MODE31__SAMPLE_SPLIT_MASK 0x06000000L

// GB_MACROTILE_MODE0
#define GB_MACROTILE_MODE0__BANK_WIDTH_MASK 0x00000003L
#define GB_MACROTILE_MODE0__BANK_HEIGHT_MASK 0x0000000cL
#define GB_MACROTILE_MODE0__MACRO_TILE_ASPECT_MASK 0x00000030L
#define GB_MACROTILE_MODE0__NUM_BANKS_MASK 0x000000c0L

// GB_MACROTILE_MODE1
#define GB_MACROTILE_MODE1__BANK_WIDTH_MASK 0x00000003L
#define GB_MACROTILE_MODE1__BANK_HEIGHT_MASK 0x0000000cL
#define GB_MACROTILE_MODE1__MACRO_TILE_ASPECT_MASK 0x00000030L
#define GB_MACROTILE_MODE1__NUM_BANKS_MASK 0x000000c0L

// GB_MACROTILE_MODE2
#define GB_MACROTILE_MODE2__BANK_WIDTH_MASK 0x00000003L
#define GB_MACROTILE_MODE2__BANK_HEIGHT_MASK 0x0000000cL
#define GB_MACROTILE_MODE2__MACRO_TILE_ASPECT_MASK 0x00000030L
#define GB_MACROTILE_MODE2__NUM_BANKS_MASK 0x000000c0L

// GB_MACROTILE_MODE3
#define GB_MACROTILE_MODE3__BANK_WIDTH_MASK 0x00000003L
#define GB_MACROTILE_MODE3__BANK_HEIGHT_MASK 0x0000000cL
#define GB_MACROTILE_MODE3__MACRO_TILE_ASPECT_MASK 0x00000030L
#define GB_MACROTILE_MODE3__NUM_BANKS_MASK 0x000000c0L

// GB_MACROTILE_MODE4
#define GB_MACROTILE_MODE4__BANK_WIDTH_MASK 0x00000003L
#define GB_MACROTILE_MODE4__BANK_HEIGHT_MASK 0x0000000cL
#define GB_MACROTILE_MODE4__MACRO_TILE_ASPECT_MASK 0x00000030L
#define GB_MACROTILE_MODE4__NUM_BANKS_MASK 0x000000c0L

// GB_MACROTILE_MODE5
#define GB_MACROTILE_MODE5__BANK_WIDTH_MASK 0x00000003L
#define GB_MACROTILE_MODE5__BANK_HEIGHT_MASK 0x0000000cL
#define GB_MACROTILE_MODE5__MACRO_TILE_ASPECT_MASK 0x00000030L
#define GB_MACROTILE_MODE5__NUM_BANKS_MASK 0x000000c0L

// GB_MACROTILE_MODE6
#define GB_MACROTILE_MODE6__BANK_WIDTH_MASK 0x00000003L
#define GB_MACROTILE_MODE6__BANK_HEIGHT_MASK 0x0000000cL
#define GB_MACROTILE_MODE6__MACRO_TILE_ASPECT_MASK 0x00000030L
#define GB_MACROTILE_MODE6__NUM_BANKS_MASK 0x000000c0L

// GB_MACROTILE_MODE7
#define GB_MACROTILE_MODE7__BANK_WIDTH_MASK 0x00000003L
#define GB_MACROTILE_MODE7__BANK_HEIGHT_MASK 0x0000000cL
#define GB_MACROTILE_MODE7__MACRO_TILE_ASPECT_MASK 0x00000030L
#define GB_MACROTILE_MODE7__NUM_BANKS_MASK 0x000000c0L

// GB_MACROTILE_MODE8
#define GB_MACROTILE_MODE8__BANK_WIDTH_MASK 0x00000003L
#define GB_MACROTILE_MODE8__BANK_HEIGHT_MASK 0x0000000cL
#define GB_MACROTILE_MODE8__MACRO_TILE_ASPECT_MASK 0x00000030L
#define GB_MACROTILE_MODE8__NUM_BANKS_MASK 0x000000c0L

// GB_MACROTILE_MODE9
#define GB_MACROTILE_MODE9__BANK_WIDTH_MASK 0x00000003L
#define GB_MACROTILE_MODE9__BANK_HEIGHT_MASK 0x0000000cL
#define GB_MACROTILE_MODE9__MACRO_TILE_ASPECT_MASK 0x00000030L
#define GB_MACROTILE_MODE9__NUM_BANKS_MASK 0x000000c0L

// GB_MACROTILE_MODE10
#define GB_MACROTILE_MODE10__BANK_WIDTH_MASK 0x00000003L
#define GB_MACROTILE_MODE10__BANK_HEIGHT_MASK 0x0000000cL
#define GB_MACROTILE_MODE10__MACRO_TILE_ASPECT_MASK 0x00000030L
#define GB_MACROTILE_MODE10__NUM_BANKS_MASK 0x000000c0L

// GB_MACROTILE_MODE11
#define GB_MACROTILE_MODE11__BANK_WIDTH_MASK 0x00000003L
#define GB_MACROTILE_MODE11__BANK_HEIGHT_MASK 0x0000000cL
#define GB_MACROTILE_MODE11__MACRO_TILE_ASPECT_MASK 0x00000030L
#define GB_MACROTILE_MODE11__NUM_BANKS_MASK 0x000000c0L

// GB_MACROTILE_MODE12
#define GB_MACROTILE_MODE12__BANK_WIDTH_MASK 0x00000003L
#define GB_MACROTILE_MODE12__BANK_HEIGHT_MASK 0x0000000cL
#define GB_MACROTILE_MODE12__MACRO_TILE_ASPECT_MASK 0x00000030L
#define GB_MACROTILE_MODE12__NUM_BANKS_MASK 0x000000c0L

// GB_MACROTILE_MODE13
#define GB_MACROTILE_MODE13__BANK_WIDTH_MASK 0x00000003L
#define GB_MACROTILE_MODE13__BANK_HEIGHT_MASK 0x0000000cL
#define GB_MACROTILE_MODE13__MACRO_TILE_ASPECT_MASK 0x00000030L
#define GB_MACROTILE_MODE13__NUM_BANKS_MASK 0x000000c0L

// GB_MACROTILE_MODE14
#define GB_MACROTILE_MODE14__BANK_WIDTH_MASK 0x00000003L
#define GB_MACROTILE_MODE14__BANK_HEIGHT_MASK 0x0000000cL
#define GB_MACROTILE_MODE14__MACRO_TILE_ASPECT_MASK 0x00000030L
#define GB_MACROTILE_MODE14__NUM_BANKS_MASK 0x000000c0L

// GB_MACROTILE_MODE15
#define GB_MACROTILE_MODE15__BANK_WIDTH_MASK 0x00000003L
#define GB_MACROTILE_MODE15__BANK_HEIGHT_MASK 0x0000000cL
#define GB_MACROTILE_MODE15__MACRO_TILE_ASPECT_MASK 0x00000030L
#define GB_MACROTILE_MODE15__NUM_BANKS_MASK 0x000000c0L

// GB_EDC_MODE
#define GB_EDC_MODE__FORCE_SEC_ON_DED_MASK 0x00008000L
#define GB_EDC_MODE__COUNT_FED_OUT_MASK 0x00010000L
#define GB_EDC_MODE__GATE_FUE_MASK 0x00020000L
#define GB_EDC_MODE__DED_MODE_MASK 0x00300000L
#define GB_EDC_MODE__PROP_FED_MASK 0x20000000L
#define GB_EDC_MODE__BYPASS_MASK 0x80000000L

// CC_GC_EDC_CONFIG
#define CC_GC_EDC_CONFIG__WRITE_DIS_MASK 0x00000001L
#define CC_GC_EDC_CONFIG__DIS_EDC_MASK 0x00000002L

// RAS_SIGNATURE_CONTROL
#define RAS_SIGNATURE_CONTROL__ENABLE_MASK 0x00000001L

// RAS_SIGNATURE_MASK
#define RAS_SIGNATURE_MASK__INPUT_BUS_MASK_MASK 0xffffffffL

// RAS_SX_SIGNATURE0
#define RAS_SX_SIGNATURE0__SIGNATURE_MASK 0xffffffffL

// RAS_SX_SIGNATURE1
#define RAS_SX_SIGNATURE1__SIGNATURE_MASK 0xffffffffL

// RAS_SX_SIGNATURE2
#define RAS_SX_SIGNATURE2__SIGNATURE_MASK 0xffffffffL

// RAS_SX_SIGNATURE3
#define RAS_SX_SIGNATURE3__SIGNATURE_MASK 0xffffffffL

// RAS_DB_SIGNATURE0
#define RAS_DB_SIGNATURE0__SIGNATURE_MASK 0xffffffffL

// RAS_PA_SIGNATURE0
#define RAS_PA_SIGNATURE0__SIGNATURE_MASK 0xffffffffL

// RAS_VGT_SIGNATURE0
#define RAS_VGT_SIGNATURE0__SIGNATURE_MASK 0xffffffffL

// RAS_SQ_SIGNATURE0
#define RAS_SQ_SIGNATURE0__SIGNATURE_MASK 0xffffffffL

// RAS_SC_SIGNATURE0
#define RAS_SC_SIGNATURE0__SIGNATURE_MASK 0xffffffffL

// RAS_SC_SIGNATURE1
#define RAS_SC_SIGNATURE1__SIGNATURE_MASK 0xffffffffL

// RAS_SC_SIGNATURE2
#define RAS_SC_SIGNATURE2__SIGNATURE_MASK 0xffffffffL

// RAS_SC_SIGNATURE3
#define RAS_SC_SIGNATURE3__SIGNATURE_MASK 0xffffffffL

// RAS_SC_SIGNATURE4
#define RAS_SC_SIGNATURE4__SIGNATURE_MASK 0xffffffffL

// RAS_SC_SIGNATURE5
#define RAS_SC_SIGNATURE5__SIGNATURE_MASK 0xffffffffL

// RAS_SC_SIGNATURE6
#define RAS_SC_SIGNATURE6__SIGNATURE_MASK 0xffffffffL

// RAS_SC_SIGNATURE7
#define RAS_SC_SIGNATURE7__SIGNATURE_MASK 0xffffffffL

// RAS_IA_SIGNATURE0
#define RAS_IA_SIGNATURE0__SIGNATURE_MASK 0xffffffffL

// RAS_IA_SIGNATURE1
#define RAS_IA_SIGNATURE1__SIGNATURE_MASK 0xffffffffL

// RAS_SPI_SIGNATURE0
#define RAS_SPI_SIGNATURE0__SIGNATURE_MASK 0xffffffffL

// RAS_SPI_SIGNATURE1
#define RAS_SPI_SIGNATURE1__SIGNATURE_MASK 0xffffffffL

// RAS_TA_SIGNATURE0
#define RAS_TA_SIGNATURE0__SIGNATURE_MASK 0xffffffffL

// RAS_TD_SIGNATURE0
#define RAS_TD_SIGNATURE0__SIGNATURE_MASK 0xffffffffL

// RAS_CB_SIGNATURE0
#define RAS_CB_SIGNATURE0__SIGNATURE_MASK 0xffffffffL

// RAS_BCI_SIGNATURE0
#define RAS_BCI_SIGNATURE0__SIGNATURE_MASK 0xffffffffL

// RAS_BCI_SIGNATURE1
#define RAS_BCI_SIGNATURE1__SIGNATURE_MASK 0xffffffffL

// RAS_TA_SIGNATURE1
#define RAS_TA_SIGNATURE1__SIGNATURE_MASK 0xffffffffL

// TD_CNTL
#define TD_CNTL__SYNC_PHASE_SH_MASK 0x00000003L
#define TD_CNTL__SYNC_PHASE_VC_SMX_MASK 0x00000030L
#define TD_CNTL__PAD_STALL_EN_MASK 0x00000100L
#define TD_CNTL__EXTEND_LDS_STALL_MASK 0x00000600L
#define TD_CNTL__LDS_STALL_PHASE_ADJUST_MASK 0x00001800L
#define TD_CNTL__PRECISION_COMPATIBILITY_MASK 0x00008000L
#define TD_CNTL__GATHER4_FLOAT_MODE_MASK 0x00010000L
#define TD_CNTL__LD_FLOAT_MODE_MASK 0x00040000L
#define TD_CNTL__GATHER4_DX9_MODE_MASK 0x00080000L
#define TD_CNTL__DISABLE_POWER_THROTTLE_MASK 0x00100000L
#define TD_CNTL__ENABLE_ROUND_TO_ZERO_MASK 0x00200000L
#define TD_CNTL__DISABLE_2BIT_SIGNED_FORMAT_MASK 0x00800000L
#define TD_CNTL__DISABLE_MM_QNAN_COMPARE_RESULT_MASK 0x01000000L

// TD_STATUS
#define TD_STATUS__BUSY_MASK 0x80000000L

// TD_DEBUG_INDEX
#define TD_DEBUG_INDEX__INDEX_MASK 0x0000001fL

// TD_DEBUG_DATA
#define TD_DEBUG_DATA__DATA_MASK 0xffffffffL

// TD_DSM_CNTL
#define TD_DSM_CNTL__TD_SS_FIFO_LO_DSM_IRRITATOR_DATA_MASK 0x00000003L
#define TD_DSM_CNTL__TD_SS_FIFO_LO_ENABLE_SINGLE_WRITE_MASK 0x00000004L
#define TD_DSM_CNTL__TD_SS_FIFO_HI_DSM_IRRITATOR_DATA_MASK 0x00000018L
#define TD_DSM_CNTL__TD_SS_FIFO_HI_ENABLE_SINGLE_WRITE_MASK 0x00000020L
#define TD_DSM_CNTL__TD_CS_FIFO_DSM_IRRITATOR_DATA_MASK 0x000000c0L
#define TD_DSM_CNTL__TD_CS_FIFO_ENABLE_SINGLE_WRITE_MASK 0x00000100L

// TD_DSM_CNTL2
#define TD_DSM_CNTL2__TD_SS_FIFO_LO_ENABLE_ERROR_INJECT_MASK 0x00000003L
#define TD_DSM_CNTL2__TD_SS_FIFO_LO_SELECT_INJECT_DELAY_MASK 0x00000004L
#define TD_DSM_CNTL2__TD_SS_FIFO_HI_ENABLE_ERROR_INJECT_MASK 0x00000018L
#define TD_DSM_CNTL2__TD_SS_FIFO_HI_SELECT_INJECT_DELAY_MASK 0x00000020L
#define TD_DSM_CNTL2__TD_CS_FIFO_ENABLE_ERROR_INJECT_MASK 0x000000c0L
#define TD_DSM_CNTL2__TD_CS_FIFO_SELECT_INJECT_DELAY_MASK 0x00000100L
#define TD_DSM_CNTL2__TD_INJECT_DELAY_MASK 0xfc000000L

// TD_SCRATCH
#define TD_SCRATCH__SCRATCH_MASK 0xffffffffL

// TA_CNTL
#define TA_CNTL__FX_XNACK_CREDIT_MASK 0x0000007fL
#define TA_CNTL__SQ_XNACK_CREDIT_MASK 0x00001e00L
#define TA_CNTL__TC_DATA_CREDIT_MASK 0x0000e000L
#define TA_CNTL__ALIGNER_CREDIT_MASK 0x001f0000L
#define TA_CNTL__TD_FIFO_CREDIT_MASK 0xffc00000L

// TA_CNTL_AUX
#define TA_CNTL_AUX__SCOAL_DSWIZZLE_N_MASK 0x00000001L
#define TA_CNTL_AUX__RESERVED_MASK 0x0000000eL
#define TA_CNTL_AUX__TFAULT_EN_OVERRIDE_MASK 0x00000020L
#define TA_CNTL_AUX__GATHERH_DST_SEL_MASK 0x00000040L
#define TA_CNTL_AUX__DISABLE_GATHER4_BC_SWIZZLE_MASK 0x00000080L
#define TA_CNTL_AUX__NONIMG_ANISO_BYPASS_MASK 0x00000200L
#define TA_CNTL_AUX__ANISO_HALF_THRESH_MASK 0x00000c00L
#define TA_CNTL_AUX__ANISO_ERROR_FP_VBIAS_MASK 0x00001000L
#define TA_CNTL_AUX__ANISO_STEP_ORDER_MASK 0x00002000L
#define TA_CNTL_AUX__ANISO_STEP_MASK 0x00004000L
#define TA_CNTL_AUX__MINMAG_UNNORM_MASK 0x00008000L
#define TA_CNTL_AUX__ANISO_WEIGHT_MODE_MASK 0x00010000L
#define TA_CNTL_AUX__ANISO_RATIO_LUT_MASK 0x00020000L
#define TA_CNTL_AUX__ANISO_TAP_MASK 0x00040000L
#define TA_CNTL_AUX__ANISO_MIP_ADJ_MODE_MASK 0x00080000L
#define TA_CNTL_AUX__DETERMINISM_RESERVED_DISABLE_MASK 0x00100000L
#define TA_CNTL_AUX__DETERMINISM_OPCODE_STRICT_DISABLE_MASK 0x00200000L
#define TA_CNTL_AUX__DETERMINISM_MISC_DISABLE_MASK 0x00400000L
#define TA_CNTL_AUX__DETERMINISM_SAMPLE_C_DFMT_DISABLE_MASK 0x00800000L
#define TA_CNTL_AUX__DETERMINISM_SAMPLER_MSAA_DISABLE_MASK 0x01000000L
#define TA_CNTL_AUX__DETERMINISM_WRITEOP_READFMT_DISABLE_MASK 0x02000000L
#define TA_CNTL_AUX__DETERMINISM_DFMT_NFMT_DISABLE_MASK 0x04000000L
#define TA_CNTL_AUX__DISABLE_DWORD_X2_COALESCE_MASK 0x08000000L
#define TA_CNTL_AUX__CUBEMAP_SLICE_CLAMP_MASK 0x10000000L
#define TA_CNTL_AUX__TRUNC_SMALL_NEG_MASK 0x20000000L
#define TA_CNTL_AUX__ARRAY_ROUND_MODE_MASK 0xc0000000L

// TA_RESERVED_010C
#define TA_RESERVED_010C__Unused_MASK 0xffffffffL

// TA_GRAD_ADJ
#define TA_GRAD_ADJ__GRAD_ADJ_0_MASK 0x000000ffL
#define TA_GRAD_ADJ__GRAD_ADJ_1_MASK 0x0000ff00L
#define TA_GRAD_ADJ__GRAD_ADJ_2_MASK 0x00ff0000L
#define TA_GRAD_ADJ__GRAD_ADJ_3_MASK 0xff000000L

// TA_STATUS
#define TA_STATUS__FG_PFIFO_EMPTYB_MASK 0x00001000L
#define TA_STATUS__FG_LFIFO_EMPTYB_MASK 0x00002000L
#define TA_STATUS__FG_SFIFO_EMPTYB_MASK 0x00004000L
#define TA_STATUS__FL_PFIFO_EMPTYB_MASK 0x00010000L
#define TA_STATUS__FL_LFIFO_EMPTYB_MASK 0x00020000L
#define TA_STATUS__FL_SFIFO_EMPTYB_MASK 0x00040000L
#define TA_STATUS__FA_PFIFO_EMPTYB_MASK 0x00100000L
#define TA_STATUS__FA_LFIFO_EMPTYB_MASK 0x00200000L
#define TA_STATUS__FA_SFIFO_EMPTYB_MASK 0x00400000L
#define TA_STATUS__IN_BUSY_MASK 0x01000000L
#define TA_STATUS__FG_BUSY_MASK 0x02000000L
#define TA_STATUS__LA_BUSY_MASK 0x04000000L
#define TA_STATUS__FL_BUSY_MASK 0x08000000L
#define TA_STATUS__TA_BUSY_MASK 0x10000000L
#define TA_STATUS__FA_BUSY_MASK 0x20000000L
#define TA_STATUS__AL_BUSY_MASK 0x40000000L
#define TA_STATUS__BUSY_MASK 0x80000000L

// TA_DEBUG_INDEX
#define TA_DEBUG_INDEX__INDEX_MASK 0x0000001fL

// TA_DEBUG_DATA
#define TA_DEBUG_DATA__DATA_MASK 0xffffffffL

// TA_SCRATCH
#define TA_SCRATCH__SCRATCH_MASK 0xffffffffL

// TCP_INVALIDATE
#define TCP_INVALIDATE__START_MASK 0x00000001L

// TCP_STATUS
#define TCP_STATUS__TCP_BUSY_MASK 0x00000001L
#define TCP_STATUS__INPUT_BUSY_MASK 0x00000002L
#define TCP_STATUS__ADRS_BUSY_MASK 0x00000004L
#define TCP_STATUS__TAGRAMS_BUSY_MASK 0x00000008L
#define TCP_STATUS__CNTRL_BUSY_MASK 0x00000010L
#define TCP_STATUS__LFIFO_BUSY_MASK 0x00000020L
#define TCP_STATUS__READ_BUSY_MASK 0x00000040L
#define TCP_STATUS__FORMAT_BUSY_MASK 0x00000080L
#define TCP_STATUS__VM_BUSY_MASK 0x00000100L

// TCP_CNTL
#define TCP_CNTL__FORCE_HIT_MASK 0x00000001L
#define TCP_CNTL__FORCE_MISS_MASK 0x00000002L
#define TCP_CNTL__L1_SIZE_MASK 0x0000000cL
#define TCP_CNTL__FLAT_BUF_HASH_ENABLE_MASK 0x00000010L
#define TCP_CNTL__FLAT_BUF_CACHE_SWIZZLE_MASK 0x00000020L
#define TCP_CNTL__FORCE_EOW_TOTAL_CNT_MASK 0x001f8000L
#define TCP_CNTL__FORCE_EOW_TAGRAM_CNT_MASK 0x0fc00000L
#define TCP_CNTL__DISABLE_Z_MAP_MASK 0x10000000L
#define TCP_CNTL__INV_ALL_VMIDS_MASK 0x20000000L
#define TCP_CNTL__ASTC_VE_MSB_TOLERANT_MASK 0x40000000L

// TCP_CHAN_STEER_LO
#define TCP_CHAN_STEER_LO__CHAN0_MASK 0x0000000fL
#define TCP_CHAN_STEER_LO__CHAN1_MASK 0x000000f0L
#define TCP_CHAN_STEER_LO__CHAN2_MASK 0x00000f00L
#define TCP_CHAN_STEER_LO__CHAN3_MASK 0x0000f000L
#define TCP_CHAN_STEER_LO__CHAN4_MASK 0x000f0000L
#define TCP_CHAN_STEER_LO__CHAN5_MASK 0x00f00000L
#define TCP_CHAN_STEER_LO__CHAN6_MASK 0x0f000000L
#define TCP_CHAN_STEER_LO__CHAN7_MASK 0xf0000000L

// TCP_CHAN_STEER_HI
#define TCP_CHAN_STEER_HI__CHAN8_MASK 0x0000000fL
#define TCP_CHAN_STEER_HI__CHAN9_MASK 0x000000f0L
#define TCP_CHAN_STEER_HI__CHANA_MASK 0x00000f00L
#define TCP_CHAN_STEER_HI__CHANB_MASK 0x0000f000L
#define TCP_CHAN_STEER_HI__CHANC_MASK 0x000f0000L
#define TCP_CHAN_STEER_HI__CHAND_MASK 0x00f00000L
#define TCP_CHAN_STEER_HI__CHANE_MASK 0x0f000000L
#define TCP_CHAN_STEER_HI__CHANF_MASK 0xf0000000L

// TCP_ADDR_CONFIG
#define TCP_ADDR_CONFIG__NUM_TCC_BANKS_MASK 0x0000000fL
#define TCP_ADDR_CONFIG__NUM_BANKS_MASK 0x00000030L
#define TCP_ADDR_CONFIG__COLHI_WIDTH_MASK 0x000001c0L
#define TCP_ADDR_CONFIG__RB_SPLIT_COLHI_MASK 0x00000200L

// TCP_CREDIT
#define TCP_CREDIT__LFIFO_CREDIT_MASK 0x000003ffL
#define TCP_CREDIT__REQ_FIFO_CREDIT_MASK 0x007f0000L
#define TCP_CREDIT__TD_CREDIT_MASK 0xe0000000L

// TCP_DEBUG_INDEX
#define TCP_DEBUG_INDEX__INDEX_MASK 0x0000001fL

// TCP_DEBUG_DATA
#define TCP_DEBUG_DATA__DATA_MASK 0x00ffffffL

// TCP_BUFFER_ADDR_HASH_CNTL
#define TCP_BUFFER_ADDR_HASH_CNTL__CHANNEL_BITS_MASK 0x00000007L
#define TCP_BUFFER_ADDR_HASH_CNTL__BANK_BITS_MASK 0x00000700L
#define TCP_BUFFER_ADDR_HASH_CNTL__CHANNEL_XOR_COUNT_MASK 0x00070000L
#define TCP_BUFFER_ADDR_HASH_CNTL__BANK_XOR_COUNT_MASK 0x07000000L

// TCP_EDC_CNT
#define TCP_EDC_CNT__SEC_COUNT_MASK 0x000000ffL
#define TCP_EDC_CNT__LFIFO_SED_COUNT_MASK 0x0000ff00L
#define TCP_EDC_CNT__DED_COUNT_MASK 0x00ff0000L

// TC_CFG_L1_LOAD_POLICY0
#define TC_CFG_L1_LOAD_POLICY0__POLICY_0_MASK 0x00000003L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_1_MASK 0x0000000cL
#define TC_CFG_L1_LOAD_POLICY0__POLICY_2_MASK 0x00000030L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_3_MASK 0x000000c0L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_4_MASK 0x00000300L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_5_MASK 0x00000c00L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_6_MASK 0x00003000L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_7_MASK 0x0000c000L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_8_MASK 0x00030000L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_9_MASK 0x000c0000L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_10_MASK 0x00300000L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_11_MASK 0x00c00000L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_12_MASK 0x03000000L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_13_MASK 0x0c000000L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_14_MASK 0x30000000L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_15_MASK 0xc0000000L

// TC_CFG_L1_LOAD_POLICY1
#define TC_CFG_L1_LOAD_POLICY1__POLICY_16_MASK 0x00000003L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_17_MASK 0x0000000cL
#define TC_CFG_L1_LOAD_POLICY1__POLICY_18_MASK 0x00000030L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_19_MASK 0x000000c0L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_20_MASK 0x00000300L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_21_MASK 0x00000c00L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_22_MASK 0x00003000L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_23_MASK 0x0000c000L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_24_MASK 0x00030000L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_25_MASK 0x000c0000L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_26_MASK 0x00300000L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_27_MASK 0x00c00000L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_28_MASK 0x03000000L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_29_MASK 0x0c000000L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_30_MASK 0x30000000L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_31_MASK 0xc0000000L

// TC_CFG_L1_STORE_POLICY
#define TC_CFG_L1_STORE_POLICY__POLICY_0_MASK 0x00000001L
#define TC_CFG_L1_STORE_POLICY__POLICY_1_MASK 0x00000002L
#define TC_CFG_L1_STORE_POLICY__POLICY_2_MASK 0x00000004L
#define TC_CFG_L1_STORE_POLICY__POLICY_3_MASK 0x00000008L
#define TC_CFG_L1_STORE_POLICY__POLICY_4_MASK 0x00000010L
#define TC_CFG_L1_STORE_POLICY__POLICY_5_MASK 0x00000020L
#define TC_CFG_L1_STORE_POLICY__POLICY_6_MASK 0x00000040L
#define TC_CFG_L1_STORE_POLICY__POLICY_7_MASK 0x00000080L
#define TC_CFG_L1_STORE_POLICY__POLICY_8_MASK 0x00000100L
#define TC_CFG_L1_STORE_POLICY__POLICY_9_MASK 0x00000200L
#define TC_CFG_L1_STORE_POLICY__POLICY_10_MASK 0x00000400L
#define TC_CFG_L1_STORE_POLICY__POLICY_11_MASK 0x00000800L
#define TC_CFG_L1_STORE_POLICY__POLICY_12_MASK 0x00001000L
#define TC_CFG_L1_STORE_POLICY__POLICY_13_MASK 0x00002000L
#define TC_CFG_L1_STORE_POLICY__POLICY_14_MASK 0x00004000L
#define TC_CFG_L1_STORE_POLICY__POLICY_15_MASK 0x00008000L
#define TC_CFG_L1_STORE_POLICY__POLICY_16_MASK 0x00010000L
#define TC_CFG_L1_STORE_POLICY__POLICY_17_MASK 0x00020000L
#define TC_CFG_L1_STORE_POLICY__POLICY_18_MASK 0x00040000L
#define TC_CFG_L1_STORE_POLICY__POLICY_19_MASK 0x00080000L
#define TC_CFG_L1_STORE_POLICY__POLICY_20_MASK 0x00100000L
#define TC_CFG_L1_STORE_POLICY__POLICY_21_MASK 0x00200000L
#define TC_CFG_L1_STORE_POLICY__POLICY_22_MASK 0x00400000L
#define TC_CFG_L1_STORE_POLICY__POLICY_23_MASK 0x00800000L
#define TC_CFG_L1_STORE_POLICY__POLICY_24_MASK 0x01000000L
#define TC_CFG_L1_STORE_POLICY__POLICY_25_MASK 0x02000000L
#define TC_CFG_L1_STORE_POLICY__POLICY_26_MASK 0x04000000L
#define TC_CFG_L1_STORE_POLICY__POLICY_27_MASK 0x08000000L
#define TC_CFG_L1_STORE_POLICY__POLICY_28_MASK 0x10000000L
#define TC_CFG_L1_STORE_POLICY__POLICY_29_MASK 0x20000000L
#define TC_CFG_L1_STORE_POLICY__POLICY_30_MASK 0x40000000L
#define TC_CFG_L1_STORE_POLICY__POLICY_31_MASK 0x80000000L

// TC_CFG_L2_LOAD_POLICY0
#define TC_CFG_L2_LOAD_POLICY0__POLICY_0_MASK 0x00000003L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_1_MASK 0x0000000cL
#define TC_CFG_L2_LOAD_POLICY0__POLICY_2_MASK 0x00000030L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_3_MASK 0x000000c0L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_4_MASK 0x00000300L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_5_MASK 0x00000c00L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_6_MASK 0x00003000L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_7_MASK 0x0000c000L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_8_MASK 0x00030000L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_9_MASK 0x000c0000L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_10_MASK 0x00300000L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_11_MASK 0x00c00000L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_12_MASK 0x03000000L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_13_MASK 0x0c000000L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_14_MASK 0x30000000L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_15_MASK 0xc0000000L

// TC_CFG_L2_LOAD_POLICY1
#define TC_CFG_L2_LOAD_POLICY1__POLICY_16_MASK 0x00000003L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_17_MASK 0x0000000cL
#define TC_CFG_L2_LOAD_POLICY1__POLICY_18_MASK 0x00000030L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_19_MASK 0x000000c0L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_20_MASK 0x00000300L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_21_MASK 0x00000c00L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_22_MASK 0x00003000L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_23_MASK 0x0000c000L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_24_MASK 0x00030000L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_25_MASK 0x000c0000L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_26_MASK 0x00300000L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_27_MASK 0x00c00000L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_28_MASK 0x03000000L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_29_MASK 0x0c000000L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_30_MASK 0x30000000L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_31_MASK 0xc0000000L

// TC_CFG_L2_STORE_POLICY0
#define TC_CFG_L2_STORE_POLICY0__POLICY_0_MASK 0x00000003L
#define TC_CFG_L2_STORE_POLICY0__POLICY_1_MASK 0x0000000cL
#define TC_CFG_L2_STORE_POLICY0__POLICY_2_MASK 0x00000030L
#define TC_CFG_L2_STORE_POLICY0__POLICY_3_MASK 0x000000c0L
#define TC_CFG_L2_STORE_POLICY0__POLICY_4_MASK 0x00000300L
#define TC_CFG_L2_STORE_POLICY0__POLICY_5_MASK 0x00000c00L
#define TC_CFG_L2_STORE_POLICY0__POLICY_6_MASK 0x00003000L
#define TC_CFG_L2_STORE_POLICY0__POLICY_7_MASK 0x0000c000L
#define TC_CFG_L2_STORE_POLICY0__POLICY_8_MASK 0x00030000L
#define TC_CFG_L2_STORE_POLICY0__POLICY_9_MASK 0x000c0000L
#define TC_CFG_L2_STORE_POLICY0__POLICY_10_MASK 0x00300000L
#define TC_CFG_L2_STORE_POLICY0__POLICY_11_MASK 0x00c00000L
#define TC_CFG_L2_STORE_POLICY0__POLICY_12_MASK 0x03000000L
#define TC_CFG_L2_STORE_POLICY0__POLICY_13_MASK 0x0c000000L
#define TC_CFG_L2_STORE_POLICY0__POLICY_14_MASK 0x30000000L
#define TC_CFG_L2_STORE_POLICY0__POLICY_15_MASK 0xc0000000L

// TC_CFG_L2_STORE_POLICY1
#define TC_CFG_L2_STORE_POLICY1__POLICY_16_MASK 0x00000003L
#define TC_CFG_L2_STORE_POLICY1__POLICY_17_MASK 0x0000000cL
#define TC_CFG_L2_STORE_POLICY1__POLICY_18_MASK 0x00000030L
#define TC_CFG_L2_STORE_POLICY1__POLICY_19_MASK 0x000000c0L
#define TC_CFG_L2_STORE_POLICY1__POLICY_20_MASK 0x00000300L
#define TC_CFG_L2_STORE_POLICY1__POLICY_21_MASK 0x00000c00L
#define TC_CFG_L2_STORE_POLICY1__POLICY_22_MASK 0x00003000L
#define TC_CFG_L2_STORE_POLICY1__POLICY_23_MASK 0x0000c000L
#define TC_CFG_L2_STORE_POLICY1__POLICY_24_MASK 0x00030000L
#define TC_CFG_L2_STORE_POLICY1__POLICY_25_MASK 0x000c0000L
#define TC_CFG_L2_STORE_POLICY1__POLICY_26_MASK 0x00300000L
#define TC_CFG_L2_STORE_POLICY1__POLICY_27_MASK 0x00c00000L
#define TC_CFG_L2_STORE_POLICY1__POLICY_28_MASK 0x03000000L
#define TC_CFG_L2_STORE_POLICY1__POLICY_29_MASK 0x0c000000L
#define TC_CFG_L2_STORE_POLICY1__POLICY_30_MASK 0x30000000L
#define TC_CFG_L2_STORE_POLICY1__POLICY_31_MASK 0xc0000000L

// TC_CFG_L2_ATOMIC_POLICY
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_0_MASK 0x00000003L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_1_MASK 0x0000000cL
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_2_MASK 0x00000030L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_3_MASK 0x000000c0L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_4_MASK 0x00000300L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_5_MASK 0x00000c00L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_6_MASK 0x00003000L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_7_MASK 0x0000c000L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_8_MASK 0x00030000L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_9_MASK 0x000c0000L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_10_MASK 0x00300000L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_11_MASK 0x00c00000L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_12_MASK 0x03000000L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_13_MASK 0x0c000000L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_14_MASK 0x30000000L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_15_MASK 0xc0000000L

// TC_CFG_L1_VOLATILE
#define TC_CFG_L1_VOLATILE__VOL_MASK 0x0000000fL

// TC_CFG_L2_VOLATILE
#define TC_CFG_L2_VOLATILE__VOL_MASK 0x0000000fL

// TCI_STATUS
#define TCI_STATUS__TCI_BUSY_MASK 0x00000001L

// TCI_CNTL_1
#define TCI_CNTL_1__WBINVL1_NUM_CYCLES_MASK 0x0000ffffL
#define TCI_CNTL_1__REQ_FIFO_DEPTH_MASK 0x00ff0000L
#define TCI_CNTL_1__WDATA_RAM_DEPTH_MASK 0xff000000L

// TCI_CNTL_2
#define TCI_CNTL_2__L1_INVAL_ON_WBINVL2_MASK 0x00000001L
#define TCI_CNTL_2__TCA_MAX_CREDIT_MASK 0x000001feL

// TCP_WATCH0_ADDR_H
#define TCP_WATCH0_ADDR_H__ADDR_MASK 0x0000ffffL

// TCP_WATCH1_ADDR_H
#define TCP_WATCH1_ADDR_H__ADDR_MASK 0x0000ffffL

// TCP_WATCH2_ADDR_H
#define TCP_WATCH2_ADDR_H__ADDR_MASK 0x0000ffffL

// TCP_WATCH3_ADDR_H
#define TCP_WATCH3_ADDR_H__ADDR_MASK 0x0000ffffL

// TCP_WATCH0_ADDR_L
#define TCP_WATCH0_ADDR_L__ADDR_MASK 0xffffffc0L

// TCP_WATCH1_ADDR_L
#define TCP_WATCH1_ADDR_L__ADDR_MASK 0xffffffc0L

// TCP_WATCH2_ADDR_L
#define TCP_WATCH2_ADDR_L__ADDR_MASK 0xffffffc0L

// TCP_WATCH3_ADDR_L
#define TCP_WATCH3_ADDR_L__ADDR_MASK 0xffffffc0L

// TCP_WATCH0_CNTL
#define TCP_WATCH0_CNTL__MASK_MASK 0x00ffffffL
#define TCP_WATCH0_CNTL__VMID_MASK 0x0f000000L
#define TCP_WATCH0_CNTL__ATC_MASK 0x10000000L
#define TCP_WATCH0_CNTL__MODE_MASK 0x60000000L
#define TCP_WATCH0_CNTL__VALID_MASK 0x80000000L

// TCP_WATCH1_CNTL
#define TCP_WATCH1_CNTL__MASK_MASK 0x00ffffffL
#define TCP_WATCH1_CNTL__VMID_MASK 0x0f000000L
#define TCP_WATCH1_CNTL__ATC_MASK 0x10000000L
#define TCP_WATCH1_CNTL__MODE_MASK 0x60000000L
#define TCP_WATCH1_CNTL__VALID_MASK 0x80000000L

// TCP_WATCH2_CNTL
#define TCP_WATCH2_CNTL__MASK_MASK 0x00ffffffL
#define TCP_WATCH2_CNTL__VMID_MASK 0x0f000000L
#define TCP_WATCH2_CNTL__ATC_MASK 0x10000000L
#define TCP_WATCH2_CNTL__MODE_MASK 0x60000000L
#define TCP_WATCH2_CNTL__VALID_MASK 0x80000000L

// TCP_WATCH3_CNTL
#define TCP_WATCH3_CNTL__MASK_MASK 0x00ffffffL
#define TCP_WATCH3_CNTL__VMID_MASK 0x0f000000L
#define TCP_WATCH3_CNTL__ATC_MASK 0x10000000L
#define TCP_WATCH3_CNTL__MODE_MASK 0x60000000L
#define TCP_WATCH3_CNTL__VALID_MASK 0x80000000L

// TCP_GATCL1_CNTL
#define TCP_GATCL1_CNTL__INVALIDATE_ALL_VMID_MASK 0x02000000L
#define TCP_GATCL1_CNTL__FORCE_MISS_MASK 0x04000000L
#define TCP_GATCL1_CNTL__FORCE_IN_ORDER_MASK 0x08000000L
#define TCP_GATCL1_CNTL__REDUCE_FIFO_DEPTH_BY_2_MASK 0x30000000L
#define TCP_GATCL1_CNTL__REDUCE_CACHE_SIZE_BY_2_MASK 0xc0000000L

// TCP_ATC_EDC_GATCL1_CNT
#define TCP_ATC_EDC_GATCL1_CNT__DATA_SEC_MASK 0x000000ffL

// TCP_GATCL1_DSM_CNTL
#define TCP_GATCL1_DSM_CNTL__SEL_DSM_TCP_GATCL1_IRRITATOR_DATA_A0_MASK 0x00000001L
#define TCP_GATCL1_DSM_CNTL__SEL_DSM_TCP_GATCL1_IRRITATOR_DATA_A1_MASK 0x00000002L
#define TCP_GATCL1_DSM_CNTL__TCP_GATCL1_ENABLE_SINGLE_WRITE_A_MASK 0x00000004L

// TCP_CNTL2
#define TCP_CNTL2__LS_DISABLE_CLOCKS_MASK 0x000000ffL

// TCP_UTCL1_CNTL1
#define TCP_UTCL1_CNTL1__FORCE_4K_L2_RESP_MASK 0x00000001L
#define TCP_UTCL1_CNTL1__GPUVM_64K_DEFAULT_MASK 0x00000002L
#define TCP_UTCL1_CNTL1__GPUVM_PERM_MODE_MASK 0x00000004L
#define TCP_UTCL1_CNTL1__RESP_MODE_MASK 0x00000018L
#define TCP_UTCL1_CNTL1__RESP_FAULT_MODE_MASK 0x00000060L
#define TCP_UTCL1_CNTL1__CLIENTID_MASK 0x0000ff80L
#define TCP_UTCL1_CNTL1__REG_INV_VMID_MASK 0x00780000L
#define TCP_UTCL1_CNTL1__REG_INV_ALL_VMID_MASK 0x00800000L
#define TCP_UTCL1_CNTL1__REG_INV_TOGGLE_MASK 0x01000000L
#define TCP_UTCL1_CNTL1__CLIENT_INVALIDATE_ALL_VMID_MASK 0x02000000L
#define TCP_UTCL1_CNTL1__FORCE_MISS_MASK 0x04000000L
#define TCP_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2_MASK 0x30000000L
#define TCP_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2_MASK 0xc0000000L

// TCP_UTCL1_CNTL2
#define TCP_UTCL1_CNTL2__SPARE_MASK 0x000000ffL
#define TCP_UTCL1_CNTL2__MTYPE_OVRD_DIS_MASK 0x00000200L
#define TCP_UTCL1_CNTL2__ANY_LINE_VALID_MASK 0x00000400L
#define TCP_UTCL1_CNTL2__GPUVM_INV_MODE_MASK 0x00001000L
#define TCP_UTCL1_CNTL2__FORCE_SNOOP_MASK 0x00004000L
#define TCP_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK_MASK 0x00008000L
#define TCP_UTCL1_CNTL2__FORCE_FRAG_2M_TO_64K_MASK 0x04000000L

// TCP_UTCL1_STATUS
#define TCP_UTCL1_STATUS__FAULT_DETECTED_MASK 0x00000001L
#define TCP_UTCL1_STATUS__RETRY_DETECTED_MASK 0x00000002L
#define TCP_UTCL1_STATUS__PRT_DETECTED_MASK 0x00000004L

// TCP_PERFCOUNTER_FILTER
#define TCP_PERFCOUNTER_FILTER__BUFFER_MASK 0x00000001L
#define TCP_PERFCOUNTER_FILTER__FLAT_MASK 0x00000002L
#define TCP_PERFCOUNTER_FILTER__DIM_MASK 0x0000001cL
#define TCP_PERFCOUNTER_FILTER__DATA_FORMAT_MASK 0x000007e0L
#define TCP_PERFCOUNTER_FILTER__NUM_FORMAT_MASK 0x00007800L
#define TCP_PERFCOUNTER_FILTER__SW_MODE_MASK 0x000f8000L
#define TCP_PERFCOUNTER_FILTER__NUM_SAMPLES_MASK 0x00300000L
#define TCP_PERFCOUNTER_FILTER__OPCODE_TYPE_MASK 0x01c00000L
#define TCP_PERFCOUNTER_FILTER__GLC_MASK 0x02000000L
#define TCP_PERFCOUNTER_FILTER__SLC_MASK 0x04000000L
#define TCP_PERFCOUNTER_FILTER__COMPRESSION_ENABLE_MASK 0x08000000L
#define TCP_PERFCOUNTER_FILTER__ADDR_MODE_MASK 0x70000000L

// TCP_PERFCOUNTER_FILTER_EN
#define TCP_PERFCOUNTER_FILTER_EN__BUFFER_MASK 0x00000001L
#define TCP_PERFCOUNTER_FILTER_EN__FLAT_MASK 0x00000002L
#define TCP_PERFCOUNTER_FILTER_EN__DIM_MASK 0x00000004L
#define TCP_PERFCOUNTER_FILTER_EN__DATA_FORMAT_MASK 0x00000008L
#define TCP_PERFCOUNTER_FILTER_EN__NUM_FORMAT_MASK 0x00000010L
#define TCP_PERFCOUNTER_FILTER_EN__SW_MODE_MASK 0x00000020L
#define TCP_PERFCOUNTER_FILTER_EN__NUM_SAMPLES_MASK 0x00000040L
#define TCP_PERFCOUNTER_FILTER_EN__OPCODE_TYPE_MASK 0x00000080L
#define TCP_PERFCOUNTER_FILTER_EN__GLC_MASK 0x00000100L
#define TCP_PERFCOUNTER_FILTER_EN__SLC_MASK 0x00000200L
#define TCP_PERFCOUNTER_FILTER_EN__COMPRESSION_ENABLE_MASK 0x00000400L
#define TCP_PERFCOUNTER_FILTER_EN__ADDR_MODE_MASK 0x00000800L

// TA_BC_BASE_ADDR
#define TA_BC_BASE_ADDR__ADDRESS_MASK 0xffffffffL

// TA_BC_BASE_ADDR_HI
#define TA_BC_BASE_ADDR_HI__ADDRESS_MASK 0x000000ffL

// TA_CS_BC_BASE_ADDR
#define TA_CS_BC_BASE_ADDR__ADDRESS_MASK 0xffffffffL

// TA_CS_BC_BASE_ADDR_HI
#define TA_CS_BC_BASE_ADDR_HI__ADDRESS_MASK 0x000000ffL

// TA_GRAD_ADJ_UCONFIG
#define TA_GRAD_ADJ_UCONFIG__GRAD_ADJ_0_MASK 0x000000ffL
#define TA_GRAD_ADJ_UCONFIG__GRAD_ADJ_1_MASK 0x0000ff00L
#define TA_GRAD_ADJ_UCONFIG__GRAD_ADJ_2_MASK 0x00ff0000L
#define TA_GRAD_ADJ_UCONFIG__GRAD_ADJ_3_MASK 0xff000000L

// TD_PERFCOUNTER0_LO
#define TD_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// TD_PERFCOUNTER1_LO
#define TD_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// TD_PERFCOUNTER0_HI
#define TD_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// TD_PERFCOUNTER1_HI
#define TD_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// TA_PERFCOUNTER0_LO
#define TA_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// TA_PERFCOUNTER1_LO
#define TA_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// TA_PERFCOUNTER0_HI
#define TA_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// TA_PERFCOUNTER1_HI
#define TA_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// TCP_PERFCOUNTER0_LO
#define TCP_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// TCP_PERFCOUNTER1_LO
#define TCP_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// TCP_PERFCOUNTER2_LO
#define TCP_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// TCP_PERFCOUNTER3_LO
#define TCP_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// TCP_PERFCOUNTER0_HI
#define TCP_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// TCP_PERFCOUNTER1_HI
#define TCP_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// TCP_PERFCOUNTER2_HI
#define TCP_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// TCP_PERFCOUNTER3_HI
#define TCP_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// TD_PERFCOUNTER0_SELECT
#define TD_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0x000000ffL
#define TD_PERFCOUNTER0_SELECT__PERF_SEL1_MASK 0x0003fc00L
#define TD_PERFCOUNTER0_SELECT__CNTR_MODE_MASK 0x00f00000L
#define TD_PERFCOUNTER0_SELECT__PERF_MODE1_MASK 0x0f000000L
#define TD_PERFCOUNTER0_SELECT__PERF_MODE_MASK 0xf0000000L

// TD_PERFCOUNTER1_SELECT
#define TD_PERFCOUNTER1_SELECT__PERF_SEL_MASK 0x000000ffL
#define TD_PERFCOUNTER1_SELECT__PERF_SEL1_MASK 0x0003fc00L
#define TD_PERFCOUNTER1_SELECT__CNTR_MODE_MASK 0x00f00000L
#define TD_PERFCOUNTER1_SELECT__PERF_MODE1_MASK 0x0f000000L
#define TD_PERFCOUNTER1_SELECT__PERF_MODE_MASK 0xf0000000L

// TD_PERFCOUNTER0_SELECT1
#define TD_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK 0x000000ffL
#define TD_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK 0x0003fc00L
#define TD_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK 0x0f000000L
#define TD_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK 0xf0000000L

// TA_PERFCOUNTER0_SELECT
#define TA_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0x000000ffL
#define TA_PERFCOUNTER0_SELECT__PERF_SEL1_MASK 0x0003fc00L
#define TA_PERFCOUNTER0_SELECT__CNTR_MODE_MASK 0x00f00000L
#define TA_PERFCOUNTER0_SELECT__PERF_MODE1_MASK 0x0f000000L
#define TA_PERFCOUNTER0_SELECT__PERF_MODE_MASK 0xf0000000L

// TA_PERFCOUNTER1_SELECT
#define TA_PERFCOUNTER1_SELECT__PERF_SEL_MASK 0x000000ffL
#define TA_PERFCOUNTER1_SELECT__PERF_SEL1_MASK 0x0003fc00L
#define TA_PERFCOUNTER1_SELECT__CNTR_MODE_MASK 0x00f00000L
#define TA_PERFCOUNTER1_SELECT__PERF_MODE1_MASK 0x0f000000L
#define TA_PERFCOUNTER1_SELECT__PERF_MODE_MASK 0xf0000000L

// TA_PERFCOUNTER0_SELECT1
#define TA_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK 0x000000ffL
#define TA_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK 0x0003fc00L
#define TA_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK 0x0f000000L
#define TA_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK 0xf0000000L

// TCP_PERFCOUNTER0_SELECT
#define TCP_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0x000003ffL
#define TCP_PERFCOUNTER0_SELECT__PERF_SEL1_MASK 0x000ffc00L
#define TCP_PERFCOUNTER0_SELECT__CNTR_MODE_MASK 0x00f00000L
#define TCP_PERFCOUNTER0_SELECT__PERF_MODE1_MASK 0x0f000000L
#define TCP_PERFCOUNTER0_SELECT__PERF_MODE_MASK 0xf0000000L

// TCP_PERFCOUNTER1_SELECT
#define TCP_PERFCOUNTER1_SELECT__PERF_SEL_MASK 0x000003ffL
#define TCP_PERFCOUNTER1_SELECT__PERF_SEL1_MASK 0x000ffc00L
#define TCP_PERFCOUNTER1_SELECT__CNTR_MODE_MASK 0x00f00000L
#define TCP_PERFCOUNTER1_SELECT__PERF_MODE1_MASK 0x0f000000L
#define TCP_PERFCOUNTER1_SELECT__PERF_MODE_MASK 0xf0000000L

// TCP_PERFCOUNTER0_SELECT1
#define TCP_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK 0x000003ffL
#define TCP_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK 0x000ffc00L
#define TCP_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK 0x0f000000L
#define TCP_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK 0xf0000000L

// TCP_PERFCOUNTER1_SELECT1
#define TCP_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK 0x000003ffL
#define TCP_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK 0x000ffc00L
#define TCP_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK 0x0f000000L
#define TCP_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK 0xf0000000L

// TCP_PERFCOUNTER2_SELECT
#define TCP_PERFCOUNTER2_SELECT__PERF_SEL_MASK 0x000003ffL
#define TCP_PERFCOUNTER2_SELECT__CNTR_MODE_MASK 0x00f00000L
#define TCP_PERFCOUNTER2_SELECT__PERF_MODE_MASK 0xf0000000L

// TCP_PERFCOUNTER3_SELECT
#define TCP_PERFCOUNTER3_SELECT__PERF_SEL_MASK 0x000003ffL
#define TCP_PERFCOUNTER3_SELECT__CNTR_MODE_MASK 0x00f00000L
#define TCP_PERFCOUNTER3_SELECT__PERF_MODE_MASK 0xf0000000L

// TD_CGTT_CTRL
#define TD_CGTT_CTRL__ON_DELAY_MASK 0x0000000fL
#define TD_CGTT_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define TD_CGTT_CTRL__SOFT_STALL_OVERRIDE7_MASK 0x00010000L
#define TD_CGTT_CTRL__SOFT_STALL_OVERRIDE6_MASK 0x00020000L
#define TD_CGTT_CTRL__SOFT_STALL_OVERRIDE5_MASK 0x00040000L
#define TD_CGTT_CTRL__SOFT_STALL_OVERRIDE4_MASK 0x00080000L
#define TD_CGTT_CTRL__SOFT_STALL_OVERRIDE3_MASK 0x00100000L
#define TD_CGTT_CTRL__SOFT_STALL_OVERRIDE2_MASK 0x00200000L
#define TD_CGTT_CTRL__SOFT_STALL_OVERRIDE1_MASK 0x00400000L
#define TD_CGTT_CTRL__SOFT_STALL_OVERRIDE0_MASK 0x00800000L
#define TD_CGTT_CTRL__SOFT_OVERRIDE7_MASK 0x01000000L
#define TD_CGTT_CTRL__SOFT_OVERRIDE6_MASK 0x02000000L
#define TD_CGTT_CTRL__SOFT_OVERRIDE5_MASK 0x04000000L
#define TD_CGTT_CTRL__SOFT_OVERRIDE4_MASK 0x08000000L
#define TD_CGTT_CTRL__SOFT_OVERRIDE3_MASK 0x10000000L
#define TD_CGTT_CTRL__SOFT_OVERRIDE2_MASK 0x20000000L
#define TD_CGTT_CTRL__SOFT_OVERRIDE1_MASK 0x40000000L
#define TD_CGTT_CTRL__SOFT_OVERRIDE0_MASK 0x80000000L

// TA_CGTT_CTRL
#define TA_CGTT_CTRL__ON_DELAY_MASK 0x0000000fL
#define TA_CGTT_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define TA_CGTT_CTRL__SOFT_STALL_OVERRIDE7_MASK 0x00010000L
#define TA_CGTT_CTRL__SOFT_STALL_OVERRIDE6_MASK 0x00020000L
#define TA_CGTT_CTRL__SOFT_STALL_OVERRIDE5_MASK 0x00040000L
#define TA_CGTT_CTRL__SOFT_STALL_OVERRIDE4_MASK 0x00080000L
#define TA_CGTT_CTRL__SOFT_STALL_OVERRIDE3_MASK 0x00100000L
#define TA_CGTT_CTRL__SOFT_STALL_OVERRIDE2_MASK 0x00200000L
#define TA_CGTT_CTRL__SOFT_STALL_OVERRIDE1_MASK 0x00400000L
#define TA_CGTT_CTRL__SOFT_STALL_OVERRIDE0_MASK 0x00800000L
#define TA_CGTT_CTRL__SOFT_OVERRIDE7_MASK 0x01000000L
#define TA_CGTT_CTRL__SOFT_OVERRIDE6_MASK 0x02000000L
#define TA_CGTT_CTRL__SOFT_OVERRIDE5_MASK 0x04000000L
#define TA_CGTT_CTRL__SOFT_OVERRIDE4_MASK 0x08000000L
#define TA_CGTT_CTRL__SOFT_OVERRIDE3_MASK 0x10000000L
#define TA_CGTT_CTRL__SOFT_OVERRIDE2_MASK 0x20000000L
#define TA_CGTT_CTRL__SOFT_OVERRIDE1_MASK 0x40000000L
#define TA_CGTT_CTRL__SOFT_OVERRIDE0_MASK 0x80000000L

// CGTT_TCPI_CLK_CTRL
#define CGTT_TCPI_CLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define CGTT_TCPI_CLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_TCPI_CLK_CTRL__SPARE_MASK 0x0000f000L
#define CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK 0x00010000L
#define CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK 0x00020000L
#define CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK 0x00040000L
#define CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK 0x00080000L
#define CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK 0x00100000L
#define CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK 0x00200000L
#define CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK 0x00400000L
#define CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK 0x00800000L
#define CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE7_MASK 0x01000000L
#define CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE6_MASK 0x02000000L
#define CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE5_MASK 0x04000000L
#define CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE4_MASK 0x08000000L
#define CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE3_MASK 0x10000000L
#define CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE2_MASK 0x20000000L
#define CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE1_MASK 0x40000000L
#define CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE0_MASK 0x80000000L

// CGTT_TCPF_CLK_CTRL
#define CGTT_TCPF_CLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define CGTT_TCPF_CLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_TCPF_CLK_CTRL__SPARE_MASK 0x0000f000L
#define CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK 0x00010000L
#define CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK 0x00020000L
#define CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK 0x00040000L
#define CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK 0x00080000L
#define CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK 0x00100000L
#define CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK 0x00200000L
#define CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK 0x00400000L
#define CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK 0x00800000L
#define CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE7_MASK 0x01000000L
#define CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE6_MASK 0x02000000L
#define CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE5_MASK 0x04000000L
#define CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE4_MASK 0x08000000L
#define CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE3_MASK 0x10000000L
#define CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE2_MASK 0x20000000L
#define CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE1_MASK 0x40000000L
#define CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE0_MASK 0x80000000L

// CGTT_TCI_CLK_CTRL
#define CGTT_TCI_CLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define CGTT_TCI_CLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_TCI_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK 0x00010000L
#define CGTT_TCI_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK 0x00020000L
#define CGTT_TCI_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK 0x00040000L
#define CGTT_TCI_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK 0x00080000L
#define CGTT_TCI_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK 0x00100000L
#define CGTT_TCI_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK 0x00200000L
#define CGTT_TCI_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK 0x00400000L
#define CGTT_TCI_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK 0x00800000L
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE7_MASK 0x01000000L
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE6_MASK 0x02000000L
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE5_MASK 0x04000000L
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE4_MASK 0x08000000L
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE3_MASK 0x10000000L
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE2_MASK 0x20000000L
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE1_MASK 0x40000000L
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE0_MASK 0x80000000L

// TCC_CTRL
#define TCC_CTRL__CACHE_SIZE_MASK 0x00000003L
#define TCC_CTRL__RATE_MASK 0x0000000cL
#define TCC_CTRL__WRITEBACK_MARGIN_MASK 0x000000f0L
#define TCC_CTRL__METADATA_LATENCY_FIFO_SIZE_MASK 0x00000f00L
#define TCC_CTRL__SRC_FIFO_SIZE_MASK 0x0000f000L
#define TCC_CTRL__LATENCY_FIFO_SIZE_MASK 0x000f0000L
#define TCC_CTRL__LINEAR_SET_HASH_MASK 0x00200000L
#define TCC_CTRL__MDC_SIZE_MASK 0x03000000L
#define TCC_CTRL__MDC_SECTOR_SIZE_MASK 0x0c000000L
#define TCC_CTRL__MDC_SIDEBAND_FIFO_SIZE_MASK 0xf0000000L

// TCC_CTRL2
#define TCC_CTRL2__PROBE_FIFO_SIZE_MASK 0x0000000fL

// TCC_EDC_CNT
#define TCC_EDC_CNT__CACHE_DATA_SEC_COUNT_MASK 0x00000003L
#define TCC_EDC_CNT__CACHE_DATA_DED_COUNT_MASK 0x0000000cL
#define TCC_EDC_CNT__CACHE_DIRTY_SEC_COUNT_MASK 0x00000030L
#define TCC_EDC_CNT__CACHE_DIRTY_DED_COUNT_MASK 0x000000c0L
#define TCC_EDC_CNT__HIGH_RATE_TAG_SEC_COUNT_MASK 0x00000300L
#define TCC_EDC_CNT__HIGH_RATE_TAG_DED_COUNT_MASK 0x00000c00L
#define TCC_EDC_CNT__LOW_RATE_TAG_SEC_COUNT_MASK 0x00003000L
#define TCC_EDC_CNT__LOW_RATE_TAG_DED_COUNT_MASK 0x0000c000L
#define TCC_EDC_CNT__SRC_FIFO_SEC_COUNT_MASK 0x00030000L
#define TCC_EDC_CNT__SRC_FIFO_DED_COUNT_MASK 0x000c0000L
#define TCC_EDC_CNT__IN_USE_DEC_SED_COUNT_MASK 0x00300000L
#define TCC_EDC_CNT__IN_USE_TRANSFER_SED_COUNT_MASK 0x00c00000L
#define TCC_EDC_CNT__LATENCY_FIFO_SED_COUNT_MASK 0x03000000L
#define TCC_EDC_CNT__RETURN_DATA_SED_COUNT_MASK 0x0c000000L
#define TCC_EDC_CNT__RETURN_CONTROL_SED_COUNT_MASK 0x30000000L
#define TCC_EDC_CNT__UC_ATOMIC_FIFO_SED_COUNT_MASK 0xc0000000L

// TCC_EDC_CNT2
#define TCC_EDC_CNT2__WRITE_RETURN_SED_COUNT_MASK 0x00000003L
#define TCC_EDC_CNT2__WRITE_CACHE_READ_SED_COUNT_MASK 0x0000000cL
#define TCC_EDC_CNT2__SRC_FIFO_NEXT_RAM_SED_COUNT_MASK 0x00000030L
#define TCC_EDC_CNT2__LATENCY_FIFO_NEXT_RAM_SED_COUNT_MASK 0x000000c0L
#define TCC_EDC_CNT2__CACHE_TAG_PROBE_FIFO_SED_COUNT_MASK 0x00000300L

// TCC_REDUNDANCY
#define TCC_REDUNDANCY__MC_SEL0_MASK 0x00000001L
#define TCC_REDUNDANCY__MC_SEL1_MASK 0x00000002L

// TCC_EXE_DISABLE
#define TCC_EXE_DISABLE__WRITE_DIS_MASK 0x00000001L
#define TCC_EXE_DISABLE__EXE_DISABLE_MASK 0x00000002L

// TCC_DSM_CNTL
#define TCC_DSM_CNTL__CACHE_DATA_IRRITATOR_DATA_SEL_MASK 0x00000003L
#define TCC_DSM_CNTL__CACHE_DATA_IRRITATOR_SINGLE_WRITE_MASK 0x00000004L
#define TCC_DSM_CNTL__CACHE_DATA_BANK_0_1_IRRITATOR_DATA_SEL_MASK 0x00000018L
#define TCC_DSM_CNTL__CACHE_DATA_BANK_0_1_IRRITATOR_SINGLE_WRITE_MASK 0x00000020L
#define TCC_DSM_CNTL__CACHE_DATA_BANK_1_0_IRRITATOR_DATA_SEL_MASK 0x000000c0L
#define TCC_DSM_CNTL__CACHE_DATA_BANK_1_0_IRRITATOR_SINGLE_WRITE_MASK 0x00000100L
#define TCC_DSM_CNTL__CACHE_DATA_BANK_1_1_IRRITATOR_DATA_SEL_MASK 0x00000600L
#define TCC_DSM_CNTL__CACHE_DATA_BANK_1_1_IRRITATOR_SINGLE_WRITE_MASK 0x00000800L
#define TCC_DSM_CNTL__CACHE_DIRTY_BANK_0_IRRITATOR_DATA_SEL_MASK 0x00003000L
#define TCC_DSM_CNTL__CACHE_DIRTY_BANK_0_IRRITATOR_SINGLE_WRITE_MASK 0x00004000L
#define TCC_DSM_CNTL__CACHE_DIRTY_BANK_1_IRRITATOR_DATA_SEL_MASK 0x00018000L
#define TCC_DSM_CNTL__CACHE_DIRTY_BANK_1_IRRITATOR_SINGLE_WRITE_MASK 0x00020000L
#define TCC_DSM_CNTL__HIGH_RATE_TAG_IRRITATOR_DATA_SEL_MASK 0x000c0000L
#define TCC_DSM_CNTL__HIGH_RATE_TAG_IRRITATOR_SINGLE_WRITE_MASK 0x00100000L
#define TCC_DSM_CNTL__LOW_RATE_TAG_IRRITATOR_DATA_SEL_MASK 0x00600000L
#define TCC_DSM_CNTL__LOW_RATE_TAG_IRRITATOR_SINGLE_WRITE_MASK 0x00800000L
#define TCC_DSM_CNTL__IN_USE_DEC_IRRITATOR_DATA_SEL_MASK 0x03000000L
#define TCC_DSM_CNTL__IN_USE_DEC_IRRITATOR_SINGLE_WRITE_MASK 0x04000000L
#define TCC_DSM_CNTL__IN_USE_TRANSFER_IRRITATOR_DATA_SEL_MASK 0x18000000L
#define TCC_DSM_CNTL__IN_USE_TRANSFER_IRRITATOR_SINGLE_WRITE_MASK 0x20000000L

// TCC_DSM_CNTLA
#define TCC_DSM_CNTLA__SRC_FIFO_IRRITATOR_DATA_SEL_MASK 0x00000003L
#define TCC_DSM_CNTLA__SRC_FIFO_IRRITATOR_SINGLE_WRITE_MASK 0x00000004L
#define TCC_DSM_CNTLA__UC_ATOMIC_FIFO_IRRITATOR_DATA_SEL_MASK 0x00000018L
#define TCC_DSM_CNTLA__UC_ATOMIC_FIFO_IRRITATOR_SINGLE_WRITE_MASK 0x00000020L
#define TCC_DSM_CNTLA__WRITE_RETURN_IRRITATOR_DATA_SEL_MASK 0x000000c0L
#define TCC_DSM_CNTLA__WRITE_RETURN_IRRITATOR_SINGLE_WRITE_MASK 0x00000100L
#define TCC_DSM_CNTLA__WRITE_CACHE_READ_IRRITATOR_DATA_SEL_MASK 0x00000600L
#define TCC_DSM_CNTLA__WRITE_CACHE_READ_IRRITATOR_SINGLE_WRITE_MASK 0x00000800L
#define TCC_DSM_CNTLA__SRC_FIFO_NEXT_RAM_IRRITATOR_DATA_SEL_MASK 0x00003000L
#define TCC_DSM_CNTLA__SRC_FIFO_NEXT_RAM_IRRITATOR_SINGLE_WRITE_MASK 0x00004000L
#define TCC_DSM_CNTLA__LATENCY_FIFO_NEXT_RAM_IRRITATOR_DATA_SEL_MASK 0x00018000L
#define TCC_DSM_CNTLA__LATENCY_FIFO_NEXT_RAM_IRRITATOR_SINGLE_WRITE_MASK 0x00020000L
#define TCC_DSM_CNTLA__CACHE_TAG_PROBE_FIFO_IRRITATOR_DATA_SEL_MASK 0x000c0000L
#define TCC_DSM_CNTLA__CACHE_TAG_PROBE_FIFO_IRRITATOR_SINGLE_WRITE_MASK 0x00100000L
#define TCC_DSM_CNTLA__LATENCY_FIFO_IRRITATOR_DATA_SEL_MASK 0x00600000L
#define TCC_DSM_CNTLA__LATENCY_FIFO_IRRITATOR_SINGLE_WRITE_MASK 0x00800000L
#define TCC_DSM_CNTLA__RETURN_DATA_IRRITATOR_DATA_SEL_MASK 0x03000000L
#define TCC_DSM_CNTLA__RETURN_DATA_IRRITATOR_SINGLE_WRITE_MASK 0x04000000L
#define TCC_DSM_CNTLA__RETURN_CONTROL_IRRITATOR_DATA_SEL_MASK 0x18000000L
#define TCC_DSM_CNTLA__RETURN_CONTROL_IRRITATOR_SINGLE_WRITE_MASK 0x20000000L

// TCC_DSM_CNTL2
#define TCC_DSM_CNTL2__CACHE_DATA_ENABLE_ERROR_INJECT_MASK 0x00000003L
#define TCC_DSM_CNTL2__CACHE_DATA_SELECT_INJECT_DELAY_MASK 0x00000004L
#define TCC_DSM_CNTL2__CACHE_DATA_BANK_0_1_ENABLE_ERROR_INJECT_MASK 0x00000018L
#define TCC_DSM_CNTL2__CACHE_DATA_BANK_0_1_SELECT_INJECT_DELAY_MASK 0x00000020L
#define TCC_DSM_CNTL2__CACHE_DATA_BANK_1_0_ENABLE_ERROR_INJECT_MASK 0x000000c0L
#define TCC_DSM_CNTL2__CACHE_DATA_BANK_1_0_SELECT_INJECT_DELAY_MASK 0x00000100L
#define TCC_DSM_CNTL2__CACHE_DATA_BANK_1_1_ENABLE_ERROR_INJECT_MASK 0x00000600L
#define TCC_DSM_CNTL2__CACHE_DATA_BANK_1_1_SELECT_INJECT_DELAY_MASK 0x00000800L
#define TCC_DSM_CNTL2__CACHE_DIRTY_BANK_0_ENABLE_ERROR_INJECT_MASK 0x00003000L
#define TCC_DSM_CNTL2__CACHE_DIRTY_BANK_0_SELECT_INJECT_DELAY_MASK 0x00004000L
#define TCC_DSM_CNTL2__CACHE_DIRTY_BANK_1_ENABLE_ERROR_INJECT_MASK 0x00018000L
#define TCC_DSM_CNTL2__CACHE_DIRTY_BANK_1_SELECT_INJECT_DELAY_MASK 0x00020000L
#define TCC_DSM_CNTL2__HIGH_RATE_TAG_ENABLE_ERROR_INJECT_MASK 0x000c0000L
#define TCC_DSM_CNTL2__HIGH_RATE_TAG_SELECT_INJECT_DELAY_MASK 0x00100000L
#define TCC_DSM_CNTL2__LOW_RATE_TAG_ENABLE_ERROR_INJECT_MASK 0x00600000L
#define TCC_DSM_CNTL2__LOW_RATE_TAG_SELECT_INJECT_DELAY_MASK 0x00800000L
#define TCC_DSM_CNTL2__INJECT_DELAY_MASK 0xfc000000L

// TCC_DSM_CNTL2A
#define TCC_DSM_CNTL2A__IN_USE_DEC_ENABLE_ERROR_INJECT_MASK 0x00000003L
#define TCC_DSM_CNTL2A__IN_USE_DEC_SELECT_INJECT_DELAY_MASK 0x00000004L
#define TCC_DSM_CNTL2A__IN_USE_TRANSFER_ENABLE_ERROR_INJECT_MASK 0x00000018L
#define TCC_DSM_CNTL2A__IN_USE_TRANSFER_SELECT_INJECT_DELAY_MASK 0x00000020L
#define TCC_DSM_CNTL2A__RETURN_DATA_ENABLE_ERROR_INJECT_MASK 0x000000c0L
#define TCC_DSM_CNTL2A__RETURN_DATA_SELECT_INJECT_DELAY_MASK 0x00000100L
#define TCC_DSM_CNTL2A__RETURN_CONTROL_ENABLE_ERROR_INJECT_MASK 0x00000600L
#define TCC_DSM_CNTL2A__RETURN_CONTROL_SELECT_INJECT_DELAY_MASK 0x00000800L
#define TCC_DSM_CNTL2A__UC_ATOMIC_FIFO_ENABLE_ERROR_INJECT_MASK 0x00003000L
#define TCC_DSM_CNTL2A__UC_ATOMIC_FIFO_SELECT_INJECT_DELAY_MASK 0x00004000L
#define TCC_DSM_CNTL2A__WRITE_RETURN_ENABLE_ERROR_INJECT_MASK 0x00018000L
#define TCC_DSM_CNTL2A__WRITE_RETURN_SELECT_INJECT_DELAY_MASK 0x00020000L
#define TCC_DSM_CNTL2A__WRITE_CACHE_READ_ENABLE_ERROR_INJECT_MASK 0x000c0000L
#define TCC_DSM_CNTL2A__WRITE_CACHE_READ_SELECT_INJECT_DELAY_MASK 0x00100000L
#define TCC_DSM_CNTL2A__SRC_FIFO_ENABLE_ERROR_INJECT_MASK 0x00600000L
#define TCC_DSM_CNTL2A__SRC_FIFO_SELECT_INJECT_DELAY_MASK 0x00800000L
#define TCC_DSM_CNTL2A__SRC_FIFO_NEXT_RAM_ENABLE_ERROR_INJECT_MASK 0x03000000L
#define TCC_DSM_CNTL2A__SRC_FIFO_NEXT_RAM_SELECT_INJECT_DELAY_MASK 0x04000000L
#define TCC_DSM_CNTL2A__CACHE_TAG_PROBE_FIFO_ENABLE_ERROR_INJECT_MASK 0x18000000L
#define TCC_DSM_CNTL2A__CACHE_TAG_PROBE_FIFO_SELECT_INJECT_DELAY_MASK 0x20000000L

// TCC_DSM_CNTL2B
#define TCC_DSM_CNTL2B__LATENCY_FIFO_ENABLE_ERROR_INJECT_MASK 0x00000003L
#define TCC_DSM_CNTL2B__LATENCY_FIFO_SELECT_INJECT_DELAY_MASK 0x00000004L
#define TCC_DSM_CNTL2B__LATENCY_FIFO_NEXT_RAM_ENABLE_ERROR_INJECT_MASK 0x00000018L
#define TCC_DSM_CNTL2B__LATENCY_FIFO_NEXT_RAM_SELECT_INJECT_DELAY_MASK 0x00000020L

// TCC_WBINVL2
#define TCC_WBINVL2__DONE_MASK 0x00000010L

// TCC_SOFT_RESET
#define TCC_SOFT_RESET__HALT_FOR_RESET_MASK 0x00000001L

// TCA_CTRL
#define TCA_CTRL__HOLE_TIMEOUT_MASK 0x0000000fL
#define TCA_CTRL__RB_STILL_4_PHASE_MASK 0x00000010L
#define TCA_CTRL__RB_AS_TCI_MASK 0x00000020L
#define TCA_CTRL__DISABLE_UTCL2_PRIORITY_MASK 0x00000040L
#define TCA_CTRL__DISABLE_RB_ONLY_TCA_ARBITER_MASK 0x00000080L

// TCA_BURST_MASK
#define TCA_BURST_MASK__ADDR_MASK_MASK 0xffffffffL

// TCA_BURST_CTRL
#define TCA_BURST_CTRL__MAX_BURST_MASK 0x00000007L
#define TCA_BURST_CTRL__RB_DISABLE_MASK 0x00000008L
#define TCA_BURST_CTRL__TCP_DISABLE_MASK 0x00000010L
#define TCA_BURST_CTRL__SQC_DISABLE_MASK 0x00000020L
#define TCA_BURST_CTRL__CPF_DISABLE_MASK 0x00000040L
#define TCA_BURST_CTRL__CPG_DISABLE_MASK 0x00000080L
#define TCA_BURST_CTRL__IA_DISABLE_MASK 0x00000100L
#define TCA_BURST_CTRL__WD_DISABLE_MASK 0x00000200L
#define TCA_BURST_CTRL__SQG_DISABLE_MASK 0x00000400L
#define TCA_BURST_CTRL__UTCL2_DISABLE_MASK 0x00000800L
#define TCA_BURST_CTRL__TPI_DISABLE_MASK 0x00001000L
#define TCA_BURST_CTRL__RLC_DISABLE_MASK 0x00002000L
#define TCA_BURST_CTRL__PA_DISABLE_MASK 0x00004000L

// TCA_DSM_CNTL
#define TCA_DSM_CNTL__HOLE_FIFO_SED_IRRITATOR_DATA_SEL_MASK 0x00000003L
#define TCA_DSM_CNTL__HOLE_FIFO_SED_IRRITATOR_SINGLE_WRITE_MASK 0x00000004L
#define TCA_DSM_CNTL__REQ_FIFO_SED_IRRITATOR_DATA_SEL_MASK 0x00000018L
#define TCA_DSM_CNTL__REQ_FIFO_SED_IRRITATOR_SINGLE_WRITE_MASK 0x00000020L

// TCA_DSM_CNTL2
#define TCA_DSM_CNTL2__HOLE_FIFO_SED_ENABLE_ERROR_INJECT_MASK 0x00000003L
#define TCA_DSM_CNTL2__HOLE_FIFO_SED_SELECT_INJECT_DELAY_MASK 0x00000004L
#define TCA_DSM_CNTL2__REQ_FIFO_SED_ENABLE_ERROR_INJECT_MASK 0x00000018L
#define TCA_DSM_CNTL2__REQ_FIFO_SED_SELECT_INJECT_DELAY_MASK 0x00000020L
#define TCA_DSM_CNTL2__INJECT_DELAY_MASK 0xfc000000L

// TCA_EDC_CNT
#define TCA_EDC_CNT__HOLE_FIFO_SED_COUNT_MASK 0x00000003L
#define TCA_EDC_CNT__REQ_FIFO_SED_COUNT_MASK 0x0000000cL

// TCC_PERFCOUNTER0_LO
#define TCC_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// TCC_PERFCOUNTER1_LO
#define TCC_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// TCC_PERFCOUNTER2_LO
#define TCC_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// TCC_PERFCOUNTER3_LO
#define TCC_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// TCC_PERFCOUNTER0_HI
#define TCC_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// TCC_PERFCOUNTER1_HI
#define TCC_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// TCC_PERFCOUNTER2_HI
#define TCC_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// TCC_PERFCOUNTER3_HI
#define TCC_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// TCA_PERFCOUNTER0_LO
#define TCA_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// TCA_PERFCOUNTER1_LO
#define TCA_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// TCA_PERFCOUNTER2_LO
#define TCA_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// TCA_PERFCOUNTER3_LO
#define TCA_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// TCA_PERFCOUNTER0_HI
#define TCA_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// TCA_PERFCOUNTER1_HI
#define TCA_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// TCA_PERFCOUNTER2_HI
#define TCA_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// TCA_PERFCOUNTER3_HI
#define TCA_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// TCC_PERFCOUNTER0_SELECT
#define TCC_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0x000003ffL
#define TCC_PERFCOUNTER0_SELECT__PERF_SEL1_MASK 0x000ffc00L
#define TCC_PERFCOUNTER0_SELECT__CNTR_MODE_MASK 0x00f00000L
#define TCC_PERFCOUNTER0_SELECT__PERF_MODE1_MASK 0x0f000000L
#define TCC_PERFCOUNTER0_SELECT__PERF_MODE_MASK 0xf0000000L

// TCC_PERFCOUNTER1_SELECT
#define TCC_PERFCOUNTER1_SELECT__PERF_SEL_MASK 0x000003ffL
#define TCC_PERFCOUNTER1_SELECT__PERF_SEL1_MASK 0x000ffc00L
#define TCC_PERFCOUNTER1_SELECT__CNTR_MODE_MASK 0x00f00000L
#define TCC_PERFCOUNTER1_SELECT__PERF_MODE1_MASK 0x0f000000L
#define TCC_PERFCOUNTER1_SELECT__PERF_MODE_MASK 0xf0000000L

// TCC_PERFCOUNTER0_SELECT1
#define TCC_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK 0x000003ffL
#define TCC_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK 0x000ffc00L
#define TCC_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK 0x0f000000L
#define TCC_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK 0xf0000000L

// TCC_PERFCOUNTER1_SELECT1
#define TCC_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK 0x000003ffL
#define TCC_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK 0x000ffc00L
#define TCC_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK 0x0f000000L
#define TCC_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK 0xf0000000L

// TCC_PERFCOUNTER2_SELECT
#define TCC_PERFCOUNTER2_SELECT__PERF_SEL_MASK 0x000003ffL
#define TCC_PERFCOUNTER2_SELECT__CNTR_MODE_MASK 0x00f00000L
#define TCC_PERFCOUNTER2_SELECT__PERF_MODE_MASK 0xf0000000L

// TCC_PERFCOUNTER3_SELECT
#define TCC_PERFCOUNTER3_SELECT__PERF_SEL_MASK 0x000003ffL
#define TCC_PERFCOUNTER3_SELECT__CNTR_MODE_MASK 0x00f00000L
#define TCC_PERFCOUNTER3_SELECT__PERF_MODE_MASK 0xf0000000L

// TCA_PERFCOUNTER0_SELECT
#define TCA_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0x000003ffL
#define TCA_PERFCOUNTER0_SELECT__PERF_SEL1_MASK 0x000ffc00L
#define TCA_PERFCOUNTER0_SELECT__CNTR_MODE_MASK 0x00f00000L
#define TCA_PERFCOUNTER0_SELECT__PERF_MODE1_MASK 0x0f000000L
#define TCA_PERFCOUNTER0_SELECT__PERF_MODE_MASK 0xf0000000L

// TCA_PERFCOUNTER1_SELECT
#define TCA_PERFCOUNTER1_SELECT__PERF_SEL_MASK 0x000003ffL
#define TCA_PERFCOUNTER1_SELECT__PERF_SEL1_MASK 0x000ffc00L
#define TCA_PERFCOUNTER1_SELECT__CNTR_MODE_MASK 0x00f00000L
#define TCA_PERFCOUNTER1_SELECT__PERF_MODE1_MASK 0x0f000000L
#define TCA_PERFCOUNTER1_SELECT__PERF_MODE_MASK 0xf0000000L

// TCA_PERFCOUNTER0_SELECT1
#define TCA_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK 0x000003ffL
#define TCA_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK 0x000ffc00L
#define TCA_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK 0x0f000000L
#define TCA_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK 0xf0000000L

// TCA_PERFCOUNTER1_SELECT1
#define TCA_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK 0x000003ffL
#define TCA_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK 0x000ffc00L
#define TCA_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK 0x0f000000L
#define TCA_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK 0xf0000000L

// TCA_PERFCOUNTER2_SELECT
#define TCA_PERFCOUNTER2_SELECT__PERF_SEL_MASK 0x000003ffL
#define TCA_PERFCOUNTER2_SELECT__CNTR_MODE_MASK 0x00f00000L
#define TCA_PERFCOUNTER2_SELECT__PERF_MODE_MASK 0xf0000000L

// TCA_PERFCOUNTER3_SELECT
#define TCA_PERFCOUNTER3_SELECT__PERF_SEL_MASK 0x000003ffL
#define TCA_PERFCOUNTER3_SELECT__CNTR_MODE_MASK 0x00f00000L
#define TCA_PERFCOUNTER3_SELECT__PERF_MODE_MASK 0xf0000000L

// TCC_CGTT_SCLK_CTRL
#define TCC_CGTT_SCLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define TCC_CGTT_SCLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define TCC_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE7_MASK 0x00010000L
#define TCC_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE6_MASK 0x00020000L
#define TCC_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE5_MASK 0x00040000L
#define TCC_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE4_MASK 0x00080000L
#define TCC_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE3_MASK 0x00100000L
#define TCC_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE2_MASK 0x00200000L
#define TCC_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE1_MASK 0x00400000L
#define TCC_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE0_MASK 0x00800000L
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE7_MASK 0x01000000L
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE6_MASK 0x02000000L
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE5_MASK 0x04000000L
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE4_MASK 0x08000000L
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE3_MASK 0x10000000L
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE2_MASK 0x20000000L
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE1_MASK 0x40000000L
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE0_MASK 0x80000000L

// TCA_CGTT_SCLK_CTRL
#define TCA_CGTT_SCLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define TCA_CGTT_SCLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define TCA_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE7_MASK 0x00010000L
#define TCA_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE6_MASK 0x00020000L
#define TCA_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE5_MASK 0x00040000L
#define TCA_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE4_MASK 0x00080000L
#define TCA_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE3_MASK 0x00100000L
#define TCA_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE2_MASK 0x00200000L
#define TCA_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE1_MASK 0x00400000L
#define TCA_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE0_MASK 0x00800000L
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE7_MASK 0x01000000L
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE6_MASK 0x02000000L
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE5_MASK 0x04000000L
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE4_MASK 0x08000000L
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE3_MASK 0x10000000L
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE2_MASK 0x20000000L
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE1_MASK 0x40000000L
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE0_MASK 0x80000000L

// GRBM_CNTL
#define GRBM_CNTL__READ_TIMEOUT_MASK 0x000000ffL
#define GRBM_CNTL__REPORT_LAST_RDERR_MASK 0x80000000L

// GRBM_SKEW_CNTL
#define GRBM_SKEW_CNTL__SKEW_TOP_THRESHOLD_MASK 0x0000003fL
#define GRBM_SKEW_CNTL__SKEW_COUNT_MASK 0x00000fc0L

// GRBM_PWR_CNTL
#define GRBM_PWR_CNTL__ALL_REQ_TYPE_MASK 0x00000003L
#define GRBM_PWR_CNTL__GFX_REQ_TYPE_MASK 0x0000000cL
#define GRBM_PWR_CNTL__ALL_RSP_TYPE_MASK 0x00000030L
#define GRBM_PWR_CNTL__GFX_RSP_TYPE_MASK 0x000000c0L
#define GRBM_PWR_CNTL__GFX_REQ_EN_MASK 0x00004000L
#define GRBM_PWR_CNTL__ALL_REQ_EN_MASK 0x00008000L

// GRBM_STATUS
#define GRBM_STATUS__ME0PIPE0_CMDFIFO_AVAIL_MASK 0x0000000fL
#define GRBM_STATUS__RSMU_RQ_PENDING_MASK 0x00000020L
#define GRBM_STATUS__ME0PIPE0_CF_RQ_PENDING_MASK 0x00000080L
#define GRBM_STATUS__ME0PIPE0_PF_RQ_PENDING_MASK 0x00000100L
#define GRBM_STATUS__GDS_DMA_RQ_PENDING_MASK 0x00000200L
#define GRBM_STATUS__DB_CLEAN_MASK 0x00001000L
#define GRBM_STATUS__CB_CLEAN_MASK 0x00002000L
#define GRBM_STATUS__TA_BUSY_MASK 0x00004000L
#define GRBM_STATUS__GDS_BUSY_MASK 0x00008000L
#define GRBM_STATUS__WD_BUSY_NO_DMA_MASK 0x00010000L
#define GRBM_STATUS__VGT_BUSY_MASK 0x00020000L
#define GRBM_STATUS__IA_BUSY_NO_DMA_MASK 0x00040000L
#define GRBM_STATUS__IA_BUSY_MASK 0x00080000L
#define GRBM_STATUS__SX_BUSY_MASK 0x00100000L
#define GRBM_STATUS__WD_BUSY_MASK 0x00200000L
#define GRBM_STATUS__SPI_BUSY_MASK 0x00400000L
#define GRBM_STATUS__BCI_BUSY_MASK 0x00800000L
#define GRBM_STATUS__SC_BUSY_MASK 0x01000000L
#define GRBM_STATUS__PA_BUSY_MASK 0x02000000L
#define GRBM_STATUS__DB_BUSY_MASK 0x04000000L
#define GRBM_STATUS__CP_COHERENCY_BUSY_MASK 0x10000000L
#define GRBM_STATUS__CP_BUSY_MASK 0x20000000L
#define GRBM_STATUS__CB_BUSY_MASK 0x40000000L
#define GRBM_STATUS__GUI_ACTIVE_MASK 0x80000000L

// GRBM_STATUS2
#define GRBM_STATUS2__ME0PIPE1_CMDFIFO_AVAIL_MASK 0x0000000fL
#define GRBM_STATUS2__ME0PIPE1_CF_RQ_PENDING_MASK 0x00000010L
#define GRBM_STATUS2__ME0PIPE1_PF_RQ_PENDING_MASK 0x00000020L
#define GRBM_STATUS2__ME1PIPE0_RQ_PENDING_MASK 0x00000040L
#define GRBM_STATUS2__ME1PIPE1_RQ_PENDING_MASK 0x00000080L
#define GRBM_STATUS2__ME1PIPE2_RQ_PENDING_MASK 0x00000100L
#define GRBM_STATUS2__ME1PIPE3_RQ_PENDING_MASK 0x00000200L
#define GRBM_STATUS2__ME2PIPE0_RQ_PENDING_MASK 0x00000400L
#define GRBM_STATUS2__ME2PIPE1_RQ_PENDING_MASK 0x00000800L
#define GRBM_STATUS2__ME2PIPE2_RQ_PENDING_MASK 0x00001000L
#define GRBM_STATUS2__ME2PIPE3_RQ_PENDING_MASK 0x00002000L
#define GRBM_STATUS2__RLC_RQ_PENDING_MASK 0x00004000L
#define GRBM_STATUS2__UTCL2_BUSY_MASK 0x00008000L
#define GRBM_STATUS2__EA_BUSY_MASK 0x00010000L
#define GRBM_STATUS2__RMI_BUSY_MASK 0x00020000L
#define GRBM_STATUS2__UTCL2_RQ_PENDING_MASK 0x00040000L
#define GRBM_STATUS2__CPF_RQ_PENDING_MASK 0x00080000L
#define GRBM_STATUS2__EA_LINK_BUSY_MASK 0x00100000L
#define GRBM_STATUS2__RLC_BUSY_MASK 0x01000000L
#define GRBM_STATUS2__TC_BUSY_MASK 0x02000000L
#define GRBM_STATUS2__TCC_CC_RESIDENT_MASK 0x04000000L
#define GRBM_STATUS2__CPF_BUSY_MASK 0x10000000L
#define GRBM_STATUS2__CPC_BUSY_MASK 0x20000000L
#define GRBM_STATUS2__CPG_BUSY_MASK 0x40000000L
#define GRBM_STATUS2__CPAXI_BUSY_MASK 0x80000000L

// GRBM_STATUS_SE0
#define GRBM_STATUS_SE0__DB_CLEAN_MASK 0x00000002L
#define GRBM_STATUS_SE0__CB_CLEAN_MASK 0x00000004L
#define GRBM_STATUS_SE0__RMI_BUSY_MASK 0x00200000L
#define GRBM_STATUS_SE0__BCI_BUSY_MASK 0x00400000L
#define GRBM_STATUS_SE0__VGT_BUSY_MASK 0x00800000L
#define GRBM_STATUS_SE0__PA_BUSY_MASK 0x01000000L
#define GRBM_STATUS_SE0__TA_BUSY_MASK 0x02000000L
#define GRBM_STATUS_SE0__SX_BUSY_MASK 0x04000000L
#define GRBM_STATUS_SE0__SPI_BUSY_MASK 0x08000000L
#define GRBM_STATUS_SE0__SC_BUSY_MASK 0x20000000L
#define GRBM_STATUS_SE0__DB_BUSY_MASK 0x40000000L
#define GRBM_STATUS_SE0__CB_BUSY_MASK 0x80000000L

// GRBM_STATUS_SE1
#define GRBM_STATUS_SE1__DB_CLEAN_MASK 0x00000002L
#define GRBM_STATUS_SE1__CB_CLEAN_MASK 0x00000004L
#define GRBM_STATUS_SE1__RMI_BUSY_MASK 0x00200000L
#define GRBM_STATUS_SE1__BCI_BUSY_MASK 0x00400000L
#define GRBM_STATUS_SE1__VGT_BUSY_MASK 0x00800000L
#define GRBM_STATUS_SE1__PA_BUSY_MASK 0x01000000L
#define GRBM_STATUS_SE1__TA_BUSY_MASK 0x02000000L
#define GRBM_STATUS_SE1__SX_BUSY_MASK 0x04000000L
#define GRBM_STATUS_SE1__SPI_BUSY_MASK 0x08000000L
#define GRBM_STATUS_SE1__SC_BUSY_MASK 0x20000000L
#define GRBM_STATUS_SE1__DB_BUSY_MASK 0x40000000L
#define GRBM_STATUS_SE1__CB_BUSY_MASK 0x80000000L

// GRBM_STATUS_SE2
#define GRBM_STATUS_SE2__DB_CLEAN_MASK 0x00000002L
#define GRBM_STATUS_SE2__CB_CLEAN_MASK 0x00000004L
#define GRBM_STATUS_SE2__RMI_BUSY_MASK 0x00200000L
#define GRBM_STATUS_SE2__BCI_BUSY_MASK 0x00400000L
#define GRBM_STATUS_SE2__VGT_BUSY_MASK 0x00800000L
#define GRBM_STATUS_SE2__PA_BUSY_MASK 0x01000000L
#define GRBM_STATUS_SE2__TA_BUSY_MASK 0x02000000L
#define GRBM_STATUS_SE2__SX_BUSY_MASK 0x04000000L
#define GRBM_STATUS_SE2__SPI_BUSY_MASK 0x08000000L
#define GRBM_STATUS_SE2__SC_BUSY_MASK 0x20000000L
#define GRBM_STATUS_SE2__DB_BUSY_MASK 0x40000000L
#define GRBM_STATUS_SE2__CB_BUSY_MASK 0x80000000L

// GRBM_STATUS_SE3
#define GRBM_STATUS_SE3__DB_CLEAN_MASK 0x00000002L
#define GRBM_STATUS_SE3__CB_CLEAN_MASK 0x00000004L
#define GRBM_STATUS_SE3__RMI_BUSY_MASK 0x00200000L
#define GRBM_STATUS_SE3__BCI_BUSY_MASK 0x00400000L
#define GRBM_STATUS_SE3__VGT_BUSY_MASK 0x00800000L
#define GRBM_STATUS_SE3__PA_BUSY_MASK 0x01000000L
#define GRBM_STATUS_SE3__TA_BUSY_MASK 0x02000000L
#define GRBM_STATUS_SE3__SX_BUSY_MASK 0x04000000L
#define GRBM_STATUS_SE3__SPI_BUSY_MASK 0x08000000L
#define GRBM_STATUS_SE3__SC_BUSY_MASK 0x20000000L
#define GRBM_STATUS_SE3__DB_BUSY_MASK 0x40000000L
#define GRBM_STATUS_SE3__CB_BUSY_MASK 0x80000000L

// GRBM_SOFT_RESET
#define GRBM_SOFT_RESET__SOFT_RESET_CP_MASK 0x00000001L
#define GRBM_SOFT_RESET__SOFT_RESET_RLC_MASK 0x00000004L
#define GRBM_SOFT_RESET__SOFT_RESET_GFX_MASK 0x00010000L
#define GRBM_SOFT_RESET__SOFT_RESET_CPF_MASK 0x00020000L
#define GRBM_SOFT_RESET__SOFT_RESET_CPC_MASK 0x00040000L
#define GRBM_SOFT_RESET__SOFT_RESET_CPG_MASK 0x00080000L
#define GRBM_SOFT_RESET__SOFT_RESET_CAC_MASK 0x00100000L
#define GRBM_SOFT_RESET__SOFT_RESET_CPAXI_MASK 0x00200000L
#define GRBM_SOFT_RESET__SOFT_RESET_EA_MASK 0x00400000L

// GRBM_DEBUG_CNTL
#define GRBM_DEBUG_CNTL__GRBM_DEBUG_INDEX_MASK 0x0000003fL

// GRBM_DEBUG_DATA
#define GRBM_DEBUG_DATA__DATA_MASK 0xffffffffL

// GRBM_CGTT_CLK_CNTL
#define GRBM_CGTT_CLK_CNTL__ON_DELAY_MASK 0x0000000fL
#define GRBM_CGTT_CLK_CNTL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define GRBM_CGTT_CLK_CNTL__SOFT_STALL_OVERRIDE7_MASK 0x00010000L
#define GRBM_CGTT_CLK_CNTL__SOFT_STALL_OVERRIDE6_MASK 0x00020000L
#define GRBM_CGTT_CLK_CNTL__SOFT_STALL_OVERRIDE5_MASK 0x00040000L
#define GRBM_CGTT_CLK_CNTL__SOFT_STALL_OVERRIDE4_MASK 0x00080000L
#define GRBM_CGTT_CLK_CNTL__SOFT_STALL_OVERRIDE3_MASK 0x00100000L
#define GRBM_CGTT_CLK_CNTL__SOFT_STALL_OVERRIDE2_MASK 0x00200000L
#define GRBM_CGTT_CLK_CNTL__SOFT_STALL_OVERRIDE1_MASK 0x00400000L
#define GRBM_CGTT_CLK_CNTL__SOFT_STALL_OVERRIDE0_MASK 0x00800000L
#define GRBM_CGTT_CLK_CNTL__SOFT_OVERRIDE_DYN_MASK 0x40000000L

// GRBM_GFX_CLKEN_CNTL
#define GRBM_GFX_CLKEN_CNTL__PREFIX_DELAY_CNT_MASK 0x0000000fL
#define GRBM_GFX_CLKEN_CNTL__POST_DELAY_CNT_MASK 0x00001f00L

// GRBM_WAIT_IDLE_CLOCKS
#define GRBM_WAIT_IDLE_CLOCKS__WAIT_IDLE_CLOCKS_MASK 0x000000ffL

// GRBM_DEBUG
#define GRBM_DEBUG__IGNORE_RDY_MASK 0x00000002L
#define GRBM_DEBUG__IGNORE_FAO_MASK 0x00000020L
#define GRBM_DEBUG__DISABLE_READ_TIMEOUT_MASK 0x00000040L
#define GRBM_DEBUG__SNAPSHOT_FREE_CNTRS_MASK 0x00000080L
#define GRBM_DEBUG__HYSTERESIS_GUI_ACTIVE_MASK 0x00000f00L
#define GRBM_DEBUG__GFX_CLOCK_DOMAIN_OVERRIDE_MASK 0x00001000L
#define GRBM_DEBUG__GRBM_TRAP_ENABLE_MASK 0x00002000L
#define GRBM_DEBUG__DEBUG_BUS_FGCG_EN_MASK 0x80000000L

// GRBM_DEBUG_SNAPSHOT
#define GRBM_DEBUG_SNAPSHOT__CPF_RDY_MASK 0x00000001L
#define GRBM_DEBUG_SNAPSHOT__CPG_RDY_MASK 0x00000002L
#define GRBM_DEBUG_SNAPSHOT__RSMU_RDY_MASK 0x00000004L
#define GRBM_DEBUG_SNAPSHOT__WD_ME0PIPE0_RDY_MASK 0x00000008L
#define GRBM_DEBUG_SNAPSHOT__WD_ME0PIPE1_RDY_MASK 0x00000010L
#define GRBM_DEBUG_SNAPSHOT__GDS_RDY_MASK 0x00000020L
#define GRBM_DEBUG_SNAPSHOT__SE0SPI_ME0PIPE0_RDY0_MASK 0x00000040L
#define GRBM_DEBUG_SNAPSHOT__SE0SPI_ME0PIPE1_RDY0_MASK 0x00000080L
#define GRBM_DEBUG_SNAPSHOT__SE1SPI_ME0PIPE0_RDY0_MASK 0x00000100L
#define GRBM_DEBUG_SNAPSHOT__SE1SPI_ME0PIPE1_RDY0_MASK 0x00000200L
#define GRBM_DEBUG_SNAPSHOT__SE2SPI_ME0PIPE0_RDY0_MASK 0x00000400L
#define GRBM_DEBUG_SNAPSHOT__SE2SPI_ME0PIPE1_RDY0_MASK 0x00000800L
#define GRBM_DEBUG_SNAPSHOT__SE3SPI_ME0PIPE0_RDY0_MASK 0x00001000L
#define GRBM_DEBUG_SNAPSHOT__SE3SPI_ME0PIPE1_RDY0_MASK 0x00002000L
#define GRBM_DEBUG_SNAPSHOT__SE0SPI_ME0PIPE0_RDY1_MASK 0x00004000L
#define GRBM_DEBUG_SNAPSHOT__SE0SPI_ME0PIPE1_RDY1_MASK 0x00008000L
#define GRBM_DEBUG_SNAPSHOT__SE1SPI_ME0PIPE0_RDY1_MASK 0x00010000L
#define GRBM_DEBUG_SNAPSHOT__SE1SPI_ME0PIPE1_RDY1_MASK 0x00020000L
#define GRBM_DEBUG_SNAPSHOT__SE2SPI_ME0PIPE0_RDY1_MASK 0x00040000L
#define GRBM_DEBUG_SNAPSHOT__SE2SPI_ME0PIPE1_RDY1_MASK 0x00080000L
#define GRBM_DEBUG_SNAPSHOT__SE3SPI_ME0PIPE0_RDY1_MASK 0x00100000L
#define GRBM_DEBUG_SNAPSHOT__SE3SPI_ME0PIPE1_RDY1_MASK 0x00200000L

// GRBM_RSMU_READ_ERROR
#define GRBM_RSMU_READ_ERROR__RSMU_READ_ADDRESS_MASK 0x000ffffcL
#define GRBM_RSMU_READ_ERROR__RSMU_READ_VF_MASK 0x00100000L
#define GRBM_RSMU_READ_ERROR__RSMU_READ_VFID_MASK 0x07e00000L
#define GRBM_RSMU_READ_ERROR__RSMU_READ_ERROR_TYPE_MASK 0x08000000L
#define GRBM_RSMU_READ_ERROR__RSMU_READ_ERROR_MASK 0x80000000L

// GRBM_CHICKEN_BITS
#define GRBM_CHICKEN_BITS__DISABLE_CP_VMID_RESET_REQ_MASK 0x00000001L

// GRBM_READ_ERROR
#define GRBM_READ_ERROR__READ_ADDRESS_MASK 0x0003fffcL
#define GRBM_READ_ERROR__READ_PIPEID_MASK 0x00300000L
#define GRBM_READ_ERROR__READ_MEID_MASK 0x00c00000L
#define GRBM_READ_ERROR__READ_ERROR_MASK 0x80000000L

// GRBM_READ_ERROR2
#define GRBM_READ_ERROR2__READ_REQUESTER_CPF_MASK 0x00010000L
#define GRBM_READ_ERROR2__READ_REQUESTER_RSMU_MASK 0x00020000L
#define GRBM_READ_ERROR2__READ_REQUESTER_RLC_MASK 0x00040000L
#define GRBM_READ_ERROR2__READ_REQUESTER_GDS_DMA_MASK 0x00080000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE0_CF_MASK 0x00100000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE0_PF_MASK 0x00200000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE1_CF_MASK 0x00400000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE1_PF_MASK 0x00800000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE0_MASK 0x01000000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE1_MASK 0x02000000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE2_MASK 0x04000000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE3_MASK 0x08000000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE0_MASK 0x10000000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE1_MASK 0x20000000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE2_MASK 0x40000000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE3_MASK 0x80000000L

// GRBM_INT_CNTL
#define GRBM_INT_CNTL__RDERR_INT_ENABLE_MASK 0x00000001L
#define GRBM_INT_CNTL__GUI_IDLE_INT_ENABLE_MASK 0x00080000L

// GRBM_TRAP_OP
#define GRBM_TRAP_OP__RW_MASK 0x00000001L

// GRBM_TRAP_ADDR
#define GRBM_TRAP_ADDR__DATA_MASK 0x0003ffffL

// GRBM_TRAP_ADDR_MSK
#define GRBM_TRAP_ADDR_MSK__DATA_MASK 0x0003ffffL

// GRBM_TRAP_WD
#define GRBM_TRAP_WD__DATA_MASK 0xffffffffL

// GRBM_TRAP_WD_MSK
#define GRBM_TRAP_WD_MSK__DATA_MASK 0xffffffffL

// GRBM_DSM_BYPASS
#define GRBM_DSM_BYPASS__BYPASS_BITS_MASK 0x00000003L
#define GRBM_DSM_BYPASS__BYPASS_EN_MASK 0x00000004L

// GRBM_IOV_ERROR
#define GRBM_IOV_ERROR__IOV_ADDR_MASK 0x000ffffcL
#define GRBM_IOV_ERROR__IOV_VFID_MASK 0x03f00000L
#define GRBM_IOV_ERROR__IOV_VF_MASK 0x04000000L
#define GRBM_IOV_ERROR__IOV_OP_MASK 0x08000000L
#define GRBM_IOV_ERROR__IOV_ERROR_MASK 0x80000000L

// GRBM_WRITE_ERROR
#define GRBM_WRITE_ERROR__WRITE_REQUESTER_RLC_MASK 0x00000001L
#define GRBM_WRITE_ERROR__WRITE_REQUESTER_RSMU_MASK 0x00000002L
#define GRBM_WRITE_ERROR__WRITE_SSRCID_MASK 0x0000001cL
#define GRBM_WRITE_ERROR__WRITE_VFID_MASK 0x000001e0L
#define GRBM_WRITE_ERROR__WRITE_VF_MASK 0x00001000L
#define GRBM_WRITE_ERROR__WRITE_VMID_MASK 0x0001e000L
#define GRBM_WRITE_ERROR__TMZ_MASK 0x00020000L
#define GRBM_WRITE_ERROR__CP_SECURE_WR_ILLEGAL_MASK 0x00040000L
#define GRBM_WRITE_ERROR__WRITE_PIPEID_MASK 0x00300000L
#define GRBM_WRITE_ERROR__WRITE_MEID_MASK 0x00c00000L
#define GRBM_WRITE_ERROR__WRITE_ERROR_MASK 0x80000000L

// GRBM_GFX_CNTL
#define GRBM_GFX_CNTL__PIPEID_MASK 0x00000003L
#define GRBM_GFX_CNTL__MEID_MASK 0x0000000cL
#define GRBM_GFX_CNTL__VMID_MASK 0x000000f0L
#define GRBM_GFX_CNTL__QUEUEID_MASK 0x00000700L

// GRBM_RSMU_CFG
#define GRBM_RSMU_CFG__APERTURE_ID_MASK 0x00000fffL
#define GRBM_RSMU_CFG__QOS_MASK 0x0000f000L
#define GRBM_RSMU_CFG__POSTED_WR_MASK 0x00010000L
#define GRBM_RSMU_CFG__DEBUG_MASK_MASK 0x00020000L

// GRBM_IH_CREDIT
#define GRBM_IH_CREDIT__CREDIT_VALUE_MASK 0x00000003L
#define GRBM_IH_CREDIT__IH_CLIENT_ID_MASK 0x00ff0000L

// GRBM_PWR_CNTL2
#define GRBM_PWR_CNTL2__PWR_REQUEST_HALT_MASK 0x00010000L
#define GRBM_PWR_CNTL2__PWR_GFX3D_REQUEST_HALT_MASK 0x00100000L

// GRBM_UTCL2_INVAL_RANGE_START
#define GRBM_UTCL2_INVAL_RANGE_START__DATA_MASK 0x0003ffffL

// GRBM_UTCL2_INVAL_RANGE_END
#define GRBM_UTCL2_INVAL_RANGE_END__DATA_MASK 0x0003ffffL

// GRBM_CHIP_REVISION
#define GRBM_CHIP_REVISION__CHIP_REVISION_MASK 0x000000ffL

// GRBM_SCRATCH_REG0
#define GRBM_SCRATCH_REG0__SCRATCH_REG0_MASK 0xffffffffL

// GRBM_SCRATCH_REG1
#define GRBM_SCRATCH_REG1__SCRATCH_REG1_MASK 0xffffffffL

// GRBM_SCRATCH_REG2
#define GRBM_SCRATCH_REG2__SCRATCH_REG2_MASK 0xffffffffL

// GRBM_SCRATCH_REG3
#define GRBM_SCRATCH_REG3__SCRATCH_REG3_MASK 0xffffffffL

// GRBM_SCRATCH_REG4
#define GRBM_SCRATCH_REG4__SCRATCH_REG4_MASK 0xffffffffL

// GRBM_SCRATCH_REG5
#define GRBM_SCRATCH_REG5__SCRATCH_REG5_MASK 0xffffffffL

// GRBM_SCRATCH_REG6
#define GRBM_SCRATCH_REG6__SCRATCH_REG6_MASK 0xffffffffL

// GRBM_SCRATCH_REG7
#define GRBM_SCRATCH_REG7__SCRATCH_REG7_MASK 0xffffffffL

// DEBUG_INDEX
#define DEBUG_INDEX__DEBUG_INDEX_MASK 0x0003ffffL

// DEBUG_DATA
#define DEBUG_DATA__DEBUG_DATA_MASK 0xffffffffL

// GRBM_NOWHERE
#define GRBM_NOWHERE__DATA_MASK 0xffffffffL

// GRBM_GFX_INDEX
#define GRBM_GFX_INDEX__INSTANCE_INDEX_MASK 0x000000ffL
#define GRBM_GFX_INDEX__SH_INDEX_MASK 0x0000ff00L
#define GRBM_GFX_INDEX__SE_INDEX_MASK 0x00ff0000L
#define GRBM_GFX_INDEX__SH_BROADCAST_WRITES_MASK 0x20000000L
#define GRBM_GFX_INDEX__INSTANCE_BROADCAST_WRITES_MASK 0x40000000L
#define GRBM_GFX_INDEX__SE_BROADCAST_WRITES_MASK 0x80000000L

// GRBM_PERFCOUNTER0_LO
#define GRBM_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// GRBM_PERFCOUNTER0_HI
#define GRBM_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// GRBM_PERFCOUNTER1_LO
#define GRBM_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// GRBM_PERFCOUNTER1_HI
#define GRBM_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// GRBM_SE0_PERFCOUNTER_LO
#define GRBM_SE0_PERFCOUNTER_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// GRBM_SE0_PERFCOUNTER_HI
#define GRBM_SE0_PERFCOUNTER_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// GRBM_SE1_PERFCOUNTER_LO
#define GRBM_SE1_PERFCOUNTER_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// GRBM_SE1_PERFCOUNTER_HI
#define GRBM_SE1_PERFCOUNTER_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// GRBM_SE2_PERFCOUNTER_LO
#define GRBM_SE2_PERFCOUNTER_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// GRBM_SE2_PERFCOUNTER_HI
#define GRBM_SE2_PERFCOUNTER_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// GRBM_SE3_PERFCOUNTER_LO
#define GRBM_SE3_PERFCOUNTER_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// GRBM_SE3_PERFCOUNTER_HI
#define GRBM_SE3_PERFCOUNTER_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// GRBM_PERFCOUNTER0_SELECT
#define GRBM_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0x0000003fL
#define GRBM_PERFCOUNTER0_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK 0x00000400L
#define GRBM_PERFCOUNTER0_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK 0x00000800L
#define GRBM_PERFCOUNTER0_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK 0x00001000L
#define GRBM_PERFCOUNTER0_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK 0x00002000L
#define GRBM_PERFCOUNTER0_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK 0x00004000L
#define GRBM_PERFCOUNTER0_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK 0x00010000L
#define GRBM_PERFCOUNTER0_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK 0x00020000L
#define GRBM_PERFCOUNTER0_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK 0x00040000L
#define GRBM_PERFCOUNTER0_SELECT__GRBM_BUSY_USER_DEFINED_MASK_MASK 0x00080000L
#define GRBM_PERFCOUNTER0_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK 0x00100000L
#define GRBM_PERFCOUNTER0_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK 0x00200000L
#define GRBM_PERFCOUNTER0_SELECT__CP_BUSY_USER_DEFINED_MASK_MASK 0x00400000L
#define GRBM_PERFCOUNTER0_SELECT__IA_BUSY_USER_DEFINED_MASK_MASK 0x00800000L
#define GRBM_PERFCOUNTER0_SELECT__GDS_BUSY_USER_DEFINED_MASK_MASK 0x01000000L
#define GRBM_PERFCOUNTER0_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK 0x02000000L
#define GRBM_PERFCOUNTER0_SELECT__RLC_BUSY_USER_DEFINED_MASK_MASK 0x04000000L
#define GRBM_PERFCOUNTER0_SELECT__TC_BUSY_USER_DEFINED_MASK_MASK 0x08000000L
#define GRBM_PERFCOUNTER0_SELECT__WD_BUSY_USER_DEFINED_MASK_MASK 0x10000000L
#define GRBM_PERFCOUNTER0_SELECT__UTCL2_BUSY_USER_DEFINED_MASK_MASK 0x20000000L
#define GRBM_PERFCOUNTER0_SELECT__EA_BUSY_USER_DEFINED_MASK_MASK 0x40000000L
#define GRBM_PERFCOUNTER0_SELECT__RMI_BUSY_USER_DEFINED_MASK_MASK 0x80000000L

// GRBM_PERFCOUNTER1_SELECT
#define GRBM_PERFCOUNTER1_SELECT__PERF_SEL_MASK 0x0000003fL
#define GRBM_PERFCOUNTER1_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK 0x00000400L
#define GRBM_PERFCOUNTER1_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK 0x00000800L
#define GRBM_PERFCOUNTER1_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK 0x00001000L
#define GRBM_PERFCOUNTER1_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK 0x00002000L
#define GRBM_PERFCOUNTER1_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK 0x00004000L
#define GRBM_PERFCOUNTER1_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK 0x00010000L
#define GRBM_PERFCOUNTER1_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK 0x00020000L
#define GRBM_PERFCOUNTER1_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK 0x00040000L
#define GRBM_PERFCOUNTER1_SELECT__GRBM_BUSY_USER_DEFINED_MASK_MASK 0x00080000L
#define GRBM_PERFCOUNTER1_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK 0x00100000L
#define GRBM_PERFCOUNTER1_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK 0x00200000L
#define GRBM_PERFCOUNTER1_SELECT__CP_BUSY_USER_DEFINED_MASK_MASK 0x00400000L
#define GRBM_PERFCOUNTER1_SELECT__IA_BUSY_USER_DEFINED_MASK_MASK 0x00800000L
#define GRBM_PERFCOUNTER1_SELECT__GDS_BUSY_USER_DEFINED_MASK_MASK 0x01000000L
#define GRBM_PERFCOUNTER1_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK 0x02000000L
#define GRBM_PERFCOUNTER1_SELECT__RLC_BUSY_USER_DEFINED_MASK_MASK 0x04000000L
#define GRBM_PERFCOUNTER1_SELECT__TC_BUSY_USER_DEFINED_MASK_MASK 0x08000000L
#define GRBM_PERFCOUNTER1_SELECT__WD_BUSY_USER_DEFINED_MASK_MASK 0x10000000L
#define GRBM_PERFCOUNTER1_SELECT__UTCL2_BUSY_USER_DEFINED_MASK_MASK 0x20000000L
#define GRBM_PERFCOUNTER1_SELECT__EA_BUSY_USER_DEFINED_MASK_MASK 0x40000000L
#define GRBM_PERFCOUNTER1_SELECT__RMI_BUSY_USER_DEFINED_MASK_MASK 0x80000000L

// GRBM_SE0_PERFCOUNTER_SELECT
#define GRBM_SE0_PERFCOUNTER_SELECT__PERF_SEL_MASK 0x0000003fL
#define GRBM_SE0_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK 0x00000400L
#define GRBM_SE0_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK 0x00000800L
#define GRBM_SE0_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK 0x00001000L
#define GRBM_SE0_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK 0x00002000L
#define GRBM_SE0_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK 0x00008000L
#define GRBM_SE0_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK 0x00010000L
#define GRBM_SE0_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK 0x00020000L
#define GRBM_SE0_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK 0x00040000L
#define GRBM_SE0_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK 0x00080000L
#define GRBM_SE0_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK 0x00100000L
#define GRBM_SE0_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK 0x00200000L
#define GRBM_SE0_PERFCOUNTER_SELECT__RMI_BUSY_USER_DEFINED_MASK_MASK 0x00400000L

// GRBM_SE1_PERFCOUNTER_SELECT
#define GRBM_SE1_PERFCOUNTER_SELECT__PERF_SEL_MASK 0x0000003fL
#define GRBM_SE1_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK 0x00000400L
#define GRBM_SE1_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK 0x00000800L
#define GRBM_SE1_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK 0x00001000L
#define GRBM_SE1_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK 0x00002000L
#define GRBM_SE1_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK 0x00008000L
#define GRBM_SE1_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK 0x00010000L
#define GRBM_SE1_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK 0x00020000L
#define GRBM_SE1_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK 0x00040000L
#define GRBM_SE1_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK 0x00080000L
#define GRBM_SE1_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK 0x00100000L
#define GRBM_SE1_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK 0x00200000L
#define GRBM_SE1_PERFCOUNTER_SELECT__RMI_BUSY_USER_DEFINED_MASK_MASK 0x00400000L

// GRBM_SE2_PERFCOUNTER_SELECT
#define GRBM_SE2_PERFCOUNTER_SELECT__PERF_SEL_MASK 0x0000003fL
#define GRBM_SE2_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK 0x00000400L
#define GRBM_SE2_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK 0x00000800L
#define GRBM_SE2_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK 0x00001000L
#define GRBM_SE2_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK 0x00002000L
#define GRBM_SE2_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK 0x00008000L
#define GRBM_SE2_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK 0x00010000L
#define GRBM_SE2_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK 0x00020000L
#define GRBM_SE2_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK 0x00040000L
#define GRBM_SE2_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK 0x00080000L
#define GRBM_SE2_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK 0x00100000L
#define GRBM_SE2_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK 0x00200000L
#define GRBM_SE2_PERFCOUNTER_SELECT__RMI_BUSY_USER_DEFINED_MASK_MASK 0x00400000L

// GRBM_SE3_PERFCOUNTER_SELECT
#define GRBM_SE3_PERFCOUNTER_SELECT__PERF_SEL_MASK 0x0000003fL
#define GRBM_SE3_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK 0x00000400L
#define GRBM_SE3_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK 0x00000800L
#define GRBM_SE3_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK 0x00001000L
#define GRBM_SE3_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK 0x00002000L
#define GRBM_SE3_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK 0x00008000L
#define GRBM_SE3_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK 0x00010000L
#define GRBM_SE3_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK 0x00020000L
#define GRBM_SE3_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK 0x00040000L
#define GRBM_SE3_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK 0x00080000L
#define GRBM_SE3_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK 0x00100000L
#define GRBM_SE3_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK 0x00200000L
#define GRBM_SE3_PERFCOUNTER_SELECT__RMI_BUSY_USER_DEFINED_MASK_MASK 0x00400000L

// GRBM_HYP_CAM_INDEX
#define GRBM_HYP_CAM_INDEX__CAM_INDEX_MASK 0x00000007L

// GRBM_CAM_INDEX
#define GRBM_CAM_INDEX__CAM_INDEX_MASK 0x00000007L

// GRBM_HYP_CAM_DATA
#define GRBM_HYP_CAM_DATA__CAM_ADDR_MASK 0x0000ffffL
#define GRBM_HYP_CAM_DATA__CAM_REMAPADDR_MASK 0xffff0000L

// GRBM_CAM_DATA
#define GRBM_CAM_DATA__CAM_ADDR_MASK 0x0000ffffL
#define GRBM_CAM_DATA__CAM_REMAPADDR_MASK 0xffff0000L

// GRBM_GFX_CNTL_SR_SELECT
#define GRBM_GFX_CNTL_SR_SELECT__INDEX_MASK 0x00000007L

// GRBM_GFX_CNTL_SR_DATA
#define GRBM_GFX_CNTL_SR_DATA__PIPEID_MASK 0x00000003L
#define GRBM_GFX_CNTL_SR_DATA__MEID_MASK 0x0000000cL
#define GRBM_GFX_CNTL_SR_DATA__VMID_MASK 0x000000f0L
#define GRBM_GFX_CNTL_SR_DATA__QUEUEID_MASK 0x00000700L

// GRBM_GFX_INDEX_SR_SELECT
#define GRBM_GFX_INDEX_SR_SELECT__INDEX_MASK 0x00000007L

// GRBM_GFX_INDEX_SR_DATA
#define GRBM_GFX_INDEX_SR_DATA__INSTANCE_INDEX_MASK 0x000000ffL
#define GRBM_GFX_INDEX_SR_DATA__SH_INDEX_MASK 0x0000ff00L
#define GRBM_GFX_INDEX_SR_DATA__SE_INDEX_MASK 0x00ff0000L
#define GRBM_GFX_INDEX_SR_DATA__SH_BROADCAST_WRITES_MASK 0x20000000L
#define GRBM_GFX_INDEX_SR_DATA__INSTANCE_BROADCAST_WRITES_MASK 0x40000000L
#define GRBM_GFX_INDEX_SR_DATA__SE_BROADCAST_WRITES_MASK 0x80000000L

// GRBM_SRCID_CAM_INDEX
#define GRBM_SRCID_CAM_INDEX__INDEX_MASK 0x00000007L

// GRBM_SRCID_CAM_DATA
#define GRBM_SRCID_CAM_DATA__PROG_SRCID_MASK 0x00003fffL

// GRBM_PF_ONLY_RANGE0
#define GRBM_PF_ONLY_RANGE0__START_MASK 0x0000ffffL
#define GRBM_PF_ONLY_RANGE0__END_MASK 0xffff0000L

// GRBM_PF_ONLY_RANGE1
#define GRBM_PF_ONLY_RANGE1__START_MASK 0x0000ffffL
#define GRBM_PF_ONLY_RANGE1__END_MASK 0xffff0000L

// GRBM_PF_ONLY_RANGE2
#define GRBM_PF_ONLY_RANGE2__START_MASK 0x0000ffffL
#define GRBM_PF_ONLY_RANGE2__END_MASK 0xffff0000L

// GRBM_PF_ONLY_RANGE3
#define GRBM_PF_ONLY_RANGE3__START_MASK 0x0000ffffL
#define GRBM_PF_ONLY_RANGE3__END_MASK 0xffff0000L

// GRBM_PF_ONLY_RANGE4
#define GRBM_PF_ONLY_RANGE4__START_MASK 0x0000ffffL
#define GRBM_PF_ONLY_RANGE4__END_MASK 0xffff0000L

// GRBM_PF_ONLY_RANGE5
#define GRBM_PF_ONLY_RANGE5__START_MASK 0x0000ffffL
#define GRBM_PF_ONLY_RANGE5__END_MASK 0xffff0000L

// GRBM_PF_ONLY_RANGE6
#define GRBM_PF_ONLY_RANGE6__START_MASK 0x0000ffffL
#define GRBM_PF_ONLY_RANGE6__END_MASK 0xffff0000L

// GRBM_PF_ONLY_RANGE7
#define GRBM_PF_ONLY_RANGE7__START_MASK 0x0000ffffL
#define GRBM_PF_ONLY_RANGE7__END_MASK 0xffff0000L

// GRBM_IOV_ENABLE
#define GRBM_IOV_ENABLE__PF_ONLY_RANGE_ENABLE_MASK 0x000000ffL
#define GRBM_IOV_ENABLE__IOV_ERROR_CHECK_ENABLE_MASK 0x80000000L

// CP_CPC_DEBUG_CNTL
#define CP_CPC_DEBUG_CNTL__DEBUG_INDX_MASK 0x0000007fL
#define CP_CPC_DEBUG_CNTL__DEBUG_BUS_SELECT_BITS_MASK 0x003f0000L
#define CP_CPC_DEBUG_CNTL__DEBUG_BUS_FLOP_EN_MASK 0x80000000L

// CP_CPC_DEBUG_DATA
#define CP_CPC_DEBUG_DATA__DEBUG_DATA_MASK 0xffffffffL

// CP_CPF_DEBUG_CNTL
#define CP_CPF_DEBUG_CNTL__DEBUG_INDX_MASK 0x0000007fL
#define CP_CPF_DEBUG_CNTL__DEBUG_BUS_SELECT_BITS_MASK 0x003f0000L
#define CP_CPF_DEBUG_CNTL__DEBUG_BUS_FLOP_EN_MASK 0x80000000L

// CP_CPF_DEBUG_DATA
#define CP_CPF_DEBUG_DATA__DEBUG_DATA_MASK 0xffffffffL

// CP_CPC_STATUS
#define CP_CPC_STATUS__MEC1_BUSY_MASK 0x00000001L
#define CP_CPC_STATUS__MEC2_BUSY_MASK 0x00000002L
#define CP_CPC_STATUS__DC0_BUSY_MASK 0x00000004L
#define CP_CPC_STATUS__DC1_BUSY_MASK 0x00000008L
#define CP_CPC_STATUS__RCIU1_BUSY_MASK 0x00000010L
#define CP_CPC_STATUS__RCIU2_BUSY_MASK 0x00000020L
#define CP_CPC_STATUS__ROQ1_BUSY_MASK 0x00000040L
#define CP_CPC_STATUS__ROQ2_BUSY_MASK 0x00000080L
#define CP_CPC_STATUS__TCIU_BUSY_MASK 0x00000400L
#define CP_CPC_STATUS__SCRATCH_RAM_BUSY_MASK 0x00000800L
#define CP_CPC_STATUS__QU_BUSY_MASK 0x00001000L
#define CP_CPC_STATUS__UTCL2IU_BUSY_MASK 0x00002000L
#define CP_CPC_STATUS__SAVE_RESTORE_BUSY_MASK 0x00004000L
#define CP_CPC_STATUS__CPG_CPC_BUSY_MASK 0x20000000L
#define CP_CPC_STATUS__CPF_CPC_BUSY_MASK 0x40000000L
#define CP_CPC_STATUS__CPC_BUSY_MASK 0x80000000L

// CP_CPC_BUSY_STAT
#define CP_CPC_BUSY_STAT__MEC1_LOAD_BUSY_MASK 0x00000001L
#define CP_CPC_BUSY_STAT__MEC1_SEMAPOHRE_BUSY_MASK 0x00000002L
#define CP_CPC_BUSY_STAT__MEC1_MUTEX_BUSY_MASK 0x00000004L
#define CP_CPC_BUSY_STAT__MEC1_MESSAGE_BUSY_MASK 0x00000008L
#define CP_CPC_BUSY_STAT__MEC1_EOP_QUEUE_BUSY_MASK 0x00000010L
#define CP_CPC_BUSY_STAT__MEC1_IQ_QUEUE_BUSY_MASK 0x00000020L
#define CP_CPC_BUSY_STAT__MEC1_IB_QUEUE_BUSY_MASK 0x00000040L
#define CP_CPC_BUSY_STAT__MEC1_TC_BUSY_MASK 0x00000080L
#define CP_CPC_BUSY_STAT__MEC1_DMA_BUSY_MASK 0x00000100L
#define CP_CPC_BUSY_STAT__MEC1_PARTIAL_FLUSH_BUSY_MASK 0x00000200L
#define CP_CPC_BUSY_STAT__MEC1_PIPE0_BUSY_MASK 0x00000400L
#define CP_CPC_BUSY_STAT__MEC1_PIPE1_BUSY_MASK 0x00000800L
#define CP_CPC_BUSY_STAT__MEC1_PIPE2_BUSY_MASK 0x00001000L
#define CP_CPC_BUSY_STAT__MEC1_PIPE3_BUSY_MASK 0x00002000L
#define CP_CPC_BUSY_STAT__MEC2_LOAD_BUSY_MASK 0x00010000L
#define CP_CPC_BUSY_STAT__MEC2_SEMAPOHRE_BUSY_MASK 0x00020000L
#define CP_CPC_BUSY_STAT__MEC2_MUTEX_BUSY_MASK 0x00040000L
#define CP_CPC_BUSY_STAT__MEC2_MESSAGE_BUSY_MASK 0x00080000L
#define CP_CPC_BUSY_STAT__MEC2_EOP_QUEUE_BUSY_MASK 0x00100000L
#define CP_CPC_BUSY_STAT__MEC2_IQ_QUEUE_BUSY_MASK 0x00200000L
#define CP_CPC_BUSY_STAT__MEC2_IB_QUEUE_BUSY_MASK 0x00400000L
#define CP_CPC_BUSY_STAT__MEC2_TC_BUSY_MASK 0x00800000L
#define CP_CPC_BUSY_STAT__MEC2_DMA_BUSY_MASK 0x01000000L
#define CP_CPC_BUSY_STAT__MEC2_PARTIAL_FLUSH_BUSY_MASK 0x02000000L
#define CP_CPC_BUSY_STAT__MEC2_PIPE0_BUSY_MASK 0x04000000L
#define CP_CPC_BUSY_STAT__MEC2_PIPE1_BUSY_MASK 0x08000000L
#define CP_CPC_BUSY_STAT__MEC2_PIPE2_BUSY_MASK 0x10000000L
#define CP_CPC_BUSY_STAT__MEC2_PIPE3_BUSY_MASK 0x20000000L

// CP_CPC_STALLED_STAT1
#define CP_CPC_STALLED_STAT1__RCIU_TX_FREE_STALL_MASK 0x00000008L
#define CP_CPC_STALLED_STAT1__RCIU_PRIV_VIOLATION_MASK 0x00000010L
#define CP_CPC_STALLED_STAT1__TCIU_TX_FREE_STALL_MASK 0x00000040L
#define CP_CPC_STALLED_STAT1__MEC1_DECODING_PACKET_MASK 0x00000100L
#define CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_RCIU_MASK 0x00000200L
#define CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_RCIU_READ_MASK 0x00000400L
#define CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_ROQ_DATA_MASK 0x00002000L
#define CP_CPC_STALLED_STAT1__MEC2_DECODING_PACKET_MASK 0x00010000L
#define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_RCIU_MASK 0x00020000L
#define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_RCIU_READ_MASK 0x00040000L
#define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_ROQ_DATA_MASK 0x00200000L
#define CP_CPC_STALLED_STAT1__UTCL2IU_WAITING_ON_FREE_MASK 0x00400000L
#define CP_CPC_STALLED_STAT1__UTCL2IU_WAITING_ON_TAGS_MASK 0x00800000L
#define CP_CPC_STALLED_STAT1__UTCL1_WAITING_ON_TRANS_MASK 0x01000000L

// CP_CPF_STATUS
#define CP_CPF_STATUS__POST_WPTR_GFX_BUSY_MASK 0x00000001L
#define CP_CPF_STATUS__CSF_BUSY_MASK 0x00000002L
#define CP_CPF_STATUS__ROQ_ALIGN_BUSY_MASK 0x00000010L
#define CP_CPF_STATUS__ROQ_RING_BUSY_MASK 0x00000020L
#define CP_CPF_STATUS__ROQ_INDIRECT1_BUSY_MASK 0x00000040L
#define CP_CPF_STATUS__ROQ_INDIRECT2_BUSY_MASK 0x00000080L
#define CP_CPF_STATUS__ROQ_STATE_BUSY_MASK 0x00000100L
#define CP_CPF_STATUS__ROQ_CE_RING_BUSY_MASK 0x00000200L
#define CP_CPF_STATUS__ROQ_CE_INDIRECT1_BUSY_MASK 0x00000400L
#define CP_CPF_STATUS__ROQ_CE_INDIRECT2_BUSY_MASK 0x00000800L
#define CP_CPF_STATUS__SEMAPHORE_BUSY_MASK 0x00001000L
#define CP_CPF_STATUS__INTERRUPT_BUSY_MASK 0x00002000L
#define CP_CPF_STATUS__TCIU_BUSY_MASK 0x00004000L
#define CP_CPF_STATUS__HQD_BUSY_MASK 0x00008000L
#define CP_CPF_STATUS__PRT_BUSY_MASK 0x00010000L
#define CP_CPF_STATUS__UTCL2IU_BUSY_MASK 0x00020000L
#define CP_CPF_STATUS__CPF_GFX_BUSY_MASK 0x04000000L
#define CP_CPF_STATUS__CPF_CMP_BUSY_MASK 0x08000000L
#define CP_CPF_STATUS__GRBM_CPF_STAT_BUSY_MASK 0x30000000L
#define CP_CPF_STATUS__CPC_CPF_BUSY_MASK 0x40000000L
#define CP_CPF_STATUS__CPF_BUSY_MASK 0x80000000L

// CP_CPF_BUSY_STAT
#define CP_CPF_BUSY_STAT__REG_BUS_FIFO_BUSY_MASK 0x00000001L
#define CP_CPF_BUSY_STAT__CSF_RING_BUSY_MASK 0x00000002L
#define CP_CPF_BUSY_STAT__CSF_INDIRECT1_BUSY_MASK 0x00000004L
#define CP_CPF_BUSY_STAT__CSF_INDIRECT2_BUSY_MASK 0x00000008L
#define CP_CPF_BUSY_STAT__CSF_STATE_BUSY_MASK 0x00000010L
#define CP_CPF_BUSY_STAT__CSF_CE_INDR1_BUSY_MASK 0x00000020L
#define CP_CPF_BUSY_STAT__CSF_CE_INDR2_BUSY_MASK 0x00000040L
#define CP_CPF_BUSY_STAT__CSF_ARBITER_BUSY_MASK 0x00000080L
#define CP_CPF_BUSY_STAT__CSF_INPUT_BUSY_MASK 0x00000100L
#define CP_CPF_BUSY_STAT__OUTSTANDING_READ_TAGS_MASK 0x00000200L
#define CP_CPF_BUSY_STAT__HPD_PROCESSING_EOP_BUSY_MASK 0x00000800L
#define CP_CPF_BUSY_STAT__HQD_DISPATCH_BUSY_MASK 0x00001000L
#define CP_CPF_BUSY_STAT__HQD_IQ_TIMER_BUSY_MASK 0x00002000L
#define CP_CPF_BUSY_STAT__HQD_DMA_OFFLOAD_BUSY_MASK 0x00004000L
#define CP_CPF_BUSY_STAT__HQD_WAIT_SEMAPHORE_BUSY_MASK 0x00008000L
#define CP_CPF_BUSY_STAT__HQD_SIGNAL_SEMAPHORE_BUSY_MASK 0x00010000L
#define CP_CPF_BUSY_STAT__HQD_MESSAGE_BUSY_MASK 0x00020000L
#define CP_CPF_BUSY_STAT__HQD_PQ_FETCHER_BUSY_MASK 0x00040000L
#define CP_CPF_BUSY_STAT__HQD_IB_FETCHER_BUSY_MASK 0x00080000L
#define CP_CPF_BUSY_STAT__HQD_IQ_FETCHER_BUSY_MASK 0x00100000L
#define CP_CPF_BUSY_STAT__HQD_EOP_FETCHER_BUSY_MASK 0x00200000L
#define CP_CPF_BUSY_STAT__HQD_CONSUMED_RPTR_BUSY_MASK 0x00400000L
#define CP_CPF_BUSY_STAT__HQD_FETCHER_ARB_BUSY_MASK 0x00800000L
#define CP_CPF_BUSY_STAT__HQD_ROQ_ALIGN_BUSY_MASK 0x01000000L
#define CP_CPF_BUSY_STAT__HQD_ROQ_EOP_BUSY_MASK 0x02000000L
#define CP_CPF_BUSY_STAT__HQD_ROQ_IQ_BUSY_MASK 0x04000000L
#define CP_CPF_BUSY_STAT__HQD_ROQ_PQ_BUSY_MASK 0x08000000L
#define CP_CPF_BUSY_STAT__HQD_ROQ_IB_BUSY_MASK 0x10000000L
#define CP_CPF_BUSY_STAT__HQD_WPTR_POLL_BUSY_MASK 0x20000000L
#define CP_CPF_BUSY_STAT__HQD_PQ_BUSY_MASK 0x40000000L
#define CP_CPF_BUSY_STAT__HQD_IB_BUSY_MASK 0x80000000L

// CP_CPF_STALLED_STAT1
#define CP_CPF_STALLED_STAT1__RING_FETCHING_DATA_MASK 0x00000001L
#define CP_CPF_STALLED_STAT1__INDR1_FETCHING_DATA_MASK 0x00000002L
#define CP_CPF_STALLED_STAT1__INDR2_FETCHING_DATA_MASK 0x00000004L
#define CP_CPF_STALLED_STAT1__STATE_FETCHING_DATA_MASK 0x00000008L
#define CP_CPF_STALLED_STAT1__TCIU_WAITING_ON_FREE_MASK 0x00000020L
#define CP_CPF_STALLED_STAT1__TCIU_WAITING_ON_TAGS_MASK 0x00000040L
#define CP_CPF_STALLED_STAT1__UTCL2IU_WAITING_ON_FREE_MASK 0x00000080L
#define CP_CPF_STALLED_STAT1__UTCL2IU_WAITING_ON_TAGS_MASK 0x00000100L
#define CP_CPF_STALLED_STAT1__GFX_UTCL1_WAITING_ON_TRANS_MASK 0x00000200L
#define CP_CPF_STALLED_STAT1__CMP_UTCL1_WAITING_ON_TRANS_MASK 0x00000400L
#define CP_CPF_STALLED_STAT1__RCIU_WAITING_ON_FREE_MASK 0x00000800L

// CP_CPC_GRBM_FREE_COUNT
#define CP_CPC_GRBM_FREE_COUNT__FREE_COUNT_MASK 0x0000003fL

// CP_CPC_PRIV_VIOLATION_ADDR
#define CP_CPC_PRIV_VIOLATION_ADDR__PRIV_VIOLATION_ADDR_MASK 0x0000ffffL

// CP_MEC_CNTL
#define CP_MEC_CNTL__MEC_INVALIDATE_ICACHE_MASK 0x00000010L
#define CP_MEC_CNTL__MEC_ME1_PIPE0_RESET_MASK 0x00010000L
#define CP_MEC_CNTL__MEC_ME1_PIPE1_RESET_MASK 0x00020000L
#define CP_MEC_CNTL__MEC_ME1_PIPE2_RESET_MASK 0x00040000L
#define CP_MEC_CNTL__MEC_ME1_PIPE3_RESET_MASK 0x00080000L
#define CP_MEC_CNTL__MEC_ME2_PIPE0_RESET_MASK 0x00100000L
#define CP_MEC_CNTL__MEC_ME2_PIPE1_RESET_MASK 0x00200000L
#define CP_MEC_CNTL__MEC_ME2_HALT_MASK 0x10000000L
#define CP_MEC_CNTL__MEC_ME2_STEP_MASK 0x20000000L
#define CP_MEC_CNTL__MEC_ME1_HALT_MASK 0x40000000L
#define CP_MEC_CNTL__MEC_ME1_STEP_MASK 0x80000000L

// CP_MEC_ME1_HEADER_DUMP
#define CP_MEC_ME1_HEADER_DUMP__HEADER_DUMP_MASK 0xffffffffL

// CP_MEC_ME2_HEADER_DUMP
#define CP_MEC_ME2_HEADER_DUMP__HEADER_DUMP_MASK 0xffffffffL

// CP_CPC_SCRATCH_INDEX
#define CP_CPC_SCRATCH_INDEX__SCRATCH_INDEX_MASK 0x000001ffL

// CP_CPC_SCRATCH_DATA
#define CP_CPC_SCRATCH_DATA__SCRATCH_DATA_MASK 0xffffffffL

// CP_CPF_GRBM_FREE_COUNT
#define CP_CPF_GRBM_FREE_COUNT__FREE_COUNT_MASK 0x00000007L

// CP_CPC_HALT_HYST_COUNT
#define CP_CPC_HALT_HYST_COUNT__COUNT_MASK 0x0000000fL

// CP_PRT_LOD_STATS_CNTL0
#define CP_PRT_LOD_STATS_CNTL0__BU_SIZE_MASK 0xffffffffL

// CP_PRT_LOD_STATS_CNTL1
#define CP_PRT_LOD_STATS_CNTL1__BASE_LO_MASK 0xffffffffL

// CP_PRT_LOD_STATS_CNTL2
#define CP_PRT_LOD_STATS_CNTL2__BASE_HI_MASK 0x000003ffL

// CP_PRT_LOD_STATS_CNTL3
#define CP_PRT_LOD_STATS_CNTL3__INTERVAL_MASK 0x000003fcL
#define CP_PRT_LOD_STATS_CNTL3__RESET_CNT_MASK 0x0003fc00L
#define CP_PRT_LOD_STATS_CNTL3__RESET_FORCE_MASK 0x00040000L
#define CP_PRT_LOD_STATS_CNTL3__REPORT_AND_RESET_MASK 0x00080000L
#define CP_PRT_LOD_STATS_CNTL3__MC_VMID_MASK 0x07800000L
#define CP_PRT_LOD_STATS_CNTL3__CACHE_POLICY_MASK 0x10000000L

// CP_CE_COMPARE_COUNT
#define CP_CE_COMPARE_COUNT__COMPARE_COUNT_MASK 0xffffffffL

// CP_CE_DE_COUNT
#define CP_CE_DE_COUNT__DRAW_ENGINE_COUNT_MASK 0xffffffffL

// CP_DE_CE_COUNT
#define CP_DE_CE_COUNT__CONST_ENGINE_COUNT_MASK 0xffffffffL

// CP_DE_LAST_INVAL_COUNT
#define CP_DE_LAST_INVAL_COUNT__LAST_INVAL_COUNT_MASK 0xffffffffL

// CP_DE_DE_COUNT
#define CP_DE_DE_COUNT__DRAW_ENGINE_COUNT_MASK 0xffffffffL

// CP_STALLED_STAT1
#define CP_STALLED_STAT1__RBIU_TO_DMA_NOT_RDY_TO_RCV_MASK 0x00000001L
#define CP_STALLED_STAT1__RBIU_TO_SEM_NOT_RDY_TO_RCV_MASK 0x00000004L
#define CP_STALLED_STAT1__RBIU_TO_MEMWR_NOT_RDY_TO_RCV_MASK 0x00000010L
#define CP_STALLED_STAT1__ME_HAS_ACTIVE_CE_BUFFER_FLAG_MASK 0x00000400L
#define CP_STALLED_STAT1__ME_HAS_ACTIVE_DE_BUFFER_FLAG_MASK 0x00000800L
#define CP_STALLED_STAT1__ME_STALLED_ON_TC_WR_CONFIRM_MASK 0x00001000L
#define CP_STALLED_STAT1__ME_STALLED_ON_ATOMIC_RTN_DATA_MASK 0x00002000L
#define CP_STALLED_STAT1__ME_WAITING_ON_TC_READ_DATA_MASK 0x00004000L
#define CP_STALLED_STAT1__ME_WAITING_ON_REG_READ_DATA_MASK 0x00008000L
#define CP_STALLED_STAT1__RCIU_WAITING_ON_GDS_FREE_MASK 0x00800000L
#define CP_STALLED_STAT1__RCIU_WAITING_ON_GRBM_FREE_MASK 0x01000000L
#define CP_STALLED_STAT1__RCIU_WAITING_ON_VGT_FREE_MASK 0x02000000L
#define CP_STALLED_STAT1__RCIU_STALLED_ON_ME_READ_MASK 0x04000000L
#define CP_STALLED_STAT1__RCIU_STALLED_ON_DMA_READ_MASK 0x08000000L
#define CP_STALLED_STAT1__RCIU_STALLED_ON_APPEND_READ_MASK 0x10000000L
#define CP_STALLED_STAT1__RCIU_HALTED_BY_REG_VIOLATION_MASK 0x20000000L

// CP_STALLED_STAT2
#define CP_STALLED_STAT2__PFP_TO_CSF_NOT_RDY_TO_RCV_MASK 0x00000001L
#define CP_STALLED_STAT2__PFP_TO_MEQ_NOT_RDY_TO_RCV_MASK 0x00000002L
#define CP_STALLED_STAT2__PFP_TO_RCIU_NOT_RDY_TO_RCV_MASK 0x00000004L
#define CP_STALLED_STAT2__PFP_TO_VGT_WRITES_PENDING_MASK 0x00000010L
#define CP_STALLED_STAT2__PFP_RCIU_READ_PENDING_MASK 0x00000020L
#define CP_STALLED_STAT2__PFP_WAITING_ON_BUFFER_DATA_MASK 0x00000100L
#define CP_STALLED_STAT2__ME_WAIT_ON_CE_COUNTER_MASK 0x00000200L
#define CP_STALLED_STAT2__ME_WAIT_ON_AVAIL_BUFFER_MASK 0x00000400L
#define CP_STALLED_STAT2__GFX_CNTX_NOT_AVAIL_TO_ME_MASK 0x00000800L
#define CP_STALLED_STAT2__ME_RCIU_NOT_RDY_TO_RCV_MASK 0x00001000L
#define CP_STALLED_STAT2__ME_TO_CONST_NOT_RDY_TO_RCV_MASK 0x00002000L
#define CP_STALLED_STAT2__ME_WAITING_DATA_FROM_PFP_MASK 0x00004000L
#define CP_STALLED_STAT2__ME_WAITING_ON_PARTIAL_FLUSH_MASK 0x00008000L
#define CP_STALLED_STAT2__MEQ_TO_ME_NOT_RDY_TO_RCV_MASK 0x00010000L
#define CP_STALLED_STAT2__STQ_TO_ME_NOT_RDY_TO_RCV_MASK 0x00020000L
#define CP_STALLED_STAT2__ME_WAITING_DATA_FROM_STQ_MASK 0x00040000L
#define CP_STALLED_STAT2__PFP_STALLED_ON_TC_WR_CONFIRM_MASK 0x00080000L
#define CP_STALLED_STAT2__PFP_STALLED_ON_ATOMIC_RTN_DATA_MASK 0x00100000L
#define CP_STALLED_STAT2__EOPD_FIFO_NEEDS_SC_EOP_DONE_MASK 0x00200000L
#define CP_STALLED_STAT2__EOPD_FIFO_NEEDS_WR_CONFIRM_MASK 0x00400000L
#define CP_STALLED_STAT2__STRMO_WR_OF_PRIM_DATA_PENDING_MASK 0x00800000L
#define CP_STALLED_STAT2__PIPE_STATS_WR_DATA_PENDING_MASK 0x01000000L
#define CP_STALLED_STAT2__APPEND_RDY_WAIT_ON_CS_DONE_MASK 0x02000000L
#define CP_STALLED_STAT2__APPEND_RDY_WAIT_ON_PS_DONE_MASK 0x04000000L
#define CP_STALLED_STAT2__APPEND_WAIT_ON_WR_CONFIRM_MASK 0x08000000L
#define CP_STALLED_STAT2__APPEND_ACTIVE_PARTITION_MASK 0x10000000L
#define CP_STALLED_STAT2__APPEND_WAITING_TO_SEND_MEMWRITE_MASK 0x20000000L
#define CP_STALLED_STAT2__SURF_SYNC_NEEDS_IDLE_CNTXS_MASK 0x40000000L
#define CP_STALLED_STAT2__SURF_SYNC_NEEDS_ALL_CLEAN_MASK 0x80000000L

// CP_STALLED_STAT3
#define CP_STALLED_STAT3__CE_TO_CSF_NOT_RDY_TO_RCV_MASK 0x00000001L
#define CP_STALLED_STAT3__CE_TO_RAM_INIT_FETCHER_NOT_RDY_TO_RCV_MASK 0x00000002L
#define CP_STALLED_STAT3__CE_WAITING_ON_DATA_FROM_RAM_INIT_FETCHER_MASK 0x00000004L
#define CP_STALLED_STAT3__CE_TO_RAM_INIT_NOT_RDY_MASK 0x00000008L
#define CP_STALLED_STAT3__CE_TO_RAM_DUMP_NOT_RDY_MASK 0x00000010L
#define CP_STALLED_STAT3__CE_TO_RAM_WRITE_NOT_RDY_MASK 0x00000020L
#define CP_STALLED_STAT3__CE_TO_INC_FIFO_NOT_RDY_TO_RCV_MASK 0x00000040L
#define CP_STALLED_STAT3__CE_TO_WR_FIFO_NOT_RDY_TO_RCV_MASK 0x00000080L
#define CP_STALLED_STAT3__CE_WAITING_ON_BUFFER_DATA_MASK 0x00000400L
#define CP_STALLED_STAT3__CE_WAITING_ON_CE_BUFFER_FLAG_MASK 0x00000800L
#define CP_STALLED_STAT3__CE_WAITING_ON_DE_COUNTER_MASK 0x00001000L
#define CP_STALLED_STAT3__CE_WAITING_ON_DE_COUNTER_UNDERFLOW_MASK 0x00002000L
#define CP_STALLED_STAT3__TCIU_WAITING_ON_FREE_MASK 0x00004000L
#define CP_STALLED_STAT3__TCIU_WAITING_ON_TAGS_MASK 0x00008000L
#define CP_STALLED_STAT3__CE_STALLED_ON_TC_WR_CONFIRM_MASK 0x00010000L
#define CP_STALLED_STAT3__CE_STALLED_ON_ATOMIC_RTN_DATA_MASK 0x00020000L
#define CP_STALLED_STAT3__UTCL2IU_WAITING_ON_FREE_MASK 0x00040000L
#define CP_STALLED_STAT3__UTCL2IU_WAITING_ON_TAGS_MASK 0x00080000L
#define CP_STALLED_STAT3__UTCL1_WAITING_ON_TRANS_MASK 0x00100000L

// CP_BUSY_STAT
#define CP_BUSY_STAT__REG_BUS_FIFO_BUSY_MASK 0x00000001L
#define CP_BUSY_STAT__COHER_CNT_NEQ_ZERO_MASK 0x00000040L
#define CP_BUSY_STAT__PFP_PARSING_PACKETS_MASK 0x00000080L
#define CP_BUSY_STAT__ME_PARSING_PACKETS_MASK 0x00000100L
#define CP_BUSY_STAT__RCIU_PFP_BUSY_MASK 0x00000200L
#define CP_BUSY_STAT__RCIU_ME_BUSY_MASK 0x00000400L
#define CP_BUSY_STAT__SEM_CMDFIFO_NOT_EMPTY_MASK 0x00001000L
#define CP_BUSY_STAT__SEM_FAILED_AND_HOLDING_MASK 0x00002000L
#define CP_BUSY_STAT__SEM_POLLING_FOR_PASS_MASK 0x00004000L
#define CP_BUSY_STAT__GFX_CONTEXT_BUSY_MASK 0x00008000L
#define CP_BUSY_STAT__ME_PARSER_BUSY_MASK 0x00020000L
#define CP_BUSY_STAT__EOP_DONE_BUSY_MASK 0x00040000L
#define CP_BUSY_STAT__STRM_OUT_BUSY_MASK 0x00080000L
#define CP_BUSY_STAT__PIPE_STATS_BUSY_MASK 0x00100000L
#define CP_BUSY_STAT__RCIU_CE_BUSY_MASK 0x00200000L
#define CP_BUSY_STAT__CE_PARSING_PACKETS_MASK 0x00400000L

// CP_STAT
#define CP_STAT__ROQ_RING_BUSY_MASK 0x00000200L
#define CP_STAT__ROQ_INDIRECT1_BUSY_MASK 0x00000400L
#define CP_STAT__ROQ_INDIRECT2_BUSY_MASK 0x00000800L
#define CP_STAT__ROQ_STATE_BUSY_MASK 0x00001000L
#define CP_STAT__DC_BUSY_MASK 0x00002000L
#define CP_STAT__UTCL2IU_BUSY_MASK 0x00004000L
#define CP_STAT__PFP_BUSY_MASK 0x00008000L
#define CP_STAT__MEQ_BUSY_MASK 0x00010000L
#define CP_STAT__ME_BUSY_MASK 0x00020000L
#define CP_STAT__QUERY_BUSY_MASK 0x00040000L
#define CP_STAT__SEMAPHORE_BUSY_MASK 0x00080000L
#define CP_STAT__INTERRUPT_BUSY_MASK 0x00100000L
#define CP_STAT__SURFACE_SYNC_BUSY_MASK 0x00200000L
#define CP_STAT__DMA_BUSY_MASK 0x00400000L
#define CP_STAT__RCIU_BUSY_MASK 0x00800000L
#define CP_STAT__SCRATCH_RAM_BUSY_MASK 0x01000000L
#define CP_STAT__CE_BUSY_MASK 0x04000000L
#define CP_STAT__TCIU_BUSY_MASK 0x08000000L
#define CP_STAT__ROQ_CE_RING_BUSY_MASK 0x10000000L
#define CP_STAT__ROQ_CE_INDIRECT1_BUSY_MASK 0x20000000L
#define CP_STAT__ROQ_CE_INDIRECT2_BUSY_MASK 0x40000000L
#define CP_STAT__CP_BUSY_MASK 0x80000000L

// CP_ME_HEADER_DUMP
#define CP_ME_HEADER_DUMP__ME_HEADER_DUMP_MASK 0xffffffffL

// CP_PFP_HEADER_DUMP
#define CP_PFP_HEADER_DUMP__PFP_HEADER_DUMP_MASK 0xffffffffL

// CP_GRBM_FREE_COUNT
#define CP_GRBM_FREE_COUNT__FREE_COUNT_MASK 0x0000003fL
#define CP_GRBM_FREE_COUNT__FREE_COUNT_GDS_MASK 0x00003f00L
#define CP_GRBM_FREE_COUNT__FREE_COUNT_PFP_MASK 0x003f0000L

// CP_CE_HEADER_DUMP
#define CP_CE_HEADER_DUMP__CE_HEADER_DUMP_MASK 0xffffffffL

// CP_PFP_INSTR_PNTR
#define CP_PFP_INSTR_PNTR__INSTR_PNTR_MASK 0x0000ffffL

// CP_ME_INSTR_PNTR
#define CP_ME_INSTR_PNTR__INSTR_PNTR_MASK 0x0000ffffL

// CP_CE_INSTR_PNTR
#define CP_CE_INSTR_PNTR__INSTR_PNTR_MASK 0x0000ffffL

// CP_MEC1_INSTR_PNTR
#define CP_MEC1_INSTR_PNTR__INSTR_PNTR_MASK 0x0000ffffL

// CP_MEC2_INSTR_PNTR
#define CP_MEC2_INSTR_PNTR__INSTR_PNTR_MASK 0x0000ffffL

// CP_CSF_STAT
#define CP_CSF_STAT__BUFFER_REQUEST_COUNT_MASK 0x0001ff00L

// CP_ME_CNTL
#define CP_ME_CNTL__CE_INVALIDATE_ICACHE_MASK 0x00000010L
#define CP_ME_CNTL__PFP_INVALIDATE_ICACHE_MASK 0x00000040L
#define CP_ME_CNTL__ME_INVALIDATE_ICACHE_MASK 0x00000100L
#define CP_ME_CNTL__CE_PIPE0_RESET_MASK 0x00010000L
#define CP_ME_CNTL__CE_PIPE1_RESET_MASK 0x00020000L
#define CP_ME_CNTL__PFP_PIPE0_RESET_MASK 0x00040000L
#define CP_ME_CNTL__PFP_PIPE1_RESET_MASK 0x00080000L
#define CP_ME_CNTL__ME_PIPE0_RESET_MASK 0x00100000L
#define CP_ME_CNTL__ME_PIPE1_RESET_MASK 0x00200000L
#define CP_ME_CNTL__CE_HALT_MASK 0x01000000L
#define CP_ME_CNTL__CE_STEP_MASK 0x02000000L
#define CP_ME_CNTL__PFP_HALT_MASK 0x04000000L
#define CP_ME_CNTL__PFP_STEP_MASK 0x08000000L
#define CP_ME_CNTL__ME_HALT_MASK 0x10000000L
#define CP_ME_CNTL__ME_STEP_MASK 0x20000000L

// CP_CNTX_STAT
#define CP_CNTX_STAT__ACTIVE_HP3D_CONTEXTS_MASK 0x000000ffL
#define CP_CNTX_STAT__CURRENT_HP3D_CONTEXT_MASK 0x00000700L
#define CP_CNTX_STAT__ACTIVE_GFX_CONTEXTS_MASK 0x0ff00000L
#define CP_CNTX_STAT__CURRENT_GFX_CONTEXT_MASK 0x70000000L

// CP_ME_PREEMPTION
#define CP_ME_PREEMPTION__OBSOLETE_MASK 0x00000001L

// CP_RB0_RPTR
#define CP_RB0_RPTR__RB_RPTR_MASK 0x000fffffL

// CP_RB_RPTR
#define CP_RB_RPTR__RB_RPTR_MASK 0x000fffffL

// CP_RB1_RPTR
#define CP_RB1_RPTR__RB_RPTR_MASK 0x000fffffL

// CP_RB2_RPTR
#define CP_RB2_RPTR__RB_RPTR_MASK 0x000fffffL

// CP_RB_WPTR_DELAY
#define CP_RB_WPTR_DELAY__PRE_WRITE_TIMER_MASK 0x0fffffffL
#define CP_RB_WPTR_DELAY__PRE_WRITE_LIMIT_MASK 0xf0000000L

// CP_RB_WPTR_POLL_CNTL
#define CP_RB_WPTR_POLL_CNTL__POLL_FREQUENCY_MASK 0x0000ffffL
#define CP_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK 0xffff0000L

// CP_ROQ_THRESHOLDS
#define CP_ROQ_THRESHOLDS__IB1_START_MASK 0x000000ffL
#define CP_ROQ_THRESHOLDS__IB2_START_MASK 0x0000ff00L

// CP_MEQ_STQ_THRESHOLD
#define CP_MEQ_STQ_THRESHOLD__STQ_START_MASK 0x000000ffL

// CP_ROQ1_THRESHOLDS
#define CP_ROQ1_THRESHOLDS__RB1_START_MASK 0x000000ffL
#define CP_ROQ1_THRESHOLDS__RB2_START_MASK 0x0000ff00L
#define CP_ROQ1_THRESHOLDS__R0_IB1_START_MASK 0x00ff0000L
#define CP_ROQ1_THRESHOLDS__R1_IB1_START_MASK 0xff000000L

// CP_ROQ2_THRESHOLDS
#define CP_ROQ2_THRESHOLDS__R2_IB1_START_MASK 0x000000ffL
#define CP_ROQ2_THRESHOLDS__R0_IB2_START_MASK 0x0000ff00L
#define CP_ROQ2_THRESHOLDS__R1_IB2_START_MASK 0x00ff0000L
#define CP_ROQ2_THRESHOLDS__R2_IB2_START_MASK 0xff000000L

// CP_STQ_THRESHOLDS
#define CP_STQ_THRESHOLDS__STQ0_START_MASK 0x000000ffL
#define CP_STQ_THRESHOLDS__STQ1_START_MASK 0x0000ff00L
#define CP_STQ_THRESHOLDS__STQ2_START_MASK 0x00ff0000L

// CP_QUEUE_THRESHOLDS
#define CP_QUEUE_THRESHOLDS__ROQ_IB1_START_MASK 0x0000003fL
#define CP_QUEUE_THRESHOLDS__ROQ_IB2_START_MASK 0x00003f00L

// CP_MEQ_THRESHOLDS
#define CP_MEQ_THRESHOLDS__MEQ1_START_MASK 0x000000ffL
#define CP_MEQ_THRESHOLDS__MEQ2_START_MASK 0x0000ff00L

// CP_ROQ_AVAIL
#define CP_ROQ_AVAIL__ROQ_CNT_RING_MASK 0x000007ffL
#define CP_ROQ_AVAIL__ROQ_CNT_IB1_MASK 0x07ff0000L

// CP_STQ_AVAIL
#define CP_STQ_AVAIL__STQ_CNT_MASK 0x000001ffL

// CP_ROQ2_AVAIL
#define CP_ROQ2_AVAIL__ROQ_CNT_IB2_MASK 0x000007ffL

// CP_MEQ_AVAIL
#define CP_MEQ_AVAIL__MEQ_CNT_MASK 0x000003ffL

// CP_CMD_INDEX
#define CP_CMD_INDEX__CMD_INDEX_MASK 0x000007ffL
#define CP_CMD_INDEX__CMD_ME_SEL_MASK 0x00003000L
#define CP_CMD_INDEX__CMD_QUEUE_SEL_MASK 0x00070000L

// CP_CMD_DATA
#define CP_CMD_DATA__CMD_DATA_MASK 0xffffffffL

// CP_ROQ_RB_STAT
#define CP_ROQ_RB_STAT__ROQ_RPTR_PRIMARY_MASK 0x000003ffL
#define CP_ROQ_RB_STAT__ROQ_WPTR_PRIMARY_MASK 0x03ff0000L

// CP_ROQ_IB1_STAT
#define CP_ROQ_IB1_STAT__ROQ_RPTR_INDIRECT1_MASK 0x000003ffL
#define CP_ROQ_IB1_STAT__ROQ_WPTR_INDIRECT1_MASK 0x03ff0000L

// CP_ROQ_IB2_STAT
#define CP_ROQ_IB2_STAT__ROQ_RPTR_INDIRECT2_MASK 0x000003ffL
#define CP_ROQ_IB2_STAT__ROQ_WPTR_INDIRECT2_MASK 0x03ff0000L

// CP_STQ_STAT
#define CP_STQ_STAT__STQ_RPTR_MASK 0x000003ffL

// CP_STQ_WR_STAT
#define CP_STQ_WR_STAT__STQ_WPTR_MASK 0x000003ffL

// CP_MEQ_STAT
#define CP_MEQ_STAT__MEQ_RPTR_MASK 0x000003ffL
#define CP_MEQ_STAT__MEQ_WPTR_MASK 0x03ff0000L

// CP_CEQ1_AVAIL
#define CP_CEQ1_AVAIL__CEQ_CNT_RING_MASK 0x000007ffL
#define CP_CEQ1_AVAIL__CEQ_CNT_IB1_MASK 0x07ff0000L

// CP_CEQ2_AVAIL
#define CP_CEQ2_AVAIL__CEQ_CNT_IB2_MASK 0x000007ffL

// CP_CE_ROQ_RB_STAT
#define CP_CE_ROQ_RB_STAT__CEQ_RPTR_PRIMARY_MASK 0x000003ffL
#define CP_CE_ROQ_RB_STAT__CEQ_WPTR_PRIMARY_MASK 0x03ff0000L

// CP_CE_ROQ_IB1_STAT
#define CP_CE_ROQ_IB1_STAT__CEQ_RPTR_INDIRECT1_MASK 0x000003ffL
#define CP_CE_ROQ_IB1_STAT__CEQ_WPTR_INDIRECT1_MASK 0x03ff0000L

// CP_CE_ROQ_IB2_STAT
#define CP_CE_ROQ_IB2_STAT__CEQ_RPTR_INDIRECT2_MASK 0x000003ffL
#define CP_CE_ROQ_IB2_STAT__CEQ_WPTR_INDIRECT2_MASK 0x03ff0000L

// CP_INT_STAT_DEBUG
#define CP_INT_STAT_DEBUG__CP_VM_DOORBELL_WR_INT_ASSERTED_MASK 0x00000800L
#define CP_INT_STAT_DEBUG__CP_ECC_ERROR_INT_ASSERTED_MASK 0x00004000L
#define CP_INT_STAT_DEBUG__GPF_INT_ASSERTED_MASK 0x00010000L
#define CP_INT_STAT_DEBUG__WRM_POLL_TIMEOUT_INT_ASSERTED_MASK 0x00020000L
#define CP_INT_STAT_DEBUG__CMP_BUSY_INT_ASSERTED_MASK 0x00040000L
#define CP_INT_STAT_DEBUG__CNTX_BUSY_INT_ASSERTED_MASK 0x00080000L
#define CP_INT_STAT_DEBUG__CNTX_EMPTY_INT_ASSERTED_MASK 0x00100000L
#define CP_INT_STAT_DEBUG__GFX_IDLE_INT_ASSERTED_MASK 0x00200000L
#define CP_INT_STAT_DEBUG__PRIV_INSTR_INT_ASSERTED_MASK 0x00400000L
#define CP_INT_STAT_DEBUG__PRIV_REG_INT_ASSERTED_MASK 0x00800000L
#define CP_INT_STAT_DEBUG__OPCODE_ERROR_INT_ASSERTED_MASK 0x01000000L
#define CP_INT_STAT_DEBUG__TIME_STAMP_INT_ASSERTED_MASK 0x04000000L
#define CP_INT_STAT_DEBUG__RESERVED_BIT_ERROR_INT_ASSERTED_MASK 0x08000000L
#define CP_INT_STAT_DEBUG__GENERIC2_INT_ASSERTED_MASK 0x20000000L
#define CP_INT_STAT_DEBUG__GENERIC1_INT_ASSERTED_MASK 0x40000000L
#define CP_INT_STAT_DEBUG__GENERIC0_INT_ASSERTED_MASK 0x80000000L

// CP_DEBUG_CNTL
#define CP_DEBUG_CNTL__DEBUG_INDX_MASK 0x0000007fL
#define CP_DEBUG_CNTL__DEBUG_BUS_SELECT_BITS_MASK 0x003f0000L
#define CP_DEBUG_CNTL__DEBUG_BUS_FLOP_EN_MASK 0x80000000L

// CP_DEBUG_DATA
#define CP_DEBUG_DATA__DEBUG_DATA_MASK 0xffffffffL

// CP_PRIV_VIOLATION_ADDR
#define CP_PRIV_VIOLATION_ADDR__PRIV_VIOLATION_ADDR_MASK 0x0000ffffL

// CP_DFY_CNTL
#define CP_DFY_CNTL__POLICY_MASK 0x00000001L
#define CP_DFY_CNTL__MTYPE_MASK 0x0000000cL
#define CP_DFY_CNTL__TPI_SDP_SEL_MASK 0x04000000L
#define CP_DFY_CNTL__WRITE_DIS_MASK 0x08000000L
#define CP_DFY_CNTL__LFSR_RESET_MASK 0x10000000L
#define CP_DFY_CNTL__MODE_MASK 0x60000000L
#define CP_DFY_CNTL__ENABLE_MASK 0x80000000L

// CP_DFY_STAT
#define CP_DFY_STAT__BURST_COUNT_MASK 0x0000ffffL
#define CP_DFY_STAT__TAGS_PENDING_MASK 0x07ff0000L
#define CP_DFY_STAT__BUSY_MASK 0x80000000L

// CP_DFY_ADDR_HI
#define CP_DFY_ADDR_HI__ADDR_HI_MASK 0xffffffffL

// CP_DFY_ADDR_LO
#define CP_DFY_ADDR_LO__ADDR_LO_MASK 0xffffffe0L

// CP_DFY_DATA_0
#define CP_DFY_DATA_0__DATA_MASK 0xffffffffL

// CP_DFY_DATA_1
#define CP_DFY_DATA_1__DATA_MASK 0xffffffffL

// CP_DFY_DATA_2
#define CP_DFY_DATA_2__DATA_MASK 0xffffffffL

// CP_DFY_DATA_3
#define CP_DFY_DATA_3__DATA_MASK 0xffffffffL

// CP_DFY_DATA_4
#define CP_DFY_DATA_4__DATA_MASK 0xffffffffL

// CP_DFY_DATA_5
#define CP_DFY_DATA_5__DATA_MASK 0xffffffffL

// CP_DFY_DATA_6
#define CP_DFY_DATA_6__DATA_MASK 0xffffffffL

// CP_DFY_DATA_7
#define CP_DFY_DATA_7__DATA_MASK 0xffffffffL

// CP_DFY_DATA_8
#define CP_DFY_DATA_8__DATA_MASK 0xffffffffL

// CP_DFY_DATA_9
#define CP_DFY_DATA_9__DATA_MASK 0xffffffffL

// CP_DFY_DATA_10
#define CP_DFY_DATA_10__DATA_MASK 0xffffffffL

// CP_DFY_DATA_11
#define CP_DFY_DATA_11__DATA_MASK 0xffffffffL

// CP_DFY_DATA_12
#define CP_DFY_DATA_12__DATA_MASK 0xffffffffL

// CP_DFY_DATA_13
#define CP_DFY_DATA_13__DATA_MASK 0xffffffffL

// CP_DFY_DATA_14
#define CP_DFY_DATA_14__DATA_MASK 0xffffffffL

// CP_DFY_DATA_15
#define CP_DFY_DATA_15__DATA_MASK 0xffffffffL

// CP_DFY_CMD
#define CP_DFY_CMD__OFFSET_MASK 0x000001ffL
#define CP_DFY_CMD__SIZE_MASK 0xffff0000L

// CP_EOPQ_WAIT_TIME
#define CP_EOPQ_WAIT_TIME__WAIT_TIME_MASK 0x000003ffL
#define CP_EOPQ_WAIT_TIME__SCALE_COUNT_MASK 0x0003fc00L

// CP_CPC_MGCG_SYNC_CNTL
#define CP_CPC_MGCG_SYNC_CNTL__COOLDOWN_PERIOD_MASK 0x000000ffL
#define CP_CPC_MGCG_SYNC_CNTL__WARMUP_PERIOD_MASK 0x0000ff00L

// CPC_INT_INFO
#define CPC_INT_INFO__ADDR_HI_MASK 0x0000ffffL
#define CPC_INT_INFO__TYPE_MASK 0x00010000L
#define CPC_INT_INFO__VMID_MASK 0x00f00000L
#define CPC_INT_INFO__QUEUE_ID_MASK 0x70000000L

// CPC_INT_ADDR
#define CPC_INT_ADDR__ADDR_MASK 0xffffffffL

// CPC_INT_PASID
#define CPC_INT_PASID__PASID_MASK 0x0000ffffL

// CP_GFX_ERROR
#define CP_GFX_ERROR__EDC_ERROR_ID_MASK 0x0000000fL
#define CP_GFX_ERROR__SUA_ERROR_MASK 0x00000010L
#define CP_GFX_ERROR__RSVD1_ERROR_MASK 0x00000020L
#define CP_GFX_ERROR__RSVD2_ERROR_MASK 0x00000040L
#define CP_GFX_ERROR__SEM_UTCL1_ERROR_MASK 0x00000080L
#define CP_GFX_ERROR__QU_STRM_UTCL1_ERROR_MASK 0x00000100L
#define CP_GFX_ERROR__QU_EOP_UTCL1_ERROR_MASK 0x00000200L
#define CP_GFX_ERROR__QU_PIPE_UTCL1_ERROR_MASK 0x00000400L
#define CP_GFX_ERROR__QU_READ_UTCL1_ERROR_MASK 0x00000800L
#define CP_GFX_ERROR__SYNC_MEMRD_UTCL1_ERROR_MASK 0x00001000L
#define CP_GFX_ERROR__SYNC_MEMWR_UTCL1_ERROR_MASK 0x00002000L
#define CP_GFX_ERROR__SHADOW_UTCL1_ERROR_MASK 0x00004000L
#define CP_GFX_ERROR__APPEND_UTCL1_ERROR_MASK 0x00008000L
#define CP_GFX_ERROR__CE_DMA_UTCL1_ERROR_MASK 0x00010000L
#define CP_GFX_ERROR__PFP_VGTDMA_UTCL1_ERROR_MASK 0x00020000L
#define CP_GFX_ERROR__DMA_SRC_UTCL1_ERROR_MASK 0x00040000L
#define CP_GFX_ERROR__DMA_DST_UTCL1_ERROR_MASK 0x00080000L
#define CP_GFX_ERROR__PFP_TC_UTCL1_ERROR_MASK 0x00100000L
#define CP_GFX_ERROR__ME_TC_UTCL1_ERROR_MASK 0x00200000L
#define CP_GFX_ERROR__CE_TC_UTCL1_ERROR_MASK 0x00400000L
#define CP_GFX_ERROR__PRT_LOD_UTCL1_ERROR_MASK 0x00800000L
#define CP_GFX_ERROR__RDPTR_RPT_UTCL1_ERROR_MASK 0x01000000L
#define CP_GFX_ERROR__RB_FETCHER_UTCL1_ERROR_MASK 0x02000000L
#define CP_GFX_ERROR__I1_FETCHER_UTCL1_ERROR_MASK 0x04000000L
#define CP_GFX_ERROR__I2_FETCHER_UTCL1_ERROR_MASK 0x08000000L
#define CP_GFX_ERROR__C1_FETCHER_UTCL1_ERROR_MASK 0x10000000L
#define CP_GFX_ERROR__C2_FETCHER_UTCL1_ERROR_MASK 0x20000000L
#define CP_GFX_ERROR__ST_FETCHER_UTCL1_ERROR_MASK 0x40000000L
#define CP_GFX_ERROR__CE_INIT_UTCL1_ERROR_MASK 0x80000000L

// CPG_UTCL1_CNTL
#define CPG_UTCL1_CNTL__XNACK_REDO_TIMER_CNT_MASK 0x000fffffL
#define CPG_UTCL1_CNTL__VMID_RESET_MODE_MASK 0x00800000L
#define CPG_UTCL1_CNTL__DROP_MODE_MASK 0x01000000L
#define CPG_UTCL1_CNTL__BYPASS_MASK 0x02000000L
#define CPG_UTCL1_CNTL__INVALIDATE_MASK 0x04000000L
#define CPG_UTCL1_CNTL__FRAG_LIMIT_MODE_MASK 0x08000000L
#define CPG_UTCL1_CNTL__FORCE_SNOOP_MASK 0x10000000L
#define CPG_UTCL1_CNTL__FORCE_SD_VMID_DIRTY_MASK 0x20000000L
#define CPG_UTCL1_CNTL__MTYPE_NO_PTE_MODE_MASK 0x40000000L

// CPC_UTCL1_CNTL
#define CPC_UTCL1_CNTL__XNACK_REDO_TIMER_CNT_MASK 0x000fffffL
#define CPC_UTCL1_CNTL__DROP_MODE_MASK 0x01000000L
#define CPC_UTCL1_CNTL__BYPASS_MASK 0x02000000L
#define CPC_UTCL1_CNTL__INVALIDATE_MASK 0x04000000L
#define CPC_UTCL1_CNTL__FRAG_LIMIT_MODE_MASK 0x08000000L
#define CPC_UTCL1_CNTL__FORCE_SNOOP_MASK 0x10000000L
#define CPC_UTCL1_CNTL__FORCE_SD_VMID_DIRTY_MASK 0x20000000L
#define CPC_UTCL1_CNTL__MTYPE_NO_PTE_MODE_MASK 0x40000000L

// CPF_UTCL1_CNTL
#define CPF_UTCL1_CNTL__XNACK_REDO_TIMER_CNT_MASK 0x000fffffL
#define CPF_UTCL1_CNTL__VMID_RESET_MODE_MASK 0x00800000L
#define CPF_UTCL1_CNTL__DROP_MODE_MASK 0x01000000L
#define CPF_UTCL1_CNTL__BYPASS_MASK 0x02000000L
#define CPF_UTCL1_CNTL__INVALIDATE_MASK 0x04000000L
#define CPF_UTCL1_CNTL__FRAG_LIMIT_MODE_MASK 0x08000000L
#define CPF_UTCL1_CNTL__FORCE_SNOOP_MASK 0x10000000L
#define CPF_UTCL1_CNTL__FORCE_SD_VMID_DIRTY_MASK 0x20000000L
#define CPF_UTCL1_CNTL__MTYPE_NO_PTE_MODE_MASK 0x40000000L
#define CPF_UTCL1_CNTL__FORCE_NO_EXE_MASK 0x80000000L

// CP_AQL_SMM_STATUS
#define CP_AQL_SMM_STATUS__AQL_QUEUE_SMM_MASK 0xffffffffL

// CP_RB0_BASE
#define CP_RB0_BASE__RB_BASE_MASK 0xffffffffL

// CP_RB0_BASE_HI
#define CP_RB0_BASE_HI__RB_BASE_HI_MASK 0x000000ffL

// CP_RB_BASE
#define CP_RB_BASE__RB_BASE_MASK 0xffffffffL

// CP_RB1_BASE
#define CP_RB1_BASE__RB_BASE_MASK 0xffffffffL

// CP_RB1_BASE_HI
#define CP_RB1_BASE_HI__RB_BASE_HI_MASK 0x000000ffL

// CP_RB2_BASE
#define CP_RB2_BASE__RB_BASE_MASK 0xffffffffL

// CP_RB0_CNTL
#define CP_RB0_CNTL__RB_BUFSZ_MASK 0x0000003fL
#define CP_RB0_CNTL__RB_BLKSZ_MASK 0x00003f00L
#define CP_RB0_CNTL__BUF_SWAP_MASK 0x00060000L
#define CP_RB0_CNTL__MIN_AVAILSZ_MASK 0x00300000L
#define CP_RB0_CNTL__MIN_IB_AVAILSZ_MASK 0x00c00000L
#define CP_RB0_CNTL__CACHE_POLICY_MASK 0x01000000L
#define CP_RB0_CNTL__RB_NO_UPDATE_MASK 0x08000000L
#define CP_RB0_CNTL__RB_RPTR_WR_ENA_MASK 0x80000000L

// CP_RB_CNTL
#define CP_RB_CNTL__RB_BUFSZ_MASK 0x0000003fL
#define CP_RB_CNTL__RB_BLKSZ_MASK 0x00003f00L
#define CP_RB_CNTL__MIN_AVAILSZ_MASK 0x00300000L
#define CP_RB_CNTL__MIN_IB_AVAILSZ_MASK 0x00c00000L
#define CP_RB_CNTL__CACHE_POLICY_MASK 0x01000000L
#define CP_RB_CNTL__RB_NO_UPDATE_MASK 0x08000000L
#define CP_RB_CNTL__RB_RPTR_WR_ENA_MASK 0x80000000L

// CP_RB1_CNTL
#define CP_RB1_CNTL__RB_BUFSZ_MASK 0x0000003fL
#define CP_RB1_CNTL__RB_BLKSZ_MASK 0x00003f00L
#define CP_RB1_CNTL__MIN_AVAILSZ_MASK 0x00300000L
#define CP_RB1_CNTL__MIN_IB_AVAILSZ_MASK 0x00c00000L
#define CP_RB1_CNTL__CACHE_POLICY_MASK 0x01000000L
#define CP_RB1_CNTL__RB_NO_UPDATE_MASK 0x08000000L
#define CP_RB1_CNTL__RB_RPTR_WR_ENA_MASK 0x80000000L

// CP_RB2_CNTL
#define CP_RB2_CNTL__RB_BUFSZ_MASK 0x0000003fL
#define CP_RB2_CNTL__RB_BLKSZ_MASK 0x00003f00L
#define CP_RB2_CNTL__MIN_AVAILSZ_MASK 0x00300000L
#define CP_RB2_CNTL__MIN_IB_AVAILSZ_MASK 0x00c00000L
#define CP_RB2_CNTL__CACHE_POLICY_MASK 0x01000000L
#define CP_RB2_CNTL__RB_NO_UPDATE_MASK 0x08000000L
#define CP_RB2_CNTL__RB_RPTR_WR_ENA_MASK 0x80000000L

// CP_RB_RPTR_WR
#define CP_RB_RPTR_WR__RB_RPTR_WR_MASK 0x000fffffL

// CP_RB0_RPTR_ADDR
#define CP_RB0_RPTR_ADDR__RB_RPTR_ADDR_MASK 0xfffffffcL

// CP_RB_RPTR_ADDR
#define CP_RB_RPTR_ADDR__RB_RPTR_ADDR_MASK 0xfffffffcL

// CP_RB1_RPTR_ADDR
#define CP_RB1_RPTR_ADDR__RB_RPTR_ADDR_MASK 0xfffffffcL

// CP_RB2_RPTR_ADDR
#define CP_RB2_RPTR_ADDR__RB_RPTR_ADDR_MASK 0xfffffffcL

// CP_RB0_RPTR_ADDR_HI
#define CP_RB0_RPTR_ADDR_HI__RB_RPTR_ADDR_HI_MASK 0x0000ffffL

// CP_RB_RPTR_ADDR_HI
#define CP_RB_RPTR_ADDR_HI__RB_RPTR_ADDR_HI_MASK 0x0000ffffL

// CP_RB1_RPTR_ADDR_HI
#define CP_RB1_RPTR_ADDR_HI__RB_RPTR_ADDR_HI_MASK 0x0000ffffL

// CP_RB2_RPTR_ADDR_HI
#define CP_RB2_RPTR_ADDR_HI__RB_RPTR_ADDR_HI_MASK 0x0000ffffL

// CP_RB0_ACTIVE
#define CP_RB0_ACTIVE__ACTIVE_MASK 0x00000001L

// CP_RB_ACTIVE
#define CP_RB_ACTIVE__ACTIVE_MASK 0x00000001L

// CP_RB0_BUFSZ_MASK
#define CP_RB0_BUFSZ_MASK__DATA_MASK 0x000fffffL

// CP_RB_BUFSZ_MASK
#define CP_RB_BUFSZ_MASK__DATA_MASK 0x000fffffL

// CP_RB_WPTR_POLL_ADDR_LO
#define CP_RB_WPTR_POLL_ADDR_LO__RB_WPTR_POLL_ADDR_LO_MASK 0xfffffffcL

// CP_RB_WPTR_POLL_ADDR_HI
#define CP_RB_WPTR_POLL_ADDR_HI__RB_WPTR_POLL_ADDR_HI_MASK 0x0000ffffL

// GC_PRIV_MODE
#define GC_PRIV_MODE__MC_PRIV_MODE_MASK 0x00000001L

// CP_INT_CNTL
#define CP_INT_CNTL__CP_VM_DOORBELL_WR_INT_ENABLE_MASK 0x00000800L
#define CP_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK 0x00004000L
#define CP_INT_CNTL__GPF_INT_ENABLE_MASK 0x00010000L
#define CP_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x00020000L
#define CP_INT_CNTL__CMP_BUSY_INT_ENABLE_MASK 0x00040000L
#define CP_INT_CNTL__CNTX_BUSY_INT_ENABLE_MASK 0x00080000L
#define CP_INT_CNTL__CNTX_EMPTY_INT_ENABLE_MASK 0x00100000L
#define CP_INT_CNTL__GFX_IDLE_INT_ENABLE_MASK 0x00200000L
#define CP_INT_CNTL__PRIV_INSTR_INT_ENABLE_MASK 0x00400000L
#define CP_INT_CNTL__PRIV_REG_INT_ENABLE_MASK 0x00800000L
#define CP_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK 0x01000000L
#define CP_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK 0x04000000L
#define CP_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x08000000L
#define CP_INT_CNTL__GENERIC2_INT_ENABLE_MASK 0x20000000L
#define CP_INT_CNTL__GENERIC1_INT_ENABLE_MASK 0x40000000L
#define CP_INT_CNTL__GENERIC0_INT_ENABLE_MASK 0x80000000L

// CP_INT_CNTL_RING0
#define CP_INT_CNTL_RING0__CP_VM_DOORBELL_WR_INT_ENABLE_MASK 0x00000800L
#define CP_INT_CNTL_RING0__CP_ECC_ERROR_INT_ENABLE_MASK 0x00004000L
#define CP_INT_CNTL_RING0__GPF_INT_ENABLE_MASK 0x00010000L
#define CP_INT_CNTL_RING0__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x00020000L
#define CP_INT_CNTL_RING0__CMP_BUSY_INT_ENABLE_MASK 0x00040000L
#define CP_INT_CNTL_RING0__CNTX_BUSY_INT_ENABLE_MASK 0x00080000L
#define CP_INT_CNTL_RING0__CNTX_EMPTY_INT_ENABLE_MASK 0x00100000L
#define CP_INT_CNTL_RING0__GFX_IDLE_INT_ENABLE_MASK 0x00200000L
#define CP_INT_CNTL_RING0__PRIV_INSTR_INT_ENABLE_MASK 0x00400000L
#define CP_INT_CNTL_RING0__PRIV_REG_INT_ENABLE_MASK 0x00800000L
#define CP_INT_CNTL_RING0__OPCODE_ERROR_INT_ENABLE_MASK 0x01000000L
#define CP_INT_CNTL_RING0__TIME_STAMP_INT_ENABLE_MASK 0x04000000L
#define CP_INT_CNTL_RING0__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x08000000L
#define CP_INT_CNTL_RING0__GENERIC2_INT_ENABLE_MASK 0x20000000L
#define CP_INT_CNTL_RING0__GENERIC1_INT_ENABLE_MASK 0x40000000L
#define CP_INT_CNTL_RING0__GENERIC0_INT_ENABLE_MASK 0x80000000L

// CP_INT_CNTL_RING1
#define CP_INT_CNTL_RING1__CP_VM_DOORBELL_WR_INT_ENABLE_MASK 0x00000800L
#define CP_INT_CNTL_RING1__CP_ECC_ERROR_INT_ENABLE_MASK 0x00004000L
#define CP_INT_CNTL_RING1__GPF_INT_ENABLE_MASK 0x00010000L
#define CP_INT_CNTL_RING1__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x00020000L
#define CP_INT_CNTL_RING1__CMP_BUSY_INT_ENABLE_MASK 0x00040000L
#define CP_INT_CNTL_RING1__CNTX_BUSY_INT_ENABLE_MASK 0x00080000L
#define CP_INT_CNTL_RING1__CNTX_EMPTY_INT_ENABLE_MASK 0x00100000L
#define CP_INT_CNTL_RING1__GFX_IDLE_INT_ENABLE_MASK 0x00200000L
#define CP_INT_CNTL_RING1__PRIV_INSTR_INT_ENABLE_MASK 0x00400000L
#define CP_INT_CNTL_RING1__PRIV_REG_INT_ENABLE_MASK 0x00800000L
#define CP_INT_CNTL_RING1__OPCODE_ERROR_INT_ENABLE_MASK 0x01000000L
#define CP_INT_CNTL_RING1__TIME_STAMP_INT_ENABLE_MASK 0x04000000L
#define CP_INT_CNTL_RING1__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x08000000L
#define CP_INT_CNTL_RING1__GENERIC2_INT_ENABLE_MASK 0x20000000L
#define CP_INT_CNTL_RING1__GENERIC1_INT_ENABLE_MASK 0x40000000L
#define CP_INT_CNTL_RING1__GENERIC0_INT_ENABLE_MASK 0x80000000L

// CP_INT_CNTL_RING2
#define CP_INT_CNTL_RING2__CP_VM_DOORBELL_WR_INT_ENABLE_MASK 0x00000800L
#define CP_INT_CNTL_RING2__CP_ECC_ERROR_INT_ENABLE_MASK 0x00004000L
#define CP_INT_CNTL_RING2__GPF_INT_ENABLE_MASK 0x00010000L
#define CP_INT_CNTL_RING2__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x00020000L
#define CP_INT_CNTL_RING2__CMP_BUSY_INT_ENABLE_MASK 0x00040000L
#define CP_INT_CNTL_RING2__CNTX_BUSY_INT_ENABLE_MASK 0x00080000L
#define CP_INT_CNTL_RING2__CNTX_EMPTY_INT_ENABLE_MASK 0x00100000L
#define CP_INT_CNTL_RING2__GFX_IDLE_INT_ENABLE_MASK 0x00200000L
#define CP_INT_CNTL_RING2__PRIV_INSTR_INT_ENABLE_MASK 0x00400000L
#define CP_INT_CNTL_RING2__PRIV_REG_INT_ENABLE_MASK 0x00800000L
#define CP_INT_CNTL_RING2__OPCODE_ERROR_INT_ENABLE_MASK 0x01000000L
#define CP_INT_CNTL_RING2__TIME_STAMP_INT_ENABLE_MASK 0x04000000L
#define CP_INT_CNTL_RING2__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x08000000L
#define CP_INT_CNTL_RING2__GENERIC2_INT_ENABLE_MASK 0x20000000L
#define CP_INT_CNTL_RING2__GENERIC1_INT_ENABLE_MASK 0x40000000L
#define CP_INT_CNTL_RING2__GENERIC0_INT_ENABLE_MASK 0x80000000L

// CP_INT_STATUS
#define CP_INT_STATUS__CP_VM_DOORBELL_WR_INT_STAT_MASK 0x00000800L
#define CP_INT_STATUS__CP_ECC_ERROR_INT_STAT_MASK 0x00004000L
#define CP_INT_STATUS__GPF_INT_STAT_MASK 0x00010000L
#define CP_INT_STATUS__WRM_POLL_TIMEOUT_INT_STAT_MASK 0x00020000L
#define CP_INT_STATUS__CMP_BUSY_INT_STAT_MASK 0x00040000L
#define CP_INT_STATUS__CNTX_BUSY_INT_STAT_MASK 0x00080000L
#define CP_INT_STATUS__CNTX_EMPTY_INT_STAT_MASK 0x00100000L
#define CP_INT_STATUS__GFX_IDLE_INT_STAT_MASK 0x00200000L
#define CP_INT_STATUS__PRIV_INSTR_INT_STAT_MASK 0x00400000L
#define CP_INT_STATUS__PRIV_REG_INT_STAT_MASK 0x00800000L
#define CP_INT_STATUS__OPCODE_ERROR_INT_STAT_MASK 0x01000000L
#define CP_INT_STATUS__TIME_STAMP_INT_STAT_MASK 0x04000000L
#define CP_INT_STATUS__RESERVED_BIT_ERROR_INT_STAT_MASK 0x08000000L
#define CP_INT_STATUS__GENERIC2_INT_STAT_MASK 0x20000000L
#define CP_INT_STATUS__GENERIC1_INT_STAT_MASK 0x40000000L
#define CP_INT_STATUS__GENERIC0_INT_STAT_MASK 0x80000000L

// CP_INT_STATUS_RING0
#define CP_INT_STATUS_RING0__CP_VM_DOORBELL_WR_INT_STAT_MASK 0x00000800L
#define CP_INT_STATUS_RING0__CP_ECC_ERROR_INT_STAT_MASK 0x00004000L
#define CP_INT_STATUS_RING0__GPF_INT_STAT_MASK 0x00010000L
#define CP_INT_STATUS_RING0__WRM_POLL_TIMEOUT_INT_STAT_MASK 0x00020000L
#define CP_INT_STATUS_RING0__CMP_BUSY_INT_STAT_MASK 0x00040000L
#define CP_INT_STATUS_RING0__GCNTX_BUSY_INT_STAT_MASK 0x00080000L
#define CP_INT_STATUS_RING0__CNTX_EMPTY_INT_STAT_MASK 0x00100000L
#define CP_INT_STATUS_RING0__GFX_IDLE_INT_STAT_MASK 0x00200000L
#define CP_INT_STATUS_RING0__PRIV_INSTR_INT_STAT_MASK 0x00400000L
#define CP_INT_STATUS_RING0__PRIV_REG_INT_STAT_MASK 0x00800000L
#define CP_INT_STATUS_RING0__OPCODE_ERROR_INT_STAT_MASK 0x01000000L
#define CP_INT_STATUS_RING0__TIME_STAMP_INT_STAT_MASK 0x04000000L
#define CP_INT_STATUS_RING0__RESERVED_BIT_ERROR_INT_STAT_MASK 0x08000000L
#define CP_INT_STATUS_RING0__GENERIC2_INT_STAT_MASK 0x20000000L
#define CP_INT_STATUS_RING0__GENERIC1_INT_STAT_MASK 0x40000000L
#define CP_INT_STATUS_RING0__GENERIC0_INT_STAT_MASK 0x80000000L

// CP_INT_STATUS_RING1
#define CP_INT_STATUS_RING1__CP_VM_DOORBELL_WR_INT_STAT_MASK 0x00000800L
#define CP_INT_STATUS_RING1__CP_ECC_ERROR_INT_STAT_MASK 0x00004000L
#define CP_INT_STATUS_RING1__GPF_INT_STAT_MASK 0x00010000L
#define CP_INT_STATUS_RING1__WRM_POLL_TIMEOUT_INT_STAT_MASK 0x00020000L
#define CP_INT_STATUS_RING1__CMP_BUSY_INT_STAT_MASK 0x00040000L
#define CP_INT_STATUS_RING1__CNTX_BUSY_INT_STAT_MASK 0x00080000L
#define CP_INT_STATUS_RING1__CNTX_EMPTY_INT_STAT_MASK 0x00100000L
#define CP_INT_STATUS_RING1__GFX_IDLE_INT_STAT_MASK 0x00200000L
#define CP_INT_STATUS_RING1__PRIV_INSTR_INT_STAT_MASK 0x00400000L
#define CP_INT_STATUS_RING1__PRIV_REG_INT_STAT_MASK 0x00800000L
#define CP_INT_STATUS_RING1__OPCODE_ERROR_INT_STAT_MASK 0x01000000L
#define CP_INT_STATUS_RING1__TIME_STAMP_INT_STAT_MASK 0x04000000L
#define CP_INT_STATUS_RING1__RESERVED_BIT_ERROR_INT_STAT_MASK 0x08000000L
#define CP_INT_STATUS_RING1__GENERIC2_INT_STAT_MASK 0x20000000L
#define CP_INT_STATUS_RING1__GENERIC1_INT_STAT_MASK 0x40000000L
#define CP_INT_STATUS_RING1__GENERIC0_INT_STAT_MASK 0x80000000L

// CP_INT_STATUS_RING2
#define CP_INT_STATUS_RING2__CP_VM_DOORBELL_WR_INT_STAT_MASK 0x00000800L
#define CP_INT_STATUS_RING2__CP_ECC_ERROR_INT_STAT_MASK 0x00004000L
#define CP_INT_STATUS_RING2__GPF_INT_STAT_MASK 0x00010000L
#define CP_INT_STATUS_RING2__WRM_POLL_TIMEOUT_INT_STAT_MASK 0x00020000L
#define CP_INT_STATUS_RING2__CMP_BUSY_INT_STAT_MASK 0x00040000L
#define CP_INT_STATUS_RING2__CNTX_BUSY_INT_STAT_MASK 0x00080000L
#define CP_INT_STATUS_RING2__CNTX_EMPTY_INT_STAT_MASK 0x00100000L
#define CP_INT_STATUS_RING2__GFX_IDLE_INT_STAT_MASK 0x00200000L
#define CP_INT_STATUS_RING2__PRIV_INSTR_INT_STAT_MASK 0x00400000L
#define CP_INT_STATUS_RING2__PRIV_REG_INT_STAT_MASK 0x00800000L
#define CP_INT_STATUS_RING2__OPCODE_ERROR_INT_STAT_MASK 0x01000000L
#define CP_INT_STATUS_RING2__TIME_STAMP_INT_STAT_MASK 0x04000000L
#define CP_INT_STATUS_RING2__RESERVED_BIT_ERROR_INT_STAT_MASK 0x08000000L
#define CP_INT_STATUS_RING2__GENERIC2_INT_STAT_MASK 0x20000000L
#define CP_INT_STATUS_RING2__GENERIC1_INT_STAT_MASK 0x40000000L
#define CP_INT_STATUS_RING2__GENERIC0_INT_STAT_MASK 0x80000000L

// CP_DEVICE_ID
#define CP_DEVICE_ID__DEVICE_ID_MASK 0x000000ffL

// CP_RING_PRIORITY_CNTS
#define CP_RING_PRIORITY_CNTS__PRIORITY1_CNT_MASK 0x000000ffL
#define CP_RING_PRIORITY_CNTS__PRIORITY2A_CNT_MASK 0x0000ff00L
#define CP_RING_PRIORITY_CNTS__PRIORITY2B_CNT_MASK 0x00ff0000L
#define CP_RING_PRIORITY_CNTS__PRIORITY3_CNT_MASK 0xff000000L

// CP_ME0_PIPE_PRIORITY_CNTS
#define CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY1_CNT_MASK 0x000000ffL
#define CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY2A_CNT_MASK 0x0000ff00L
#define CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY2B_CNT_MASK 0x00ff0000L
#define CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY3_CNT_MASK 0xff000000L

// CP_RING0_PRIORITY
#define CP_RING0_PRIORITY__PRIORITY_MASK 0x00000003L

// CP_ME0_PIPE0_PRIORITY
#define CP_ME0_PIPE0_PRIORITY__PRIORITY_MASK 0x00000003L

// CP_RING1_PRIORITY
#define CP_RING1_PRIORITY__PRIORITY_MASK 0x00000003L

// CP_ME0_PIPE1_PRIORITY
#define CP_ME0_PIPE1_PRIORITY__PRIORITY_MASK 0x00000003L

// CP_RING2_PRIORITY
#define CP_RING2_PRIORITY__PRIORITY_MASK 0x00000003L

// CP_ME0_PIPE2_PRIORITY
#define CP_ME0_PIPE2_PRIORITY__PRIORITY_MASK 0x00000003L

// CP_FATAL_ERROR
#define CP_FATAL_ERROR__CPF_FATAL_ERROR_MASK 0x00000001L
#define CP_FATAL_ERROR__CPG_FATAL_ERROR_MASK 0x00000002L
#define CP_FATAL_ERROR__GFX_HALT_PROC_MASK 0x00000004L
#define CP_FATAL_ERROR__DIS_CPG_FATAL_ERROR_MASK 0x00000008L
#define CP_FATAL_ERROR__CPG_TAG_FATAL_ERROR_EN_MASK 0x00000010L

// CP_RB_VMID
#define CP_RB_VMID__RB0_VMID_MASK 0x0000000fL
#define CP_RB_VMID__RB1_VMID_MASK 0x00000f00L
#define CP_RB_VMID__RB2_VMID_MASK 0x000f0000L

// CP_ME0_PIPE0_VMID
#define CP_ME0_PIPE0_VMID__VMID_MASK 0x0000000fL

// CP_ME0_PIPE1_VMID
#define CP_ME0_PIPE1_VMID__VMID_MASK 0x0000000fL

// CP_RB0_WPTR
#define CP_RB0_WPTR__RB_WPTR_MASK 0xffffffffL

// CP_RB_WPTR
#define CP_RB_WPTR__RB_WPTR_MASK 0xffffffffL

// CP_RB0_WPTR_HI
#define CP_RB0_WPTR_HI__RB_WPTR_MASK 0xffffffffL

// CP_RB_WPTR_HI
#define CP_RB_WPTR_HI__RB_WPTR_MASK 0xffffffffL

// CP_RB1_WPTR
#define CP_RB1_WPTR__RB_WPTR_MASK 0xffffffffL

// CP_RB1_WPTR_HI
#define CP_RB1_WPTR_HI__RB_WPTR_MASK 0xffffffffL

// CP_RB2_WPTR
#define CP_RB2_WPTR__RB_WPTR_MASK 0x000fffffL

// CP_RB_DOORBELL_CONTROL
#define CP_RB_DOORBELL_CONTROL__DOORBELL_BIF_DROP_MASK 0x00000002L
#define CP_RB_DOORBELL_CONTROL__DOORBELL_OFFSET_MASK 0x0ffffffcL
#define CP_RB_DOORBELL_CONTROL__DOORBELL_EN_MASK 0x40000000L
#define CP_RB_DOORBELL_CONTROL__DOORBELL_HIT_MASK 0x80000000L

// CP_RB_DOORBELL_RANGE_LOWER
#define CP_RB_DOORBELL_RANGE_LOWER__DOORBELL_RANGE_LOWER_MASK 0x0ffffffcL

// CP_RB_DOORBELL_RANGE_UPPER
#define CP_RB_DOORBELL_RANGE_UPPER__DOORBELL_RANGE_UPPER_MASK 0x0ffffffcL

// CP_MEC_DOORBELL_RANGE_LOWER
#define CP_MEC_DOORBELL_RANGE_LOWER__DOORBELL_RANGE_LOWER_MASK 0x0ffffffcL

// CP_MEC_DOORBELL_RANGE_UPPER
#define CP_MEC_DOORBELL_RANGE_UPPER__DOORBELL_RANGE_UPPER_MASK 0x0ffffffcL

// CPG_UTCL1_ERROR
#define CPG_UTCL1_ERROR__ERROR_DETECTED_HALT_MASK 0x00000001L

// CPC_UTCL1_ERROR
#define CPC_UTCL1_ERROR__ERROR_DETECTED_HALT_MASK 0x00000001L

// CP_IB1_PRIV_BASE_LO
#define CP_IB1_PRIV_BASE_LO__IB1_PRIV_BASE_LO_MASK 0xfffffffcL

// CP_IB1_PRIV_BASE_HI
#define CP_IB1_PRIV_BASE_HI__IB1_PRIV_BASE_HI_MASK 0x0000ffffL

// CP_IB1_PRIV_BUFSZ
#define CP_IB1_PRIV_BUFSZ__IB1_PRIV_BUFSZ_MASK 0x000fffffL

// CP_ME_F32_INTERRUPT
#define CP_ME_F32_INTERRUPT__ECC_ERROR_INT_MASK 0x00000001L
#define CP_ME_F32_INTERRUPT__TIME_STAMP_INT_MASK 0x00000002L
#define CP_ME_F32_INTERRUPT__ME_F32_INT_2_MASK 0x00000004L
#define CP_ME_F32_INTERRUPT__ME_F32_INT_3_MASK 0x00000008L

// CP_PFP_F32_INTERRUPT
#define CP_PFP_F32_INTERRUPT__ECC_ERROR_INT_MASK 0x00000001L
#define CP_PFP_F32_INTERRUPT__PRIV_REG_INT_MASK 0x00000002L
#define CP_PFP_F32_INTERRUPT__RESERVED_BIT_ERR_INT_MASK 0x00000004L
#define CP_PFP_F32_INTERRUPT__PFP_F32_INT_3_MASK 0x00000008L

// CP_CE_F32_INTERRUPT
#define CP_CE_F32_INTERRUPT__ECC_ERROR_INT_MASK 0x00000001L
#define CP_CE_F32_INTERRUPT__RESERVED_BIT_ERR_INT_MASK 0x00000002L
#define CP_CE_F32_INTERRUPT__CE_F32_INT_2_MASK 0x00000004L
#define CP_CE_F32_INTERRUPT__CE_F32_INT_3_MASK 0x00000008L

// CP_MEC1_F32_INTERRUPT
#define CP_MEC1_F32_INTERRUPT__EDC_ROQ_FED_INT_MASK 0x00000001L
#define CP_MEC1_F32_INTERRUPT__PRIV_REG_INT_MASK 0x00000002L
#define CP_MEC1_F32_INTERRUPT__RESERVED_BIT_ERR_INT_MASK 0x00000004L
#define CP_MEC1_F32_INTERRUPT__EDC_TC_FED_INT_MASK 0x00000008L
#define CP_MEC1_F32_INTERRUPT__EDC_GDS_FED_INT_MASK 0x00000010L
#define CP_MEC1_F32_INTERRUPT__EDC_SCRATCH_FED_INT_MASK 0x00000020L
#define CP_MEC1_F32_INTERRUPT__WAVE_RESTORE_INT_MASK 0x00000040L
#define CP_MEC1_F32_INTERRUPT__SUA_VIOLATION_INT_MASK 0x00000080L
#define CP_MEC1_F32_INTERRUPT__EDC_DMA_FED_INT_MASK 0x00000100L
#define CP_MEC1_F32_INTERRUPT__IQ_TIMER_INT_MASK 0x00000200L
#define CP_MEC1_F32_INTERRUPT__GPF_INT_CPF_MASK 0x00000400L
#define CP_MEC1_F32_INTERRUPT__GPF_INT_DMA_MASK 0x00000800L
#define CP_MEC1_F32_INTERRUPT__GPF_INT_CPC_MASK 0x00001000L
#define CP_MEC1_F32_INTERRUPT__EDC_SR_MEM_FED_INT_MASK 0x00002000L
#define CP_MEC1_F32_INTERRUPT__QUEUE_MESSAGE_INT_MASK 0x00004000L
#define CP_MEC1_F32_INTERRUPT__FATAL_EDC_ERROR_INT_MASK 0x00008000L

// CP_MEC2_F32_INTERRUPT
#define CP_MEC2_F32_INTERRUPT__EDC_ROQ_FED_INT_MASK 0x00000001L
#define CP_MEC2_F32_INTERRUPT__PRIV_REG_INT_MASK 0x00000002L
#define CP_MEC2_F32_INTERRUPT__RESERVED_BIT_ERR_INT_MASK 0x00000004L
#define CP_MEC2_F32_INTERRUPT__EDC_TC_FED_INT_MASK 0x00000008L
#define CP_MEC2_F32_INTERRUPT__EDC_GDS_FED_INT_MASK 0x00000010L
#define CP_MEC2_F32_INTERRUPT__EDC_SCRATCH_FED_INT_MASK 0x00000020L
#define CP_MEC2_F32_INTERRUPT__WAVE_RESTORE_INT_MASK 0x00000040L
#define CP_MEC2_F32_INTERRUPT__SUA_VIOLATION_INT_MASK 0x00000080L
#define CP_MEC2_F32_INTERRUPT__EDC_DMA_FED_INT_MASK 0x00000100L
#define CP_MEC2_F32_INTERRUPT__IQ_TIMER_INT_MASK 0x00000200L
#define CP_MEC2_F32_INTERRUPT__GPF_INT_CPF_MASK 0x00000400L
#define CP_MEC2_F32_INTERRUPT__GPF_INT_DMA_MASK 0x00000800L
#define CP_MEC2_F32_INTERRUPT__GPF_INT_CPC_MASK 0x00001000L
#define CP_MEC2_F32_INTERRUPT__EDC_SR_MEM_FED_INT_MASK 0x00002000L
#define CP_MEC2_F32_INTERRUPT__QUEUE_MESSAGE_INT_MASK 0x00004000L
#define CP_MEC2_F32_INTERRUPT__FATAL_EDC_ERROR_INT_MASK 0x00008000L

// CP_MEC1_F32_INT_DIS
#define CP_MEC1_F32_INT_DIS__EDC_ROQ_FED_INT_MASK 0x00000001L
#define CP_MEC1_F32_INT_DIS__PRIV_REG_INT_MASK 0x00000002L
#define CP_MEC1_F32_INT_DIS__RESERVED_BIT_ERR_INT_MASK 0x00000004L
#define CP_MEC1_F32_INT_DIS__EDC_TC_FED_INT_MASK 0x00000008L
#define CP_MEC1_F32_INT_DIS__EDC_GDS_FED_INT_MASK 0x00000010L
#define CP_MEC1_F32_INT_DIS__EDC_SCRATCH_FED_INT_MASK 0x00000020L
#define CP_MEC1_F32_INT_DIS__WAVE_RESTORE_INT_MASK 0x00000040L
#define CP_MEC1_F32_INT_DIS__SUA_VIOLATION_INT_MASK 0x00000080L
#define CP_MEC1_F32_INT_DIS__EDC_DMA_FED_INT_MASK 0x00000100L
#define CP_MEC1_F32_INT_DIS__IQ_TIMER_INT_MASK 0x00000200L
#define CP_MEC1_F32_INT_DIS__GPF_INT_CPF_MASK 0x00000400L
#define CP_MEC1_F32_INT_DIS__GPF_INT_DMA_MASK 0x00000800L
#define CP_MEC1_F32_INT_DIS__GPF_INT_CPC_MASK 0x00001000L
#define CP_MEC1_F32_INT_DIS__EDC_SR_MEM_FED_INT_MASK 0x00002000L
#define CP_MEC1_F32_INT_DIS__QUEUE_MESSAGE_INT_MASK 0x00004000L
#define CP_MEC1_F32_INT_DIS__FATAL_EDC_ERROR_INT_MASK 0x00008000L

// CP_MEC2_F32_INT_DIS
#define CP_MEC2_F32_INT_DIS__EDC_ROQ_FED_INT_MASK 0x00000001L
#define CP_MEC2_F32_INT_DIS__PRIV_REG_INT_MASK 0x00000002L
#define CP_MEC2_F32_INT_DIS__RESERVED_BIT_ERR_INT_MASK 0x00000004L
#define CP_MEC2_F32_INT_DIS__EDC_TC_FED_INT_MASK 0x00000008L
#define CP_MEC2_F32_INT_DIS__EDC_GDS_FED_INT_MASK 0x00000010L
#define CP_MEC2_F32_INT_DIS__EDC_SCRATCH_FED_INT_MASK 0x00000020L
#define CP_MEC2_F32_INT_DIS__WAVE_RESTORE_INT_MASK 0x00000040L
#define CP_MEC2_F32_INT_DIS__SUA_VIOLATION_INT_MASK 0x00000080L
#define CP_MEC2_F32_INT_DIS__EDC_DMA_FED_INT_MASK 0x00000100L
#define CP_MEC2_F32_INT_DIS__IQ_TIMER_INT_MASK 0x00000200L
#define CP_MEC2_F32_INT_DIS__GPF_INT_CPF_MASK 0x00000400L
#define CP_MEC2_F32_INT_DIS__GPF_INT_DMA_MASK 0x00000800L
#define CP_MEC2_F32_INT_DIS__GPF_INT_CPC_MASK 0x00001000L
#define CP_MEC2_F32_INT_DIS__EDC_SR_MEM_FED_INT_MASK 0x00002000L
#define CP_MEC2_F32_INT_DIS__QUEUE_MESSAGE_INT_MASK 0x00004000L
#define CP_MEC2_F32_INT_DIS__FATAL_EDC_ERROR_INT_MASK 0x00008000L

// CP_VIRT_STATUS
#define CP_VIRT_STATUS__VIRT_STATUS_MASK 0xffffffffL

// CP_PWR_CNTL
#define CP_PWR_CNTL__GFX_CLK_HALT_ME0_PIPE0_MASK 0x00000001L
#define CP_PWR_CNTL__GFX_CLK_HALT_ME0_PIPE1_MASK 0x00000002L
#define CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE0_MASK 0x00000100L
#define CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE1_MASK 0x00000200L
#define CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE2_MASK 0x00000400L
#define CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE3_MASK 0x00000800L
#define CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE0_MASK 0x00010000L
#define CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE1_MASK 0x00020000L
#define CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE2_MASK 0x00040000L
#define CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE3_MASK 0x00080000L

// CP_MEM_SLP_CNTL
#define CP_MEM_SLP_CNTL__CP_MEM_LS_EN_MASK 0x00000001L
#define CP_MEM_SLP_CNTL__CP_MEM_DS_EN_MASK 0x00000002L
#define CP_MEM_SLP_CNTL__RESERVED_MASK 0x0000007cL
#define CP_MEM_SLP_CNTL__CP_LS_DS_BUSY_OVERRIDE_MASK 0x00000080L
#define CP_MEM_SLP_CNTL__CP_MEM_LS_ON_DELAY_MASK 0x0000ff00L
#define CP_MEM_SLP_CNTL__CP_MEM_LS_OFF_DELAY_MASK 0x00ff0000L
#define CP_MEM_SLP_CNTL__RESERVED1_MASK 0xff000000L

// CP_ECC_FIRSTOCCURRENCE
#define CP_ECC_FIRSTOCCURRENCE__INTERFACE_MASK 0x00000003L
#define CP_ECC_FIRSTOCCURRENCE__CLIENT_MASK 0x000000f0L
#define CP_ECC_FIRSTOCCURRENCE__ME_MASK 0x00000300L
#define CP_ECC_FIRSTOCCURRENCE__PIPE_MASK 0x00000c00L
#define CP_ECC_FIRSTOCCURRENCE__QUEUE_MASK 0x00007000L
#define CP_ECC_FIRSTOCCURRENCE__VMID_MASK 0x000f0000L

// CP_ECC_FIRSTOCCURRENCE_RING0
#define CP_ECC_FIRSTOCCURRENCE_RING0__OBSOLETE_MASK 0xffffffffL

// CP_ECC_FIRSTOCCURRENCE_RING1
#define CP_ECC_FIRSTOCCURRENCE_RING1__OBSOLETE_MASK 0xffffffffL

// CP_ECC_FIRSTOCCURRENCE_RING2
#define CP_ECC_FIRSTOCCURRENCE_RING2__OBSOLETE_MASK 0xffffffffL

// CP_DEBUG
#define CP_DEBUG__SURFSYNC_CNTX_RDADDR_MASK 0x00070000L
#define CP_DEBUG__BUSY_EXTENDER_MASK 0x00180000L
#define CP_DEBUG__INTERRUPT_DISABLE_MASK 0x00400000L
#define CP_DEBUG__PREDICATE_DISABLE_MASK 0x00800000L
#define CP_DEBUG__UNDERFLOW_BUSY_DISABLE_MASK 0x01000000L
#define CP_DEBUG__OVERFLOW_BUSY_DISABLE_MASK 0x02000000L
#define CP_DEBUG__EVENT_FILT_DISABLE_MASK 0x04000000L
#define CP_DEBUG__CPG_TC_MTYPE_OVERRIDE_MASK 0x08000000L
#define CP_DEBUG__CPG_TC_ONE_CYCLE_WRITE_DISABLE_MASK 0x10000000L
#define CP_DEBUG__CS_STATE_FILT_DISABLE_MASK 0x20000000L
#define CP_DEBUG__CS_PIPELINE_RESET_DISABLE_MASK 0x40000000L
#define CP_DEBUG__IB_PACKET_INJECTOR_DISABLE_MASK 0x80000000L

// CP_CPF_DEBUG
#define CP_CPF_DEBUG__BUSY_EXTENDER_MASK 0x00180000L
#define CP_CPF_DEBUG__UNDERFLOW_BUSY_DISABLE_MASK 0x01000000L
#define CP_CPF_DEBUG__OVERFLOW_BUSY_DISABLE_MASK 0x02000000L
#define CP_CPF_DEBUG__CPF_PRIORITY_YIELD_ACTIVE_DIS_MASK 0x20000000L
#define CP_CPF_DEBUG__CPF_TC_MTYPE_OVERRIDE_MASK 0x40000000L
#define CP_CPF_DEBUG__DBGU_TRIGGER_MASK 0x80000000L

// CP_CPC_DEBUG
#define CP_CPC_DEBUG__BUSY_EXTENDER_MASK 0x00180000L
#define CP_CPC_DEBUG__UCODE_ECC_ERROR_DISABLE_MASK 0x00200000L
#define CP_CPC_DEBUG__INTERRUPT_DISABLE_MASK 0x00400000L
#define CP_CPC_DEBUG__UNDERFLOW_BUSY_DISABLE_MASK 0x01000000L
#define CP_CPC_DEBUG__OVERFLOW_BUSY_DISABLE_MASK 0x02000000L
#define CP_CPC_DEBUG__EVENT_FILT_DISABLE_MASK 0x04000000L
#define CP_CPC_DEBUG__CPC_TC_ONE_CYCLE_WRITE_DISABLE_MASK 0x10000000L
#define CP_CPC_DEBUG__CS_STATE_FILT_DISABLE_MASK 0x20000000L
#define CP_CPC_DEBUG__ME2_UCODE_RAM_ENABLE_MASK 0x80000000L

// CP_PQ_WPTR_POLL_CNTL
#define CP_PQ_WPTR_POLL_CNTL__PERIOD_MASK 0x000000ffL
#define CP_PQ_WPTR_POLL_CNTL__DISABLE_PEND_REQ_ONE_SHOT_MASK 0x20000000L
#define CP_PQ_WPTR_POLL_CNTL__POLL_ACTIVE_MASK 0x40000000L
#define CP_PQ_WPTR_POLL_CNTL__EN_MASK 0x80000000L

// CP_PQ_WPTR_POLL_CNTL1
#define CP_PQ_WPTR_POLL_CNTL1__QUEUE_MASK_MASK 0xffffffffL

// CPC_INT_CNTL
#define CPC_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK 0x00001000L
#define CPC_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK 0x00002000L
#define CPC_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK 0x00004000L
#define CPC_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK 0x00008000L
#define CPC_INT_CNTL__GPF_INT_ENABLE_MASK 0x00010000L
#define CPC_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x00020000L
#define CPC_INT_CNTL__PRIV_REG_INT_ENABLE_MASK 0x00800000L
#define CPC_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK 0x01000000L
#define CPC_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK 0x04000000L
#define CPC_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x08000000L
#define CPC_INT_CNTL__GENERIC2_INT_ENABLE_MASK 0x20000000L
#define CPC_INT_CNTL__GENERIC1_INT_ENABLE_MASK 0x40000000L
#define CPC_INT_CNTL__GENERIC0_INT_ENABLE_MASK 0x80000000L

// CP_ME1_PIPE0_INT_CNTL
#define CP_ME1_PIPE0_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK 0x00001000L
#define CP_ME1_PIPE0_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK 0x00002000L
#define CP_ME1_PIPE0_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK 0x00004000L
#define CP_ME1_PIPE0_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK 0x00008000L
#define CP_ME1_PIPE0_INT_CNTL__GPF_INT_ENABLE_MASK 0x00010000L
#define CP_ME1_PIPE0_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x00020000L
#define CP_ME1_PIPE0_INT_CNTL__PRIV_REG_INT_ENABLE_MASK 0x00800000L
#define CP_ME1_PIPE0_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK 0x01000000L
#define CP_ME1_PIPE0_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK 0x04000000L
#define CP_ME1_PIPE0_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x08000000L
#define CP_ME1_PIPE0_INT_CNTL__GENERIC2_INT_ENABLE_MASK 0x20000000L
#define CP_ME1_PIPE0_INT_CNTL__GENERIC1_INT_ENABLE_MASK 0x40000000L
#define CP_ME1_PIPE0_INT_CNTL__GENERIC0_INT_ENABLE_MASK 0x80000000L

// CP_ME1_PIPE1_INT_CNTL
#define CP_ME1_PIPE1_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK 0x00001000L
#define CP_ME1_PIPE1_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK 0x00002000L
#define CP_ME1_PIPE1_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK 0x00004000L
#define CP_ME1_PIPE1_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK 0x00008000L
#define CP_ME1_PIPE1_INT_CNTL__GPF_INT_ENABLE_MASK 0x00010000L
#define CP_ME1_PIPE1_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x00020000L
#define CP_ME1_PIPE1_INT_CNTL__PRIV_REG_INT_ENABLE_MASK 0x00800000L
#define CP_ME1_PIPE1_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK 0x01000000L
#define CP_ME1_PIPE1_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK 0x04000000L
#define CP_ME1_PIPE1_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x08000000L
#define CP_ME1_PIPE1_INT_CNTL__GENERIC2_INT_ENABLE_MASK 0x20000000L
#define CP_ME1_PIPE1_INT_CNTL__GENERIC1_INT_ENABLE_MASK 0x40000000L
#define CP_ME1_PIPE1_INT_CNTL__GENERIC0_INT_ENABLE_MASK 0x80000000L

// CP_ME1_PIPE2_INT_CNTL
#define CP_ME1_PIPE2_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK 0x00001000L
#define CP_ME1_PIPE2_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK 0x00002000L
#define CP_ME1_PIPE2_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK 0x00004000L
#define CP_ME1_PIPE2_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK 0x00008000L
#define CP_ME1_PIPE2_INT_CNTL__GPF_INT_ENABLE_MASK 0x00010000L
#define CP_ME1_PIPE2_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x00020000L
#define CP_ME1_PIPE2_INT_CNTL__PRIV_REG_INT_ENABLE_MASK 0x00800000L
#define CP_ME1_PIPE2_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK 0x01000000L
#define CP_ME1_PIPE2_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK 0x04000000L
#define CP_ME1_PIPE2_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x08000000L
#define CP_ME1_PIPE2_INT_CNTL__GENERIC2_INT_ENABLE_MASK 0x20000000L
#define CP_ME1_PIPE2_INT_CNTL__GENERIC1_INT_ENABLE_MASK 0x40000000L
#define CP_ME1_PIPE2_INT_CNTL__GENERIC0_INT_ENABLE_MASK 0x80000000L

// CP_ME1_PIPE3_INT_CNTL
#define CP_ME1_PIPE3_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK 0x00001000L
#define CP_ME1_PIPE3_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK 0x00002000L
#define CP_ME1_PIPE3_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK 0x00004000L
#define CP_ME1_PIPE3_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK 0x00008000L
#define CP_ME1_PIPE3_INT_CNTL__GPF_INT_ENABLE_MASK 0x00010000L
#define CP_ME1_PIPE3_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x00020000L
#define CP_ME1_PIPE3_INT_CNTL__PRIV_REG_INT_ENABLE_MASK 0x00800000L
#define CP_ME1_PIPE3_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK 0x01000000L
#define CP_ME1_PIPE3_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK 0x04000000L
#define CP_ME1_PIPE3_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x08000000L
#define CP_ME1_PIPE3_INT_CNTL__GENERIC2_INT_ENABLE_MASK 0x20000000L
#define CP_ME1_PIPE3_INT_CNTL__GENERIC1_INT_ENABLE_MASK 0x40000000L
#define CP_ME1_PIPE3_INT_CNTL__GENERIC0_INT_ENABLE_MASK 0x80000000L

// CP_ME2_PIPE0_INT_CNTL
#define CP_ME2_PIPE0_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK 0x00001000L
#define CP_ME2_PIPE0_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK 0x00002000L
#define CP_ME2_PIPE0_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK 0x00004000L
#define CP_ME2_PIPE0_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK 0x00008000L
#define CP_ME2_PIPE0_INT_CNTL__GPF_INT_ENABLE_MASK 0x00010000L
#define CP_ME2_PIPE0_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x00020000L
#define CP_ME2_PIPE0_INT_CNTL__PRIV_REG_INT_ENABLE_MASK 0x00800000L
#define CP_ME2_PIPE0_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK 0x01000000L
#define CP_ME2_PIPE0_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK 0x04000000L
#define CP_ME2_PIPE0_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x08000000L
#define CP_ME2_PIPE0_INT_CNTL__GENERIC2_INT_ENABLE_MASK 0x20000000L
#define CP_ME2_PIPE0_INT_CNTL__GENERIC1_INT_ENABLE_MASK 0x40000000L
#define CP_ME2_PIPE0_INT_CNTL__GENERIC0_INT_ENABLE_MASK 0x80000000L

// CP_ME2_PIPE1_INT_CNTL
#define CP_ME2_PIPE1_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK 0x00001000L
#define CP_ME2_PIPE1_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK 0x00002000L
#define CP_ME2_PIPE1_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK 0x00004000L
#define CP_ME2_PIPE1_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK 0x00008000L
#define CP_ME2_PIPE1_INT_CNTL__GPF_INT_ENABLE_MASK 0x00010000L
#define CP_ME2_PIPE1_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x00020000L
#define CP_ME2_PIPE1_INT_CNTL__PRIV_REG_INT_ENABLE_MASK 0x00800000L
#define CP_ME2_PIPE1_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK 0x01000000L
#define CP_ME2_PIPE1_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK 0x04000000L
#define CP_ME2_PIPE1_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x08000000L
#define CP_ME2_PIPE1_INT_CNTL__GENERIC2_INT_ENABLE_MASK 0x20000000L
#define CP_ME2_PIPE1_INT_CNTL__GENERIC1_INT_ENABLE_MASK 0x40000000L
#define CP_ME2_PIPE1_INT_CNTL__GENERIC0_INT_ENABLE_MASK 0x80000000L

// CP_ME2_PIPE2_INT_CNTL
#define CP_ME2_PIPE2_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK 0x00001000L
#define CP_ME2_PIPE2_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK 0x00002000L
#define CP_ME2_PIPE2_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK 0x00004000L
#define CP_ME2_PIPE2_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK 0x00008000L
#define CP_ME2_PIPE2_INT_CNTL__GPF_INT_ENABLE_MASK 0x00010000L
#define CP_ME2_PIPE2_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x00020000L
#define CP_ME2_PIPE2_INT_CNTL__PRIV_REG_INT_ENABLE_MASK 0x00800000L
#define CP_ME2_PIPE2_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK 0x01000000L
#define CP_ME2_PIPE2_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK 0x04000000L
#define CP_ME2_PIPE2_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x08000000L
#define CP_ME2_PIPE2_INT_CNTL__GENERIC2_INT_ENABLE_MASK 0x20000000L
#define CP_ME2_PIPE2_INT_CNTL__GENERIC1_INT_ENABLE_MASK 0x40000000L
#define CP_ME2_PIPE2_INT_CNTL__GENERIC0_INT_ENABLE_MASK 0x80000000L

// CP_ME2_PIPE3_INT_CNTL
#define CP_ME2_PIPE3_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK 0x00001000L
#define CP_ME2_PIPE3_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK 0x00002000L
#define CP_ME2_PIPE3_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK 0x00004000L
#define CP_ME2_PIPE3_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK 0x00008000L
#define CP_ME2_PIPE3_INT_CNTL__GPF_INT_ENABLE_MASK 0x00010000L
#define CP_ME2_PIPE3_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x00020000L
#define CP_ME2_PIPE3_INT_CNTL__PRIV_REG_INT_ENABLE_MASK 0x00800000L
#define CP_ME2_PIPE3_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK 0x01000000L
#define CP_ME2_PIPE3_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK 0x04000000L
#define CP_ME2_PIPE3_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x08000000L
#define CP_ME2_PIPE3_INT_CNTL__GENERIC2_INT_ENABLE_MASK 0x20000000L
#define CP_ME2_PIPE3_INT_CNTL__GENERIC1_INT_ENABLE_MASK 0x40000000L
#define CP_ME2_PIPE3_INT_CNTL__GENERIC0_INT_ENABLE_MASK 0x80000000L

// CPC_INT_STATUS
#define CPC_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK 0x00001000L
#define CPC_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK 0x00002000L
#define CPC_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK 0x00004000L
#define CPC_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK 0x00008000L
#define CPC_INT_STATUS__GPF_INT_STATUS_MASK 0x00010000L
#define CPC_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK 0x00020000L
#define CPC_INT_STATUS__PRIV_REG_INT_STATUS_MASK 0x00800000L
#define CPC_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK 0x01000000L
#define CPC_INT_STATUS__TIME_STAMP_INT_STATUS_MASK 0x04000000L
#define CPC_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK 0x08000000L
#define CPC_INT_STATUS__GENERIC2_INT_STATUS_MASK 0x20000000L
#define CPC_INT_STATUS__GENERIC1_INT_STATUS_MASK 0x40000000L
#define CPC_INT_STATUS__GENERIC0_INT_STATUS_MASK 0x80000000L

// CP_ME1_PIPE0_INT_STATUS
#define CP_ME1_PIPE0_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK 0x00001000L
#define CP_ME1_PIPE0_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK 0x00002000L
#define CP_ME1_PIPE0_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK 0x00004000L
#define CP_ME1_PIPE0_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK 0x00008000L
#define CP_ME1_PIPE0_INT_STATUS__GPF_INT_STATUS_MASK 0x00010000L
#define CP_ME1_PIPE0_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK 0x00020000L
#define CP_ME1_PIPE0_INT_STATUS__PRIV_REG_INT_STATUS_MASK 0x00800000L
#define CP_ME1_PIPE0_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK 0x01000000L
#define CP_ME1_PIPE0_INT_STATUS__TIME_STAMP_INT_STATUS_MASK 0x04000000L
#define CP_ME1_PIPE0_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK 0x08000000L
#define CP_ME1_PIPE0_INT_STATUS__GENERIC2_INT_STATUS_MASK 0x20000000L
#define CP_ME1_PIPE0_INT_STATUS__GENERIC1_INT_STATUS_MASK 0x40000000L
#define CP_ME1_PIPE0_INT_STATUS__GENERIC0_INT_STATUS_MASK 0x80000000L

// CP_ME1_PIPE1_INT_STATUS
#define CP_ME1_PIPE1_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK 0x00001000L
#define CP_ME1_PIPE1_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK 0x00002000L
#define CP_ME1_PIPE1_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK 0x00004000L
#define CP_ME1_PIPE1_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK 0x00008000L
#define CP_ME1_PIPE1_INT_STATUS__GPF_INT_STATUS_MASK 0x00010000L
#define CP_ME1_PIPE1_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK 0x00020000L
#define CP_ME1_PIPE1_INT_STATUS__PRIV_REG_INT_STATUS_MASK 0x00800000L
#define CP_ME1_PIPE1_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK 0x01000000L
#define CP_ME1_PIPE1_INT_STATUS__TIME_STAMP_INT_STATUS_MASK 0x04000000L
#define CP_ME1_PIPE1_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK 0x08000000L
#define CP_ME1_PIPE1_INT_STATUS__GENERIC2_INT_STATUS_MASK 0x20000000L
#define CP_ME1_PIPE1_INT_STATUS__GENERIC1_INT_STATUS_MASK 0x40000000L
#define CP_ME1_PIPE1_INT_STATUS__GENERIC0_INT_STATUS_MASK 0x80000000L

// CP_ME1_PIPE2_INT_STATUS
#define CP_ME1_PIPE2_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK 0x00001000L
#define CP_ME1_PIPE2_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK 0x00002000L
#define CP_ME1_PIPE2_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK 0x00004000L
#define CP_ME1_PIPE2_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK 0x00008000L
#define CP_ME1_PIPE2_INT_STATUS__GPF_INT_STATUS_MASK 0x00010000L
#define CP_ME1_PIPE2_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK 0x00020000L
#define CP_ME1_PIPE2_INT_STATUS__PRIV_REG_INT_STATUS_MASK 0x00800000L
#define CP_ME1_PIPE2_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK 0x01000000L
#define CP_ME1_PIPE2_INT_STATUS__TIME_STAMP_INT_STATUS_MASK 0x04000000L
#define CP_ME1_PIPE2_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK 0x08000000L
#define CP_ME1_PIPE2_INT_STATUS__GENERIC2_INT_STATUS_MASK 0x20000000L
#define CP_ME1_PIPE2_INT_STATUS__GENERIC1_INT_STATUS_MASK 0x40000000L
#define CP_ME1_PIPE2_INT_STATUS__GENERIC0_INT_STATUS_MASK 0x80000000L

// CP_ME1_PIPE3_INT_STATUS
#define CP_ME1_PIPE3_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK 0x00001000L
#define CP_ME1_PIPE3_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK 0x00002000L
#define CP_ME1_PIPE3_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK 0x00004000L
#define CP_ME1_PIPE3_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK 0x00008000L
#define CP_ME1_PIPE3_INT_STATUS__GPF_INT_STATUS_MASK 0x00010000L
#define CP_ME1_PIPE3_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK 0x00020000L
#define CP_ME1_PIPE3_INT_STATUS__PRIV_REG_INT_STATUS_MASK 0x00800000L
#define CP_ME1_PIPE3_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK 0x01000000L
#define CP_ME1_PIPE3_INT_STATUS__TIME_STAMP_INT_STATUS_MASK 0x04000000L
#define CP_ME1_PIPE3_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK 0x08000000L
#define CP_ME1_PIPE3_INT_STATUS__GENERIC2_INT_STATUS_MASK 0x20000000L
#define CP_ME1_PIPE3_INT_STATUS__GENERIC1_INT_STATUS_MASK 0x40000000L
#define CP_ME1_PIPE3_INT_STATUS__GENERIC0_INT_STATUS_MASK 0x80000000L

// CP_ME2_PIPE0_INT_STATUS
#define CP_ME2_PIPE0_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK 0x00001000L
#define CP_ME2_PIPE0_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK 0x00002000L
#define CP_ME2_PIPE0_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK 0x00004000L
#define CP_ME2_PIPE0_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK 0x00008000L
#define CP_ME2_PIPE0_INT_STATUS__GPF_INT_STATUS_MASK 0x00010000L
#define CP_ME2_PIPE0_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK 0x00020000L
#define CP_ME2_PIPE0_INT_STATUS__PRIV_REG_INT_STATUS_MASK 0x00800000L
#define CP_ME2_PIPE0_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK 0x01000000L
#define CP_ME2_PIPE0_INT_STATUS__TIME_STAMP_INT_STATUS_MASK 0x04000000L
#define CP_ME2_PIPE0_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK 0x08000000L
#define CP_ME2_PIPE0_INT_STATUS__GENERIC2_INT_STATUS_MASK 0x20000000L
#define CP_ME2_PIPE0_INT_STATUS__GENERIC1_INT_STATUS_MASK 0x40000000L
#define CP_ME2_PIPE0_INT_STATUS__GENERIC0_INT_STATUS_MASK 0x80000000L

// CP_ME2_PIPE1_INT_STATUS
#define CP_ME2_PIPE1_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK 0x00001000L
#define CP_ME2_PIPE1_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK 0x00002000L
#define CP_ME2_PIPE1_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK 0x00004000L
#define CP_ME2_PIPE1_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK 0x00008000L
#define CP_ME2_PIPE1_INT_STATUS__GPF_INT_STATUS_MASK 0x00010000L
#define CP_ME2_PIPE1_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK 0x00020000L
#define CP_ME2_PIPE1_INT_STATUS__PRIV_REG_INT_STATUS_MASK 0x00800000L
#define CP_ME2_PIPE1_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK 0x01000000L
#define CP_ME2_PIPE1_INT_STATUS__TIME_STAMP_INT_STATUS_MASK 0x04000000L
#define CP_ME2_PIPE1_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK 0x08000000L
#define CP_ME2_PIPE1_INT_STATUS__GENERIC2_INT_STATUS_MASK 0x20000000L
#define CP_ME2_PIPE1_INT_STATUS__GENERIC1_INT_STATUS_MASK 0x40000000L
#define CP_ME2_PIPE1_INT_STATUS__GENERIC0_INT_STATUS_MASK 0x80000000L

// CP_ME2_PIPE2_INT_STATUS
#define CP_ME2_PIPE2_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK 0x00001000L
#define CP_ME2_PIPE2_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK 0x00002000L
#define CP_ME2_PIPE2_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK 0x00004000L
#define CP_ME2_PIPE2_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK 0x00008000L
#define CP_ME2_PIPE2_INT_STATUS__GPF_INT_STATUS_MASK 0x00010000L
#define CP_ME2_PIPE2_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK 0x00020000L
#define CP_ME2_PIPE2_INT_STATUS__PRIV_REG_INT_STATUS_MASK 0x00800000L
#define CP_ME2_PIPE2_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK 0x01000000L
#define CP_ME2_PIPE2_INT_STATUS__TIME_STAMP_INT_STATUS_MASK 0x04000000L
#define CP_ME2_PIPE2_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK 0x08000000L
#define CP_ME2_PIPE2_INT_STATUS__GENERIC2_INT_STATUS_MASK 0x20000000L
#define CP_ME2_PIPE2_INT_STATUS__GENERIC1_INT_STATUS_MASK 0x40000000L
#define CP_ME2_PIPE2_INT_STATUS__GENERIC0_INT_STATUS_MASK 0x80000000L

// CP_ME2_PIPE3_INT_STATUS
#define CP_ME2_PIPE3_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK 0x00001000L
#define CP_ME2_PIPE3_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK 0x00002000L
#define CP_ME2_PIPE3_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK 0x00004000L
#define CP_ME2_PIPE3_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK 0x00008000L
#define CP_ME2_PIPE3_INT_STATUS__GPF_INT_STATUS_MASK 0x00010000L
#define CP_ME2_PIPE3_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK 0x00020000L
#define CP_ME2_PIPE3_INT_STATUS__PRIV_REG_INT_STATUS_MASK 0x00800000L
#define CP_ME2_PIPE3_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK 0x01000000L
#define CP_ME2_PIPE3_INT_STATUS__TIME_STAMP_INT_STATUS_MASK 0x04000000L
#define CP_ME2_PIPE3_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK 0x08000000L
#define CP_ME2_PIPE3_INT_STATUS__GENERIC2_INT_STATUS_MASK 0x20000000L
#define CP_ME2_PIPE3_INT_STATUS__GENERIC1_INT_STATUS_MASK 0x40000000L
#define CP_ME2_PIPE3_INT_STATUS__GENERIC0_INT_STATUS_MASK 0x80000000L

// CP_ME1_INT_STAT_DEBUG
#define CP_ME1_INT_STAT_DEBUG__CMP_QUERY_STATUS_INT_ASSERTED_MASK 0x00001000L
#define CP_ME1_INT_STAT_DEBUG__DEQUEUE_REQUEST_INT_ASSERTED_MASK 0x00002000L
#define CP_ME1_INT_STAT_DEBUG__CP_ECC_ERROR_INT_ASSERTED_MASK 0x00004000L
#define CP_ME1_INT_STAT_DEBUG__SUA_VIOLATION_INT_STATUS_MASK 0x00008000L
#define CP_ME1_INT_STAT_DEBUG__GPF_INT_ASSERTED_MASK 0x00010000L
#define CP_ME1_INT_STAT_DEBUG__WRM_POLL_TIMEOUT_INT_ASSERTED_MASK 0x00020000L
#define CP_ME1_INT_STAT_DEBUG__PRIV_REG_INT_ASSERTED_MASK 0x00800000L
#define CP_ME1_INT_STAT_DEBUG__OPCODE_ERROR_INT_ASSERTED_MASK 0x01000000L
#define CP_ME1_INT_STAT_DEBUG__TIME_STAMP_INT_ASSERTED_MASK 0x04000000L
#define CP_ME1_INT_STAT_DEBUG__RESERVED_BIT_ERROR_INT_ASSERTED_MASK 0x08000000L
#define CP_ME1_INT_STAT_DEBUG__GENERIC2_INT_ASSERTED_MASK 0x20000000L
#define CP_ME1_INT_STAT_DEBUG__GENERIC1_INT_ASSERTED_MASK 0x40000000L
#define CP_ME1_INT_STAT_DEBUG__GENERIC0_INT_ASSERTED_MASK 0x80000000L

// CP_ME2_INT_STAT_DEBUG
#define CP_ME2_INT_STAT_DEBUG__CMP_QUERY_STATUS_INT_ASSERTED_MASK 0x00001000L
#define CP_ME2_INT_STAT_DEBUG__DEQUEUE_REQUEST_INT_ASSERTED_MASK 0x00002000L
#define CP_ME2_INT_STAT_DEBUG__CP_ECC_ERROR_INT_ASSERTED_MASK 0x00004000L
#define CP_ME2_INT_STAT_DEBUG__SUA_VIOLATION_INT_STATUS_MASK 0x00008000L
#define CP_ME2_INT_STAT_DEBUG__GPF_INT_ASSERTED_MASK 0x00010000L
#define CP_ME2_INT_STAT_DEBUG__WRM_POLL_TIMEOUT_INT_ASSERTED_MASK 0x00020000L
#define CP_ME2_INT_STAT_DEBUG__PRIV_REG_INT_ASSERTED_MASK 0x00800000L
#define CP_ME2_INT_STAT_DEBUG__OPCODE_ERROR_INT_ASSERTED_MASK 0x01000000L
#define CP_ME2_INT_STAT_DEBUG__TIME_STAMP_INT_ASSERTED_MASK 0x04000000L
#define CP_ME2_INT_STAT_DEBUG__RESERVED_BIT_ERROR_INT_ASSERTED_MASK 0x08000000L
#define CP_ME2_INT_STAT_DEBUG__GENERIC2_INT_ASSERTED_MASK 0x20000000L
#define CP_ME2_INT_STAT_DEBUG__GENERIC1_INT_ASSERTED_MASK 0x40000000L
#define CP_ME2_INT_STAT_DEBUG__GENERIC0_INT_ASSERTED_MASK 0x80000000L

// CP_ME1_PIPE_PRIORITY_CNTS
#define CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY1_CNT_MASK 0x000000ffL
#define CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY2A_CNT_MASK 0x0000ff00L
#define CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY2B_CNT_MASK 0x00ff0000L
#define CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY3_CNT_MASK 0xff000000L

// CP_ME1_PIPE0_PRIORITY
#define CP_ME1_PIPE0_PRIORITY__PRIORITY_MASK 0x00000003L

// CP_ME1_PIPE1_PRIORITY
#define CP_ME1_PIPE1_PRIORITY__PRIORITY_MASK 0x00000003L

// CP_ME1_PIPE2_PRIORITY
#define CP_ME1_PIPE2_PRIORITY__PRIORITY_MASK 0x00000003L

// CP_ME1_PIPE3_PRIORITY
#define CP_ME1_PIPE3_PRIORITY__PRIORITY_MASK 0x00000003L

// CP_ME2_PIPE_PRIORITY_CNTS
#define CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY1_CNT_MASK 0x000000ffL
#define CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY2A_CNT_MASK 0x0000ff00L
#define CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY2B_CNT_MASK 0x00ff0000L
#define CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY3_CNT_MASK 0xff000000L

// CP_ME2_PIPE0_PRIORITY
#define CP_ME2_PIPE0_PRIORITY__PRIORITY_MASK 0x00000003L

// CP_ME2_PIPE1_PRIORITY
#define CP_ME2_PIPE1_PRIORITY__PRIORITY_MASK 0x00000003L

// CP_ME2_PIPE2_PRIORITY
#define CP_ME2_PIPE2_PRIORITY__PRIORITY_MASK 0x00000003L

// CP_ME2_PIPE3_PRIORITY
#define CP_ME2_PIPE3_PRIORITY__PRIORITY_MASK 0x00000003L

// CP_CE_PRGRM_CNTR_START
#define CP_CE_PRGRM_CNTR_START__IP_START_MASK 0x000007ffL

// CP_PFP_PRGRM_CNTR_START
#define CP_PFP_PRGRM_CNTR_START__IP_START_MASK 0x00001fffL

// CP_ME_PRGRM_CNTR_START
#define CP_ME_PRGRM_CNTR_START__IP_START_MASK 0x00000fffL

// CP_MEC1_PRGRM_CNTR_START
#define CP_MEC1_PRGRM_CNTR_START__IP_START_MASK 0x0000ffffL

// CP_MEC2_PRGRM_CNTR_START
#define CP_MEC2_PRGRM_CNTR_START__IP_START_MASK 0x0000ffffL

// CP_CE_INTR_ROUTINE_START
#define CP_CE_INTR_ROUTINE_START__IR_START_MASK 0x000007ffL

// CP_PFP_INTR_ROUTINE_START
#define CP_PFP_INTR_ROUTINE_START__IR_START_MASK 0x00001fffL

// CP_ME_INTR_ROUTINE_START
#define CP_ME_INTR_ROUTINE_START__IR_START_MASK 0x00000fffL

// CP_MEC1_INTR_ROUTINE_START
#define CP_MEC1_INTR_ROUTINE_START__IR_START_MASK 0x0000ffffL

// CP_MEC2_INTR_ROUTINE_START
#define CP_MEC2_INTR_ROUTINE_START__IR_START_MASK 0x0000ffffL

// CP_CONTEXT_CNTL
#define CP_CONTEXT_CNTL__ME0PIPE0_MAX_WD_CNTX_MASK 0x00000007L
#define CP_CONTEXT_CNTL__ME0PIPE0_MAX_PIPE_CNTX_MASK 0x00000070L
#define CP_CONTEXT_CNTL__ME0PIPE1_MAX_WD_CNTX_MASK 0x00070000L
#define CP_CONTEXT_CNTL__ME0PIPE1_MAX_PIPE_CNTX_MASK 0x00700000L

// CP_MAX_CONTEXT
#define CP_MAX_CONTEXT__MAX_CONTEXT_MASK 0x00000007L

// CP_IQ_WAIT_TIME1
#define CP_IQ_WAIT_TIME1__IB_OFFLOAD_MASK 0x000000ffL
#define CP_IQ_WAIT_TIME1__ATOMIC_OFFLOAD_MASK 0x0000ff00L
#define CP_IQ_WAIT_TIME1__WRM_OFFLOAD_MASK 0x00ff0000L
#define CP_IQ_WAIT_TIME1__GWS_MASK 0xff000000L

// CP_IQ_WAIT_TIME2
#define CP_IQ_WAIT_TIME2__QUE_SLEEP_MASK 0x000000ffL
#define CP_IQ_WAIT_TIME2__SCH_WAVE_MASK 0x0000ff00L
#define CP_IQ_WAIT_TIME2__SEM_REARM_MASK 0x00ff0000L
#define CP_IQ_WAIT_TIME2__DEQ_RETRY_MASK 0xff000000L

// CP_VMID_RESET
#define CP_VMID_RESET__RESET_REQUEST_MASK 0x0000ffffL

// CP_VMID_PREEMPT
#define CP_VMID_PREEMPT__PREEMPT_REQUEST_MASK 0x0000ffffL
#define CP_VMID_PREEMPT__VIRT_COMMAND_MASK 0x000f0000L

// CP_VMID_STATUS
#define CP_VMID_STATUS__PREEMPT_DE_STATUS_MASK 0x0000ffffL
#define CP_VMID_STATUS__PREEMPT_CE_STATUS_MASK 0xffff0000L

// CPC_INT_CNTX_ID
#define CPC_INT_CNTX_ID__CNTX_ID_MASK 0xffffffffL

// CP_PQ_STATUS
#define CP_PQ_STATUS__DOORBELL_UPDATED_MASK 0x00000001L
#define CP_PQ_STATUS__DOORBELL_ENABLE_MASK 0x00000002L

// CP_CPC_IC_BASE_LO
#define CP_CPC_IC_BASE_LO__IC_BASE_LO_MASK 0xfffff000L

// CP_CPC_IC_BASE_HI
#define CP_CPC_IC_BASE_HI__IC_BASE_HI_MASK 0x0000ffffL

// CP_CPC_IC_BASE_CNTL
#define CP_CPC_IC_BASE_CNTL__VMID_MASK 0x0000000fL
#define CP_CPC_IC_BASE_CNTL__CACHE_POLICY_MASK 0x01000000L

// CP_CPC_IC_OP_CNTL
#define CP_CPC_IC_OP_CNTL__INVALIDATE_CACHE_MASK 0x00000001L
#define CP_CPC_IC_OP_CNTL__PRIME_ICACHE_MASK 0x00000010L
#define CP_CPC_IC_OP_CNTL__ICACHE_PRIMED_MASK 0x00000020L

// CP_RB_DOORBELL_CONTROL_SCH_0
#define CP_RB_DOORBELL_CONTROL_SCH_0__DOORBELL_OFFSET_MASK 0x0ffffffcL
#define CP_RB_DOORBELL_CONTROL_SCH_0__DOORBELL_EN_MASK 0x40000000L
#define CP_RB_DOORBELL_CONTROL_SCH_0__DOORBELL_HIT_MASK 0x80000000L

// CP_RB_DOORBELL_CONTROL_SCH_1
#define CP_RB_DOORBELL_CONTROL_SCH_1__DOORBELL_OFFSET_MASK 0x0ffffffcL
#define CP_RB_DOORBELL_CONTROL_SCH_1__DOORBELL_EN_MASK 0x40000000L
#define CP_RB_DOORBELL_CONTROL_SCH_1__DOORBELL_HIT_MASK 0x80000000L

// CP_RB_DOORBELL_CONTROL_SCH_2
#define CP_RB_DOORBELL_CONTROL_SCH_2__DOORBELL_OFFSET_MASK 0x0ffffffcL
#define CP_RB_DOORBELL_CONTROL_SCH_2__DOORBELL_EN_MASK 0x40000000L
#define CP_RB_DOORBELL_CONTROL_SCH_2__DOORBELL_HIT_MASK 0x80000000L

// CP_RB_DOORBELL_CONTROL_SCH_3
#define CP_RB_DOORBELL_CONTROL_SCH_3__DOORBELL_OFFSET_MASK 0x0ffffffcL
#define CP_RB_DOORBELL_CONTROL_SCH_3__DOORBELL_EN_MASK 0x40000000L
#define CP_RB_DOORBELL_CONTROL_SCH_3__DOORBELL_HIT_MASK 0x80000000L

// CP_RB_DOORBELL_CONTROL_SCH_4
#define CP_RB_DOORBELL_CONTROL_SCH_4__DOORBELL_OFFSET_MASK 0x0ffffffcL
#define CP_RB_DOORBELL_CONTROL_SCH_4__DOORBELL_EN_MASK 0x40000000L
#define CP_RB_DOORBELL_CONTROL_SCH_4__DOORBELL_HIT_MASK 0x80000000L

// CP_RB_DOORBELL_CONTROL_SCH_5
#define CP_RB_DOORBELL_CONTROL_SCH_5__DOORBELL_OFFSET_MASK 0x0ffffffcL
#define CP_RB_DOORBELL_CONTROL_SCH_5__DOORBELL_EN_MASK 0x40000000L
#define CP_RB_DOORBELL_CONTROL_SCH_5__DOORBELL_HIT_MASK 0x80000000L

// CP_RB_DOORBELL_CONTROL_SCH_6
#define CP_RB_DOORBELL_CONTROL_SCH_6__DOORBELL_OFFSET_MASK 0x0ffffffcL
#define CP_RB_DOORBELL_CONTROL_SCH_6__DOORBELL_EN_MASK 0x40000000L
#define CP_RB_DOORBELL_CONTROL_SCH_6__DOORBELL_HIT_MASK 0x80000000L

// CP_RB_DOORBELL_CONTROL_SCH_7
#define CP_RB_DOORBELL_CONTROL_SCH_7__DOORBELL_OFFSET_MASK 0x0ffffffcL
#define CP_RB_DOORBELL_CONTROL_SCH_7__DOORBELL_EN_MASK 0x40000000L
#define CP_RB_DOORBELL_CONTROL_SCH_7__DOORBELL_HIT_MASK 0x80000000L

// CP_RB_DOORBELL_CLEAR
#define CP_RB_DOORBELL_CLEAR__MAPPED_QUEUE_MASK 0x00000007L
#define CP_RB_DOORBELL_CLEAR__MAPPED_QUE_DOORBELL_EN_CLEAR_MASK 0x00000100L
#define CP_RB_DOORBELL_CLEAR__MAPPED_QUE_DOORBELL_HIT_CLEAR_MASK 0x00000200L
#define CP_RB_DOORBELL_CLEAR__MASTER_DOORBELL_EN_CLEAR_MASK 0x00000400L
#define CP_RB_DOORBELL_CLEAR__MASTER_DOORBELL_HIT_CLEAR_MASK 0x00000800L
#define CP_RB_DOORBELL_CLEAR__QUEUES_DOORBELL_EN_CLEAR_MASK 0x00001000L
#define CP_RB_DOORBELL_CLEAR__QUEUES_DOORBELL_HIT_CLEAR_MASK 0x00002000L

// CP_GFX_MQD_CONTROL
#define CP_GFX_MQD_CONTROL__VMID_MASK 0x0000000fL
#define CP_GFX_MQD_CONTROL__PRIV_STATE_MASK 0x00000100L
#define CP_GFX_MQD_CONTROL__EXE_DISABLE_MASK 0x00800000L
#define CP_GFX_MQD_CONTROL__CACHE_POLICY_MASK 0x01000000L

// CP_GFX_MQD_BASE_ADDR
#define CP_GFX_MQD_BASE_ADDR__BASE_ADDR_MASK 0xfffffffcL

// CP_GFX_MQD_BASE_ADDR_HI
#define CP_GFX_MQD_BASE_ADDR_HI__BASE_ADDR_HI_MASK 0x0000ffffL

// CP_RB_STATUS
#define CP_RB_STATUS__DOORBELL_UPDATED_MASK 0x00000001L
#define CP_RB_STATUS__DOORBELL_ENABLE_MASK 0x00000002L

// CPG_UTCL1_STATUS
#define CPG_UTCL1_STATUS__FAULT_DETECTED_MASK 0x00000001L
#define CPG_UTCL1_STATUS__RETRY_DETECTED_MASK 0x00000002L
#define CPG_UTCL1_STATUS__PRT_DETECTED_MASK 0x00000004L
#define CPG_UTCL1_STATUS__FAULT_UTCL1ID_MASK 0x00003f00L
#define CPG_UTCL1_STATUS__RETRY_UTCL1ID_MASK 0x003f0000L
#define CPG_UTCL1_STATUS__PRT_UTCL1ID_MASK 0x3f000000L

// CPC_UTCL1_STATUS
#define CPC_UTCL1_STATUS__FAULT_DETECTED_MASK 0x00000001L
#define CPC_UTCL1_STATUS__RETRY_DETECTED_MASK 0x00000002L
#define CPC_UTCL1_STATUS__PRT_DETECTED_MASK 0x00000004L
#define CPC_UTCL1_STATUS__FAULT_UTCL1ID_MASK 0x00003f00L
#define CPC_UTCL1_STATUS__RETRY_UTCL1ID_MASK 0x003f0000L
#define CPC_UTCL1_STATUS__PRT_UTCL1ID_MASK 0x3f000000L

// CPF_UTCL1_STATUS
#define CPF_UTCL1_STATUS__FAULT_DETECTED_MASK 0x00000001L
#define CPF_UTCL1_STATUS__RETRY_DETECTED_MASK 0x00000002L
#define CPF_UTCL1_STATUS__PRT_DETECTED_MASK 0x00000004L
#define CPF_UTCL1_STATUS__FAULT_UTCL1ID_MASK 0x00003f00L
#define CPF_UTCL1_STATUS__RETRY_UTCL1ID_MASK 0x003f0000L
#define CPF_UTCL1_STATUS__PRT_UTCL1ID_MASK 0x3f000000L

// CP_SD_CNTL
#define CP_SD_CNTL__CPF_EN_MASK 0x00000001L
#define CP_SD_CNTL__CPG_EN_MASK 0x00000002L
#define CP_SD_CNTL__CPC_EN_MASK 0x00000004L
#define CP_SD_CNTL__RLC_EN_MASK 0x00000008L
#define CP_SD_CNTL__SPI_EN_MASK 0x00000010L
#define CP_SD_CNTL__WD_EN_MASK 0x00000020L
#define CP_SD_CNTL__IA_EN_MASK 0x00000040L
#define CP_SD_CNTL__PA_EN_MASK 0x00000080L
#define CP_SD_CNTL__RMI_EN_MASK 0x00000100L
#define CP_SD_CNTL__EA_EN_MASK 0x00000200L

// CP_TMZ_CNTL
#define CP_TMZ_CNTL__PTE_DISABLE_MASK 0x00000001L

// CP_SOFT_RESET_CNTL
#define CP_SOFT_RESET_CNTL__CMP_ONLY_SOFT_RESET_MASK 0x00000001L
#define CP_SOFT_RESET_CNTL__GFX_ONLY_SOFT_RESET_MASK 0x00000002L
#define CP_SOFT_RESET_CNTL__CMP_HQD_REG_RESET_MASK 0x00000004L
#define CP_SOFT_RESET_CNTL__CMP_INTR_REG_RESET_MASK 0x00000008L
#define CP_SOFT_RESET_CNTL__CMP_HQD_QUEUE_DOORBELL_RESET_MASK 0x00000010L
#define CP_SOFT_RESET_CNTL__GFX_RB_DOORBELL_RESET_MASK 0x00000020L
#define CP_SOFT_RESET_CNTL__GFX_INTR_REG_RESET_MASK 0x00000040L

// CP_CPC_GFX_CNTL
#define CP_CPC_GFX_CNTL__QUEUEID_MASK 0x00000007L
#define CP_CPC_GFX_CNTL__PIPEID_MASK 0x00000018L
#define CP_CPC_GFX_CNTL__MEID_MASK 0x00000060L
#define CP_CPC_GFX_CNTL__VALID_MASK 0x00000080L

// CP_SECURE_TMZ
#define CP_SECURE_TMZ__TMZ_MASK 0x00000001L

// CP_GFX_SECURE_REQ0
#define CP_GFX_SECURE_REQ0__REQ_TYPE_MASK 0x000000ffL
#define CP_GFX_SECURE_REQ0__RSP_TYPE_MASK 0x0000ff00L
#define CP_GFX_SECURE_REQ0__RSP_EN_MASK 0x40000000L
#define CP_GFX_SECURE_REQ0__REQ_EN_MASK 0x80000000L

// CP_HQD_SECURE_REQ0
#define CP_HQD_SECURE_REQ0__REQ_TYPE_MASK 0x000000ffL
#define CP_HQD_SECURE_REQ0__RSP_TYPE_MASK 0x0000ff00L
#define CP_HQD_SECURE_REQ0__RSP_EN_MASK 0x40000000L
#define CP_HQD_SECURE_REQ0__REQ_EN_MASK 0x80000000L

// CP_HQD_GFX_CONTROL
#define CP_HQD_GFX_CONTROL__MESSAGE_MASK 0x0000000fL
#define CP_HQD_GFX_CONTROL__MISC_MASK 0x00007ff0L
#define CP_HQD_GFX_CONTROL__DB_UPDATED_MSG_EN_MASK 0x00008000L

// CP_HQD_GFX_STATUS
#define CP_HQD_GFX_STATUS__STATUS_MASK 0x0000ffffL

// CP_HPD_ROQ_OFFSETS
#define CP_HPD_ROQ_OFFSETS__IQ_OFFSET_MASK 0x00000007L
#define CP_HPD_ROQ_OFFSETS__PQ_OFFSET_MASK 0x00003f00L
#define CP_HPD_ROQ_OFFSETS__IB_OFFSET_MASK 0x003f0000L

// CP_HPD_STATUS0
#define CP_HPD_STATUS0__QUEUE_STATE_MASK 0x0000001fL
#define CP_HPD_STATUS0__MAPPED_QUEUE_MASK 0x000000e0L
#define CP_HPD_STATUS0__QUEUE_AVAILABLE_MASK 0x0000ff00L
#define CP_HPD_STATUS0__FETCHING_MQD_MASK 0x00010000L
#define CP_HPD_STATUS0__PEND_TXFER_SIZE_PQIB_MASK 0x00020000L
#define CP_HPD_STATUS0__PEND_TXFER_SIZE_IQ_MASK 0x00040000L
#define CP_HPD_STATUS0__FORCE_QUEUE_STATE_MASK 0x01f00000L
#define CP_HPD_STATUS0__FORCE_QUEUE_MASK 0x80000000L

// CP_HPD_UTCL1_CNTL
#define CP_HPD_UTCL1_CNTL__SELECT_MASK 0x0000000fL

// CP_HPD_UTCL1_ERROR
#define CP_HPD_UTCL1_ERROR__ADDR_HI_MASK 0x0000ffffL
#define CP_HPD_UTCL1_ERROR__TYPE_MASK 0x00010000L
#define CP_HPD_UTCL1_ERROR__VMID_MASK 0x00f00000L

// CP_HPD_UTCL1_ERROR_ADDR
#define CP_HPD_UTCL1_ERROR_ADDR__ADDR_MASK 0xfffff000L

// CP_MQD_BASE_ADDR
#define CP_MQD_BASE_ADDR__BASE_ADDR_MASK 0xfffffffcL

// CP_MQD_BASE_ADDR_HI
#define CP_MQD_BASE_ADDR_HI__BASE_ADDR_HI_MASK 0x0000ffffL

// CP_HQD_ACTIVE
#define CP_HQD_ACTIVE__ACTIVE_MASK 0x00000001L
#define CP_HQD_ACTIVE__BUSY_GATE_MASK 0x00000002L

// CP_HQD_VMID
#define CP_HQD_VMID__VMID_MASK 0x0000000fL
#define CP_HQD_VMID__IB_VMID_MASK 0x00000f00L
#define CP_HQD_VMID__VQID_MASK 0x03ff0000L

// CP_HQD_PERSISTENT_STATE
#define CP_HQD_PERSISTENT_STATE__PRELOAD_REQ_MASK 0x00000001L
#define CP_HQD_PERSISTENT_STATE__PRELOAD_SIZE_MASK 0x0003ff00L
#define CP_HQD_PERSISTENT_STATE__WPP_SWITCH_QOS_EN_MASK 0x00200000L
#define CP_HQD_PERSISTENT_STATE__IQ_SWITCH_QOS_EN_MASK 0x00400000L
#define CP_HQD_PERSISTENT_STATE__IB_SWITCH_QOS_EN_MASK 0x00800000L
#define CP_HQD_PERSISTENT_STATE__EOP_SWITCH_QOS_EN_MASK 0x01000000L
#define CP_HQD_PERSISTENT_STATE__PQ_SWITCH_QOS_EN_MASK 0x02000000L
#define CP_HQD_PERSISTENT_STATE__TC_OFFLOAD_QOS_EN_MASK 0x04000000L
#define CP_HQD_PERSISTENT_STATE__CACHE_FULL_PACKET_EN_MASK 0x08000000L
#define CP_HQD_PERSISTENT_STATE__RESTORE_ACTIVE_MASK 0x10000000L
#define CP_HQD_PERSISTENT_STATE__RELAUNCH_WAVES_MASK 0x20000000L
#define CP_HQD_PERSISTENT_STATE__QSWITCH_MODE_MASK 0x40000000L
#define CP_HQD_PERSISTENT_STATE__DISP_ACTIVE_MASK 0x80000000L

// CP_HQD_PIPE_PRIORITY
#define CP_HQD_PIPE_PRIORITY__PIPE_PRIORITY_MASK 0x00000003L

// CP_HQD_QUEUE_PRIORITY
#define CP_HQD_QUEUE_PRIORITY__PRIORITY_LEVEL_MASK 0x0000000fL

// CP_HQD_QUANTUM
#define CP_HQD_QUANTUM__QUANTUM_EN_MASK 0x00000001L
#define CP_HQD_QUANTUM__QUANTUM_SCALE_MASK 0x00000010L
#define CP_HQD_QUANTUM__QUANTUM_DURATION_MASK 0x00003f00L
#define CP_HQD_QUANTUM__QUANTUM_ACTIVE_MASK 0x80000000L

// CP_HQD_PQ_BASE
#define CP_HQD_PQ_BASE__ADDR_MASK 0xffffffffL

// CP_HQD_PQ_BASE_HI
#define CP_HQD_PQ_BASE_HI__ADDR_HI_MASK 0x000000ffL

// CP_HQD_PQ_RPTR
#define CP_HQD_PQ_RPTR__CONSUMED_OFFSET_MASK 0xffffffffL

// CP_HQD_PQ_RPTR_REPORT_ADDR
#define CP_HQD_PQ_RPTR_REPORT_ADDR__RPTR_REPORT_ADDR_MASK 0xfffffffcL

// CP_HQD_PQ_RPTR_REPORT_ADDR_HI
#define CP_HQD_PQ_RPTR_REPORT_ADDR_HI__RPTR_REPORT_ADDR_HI_MASK 0x0000ffffL

// CP_HQD_PQ_WPTR_POLL_ADDR
#define CP_HQD_PQ_WPTR_POLL_ADDR__WPTR_ADDR_MASK 0xfffffff8L

// CP_HQD_PQ_WPTR_POLL_ADDR_HI
#define CP_HQD_PQ_WPTR_POLL_ADDR_HI__WPTR_ADDR_HI_MASK 0x0000ffffL

// CP_HQD_PQ_DOORBELL_CONTROL
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_MODE_MASK 0x00000001L
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_BIF_DROP_MASK 0x00000002L
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_OFFSET_MASK 0x0ffffffcL
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_SOURCE_MASK 0x10000000L
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_SCHD_HIT_MASK 0x20000000L
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_EN_MASK 0x40000000L
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_HIT_MASK 0x80000000L

// CP_HQD_PQ_CONTROL
#define CP_HQD_PQ_CONTROL__QUEUE_SIZE_MASK 0x0000003fL
#define CP_HQD_PQ_CONTROL__WPTR_CARRY_MASK 0x00000040L
#define CP_HQD_PQ_CONTROL__RPTR_CARRY_MASK 0x00000080L
#define CP_HQD_PQ_CONTROL__RPTR_BLOCK_SIZE_MASK 0x00003f00L
#define CP_HQD_PQ_CONTROL__QUEUE_FULL_EN_MASK 0x00004000L
#define CP_HQD_PQ_CONTROL__PQ_EMPTY_MASK 0x00008000L
#define CP_HQD_PQ_CONTROL__WPP_CLAMP_EN_MASK 0x00010000L
#define CP_HQD_PQ_CONTROL__ENDIAN_SWAP_MASK 0x00060000L
#define CP_HQD_PQ_CONTROL__MIN_AVAIL_SIZE_MASK 0x00300000L
#define CP_HQD_PQ_CONTROL__TMZ_MASK 0x00400000L
#define CP_HQD_PQ_CONTROL__EXE_DISABLE_MASK 0x00800000L
#define CP_HQD_PQ_CONTROL__CACHE_POLICY_MASK 0x01000000L
#define CP_HQD_PQ_CONTROL__SLOT_BASED_WPTR_MASK 0x06000000L
#define CP_HQD_PQ_CONTROL__NO_UPDATE_RPTR_MASK 0x08000000L
#define CP_HQD_PQ_CONTROL__UNORD_DISPATCH_MASK 0x10000000L
#define CP_HQD_PQ_CONTROL__ROQ_PQ_IB_FLIP_MASK 0x20000000L
#define CP_HQD_PQ_CONTROL__PRIV_STATE_MASK 0x40000000L
#define CP_HQD_PQ_CONTROL__KMD_QUEUE_MASK 0x80000000L

// CP_HQD_IB_BASE_ADDR
#define CP_HQD_IB_BASE_ADDR__IB_BASE_ADDR_MASK 0xfffffffcL

// CP_HQD_IB_BASE_ADDR_HI
#define CP_HQD_IB_BASE_ADDR_HI__IB_BASE_ADDR_HI_MASK 0x0000ffffL

// CP_HQD_IB_RPTR
#define CP_HQD_IB_RPTR__CONSUMED_OFFSET_MASK 0x000fffffL

// CP_HQD_IB_CONTROL
#define CP_HQD_IB_CONTROL__IB_SIZE_MASK 0x000fffffL
#define CP_HQD_IB_CONTROL__MIN_IB_AVAIL_SIZE_MASK 0x00300000L
#define CP_HQD_IB_CONTROL__IB_EXE_DISABLE_MASK 0x00800000L
#define CP_HQD_IB_CONTROL__IB_CACHE_POLICY_MASK 0x01000000L
#define CP_HQD_IB_CONTROL__IB_PRIV_STATE_MASK 0x40000000L
#define CP_HQD_IB_CONTROL__PROCESSING_IB_MASK 0x80000000L

// CP_HQD_IQ_TIMER
#define CP_HQD_IQ_TIMER__WAIT_TIME_MASK 0x000000ffL
#define CP_HQD_IQ_TIMER__RETRY_TYPE_MASK 0x00000700L
#define CP_HQD_IQ_TIMER__IMMEDIATE_EXPIRE_MASK 0x00000800L
#define CP_HQD_IQ_TIMER__INTERRUPT_TYPE_MASK 0x00003000L
#define CP_HQD_IQ_TIMER__CLOCK_COUNT_MASK 0x0000c000L
#define CP_HQD_IQ_TIMER__INTERRUPT_SIZE_MASK 0x003f0000L
#define CP_HQD_IQ_TIMER__QUANTUM_TIMER_MASK 0x00400000L
#define CP_HQD_IQ_TIMER__EXE_DISABLE_MASK 0x00800000L
#define CP_HQD_IQ_TIMER__CACHE_POLICY_MASK 0x01000000L
#define CP_HQD_IQ_TIMER__QUEUE_TYPE_MASK 0x02000000L
#define CP_HQD_IQ_TIMER__REARM_TIMER_MASK 0x10000000L
#define CP_HQD_IQ_TIMER__PROCESS_IQ_EN_MASK 0x20000000L
#define CP_HQD_IQ_TIMER__PROCESSING_IQ_MASK 0x40000000L
#define CP_HQD_IQ_TIMER__ACTIVE_MASK 0x80000000L

// CP_HQD_IQ_RPTR
#define CP_HQD_IQ_RPTR__OFFSET_MASK 0x0000003fL

// CP_HQD_DEQUEUE_REQUEST
#define CP_HQD_DEQUEUE_REQUEST__DEQUEUE_REQ_MASK 0x00000007L
#define CP_HQD_DEQUEUE_REQUEST__IQ_REQ_PEND_MASK 0x00000010L
#define CP_HQD_DEQUEUE_REQUEST__DEQUEUE_INT_MASK 0x00000100L
#define CP_HQD_DEQUEUE_REQUEST__IQ_REQ_PEND_EN_MASK 0x00000200L
#define CP_HQD_DEQUEUE_REQUEST__DEQUEUE_REQ_EN_MASK 0x00000400L

// CP_HQD_DMA_OFFLOAD
#define CP_HQD_DMA_OFFLOAD__DMA_OFFLOAD_MASK 0x00000001L

// CP_HQD_OFFLOAD
#define CP_HQD_OFFLOAD__DMA_OFFLOAD_MASK 0x00000001L
#define CP_HQD_OFFLOAD__DMA_OFFLOAD_EN_MASK 0x00000002L
#define CP_HQD_OFFLOAD__AQL_OFFLOAD_MASK 0x00000004L
#define CP_HQD_OFFLOAD__AQL_OFFLOAD_EN_MASK 0x00000008L
#define CP_HQD_OFFLOAD__EOP_OFFLOAD_MASK 0x00000010L
#define CP_HQD_OFFLOAD__EOP_OFFLOAD_EN_MASK 0x00000020L

// CP_HQD_SEMA_CMD
#define CP_HQD_SEMA_CMD__RETRY_MASK 0x00000001L
#define CP_HQD_SEMA_CMD__RESULT_MASK 0x00000006L

// CP_HQD_MSG_TYPE
#define CP_HQD_MSG_TYPE__ACTION_MASK 0x00000007L
#define CP_HQD_MSG_TYPE__SAVE_STATE_MASK 0x00000070L

// CP_HQD_ATOMIC0_PREOP_LO
#define CP_HQD_ATOMIC0_PREOP_LO__ATOMIC0_PREOP_LO_MASK 0xffffffffL

// CP_HQD_ATOMIC0_PREOP_HI
#define CP_HQD_ATOMIC0_PREOP_HI__ATOMIC0_PREOP_HI_MASK 0xffffffffL

// CP_HQD_ATOMIC1_PREOP_LO
#define CP_HQD_ATOMIC1_PREOP_LO__ATOMIC1_PREOP_LO_MASK 0xffffffffL

// CP_HQD_ATOMIC1_PREOP_HI
#define CP_HQD_ATOMIC1_PREOP_HI__ATOMIC1_PREOP_HI_MASK 0xffffffffL

// CP_HQD_HQ_SCHEDULER0
#define CP_HQD_HQ_SCHEDULER0__SCHEDULER_MASK 0xffffffffL

// CP_HQD_HQ_STATUS0
#define CP_HQD_HQ_STATUS0__DEQUEUE_STATUS_MASK 0x00000003L
#define CP_HQD_HQ_STATUS0__DEQUEUE_RETRY_CNT_MASK 0x0000000cL
#define CP_HQD_HQ_STATUS0__RSV_6_4_MASK 0x00000070L
#define CP_HQD_HQ_STATUS0__SCRATCH_RAM_INIT_MASK 0x00000080L
#define CP_HQD_HQ_STATUS0__TCL2_DIRTY_MASK 0x00000100L
#define CP_HQD_HQ_STATUS0__PG_ACTIVATED_MASK 0x00000200L
#define CP_HQD_HQ_STATUS0__RSVR_29_10_MASK 0x3ffffc00L
#define CP_HQD_HQ_STATUS0__QUEUE_IDLE_MASK 0x40000000L
#define CP_HQD_HQ_STATUS0__DB_UPDATED_MSG_EN_MASK 0x80000000L

// CP_HQD_HQ_SCHEDULER1
#define CP_HQD_HQ_SCHEDULER1__SCHEDULER_MASK 0xffffffffL

// CP_HQD_HQ_CONTROL0
#define CP_HQD_HQ_CONTROL0__CONTROL_MASK 0xffffffffL

// CP_MQD_CONTROL
#define CP_MQD_CONTROL__VMID_MASK 0x0000000fL
#define CP_MQD_CONTROL__PRIV_STATE_MASK 0x00000100L
#define CP_MQD_CONTROL__PROCESSING_MQD_MASK 0x00001000L
#define CP_MQD_CONTROL__PROCESSING_MQD_EN_MASK 0x00002000L
#define CP_MQD_CONTROL__EXE_DISABLE_MASK 0x00800000L
#define CP_MQD_CONTROL__CACHE_POLICY_MASK 0x01000000L

// CP_HQD_HQ_STATUS1
#define CP_HQD_HQ_STATUS1__STATUS_MASK 0xffffffffL

// CP_HQD_HQ_CONTROL1
#define CP_HQD_HQ_CONTROL1__CONTROL_MASK 0xffffffffL

// CP_HQD_EOP_BASE_ADDR
#define CP_HQD_EOP_BASE_ADDR__BASE_ADDR_MASK 0xffffffffL

// CP_HQD_EOP_BASE_ADDR_HI
#define CP_HQD_EOP_BASE_ADDR_HI__BASE_ADDR_HI_MASK 0x000000ffL

// CP_HQD_EOP_CONTROL
#define CP_HQD_EOP_CONTROL__EOP_SIZE_MASK 0x0000003fL
#define CP_HQD_EOP_CONTROL__PROCESSING_EOP_MASK 0x00000100L
#define CP_HQD_EOP_CONTROL__PROCESS_EOP_EN_MASK 0x00001000L
#define CP_HQD_EOP_CONTROL__PROCESSING_EOPIB_MASK 0x00002000L
#define CP_HQD_EOP_CONTROL__PROCESS_EOPIB_EN_MASK 0x00004000L
#define CP_HQD_EOP_CONTROL__HALT_FETCHER_MASK 0x00200000L
#define CP_HQD_EOP_CONTROL__HALT_FETCHER_EN_MASK 0x00400000L
#define CP_HQD_EOP_CONTROL__EXE_DISABLE_MASK 0x00800000L
#define CP_HQD_EOP_CONTROL__CACHE_POLICY_MASK 0x01000000L
#define CP_HQD_EOP_CONTROL__SIG_SEM_RESULT_MASK 0x60000000L
#define CP_HQD_EOP_CONTROL__PEND_SIG_SEM_MASK 0x80000000L

// CP_HQD_EOP_RPTR
#define CP_HQD_EOP_RPTR__RPTR_MASK 0x00001fffL
#define CP_HQD_EOP_RPTR__RESET_FETCHER_MASK 0x10000000L
#define CP_HQD_EOP_RPTR__DEQUEUE_PEND_MASK 0x20000000L
#define CP_HQD_EOP_RPTR__RPTR_EQ_CSMD_WPTR_MASK 0x40000000L
#define CP_HQD_EOP_RPTR__INIT_FETCHER_MASK 0x80000000L

// CP_HQD_EOP_WPTR
#define CP_HQD_EOP_WPTR__WPTR_MASK 0x00001fffL
#define CP_HQD_EOP_WPTR__EOP_EMPTY_MASK 0x00008000L
#define CP_HQD_EOP_WPTR__EOP_AVAIL_MASK 0x1fff0000L

// CP_HQD_EOP_EVENTS
#define CP_HQD_EOP_EVENTS__EVENT_COUNT_MASK 0x00000fffL
#define CP_HQD_EOP_EVENTS__CS_PARTIAL_FLUSH_PEND_MASK 0x00010000L

// CP_HQD_CTX_SAVE_BASE_ADDR_LO
#define CP_HQD_CTX_SAVE_BASE_ADDR_LO__ADDR_MASK 0xfffff000L

// CP_HQD_CTX_SAVE_BASE_ADDR_HI
#define CP_HQD_CTX_SAVE_BASE_ADDR_HI__ADDR_HI_MASK 0x0000ffffL

// CP_HQD_CTX_SAVE_CONTROL
#define CP_HQD_CTX_SAVE_CONTROL__POLICY_MASK 0x00000008L
#define CP_HQD_CTX_SAVE_CONTROL__EXE_DISABLE_MASK 0x00800000L

// CP_HQD_CNTL_STACK_OFFSET
#define CP_HQD_CNTL_STACK_OFFSET__OFFSET_MASK 0x00007ffcL

// CP_HQD_CNTL_STACK_SIZE
#define CP_HQD_CNTL_STACK_SIZE__SIZE_MASK 0x00007000L

// CP_HQD_WG_STATE_OFFSET
#define CP_HQD_WG_STATE_OFFSET__OFFSET_MASK 0x01fffffcL

// CP_HQD_CTX_SAVE_SIZE
#define CP_HQD_CTX_SAVE_SIZE__SIZE_MASK 0x01fff000L

// CP_HQD_GDS_RESOURCE_STATE
#define CP_HQD_GDS_RESOURCE_STATE__OA_REQUIRED_MASK 0x00000001L
#define CP_HQD_GDS_RESOURCE_STATE__OA_ACQUIRED_MASK 0x00000002L
#define CP_HQD_GDS_RESOURCE_STATE__GWS_SIZE_MASK 0x000003f0L
#define CP_HQD_GDS_RESOURCE_STATE__GWS_PNTR_MASK 0x0003f000L

// CP_HQD_ERROR
#define CP_HQD_ERROR__EDC_ERROR_ID_MASK 0x0000000fL
#define CP_HQD_ERROR__SUA_ERROR_MASK 0x00000010L
#define CP_HQD_ERROR__AQL_ERROR_MASK 0x00000020L
#define CP_HQD_ERROR__PQ_UTCL1_ERROR_MASK 0x00000100L
#define CP_HQD_ERROR__IB_UTCL1_ERROR_MASK 0x00000200L
#define CP_HQD_ERROR__EOP_UTCL1_ERROR_MASK 0x00000400L
#define CP_HQD_ERROR__IQ_UTCL1_ERROR_MASK 0x00000800L
#define CP_HQD_ERROR__RRPT_UTCL1_ERROR_MASK 0x00001000L
#define CP_HQD_ERROR__WPP_UTCL1_ERROR_MASK 0x00002000L
#define CP_HQD_ERROR__SEM_UTCL1_ERROR_MASK 0x00004000L
#define CP_HQD_ERROR__DMA_SRC_UTCL1_ERROR_MASK 0x00008000L
#define CP_HQD_ERROR__DMA_DST_UTCL1_ERROR_MASK 0x00010000L
#define CP_HQD_ERROR__SR_UTCL1_ERROR_MASK 0x00020000L
#define CP_HQD_ERROR__QU_UTCL1_ERROR_MASK 0x00040000L
#define CP_HQD_ERROR__TC_UTCL1_ERROR_MASK 0x00080000L

// CP_HQD_EOP_WPTR_MEM
#define CP_HQD_EOP_WPTR_MEM__WPTR_MASK 0x00001fffL

// CP_HQD_AQL_CONTROL
#define CP_HQD_AQL_CONTROL__CONTROL0_MASK 0x00007fffL
#define CP_HQD_AQL_CONTROL__CONTROL0_EN_MASK 0x00008000L
#define CP_HQD_AQL_CONTROL__CONTROL1_MASK 0x7fff0000L
#define CP_HQD_AQL_CONTROL__CONTROL1_EN_MASK 0x80000000L

// CP_HQD_PQ_WPTR_LO
#define CP_HQD_PQ_WPTR_LO__OFFSET_MASK 0xffffffffL

// CP_HQD_PQ_WPTR_HI
#define CP_HQD_PQ_WPTR_HI__DATA_MASK 0xffffffffL

// COHER_DEST_BASE_0
#define COHER_DEST_BASE_0__DEST_BASE_256B_MASK 0xffffffffL

// COHER_DEST_BASE_1
#define COHER_DEST_BASE_1__DEST_BASE_256B_MASK 0xffffffffL

// COHER_DEST_BASE_2
#define COHER_DEST_BASE_2__DEST_BASE_256B_MASK 0xffffffffL

// COHER_DEST_BASE_3
#define COHER_DEST_BASE_3__DEST_BASE_256B_MASK 0xffffffffL

// COHER_DEST_BASE_HI_0
#define COHER_DEST_BASE_HI_0__DEST_BASE_HI_256B_MASK 0x000000ffL

// COHER_DEST_BASE_HI_1
#define COHER_DEST_BASE_HI_1__DEST_BASE_HI_256B_MASK 0x000000ffL

// COHER_DEST_BASE_HI_2
#define COHER_DEST_BASE_HI_2__DEST_BASE_HI_256B_MASK 0x000000ffL

// COHER_DEST_BASE_HI_3
#define COHER_DEST_BASE_HI_3__DEST_BASE_HI_256B_MASK 0x000000ffL

// CP_PERFMON_CNTX_CNTL
#define CP_PERFMON_CNTX_CNTL__PERFMON_ENABLE_MASK 0x80000000L

// CP_RINGID
#define CP_RINGID__RINGID_MASK 0x00000003L

// CP_PIPEID
#define CP_PIPEID__PIPE_ID_MASK 0x00000003L

// CP_VMID
#define CP_VMID__VMID_MASK 0x0000000fL

// CP_EOP_DONE_EVENT_CNTL
#define CP_EOP_DONE_EVENT_CNTL__WBINV_TC_OP_MASK 0x0000007fL
#define CP_EOP_DONE_EVENT_CNTL__WBINV_ACTION_ENA_MASK 0x0003f000L
#define CP_EOP_DONE_EVENT_CNTL__CACHE_POLICY_MASK 0x02000000L
#define CP_EOP_DONE_EVENT_CNTL__EXECUTE_MASK 0x10000000L

// CP_EOP_DONE_DATA_CNTL
#define CP_EOP_DONE_DATA_CNTL__DST_SEL_MASK 0x00030000L
#define CP_EOP_DONE_DATA_CNTL__INT_SEL_MASK 0x07000000L
#define CP_EOP_DONE_DATA_CNTL__DATA_SEL_MASK 0xe0000000L

// CP_EOP_DONE_CNTX_ID
#define CP_EOP_DONE_CNTX_ID__CNTX_ID_MASK 0xffffffffL

// CP_EOP_DONE_ADDR_LO
#define CP_EOP_DONE_ADDR_LO__ADDR_LO_MASK 0xfffffffcL

// CP_EOP_DONE_ADDR_HI
#define CP_EOP_DONE_ADDR_HI__ADDR_HI_MASK 0x0000ffffL

// CP_EOP_DONE_DATA_LO
#define CP_EOP_DONE_DATA_LO__DATA_LO_MASK 0xffffffffL

// CP_EOP_DONE_DATA_HI
#define CP_EOP_DONE_DATA_HI__DATA_HI_MASK 0xffffffffL

// CP_EOP_LAST_FENCE_LO
#define CP_EOP_LAST_FENCE_LO__LAST_FENCE_LO_MASK 0xffffffffL

// CP_EOP_LAST_FENCE_HI
#define CP_EOP_LAST_FENCE_HI__LAST_FENCE_HI_MASK 0xffffffffL

// CP_STREAM_OUT_ADDR_LO
#define CP_STREAM_OUT_ADDR_LO__STREAM_OUT_ADDR_LO_MASK 0xfffffffcL

// CP_STREAM_OUT_ADDR_HI
#define CP_STREAM_OUT_ADDR_HI__STREAM_OUT_ADDR_HI_MASK 0x0000ffffL

// CP_NUM_PRIM_WRITTEN_COUNT0_LO
#define CP_NUM_PRIM_WRITTEN_COUNT0_LO__NUM_PRIM_WRITTEN_CNT0_LO_MASK 0xffffffffL

// CP_NUM_PRIM_WRITTEN_COUNT0_HI
#define CP_NUM_PRIM_WRITTEN_COUNT0_HI__NUM_PRIM_WRITTEN_CNT0_HI_MASK 0xffffffffL

// CP_NUM_PRIM_NEEDED_COUNT0_LO
#define CP_NUM_PRIM_NEEDED_COUNT0_LO__NUM_PRIM_NEEDED_CNT0_LO_MASK 0xffffffffL

// CP_NUM_PRIM_NEEDED_COUNT0_HI
#define CP_NUM_PRIM_NEEDED_COUNT0_HI__NUM_PRIM_NEEDED_CNT0_HI_MASK 0xffffffffL

// CP_NUM_PRIM_WRITTEN_COUNT1_LO
#define CP_NUM_PRIM_WRITTEN_COUNT1_LO__NUM_PRIM_WRITTEN_CNT1_LO_MASK 0xffffffffL

// CP_NUM_PRIM_WRITTEN_COUNT1_HI
#define CP_NUM_PRIM_WRITTEN_COUNT1_HI__NUM_PRIM_WRITTEN_CNT1_HI_MASK 0xffffffffL

// CP_NUM_PRIM_NEEDED_COUNT1_LO
#define CP_NUM_PRIM_NEEDED_COUNT1_LO__NUM_PRIM_NEEDED_CNT1_LO_MASK 0xffffffffL

// CP_NUM_PRIM_NEEDED_COUNT1_HI
#define CP_NUM_PRIM_NEEDED_COUNT1_HI__NUM_PRIM_NEEDED_CNT1_HI_MASK 0xffffffffL

// CP_NUM_PRIM_WRITTEN_COUNT2_LO
#define CP_NUM_PRIM_WRITTEN_COUNT2_LO__NUM_PRIM_WRITTEN_CNT2_LO_MASK 0xffffffffL

// CP_NUM_PRIM_WRITTEN_COUNT2_HI
#define CP_NUM_PRIM_WRITTEN_COUNT2_HI__NUM_PRIM_WRITTEN_CNT2_HI_MASK 0xffffffffL

// CP_NUM_PRIM_NEEDED_COUNT2_LO
#define CP_NUM_PRIM_NEEDED_COUNT2_LO__NUM_PRIM_NEEDED_CNT2_LO_MASK 0xffffffffL

// CP_NUM_PRIM_NEEDED_COUNT2_HI
#define CP_NUM_PRIM_NEEDED_COUNT2_HI__NUM_PRIM_NEEDED_CNT2_HI_MASK 0xffffffffL

// CP_NUM_PRIM_WRITTEN_COUNT3_LO
#define CP_NUM_PRIM_WRITTEN_COUNT3_LO__NUM_PRIM_WRITTEN_CNT3_LO_MASK 0xffffffffL

// CP_NUM_PRIM_WRITTEN_COUNT3_HI
#define CP_NUM_PRIM_WRITTEN_COUNT3_HI__NUM_PRIM_WRITTEN_CNT3_HI_MASK 0xffffffffL

// CP_NUM_PRIM_NEEDED_COUNT3_LO
#define CP_NUM_PRIM_NEEDED_COUNT3_LO__NUM_PRIM_NEEDED_CNT3_LO_MASK 0xffffffffL

// CP_NUM_PRIM_NEEDED_COUNT3_HI
#define CP_NUM_PRIM_NEEDED_COUNT3_HI__NUM_PRIM_NEEDED_CNT3_HI_MASK 0xffffffffL

// CP_PIPE_STATS_ADDR_LO
#define CP_PIPE_STATS_ADDR_LO__PIPE_STATS_ADDR_LO_MASK 0xfffffffcL

// CP_PIPE_STATS_ADDR_HI
#define CP_PIPE_STATS_ADDR_HI__PIPE_STATS_ADDR_HI_MASK 0x0000ffffL

// CP_VGT_IAVERT_COUNT_LO
#define CP_VGT_IAVERT_COUNT_LO__IAVERT_COUNT_LO_MASK 0xffffffffL

// CP_VGT_IAVERT_COUNT_HI
#define CP_VGT_IAVERT_COUNT_HI__IAVERT_COUNT_HI_MASK 0xffffffffL

// CP_VGT_IAPRIM_COUNT_LO
#define CP_VGT_IAPRIM_COUNT_LO__IAPRIM_COUNT_LO_MASK 0xffffffffL

// CP_VGT_IAPRIM_COUNT_HI
#define CP_VGT_IAPRIM_COUNT_HI__IAPRIM_COUNT_HI_MASK 0xffffffffL

// CP_VGT_GSPRIM_COUNT_LO
#define CP_VGT_GSPRIM_COUNT_LO__GSPRIM_COUNT_LO_MASK 0xffffffffL

// CP_VGT_GSPRIM_COUNT_HI
#define CP_VGT_GSPRIM_COUNT_HI__GSPRIM_COUNT_HI_MASK 0xffffffffL

// CP_VGT_VSINVOC_COUNT_LO
#define CP_VGT_VSINVOC_COUNT_LO__VSINVOC_COUNT_LO_MASK 0xffffffffL

// CP_VGT_VSINVOC_COUNT_HI
#define CP_VGT_VSINVOC_COUNT_HI__VSINVOC_COUNT_HI_MASK 0xffffffffL

// CP_VGT_GSINVOC_COUNT_LO
#define CP_VGT_GSINVOC_COUNT_LO__GSINVOC_COUNT_LO_MASK 0xffffffffL

// CP_VGT_GSINVOC_COUNT_HI
#define CP_VGT_GSINVOC_COUNT_HI__GSINVOC_COUNT_HI_MASK 0xffffffffL

// CP_VGT_HSINVOC_COUNT_LO
#define CP_VGT_HSINVOC_COUNT_LO__HSINVOC_COUNT_LO_MASK 0xffffffffL

// CP_VGT_HSINVOC_COUNT_HI
#define CP_VGT_HSINVOC_COUNT_HI__HSINVOC_COUNT_HI_MASK 0xffffffffL

// CP_VGT_DSINVOC_COUNT_LO
#define CP_VGT_DSINVOC_COUNT_LO__DSINVOC_COUNT_LO_MASK 0xffffffffL

// CP_VGT_DSINVOC_COUNT_HI
#define CP_VGT_DSINVOC_COUNT_HI__DSINVOC_COUNT_HI_MASK 0xffffffffL

// CP_PA_CINVOC_COUNT_LO
#define CP_PA_CINVOC_COUNT_LO__CINVOC_COUNT_LO_MASK 0xffffffffL

// CP_PA_CINVOC_COUNT_HI
#define CP_PA_CINVOC_COUNT_HI__CINVOC_COUNT_HI_MASK 0xffffffffL

// CP_PA_CPRIM_COUNT_LO
#define CP_PA_CPRIM_COUNT_LO__CPRIM_COUNT_LO_MASK 0xffffffffL

// CP_PA_CPRIM_COUNT_HI
#define CP_PA_CPRIM_COUNT_HI__CPRIM_COUNT_HI_MASK 0xffffffffL

// CP_SC_PSINVOC_COUNT0_LO
#define CP_SC_PSINVOC_COUNT0_LO__PSINVOC_COUNT0_LO_MASK 0xffffffffL

// CP_SC_PSINVOC_COUNT0_HI
#define CP_SC_PSINVOC_COUNT0_HI__PSINVOC_COUNT0_HI_MASK 0xffffffffL

// CP_SC_PSINVOC_COUNT1_LO
#define CP_SC_PSINVOC_COUNT1_LO__OBSOLETE_MASK 0xffffffffL

// CP_SC_PSINVOC_COUNT1_HI
#define CP_SC_PSINVOC_COUNT1_HI__OBSOLETE_MASK 0xffffffffL

// CP_VGT_CSINVOC_COUNT_LO
#define CP_VGT_CSINVOC_COUNT_LO__CSINVOC_COUNT_LO_MASK 0xffffffffL

// CP_VGT_CSINVOC_COUNT_HI
#define CP_VGT_CSINVOC_COUNT_HI__CSINVOC_COUNT_HI_MASK 0xffffffffL

// CP_PIPE_STATS_CONTROL
#define CP_PIPE_STATS_CONTROL__CACHE_POLICY_MASK 0x02000000L

// CP_STREAM_OUT_CONTROL
#define CP_STREAM_OUT_CONTROL__CACHE_POLICY_MASK 0x02000000L

// CP_STRMOUT_CNTL
#define CP_STRMOUT_CNTL__OFFSET_UPDATE_DONE_MASK 0x00000001L

// SCRATCH_REG0
#define SCRATCH_REG0__SCRATCH_REG0_MASK 0xffffffffL
#define GUI_SCRATCH_REG0__SCRATCH_REG0_MASK 0xffffffffL

// SCRATCH_REG1
#define SCRATCH_REG1__SCRATCH_REG1_MASK 0xffffffffL
#define GUI_SCRATCH_REG1__SCRATCH_REG1_MASK 0xffffffffL

// SCRATCH_REG2
#define SCRATCH_REG2__SCRATCH_REG2_MASK 0xffffffffL
#define GUI_SCRATCH_REG2__SCRATCH_REG2_MASK 0xffffffffL

// SCRATCH_REG3
#define SCRATCH_REG3__SCRATCH_REG3_MASK 0xffffffffL
#define GUI_SCRATCH_REG3__SCRATCH_REG3_MASK 0xffffffffL

// SCRATCH_REG4
#define SCRATCH_REG4__SCRATCH_REG4_MASK 0xffffffffL
#define GUI_SCRATCH_REG4__SCRATCH_REG4_MASK 0xffffffffL

// SCRATCH_REG5
#define SCRATCH_REG5__SCRATCH_REG5_MASK 0xffffffffL
#define GUI_SCRATCH_REG5__SCRATCH_REG5_MASK 0xffffffffL

// SCRATCH_REG6
#define SCRATCH_REG6__SCRATCH_REG6_MASK 0xffffffffL
#define GUI_SCRATCH_REG6__SCRATCH_REG6_MASK 0xffffffffL

// SCRATCH_REG7
#define SCRATCH_REG7__SCRATCH_REG7_MASK 0xffffffffL
#define GUI_SCRATCH_REG7__SCRATCH_REG7_MASK 0xffffffffL

// CP_APPEND_DATA_HI
#define CP_APPEND_DATA_HI__DATA_MASK 0xffffffffL

// CP_APPEND_LAST_CS_FENCE_HI
#define CP_APPEND_LAST_CS_FENCE_HI__LAST_FENCE_MASK 0xffffffffL

// CP_APPEND_LAST_PS_FENCE_HI
#define CP_APPEND_LAST_PS_FENCE_HI__LAST_FENCE_MASK 0xffffffffL

// SCRATCH_UMSK
#define SCRATCH_UMSK__OBSOLETE_UMSK_MASK 0x000000ffL
#define SCRATCH_UMSK__OBSOLETE_SWAP_MASK 0x00030000L

// SCRATCH_ADDR
#define SCRATCH_ADDR__OBSOLETE_ADDR_MASK 0xffffffffL

// CP_PFP_ATOMIC_PREOP_LO
#define CP_PFP_ATOMIC_PREOP_LO__ATOMIC_PREOP_LO_MASK 0xffffffffL

// CP_PFP_ATOMIC_PREOP_HI
#define CP_PFP_ATOMIC_PREOP_HI__ATOMIC_PREOP_HI_MASK 0xffffffffL

// CP_PFP_GDS_ATOMIC0_PREOP_LO
#define CP_PFP_GDS_ATOMIC0_PREOP_LO__GDS_ATOMIC0_PREOP_LO_MASK 0xffffffffL

// CP_PFP_GDS_ATOMIC0_PREOP_HI
#define CP_PFP_GDS_ATOMIC0_PREOP_HI__GDS_ATOMIC0_PREOP_HI_MASK 0xffffffffL

// CP_PFP_GDS_ATOMIC1_PREOP_LO
#define CP_PFP_GDS_ATOMIC1_PREOP_LO__GDS_ATOMIC1_PREOP_LO_MASK 0xffffffffL

// CP_PFP_GDS_ATOMIC1_PREOP_HI
#define CP_PFP_GDS_ATOMIC1_PREOP_HI__GDS_ATOMIC1_PREOP_HI_MASK 0xffffffffL

// CP_APPEND_ADDR_LO
#define CP_APPEND_ADDR_LO__MEM_ADDR_LO_MASK 0xfffffffcL

// CP_APPEND_ADDR_HI
#define CP_APPEND_ADDR_HI__MEM_ADDR_HI_MASK 0x0000ffffL
#define CP_APPEND_ADDR_HI__CS_PS_SEL_MASK 0x00010000L
#define CP_APPEND_ADDR_HI__CACHE_POLICY_MASK 0x02000000L
#define CP_APPEND_ADDR_HI__COMMAND_MASK 0xe0000000L

// CP_APPEND_DATA_LO
#define CP_APPEND_DATA_LO__DATA_MASK 0xffffffffL

// CP_APPEND_LAST_CS_FENCE_LO
#define CP_APPEND_LAST_CS_FENCE_LO__LAST_FENCE_MASK 0xffffffffL

// CP_APPEND_LAST_PS_FENCE_LO
#define CP_APPEND_LAST_PS_FENCE_LO__LAST_FENCE_MASK 0xffffffffL

// CP_ATOMIC_PREOP_LO
#define CP_ATOMIC_PREOP_LO__ATOMIC_PREOP_LO_MASK 0xffffffffL

// CP_ME_ATOMIC_PREOP_LO
#define CP_ME_ATOMIC_PREOP_LO__ATOMIC_PREOP_LO_MASK 0xffffffffL

// CP_ATOMIC_PREOP_HI
#define CP_ATOMIC_PREOP_HI__ATOMIC_PREOP_HI_MASK 0xffffffffL

// CP_ME_ATOMIC_PREOP_HI
#define CP_ME_ATOMIC_PREOP_HI__ATOMIC_PREOP_HI_MASK 0xffffffffL

// CP_GDS_ATOMIC0_PREOP_LO
#define CP_GDS_ATOMIC0_PREOP_LO__GDS_ATOMIC0_PREOP_LO_MASK 0xffffffffL

// CP_ME_GDS_ATOMIC0_PREOP_LO
#define CP_ME_GDS_ATOMIC0_PREOP_LO__GDS_ATOMIC0_PREOP_LO_MASK 0xffffffffL

// CP_GDS_ATOMIC0_PREOP_HI
#define CP_GDS_ATOMIC0_PREOP_HI__GDS_ATOMIC0_PREOP_HI_MASK 0xffffffffL

// CP_ME_GDS_ATOMIC0_PREOP_HI
#define CP_ME_GDS_ATOMIC0_PREOP_HI__GDS_ATOMIC0_PREOP_HI_MASK 0xffffffffL

// CP_GDS_ATOMIC1_PREOP_LO
#define CP_GDS_ATOMIC1_PREOP_LO__GDS_ATOMIC1_PREOP_LO_MASK 0xffffffffL

// CP_ME_GDS_ATOMIC1_PREOP_LO
#define CP_ME_GDS_ATOMIC1_PREOP_LO__GDS_ATOMIC1_PREOP_LO_MASK 0xffffffffL

// CP_GDS_ATOMIC1_PREOP_HI
#define CP_GDS_ATOMIC1_PREOP_HI__GDS_ATOMIC1_PREOP_HI_MASK 0xffffffffL

// CP_ME_GDS_ATOMIC1_PREOP_HI
#define CP_ME_GDS_ATOMIC1_PREOP_HI__GDS_ATOMIC1_PREOP_HI_MASK 0xffffffffL

// CP_ME_MC_WADDR_LO
#define CP_ME_MC_WADDR_LO__ME_MC_WADDR_LO_MASK 0xfffffffcL

// CP_ME_MC_WADDR_HI
#define CP_ME_MC_WADDR_HI__ME_MC_WADDR_HI_MASK 0x0000ffffL
#define CP_ME_MC_WADDR_HI__CACHE_POLICY_MASK 0x00400000L

// CP_ME_MC_WDATA_LO
#define CP_ME_MC_WDATA_LO__ME_MC_WDATA_LO_MASK 0xffffffffL

// CP_ME_MC_WDATA_HI
#define CP_ME_MC_WDATA_HI__ME_MC_WDATA_HI_MASK 0xffffffffL

// CP_ME_MC_RADDR_LO
#define CP_ME_MC_RADDR_LO__ME_MC_RADDR_LO_MASK 0xfffffffcL

// CP_ME_MC_RADDR_HI
#define CP_ME_MC_RADDR_HI__ME_MC_RADDR_HI_MASK 0x0000ffffL
#define CP_ME_MC_RADDR_HI__CACHE_POLICY_MASK 0x00400000L

// CP_SEM_WAIT_TIMER
#define CP_SEM_WAIT_TIMER__SEM_WAIT_TIMER_MASK 0xffffffffL

// CP_SIG_SEM_ADDR_LO
#define CP_SIG_SEM_ADDR_LO__SEM_ADDR_SWAP_MASK 0x00000003L
#define CP_SIG_SEM_ADDR_LO__SEM_ADDR_LO_MASK 0xfffffff8L

// CP_SIG_SEM_ADDR_HI
#define CP_SIG_SEM_ADDR_HI__SEM_ADDR_HI_MASK 0x0000ffffL
#define CP_SIG_SEM_ADDR_HI__SEM_USE_MAILBOX_MASK 0x00010000L
#define CP_SIG_SEM_ADDR_HI__SEM_SIGNAL_TYPE_MASK 0x00100000L
#define CP_SIG_SEM_ADDR_HI__SEM_CLIENT_CODE_MASK 0x03000000L
#define CP_SIG_SEM_ADDR_HI__SEM_SELECT_MASK 0xe0000000L

// CP_WAIT_SEM_ADDR_LO
#define CP_WAIT_SEM_ADDR_LO__SEM_ADDR_SWAP_MASK 0x00000003L
#define CP_WAIT_SEM_ADDR_LO__SEM_ADDR_LO_MASK 0xfffffff8L

// CP_WAIT_SEM_ADDR_HI
#define CP_WAIT_SEM_ADDR_HI__SEM_ADDR_HI_MASK 0x0000ffffL
#define CP_WAIT_SEM_ADDR_HI__SEM_USE_MAILBOX_MASK 0x00010000L
#define CP_WAIT_SEM_ADDR_HI__SEM_SIGNAL_TYPE_MASK 0x00100000L
#define CP_WAIT_SEM_ADDR_HI__SEM_CLIENT_CODE_MASK 0x03000000L
#define CP_WAIT_SEM_ADDR_HI__SEM_SELECT_MASK 0xe0000000L

// CP_WAIT_REG_MEM_TIMEOUT
#define CP_WAIT_REG_MEM_TIMEOUT__WAIT_REG_MEM_TIMEOUT_MASK 0xffffffffL

// CP_COHER_START_DELAY
#define CP_COHER_START_DELAY__START_DELAY_COUNT_MASK 0x0000003fL

// CP_COHER_CNTL
#define CP_COHER_CNTL__TC_NC_ACTION_ENA_MASK 0x00000008L
#define CP_COHER_CNTL__TC_WC_ACTION_ENA_MASK 0x00000010L
#define CP_COHER_CNTL__TC_INV_METADATA_ACTION_ENA_MASK 0x00000020L
#define CP_COHER_CNTL__TCL1_VOL_ACTION_ENA_MASK 0x00008000L
#define CP_COHER_CNTL__TC_WB_ACTION_ENA_MASK 0x00040000L
#define CP_COHER_CNTL__TCL1_ACTION_ENA_MASK 0x00400000L
#define CP_COHER_CNTL__TC_ACTION_ENA_MASK 0x00800000L
#define CP_COHER_CNTL__CB_ACTION_ENA_MASK 0x02000000L
#define CP_COHER_CNTL__DB_ACTION_ENA_MASK 0x04000000L
#define CP_COHER_CNTL__SH_KCACHE_ACTION_ENA_MASK 0x08000000L
#define CP_COHER_CNTL__SH_KCACHE_VOL_ACTION_ENA_MASK 0x10000000L
#define CP_COHER_CNTL__SH_ICACHE_ACTION_ENA_MASK 0x20000000L
#define CP_COHER_CNTL__SH_KCACHE_WB_ACTION_ENA_MASK 0x40000000L

// CP_COHER_SIZE
#define CP_COHER_SIZE__COHER_SIZE_256B_MASK 0xffffffffL

// CP_COHER_SIZE_HI
#define CP_COHER_SIZE_HI__COHER_SIZE_HI_256B_MASK 0x000000ffL

// CP_COHER_BASE
#define CP_COHER_BASE__COHER_BASE_256B_MASK 0xffffffffL

// CP_COHER_BASE_HI
#define CP_COHER_BASE_HI__COHER_BASE_HI_256B_MASK 0x000000ffL

// CP_COHER_STATUS
#define CP_COHER_STATUS__MEID_MASK 0x03000000L
#define CP_COHER_STATUS__STATUS_MASK 0x80000000L

// CP_DMA_PIO_SRC_ADDR
#define CP_DMA_PIO_SRC_ADDR__SRC_ADDR_MASK 0xffffffffL

// CP_DMA_PIO_SRC_ADDR_HI
#define CP_DMA_PIO_SRC_ADDR_HI__SRC_ADDR_HI_MASK 0x0000ffffL

// CP_DMA_PIO_DST_ADDR
#define CP_DMA_PIO_DST_ADDR__DST_ADDR_MASK 0xffffffffL

// CP_DMA_PIO_DST_ADDR_HI
#define CP_DMA_PIO_DST_ADDR_HI__DST_ADDR_HI_MASK 0x0000ffffL

// CP_DMA_PIO_CONTROL
#define CP_DMA_PIO_CONTROL__MEMLOG_CLEAR_MASK 0x00000400L
#define CP_DMA_PIO_CONTROL__SRC_CACHE_POLICY_MASK 0x00002000L
#define CP_DMA_PIO_CONTROL__DST_SELECT_MASK 0x00300000L
#define CP_DMA_PIO_CONTROL__DST_CACHE_POLICY_MASK 0x02000000L
#define CP_DMA_PIO_CONTROL__SRC_SELECT_MASK 0x60000000L

// CP_DMA_PIO_COMMAND
#define CP_DMA_PIO_COMMAND__BYTE_COUNT_MASK 0x03ffffffL
#define CP_DMA_PIO_COMMAND__SAS_MASK 0x04000000L
#define CP_DMA_PIO_COMMAND__DAS_MASK 0x08000000L
#define CP_DMA_PIO_COMMAND__SAIC_MASK 0x10000000L
#define CP_DMA_PIO_COMMAND__DAIC_MASK 0x20000000L
#define CP_DMA_PIO_COMMAND__RAW_WAIT_MASK 0x40000000L
#define CP_DMA_PIO_COMMAND__DIS_WC_MASK 0x80000000L

// CP_DMA_ME_SRC_ADDR
#define CP_DMA_ME_SRC_ADDR__SRC_ADDR_MASK 0xffffffffL

// CP_DMA_ME_SRC_ADDR_HI
#define CP_DMA_ME_SRC_ADDR_HI__SRC_ADDR_HI_MASK 0x0000ffffL

// CP_DMA_ME_DST_ADDR
#define CP_DMA_ME_DST_ADDR__DST_ADDR_MASK 0xffffffffL

// CP_DMA_ME_DST_ADDR_HI
#define CP_DMA_ME_DST_ADDR_HI__DST_ADDR_HI_MASK 0x0000ffffL

// CP_DMA_ME_CONTROL
#define CP_DMA_ME_CONTROL__MEMLOG_CLEAR_MASK 0x00000400L
#define CP_DMA_ME_CONTROL__SRC_CACHE_POLICY_MASK 0x00002000L
#define CP_DMA_ME_CONTROL__DST_SELECT_MASK 0x00300000L
#define CP_DMA_ME_CONTROL__DST_CACHE_POLICY_MASK 0x02000000L
#define CP_DMA_ME_CONTROL__SRC_SELECT_MASK 0x60000000L

// CP_DMA_ME_COMMAND
#define CP_DMA_ME_COMMAND__BYTE_COUNT_MASK 0x03ffffffL
#define CP_DMA_ME_COMMAND__SAS_MASK 0x04000000L
#define CP_DMA_ME_COMMAND__DAS_MASK 0x08000000L
#define CP_DMA_ME_COMMAND__SAIC_MASK 0x10000000L
#define CP_DMA_ME_COMMAND__DAIC_MASK 0x20000000L
#define CP_DMA_ME_COMMAND__RAW_WAIT_MASK 0x40000000L
#define CP_DMA_ME_COMMAND__DIS_WC_MASK 0x80000000L

// CP_DMA_PFP_SRC_ADDR
#define CP_DMA_PFP_SRC_ADDR__SRC_ADDR_MASK 0xffffffffL

// CP_DMA_PFP_SRC_ADDR_HI
#define CP_DMA_PFP_SRC_ADDR_HI__SRC_ADDR_HI_MASK 0x0000ffffL

// CP_DMA_PFP_DST_ADDR
#define CP_DMA_PFP_DST_ADDR__DST_ADDR_MASK 0xffffffffL

// CP_DMA_PFP_DST_ADDR_HI
#define CP_DMA_PFP_DST_ADDR_HI__DST_ADDR_HI_MASK 0x0000ffffL

// CP_DMA_PFP_CONTROL
#define CP_DMA_PFP_CONTROL__MEMLOG_CLEAR_MASK 0x00000400L
#define CP_DMA_PFP_CONTROL__SRC_CACHE_POLICY_MASK 0x00002000L
#define CP_DMA_PFP_CONTROL__DST_SELECT_MASK 0x00300000L
#define CP_DMA_PFP_CONTROL__DST_CACHE_POLICY_MASK 0x02000000L
#define CP_DMA_PFP_CONTROL__SRC_SELECT_MASK 0x60000000L

// CP_DMA_PFP_COMMAND
#define CP_DMA_PFP_COMMAND__BYTE_COUNT_MASK 0x03ffffffL
#define CP_DMA_PFP_COMMAND__SAS_MASK 0x04000000L
#define CP_DMA_PFP_COMMAND__DAS_MASK 0x08000000L
#define CP_DMA_PFP_COMMAND__SAIC_MASK 0x10000000L
#define CP_DMA_PFP_COMMAND__DAIC_MASK 0x20000000L
#define CP_DMA_PFP_COMMAND__RAW_WAIT_MASK 0x40000000L
#define CP_DMA_PFP_COMMAND__DIS_WC_MASK 0x80000000L

// CP_DMA_CNTL
#define CP_DMA_CNTL__UTCL1_FAULT_CONTROL_MASK 0x00000001L
#define CP_DMA_CNTL__MIN_AVAILSZ_MASK 0x00000030L
#define CP_DMA_CNTL__BUFFER_DEPTH_MASK 0x000f0000L
#define CP_DMA_CNTL__PIO_FIFO_EMPTY_MASK 0x10000000L
#define CP_DMA_CNTL__PIO_FIFO_FULL_MASK 0x20000000L
#define CP_DMA_CNTL__PIO_COUNT_MASK 0xc0000000L

// CP_DMA_READ_TAGS
#define CP_DMA_READ_TAGS__DMA_READ_TAG_MASK 0x03ffffffL
#define CP_DMA_READ_TAGS__DMA_READ_TAG_VALID_MASK 0x10000000L

// CP_PFP_IB_CONTROL
#define CP_PFP_IB_CONTROL__IB_EN_MASK 0x000000ffL

// CP_PFP_LOAD_CONTROL
#define CP_PFP_LOAD_CONTROL__CONFIG_REG_EN_MASK 0x00000001L
#define CP_PFP_LOAD_CONTROL__CNTX_REG_EN_MASK 0x00000002L
#define CP_PFP_LOAD_CONTROL__SH_GFX_REG_EN_MASK 0x00010000L
#define CP_PFP_LOAD_CONTROL__SH_CS_REG_EN_MASK 0x01000000L

// CP_SCRATCH_INDEX
#define CP_SCRATCH_INDEX__SCRATCH_INDEX_MASK 0x000000ffL

// CP_SCRATCH_DATA
#define CP_SCRATCH_DATA__SCRATCH_DATA_MASK 0xffffffffL

// CP_RB_OFFSET
#define CP_RB_OFFSET__RB_OFFSET_MASK 0x000fffffL

// CP_IB1_OFFSET
#define CP_IB1_OFFSET__IB1_OFFSET_MASK 0x000fffffL

// CP_IB2_OFFSET
#define CP_IB2_OFFSET__IB2_OFFSET_MASK 0x000fffffL

// CP_IB1_PREAMBLE_BEGIN
#define CP_IB1_PREAMBLE_BEGIN__IB1_PREAMBLE_BEGIN_MASK 0x000fffffL

// CP_IB1_PREAMBLE_END
#define CP_IB1_PREAMBLE_END__IB1_PREAMBLE_END_MASK 0x000fffffL

// CP_IB2_PREAMBLE_BEGIN
#define CP_IB2_PREAMBLE_BEGIN__IB2_PREAMBLE_BEGIN_MASK 0x000fffffL

// CP_IB2_PREAMBLE_END
#define CP_IB2_PREAMBLE_END__IB2_PREAMBLE_END_MASK 0x000fffffL

// CP_CE_IB1_OFFSET
#define CP_CE_IB1_OFFSET__IB1_OFFSET_MASK 0x000fffffL

// CP_CE_IB2_OFFSET
#define CP_CE_IB2_OFFSET__IB2_OFFSET_MASK 0x000fffffL

// CP_CE_COUNTER
#define CP_CE_COUNTER__CONST_ENGINE_COUNT_MASK 0xffffffffL

// CP_CE_RB_OFFSET
#define CP_CE_RB_OFFSET__RB_OFFSET_MASK 0x000fffffL

// CP_PFP_COMPLETION_STATUS
#define CP_PFP_COMPLETION_STATUS__STATUS_MASK 0x00000003L

// CP_CE_COMPLETION_STATUS
#define CP_CE_COMPLETION_STATUS__STATUS_MASK 0x00000003L

// CP_PRED_NOT_VISIBLE
#define CP_PRED_NOT_VISIBLE__NOT_VISIBLE_MASK 0x00000001L

// CP_PFP_METADATA_BASE_ADDR
#define CP_PFP_METADATA_BASE_ADDR__ADDR_LO_MASK 0xffffffffL

// CP_PFP_METADATA_BASE_ADDR_HI
#define CP_PFP_METADATA_BASE_ADDR_HI__ADDR_HI_MASK 0x0000ffffL

// CP_CE_METADATA_BASE_ADDR
#define CP_CE_METADATA_BASE_ADDR__ADDR_LO_MASK 0xffffffffL

// CP_CE_METADATA_BASE_ADDR_HI
#define CP_CE_METADATA_BASE_ADDR_HI__ADDR_HI_MASK 0x0000ffffL

// CP_DRAW_INDX_INDR_ADDR
#define CP_DRAW_INDX_INDR_ADDR__ADDR_LO_MASK 0xffffffffL

// CP_DRAW_INDX_INDR_ADDR_HI
#define CP_DRAW_INDX_INDR_ADDR_HI__ADDR_HI_MASK 0x0000ffffL

// CP_DISPATCH_INDR_ADDR
#define CP_DISPATCH_INDR_ADDR__ADDR_LO_MASK 0xffffffffL

// CP_DISPATCH_INDR_ADDR_HI
#define CP_DISPATCH_INDR_ADDR_HI__ADDR_HI_MASK 0x0000ffffL

// CP_INDEX_BASE_ADDR
#define CP_INDEX_BASE_ADDR__ADDR_LO_MASK 0xffffffffL

// CP_INDEX_BASE_ADDR_HI
#define CP_INDEX_BASE_ADDR_HI__ADDR_HI_MASK 0x0000ffffL

// CP_INDEX_TYPE
#define CP_INDEX_TYPE__INDEX_TYPE_MASK 0x00000003L

// CP_GDS_BKUP_ADDR
#define CP_GDS_BKUP_ADDR__ADDR_LO_MASK 0xffffffffL

// CP_GDS_BKUP_ADDR_HI
#define CP_GDS_BKUP_ADDR_HI__ADDR_HI_MASK 0x0000ffffL

// CP_SAMPLE_STATUS
#define CP_SAMPLE_STATUS__Z_PASS_ACITVE_MASK 0x00000001L
#define CP_SAMPLE_STATUS__STREAMOUT_ACTIVE_MASK 0x00000002L
#define CP_SAMPLE_STATUS__PIPELINE_ACTIVE_MASK 0x00000004L
#define CP_SAMPLE_STATUS__STIPPLE_ACTIVE_MASK 0x00000008L
#define CP_SAMPLE_STATUS__VGT_BUFFERS_ACTIVE_MASK 0x00000010L
#define CP_SAMPLE_STATUS__SCREEN_EXT_ACTIVE_MASK 0x00000020L
#define CP_SAMPLE_STATUS__DRAW_INDIRECT_ACTIVE_MASK 0x00000040L
#define CP_SAMPLE_STATUS__DISP_INDIRECT_ACTIVE_MASK 0x00000080L

// CP_ME_COHER_CNTL
#define CP_ME_COHER_CNTL__DEST_BASE_0_ENA_MASK 0x00000001L
#define CP_ME_COHER_CNTL__DEST_BASE_1_ENA_MASK 0x00000002L
#define CP_ME_COHER_CNTL__CB0_DEST_BASE_ENA_MASK 0x00000040L
#define CP_ME_COHER_CNTL__CB1_DEST_BASE_ENA_MASK 0x00000080L
#define CP_ME_COHER_CNTL__CB2_DEST_BASE_ENA_MASK 0x00000100L
#define CP_ME_COHER_CNTL__CB3_DEST_BASE_ENA_MASK 0x00000200L
#define CP_ME_COHER_CNTL__CB4_DEST_BASE_ENA_MASK 0x00000400L
#define CP_ME_COHER_CNTL__CB5_DEST_BASE_ENA_MASK 0x00000800L
#define CP_ME_COHER_CNTL__CB6_DEST_BASE_ENA_MASK 0x00001000L
#define CP_ME_COHER_CNTL__CB7_DEST_BASE_ENA_MASK 0x00002000L
#define CP_ME_COHER_CNTL__DB_DEST_BASE_ENA_MASK 0x00004000L
#define CP_ME_COHER_CNTL__DEST_BASE_2_ENA_MASK 0x00080000L
#define CP_ME_COHER_CNTL__DEST_BASE_3_ENA_MASK 0x00200000L

// CP_ME_COHER_SIZE
#define CP_ME_COHER_SIZE__COHER_SIZE_256B_MASK 0xffffffffL

// CP_ME_COHER_SIZE_HI
#define CP_ME_COHER_SIZE_HI__COHER_SIZE_HI_256B_MASK 0x000000ffL

// CP_ME_COHER_BASE
#define CP_ME_COHER_BASE__COHER_BASE_256B_MASK 0xffffffffL

// CP_ME_COHER_BASE_HI
#define CP_ME_COHER_BASE_HI__COHER_BASE_HI_256B_MASK 0x000000ffL

// CP_ME_COHER_STATUS
#define CP_ME_COHER_STATUS__MATCHING_GFX_CNTX_MASK 0x000000ffL
#define CP_ME_COHER_STATUS__STATUS_MASK 0x80000000L

// CP_CE_INIT_CMD_BUFSZ
#define CP_CE_INIT_CMD_BUFSZ__INIT_CMD_REQSZ_MASK 0x00000fffL

// CP_CE_IB1_CMD_BUFSZ
#define CP_CE_IB1_CMD_BUFSZ__IB1_CMD_REQSZ_MASK 0x000fffffL

// CP_CE_IB2_CMD_BUFSZ
#define CP_CE_IB2_CMD_BUFSZ__IB2_CMD_REQSZ_MASK 0x000fffffL

// CP_IB1_CMD_BUFSZ
#define CP_IB1_CMD_BUFSZ__IB1_CMD_REQSZ_MASK 0x000fffffL

// CP_IB2_CMD_BUFSZ
#define CP_IB2_CMD_BUFSZ__IB2_CMD_REQSZ_MASK 0x000fffffL

// CP_ST_CMD_BUFSZ
#define CP_ST_CMD_BUFSZ__ST_CMD_REQSZ_MASK 0x000fffffL

// CP_CE_INIT_BASE_LO
#define CP_CE_INIT_BASE_LO__INIT_BASE_LO_MASK 0xffffffe0L

// CP_CE_INIT_BASE_HI
#define CP_CE_INIT_BASE_HI__INIT_BASE_HI_MASK 0x0000ffffL

// CP_CE_INIT_BUFSZ
#define CP_CE_INIT_BUFSZ__INIT_BUFSZ_MASK 0x00000fffL

// CP_CE_IB1_BASE_LO
#define CP_CE_IB1_BASE_LO__IB1_BASE_LO_MASK 0xfffffffcL

// CP_CE_IB1_BASE_HI
#define CP_CE_IB1_BASE_HI__IB1_BASE_HI_MASK 0x0000ffffL

// CP_CE_IB1_BUFSZ
#define CP_CE_IB1_BUFSZ__IB1_BUFSZ_MASK 0x000fffffL

// CP_CE_IB2_BASE_LO
#define CP_CE_IB2_BASE_LO__IB2_BASE_LO_MASK 0xfffffffcL

// CP_CE_IB2_BASE_HI
#define CP_CE_IB2_BASE_HI__IB2_BASE_HI_MASK 0x0000ffffL

// CP_CE_IB2_BUFSZ
#define CP_CE_IB2_BUFSZ__IB2_BUFSZ_MASK 0x000fffffL

// CP_IB1_BASE_LO
#define CP_IB1_BASE_LO__IB1_BASE_LO_MASK 0xfffffffcL

// CP_IB1_BASE_HI
#define CP_IB1_BASE_HI__IB1_BASE_HI_MASK 0x0000ffffL

// CP_IB1_BUFSZ
#define CP_IB1_BUFSZ__IB1_BUFSZ_MASK 0x000fffffL

// CP_IB2_BASE_LO
#define CP_IB2_BASE_LO__IB2_BASE_LO_MASK 0xfffffffcL

// CP_IB2_BASE_HI
#define CP_IB2_BASE_HI__IB2_BASE_HI_MASK 0x0000ffffL

// CP_IB2_BUFSZ
#define CP_IB2_BUFSZ__IB2_BUFSZ_MASK 0x000fffffL

// CP_ST_BASE_LO
#define CP_ST_BASE_LO__ST_BASE_LO_MASK 0xfffffffcL

// CP_ST_BASE_HI
#define CP_ST_BASE_HI__ST_BASE_HI_MASK 0x0000ffffL

// CP_ST_BUFSZ
#define CP_ST_BUFSZ__ST_BUFSZ_MASK 0x000fffffL

// CPG_PERFCOUNTER1_LO
#define CPG_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// CPG_PERFCOUNTER1_HI
#define CPG_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// CPG_PERFCOUNTER0_LO
#define CPG_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// CPG_PERFCOUNTER0_HI
#define CPG_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// CPC_PERFCOUNTER1_LO
#define CPC_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// CPC_PERFCOUNTER1_HI
#define CPC_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// CPC_PERFCOUNTER0_LO
#define CPC_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// CPC_PERFCOUNTER0_HI
#define CPC_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// CPF_PERFCOUNTER1_LO
#define CPF_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// CPF_PERFCOUNTER1_HI
#define CPF_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// CPF_PERFCOUNTER0_LO
#define CPF_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// CPF_PERFCOUNTER0_HI
#define CPF_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// CPF_LATENCY_STATS_DATA
#define CPF_LATENCY_STATS_DATA__DATA_MASK 0xffffffffL

// CPG_LATENCY_STATS_DATA
#define CPG_LATENCY_STATS_DATA__DATA_MASK 0xffffffffL

// CPC_LATENCY_STATS_DATA
#define CPC_LATENCY_STATS_DATA__DATA_MASK 0xffffffffL

// CPG_PERFCOUNTER1_SELECT
#define CPG_PERFCOUNTER1_SELECT__CNTR_SEL0_MASK 0x000003ffL
#define CPG_PERFCOUNTER1_SELECT__CNTR_SEL1_MASK 0x000ffc00L
#define CPG_PERFCOUNTER1_SELECT__SPM_MODE_MASK 0x00f00000L
#define CPG_PERFCOUNTER1_SELECT__CNTR_MODE1_MASK 0x0f000000L
#define CPG_PERFCOUNTER1_SELECT__CNTR_MODE0_MASK 0xf0000000L

// CPG_PERFCOUNTER0_SELECT1
#define CPG_PERFCOUNTER0_SELECT1__CNTR_SEL2_MASK 0x000003ffL
#define CPG_PERFCOUNTER0_SELECT1__CNTR_SEL3_MASK 0x000ffc00L
#define CPG_PERFCOUNTER0_SELECT1__CNTR_MODE3_MASK 0x0f000000L
#define CPG_PERFCOUNTER0_SELECT1__CNTR_MODE2_MASK 0xf0000000L

// CPG_PERFCOUNTER0_SELECT
#define CPG_PERFCOUNTER0_SELECT__CNTR_SEL0_MASK 0x000003ffL
#define CPG_PERFCOUNTER0_SELECT__CNTR_SEL1_MASK 0x000ffc00L
#define CPG_PERFCOUNTER0_SELECT__SPM_MODE_MASK 0x00f00000L
#define CPG_PERFCOUNTER0_SELECT__CNTR_MODE1_MASK 0x0f000000L
#define CPG_PERFCOUNTER0_SELECT__CNTR_MODE0_MASK 0xf0000000L

// CPC_PERFCOUNTER1_SELECT
#define CPC_PERFCOUNTER1_SELECT__CNTR_SEL0_MASK 0x000003ffL
#define CPC_PERFCOUNTER1_SELECT__CNTR_SEL1_MASK 0x000ffc00L
#define CPC_PERFCOUNTER1_SELECT__SPM_MODE_MASK 0x00f00000L
#define CPC_PERFCOUNTER1_SELECT__CNTR_MODE1_MASK 0x0f000000L
#define CPC_PERFCOUNTER1_SELECT__CNTR_MODE0_MASK 0xf0000000L

// CPC_PERFCOUNTER0_SELECT1
#define CPC_PERFCOUNTER0_SELECT1__CNTR_SEL2_MASK 0x000003ffL
#define CPC_PERFCOUNTER0_SELECT1__CNTR_SEL3_MASK 0x000ffc00L
#define CPC_PERFCOUNTER0_SELECT1__CNTR_MODE3_MASK 0x0f000000L
#define CPC_PERFCOUNTER0_SELECT1__CNTR_MODE2_MASK 0xf0000000L

// CPC_PERFCOUNTER0_SELECT
#define CPC_PERFCOUNTER0_SELECT__CNTR_SEL0_MASK 0x000003ffL
#define CPC_PERFCOUNTER0_SELECT__CNTR_SEL1_MASK 0x000ffc00L
#define CPC_PERFCOUNTER0_SELECT__SPM_MODE_MASK 0x00f00000L
#define CPC_PERFCOUNTER0_SELECT__CNTR_MODE1_MASK 0x0f000000L
#define CPC_PERFCOUNTER0_SELECT__CNTR_MODE0_MASK 0xf0000000L

// CPF_PERFCOUNTER1_SELECT
#define CPF_PERFCOUNTER1_SELECT__CNTR_SEL0_MASK 0x000003ffL
#define CPF_PERFCOUNTER1_SELECT__CNTR_SEL1_MASK 0x000ffc00L
#define CPF_PERFCOUNTER1_SELECT__SPM_MODE_MASK 0x00f00000L
#define CPF_PERFCOUNTER1_SELECT__CNTR_MODE1_MASK 0x0f000000L
#define CPF_PERFCOUNTER1_SELECT__CNTR_MODE0_MASK 0xf0000000L

// CPF_PERFCOUNTER0_SELECT1
#define CPF_PERFCOUNTER0_SELECT1__CNTR_SEL2_MASK 0x000003ffL
#define CPF_PERFCOUNTER0_SELECT1__CNTR_SEL3_MASK 0x000ffc00L
#define CPF_PERFCOUNTER0_SELECT1__CNTR_MODE3_MASK 0x0f000000L
#define CPF_PERFCOUNTER0_SELECT1__CNTR_MODE2_MASK 0xf0000000L

// CPF_PERFCOUNTER0_SELECT
#define CPF_PERFCOUNTER0_SELECT__CNTR_SEL0_MASK 0x000003ffL
#define CPF_PERFCOUNTER0_SELECT__CNTR_SEL1_MASK 0x000ffc00L
#define CPF_PERFCOUNTER0_SELECT__SPM_MODE_MASK 0x00f00000L
#define CPF_PERFCOUNTER0_SELECT__CNTR_MODE1_MASK 0x0f000000L
#define CPF_PERFCOUNTER0_SELECT__CNTR_MODE0_MASK 0xf0000000L

// CPF_TC_PERF_COUNTER_WINDOW_SELECT
#define CPF_TC_PERF_COUNTER_WINDOW_SELECT__INDEX_MASK 0x00000007L
#define CPF_TC_PERF_COUNTER_WINDOW_SELECT__ALWAYS_MASK 0x40000000L
#define CPF_TC_PERF_COUNTER_WINDOW_SELECT__ENABLE_MASK 0x80000000L

// CPG_TC_PERF_COUNTER_WINDOW_SELECT
#define CPG_TC_PERF_COUNTER_WINDOW_SELECT__INDEX_MASK 0x0000001fL
#define CPG_TC_PERF_COUNTER_WINDOW_SELECT__ALWAYS_MASK 0x40000000L
#define CPG_TC_PERF_COUNTER_WINDOW_SELECT__ENABLE_MASK 0x80000000L

// CPF_LATENCY_STATS_SELECT
#define CPF_LATENCY_STATS_SELECT__INDEX_MASK 0x0000000fL
#define CPF_LATENCY_STATS_SELECT__CLEAR_MASK 0x40000000L
#define CPF_LATENCY_STATS_SELECT__ENABLE_MASK 0x80000000L

// CPG_LATENCY_STATS_SELECT
#define CPG_LATENCY_STATS_SELECT__INDEX_MASK 0x0000001fL
#define CPG_LATENCY_STATS_SELECT__CLEAR_MASK 0x40000000L
#define CPG_LATENCY_STATS_SELECT__ENABLE_MASK 0x80000000L

// CPC_LATENCY_STATS_SELECT
#define CPC_LATENCY_STATS_SELECT__INDEX_MASK 0x00000007L
#define CPC_LATENCY_STATS_SELECT__CLEAR_MASK 0x40000000L
#define CPC_LATENCY_STATS_SELECT__ENABLE_MASK 0x80000000L

// CP_DRAW_OBJECT
#define CP_DRAW_OBJECT__OBJECT_MASK 0xffffffffL

// CP_DRAW_OBJECT_COUNTER
#define CP_DRAW_OBJECT_COUNTER__COUNT_MASK 0x0000ffffL

// CP_DRAW_WINDOW_MASK_HI
#define CP_DRAW_WINDOW_MASK_HI__WINDOW_MASK_HI_MASK 0xffffffffL

// CP_DRAW_WINDOW_HI
#define CP_DRAW_WINDOW_HI__WINDOW_HI_MASK 0xffffffffL

// CP_DRAW_WINDOW_LO
#define CP_DRAW_WINDOW_LO__MIN_MASK 0x0000ffffL
#define CP_DRAW_WINDOW_LO__MAX_MASK 0xffff0000L

// CP_DRAW_WINDOW_CNTL
#define CP_DRAW_WINDOW_CNTL__DISABLE_DRAW_WINDOW_LO_MAX_MASK 0x00000001L
#define CP_DRAW_WINDOW_CNTL__DISABLE_DRAW_WINDOW_LO_MIN_MASK 0x00000002L
#define CP_DRAW_WINDOW_CNTL__DISABLE_DRAW_WINDOW_HI_MASK 0x00000004L
#define CP_DRAW_WINDOW_CNTL__MODE_MASK 0x00000100L

// CP_PERFMON_CNTL
#define CP_PERFMON_CNTL__PERFMON_STATE_MASK 0x0000000fL
#define CP_PERFMON_CNTL__SPM_PERFMON_STATE_MASK 0x000000f0L
#define CP_PERFMON_CNTL__PERFMON_ENABLE_MODE_MASK 0x00000300L
#define CP_PERFMON_CNTL__PERFMON_SAMPLE_ENABLE_MASK 0x00000400L

// CGTT_CPC_CLK_CTRL
#define CGTT_CPC_CLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define CGTT_CPC_CLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_CPC_CLK_CTRL__MGLS_OVERRIDE_MASK 0x00008000L
#define CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK 0x00010000L
#define CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK 0x00020000L
#define CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK 0x00040000L
#define CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK 0x00080000L
#define CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK 0x00100000L
#define CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK 0x00200000L
#define CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK 0x00400000L
#define CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK 0x00800000L
#define CGTT_CPC_CLK_CTRL__SOFT_OVERRIDE_PERFMON_MASK 0x20000000L
#define CGTT_CPC_CLK_CTRL__SOFT_OVERRIDE_DYN_MASK 0x40000000L
#define CGTT_CPC_CLK_CTRL__SOFT_OVERRIDE_REG_MASK 0x80000000L

// CGTT_CPF_CLK_CTRL
#define CGTT_CPF_CLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define CGTT_CPF_CLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_CPF_CLK_CTRL__MGLS_OVERRIDE_MASK 0x00008000L
#define CGTT_CPF_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK 0x00010000L
#define CGTT_CPF_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK 0x00020000L
#define CGTT_CPF_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK 0x00040000L
#define CGTT_CPF_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK 0x00080000L
#define CGTT_CPF_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK 0x00100000L
#define CGTT_CPF_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK 0x00200000L
#define CGTT_CPF_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK 0x00400000L
#define CGTT_CPF_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK 0x00800000L
#define CGTT_CPF_CLK_CTRL__SOFT_OVERRIDE_PERFMON_MASK 0x20000000L
#define CGTT_CPF_CLK_CTRL__SOFT_OVERRIDE_DYN_MASK 0x40000000L
#define CGTT_CPF_CLK_CTRL__SOFT_OVERRIDE_REG_MASK 0x80000000L

// CGTT_CP_CLK_CTRL
#define CGTT_CP_CLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define CGTT_CP_CLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_CP_CLK_CTRL__MGLS_OVERRIDE_MASK 0x00008000L
#define CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK 0x00010000L
#define CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK 0x00020000L
#define CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK 0x00040000L
#define CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK 0x00080000L
#define CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK 0x00100000L
#define CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK 0x00200000L
#define CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK 0x00400000L
#define CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK 0x00800000L
#define CGTT_CP_CLK_CTRL__SOFT_OVERRIDE_PERFMON_MASK 0x20000000L
#define CGTT_CP_CLK_CTRL__SOFT_OVERRIDE_DYN_MASK 0x40000000L
#define CGTT_CP_CLK_CTRL__SOFT_OVERRIDE_REG_MASK 0x80000000L

// CP_HYP_PFP_UCODE_ADDR
#define CP_HYP_PFP_UCODE_ADDR__UCODE_ADDR_MASK 0x00003fffL

// CP_PFP_UCODE_ADDR
#define CP_PFP_UCODE_ADDR__UCODE_ADDR_MASK 0x00003fffL

// CP_HYP_PFP_UCODE_DATA
#define CP_HYP_PFP_UCODE_DATA__UCODE_DATA_MASK 0xffffffffL

// CP_PFP_UCODE_DATA
#define CP_PFP_UCODE_DATA__UCODE_DATA_MASK 0xffffffffL

// CP_HYP_ME_UCODE_ADDR
#define CP_HYP_ME_UCODE_ADDR__UCODE_ADDR_MASK 0x00001fffL

// CP_ME_RAM_RADDR
#define CP_ME_RAM_RADDR__ME_RAM_RADDR_MASK 0x00001fffL

// CP_ME_RAM_WADDR
#define CP_ME_RAM_WADDR__ME_RAM_WADDR_MASK 0x00001fffL

// CP_HYP_ME_UCODE_DATA
#define CP_HYP_ME_UCODE_DATA__UCODE_DATA_MASK 0xffffffffL

// CP_ME_RAM_DATA
#define CP_ME_RAM_DATA__ME_RAM_DATA_MASK 0xffffffffL

// CP_HYP_CE_UCODE_ADDR
#define CP_HYP_CE_UCODE_ADDR__UCODE_ADDR_MASK 0x00000fffL

// CP_CE_UCODE_ADDR
#define CP_CE_UCODE_ADDR__UCODE_ADDR_MASK 0x00000fffL

// CP_HYP_CE_UCODE_DATA
#define CP_HYP_CE_UCODE_DATA__UCODE_DATA_MASK 0xffffffffL

// CP_CE_UCODE_DATA
#define CP_CE_UCODE_DATA__UCODE_DATA_MASK 0xffffffffL

// CP_HYP_MEC1_UCODE_ADDR
#define CP_HYP_MEC1_UCODE_ADDR__UCODE_ADDR_MASK 0x0001ffffL

// CP_MEC_ME1_UCODE_ADDR
#define CP_MEC_ME1_UCODE_ADDR__UCODE_ADDR_MASK 0x0001ffffL

// CP_HYP_MEC1_UCODE_DATA
#define CP_HYP_MEC1_UCODE_DATA__UCODE_DATA_MASK 0xffffffffL

// CP_MEC_ME1_UCODE_DATA
#define CP_MEC_ME1_UCODE_DATA__UCODE_DATA_MASK 0xffffffffL

// CP_HYP_MEC2_UCODE_ADDR
#define CP_HYP_MEC2_UCODE_ADDR__UCODE_ADDR_MASK 0x0001ffffL

// CP_MEC_ME2_UCODE_ADDR
#define CP_MEC_ME2_UCODE_ADDR__UCODE_ADDR_MASK 0x0001ffffL

// CP_HYP_MEC2_UCODE_DATA
#define CP_HYP_MEC2_UCODE_DATA__UCODE_DATA_MASK 0xffffffffL

// CP_MEC_ME2_UCODE_DATA
#define CP_MEC_ME2_UCODE_DATA__UCODE_DATA_MASK 0xffffffffL

// CP_HYP_PFP_UCODE_CHKSUM
#define CP_HYP_PFP_UCODE_CHKSUM__UCODE_CHKSUM_MASK 0xffffffffL

// CP_HYP_CE_UCODE_CHKSUM
#define CP_HYP_CE_UCODE_CHKSUM__UCODE_CHKSUM_MASK 0xffffffffL

// CP_HYP_ME_UCODE_CHKSUM
#define CP_HYP_ME_UCODE_CHKSUM__UCODE_CHKSUM_MASK 0xffffffffL

// CP_HYP_MEC_ME1_UCODE_CHKSUM
#define CP_HYP_MEC_ME1_UCODE_CHKSUM__UCODE_CHKSUM_MASK 0xffffffffL

// CP_HYP_MEC_ME2_UCODE_CHKSUM
#define CP_HYP_MEC_ME2_UCODE_CHKSUM__UCODE_CHKSUM_MASK 0xffffffffL

// CP_HYP_CONFIG_RANGE_BASE_1
#define CP_HYP_CONFIG_RANGE_BASE_1__BASE_MASK 0x0003ffffL

// CP_HYP_CONFIG_RANGE_END_1
#define CP_HYP_CONFIG_RANGE_END_1__END_MASK 0x0003ffffL

// CP_HYP_SHADER_RANGE_BASE
#define CP_HYP_SHADER_RANGE_BASE__BASE_MASK 0x0003ffffL

// CP_HYP_SHADER_RANGE_END
#define CP_HYP_SHADER_RANGE_END__END_MASK 0x0003ffffL

// CP_HYP_CONFIG_RANGE_BASE_2
#define CP_HYP_CONFIG_RANGE_BASE_2__BASE_MASK 0x0003ffffL

// CP_HYP_CONFIG_RANGE_END_2
#define CP_HYP_CONFIG_RANGE_END_2__END_MASK 0x0003ffffL

// CP_HYP_CONTEXT_RANGE_BASE
#define CP_HYP_CONTEXT_RANGE_BASE__BASE_MASK 0x0003ffffL

// CP_HYP_CONTEXT_RANGE_END
#define CP_HYP_CONTEXT_RANGE_END__END_MASK 0x0003ffffL

// CP_HYP_UCONFIG_RANGE_BASE
#define CP_HYP_UCONFIG_RANGE_BASE__BASE_MASK 0x0003ffffL

// CP_HYP_UCONFIG_RANGE_END
#define CP_HYP_UCONFIG_RANGE_END__END_MASK 0x0003ffffL

// CP_HYP_CPC_SECURE_REG0
#define CP_HYP_CPC_SECURE_REG0__DATA_MASK 0xffffffffL

// CP_HYP_CPC_SECURE_REG1
#define CP_HYP_CPC_SECURE_REG1__DATA_MASK 0xffffffffL

// CP_HYP_CPC_SECURE_REG2
#define CP_HYP_CPC_SECURE_REG2__DATA_MASK 0xffffffffL

// CP_HYP_CPC_SECURE_REG3
#define CP_HYP_CPC_SECURE_REG3__DATA_MASK 0xffffffffL

// CP_HYP_FIREWALL_MODIFIED_MASK
#define CP_HYP_FIREWALL_MODIFIED_MASK__ME0_PIPE_MASK_MASK 0x00000003L
#define CP_HYP_FIREWALL_MODIFIED_MASK__ME1_PIPE_MASK_MASK 0x00000f00L
#define CP_HYP_FIREWALL_MODIFIED_MASK__ME2_PIPE_MASK_MASK 0x000f0000L

// CP_PSP_REG_PRIV_LEVEL_A
#define CP_PSP_REG_PRIV_LEVEL_A__PRIV_LEVEL0_MASK 0x00000003L
#define CP_PSP_REG_PRIV_LEVEL_A__PRIV_LEVEL1_MASK 0x0000000cL
#define CP_PSP_REG_PRIV_LEVEL_A__PRIV_LEVEL2_MASK 0x00000030L
#define CP_PSP_REG_PRIV_LEVEL_A__PRIV_LEVEL3_MASK 0x000000c0L
#define CP_PSP_REG_PRIV_LEVEL_A__PRIV_LEVEL4_MASK 0x00000300L
#define CP_PSP_REG_PRIV_LEVEL_A__PRIV_LEVEL5_MASK 0x00000c00L
#define CP_PSP_REG_PRIV_LEVEL_A__PRIV_LEVEL6_MASK 0x00003000L
#define CP_PSP_REG_PRIV_LEVEL_A__PRIV_LEVEL7_MASK 0x0000c000L
#define CP_PSP_REG_PRIV_LEVEL_A__PRIV_LEVEL8_MASK 0x00030000L
#define CP_PSP_REG_PRIV_LEVEL_A__PRIV_LEVEL9_MASK 0x000c0000L
#define CP_PSP_REG_PRIV_LEVEL_A__PRIV_LEVEL10_MASK 0x00300000L
#define CP_PSP_REG_PRIV_LEVEL_A__PRIV_LEVEL11_MASK 0x00c00000L
#define CP_PSP_REG_PRIV_LEVEL_A__PRIV_LEVEL12_MASK 0x03000000L
#define CP_PSP_REG_PRIV_LEVEL_A__PRIV_LEVEL13_MASK 0x0c000000L
#define CP_PSP_REG_PRIV_LEVEL_A__PRIV_LEVEL14_MASK 0x30000000L
#define CP_PSP_REG_PRIV_LEVEL_A__PRIV_LEVEL15_MASK 0xc0000000L

// CP_PSP_REG_PRIV_LEVEL_B
#define CP_PSP_REG_PRIV_LEVEL_B__PRIV_LEVEL16_MASK 0x00000003L
#define CP_PSP_REG_PRIV_LEVEL_B__PRIV_LEVEL17_MASK 0x0000000cL
#define CP_PSP_REG_PRIV_LEVEL_B__PRIV_LEVEL18_MASK 0x00000030L
#define CP_PSP_REG_PRIV_LEVEL_B__PRIV_LEVEL19_MASK 0x000000c0L
#define CP_PSP_REG_PRIV_LEVEL_B__PRIV_LEVEL20_MASK 0x00000300L
#define CP_PSP_REG_PRIV_LEVEL_B__PRIV_LEVEL21_MASK 0x00000c00L
#define CP_PSP_REG_PRIV_LEVEL_B__PRIV_LEVEL22_MASK 0x00003000L
#define CP_PSP_REG_PRIV_LEVEL_B__PRIV_LEVEL23_MASK 0x0000c000L
#define CP_PSP_REG_PRIV_LEVEL_B__PRIV_LEVEL24_MASK 0x00030000L
#define CP_PSP_REG_PRIV_LEVEL_B__PRIV_LEVEL25_MASK 0x000c0000L
#define CP_PSP_REG_PRIV_LEVEL_B__PRIV_LEVEL26_MASK 0x00300000L
#define CP_PSP_REG_PRIV_LEVEL_B__PRIV_LEVEL27_MASK 0x00c00000L
#define CP_PSP_REG_PRIV_LEVEL_B__PRIV_LEVEL28_MASK 0x03000000L
#define CP_PSP_REG_PRIV_LEVEL_B__PRIV_LEVEL29_MASK 0x0c000000L
#define CP_PSP_REG_PRIV_LEVEL_B__PRIV_LEVEL30_MASK 0x30000000L
#define CP_PSP_REG_PRIV_LEVEL_B__PRIV_LEVEL31_MASK 0xc0000000L

// CP_PSP_REG_PRIV_LEVEL_C
#define CP_PSP_REG_PRIV_LEVEL_C__PRIV_LEVEL32_MASK 0x00000003L
#define CP_PSP_REG_PRIV_LEVEL_C__PRIV_LEVEL33_MASK 0x0000000cL
#define CP_PSP_REG_PRIV_LEVEL_C__PRIV_LEVEL34_MASK 0x00000030L
#define CP_PSP_REG_PRIV_LEVEL_C__PRIV_LEVEL35_MASK 0x000000c0L
#define CP_PSP_REG_PRIV_LEVEL_C__PRIV_LEVEL36_MASK 0x00000300L
#define CP_PSP_REG_PRIV_LEVEL_C__PRIV_LEVEL37_MASK 0x00000c00L
#define CP_PSP_REG_PRIV_LEVEL_C__PRIV_LEVEL38_MASK 0x00003000L
#define CP_PSP_REG_PRIV_LEVEL_C__PRIV_LEVEL39_MASK 0x0000c000L
#define CP_PSP_REG_PRIV_LEVEL_C__PRIV_LEVEL40_MASK 0x00030000L
#define CP_PSP_REG_PRIV_LEVEL_C__PRIV_LEVEL41_MASK 0x000c0000L
#define CP_PSP_REG_PRIV_LEVEL_C__PRIV_LEVEL42_MASK 0x00300000L
#define CP_PSP_REG_PRIV_LEVEL_C__PRIV_LEVEL43_MASK 0x00c00000L
#define CP_PSP_REG_PRIV_LEVEL_C__PRIV_LEVEL44_MASK 0x03000000L
#define CP_PSP_REG_PRIV_LEVEL_C__PRIV_LEVEL45_MASK 0x0c000000L
#define CP_PSP_REG_PRIV_LEVEL_C__PRIV_LEVEL46_MASK 0x30000000L
#define CP_PSP_REG_PRIV_LEVEL_C__PRIV_LEVEL47_MASK 0xc0000000L

// CP_PSP_REG_PRIV_LEVEL_D
#define CP_PSP_REG_PRIV_LEVEL_D__PRIV_LEVEL48_MASK 0x00000003L
#define CP_PSP_REG_PRIV_LEVEL_D__PRIV_LEVEL49_MASK 0x0000000cL
#define CP_PSP_REG_PRIV_LEVEL_D__PRIV_LEVEL50_MASK 0x00000030L
#define CP_PSP_REG_PRIV_LEVEL_D__PRIV_LEVEL51_MASK 0x000000c0L
#define CP_PSP_REG_PRIV_LEVEL_D__PRIV_LEVEL52_MASK 0x00000300L
#define CP_PSP_REG_PRIV_LEVEL_D__PRIV_LEVEL53_MASK 0x00000c00L
#define CP_PSP_REG_PRIV_LEVEL_D__PRIV_LEVEL54_MASK 0x00003000L
#define CP_PSP_REG_PRIV_LEVEL_D__PRIV_LEVEL55_MASK 0x0000c000L
#define CP_PSP_REG_PRIV_LEVEL_D__PRIV_LEVEL56_MASK 0x00030000L
#define CP_PSP_REG_PRIV_LEVEL_D__PRIV_LEVEL57_MASK 0x000c0000L
#define CP_PSP_REG_PRIV_LEVEL_D__PRIV_LEVEL58_MASK 0x00300000L
#define CP_PSP_REG_PRIV_LEVEL_D__PRIV_LEVEL59_MASK 0x00c00000L
#define CP_PSP_REG_PRIV_LEVEL_D__PRIV_LEVEL60_MASK 0x03000000L
#define CP_PSP_REG_PRIV_LEVEL_D__PRIV_LEVEL61_MASK 0x0c000000L
#define CP_PSP_REG_PRIV_LEVEL_D__PRIV_LEVEL62_MASK 0x30000000L
#define CP_PSP_REG_PRIV_LEVEL_D__PRIV_LEVEL63_MASK 0xc0000000L

// CP_PSP_REG_PRIV_LEVEL_E
#define CP_PSP_REG_PRIV_LEVEL_E__PRIV_LEVEL64_MASK 0x00000003L
#define CP_PSP_REG_PRIV_LEVEL_E__PRIV_LEVEL65_MASK 0x0000000cL
#define CP_PSP_REG_PRIV_LEVEL_E__PRIV_LEVEL66_MASK 0x00000030L
#define CP_PSP_REG_PRIV_LEVEL_E__PRIV_LEVEL67_MASK 0x000000c0L
#define CP_PSP_REG_PRIV_LEVEL_E__PRIV_LEVEL68_MASK 0x00000300L
#define CP_PSP_REG_PRIV_LEVEL_E__PRIV_LEVEL69_MASK 0x00000c00L
#define CP_PSP_REG_PRIV_LEVEL_E__PRIV_LEVEL70_MASK 0x00003000L
#define CP_PSP_REG_PRIV_LEVEL_E__PRIV_LEVEL71_MASK 0x0000c000L
#define CP_PSP_REG_PRIV_LEVEL_E__PRIV_LEVEL72_MASK 0x00030000L
#define CP_PSP_REG_PRIV_LEVEL_E__PRIV_LEVEL73_MASK 0x000c0000L
#define CP_PSP_REG_PRIV_LEVEL_E__PRIV_LEVEL74_MASK 0x00300000L
#define CP_PSP_REG_PRIV_LEVEL_E__PRIV_LEVEL75_MASK 0x00c00000L
#define CP_PSP_REG_PRIV_LEVEL_E__PRIV_LEVEL76_MASK 0x03000000L
#define CP_PSP_REG_PRIV_LEVEL_E__PRIV_LEVEL77_MASK 0x0c000000L
#define CP_PSP_REG_PRIV_LEVEL_E__PRIV_LEVEL78_MASK 0x30000000L
#define CP_PSP_REG_PRIV_LEVEL_E__PRIV_LEVEL79_MASK 0xc0000000L

// CP_PSP_REG_PRIV_LEVEL_F
#define CP_PSP_REG_PRIV_LEVEL_F__PRIV_LEVEL80_MASK 0x00000003L
#define CP_PSP_REG_PRIV_LEVEL_F__PRIV_LEVEL81_MASK 0x0000000cL
#define CP_PSP_REG_PRIV_LEVEL_F__PRIV_LEVEL82_MASK 0x00000030L
#define CP_PSP_REG_PRIV_LEVEL_F__PRIV_LEVEL83_MASK 0x000000c0L
#define CP_PSP_REG_PRIV_LEVEL_F__PRIV_LEVEL84_MASK 0x00000300L
#define CP_PSP_REG_PRIV_LEVEL_F__PRIV_LEVEL85_MASK 0x00000c00L
#define CP_PSP_REG_PRIV_LEVEL_F__PRIV_LEVEL86_MASK 0x00003000L
#define CP_PSP_REG_PRIV_LEVEL_F__PRIV_LEVEL87_MASK 0x0000c000L
#define CP_PSP_REG_PRIV_LEVEL_F__PRIV_LEVEL88_MASK 0x00030000L
#define CP_PSP_REG_PRIV_LEVEL_F__PRIV_LEVEL89_MASK 0x000c0000L
#define CP_PSP_REG_PRIV_LEVEL_F__PRIV_LEVEL90_MASK 0x00300000L
#define CP_PSP_REG_PRIV_LEVEL_F__PRIV_LEVEL91_MASK 0x00c00000L
#define CP_PSP_REG_PRIV_LEVEL_F__PRIV_LEVEL92_MASK 0x03000000L
#define CP_PSP_REG_PRIV_LEVEL_F__PRIV_LEVEL93_MASK 0x0c000000L
#define CP_PSP_REG_PRIV_LEVEL_F__PRIV_LEVEL94_MASK 0x30000000L
#define CP_PSP_REG_PRIV_LEVEL_F__PRIV_LEVEL95_MASK 0xc0000000L

// CP_PSP_REG_PRIV_LEVEL_G
#define CP_PSP_REG_PRIV_LEVEL_G__PRIV_LEVEL96_MASK 0x00000003L
#define CP_PSP_REG_PRIV_LEVEL_G__PRIV_LEVEL97_MASK 0x0000000cL
#define CP_PSP_REG_PRIV_LEVEL_G__PRIV_LEVEL98_MASK 0x00000030L
#define CP_PSP_REG_PRIV_LEVEL_G__PRIV_LEVEL99_MASK 0x000000c0L
#define CP_PSP_REG_PRIV_LEVEL_G__PRIV_LEVEL100_MASK 0x00000300L
#define CP_PSP_REG_PRIV_LEVEL_G__PRIV_LEVEL101_MASK 0x00000c00L
#define CP_PSP_REG_PRIV_LEVEL_G__PRIV_LEVEL102_MASK 0x00003000L
#define CP_PSP_REG_PRIV_LEVEL_G__PRIV_LEVEL103_MASK 0x0000c000L
#define CP_PSP_REG_PRIV_LEVEL_G__PRIV_LEVEL104_MASK 0x00030000L
#define CP_PSP_REG_PRIV_LEVEL_G__PRIV_LEVEL105_MASK 0x000c0000L
#define CP_PSP_REG_PRIV_LEVEL_G__PRIV_LEVEL106_MASK 0x00300000L
#define CP_PSP_REG_PRIV_LEVEL_G__PRIV_LEVEL107_MASK 0x00c00000L
#define CP_PSP_REG_PRIV_LEVEL_G__PRIV_LEVEL108_MASK 0x03000000L
#define CP_PSP_REG_PRIV_LEVEL_G__PRIV_LEVEL109_MASK 0x0c000000L
#define CP_PSP_REG_PRIV_LEVEL_G__PRIV_LEVEL110_MASK 0x30000000L
#define CP_PSP_REG_PRIV_LEVEL_G__PRIV_LEVEL111_MASK 0xc0000000L

// CP_PSP_REG_PRIV_LEVEL_H
#define CP_PSP_REG_PRIV_LEVEL_H__PRIV_LEVEL112_MASK 0x00000003L
#define CP_PSP_REG_PRIV_LEVEL_H__PRIV_LEVEL113_MASK 0x0000000cL
#define CP_PSP_REG_PRIV_LEVEL_H__PRIV_LEVEL114_MASK 0x00000030L
#define CP_PSP_REG_PRIV_LEVEL_H__PRIV_LEVEL115_MASK 0x000000c0L
#define CP_PSP_REG_PRIV_LEVEL_H__PRIV_LEVEL116_MASK 0x00000300L
#define CP_PSP_REG_PRIV_LEVEL_H__PRIV_LEVEL117_MASK 0x00000c00L
#define CP_PSP_REG_PRIV_LEVEL_H__PRIV_LEVEL118_MASK 0x00003000L
#define CP_PSP_REG_PRIV_LEVEL_H__PRIV_LEVEL119_MASK 0x0000c000L
#define CP_PSP_REG_PRIV_LEVEL_H__PRIV_LEVEL120_MASK 0x00030000L
#define CP_PSP_REG_PRIV_LEVEL_H__PRIV_LEVEL121_MASK 0x000c0000L
#define CP_PSP_REG_PRIV_LEVEL_H__PRIV_LEVEL122_MASK 0x00300000L
#define CP_PSP_REG_PRIV_LEVEL_H__PRIV_LEVEL123_MASK 0x00c00000L
#define CP_PSP_REG_PRIV_LEVEL_H__PRIV_LEVEL124_MASK 0x03000000L
#define CP_PSP_REG_PRIV_LEVEL_H__PRIV_LEVEL125_MASK 0x0c000000L
#define CP_PSP_REG_PRIV_LEVEL_H__PRIV_LEVEL126_MASK 0x30000000L
#define CP_PSP_REG_PRIV_LEVEL_H__PRIV_LEVEL127_MASK 0xc0000000L

// CP_PSP_REG_PRIV_LEVEL_I
#define CP_PSP_REG_PRIV_LEVEL_I__PRIV_LEVEL128_MASK 0x00000003L
#define CP_PSP_REG_PRIV_LEVEL_I__PRIV_LEVEL129_MASK 0x0000000cL
#define CP_PSP_REG_PRIV_LEVEL_I__PRIV_LEVEL130_MASK 0x00000030L
#define CP_PSP_REG_PRIV_LEVEL_I__PRIV_LEVEL131_MASK 0x000000c0L
#define CP_PSP_REG_PRIV_LEVEL_I__PRIV_LEVEL132_MASK 0x00000300L
#define CP_PSP_REG_PRIV_LEVEL_I__PRIV_LEVEL133_MASK 0x00000c00L
#define CP_PSP_REG_PRIV_LEVEL_I__PRIV_LEVEL134_MASK 0x00003000L
#define CP_PSP_REG_PRIV_LEVEL_I__PRIV_LEVEL135_MASK 0x0000c000L
#define CP_PSP_REG_PRIV_LEVEL_I__PRIV_LEVEL136_MASK 0x00030000L
#define CP_PSP_REG_PRIV_LEVEL_I__PRIV_LEVEL137_MASK 0x000c0000L
#define CP_PSP_REG_PRIV_LEVEL_I__PRIV_LEVEL138_MASK 0x00300000L
#define CP_PSP_REG_PRIV_LEVEL_I__PRIV_LEVEL139_MASK 0x00c00000L
#define CP_PSP_REG_PRIV_LEVEL_I__PRIV_LEVEL140_MASK 0x03000000L
#define CP_PSP_REG_PRIV_LEVEL_I__PRIV_LEVEL141_MASK 0x0c000000L
#define CP_PSP_REG_PRIV_LEVEL_I__PRIV_LEVEL142_MASK 0x30000000L
#define CP_PSP_REG_PRIV_LEVEL_I__PRIV_LEVEL143_MASK 0xc0000000L

// CP_PSP_REG_PRIV_LEVEL_J
#define CP_PSP_REG_PRIV_LEVEL_J__PRIV_LEVEL144_MASK 0x00000003L
#define CP_PSP_REG_PRIV_LEVEL_J__PRIV_LEVEL145_MASK 0x0000000cL
#define CP_PSP_REG_PRIV_LEVEL_J__PRIV_LEVEL146_MASK 0x00000030L
#define CP_PSP_REG_PRIV_LEVEL_J__PRIV_LEVEL147_MASK 0x000000c0L
#define CP_PSP_REG_PRIV_LEVEL_J__PRIV_LEVEL148_MASK 0x00000300L
#define CP_PSP_REG_PRIV_LEVEL_J__PRIV_LEVEL149_MASK 0x00000c00L
#define CP_PSP_REG_PRIV_LEVEL_J__PRIV_LEVEL150_MASK 0x00003000L
#define CP_PSP_REG_PRIV_LEVEL_J__PRIV_LEVEL151_MASK 0x0000c000L
#define CP_PSP_REG_PRIV_LEVEL_J__PRIV_LEVEL152_MASK 0x00030000L
#define CP_PSP_REG_PRIV_LEVEL_J__PRIV_LEVEL153_MASK 0x000c0000L
#define CP_PSP_REG_PRIV_LEVEL_J__PRIV_LEVEL154_MASK 0x00300000L
#define CP_PSP_REG_PRIV_LEVEL_J__PRIV_LEVEL155_MASK 0x00c00000L
#define CP_PSP_REG_PRIV_LEVEL_J__PRIV_LEVEL156_MASK 0x03000000L
#define CP_PSP_REG_PRIV_LEVEL_J__PRIV_LEVEL157_MASK 0x0c000000L
#define CP_PSP_REG_PRIV_LEVEL_J__PRIV_LEVEL158_MASK 0x30000000L
#define CP_PSP_REG_PRIV_LEVEL_J__PRIV_LEVEL159_MASK 0xc0000000L

// CP_PSP_REG_PRIV_LEVEL_K
#define CP_PSP_REG_PRIV_LEVEL_K__PRIV_LEVEL160_MASK 0x00000003L
#define CP_PSP_REG_PRIV_LEVEL_K__PRIV_LEVEL161_MASK 0x0000000cL
#define CP_PSP_REG_PRIV_LEVEL_K__PRIV_LEVEL162_MASK 0x00000030L
#define CP_PSP_REG_PRIV_LEVEL_K__PRIV_LEVEL163_MASK 0x000000c0L
#define CP_PSP_REG_PRIV_LEVEL_K__PRIV_LEVEL164_MASK 0x00000300L
#define CP_PSP_REG_PRIV_LEVEL_K__PRIV_LEVEL165_MASK 0x00000c00L
#define CP_PSP_REG_PRIV_LEVEL_K__PRIV_LEVEL166_MASK 0x00003000L
#define CP_PSP_REG_PRIV_LEVEL_K__PRIV_LEVEL167_MASK 0x0000c000L
#define CP_PSP_REG_PRIV_LEVEL_K__PRIV_LEVEL168_MASK 0x00030000L
#define CP_PSP_REG_PRIV_LEVEL_K__PRIV_LEVEL169_MASK 0x000c0000L
#define CP_PSP_REG_PRIV_LEVEL_K__PRIV_LEVEL170_MASK 0x00300000L
#define CP_PSP_REG_PRIV_LEVEL_K__PRIV_LEVEL171_MASK 0x00c00000L
#define CP_PSP_REG_PRIV_LEVEL_K__PRIV_LEVEL172_MASK 0x03000000L
#define CP_PSP_REG_PRIV_LEVEL_K__PRIV_LEVEL173_MASK 0x0c000000L
#define CP_PSP_REG_PRIV_LEVEL_K__PRIV_LEVEL174_MASK 0x30000000L
#define CP_PSP_REG_PRIV_LEVEL_K__PRIV_LEVEL175_MASK 0xc0000000L

// CP_PSP_REG_PRIV_LEVEL_L
#define CP_PSP_REG_PRIV_LEVEL_L__PRIV_LEVEL176_MASK 0x00000003L
#define CP_PSP_REG_PRIV_LEVEL_L__PRIV_LEVEL177_MASK 0x0000000cL
#define CP_PSP_REG_PRIV_LEVEL_L__PRIV_LEVEL178_MASK 0x00000030L
#define CP_PSP_REG_PRIV_LEVEL_L__PRIV_LEVEL179_MASK 0x000000c0L
#define CP_PSP_REG_PRIV_LEVEL_L__PRIV_LEVEL180_MASK 0x00000300L
#define CP_PSP_REG_PRIV_LEVEL_L__PRIV_LEVEL181_MASK 0x00000c00L
#define CP_PSP_REG_PRIV_LEVEL_L__PRIV_LEVEL182_MASK 0x00003000L
#define CP_PSP_REG_PRIV_LEVEL_L__PRIV_LEVEL183_MASK 0x0000c000L
#define CP_PSP_REG_PRIV_LEVEL_L__PRIV_LEVEL184_MASK 0x00030000L
#define CP_PSP_REG_PRIV_LEVEL_L__PRIV_LEVEL185_MASK 0x000c0000L
#define CP_PSP_REG_PRIV_LEVEL_L__PRIV_LEVEL186_MASK 0x00300000L
#define CP_PSP_REG_PRIV_LEVEL_L__PRIV_LEVEL187_MASK 0x00c00000L
#define CP_PSP_REG_PRIV_LEVEL_L__PRIV_LEVEL188_MASK 0x03000000L
#define CP_PSP_REG_PRIV_LEVEL_L__PRIV_LEVEL189_MASK 0x0c000000L
#define CP_PSP_REG_PRIV_LEVEL_L__PRIV_LEVEL190_MASK 0x30000000L
#define CP_PSP_REG_PRIV_LEVEL_L__PRIV_LEVEL191_MASK 0xc0000000L

// CP_PSP_REG_PRIV_LEVEL_M
#define CP_PSP_REG_PRIV_LEVEL_M__PRIV_LEVEL192_MASK 0x00000003L
#define CP_PSP_REG_PRIV_LEVEL_M__PRIV_LEVEL193_MASK 0x0000000cL
#define CP_PSP_REG_PRIV_LEVEL_M__PRIV_LEVEL194_MASK 0x00000030L
#define CP_PSP_REG_PRIV_LEVEL_M__PRIV_LEVEL195_MASK 0x000000c0L
#define CP_PSP_REG_PRIV_LEVEL_M__PRIV_LEVEL196_MASK 0x00000300L
#define CP_PSP_REG_PRIV_LEVEL_M__PRIV_LEVEL197_MASK 0x00000c00L
#define CP_PSP_REG_PRIV_LEVEL_M__PRIV_LEVEL198_MASK 0x00003000L
#define CP_PSP_REG_PRIV_LEVEL_M__PRIV_LEVEL199_MASK 0x0000c000L
#define CP_PSP_REG_PRIV_LEVEL_M__PRIV_LEVEL200_MASK 0x00030000L
#define CP_PSP_REG_PRIV_LEVEL_M__PRIV_LEVEL201_MASK 0x000c0000L
#define CP_PSP_REG_PRIV_LEVEL_M__PRIV_LEVEL202_MASK 0x00300000L
#define CP_PSP_REG_PRIV_LEVEL_M__PRIV_LEVEL203_MASK 0x00c00000L
#define CP_PSP_REG_PRIV_LEVEL_M__PRIV_LEVEL204_MASK 0x03000000L
#define CP_PSP_REG_PRIV_LEVEL_M__PRIV_LEVEL205_MASK 0x0c000000L
#define CP_PSP_REG_PRIV_LEVEL_M__PRIV_LEVEL206_MASK 0x30000000L
#define CP_PSP_REG_PRIV_LEVEL_M__PRIV_LEVEL207_MASK 0xc0000000L

// CP_PSP_REG_PRIV_LEVEL_N
#define CP_PSP_REG_PRIV_LEVEL_N__PRIV_LEVEL208_MASK 0x00000003L
#define CP_PSP_REG_PRIV_LEVEL_N__PRIV_LEVEL209_MASK 0x0000000cL
#define CP_PSP_REG_PRIV_LEVEL_N__PRIV_LEVEL210_MASK 0x00000030L
#define CP_PSP_REG_PRIV_LEVEL_N__PRIV_LEVEL211_MASK 0x000000c0L
#define CP_PSP_REG_PRIV_LEVEL_N__PRIV_LEVEL212_MASK 0x00000300L
#define CP_PSP_REG_PRIV_LEVEL_N__PRIV_LEVEL213_MASK 0x00000c00L
#define CP_PSP_REG_PRIV_LEVEL_N__PRIV_LEVEL214_MASK 0x00003000L
#define CP_PSP_REG_PRIV_LEVEL_N__PRIV_LEVEL215_MASK 0x0000c000L
#define CP_PSP_REG_PRIV_LEVEL_N__PRIV_LEVEL216_MASK 0x00030000L
#define CP_PSP_REG_PRIV_LEVEL_N__PRIV_LEVEL217_MASK 0x000c0000L
#define CP_PSP_REG_PRIV_LEVEL_N__PRIV_LEVEL218_MASK 0x00300000L
#define CP_PSP_REG_PRIV_LEVEL_N__PRIV_LEVEL219_MASK 0x00c00000L
#define CP_PSP_REG_PRIV_LEVEL_N__PRIV_LEVEL220_MASK 0x03000000L
#define CP_PSP_REG_PRIV_LEVEL_N__PRIV_LEVEL221_MASK 0x0c000000L
#define CP_PSP_REG_PRIV_LEVEL_N__PRIV_LEVEL222_MASK 0x30000000L
#define CP_PSP_REG_PRIV_LEVEL_N__PRIV_LEVEL223_MASK 0xc0000000L

// CP_PSP_REG_PRIV_LEVEL_O
#define CP_PSP_REG_PRIV_LEVEL_O__PRIV_LEVEL224_MASK 0x00000003L
#define CP_PSP_REG_PRIV_LEVEL_O__PRIV_LEVEL225_MASK 0x0000000cL
#define CP_PSP_REG_PRIV_LEVEL_O__PRIV_LEVEL226_MASK 0x00000030L
#define CP_PSP_REG_PRIV_LEVEL_O__PRIV_LEVEL227_MASK 0x000000c0L
#define CP_PSP_REG_PRIV_LEVEL_O__PRIV_LEVEL228_MASK 0x00000300L
#define CP_PSP_REG_PRIV_LEVEL_O__PRIV_LEVEL229_MASK 0x00000c00L
#define CP_PSP_REG_PRIV_LEVEL_O__PRIV_LEVEL230_MASK 0x00003000L
#define CP_PSP_REG_PRIV_LEVEL_O__PRIV_LEVEL231_MASK 0x0000c000L
#define CP_PSP_REG_PRIV_LEVEL_O__PRIV_LEVEL232_MASK 0x00030000L
#define CP_PSP_REG_PRIV_LEVEL_O__PRIV_LEVEL233_MASK 0x000c0000L
#define CP_PSP_REG_PRIV_LEVEL_O__PRIV_LEVEL234_MASK 0x00300000L
#define CP_PSP_REG_PRIV_LEVEL_O__PRIV_LEVEL235_MASK 0x00c00000L
#define CP_PSP_REG_PRIV_LEVEL_O__PRIV_LEVEL236_MASK 0x03000000L
#define CP_PSP_REG_PRIV_LEVEL_O__PRIV_LEVEL237_MASK 0x0c000000L
#define CP_PSP_REG_PRIV_LEVEL_O__PRIV_LEVEL238_MASK 0x30000000L
#define CP_PSP_REG_PRIV_LEVEL_O__PRIV_LEVEL239_MASK 0xc0000000L

// CP_PSP_REG_PRIV_LEVEL_P
#define CP_PSP_REG_PRIV_LEVEL_P__PRIV_LEVEL240_MASK 0x00000003L
#define CP_PSP_REG_PRIV_LEVEL_P__PRIV_LEVEL241_MASK 0x0000000cL
#define CP_PSP_REG_PRIV_LEVEL_P__PRIV_LEVEL242_MASK 0x00000030L
#define CP_PSP_REG_PRIV_LEVEL_P__PRIV_LEVEL243_MASK 0x000000c0L
#define CP_PSP_REG_PRIV_LEVEL_P__PRIV_LEVEL244_MASK 0x00000300L
#define CP_PSP_REG_PRIV_LEVEL_P__PRIV_LEVEL245_MASK 0x00000c00L
#define CP_PSP_REG_PRIV_LEVEL_P__PRIV_LEVEL246_MASK 0x00003000L
#define CP_PSP_REG_PRIV_LEVEL_P__PRIV_LEVEL247_MASK 0x0000c000L
#define CP_PSP_REG_PRIV_LEVEL_P__PRIV_LEVEL248_MASK 0x00030000L
#define CP_PSP_REG_PRIV_LEVEL_P__PRIV_LEVEL249_MASK 0x000c0000L
#define CP_PSP_REG_PRIV_LEVEL_P__PRIV_LEVEL250_MASK 0x00300000L
#define CP_PSP_REG_PRIV_LEVEL_P__PRIV_LEVEL251_MASK 0x00c00000L
#define CP_PSP_REG_PRIV_LEVEL_P__PRIV_LEVEL252_MASK 0x03000000L
#define CP_PSP_REG_PRIV_LEVEL_P__PRIV_LEVEL253_MASK 0x0c000000L
#define CP_PSP_REG_PRIV_LEVEL_P__PRIV_LEVEL254_MASK 0x30000000L
#define CP_PSP_REG_PRIV_LEVEL_P__PRIV_LEVEL255_MASK 0xc0000000L

// CPG_PSP_DEBUG
#define CPG_PSP_DEBUG__PRIV_VIOLATION_CNTL_MASK 0x00000003L
#define CPG_PSP_DEBUG__VMID_VIOLATION_CNTL_MASK 0x00000004L

// CPC_PSP_DEBUG
#define CPC_PSP_DEBUG__PRIV_VIOLATION_CNTL_MASK 0x00000003L
#define CPC_PSP_DEBUG__VMID_VIOLATION_CNTL_MASK 0x00000004L

// CPF_PSP_DEBUG
#define CPF_PSP_DEBUG__PRIV_VIOLATION_CNTL_MASK 0x00000003L
#define CPF_PSP_DEBUG__VMID_VIOLATION_CNTL_MASK 0x00000004L

// CP_PSP_FIREWALL_MODIFIED_MASK
#define CP_PSP_FIREWALL_MODIFIED_MASK__ME0_PIPE_MASK_MASK 0x00000003L
#define CP_PSP_FIREWALL_MODIFIED_MASK__ME1_PIPE_MASK_MASK 0x00000f00L
#define CP_PSP_FIREWALL_MODIFIED_MASK__ME2_PIPE_MASK_MASK 0x000f0000L

// SQ_SOPK
#define SQ_SOPK__SIMM16_MASK 0x0000ffffL
#define SQ_SOPK__SDST_MASK 0x007f0000L
#define SQ_SOPK__OP_MASK 0x0f800000L
#define SQ_SOPK__ENCODING_MASK 0xf0000000L

// SQ_VINTRP
#define SQ_VINTRP__VSRC_MASK 0x000000ffL
#define SQ_VINTRP__ATTRCHAN_MASK 0x00000300L
#define SQ_VINTRP__ATTR_MASK 0x0000fc00L
#define SQ_VINTRP__OP_MASK 0x00030000L
#define SQ_VINTRP__VDST_MASK 0x03fc0000L
#define SQ_VINTRP__ENCODING_MASK 0xfc000000L

// SQ_SCRATCH_0
#define SQ_SCRATCH_0__OFFSET_MASK 0x00001fffL
#define SQ_SCRATCH_0__LDS_MASK 0x00002000L
#define SQ_SCRATCH_0__SEG_MASK 0x0000c000L
#define SQ_SCRATCH_0__GLC_MASK 0x00010000L
#define SQ_SCRATCH_0__SLC_MASK 0x00020000L
#define SQ_SCRATCH_0__OP_MASK 0x01fc0000L
#define SQ_SCRATCH_0__ENCODING_MASK 0xfc000000L

// SQ_VOP3_0
#define SQ_VOP3_0__VDST_MASK 0x000000ffL
#define SQ_VOP3_0__ABS_MASK 0x00000700L
#define SQ_VOP3_0__OP_SEL_MASK 0x00007800L
#define SQ_VOP3_0__CLAMP_MASK 0x00008000L
#define SQ_VOP3_0__OP_MASK 0x03ff0000L
#define SQ_VOP3_0__ENCODING_MASK 0xfc000000L

// SQ_FLAT_0
#define SQ_FLAT_0__OFFSET_MASK 0x00000fffL
#define SQ_FLAT_0__LDS_MASK 0x00002000L
#define SQ_FLAT_0__SEG_MASK 0x0000c000L
#define SQ_FLAT_0__GLC_MASK 0x00010000L
#define SQ_FLAT_0__SLC_MASK 0x00020000L
#define SQ_FLAT_0__OP_MASK 0x01fc0000L
#define SQ_FLAT_0__ENCODING_MASK 0xfc000000L

// SQ_SMEM_0
#define SQ_SMEM_0__SBASE_MASK 0x0000003fL
#define SQ_SMEM_0__SDATA_MASK 0x00001fc0L
#define SQ_SMEM_0__SOFFSET_EN_MASK 0x00004000L
#define SQ_SMEM_0__NV_MASK 0x00008000L
#define SQ_SMEM_0__GLC_MASK 0x00010000L
#define SQ_SMEM_0__IMM_MASK 0x00020000L
#define SQ_SMEM_0__OP_MASK 0x03fc0000L
#define SQ_SMEM_0__ENCODING_MASK 0xfc000000L

// SQ_VOP3P_0
#define SQ_VOP3P_0__VDST_MASK 0x000000ffL
#define SQ_VOP3P_0__NEG_HI_MASK 0x00000700L
#define SQ_VOP3P_0__OP_SEL_MASK 0x00003800L
#define SQ_VOP3P_0__OP_SEL_HI_2_MASK 0x00004000L
#define SQ_VOP3P_0__CLAMP_MASK 0x00008000L
#define SQ_VOP3P_0__OP_MASK 0x007f0000L
#define SQ_VOP3P_0__ENCODING_MASK 0xff800000L

// SQ_EXP_0
#define SQ_EXP_0__EN_MASK 0x0000000fL
#define SQ_EXP_0__TGT_MASK 0x000003f0L
#define SQ_EXP_0__COMPR_MASK 0x00000400L
#define SQ_EXP_0__DONE_MASK 0x00000800L
#define SQ_EXP_0__VM_MASK 0x00001000L
#define SQ_EXP_0__ENCODING_MASK 0xfc000000L

// SQ_VOP3P_1
#define SQ_VOP3P_1__SRC0_MASK 0x000001ffL
#define SQ_VOP3P_1__SRC1_MASK 0x0003fe00L
#define SQ_VOP3P_1__SRC2_MASK 0x07fc0000L
#define SQ_VOP3P_1__OP_SEL_HI_MASK 0x18000000L
#define SQ_VOP3P_1__NEG_MASK 0xe0000000L

// SQ_SOP1
#define SQ_SOP1__SSRC0_MASK 0x000000ffL
#define SQ_SOP1__OP_MASK 0x0000ff00L
#define SQ_SOP1__SDST_MASK 0x007f0000L
#define SQ_SOP1__ENCODING_MASK 0xff800000L

// SQ_DS_0
#define SQ_DS_0__OFFSET0_MASK 0x000000ffL
#define SQ_DS_0__OFFSET1_MASK 0x0000ff00L
#define SQ_DS_0__GDS_MASK 0x00010000L
#define SQ_DS_0__OP_MASK 0x01fe0000L
#define SQ_DS_0__ENCODING_MASK 0xfc000000L

// SQ_VOP_DPP
#define SQ_VOP_DPP__SRC0_MASK 0x000000ffL
#define SQ_VOP_DPP__DPP_CTRL_MASK 0x0001ff00L
#define SQ_VOP_DPP__BOUND_CTRL_MASK 0x00080000L
#define SQ_VOP_DPP__SRC0_NEG_MASK 0x00100000L
#define SQ_VOP_DPP__SRC0_ABS_MASK 0x00200000L
#define SQ_VOP_DPP__SRC1_NEG_MASK 0x00400000L
#define SQ_VOP_DPP__SRC1_ABS_MASK 0x00800000L
#define SQ_VOP_DPP__BANK_MASK_MASK 0x0f000000L
#define SQ_VOP_DPP__ROW_MASK_MASK 0xf0000000L

// SQ_MUBUF_0
#define SQ_MUBUF_0__OFFSET_MASK 0x00000fffL
#define SQ_MUBUF_0__OFFEN_MASK 0x00001000L
#define SQ_MUBUF_0__IDXEN_MASK 0x00002000L
#define SQ_MUBUF_0__GLC_MASK 0x00004000L
#define SQ_MUBUF_0__LDS_MASK 0x00010000L
#define SQ_MUBUF_0__SLC_MASK 0x00020000L
#define SQ_MUBUF_0__OP_MASK 0x01fc0000L
#define SQ_MUBUF_0__ENCODING_MASK 0xfc000000L

// SQ_VOP1
#define SQ_VOP1__SRC0_MASK 0x000001ffL
#define SQ_VOP1__OP_MASK 0x0001fe00L
#define SQ_VOP1__VDST_MASK 0x01fe0000L
#define SQ_VOP1__ENCODING_MASK 0xfe000000L

// SQ_GLBL_0
#define SQ_GLBL_0__OFFSET_MASK 0x00001fffL
#define SQ_GLBL_0__LDS_MASK 0x00002000L
#define SQ_GLBL_0__SEG_MASK 0x0000c000L
#define SQ_GLBL_0__GLC_MASK 0x00010000L
#define SQ_GLBL_0__SLC_MASK 0x00020000L
#define SQ_GLBL_0__OP_MASK 0x01fc0000L
#define SQ_GLBL_0__ENCODING_MASK 0xfc000000L

// SQ_VOP2
#define SQ_VOP2__SRC0_MASK 0x000001ffL
#define SQ_VOP2__VSRC1_MASK 0x0001fe00L
#define SQ_VOP2__VDST_MASK 0x01fe0000L
#define SQ_VOP2__OP_MASK 0x7e000000L
#define SQ_VOP2__ENCODING_MASK 0x80000000L

// SQ_GLBL_1
#define SQ_GLBL_1__ADDR_MASK 0x000000ffL
#define SQ_GLBL_1__DATA_MASK 0x0000ff00L
#define SQ_GLBL_1__SADDR_MASK 0x007f0000L
#define SQ_GLBL_1__NV_MASK 0x00800000L
#define SQ_GLBL_1__VDST_MASK 0xff000000L

// SQ_MTBUF_0
#define SQ_MTBUF_0__OFFSET_MASK 0x00000fffL
#define SQ_MTBUF_0__OFFEN_MASK 0x00001000L
#define SQ_MTBUF_0__IDXEN_MASK 0x00002000L
#define SQ_MTBUF_0__GLC_MASK 0x00004000L
#define SQ_MTBUF_0__OP_MASK 0x00078000L
#define SQ_MTBUF_0__DFMT_MASK 0x00780000L
#define SQ_MTBUF_0__NFMT_MASK 0x03800000L
#define SQ_MTBUF_0__ENCODING_MASK 0xfc000000L

// SQ_SOPP
#define SQ_SOPP__SIMM16_MASK 0x0000ffffL
#define SQ_SOPP__OP_MASK 0x007f0000L
#define SQ_SOPP__ENCODING_MASK 0xff800000L

// SQ_VOP_SDWA
#define SQ_VOP_SDWA__SRC0_MASK 0x000000ffL
#define SQ_VOP_SDWA__DST_SEL_MASK 0x00000700L
#define SQ_VOP_SDWA__DST_UNUSED_MASK 0x00001800L
#define SQ_VOP_SDWA__CLAMP_MASK 0x00002000L
#define SQ_VOP_SDWA__OMOD_MASK 0x0000c000L
#define SQ_VOP_SDWA__SRC0_SEL_MASK 0x00070000L
#define SQ_VOP_SDWA__SRC0_SEXT_MASK 0x00080000L
#define SQ_VOP_SDWA__SRC0_NEG_MASK 0x00100000L
#define SQ_VOP_SDWA__SRC0_ABS_MASK 0x00200000L
#define SQ_VOP_SDWA__S0_MASK 0x00800000L
#define SQ_VOP_SDWA__SRC1_SEL_MASK 0x07000000L
#define SQ_VOP_SDWA__SRC1_SEXT_MASK 0x08000000L
#define SQ_VOP_SDWA__SRC1_NEG_MASK 0x10000000L
#define SQ_VOP_SDWA__SRC1_ABS_MASK 0x20000000L
#define SQ_VOP_SDWA__S1_MASK 0x80000000L

// SQ_VOP3_0_SDST_ENC
#define SQ_VOP3_0_SDST_ENC__VDST_MASK 0x000000ffL
#define SQ_VOP3_0_SDST_ENC__SDST_MASK 0x00007f00L
#define SQ_VOP3_0_SDST_ENC__CLAMP_MASK 0x00008000L
#define SQ_VOP3_0_SDST_ENC__OP_MASK 0x03ff0000L
#define SQ_VOP3_0_SDST_ENC__ENCODING_MASK 0xfc000000L

// SQ_MIMG_0
#define SQ_MIMG_0__OPM_MASK 0x00000001L
#define SQ_MIMG_0__DMASK_MASK 0x00000f00L
#define SQ_MIMG_0__UNORM_MASK 0x00001000L
#define SQ_MIMG_0__GLC_MASK 0x00002000L
#define SQ_MIMG_0__DA_MASK 0x00004000L
#define SQ_MIMG_0__A16_MASK 0x00008000L
#define SQ_MIMG_0__TFE_MASK 0x00010000L
#define SQ_MIMG_0__LWE_MASK 0x00020000L
#define SQ_MIMG_0__OP_MASK 0x01fc0000L
#define SQ_MIMG_0__SLC_MASK 0x02000000L
#define SQ_MIMG_0__ENCODING_MASK 0xfc000000L

// SQ_VOPC
#define SQ_VOPC__SRC0_MASK 0x000001ffL
#define SQ_VOPC__VSRC1_MASK 0x0001fe00L
#define SQ_VOPC__OP_MASK 0x01fe0000L
#define SQ_VOPC__ENCODING_MASK 0xfe000000L

// SQ_VOP_SDWA_SDST_ENC
#define SQ_VOP_SDWA_SDST_ENC__SRC0_MASK 0x000000ffL
#define SQ_VOP_SDWA_SDST_ENC__SDST_MASK 0x00007f00L
#define SQ_VOP_SDWA_SDST_ENC__SD_MASK 0x00008000L
#define SQ_VOP_SDWA_SDST_ENC__SRC0_SEL_MASK 0x00070000L
#define SQ_VOP_SDWA_SDST_ENC__SRC0_SEXT_MASK 0x00080000L
#define SQ_VOP_SDWA_SDST_ENC__SRC0_NEG_MASK 0x00100000L
#define SQ_VOP_SDWA_SDST_ENC__SRC0_ABS_MASK 0x00200000L
#define SQ_VOP_SDWA_SDST_ENC__S0_MASK 0x00800000L
#define SQ_VOP_SDWA_SDST_ENC__SRC1_SEL_MASK 0x07000000L
#define SQ_VOP_SDWA_SDST_ENC__SRC1_SEXT_MASK 0x08000000L
#define SQ_VOP_SDWA_SDST_ENC__SRC1_NEG_MASK 0x10000000L
#define SQ_VOP_SDWA_SDST_ENC__SRC1_ABS_MASK 0x20000000L
#define SQ_VOP_SDWA_SDST_ENC__S1_MASK 0x80000000L

// SQ_EXP_1
#define SQ_EXP_1__VSRC0_MASK 0x000000ffL
#define SQ_EXP_1__VSRC1_MASK 0x0000ff00L
#define SQ_EXP_1__VSRC2_MASK 0x00ff0000L
#define SQ_EXP_1__VSRC3_MASK 0xff000000L

// SQ_SMEM_1
#define SQ_SMEM_1__OFFSET_MASK 0x001fffffL
#define SQ_SMEM_1__SOFFSET_MASK 0xfe000000L

// SQ_MTBUF_1
#define SQ_MTBUF_1__VADDR_MASK 0x000000ffL
#define SQ_MTBUF_1__VDATA_MASK 0x0000ff00L
#define SQ_MTBUF_1__SRSRC_MASK 0x001f0000L
#define SQ_MTBUF_1__SLC_MASK 0x00400000L
#define SQ_MTBUF_1__TFE_MASK 0x00800000L
#define SQ_MTBUF_1__SOFFSET_MASK 0xff000000L

// SQ_FLAT_1
#define SQ_FLAT_1__ADDR_MASK 0x000000ffL
#define SQ_FLAT_1__DATA_MASK 0x0000ff00L
#define SQ_FLAT_1__SADDR_MASK 0x007f0000L
#define SQ_FLAT_1__NV_MASK 0x00800000L
#define SQ_FLAT_1__VDST_MASK 0xff000000L

// SQ_SOPC
#define SQ_SOPC__SSRC0_MASK 0x000000ffL
#define SQ_SOPC__SSRC1_MASK 0x0000ff00L
#define SQ_SOPC__OP_MASK 0x007f0000L
#define SQ_SOPC__ENCODING_MASK 0xff800000L

// SQ_MIMG_1
#define SQ_MIMG_1__VADDR_MASK 0x000000ffL
#define SQ_MIMG_1__VDATA_MASK 0x0000ff00L
#define SQ_MIMG_1__SRSRC_MASK 0x001f0000L
#define SQ_MIMG_1__SSAMP_MASK 0x03e00000L
#define SQ_MIMG_1__D16_MASK 0x80000000L

// SQ_VOP3_1
#define SQ_VOP3_1__SRC0_MASK 0x000001ffL
#define SQ_VOP3_1__SRC1_MASK 0x0003fe00L
#define SQ_VOP3_1__SRC2_MASK 0x07fc0000L
#define SQ_VOP3_1__OMOD_MASK 0x18000000L
#define SQ_VOP3_1__NEG_MASK 0xe0000000L

// SQ_DS_1
#define SQ_DS_1__ADDR_MASK 0x000000ffL
#define SQ_DS_1__DATA0_MASK 0x0000ff00L
#define SQ_DS_1__DATA1_MASK 0x00ff0000L
#define SQ_DS_1__VDST_MASK 0xff000000L

// SQ_MUBUF_1
#define SQ_MUBUF_1__VADDR_MASK 0x000000ffL
#define SQ_MUBUF_1__VDATA_MASK 0x0000ff00L
#define SQ_MUBUF_1__SRSRC_MASK 0x001f0000L
#define SQ_MUBUF_1__TFE_MASK 0x00800000L
#define SQ_MUBUF_1__SOFFSET_MASK 0xff000000L

// SQ_SOP2
#define SQ_SOP2__SSRC0_MASK 0x000000ffL
#define SQ_SOP2__SSRC1_MASK 0x0000ff00L
#define SQ_SOP2__SDST_MASK 0x007f0000L
#define SQ_SOP2__OP_MASK 0x3f800000L
#define SQ_SOP2__ENCODING_MASK 0xc0000000L

// SQ_INST
#define SQ_INST__ENCODING_MASK 0xffffffffL

// SQ_SCRATCH_1
#define SQ_SCRATCH_1__ADDR_MASK 0x000000ffL
#define SQ_SCRATCH_1__DATA_MASK 0x0000ff00L
#define SQ_SCRATCH_1__SADDR_MASK 0x007f0000L
#define SQ_SCRATCH_1__NV_MASK 0x00800000L
#define SQ_SCRATCH_1__VDST_MASK 0xff000000L

// DIDT_IND_INDEX
#define DIDT_IND_INDEX__DIDT_IND_INDEX_MASK 0xffffffffL

// DIDT_IND_DATA
#define DIDT_IND_DATA__DIDT_IND_DATA_MASK 0xffffffffL

// DIDT_SQ_CTRL0
#define DIDT_SQ_CTRL0__DIDT_CTRL_EN_MASK 0x00000001L
#define DIDT_SQ_CTRL0__PHASE_OFFSET_MASK 0x00000006L
#define DIDT_SQ_CTRL0__DIDT_CTRL_RST_MASK 0x00000008L
#define DIDT_SQ_CTRL0__DIDT_CLK_EN_OVERRIDE_MASK 0x00000010L
#define DIDT_SQ_CTRL0__DIDT_STALL_CTRL_EN_MASK 0x00000020L
#define DIDT_SQ_CTRL0__DIDT_TUNING_CTRL_EN_MASK 0x00000040L
#define DIDT_SQ_CTRL0__DIDT_STALL_AUTO_RELEASE_EN_MASK 0x00000080L
#define DIDT_SQ_CTRL0__DIDT_HI_POWER_THRESHOLD_MASK 0x00ffff00L
#define DIDT_SQ_CTRL0__DIDT_AUTO_MPD_EN_MASK 0x01000000L
#define DIDT_SQ_CTRL0__DIDT_STALL_EVENT_EN_MASK 0x02000000L
#define DIDT_SQ_CTRL0__DIDT_STALL_EVENT_COUNTER_CLEAR_MASK 0x04000000L
#define DIDT_SQ_CTRL0__UNUSED_0_MASK 0xf8000000L

// DIDT_SQ_CTRL1
#define DIDT_SQ_CTRL1__MIN_POWER_MASK 0x0000ffffL
#define DIDT_SQ_CTRL1__MAX_POWER_MASK 0xffff0000L

// DIDT_SQ_CTRL2
#define DIDT_SQ_CTRL2__MAX_POWER_DELTA_MASK 0x00003fffL
#define DIDT_SQ_CTRL2__UNUSED_0_MASK 0x0000c000L
#define DIDT_SQ_CTRL2__SHORT_TERM_INTERVAL_SIZE_MASK 0x03ff0000L
#define DIDT_SQ_CTRL2__UNUSED_1_MASK 0x04000000L
#define DIDT_SQ_CTRL2__LONG_TERM_INTERVAL_RATIO_MASK 0x78000000L
#define DIDT_SQ_CTRL2__UNUSED_2_MASK 0x80000000L

// DIDT_SQ_STALL_CTRL
#define DIDT_SQ_STALL_CTRL__DIDT_STALL_DELAY_HI_MASK 0x0000003fL
#define DIDT_SQ_STALL_CTRL__DIDT_STALL_DELAY_LO_MASK 0x00000fc0L
#define DIDT_SQ_STALL_CTRL__DIDT_MAX_STALLS_ALLOWED_HI_MASK 0x0003f000L
#define DIDT_SQ_STALL_CTRL__DIDT_MAX_STALLS_ALLOWED_LO_MASK 0x00fc0000L
#define DIDT_SQ_STALL_CTRL__UNUSED_0_MASK 0xff000000L

// DIDT_SQ_TUNING_CTRL
#define DIDT_SQ_TUNING_CTRL__MAX_POWER_DELTA_HI_MASK 0x00003fffL
#define DIDT_SQ_TUNING_CTRL__MAX_POWER_DELTA_LO_MASK 0x0fffc000L

// DIDT_SQ_STALL_AUTO_RELEASE_CTRL
#define DIDT_SQ_STALL_AUTO_RELEASE_CTRL__DIDT_STALL_AUTO_RELEASE_TIME_MASK 0x00ffffffL

// DIDT_SQ_CTRL3
#define DIDT_SQ_CTRL3__GC_DIDT_ENABLE_MASK 0x00000001L
#define DIDT_SQ_CTRL3__GC_DIDT_CLK_EN_OVERRIDE_MASK 0x00000002L
#define DIDT_SQ_CTRL3__THROTTLE_POLICY_MASK 0x0000000cL
#define DIDT_SQ_CTRL3__DIDT_TRIGGER_THROTTLE_LOWBIT_MASK 0x000001f0L
#define DIDT_SQ_CTRL3__DIDT_POWER_LEVEL_LOWBIT_MASK 0x00003e00L
#define DIDT_SQ_CTRL3__DIDT_STALL_PATTERN_BIT_NUMS_MASK 0x003fc000L
#define DIDT_SQ_CTRL3__GC_DIDT_LEVEL_COMB_EN_MASK 0x00400000L
#define DIDT_SQ_CTRL3__SE_DIDT_LEVEL_COMB_EN_MASK 0x00800000L
#define DIDT_SQ_CTRL3__QUALIFY_STALL_EN_MASK 0x01000000L
#define DIDT_SQ_CTRL3__DIDT_STALL_SEL_MASK 0x06000000L
#define DIDT_SQ_CTRL3__DIDT_FORCE_STALL_MASK 0x08000000L
#define DIDT_SQ_CTRL3__DIDT_STALL_DELAY_EN_MASK 0x10000000L

// DIDT_SQ_STALL_PATTERN_1_2
#define DIDT_SQ_STALL_PATTERN_1_2__DIDT_STALL_PATTERN_1_MASK 0x00007fffL
#define DIDT_SQ_STALL_PATTERN_1_2__UNUSED_0_MASK 0x00008000L
#define DIDT_SQ_STALL_PATTERN_1_2__DIDT_STALL_PATTERN_2_MASK 0x7fff0000L
#define DIDT_SQ_STALL_PATTERN_1_2__UNUSED_1_MASK 0x80000000L

// DIDT_SQ_STALL_PATTERN_3_4
#define DIDT_SQ_STALL_PATTERN_3_4__DIDT_STALL_PATTERN_3_MASK 0x00007fffL
#define DIDT_SQ_STALL_PATTERN_3_4__UNUSED_0_MASK 0x00008000L
#define DIDT_SQ_STALL_PATTERN_3_4__DIDT_STALL_PATTERN_4_MASK 0x7fff0000L
#define DIDT_SQ_STALL_PATTERN_3_4__UNUSED_1_MASK 0x80000000L

// DIDT_SQ_STALL_PATTERN_5_6
#define DIDT_SQ_STALL_PATTERN_5_6__DIDT_STALL_PATTERN_5_MASK 0x00007fffL
#define DIDT_SQ_STALL_PATTERN_5_6__UNUSED_0_MASK 0x00008000L
#define DIDT_SQ_STALL_PATTERN_5_6__DIDT_STALL_PATTERN_6_MASK 0x7fff0000L
#define DIDT_SQ_STALL_PATTERN_5_6__UNUSED_1_MASK 0x80000000L

// DIDT_SQ_STALL_PATTERN_7
#define DIDT_SQ_STALL_PATTERN_7__DIDT_STALL_PATTERN_7_MASK 0x00007fffL
#define DIDT_SQ_STALL_PATTERN_7__UNUSED_0_MASK 0xffff8000L

// DIDT_SQ_WEIGHT0_3
#define DIDT_SQ_WEIGHT0_3__WEIGHT0_MASK 0x000000ffL
#define DIDT_SQ_WEIGHT0_3__WEIGHT1_MASK 0x0000ff00L
#define DIDT_SQ_WEIGHT0_3__WEIGHT2_MASK 0x00ff0000L
#define DIDT_SQ_WEIGHT0_3__WEIGHT3_MASK 0xff000000L

// DIDT_SQ_WEIGHT4_7
#define DIDT_SQ_WEIGHT4_7__WEIGHT4_MASK 0x000000ffL
#define DIDT_SQ_WEIGHT4_7__WEIGHT5_MASK 0x0000ff00L
#define DIDT_SQ_WEIGHT4_7__WEIGHT6_MASK 0x00ff0000L
#define DIDT_SQ_WEIGHT4_7__WEIGHT7_MASK 0xff000000L

// DIDT_SQ_WEIGHT8_11
#define DIDT_SQ_WEIGHT8_11__WEIGHT8_MASK 0x000000ffL
#define DIDT_SQ_WEIGHT8_11__WEIGHT9_MASK 0x0000ff00L
#define DIDT_SQ_WEIGHT8_11__WEIGHT10_MASK 0x00ff0000L
#define DIDT_SQ_WEIGHT8_11__WEIGHT11_MASK 0xff000000L

// DIDT_SQ_EDC_CTRL
#define DIDT_SQ_EDC_CTRL__EDC_EN_MASK 0x00000001L
#define DIDT_SQ_EDC_CTRL__EDC_SW_RST_MASK 0x00000002L
#define DIDT_SQ_EDC_CTRL__EDC_CLK_EN_OVERRIDE_MASK 0x00000004L
#define DIDT_SQ_EDC_CTRL__EDC_FORCE_STALL_MASK 0x00000008L
#define DIDT_SQ_EDC_CTRL__EDC_TRIGGER_THROTTLE_LOWBIT_MASK 0x000001f0L
#define DIDT_SQ_EDC_CTRL__EDC_STALL_PATTERN_BIT_NUMS_MASK 0x0001fe00L
#define DIDT_SQ_EDC_CTRL__EDC_ALLOW_WRITE_PWRDELTA_MASK 0x00020000L
#define DIDT_SQ_EDC_CTRL__GC_EDC_EN_MASK 0x00040000L
#define DIDT_SQ_EDC_CTRL__GC_EDC_STALL_POLICY_MASK 0x00180000L
#define DIDT_SQ_EDC_CTRL__GC_EDC_LEVEL_COMB_EN_MASK 0x00200000L
#define DIDT_SQ_EDC_CTRL__SE_EDC_LEVEL_COMB_EN_MASK 0x00400000L
#define DIDT_SQ_EDC_CTRL__UNUSED_0_MASK 0xff800000L

// DIDT_SQ_EDC_THRESHOLD
#define DIDT_SQ_EDC_THRESHOLD__EDC_THRESHOLD_MASK 0xffffffffL

// DIDT_SQ_EDC_STALL_PATTERN_1_2
#define DIDT_SQ_EDC_STALL_PATTERN_1_2__EDC_STALL_PATTERN_1_MASK 0x00007fffL
#define DIDT_SQ_EDC_STALL_PATTERN_1_2__UNUSED_0_MASK 0x00008000L
#define DIDT_SQ_EDC_STALL_PATTERN_1_2__EDC_STALL_PATTERN_2_MASK 0x7fff0000L
#define DIDT_SQ_EDC_STALL_PATTERN_1_2__UNUSED_1_MASK 0x80000000L

// DIDT_SQ_EDC_STALL_PATTERN_3_4
#define DIDT_SQ_EDC_STALL_PATTERN_3_4__EDC_STALL_PATTERN_3_MASK 0x00007fffL
#define DIDT_SQ_EDC_STALL_PATTERN_3_4__UNUSED_0_MASK 0x00008000L
#define DIDT_SQ_EDC_STALL_PATTERN_3_4__EDC_STALL_PATTERN_4_MASK 0x7fff0000L
#define DIDT_SQ_EDC_STALL_PATTERN_3_4__UNUSED_1_MASK 0x80000000L

// DIDT_SQ_EDC_STALL_PATTERN_5_6
#define DIDT_SQ_EDC_STALL_PATTERN_5_6__EDC_STALL_PATTERN_5_MASK 0x00007fffL
#define DIDT_SQ_EDC_STALL_PATTERN_5_6__UNUSED_0_MASK 0x00008000L
#define DIDT_SQ_EDC_STALL_PATTERN_5_6__EDC_STALL_PATTERN_6_MASK 0x7fff0000L
#define DIDT_SQ_EDC_STALL_PATTERN_5_6__UNUSED_1_MASK 0x80000000L

// DIDT_SQ_EDC_STALL_PATTERN_7
#define DIDT_SQ_EDC_STALL_PATTERN_7__EDC_STALL_PATTERN_7_MASK 0x00007fffL
#define DIDT_SQ_EDC_STALL_PATTERN_7__UNUSED_0_MASK 0xffff8000L

// DIDT_SQ_EDC_STATUS
#define DIDT_SQ_EDC_STATUS__EDC_FSM_STATE_MASK 0x00000001L
#define DIDT_SQ_EDC_STATUS__EDC_THROTTLE_LEVEL_MASK 0x0000000eL

// DIDT_SQ_EDC_STALL_DELAY_1
#define DIDT_SQ_EDC_STALL_DELAY_1__EDC_STALL_DELAY_SQ0_MASK 0x000000ffL
#define DIDT_SQ_EDC_STALL_DELAY_1__EDC_STALL_DELAY_SQ1_MASK 0x0000ff00L
#define DIDT_SQ_EDC_STALL_DELAY_1__EDC_STALL_DELAY_SQ2_MASK 0x00ff0000L
#define DIDT_SQ_EDC_STALL_DELAY_1__EDC_STALL_DELAY_SQ3_MASK 0xff000000L

// DIDT_SQ_EDC_STALL_DELAY_2
#define DIDT_SQ_EDC_STALL_DELAY_2__EDC_STALL_DELAY_SQ4_MASK 0x000000ffL
#define DIDT_SQ_EDC_STALL_DELAY_2__EDC_STALL_DELAY_SQ5_MASK 0x0000ff00L
#define DIDT_SQ_EDC_STALL_DELAY_2__EDC_STALL_DELAY_SQ6_MASK 0x00ff0000L
#define DIDT_SQ_EDC_STALL_DELAY_2__EDC_STALL_DELAY_SQ7_MASK 0xff000000L

// DIDT_SQ_EDC_STALL_DELAY_3
#define DIDT_SQ_EDC_STALL_DELAY_3__EDC_STALL_DELAY_SQ8_MASK 0x000000ffL
#define DIDT_SQ_EDC_STALL_DELAY_3__EDC_STALL_DELAY_SQ9_MASK 0x0000ff00L
#define DIDT_SQ_EDC_STALL_DELAY_3__EDC_STALL_DELAY_SQ10_MASK 0x00ff0000L
#define DIDT_SQ_EDC_STALL_DELAY_3__EDC_STALL_DELAY_SQ11_MASK 0xff000000L

// DIDT_SQ_EDC_STALL_DELAY_4
#define DIDT_SQ_EDC_STALL_DELAY_4__EDC_STALL_DELAY_SQ12_MASK 0x000000ffL
#define DIDT_SQ_EDC_STALL_DELAY_4__EDC_STALL_DELAY_SQ13_MASK 0x0000ff00L
#define DIDT_SQ_EDC_STALL_DELAY_4__EDC_STALL_DELAY_SQ14_MASK 0x00ff0000L
#define DIDT_SQ_EDC_STALL_DELAY_4__EDC_STALL_DELAY_SQ15_MASK 0xff000000L

// DIDT_SQ_EDC_OVERFLOW
#define DIDT_SQ_EDC_OVERFLOW__EDC_ROLLING_POWER_DELTA_OVERFLOW_MASK 0x00000001L
#define DIDT_SQ_EDC_OVERFLOW__EDC_THROTTLE_LEVEL_OVERFLOW_COUNTER_MASK 0x0001fffeL

// DIDT_SQ_EDC_ROLLING_POWER_DELTA
#define DIDT_SQ_EDC_ROLLING_POWER_DELTA__EDC_ROLLING_POWER_DELTA_MASK 0xffffffffL

// DIDT_DB_CTRL0
#define DIDT_DB_CTRL0__DIDT_CTRL_EN_MASK 0x00000001L
#define DIDT_DB_CTRL0__PHASE_OFFSET_MASK 0x00000006L
#define DIDT_DB_CTRL0__DIDT_CTRL_RST_MASK 0x00000008L
#define DIDT_DB_CTRL0__DIDT_CLK_EN_OVERRIDE_MASK 0x00000010L
#define DIDT_DB_CTRL0__DIDT_STALL_CTRL_EN_MASK 0x00000020L
#define DIDT_DB_CTRL0__DIDT_TUNING_CTRL_EN_MASK 0x00000040L
#define DIDT_DB_CTRL0__DIDT_STALL_AUTO_RELEASE_EN_MASK 0x00000080L
#define DIDT_DB_CTRL0__DIDT_HI_POWER_THRESHOLD_MASK 0x00ffff00L
#define DIDT_DB_CTRL0__DIDT_AUTO_MPD_EN_MASK 0x01000000L
#define DIDT_DB_CTRL0__DIDT_STALL_EVENT_EN_MASK 0x02000000L
#define DIDT_DB_CTRL0__DIDT_STALL_EVENT_COUNTER_CLEAR_MASK 0x04000000L
#define DIDT_DB_CTRL0__UNUSED_0_MASK 0xf8000000L

// DIDT_DB_CTRL1
#define DIDT_DB_CTRL1__MIN_POWER_MASK 0x0000ffffL
#define DIDT_DB_CTRL1__MAX_POWER_MASK 0xffff0000L

// DIDT_DB_CTRL2
#define DIDT_DB_CTRL2__MAX_POWER_DELTA_MASK 0x00003fffL
#define DIDT_DB_CTRL2__UNUSED_0_MASK 0x0000c000L
#define DIDT_DB_CTRL2__SHORT_TERM_INTERVAL_SIZE_MASK 0x03ff0000L
#define DIDT_DB_CTRL2__UNUSED_1_MASK 0x04000000L
#define DIDT_DB_CTRL2__LONG_TERM_INTERVAL_RATIO_MASK 0x78000000L
#define DIDT_DB_CTRL2__UNUSED_2_MASK 0x80000000L

// DIDT_DB_STALL_CTRL
#define DIDT_DB_STALL_CTRL__DIDT_STALL_DELAY_HI_MASK 0x0000003fL
#define DIDT_DB_STALL_CTRL__DIDT_STALL_DELAY_LO_MASK 0x00000fc0L
#define DIDT_DB_STALL_CTRL__DIDT_MAX_STALLS_ALLOWED_HI_MASK 0x0003f000L
#define DIDT_DB_STALL_CTRL__DIDT_MAX_STALLS_ALLOWED_LO_MASK 0x00fc0000L
#define DIDT_DB_STALL_CTRL__UNUSED_0_MASK 0xff000000L

// DIDT_DB_TUNING_CTRL
#define DIDT_DB_TUNING_CTRL__MAX_POWER_DELTA_HI_MASK 0x00003fffL
#define DIDT_DB_TUNING_CTRL__MAX_POWER_DELTA_LO_MASK 0x0fffc000L

// DIDT_DB_STALL_AUTO_RELEASE_CTRL
#define DIDT_DB_STALL_AUTO_RELEASE_CTRL__DIDT_STALL_AUTO_RELEASE_TIME_MASK 0x00ffffffL

// DIDT_DB_CTRL3
#define DIDT_DB_CTRL3__GC_DIDT_ENABLE_MASK 0x00000001L
#define DIDT_DB_CTRL3__GC_DIDT_CLK_EN_OVERRIDE_MASK 0x00000002L
#define DIDT_DB_CTRL3__THROTTLE_POLICY_MASK 0x0000000cL
#define DIDT_DB_CTRL3__DIDT_TRIGGER_THROTTLE_LOWBIT_MASK 0x000001f0L
#define DIDT_DB_CTRL3__DIDT_POWER_LEVEL_LOWBIT_MASK 0x00003e00L
#define DIDT_DB_CTRL3__DIDT_STALL_PATTERN_BIT_NUMS_MASK 0x003fc000L
#define DIDT_DB_CTRL3__GC_DIDT_LEVEL_COMB_EN_MASK 0x00400000L
#define DIDT_DB_CTRL3__SE_DIDT_LEVEL_COMB_EN_MASK 0x00800000L
#define DIDT_DB_CTRL3__QUALIFY_STALL_EN_MASK 0x01000000L
#define DIDT_DB_CTRL3__DIDT_STALL_SEL_MASK 0x06000000L
#define DIDT_DB_CTRL3__DIDT_FORCE_STALL_MASK 0x08000000L
#define DIDT_DB_CTRL3__DIDT_STALL_DELAY_EN_MASK 0x10000000L

// DIDT_DB_STALL_PATTERN_1_2
#define DIDT_DB_STALL_PATTERN_1_2__DIDT_STALL_PATTERN_1_MASK 0x00007fffL
#define DIDT_DB_STALL_PATTERN_1_2__UNUSED_0_MASK 0x00008000L
#define DIDT_DB_STALL_PATTERN_1_2__DIDT_STALL_PATTERN_2_MASK 0x7fff0000L
#define DIDT_DB_STALL_PATTERN_1_2__UNUSED_1_MASK 0x80000000L

// DIDT_DB_STALL_PATTERN_3_4
#define DIDT_DB_STALL_PATTERN_3_4__DIDT_STALL_PATTERN_3_MASK 0x00007fffL
#define DIDT_DB_STALL_PATTERN_3_4__UNUSED_0_MASK 0x00008000L
#define DIDT_DB_STALL_PATTERN_3_4__DIDT_STALL_PATTERN_4_MASK 0x7fff0000L
#define DIDT_DB_STALL_PATTERN_3_4__UNUSED_1_MASK 0x80000000L

// DIDT_DB_STALL_PATTERN_5_6
#define DIDT_DB_STALL_PATTERN_5_6__DIDT_STALL_PATTERN_5_MASK 0x00007fffL
#define DIDT_DB_STALL_PATTERN_5_6__UNUSED_0_MASK 0x00008000L
#define DIDT_DB_STALL_PATTERN_5_6__DIDT_STALL_PATTERN_6_MASK 0x7fff0000L
#define DIDT_DB_STALL_PATTERN_5_6__UNUSED_1_MASK 0x80000000L

// DIDT_DB_STALL_PATTERN_7
#define DIDT_DB_STALL_PATTERN_7__DIDT_STALL_PATTERN_7_MASK 0x00007fffL
#define DIDT_DB_STALL_PATTERN_7__UNUSED_0_MASK 0xffff8000L

// DIDT_DB_WEIGHT0_3
#define DIDT_DB_WEIGHT0_3__WEIGHT0_MASK 0x000000ffL
#define DIDT_DB_WEIGHT0_3__WEIGHT1_MASK 0x0000ff00L
#define DIDT_DB_WEIGHT0_3__WEIGHT2_MASK 0x00ff0000L
#define DIDT_DB_WEIGHT0_3__WEIGHT3_MASK 0xff000000L

// DIDT_DB_WEIGHT4_7
#define DIDT_DB_WEIGHT4_7__WEIGHT4_MASK 0x000000ffL
#define DIDT_DB_WEIGHT4_7__WEIGHT5_MASK 0x0000ff00L
#define DIDT_DB_WEIGHT4_7__WEIGHT6_MASK 0x00ff0000L
#define DIDT_DB_WEIGHT4_7__WEIGHT7_MASK 0xff000000L

// DIDT_DB_WEIGHT8_11
#define DIDT_DB_WEIGHT8_11__WEIGHT8_MASK 0x000000ffL
#define DIDT_DB_WEIGHT8_11__WEIGHT9_MASK 0x0000ff00L
#define DIDT_DB_WEIGHT8_11__WEIGHT10_MASK 0x00ff0000L
#define DIDT_DB_WEIGHT8_11__WEIGHT11_MASK 0xff000000L

// DIDT_DB_EDC_CTRL
#define DIDT_DB_EDC_CTRL__EDC_EN_MASK 0x00000001L
#define DIDT_DB_EDC_CTRL__EDC_SW_RST_MASK 0x00000002L
#define DIDT_DB_EDC_CTRL__EDC_CLK_EN_OVERRIDE_MASK 0x00000004L
#define DIDT_DB_EDC_CTRL__EDC_FORCE_STALL_MASK 0x00000008L
#define DIDT_DB_EDC_CTRL__EDC_TRIGGER_THROTTLE_LOWBIT_MASK 0x000001f0L
#define DIDT_DB_EDC_CTRL__EDC_STALL_PATTERN_BIT_NUMS_MASK 0x0001fe00L
#define DIDT_DB_EDC_CTRL__EDC_ALLOW_WRITE_PWRDELTA_MASK 0x00020000L
#define DIDT_DB_EDC_CTRL__GC_EDC_EN_MASK 0x00040000L
#define DIDT_DB_EDC_CTRL__GC_EDC_STALL_POLICY_MASK 0x00180000L
#define DIDT_DB_EDC_CTRL__GC_EDC_LEVEL_COMB_EN_MASK 0x00200000L
#define DIDT_DB_EDC_CTRL__SE_EDC_LEVEL_COMB_EN_MASK 0x00400000L
#define DIDT_DB_EDC_CTRL__UNUSED_0_MASK 0xff800000L

// DIDT_DB_EDC_THRESHOLD
#define DIDT_DB_EDC_THRESHOLD__EDC_THRESHOLD_MASK 0xffffffffL

// DIDT_DB_EDC_STALL_PATTERN_1_2
#define DIDT_DB_EDC_STALL_PATTERN_1_2__EDC_STALL_PATTERN_1_MASK 0x00007fffL
#define DIDT_DB_EDC_STALL_PATTERN_1_2__UNUSED_0_MASK 0x00008000L
#define DIDT_DB_EDC_STALL_PATTERN_1_2__EDC_STALL_PATTERN_2_MASK 0x7fff0000L
#define DIDT_DB_EDC_STALL_PATTERN_1_2__UNUSED_1_MASK 0x80000000L

// DIDT_DB_EDC_STALL_PATTERN_3_4
#define DIDT_DB_EDC_STALL_PATTERN_3_4__EDC_STALL_PATTERN_3_MASK 0x00007fffL
#define DIDT_DB_EDC_STALL_PATTERN_3_4__UNUSED_0_MASK 0x00008000L
#define DIDT_DB_EDC_STALL_PATTERN_3_4__EDC_STALL_PATTERN_4_MASK 0x7fff0000L
#define DIDT_DB_EDC_STALL_PATTERN_3_4__UNUSED_1_MASK 0x80000000L

// DIDT_DB_EDC_STALL_PATTERN_5_6
#define DIDT_DB_EDC_STALL_PATTERN_5_6__EDC_STALL_PATTERN_5_MASK 0x00007fffL
#define DIDT_DB_EDC_STALL_PATTERN_5_6__UNUSED_0_MASK 0x00008000L
#define DIDT_DB_EDC_STALL_PATTERN_5_6__EDC_STALL_PATTERN_6_MASK 0x7fff0000L
#define DIDT_DB_EDC_STALL_PATTERN_5_6__UNUSED_1_MASK 0x80000000L

// DIDT_DB_EDC_STALL_PATTERN_7
#define DIDT_DB_EDC_STALL_PATTERN_7__EDC_STALL_PATTERN_7_MASK 0x00007fffL
#define DIDT_DB_EDC_STALL_PATTERN_7__UNUSED_0_MASK 0xffff8000L

// DIDT_DB_EDC_STATUS
#define DIDT_DB_EDC_STATUS__EDC_FSM_STATE_MASK 0x00000001L
#define DIDT_DB_EDC_STATUS__EDC_THROTTLE_LEVEL_MASK 0x0000000eL

// DIDT_DB_EDC_STALL_DELAY_1
#define DIDT_DB_EDC_STALL_DELAY_1__EDC_STALL_DELAY_DB0_MASK 0x0000003fL
#define DIDT_DB_EDC_STALL_DELAY_1__EDC_STALL_DELAY_DB1_MASK 0x00000fc0L
#define DIDT_DB_EDC_STALL_DELAY_1__EDC_STALL_DELAY_DB2_MASK 0x0003f000L
#define DIDT_DB_EDC_STALL_DELAY_1__EDC_STALL_DELAY_DB3_MASK 0x00fc0000L
#define DIDT_DB_EDC_STALL_DELAY_1__UNUSED_MASK 0xff000000L

// DIDT_DB_EDC_OVERFLOW
#define DIDT_DB_EDC_OVERFLOW__EDC_ROLLING_POWER_DELTA_OVERFLOW_MASK 0x00000001L
#define DIDT_DB_EDC_OVERFLOW__EDC_THROTTLE_LEVEL_OVERFLOW_COUNTER_MASK 0x0001fffeL

// DIDT_DB_EDC_ROLLING_POWER_DELTA
#define DIDT_DB_EDC_ROLLING_POWER_DELTA__EDC_ROLLING_POWER_DELTA_MASK 0xffffffffL

// DIDT_TD_CTRL0
#define DIDT_TD_CTRL0__DIDT_CTRL_EN_MASK 0x00000001L
#define DIDT_TD_CTRL0__PHASE_OFFSET_MASK 0x00000006L
#define DIDT_TD_CTRL0__DIDT_CTRL_RST_MASK 0x00000008L
#define DIDT_TD_CTRL0__DIDT_CLK_EN_OVERRIDE_MASK 0x00000010L
#define DIDT_TD_CTRL0__DIDT_STALL_CTRL_EN_MASK 0x00000020L
#define DIDT_TD_CTRL0__DIDT_TUNING_CTRL_EN_MASK 0x00000040L
#define DIDT_TD_CTRL0__DIDT_STALL_AUTO_RELEASE_EN_MASK 0x00000080L
#define DIDT_TD_CTRL0__DIDT_HI_POWER_THRESHOLD_MASK 0x00ffff00L
#define DIDT_TD_CTRL0__DIDT_AUTO_MPD_EN_MASK 0x01000000L
#define DIDT_TD_CTRL0__DIDT_STALL_EVENT_EN_MASK 0x02000000L
#define DIDT_TD_CTRL0__DIDT_STALL_EVENT_COUNTER_CLEAR_MASK 0x04000000L
#define DIDT_TD_CTRL0__UNUSED_0_MASK 0xf8000000L

// DIDT_TD_CTRL1
#define DIDT_TD_CTRL1__MIN_POWER_MASK 0x0000ffffL
#define DIDT_TD_CTRL1__MAX_POWER_MASK 0xffff0000L

// DIDT_TD_CTRL2
#define DIDT_TD_CTRL2__MAX_POWER_DELTA_MASK 0x00003fffL
#define DIDT_TD_CTRL2__UNUSED_0_MASK 0x0000c000L
#define DIDT_TD_CTRL2__SHORT_TERM_INTERVAL_SIZE_MASK 0x03ff0000L
#define DIDT_TD_CTRL2__UNUSED_1_MASK 0x04000000L
#define DIDT_TD_CTRL2__LONG_TERM_INTERVAL_RATIO_MASK 0x78000000L
#define DIDT_TD_CTRL2__UNUSED_2_MASK 0x80000000L

// DIDT_TD_STALL_CTRL
#define DIDT_TD_STALL_CTRL__DIDT_STALL_DELAY_HI_MASK 0x0000003fL
#define DIDT_TD_STALL_CTRL__DIDT_STALL_DELAY_LO_MASK 0x00000fc0L
#define DIDT_TD_STALL_CTRL__DIDT_MAX_STALLS_ALLOWED_HI_MASK 0x0003f000L
#define DIDT_TD_STALL_CTRL__DIDT_MAX_STALLS_ALLOWED_LO_MASK 0x00fc0000L
#define DIDT_TD_STALL_CTRL__UNUSED_0_MASK 0xff000000L

// DIDT_TD_TUNING_CTRL
#define DIDT_TD_TUNING_CTRL__MAX_POWER_DELTA_HI_MASK 0x00003fffL
#define DIDT_TD_TUNING_CTRL__MAX_POWER_DELTA_LO_MASK 0x0fffc000L

// DIDT_TD_STALL_AUTO_RELEASE_CTRL
#define DIDT_TD_STALL_AUTO_RELEASE_CTRL__DIDT_STALL_AUTO_RELEASE_TIME_MASK 0x00ffffffL

// DIDT_TD_CTRL3
#define DIDT_TD_CTRL3__GC_DIDT_ENABLE_MASK 0x00000001L
#define DIDT_TD_CTRL3__GC_DIDT_CLK_EN_OVERRIDE_MASK 0x00000002L
#define DIDT_TD_CTRL3__THROTTLE_POLICY_MASK 0x0000000cL
#define DIDT_TD_CTRL3__DIDT_TRIGGER_THROTTLE_LOWBIT_MASK 0x000001f0L
#define DIDT_TD_CTRL3__DIDT_POWER_LEVEL_LOWBIT_MASK 0x00003e00L
#define DIDT_TD_CTRL3__DIDT_STALL_PATTERN_BIT_NUMS_MASK 0x003fc000L
#define DIDT_TD_CTRL3__GC_DIDT_LEVEL_COMB_EN_MASK 0x00400000L
#define DIDT_TD_CTRL3__SE_DIDT_LEVEL_COMB_EN_MASK 0x00800000L
#define DIDT_TD_CTRL3__QUALIFY_STALL_EN_MASK 0x01000000L
#define DIDT_TD_CTRL3__DIDT_STALL_SEL_MASK 0x06000000L
#define DIDT_TD_CTRL3__DIDT_FORCE_STALL_MASK 0x08000000L
#define DIDT_TD_CTRL3__DIDT_STALL_DELAY_EN_MASK 0x10000000L

// DIDT_TD_STALL_PATTERN_1_2
#define DIDT_TD_STALL_PATTERN_1_2__DIDT_STALL_PATTERN_1_MASK 0x00007fffL
#define DIDT_TD_STALL_PATTERN_1_2__UNUSED_0_MASK 0x00008000L
#define DIDT_TD_STALL_PATTERN_1_2__DIDT_STALL_PATTERN_2_MASK 0x7fff0000L
#define DIDT_TD_STALL_PATTERN_1_2__UNUSED_1_MASK 0x80000000L

// DIDT_TD_STALL_PATTERN_3_4
#define DIDT_TD_STALL_PATTERN_3_4__DIDT_STALL_PATTERN_3_MASK 0x00007fffL
#define DIDT_TD_STALL_PATTERN_3_4__UNUSED_0_MASK 0x00008000L
#define DIDT_TD_STALL_PATTERN_3_4__DIDT_STALL_PATTERN_4_MASK 0x7fff0000L
#define DIDT_TD_STALL_PATTERN_3_4__UNUSED_1_MASK 0x80000000L

// DIDT_TD_STALL_PATTERN_5_6
#define DIDT_TD_STALL_PATTERN_5_6__DIDT_STALL_PATTERN_5_MASK 0x00007fffL
#define DIDT_TD_STALL_PATTERN_5_6__UNUSED_0_MASK 0x00008000L
#define DIDT_TD_STALL_PATTERN_5_6__DIDT_STALL_PATTERN_6_MASK 0x7fff0000L
#define DIDT_TD_STALL_PATTERN_5_6__UNUSED_1_MASK 0x80000000L

// DIDT_TD_STALL_PATTERN_7
#define DIDT_TD_STALL_PATTERN_7__DIDT_STALL_PATTERN_7_MASK 0x00007fffL
#define DIDT_TD_STALL_PATTERN_7__UNUSED_0_MASK 0xffff8000L

// DIDT_TD_WEIGHT0_3
#define DIDT_TD_WEIGHT0_3__WEIGHT0_MASK 0x000000ffL
#define DIDT_TD_WEIGHT0_3__WEIGHT1_MASK 0x0000ff00L
#define DIDT_TD_WEIGHT0_3__WEIGHT2_MASK 0x00ff0000L
#define DIDT_TD_WEIGHT0_3__WEIGHT3_MASK 0xff000000L

// DIDT_TD_WEIGHT4_7
#define DIDT_TD_WEIGHT4_7__WEIGHT4_MASK 0x000000ffL
#define DIDT_TD_WEIGHT4_7__WEIGHT5_MASK 0x0000ff00L
#define DIDT_TD_WEIGHT4_7__WEIGHT6_MASK 0x00ff0000L
#define DIDT_TD_WEIGHT4_7__WEIGHT7_MASK 0xff000000L

// DIDT_TD_WEIGHT8_11
#define DIDT_TD_WEIGHT8_11__WEIGHT8_MASK 0x000000ffL
#define DIDT_TD_WEIGHT8_11__WEIGHT9_MASK 0x0000ff00L
#define DIDT_TD_WEIGHT8_11__WEIGHT10_MASK 0x00ff0000L
#define DIDT_TD_WEIGHT8_11__WEIGHT11_MASK 0xff000000L

// DIDT_TD_EDC_CTRL
#define DIDT_TD_EDC_CTRL__EDC_EN_MASK 0x00000001L
#define DIDT_TD_EDC_CTRL__EDC_SW_RST_MASK 0x00000002L
#define DIDT_TD_EDC_CTRL__EDC_CLK_EN_OVERRIDE_MASK 0x00000004L
#define DIDT_TD_EDC_CTRL__EDC_FORCE_STALL_MASK 0x00000008L
#define DIDT_TD_EDC_CTRL__EDC_TRIGGER_THROTTLE_LOWBIT_MASK 0x000001f0L
#define DIDT_TD_EDC_CTRL__EDC_STALL_PATTERN_BIT_NUMS_MASK 0x0001fe00L
#define DIDT_TD_EDC_CTRL__EDC_ALLOW_WRITE_PWRDELTA_MASK 0x00020000L
#define DIDT_TD_EDC_CTRL__GC_EDC_EN_MASK 0x00040000L
#define DIDT_TD_EDC_CTRL__GC_EDC_STALL_POLICY_MASK 0x00180000L
#define DIDT_TD_EDC_CTRL__GC_EDC_LEVEL_COMB_EN_MASK 0x00200000L
#define DIDT_TD_EDC_CTRL__SE_EDC_LEVEL_COMB_EN_MASK 0x00400000L
#define DIDT_TD_EDC_CTRL__UNUSED_0_MASK 0xff800000L

// DIDT_TD_EDC_THRESHOLD
#define DIDT_TD_EDC_THRESHOLD__EDC_THRESHOLD_MASK 0xffffffffL

// DIDT_TD_EDC_STALL_PATTERN_1_2
#define DIDT_TD_EDC_STALL_PATTERN_1_2__EDC_STALL_PATTERN_1_MASK 0x00007fffL
#define DIDT_TD_EDC_STALL_PATTERN_1_2__UNUSED_0_MASK 0x00008000L
#define DIDT_TD_EDC_STALL_PATTERN_1_2__EDC_STALL_PATTERN_2_MASK 0x7fff0000L
#define DIDT_TD_EDC_STALL_PATTERN_1_2__UNUSED_1_MASK 0x80000000L

// DIDT_TD_EDC_STALL_PATTERN_3_4
#define DIDT_TD_EDC_STALL_PATTERN_3_4__EDC_STALL_PATTERN_3_MASK 0x00007fffL
#define DIDT_TD_EDC_STALL_PATTERN_3_4__UNUSED_0_MASK 0x00008000L
#define DIDT_TD_EDC_STALL_PATTERN_3_4__EDC_STALL_PATTERN_4_MASK 0x7fff0000L
#define DIDT_TD_EDC_STALL_PATTERN_3_4__UNUSED_1_MASK 0x80000000L

// DIDT_TD_EDC_STALL_PATTERN_5_6
#define DIDT_TD_EDC_STALL_PATTERN_5_6__EDC_STALL_PATTERN_5_MASK 0x00007fffL
#define DIDT_TD_EDC_STALL_PATTERN_5_6__UNUSED_0_MASK 0x00008000L
#define DIDT_TD_EDC_STALL_PATTERN_5_6__EDC_STALL_PATTERN_6_MASK 0x7fff0000L
#define DIDT_TD_EDC_STALL_PATTERN_5_6__UNUSED_1_MASK 0x80000000L

// DIDT_TD_EDC_STALL_PATTERN_7
#define DIDT_TD_EDC_STALL_PATTERN_7__EDC_STALL_PATTERN_7_MASK 0x00007fffL
#define DIDT_TD_EDC_STALL_PATTERN_7__UNUSED_0_MASK 0xffff8000L

// DIDT_TD_EDC_STATUS
#define DIDT_TD_EDC_STATUS__EDC_FSM_STATE_MASK 0x00000001L
#define DIDT_TD_EDC_STATUS__EDC_THROTTLE_LEVEL_MASK 0x0000000eL

// DIDT_TD_EDC_STALL_DELAY_1
#define DIDT_TD_EDC_STALL_DELAY_1__EDC_STALL_DELAY_TD0_MASK 0x000000ffL
#define DIDT_TD_EDC_STALL_DELAY_1__EDC_STALL_DELAY_TD1_MASK 0x0000ff00L
#define DIDT_TD_EDC_STALL_DELAY_1__EDC_STALL_DELAY_TD2_MASK 0x00ff0000L
#define DIDT_TD_EDC_STALL_DELAY_1__EDC_STALL_DELAY_TD3_MASK 0xff000000L

// DIDT_TD_EDC_STALL_DELAY_2
#define DIDT_TD_EDC_STALL_DELAY_2__EDC_STALL_DELAY_TD4_MASK 0x000000ffL
#define DIDT_TD_EDC_STALL_DELAY_2__EDC_STALL_DELAY_TD5_MASK 0x0000ff00L
#define DIDT_TD_EDC_STALL_DELAY_2__EDC_STALL_DELAY_TD6_MASK 0x00ff0000L
#define DIDT_TD_EDC_STALL_DELAY_2__EDC_STALL_DELAY_TD7_MASK 0xff000000L

// DIDT_TD_EDC_STALL_DELAY_3
#define DIDT_TD_EDC_STALL_DELAY_3__EDC_STALL_DELAY_TD8_MASK 0x000000ffL
#define DIDT_TD_EDC_STALL_DELAY_3__EDC_STALL_DELAY_TD9_MASK 0x0000ff00L
#define DIDT_TD_EDC_STALL_DELAY_3__EDC_STALL_DELAY_TD10_MASK 0x00ff0000L
#define DIDT_TD_EDC_STALL_DELAY_3__EDC_STALL_DELAY_TD11_MASK 0xff000000L

// DIDT_TD_EDC_STALL_DELAY_4
#define DIDT_TD_EDC_STALL_DELAY_4__EDC_STALL_DELAY_TD12_MASK 0x000000ffL
#define DIDT_TD_EDC_STALL_DELAY_4__EDC_STALL_DELAY_TD13_MASK 0x0000ff00L
#define DIDT_TD_EDC_STALL_DELAY_4__EDC_STALL_DELAY_TD14_MASK 0x00ff0000L
#define DIDT_TD_EDC_STALL_DELAY_4__EDC_STALL_DELAY_TD15_MASK 0xff000000L

// DIDT_TD_EDC_OVERFLOW
#define DIDT_TD_EDC_OVERFLOW__EDC_ROLLING_POWER_DELTA_OVERFLOW_MASK 0x00000001L
#define DIDT_TD_EDC_OVERFLOW__EDC_THROTTLE_LEVEL_OVERFLOW_COUNTER_MASK 0x0001fffeL

// DIDT_TD_EDC_ROLLING_POWER_DELTA
#define DIDT_TD_EDC_ROLLING_POWER_DELTA__EDC_ROLLING_POWER_DELTA_MASK 0xffffffffL

// DIDT_TCP_CTRL0
#define DIDT_TCP_CTRL0__DIDT_CTRL_EN_MASK 0x00000001L
#define DIDT_TCP_CTRL0__PHASE_OFFSET_MASK 0x00000006L
#define DIDT_TCP_CTRL0__DIDT_CTRL_RST_MASK 0x00000008L
#define DIDT_TCP_CTRL0__DIDT_CLK_EN_OVERRIDE_MASK 0x00000010L
#define DIDT_TCP_CTRL0__DIDT_STALL_CTRL_EN_MASK 0x00000020L
#define DIDT_TCP_CTRL0__DIDT_TUNING_CTRL_EN_MASK 0x00000040L
#define DIDT_TCP_CTRL0__DIDT_STALL_AUTO_RELEASE_EN_MASK 0x00000080L
#define DIDT_TCP_CTRL0__DIDT_HI_POWER_THRESHOLD_MASK 0x00ffff00L
#define DIDT_TCP_CTRL0__DIDT_AUTO_MPD_EN_MASK 0x01000000L
#define DIDT_TCP_CTRL0__DIDT_STALL_EVENT_EN_MASK 0x02000000L
#define DIDT_TCP_CTRL0__DIDT_STALL_EVENT_COUNTER_CLEAR_MASK 0x04000000L
#define DIDT_TCP_CTRL0__UNUSED_0_MASK 0xf8000000L

// DIDT_TCP_CTRL1
#define DIDT_TCP_CTRL1__MIN_POWER_MASK 0x0000ffffL
#define DIDT_TCP_CTRL1__MAX_POWER_MASK 0xffff0000L

// DIDT_TCP_CTRL2
#define DIDT_TCP_CTRL2__MAX_POWER_DELTA_MASK 0x00003fffL
#define DIDT_TCP_CTRL2__UNUSED_0_MASK 0x0000c000L
#define DIDT_TCP_CTRL2__SHORT_TERM_INTERVAL_SIZE_MASK 0x03ff0000L
#define DIDT_TCP_CTRL2__UNUSED_1_MASK 0x04000000L
#define DIDT_TCP_CTRL2__LONG_TERM_INTERVAL_RATIO_MASK 0x78000000L
#define DIDT_TCP_CTRL2__UNUSED_2_MASK 0x80000000L

// DIDT_TCP_STALL_CTRL
#define DIDT_TCP_STALL_CTRL__DIDT_STALL_DELAY_HI_MASK 0x0000003fL
#define DIDT_TCP_STALL_CTRL__DIDT_STALL_DELAY_LO_MASK 0x00000fc0L
#define DIDT_TCP_STALL_CTRL__DIDT_MAX_STALLS_ALLOWED_HI_MASK 0x0003f000L
#define DIDT_TCP_STALL_CTRL__DIDT_MAX_STALLS_ALLOWED_LO_MASK 0x00fc0000L
#define DIDT_TCP_STALL_CTRL__UNUSED_0_MASK 0xff000000L

// DIDT_TCP_TUNING_CTRL
#define DIDT_TCP_TUNING_CTRL__MAX_POWER_DELTA_HI_MASK 0x00003fffL
#define DIDT_TCP_TUNING_CTRL__MAX_POWER_DELTA_LO_MASK 0x0fffc000L

// DIDT_TCP_STALL_AUTO_RELEASE_CTRL
#define DIDT_TCP_STALL_AUTO_RELEASE_CTRL__DIDT_STALL_AUTO_RELEASE_TIME_MASK 0x00ffffffL

// DIDT_TCP_CTRL3
#define DIDT_TCP_CTRL3__GC_DIDT_ENABLE_MASK 0x00000001L
#define DIDT_TCP_CTRL3__GC_DIDT_CLK_EN_OVERRIDE_MASK 0x00000002L
#define DIDT_TCP_CTRL3__THROTTLE_POLICY_MASK 0x0000000cL
#define DIDT_TCP_CTRL3__DIDT_TRIGGER_THROTTLE_LOWBIT_MASK 0x000001f0L
#define DIDT_TCP_CTRL3__DIDT_POWER_LEVEL_LOWBIT_MASK 0x00003e00L
#define DIDT_TCP_CTRL3__DIDT_STALL_PATTERN_BIT_NUMS_MASK 0x003fc000L
#define DIDT_TCP_CTRL3__GC_DIDT_LEVEL_COMB_EN_MASK 0x00400000L
#define DIDT_TCP_CTRL3__SE_DIDT_LEVEL_COMB_EN_MASK 0x00800000L
#define DIDT_TCP_CTRL3__QUALIFY_STALL_EN_MASK 0x01000000L
#define DIDT_TCP_CTRL3__DIDT_STALL_SEL_MASK 0x06000000L
#define DIDT_TCP_CTRL3__DIDT_FORCE_STALL_MASK 0x08000000L
#define DIDT_TCP_CTRL3__DIDT_STALL_DELAY_EN_MASK 0x10000000L

// DIDT_TCP_STALL_PATTERN_1_2
#define DIDT_TCP_STALL_PATTERN_1_2__DIDT_STALL_PATTERN_1_MASK 0x00007fffL
#define DIDT_TCP_STALL_PATTERN_1_2__UNUSED_0_MASK 0x00008000L
#define DIDT_TCP_STALL_PATTERN_1_2__DIDT_STALL_PATTERN_2_MASK 0x7fff0000L
#define DIDT_TCP_STALL_PATTERN_1_2__UNUSED_1_MASK 0x80000000L

// DIDT_TCP_STALL_PATTERN_3_4
#define DIDT_TCP_STALL_PATTERN_3_4__DIDT_STALL_PATTERN_3_MASK 0x00007fffL
#define DIDT_TCP_STALL_PATTERN_3_4__UNUSED_0_MASK 0x00008000L
#define DIDT_TCP_STALL_PATTERN_3_4__DIDT_STALL_PATTERN_4_MASK 0x7fff0000L
#define DIDT_TCP_STALL_PATTERN_3_4__UNUSED_1_MASK 0x80000000L

// DIDT_TCP_STALL_PATTERN_5_6
#define DIDT_TCP_STALL_PATTERN_5_6__DIDT_STALL_PATTERN_5_MASK 0x00007fffL
#define DIDT_TCP_STALL_PATTERN_5_6__UNUSED_0_MASK 0x00008000L
#define DIDT_TCP_STALL_PATTERN_5_6__DIDT_STALL_PATTERN_6_MASK 0x7fff0000L
#define DIDT_TCP_STALL_PATTERN_5_6__UNUSED_1_MASK 0x80000000L

// DIDT_TCP_STALL_PATTERN_7
#define DIDT_TCP_STALL_PATTERN_7__DIDT_STALL_PATTERN_7_MASK 0x00007fffL
#define DIDT_TCP_STALL_PATTERN_7__UNUSED_0_MASK 0xffff8000L

// DIDT_TCP_WEIGHT0_3
#define DIDT_TCP_WEIGHT0_3__WEIGHT0_MASK 0x000000ffL
#define DIDT_TCP_WEIGHT0_3__WEIGHT1_MASK 0x0000ff00L
#define DIDT_TCP_WEIGHT0_3__WEIGHT2_MASK 0x00ff0000L
#define DIDT_TCP_WEIGHT0_3__WEIGHT3_MASK 0xff000000L

// DIDT_TCP_WEIGHT4_7
#define DIDT_TCP_WEIGHT4_7__WEIGHT4_MASK 0x000000ffL
#define DIDT_TCP_WEIGHT4_7__WEIGHT5_MASK 0x0000ff00L
#define DIDT_TCP_WEIGHT4_7__WEIGHT6_MASK 0x00ff0000L
#define DIDT_TCP_WEIGHT4_7__WEIGHT7_MASK 0xff000000L

// DIDT_TCP_WEIGHT8_11
#define DIDT_TCP_WEIGHT8_11__WEIGHT8_MASK 0x000000ffL
#define DIDT_TCP_WEIGHT8_11__WEIGHT9_MASK 0x0000ff00L
#define DIDT_TCP_WEIGHT8_11__WEIGHT10_MASK 0x00ff0000L
#define DIDT_TCP_WEIGHT8_11__WEIGHT11_MASK 0xff000000L

// DIDT_TCP_EDC_CTRL
#define DIDT_TCP_EDC_CTRL__EDC_EN_MASK 0x00000001L
#define DIDT_TCP_EDC_CTRL__EDC_SW_RST_MASK 0x00000002L
#define DIDT_TCP_EDC_CTRL__EDC_CLK_EN_OVERRIDE_MASK 0x00000004L
#define DIDT_TCP_EDC_CTRL__EDC_FORCE_STALL_MASK 0x00000008L
#define DIDT_TCP_EDC_CTRL__EDC_TRIGGER_THROTTLE_LOWBIT_MASK 0x000001f0L
#define DIDT_TCP_EDC_CTRL__EDC_STALL_PATTERN_BIT_NUMS_MASK 0x0001fe00L
#define DIDT_TCP_EDC_CTRL__EDC_ALLOW_WRITE_PWRDELTA_MASK 0x00020000L
#define DIDT_TCP_EDC_CTRL__GC_EDC_EN_MASK 0x00040000L
#define DIDT_TCP_EDC_CTRL__GC_EDC_STALL_POLICY_MASK 0x00180000L
#define DIDT_TCP_EDC_CTRL__GC_EDC_LEVEL_COMB_EN_MASK 0x00200000L
#define DIDT_TCP_EDC_CTRL__SE_EDC_LEVEL_COMB_EN_MASK 0x00400000L
#define DIDT_TCP_EDC_CTRL__UNUSED_0_MASK 0xff800000L

// DIDT_TCP_EDC_THRESHOLD
#define DIDT_TCP_EDC_THRESHOLD__EDC_THRESHOLD_MASK 0xffffffffL

// DIDT_TCP_EDC_STALL_PATTERN_1_2
#define DIDT_TCP_EDC_STALL_PATTERN_1_2__EDC_STALL_PATTERN_1_MASK 0x00007fffL
#define DIDT_TCP_EDC_STALL_PATTERN_1_2__UNUSED_0_MASK 0x00008000L
#define DIDT_TCP_EDC_STALL_PATTERN_1_2__EDC_STALL_PATTERN_2_MASK 0x7fff0000L
#define DIDT_TCP_EDC_STALL_PATTERN_1_2__UNUSED_1_MASK 0x80000000L

// DIDT_TCP_EDC_STALL_PATTERN_3_4
#define DIDT_TCP_EDC_STALL_PATTERN_3_4__EDC_STALL_PATTERN_3_MASK 0x00007fffL
#define DIDT_TCP_EDC_STALL_PATTERN_3_4__UNUSED_0_MASK 0x00008000L
#define DIDT_TCP_EDC_STALL_PATTERN_3_4__EDC_STALL_PATTERN_4_MASK 0x7fff0000L
#define DIDT_TCP_EDC_STALL_PATTERN_3_4__UNUSED_1_MASK 0x80000000L

// DIDT_TCP_EDC_STALL_PATTERN_5_6
#define DIDT_TCP_EDC_STALL_PATTERN_5_6__EDC_STALL_PATTERN_5_MASK 0x00007fffL
#define DIDT_TCP_EDC_STALL_PATTERN_5_6__UNUSED_0_MASK 0x00008000L
#define DIDT_TCP_EDC_STALL_PATTERN_5_6__EDC_STALL_PATTERN_6_MASK 0x7fff0000L
#define DIDT_TCP_EDC_STALL_PATTERN_5_6__UNUSED_1_MASK 0x80000000L

// DIDT_TCP_EDC_STALL_PATTERN_7
#define DIDT_TCP_EDC_STALL_PATTERN_7__EDC_STALL_PATTERN_7_MASK 0x00007fffL
#define DIDT_TCP_EDC_STALL_PATTERN_7__UNUSED_0_MASK 0xffff8000L

// DIDT_TCP_EDC_STATUS
#define DIDT_TCP_EDC_STATUS__EDC_FSM_STATE_MASK 0x00000001L
#define DIDT_TCP_EDC_STATUS__EDC_THROTTLE_LEVEL_MASK 0x0000000eL

// DIDT_TCP_EDC_STALL_DELAY_1
#define DIDT_TCP_EDC_STALL_DELAY_1__EDC_STALL_DELAY_TCP0_MASK 0x000000ffL
#define DIDT_TCP_EDC_STALL_DELAY_1__EDC_STALL_DELAY_TCP1_MASK 0x0000ff00L
#define DIDT_TCP_EDC_STALL_DELAY_1__EDC_STALL_DELAY_TCP2_MASK 0x00ff0000L
#define DIDT_TCP_EDC_STALL_DELAY_1__EDC_STALL_DELAY_TCP3_MASK 0xff000000L

// DIDT_TCP_EDC_STALL_DELAY_2
#define DIDT_TCP_EDC_STALL_DELAY_2__EDC_STALL_DELAY_TCP4_MASK 0x000000ffL
#define DIDT_TCP_EDC_STALL_DELAY_2__EDC_STALL_DELAY_TCP5_MASK 0x0000ff00L
#define DIDT_TCP_EDC_STALL_DELAY_2__EDC_STALL_DELAY_TCP6_MASK 0x00ff0000L
#define DIDT_TCP_EDC_STALL_DELAY_2__EDC_STALL_DELAY_TCP7_MASK 0xff000000L

// DIDT_TCP_EDC_STALL_DELAY_3
#define DIDT_TCP_EDC_STALL_DELAY_3__EDC_STALL_DELAY_TCP8_MASK 0x000000ffL
#define DIDT_TCP_EDC_STALL_DELAY_3__EDC_STALL_DELAY_TCP9_MASK 0x0000ff00L
#define DIDT_TCP_EDC_STALL_DELAY_3__EDC_STALL_DELAY_TCP10_MASK 0x00ff0000L
#define DIDT_TCP_EDC_STALL_DELAY_3__EDC_STALL_DELAY_TCP11_MASK 0xff000000L

// DIDT_TCP_EDC_STALL_DELAY_4
#define DIDT_TCP_EDC_STALL_DELAY_4__EDC_STALL_DELAY_TCP12_MASK 0x000000ffL
#define DIDT_TCP_EDC_STALL_DELAY_4__EDC_STALL_DELAY_TCP13_MASK 0x0000ff00L
#define DIDT_TCP_EDC_STALL_DELAY_4__EDC_STALL_DELAY_TCP14_MASK 0x00ff0000L
#define DIDT_TCP_EDC_STALL_DELAY_4__EDC_STALL_DELAY_TCP15_MASK 0xff000000L

// DIDT_TCP_EDC_OVERFLOW
#define DIDT_TCP_EDC_OVERFLOW__EDC_ROLLING_POWER_DELTA_OVERFLOW_MASK 0x00000001L
#define DIDT_TCP_EDC_OVERFLOW__EDC_THROTTLE_LEVEL_OVERFLOW_COUNTER_MASK 0x0001fffeL

// DIDT_TCP_EDC_ROLLING_POWER_DELTA
#define DIDT_TCP_EDC_ROLLING_POWER_DELTA__EDC_ROLLING_POWER_DELTA_MASK 0xffffffffL

// DIDT_DBR_CTRL0
#define DIDT_DBR_CTRL0__DIDT_CTRL_EN_MASK 0x00000001L
#define DIDT_DBR_CTRL0__PHASE_OFFSET_MASK 0x00000006L
#define DIDT_DBR_CTRL0__DIDT_CTRL_RST_MASK 0x00000008L
#define DIDT_DBR_CTRL0__DIDT_CLK_EN_OVERRIDE_MASK 0x00000010L
#define DIDT_DBR_CTRL0__DIDT_STALL_CTRL_EN_MASK 0x00000020L
#define DIDT_DBR_CTRL0__DIDT_TUNING_CTRL_EN_MASK 0x00000040L
#define DIDT_DBR_CTRL0__DIDT_STALL_AUTO_RELEASE_EN_MASK 0x00000080L
#define DIDT_DBR_CTRL0__DIDT_HI_POWER_THRESHOLD_MASK 0x00ffff00L
#define DIDT_DBR_CTRL0__DIDT_AUTO_MPD_EN_MASK 0x01000000L
#define DIDT_DBR_CTRL0__DIDT_STALL_EVENT_EN_MASK 0x02000000L
#define DIDT_DBR_CTRL0__DIDT_STALL_EVENT_COUNTER_CLEAR_MASK 0x04000000L
#define DIDT_DBR_CTRL0__UNUSED_0_MASK 0xf8000000L

// DIDT_DBR_CTRL1
#define DIDT_DBR_CTRL1__MIN_POWER_MASK 0x0000ffffL
#define DIDT_DBR_CTRL1__MAX_POWER_MASK 0xffff0000L

// DIDT_DBR_CTRL2
#define DIDT_DBR_CTRL2__MAX_POWER_DELTA_MASK 0x00003fffL
#define DIDT_DBR_CTRL2__UNUSED_0_MASK 0x0000c000L
#define DIDT_DBR_CTRL2__SHORT_TERM_INTERVAL_SIZE_MASK 0x03ff0000L
#define DIDT_DBR_CTRL2__UNUSED_1_MASK 0x04000000L
#define DIDT_DBR_CTRL2__LONG_TERM_INTERVAL_RATIO_MASK 0x78000000L
#define DIDT_DBR_CTRL2__UNUSED_2_MASK 0x80000000L

// DIDT_DBR_STALL_CTRL
#define DIDT_DBR_STALL_CTRL__DIDT_STALL_DELAY_HI_MASK 0x0000003fL
#define DIDT_DBR_STALL_CTRL__DIDT_STALL_DELAY_LO_MASK 0x00000fc0L
#define DIDT_DBR_STALL_CTRL__DIDT_MAX_STALLS_ALLOWED_HI_MASK 0x0003f000L
#define DIDT_DBR_STALL_CTRL__DIDT_MAX_STALLS_ALLOWED_LO_MASK 0x00fc0000L
#define DIDT_DBR_STALL_CTRL__UNUSED_0_MASK 0xff000000L

// DIDT_DBR_TUNING_CTRL
#define DIDT_DBR_TUNING_CTRL__MAX_POWER_DELTA_HI_MASK 0x00003fffL
#define DIDT_DBR_TUNING_CTRL__MAX_POWER_DELTA_LO_MASK 0x0fffc000L

// DIDT_DBR_STALL_AUTO_RELEASE_CTRL
#define DIDT_DBR_STALL_AUTO_RELEASE_CTRL__DIDT_STALL_AUTO_RELEASE_TIME_MASK 0x00ffffffL

// DIDT_DBR_CTRL3
#define DIDT_DBR_CTRL3__GC_DIDT_ENABLE_MASK 0x00000001L
#define DIDT_DBR_CTRL3__GC_DIDT_CLK_EN_OVERRIDE_MASK 0x00000002L
#define DIDT_DBR_CTRL3__THROTTLE_POLICY_MASK 0x0000000cL
#define DIDT_DBR_CTRL3__DIDT_TRIGGER_THROTTLE_LOWBIT_MASK 0x000001f0L
#define DIDT_DBR_CTRL3__DIDT_POWER_LEVEL_LOWBIT_MASK 0x00003e00L
#define DIDT_DBR_CTRL3__DIDT_STALL_PATTERN_BIT_NUMS_MASK 0x003fc000L
#define DIDT_DBR_CTRL3__GC_DIDT_LEVEL_COMB_EN_MASK 0x00400000L
#define DIDT_DBR_CTRL3__SE_DIDT_LEVEL_COMB_EN_MASK 0x00800000L
#define DIDT_DBR_CTRL3__QUALIFY_STALL_EN_MASK 0x01000000L
#define DIDT_DBR_CTRL3__DIDT_STALL_SEL_MASK 0x06000000L
#define DIDT_DBR_CTRL3__DIDT_FORCE_STALL_MASK 0x08000000L
#define DIDT_DBR_CTRL3__DIDT_STALL_DELAY_EN_MASK 0x10000000L

// DIDT_DBR_STALL_PATTERN_1_2
#define DIDT_DBR_STALL_PATTERN_1_2__DIDT_STALL_PATTERN_1_MASK 0x00007fffL
#define DIDT_DBR_STALL_PATTERN_1_2__UNUSED_0_MASK 0x00008000L
#define DIDT_DBR_STALL_PATTERN_1_2__DIDT_STALL_PATTERN_2_MASK 0x7fff0000L
#define DIDT_DBR_STALL_PATTERN_1_2__UNUSED_1_MASK 0x80000000L

// DIDT_DBR_STALL_PATTERN_3_4
#define DIDT_DBR_STALL_PATTERN_3_4__DIDT_STALL_PATTERN_3_MASK 0x00007fffL
#define DIDT_DBR_STALL_PATTERN_3_4__UNUSED_0_MASK 0x00008000L
#define DIDT_DBR_STALL_PATTERN_3_4__DIDT_STALL_PATTERN_4_MASK 0x7fff0000L
#define DIDT_DBR_STALL_PATTERN_3_4__UNUSED_1_MASK 0x80000000L

// DIDT_DBR_STALL_PATTERN_5_6
#define DIDT_DBR_STALL_PATTERN_5_6__DIDT_STALL_PATTERN_5_MASK 0x00007fffL
#define DIDT_DBR_STALL_PATTERN_5_6__UNUSED_0_MASK 0x00008000L
#define DIDT_DBR_STALL_PATTERN_5_6__DIDT_STALL_PATTERN_6_MASK 0x7fff0000L
#define DIDT_DBR_STALL_PATTERN_5_6__UNUSED_1_MASK 0x80000000L

// DIDT_DBR_STALL_PATTERN_7
#define DIDT_DBR_STALL_PATTERN_7__DIDT_STALL_PATTERN_7_MASK 0x00007fffL
#define DIDT_DBR_STALL_PATTERN_7__UNUSED_0_MASK 0xffff8000L

// DIDT_DBR_WEIGHT0_3
#define DIDT_DBR_WEIGHT0_3__WEIGHT0_MASK 0x000000ffL
#define DIDT_DBR_WEIGHT0_3__WEIGHT1_MASK 0x0000ff00L
#define DIDT_DBR_WEIGHT0_3__WEIGHT2_MASK 0x00ff0000L
#define DIDT_DBR_WEIGHT0_3__WEIGHT3_MASK 0xff000000L

// DIDT_DBR_WEIGHT4_7
#define DIDT_DBR_WEIGHT4_7__WEIGHT4_MASK 0x000000ffL
#define DIDT_DBR_WEIGHT4_7__WEIGHT5_MASK 0x0000ff00L
#define DIDT_DBR_WEIGHT4_7__WEIGHT6_MASK 0x00ff0000L
#define DIDT_DBR_WEIGHT4_7__WEIGHT7_MASK 0xff000000L

// DIDT_DBR_WEIGHT8_11
#define DIDT_DBR_WEIGHT8_11__WEIGHT8_MASK 0x000000ffL
#define DIDT_DBR_WEIGHT8_11__WEIGHT9_MASK 0x0000ff00L
#define DIDT_DBR_WEIGHT8_11__WEIGHT10_MASK 0x00ff0000L
#define DIDT_DBR_WEIGHT8_11__WEIGHT11_MASK 0xff000000L

// DIDT_DBR_EDC_CTRL
#define DIDT_DBR_EDC_CTRL__EDC_EN_MASK 0x00000001L
#define DIDT_DBR_EDC_CTRL__EDC_SW_RST_MASK 0x00000002L
#define DIDT_DBR_EDC_CTRL__EDC_CLK_EN_OVERRIDE_MASK 0x00000004L
#define DIDT_DBR_EDC_CTRL__EDC_FORCE_STALL_MASK 0x00000008L
#define DIDT_DBR_EDC_CTRL__EDC_TRIGGER_THROTTLE_LOWBIT_MASK 0x000001f0L
#define DIDT_DBR_EDC_CTRL__EDC_STALL_PATTERN_BIT_NUMS_MASK 0x0001fe00L
#define DIDT_DBR_EDC_CTRL__EDC_ALLOW_WRITE_PWRDELTA_MASK 0x00020000L
#define DIDT_DBR_EDC_CTRL__GC_EDC_EN_MASK 0x00040000L
#define DIDT_DBR_EDC_CTRL__GC_EDC_STALL_POLICY_MASK 0x00180000L
#define DIDT_DBR_EDC_CTRL__GC_EDC_LEVEL_COMB_EN_MASK 0x00200000L
#define DIDT_DBR_EDC_CTRL__SE_EDC_LEVEL_COMB_EN_MASK 0x00400000L
#define DIDT_DBR_EDC_CTRL__UNUSED_0_MASK 0xff800000L

// DIDT_DBR_EDC_THRESHOLD
#define DIDT_DBR_EDC_THRESHOLD__EDC_THRESHOLD_MASK 0xffffffffL

// DIDT_DBR_EDC_STALL_PATTERN_1_2
#define DIDT_DBR_EDC_STALL_PATTERN_1_2__EDC_STALL_PATTERN_1_MASK 0x00007fffL
#define DIDT_DBR_EDC_STALL_PATTERN_1_2__UNUSED_0_MASK 0x00008000L
#define DIDT_DBR_EDC_STALL_PATTERN_1_2__EDC_STALL_PATTERN_2_MASK 0x7fff0000L
#define DIDT_DBR_EDC_STALL_PATTERN_1_2__UNUSED_1_MASK 0x80000000L

// DIDT_DBR_EDC_STALL_PATTERN_3_4
#define DIDT_DBR_EDC_STALL_PATTERN_3_4__EDC_STALL_PATTERN_3_MASK 0x00007fffL
#define DIDT_DBR_EDC_STALL_PATTERN_3_4__UNUSED_0_MASK 0x00008000L
#define DIDT_DBR_EDC_STALL_PATTERN_3_4__EDC_STALL_PATTERN_4_MASK 0x7fff0000L
#define DIDT_DBR_EDC_STALL_PATTERN_3_4__UNUSED_1_MASK 0x80000000L

// DIDT_DBR_EDC_STALL_PATTERN_5_6
#define DIDT_DBR_EDC_STALL_PATTERN_5_6__EDC_STALL_PATTERN_5_MASK 0x00007fffL
#define DIDT_DBR_EDC_STALL_PATTERN_5_6__UNUSED_0_MASK 0x00008000L
#define DIDT_DBR_EDC_STALL_PATTERN_5_6__EDC_STALL_PATTERN_6_MASK 0x7fff0000L
#define DIDT_DBR_EDC_STALL_PATTERN_5_6__UNUSED_1_MASK 0x80000000L

// DIDT_DBR_EDC_STALL_PATTERN_7
#define DIDT_DBR_EDC_STALL_PATTERN_7__EDC_STALL_PATTERN_7_MASK 0x00007fffL
#define DIDT_DBR_EDC_STALL_PATTERN_7__UNUSED_0_MASK 0xffff8000L

// DIDT_DBR_EDC_STATUS
#define DIDT_DBR_EDC_STATUS__EDC_FSM_STATE_MASK 0x00000001L
#define DIDT_DBR_EDC_STATUS__EDC_THROTTLE_LEVEL_MASK 0x0000000eL
#define DIDT_DBR_EDC_STATUS__UNUSED_0_MASK 0xfffffff0L

// DIDT_DBR_EDC_STALL_DELAY_1
#define DIDT_DBR_EDC_STALL_DELAY_1__EDC_STALL_DELAY_DBR0_MASK 0x00000007L
#define DIDT_DBR_EDC_STALL_DELAY_1__EDC_STALL_DELAY_DBR1_MASK 0x00000038L
#define DIDT_DBR_EDC_STALL_DELAY_1__UNUSED_MASK 0xffffffc0L

// DIDT_DBR_EDC_OVERFLOW
#define DIDT_DBR_EDC_OVERFLOW__EDC_ROLLING_POWER_DELTA_OVERFLOW_MASK 0x00000001L
#define DIDT_DBR_EDC_OVERFLOW__EDC_THROTTLE_LEVEL_OVERFLOW_COUNTER_MASK 0x0001fffeL

// DIDT_DBR_EDC_ROLLING_POWER_DELTA
#define DIDT_DBR_EDC_ROLLING_POWER_DELTA__EDC_ROLLING_POWER_DELTA_MASK 0xffffffffL

// DIDT_SQ_STALL_EVENT_COUNTER
#define DIDT_SQ_STALL_EVENT_COUNTER__DIDT_STALL_EVENT_COUNTER_MASK 0xffffffffL

// DIDT_DB_STALL_EVENT_COUNTER
#define DIDT_DB_STALL_EVENT_COUNTER__DIDT_STALL_EVENT_COUNTER_MASK 0xffffffffL

// DIDT_TD_STALL_EVENT_COUNTER
#define DIDT_TD_STALL_EVENT_COUNTER__DIDT_STALL_EVENT_COUNTER_MASK 0xffffffffL

// DIDT_TCP_STALL_EVENT_COUNTER
#define DIDT_TCP_STALL_EVENT_COUNTER__DIDT_STALL_EVENT_COUNTER_MASK 0xffffffffL

// DIDT_DBR_STALL_EVENT_COUNTER
#define DIDT_DBR_STALL_EVENT_COUNTER__DIDT_STALL_EVENT_COUNTER_MASK 0xffffffffL

// SX_DEBUG_BUSY
#define SX_DEBUG_BUSY__POS_FREE_OR_VALIDS_MASK 0x00000001L
#define SX_DEBUG_BUSY__POS_REQUESTER_BUSY_MASK 0x00000002L
#define SX_DEBUG_BUSY__PA_SX_BUSY_MASK 0x00000004L
#define SX_DEBUG_BUSY__POS_SCBD_BUSY_MASK 0x00000008L
#define SX_DEBUG_BUSY__POS_BANK3VAL3_BUSY_MASK 0x00000010L
#define SX_DEBUG_BUSY__POS_BANK3VAL2_BUSY_MASK 0x00000020L
#define SX_DEBUG_BUSY__POS_BANK3VAL1_BUSY_MASK 0x00000040L
#define SX_DEBUG_BUSY__POS_BANK3VAL0_BUSY_MASK 0x00000080L
#define SX_DEBUG_BUSY__POS_BANK2VAL3_BUSY_MASK 0x00000100L
#define SX_DEBUG_BUSY__POS_BANK2VAL2_BUSY_MASK 0x00000200L
#define SX_DEBUG_BUSY__POS_BANK2VAL1_BUSY_MASK 0x00000400L
#define SX_DEBUG_BUSY__POS_BANK2VAL0_BUSY_MASK 0x00000800L
#define SX_DEBUG_BUSY__POS_BANK1VAL3_BUSY_MASK 0x00001000L
#define SX_DEBUG_BUSY__POS_BANK1VAL2_BUSY_MASK 0x00002000L
#define SX_DEBUG_BUSY__POS_BANK1VAL1_BUSY_MASK 0x00004000L
#define SX_DEBUG_BUSY__POS_BANK1VAL0_BUSY_MASK 0x00008000L
#define SX_DEBUG_BUSY__POS_BANK0VAL3_BUSY_MASK 0x00010000L
#define SX_DEBUG_BUSY__POS_BANK0VAL2_BUSY_MASK 0x00020000L
#define SX_DEBUG_BUSY__POS_BANK0VAL1_BUSY_MASK 0x00040000L
#define SX_DEBUG_BUSY__POS_BANK0VAL0_BUSY_MASK 0x00080000L
#define SX_DEBUG_BUSY__POS_INMUX_VALID_MASK 0x00100000L
#define SX_DEBUG_BUSY__WRCTRL1_VALIDQ3_MASK 0x00200000L
#define SX_DEBUG_BUSY__WRCTRL1_VALIDQ2_MASK 0x00400000L
#define SX_DEBUG_BUSY__WRCTRL1_VALIDQ1_MASK 0x00800000L
#define SX_DEBUG_BUSY__WRCTRL0_VALIDQ3_MASK 0x01000000L
#define SX_DEBUG_BUSY__WRCTRL0_VALIDQ2_MASK 0x02000000L
#define SX_DEBUG_BUSY__WRCTRL0_VALIDQ1_MASK 0x04000000L
#define SX_DEBUG_BUSY__PCCMD_VALID_MASK 0x08000000L
#define SX_DEBUG_BUSY__VDATA1_VALID_MASK 0x10000000L
#define SX_DEBUG_BUSY__VDATA0_VALID_MASK 0x20000000L
#define SX_DEBUG_BUSY__CMD_BUSYORVAL_MASK 0x40000000L
#define SX_DEBUG_BUSY__ADDR_BUSYORVAL_MASK 0x80000000L

// SX_DEBUG_BUSY_2
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK3_VAL3_BUSY_MASK 0x00000001L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK3_VAL2_BUSY_MASK 0x00000002L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK3_VAL1_BUSY_MASK 0x00000004L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK3_VAL0_BUSY_MASK 0x00000008L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK2_VAL3_BUSY_MASK 0x00000010L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK2_VAL2_BUSY_MASK 0x00000020L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK2_VAL1_BUSY_MASK 0x00000040L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK2_VAL0_BUSY_MASK 0x00000080L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK1_VAL3_BUSY_MASK 0x00000100L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK1_VAL2_BUSY_MASK 0x00000200L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK1_VAL1_BUSY_MASK 0x00000400L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK1_VAL0_BUSY_MASK 0x00000800L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK0_VAL3_BUSY_MASK 0x00001000L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK0_VAL2_BUSY_MASK 0x00002000L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK0_VAL1_BUSY_MASK 0x00004000L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK0_VAL0_BUSY_MASK 0x00008000L
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK3_VAL3_BUSY_MASK 0x00010000L
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK3_VAL2_BUSY_MASK 0x00020000L
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK3_VAL1_BUSY_MASK 0x00040000L
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK3_VAL0_BUSY_MASK 0x00080000L
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK2_VAL3_BUSY_MASK 0x00100000L
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK2_VAL2_BUSY_MASK 0x00200000L
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK2_VAL1_BUSY_MASK 0x00400000L
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK2_VAL0_BUSY_MASK 0x00800000L
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK1_VAL3_BUSY_MASK 0x01000000L
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK1_VAL2_BUSY_MASK 0x02000000L
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK1_VAL1_BUSY_MASK 0x04000000L
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK1_VAL0_BUSY_MASK 0x08000000L
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK0_VAL3_BUSY_MASK 0x10000000L
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK0_VAL2_BUSY_MASK 0x20000000L
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK0_VAL1_BUSY_MASK 0x40000000L
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK0_VAL0_BUSY_MASK 0x80000000L

// SX_DEBUG_BUSY_3
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK3_VAL3_BUSY_MASK 0x00000001L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK3_VAL2_BUSY_MASK 0x00000002L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK3_VAL1_BUSY_MASK 0x00000004L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK3_VAL0_BUSY_MASK 0x00000008L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK2_VAL3_BUSY_MASK 0x00000010L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK2_VAL2_BUSY_MASK 0x00000020L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK2_VAL1_BUSY_MASK 0x00000040L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK2_VAL0_BUSY_MASK 0x00000080L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK1_VAL3_BUSY_MASK 0x00000100L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK1_VAL2_BUSY_MASK 0x00000200L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK1_VAL1_BUSY_MASK 0x00000400L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK1_VAL0_BUSY_MASK 0x00000800L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK0_VAL3_BUSY_MASK 0x00001000L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK0_VAL2_BUSY_MASK 0x00002000L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK0_VAL1_BUSY_MASK 0x00004000L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK0_VAL0_BUSY_MASK 0x00008000L
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK3_VAL3_BUSY_MASK 0x00010000L
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK3_VAL2_BUSY_MASK 0x00020000L
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK3_VAL1_BUSY_MASK 0x00040000L
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK3_VAL0_BUSY_MASK 0x00080000L
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK2_VAL3_BUSY_MASK 0x00100000L
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK2_VAL2_BUSY_MASK 0x00200000L
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK2_VAL1_BUSY_MASK 0x00400000L
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK2_VAL0_BUSY_MASK 0x00800000L
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK1_VAL3_BUSY_MASK 0x01000000L
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK1_VAL2_BUSY_MASK 0x02000000L
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK1_VAL1_BUSY_MASK 0x04000000L
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK1_VAL0_BUSY_MASK 0x08000000L
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK0_VAL3_BUSY_MASK 0x10000000L
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK0_VAL2_BUSY_MASK 0x20000000L
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK0_VAL1_BUSY_MASK 0x40000000L
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK0_VAL0_BUSY_MASK 0x80000000L

// SX_DEBUG_BUSY_4
#define SX_DEBUG_BUSY_4__COL_SCBD_BUSY_MASK 0x00000001L
#define SX_DEBUG_BUSY_4__COL_REQ3_FREECNT_NE0_MASK 0x00000002L
#define SX_DEBUG_BUSY_4__COL_REQ3_IDLE_MASK 0x00000004L
#define SX_DEBUG_BUSY_4__COL_REQ3_BUSY_MASK 0x00000008L
#define SX_DEBUG_BUSY_4__COL_REQ3_CREDIT_BUSY_MASK 0x00000010L
#define SX_DEBUG_BUSY_4__COL_REQ2_FREECNT_NE0_MASK 0x00000020L
#define SX_DEBUG_BUSY_4__COL_REQ2_IDLE_MASK 0x00000040L
#define SX_DEBUG_BUSY_4__COL_REQ2_BUSY_MASK 0x00000080L
#define SX_DEBUG_BUSY_4__COL_REQ2_CREDIT_BUSY_MASK 0x00000100L
#define SX_DEBUG_BUSY_4__COL_REQ1_FREECNT_NE0_MASK 0x00000200L
#define SX_DEBUG_BUSY_4__COL_REQ1_IDLE_MASK 0x00000400L
#define SX_DEBUG_BUSY_4__COL_REQ1_BUSY_MASK 0x00000800L
#define SX_DEBUG_BUSY_4__COL_REQ1_CREDIT_BUSY_MASK 0x00001000L
#define SX_DEBUG_BUSY_4__COL_REQ0_FREECNT_NE0_MASK 0x00002000L
#define SX_DEBUG_BUSY_4__COL_REQ0_IDLE_MASK 0x00004000L
#define SX_DEBUG_BUSY_4__COL_REQ0_BUSY_MASK 0x00008000L
#define SX_DEBUG_BUSY_4__COL_REQ0_CREDIT_BUSY_MASK 0x00010000L
#define SX_DEBUG_BUSY_4__COL_DBIF3_SENDFREE_BUSY_MASK 0x00020000L
#define SX_DEBUG_BUSY_4__COL_DBIF3_FIFO_BUSY_MASK 0x00040000L
#define SX_DEBUG_BUSY_4__COL_DBIF3_QUAD_FREE_MASK 0x00080000L
#define SX_DEBUG_BUSY_4__COL_DBIF2_SENDFREE_BUSY_MASK 0x00100000L
#define SX_DEBUG_BUSY_4__COL_DBIF2_FIFO_BUSY_MASK 0x00200000L
#define SX_DEBUG_BUSY_4__COL_DBIF2_QUAD_FREE_MASK 0x00400000L
#define SX_DEBUG_BUSY_4__COL_DBIF1_SENDFREE_BUSY_MASK 0x00800000L
#define SX_DEBUG_BUSY_4__COL_DBIF1_FIFO_BUSY_MASK 0x01000000L
#define SX_DEBUG_BUSY_4__COL_DBIF1_QUAD_FREE_MASK 0x02000000L
#define SX_DEBUG_BUSY_4__COL_DBIF0_SENDFREE_BUSY_MASK 0x04000000L
#define SX_DEBUG_BUSY_4__COL_DBIF0_FIFO_BUSY_MASK 0x08000000L
#define SX_DEBUG_BUSY_4__COL_DBIF0_QUAD_FREE_MASK 0x10000000L
#define SX_DEBUG_BUSY_4__COL_BLEND3_DATA_VALIDQ1_MASK 0x20000000L
#define SX_DEBUG_BUSY_4__COL_BLEND3_DATA_VALIDQ1_ADJ_MASK 0x40000000L
#define SX_DEBUG_BUSY_4__COL_BLEND3_DATA_VALIDQ2_MASK 0x80000000L

// SX_DEBUG_BUSY_5
#define SX_DEBUG_BUSY_5__COL_BLEND3_DATA_VALIDQ3_MASK 0x00000001L
#define SX_DEBUG_BUSY_5__COL_BLEND3_DATA_VALIDQ4_MASK 0x00000002L
#define SX_DEBUG_BUSY_5__COL_BLEND3_DATA_VALIDQ5_MASK 0x00000004L
#define SX_DEBUG_BUSY_5__COL_BLEND3_DATA_VALID_O_MASK 0x00000008L
#define SX_DEBUG_BUSY_5__COL_BLEND2_DATA_VALIDQ1_MASK 0x00000010L
#define SX_DEBUG_BUSY_5__COL_BLEND2_DATA_VALIDQ1_ADJ_MASK 0x00000020L
#define SX_DEBUG_BUSY_5__COL_BLEND2_DATA_VALIDQ2_MASK 0x00000040L
#define SX_DEBUG_BUSY_5__COL_BLEND2_DATA_VALIDQ3_MASK 0x00000080L
#define SX_DEBUG_BUSY_5__COL_BLEND2_DATA_VALIDQ4_MASK 0x00000100L
#define SX_DEBUG_BUSY_5__COL_BLEND2_DATA_VALIDQ5_MASK 0x00000200L
#define SX_DEBUG_BUSY_5__COL_BLEND2_DATA_VALID_O_MASK 0x00000400L
#define SX_DEBUG_BUSY_5__COL_BLEND1_DATA_VALIDQ1_MASK 0x00000800L
#define SX_DEBUG_BUSY_5__COL_BLEND1_DATA_VALIDQ1_ADJ_MASK 0x00001000L
#define SX_DEBUG_BUSY_5__COL_BLEND1_DATA_VALIDQ2_MASK 0x00002000L
#define SX_DEBUG_BUSY_5__COL_BLEND1_DATA_VALIDQ3_MASK 0x00004000L
#define SX_DEBUG_BUSY_5__COL_BLEND1_DATA_VALIDQ4_MASK 0x00008000L
#define SX_DEBUG_BUSY_5__COL_BLEND1_DATA_VALIDQ5_MASK 0x00010000L
#define SX_DEBUG_BUSY_5__COL_BLEND1_DATA_VALID_O_MASK 0x00020000L
#define SX_DEBUG_BUSY_5__COL_BLEND0_DATA_VALIDQ1_MASK 0x00040000L
#define SX_DEBUG_BUSY_5__COL_BLEND0_DATA_VALIDQ1_ADJ_MASK 0x00080000L
#define SX_DEBUG_BUSY_5__COL_BLEND0_DATA_VALIDQ2_MASK 0x00100000L
#define SX_DEBUG_BUSY_5__COL_BLEND0_DATA_VALIDQ3_MASK 0x00200000L
#define SX_DEBUG_BUSY_5__COL_BLEND0_DATA_VALIDQ4_MASK 0x00400000L
#define SX_DEBUG_BUSY_5__COL_BLEND0_DATA_VALIDQ5_MASK 0x00800000L
#define SX_DEBUG_BUSY_5__COL_BLEND0_DATA_VALID_O_MASK 0x01000000L
#define SX_DEBUG_BUSY_5__RESERVED_MASK 0xfe000000L

// SX_DEBUG_1
#define SX_DEBUG_1__SX_DB_QUAD_CREDIT_MASK 0x0000007fL
#define SX_DEBUG_1__DISABLE_BLEND_OPT_DONT_RD_DST_MASK 0x00000100L
#define SX_DEBUG_1__DISABLE_BLEND_OPT_BYPASS_MASK 0x00000200L
#define SX_DEBUG_1__DISABLE_BLEND_OPT_DISCARD_PIXEL_MASK 0x00000400L
#define SX_DEBUG_1__DISABLE_QUAD_PAIR_OPT_MASK 0x00000800L
#define SX_DEBUG_1__DISABLE_PIX_EN_ZERO_OPT_MASK 0x00001000L
#define SX_DEBUG_1__PC_CFG_MASK 0x00002000L
#define SX_DEBUG_1__DEBUG_DATA_MASK 0xffffc000L

// SX_PS_DOWNCONVERT
#define SX_PS_DOWNCONVERT__MRT0_MASK 0x0000000fL
#define SX_PS_DOWNCONVERT__MRT1_MASK 0x000000f0L
#define SX_PS_DOWNCONVERT__MRT2_MASK 0x00000f00L
#define SX_PS_DOWNCONVERT__MRT3_MASK 0x0000f000L
#define SX_PS_DOWNCONVERT__MRT4_MASK 0x000f0000L
#define SX_PS_DOWNCONVERT__MRT5_MASK 0x00f00000L
#define SX_PS_DOWNCONVERT__MRT6_MASK 0x0f000000L
#define SX_PS_DOWNCONVERT__MRT7_MASK 0xf0000000L

// SX_BLEND_OPT_EPSILON
#define SX_BLEND_OPT_EPSILON__MRT0_EPSILON_MASK 0x0000000fL
#define SX_BLEND_OPT_EPSILON__MRT1_EPSILON_MASK 0x000000f0L
#define SX_BLEND_OPT_EPSILON__MRT2_EPSILON_MASK 0x00000f00L
#define SX_BLEND_OPT_EPSILON__MRT3_EPSILON_MASK 0x0000f000L
#define SX_BLEND_OPT_EPSILON__MRT4_EPSILON_MASK 0x000f0000L
#define SX_BLEND_OPT_EPSILON__MRT5_EPSILON_MASK 0x00f00000L
#define SX_BLEND_OPT_EPSILON__MRT6_EPSILON_MASK 0x0f000000L
#define SX_BLEND_OPT_EPSILON__MRT7_EPSILON_MASK 0xf0000000L

// SX_BLEND_OPT_CONTROL
#define SX_BLEND_OPT_CONTROL__MRT0_COLOR_OPT_DISABLE_MASK 0x00000001L
#define SX_BLEND_OPT_CONTROL__MRT0_ALPHA_OPT_DISABLE_MASK 0x00000002L
#define SX_BLEND_OPT_CONTROL__MRT1_COLOR_OPT_DISABLE_MASK 0x00000010L
#define SX_BLEND_OPT_CONTROL__MRT1_ALPHA_OPT_DISABLE_MASK 0x00000020L
#define SX_BLEND_OPT_CONTROL__MRT2_COLOR_OPT_DISABLE_MASK 0x00000100L
#define SX_BLEND_OPT_CONTROL__MRT2_ALPHA_OPT_DISABLE_MASK 0x00000200L
#define SX_BLEND_OPT_CONTROL__MRT3_COLOR_OPT_DISABLE_MASK 0x00001000L
#define SX_BLEND_OPT_CONTROL__MRT3_ALPHA_OPT_DISABLE_MASK 0x00002000L
#define SX_BLEND_OPT_CONTROL__MRT4_COLOR_OPT_DISABLE_MASK 0x00010000L
#define SX_BLEND_OPT_CONTROL__MRT4_ALPHA_OPT_DISABLE_MASK 0x00020000L
#define SX_BLEND_OPT_CONTROL__MRT5_COLOR_OPT_DISABLE_MASK 0x00100000L
#define SX_BLEND_OPT_CONTROL__MRT5_ALPHA_OPT_DISABLE_MASK 0x00200000L
#define SX_BLEND_OPT_CONTROL__MRT6_COLOR_OPT_DISABLE_MASK 0x01000000L
#define SX_BLEND_OPT_CONTROL__MRT6_ALPHA_OPT_DISABLE_MASK 0x02000000L
#define SX_BLEND_OPT_CONTROL__MRT7_COLOR_OPT_DISABLE_MASK 0x10000000L
#define SX_BLEND_OPT_CONTROL__MRT7_ALPHA_OPT_DISABLE_MASK 0x20000000L
#define SX_BLEND_OPT_CONTROL__PIXEN_ZERO_OPT_DISABLE_MASK 0x80000000L

// SX_MRT0_BLEND_OPT
#define SX_MRT0_BLEND_OPT__COLOR_SRC_OPT_MASK 0x00000007L
#define SX_MRT0_BLEND_OPT__COLOR_DST_OPT_MASK 0x00000070L
#define SX_MRT0_BLEND_OPT__COLOR_COMB_FCN_MASK 0x00000700L
#define SX_MRT0_BLEND_OPT__ALPHA_SRC_OPT_MASK 0x00070000L
#define SX_MRT0_BLEND_OPT__ALPHA_DST_OPT_MASK 0x00700000L
#define SX_MRT0_BLEND_OPT__ALPHA_COMB_FCN_MASK 0x07000000L

// SX_MRT1_BLEND_OPT
#define SX_MRT1_BLEND_OPT__COLOR_SRC_OPT_MASK 0x00000007L
#define SX_MRT1_BLEND_OPT__COLOR_DST_OPT_MASK 0x00000070L
#define SX_MRT1_BLEND_OPT__COLOR_COMB_FCN_MASK 0x00000700L
#define SX_MRT1_BLEND_OPT__ALPHA_SRC_OPT_MASK 0x00070000L
#define SX_MRT1_BLEND_OPT__ALPHA_DST_OPT_MASK 0x00700000L
#define SX_MRT1_BLEND_OPT__ALPHA_COMB_FCN_MASK 0x07000000L

// SX_MRT2_BLEND_OPT
#define SX_MRT2_BLEND_OPT__COLOR_SRC_OPT_MASK 0x00000007L
#define SX_MRT2_BLEND_OPT__COLOR_DST_OPT_MASK 0x00000070L
#define SX_MRT2_BLEND_OPT__COLOR_COMB_FCN_MASK 0x00000700L
#define SX_MRT2_BLEND_OPT__ALPHA_SRC_OPT_MASK 0x00070000L
#define SX_MRT2_BLEND_OPT__ALPHA_DST_OPT_MASK 0x00700000L
#define SX_MRT2_BLEND_OPT__ALPHA_COMB_FCN_MASK 0x07000000L

// SX_MRT3_BLEND_OPT
#define SX_MRT3_BLEND_OPT__COLOR_SRC_OPT_MASK 0x00000007L
#define SX_MRT3_BLEND_OPT__COLOR_DST_OPT_MASK 0x00000070L
#define SX_MRT3_BLEND_OPT__COLOR_COMB_FCN_MASK 0x00000700L
#define SX_MRT3_BLEND_OPT__ALPHA_SRC_OPT_MASK 0x00070000L
#define SX_MRT3_BLEND_OPT__ALPHA_DST_OPT_MASK 0x00700000L
#define SX_MRT3_BLEND_OPT__ALPHA_COMB_FCN_MASK 0x07000000L

// SX_MRT4_BLEND_OPT
#define SX_MRT4_BLEND_OPT__COLOR_SRC_OPT_MASK 0x00000007L
#define SX_MRT4_BLEND_OPT__COLOR_DST_OPT_MASK 0x00000070L
#define SX_MRT4_BLEND_OPT__COLOR_COMB_FCN_MASK 0x00000700L
#define SX_MRT4_BLEND_OPT__ALPHA_SRC_OPT_MASK 0x00070000L
#define SX_MRT4_BLEND_OPT__ALPHA_DST_OPT_MASK 0x00700000L
#define SX_MRT4_BLEND_OPT__ALPHA_COMB_FCN_MASK 0x07000000L

// SX_MRT5_BLEND_OPT
#define SX_MRT5_BLEND_OPT__COLOR_SRC_OPT_MASK 0x00000007L
#define SX_MRT5_BLEND_OPT__COLOR_DST_OPT_MASK 0x00000070L
#define SX_MRT5_BLEND_OPT__COLOR_COMB_FCN_MASK 0x00000700L
#define SX_MRT5_BLEND_OPT__ALPHA_SRC_OPT_MASK 0x00070000L
#define SX_MRT5_BLEND_OPT__ALPHA_DST_OPT_MASK 0x00700000L
#define SX_MRT5_BLEND_OPT__ALPHA_COMB_FCN_MASK 0x07000000L

// SX_MRT6_BLEND_OPT
#define SX_MRT6_BLEND_OPT__COLOR_SRC_OPT_MASK 0x00000007L
#define SX_MRT6_BLEND_OPT__COLOR_DST_OPT_MASK 0x00000070L
#define SX_MRT6_BLEND_OPT__COLOR_COMB_FCN_MASK 0x00000700L
#define SX_MRT6_BLEND_OPT__ALPHA_SRC_OPT_MASK 0x00070000L
#define SX_MRT6_BLEND_OPT__ALPHA_DST_OPT_MASK 0x00700000L
#define SX_MRT6_BLEND_OPT__ALPHA_COMB_FCN_MASK 0x07000000L

// SX_MRT7_BLEND_OPT
#define SX_MRT7_BLEND_OPT__COLOR_SRC_OPT_MASK 0x00000007L
#define SX_MRT7_BLEND_OPT__COLOR_DST_OPT_MASK 0x00000070L
#define SX_MRT7_BLEND_OPT__COLOR_COMB_FCN_MASK 0x00000700L
#define SX_MRT7_BLEND_OPT__ALPHA_SRC_OPT_MASK 0x00070000L
#define SX_MRT7_BLEND_OPT__ALPHA_DST_OPT_MASK 0x00700000L
#define SX_MRT7_BLEND_OPT__ALPHA_COMB_FCN_MASK 0x07000000L

// SX_PERFCOUNTER0_LO
#define SX_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// SX_PERFCOUNTER0_HI
#define SX_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// SX_PERFCOUNTER1_LO
#define SX_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// SX_PERFCOUNTER1_HI
#define SX_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// SX_PERFCOUNTER2_LO
#define SX_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// SX_PERFCOUNTER2_HI
#define SX_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// SX_PERFCOUNTER3_LO
#define SX_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// SX_PERFCOUNTER3_HI
#define SX_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// SX_PERFCOUNTER0_SELECT
#define SX_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT_MASK 0x000003ffL
#define SX_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT1_MASK 0x000ffc00L
#define SX_PERFCOUNTER0_SELECT__CNTR_MODE_MASK 0x00f00000L

// SX_PERFCOUNTER1_SELECT
#define SX_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT_MASK 0x000003ffL
#define SX_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT1_MASK 0x000ffc00L
#define SX_PERFCOUNTER1_SELECT__CNTR_MODE_MASK 0x00f00000L

// SX_PERFCOUNTER2_SELECT
#define SX_PERFCOUNTER2_SELECT__PERFCOUNTER_SELECT_MASK 0x000003ffL
#define SX_PERFCOUNTER2_SELECT__PERFCOUNTER_SELECT1_MASK 0x000ffc00L
#define SX_PERFCOUNTER2_SELECT__CNTR_MODE_MASK 0x00f00000L

// SX_PERFCOUNTER3_SELECT
#define SX_PERFCOUNTER3_SELECT__PERFCOUNTER_SELECT_MASK 0x000003ffL
#define SX_PERFCOUNTER3_SELECT__PERFCOUNTER_SELECT1_MASK 0x000ffc00L
#define SX_PERFCOUNTER3_SELECT__CNTR_MODE_MASK 0x00f00000L

// SX_PERFCOUNTER0_SELECT1
#define SX_PERFCOUNTER0_SELECT1__PERFCOUNTER_SELECT2_MASK 0x000003ffL
#define SX_PERFCOUNTER0_SELECT1__PERFCOUNTER_SELECT3_MASK 0x000ffc00L

// SX_PERFCOUNTER1_SELECT1
#define SX_PERFCOUNTER1_SELECT1__PERFCOUNTER_SELECT2_MASK 0x000003ffL
#define SX_PERFCOUNTER1_SELECT1__PERFCOUNTER_SELECT3_MASK 0x000ffc00L

// CGTT_SX_CLK_CTRL0
#define CGTT_SX_CLK_CTRL0__ON_DELAY_MASK 0x0000000fL
#define CGTT_SX_CLK_CTRL0__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_SX_CLK_CTRL0__RESERVED_MASK 0x0000f000L
#define CGTT_SX_CLK_CTRL0__SOFT_STALL_OVERRIDE7_MASK 0x00010000L
#define CGTT_SX_CLK_CTRL0__SOFT_STALL_OVERRIDE6_MASK 0x00020000L
#define CGTT_SX_CLK_CTRL0__SOFT_STALL_OVERRIDE5_MASK 0x00040000L
#define CGTT_SX_CLK_CTRL0__SOFT_STALL_OVERRIDE4_MASK 0x00080000L
#define CGTT_SX_CLK_CTRL0__SOFT_STALL_OVERRIDE3_MASK 0x00100000L
#define CGTT_SX_CLK_CTRL0__SOFT_STALL_OVERRIDE2_MASK 0x00200000L
#define CGTT_SX_CLK_CTRL0__SOFT_STALL_OVERRIDE1_MASK 0x00400000L
#define CGTT_SX_CLK_CTRL0__SOFT_STALL_OVERRIDE0_MASK 0x00800000L
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE7_MASK 0x01000000L
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE6_MASK 0x02000000L
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE5_MASK 0x04000000L
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE4_MASK 0x08000000L
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE3_MASK 0x10000000L
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE2_MASK 0x20000000L
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE1_MASK 0x40000000L
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE0_MASK 0x80000000L

// CGTT_SX_CLK_CTRL1
#define CGTT_SX_CLK_CTRL1__ON_DELAY_MASK 0x0000000fL
#define CGTT_SX_CLK_CTRL1__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_SX_CLK_CTRL1__RESERVED_MASK 0x0000f000L
#define CGTT_SX_CLK_CTRL1__SOFT_STALL_OVERRIDE7_MASK 0x00010000L
#define CGTT_SX_CLK_CTRL1__SOFT_STALL_OVERRIDE6_MASK 0x00020000L
#define CGTT_SX_CLK_CTRL1__SOFT_STALL_OVERRIDE5_MASK 0x00040000L
#define CGTT_SX_CLK_CTRL1__SOFT_STALL_OVERRIDE4_MASK 0x00080000L
#define CGTT_SX_CLK_CTRL1__SOFT_STALL_OVERRIDE3_MASK 0x00100000L
#define CGTT_SX_CLK_CTRL1__SOFT_STALL_OVERRIDE2_MASK 0x00200000L
#define CGTT_SX_CLK_CTRL1__SOFT_STALL_OVERRIDE1_MASK 0x00400000L
#define CGTT_SX_CLK_CTRL1__SOFT_STALL_OVERRIDE0_MASK 0x00800000L
#define CGTT_SX_CLK_CTRL1__DBG_EN_MASK 0x01000000L
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE6_MASK 0x02000000L
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE5_MASK 0x04000000L
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE4_MASK 0x08000000L
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE3_MASK 0x10000000L
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE2_MASK 0x20000000L
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE1_MASK 0x40000000L
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE0_MASK 0x80000000L

// CGTT_SX_CLK_CTRL2
#define CGTT_SX_CLK_CTRL2__ON_DELAY_MASK 0x0000000fL
#define CGTT_SX_CLK_CTRL2__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_SX_CLK_CTRL2__RESERVED_MASK 0x0000e000L
#define CGTT_SX_CLK_CTRL2__SOFT_STALL_OVERRIDE7_MASK 0x00010000L
#define CGTT_SX_CLK_CTRL2__SOFT_STALL_OVERRIDE6_MASK 0x00020000L
#define CGTT_SX_CLK_CTRL2__SOFT_STALL_OVERRIDE5_MASK 0x00040000L
#define CGTT_SX_CLK_CTRL2__SOFT_STALL_OVERRIDE4_MASK 0x00080000L
#define CGTT_SX_CLK_CTRL2__SOFT_STALL_OVERRIDE3_MASK 0x00100000L
#define CGTT_SX_CLK_CTRL2__SOFT_STALL_OVERRIDE2_MASK 0x00200000L
#define CGTT_SX_CLK_CTRL2__SOFT_STALL_OVERRIDE1_MASK 0x00400000L
#define CGTT_SX_CLK_CTRL2__SOFT_STALL_OVERRIDE0_MASK 0x00800000L
#define CGTT_SX_CLK_CTRL2__DBG_EN_MASK 0x01000000L
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE6_MASK 0x02000000L
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE5_MASK 0x04000000L
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE4_MASK 0x08000000L
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE3_MASK 0x10000000L
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE2_MASK 0x20000000L
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE1_MASK 0x40000000L
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE0_MASK 0x80000000L

// CGTT_SX_CLK_CTRL3
#define CGTT_SX_CLK_CTRL3__ON_DELAY_MASK 0x0000000fL
#define CGTT_SX_CLK_CTRL3__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_SX_CLK_CTRL3__RESERVED_MASK 0x0000e000L
#define CGTT_SX_CLK_CTRL3__SOFT_STALL_OVERRIDE7_MASK 0x00010000L
#define CGTT_SX_CLK_CTRL3__SOFT_STALL_OVERRIDE6_MASK 0x00020000L
#define CGTT_SX_CLK_CTRL3__SOFT_STALL_OVERRIDE5_MASK 0x00040000L
#define CGTT_SX_CLK_CTRL3__SOFT_STALL_OVERRIDE4_MASK 0x00080000L
#define CGTT_SX_CLK_CTRL3__SOFT_STALL_OVERRIDE3_MASK 0x00100000L
#define CGTT_SX_CLK_CTRL3__SOFT_STALL_OVERRIDE2_MASK 0x00200000L
#define CGTT_SX_CLK_CTRL3__SOFT_STALL_OVERRIDE1_MASK 0x00400000L
#define CGTT_SX_CLK_CTRL3__SOFT_STALL_OVERRIDE0_MASK 0x00800000L
#define CGTT_SX_CLK_CTRL3__DBG_EN_MASK 0x01000000L
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE6_MASK 0x02000000L
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE5_MASK 0x04000000L
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE4_MASK 0x08000000L
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE3_MASK 0x10000000L
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE2_MASK 0x20000000L
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE1_MASK 0x40000000L
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE0_MASK 0x80000000L

// CGTT_SX_CLK_CTRL4
#define CGTT_SX_CLK_CTRL4__ON_DELAY_MASK 0x0000000fL
#define CGTT_SX_CLK_CTRL4__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_SX_CLK_CTRL4__RESERVED_MASK 0x0000f000L
#define CGTT_SX_CLK_CTRL4__SOFT_STALL_OVERRIDE7_MASK 0x00010000L
#define CGTT_SX_CLK_CTRL4__SOFT_STALL_OVERRIDE6_MASK 0x00020000L
#define CGTT_SX_CLK_CTRL4__SOFT_STALL_OVERRIDE5_MASK 0x00040000L
#define CGTT_SX_CLK_CTRL4__SOFT_STALL_OVERRIDE4_MASK 0x00080000L
#define CGTT_SX_CLK_CTRL4__SOFT_STALL_OVERRIDE3_MASK 0x00100000L
#define CGTT_SX_CLK_CTRL4__SOFT_STALL_OVERRIDE2_MASK 0x00200000L
#define CGTT_SX_CLK_CTRL4__SOFT_STALL_OVERRIDE1_MASK 0x00400000L
#define CGTT_SX_CLK_CTRL4__SOFT_STALL_OVERRIDE0_MASK 0x00800000L
#define CGTT_SX_CLK_CTRL4__DBG_EN_MASK 0x01000000L
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE6_MASK 0x02000000L
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE5_MASK 0x04000000L
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE4_MASK 0x08000000L
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE3_MASK 0x10000000L
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE2_MASK 0x20000000L
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE1_MASK 0x40000000L
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE0_MASK 0x80000000L

// DB_DEBUG
#define DB_DEBUG__DEBUG_STENCIL_COMPRESS_DISABLE_MASK 0x00000001L
#define DB_DEBUG__DEBUG_DEPTH_COMPRESS_DISABLE_MASK 0x00000002L
#define DB_DEBUG__FETCH_FULL_Z_TILE_MASK 0x00000004L
#define DB_DEBUG__FETCH_FULL_STENCIL_TILE_MASK 0x00000008L
#define DB_DEBUG__FORCE_Z_MODE_MASK 0x00000030L
#define DB_DEBUG__DEBUG_FORCE_DEPTH_READ_MASK 0x00000040L
#define DB_DEBUG__DEBUG_FORCE_STENCIL_READ_MASK 0x00000080L
#define DB_DEBUG__DEBUG_FORCE_HIZ_ENABLE_MASK 0x00000300L
#define DB_DEBUG__DEBUG_FORCE_HIS_ENABLE0_MASK 0x00000c00L
#define DB_DEBUG__DEBUG_FORCE_HIS_ENABLE1_MASK 0x00003000L
#define DB_DEBUG__DEBUG_FAST_Z_DISABLE_MASK 0x00004000L
#define DB_DEBUG__DEBUG_FAST_STENCIL_DISABLE_MASK 0x00008000L
#define DB_DEBUG__DEBUG_NOOP_CULL_DISABLE_MASK 0x00010000L
#define DB_DEBUG__DISABLE_SUMM_SQUADS_MASK 0x00020000L
#define DB_DEBUG__DEPTH_CACHE_FORCE_MISS_MASK 0x00040000L
#define DB_DEBUG__DEBUG_FORCE_FULL_Z_RANGE_MASK 0x00180000L
#define DB_DEBUG__NEVER_FREE_Z_ONLY_MASK 0x00200000L
#define DB_DEBUG__ZPASS_COUNTS_LOOK_AT_PIPE_STAT_EVENTS_MASK 0x00400000L
#define DB_DEBUG__DISABLE_VPORT_ZPLANE_OPTIMIZATION_MASK 0x00800000L
#define DB_DEBUG__DECOMPRESS_AFTER_N_ZPLANES_MASK 0x0f000000L
#define DB_DEBUG__ONE_FREE_IN_FLIGHT_MASK 0x10000000L
#define DB_DEBUG__FORCE_MISS_IF_NOT_INFLIGHT_MASK 0x20000000L
#define DB_DEBUG__DISABLE_DEPTH_SURFACE_SYNC_MASK 0x40000000L
#define DB_DEBUG__DISABLE_HTILE_SURFACE_SYNC_MASK 0x80000000L

// DB_DEBUG2
#define DB_DEBUG2__ALLOW_COMPZ_BYTE_MASKING_MASK 0x00000001L
#define DB_DEBUG2__DISABLE_TC_ZRANGE_L0_CACHE_MASK 0x00000002L
#define DB_DEBUG2__DISABLE_TC_MASK_L0_CACHE_MASK 0x00000004L
#define DB_DEBUG2__DTR_ROUND_ROBIN_ARB_MASK 0x00000008L
#define DB_DEBUG2__DTR_PREZ_STALLS_FOR_ETF_ROOM_MASK 0x00000010L
#define DB_DEBUG2__DISABLE_PREZL_FIFO_STALL_MASK 0x00000020L
#define DB_DEBUG2__DISABLE_PREZL_FIFO_STALL_REZ_MASK 0x00000040L
#define DB_DEBUG2__ENABLE_VIEWPORT_STALL_ON_ALL_MASK 0x00000080L
#define DB_DEBUG2__OPTIMIZE_HIZ_MATCHES_FB_DISABLE_MASK 0x00000100L
#define DB_DEBUG2__CLK_OFF_DELAY_MASK 0x00003e00L
#define DB_DEBUG2__DISABLE_TILE_COVERED_FOR_PS_ITER_MASK 0x00004000L
#define DB_DEBUG2__ENABLE_SUBTILE_GROUPING_MASK 0x00008000L
#define DB_DEBUG2__RESERVED_MASK 0x00010000L
#define DB_DEBUG2__DISABLE_NULL_EOT_FORWARDING_MASK 0x00020000L
#define DB_DEBUG2__DISABLE_DTT_DATA_FORWARDING_MASK 0x00040000L
#define DB_DEBUG2__DISABLE_QUAD_COHERENCY_STALL_MASK 0x00080000L
#define DB_DEBUG2__ENABLE_PREZ_OF_REZ_SUMM_MASK 0x10000000L
#define DB_DEBUG2__DISABLE_PREZL_VIEWPORT_STALL_MASK 0x20000000L
#define DB_DEBUG2__DISABLE_SINGLE_STENCIL_QUAD_SUMM_MASK 0x40000000L
#define DB_DEBUG2__DISABLE_WRITE_STALL_ON_RDWR_CONFLICT_MASK 0x80000000L

// DB_DEBUG3
#define DB_DEBUG3__DISABLE_CLEAR_ZRANGE_CORRECTION_MASK 0x00000001L
#define DB_DEBUG3__ROUND_ZRANGE_CORRECTION_MASK 0x00000002L
#define DB_DEBUG3__FORCE_DB_IS_GOOD_MASK 0x00000004L
#define DB_DEBUG3__DISABLE_TL_SSO_NULL_SUPPRESSION_MASK 0x00000008L
#define DB_DEBUG3__DISABLE_HIZ_ON_VPORT_CLAMP_MASK 0x00000010L
#define DB_DEBUG3__EQAA_INTERPOLATE_COMP_Z_MASK 0x00000020L
#define DB_DEBUG3__EQAA_INTERPOLATE_SRC_Z_MASK 0x00000040L
#define DB_DEBUG3__DISABLE_TCP_CAM_BYPASS_MASK 0x00000080L
#define DB_DEBUG3__DISABLE_ZCMP_DIRTY_SUPPRESSION_MASK 0x00000100L
#define DB_DEBUG3__DISABLE_REDUNDANT_PLANE_FLUSHES_OPT_MASK 0x00000200L
#define DB_DEBUG3__DISABLE_RECOMP_TO_1ZPLANE_WITHOUT_FASTOP_MASK 0x00000400L
#define DB_DEBUG3__ENABLE_INCOHERENT_EQAA_READS_MASK 0x00000800L
#define DB_DEBUG3__DISABLE_OP_Z_DATA_FORWARDING_MASK 0x00001000L
#define DB_DEBUG3__DISABLE_OP_DF_BYPASS_MASK 0x00002000L
#define DB_DEBUG3__DISABLE_OP_DF_WRITE_COMBINE_MASK 0x00004000L
#define DB_DEBUG3__DISABLE_OP_DF_DIRECT_FEEDBACK_MASK 0x00008000L
#define DB_DEBUG3__ALLOW_RF2P_RW_COLLISION_MASK 0x00010000L
#define DB_DEBUG3__SLOW_PREZ_TO_A2M_OMASK_RATE_MASK 0x00020000L
#define DB_DEBUG3__DISABLE_OP_S_DATA_FORWARDING_MASK 0x00040000L
#define DB_DEBUG3__DISABLE_TC_UPDATE_WRITE_COMBINE_MASK 0x00080000L
#define DB_DEBUG3__DISABLE_HZ_TC_WRITE_COMBINE_MASK 0x00100000L
#define DB_DEBUG3__ENABLE_RECOMP_ZDIRTY_SUPPRESSION_OPT_MASK 0x00200000L
#define DB_DEBUG3__ENABLE_TC_MA_ROUND_ROBIN_ARB_MASK 0x00400000L
#define DB_DEBUG3__DISABLE_RAM_READ_SUPPRESION_ON_FWD_MASK 0x00800000L
#define DB_DEBUG3__DISABLE_EQAA_A2M_PERF_OPT_MASK 0x01000000L
#define DB_DEBUG3__DISABLE_DI_DT_STALL_MASK 0x02000000L
#define DB_DEBUG3__ENABLE_DB_PROCESS_RESET_MASK 0x04000000L
#define DB_DEBUG3__DISABLE_OVERRASTERIZATION_FIX_MASK 0x08000000L
#define DB_DEBUG3__DONT_INSERT_CONTEXT_SUSPEND_MASK 0x10000000L
#define DB_DEBUG3__DONT_DELETE_CONTEXT_SUSPEND_MASK 0x20000000L
#define DB_DEBUG3__DISABLE_4XAA_2P_DELAYED_WRITE_MASK 0x40000000L
#define DB_DEBUG3__DISABLE_4XAA_2P_INTERLEAVED_PMASK_MASK 0x80000000L

// DB_DEBUG4
#define DB_DEBUG4__DISABLE_QC_Z_MASK_SUMMATION_MASK 0x00000001L
#define DB_DEBUG4__DISABLE_QC_STENCIL_MASK_SUMMATION_MASK 0x00000002L
#define DB_DEBUG4__DISABLE_RESUMM_TO_SINGLE_STENCIL_MASK 0x00000004L
#define DB_DEBUG4__DISABLE_PREZ_POSTZ_DTILE_CONFLICT_STALL_MASK 0x00000008L
#define DB_DEBUG4__DISABLE_4XAA_2P_ZD_HOLDOFF_MASK 0x00000010L
#define DB_DEBUG4__ENABLE_A2M_DQUAD_OPTIMIZATION_MASK 0x00000020L
#define DB_DEBUG4__ENABLE_DBCB_SLOW_FORMAT_COLLAPSE_MASK 0x00000040L
#define DB_DEBUG4__ALWAYS_ON_RMI_CLK_EN_MASK 0x00000080L
#define DB_DEBUG4__DFSM_CONVERT_PASSTHROUGH_TO_BYPASS_MASK 0x00000100L
#define DB_DEBUG4__DISABLE_UNMAPPED_Z_INDICATOR_MASK 0x00000200L
#define DB_DEBUG4__DISABLE_UNMAPPED_S_INDICATOR_MASK 0x00000400L
#define DB_DEBUG4__DISABLE_UNMAPPED_H_INDICATOR_MASK 0x00000800L
#define DB_DEBUG4__DISABLE_SEPARATE_DFSM_CLK_MASK 0x00001000L
#define DB_DEBUG4__DISABLE_DTT_FAST_HTILENACK_LOOKUP_MASK 0x00002000L
#define DB_DEBUG4__DISABLE_RESCHECK_MEMCOHER_OPTIMIZATION_MASK 0x00004000L
#define DB_DEBUG4__DISABLE_TS_WRITE_L0_MASK 0x00008000L
#define DB_DEBUG4__DISABLE_DYNAMIC_RAM_LIGHT_SLEEP_MODE_MASK 0x00010000L
#define DB_DEBUG4__DISABLE_HIZ_Q1_TS_COLLISION_DETECT_MASK 0x00020000L
#define DB_DEBUG4__DISABLE_HIZ_Q2_TS_COLLISION_DETECT_MASK 0x00040000L
#define DB_DEBUG4__DB_EXTRA_DEBUG4_MASK 0xfff80000L

// DB_RMI_CACHE_POLICY
#define DB_RMI_CACHE_POLICY__Z_RD_MASK 0x00000001L
#define DB_RMI_CACHE_POLICY__S_RD_MASK 0x00000002L
#define DB_RMI_CACHE_POLICY__HTILE_RD_MASK 0x00000004L
#define DB_RMI_CACHE_POLICY__Z_WR_MASK 0x00000100L
#define DB_RMI_CACHE_POLICY__S_WR_MASK 0x00000200L
#define DB_RMI_CACHE_POLICY__HTILE_WR_MASK 0x00000400L
#define DB_RMI_CACHE_POLICY__ZPCPSD_WR_MASK 0x00000800L
#define DB_RMI_CACHE_POLICY__CC_RD_MASK 0x00010000L
#define DB_RMI_CACHE_POLICY__FMASK_RD_MASK 0x00020000L
#define DB_RMI_CACHE_POLICY__CMASK_RD_MASK 0x00040000L
#define DB_RMI_CACHE_POLICY__DCC_RD_MASK 0x00080000L
#define DB_RMI_CACHE_POLICY__CC_WR_MASK 0x01000000L
#define DB_RMI_CACHE_POLICY__FMASK_WR_MASK 0x02000000L
#define DB_RMI_CACHE_POLICY__CMASK_WR_MASK 0x04000000L
#define DB_RMI_CACHE_POLICY__DCC_WR_MASK 0x08000000L

// DB_CREDIT_LIMIT
#define DB_CREDIT_LIMIT__DB_SC_TILE_CREDITS_MASK 0x0000001fL
#define DB_CREDIT_LIMIT__DB_SC_QUAD_CREDITS_MASK 0x000003e0L
#define DB_CREDIT_LIMIT__DB_CB_LQUAD_CREDITS_MASK 0x00001c00L
#define DB_CREDIT_LIMIT__DB_CB_TILE_CREDITS_MASK 0x7f000000L

// DB_WATERMARKS
#define DB_WATERMARKS__DEPTH_FREE_MASK 0x0000001fL
#define DB_WATERMARKS__DEPTH_FLUSH_MASK 0x000007e0L
#define DB_WATERMARKS__FORCE_SUMMARIZE_MASK 0x00007800L
#define DB_WATERMARKS__DEPTH_PENDING_FREE_MASK 0x000f8000L
#define DB_WATERMARKS__DEPTH_CACHELINE_FREE_MASK 0x0ff00000L
#define DB_WATERMARKS__AUTO_FLUSH_HTILE_MASK 0x40000000L
#define DB_WATERMARKS__AUTO_FLUSH_QUAD_MASK 0x80000000L

// DB_EXCEPTION_CONTROL
#define DB_EXCEPTION_CONTROL__EARLY_Z_PANIC_DISABLE_MASK 0x00000001L
#define DB_EXCEPTION_CONTROL__LATE_Z_PANIC_DISABLE_MASK 0x00000002L
#define DB_EXCEPTION_CONTROL__RE_Z_PANIC_DISABLE_MASK 0x00000004L

// DB_SUBTILE_CONTROL
#define DB_SUBTILE_CONTROL__MSAA1_X_MASK 0x00000003L
#define DB_SUBTILE_CONTROL__MSAA1_Y_MASK 0x0000000cL
#define DB_SUBTILE_CONTROL__MSAA2_X_MASK 0x00000030L
#define DB_SUBTILE_CONTROL__MSAA2_Y_MASK 0x000000c0L
#define DB_SUBTILE_CONTROL__MSAA4_X_MASK 0x00000300L
#define DB_SUBTILE_CONTROL__MSAA4_Y_MASK 0x00000c00L
#define DB_SUBTILE_CONTROL__MSAA8_X_MASK 0x00003000L
#define DB_SUBTILE_CONTROL__MSAA8_Y_MASK 0x0000c000L
#define DB_SUBTILE_CONTROL__MSAA16_X_MASK 0x00030000L
#define DB_SUBTILE_CONTROL__MSAA16_Y_MASK 0x000c0000L

// DB_FREE_CACHELINES
#define DB_FREE_CACHELINES__FREE_DTILE_DEPTH_MASK 0x0000007fL
#define DB_FREE_CACHELINES__FREE_PLANE_DEPTH_MASK 0x00003f80L
#define DB_FREE_CACHELINES__FREE_Z_DEPTH_MASK 0x000fc000L
#define DB_FREE_CACHELINES__FREE_HTILE_DEPTH_MASK 0x00f00000L
#define DB_FREE_CACHELINES__QUAD_READ_REQS_MASK 0xff000000L

// DB_FIFO_DEPTH1
#define DB_FIFO_DEPTH1__DB_RMI_RDREQ_CREDITS_MASK 0x0000001fL
#define DB_FIFO_DEPTH1__DB_RMI_WRREQ_CREDITS_MASK 0x000003e0L
#define DB_FIFO_DEPTH1__MCC_DEPTH_MASK 0x0000fc00L
#define DB_FIFO_DEPTH1__QC_DEPTH_MASK 0x001f0000L
#define DB_FIFO_DEPTH1__LTILE_PROBE_FIFO_DEPTH_MASK 0x1fe00000L

// DB_FIFO_DEPTH2
#define DB_FIFO_DEPTH2__EQUAD_FIFO_DEPTH_MASK 0x000000ffL
#define DB_FIFO_DEPTH2__ETILE_OP_FIFO_DEPTH_MASK 0x00007f00L
#define DB_FIFO_DEPTH2__LQUAD_FIFO_DEPTH_MASK 0x01ff8000L
#define DB_FIFO_DEPTH2__LTILE_OP_FIFO_DEPTH_MASK 0xfe000000L

// DB_RING_CONTROL
#define DB_RING_CONTROL__COUNTER_CONTROL_MASK 0x00000003L

// DB_MEM_ARB_WATERMARKS
#define DB_MEM_ARB_WATERMARKS__CLIENT0_WATERMARK_MASK 0x00000007L
#define DB_MEM_ARB_WATERMARKS__CLIENT1_WATERMARK_MASK 0x00000700L
#define DB_MEM_ARB_WATERMARKS__CLIENT2_WATERMARK_MASK 0x00070000L
#define DB_MEM_ARB_WATERMARKS__CLIENT3_WATERMARK_MASK 0x07000000L

// DB_DFSM_CONFIG
#define DB_DFSM_CONFIG__BYPASS_DFSM_MASK 0x00000001L
#define DB_DFSM_CONFIG__DISABLE_PUNCHOUT_MASK 0x00000002L
#define DB_DFSM_CONFIG__DISABLE_POPS_MASK 0x00000004L
#define DB_DFSM_CONFIG__FORCE_FLUSH_MASK 0x00000008L
#define DB_DFSM_CONFIG__MIDDLE_PIPE_MAX_DEPTH_MASK 0x00007f00L

// DB_DFSM_WATERMARK
#define DB_DFSM_WATERMARK__DFSM_HIGH_WATERMARK_MASK 0x0000ffffL
#define DB_DFSM_WATERMARK__POPS_HIGH_WATERMARK_MASK 0xffff0000L

// DB_DFSM_TILES_IN_FLIGHT
#define DB_DFSM_TILES_IN_FLIGHT__HIGH_WATERMARK_MASK 0x0000ffffL
#define DB_DFSM_TILES_IN_FLIGHT__HARD_LIMIT_MASK 0xffff0000L

// DB_DFSM_PRIMS_IN_FLIGHT
#define DB_DFSM_PRIMS_IN_FLIGHT__HIGH_WATERMARK_MASK 0x0000ffffL
#define DB_DFSM_PRIMS_IN_FLIGHT__HARD_LIMIT_MASK 0xffff0000L

// DB_DFSM_WATCHDOG
#define DB_DFSM_WATCHDOG__TIMER_TARGET_MASK 0xffffffffL

// DB_DFSM_FLUSH_ENABLE
#define DB_DFSM_FLUSH_ENABLE__PRIMARY_EVENTS_MASK 0x000003ffL
#define DB_DFSM_FLUSH_ENABLE__AUX_FORCE_PASSTHRU_MASK 0x0f000000L
#define DB_DFSM_FLUSH_ENABLE__AUX_EVENTS_MASK 0xf0000000L

// DB_DFSM_FLUSH_AUX_EVENT
#define DB_DFSM_FLUSH_AUX_EVENT__EVENT_A_MASK 0x000000ffL
#define DB_DFSM_FLUSH_AUX_EVENT__EVENT_B_MASK 0x0000ff00L
#define DB_DFSM_FLUSH_AUX_EVENT__EVENT_C_MASK 0x00ff0000L
#define DB_DFSM_FLUSH_AUX_EVENT__EVENT_D_MASK 0xff000000L

// DB_READ_DEBUG_0
#define DB_READ_DEBUG_0__BUSY_DATA0_MASK 0xffffffffL

// DB_READ_DEBUG_1
#define DB_READ_DEBUG_1__BUSY_DATA1_MASK 0xffffffffL

// DB_READ_DEBUG_2
#define DB_READ_DEBUG_2__BUSY_DATA2_MASK 0xffffffffL

// DB_READ_DEBUG_3
#define DB_READ_DEBUG_3__DEBUG_DATA_MASK 0xffffffffL

// DB_READ_DEBUG_4
#define DB_READ_DEBUG_4__DEBUG_DATA_MASK 0xffffffffL

// DB_READ_DEBUG_5
#define DB_READ_DEBUG_5__DEBUG_DATA_MASK 0xffffffffL

// DB_READ_DEBUG_6
#define DB_READ_DEBUG_6__DEBUG_DATA_MASK 0xffffffffL

// DB_READ_DEBUG_7
#define DB_READ_DEBUG_7__DEBUG_DATA_MASK 0xffffffffL

// DB_READ_DEBUG_8
#define DB_READ_DEBUG_8__DEBUG_DATA_MASK 0xffffffffL

// DB_READ_DEBUG_9
#define DB_READ_DEBUG_9__DEBUG_DATA_MASK 0xffffffffL

// DB_READ_DEBUG_A
#define DB_READ_DEBUG_A__DEBUG_DATA_MASK 0xffffffffL

// DB_READ_DEBUG_B
#define DB_READ_DEBUG_B__DEBUG_DATA_MASK 0xffffffffL

// DB_READ_DEBUG_C
#define DB_READ_DEBUG_C__DEBUG_DATA_MASK 0xffffffffL

// DB_READ_DEBUG_D
#define DB_READ_DEBUG_D__DEBUG_DATA_MASK 0xffffffffL

// DB_READ_DEBUG_E
#define DB_READ_DEBUG_E__DEBUG_DATA_MASK 0xffffffffL

// DB_READ_DEBUG_F
#define DB_READ_DEBUG_F__DEBUG_DATA_MASK 0xffffffffL

// DB_Z_READ_BASE
#define DB_Z_READ_BASE__BASE_256B_MASK 0xffffffffL

// DB_Z_READ_BASE_HI
#define DB_Z_READ_BASE_HI__BASE_HI_MASK 0x000000ffL

// DB_STENCIL_READ_BASE
#define DB_STENCIL_READ_BASE__BASE_256B_MASK 0xffffffffL

// DB_STENCIL_READ_BASE_HI
#define DB_STENCIL_READ_BASE_HI__BASE_HI_MASK 0x000000ffL

// DB_Z_WRITE_BASE
#define DB_Z_WRITE_BASE__BASE_256B_MASK 0xffffffffL

// DB_Z_WRITE_BASE_HI
#define DB_Z_WRITE_BASE_HI__BASE_HI_MASK 0x000000ffL

// DB_STENCIL_WRITE_BASE
#define DB_STENCIL_WRITE_BASE__BASE_256B_MASK 0xffffffffL

// DB_STENCIL_WRITE_BASE_HI
#define DB_STENCIL_WRITE_BASE_HI__BASE_HI_MASK 0x000000ffL

// DB_DFSM_CONTROL
#define DB_DFSM_CONTROL__PUNCHOUT_MODE_MASK 0x00000003L
#define DB_DFSM_CONTROL__POPS_DRAIN_PS_ON_OVERLAP_MASK 0x00000004L
#define DB_DFSM_CONTROL__DISALLOW_OVERFLOW_MASK 0x00000008L

// DB_Z_INFO
#define DB_Z_INFO__FORMAT_MASK 0x00000003L
#define DB_Z_INFO__NUM_SAMPLES_MASK 0x0000000cL
#define DB_Z_INFO__SW_MODE_MASK 0x000001f0L
#define DB_Z_INFO__PARTIALLY_RESIDENT_MASK 0x00001000L
#define DB_Z_INFO__FAULT_BEHAVIOR_MASK 0x00006000L
#define DB_Z_INFO__ITERATE_FLUSH_MASK 0x00008000L
#define DB_Z_INFO__MAXMIP_MASK 0x000f0000L
#define DB_Z_INFO__DECOMPRESS_ON_N_ZPLANES_MASK 0x07800000L
#define DB_Z_INFO__ALLOW_EXPCLEAR_MASK 0x08000000L
#define DB_Z_INFO__READ_SIZE_MASK 0x10000000L
#define DB_Z_INFO__TILE_SURFACE_ENABLE_MASK 0x20000000L
#define DB_Z_INFO__CLEAR_DISALLOWED_MASK 0x40000000L
#define DB_Z_INFO__ZRANGE_PRECISION_MASK 0x80000000L

// DB_Z_INFO2
#define DB_Z_INFO2__EPITCH_MASK 0x0000ffffL

// DB_STENCIL_INFO
#define DB_STENCIL_INFO__FORMAT_MASK 0x00000001L
#define DB_STENCIL_INFO__SW_MODE_MASK 0x000001f0L
#define DB_STENCIL_INFO__PARTIALLY_RESIDENT_MASK 0x00001000L
#define DB_STENCIL_INFO__FAULT_BEHAVIOR_MASK 0x00006000L
#define DB_STENCIL_INFO__ITERATE_FLUSH_MASK 0x00008000L
#define DB_STENCIL_INFO__ALLOW_EXPCLEAR_MASK 0x08000000L
#define DB_STENCIL_INFO__TILE_STENCIL_DISABLE_MASK 0x20000000L
#define DB_STENCIL_INFO__CLEAR_DISALLOWED_MASK 0x40000000L

// DB_STENCIL_INFO2
#define DB_STENCIL_INFO2__EPITCH_MASK 0x0000ffffL

// DB_DEPTH_SIZE
#define DB_DEPTH_SIZE__X_MAX_MASK 0x00003fffL
#define DB_DEPTH_SIZE__Y_MAX_MASK 0x3fff0000L

// DB_DEPTH_VIEW
#define DB_DEPTH_VIEW__SLICE_START_MASK 0x000007ffL
#define DB_DEPTH_VIEW__SLICE_MAX_MASK 0x00ffe000L
#define DB_DEPTH_VIEW__Z_READ_ONLY_MASK 0x01000000L
#define DB_DEPTH_VIEW__STENCIL_READ_ONLY_MASK 0x02000000L
#define DB_DEPTH_VIEW__MIPID_MASK 0x3c000000L

// DB_RENDER_FILTER
#define DB_RENDER_FILTER__PS_INVOKE_MASK_MASK 0x0000ffffL

// DB_RENDER_CONTROL
#define DB_RENDER_CONTROL__DEPTH_CLEAR_ENABLE_MASK 0x00000001L
#define DB_RENDER_CONTROL__STENCIL_CLEAR_ENABLE_MASK 0x00000002L
#define DB_RENDER_CONTROL__DEPTH_COPY_MASK 0x00000004L
#define DB_RENDER_CONTROL__STENCIL_COPY_MASK 0x00000008L
#define DB_RENDER_CONTROL__RESUMMARIZE_ENABLE_MASK 0x00000010L
#define DB_RENDER_CONTROL__STENCIL_COMPRESS_DISABLE_MASK 0x00000020L
#define DB_RENDER_CONTROL__DEPTH_COMPRESS_DISABLE_MASK 0x00000040L
#define DB_RENDER_CONTROL__COPY_CENTROID_MASK 0x00000080L
#define DB_RENDER_CONTROL__COPY_SAMPLE_MASK 0x00000f00L
#define DB_RENDER_CONTROL__DECOMPRESS_ENABLE_MASK 0x00001000L

// DB_COUNT_CONTROL
#define DB_COUNT_CONTROL__ZPASS_INCREMENT_DISABLE_MASK 0x00000001L
#define DB_COUNT_CONTROL__PERFECT_ZPASS_COUNTS_MASK 0x00000002L
#define DB_COUNT_CONTROL__SAMPLE_RATE_MASK 0x00000070L
#define DB_COUNT_CONTROL__ZPASS_ENABLE_MASK 0x00000f00L
#define DB_COUNT_CONTROL__ZFAIL_ENABLE_MASK 0x0000f000L
#define DB_COUNT_CONTROL__SFAIL_ENABLE_MASK 0x000f0000L
#define DB_COUNT_CONTROL__DBFAIL_ENABLE_MASK 0x00f00000L
#define DB_COUNT_CONTROL__SLICE_EVEN_ENABLE_MASK 0x0f000000L
#define DB_COUNT_CONTROL__SLICE_ODD_ENABLE_MASK 0xf0000000L

// DB_RENDER_OVERRIDE
#define DB_RENDER_OVERRIDE__FORCE_HIZ_ENABLE_MASK 0x00000003L
#define DB_RENDER_OVERRIDE__FORCE_HIS_ENABLE0_MASK 0x0000000cL
#define DB_RENDER_OVERRIDE__FORCE_HIS_ENABLE1_MASK 0x00000030L
#define DB_RENDER_OVERRIDE__FORCE_SHADER_Z_ORDER_MASK 0x00000040L
#define DB_RENDER_OVERRIDE__FAST_Z_DISABLE_MASK 0x00000080L
#define DB_RENDER_OVERRIDE__FAST_STENCIL_DISABLE_MASK 0x00000100L
#define DB_RENDER_OVERRIDE__NOOP_CULL_DISABLE_MASK 0x00000200L
#define DB_RENDER_OVERRIDE__FORCE_COLOR_KILL_MASK 0x00000400L
#define DB_RENDER_OVERRIDE__FORCE_Z_READ_MASK 0x00000800L
#define DB_RENDER_OVERRIDE__FORCE_STENCIL_READ_MASK 0x00001000L
#define DB_RENDER_OVERRIDE__FORCE_FULL_Z_RANGE_MASK 0x00006000L
#define DB_RENDER_OVERRIDE__FORCE_QC_SMASK_CONFLICT_MASK 0x00008000L
#define DB_RENDER_OVERRIDE__DISABLE_VIEWPORT_CLAMP_MASK 0x00010000L
#define DB_RENDER_OVERRIDE__IGNORE_SC_ZRANGE_MASK 0x00020000L
#define DB_RENDER_OVERRIDE__DISABLE_FULLY_COVERED_MASK 0x00040000L
#define DB_RENDER_OVERRIDE__FORCE_Z_LIMIT_SUMM_MASK 0x00180000L
#define DB_RENDER_OVERRIDE__MAX_TILES_IN_DTT_MASK 0x03e00000L
#define DB_RENDER_OVERRIDE__DISABLE_TILE_RATE_TILES_MASK 0x04000000L
#define DB_RENDER_OVERRIDE__FORCE_Z_DIRTY_MASK 0x08000000L
#define DB_RENDER_OVERRIDE__FORCE_STENCIL_DIRTY_MASK 0x10000000L
#define DB_RENDER_OVERRIDE__FORCE_Z_VALID_MASK 0x20000000L
#define DB_RENDER_OVERRIDE__FORCE_STENCIL_VALID_MASK 0x40000000L
#define DB_RENDER_OVERRIDE__PRESERVE_COMPRESSION_MASK 0x80000000L

// DB_RENDER_OVERRIDE2
#define DB_RENDER_OVERRIDE2__PARTIAL_SQUAD_LAUNCH_CONTROL_MASK 0x00000003L
#define DB_RENDER_OVERRIDE2__PARTIAL_SQUAD_LAUNCH_COUNTDOWN_MASK 0x0000001cL
#define DB_RENDER_OVERRIDE2__DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION_MASK 0x00000020L
#define DB_RENDER_OVERRIDE2__DISABLE_SMEM_EXPCLEAR_OPTIMIZATION_MASK 0x00000040L
#define DB_RENDER_OVERRIDE2__DISABLE_COLOR_ON_VALIDATION_MASK 0x00000080L
#define DB_RENDER_OVERRIDE2__DECOMPRESS_Z_ON_FLUSH_MASK 0x00000100L
#define DB_RENDER_OVERRIDE2__DISABLE_REG_SNOOP_MASK 0x00000200L
#define DB_RENDER_OVERRIDE2__DEPTH_BOUNDS_HIER_DEPTH_DISABLE_MASK 0x00000400L
#define DB_RENDER_OVERRIDE2__SEPARATE_HIZS_FUNC_ENABLE_MASK 0x00000800L
#define DB_RENDER_OVERRIDE2__HIZ_ZFUNC_MASK 0x00007000L
#define DB_RENDER_OVERRIDE2__HIS_SFUNC_FF_MASK 0x00038000L
#define DB_RENDER_OVERRIDE2__HIS_SFUNC_BF_MASK 0x001c0000L
#define DB_RENDER_OVERRIDE2__PRESERVE_ZRANGE_MASK 0x00200000L
#define DB_RENDER_OVERRIDE2__PRESERVE_SRESULTS_MASK 0x00400000L
#define DB_RENDER_OVERRIDE2__DISABLE_FAST_PASS_MASK 0x00800000L
#define DB_RENDER_OVERRIDE2__ALLOW_PARTIAL_RES_HIER_KILL_MASK 0x02000000L

// DB_EQAA
#define DB_EQAA__MAX_ANCHOR_SAMPLES_MASK 0x00000007L
#define DB_EQAA__PS_ITER_SAMPLES_MASK 0x00000070L
#define DB_EQAA__MASK_EXPORT_NUM_SAMPLES_MASK 0x00000700L
#define DB_EQAA__ALPHA_TO_MASK_NUM_SAMPLES_MASK 0x00007000L
#define DB_EQAA__HIGH_QUALITY_INTERSECTIONS_MASK 0x00010000L
#define DB_EQAA__INCOHERENT_EQAA_READS_MASK 0x00020000L
#define DB_EQAA__INTERPOLATE_COMP_Z_MASK 0x00040000L
#define DB_EQAA__INTERPOLATE_SRC_Z_MASK 0x00080000L
#define DB_EQAA__STATIC_ANCHOR_ASSOCIATIONS_MASK 0x00100000L
#define DB_EQAA__ALPHA_TO_MASK_EQAA_DISABLE_MASK 0x00200000L
#define DB_EQAA__OVERRASTERIZATION_AMOUNT_MASK 0x07000000L
#define DB_EQAA__ENABLE_POSTZ_OVERRASTERIZATION_MASK 0x08000000L

// DB_SHADER_CONTROL
#define DB_SHADER_CONTROL__Z_EXPORT_ENABLE_MASK 0x00000001L
#define DB_SHADER_CONTROL__STENCIL_TEST_VAL_EXPORT_ENABLE_MASK 0x00000002L
#define DB_SHADER_CONTROL__STENCIL_OP_VAL_EXPORT_ENABLE_MASK 0x00000004L
#define DB_SHADER_CONTROL__Z_ORDER_MASK 0x00000030L
#define DB_SHADER_CONTROL__KILL_ENABLE_MASK 0x00000040L
#define DB_SHADER_CONTROL__COVERAGE_TO_MASK_ENABLE_MASK 0x00000080L
#define DB_SHADER_CONTROL__MASK_EXPORT_ENABLE_MASK 0x00000100L
#define DB_SHADER_CONTROL__EXEC_ON_HIER_FAIL_MASK 0x00000200L
#define DB_SHADER_CONTROL__EXEC_ON_NOOP_MASK 0x00000400L
#define DB_SHADER_CONTROL__ALPHA_TO_MASK_DISABLE_MASK 0x00000800L
#define DB_SHADER_CONTROL__DEPTH_BEFORE_SHADER_MASK 0x00001000L
#define DB_SHADER_CONTROL__CONSERVATIVE_Z_EXPORT_MASK 0x00006000L
#define DB_SHADER_CONTROL__DUAL_QUAD_DISABLE_MASK 0x00008000L
#define DB_SHADER_CONTROL__PRIMITIVE_ORDERED_PIXEL_SHADER_MASK 0x00010000L
#define DB_SHADER_CONTROL__EXEC_IF_OVERLAPPED_MASK 0x00020000L
#define DB_SHADER_CONTROL__POPS_OVERLAP_NUM_SAMPLES_MASK 0x00700000L

// DB_DEPTH_BOUNDS_MIN
#define DB_DEPTH_BOUNDS_MIN__MIN_MASK 0xffffffffL

// DB_DEPTH_BOUNDS_MAX
#define DB_DEPTH_BOUNDS_MAX__MAX_MASK 0xffffffffL

// DB_STENCIL_CLEAR
#define DB_STENCIL_CLEAR__CLEAR_MASK 0x000000ffL

// DB_DEPTH_CLEAR
#define DB_DEPTH_CLEAR__DEPTH_CLEAR_MASK 0xffffffffL

// DB_HTILE_DATA_BASE
#define DB_HTILE_DATA_BASE__BASE_256B_MASK 0xffffffffL

// DB_HTILE_DATA_BASE_HI
#define DB_HTILE_DATA_BASE_HI__BASE_HI_MASK 0x000000ffL

// DB_HTILE_SURFACE
#define DB_HTILE_SURFACE__FULL_CACHE_MASK 0x00000002L
#define DB_HTILE_SURFACE__HTILE_USES_PRELOAD_WIN_MASK 0x00000004L
#define DB_HTILE_SURFACE__PRELOAD_MASK 0x00000008L
#define DB_HTILE_SURFACE__PREFETCH_WIDTH_MASK 0x000003f0L
#define DB_HTILE_SURFACE__PREFETCH_HEIGHT_MASK 0x0000fc00L
#define DB_HTILE_SURFACE__DST_OUTSIDE_ZERO_TO_ONE_MASK 0x00010000L
#define DB_HTILE_SURFACE__PIPE_ALIGNED_MASK 0x00040000L
#define DB_HTILE_SURFACE__RB_ALIGNED_MASK 0x00080000L

// DB_PRELOAD_CONTROL
#define DB_PRELOAD_CONTROL__START_X_MASK 0x000000ffL
#define DB_PRELOAD_CONTROL__START_Y_MASK 0x0000ff00L
#define DB_PRELOAD_CONTROL__MAX_X_MASK 0x00ff0000L
#define DB_PRELOAD_CONTROL__MAX_Y_MASK 0xff000000L

// DB_STENCILREFMASK
#define DB_STENCILREFMASK__STENCILTESTVAL_MASK 0x000000ffL
#define DB_STENCILREFMASK__STENCILMASK_MASK 0x0000ff00L
#define DB_STENCILREFMASK__STENCILWRITEMASK_MASK 0x00ff0000L
#define DB_STENCILREFMASK__STENCILOPVAL_MASK 0xff000000L

// DB_STENCILREFMASK_BF
#define DB_STENCILREFMASK_BF__STENCILTESTVAL_BF_MASK 0x000000ffL
#define DB_STENCILREFMASK_BF__STENCILMASK_BF_MASK 0x0000ff00L
#define DB_STENCILREFMASK_BF__STENCILWRITEMASK_BF_MASK 0x00ff0000L
#define DB_STENCILREFMASK_BF__STENCILOPVAL_BF_MASK 0xff000000L

// DB_SRESULTS_COMPARE_STATE0
#define DB_SRESULTS_COMPARE_STATE0__COMPAREFUNC0_MASK 0x00000007L
#define DB_SRESULTS_COMPARE_STATE0__COMPAREVALUE0_MASK 0x00000ff0L
#define DB_SRESULTS_COMPARE_STATE0__COMPAREMASK0_MASK 0x000ff000L
#define DB_SRESULTS_COMPARE_STATE0__ENABLE0_MASK 0x01000000L

// DB_SRESULTS_COMPARE_STATE1
#define DB_SRESULTS_COMPARE_STATE1__COMPAREFUNC1_MASK 0x00000007L
#define DB_SRESULTS_COMPARE_STATE1__COMPAREVALUE1_MASK 0x00000ff0L
#define DB_SRESULTS_COMPARE_STATE1__COMPAREMASK1_MASK 0x000ff000L
#define DB_SRESULTS_COMPARE_STATE1__ENABLE1_MASK 0x01000000L

// DB_DEPTH_CONTROL
#define DB_DEPTH_CONTROL__STENCIL_ENABLE_MASK 0x00000001L
#define DB_DEPTH_CONTROL__Z_ENABLE_MASK 0x00000002L
#define DB_DEPTH_CONTROL__Z_WRITE_ENABLE_MASK 0x00000004L
#define DB_DEPTH_CONTROL__DEPTH_BOUNDS_ENABLE_MASK 0x00000008L
#define DB_DEPTH_CONTROL__ZFUNC_MASK 0x00000070L
#define DB_DEPTH_CONTROL__BACKFACE_ENABLE_MASK 0x00000080L
#define DB_DEPTH_CONTROL__STENCILFUNC_MASK 0x00000700L
#define DB_DEPTH_CONTROL__STENCILFUNC_BF_MASK 0x00700000L
#define DB_DEPTH_CONTROL__ENABLE_COLOR_WRITES_ON_DEPTH_FAIL_MASK 0x40000000L
#define DB_DEPTH_CONTROL__DISABLE_COLOR_WRITES_ON_DEPTH_PASS_MASK 0x80000000L

// DB_STENCIL_CONTROL
#define DB_STENCIL_CONTROL__STENCILFAIL_MASK 0x0000000fL
#define DB_STENCIL_CONTROL__STENCILZPASS_MASK 0x000000f0L
#define DB_STENCIL_CONTROL__STENCILZFAIL_MASK 0x00000f00L
#define DB_STENCIL_CONTROL__STENCILFAIL_BF_MASK 0x0000f000L
#define DB_STENCIL_CONTROL__STENCILZPASS_BF_MASK 0x000f0000L
#define DB_STENCIL_CONTROL__STENCILZFAIL_BF_MASK 0x00f00000L

// DB_ALPHA_TO_MASK
#define DB_ALPHA_TO_MASK__ALPHA_TO_MASK_ENABLE_MASK 0x00000001L
#define DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET0_MASK 0x00000300L
#define DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET1_MASK 0x00000c00L
#define DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET2_MASK 0x00003000L
#define DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET3_MASK 0x0000c000L
#define DB_ALPHA_TO_MASK__OFFSET_ROUND_MASK 0x00010000L

// DB_ZPASS_COUNT_LOW
#define DB_ZPASS_COUNT_LOW__COUNT_LOW_MASK 0xffffffffL

// DB_ZPASS_COUNT_HI
#define DB_ZPASS_COUNT_HI__COUNT_HI_MASK 0x7fffffffL

// DB_OCCLUSION_COUNT0_LOW
#define DB_OCCLUSION_COUNT0_LOW__COUNT_LOW_MASK 0xffffffffL

// DB_OCCLUSION_COUNT0_HI
#define DB_OCCLUSION_COUNT0_HI__COUNT_HI_MASK 0x7fffffffL

// DB_OCCLUSION_COUNT1_LOW
#define DB_OCCLUSION_COUNT1_LOW__COUNT_LOW_MASK 0xffffffffL

// DB_OCCLUSION_COUNT1_HI
#define DB_OCCLUSION_COUNT1_HI__COUNT_HI_MASK 0x7fffffffL

// DB_OCCLUSION_COUNT2_LOW
#define DB_OCCLUSION_COUNT2_LOW__COUNT_LOW_MASK 0xffffffffL

// DB_OCCLUSION_COUNT2_HI
#define DB_OCCLUSION_COUNT2_HI__COUNT_HI_MASK 0x7fffffffL

// DB_OCCLUSION_COUNT3_LOW
#define DB_OCCLUSION_COUNT3_LOW__COUNT_LOW_MASK 0xffffffffL

// DB_OCCLUSION_COUNT3_HI
#define DB_OCCLUSION_COUNT3_HI__COUNT_HI_MASK 0x7fffffffL

// DB_PERFCOUNTER0_LO
#define DB_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// DB_PERFCOUNTER1_LO
#define DB_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// DB_PERFCOUNTER2_LO
#define DB_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// DB_PERFCOUNTER3_LO
#define DB_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// DB_PERFCOUNTER0_HI
#define DB_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// DB_PERFCOUNTER1_HI
#define DB_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// DB_PERFCOUNTER2_HI
#define DB_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// DB_PERFCOUNTER3_HI
#define DB_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// DB_PERFCOUNTER0_SELECT
#define DB_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0x000003ffL
#define DB_PERFCOUNTER0_SELECT__PERF_SEL1_MASK 0x000ffc00L
#define DB_PERFCOUNTER0_SELECT__CNTR_MODE_MASK 0x00f00000L
#define DB_PERFCOUNTER0_SELECT__PERF_MODE1_MASK 0x0f000000L
#define DB_PERFCOUNTER0_SELECT__PERF_MODE_MASK 0xf0000000L

// DB_PERFCOUNTER1_SELECT
#define DB_PERFCOUNTER1_SELECT__PERF_SEL_MASK 0x000003ffL
#define DB_PERFCOUNTER1_SELECT__PERF_SEL1_MASK 0x000ffc00L
#define DB_PERFCOUNTER1_SELECT__CNTR_MODE_MASK 0x00f00000L
#define DB_PERFCOUNTER1_SELECT__PERF_MODE1_MASK 0x0f000000L
#define DB_PERFCOUNTER1_SELECT__PERF_MODE_MASK 0xf0000000L

// DB_PERFCOUNTER2_SELECT
#define DB_PERFCOUNTER2_SELECT__PERF_SEL_MASK 0x000003ffL
#define DB_PERFCOUNTER2_SELECT__PERF_SEL1_MASK 0x000ffc00L
#define DB_PERFCOUNTER2_SELECT__CNTR_MODE_MASK 0x00f00000L
#define DB_PERFCOUNTER2_SELECT__PERF_MODE1_MASK 0x0f000000L
#define DB_PERFCOUNTER2_SELECT__PERF_MODE_MASK 0xf0000000L

// DB_PERFCOUNTER3_SELECT
#define DB_PERFCOUNTER3_SELECT__PERF_SEL_MASK 0x000003ffL
#define DB_PERFCOUNTER3_SELECT__PERF_SEL1_MASK 0x000ffc00L
#define DB_PERFCOUNTER3_SELECT__CNTR_MODE_MASK 0x00f00000L
#define DB_PERFCOUNTER3_SELECT__PERF_MODE1_MASK 0x0f000000L
#define DB_PERFCOUNTER3_SELECT__PERF_MODE_MASK 0xf0000000L

// DB_PERFCOUNTER0_SELECT1
#define DB_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK 0x000003ffL
#define DB_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK 0x000ffc00L
#define DB_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK 0x0f000000L
#define DB_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK 0xf0000000L

// DB_PERFCOUNTER1_SELECT1
#define DB_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK 0x000003ffL
#define DB_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK 0x000ffc00L
#define DB_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK 0x0f000000L
#define DB_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK 0xf0000000L

// DB_CGTT_CLK_CTRL_0
#define DB_CGTT_CLK_CTRL_0__ON_DELAY_MASK 0x0000000fL
#define DB_CGTT_CLK_CTRL_0__OFF_HYSTERESIS_MASK 0x00000ff0L
#define DB_CGTT_CLK_CTRL_0__RESERVED_MASK 0x0000f000L
#define DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE7_MASK 0x00010000L
#define DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE6_MASK 0x00020000L
#define DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE5_MASK 0x00040000L
#define DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE4_MASK 0x00080000L
#define DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE3_MASK 0x00100000L
#define DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE2_MASK 0x00200000L
#define DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE1_MASK 0x00400000L
#define DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE0_MASK 0x00800000L
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE7_MASK 0x01000000L
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE6_MASK 0x02000000L
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE5_MASK 0x04000000L
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE4_MASK 0x08000000L
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE3_MASK 0x10000000L
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE2_MASK 0x20000000L
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE1_MASK 0x40000000L
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE0_MASK 0x80000000L

// PA_CL_ENHANCE
#define PA_CL_ENHANCE__CLIP_VTX_REORDER_ENA_MASK 0x00000001L
#define PA_CL_ENHANCE__NUM_CLIP_SEQ_MASK 0x00000006L
#define PA_CL_ENHANCE__CLIPPED_PRIM_SEQ_STALL_MASK 0x00000008L
#define PA_CL_ENHANCE__VE_NAN_PROC_DISABLE_MASK 0x00000010L
#define PA_CL_ENHANCE__XTRA_DEBUG_REG_SEL_MASK 0x00000020L
#define PA_CL_ENHANCE__IGNORE_PIPELINE_RESET_MASK 0x00000040L
#define PA_CL_ENHANCE__KILL_INNER_EDGE_FLAGS_MASK 0x00000080L
#define PA_CL_ENHANCE__NGG_PA_TO_ALL_SC_MASK 0x00000100L
#define PA_CL_ENHANCE__TC_LATENCY_TIME_STAMP_RESOLUTION_MASK 0x00000600L
#define PA_CL_ENHANCE__NGG_BYPASS_PRIM_FILTER_MASK 0x00000800L
#define PA_CL_ENHANCE__NGG_SIDEBAND_MEMORY_DEPTH_MASK 0x00003000L
#define PA_CL_ENHANCE__NGG_PRIM_INDICES_FIFO_DEPTH_MASK 0x0001c000L
#define PA_CL_ENHANCE__ECO_SPARE3_MASK 0x10000000L
#define PA_CL_ENHANCE__ECO_SPARE2_MASK 0x20000000L
#define PA_CL_ENHANCE__ECO_SPARE1_MASK 0x40000000L
#define PA_CL_ENHANCE__ECO_SPARE0_MASK 0x80000000L

// PA_CL_RESET_DEBUG
#define PA_CL_RESET_DEBUG__CL_TRIV_DISC_DISABLE_MASK 0x00000001L

// PA_SIDEBAND_REQUEST_DELAYS
#define PA_SIDEBAND_REQUEST_DELAYS__RETRY_DELAY_MASK 0x0000ffffL
#define PA_SIDEBAND_REQUEST_DELAYS__INITIAL_DELAY_MASK 0xffff0000L

// PA_UTCL1_CNTL1
#define PA_UTCL1_CNTL1__FORCE_4K_L2_RESP_MASK 0x00000001L
#define PA_UTCL1_CNTL1__GPUVM_64K_DEFAULT_MASK 0x00000002L
#define PA_UTCL1_CNTL1__GPUVM_PERM_MODE_MASK 0x00000004L
#define PA_UTCL1_CNTL1__RESP_MODE_MASK 0x00000018L
#define PA_UTCL1_CNTL1__RESP_FAULT_MODE_MASK 0x00000060L
#define PA_UTCL1_CNTL1__CLIENTID_MASK 0x0000ff80L
#define PA_UTCL1_CNTL1__SPARE_MASK 0x00010000L
#define PA_UTCL1_CNTL1__ENABLE_PUSH_LFIFO_MASK 0x00020000L
#define PA_UTCL1_CNTL1__ENABLE_LFIFO_PRI_ARB_MASK 0x00040000L
#define PA_UTCL1_CNTL1__REG_INV_VMID_MASK 0x00780000L
#define PA_UTCL1_CNTL1__REG_INV_ALL_VMID_MASK 0x00800000L
#define PA_UTCL1_CNTL1__REG_INV_TOGGLE_MASK 0x01000000L
#define PA_UTCL1_CNTL1__INVALIDATE_ALL_VMID_MASK 0x02000000L
#define PA_UTCL1_CNTL1__FORCE_MISS_MASK 0x04000000L
#define PA_UTCL1_CNTL1__FORCE_IN_ORDER_MASK 0x08000000L
#define PA_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2_MASK 0x30000000L
#define PA_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2_MASK 0xc0000000L

// PA_UTCL1_CNTL2
#define PA_UTCL1_CNTL2__SPARE1_MASK 0x000000ffL
#define PA_UTCL1_CNTL2__SPARE2_MASK 0x00000100L
#define PA_UTCL1_CNTL2__MTYPE_OVRD_DIS_MASK 0x00000200L
#define PA_UTCL1_CNTL2__LINE_VALID_MASK 0x00000400L
#define PA_UTCL1_CNTL2__SPARE3_MASK 0x00000800L
#define PA_UTCL1_CNTL2__GPUVM_INV_MODE_MASK 0x00001000L
#define PA_UTCL1_CNTL2__ENABLE_SHOOTDOWN_OPT_MASK 0x00002000L
#define PA_UTCL1_CNTL2__FORCE_SNOOP_MASK 0x00004000L
#define PA_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK_MASK 0x00008000L
#define PA_UTCL1_CNTL2__SPARE4_MASK 0x00030000L
#define PA_UTCL1_CNTL2__ENABLE_PERF_EVENT_RD_WR_MASK 0x00040000L
#define PA_UTCL1_CNTL2__PERF_EVENT_RD_WR_MASK 0x00080000L
#define PA_UTCL1_CNTL2__ENABLE_PERF_EVENT_VMID_MASK 0x00100000L
#define PA_UTCL1_CNTL2__PERF_EVENT_VMID_MASK 0x01e00000L
#define PA_UTCL1_CNTL2__SPARE5_MASK 0x02000000L
#define PA_UTCL1_CNTL2__FORCE_FRAG_2M_TO_64K_MASK 0x04000000L
#define PA_UTCL1_CNTL2__RESERVED_MASK 0xf8000000L

// PA_SC_ENHANCE
#define PA_SC_ENHANCE__ENABLE_PA_SC_OUT_OF_ORDER_MASK 0x00000001L
#define PA_SC_ENHANCE__DISABLE_SC_DB_TILE_FIX_MASK 0x00000002L
#define PA_SC_ENHANCE__DISABLE_AA_MASK_FULL_FIX_MASK 0x00000004L
#define PA_SC_ENHANCE__ENABLE_1XMSAA_SAMPLE_LOCATIONS_MASK 0x00000008L
#define PA_SC_ENHANCE__ENABLE_1XMSAA_SAMPLE_LOC_CENTROID_MASK 0x00000010L
#define PA_SC_ENHANCE__DISABLE_SCISSOR_FIX_MASK 0x00000020L
#define PA_SC_ENHANCE__SEND_UNLIT_STILES_TO_PACKER_MASK 0x00000040L
#define PA_SC_ENHANCE__DISABLE_DUALGRAD_PERF_OPTIMIZATION_MASK 0x00000080L
#define PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_PRIM_MASK 0x00000100L
#define PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_SUPERTILE_MASK 0x00000200L
#define PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_TILE_MASK 0x00000400L
#define PA_SC_ENHANCE__DISABLE_PA_SC_GUIDANCE_MASK 0x00000800L
#define PA_SC_ENHANCE__DISABLE_EOV_ALL_CTRL_ONLY_COMBINATIONS_MASK 0x00001000L
#define PA_SC_ENHANCE__ENABLE_MULTICYCLE_BUBBLE_FREEZE_MASK 0x00002000L
#define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_PA_SC_GUIDANCE_MASK 0x00004000L
#define PA_SC_ENHANCE__ENABLE_OUT_OF_ORDER_POLY_MODE_MASK 0x00008000L
#define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_EOP_SYNC_NULL_PRIMS_LAST_MASK 0x00010000L
#define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_THRESHOLD_SWITCHING_MASK 0x00020000L
#define PA_SC_ENHANCE__ENABLE_OUT_OF_ORDER_THRESHOLD_SWITCH_AT_EOPG_ONLY_MASK 0x00040000L
#define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_DESIRED_FIFO_EMPTY_SWITCHING_MASK 0x00080000L
#define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_SELECTED_FIFO_EMPTY_SWITCHING_MASK 0x00100000L
#define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_EMPTY_SWITCHING_HYSTERYSIS_MASK 0x00200000L
#define PA_SC_ENHANCE__ENABLE_OUT_OF_ORDER_DESIRED_FIFO_IS_NEXT_FEID_MASK 0x00400000L
#define PA_SC_ENHANCE__DISABLE_OOO_NO_EOPG_SKEW_DESIRED_FIFO_IS_CURRENT_FIFO_MASK 0x00800000L
#define PA_SC_ENHANCE__OOO_DISABLE_EOP_ON_FIRST_LIVE_PRIM_HIT_MASK 0x01000000L
#define PA_SC_ENHANCE__OOO_DISABLE_EOPG_SKEW_THRESHOLD_SWITCHING_MASK 0x02000000L
#define PA_SC_ENHANCE__DISABLE_EOP_LINE_STIPPLE_RESET_MASK 0x04000000L
#define PA_SC_ENHANCE__DISABLE_VPZ_EOP_LINE_STIPPLE_RESET_MASK 0x08000000L
#define PA_SC_ENHANCE__IOO_DISABLE_SCAN_UNSELECTED_FIFOS_FOR_DUAL_GFX_RING_CHANGE_MASK 0x10000000L
#define PA_SC_ENHANCE__OOO_USE_ABSOLUTE_FIFO_COUNT_IN_THRESHOLD_SWITCHING_MASK 0x20000000L

// PA_SC_ENHANCE_1
#define PA_SC_ENHANCE_1__REALIGN_DQUADS_OVERRIDE_ENABLE_MASK 0x00000001L
#define PA_SC_ENHANCE_1__REALIGN_DQUADS_OVERRIDE_MASK 0x00000006L
#define PA_SC_ENHANCE_1__DISABLE_SC_BINNING_MASK 0x00000008L
#define PA_SC_ENHANCE_1__BYPASS_PBB_MASK 0x00000010L
#define PA_SC_ENHANCE_1__ECO_SPARE0_MASK 0x00000020L
#define PA_SC_ENHANCE_1__ECO_SPARE1_MASK 0x00000040L
#define PA_SC_ENHANCE_1__ECO_SPARE2_MASK 0x00000080L
#define PA_SC_ENHANCE_1__ECO_SPARE3_MASK 0x00000100L
#define PA_SC_ENHANCE_1__DISABLE_SC_PROCESS_RESET_PBB_MASK 0x00000200L
#define PA_SC_ENHANCE_1__DISABLE_PBB_SCISSOR_OPT_MASK 0x00000400L
#define PA_SC_ENHANCE_1__ENABLE_DFSM_FLUSH_EVENT_TO_FLUSH_POPS_CAM_MASK 0x00000800L
#define PA_SC_ENHANCE_1__DEBUG_PIXEL_PICKER_XY_UNPACK_MASK 0x00001000L
#define PA_SC_ENHANCE_1__DISABLE_PACKER_GRAD_FDCE_ENHANCE_MASK 0x00002000L
#define PA_SC_ENHANCE_1__DISABLE_SC_DB_TILE_INTF_FINE_CLOCK_GATE_MASK 0x00004000L
#define PA_SC_ENHANCE_1__DISABLE_SC_PIPELINE_RESET_LEGACY_MODE_TRANSITION_MASK 0x00008000L
#define PA_SC_ENHANCE_1__DISABLE_PACKER_ODC_ENHANCE_MASK 0x00010000L
#define PA_SC_ENHANCE_1__ALLOW_SCALE_LINE_WIDTH_PAD_WITH_BINNING_MASK 0x00020000L
#define PA_SC_ENHANCE_1__OPTIMAL_BIN_SELECTION_MASK 0x00040000L
#define PA_SC_ENHANCE_1__DISABLE_FORCE_SOP_ALL_EVENTS_MASK 0x00080000L
#define PA_SC_ENHANCE_1__DISABLE_PBB_CLK_OPTIMIZATION_MASK 0x00100000L
#define PA_SC_ENHANCE_1__DISABLE_PBB_SCISSOR_CLK_OPTIMIZATION_MASK 0x00200000L
#define PA_SC_ENHANCE_1__DISABLE_PBB_BINNING_CLK_OPTIMIZATION_MASK 0x00400000L
#define PA_SC_ENHANCE_1__RSVD_MASK 0xff800000L

// PA_SC_DSM_CNTL
#define PA_SC_DSM_CNTL__FORCE_EOV_REZ_0_MASK 0x00000001L
#define PA_SC_DSM_CNTL__FORCE_EOV_REZ_1_MASK 0x00000002L

// PA_SC_TILE_STEERING_CREST_OVERRIDE
#define PA_SC_TILE_STEERING_CREST_OVERRIDE__ONE_RB_MODE_ENABLE_MASK 0x00000001L
#define PA_SC_TILE_STEERING_CREST_OVERRIDE__SE_SELECT_MASK 0x00000006L
#define PA_SC_TILE_STEERING_CREST_OVERRIDE__RB_SELECT_MASK 0x00000060L

// PA_SC_FIFO_SIZE
#define PA_SC_FIFO_SIZE__SC_FRONTEND_PRIM_FIFO_SIZE_MASK 0x0000003fL
#define PA_SC_FIFO_SIZE__SC_BACKEND_PRIM_FIFO_SIZE_MASK 0x00007fc0L
#define PA_SC_FIFO_SIZE__SC_HIZ_TILE_FIFO_SIZE_MASK 0x001f8000L
#define PA_SC_FIFO_SIZE__SC_EARLYZ_TILE_FIFO_SIZE_MASK 0xffe00000L

// PA_SC_IF_FIFO_SIZE
#define PA_SC_IF_FIFO_SIZE__SC_DB_TILE_IF_FIFO_SIZE_MASK 0x0000003fL
#define PA_SC_IF_FIFO_SIZE__SC_DB_QUAD_IF_FIFO_SIZE_MASK 0x00000fc0L
#define PA_SC_IF_FIFO_SIZE__SC_SPI_IF_FIFO_SIZE_MASK 0x0003f000L
#define PA_SC_IF_FIFO_SIZE__SC_BCI_IF_FIFO_SIZE_MASK 0x00fc0000L

// PA_SC_PKR_WAVE_TABLE_CNTL
#define PA_SC_PKR_WAVE_TABLE_CNTL__SIZE_MASK 0x0000003fL

// PA_SC_FORCE_EOV_MAX_CNTS
#define PA_SC_FORCE_EOV_MAX_CNTS__FORCE_EOV_MAX_CLK_CNT_MASK 0x0000ffffL
#define PA_SC_FORCE_EOV_MAX_CNTS__FORCE_EOV_MAX_REZ_CNT_MASK 0xffff0000L

// PA_SC_BINNER_EVENT_CNTL_0
#define PA_SC_BINNER_EVENT_CNTL_0__RESERVED_0_MASK 0x00000003L
#define PA_SC_BINNER_EVENT_CNTL_0__SAMPLE_STREAMOUTSTATS1_MASK 0x0000000cL
#define PA_SC_BINNER_EVENT_CNTL_0__SAMPLE_STREAMOUTSTATS2_MASK 0x00000030L
#define PA_SC_BINNER_EVENT_CNTL_0__SAMPLE_STREAMOUTSTATS3_MASK 0x000000c0L
#define PA_SC_BINNER_EVENT_CNTL_0__CACHE_FLUSH_TS_MASK 0x00000300L
#define PA_SC_BINNER_EVENT_CNTL_0__CONTEXT_DONE_MASK 0x00000c00L
#define PA_SC_BINNER_EVENT_CNTL_0__CACHE_FLUSH_MASK 0x00003000L
#define PA_SC_BINNER_EVENT_CNTL_0__CS_PARTIAL_FLUSH_MASK 0x0000c000L
#define PA_SC_BINNER_EVENT_CNTL_0__VGT_STREAMOUT_SYNC_MASK 0x00030000L
#define PA_SC_BINNER_EVENT_CNTL_0__RESERVED_9_MASK 0x000c0000L
#define PA_SC_BINNER_EVENT_CNTL_0__VGT_STREAMOUT_RESET_MASK 0x00300000L
#define PA_SC_BINNER_EVENT_CNTL_0__END_OF_PIPE_INCR_DE_MASK 0x00c00000L
#define PA_SC_BINNER_EVENT_CNTL_0__END_OF_PIPE_IB_END_MASK 0x03000000L
#define PA_SC_BINNER_EVENT_CNTL_0__RST_PIX_CNT_MASK 0x0c000000L
#define PA_SC_BINNER_EVENT_CNTL_0__BREAK_BATCH_MASK 0x30000000L
#define PA_SC_BINNER_EVENT_CNTL_0__VS_PARTIAL_FLUSH_MASK 0xc0000000L

// PA_SC_BINNER_EVENT_CNTL_1
#define PA_SC_BINNER_EVENT_CNTL_1__PS_PARTIAL_FLUSH_MASK 0x00000003L
#define PA_SC_BINNER_EVENT_CNTL_1__FLUSH_HS_OUTPUT_MASK 0x0000000cL
#define PA_SC_BINNER_EVENT_CNTL_1__FLUSH_DFSM_MASK 0x00000030L
#define PA_SC_BINNER_EVENT_CNTL_1__RESET_TO_LOWEST_VGT_MASK 0x000000c0L
#define PA_SC_BINNER_EVENT_CNTL_1__CACHE_FLUSH_AND_INV_TS_EVENT_MASK 0x00000300L
#define PA_SC_BINNER_EVENT_CNTL_1__ZPASS_DONE_MASK 0x00000c00L
#define PA_SC_BINNER_EVENT_CNTL_1__CACHE_FLUSH_AND_INV_EVENT_MASK 0x00003000L
#define PA_SC_BINNER_EVENT_CNTL_1__PERFCOUNTER_START_MASK 0x0000c000L
#define PA_SC_BINNER_EVENT_CNTL_1__PERFCOUNTER_STOP_MASK 0x00030000L
#define PA_SC_BINNER_EVENT_CNTL_1__PIPELINESTAT_START_MASK 0x000c0000L
#define PA_SC_BINNER_EVENT_CNTL_1__PIPELINESTAT_STOP_MASK 0x00300000L
#define PA_SC_BINNER_EVENT_CNTL_1__PERFCOUNTER_SAMPLE_MASK 0x00c00000L
#define PA_SC_BINNER_EVENT_CNTL_1__FLUSH_ES_OUTPUT_MASK 0x03000000L
#define PA_SC_BINNER_EVENT_CNTL_1__FLUSH_GS_OUTPUT_MASK 0x0c000000L
#define PA_SC_BINNER_EVENT_CNTL_1__SAMPLE_PIPELINESTAT_MASK 0x30000000L
#define PA_SC_BINNER_EVENT_CNTL_1__SO_VGTSTREAMOUT_FLUSH_MASK 0xc0000000L

// PA_SC_BINNER_EVENT_CNTL_2
#define PA_SC_BINNER_EVENT_CNTL_2__SAMPLE_STREAMOUTSTATS_MASK 0x00000003L
#define PA_SC_BINNER_EVENT_CNTL_2__RESET_VTX_CNT_MASK 0x0000000cL
#define PA_SC_BINNER_EVENT_CNTL_2__BLOCK_CONTEXT_DONE_MASK 0x00000030L
#define PA_SC_BINNER_EVENT_CNTL_2__CS_CONTEXT_DONE_MASK 0x000000c0L
#define PA_SC_BINNER_EVENT_CNTL_2__VGT_FLUSH_MASK 0x00000300L
#define PA_SC_BINNER_EVENT_CNTL_2__TGID_ROLLOVER_MASK 0x00000c00L
#define PA_SC_BINNER_EVENT_CNTL_2__SQ_NON_EVENT_MASK 0x00003000L
#define PA_SC_BINNER_EVENT_CNTL_2__SC_SEND_DB_VPZ_MASK 0x0000c000L
#define PA_SC_BINNER_EVENT_CNTL_2__BOTTOM_OF_PIPE_TS_MASK 0x00030000L
#define PA_SC_BINNER_EVENT_CNTL_2__FLUSH_SX_TS_MASK 0x000c0000L
#define PA_SC_BINNER_EVENT_CNTL_2__DB_CACHE_FLUSH_AND_INV_MASK 0x00300000L
#define PA_SC_BINNER_EVENT_CNTL_2__FLUSH_AND_INV_DB_DATA_TS_MASK 0x00c00000L
#define PA_SC_BINNER_EVENT_CNTL_2__FLUSH_AND_INV_DB_META_MASK 0x03000000L
#define PA_SC_BINNER_EVENT_CNTL_2__FLUSH_AND_INV_CB_DATA_TS_MASK 0x0c000000L
#define PA_SC_BINNER_EVENT_CNTL_2__FLUSH_AND_INV_CB_META_MASK 0x30000000L
#define PA_SC_BINNER_EVENT_CNTL_2__CS_DONE_MASK 0xc0000000L

// PA_SC_BINNER_EVENT_CNTL_3
#define PA_SC_BINNER_EVENT_CNTL_3__PS_DONE_MASK 0x00000003L
#define PA_SC_BINNER_EVENT_CNTL_3__FLUSH_AND_INV_CB_PIXEL_DATA_MASK 0x0000000cL
#define PA_SC_BINNER_EVENT_CNTL_3__SX_CB_RAT_ACK_REQUEST_MASK 0x00000030L
#define PA_SC_BINNER_EVENT_CNTL_3__THREAD_TRACE_START_MASK 0x000000c0L
#define PA_SC_BINNER_EVENT_CNTL_3__THREAD_TRACE_STOP_MASK 0x00000300L
#define PA_SC_BINNER_EVENT_CNTL_3__THREAD_TRACE_MARKER_MASK 0x00000c00L
#define PA_SC_BINNER_EVENT_CNTL_3__THREAD_TRACE_FLUSH_MASK 0x00003000L
#define PA_SC_BINNER_EVENT_CNTL_3__THREAD_TRACE_FINISH_MASK 0x0000c000L
#define PA_SC_BINNER_EVENT_CNTL_3__PIXEL_PIPE_STAT_CONTROL_MASK 0x00030000L
#define PA_SC_BINNER_EVENT_CNTL_3__PIXEL_PIPE_STAT_DUMP_MASK 0x000c0000L
#define PA_SC_BINNER_EVENT_CNTL_3__PIXEL_PIPE_STAT_RESET_MASK 0x00300000L
#define PA_SC_BINNER_EVENT_CNTL_3__CONTEXT_SUSPEND_MASK 0x00c00000L
#define PA_SC_BINNER_EVENT_CNTL_3__OFFCHIP_HS_DEALLOC_MASK 0x03000000L
#define PA_SC_BINNER_EVENT_CNTL_3__ENABLE_NGG_PIPELINE_MASK 0x0c000000L
#define PA_SC_BINNER_EVENT_CNTL_3__ENABLE_LEGACY_PIPELINE_MASK 0x30000000L
#define PA_SC_BINNER_EVENT_CNTL_3__RESERVED_63_MASK 0xc0000000L

// PA_SC_BINNER_TIMEOUT_COUNTER
#define PA_SC_BINNER_TIMEOUT_COUNTER__THRESHOLD_MASK 0xffffffffL

// PA_SC_BINNER_PERF_CNTL_0
#define PA_SC_BINNER_PERF_CNTL_0__BIN_HIST_NUM_PRIMS_THRESHOLD_MASK 0x000003ffL
#define PA_SC_BINNER_PERF_CNTL_0__BATCH_HIST_NUM_PRIMS_THRESHOLD_MASK 0x000ffc00L
#define PA_SC_BINNER_PERF_CNTL_0__BIN_HIST_NUM_CONTEXT_THRESHOLD_MASK 0x00700000L
#define PA_SC_BINNER_PERF_CNTL_0__BATCH_HIST_NUM_CONTEXT_THRESHOLD_MASK 0x03800000L

// PA_SC_BINNER_PERF_CNTL_1
#define PA_SC_BINNER_PERF_CNTL_1__BIN_HIST_NUM_PERSISTENT_STATE_THRESHOLD_MASK 0x0000001fL
#define PA_SC_BINNER_PERF_CNTL_1__BATCH_HIST_NUM_PERSISTENT_STATE_THRESHOLD_MASK 0x000003e0L
#define PA_SC_BINNER_PERF_CNTL_1__BATCH_HIST_NUM_TRIV_REJECTED_PRIMS_THRESHOLD_MASK 0x03fffc00L

// PA_SC_BINNER_PERF_CNTL_2
#define PA_SC_BINNER_PERF_CNTL_2__BATCH_HIST_NUM_ROWS_PER_PRIM_THRESHOLD_MASK 0x000007ffL
#define PA_SC_BINNER_PERF_CNTL_2__BATCH_HIST_NUM_COLUMNS_PER_ROW_THRESHOLD_MASK 0x003ff800L

// PA_SC_BINNER_PERF_CNTL_3
#define PA_SC_BINNER_PERF_CNTL_3__BATCH_HIST_NUM_PS_WAVE_BREAKS_THRESHOLD_MASK 0xffffffffL

// PA_SC_P3D_TRAP_SCREEN_HV_LOCK
#define PA_SC_P3D_TRAP_SCREEN_HV_LOCK__DISABLE_NON_PRIV_WRITES_MASK 0x00000001L

// PA_SC_HP3D_TRAP_SCREEN_HV_LOCK
#define PA_SC_HP3D_TRAP_SCREEN_HV_LOCK__DISABLE_NON_PRIV_WRITES_MASK 0x00000001L

// PA_SC_TRAP_SCREEN_HV_LOCK
#define PA_SC_TRAP_SCREEN_HV_LOCK__DISABLE_NON_PRIV_WRITES_MASK 0x00000001L

// PA_CL_CNTL_STATUS
#define PA_CL_CNTL_STATUS__UTC_FAULT_DETECTED_MASK 0x00000001L
#define PA_CL_CNTL_STATUS__UTC_RETRY_DETECTED_MASK 0x00000002L
#define PA_CL_CNTL_STATUS__UTC_PRT_DETECTED_MASK 0x00000004L

// PA_SU_CNTL_STATUS
#define PA_SU_CNTL_STATUS__SU_BUSY_MASK 0x80000000L

// PA_SC_FIFO_DEPTH_CNTL
#define PA_SC_FIFO_DEPTH_CNTL__DEPTH_MASK 0x000003ffL

// PA_SU_DEBUG_CNTL
#define PA_SU_DEBUG_CNTL__SU_DEBUG_INDX_MASK 0x0000001fL

// PA_SU_DEBUG_DATA
#define PA_SU_DEBUG_DATA__DATA_MASK 0xffffffffL

// PA_SC_DEBUG_CNTL
#define PA_SC_DEBUG_CNTL__SC_DEBUG_INDX_MASK 0x000000ffL
#define PA_SC_DEBUG_CNTL__SC_DEBUG_CLEAR_ASSERT_ON_ERROR_BITS_MASK 0x00000100L

// PA_SC_DEBUG_DATA
#define PA_SC_DEBUG_DATA__DATA_MASK 0xffffffffL

// PA_CL_VPORT_XSCALE
#define PA_CL_VPORT_XSCALE__VPORT_XSCALE_MASK 0xffffffffL

// PA_CL_VPORT_XOFFSET
#define PA_CL_VPORT_XOFFSET__VPORT_XOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_YSCALE
#define PA_CL_VPORT_YSCALE__VPORT_YSCALE_MASK 0xffffffffL

// PA_CL_VPORT_YOFFSET
#define PA_CL_VPORT_YOFFSET__VPORT_YOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_ZSCALE
#define PA_CL_VPORT_ZSCALE__VPORT_ZSCALE_MASK 0xffffffffL

// PA_CL_VPORT_ZOFFSET
#define PA_CL_VPORT_ZOFFSET__VPORT_ZOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_XSCALE_1
#define PA_CL_VPORT_XSCALE_1__VPORT_XSCALE_MASK 0xffffffffL

// PA_CL_VPORT_XSCALE_2
#define PA_CL_VPORT_XSCALE_2__VPORT_XSCALE_MASK 0xffffffffL

// PA_CL_VPORT_XSCALE_3
#define PA_CL_VPORT_XSCALE_3__VPORT_XSCALE_MASK 0xffffffffL

// PA_CL_VPORT_XSCALE_4
#define PA_CL_VPORT_XSCALE_4__VPORT_XSCALE_MASK 0xffffffffL

// PA_CL_VPORT_XSCALE_5
#define PA_CL_VPORT_XSCALE_5__VPORT_XSCALE_MASK 0xffffffffL

// PA_CL_VPORT_XSCALE_6
#define PA_CL_VPORT_XSCALE_6__VPORT_XSCALE_MASK 0xffffffffL

// PA_CL_VPORT_XSCALE_7
#define PA_CL_VPORT_XSCALE_7__VPORT_XSCALE_MASK 0xffffffffL

// PA_CL_VPORT_XSCALE_8
#define PA_CL_VPORT_XSCALE_8__VPORT_XSCALE_MASK 0xffffffffL

// PA_CL_VPORT_XSCALE_9
#define PA_CL_VPORT_XSCALE_9__VPORT_XSCALE_MASK 0xffffffffL

// PA_CL_VPORT_XSCALE_10
#define PA_CL_VPORT_XSCALE_10__VPORT_XSCALE_MASK 0xffffffffL

// PA_CL_VPORT_XSCALE_11
#define PA_CL_VPORT_XSCALE_11__VPORT_XSCALE_MASK 0xffffffffL

// PA_CL_VPORT_XSCALE_12
#define PA_CL_VPORT_XSCALE_12__VPORT_XSCALE_MASK 0xffffffffL

// PA_CL_VPORT_XSCALE_13
#define PA_CL_VPORT_XSCALE_13__VPORT_XSCALE_MASK 0xffffffffL

// PA_CL_VPORT_XSCALE_14
#define PA_CL_VPORT_XSCALE_14__VPORT_XSCALE_MASK 0xffffffffL

// PA_CL_VPORT_XSCALE_15
#define PA_CL_VPORT_XSCALE_15__VPORT_XSCALE_MASK 0xffffffffL

// PA_CL_VPORT_XOFFSET_1
#define PA_CL_VPORT_XOFFSET_1__VPORT_XOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_XOFFSET_2
#define PA_CL_VPORT_XOFFSET_2__VPORT_XOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_XOFFSET_3
#define PA_CL_VPORT_XOFFSET_3__VPORT_XOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_XOFFSET_4
#define PA_CL_VPORT_XOFFSET_4__VPORT_XOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_XOFFSET_5
#define PA_CL_VPORT_XOFFSET_5__VPORT_XOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_XOFFSET_6
#define PA_CL_VPORT_XOFFSET_6__VPORT_XOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_XOFFSET_7
#define PA_CL_VPORT_XOFFSET_7__VPORT_XOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_XOFFSET_8
#define PA_CL_VPORT_XOFFSET_8__VPORT_XOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_XOFFSET_9
#define PA_CL_VPORT_XOFFSET_9__VPORT_XOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_XOFFSET_10
#define PA_CL_VPORT_XOFFSET_10__VPORT_XOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_XOFFSET_11
#define PA_CL_VPORT_XOFFSET_11__VPORT_XOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_XOFFSET_12
#define PA_CL_VPORT_XOFFSET_12__VPORT_XOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_XOFFSET_13
#define PA_CL_VPORT_XOFFSET_13__VPORT_XOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_XOFFSET_14
#define PA_CL_VPORT_XOFFSET_14__VPORT_XOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_XOFFSET_15
#define PA_CL_VPORT_XOFFSET_15__VPORT_XOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_YSCALE_1
#define PA_CL_VPORT_YSCALE_1__VPORT_YSCALE_MASK 0xffffffffL

// PA_CL_VPORT_YSCALE_2
#define PA_CL_VPORT_YSCALE_2__VPORT_YSCALE_MASK 0xffffffffL

// PA_CL_VPORT_YSCALE_3
#define PA_CL_VPORT_YSCALE_3__VPORT_YSCALE_MASK 0xffffffffL

// PA_CL_VPORT_YSCALE_4
#define PA_CL_VPORT_YSCALE_4__VPORT_YSCALE_MASK 0xffffffffL

// PA_CL_VPORT_YSCALE_5
#define PA_CL_VPORT_YSCALE_5__VPORT_YSCALE_MASK 0xffffffffL

// PA_CL_VPORT_YSCALE_6
#define PA_CL_VPORT_YSCALE_6__VPORT_YSCALE_MASK 0xffffffffL

// PA_CL_VPORT_YSCALE_7
#define PA_CL_VPORT_YSCALE_7__VPORT_YSCALE_MASK 0xffffffffL

// PA_CL_VPORT_YSCALE_8
#define PA_CL_VPORT_YSCALE_8__VPORT_YSCALE_MASK 0xffffffffL

// PA_CL_VPORT_YSCALE_9
#define PA_CL_VPORT_YSCALE_9__VPORT_YSCALE_MASK 0xffffffffL

// PA_CL_VPORT_YSCALE_10
#define PA_CL_VPORT_YSCALE_10__VPORT_YSCALE_MASK 0xffffffffL

// PA_CL_VPORT_YSCALE_11
#define PA_CL_VPORT_YSCALE_11__VPORT_YSCALE_MASK 0xffffffffL

// PA_CL_VPORT_YSCALE_12
#define PA_CL_VPORT_YSCALE_12__VPORT_YSCALE_MASK 0xffffffffL

// PA_CL_VPORT_YSCALE_13
#define PA_CL_VPORT_YSCALE_13__VPORT_YSCALE_MASK 0xffffffffL

// PA_CL_VPORT_YSCALE_14
#define PA_CL_VPORT_YSCALE_14__VPORT_YSCALE_MASK 0xffffffffL

// PA_CL_VPORT_YSCALE_15
#define PA_CL_VPORT_YSCALE_15__VPORT_YSCALE_MASK 0xffffffffL

// PA_CL_VPORT_YOFFSET_1
#define PA_CL_VPORT_YOFFSET_1__VPORT_YOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_YOFFSET_2
#define PA_CL_VPORT_YOFFSET_2__VPORT_YOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_YOFFSET_3
#define PA_CL_VPORT_YOFFSET_3__VPORT_YOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_YOFFSET_4
#define PA_CL_VPORT_YOFFSET_4__VPORT_YOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_YOFFSET_5
#define PA_CL_VPORT_YOFFSET_5__VPORT_YOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_YOFFSET_6
#define PA_CL_VPORT_YOFFSET_6__VPORT_YOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_YOFFSET_7
#define PA_CL_VPORT_YOFFSET_7__VPORT_YOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_YOFFSET_8
#define PA_CL_VPORT_YOFFSET_8__VPORT_YOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_YOFFSET_9
#define PA_CL_VPORT_YOFFSET_9__VPORT_YOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_YOFFSET_10
#define PA_CL_VPORT_YOFFSET_10__VPORT_YOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_YOFFSET_11
#define PA_CL_VPORT_YOFFSET_11__VPORT_YOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_YOFFSET_12
#define PA_CL_VPORT_YOFFSET_12__VPORT_YOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_YOFFSET_13
#define PA_CL_VPORT_YOFFSET_13__VPORT_YOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_YOFFSET_14
#define PA_CL_VPORT_YOFFSET_14__VPORT_YOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_YOFFSET_15
#define PA_CL_VPORT_YOFFSET_15__VPORT_YOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_ZSCALE_1
#define PA_CL_VPORT_ZSCALE_1__VPORT_ZSCALE_MASK 0xffffffffL

// PA_CL_VPORT_ZSCALE_2
#define PA_CL_VPORT_ZSCALE_2__VPORT_ZSCALE_MASK 0xffffffffL

// PA_CL_VPORT_ZSCALE_3
#define PA_CL_VPORT_ZSCALE_3__VPORT_ZSCALE_MASK 0xffffffffL

// PA_CL_VPORT_ZSCALE_4
#define PA_CL_VPORT_ZSCALE_4__VPORT_ZSCALE_MASK 0xffffffffL

// PA_CL_VPORT_ZSCALE_5
#define PA_CL_VPORT_ZSCALE_5__VPORT_ZSCALE_MASK 0xffffffffL

// PA_CL_VPORT_ZSCALE_6
#define PA_CL_VPORT_ZSCALE_6__VPORT_ZSCALE_MASK 0xffffffffL

// PA_CL_VPORT_ZSCALE_7
#define PA_CL_VPORT_ZSCALE_7__VPORT_ZSCALE_MASK 0xffffffffL

// PA_CL_VPORT_ZSCALE_8
#define PA_CL_VPORT_ZSCALE_8__VPORT_ZSCALE_MASK 0xffffffffL

// PA_CL_VPORT_ZSCALE_9
#define PA_CL_VPORT_ZSCALE_9__VPORT_ZSCALE_MASK 0xffffffffL

// PA_CL_VPORT_ZSCALE_10
#define PA_CL_VPORT_ZSCALE_10__VPORT_ZSCALE_MASK 0xffffffffL

// PA_CL_VPORT_ZSCALE_11
#define PA_CL_VPORT_ZSCALE_11__VPORT_ZSCALE_MASK 0xffffffffL

// PA_CL_VPORT_ZSCALE_12
#define PA_CL_VPORT_ZSCALE_12__VPORT_ZSCALE_MASK 0xffffffffL

// PA_CL_VPORT_ZSCALE_13
#define PA_CL_VPORT_ZSCALE_13__VPORT_ZSCALE_MASK 0xffffffffL

// PA_CL_VPORT_ZSCALE_14
#define PA_CL_VPORT_ZSCALE_14__VPORT_ZSCALE_MASK 0xffffffffL

// PA_CL_VPORT_ZSCALE_15
#define PA_CL_VPORT_ZSCALE_15__VPORT_ZSCALE_MASK 0xffffffffL

// PA_CL_VPORT_ZOFFSET_1
#define PA_CL_VPORT_ZOFFSET_1__VPORT_ZOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_ZOFFSET_2
#define PA_CL_VPORT_ZOFFSET_2__VPORT_ZOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_ZOFFSET_3
#define PA_CL_VPORT_ZOFFSET_3__VPORT_ZOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_ZOFFSET_4
#define PA_CL_VPORT_ZOFFSET_4__VPORT_ZOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_ZOFFSET_5
#define PA_CL_VPORT_ZOFFSET_5__VPORT_ZOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_ZOFFSET_6
#define PA_CL_VPORT_ZOFFSET_6__VPORT_ZOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_ZOFFSET_7
#define PA_CL_VPORT_ZOFFSET_7__VPORT_ZOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_ZOFFSET_8
#define PA_CL_VPORT_ZOFFSET_8__VPORT_ZOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_ZOFFSET_9
#define PA_CL_VPORT_ZOFFSET_9__VPORT_ZOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_ZOFFSET_10
#define PA_CL_VPORT_ZOFFSET_10__VPORT_ZOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_ZOFFSET_11
#define PA_CL_VPORT_ZOFFSET_11__VPORT_ZOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_ZOFFSET_12
#define PA_CL_VPORT_ZOFFSET_12__VPORT_ZOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_ZOFFSET_13
#define PA_CL_VPORT_ZOFFSET_13__VPORT_ZOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_ZOFFSET_14
#define PA_CL_VPORT_ZOFFSET_14__VPORT_ZOFFSET_MASK 0xffffffffL

// PA_CL_VPORT_ZOFFSET_15
#define PA_CL_VPORT_ZOFFSET_15__VPORT_ZOFFSET_MASK 0xffffffffL

// PA_CL_VTE_CNTL
#define PA_CL_VTE_CNTL__VPORT_X_SCALE_ENA_MASK 0x00000001L
#define PA_CL_VTE_CNTL__VPORT_X_OFFSET_ENA_MASK 0x00000002L
#define PA_CL_VTE_CNTL__VPORT_Y_SCALE_ENA_MASK 0x00000004L
#define PA_CL_VTE_CNTL__VPORT_Y_OFFSET_ENA_MASK 0x00000008L
#define PA_CL_VTE_CNTL__VPORT_Z_SCALE_ENA_MASK 0x00000010L
#define PA_CL_VTE_CNTL__VPORT_Z_OFFSET_ENA_MASK 0x00000020L
#define PA_CL_VTE_CNTL__VTX_XY_FMT_MASK 0x00000100L
#define PA_CL_VTE_CNTL__VTX_Z_FMT_MASK 0x00000200L
#define PA_CL_VTE_CNTL__VTX_W0_FMT_MASK 0x00000400L
#define PA_CL_VTE_CNTL__PERFCOUNTER_REF_MASK 0x00000800L

// PA_CL_VS_OUT_CNTL
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_0_MASK 0x00000001L
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_1_MASK 0x00000002L
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_2_MASK 0x00000004L
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_3_MASK 0x00000008L
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_4_MASK 0x00000010L
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_5_MASK 0x00000020L
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_6_MASK 0x00000040L
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_7_MASK 0x00000080L
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_0_MASK 0x00000100L
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_1_MASK 0x00000200L
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_2_MASK 0x00000400L
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_3_MASK 0x00000800L
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_4_MASK 0x00001000L
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_5_MASK 0x00002000L
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_6_MASK 0x00004000L
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_7_MASK 0x00008000L
#define PA_CL_VS_OUT_CNTL__USE_VTX_POINT_SIZE_MASK 0x00010000L
#define PA_CL_VS_OUT_CNTL__USE_VTX_EDGE_FLAG_MASK 0x00020000L
#define PA_CL_VS_OUT_CNTL__USE_VTX_RENDER_TARGET_INDX_MASK 0x00040000L
#define PA_CL_VS_OUT_CNTL__USE_VTX_VIEWPORT_INDX_MASK 0x00080000L
#define PA_CL_VS_OUT_CNTL__USE_VTX_KILL_FLAG_MASK 0x00100000L
#define PA_CL_VS_OUT_CNTL__VS_OUT_MISC_VEC_ENA_MASK 0x00200000L
#define PA_CL_VS_OUT_CNTL__VS_OUT_CCDIST0_VEC_ENA_MASK 0x00400000L
#define PA_CL_VS_OUT_CNTL__VS_OUT_CCDIST1_VEC_ENA_MASK 0x00800000L
#define PA_CL_VS_OUT_CNTL__VS_OUT_MISC_SIDE_BUS_ENA_MASK 0x01000000L
#define PA_CL_VS_OUT_CNTL__USE_VTX_GS_CUT_FLAG_MASK 0x02000000L
#define PA_CL_VS_OUT_CNTL__USE_VTX_LINE_WIDTH_MASK 0x04000000L
#define PA_CL_VS_OUT_CNTL__USE_VTX_SHD_OBJPRIM_ID_MASK 0x08000000L

// PA_CL_NANINF_CNTL
#define PA_CL_NANINF_CNTL__VTE_XY_INF_DISCARD_MASK 0x00000001L
#define PA_CL_NANINF_CNTL__VTE_Z_INF_DISCARD_MASK 0x00000002L
#define PA_CL_NANINF_CNTL__VTE_W_INF_DISCARD_MASK 0x00000004L
#define PA_CL_NANINF_CNTL__VTE_0XNANINF_IS_0_MASK 0x00000008L
#define PA_CL_NANINF_CNTL__VTE_XY_NAN_RETAIN_MASK 0x00000010L
#define PA_CL_NANINF_CNTL__VTE_Z_NAN_RETAIN_MASK 0x00000020L
#define PA_CL_NANINF_CNTL__VTE_W_NAN_RETAIN_MASK 0x00000040L
#define PA_CL_NANINF_CNTL__VTE_W_RECIP_NAN_IS_0_MASK 0x00000080L
#define PA_CL_NANINF_CNTL__VS_XY_NAN_TO_INF_MASK 0x00000100L
#define PA_CL_NANINF_CNTL__VS_XY_INF_RETAIN_MASK 0x00000200L
#define PA_CL_NANINF_CNTL__VS_Z_NAN_TO_INF_MASK 0x00000400L
#define PA_CL_NANINF_CNTL__VS_Z_INF_RETAIN_MASK 0x00000800L
#define PA_CL_NANINF_CNTL__VS_W_NAN_TO_INF_MASK 0x00001000L
#define PA_CL_NANINF_CNTL__VS_W_INF_RETAIN_MASK 0x00002000L
#define PA_CL_NANINF_CNTL__VS_CLIP_DIST_INF_DISCARD_MASK 0x00004000L
#define PA_CL_NANINF_CNTL__VTE_NO_OUTPUT_NEG_0_MASK 0x00100000L

// PA_CL_CLIP_CNTL
#define PA_CL_CLIP_CNTL__UCP_ENA_0_MASK 0x00000001L
#define PA_CL_CLIP_CNTL__UCP_ENA_1_MASK 0x00000002L
#define PA_CL_CLIP_CNTL__UCP_ENA_2_MASK 0x00000004L
#define PA_CL_CLIP_CNTL__UCP_ENA_3_MASK 0x00000008L
#define PA_CL_CLIP_CNTL__UCP_ENA_4_MASK 0x00000010L
#define PA_CL_CLIP_CNTL__UCP_ENA_5_MASK 0x00000020L
#define PA_CL_CLIP_CNTL__PS_UCP_Y_SCALE_NEG_MASK 0x00002000L
#define PA_CL_CLIP_CNTL__PS_UCP_MODE_MASK 0x0000c000L
#define PA_CL_CLIP_CNTL__CLIP_DISABLE_MASK 0x00010000L
#define PA_CL_CLIP_CNTL__UCP_CULL_ONLY_ENA_MASK 0x00020000L
#define PA_CL_CLIP_CNTL__BOUNDARY_EDGE_FLAG_ENA_MASK 0x00040000L
#define PA_CL_CLIP_CNTL__DX_CLIP_SPACE_DEF_MASK 0x00080000L
#define PA_CL_CLIP_CNTL__DIS_CLIP_ERR_DETECT_MASK 0x00100000L
#define PA_CL_CLIP_CNTL__VTX_KILL_OR_MASK 0x00200000L
#define PA_CL_CLIP_CNTL__DX_RASTERIZATION_KILL_MASK 0x00400000L
#define PA_CL_CLIP_CNTL__DX_LINEAR_ATTR_CLIP_ENA_MASK 0x01000000L
#define PA_CL_CLIP_CNTL__VTE_VPORT_PROVOKE_DISABLE_MASK 0x02000000L
#define PA_CL_CLIP_CNTL__ZCLIP_NEAR_DISABLE_MASK 0x04000000L
#define PA_CL_CLIP_CNTL__ZCLIP_FAR_DISABLE_MASK 0x08000000L

// PA_CL_GB_VERT_CLIP_ADJ
#define PA_CL_GB_VERT_CLIP_ADJ__DATA_REGISTER_MASK 0xffffffffL

// PA_CL_GB_VERT_DISC_ADJ
#define PA_CL_GB_VERT_DISC_ADJ__DATA_REGISTER_MASK 0xffffffffL

// PA_CL_GB_HORZ_CLIP_ADJ
#define PA_CL_GB_HORZ_CLIP_ADJ__DATA_REGISTER_MASK 0xffffffffL

// PA_CL_GB_HORZ_DISC_ADJ
#define PA_CL_GB_HORZ_DISC_ADJ__DATA_REGISTER_MASK 0xffffffffL

// PA_CL_UCP_0_X
#define PA_CL_UCP_0_X__DATA_REGISTER_MASK 0xffffffffL

// PA_CL_UCP_0_Y
#define PA_CL_UCP_0_Y__DATA_REGISTER_MASK 0xffffffffL

// PA_CL_UCP_0_Z
#define PA_CL_UCP_0_Z__DATA_REGISTER_MASK 0xffffffffL

// PA_CL_UCP_0_W
#define PA_CL_UCP_0_W__DATA_REGISTER_MASK 0xffffffffL

// PA_CL_UCP_1_X
#define PA_CL_UCP_1_X__DATA_REGISTER_MASK 0xffffffffL

// PA_CL_UCP_1_Y
#define PA_CL_UCP_1_Y__DATA_REGISTER_MASK 0xffffffffL

// PA_CL_UCP_1_Z
#define PA_CL_UCP_1_Z__DATA_REGISTER_MASK 0xffffffffL

// PA_CL_UCP_1_W
#define PA_CL_UCP_1_W__DATA_REGISTER_MASK 0xffffffffL

// PA_CL_UCP_2_X
#define PA_CL_UCP_2_X__DATA_REGISTER_MASK 0xffffffffL

// PA_CL_UCP_2_Y
#define PA_CL_UCP_2_Y__DATA_REGISTER_MASK 0xffffffffL

// PA_CL_UCP_2_Z
#define PA_CL_UCP_2_Z__DATA_REGISTER_MASK 0xffffffffL

// PA_CL_UCP_2_W
#define PA_CL_UCP_2_W__DATA_REGISTER_MASK 0xffffffffL

// PA_CL_UCP_3_X
#define PA_CL_UCP_3_X__DATA_REGISTER_MASK 0xffffffffL

// PA_CL_UCP_3_Y
#define PA_CL_UCP_3_Y__DATA_REGISTER_MASK 0xffffffffL

// PA_CL_UCP_3_Z
#define PA_CL_UCP_3_Z__DATA_REGISTER_MASK 0xffffffffL

// PA_CL_UCP_3_W
#define PA_CL_UCP_3_W__DATA_REGISTER_MASK 0xffffffffL

// PA_CL_UCP_4_X
#define PA_CL_UCP_4_X__DATA_REGISTER_MASK 0xffffffffL

// PA_CL_UCP_4_Y
#define PA_CL_UCP_4_Y__DATA_REGISTER_MASK 0xffffffffL

// PA_CL_UCP_4_Z
#define PA_CL_UCP_4_Z__DATA_REGISTER_MASK 0xffffffffL

// PA_CL_UCP_4_W
#define PA_CL_UCP_4_W__DATA_REGISTER_MASK 0xffffffffL

// PA_CL_UCP_5_X
#define PA_CL_UCP_5_X__DATA_REGISTER_MASK 0xffffffffL

// PA_CL_UCP_5_Y
#define PA_CL_UCP_5_Y__DATA_REGISTER_MASK 0xffffffffL

// PA_CL_UCP_5_Z
#define PA_CL_UCP_5_Z__DATA_REGISTER_MASK 0xffffffffL

// PA_CL_UCP_5_W
#define PA_CL_UCP_5_W__DATA_REGISTER_MASK 0xffffffffL

// PA_CL_POINT_X_RAD
#define PA_CL_POINT_X_RAD__DATA_REGISTER_MASK 0xffffffffL

// PA_CL_POINT_Y_RAD
#define PA_CL_POINT_Y_RAD__DATA_REGISTER_MASK 0xffffffffL

// PA_CL_POINT_SIZE
#define PA_CL_POINT_SIZE__DATA_REGISTER_MASK 0xffffffffL

// PA_CL_POINT_CULL_RAD
#define PA_CL_POINT_CULL_RAD__DATA_REGISTER_MASK 0xffffffffL

// PA_SU_VTX_CNTL
#define PA_SU_VTX_CNTL__PIX_CENTER_MASK 0x00000001L
#define PA_SU_VTX_CNTL__ROUND_MODE_MASK 0x00000006L
#define PA_SU_VTX_CNTL__QUANT_MODE_MASK 0x00000038L

// PA_SU_POINT_SIZE
#define PA_SU_POINT_SIZE__HEIGHT_MASK 0x0000ffffL
#define PA_SU_POINT_SIZE__WIDTH_MASK 0xffff0000L

// PA_SU_POINT_MINMAX
#define PA_SU_POINT_MINMAX__MIN_SIZE_MASK 0x0000ffffL
#define PA_SU_POINT_MINMAX__MAX_SIZE_MASK 0xffff0000L

// PA_SU_LINE_CNTL
#define PA_SU_LINE_CNTL__WIDTH_MASK 0x0000ffffL

// PA_SU_LINE_STIPPLE_CNTL
#define PA_SU_LINE_STIPPLE_CNTL__LINE_STIPPLE_RESET_MASK 0x00000003L
#define PA_SU_LINE_STIPPLE_CNTL__EXPAND_FULL_LENGTH_MASK 0x00000004L
#define PA_SU_LINE_STIPPLE_CNTL__FRACTIONAL_ACCUM_MASK 0x00000008L
#define PA_SU_LINE_STIPPLE_CNTL__DIAMOND_ADJUST_MASK 0x00000010L

// PA_SU_LINE_STIPPLE_SCALE
#define PA_SU_LINE_STIPPLE_SCALE__LINE_STIPPLE_SCALE_MASK 0xffffffffL

// PA_SU_PRIM_FILTER_CNTL
#define PA_SU_PRIM_FILTER_CNTL__TRIANGLE_FILTER_DISABLE_MASK 0x00000001L
#define PA_SU_PRIM_FILTER_CNTL__LINE_FILTER_DISABLE_MASK 0x00000002L
#define PA_SU_PRIM_FILTER_CNTL__POINT_FILTER_DISABLE_MASK 0x00000004L
#define PA_SU_PRIM_FILTER_CNTL__RECTANGLE_FILTER_DISABLE_MASK 0x00000008L
#define PA_SU_PRIM_FILTER_CNTL__TRIANGLE_EXPAND_ENA_MASK 0x00000010L
#define PA_SU_PRIM_FILTER_CNTL__LINE_EXPAND_ENA_MASK 0x00000020L
#define PA_SU_PRIM_FILTER_CNTL__POINT_EXPAND_ENA_MASK 0x00000040L
#define PA_SU_PRIM_FILTER_CNTL__RECTANGLE_EXPAND_ENA_MASK 0x00000080L
#define PA_SU_PRIM_FILTER_CNTL__PRIM_EXPAND_CONSTANT_MASK 0x0000ff00L
#define PA_SU_PRIM_FILTER_CNTL__XMAX_RIGHT_EXCLUSION_MASK 0x40000000L
#define PA_SU_PRIM_FILTER_CNTL__YMAX_BOTTOM_EXCLUSION_MASK 0x80000000L

// PA_SU_SMALL_PRIM_FILTER_CNTL
#define PA_SU_SMALL_PRIM_FILTER_CNTL__SMALL_PRIM_FILTER_ENABLE_MASK 0x00000001L
#define PA_SU_SMALL_PRIM_FILTER_CNTL__TRIANGLE_FILTER_DISABLE_MASK 0x00000002L
#define PA_SU_SMALL_PRIM_FILTER_CNTL__LINE_FILTER_DISABLE_MASK 0x00000004L
#define PA_SU_SMALL_PRIM_FILTER_CNTL__POINT_FILTER_DISABLE_MASK 0x00000008L
#define PA_SU_SMALL_PRIM_FILTER_CNTL__RECTANGLE_FILTER_DISABLE_MASK 0x00000010L
#define PA_SU_SMALL_PRIM_FILTER_CNTL__SRBSL_ENABLE_MASK 0x00000020L

// PA_CL_OBJPRIM_ID_CNTL
#define PA_CL_OBJPRIM_ID_CNTL__OBJ_ID_SEL_MASK 0x00000001L
#define PA_CL_OBJPRIM_ID_CNTL__ADD_PIPED_PRIM_ID_MASK 0x00000002L
#define PA_CL_OBJPRIM_ID_CNTL__EN_32BIT_OBJPRIMID_MASK 0x00000004L

// PA_CL_NGG_CNTL
#define PA_CL_NGG_CNTL__VERTEX_REUSE_OFF_MASK 0x00000001L
#define PA_CL_NGG_CNTL__INDEX_BUF_EDGE_FLAG_ENA_MASK 0x00000002L

// PA_SU_OVER_RASTERIZATION_CNTL
#define PA_SU_OVER_RASTERIZATION_CNTL__DISCARD_0_AREA_TRIANGLES_MASK 0x00000001L
#define PA_SU_OVER_RASTERIZATION_CNTL__DISCARD_0_AREA_LINES_MASK 0x00000002L
#define PA_SU_OVER_RASTERIZATION_CNTL__DISCARD_0_AREA_POINTS_MASK 0x00000004L
#define PA_SU_OVER_RASTERIZATION_CNTL__DISCARD_0_AREA_RECTANGLES_MASK 0x00000008L
#define PA_SU_OVER_RASTERIZATION_CNTL__USE_PROVOKING_ZW_MASK 0x00000010L

// PA_SU_SC_MODE_CNTL
#define PA_SU_SC_MODE_CNTL__CULL_FRONT_MASK 0x00000001L
#define PA_SU_SC_MODE_CNTL__CULL_BACK_MASK 0x00000002L
#define PA_SU_SC_MODE_CNTL__FACE_MASK 0x00000004L
#define PA_SU_SC_MODE_CNTL__POLY_MODE_MASK 0x00000018L
#define PA_SU_SC_MODE_CNTL__POLYMODE_FRONT_PTYPE_MASK 0x000000e0L
#define PA_SU_SC_MODE_CNTL__POLYMODE_BACK_PTYPE_MASK 0x00000700L
#define PA_SU_SC_MODE_CNTL__POLY_OFFSET_FRONT_ENABLE_MASK 0x00000800L
#define PA_SU_SC_MODE_CNTL__POLY_OFFSET_BACK_ENABLE_MASK 0x00001000L
#define PA_SU_SC_MODE_CNTL__POLY_OFFSET_PARA_ENABLE_MASK 0x00002000L
#define PA_SU_SC_MODE_CNTL__VTX_WINDOW_OFFSET_ENABLE_MASK 0x00010000L
#define PA_SU_SC_MODE_CNTL__PROVOKING_VTX_LAST_MASK 0x00080000L
#define PA_SU_SC_MODE_CNTL__PERSP_CORR_DIS_MASK 0x00100000L
#define PA_SU_SC_MODE_CNTL__MULTI_PRIM_IB_ENA_MASK 0x00200000L
#define PA_SU_SC_MODE_CNTL__RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF_MASK 0x00400000L
#define PA_SU_SC_MODE_CNTL__NEW_QUAD_DECOMPOSITION_MASK 0x00800000L

// PA_SU_POLY_OFFSET_DB_FMT_CNTL
#define PA_SU_POLY_OFFSET_DB_FMT_CNTL__POLY_OFFSET_NEG_NUM_DB_BITS_MASK 0x000000ffL
#define PA_SU_POLY_OFFSET_DB_FMT_CNTL__POLY_OFFSET_DB_IS_FLOAT_FMT_MASK 0x00000100L

// PA_SU_POLY_OFFSET_CLAMP
#define PA_SU_POLY_OFFSET_CLAMP__CLAMP_MASK 0xffffffffL

// PA_SU_POLY_OFFSET_FRONT_SCALE
#define PA_SU_POLY_OFFSET_FRONT_SCALE__SCALE_MASK 0xffffffffL

// PA_SU_POLY_OFFSET_FRONT_OFFSET
#define PA_SU_POLY_OFFSET_FRONT_OFFSET__OFFSET_MASK 0xffffffffL

// PA_SU_POLY_OFFSET_BACK_SCALE
#define PA_SU_POLY_OFFSET_BACK_SCALE__SCALE_MASK 0xffffffffL

// PA_SU_POLY_OFFSET_BACK_OFFSET
#define PA_SU_POLY_OFFSET_BACK_OFFSET__OFFSET_MASK 0xffffffffL

// PA_SU_HARDWARE_SCREEN_OFFSET
#define PA_SU_HARDWARE_SCREEN_OFFSET__HW_SCREEN_OFFSET_X_MASK 0x000001ffL
#define PA_SU_HARDWARE_SCREEN_OFFSET__HW_SCREEN_OFFSET_Y_MASK 0x01ff0000L

// PA_SC_AA_CONFIG
#define PA_SC_AA_CONFIG__MSAA_NUM_SAMPLES_MASK 0x00000007L
#define PA_SC_AA_CONFIG__AA_MASK_CENTROID_DTMN_MASK 0x00000010L
#define PA_SC_AA_CONFIG__MAX_SAMPLE_DIST_MASK 0x0001e000L
#define PA_SC_AA_CONFIG__MSAA_EXPOSED_SAMPLES_MASK 0x00700000L
#define PA_SC_AA_CONFIG__DETAIL_TO_EXPOSED_MODE_MASK 0x03000000L
#define PA_SC_AA_CONFIG__COVERAGE_TO_SHADER_SELECT_MASK 0x0c000000L

// PA_SC_AA_MASK_X0Y0_X1Y0
#define PA_SC_AA_MASK_X0Y0_X1Y0__AA_MASK_X0Y0_MASK 0x0000ffffL
#define PA_SC_AA_MASK_X0Y0_X1Y0__AA_MASK_X1Y0_MASK 0xffff0000L

// PA_SC_AA_MASK_X0Y1_X1Y1
#define PA_SC_AA_MASK_X0Y1_X1Y1__AA_MASK_X0Y1_MASK 0x0000ffffL
#define PA_SC_AA_MASK_X0Y1_X1Y1__AA_MASK_X1Y1_MASK 0xffff0000L

// PA_SC_SHADER_CONTROL
#define PA_SC_SHADER_CONTROL__REALIGN_DQUADS_AFTER_N_WAVES_MASK 0x00000003L
#define PA_SC_SHADER_CONTROL__LOAD_COLLISION_WAVEID_MASK 0x00000004L
#define PA_SC_SHADER_CONTROL__LOAD_INTRAWAVE_COLLISION_MASK 0x00000008L

// PA_SC_BINNER_CNTL_0
#define PA_SC_BINNER_CNTL_0__BINNING_MODE_MASK 0x00000003L
#define PA_SC_BINNER_CNTL_0__BIN_SIZE_X_MASK 0x00000004L
#define PA_SC_BINNER_CNTL_0__BIN_SIZE_Y_MASK 0x00000008L
#define PA_SC_BINNER_CNTL_0__BIN_SIZE_X_EXTEND_MASK 0x00000070L
#define PA_SC_BINNER_CNTL_0__BIN_SIZE_Y_EXTEND_MASK 0x00000380L
#define PA_SC_BINNER_CNTL_0__CONTEXT_STATES_PER_BIN_MASK 0x00001c00L
#define PA_SC_BINNER_CNTL_0__PERSISTENT_STATES_PER_BIN_MASK 0x0003e000L
#define PA_SC_BINNER_CNTL_0__DISABLE_START_OF_PRIM_MASK 0x00040000L
#define PA_SC_BINNER_CNTL_0__FPOVS_PER_BATCH_MASK 0x07f80000L
#define PA_SC_BINNER_CNTL_0__OPTIMAL_BIN_SELECTION_MASK 0x08000000L

// PA_SC_BINNER_CNTL_1
#define PA_SC_BINNER_CNTL_1__MAX_ALLOC_COUNT_MASK 0x0000ffffL
#define PA_SC_BINNER_CNTL_1__MAX_PRIM_PER_BATCH_MASK 0xffff0000L

// PA_SC_CONSERVATIVE_RASTERIZATION_CNTL
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__OVER_RAST_ENABLE_MASK 0x00000001L
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__OVER_RAST_SAMPLE_SELECT_MASK 0x0000001eL
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__UNDER_RAST_ENABLE_MASK 0x00000020L
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__UNDER_RAST_SAMPLE_SELECT_MASK 0x000003c0L
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__PBB_UNCERTAINTY_REGION_ENABLE_MASK 0x00000400L
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__ZMM_TRI_EXTENT_MASK 0x00000800L
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__ZMM_TRI_OFFSET_MASK 0x00001000L
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__OVERRIDE_OVER_RAST_INNER_TO_NORMAL_MASK 0x00002000L
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__OVERRIDE_UNDER_RAST_INNER_TO_NORMAL_MASK 0x00004000L
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__DEGENERATE_OVERRIDE_INNER_TO_NORMAL_DISABLE_MASK    \
  0x00008000L
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__UNCERTAINTY_REGION_MODE_MASK 0x00030000L
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__OUTER_UNCERTAINTY_EDGERULE_OVERRIDE_MASK 0x00040000L
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__INNER_UNCERTAINTY_EDGERULE_OVERRIDE_MASK 0x00080000L
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__NULL_SQUAD_AA_MASK_ENABLE_MASK 0x00100000L
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__COVERAGE_AA_MASK_ENABLE_MASK 0x00200000L
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__PREZ_AA_MASK_ENABLE_MASK 0x00400000L
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__POSTZ_AA_MASK_ENABLE_MASK 0x00800000L
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__CENTROID_SAMPLE_OVERRIDE_MASK 0x01000000L

// PA_SC_NGG_MODE_CNTL
#define PA_SC_NGG_MODE_CNTL__MAX_DEALLOCS_IN_WAVE_MASK 0x000007ffL

// PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S0_X_MASK 0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S0_Y_MASK 0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S1_X_MASK 0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S1_Y_MASK 0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S2_X_MASK 0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S2_Y_MASK 0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S3_X_MASK 0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S3_Y_MASK 0xf0000000L

// PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S4_X_MASK 0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S4_Y_MASK 0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S5_X_MASK 0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S5_Y_MASK 0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S6_X_MASK 0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S6_Y_MASK 0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S7_X_MASK 0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S7_Y_MASK 0xf0000000L

// PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S8_X_MASK 0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S8_Y_MASK 0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S9_X_MASK 0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S9_Y_MASK 0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S10_X_MASK 0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S10_Y_MASK 0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S11_X_MASK 0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S11_Y_MASK 0xf0000000L

// PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S12_X_MASK 0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S12_Y_MASK 0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S13_X_MASK 0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S13_Y_MASK 0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S14_X_MASK 0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S14_Y_MASK 0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S15_X_MASK 0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S15_Y_MASK 0xf0000000L

// PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S0_X_MASK 0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S0_Y_MASK 0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S1_X_MASK 0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S1_Y_MASK 0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S2_X_MASK 0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S2_Y_MASK 0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S3_X_MASK 0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S3_Y_MASK 0xf0000000L

// PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S4_X_MASK 0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S4_Y_MASK 0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S5_X_MASK 0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S5_Y_MASK 0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S6_X_MASK 0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S6_Y_MASK 0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S7_X_MASK 0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S7_Y_MASK 0xf0000000L

// PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S8_X_MASK 0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S8_Y_MASK 0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S9_X_MASK 0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S9_Y_MASK 0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S10_X_MASK 0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S10_Y_MASK 0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S11_X_MASK 0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S11_Y_MASK 0xf0000000L

// PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S12_X_MASK 0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S12_Y_MASK 0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S13_X_MASK 0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S13_Y_MASK 0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S14_X_MASK 0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S14_Y_MASK 0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S15_X_MASK 0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S15_Y_MASK 0xf0000000L

// PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S0_X_MASK 0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S0_Y_MASK 0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S1_X_MASK 0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S1_Y_MASK 0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S2_X_MASK 0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S2_Y_MASK 0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S3_X_MASK 0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S3_Y_MASK 0xf0000000L

// PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S4_X_MASK 0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S4_Y_MASK 0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S5_X_MASK 0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S5_Y_MASK 0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S6_X_MASK 0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S6_Y_MASK 0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S7_X_MASK 0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S7_Y_MASK 0xf0000000L

// PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S8_X_MASK 0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S8_Y_MASK 0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S9_X_MASK 0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S9_Y_MASK 0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S10_X_MASK 0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S10_Y_MASK 0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S11_X_MASK 0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S11_Y_MASK 0xf0000000L

// PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S12_X_MASK 0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S12_Y_MASK 0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S13_X_MASK 0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S13_Y_MASK 0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S14_X_MASK 0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S14_Y_MASK 0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S15_X_MASK 0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S15_Y_MASK 0xf0000000L

// PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S0_X_MASK 0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S0_Y_MASK 0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S1_X_MASK 0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S1_Y_MASK 0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S2_X_MASK 0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S2_Y_MASK 0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S3_X_MASK 0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S3_Y_MASK 0xf0000000L

// PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S4_X_MASK 0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S4_Y_MASK 0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S5_X_MASK 0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S5_Y_MASK 0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S6_X_MASK 0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S6_Y_MASK 0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S7_X_MASK 0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S7_Y_MASK 0xf0000000L

// PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S8_X_MASK 0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S8_Y_MASK 0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S9_X_MASK 0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S9_Y_MASK 0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S10_X_MASK 0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S10_Y_MASK 0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S11_X_MASK 0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S11_Y_MASK 0xf0000000L

// PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S12_X_MASK 0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S12_Y_MASK 0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S13_X_MASK 0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S13_Y_MASK 0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S14_X_MASK 0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S14_Y_MASK 0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S15_X_MASK 0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S15_Y_MASK 0xf0000000L

// PA_SC_CENTROID_PRIORITY_0
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_0_MASK 0x0000000fL
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_1_MASK 0x000000f0L
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_2_MASK 0x00000f00L
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_3_MASK 0x0000f000L
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_4_MASK 0x000f0000L
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_5_MASK 0x00f00000L
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_6_MASK 0x0f000000L
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_7_MASK 0xf0000000L

// PA_SC_CENTROID_PRIORITY_1
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_8_MASK 0x0000000fL
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_9_MASK 0x000000f0L
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_10_MASK 0x00000f00L
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_11_MASK 0x0000f000L
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_12_MASK 0x000f0000L
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_13_MASK 0x00f00000L
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_14_MASK 0x0f000000L
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_15_MASK 0xf0000000L

// PA_SC_CLIPRECT_0_TL
#define PA_SC_CLIPRECT_0_TL__TL_X_MASK 0x00007fffL
#define PA_SC_CLIPRECT_0_TL__TL_Y_MASK 0x7fff0000L

// PA_SC_CLIPRECT_0_BR
#define PA_SC_CLIPRECT_0_BR__BR_X_MASK 0x00007fffL
#define PA_SC_CLIPRECT_0_BR__BR_Y_MASK 0x7fff0000L

// PA_SC_CLIPRECT_1_TL
#define PA_SC_CLIPRECT_1_TL__TL_X_MASK 0x00007fffL
#define PA_SC_CLIPRECT_1_TL__TL_Y_MASK 0x7fff0000L

// PA_SC_CLIPRECT_1_BR
#define PA_SC_CLIPRECT_1_BR__BR_X_MASK 0x00007fffL
#define PA_SC_CLIPRECT_1_BR__BR_Y_MASK 0x7fff0000L

// PA_SC_CLIPRECT_2_TL
#define PA_SC_CLIPRECT_2_TL__TL_X_MASK 0x00007fffL
#define PA_SC_CLIPRECT_2_TL__TL_Y_MASK 0x7fff0000L

// PA_SC_CLIPRECT_2_BR
#define PA_SC_CLIPRECT_2_BR__BR_X_MASK 0x00007fffL
#define PA_SC_CLIPRECT_2_BR__BR_Y_MASK 0x7fff0000L

// PA_SC_CLIPRECT_3_TL
#define PA_SC_CLIPRECT_3_TL__TL_X_MASK 0x00007fffL
#define PA_SC_CLIPRECT_3_TL__TL_Y_MASK 0x7fff0000L

// PA_SC_CLIPRECT_3_BR
#define PA_SC_CLIPRECT_3_BR__BR_X_MASK 0x00007fffL
#define PA_SC_CLIPRECT_3_BR__BR_Y_MASK 0x7fff0000L

// PA_SC_CLIPRECT_RULE
#define PA_SC_CLIPRECT_RULE__CLIP_RULE_MASK 0x0000ffffL

// PA_SC_EDGERULE
#define PA_SC_EDGERULE__ER_TRI_MASK 0x0000000fL
#define PA_SC_EDGERULE__ER_POINT_MASK 0x000000f0L
#define PA_SC_EDGERULE__ER_RECT_MASK 0x00000f00L
#define PA_SC_EDGERULE__ER_LINE_LR_MASK 0x0003f000L
#define PA_SC_EDGERULE__ER_LINE_RL_MASK 0x00fc0000L
#define PA_SC_EDGERULE__ER_LINE_TB_MASK 0x0f000000L
#define PA_SC_EDGERULE__ER_LINE_BT_MASK 0xf0000000L

// PA_SC_LINE_CNTL
#define PA_SC_LINE_CNTL__EXPAND_LINE_WIDTH_MASK 0x00000200L
#define PA_SC_LINE_CNTL__LAST_PIXEL_MASK 0x00000400L
#define PA_SC_LINE_CNTL__PERPENDICULAR_ENDCAP_ENA_MASK 0x00000800L
#define PA_SC_LINE_CNTL__DX10_DIAMOND_TEST_ENA_MASK 0x00001000L

// PA_SC_LINE_STIPPLE
#define PA_SC_LINE_STIPPLE__LINE_PATTERN_MASK 0x0000ffffL
#define PA_SC_LINE_STIPPLE__REPEAT_COUNT_MASK 0x00ff0000L
#define PA_SC_LINE_STIPPLE__PATTERN_BIT_ORDER_MASK 0x10000000L
#define PA_SC_LINE_STIPPLE__AUTO_RESET_CNTL_MASK 0x60000000L

// PA_SC_MODE_CNTL_0
#define PA_SC_MODE_CNTL_0__MSAA_ENABLE_MASK 0x00000001L
#define PA_SC_MODE_CNTL_0__VPORT_SCISSOR_ENABLE_MASK 0x00000002L
#define PA_SC_MODE_CNTL_0__LINE_STIPPLE_ENABLE_MASK 0x00000004L
#define PA_SC_MODE_CNTL_0__SEND_UNLIT_STILES_TO_PKR_MASK 0x00000008L
#define PA_SC_MODE_CNTL_0__SCALE_LINE_WIDTH_PAD_MASK 0x00000010L
#define PA_SC_MODE_CNTL_0__ALTERNATE_RBS_PER_TILE_MASK 0x00000020L
#define PA_SC_MODE_CNTL_0__COARSE_TILE_STARTS_ON_EVEN_RB_MASK 0x00000040L

// PA_SC_MODE_CNTL_1
#define PA_SC_MODE_CNTL_1__WALK_SIZE_MASK 0x00000001L
#define PA_SC_MODE_CNTL_1__WALK_ALIGNMENT_MASK 0x00000002L
#define PA_SC_MODE_CNTL_1__WALK_ALIGN8_PRIM_FITS_ST_MASK 0x00000004L
#define PA_SC_MODE_CNTL_1__WALK_FENCE_ENABLE_MASK 0x00000008L
#define PA_SC_MODE_CNTL_1__WALK_FENCE_SIZE_MASK 0x00000070L
#define PA_SC_MODE_CNTL_1__SUPERTILE_WALK_ORDER_ENABLE_MASK 0x00000080L
#define PA_SC_MODE_CNTL_1__TILE_WALK_ORDER_ENABLE_MASK 0x00000100L
#define PA_SC_MODE_CNTL_1__TILE_COVER_DISABLE_MASK 0x00000200L
#define PA_SC_MODE_CNTL_1__TILE_COVER_NO_SCISSOR_MASK 0x00000400L
#define PA_SC_MODE_CNTL_1__ZMM_LINE_EXTENT_MASK 0x00000800L
#define PA_SC_MODE_CNTL_1__ZMM_LINE_OFFSET_MASK 0x00001000L
#define PA_SC_MODE_CNTL_1__ZMM_RECT_EXTENT_MASK 0x00002000L
#define PA_SC_MODE_CNTL_1__KILL_PIX_POST_HI_Z_MASK 0x00004000L
#define PA_SC_MODE_CNTL_1__KILL_PIX_POST_DETAIL_MASK_MASK 0x00008000L
#define PA_SC_MODE_CNTL_1__PS_ITER_SAMPLE_MASK 0x00010000L
#define PA_SC_MODE_CNTL_1__MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE_MASK 0x00020000L
#define PA_SC_MODE_CNTL_1__MULTI_GPU_SUPERTILE_ENABLE_MASK 0x00040000L
#define PA_SC_MODE_CNTL_1__GPU_ID_OVERRIDE_ENABLE_MASK 0x00080000L
#define PA_SC_MODE_CNTL_1__GPU_ID_OVERRIDE_MASK 0x00f00000L
#define PA_SC_MODE_CNTL_1__MULTI_GPU_PRIM_DISCARD_ENABLE_MASK 0x01000000L
#define PA_SC_MODE_CNTL_1__FORCE_EOV_CNTDWN_ENABLE_MASK 0x02000000L
#define PA_SC_MODE_CNTL_1__FORCE_EOV_REZ_ENABLE_MASK 0x04000000L
#define PA_SC_MODE_CNTL_1__OUT_OF_ORDER_PRIMITIVE_ENABLE_MASK 0x08000000L
#define PA_SC_MODE_CNTL_1__OUT_OF_ORDER_WATER_MARK_MASK 0x70000000L

// PA_SC_RASTER_CONFIG
#define PA_SC_RASTER_CONFIG__RB_MAP_PKR0_MASK 0x00000003L
#define PA_SC_RASTER_CONFIG__RB_MAP_PKR1_MASK 0x0000000cL
#define PA_SC_RASTER_CONFIG__RB_XSEL2_MASK 0x00000030L
#define PA_SC_RASTER_CONFIG__RB_XSEL_MASK 0x00000040L
#define PA_SC_RASTER_CONFIG__RB_YSEL_MASK 0x00000080L
#define PA_SC_RASTER_CONFIG__PKR_MAP_MASK 0x00000300L
#define PA_SC_RASTER_CONFIG__PKR_XSEL_MASK 0x00000c00L
#define PA_SC_RASTER_CONFIG__PKR_YSEL_MASK 0x00003000L
#define PA_SC_RASTER_CONFIG__PKR_XSEL2_MASK 0x0000c000L
#define PA_SC_RASTER_CONFIG__SC_MAP_MASK 0x00030000L
#define PA_SC_RASTER_CONFIG__SC_XSEL_MASK 0x000c0000L
#define PA_SC_RASTER_CONFIG__SC_YSEL_MASK 0x00300000L
#define PA_SC_RASTER_CONFIG__SE_MAP_MASK 0x03000000L
#define PA_SC_RASTER_CONFIG__SE_XSEL_MASK 0x1c000000L
#define PA_SC_RASTER_CONFIG__SE_YSEL_MASK 0xe0000000L

// PA_SC_RASTER_CONFIG_1
#define PA_SC_RASTER_CONFIG_1__SE_PAIR_MAP_MASK 0x00000003L
#define PA_SC_RASTER_CONFIG_1__SE_PAIR_XSEL_MASK 0x0000001cL
#define PA_SC_RASTER_CONFIG_1__SE_PAIR_YSEL_MASK 0x000000e0L

// PA_SC_SCREEN_EXTENT_CONTROL
#define PA_SC_SCREEN_EXTENT_CONTROL__SLICE_EVEN_ENABLE_MASK 0x00000003L
#define PA_SC_SCREEN_EXTENT_CONTROL__SLICE_ODD_ENABLE_MASK 0x0000000cL

// PA_SC_TILE_STEERING_OVERRIDE
#define PA_SC_TILE_STEERING_OVERRIDE__ENABLE_MASK 0x00000001L
#define PA_SC_TILE_STEERING_OVERRIDE__NUM_SE_MASK 0x00000006L
#define PA_SC_TILE_STEERING_OVERRIDE__NUM_RB_PER_SE_MASK 0x00000060L
#define PA_SC_TILE_STEERING_OVERRIDE__DISABLE_SRBSL_DB_OPTIMIZED_PACKING_MASK 0x00000100L

// PA_SC_RIGHT_VERT_GRID
#define PA_SC_RIGHT_VERT_GRID__LEFT_QTR_MASK 0x000000ffL
#define PA_SC_RIGHT_VERT_GRID__LEFT_HALF_MASK 0x0000ff00L
#define PA_SC_RIGHT_VERT_GRID__RIGHT_HALF_MASK 0x00ff0000L
#define PA_SC_RIGHT_VERT_GRID__RIGHT_QTR_MASK 0xff000000L

// PA_SC_LEFT_VERT_GRID
#define PA_SC_LEFT_VERT_GRID__LEFT_QTR_MASK 0x000000ffL
#define PA_SC_LEFT_VERT_GRID__LEFT_HALF_MASK 0x0000ff00L
#define PA_SC_LEFT_VERT_GRID__RIGHT_HALF_MASK 0x00ff0000L
#define PA_SC_LEFT_VERT_GRID__RIGHT_QTR_MASK 0xff000000L

// PA_SC_HORIZ_GRID
#define PA_SC_HORIZ_GRID__TOP_QTR_MASK 0x000000ffL
#define PA_SC_HORIZ_GRID__TOP_HALF_MASK 0x0000ff00L
#define PA_SC_HORIZ_GRID__BOT_HALF_MASK 0x00ff0000L
#define PA_SC_HORIZ_GRID__BOT_QTR_MASK 0xff000000L

// PA_SC_FOV_WINDOW_LR
#define PA_SC_FOV_WINDOW_LR__LEFT_EYE_FOV_LEFT_MASK 0x000000ffL
#define PA_SC_FOV_WINDOW_LR__LEFT_EYE_FOV_RIGHT_MASK 0x0000ff00L
#define PA_SC_FOV_WINDOW_LR__RIGHT_EYE_FOV_LEFT_MASK 0x00ff0000L
#define PA_SC_FOV_WINDOW_LR__RIGHT_EYE_FOV_RIGHT_MASK 0xff000000L

// PA_SC_FOV_WINDOW_TB
#define PA_SC_FOV_WINDOW_TB__FOV_TOP_MASK 0x000000ffL
#define PA_SC_FOV_WINDOW_TB__FOV_BOT_MASK 0x0000ff00L

// PA_SC_GENERIC_SCISSOR_TL
#define PA_SC_GENERIC_SCISSOR_TL__TL_X_MASK 0x00007fffL
#define PA_SC_GENERIC_SCISSOR_TL__TL_Y_MASK 0x7fff0000L
#define PA_SC_GENERIC_SCISSOR_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L

// PA_SC_GENERIC_SCISSOR_BR
#define PA_SC_GENERIC_SCISSOR_BR__BR_X_MASK 0x00007fffL
#define PA_SC_GENERIC_SCISSOR_BR__BR_Y_MASK 0x7fff0000L

// PA_SC_SCREEN_SCISSOR_TL
#define PA_SC_SCREEN_SCISSOR_TL__TL_X_MASK 0x0000ffffL
#define PA_SC_SCREEN_SCISSOR_TL__TL_Y_MASK 0xffff0000L

// PA_SC_SCREEN_SCISSOR_BR
#define PA_SC_SCREEN_SCISSOR_BR__BR_X_MASK 0x0000ffffL
#define PA_SC_SCREEN_SCISSOR_BR__BR_Y_MASK 0xffff0000L

// PA_SC_WINDOW_OFFSET
#define PA_SC_WINDOW_OFFSET__WINDOW_X_OFFSET_MASK 0x0000ffffL
#define PA_SC_WINDOW_OFFSET__WINDOW_Y_OFFSET_MASK 0xffff0000L

// PA_SC_WINDOW_SCISSOR_TL
#define PA_SC_WINDOW_SCISSOR_TL__TL_X_MASK 0x00007fffL
#define PA_SC_WINDOW_SCISSOR_TL__TL_Y_MASK 0x7fff0000L
#define PA_SC_WINDOW_SCISSOR_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L

// PA_SC_WINDOW_SCISSOR_BR
#define PA_SC_WINDOW_SCISSOR_BR__BR_X_MASK 0x00007fffL
#define PA_SC_WINDOW_SCISSOR_BR__BR_Y_MASK 0x7fff0000L

// PA_SC_VPORT_SCISSOR_0_TL
#define PA_SC_VPORT_SCISSOR_0_TL__TL_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_0_TL__TL_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_0_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L

// PA_SC_VPORT_SCISSOR_1_TL
#define PA_SC_VPORT_SCISSOR_1_TL__TL_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_1_TL__TL_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_1_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L

// PA_SC_VPORT_SCISSOR_2_TL
#define PA_SC_VPORT_SCISSOR_2_TL__TL_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_2_TL__TL_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_2_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L

// PA_SC_VPORT_SCISSOR_3_TL
#define PA_SC_VPORT_SCISSOR_3_TL__TL_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_3_TL__TL_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_3_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L

// PA_SC_VPORT_SCISSOR_4_TL
#define PA_SC_VPORT_SCISSOR_4_TL__TL_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_4_TL__TL_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_4_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L

// PA_SC_VPORT_SCISSOR_5_TL
#define PA_SC_VPORT_SCISSOR_5_TL__TL_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_5_TL__TL_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_5_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L

// PA_SC_VPORT_SCISSOR_6_TL
#define PA_SC_VPORT_SCISSOR_6_TL__TL_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_6_TL__TL_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_6_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L

// PA_SC_VPORT_SCISSOR_7_TL
#define PA_SC_VPORT_SCISSOR_7_TL__TL_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_7_TL__TL_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_7_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L

// PA_SC_VPORT_SCISSOR_8_TL
#define PA_SC_VPORT_SCISSOR_8_TL__TL_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_8_TL__TL_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_8_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L

// PA_SC_VPORT_SCISSOR_9_TL
#define PA_SC_VPORT_SCISSOR_9_TL__TL_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_9_TL__TL_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_9_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L

// PA_SC_VPORT_SCISSOR_10_TL
#define PA_SC_VPORT_SCISSOR_10_TL__TL_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_10_TL__TL_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_10_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L

// PA_SC_VPORT_SCISSOR_11_TL
#define PA_SC_VPORT_SCISSOR_11_TL__TL_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_11_TL__TL_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_11_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L

// PA_SC_VPORT_SCISSOR_12_TL
#define PA_SC_VPORT_SCISSOR_12_TL__TL_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_12_TL__TL_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_12_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L

// PA_SC_VPORT_SCISSOR_13_TL
#define PA_SC_VPORT_SCISSOR_13_TL__TL_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_13_TL__TL_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_13_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L

// PA_SC_VPORT_SCISSOR_14_TL
#define PA_SC_VPORT_SCISSOR_14_TL__TL_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_14_TL__TL_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_14_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L

// PA_SC_VPORT_SCISSOR_15_TL
#define PA_SC_VPORT_SCISSOR_15_TL__TL_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_15_TL__TL_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_15_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L

// PA_SC_VPORT_SCISSOR_0_BR
#define PA_SC_VPORT_SCISSOR_0_BR__BR_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_0_BR__BR_Y_MASK 0x7fff0000L

// PA_SC_VPORT_SCISSOR_1_BR
#define PA_SC_VPORT_SCISSOR_1_BR__BR_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_1_BR__BR_Y_MASK 0x7fff0000L

// PA_SC_VPORT_SCISSOR_2_BR
#define PA_SC_VPORT_SCISSOR_2_BR__BR_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_2_BR__BR_Y_MASK 0x7fff0000L

// PA_SC_VPORT_SCISSOR_3_BR
#define PA_SC_VPORT_SCISSOR_3_BR__BR_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_3_BR__BR_Y_MASK 0x7fff0000L

// PA_SC_VPORT_SCISSOR_4_BR
#define PA_SC_VPORT_SCISSOR_4_BR__BR_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_4_BR__BR_Y_MASK 0x7fff0000L

// PA_SC_VPORT_SCISSOR_5_BR
#define PA_SC_VPORT_SCISSOR_5_BR__BR_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_5_BR__BR_Y_MASK 0x7fff0000L

// PA_SC_VPORT_SCISSOR_6_BR
#define PA_SC_VPORT_SCISSOR_6_BR__BR_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_6_BR__BR_Y_MASK 0x7fff0000L

// PA_SC_VPORT_SCISSOR_7_BR
#define PA_SC_VPORT_SCISSOR_7_BR__BR_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_7_BR__BR_Y_MASK 0x7fff0000L

// PA_SC_VPORT_SCISSOR_8_BR
#define PA_SC_VPORT_SCISSOR_8_BR__BR_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_8_BR__BR_Y_MASK 0x7fff0000L

// PA_SC_VPORT_SCISSOR_9_BR
#define PA_SC_VPORT_SCISSOR_9_BR__BR_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_9_BR__BR_Y_MASK 0x7fff0000L

// PA_SC_VPORT_SCISSOR_10_BR
#define PA_SC_VPORT_SCISSOR_10_BR__BR_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_10_BR__BR_Y_MASK 0x7fff0000L

// PA_SC_VPORT_SCISSOR_11_BR
#define PA_SC_VPORT_SCISSOR_11_BR__BR_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_11_BR__BR_Y_MASK 0x7fff0000L

// PA_SC_VPORT_SCISSOR_12_BR
#define PA_SC_VPORT_SCISSOR_12_BR__BR_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_12_BR__BR_Y_MASK 0x7fff0000L

// PA_SC_VPORT_SCISSOR_13_BR
#define PA_SC_VPORT_SCISSOR_13_BR__BR_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_13_BR__BR_Y_MASK 0x7fff0000L

// PA_SC_VPORT_SCISSOR_14_BR
#define PA_SC_VPORT_SCISSOR_14_BR__BR_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_14_BR__BR_Y_MASK 0x7fff0000L

// PA_SC_VPORT_SCISSOR_15_BR
#define PA_SC_VPORT_SCISSOR_15_BR__BR_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_15_BR__BR_Y_MASK 0x7fff0000L

// PA_SC_VPORT_ZMIN_0
#define PA_SC_VPORT_ZMIN_0__VPORT_ZMIN_MASK 0xffffffffL

// PA_SC_VPORT_ZMIN_1
#define PA_SC_VPORT_ZMIN_1__VPORT_ZMIN_MASK 0xffffffffL

// PA_SC_VPORT_ZMIN_2
#define PA_SC_VPORT_ZMIN_2__VPORT_ZMIN_MASK 0xffffffffL

// PA_SC_VPORT_ZMIN_3
#define PA_SC_VPORT_ZMIN_3__VPORT_ZMIN_MASK 0xffffffffL

// PA_SC_VPORT_ZMIN_4
#define PA_SC_VPORT_ZMIN_4__VPORT_ZMIN_MASK 0xffffffffL

// PA_SC_VPORT_ZMIN_5
#define PA_SC_VPORT_ZMIN_5__VPORT_ZMIN_MASK 0xffffffffL

// PA_SC_VPORT_ZMIN_6
#define PA_SC_VPORT_ZMIN_6__VPORT_ZMIN_MASK 0xffffffffL

// PA_SC_VPORT_ZMIN_7
#define PA_SC_VPORT_ZMIN_7__VPORT_ZMIN_MASK 0xffffffffL

// PA_SC_VPORT_ZMIN_8
#define PA_SC_VPORT_ZMIN_8__VPORT_ZMIN_MASK 0xffffffffL

// PA_SC_VPORT_ZMIN_9
#define PA_SC_VPORT_ZMIN_9__VPORT_ZMIN_MASK 0xffffffffL

// PA_SC_VPORT_ZMIN_10
#define PA_SC_VPORT_ZMIN_10__VPORT_ZMIN_MASK 0xffffffffL

// PA_SC_VPORT_ZMIN_11
#define PA_SC_VPORT_ZMIN_11__VPORT_ZMIN_MASK 0xffffffffL

// PA_SC_VPORT_ZMIN_12
#define PA_SC_VPORT_ZMIN_12__VPORT_ZMIN_MASK 0xffffffffL

// PA_SC_VPORT_ZMIN_13
#define PA_SC_VPORT_ZMIN_13__VPORT_ZMIN_MASK 0xffffffffL

// PA_SC_VPORT_ZMIN_14
#define PA_SC_VPORT_ZMIN_14__VPORT_ZMIN_MASK 0xffffffffL

// PA_SC_VPORT_ZMIN_15
#define PA_SC_VPORT_ZMIN_15__VPORT_ZMIN_MASK 0xffffffffL

// PA_SC_VPORT_ZMAX_0
#define PA_SC_VPORT_ZMAX_0__VPORT_ZMAX_MASK 0xffffffffL

// PA_SC_VPORT_ZMAX_1
#define PA_SC_VPORT_ZMAX_1__VPORT_ZMAX_MASK 0xffffffffL

// PA_SC_VPORT_ZMAX_2
#define PA_SC_VPORT_ZMAX_2__VPORT_ZMAX_MASK 0xffffffffL

// PA_SC_VPORT_ZMAX_3
#define PA_SC_VPORT_ZMAX_3__VPORT_ZMAX_MASK 0xffffffffL

// PA_SC_VPORT_ZMAX_4
#define PA_SC_VPORT_ZMAX_4__VPORT_ZMAX_MASK 0xffffffffL

// PA_SC_VPORT_ZMAX_5
#define PA_SC_VPORT_ZMAX_5__VPORT_ZMAX_MASK 0xffffffffL

// PA_SC_VPORT_ZMAX_6
#define PA_SC_VPORT_ZMAX_6__VPORT_ZMAX_MASK 0xffffffffL

// PA_SC_VPORT_ZMAX_7
#define PA_SC_VPORT_ZMAX_7__VPORT_ZMAX_MASK 0xffffffffL

// PA_SC_VPORT_ZMAX_8
#define PA_SC_VPORT_ZMAX_8__VPORT_ZMAX_MASK 0xffffffffL

// PA_SC_VPORT_ZMAX_9
#define PA_SC_VPORT_ZMAX_9__VPORT_ZMAX_MASK 0xffffffffL

// PA_SC_VPORT_ZMAX_10
#define PA_SC_VPORT_ZMAX_10__VPORT_ZMAX_MASK 0xffffffffL

// PA_SC_VPORT_ZMAX_11
#define PA_SC_VPORT_ZMAX_11__VPORT_ZMAX_MASK 0xffffffffL

// PA_SC_VPORT_ZMAX_12
#define PA_SC_VPORT_ZMAX_12__VPORT_ZMAX_MASK 0xffffffffL

// PA_SC_VPORT_ZMAX_13
#define PA_SC_VPORT_ZMAX_13__VPORT_ZMAX_MASK 0xffffffffL

// PA_SC_VPORT_ZMAX_14
#define PA_SC_VPORT_ZMAX_14__VPORT_ZMAX_MASK 0xffffffffL

// PA_SC_VPORT_ZMAX_15
#define PA_SC_VPORT_ZMAX_15__VPORT_ZMAX_MASK 0xffffffffL

// PA_SU_LINE_STIPPLE_VALUE
#define PA_SU_LINE_STIPPLE_VALUE__LINE_STIPPLE_VALUE_MASK 0x00ffffffL

// PA_SC_LINE_STIPPLE_STATE
#define PA_SC_LINE_STIPPLE_STATE__CURRENT_PTR_MASK 0x0000000fL
#define PA_SC_LINE_STIPPLE_STATE__CURRENT_COUNT_MASK 0x0000ff00L

// PA_SC_SCREEN_EXTENT_MIN_0
#define PA_SC_SCREEN_EXTENT_MIN_0__X_MASK 0x0000ffffL
#define PA_SC_SCREEN_EXTENT_MIN_0__Y_MASK 0xffff0000L

// PA_SC_SCREEN_EXTENT_MAX_0
#define PA_SC_SCREEN_EXTENT_MAX_0__X_MASK 0x0000ffffL
#define PA_SC_SCREEN_EXTENT_MAX_0__Y_MASK 0xffff0000L

// PA_SC_SCREEN_EXTENT_MIN_1
#define PA_SC_SCREEN_EXTENT_MIN_1__X_MASK 0x0000ffffL
#define PA_SC_SCREEN_EXTENT_MIN_1__Y_MASK 0xffff0000L

// PA_SC_SCREEN_EXTENT_MAX_1
#define PA_SC_SCREEN_EXTENT_MAX_1__X_MASK 0x0000ffffL
#define PA_SC_SCREEN_EXTENT_MAX_1__Y_MASK 0xffff0000L

// PA_SC_P3D_TRAP_SCREEN_HV_EN
#define PA_SC_P3D_TRAP_SCREEN_HV_EN__ENABLE_HV_PRE_SHADER_MASK 0x00000001L
#define PA_SC_P3D_TRAP_SCREEN_HV_EN__FORCE_PRE_SHADER_ALL_PIXELS_MASK 0x00000002L

// PA_SC_P3D_TRAP_SCREEN_H
#define PA_SC_P3D_TRAP_SCREEN_H__X_COORD_MASK 0x00003fffL

// PA_SC_P3D_TRAP_SCREEN_V
#define PA_SC_P3D_TRAP_SCREEN_V__Y_COORD_MASK 0x00003fffL

// PA_SC_P3D_TRAP_SCREEN_OCCURRENCE
#define PA_SC_P3D_TRAP_SCREEN_OCCURRENCE__COUNT_MASK 0x0000ffffL

// PA_SC_P3D_TRAP_SCREEN_COUNT
#define PA_SC_P3D_TRAP_SCREEN_COUNT__COUNT_MASK 0x0000ffffL

// PA_SC_HP3D_TRAP_SCREEN_HV_EN
#define PA_SC_HP3D_TRAP_SCREEN_HV_EN__ENABLE_HV_PRE_SHADER_MASK 0x00000001L
#define PA_SC_HP3D_TRAP_SCREEN_HV_EN__FORCE_PRE_SHADER_ALL_PIXELS_MASK 0x00000002L

// PA_SC_HP3D_TRAP_SCREEN_H
#define PA_SC_HP3D_TRAP_SCREEN_H__X_COORD_MASK 0x00003fffL

// PA_SC_HP3D_TRAP_SCREEN_V
#define PA_SC_HP3D_TRAP_SCREEN_V__Y_COORD_MASK 0x00003fffL

// PA_SC_HP3D_TRAP_SCREEN_OCCURRENCE
#define PA_SC_HP3D_TRAP_SCREEN_OCCURRENCE__COUNT_MASK 0x0000ffffL

// PA_SC_HP3D_TRAP_SCREEN_COUNT
#define PA_SC_HP3D_TRAP_SCREEN_COUNT__COUNT_MASK 0x0000ffffL

// PA_SC_TRAP_SCREEN_HV_EN
#define PA_SC_TRAP_SCREEN_HV_EN__ENABLE_HV_PRE_SHADER_MASK 0x00000001L
#define PA_SC_TRAP_SCREEN_HV_EN__FORCE_PRE_SHADER_ALL_PIXELS_MASK 0x00000002L

// PA_SC_TRAP_SCREEN_H
#define PA_SC_TRAP_SCREEN_H__X_COORD_MASK 0x00003fffL

// PA_SC_TRAP_SCREEN_V
#define PA_SC_TRAP_SCREEN_V__Y_COORD_MASK 0x00003fffL

// PA_SC_TRAP_SCREEN_OCCURRENCE
#define PA_SC_TRAP_SCREEN_OCCURRENCE__COUNT_MASK 0x0000ffffL

// PA_SC_TRAP_SCREEN_COUNT
#define PA_SC_TRAP_SCREEN_COUNT__COUNT_MASK 0x0000ffffL

// PA_SU_PERFCOUNTER0_LO
#define PA_SU_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// PA_SU_PERFCOUNTER0_HI
#define PA_SU_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0x0000ffffL

// PA_SU_PERFCOUNTER1_LO
#define PA_SU_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// PA_SU_PERFCOUNTER1_HI
#define PA_SU_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0x0000ffffL

// PA_SU_PERFCOUNTER2_LO
#define PA_SU_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// PA_SU_PERFCOUNTER2_HI
#define PA_SU_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0x0000ffffL

// PA_SU_PERFCOUNTER3_LO
#define PA_SU_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// PA_SU_PERFCOUNTER3_HI
#define PA_SU_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0x0000ffffL

// PA_SC_PERFCOUNTER0_LO
#define PA_SC_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// PA_SC_PERFCOUNTER0_HI
#define PA_SC_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// PA_SC_PERFCOUNTER1_LO
#define PA_SC_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// PA_SC_PERFCOUNTER1_HI
#define PA_SC_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// PA_SC_PERFCOUNTER2_LO
#define PA_SC_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// PA_SC_PERFCOUNTER2_HI
#define PA_SC_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// PA_SC_PERFCOUNTER3_LO
#define PA_SC_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// PA_SC_PERFCOUNTER3_HI
#define PA_SC_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// PA_SC_PERFCOUNTER4_LO
#define PA_SC_PERFCOUNTER4_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// PA_SC_PERFCOUNTER4_HI
#define PA_SC_PERFCOUNTER4_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// PA_SC_PERFCOUNTER5_LO
#define PA_SC_PERFCOUNTER5_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// PA_SC_PERFCOUNTER5_HI
#define PA_SC_PERFCOUNTER5_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// PA_SC_PERFCOUNTER6_LO
#define PA_SC_PERFCOUNTER6_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// PA_SC_PERFCOUNTER6_HI
#define PA_SC_PERFCOUNTER6_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// PA_SC_PERFCOUNTER7_LO
#define PA_SC_PERFCOUNTER7_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// PA_SC_PERFCOUNTER7_HI
#define PA_SC_PERFCOUNTER7_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// PA_SU_PERFCOUNTER0_SELECT
#define PA_SU_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0x000003ffL
#define PA_SU_PERFCOUNTER0_SELECT__PERF_SEL1_MASK 0x000ffc00L
#define PA_SU_PERFCOUNTER0_SELECT__CNTR_MODE_MASK 0x00f00000L

// PA_SU_PERFCOUNTER0_SELECT1
#define PA_SU_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK 0x000003ffL
#define PA_SU_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK 0x000ffc00L

// PA_SU_PERFCOUNTER1_SELECT
#define PA_SU_PERFCOUNTER1_SELECT__PERF_SEL_MASK 0x000003ffL
#define PA_SU_PERFCOUNTER1_SELECT__PERF_SEL1_MASK 0x000ffc00L
#define PA_SU_PERFCOUNTER1_SELECT__CNTR_MODE_MASK 0x00f00000L

// PA_SU_PERFCOUNTER1_SELECT1
#define PA_SU_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK 0x000003ffL
#define PA_SU_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK 0x000ffc00L

// PA_SU_PERFCOUNTER2_SELECT
#define PA_SU_PERFCOUNTER2_SELECT__PERF_SEL_MASK 0x000003ffL
#define PA_SU_PERFCOUNTER2_SELECT__CNTR_MODE_MASK 0x00f00000L

// PA_SU_PERFCOUNTER3_SELECT
#define PA_SU_PERFCOUNTER3_SELECT__PERF_SEL_MASK 0x000003ffL
#define PA_SU_PERFCOUNTER3_SELECT__CNTR_MODE_MASK 0x00f00000L

// PA_SC_PERFCOUNTER0_SELECT
#define PA_SC_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0x000003ffL
#define PA_SC_PERFCOUNTER0_SELECT__PERF_SEL1_MASK 0x000ffc00L
#define PA_SC_PERFCOUNTER0_SELECT__CNTR_MODE_MASK 0x00f00000L

// PA_SC_PERFCOUNTER0_SELECT1
#define PA_SC_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK 0x000003ffL
#define PA_SC_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK 0x000ffc00L

// PA_SC_PERFCOUNTER1_SELECT
#define PA_SC_PERFCOUNTER1_SELECT__PERF_SEL_MASK 0x000003ffL

// PA_SC_PERFCOUNTER2_SELECT
#define PA_SC_PERFCOUNTER2_SELECT__PERF_SEL_MASK 0x000003ffL

// PA_SC_PERFCOUNTER3_SELECT
#define PA_SC_PERFCOUNTER3_SELECT__PERF_SEL_MASK 0x000003ffL

// PA_SC_PERFCOUNTER4_SELECT
#define PA_SC_PERFCOUNTER4_SELECT__PERF_SEL_MASK 0x000003ffL

// PA_SC_PERFCOUNTER5_SELECT
#define PA_SC_PERFCOUNTER5_SELECT__PERF_SEL_MASK 0x000003ffL

// PA_SC_PERFCOUNTER6_SELECT
#define PA_SC_PERFCOUNTER6_SELECT__PERF_SEL_MASK 0x000003ffL

// PA_SC_PERFCOUNTER7_SELECT
#define PA_SC_PERFCOUNTER7_SELECT__PERF_SEL_MASK 0x000003ffL

// CGTT_PA_CLK_CTRL
#define CGTT_PA_CLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define CGTT_PA_CLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK 0x00010000L
#define CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK 0x00020000L
#define CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK 0x00040000L
#define CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK 0x00080000L
#define CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK 0x00100000L
#define CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK 0x00200000L
#define CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK 0x00400000L
#define CGTT_PA_CLK_CTRL__DEBUG_BUS_EN_MASK 0x00800000L
#define CGTT_PA_CLK_CTRL__SOFT_OVERRIDE7_MASK 0x01000000L
#define CGTT_PA_CLK_CTRL__SOFT_OVERRIDE6_MASK 0x02000000L
#define CGTT_PA_CLK_CTRL__SOFT_OVERRIDE5_MASK 0x04000000L
#define CGTT_PA_CLK_CTRL__SOFT_OVERRIDE4_MASK 0x08000000L
#define CGTT_PA_CLK_CTRL__SOFT_OVERRIDE3_MASK 0x10000000L
#define CGTT_PA_CLK_CTRL__SU_CLK_OVERRIDE_MASK 0x20000000L
#define CGTT_PA_CLK_CTRL__CL_CLK_OVERRIDE_MASK 0x40000000L
#define CGTT_PA_CLK_CTRL__REG_CLK_OVERRIDE_MASK 0x80000000L

// CGTT_SC_CLK_CTRL0
#define CGTT_SC_CLK_CTRL0__ON_DELAY_MASK 0x0000000fL
#define CGTT_SC_CLK_CTRL0__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_SC_CLK_CTRL0__PFF_ZFF_MEM_CLK_STALL_OVERRIDE_MASK 0x00010000L
#define CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE5_MASK 0x00020000L
#define CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE4_MASK 0x00040000L
#define CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE3_MASK 0x00080000L
#define CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE2_MASK 0x00100000L
#define CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE1_MASK 0x00200000L
#define CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE0_MASK 0x00400000L
#define CGTT_SC_CLK_CTRL0__REG_CLK_STALL_OVERRIDE_MASK 0x00800000L
#define CGTT_SC_CLK_CTRL0__PFF_ZFF_MEM_CLK_OVERRIDE_MASK 0x01000000L
#define CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE5_MASK 0x02000000L
#define CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE4_MASK 0x04000000L
#define CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE3_MASK 0x08000000L
#define CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE2_MASK 0x10000000L
#define CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE1_MASK 0x20000000L
#define CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE0_MASK 0x40000000L
#define CGTT_SC_CLK_CTRL0__REG_CLK_OVERRIDE_MASK 0x80000000L

// CGTT_SC_CLK_CTRL1
#define CGTT_SC_CLK_CTRL1__ON_DELAY_MASK 0x0000000fL
#define CGTT_SC_CLK_CTRL1__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_SC_CLK_CTRL1__PBB_BINNING_CLK_STALL_OVERRIDE_MASK 0x00020000L
#define CGTT_SC_CLK_CTRL1__PBB_SCISSOR_CLK_STALL_OVERRIDE_MASK 0x00040000L
#define CGTT_SC_CLK_CTRL1__OTHER_SPECIAL_SC_REG_CLK_STALL_OVERRIDE_MASK 0x00080000L
#define CGTT_SC_CLK_CTRL1__SCREEN_EXT_REG_CLK_STALL_OVERRIDE_MASK 0x00100000L
#define CGTT_SC_CLK_CTRL1__VPORT_REG_MEM_CLK_STALL_OVERRIDE_MASK 0x00200000L
#define CGTT_SC_CLK_CTRL1__PBB_CLK_STALL_OVERRIDE_MASK 0x00400000L
#define CGTT_SC_CLK_CTRL1__PBB_BINNING_CLK_OVERRIDE_MASK 0x02000000L
#define CGTT_SC_CLK_CTRL1__PBB_SCISSOR_CLK_OVERRIDE_MASK 0x04000000L
#define CGTT_SC_CLK_CTRL1__OTHER_SPECIAL_SC_REG_CLK_OVERRIDE_MASK 0x08000000L
#define CGTT_SC_CLK_CTRL1__SCREEN_EXT_REG_CLK_OVERRIDE_MASK 0x10000000L
#define CGTT_SC_CLK_CTRL1__VPORT_REG_MEM_CLK_OVERRIDE_MASK 0x20000000L
#define CGTT_SC_CLK_CTRL1__PBB_CLK_OVERRIDE_MASK 0x40000000L

// CLIPPER_DEBUG_REG00
#define CLIPPER_DEBUG_REG00__ALWAYS_ZERO_MASK 0x000000ffL
#define CLIPPER_DEBUG_REG00__clip_ga_bc_fifo_write_MASK 0x00000100L
#define CLIPPER_DEBUG_REG00__su_clip_baryc_free_MASK 0x00000600L
#define CLIPPER_DEBUG_REG00__clip_to_ga_fifo_write_MASK 0x00000800L
#define CLIPPER_DEBUG_REG00__clip_to_ga_fifo_full_MASK 0x00001000L
#define CLIPPER_DEBUG_REG00__primic_to_clprim_fifo_empty_MASK 0x00002000L
#define CLIPPER_DEBUG_REG00__primic_to_clprim_fifo_full_MASK 0x00004000L
#define CLIPPER_DEBUG_REG00__clip_to_outsm_fifo_empty_MASK 0x00008000L
#define CLIPPER_DEBUG_REG00__clip_to_outsm_fifo_full_MASK 0x00010000L
#define CLIPPER_DEBUG_REG00__vgt_to_clipp_fifo_empty_MASK 0x00020000L
#define CLIPPER_DEBUG_REG00__vgt_to_clipp_fifo_full_MASK 0x00040000L
#define CLIPPER_DEBUG_REG00__vgt_to_clips_fifo_empty_MASK 0x00080000L
#define CLIPPER_DEBUG_REG00__vgt_to_clips_fifo_full_MASK 0x00100000L
#define CLIPPER_DEBUG_REG00__clipcode_fifo_fifo_empty_MASK 0x00200000L
#define CLIPPER_DEBUG_REG00__clipcode_fifo_full_MASK 0x00400000L
#define CLIPPER_DEBUG_REG00__vte_out_clip_fifo_fifo_empty_MASK 0x00800000L
#define CLIPPER_DEBUG_REG00__vte_out_clip_fifo_fifo_full_MASK 0x01000000L
#define CLIPPER_DEBUG_REG00__vte_out_orig_fifo_fifo_empty_MASK 0x02000000L
#define CLIPPER_DEBUG_REG00__vte_out_orig_fifo_fifo_full_MASK 0x04000000L
#define CLIPPER_DEBUG_REG00__ccgen_to_clipcc_fifo_empty_MASK 0x08000000L
#define CLIPPER_DEBUG_REG00__ccgen_to_clipcc_fifo_full_MASK 0x10000000L
#define CLIPPER_DEBUG_REG00__clip_to_outsm_fifo_write_MASK 0x20000000L
#define CLIPPER_DEBUG_REG00__vte_out_orig_fifo_fifo_write_MASK 0x40000000L
#define CLIPPER_DEBUG_REG00__vgt_to_clipp_fifo_write_MASK 0x80000000L

// CLIPPER_DEBUG_REG01
#define CLIPPER_DEBUG_REG01__ALWAYS_ZERO_MASK 0x000000ffL
#define CLIPPER_DEBUG_REG01__clip_extra_bc_valid_MASK 0x00000700L
#define CLIPPER_DEBUG_REG01__clip_vert_vte_valid_MASK 0x00003800L
#define CLIPPER_DEBUG_REG01__clip_to_outsm_vertex_deallocate_MASK 0x0001c000L
#define CLIPPER_DEBUG_REG01__clip_to_outsm_deallocate_slot_MASK 0x000e0000L
#define CLIPPER_DEBUG_REG01__clip_to_outsm_null_primitive_MASK 0x00100000L
#define CLIPPER_DEBUG_REG01__vte_positions_vte_clip_vte_naninf_kill_2_MASK 0x00200000L
#define CLIPPER_DEBUG_REG01__vte_positions_vte_clip_vte_naninf_kill_1_MASK 0x00400000L
#define CLIPPER_DEBUG_REG01__vte_positions_vte_clip_vte_naninf_kill_0_MASK 0x00800000L
#define CLIPPER_DEBUG_REG01__vte_out_clip_rd_extra_bc_valid_MASK 0x01000000L
#define CLIPPER_DEBUG_REG01__vte_out_clip_rd_vte_naninf_kill_MASK 0x02000000L
#define CLIPPER_DEBUG_REG01__vte_out_clip_rd_vertex_store_indx_MASK 0x0c000000L
#define CLIPPER_DEBUG_REG01__clip_ga_bc_fifo_write_MASK 0x10000000L
#define CLIPPER_DEBUG_REG01__clip_to_ga_fifo_write_MASK 0x20000000L
#define CLIPPER_DEBUG_REG01__vte_out_clip_fifo_fifo_advanceread_MASK 0x40000000L
#define CLIPPER_DEBUG_REG01__vte_out_clip_fifo_fifo_empty_MASK 0x80000000L

// CLIPPER_DEBUG_REG02
#define CLIPPER_DEBUG_REG02__clip_extra_bc_valid_MASK 0x00000007L
#define CLIPPER_DEBUG_REG02__clip_vert_vte_valid_MASK 0x00000038L
#define CLIPPER_DEBUG_REG02__clip_to_outsm_clip_seq_indx_MASK 0x000000c0L
#define CLIPPER_DEBUG_REG02__clip_to_outsm_vertex_store_indx_2_MASK 0x00000f00L
#define CLIPPER_DEBUG_REG02__clip_to_outsm_vertex_store_indx_1_MASK 0x0000f000L
#define CLIPPER_DEBUG_REG02__clip_to_outsm_vertex_store_indx_0_MASK 0x000f0000L
#define CLIPPER_DEBUG_REG02__clip_to_clipga_extra_bc_coords_MASK 0x00100000L
#define CLIPPER_DEBUG_REG02__clip_to_clipga_vte_naninf_kill_MASK 0x00200000L
#define CLIPPER_DEBUG_REG02__clip_to_outsm_end_of_packet_MASK 0x00400000L
#define CLIPPER_DEBUG_REG02__clip_to_outsm_first_prim_of_slot_MASK 0x00800000L
#define CLIPPER_DEBUG_REG02__clip_to_outsm_clipped_prim_MASK 0x01000000L
#define CLIPPER_DEBUG_REG02__clip_to_outsm_null_primitive_MASK 0x02000000L
#define CLIPPER_DEBUG_REG02__clip_ga_bc_fifo_full_MASK 0x04000000L
#define CLIPPER_DEBUG_REG02__clip_to_ga_fifo_full_MASK 0x08000000L
#define CLIPPER_DEBUG_REG02__clip_ga_bc_fifo_write_MASK 0x10000000L
#define CLIPPER_DEBUG_REG02__clip_to_ga_fifo_write_MASK 0x20000000L
#define CLIPPER_DEBUG_REG02__clip_to_outsm_fifo_advanceread_MASK 0x40000000L
#define CLIPPER_DEBUG_REG02__clip_to_outsm_fifo_empty_MASK 0x80000000L

// CLIPPER_DEBUG_REG03
#define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_clip_code_or_MASK 0x00003fffL
#define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_event_id_MASK 0x000fc000L
#define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_state_var_indx_MASK 0x00700000L
#define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_clip_primitive_MASK 0x00800000L
#define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_deallocate_slot_MASK 0x07000000L
#define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_first_prim_of_slot_MASK 0x08000000L
#define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_end_of_packet_MASK 0x10000000L
#define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_event_MASK 0x20000000L
#define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_null_primitive_MASK 0x40000000L
#define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_prim_valid_MASK 0x80000000L

// CLIPPER_DEBUG_REG04
#define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_param_cache_indx_0_MASK 0x000007feL
#define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_vertex_store_indx_2_MASK 0x0001f800L
#define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_vertex_store_indx_1_MASK 0x007e0000L
#define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_vertex_store_indx_0_MASK 0x1f800000L
#define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_event_MASK 0x20000000L
#define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_null_primitive_MASK 0x40000000L
#define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_prim_valid_MASK 0x80000000L

// CLIPPER_DEBUG_REG05
#define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_clip_code_or_MASK 0x00003fffL
#define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_event_id_MASK 0x000fc000L
#define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_state_var_indx_MASK 0x00700000L
#define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_clip_primitive_MASK 0x00800000L
#define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_deallocate_slot_MASK 0x07000000L
#define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_first_prim_of_slot_MASK 0x08000000L
#define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_end_of_packet_MASK 0x10000000L
#define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_event_MASK 0x20000000L
#define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_null_primitive_MASK 0x40000000L
#define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_prim_valid_MASK 0x80000000L

// CLIPPER_DEBUG_REG06
#define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_param_cache_indx_0_MASK 0x000007feL
#define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_vertex_store_indx_2_MASK 0x0001f800L
#define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_vertex_store_indx_1_MASK 0x007e0000L
#define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_vertex_store_indx_0_MASK 0x1f800000L
#define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_event_MASK 0x20000000L
#define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_null_primitive_MASK 0x40000000L
#define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_prim_valid_MASK 0x80000000L

// CLIPPER_DEBUG_REG07
#define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_clip_code_or_MASK 0x00003fffL
#define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_event_id_MASK 0x000fc000L
#define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_state_var_indx_MASK 0x00700000L
#define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_clip_primitive_MASK 0x00800000L
#define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_deallocate_slot_MASK 0x07000000L
#define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_first_prim_of_slot_MASK 0x08000000L
#define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_end_of_packet_MASK 0x10000000L
#define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_event_MASK 0x20000000L
#define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_null_primitive_MASK 0x40000000L
#define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_prim_valid_MASK 0x80000000L

// CLIPPER_DEBUG_REG08
#define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_param_cache_indx_0_MASK 0x000007feL
#define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_vertex_store_indx_2_MASK 0x0001f800L
#define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_vertex_store_indx_1_MASK 0x007e0000L
#define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_vertex_store_indx_0_MASK 0x1f800000L
#define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_event_MASK 0x20000000L
#define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_null_primitive_MASK 0x40000000L
#define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_prim_valid_MASK 0x80000000L

// CLIPPER_DEBUG_REG09
#define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_clip_code_or_MASK 0x00003fffL
#define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_event_id_MASK 0x000fc000L
#define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_state_var_indx_MASK 0x00700000L
#define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_clip_primitive_MASK 0x00800000L
#define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_deallocate_slot_MASK 0x07000000L
#define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_first_prim_of_slot_MASK 0x08000000L
#define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_end_of_packet_MASK 0x10000000L
#define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_event_MASK 0x20000000L
#define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_null_primitive_MASK 0x40000000L
#define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_prim_valid_MASK 0x80000000L

// CLIPPER_DEBUG_REG10
#define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_param_cache_indx_0_MASK 0x000007feL
#define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_vertex_store_indx_2_MASK 0x0001f800L
#define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_vertex_store_indx_1_MASK 0x007e0000L
#define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_vertex_store_indx_0_MASK 0x1f800000L
#define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_event_MASK 0x20000000L
#define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_null_primitive_MASK 0x40000000L
#define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_prim_valid_MASK 0x80000000L

// CLIPPER_DEBUG_REG11
#define CLIPPER_DEBUG_REG11__clipsm3_clip_to_clipga_event_MASK 0x00000001L
#define CLIPPER_DEBUG_REG11__clipsm2_clip_to_clipga_event_MASK 0x00000002L
#define CLIPPER_DEBUG_REG11__clipsm1_clip_to_clipga_event_MASK 0x00000004L
#define CLIPPER_DEBUG_REG11__clipsm0_clip_to_clipga_event_MASK 0x00000008L
#define CLIPPER_DEBUG_REG11__clipsm3_clip_to_clipga_clip_primitive_MASK 0x00000010L
#define CLIPPER_DEBUG_REG11__clipsm2_clip_to_clipga_clip_primitive_MASK 0x00000020L
#define CLIPPER_DEBUG_REG11__clipsm1_clip_to_clipga_clip_primitive_MASK 0x00000040L
#define CLIPPER_DEBUG_REG11__clipsm0_clip_to_clipga_clip_primitive_MASK 0x00000080L
#define CLIPPER_DEBUG_REG11__clipsm3_clip_to_clipga_clip_to_outsm_cnt_MASK 0x00000f00L
#define CLIPPER_DEBUG_REG11__clipsm2_clip_to_clipga_clip_to_outsm_cnt_MASK 0x0000f000L
#define CLIPPER_DEBUG_REG11__clipsm1_clip_to_clipga_clip_to_outsm_cnt_MASK 0x000f0000L
#define CLIPPER_DEBUG_REG11__clipsm0_clip_to_clipga_clip_to_outsm_cnt_MASK 0x00f00000L
#define CLIPPER_DEBUG_REG11__clipsm3_clip_to_clipga_prim_valid_MASK 0x01000000L
#define CLIPPER_DEBUG_REG11__clipsm2_clip_to_clipga_prim_valid_MASK 0x02000000L
#define CLIPPER_DEBUG_REG11__clipsm1_clip_to_clipga_prim_valid_MASK 0x04000000L
#define CLIPPER_DEBUG_REG11__clipsm0_clip_to_clipga_prim_valid_MASK 0x08000000L
#define CLIPPER_DEBUG_REG11__clipsm3_inc_clip_to_clipga_clip_to_outsm_cnt_MASK 0x10000000L
#define CLIPPER_DEBUG_REG11__clipsm2_inc_clip_to_clipga_clip_to_outsm_cnt_MASK 0x20000000L
#define CLIPPER_DEBUG_REG11__clipsm1_inc_clip_to_clipga_clip_to_outsm_cnt_MASK 0x40000000L
#define CLIPPER_DEBUG_REG11__clipsm0_inc_clip_to_clipga_clip_to_outsm_cnt_MASK 0x80000000L

// CLIPPER_DEBUG_REG12
#define CLIPPER_DEBUG_REG12__ALWAYS_ZERO_MASK 0x000000ffL
#define CLIPPER_DEBUG_REG12__clip_priority_available_vte_out_clip_MASK 0x00001f00L
#define CLIPPER_DEBUG_REG12__clip_priority_available_clip_verts_MASK 0x0003e000L
#define CLIPPER_DEBUG_REG12__clip_priority_seq_indx_out_MASK 0x000c0000L
#define CLIPPER_DEBUG_REG12__clip_priority_seq_indx_vert_MASK 0x00300000L
#define CLIPPER_DEBUG_REG12__clip_priority_seq_indx_load_MASK 0x00c00000L
#define CLIPPER_DEBUG_REG12__clipsm3_clprim_to_clip_clip_primitive_MASK 0x01000000L
#define CLIPPER_DEBUG_REG12__clipsm3_clprim_to_clip_prim_valid_MASK 0x02000000L
#define CLIPPER_DEBUG_REG12__clipsm2_clprim_to_clip_clip_primitive_MASK 0x04000000L
#define CLIPPER_DEBUG_REG12__clipsm2_clprim_to_clip_prim_valid_MASK 0x08000000L
#define CLIPPER_DEBUG_REG12__clipsm1_clprim_to_clip_clip_primitive_MASK 0x10000000L
#define CLIPPER_DEBUG_REG12__clipsm1_clprim_to_clip_prim_valid_MASK 0x20000000L
#define CLIPPER_DEBUG_REG12__clipsm0_clprim_to_clip_clip_primitive_MASK 0x40000000L
#define CLIPPER_DEBUG_REG12__clipsm0_clprim_to_clip_prim_valid_MASK 0x80000000L

// CLIPPER_DEBUG_REG13
#define CLIPPER_DEBUG_REG13__clprim_in_back_state_var_indx_MASK 0x00000007L
#define CLIPPER_DEBUG_REG13__point_clip_candidate_MASK 0x00000008L
#define CLIPPER_DEBUG_REG13__prim_nan_kill_MASK 0x00000010L
#define CLIPPER_DEBUG_REG13__clprim_clip_primitive_MASK 0x00000020L
#define CLIPPER_DEBUG_REG13__clprim_cull_primitive_MASK 0x00000040L
#define CLIPPER_DEBUG_REG13__prim_back_valid_MASK 0x00000080L
#define CLIPPER_DEBUG_REG13__vertval_bits_vertex_cc_next_valid_MASK 0x00000f00L
#define CLIPPER_DEBUG_REG13__clipcc_vertex_store_indx_MASK 0x00003000L
#define CLIPPER_DEBUG_REG13__vte_out_orig_fifo_fifo_empty_MASK 0x00004000L
#define CLIPPER_DEBUG_REG13__clipcode_fifo_fifo_empty_MASK 0x00008000L
#define CLIPPER_DEBUG_REG13__ccgen_to_clipcc_fifo_empty_MASK 0x00010000L
#define CLIPPER_DEBUG_REG13__clip_priority_seq_indx_out_cnt_MASK 0x001e0000L
#define CLIPPER_DEBUG_REG13__outsm_clr_rd_orig_vertices_MASK 0x00600000L
#define CLIPPER_DEBUG_REG13__outsm_clr_rd_clipsm_wait_MASK 0x00800000L
#define CLIPPER_DEBUG_REG13__outsm_clr_fifo_contents_MASK 0x1f000000L
#define CLIPPER_DEBUG_REG13__outsm_clr_fifo_full_MASK 0x20000000L
#define CLIPPER_DEBUG_REG13__outsm_clr_fifo_advanceread_MASK 0x40000000L
#define CLIPPER_DEBUG_REG13__outsm_clr_fifo_write_MASK 0x80000000L

// CLIPPER_DEBUG_REG14
#define CLIPPER_DEBUG_REG14__clprim_in_back_vertex_store_indx_2_MASK 0x0000003fL
#define CLIPPER_DEBUG_REG14__clprim_in_back_vertex_store_indx_1_MASK 0x00000fc0L
#define CLIPPER_DEBUG_REG14__clprim_in_back_vertex_store_indx_0_MASK 0x0003f000L
#define CLIPPER_DEBUG_REG14__outputclprimtoclip_null_primitive_MASK 0x00040000L
#define CLIPPER_DEBUG_REG14__clprim_in_back_end_of_packet_MASK 0x00080000L
#define CLIPPER_DEBUG_REG14__clprim_in_back_first_prim_of_slot_MASK 0x00100000L
#define CLIPPER_DEBUG_REG14__clprim_in_back_deallocate_slot_MASK 0x00e00000L
#define CLIPPER_DEBUG_REG14__clprim_in_back_event_id_MASK 0x3f000000L
#define CLIPPER_DEBUG_REG14__clprim_in_back_event_MASK 0x40000000L
#define CLIPPER_DEBUG_REG14__prim_back_valid_MASK 0x80000000L

// CLIPPER_DEBUG_REG15
#define CLIPPER_DEBUG_REG15__vertval_bits_vertex_vertex_store_msb_MASK 0x0000ffffL
#define CLIPPER_DEBUG_REG15__primic_to_clprim_fifo_vertex_store_indx_2_MASK 0x001f0000L
#define CLIPPER_DEBUG_REG15__primic_to_clprim_fifo_vertex_store_indx_1_MASK 0x03e00000L
#define CLIPPER_DEBUG_REG15__primic_to_clprim_fifo_vertex_store_indx_0_MASK 0x7c000000L
#define CLIPPER_DEBUG_REG15__primic_to_clprim_valid_MASK 0x80000000L

// CLIPPER_DEBUG_REG16
#define CLIPPER_DEBUG_REG16__sm0_prim_end_state_MASK 0x0000007fL
#define CLIPPER_DEBUG_REG16__sm0_ps_expand_MASK 0x00000080L
#define CLIPPER_DEBUG_REG16__sm0_clip_vert_cnt_MASK 0x00001f00L
#define CLIPPER_DEBUG_REG16__sm0_vertex_clip_cnt_MASK 0x0003e000L
#define CLIPPER_DEBUG_REG16__sm0_inv_to_clip_data_valid_1_MASK 0x00040000L
#define CLIPPER_DEBUG_REG16__sm0_inv_to_clip_data_valid_0_MASK 0x00080000L
#define CLIPPER_DEBUG_REG16__sm0_current_state_MASK 0x07f00000L
#define CLIPPER_DEBUG_REG16__sm0_clip_to_clipga_clip_to_outsm_cnt_eq0_MASK 0x08000000L
#define CLIPPER_DEBUG_REG16__sm0_clip_to_outsm_fifo_full_MASK 0x10000000L
#define CLIPPER_DEBUG_REG16__sm0_highest_priority_seq_MASK 0x20000000L
#define CLIPPER_DEBUG_REG16__sm0_outputcliptoclipga_0_MASK 0x40000000L
#define CLIPPER_DEBUG_REG16__sm0_clprim_to_clip_prim_valid_MASK 0x80000000L

// CLIPPER_DEBUG_REG17
#define CLIPPER_DEBUG_REG17__sm1_prim_end_state_MASK 0x0000007fL
#define CLIPPER_DEBUG_REG17__sm1_ps_expand_MASK 0x00000080L
#define CLIPPER_DEBUG_REG17__sm1_clip_vert_cnt_MASK 0x00001f00L
#define CLIPPER_DEBUG_REG17__sm1_vertex_clip_cnt_MASK 0x0003e000L
#define CLIPPER_DEBUG_REG17__sm1_inv_to_clip_data_valid_1_MASK 0x00040000L
#define CLIPPER_DEBUG_REG17__sm1_inv_to_clip_data_valid_0_MASK 0x00080000L
#define CLIPPER_DEBUG_REG17__sm1_current_state_MASK 0x07f00000L
#define CLIPPER_DEBUG_REG17__sm1_clip_to_clipga_clip_to_outsm_cnt_eq0_MASK 0x08000000L
#define CLIPPER_DEBUG_REG17__sm1_clip_to_outsm_fifo_full_MASK 0x10000000L
#define CLIPPER_DEBUG_REG17__sm1_highest_priority_seq_MASK 0x20000000L
#define CLIPPER_DEBUG_REG17__sm1_outputcliptoclipga_0_MASK 0x40000000L
#define CLIPPER_DEBUG_REG17__sm1_clprim_to_clip_prim_valid_MASK 0x80000000L

// CLIPPER_DEBUG_REG18
#define CLIPPER_DEBUG_REG18__sm2_prim_end_state_MASK 0x0000007fL
#define CLIPPER_DEBUG_REG18__sm2_ps_expand_MASK 0x00000080L
#define CLIPPER_DEBUG_REG18__sm2_clip_vert_cnt_MASK 0x00001f00L
#define CLIPPER_DEBUG_REG18__sm2_vertex_clip_cnt_MASK 0x0003e000L
#define CLIPPER_DEBUG_REG18__sm2_inv_to_clip_data_valid_1_MASK 0x00040000L
#define CLIPPER_DEBUG_REG18__sm2_inv_to_clip_data_valid_0_MASK 0x00080000L
#define CLIPPER_DEBUG_REG18__sm2_current_state_MASK 0x07f00000L
#define CLIPPER_DEBUG_REG18__sm2_clip_to_clipga_clip_to_outsm_cnt_eq0_MASK 0x08000000L
#define CLIPPER_DEBUG_REG18__sm2_clip_to_outsm_fifo_full_MASK 0x10000000L
#define CLIPPER_DEBUG_REG18__sm2_highest_priority_seq_MASK 0x20000000L
#define CLIPPER_DEBUG_REG18__sm2_outputcliptoclipga_0_MASK 0x40000000L
#define CLIPPER_DEBUG_REG18__sm2_clprim_to_clip_prim_valid_MASK 0x80000000L

// CLIPPER_DEBUG_REG19
#define CLIPPER_DEBUG_REG19__sm3_prim_end_state_MASK 0x0000007fL
#define CLIPPER_DEBUG_REG19__sm3_ps_expand_MASK 0x00000080L
#define CLIPPER_DEBUG_REG19__sm3_clip_vert_cnt_MASK 0x00001f00L
#define CLIPPER_DEBUG_REG19__sm3_vertex_clip_cnt_MASK 0x0003e000L
#define CLIPPER_DEBUG_REG19__sm3_inv_to_clip_data_valid_1_MASK 0x00040000L
#define CLIPPER_DEBUG_REG19__sm3_inv_to_clip_data_valid_0_MASK 0x00080000L
#define CLIPPER_DEBUG_REG19__sm3_current_state_MASK 0x07f00000L
#define CLIPPER_DEBUG_REG19__sm3_clip_to_clipga_clip_to_outsm_cnt_eq0_MASK 0x08000000L
#define CLIPPER_DEBUG_REG19__sm3_clip_to_outsm_fifo_full_MASK 0x10000000L
#define CLIPPER_DEBUG_REG19__sm3_highest_priority_seq_MASK 0x20000000L
#define CLIPPER_DEBUG_REG19__sm3_outputcliptoclipga_0_MASK 0x40000000L
#define CLIPPER_DEBUG_REG19__sm3_clprim_to_clip_prim_valid_MASK 0x80000000L

// SXIFCCG_DEBUG_REG0
#define SXIFCCG_DEBUG_REG0__position_address_MASK 0x0000003fL
#define SXIFCCG_DEBUG_REG0__point_address_MASK 0x000001c0L
#define SXIFCCG_DEBUG_REG0__sx_pending_rd_state_var_indx_MASK 0x00000e00L
#define SXIFCCG_DEBUG_REG0__sx_pending_rd_req_mask_MASK 0x0000f000L
#define SXIFCCG_DEBUG_REG0__sx_pending_rd_pci_MASK 0x03ff0000L
#define SXIFCCG_DEBUG_REG0__sx_pending_rd_aux_sel_MASK 0x0c000000L
#define SXIFCCG_DEBUG_REG0__sx_pending_rd_sp_id_MASK 0x30000000L
#define SXIFCCG_DEBUG_REG0__sx_pending_rd_aux_inc_MASK 0x40000000L
#define SXIFCCG_DEBUG_REG0__sx_pending_rd_advance_MASK 0x80000000L

// SXIFCCG_DEBUG_REG1
#define SXIFCCG_DEBUG_REG1__available_positions_MASK 0x0000007fL
#define SXIFCCG_DEBUG_REG1__sx_receive_indx_MASK 0x00000380L
#define SXIFCCG_DEBUG_REG1__sx_pending_fifo_contents_MASK 0x00007c00L
#define SXIFCCG_DEBUG_REG1__statevar_bits_vs_out_misc_vec_ena_MASK 0x00008000L
#define SXIFCCG_DEBUG_REG1__statevar_bits_disable_sp_MASK 0x000f0000L
#define SXIFCCG_DEBUG_REG1__aux_sel_MASK 0x00300000L
#define SXIFCCG_DEBUG_REG1__sx_to_pa_empty_1_MASK 0x00400000L
#define SXIFCCG_DEBUG_REG1__sx_to_pa_empty_0_MASK 0x00800000L
#define SXIFCCG_DEBUG_REG1__pasx_req_cnt_1_MASK 0x0f000000L
#define SXIFCCG_DEBUG_REG1__pasx_req_cnt_0_MASK 0xf0000000L

// SXIFCCG_DEBUG_REG2
#define SXIFCCG_DEBUG_REG2__param_cache_base_MASK 0x0000007fL
#define SXIFCCG_DEBUG_REG2__sx_aux_MASK 0x00000180L
#define SXIFCCG_DEBUG_REG2__sx_request_indx_MASK 0x00007e00L
#define SXIFCCG_DEBUG_REG2__req_active_verts_loaded_MASK 0x00008000L
#define SXIFCCG_DEBUG_REG2__req_active_verts_MASK 0x007f0000L
#define SXIFCCG_DEBUG_REG2__vgt_to_ccgen_state_var_indx_MASK 0x03800000L
#define SXIFCCG_DEBUG_REG2__vgt_to_ccgen_active_verts_MASK 0xfc000000L

// SXIFCCG_DEBUG_REG3
#define SXIFCCG_DEBUG_REG3__ALWAYS_ZERO_MASK 0x000000ffL
#define SXIFCCG_DEBUG_REG3__vertex_fifo_entriesavailable_MASK 0x00000f00L
#define SXIFCCG_DEBUG_REG3__statevar_bits_vs_out_ccdist1_vec_ena_MASK 0x00001000L
#define SXIFCCG_DEBUG_REG3__statevar_bits_vs_out_ccdist0_vec_ena_MASK 0x00002000L
#define SXIFCCG_DEBUG_REG3__available_positions_MASK 0x001fc000L
#define SXIFCCG_DEBUG_REG3__current_state_MASK 0x00600000L
#define SXIFCCG_DEBUG_REG3__vertex_fifo_empty_MASK 0x00800000L
#define SXIFCCG_DEBUG_REG3__vertex_fifo_full_MASK 0x01000000L
#define SXIFCCG_DEBUG_REG3__sx0_receive_fifo_empty_MASK 0x02000000L
#define SXIFCCG_DEBUG_REG3__sx0_receive_fifo_full_MASK 0x04000000L
#define SXIFCCG_DEBUG_REG3__vgt_to_ccgen_fifo_empty_MASK 0x08000000L
#define SXIFCCG_DEBUG_REG3__vgt_to_ccgen_fifo_full_MASK 0x10000000L
#define SXIFCCG_DEBUG_REG3__ccgen_to_clipcc_fifo_full_MASK 0x20000000L
#define SXIFCCG_DEBUG_REG3__sx0_receive_fifo_write_MASK 0x40000000L
#define SXIFCCG_DEBUG_REG3__ccgen_to_clipcc_write_MASK 0x80000000L

// SETUP_DEBUG_REG0
#define SETUP_DEBUG_REG0__su_baryc_cntl_state_MASK 0x00000003L
#define SETUP_DEBUG_REG0__su_cntl_state_MASK 0x0000003cL
#define SETUP_DEBUG_REG0__pmode_state_MASK 0x00003f00L
#define SETUP_DEBUG_REG0__ge_stallb_MASK 0x00004000L
#define SETUP_DEBUG_REG0__geom_enable_MASK 0x00008000L
#define SETUP_DEBUG_REG0__su_clip_baryc_free_MASK 0x00030000L
#define SETUP_DEBUG_REG0__su_clip_rtr_MASK 0x00040000L
#define SETUP_DEBUG_REG0__pfifo_busy_MASK 0x00080000L
#define SETUP_DEBUG_REG0__su_cntl_busy_MASK 0x00100000L
#define SETUP_DEBUG_REG0__geom_busy_MASK 0x00200000L
#define SETUP_DEBUG_REG0__event_id_gated_MASK 0x0fc00000L
#define SETUP_DEBUG_REG0__event_gated_MASK 0x10000000L
#define SETUP_DEBUG_REG0__pmode_prim_gated_MASK 0x20000000L
#define SETUP_DEBUG_REG0__su_dyn_sclk_vld_MASK 0x40000000L
#define SETUP_DEBUG_REG0__cl_dyn_sclk_vld_MASK 0x80000000L

// SETUP_DEBUG_REG1
#define SETUP_DEBUG_REG1__y_sort0_gated_23_8_MASK 0x0000ffffL
#define SETUP_DEBUG_REG1__x_sort0_gated_23_8_MASK 0xffff0000L

// SETUP_DEBUG_REG2
#define SETUP_DEBUG_REG2__y_sort1_gated_23_8_MASK 0x0000ffffL
#define SETUP_DEBUG_REG2__x_sort1_gated_23_8_MASK 0xffff0000L

// SETUP_DEBUG_REG3
#define SETUP_DEBUG_REG3__y_sort2_gated_23_8_MASK 0x0000ffffL
#define SETUP_DEBUG_REG3__x_sort2_gated_23_8_MASK 0xffff0000L

// SETUP_DEBUG_REG4
#define SETUP_DEBUG_REG4__attr_indx_sort0_gated_MASK 0x00003fffL
#define SETUP_DEBUG_REG4__null_prim_gated_MASK 0x00004000L
#define SETUP_DEBUG_REG4__backfacing_gated_MASK 0x00008000L
#define SETUP_DEBUG_REG4__st_indx_gated_MASK 0x00070000L
#define SETUP_DEBUG_REG4__clipped_gated_MASK 0x00080000L
#define SETUP_DEBUG_REG4__dealloc_slot_gated_MASK 0x00700000L
#define SETUP_DEBUG_REG4__xmajor_gated_MASK 0x00800000L
#define SETUP_DEBUG_REG4__diamond_rule_gated_MASK 0x03000000L
#define SETUP_DEBUG_REG4__type_gated_MASK 0x1c000000L
#define SETUP_DEBUG_REG4__fpov_gated_MASK 0x60000000L
#define SETUP_DEBUG_REG4__eop_gated_MASK 0x80000000L

// SETUP_DEBUG_REG5
#define SETUP_DEBUG_REG5__attr_indx_sort2_gated_MASK 0x00003fffL
#define SETUP_DEBUG_REG5__attr_indx_sort1_gated_MASK 0x0fffc000L
#define SETUP_DEBUG_REG5__provoking_vtx_gated_MASK 0x30000000L
#define SETUP_DEBUG_REG5__valid_prim_gated_MASK 0x40000000L
#define SETUP_DEBUG_REG5__pa_reg_sclk_vld_MASK 0x80000000L

// PA_SC_DEBUG_REG0
#define PA_SC_DEBUG_REG0__REG0_FIELD0_MASK 0x00000003L
#define PA_SC_DEBUG_REG0__REG0_FIELD1_MASK 0x0000000cL

// PA_SC_DEBUG_REG1
#define PA_SC_DEBUG_REG1__REG1_FIELD0_MASK 0x00000003L
#define PA_SC_DEBUG_REG1__REG1_FIELD1_MASK 0x0000000cL

// RMI_GENERAL_CNTL
#define RMI_GENERAL_CNTL__BURST_DISABLE_MASK 0x00000001L
#define RMI_GENERAL_CNTL__VMID_BYPASS_ENABLE_MASK 0x0001fffeL
#define RMI_GENERAL_CNTL__XBAR_MUX_CONFIG_MASK 0x00060000L
#define RMI_GENERAL_CNTL__RB0_HARVEST_EN_MASK 0x00080000L
#define RMI_GENERAL_CNTL__RB1_HARVEST_EN_MASK 0x00100000L
#define RMI_GENERAL_CNTL__LOOPBACK_DIS_BY_REQ_TYPE_MASK 0x01e00000L
#define RMI_GENERAL_CNTL__XBAR_MUX_CONFIG_UPDATE_MASK 0x02000000L
#define RMI_GENERAL_CNTL__SKID_FIFO_0_OVERFLOW_ERROR_MASK_MASK 0x04000000L
#define RMI_GENERAL_CNTL__SKID_FIFO_0_UNDERFLOW_ERROR_MASK_MASK 0x08000000L
#define RMI_GENERAL_CNTL__SKID_FIFO_1_OVERFLOW_ERROR_MASK_MASK 0x10000000L
#define RMI_GENERAL_CNTL__SKID_FIFO_1_UNDERFLOW_ERROR_MASK_MASK 0x20000000L
#define RMI_GENERAL_CNTL__SKID_FIFO_FREESPACE_IS_ZERO_ERROR_MASK_MASK 0x40000000L

// RMI_GENERAL_CNTL1
#define RMI_GENERAL_CNTL1__EARLY_WRACK_ENABLE_PER_MTYPE_MASK 0x0000000fL
#define RMI_GENERAL_CNTL1__TCIW0_64B_RD_STALL_MODE_MASK 0x00000030L
#define RMI_GENERAL_CNTL1__TCIW1_64B_RD_STALL_MODE_MASK 0x000000c0L
#define RMI_GENERAL_CNTL1__EARLY_WRACK_DISABLE_FOR_LOOPBACK_MASK 0x00000100L
#define RMI_GENERAL_CNTL1__POLICY_OVERRIDE_VALUE_MASK 0x00000200L
#define RMI_GENERAL_CNTL1__POLICY_OVERRIDE_MASK 0x00000400L
#define RMI_GENERAL_CNTL1__UTCL1_PROBE0_RR_ARB_BURST_HINT_EN_MASK 0x00000800L
#define RMI_GENERAL_CNTL1__UTCL1_PROBE1_RR_ARB_BURST_HINT_EN_MASK 0x00001000L

// RMI_GENERAL_STATUS
#define RMI_GENERAL_STATUS__GENERAL_RMI_ERRORS_COMBINED_MASK 0x00000001L
#define RMI_GENERAL_STATUS__SKID_FIFO_0_OVERFLOW_ERROR_MASK 0x00000002L
#define RMI_GENERAL_STATUS__SKID_FIFO_0_UNDERFLOW_ERROR_MASK 0x00000004L
#define RMI_GENERAL_STATUS__SKID_FIFO_1_OVERFLOW_ERROR_MASK 0x00000008L
#define RMI_GENERAL_STATUS__SKID_FIFO_1_UNDERFLOW_ERROR_MASK 0x00000010L
#define RMI_GENERAL_STATUS__RMI_XBAR_BUSY_MASK 0x00000020L
#define RMI_GENERAL_STATUS__RMI_UTCL1_BUSY_MASK 0x00000040L
#define RMI_GENERAL_STATUS__RMI_SCOREBOARD_BUSY_MASK 0x00000080L
#define RMI_GENERAL_STATUS__TCIW0_PRT_FIFO_BUSY_MASK 0x00000100L
#define RMI_GENERAL_STATUS__TCIW_FRMTR0_BUSY_MASK 0x00000200L
#define RMI_GENERAL_STATUS__TCIW_RTN_FRMTR0_BUSY_MASK 0x00000400L
#define RMI_GENERAL_STATUS__WRREQ_CONSUMER_FIFO_0_BUSY_MASK 0x00000800L
#define RMI_GENERAL_STATUS__RDREQ_CONSUMER_FIFO_0_BUSY_MASK 0x00001000L
#define RMI_GENERAL_STATUS__TCIW1_PRT_FIFO_BUSY_MASK 0x00002000L
#define RMI_GENERAL_STATUS__TCIW_FRMTR1_BUSY_MASK 0x00004000L
#define RMI_GENERAL_STATUS__TCIW_RTN_FRMTR1_BUSY_MASK 0x00008000L
#define RMI_GENERAL_STATUS__WRREQ_CONSUMER_FIFO_1_BUSY_MASK 0x00010000L
#define RMI_GENERAL_STATUS__RDREQ_CONSUMER_FIFO_1_BUSY_MASK 0x00020000L
#define RMI_GENERAL_STATUS__UTC_PROBE1_BUSY_MASK 0x00040000L
#define RMI_GENERAL_STATUS__UTC_PROBE0_BUSY_MASK 0x00080000L
#define RMI_GENERAL_STATUS__RMI_XNACK_BUSY_MASK 0x00100000L
#define RMI_GENERAL_STATUS__XNACK_FIFO_NUM_USED_MASK 0x1fe00000L
#define RMI_GENERAL_STATUS__XNACK_FIFO_EMPTY_MASK 0x20000000L
#define RMI_GENERAL_STATUS__XNACK_FIFO_FULL_MASK 0x40000000L
#define RMI_GENERAL_STATUS__SKID_FIFO_FREESPACE_IS_ZERO_ERROR_MASK 0x80000000L

// RMI_SUBBLOCK_STATUS0
#define RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_NUM_USED_PROBE0_MASK 0x0000007fL
#define RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_FULL_PROBE0_MASK 0x00000080L
#define RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_EMPTY_PROBE0_MASK 0x00000100L
#define RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_NUM_USED_PROBE1_MASK 0x0000fe00L
#define RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_FULL_PROBE1_MASK 0x00010000L
#define RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_EMPTY_PROBE1_MASK 0x00020000L
#define RMI_SUBBLOCK_STATUS0__TCIW0_INFLIGHT_CNT_MASK 0x0ffc0000L

// RMI_SUBBLOCK_STATUS1
#define RMI_SUBBLOCK_STATUS1__SKID_FIFO_0_FREE_SPACE_MASK 0x000003ffL
#define RMI_SUBBLOCK_STATUS1__SKID_FIFO_1_FREE_SPACE_MASK 0x000ffc00L
#define RMI_SUBBLOCK_STATUS1__TCIW1_INFLIGHT_CNT_MASK 0x3ff00000L

// RMI_SUBBLOCK_STATUS2
#define RMI_SUBBLOCK_STATUS2__PRT_FIFO_0_NUM_USED_MASK 0x000001ffL
#define RMI_SUBBLOCK_STATUS2__PRT_FIFO_1_NUM_USED_MASK 0x0003fe00L

// RMI_SUBBLOCK_STATUS3
#define RMI_SUBBLOCK_STATUS3__SKID_FIFO_0_FREE_SPACE_TOTAL_MASK 0x000003ffL
#define RMI_SUBBLOCK_STATUS3__SKID_FIFO_1_FREE_SPACE_TOTAL_MASK 0x000ffc00L

// RMI_XBAR_CONFIG
#define RMI_XBAR_CONFIG__XBAR_MUX_CONFIG_OVERRIDE_MASK 0x00000003L
#define RMI_XBAR_CONFIG__XBAR_MUX_CONFIG_REQ_TYPE_OVERRIDE_MASK 0x0000003cL
#define RMI_XBAR_CONFIG__XBAR_MUX_CONFIG_CB_DB_OVERRIDE_MASK 0x00000040L
#define RMI_XBAR_CONFIG__ARBITER_DIS_MASK 0x00000080L
#define RMI_XBAR_CONFIG__XBAR_EN_IN_REQ_MASK 0x00000f00L
#define RMI_XBAR_CONFIG__XBAR_EN_IN_REQ_OVERRIDE_MASK 0x00001000L
#define RMI_XBAR_CONFIG__XBAR_EN_IN_RB0_MASK 0x00002000L
#define RMI_XBAR_CONFIG__XBAR_EN_IN_RB1_MASK 0x00004000L

// RMI_PROBE_POP_LOGIC_CNTL
#define RMI_PROBE_POP_LOGIC_CNTL__EXT_LAT_FIFO_0_MAX_DEPTH_MASK 0x0000007fL
#define RMI_PROBE_POP_LOGIC_CNTL__XLAT_COMBINE0_DIS_MASK 0x00000080L
#define RMI_PROBE_POP_LOGIC_CNTL__REDUCE_MAX_XLAT_CHAIN_SIZE_BY_2_MASK 0x00000300L
#define RMI_PROBE_POP_LOGIC_CNTL__EXT_LAT_FIFO_1_MAX_DEPTH_MASK 0x0001fc00L
#define RMI_PROBE_POP_LOGIC_CNTL__XLAT_COMBINE1_DIS_MASK 0x00020000L

// RMI_UTC_XNACK_N_MISC_CNTL
#define RMI_UTC_XNACK_N_MISC_CNTL__MASTER_XNACK_TIMER_INC_MASK 0x000000ffL
#define RMI_UTC_XNACK_N_MISC_CNTL__IND_XNACK_TIMER_START_VALUE_MASK 0x00000f00L
#define RMI_UTC_XNACK_N_MISC_CNTL__UTCL1_PERM_MODE_MASK 0x00001000L
#define RMI_UTC_XNACK_N_MISC_CNTL__CP_VMID_RESET_REQUEST_DISABLE_MASK 0x00002000L

// RMI_DEMUX_CNTL
#define RMI_DEMUX_CNTL__DEMUX_ARB0_STALL_MASK 0x00000001L
#define RMI_DEMUX_CNTL__DEMUX_ARB0_BREAK_LOB_ON_IDLEIN_MASK 0x00000002L
#define RMI_DEMUX_CNTL__DEMUX_ARB0_STALL_TIMER_OVERRIDE_MASK 0x00000030L
#define RMI_DEMUX_CNTL__DEMUX_ARB0_STALL_TIMER_START_VALUE_MASK 0x00003fc0L
#define RMI_DEMUX_CNTL__DEMUX_ARB0_MODE_MASK 0x0000c000L
#define RMI_DEMUX_CNTL__DEMUX_ARB1_STALL_MASK 0x00010000L
#define RMI_DEMUX_CNTL__DEMUX_ARB1_BREAK_LOB_ON_IDLEIN_MASK 0x00020000L
#define RMI_DEMUX_CNTL__DEMUX_ARB1_STALL_TIMER_OVERRIDE_MASK 0x00300000L
#define RMI_DEMUX_CNTL__DEMUX_ARB1_STALL_TIMER_START_VALUE_MASK 0x3fc00000L
#define RMI_DEMUX_CNTL__DEMUX_ARB1_MODE_MASK 0xc0000000L

// RMI_UTCL1_CNTL1
#define RMI_UTCL1_CNTL1__FORCE_4K_L2_RESP_MASK 0x00000001L
#define RMI_UTCL1_CNTL1__GPUVM_64K_DEF_MASK 0x00000002L
#define RMI_UTCL1_CNTL1__GPUVM_PERM_MODE_MASK 0x00000004L
#define RMI_UTCL1_CNTL1__RESP_MODE_MASK 0x00000018L
#define RMI_UTCL1_CNTL1__RESP_FAULT_MODE_MASK 0x00000060L
#define RMI_UTCL1_CNTL1__CLIENTID_MASK 0x0000ff80L
#define RMI_UTCL1_CNTL1__USERVM_DIS_MASK 0x00010000L
#define RMI_UTCL1_CNTL1__ENABLE_PUSH_LFIFO_MASK 0x00020000L
#define RMI_UTCL1_CNTL1__ENABLE_LFIFO_PRI_ARB_MASK 0x00040000L
#define RMI_UTCL1_CNTL1__REG_INV_VMID_MASK 0x00780000L
#define RMI_UTCL1_CNTL1__REG_INV_ALL_VMID_MASK 0x00800000L
#define RMI_UTCL1_CNTL1__REG_INV_TOGGLE_MASK 0x01000000L
#define RMI_UTCL1_CNTL1__CLIENT_INVALIDATE_ALL_VMID_MASK 0x02000000L
#define RMI_UTCL1_CNTL1__FORCE_MISS_MASK 0x04000000L
#define RMI_UTCL1_CNTL1__FORCE_IN_ORDER_MASK 0x08000000L
#define RMI_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2_MASK 0x30000000L
#define RMI_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2_MASK 0xc0000000L

// RMI_UTCL1_CNTL2
#define RMI_UTCL1_CNTL2__UTC_SPARE_MASK 0x000000ffL
#define RMI_UTCL1_CNTL2__MTYPE_OVRD_DIS_MASK 0x00000200L
#define RMI_UTCL1_CNTL2__LINE_VALID_MASK 0x00000400L
#define RMI_UTCL1_CNTL2__DIS_EDC_MASK 0x00000800L
#define RMI_UTCL1_CNTL2__GPUVM_INV_MODE_MASK 0x00001000L
#define RMI_UTCL1_CNTL2__SHOOTDOWN_OPT_MASK 0x00002000L
#define RMI_UTCL1_CNTL2__FORCE_SNOOP_MASK 0x00004000L
#define RMI_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK_MASK 0x00008000L
#define RMI_UTCL1_CNTL2__UTCL1_ARB_BURST_MODE_MASK 0x00030000L
#define RMI_UTCL1_CNTL2__UTCL1_ENABLE_PERF_EVENT_RD_WR_MASK 0x00040000L
#define RMI_UTCL1_CNTL2__UTCL1_PERF_EVENT_RD_WR_MASK 0x00080000L
#define RMI_UTCL1_CNTL2__UTCL1_ENABLE_PERF_EVENT_VMID_MASK 0x00100000L
#define RMI_UTCL1_CNTL2__UTCL1_PERF_EVENT_VMID_MASK 0x01e00000L
#define RMI_UTCL1_CNTL2__UTCL1_DIS_DUAL_L2_REQ_MASK 0x02000000L
#define RMI_UTCL1_CNTL2__UTCL1_FORCE_FRAG_2M_TO_64K_MASK 0x04000000L

// RMI_UTC_UNIT_CONFIG
#define RMI_UTC_UNIT_CONFIG__TMZ_REQ_EN_MASK 0x0000ffffL

// RMI_TCIW_FORMATTER0_CNTL
#define RMI_TCIW_FORMATTER0_CNTL__WR_COMBINE0_DIS_OVERRIDE_MASK 0x00000001L
#define RMI_TCIW_FORMATTER0_CNTL__WR_COMBINE0_TIME_OUT_WINDOW_MASK 0x000001feL
#define RMI_TCIW_FORMATTER0_CNTL__TCIW0_MAX_ALLOWED_INFLIGHT_REQ_MASK 0x0007fe00L
#define RMI_TCIW_FORMATTER0_CNTL__SKID_FIFO_0_FREE_SPACE_DELTA_MASK 0x07f80000L
#define RMI_TCIW_FORMATTER0_CNTL__SKID_FIFO_0_FREE_SPACE_DELTA_UPDATE_MASK 0x08000000L
#define RMI_TCIW_FORMATTER0_CNTL__TCIW0_REQ_SAFE_MODE_MASK 0x10000000L
#define RMI_TCIW_FORMATTER0_CNTL__RMI_IN0_REORDER_DIS_MASK 0x20000000L
#define RMI_TCIW_FORMATTER0_CNTL__WR_COMBINE0_DIS_AT_LAST_OF_BURST_MASK 0x40000000L
#define RMI_TCIW_FORMATTER0_CNTL__ALL_FAULT_RET0_DATA_MASK 0x80000000L

// RMI_TCIW_FORMATTER1_CNTL
#define RMI_TCIW_FORMATTER1_CNTL__WR_COMBINE1_DIS_OVERRIDE_MASK 0x00000001L
#define RMI_TCIW_FORMATTER1_CNTL__WR_COMBINE1_TIME_OUT_WINDOW_MASK 0x000001feL
#define RMI_TCIW_FORMATTER1_CNTL__TCIW1_MAX_ALLOWED_INFLIGHT_REQ_MASK 0x0007fe00L
#define RMI_TCIW_FORMATTER1_CNTL__SKID_FIFO_1_FREE_SPACE_DELTA_MASK 0x07f80000L
#define RMI_TCIW_FORMATTER1_CNTL__SKID_FIFO_1_FREE_SPACE_DELTA_UPDATE_MASK 0x08000000L
#define RMI_TCIW_FORMATTER1_CNTL__TCIW1_REQ_SAFE_MODE_MASK 0x10000000L
#define RMI_TCIW_FORMATTER1_CNTL__RMI_IN1_REORDER_DIS_MASK 0x20000000L
#define RMI_TCIW_FORMATTER1_CNTL__WR_COMBINE1_DIS_AT_LAST_OF_BURST_MASK 0x40000000L
#define RMI_TCIW_FORMATTER1_CNTL__ALL_FAULT_RET1_DATA_MASK 0x80000000L

// RMI_SCOREBOARD_CNTL
#define RMI_SCOREBOARD_CNTL__COMPLETE_RB0_FLUSH_MASK 0x00000001L
#define RMI_SCOREBOARD_CNTL__REQ_IN_RE_EN_AFTER_FLUSH_RB0_MASK 0x00000002L
#define RMI_SCOREBOARD_CNTL__COMPLETE_RB1_FLUSH_MASK 0x00000004L
#define RMI_SCOREBOARD_CNTL__REQ_IN_RE_EN_AFTER_FLUSH_RB1_MASK 0x00000008L
#define RMI_SCOREBOARD_CNTL__TIME_STAMP_FLUSH_RB1_MASK 0x00000010L
#define RMI_SCOREBOARD_CNTL__VMID_INVAL_FLUSH_TYPE_OVERRIDE_EN_MASK 0x00000020L
#define RMI_SCOREBOARD_CNTL__VMID_INVAL_FLUSH_TYPE_OVERRIDE_VALUE_MASK 0x00000040L
#define RMI_SCOREBOARD_CNTL__TIME_STAMP_FLUSH_RB0_MASK 0x00000080L
#define RMI_SCOREBOARD_CNTL__FORCE_VMID_INVAL_DONE_EN_MASK 0x00000100L
#define RMI_SCOREBOARD_CNTL__FORCE_VMID_INVAL_DONE_TIMER_START_VALUE_MASK 0x001ffe00L

// RMI_SCOREBOARD_STATUS0
#define RMI_SCOREBOARD_STATUS0__CURRENT_SESSION_ID_MASK 0x00000001L
#define RMI_SCOREBOARD_STATUS0__CP_VMID_INV_IN_PROG_MASK 0x00000002L
#define RMI_SCOREBOARD_STATUS0__CP_VMID_INV_REQ_VMID_MASK 0x0003fffcL
#define RMI_SCOREBOARD_STATUS0__CP_VMID_INV_UTC_DONE_MASK 0x00040000L
#define RMI_SCOREBOARD_STATUS0__CP_VMID_INV_DONE_MASK 0x00080000L
#define RMI_SCOREBOARD_STATUS0__CP_VMID_INV_FLUSH_TYPE_MASK 0x00100000L
#define RMI_SCOREBOARD_STATUS0__FORCE_VMID_INV_DONE_MASK 0x00200000L

// RMI_SCOREBOARD_STATUS1
#define RMI_SCOREBOARD_STATUS1__RUNNING_CNT_RB0_MASK 0x00000fffL
#define RMI_SCOREBOARD_STATUS1__RUNNING_CNT_UNDERFLOW_RB0_MASK 0x00001000L
#define RMI_SCOREBOARD_STATUS1__RUNNING_CNT_OVERFLOW_RB0_MASK 0x00002000L
#define RMI_SCOREBOARD_STATUS1__MULTI_VMID_INVAL_FROM_CP_DETECTED_MASK 0x00004000L
#define RMI_SCOREBOARD_STATUS1__RUNNING_CNT_RB1_MASK 0x07ff8000L
#define RMI_SCOREBOARD_STATUS1__RUNNING_CNT_UNDERFLOW_RB1_MASK 0x08000000L
#define RMI_SCOREBOARD_STATUS1__RUNNING_CNT_OVERFLOW_RB1_MASK 0x10000000L
#define RMI_SCOREBOARD_STATUS1__COM_FLUSH_IN_PROG_RB1_MASK 0x20000000L
#define RMI_SCOREBOARD_STATUS1__COM_FLUSH_IN_PROG_RB0_MASK 0x40000000L

// RMI_SCOREBOARD_STATUS2
#define RMI_SCOREBOARD_STATUS2__SNAPSHOT_CNT_RB0_MASK 0x00000fffL
#define RMI_SCOREBOARD_STATUS2__SNAPSHOT_CNT_UNDERFLOW_RB0_MASK 0x00001000L
#define RMI_SCOREBOARD_STATUS2__SNAPSHOT_CNT_RB1_MASK 0x01ffe000L
#define RMI_SCOREBOARD_STATUS2__SNAPSHOT_CNT_UNDERFLOW_RB1_MASK 0x02000000L
#define RMI_SCOREBOARD_STATUS2__COM_FLUSH_DONE_RB1_MASK 0x04000000L
#define RMI_SCOREBOARD_STATUS2__COM_FLUSH_DONE_RB0_MASK 0x08000000L
#define RMI_SCOREBOARD_STATUS2__TIME_STAMP_FLUSH_IN_PROG_RB0_MASK 0x10000000L
#define RMI_SCOREBOARD_STATUS2__TIME_STAMP_FLUSH_IN_PROG_RB1_MASK 0x20000000L
#define RMI_SCOREBOARD_STATUS2__TIME_STAMP_FLUSH_DONE_RB0_MASK 0x40000000L
#define RMI_SCOREBOARD_STATUS2__TIME_STAMP_FLUSH_DONE_RB1_MASK 0x80000000L

// RMI_XBAR_ARBITER_CONFIG
#define RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_MODE_MASK 0x00000003L
#define RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_BREAK_LOB_ON_WEIGHTEDRR_MASK 0x00000004L
#define RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_STALL_MASK 0x00000008L
#define RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_BREAK_LOB_ON_IDLEIN_MASK 0x00000010L
#define RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_STALL_TIMER_OVERRIDE_MASK 0x000000c0L
#define RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_STALL_TIMER_START_VALUE_MASK 0x0000ff00L
#define RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_MODE_MASK 0x00030000L
#define RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_BREAK_LOB_ON_WEIGHTEDRR_MASK 0x00040000L
#define RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_STALL_MASK 0x00080000L
#define RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_BREAK_LOB_ON_IDLEIN_MASK 0x00100000L
#define RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_STALL_TIMER_OVERRIDE_MASK 0x00c00000L
#define RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_STALL_TIMER_START_VALUE_MASK 0xff000000L

// RMI_XBAR_ARBITER_CONFIG_1
#define RMI_XBAR_ARBITER_CONFIG_1__XBAR_ARB_ROUND_ROBIN_WEIGHT_RB0_RD_MASK 0x000000ffL
#define RMI_XBAR_ARBITER_CONFIG_1__XBAR_ARB_ROUND_ROBIN_WEIGHT_RB0_WR_MASK 0x0000ff00L
#define RMI_XBAR_ARBITER_CONFIG_1__XBAR_ARB_ROUND_ROBIN_WEIGHT_RB1_RD_MASK 0x00ff0000L
#define RMI_XBAR_ARBITER_CONFIG_1__XBAR_ARB_ROUND_ROBIN_WEIGHT_RB1_WR_MASK 0xff000000L

// RMI_CLOCK_CNTRL
#define RMI_CLOCK_CNTRL__DYN_CLK_RB0_BUSY_MASK_MASK 0x0000001fL
#define RMI_CLOCK_CNTRL__DYN_CLK_CMN_BUSY_MASK_MASK 0x000003e0L
#define RMI_CLOCK_CNTRL__DYN_CLK_RB0_WAKEUP_MASK_MASK 0x00007c00L
#define RMI_CLOCK_CNTRL__DYN_CLK_CMN_WAKEUP_MASK_MASK 0x000f8000L
#define RMI_CLOCK_CNTRL__DYN_CLK_RB1_BUSY_MASK_MASK 0x01f00000L
#define RMI_CLOCK_CNTRL__DYN_CLK_RB1_WAKEUP_MASK_MASK 0x3e000000L

// RMI_UTCL1_STATUS
#define RMI_UTCL1_STATUS__FAULT_DETECTED_MASK 0x00000001L
#define RMI_UTCL1_STATUS__RETRY_DETECTED_MASK 0x00000002L
#define RMI_UTCL1_STATUS__PRT_DETECTED_MASK 0x00000004L

// RMI_DEBUG0
#define RMI_DEBUG0__RTS_RTR_DEBUG_MUX_SEL_MASK 0x0000001fL
#define RMI_DEBUG0__XBAR_ARB_DEBUG_MUX_SEL_MASK 0x00000060L
#define RMI_DEBUG0__DEMUX_ARB_DEBUG_MUX_SEL_MASK 0x00000180L
#define RMI_DEBUG0__DISABLE_MUX_SEL_MASK 0x00003e00L
#define RMI_DEBUG0__DISABLE_MUX_SEL_UPDATE_MASK 0x00004000L
#define RMI_DEBUG0__DISABLE_STATUS_MUX_SEL_MASK 0x000f8000L
#define RMI_DEBUG0__STALL_DEBUG_MUX_SEL_MASK 0x01f00000L
#define RMI_DEBUG0__UTCL1_INFLIGHT_WATERMARK_MASK 0xfe000000L

// RMI_DEBUG1
#define RMI_DEBUG1__REQ_BYPASS_DETECTION_DEBUG_MUX_SEL_MASK 0x0000000fL
#define RMI_DEBUG1__CONSUMER_FIFO_CNT_MUX_SEL_MASK 0x00000030L

// RMI_DEBUG2
#define RMI_DEBUG2__DEMUX_ARB_DEBUG_MUX_STATE_MASK 0x0000000fL
#define RMI_DEBUG2__DISABLE_STATUS_MUX_STATE_MASK 0x00000010L
#define RMI_DEBUG2__RTS_RTR_DEBUG_MUX_STATE_MASK 0x00000060L
#define RMI_DEBUG2__CONSUMER_FIFO_DEBIT_CNT_MASK 0x00001f80L
#define RMI_DEBUG2__CONSUMER_FIFO_FREE_SPACE_CNT_MASK 0x0007e000L

// RMI_DEBUG3
#define RMI_DEBUG3__XBAR_ARB_DEBUG_MUX_STATE_MASK 0x0000000fL
#define RMI_DEBUG3__UTC_IN_STALL_SOURCE_MASK 0x00000070L
#define RMI_DEBUG3__UTC_OUT_STALL_SOURCE_MASK 0x00000380L
#define RMI_DEBUG3__TCIW0_PRODUCER_CREDIT_CNT_MASK 0x0000fc00L
#define RMI_DEBUG3__TCIW1_PRODUCER_CREDIT_CNT_MASK 0x003f0000L
#define RMI_DEBUG3__STALL_DEBUG_MUX_STATE_MASK 0x03c00000L
#define RMI_DEBUG3__REQ_BYPASS_DETECTION_DEBUG_MUX_STATE_MASK 0x1c000000L
#define RMI_DEBUG3__UTCL1_INFLIGHT_WATERMARK_HIT_PROBE0_MASK 0x20000000L
#define RMI_DEBUG3__UTCL1_INFLIGHT_WATERMARK_HIT_PROBE1_MASK 0x40000000L

// RMI_DEBUG4
#define RMI_DEBUG4__FORCE_NON_RETRY_XNACK_PER_VMID_MASK 0x0000ffffL
#define RMI_DEBUG4__FORCE_INSTANT_RETRY_PER_VMID_MASK 0xffff0000L

// RMI_XNACK_DEBUG
#define RMI_XNACK_DEBUG__XNACK_PER_VMID_MASK 0x0000ffffL

// RMI_SPARE
#define RMI_SPARE__RMI_ARBITER_STALL_TIMER_ENABLED_ALLOW_STREAMING_MASK 0x00000001L
#define RMI_SPARE__SPARE_BIT_1_MASK 0x00000002L
#define RMI_SPARE__SPARE_BIT_2_MASK 0x00000004L
#define RMI_SPARE__SPARE_BIT_3_MASK 0x00000008L
#define RMI_SPARE__SPARE_BIT_4_MASK 0x00000010L
#define RMI_SPARE__SPARE_BIT_5_MASK 0x00000020L
#define RMI_SPARE__SPARE_BIT_6_MASK 0x00000040L
#define RMI_SPARE__SPARE_BIT_7_MASK 0x00000080L
#define RMI_SPARE__SPARE_BIT_8_0_MASK 0x0000ff00L
#define RMI_SPARE__SPARE_BIT_16_0_MASK 0xffff0000L

// RMI_SPARE_1
#define RMI_SPARE_1__SPARE_BIT_8_MASK 0x00000001L
#define RMI_SPARE_1__SPARE_BIT_9_MASK 0x00000002L
#define RMI_SPARE_1__SPARE_BIT_10_MASK 0x00000004L
#define RMI_SPARE_1__SPARE_BIT_11_MASK 0x00000008L
#define RMI_SPARE_1__SPARE_BIT_12_MASK 0x00000010L
#define RMI_SPARE_1__SPARE_BIT_13_MASK 0x00000020L
#define RMI_SPARE_1__SPARE_BIT_14_MASK 0x00000040L
#define RMI_SPARE_1__SPARE_BIT_15_MASK 0x00000080L
#define RMI_SPARE_1__SPARE_BIT_8_1_MASK 0x0000ff00L
#define RMI_SPARE_1__SPARE_BIT_16_1_MASK 0xffff0000L

// RMI_SPARE_2
#define RMI_SPARE_2__SPARE_BIT_16_MASK 0x00000001L
#define RMI_SPARE_2__SPARE_BIT_17_MASK 0x00000002L
#define RMI_SPARE_2__SPARE_BIT_18_MASK 0x00000004L
#define RMI_SPARE_2__SPARE_BIT_19_MASK 0x00000008L
#define RMI_SPARE_2__SPARE_BIT_20_MASK 0x00000010L
#define RMI_SPARE_2__SPARE_BIT_21_MASK 0x00000020L
#define RMI_SPARE_2__SPARE_BIT_22_MASK 0x00000040L
#define RMI_SPARE_2__SPARE_BIT_23_MASK 0x00000080L
#define RMI_SPARE_2__SPARE_BIT_4_0_MASK 0x00000f00L
#define RMI_SPARE_2__SPARE_BIT_4_1_MASK 0x0000f000L
#define RMI_SPARE_2__SPARE_BIT_8_2_MASK 0x00ff0000L
#define RMI_SPARE_2__SPARE_BIT_8_3_MASK 0xff000000L

// RMI_PERFCOUNTER0_LO
#define RMI_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// RMI_PERFCOUNTER1_LO
#define RMI_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// RMI_PERFCOUNTER2_LO
#define RMI_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// RMI_PERFCOUNTER3_LO
#define RMI_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffffL

// RMI_PERFCOUNTER0_HI
#define RMI_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// RMI_PERFCOUNTER1_HI
#define RMI_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// RMI_PERFCOUNTER2_HI
#define RMI_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// RMI_PERFCOUNTER3_HI
#define RMI_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0xffffffffL

// RMI_PERFCOUNTER0_SELECT
#define RMI_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0x000001ffL
#define RMI_PERFCOUNTER0_SELECT__PERF_SEL1_MASK 0x0007fc00L
#define RMI_PERFCOUNTER0_SELECT__CNTR_MODE_MASK 0x00f00000L
#define RMI_PERFCOUNTER0_SELECT__PERF_MODE1_MASK 0x0f000000L
#define RMI_PERFCOUNTER0_SELECT__PERF_MODE_MASK 0xf0000000L

// RMI_PERFCOUNTER0_SELECT1
#define RMI_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK 0x000001ffL
#define RMI_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK 0x0007fc00L
#define RMI_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK 0x0f000000L
#define RMI_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK 0xf0000000L

// RMI_PERFCOUNTER1_SELECT
#define RMI_PERFCOUNTER1_SELECT__PERF_SEL_MASK 0x000001ffL
#define RMI_PERFCOUNTER1_SELECT__PERF_MODE_MASK 0xf0000000L

// RMI_PERFCOUNTER2_SELECT
#define RMI_PERFCOUNTER2_SELECT__PERF_SEL_MASK 0x000001ffL
#define RMI_PERFCOUNTER2_SELECT__PERF_SEL1_MASK 0x0007fc00L
#define RMI_PERFCOUNTER2_SELECT__CNTR_MODE_MASK 0x00f00000L
#define RMI_PERFCOUNTER2_SELECT__PERF_MODE1_MASK 0x0f000000L
#define RMI_PERFCOUNTER2_SELECT__PERF_MODE_MASK 0xf0000000L

// RMI_PERFCOUNTER2_SELECT1
#define RMI_PERFCOUNTER2_SELECT1__PERF_SEL2_MASK 0x000001ffL
#define RMI_PERFCOUNTER2_SELECT1__PERF_SEL3_MASK 0x0007fc00L
#define RMI_PERFCOUNTER2_SELECT1__PERF_MODE3_MASK 0x0f000000L
#define RMI_PERFCOUNTER2_SELECT1__PERF_MODE2_MASK 0xf0000000L

// RMI_PERFCOUNTER3_SELECT
#define RMI_PERFCOUNTER3_SELECT__PERF_SEL_MASK 0x000001ffL
#define RMI_PERFCOUNTER3_SELECT__PERF_MODE_MASK 0xf0000000L

// RMI_PERF_COUNTER_CNTL
#define RMI_PERF_COUNTER_CNTL__TRANS_BASED_PERF_EN_SEL_MASK 0x00000003L
#define RMI_PERF_COUNTER_CNTL__EVENT_BASED_PERF_EN_SEL_MASK 0x0000000cL
#define RMI_PERF_COUNTER_CNTL__TC_PERF_EN_SEL_MASK 0x00000030L
#define RMI_PERF_COUNTER_CNTL__PERF_EVENT_WINDOW_MASK0_MASK 0x000000c0L
#define RMI_PERF_COUNTER_CNTL__PERF_EVENT_WINDOW_MASK1_MASK 0x00000300L
#define RMI_PERF_COUNTER_CNTL__PERF_COUNTER_CID_MASK 0x00003c00L
#define RMI_PERF_COUNTER_CNTL__PERF_COUNTER_VMID_MASK 0x0007c000L
#define RMI_PERF_COUNTER_CNTL__PERF_COUNTER_BURST_LENGTH_THRESHOLD_MASK 0x01f80000L
#define RMI_PERF_COUNTER_CNTL__PERF_SOFT_RESET_MASK 0x02000000L
#define RMI_PERF_COUNTER_CNTL__PERF_CNTR_SPM_SEL_MASK 0x04000000L

// RMI_CGTT_SCLK_CTRL
#define RMI_CGTT_SCLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define RMI_CGTT_SCLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE7_MASK 0x00010000L
#define RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE6_MASK 0x00020000L
#define RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE5_MASK 0x00040000L
#define RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE4_MASK 0x00080000L
#define RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE3_MASK 0x00100000L
#define RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE2_MASK 0x00200000L
#define RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE1_MASK 0x00400000L
#define RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE0_MASK 0x00800000L
#define RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE6_MASK 0x02000000L
#define RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE5_MASK 0x04000000L
#define RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE4_MASK 0x08000000L
#define RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE3_MASK 0x10000000L
#define RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE2_MASK 0x20000000L
#define RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE1_MASK 0x40000000L
#define RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE0_MASK 0x80000000L

// port_a_addr
#define port_a_addr__Index_MASK 0x000000ffL
#define port_a_addr__Reserved_MASK 0x7fffff00L
#define port_a_addr__ReadEnable_MASK 0x80000000L

// port_a_data_lo
#define port_a_data_lo__Data_MASK 0xffffffffL

// port_a_data_hi
#define port_a_data_hi__Data_MASK 0xffffffffL

// port_b_addr
#define port_b_addr__Index_MASK 0x000000ffL
#define port_b_addr__Reserved_MASK 0x7fffff00L
#define port_b_addr__ReadEnable_MASK 0x80000000L

// port_b_data_lo
#define port_b_data_lo__Data_MASK 0xffffffffL

// port_b_data_hi
#define port_b_data_hi__Data_MASK 0xffffffffL

// port_c_addr
#define port_c_addr__Index_MASK 0x000000ffL
#define port_c_addr__Reserved_MASK 0x7fffff00L
#define port_c_addr__ReadEnable_MASK 0x80000000L

// port_c_data_lo
#define port_c_data_lo__Data_MASK 0xffffffffL

// port_c_data_hi
#define port_c_data_hi__Data_MASK 0xffffffffL

// port_d_addr
#define port_d_addr__Index_MASK 0x000000ffL
#define port_d_addr__Reserved_MASK 0x7fffff00L
#define port_d_addr__ReadEnable_MASK 0x80000000L

// port_d_data_lo
#define port_d_data_lo__Data_MASK 0xffffffffL

// port_d_data_hi
#define port_d_data_hi__Data_MASK 0xffffffffL

// DEBUG_BUS_RSMU
#define DEBUG_BUS_RSMU__iSCH_RSMU_RTR_MASK 0x00000001L
#define DEBUG_BUS_RSMU__oRSMU_SCH_RTS_MASK 0x00000002L
#define DEBUG_BUS_RSMU__iOTHER_BLOCK_FAO_MASK 0x00000004L
#define DEBUG_BUS_RSMU__oRSMU_BLOCK_FAO_MASK 0x00000008L
#define DEBUG_BUS_RSMU__oRSMU_PIPE_BUSY_MASK 0x00000010L
#define DEBUG_BUS_RSMU__iRSMU_READ_PENDING_MASK 0x00000020L
#define DEBUG_BUS_RSMU__iIGNORE_FAO_MASK 0x00000040L
#define DEBUG_BUS_RSMU__RSMU_ISYNC_FAILED_MASK 0x00000080L
#define DEBUG_BUS_RSMU__RSMU_FIFO_EMPTY_MASK 0x00000100L
#define DEBUG_BUS_RSMU__RSMU_FIFO_FULL_MASK 0x00000200L
#define DEBUG_BUS_RSMU__iRSMU_GRBM_REG_SEND_MASK 0x00000400L
#define DEBUG_BUS_RSMU__oGRBM_RLC_PWR_STALLED_MASK 0x00000800L
#define DEBUG_BUS_RSMU__oGRBM_RLC_NONGFX3D_STALLED_MASK 0x00001000L
#define DEBUG_BUS_RSMU__Reserved0_MASK 0xffffe000L

// DEBUG_BUS_RLC
#define DEBUG_BUS_RLC__iSCH_RLC_RTR_MASK 0x00000001L
#define DEBUG_BUS_RLC__oRLC_SCH_RTS_MASK 0x00000002L
#define DEBUG_BUS_RLC__iOTHER_BLOCK_FAO_MASK 0x00000004L
#define DEBUG_BUS_RLC__oRLC_BLOCK_FAO_MASK 0x00000008L
#define DEBUG_BUS_RLC__oRLC_PIPE_BUSY_MASK 0x00000010L
#define DEBUG_BUS_RLC__iRLC_READ_PENDING_MASK 0x00000020L
#define DEBUG_BUS_RLC__RLC_ISYNC_FAILED_MASK 0x00000040L
#define DEBUG_BUS_RLC__RLC_FIFO_EMPTY_MASK 0x00000080L
#define DEBUG_BUS_RLC__RLC_FIFO_FULL_MASK 0x00000100L
#define DEBUG_BUS_RLC__iRLC_GRBM_REG_SEND_MASK 0x00000200L
#define DEBUG_BUS_RLC__Reserved0_MASK 0xfffffc00L

// DEBUG_BUS_ME0PIPE0_PF
#define DEBUG_BUS_ME0PIPE0_PF__iSCH_PIPE_RTR_MASK 0x00000001L
#define DEBUG_BUS_ME0PIPE0_PF__oPIPE_SCH_RTS_MASK 0x00000002L
#define DEBUG_BUS_ME0PIPE0_PF__iOTHER_BLOCK_FAO_MASK 0x00000004L
#define DEBUG_BUS_ME0PIPE0_PF__oPIPE_BUSY_MASK 0x00000008L
#define DEBUG_BUS_ME0PIPE0_PF__iPIPE_READ_PENDING_MASK 0x00000010L
#define DEBUG_BUS_ME0PIPE0_PF__PIPE_ISYNC_FAILED_MASK 0x00000020L
#define DEBUG_BUS_ME0PIPE0_PF__PIPE_FIFO_EMPTY_MASK 0x00000040L
#define DEBUG_BUS_ME0PIPE0_PF__PIPE_FIFO_FULL_MASK 0x00000080L
#define DEBUG_BUS_ME0PIPE0_PF__iCPG_GRBM_REG_SEND_MASK 0x00000100L
#define DEBUG_BUS_ME0PIPE0_PF__oPIPE_AVAIL_SPACE_MASK 0x00001e00L
#define DEBUG_BUS_ME0PIPE0_PF__Reserved0_MASK 0xffffe000L

// DEBUG_BUS_ME0PIPE0_CF
#define DEBUG_BUS_ME0PIPE0_CF__iSCH_PIPE_RTR_MASK 0x00000001L
#define DEBUG_BUS_ME0PIPE0_CF__oPIPE_SCH_RTS_MASK 0x00000002L
#define DEBUG_BUS_ME0PIPE0_CF__iOTHER_BLOCK_FAO_MASK 0x00000004L
#define DEBUG_BUS_ME0PIPE0_CF__oPIPE_BUSY_MASK 0x00000008L
#define DEBUG_BUS_ME0PIPE0_CF__iPIPE_READ_PENDING_MASK 0x00000010L
#define DEBUG_BUS_ME0PIPE0_CF__PIPE_ISYNC_FAILED_MASK 0x00000020L
#define DEBUG_BUS_ME0PIPE0_CF__PIPE_FIFO_EMPTY_MASK 0x00000040L
#define DEBUG_BUS_ME0PIPE0_CF__PIPE_FIFO_FULL_MASK 0x00000080L
#define DEBUG_BUS_ME0PIPE0_CF__iCPG_GRBM_REG_SEND_MASK 0x00000100L
#define DEBUG_BUS_ME0PIPE0_CF__oPIPE_AVAIL_SPACE_MASK 0x00001e00L
#define DEBUG_BUS_ME0PIPE0_CF__Reserved0_MASK 0xffffe000L

// DEBUG_BUS_ME0PIPE1_PF
#define DEBUG_BUS_ME0PIPE1_PF__iSCH_PIPE_RTR_MASK 0x00000001L
#define DEBUG_BUS_ME0PIPE1_PF__oPIPE_SCH_RTS_MASK 0x00000002L
#define DEBUG_BUS_ME0PIPE1_PF__iOTHER_BLOCK_FAO_MASK 0x00000004L
#define DEBUG_BUS_ME0PIPE1_PF__oPIPE_BUSY_MASK 0x00000008L
#define DEBUG_BUS_ME0PIPE1_PF__iPIPE_READ_PENDING_MASK 0x00000010L
#define DEBUG_BUS_ME0PIPE1_PF__PIPE_ISYNC_FAILED_MASK 0x00000020L
#define DEBUG_BUS_ME0PIPE1_PF__PIPE_FIFO_EMPTY_MASK 0x00000040L
#define DEBUG_BUS_ME0PIPE1_PF__PIPE_FIFO_FULL_MASK 0x00000080L
#define DEBUG_BUS_ME0PIPE1_PF__iCPG_GRBM_REG_SEND_MASK 0x00000100L
#define DEBUG_BUS_ME0PIPE1_PF__oPIPE_AVAIL_SPACE_MASK 0x00001e00L
#define DEBUG_BUS_ME0PIPE1_PF__Reserved0_MASK 0xffffe000L

// DEBUG_BUS_ME0PIPE1_CF
#define DEBUG_BUS_ME0PIPE1_CF__iSCH_PIPE_RTR_MASK 0x00000001L
#define DEBUG_BUS_ME0PIPE1_CF__oPIPE_SCH_RTS_MASK 0x00000002L
#define DEBUG_BUS_ME0PIPE1_CF__iOTHER_BLOCK_FAO_MASK 0x00000004L
#define DEBUG_BUS_ME0PIPE1_CF__oPIPE_BUSY_MASK 0x00000008L
#define DEBUG_BUS_ME0PIPE1_CF__iPIPE_READ_PENDING_MASK 0x00000010L
#define DEBUG_BUS_ME0PIPE1_CF__PIPE_ISYNC_FAILED_MASK 0x00000020L
#define DEBUG_BUS_ME0PIPE1_CF__PIPE_FIFO_EMPTY_MASK 0x00000040L
#define DEBUG_BUS_ME0PIPE1_CF__PIPE_FIFO_FULL_MASK 0x00000080L
#define DEBUG_BUS_ME0PIPE1_CF__iCPG_GRBM_REG_SEND_MASK 0x00000100L
#define DEBUG_BUS_ME0PIPE1_CF__oPIPE_AVAIL_SPACE_MASK 0x00001e00L
#define DEBUG_BUS_ME0PIPE1_CF__Reserved0_MASK 0xffffe000L

// DEBUG_BUS_ME1PIPE0
#define DEBUG_BUS_ME1PIPE0__iSCH_PIPE_RTR_MASK 0x00000001L
#define DEBUG_BUS_ME1PIPE0__oPIPE_SCH_RTS_MASK 0x00000002L
#define DEBUG_BUS_ME1PIPE0__iOTHER_BLOCK_FAO_MASK 0x00000004L
#define DEBUG_BUS_ME1PIPE0__oPIPE_BUSY_MASK 0x00000008L
#define DEBUG_BUS_ME1PIPE0__iPIPE_READ_PENDING_MASK 0x00000010L
#define DEBUG_BUS_ME1PIPE0__PIPE_ISYNC_FAILED_MASK 0x00000020L
#define DEBUG_BUS_ME1PIPE0__PIPE_FIFO_EMPTY_MASK 0x00000040L
#define DEBUG_BUS_ME1PIPE0__PIPE_FIFO_FULL_MASK 0x00000080L
#define DEBUG_BUS_ME1PIPE0__iCPG_GRBM_REG_SEND_MASK 0x00000100L
#define DEBUG_BUS_ME1PIPE0__Reserved0_MASK 0xfffffe00L

// DEBUG_BUS_ME1PIPE1
#define DEBUG_BUS_ME1PIPE1__iSCH_PIPE_RTR_MASK 0x00000001L
#define DEBUG_BUS_ME1PIPE1__oPIPE_SCH_RTS_MASK 0x00000002L
#define DEBUG_BUS_ME1PIPE1__iOTHER_BLOCK_FAO_MASK 0x00000004L
#define DEBUG_BUS_ME1PIPE1__oPIPE_BUSY_MASK 0x00000008L
#define DEBUG_BUS_ME1PIPE1__iPIPE_READ_PENDING_MASK 0x00000010L
#define DEBUG_BUS_ME1PIPE1__PIPE_ISYNC_FAILED_MASK 0x00000020L
#define DEBUG_BUS_ME1PIPE1__PIPE_FIFO_EMPTY_MASK 0x00000040L
#define DEBUG_BUS_ME1PIPE1__PIPE_FIFO_FULL_MASK 0x00000080L
#define DEBUG_BUS_ME1PIPE1__iCPG_GRBM_REG_SEND_MASK 0x00000100L
#define DEBUG_BUS_ME1PIPE1__Reserved0_MASK 0xfffffe00L

// DEBUG_BUS_ME1PIPE2
#define DEBUG_BUS_ME1PIPE2__iSCH_PIPE_RTR_MASK 0x00000001L
#define DEBUG_BUS_ME1PIPE2__oPIPE_SCH_RTS_MASK 0x00000002L
#define DEBUG_BUS_ME1PIPE2__iOTHER_BLOCK_FAO_MASK 0x00000004L
#define DEBUG_BUS_ME1PIPE2__oPIPE_BUSY_MASK 0x00000008L
#define DEBUG_BUS_ME1PIPE2__iPIPE_READ_PENDING_MASK 0x00000010L
#define DEBUG_BUS_ME1PIPE2__PIPE_ISYNC_FAILED_MASK 0x00000020L
#define DEBUG_BUS_ME1PIPE2__PIPE_FIFO_EMPTY_MASK 0x00000040L
#define DEBUG_BUS_ME1PIPE2__PIPE_FIFO_FULL_MASK 0x00000080L
#define DEBUG_BUS_ME1PIPE2__iCPG_GRBM_REG_SEND_MASK 0x00000100L
#define DEBUG_BUS_ME1PIPE2__Reserved0_MASK 0xfffffe00L

// DEBUG_BUS_ME1PIPE3
#define DEBUG_BUS_ME1PIPE3__iSCH_PIPE_RTR_MASK 0x00000001L
#define DEBUG_BUS_ME1PIPE3__oPIPE_SCH_RTS_MASK 0x00000002L
#define DEBUG_BUS_ME1PIPE3__iOTHER_BLOCK_FAO_MASK 0x00000004L
#define DEBUG_BUS_ME1PIPE3__oPIPE_BUSY_MASK 0x00000008L
#define DEBUG_BUS_ME1PIPE3__iPIPE_READ_PENDING_MASK 0x00000010L
#define DEBUG_BUS_ME1PIPE3__PIPE_ISYNC_FAILED_MASK 0x00000020L
#define DEBUG_BUS_ME1PIPE3__PIPE_FIFO_EMPTY_MASK 0x00000040L
#define DEBUG_BUS_ME1PIPE3__PIPE_FIFO_FULL_MASK 0x00000080L
#define DEBUG_BUS_ME1PIPE3__iCPG_GRBM_REG_SEND_MASK 0x00000100L
#define DEBUG_BUS_ME1PIPE3__Reserved0_MASK 0xfffffe00L

// DEBUG_BUS_ME2PIPE0
#define DEBUG_BUS_ME2PIPE0__iSCH_PIPE_RTR_MASK 0x00000001L
#define DEBUG_BUS_ME2PIPE0__oPIPE_SCH_RTS_MASK 0x00000002L
#define DEBUG_BUS_ME2PIPE0__iOTHER_BLOCK_FAO_MASK 0x00000004L
#define DEBUG_BUS_ME2PIPE0__oPIPE_BUSY_MASK 0x00000008L
#define DEBUG_BUS_ME2PIPE0__iPIPE_READ_PENDING_MASK 0x00000010L
#define DEBUG_BUS_ME2PIPE0__PIPE_ISYNC_FAILED_MASK 0x00000020L
#define DEBUG_BUS_ME2PIPE0__PIPE_FIFO_EMPTY_MASK 0x00000040L
#define DEBUG_BUS_ME2PIPE0__PIPE_FIFO_FULL_MASK 0x00000080L
#define DEBUG_BUS_ME2PIPE0__iCPG_GRBM_REG_SEND_MASK 0x00000100L
#define DEBUG_BUS_ME2PIPE0__Reserved0_MASK 0xfffffe00L

// DEBUG_BUS_ME2PIPE1
#define DEBUG_BUS_ME2PIPE1__iSCH_PIPE_RTR_MASK 0x00000001L
#define DEBUG_BUS_ME2PIPE1__oPIPE_SCH_RTS_MASK 0x00000002L
#define DEBUG_BUS_ME2PIPE1__iOTHER_BLOCK_FAO_MASK 0x00000004L
#define DEBUG_BUS_ME2PIPE1__oPIPE_BUSY_MASK 0x00000008L
#define DEBUG_BUS_ME2PIPE1__iPIPE_READ_PENDING_MASK 0x00000010L
#define DEBUG_BUS_ME2PIPE1__PIPE_ISYNC_FAILED_MASK 0x00000020L
#define DEBUG_BUS_ME2PIPE1__PIPE_FIFO_EMPTY_MASK 0x00000040L
#define DEBUG_BUS_ME2PIPE1__PIPE_FIFO_FULL_MASK 0x00000080L
#define DEBUG_BUS_ME2PIPE1__iCPG_GRBM_REG_SEND_MASK 0x00000100L
#define DEBUG_BUS_ME2PIPE1__Reserved0_MASK 0xfffffe00L

// DEBUG_BUS_ME2PIPE2
#define DEBUG_BUS_ME2PIPE2__iSCH_PIPE_RTR_MASK 0x00000001L
#define DEBUG_BUS_ME2PIPE2__oPIPE_SCH_RTS_MASK 0x00000002L
#define DEBUG_BUS_ME2PIPE2__iOTHER_BLOCK_FAO_MASK 0x00000004L
#define DEBUG_BUS_ME2PIPE2__oPIPE_BUSY_MASK 0x00000008L
#define DEBUG_BUS_ME2PIPE2__iPIPE_READ_PENDING_MASK 0x00000010L
#define DEBUG_BUS_ME2PIPE2__PIPE_ISYNC_FAILED_MASK 0x00000020L
#define DEBUG_BUS_ME2PIPE2__PIPE_FIFO_EMPTY_MASK 0x00000040L
#define DEBUG_BUS_ME2PIPE2__PIPE_FIFO_FULL_MASK 0x00000080L
#define DEBUG_BUS_ME2PIPE2__iCPG_GRBM_REG_SEND_MASK 0x00000100L
#define DEBUG_BUS_ME2PIPE2__Reserved0_MASK 0xfffffe00L

// DEBUG_BUS_ME2PIPE3
#define DEBUG_BUS_ME2PIPE3__iSCH_PIPE_RTR_MASK 0x00000001L
#define DEBUG_BUS_ME2PIPE3__oPIPE_SCH_RTS_MASK 0x00000002L
#define DEBUG_BUS_ME2PIPE3__iOTHER_BLOCK_FAO_MASK 0x00000004L
#define DEBUG_BUS_ME2PIPE3__oPIPE_BUSY_MASK 0x00000008L
#define DEBUG_BUS_ME2PIPE3__iPIPE_READ_PENDING_MASK 0x00000010L
#define DEBUG_BUS_ME2PIPE3__PIPE_ISYNC_FAILED_MASK 0x00000020L
#define DEBUG_BUS_ME2PIPE3__PIPE_FIFO_EMPTY_MASK 0x00000040L
#define DEBUG_BUS_ME2PIPE3__PIPE_FIFO_FULL_MASK 0x00000080L
#define DEBUG_BUS_ME2PIPE3__iCPG_GRBM_REG_SEND_MASK 0x00000100L
#define DEBUG_BUS_ME2PIPE3__Reserved0_MASK 0xfffffe00L

// DEBUG_BUS_GDS_DMA
#define DEBUG_BUS_GDS_DMA__iSCH_PIPE_RTR_MASK 0x00000001L
#define DEBUG_BUS_GDS_DMA__oPIPE_SCH_RTS_MASK 0x00000002L
#define DEBUG_BUS_GDS_DMA__iOTHER_BLOCK_FAO_MASK 0x00000004L
#define DEBUG_BUS_GDS_DMA__oPIPE_BUSY_MASK 0x00000008L
#define DEBUG_BUS_GDS_DMA__iPIPE_READ_PENDING_MASK 0x00000010L
#define DEBUG_BUS_GDS_DMA__PIPE_ISYNC_FAILED_MASK 0x00000020L
#define DEBUG_BUS_GDS_DMA__PIPE_FIFO_EMPTY_MASK 0x00000040L
#define DEBUG_BUS_GDS_DMA__PIPE_FIFO_FULL_MASK 0x00000080L
#define DEBUG_BUS_GDS_DMA__iCPG_GRBM_REG_SEND_MASK 0x00000100L
#define DEBUG_BUS_GDS_DMA__oPIPE_AVAIL_SPACE_MASK 0x00001e00L
#define DEBUG_BUS_GDS_DMA__Reserved0_MASK 0xffffe000L

// DEBUG_BUS_SCH0
#define DEBUG_BUS_SCH0__oSCH_SEND_SYSTEM_MASK 0x00000001L
#define DEBUG_BUS_SCH0__oSCH_SEND_GRAPHICS_TARG_PWR_MASKED_MASK 0x0000000eL
#define DEBUG_BUS_SCH0__oSCH_SEND_GRAPHICS_TARG_MASK 0x00000070L
#define DEBUG_BUS_SCH0__iPWR_REQUEST_HALT_GFX_TARG_MASK 0x00000080L
#define DEBUG_BUS_SCH0__iPWR_REQUEST_HALT_TARG_MASK 0x00000100L
#define DEBUG_BUS_SCH0__oRBB_GDS_DMA_REQUEST_MASK 0x00000200L
#define DEBUG_BUS_SCH0__oRBB_ME2PIPE3_REQUEST_MASK 0x00000400L
#define DEBUG_BUS_SCH0__oRBB_ME2PIPE2_REQUEST_MASK 0x00000800L
#define DEBUG_BUS_SCH0__oRBB_ME2PIPE1_REQUEST_MASK 0x00001000L
#define DEBUG_BUS_SCH0__oRBB_ME2PIPE0_REQUEST_MASK 0x00002000L
#define DEBUG_BUS_SCH0__oRBB_ME1PIPE3_REQUEST_MASK 0x00004000L
#define DEBUG_BUS_SCH0__oRBB_ME1PIPE2_REQUEST_MASK 0x00008000L
#define DEBUG_BUS_SCH0__oRBB_ME1PIPE1_REQUEST_MASK 0x00010000L
#define DEBUG_BUS_SCH0__oRBB_ME1PIPE0_REQUEST_MASK 0x00020000L
#define DEBUG_BUS_SCH0__oRBB_ME0PIPE1_CF_REQUEST_MASK 0x00040000L
#define DEBUG_BUS_SCH0__oRBB_ME0PIPE1_PF_REQUEST_MASK 0x00080000L
#define DEBUG_BUS_SCH0__oRBB_ME0PIPE0_CF_REQUEST_MASK 0x00100000L
#define DEBUG_BUS_SCH0__oRBB_ME0PIPE0_PF_REQUEST_MASK 0x00200000L
#define DEBUG_BUS_SCH0__oRBB_RLC_REQUEST_MASK 0x00400000L
#define DEBUG_BUS_SCH0__oRBB_RSMU_REQUEST_MASK 0x00800000L
#define DEBUG_BUS_SCH0__Reserved0_MASK 0xff000000L

// DEBUG_BUS_SCH1
#define DEBUG_BUS_SCH1__oGDS_DMA_READ_PENDING_MASK 0x00000001L
#define DEBUG_BUS_SCH1__oME2PIPE3_READ_PENDING_MASK 0x00000002L
#define DEBUG_BUS_SCH1__oME2PIPE2_READ_PENDING_MASK 0x00000004L
#define DEBUG_BUS_SCH1__oME2PIPE1_READ_PENDING_MASK 0x00000008L
#define DEBUG_BUS_SCH1__oME2PIPE0_READ_PENDING_MASK 0x00000010L
#define DEBUG_BUS_SCH1__oME1PIPE3_READ_PENDING_MASK 0x00000020L
#define DEBUG_BUS_SCH1__oME1PIPE2_READ_PENDING_MASK 0x00000040L
#define DEBUG_BUS_SCH1__oME1PIPE1_READ_PENDING_MASK 0x00000080L
#define DEBUG_BUS_SCH1__oME1PIPE0_READ_PENDING_MASK 0x00000100L
#define DEBUG_BUS_SCH1__oME0PIPE1_CF_READ_PENDING_MASK 0x00000200L
#define DEBUG_BUS_SCH1__oME0PIPE1_PF_READ_PENDING_MASK 0x00000400L
#define DEBUG_BUS_SCH1__oME0PIPE0_CF_READ_PENDING_MASK 0x00000800L
#define DEBUG_BUS_SCH1__oME0PIPE0_PF_READ_PENDING_MASK 0x00001000L
#define DEBUG_BUS_SCH1__oRLC_READ_PENDING_MASK 0x00002000L
#define DEBUG_BUS_SCH1__oRSMU_READ_PENDING_MASK 0x00004000L
#define DEBUG_BUS_SCH1__GFX_XFER_STARTED_MASK 0x00008000L
#define DEBUG_BUS_SCH1__GFX_XFER_PENDING_MASK 0x00010000L
#define DEBUG_BUS_SCH1__GFX_CLOCK_DOMAIN_BUSY_MASK 0x00020000L
#define DEBUG_BUS_SCH1__SCH_CLKEN_MASK 0x00040000L
#define DEBUG_BUS_SCH1__GFX_PREFIX_STAGE_RDY_MASK 0x00080000L
#define DEBUG_BUS_SCH1__oRBB_CPF_REQUEST_MASK 0x00100000L
#define DEBUG_BUS_SCH1__oCPF_READ_PENDING_MASK 0x00200000L
#define DEBUG_BUS_SCH1__oRBB_INTR_REQUEST_MASK 0x00400000L
#define DEBUG_BUS_SCH1__Reserved0_MASK 0xff800000L

// DEBUG_BUS_SCH2
#define DEBUG_BUS_SCH2__oSCH_READ_GDS_DMA_MASK 0x00000001L
#define DEBUG_BUS_SCH2__oSCH_READ_CPC_MASK 0x00000002L
#define DEBUG_BUS_SCH2__oSCH_READ_CPG_MASK 0x00000004L
#define DEBUG_BUS_SCH2__oSCH_READ_RLC_MASK 0x00000008L
#define DEBUG_BUS_SCH2__oSCH_READ_RSMU_MASK 0x00000010L
#define DEBUG_BUS_SCH2__oSCH_READ_COMPLETE_MASK 0x00000020L
#define DEBUG_BUS_SCH2__oSCH_READ_PIPEID_MASK 0x000000c0L
#define DEBUG_BUS_SCH2__oSCH_READ_MEID_MASK 0x00000300L
#define DEBUG_BUS_SCH2__oSCH_SEND_GRAPHICS_TARG_GDS_GFX_PWR_MASKED_MASK 0x00001c00L
#define DEBUG_BUS_SCH2__oSCH_SEND_GRAPHICS_TARG_GDS_PWR_MASKED_MASK 0x0000e000L
#define DEBUG_BUS_SCH2__oSCH_SEND_GRAPHICS_TARG_GDS_MASKED_MASK 0x00070000L
#define DEBUG_BUS_SCH2__GRBM_IS_TRAPPED_MASK 0x00080000L
#define DEBUG_BUS_SCH2__Reserved0_MASK 0xfff00000L

// DEBUG_BUS_SCH3
#define DEBUG_BUS_SCH3__iRSMU_GRBM_READ_VALID_MASK 0x00000001L
#define DEBUG_BUS_SCH3__iGDS_GRBM_READ_FED_MASK 0x00000002L
#define DEBUG_BUS_SCH3__iGDS_GRBM_READ_COMPLETE_MASK 0x00000004L
#define DEBUG_BUS_SCH3__iGDS_GRBM_READ_VALID_MASK 0x00000008L
#define DEBUG_BUS_SCH3__iDBGU_GRBM_READ_VALID_MASK 0x00000010L
#define DEBUG_BUS_SCH3__iRLC_GRBM_READ_VALID_MASK 0x00000020L
#define DEBUG_BUS_SCH3__iCPF_GRBM_READ_VALID_MASK 0x00000040L
#define DEBUG_BUS_SCH3__iCPC_GRBM_READ_VALID_MASK 0x00000080L
#define DEBUG_BUS_SCH3__iCPG_GRBM_READ_VALID_MASK 0x00000100L
#define DEBUG_BUS_SCH3__iREAD_TIMEOUT_ERROR_MASK 0x00000200L
#define DEBUG_BUS_SCH3__iGRBM_READ_VALID_MASK 0x00000400L
#define DEBUG_BUS_SCH3__iSE3SPI_GRBM_READ0_VALID_MASK 0x00000800L
#define DEBUG_BUS_SCH3__iSE2SPI_GRBM_READ0_VALID_MASK 0x00001000L
#define DEBUG_BUS_SCH3__iSE1SPI_GRBM_READ0_VALID_MASK 0x00002000L
#define DEBUG_BUS_SCH3__iSE0SPI_GRBM_READ0_VALID_MASK 0x00004000L
#define DEBUG_BUS_SCH3__TARG_GRBM_READ_VALID_MASK 0x00008000L
#define DEBUG_BUS_SCH3__GDS_BURST_READ_ACTIVE_MASK 0x00010000L
#define DEBUG_BUS_SCH3__READ_TIMEOUT_BOTH_MASK 0x00020000L
#define DEBUG_BUS_SCH3__READ_TIMEOUT_GRBM_MASK 0x00040000L
#define DEBUG_BUS_SCH3__READ_TIMEOUT_RSMU_MASK 0x00080000L
#define DEBUG_BUS_SCH3__ONE_READ_PENDING_MASK 0x00100000L
#define DEBUG_BUS_SCH3__GRAPHICS_READ_PENDING_MASK 0x00200000L
#define DEBUG_BUS_SCH3__SYSTEM_READ_PENDING_MASK 0x00400000L
#define DEBUG_BUS_SCH3__TWO_READ_PENDING_MASK 0x00800000L
#define DEBUG_BUS_SCH3__Reserved0_MASK 0xff000000L

// DEBUG_BUS_SCH_CNTL0
#define DEBUG_BUS_SCH_CNTL0__iME2PIPE3_SCH_RTS_MASK 0x00000001L
#define DEBUG_BUS_SCH_CNTL0__iME2PIPE2_SCH_RTS_MASK 0x00000002L
#define DEBUG_BUS_SCH_CNTL0__iME2PIPE1_SCH_RTS_MASK 0x00000004L
#define DEBUG_BUS_SCH_CNTL0__iME2PIPE0_SCH_RTS_MASK 0x00000008L
#define DEBUG_BUS_SCH_CNTL0__iME1PIPE3_SCH_RTS_MASK 0x00000010L
#define DEBUG_BUS_SCH_CNTL0__iME1PIPE2_SCH_RTS_MASK 0x00000020L
#define DEBUG_BUS_SCH_CNTL0__iME1PIPE1_SCH_RTS_MASK 0x00000040L
#define DEBUG_BUS_SCH_CNTL0__iME1PIPE0_SCH_RTS_MASK 0x00000080L
#define DEBUG_BUS_SCH_CNTL0__oSCH_ME2PIPE3_RTR_MASK 0x00000100L
#define DEBUG_BUS_SCH_CNTL0__oSCH_ME2PIPE2_RTR_MASK 0x00000200L
#define DEBUG_BUS_SCH_CNTL0__oSCH_ME2PIPE1_RTR_MASK 0x00000400L
#define DEBUG_BUS_SCH_CNTL0__oSCH_ME2PIPE0_RTR_MASK 0x00000800L
#define DEBUG_BUS_SCH_CNTL0__oSCH_ME1PIPE3_RTR_MASK 0x00001000L
#define DEBUG_BUS_SCH_CNTL0__oSCH_ME1PIPE2_RTR_MASK 0x00002000L
#define DEBUG_BUS_SCH_CNTL0__oSCH_ME1PIPE1_RTR_MASK 0x00004000L
#define DEBUG_BUS_SCH_CNTL0__oSCH_ME1PIPE0_RTR_MASK 0x00008000L
#define DEBUG_BUS_SCH_CNTL0__Reserved0_MASK 0xffff0000L

// DEBUG_BUS_SCH_CNTL1
#define DEBUG_BUS_SCH_CNTL1__iGDS_DMA_SCH_RTS_MASK 0x00000001L
#define DEBUG_BUS_SCH_CNTL1__iME0PIPE1_CF_SCH_RTS_MASK 0x00000004L
#define DEBUG_BUS_SCH_CNTL1__iME0PIPE0_PF_SCH_RTS_MASK 0x00000010L
#define DEBUG_BUS_SCH_CNTL1__iRLC_SCH_RTS_MASK 0x00000020L
#define DEBUG_BUS_SCH_CNTL1__iRSMU_SCH_RTS_MASK 0x00000040L
#define DEBUG_BUS_SCH_CNTL1__oSCH_GDS_DMA_RTR_MASK 0x00000080L
#define DEBUG_BUS_SCH_CNTL1__oSCH_ME0PIPE1_CF_RTR_MASK 0x00000100L
#define DEBUG_BUS_SCH_CNTL1__oSCH_ME0PIPE1_PF_RTR_MASK 0x00000200L
#define DEBUG_BUS_SCH_CNTL1__oSCH_ME0PIPE0_CF_RTR_MASK 0x00000400L
#define DEBUG_BUS_SCH_CNTL1__oSCH_ME0PIPE0_PF_RTR_MASK 0x00000800L
#define DEBUG_BUS_SCH_CNTL1__oSCH_RLC_RTR_MASK 0x00001000L
#define DEBUG_BUS_SCH_CNTL1__oSCH_RSMU_RTR_MASK 0x00002000L
#define DEBUG_BUS_SCH_CNTL1__iCPF_SCH_RTS_MASK 0x00004000L
#define DEBUG_BUS_SCH_CNTL1__oSCH_CPF_RTR_MASK 0x00008000L
#define DEBUG_BUS_SCH_CNTL1__iINTR_SCH_RTS_MASK 0x00010000L
#define DEBUG_BUS_SCH_CNTL1__oSCH_INTR_RTR_MASK 0x00020000L
#define DEBUG_BUS_SCH_CNTL1__Reserved0_MASK 0xfffc0000L

// DEBUG_BUS_SCH_CNTL2
#define DEBUG_BUS_SCH_CNTL2__ME2PIPE3_RTS_MASK 0x00000001L
#define DEBUG_BUS_SCH_CNTL2__ME2PIPE2_RTS_MASK 0x00000002L
#define DEBUG_BUS_SCH_CNTL2__ME2PIPE1_RTS_MASK 0x00000004L
#define DEBUG_BUS_SCH_CNTL2__ME2PIPE0_RTS_MASK 0x00000008L
#define DEBUG_BUS_SCH_CNTL2__ME1PIPE3_RTS_MASK 0x00000010L
#define DEBUG_BUS_SCH_CNTL2__ME1PIPE2_RTS_MASK 0x00000020L
#define DEBUG_BUS_SCH_CNTL2__ME1PIPE1_RTS_MASK 0x00000040L
#define DEBUG_BUS_SCH_CNTL2__ME1PIPE0_RTS_MASK 0x00000080L
#define DEBUG_BUS_SCH_CNTL2__GDS_DMA_RTS_MASK 0x00000100L
#define DEBUG_BUS_SCH_CNTL2__ME0PIPE1_CF_RTS_MASK 0x00000200L
#define DEBUG_BUS_SCH_CNTL2__ME0PIPE1_PF_RTS_MASK 0x00000400L
#define DEBUG_BUS_SCH_CNTL2__ME0PIPE0_CF_RTS_MASK 0x00000800L
#define DEBUG_BUS_SCH_CNTL2__ME0PIPE0_PF_RTS_MASK 0x00001000L
#define DEBUG_BUS_SCH_CNTL2__RLC_RTS_MASK 0x00002000L
#define DEBUG_BUS_SCH_CNTL2__RSMU_RTS_MASK 0x00004000L
#define DEBUG_BUS_SCH_CNTL2__CPF_RTS_MASK 0x00008000L
#define DEBUG_BUS_SCH_CNTL2__INTR_RTS_MASK 0x00010000L
#define DEBUG_BUS_SCH_CNTL2__Reserved0_MASK 0xfffe0000L

// DEBUG_BUS_SCH_CNTL3
#define DEBUG_BUS_SCH_CNTL3__ME2PIPE_PRIORITY_ONE_EXISTS_MASK 0x00000001L
#define DEBUG_BUS_SCH_CNTL3__ME1PIPE_PRIORITY_ONE_EXISTS_MASK 0x00000002L
#define DEBUG_BUS_SCH_CNTL3__ME0PIPE_PRIORITY_ONE_EXISTS_MASK 0x00000004L
#define DEBUG_BUS_SCH_CNTL3__NEW_ME_SWITCH_MASK 0x00000008L
#define DEBUG_BUS_SCH_CNTL3__xXFER_ID_MASK 0x000000f0L
#define DEBUG_BUS_SCH_CNTL3__XFER_ME_ID_MASK 0x00000f00L
#define DEBUG_BUS_SCH_CNTL3__xXFER_ME0PIPE1_ID_MASK 0x0000f000L
#define DEBUG_BUS_SCH_CNTL3__xXFER_ME0PIPE0_ID_MASK 0x000f0000L
#define DEBUG_BUS_SCH_CNTL3__CPF_XFC_MASK 0x00100000L
#define DEBUG_BUS_SCH_CNTL3__INTR_XFC_MASK 0x00200000L
#define DEBUG_BUS_SCH_CNTL3__Reserved0_MASK 0xffc00000L

// DEBUG_BUS_SCH_CNTL4
#define DEBUG_BUS_SCH_CNTL4__ME2PIPE3_CNT_NONZERO_MASK 0x00000001L
#define DEBUG_BUS_SCH_CNTL4__ME2PIPE2_CNT_NONZERO_MASK 0x00000002L
#define DEBUG_BUS_SCH_CNTL4__ME2PIPE1_CNT_NONZERO_MASK 0x00000004L
#define DEBUG_BUS_SCH_CNTL4__ME2PIPE0_CNT_NONZERO_MASK 0x00000008L
#define DEBUG_BUS_SCH_CNTL4__ME1PIPE3_CNT_NONZERO_MASK 0x00000010L
#define DEBUG_BUS_SCH_CNTL4__ME1PIPE2_CNT_NONZERO_MASK 0x00000020L
#define DEBUG_BUS_SCH_CNTL4__ME1PIPE1_CNT_NONZERO_MASK 0x00000040L
#define DEBUG_BUS_SCH_CNTL4__ME1PIPE0_CNT_NONZERO_MASK 0x00000080L
#define DEBUG_BUS_SCH_CNTL4__GDS_DMA_CNT_NONZERO_MASK 0x00000100L
#define DEBUG_BUS_SCH_CNTL4__ME0PIPE1_CNT_NONZERO_MASK 0x00000200L
#define DEBUG_BUS_SCH_CNTL4__ME0PIPE0_CNT_NONZERO_MASK 0x00000400L
#define DEBUG_BUS_SCH_CNTL4__ME2PIPE3_XFC_MASK 0x00000800L
#define DEBUG_BUS_SCH_CNTL4__ME2PIPE2_XFC_MASK 0x00001000L
#define DEBUG_BUS_SCH_CNTL4__ME2PIPE1_XFC_MASK 0x00002000L
#define DEBUG_BUS_SCH_CNTL4__ME2PIPE0_XFC_MASK 0x00004000L
#define DEBUG_BUS_SCH_CNTL4__ME1PIPE3_XFC_MASK 0x00008000L
#define DEBUG_BUS_SCH_CNTL4__ME1PIPE2_XFC_MASK 0x00010000L
#define DEBUG_BUS_SCH_CNTL4__ME1PIPE1_XFC_MASK 0x00020000L
#define DEBUG_BUS_SCH_CNTL4__ME1PIPE0_XFC_MASK 0x00040000L
#define DEBUG_BUS_SCH_CNTL4__GDS_DMA_XFC_MASK 0x00080000L
#define DEBUG_BUS_SCH_CNTL4__ME0PIPE1_XFC_MASK 0x00100000L
#define DEBUG_BUS_SCH_CNTL4__ME0PIPE0_XFC_MASK 0x00200000L
#define DEBUG_BUS_SCH_CNTL4__RLC_XFC_MASK 0x00400000L
#define DEBUG_BUS_SCH_CNTL4__RSMU_XFC_MASK 0x00800000L
#define DEBUG_BUS_SCH_CNTL4__Reserved0_MASK 0xff000000L

// DEBUG_BUS_SCH_ME0PIPE0_WD_DMA
#define DEBUG_BUS_SCH_ME0PIPE0_WD_DMA__STOP_DMA_REQUEST_MASK 0x00000001L
#define DEBUG_BUS_SCH_ME0PIPE0_WD_DMA__iME0PIPEX_SKEW_TOP_THRESHOLD_MASK 0x0000007eL
#define DEBUG_BUS_SCH_ME0PIPE0_WD_DMA__SIZE_CNT_MASK 0x00001f80L
#define DEBUG_BUS_SCH_ME0PIPE0_WD_DMA__VGT_DRAW_INITIATOR_MASK 0x00002000L
#define DEBUG_BUS_SCH_ME0PIPE0_WD_DMA__VGT_DMA_SIZE_REQ_MASK 0x00004000L
#define DEBUG_BUS_SCH_ME0PIPE0_WD_DMA__Reserved0_MASK 0xffff8000L

// DEBUG_BUS_SCH_ME0PIPE1_WD_DMA
#define DEBUG_BUS_SCH_ME0PIPE1_WD_DMA__STOP_DMA_REQUEST_MASK 0x00000001L
#define DEBUG_BUS_SCH_ME0PIPE1_WD_DMA__iME0PIPEX_SKEW_TOP_THRESHOLD_MASK 0x0000007eL
#define DEBUG_BUS_SCH_ME0PIPE1_WD_DMA__SIZE_CNT_MASK 0x00001f80L
#define DEBUG_BUS_SCH_ME0PIPE1_WD_DMA__VGT_DRAW_INITIATOR_MASK 0x00002000L
#define DEBUG_BUS_SCH_ME0PIPE1_WD_DMA__VGT_DMA_SIZE_REQ_MASK 0x00004000L
#define DEBUG_BUS_SCH_ME0PIPE1_WD_DMA__Reserved0_MASK 0xffff8000L

// DEBUG_BUS_SCH_HAND0
#define DEBUG_BUS_SCH_HAND0__SE0SPI_ME0PIPE0_AVAIL_CNT0_MASK 0x0000003fL
#define DEBUG_BUS_SCH_HAND0__Reserved0_MASK 0x000000c0L
#define DEBUG_BUS_SCH_HAND0__SE0SPI_ME0PIPE1_AVAIL_CNT0_MASK 0x00003f00L
#define DEBUG_BUS_SCH_HAND0__Reserved1_MASK 0xffffc000L

// DEBUG_BUS_SCH_HAND1
#define DEBUG_BUS_SCH_HAND1__SE1SPI_ME0PIPE0_AVAIL_CNT0_MASK 0x0000003fL
#define DEBUG_BUS_SCH_HAND1__Reserved0_MASK 0x000000c0L
#define DEBUG_BUS_SCH_HAND1__SE1SPI_ME0PIPE1_AVAIL_CNT0_MASK 0x00003f00L
#define DEBUG_BUS_SCH_HAND1__Reserved1_MASK 0xffffc000L

// DEBUG_BUS_SCH_HAND2
#define DEBUG_BUS_SCH_HAND2__SE2SPI_ME0PIPE0_AVAIL_CNT0_MASK 0x0000003fL
#define DEBUG_BUS_SCH_HAND2__Reserved0_MASK 0x000000c0L
#define DEBUG_BUS_SCH_HAND2__SE2SPI_ME0PIPE1_AVAIL_CNT0_MASK 0x00003f00L
#define DEBUG_BUS_SCH_HAND2__Reserved1_MASK 0xffffc000L

// DEBUG_BUS_SCH_HAND3
#define DEBUG_BUS_SCH_HAND3__SE3SPI_ME0PIPE0_AVAIL_CNT0_MASK 0x0000003fL
#define DEBUG_BUS_SCH_HAND3__Reserved0_MASK 0x000000c0L
#define DEBUG_BUS_SCH_HAND3__SE3SPI_ME0PIPE1_AVAIL_CNT0_MASK 0x00003f00L
#define DEBUG_BUS_SCH_HAND3__Reserved1_MASK 0xffffc000L

// DEBUG_BUS_SCH_HAND4
#define DEBUG_BUS_SCH_HAND4__SE0SPI_ME0PIPE0_AVAIL_CNT1_MASK 0x0000003fL
#define DEBUG_BUS_SCH_HAND4__Reserved0_MASK 0x000000c0L
#define DEBUG_BUS_SCH_HAND4__SE0SPI_ME0PIPE1_AVAIL_CNT1_MASK 0x00003f00L
#define DEBUG_BUS_SCH_HAND4__Reserved1_MASK 0xffffc000L

// DEBUG_BUS_SCH_HAND5
#define DEBUG_BUS_SCH_HAND5__SE1SPI_ME0PIPE0_AVAIL_CNT1_MASK 0x0000003fL
#define DEBUG_BUS_SCH_HAND5__Reserved0_MASK 0x000000c0L
#define DEBUG_BUS_SCH_HAND5__SE1SPI_ME0PIPE1_AVAIL_CNT1_MASK 0x00003f00L
#define DEBUG_BUS_SCH_HAND5__Reserved1_MASK 0xffffc000L

// DEBUG_BUS_SCH_HAND6
#define DEBUG_BUS_SCH_HAND6__SE2SPI_ME0PIPE0_AVAIL_CNT1_MASK 0x0000003fL
#define DEBUG_BUS_SCH_HAND6__Reserved0_MASK 0x000000c0L
#define DEBUG_BUS_SCH_HAND6__SE2SPI_ME0PIPE1_AVAIL_CNT1_MASK 0x00003f00L
#define DEBUG_BUS_SCH_HAND6__Reserved1_MASK 0xffffc000L

// DEBUG_BUS_SCH_HAND7
#define DEBUG_BUS_SCH_HAND7__SE3SPI_ME0PIPE0_AVAIL_CNT1_MASK 0x0000003fL
#define DEBUG_BUS_SCH_HAND7__Reserved0_MASK 0x000000c0L
#define DEBUG_BUS_SCH_HAND7__SE3SPI_ME0PIPE1_AVAIL_CNT1_MASK 0x00003f00L
#define DEBUG_BUS_SCH_HAND7__Reserved1_MASK 0xffffc000L

// DEBUG_BUS_SCH_HAND8
#define DEBUG_BUS_SCH_HAND8__GDS_AVAIL_CNT_MASK 0x0000001fL
#define DEBUG_BUS_SCH_HAND8__Reserved0_MASK 0x000000e0L
#define DEBUG_BUS_SCH_HAND8__RSMU_AVAIL_CNT_MASK 0x00000700L
#define DEBUG_BUS_SCH_HAND8__Reserved1_MASK 0x0000f800L
#define DEBUG_BUS_SCH_HAND8__CPF_AVAIL_CNT_MASK 0x000f0000L
#define DEBUG_BUS_SCH_HAND8__CPG_AVAIL_CNT_MASK 0x00f00000L
#define DEBUG_BUS_SCH_HAND8__Reserved2_MASK 0xff000000L

// DEBUG_BUS_SCH_HAND9
#define DEBUG_BUS_SCH_HAND9__WD_ME0PIPE0_AVAIL_CNT_MASK 0x0000003fL
#define DEBUG_BUS_SCH_HAND9__Reserved0_MASK 0x000000c0L
#define DEBUG_BUS_SCH_HAND9__WD_ME0PIPE1_AVAIL_CNT_MASK 0x00003f00L
#define DEBUG_BUS_SCH_HAND9__Reserved1_MASK 0x0000c000L
#define DEBUG_BUS_SCH_HAND9__iGRAPHICS_RBB_XFC_GFX_PWR_MASKED_MASK 0x00070000L
#define DEBUG_BUS_SCH_HAND9__Reserved2_MASK 0xfff80000L

// DEBUG_BUS_SCH_HAND10
#define DEBUG_BUS_SCH_HAND10__iSYSTEM_RBB_XFC_MASK 0x00000001L
#define DEBUG_BUS_SCH_HAND10__iGRAPHICS_RBB_XFC_PWR_MASKED_MASK 0x0000000eL
#define DEBUG_BUS_SCH_HAND10__iGRAPHICS_RBB_XFC_MASK 0x00000070L
#define DEBUG_BUS_SCH_HAND10__oTARGETS_FOR_GDS_DMA_RDY_MASK 0x00000080L
#define DEBUG_BUS_SCH_HAND10__oTARGETS_FOR_ME2PIPE3_RDY_MASK 0x00000100L
#define DEBUG_BUS_SCH_HAND10__oTARGETS_FOR_ME2PIPE2_RDY_MASK 0x00000200L
#define DEBUG_BUS_SCH_HAND10__oTARGETS_FOR_ME2PIPE1_RDY_MASK 0x00000400L
#define DEBUG_BUS_SCH_HAND10__oTARGETS_FOR_ME2PIPE0_RDY_MASK 0x00000800L
#define DEBUG_BUS_SCH_HAND10__oTARGETS_FOR_ME1PIPE3_RDY_MASK 0x00001000L
#define DEBUG_BUS_SCH_HAND10__oTARGETS_FOR_ME1PIPE2_RDY_MASK 0x00002000L
#define DEBUG_BUS_SCH_HAND10__oTARGETS_FOR_ME1PIPE1_RDY_MASK 0x00004000L
#define DEBUG_BUS_SCH_HAND10__oTARGETS_FOR_ME1PIPE0_RDY_MASK 0x00008000L
#define DEBUG_BUS_SCH_HAND10__oTARGETS_FOR_ME0PIPE1_CF_RDY_MASK 0x00010000L
#define DEBUG_BUS_SCH_HAND10__oTARGETS_FOR_ME0PIPE1_PF_RDY_MASK 0x00020000L
#define DEBUG_BUS_SCH_HAND10__oTARGETS_FOR_ME0PIPE0_CF_RDY_MASK 0x00040000L
#define DEBUG_BUS_SCH_HAND10__oTARGETS_FOR_ME0PIPE0_PF_RDY_MASK 0x00080000L
#define DEBUG_BUS_SCH_HAND10__oTARGETS_FOR_RLC_RDY_MASK 0x00100000L
#define DEBUG_BUS_SCH_HAND10__oTARGETS_FOR_RSMU_RDY_MASK 0x00200000L
#define DEBUG_BUS_SCH_HAND10__oTARGETS_FOR_CPF_RDY_MASK 0x00400000L
#define DEBUG_BUS_SCH_HAND10__oTARGETS_FOR_INTR_RDY_MASK 0x00800000L
#define DEBUG_BUS_SCH_HAND10__Reserved0_MASK 0xff000000L

// DEBUG_BUS_SCH_HAND11
#define DEBUG_BUS_SCH_HAND11__iALLOW_ME0PIPE1_WD_DMA_DRAW_INIT_REQUESTS_MASK 0x00000001L
#define DEBUG_BUS_SCH_HAND11__iALLOW_ME0PIPE1_WD_DMA_REQUESTS_MASK 0x00000002L
#define DEBUG_BUS_SCH_HAND11__iALLOW_ME0PIPE0_WD_DMA_DRAW_INIT_REQUESTS_MASK 0x00000004L
#define DEBUG_BUS_SCH_HAND11__iALLOW_ME0PIPE0_WD_DMA_REQUESTS_MASK 0x00000008L
#define DEBUG_BUS_SCH_HAND11__iREAD_TIMEOUT_BOTH_MASK 0x00000010L
#define DEBUG_BUS_SCH_HAND11__iONE_READ_PENDING_MASK 0x00000020L
#define DEBUG_BUS_SCH_HAND11__iGRAPHICS_READ_PENDING_MASK 0x00000040L
#define DEBUG_BUS_SCH_HAND11__GRAPHICS_RBB_XFC_GDS_GFX_PWR_MASKED_MASK 0x00000380L
#define DEBUG_BUS_SCH_HAND11__GRAPHICS_RBB_XFC_GDS_PWR_MASKED_MASK 0x00001c00L
#define DEBUG_BUS_SCH_HAND11__GRAPHICS_RBB_XFC_GDS_MASKED_MASK 0x0000e000L
#define DEBUG_BUS_SCH_HAND11__TARGETS_RDY_SYSTEM_MASK 0x00010000L
#define DEBUG_BUS_SCH_HAND11__oTARGETS_RDY_GDS_DMA_AF_MASK 0x00020000L
#define DEBUG_BUS_SCH_HAND11__oTARGETS_RDY_MECPIPES_AF_MASK 0x00040000L
#define DEBUG_BUS_SCH_HAND11__oTARGETS_RDY_ME0PIPE1_AF_MASK 0x00080000L
#define DEBUG_BUS_SCH_HAND11__oTARGETS_RDY_ME0PIPE0_AF_MASK 0x00100000L
#define DEBUG_BUS_SCH_HAND11__oTARGETS_RDY_GRAPHICS_MASK 0x00200000L
#define DEBUG_BUS_SCH_HAND11__oALL_TARGETS_FLUSHED_MASK 0x00400000L
#define DEBUG_BUS_SCH_HAND11__oALL_GFX_TARGETS_FLUSHED_MASK 0x00800000L
#define DEBUG_BUS_SCH_HAND11__Reserved0_MASK 0xff000000L

// DEBUG_BUS_SCH_HAND12
#define DEBUG_BUS_SCH_HAND12__GDS_DMA_READ_PENDING_MASK 0x00000001L
#define DEBUG_BUS_SCH_HAND12__ME2PIPE3_READ_PENDING_MASK 0x00000002L
#define DEBUG_BUS_SCH_HAND12__ME2PIPE2_READ_PENDING_MASK 0x00000004L
#define DEBUG_BUS_SCH_HAND12__ME2PIPE1_READ_PENDING_MASK 0x00000008L
#define DEBUG_BUS_SCH_HAND12__ME2PIPE0_READ_PENDING_MASK 0x00000010L
#define DEBUG_BUS_SCH_HAND12__ME1PIPE3_READ_PENDING_MASK 0x00000020L
#define DEBUG_BUS_SCH_HAND12__ME1PIPE2_READ_PENDING_MASK 0x00000040L
#define DEBUG_BUS_SCH_HAND12__ME1PIPE1_READ_PENDING_MASK 0x00000080L
#define DEBUG_BUS_SCH_HAND12__ME1PIPE0_READ_PENDING_MASK 0x00000100L
#define DEBUG_BUS_SCH_HAND12__ME0PIPE1_CF_READ_PENDING_MASK 0x00000200L
#define DEBUG_BUS_SCH_HAND12__ME0PIPE1_PF_READ_PENDING_MASK 0x00000400L
#define DEBUG_BUS_SCH_HAND12__ME0PIPE0_CF_READ_PENDING_MASK 0x00000800L
#define DEBUG_BUS_SCH_HAND12__ME0PIPE0_PF_READ_PENDING_MASK 0x00001000L
#define DEBUG_BUS_SCH_HAND12__RLC_READ_PENDING_MASK 0x00002000L
#define DEBUG_BUS_SCH_HAND12__RSMU_READ_PENDING_MASK 0x00004000L
#define DEBUG_BUS_SCH_HAND12__READ_PENDING_MASK 0x00008000L
#define DEBUG_BUS_SCH_HAND12__CPF_READ_PENDING_MASK 0x00010000L
#define DEBUG_BUS_SCH_HAND12__oTARGETS_RDY_CPF_AF_MASK 0x00020000L
#define DEBUG_BUS_SCH_HAND12__Reserved0_MASK 0xfffc0000L

// DEBUG_BUS_REG0
#define DEBUG_BUS_REG0__COMPUTE_PIPE_BUSY_MASK 0x00000001L
#define DEBUG_BUS_REG0__GFX_PIPE_BUSY_MASK 0x00000002L
#define DEBUG_BUS_REG0__CORE_COMPUTE_BUSY_F_MASK 0x00000004L
#define DEBUG_BUS_REG0__CORE_GFX_BUSY_F_MASK 0x00000008L
#define DEBUG_BUS_REG0__iGDS_DMA_PIPE_BUSY_MASK 0x00000010L
#define DEBUG_BUS_REG0__iME2PIPE3_PIPE_BUSY_MASK 0x00000020L
#define DEBUG_BUS_REG0__iME2PIPE2_PIPE_BUSY_MASK 0x00000040L
#define DEBUG_BUS_REG0__iME2PIPE1_PIPE_BUSY_MASK 0x00000080L
#define DEBUG_BUS_REG0__iME2PIPE0_PIPE_BUSY_MASK 0x00000100L
#define DEBUG_BUS_REG0__iME1PIPE3_PIPE_BUSY_MASK 0x00000200L
#define DEBUG_BUS_REG0__iME1PIPE2_PIPE_BUSY_MASK 0x00000400L
#define DEBUG_BUS_REG0__iME1PIPE1_PIPE_BUSY_MASK 0x00000800L
#define DEBUG_BUS_REG0__iME1PIPE0_PIPE_BUSY_MASK 0x00001000L
#define DEBUG_BUS_REG0__iME0PIPE1_CF_PIPE_BUSY_MASK 0x00002000L
#define DEBUG_BUS_REG0__iME0PIPE1_PF_PIPE_BUSY_MASK 0x00004000L
#define DEBUG_BUS_REG0__iME0PIPE0_CF_PIPE_BUSY_MASK 0x00008000L
#define DEBUG_BUS_REG0__iME0PIPE0_PF_PIPE_BUSY_MASK 0x00010000L
#define DEBUG_BUS_REG0__iRLC_PIPE_BUSY_MASK 0x00020000L
#define DEBUG_BUS_REG0__iCPF_PIPE_BUSY_MASK 0x00040000L
#define DEBUG_BUS_REG0__iRSMU_PIPE_BUSY_MASK 0x00080000L
#define DEBUG_BUS_REG0__GRBM_BUSY_MASK 0x00100000L
#define DEBUG_BUS_REG0__Reserved0_MASK 0xffe00000L

// DEBUG_BUS_REG1
#define DEBUG_BUS_REG1__INT_xXFER_ID_MASK 0x00000003L
#define DEBUG_BUS_REG1__INT_XFER_ID_MASK 0x0000000cL
#define DEBUG_BUS_REG1__qIH_INTR_CREDIT_CNT_MASK 0x00000030L
#define DEBUG_BUS_REG1__qGUI_IDLE_INT_DETECTED_MASK 0x00000040L
#define DEBUG_BUS_REG1__qRDERR_INT_DETECTED_MASK 0x00000080L
#define DEBUG_BUS_REG1__PWR_REQUEST_RELEASE_TARG_MASK 0x00000100L
#define DEBUG_BUS_REG1__PWR_REQUEST_RELEASE_MASK 0x00000200L
#define DEBUG_BUS_REG1__PWR_REQUEST_REJECTED_MASK 0x00000400L
#define DEBUG_BUS_REG1__PWR_REQUEST_ACCEPTED_MASK 0x00000800L
#define DEBUG_BUS_REG1__PWR_REQUEST_HALT_TARG_MASK 0x00001000L
#define DEBUG_BUS_REG1__PWR_REQUEST_HALT_MASK 0x00002000L
#define DEBUG_BUS_REG1__oPWR_REQUEST_HALT_TARG_MASK 0x00004000L
#define DEBUG_BUS_REG1__PWR_REQUEST_COMPLETE_MASK 0x00008000L
#define DEBUG_BUS_REG1__PWR_REQUEST_RELEASE_GFX_TARG_MASK 0x00010000L
#define DEBUG_BUS_REG1__PWR_REQUEST_RELEASE_GFX_MASK 0x00020000L
#define DEBUG_BUS_REG1__PWR_REQUEST_GFX_REJECTED_MASK 0x00040000L
#define DEBUG_BUS_REG1__PWR_REQUEST_GFX_ACCEPTED_MASK 0x00080000L
#define DEBUG_BUS_REG1__PWR_REQUEST_HALT_GFX_TARG_MASK 0x00100000L
#define DEBUG_BUS_REG1__PWR_REQUEST_HALT_GFX_MASK 0x00200000L
#define DEBUG_BUS_REG1__oPWR_REQUEST_HALT_GFX_TARG_MASK 0x00400000L
#define DEBUG_BUS_REG1__PWR_REQUEST_GFX_COMPLETE_MASK 0x00800000L
#define DEBUG_BUS_REG1__Reserved0_MASK 0xff000000L

// DEBUG_BUS_REG2
#define DEBUG_BUS_REG2__REGBUS_ADDR_MASK 0x0000ffffL
#define DEBUG_BUS_REG2__REGBUS_WD_MASK 0x003f0000L
#define DEBUG_BUS_REG2__REGBUS_RE_MASK 0x00400000L
#define DEBUG_BUS_REG2__REGBUS_WE_MASK 0x00800000L
#define DEBUG_BUS_REG2__Reserved0_MASK 0xff000000L

// wbuf_DEBUG_DATA
#define wbuf_DEBUG_DATA__Reserved0_MASK 0x0000003fL
#define wbuf_DEBUG_DATA__write_buff_valid_MASK 0x00000040L
#define wbuf_DEBUG_DATA__wr_pixel_ptr_nxt_MASK 0x00000f80L
#define wbuf_DEBUG_DATA__last_pixel_ptr_MASK 0x00001000L
#define wbuf_DEBUG_DATA__cstate_3to0_MASK 0x0001e000L
#define wbuf_DEBUG_DATA__buff_write_MASK 0x00020000L
#define wbuf_DEBUG_DATA__flush_request_MASK 0x00040000L
#define wbuf_DEBUG_DATA__wr_buffer_wr_complete_MASK 0x00080000L
#define wbuf_DEBUG_DATA__wbuf_fifo_empty_MASK 0x00100000L
#define wbuf_DEBUG_DATA__wbuf_fifo_full_MASK 0x00200000L
#define wbuf_DEBUG_DATA__Reserved1_MASK 0xffc00000L

// rbuf_DEBUG_DATA
#define rbuf_DEBUG_DATA__tag_hit_MASK 0x00000001L
#define rbuf_DEBUG_DATA__tag_miss_MASK 0x00000002L
#define rbuf_DEBUG_DATA__pixel_addr_mask_MASK 0x0001fffcL
#define rbuf_DEBUG_DATA__pixel_vld_MASK 0x00020000L
#define rbuf_DEBUG_DATA__data_ready_MASK 0x00040000L
#define rbuf_DEBUG_DATA__awaiting_data_MASK 0x00080000L
#define rbuf_DEBUG_DATA__addr_fifo_full_MASK 0x00100000L
#define rbuf_DEBUG_DATA__addr_fifo_empty_MASK 0x00200000L
#define rbuf_DEBUG_DATA__buffer_loaded_MASK 0x00400000L
#define rbuf_DEBUG_DATA__buffer_invalid_MASK 0x00800000L
#define rbuf_DEBUG_DATA__Reserved0_MASK 0xff000000L

// oa_wc0_DEBUG_DATA
#define oa_wc0_DEBUG_DATA__ds_full_MASK 0x00000001L
#define oa_wc0_DEBUG_DATA__credit_cnt_MASK 0x00000002L
#define oa_wc0_DEBUG_DATA__ord_idx_free_MASK 0x00000004L
#define oa_wc0_DEBUG_DATA__cmd_write_MASK 0x00000008L
#define oa_wc0_DEBUG_DATA__app_sel_MASK 0x000000f0L
#define oa_wc0_DEBUG_DATA__req_MASK 0x0007ff00L
#define oa_wc0_DEBUG_DATA__Reserved0_MASK 0xfff80000L

// oa_wc1_DEBUG_DATA
#define oa_wc1_DEBUG_DATA__pipe0_busy_MASK 0x00000001L
#define oa_wc1_DEBUG_DATA__pipe1_busy_MASK 0x00000002L
#define oa_wc1_DEBUG_DATA__pipe2_busy_MASK 0x00000004L
#define oa_wc1_DEBUG_DATA__pipe3_busy_MASK 0x00000008L
#define oa_wc1_DEBUG_DATA__pipe4_busy_MASK 0x00000010L
#define oa_wc1_DEBUG_DATA__pipe5_busy_MASK 0x00000020L
#define oa_wc1_DEBUG_DATA__pipe6_busy_MASK 0x00000040L
#define oa_wc1_DEBUG_DATA__pipe7_busy_MASK 0x00000080L
#define oa_wc1_DEBUG_DATA__pipe8_busy_MASK 0x00000100L
#define oa_wc1_DEBUG_DATA__pipe9_busy_MASK 0x00000200L
#define oa_wc1_DEBUG_DATA__Pipe10_busy_MASK 0x00000400L
#define oa_wc1_DEBUG_DATA__pipe0_busy0_MASK 0x00000800L
#define oa_wc1_DEBUG_DATA__pipe0_busy1_MASK 0x00001000L
#define oa_wc1_DEBUG_DATA__pipe0_busy2_MASK 0x00002000L
#define oa_wc1_DEBUG_DATA__pipe0_busy3_MASK 0x00004000L
#define oa_wc1_DEBUG_DATA__pipe0_busy4_MASK 0x00008000L
#define oa_wc1_DEBUG_DATA__pipe0_busy5_MASK 0x00010000L
#define oa_wc1_DEBUG_DATA__pipe0_busy6_MASK 0x00020000L
#define oa_wc1_DEBUG_DATA__pipe0_busy7_MASK 0x00040000L
#define oa_wc1_DEBUG_DATA__Reserved0_MASK 0xfff80000L

// gws_DEBUG_DATA
#define gws_DEBUG_DATA__gws_busy_MASK 0x00000001L
#define gws_DEBUG_DATA__gws_req_MASK 0x00000002L
#define gws_DEBUG_DATA__gws_out_stall_MASK 0x00000004L
#define gws_DEBUG_DATA__cur_reso_5to0_MASK 0x000001f8L
#define gws_DEBUG_DATA__cur_reso_head_valid_MASK 0x00000200L
#define gws_DEBUG_DATA__cur_reso_head_dirty_MASK 0x00000400L
#define gws_DEBUG_DATA__cur_reso_head_flag_MASK 0x00000800L
#define gws_DEBUG_DATA__cur_reso_fed_MASK 0x00001000L
#define gws_DEBUG_DATA__cur_reso_barrier_MASK 0x00002000L
#define gws_DEBUG_DATA__cur_reso_flag_MASK 0x00004000L
#define gws_DEBUG_DATA__cur_reso_count_MASK 0x00008000L
#define gws_DEBUG_DATA__credit_cnt_MASK 0x00010000L
#define gws_DEBUG_DATA__cmd_write_MASK 0x00020000L
#define gws_DEBUG_DATA__grbm_gws_reso_wr_MASK 0x00040000L
#define gws_DEBUG_DATA__grbm_gws_reso_rd_MASK 0x00080000L
#define gws_DEBUG_DATA__ram_read_busy_MASK 0x00100000L
#define gws_DEBUG_DATA__gws_bulkfree_MASK 0x00200000L
#define gws_DEBUG_DATA__ram_gws_re_MASK 0x00400000L
#define gws_DEBUG_DATA__ram_gws_we_MASK 0x00800000L
#define gws_DEBUG_DATA__Reserved0_MASK 0xff000000L

// alloc_DEBUG_DATA
#define alloc_DEBUG_DATA__GDS_DEBUG_REG5_write_dis_MASK 0x00000001L
#define alloc_DEBUG_DATA__GDS_DEBUG_REG5_dec_error_MASK 0x00000002L
#define alloc_DEBUG_DATA__GDS_DEBUG_REG5_alloc_opco_error_MASK 0x00000004L
#define alloc_DEBUG_DATA__GDS_DEBUG_REG5_dealloc_opco_error_MASK 0x00000008L
#define alloc_DEBUG_DATA__GDS_DEBUG_REG5_wrap_opco_error_MASK 0x00000010L
#define alloc_DEBUG_DATA__Reserved0_MASK 0x000000e0L
#define alloc_DEBUG_DATA__GDS_DEBUG_REG5_error_ds_address_MASK 0x003fff00L
#define alloc_DEBUG_DATA__Reserved1_MASK 0xffc00000L

// ord_app_DEBUG_DATA
#define ord_app_DEBUG_DATA__fifo_busy_MASK 0x00000001L
#define ord_app_DEBUG_DATA__ord_busy_MASK 0x00000002L
#define ord_app_DEBUG_DATA__gws_busy_MASK 0x00000004L
#define ord_app_DEBUG_DATA__Reserved0_MASK 0x00000008L
#define ord_app_DEBUG_DATA__sh0_cmd_fifo_empty_MASK 0x00000010L
#define ord_app_DEBUG_DATA__sh1_cmd_fifo_empty_MASK 0x00000020L
#define ord_app_DEBUG_DATA__sh2_cmd_fifo_empty_MASK 0x00000040L
#define ord_app_DEBUG_DATA__sh3_cmd_fifo_empty_MASK 0x00000080L
#define ord_app_DEBUG_DATA__sh0_data_fifo_empty_MASK 0x00000100L
#define ord_app_DEBUG_DATA__sh1_data_fifo_empty_MASK 0x00000200L
#define ord_app_DEBUG_DATA__sh2_data_fifo_empty_MASK 0x00000400L
#define ord_app_DEBUG_DATA__sh3_data_fifo_empty_MASK 0x00000800L
#define ord_app_DEBUG_DATA__Reserved1_MASK 0xfffff000L

// GPM_CMN_debug_0_data
#define GPM_CMN_debug_0_data__Reserved1_MASK 0x000003ffL
#define GPM_CMN_debug_0_data__Rlc_gpm_busy_MASK 0x00000400L
#define GPM_CMN_debug_0_data__Rlc_spm_busy_MASK 0x00000800L
#define GPM_CMN_debug_0_data__Reserved0_MASK 0xfffff000L

// GPM_CMN_debug_1_data
#define GPM_CMN_debug_1_data__loadRTS_MASK 0x00000001L
#define GPM_CMN_debug_1_data__loadValid_MASK 0x00000002L
#define GPM_CMN_debug_1_data__loadSel_MASK 0x0000000cL
#define GPM_CMN_debug_1_data__MC_LOAD_wrreq_flushed_MASK 0x00000010L
#define GPM_CMN_debug_1_data__RLC_GPM_CMN_miu_rd_vld_MASK 0x00000020L
#define GPM_CMN_debug_1_data__GRBMCLIENT_LOAD_rsp_valid_MASK 0x00000040L
#define GPM_CMN_debug_1_data__LOAD_SCRATCH_rreg_valid_MASK 0x00000080L
#define GPM_CMN_debug_1_data__loadRtnThreadId_MASK 0x00000300L
#define GPM_CMN_debug_1_data__RLC_GPM_CMN_miu_rd_rts_MASK 0x00000400L
#define GPM_CMN_debug_1_data__LOAD_GRBMCLIENT_read_MASK 0x00000800L
#define GPM_CMN_debug_1_data__loadGlobalFifoEmpty_MASK 0x00001000L
#define GPM_CMN_debug_1_data__loadGlobalFifoFull_MASK 0x00002000L
#define GPM_CMN_debug_1_data__loadMemFifoEmpty_MASK 0x00004000L
#define GPM_CMN_debug_1_data__loadMemFifoFull_MASK 0x00008000L
#define GPM_CMN_debug_1_data__loadRegFifoEmpty_MASK 0x00010000L
#define GPM_CMN_debug_1_data__loadRegFifoFull_MASK 0x00020000L
#define GPM_CMN_debug_1_data__loadRTR_MASK 0x00040000L
#define GPM_CMN_debug_1_data__SMU_RLC_clock_on_MASK 0x00080000L
#define GPM_CMN_debug_1_data__load_global_pending_MASK 0x00100000L
#define GPM_CMN_debug_1_data__loadLocalValid_MASK 0x00200000L
#define GPM_CMN_debug_1_data__loadRegValid_MASK 0x00400000L
#define GPM_CMN_debug_1_data__loadMemValid_MASK 0x00800000L
#define GPM_CMN_debug_1_data__Reserved0_MASK 0xff000000L

// GPM_CMN_debug_2_data
#define GPM_CMN_debug_2_data__storeRTR_0_MASK 0x00000001L
#define GPM_CMN_debug_2_data__storeRTS_MASK 0x00000002L
#define GPM_CMN_debug_2_data__storeSel_MASK 0x0000000cL
#define GPM_CMN_debug_2_data__storeMemFifoFull_MASK 0x00000010L
#define GPM_CMN_debug_2_data__GRBMCLIENT_STORE_write_done_MASK 0x00000020L
#define GPM_CMN_debug_2_data__UcodeBusyFlag_MASK 0x00000040L
#define GPM_CMN_debug_2_data__STORE_RLCV_SCRATCH_wreg_valid_MASK 0x00000080L
#define GPM_CMN_debug_2_data__STORE_IH_ctxid2_we_MASK 0x00000100L
#define GPM_CMN_debug_2_data__STORE_SCRATCH_wreg_valid_MASK 0x00000200L
#define GPM_CMN_debug_2_data__STORE_GRBMT_wreg_valid_MASK 0x00000400L
#define GPM_CMN_debug_2_data__STORE_IH_intrid_we_MASK 0x00000800L
#define GPM_CMN_debug_2_data__STORE_IH_ctxid_we_MASK 0x00001000L
#define GPM_CMN_debug_2_data__storeRTR_2_MASK 0x00002000L
#define GPM_CMN_debug_2_data__RLCC_GCPM_cgcg_request_MASK 0x00004000L
#define GPM_CMN_debug_2_data__storeRTR_1_MASK 0x00008000L
#define GPM_CMN_debug_2_data__STORE_IR1_intrsp_send_MASK 0x00010000L
#define GPM_CMN_debug_2_data__STORE_IR0_intrsp_send_MASK 0x00020000L
#define GPM_CMN_debug_2_data__STORE_GRBMCLIENT_meid_MASK 0x000c0000L
#define GPM_CMN_debug_2_data__STORE_GRBMCLIENT_pipeid_MASK 0x00300000L
#define GPM_CMN_debug_2_data__Reserved0_MASK 0xffc00000L

// GPM_CMN_debug_3_data
#define GPM_CMN_debug_3_data__Credit_count_MASK 0x0000003fL
#define GPM_CMN_debug_3_data__Credit_available_MASK 0x00000040L
#define GPM_CMN_debug_3_data__Sm_count_MASK 0x00000380L
#define GPM_CMN_debug_3_data__Disable_state_machine_MASK 0x00000400L
#define GPM_CMN_debug_3_data__Enable_state_machine_MASK 0x00000800L
#define GPM_CMN_debug_3_data__Interrupt_send_MASK 0x00001000L
#define GPM_CMN_debug_3_data__STORE_IH_write_done_MASK 0x00002000L
#define GPM_CMN_debug_3_data__STORE_IH_intrid2_we_MASK 0x00004000L
#define GPM_CMN_debug_3_data__STORE_IH_intrid_we_MASK 0x00008000L
#define GPM_CMN_debug_3_data__STORE_IH_ctxid2_we_MASK 0x00010000L
#define GPM_CMN_debug_3_data__STORE_IH_ctxid_we_MASK 0x00020000L
#define GPM_CMN_debug_3_data__Reserved0_MASK 0xfffc0000L

// GPM_CMN_debug_4_data
#define GPM_CMN_debug_4_data__LOAD_SSCRATCH_rreg_valid_MASK 0x00000001L
#define GPM_CMN_debug_4_data__LOAD_SCRATCH_rreg_threadid_MASK 0x00000006L
#define GPM_CMN_debug_4_data__LOAD_SCRATCH_rreg_instrsel_MASK 0x00000018L
#define GPM_CMN_debug_4_data__STORE_SCRATCH_wreg_valid_MASK 0x00000020L
#define GPM_CMN_debug_4_data__LoadScratchRamReQ2_MASK 0x00000040L
#define GPM_CMN_debug_4_data__LoadScratchRamReQ1_MASK 0x00000080L
#define GPM_CMN_debug_4_data__ScratchRamRdEn_MASK 0x00000100L
#define GPM_CMN_debug_4_data__ScratchRamWrEn_MASK 0x00000200L
#define GPM_CMN_debug_4_data__SCRATCH_LOAD_rsp_threadid_MASK 0x00000c00L
#define GPM_CMN_debug_4_data__SCRATCH_LOAD_rsp_instrsel_MASK 0x00003000L
#define GPM_CMN_debug_4_data__SCRATCH_LOAD_rsp_valid_MASK 0x00004000L
#define GPM_CMN_debug_4_data__ScratchRamRdAddr_8to0_MASK 0x00ff8000L
#define GPM_CMN_debug_4_data__Reserved0_MASK 0xff000000L

// GPM_CMN_debug_5_data
#define GPM_CMN_debug_5_data__Serdes_ctrl_Debug_MASK 0x00000001L
#define GPM_CMN_debug_5_data__Cgcg_cgls_ctrl_Debug_MASK 0x001ffffeL
#define GPM_CMN_debug_5_data__Reserved0_MASK 0xffe00000L

// GPM_CMN_debug_6_data
#define GPM_CMN_debug_6_data__IR0_LOAD_interrupt_id_8_MASK 0x00000001L
#define GPM_CMN_debug_6_data__IR1_LOAD_interrupt_id_8_MASK 0x00000002L
#define GPM_CMN_debug_6_data__IR2_LOAD_interrupt_id_8_MASK 0x00000004L
#define GPM_CMN_debug_6_data__GFX_pwr_stalled_status_MASK 0x00000008L
#define GPM_CMN_debug_6_data__GRBMT_LOAD_rlc_lb_cntr_stop_flag_MASK 0x00000010L
#define GPM_CMN_debug_6_data__GRBMT_LOAD_rlc_lb_cntr_start_flag_MASK 0x00000020L
#define GPM_CMN_debug_6_data__GRBMT_LOAD_rlc_lb_cntr_max_flag_MASK 0x00000040L
#define GPM_CMN_debug_6_data__GFX_power_status_MASK 0x00000080L
#define GPM_CMN_debug_6_data__GFX_clock_status_MASK 0x00000100L
#define GPM_CMN_debug_6_data__GFX_ls_status_MASK 0x00000200L
#define GPM_CMN_debug_6_data__GPM_STAT_pipeline_power_status_MASK 0x00000400L
#define GPM_CMN_debug_6_data__GPM_STAT_cntx_idle_being_processed_MASK 0x00000800L
#define GPM_CMN_debug_6_data__GPM_STAT_cntx_busy_being_processed_MASK 0x00001000L
#define GPM_CMN_debug_6_data__GPM_STAT_gfx_idle_being_processed_MASK 0x00002000L
#define GPM_CMN_debug_6_data__GPM_STAT_cmp_busy_being_processed_MASK 0x00004000L
#define GPM_CMN_debug_6_data__GPM_STAT_saving_registers_MASK 0x00008000L
#define GPM_CMN_debug_6_data__GPM_STAT_restoring_registers_MASK 0x00010000L
#define GPM_CMN_debug_6_data__GPM_STAT_gfx3d_blocks_changing_power_state_MASK 0x00020000L
#define GPM_CMN_debug_6_data__GPM_STAT_cmp_blocks_changing_power_state_MASK 0x00040000L
#define GPM_CMN_debug_6_data__GPM_STAT_static_cu_powering_up_MASK 0x00080000L
#define GPM_CMN_debug_6_data__GPM_STAT_static_cu_powering_down_MASK 0x00100000L
#define GPM_CMN_debug_6_data__GPM_STAT_dyn_cu_powering_up_MASK 0x00200000L
#define GPM_CMN_debug_6_data__GPM_STAT_dyn_cu_powering_down_MASK 0x00400000L
#define GPM_CMN_debug_6_data__GPM_STAT_aborted_pd_sequence_MASK 0x00800000L
#define GPM_CMN_debug_6_data__Reserved0_MASK 0xff000000L

// GPM_CMN_debug_7_data
#define GPM_CMN_debug_7_data__f32DebugBus_23to0_MASK 0x00ffffffL
#define GPM_CMN_debug_7_data__Reserved0_MASK 0xff000000L

// GPM_CMN_debug_8_data
#define GPM_CMN_debug_8_data__f32DebugBus_47to24_MASK 0x00ffffffL
#define GPM_CMN_debug_8_data__Reserved0_MASK 0xff000000L

// GPM_CMN_debug_9_data
#define GPM_CMN_debug_9_data__f32DebugBus_71to48_MASK 0x00ffffffL
#define GPM_CMN_debug_9_data__Reserved0_MASK 0xff000000L

// GPM_CMN_debug_10_data
#define GPM_CMN_debug_10_data__f32DebugBus_95to72_MASK 0x00ffffffL
#define GPM_CMN_debug_10_data__Reserved0_MASK 0xff000000L

// GPM_CMN_debug_11_data
#define GPM_CMN_debug_11_data__f32DebugBus_119to96_MASK 0x00ffffffL
#define GPM_CMN_debug_11_data__Reserved0_MASK 0xff000000L

// GPM_CMN_debug_12_data
#define GPM_CMN_debug_12_data__f32DebugBus_143to120_MASK 0x00ffffffL
#define GPM_CMN_debug_12_data__Reserved0_MASK 0xff000000L

// GPM_CMN_debug_13_data
#define GPM_CMN_debug_13_data__f32DebugBus_167to144_MASK 0x00ffffffL
#define GPM_CMN_debug_13_data__Reserved0_MASK 0xff000000L

// GPM_CMN_debug_14_data
#define GPM_CMN_debug_14_data__f32DebugBus_191to168_MASK 0x00ffffffL
#define GPM_CMN_debug_14_data__Reserved0_MASK 0xff000000L

// GPM_CMN_debug_15_data
#define GPM_CMN_debug_15_data__f32DebugBus_215to192_MASK 0x00ffffffL
#define GPM_CMN_debug_15_data__Reserved0_MASK 0xff000000L

// GPM_CMN_debug_16_data
#define GPM_CMN_debug_16_data__f32DebugBus_239to216_MASK 0x00ffffffL
#define GPM_CMN_debug_16_data__Reserved0_MASK 0xff000000L

// GPM_CMN_debug_17_data
#define GPM_CMN_debug_17_data__f32DebugBus_263to240_MASK 0x00ffffffL
#define GPM_CMN_debug_17_data__Reserved0_MASK 0xff000000L

// GPM_CMN_debug_18_data
#define GPM_CMN_debug_18_data__f32DebugBus_287to264_MASK 0x00ffffffL
#define GPM_CMN_debug_18_data__Reserved0_MASK 0xff000000L

// GPM_CMN_debug_19_data
#define GPM_CMN_debug_19_data__f32DebugBus_311to288_MASK 0x00ffffffL
#define GPM_CMN_debug_19_data__Reserved0_MASK 0xff000000L

// GPM_CMN_debug_20_data
#define GPM_CMN_debug_20_data__f32DebugBus_335to312_MASK 0x00ffffffL
#define GPM_CMN_debug_20_data__Reserved0_MASK 0xff000000L

// GPM_CMN_debug_21_data
#define GPM_CMN_debug_21_data__f32DebugBus_359to336_MASK 0x00ffffffL
#define GPM_CMN_debug_21_data__Reserved0_MASK 0xff000000L

// GPM_CMN_debug_22_data
#define GPM_CMN_debug_22_data__f32DebugBus_383to360_MASK 0x00ffffffL
#define GPM_CMN_debug_22_data__Reserved0_MASK 0xff000000L

// GPM_CMN_debug_23_data
#define GPM_CMN_debug_23_data__f32DebugBus_407to384_MASK 0x00ffffffL
#define GPM_CMN_debug_23_data__Reserved0_MASK 0xff000000L

// GPM_CMN_debug_24_data
#define GPM_CMN_debug_24_data__f32DebugBus_431to408_MASK 0x00ffffffL
#define GPM_CMN_debug_24_data__Reserved0_MASK 0xff000000L

// GPM_CMN_debug_25_data
#define GPM_CMN_debug_25_data__f32DebugBus_447to432_MASK 0x0000ffffL
#define GPM_CMN_debug_25_data__GRBM_SCRATCH_rreg_valid_MASK 0x00010000L
#define GPM_CMN_debug_25_data__GRBM_SCRATCH_wreg_valid_MASK 0x00020000L
#define GPM_CMN_debug_25_data__Unassigned_MASK 0x00fc0000L
#define GPM_CMN_debug_25_data__Reserved0_MASK 0xff000000L

// SPM_CMN_debug_0_data
#define SPM_CMN_debug_0_data__Reserved1_MASK 0x0000000fL
#define SPM_CMN_debug_0_data__SpmInterrupteDetected_MASK 0x00000010L
#define SPM_CMN_debug_0_data__McFifoEmpty_MASK 0x00000020L
#define SPM_CMN_debug_0_data__GlobalFifoEmpty_MASK 0x00000040L
#define SPM_CMN_debug_0_data__WptrFifoEmpty_MASK 0x00000080L
#define SPM_CMN_debug_0_data__GlobalFifoFull_MASK 0x00000100L
#define SPM_CMN_debug_0_data__SpmCurrentState_MASK 0x00000e00L
#define SPM_CMN_debug_0_data__SeSegmentDone_MASK 0x00001000L
#define SPM_CMN_debug_0_data__GlobalSegmentDone_MASK 0x00002000L
#define SPM_CMN_debug_0_data__WptrFifoFull_MASK 0x00004000L
#define SPM_CMN_debug_0_data__McFifoFull_MASK 0x00008000L
#define SPM_CMN_debug_0_data__SampleTimerExpired_MASK 0x00010000L
#define SPM_CMN_debug_0_data__SpmStopCounting_MASK 0x00020000L
#define SPM_CMN_debug_0_data__SpmStartCounting_MASK 0x00040000L
#define SPM_CMN_debug_0_data__StopSampleTimer_MASK 0x00080000L
#define SPM_CMN_debug_0_data__StartSampleTimer_MASK 0x00100000L
#define SPM_CMN_debug_0_data__SpmStall_MASK 0x00200000L
#define SPM_CMN_debug_0_data__SpmDebugStall_MASK 0x00400000L
#define SPM_CMN_debug_0_data__SpmRingAlmostFull_q_MASK 0x00800000L
#define SPM_CMN_debug_0_data__Reserved0_MASK 0xff000000L

// SPM_CMN_debug_1_data
#define SPM_CMN_debug_1_data__Reserved1_MASK 0x0000001fL
#define SPM_CMN_debug_1_data__SpmId_MASK 0x00000020L
#define SPM_CMN_debug_1_data__SpmDeSerCurrentState_MASK 0x00000fc0L
#define SPM_CMN_debug_1_data__Se3FifoFull_MASK 0x00001000L
#define SPM_CMN_debug_1_data__Se3FifoEmpty_MASK 0x00002000L
#define SPM_CMN_debug_1_data__Se3SegmentDone_MASK 0x00004000L
#define SPM_CMN_debug_1_data__Se2FifoFull_MASK 0x00008000L
#define SPM_CMN_debug_1_data__Se2FifoEmpty_MASK 0x00010000L
#define SPM_CMN_debug_1_data__Se2SegmentDone_MASK 0x00020000L
#define SPM_CMN_debug_1_data__Se1FifoFull_MASK 0x00040000L
#define SPM_CMN_debug_1_data__Se1FifoEmpty_MASK 0x00080000L
#define SPM_CMN_debug_1_data__Se1SegmentDone_MASK 0x00100000L
#define SPM_CMN_debug_1_data__Se0FifoFull_MASK 0x00200000L
#define SPM_CMN_debug_1_data__Se0FifoEmpty_MASK 0x00400000L
#define SPM_CMN_debug_1_data__Se0SegmentDone_MASK 0x00800000L
#define SPM_CMN_debug_1_data__Reserved0_MASK 0xff000000L

// SPM_CMN_debug_2_data
#define SPM_CMN_debug_2_data__Reserved0_MASK 0xffffffffL

// SPM_CMN_debug_3_data
#define SPM_CMN_debug_3_data__Reserved0_MASK 0xffffffffL

// SPM_CMN_debug_4_data
#define SPM_CMN_debug_4_data__Reserved0_MASK 0xffffffffL

// SPM_CMN_debug_5_data
#define SPM_CMN_debug_5_data__Reserved0_MASK 0xffffffffL

// SPM_CMN_debug_6_data
#define SPM_CMN_debug_6_data__Reserved0_MASK 0xffffffffL

// SPM_CMN_debug_7_data
#define SPM_CMN_debug_7_data__Reserved0_MASK 0xffffffffL

// SPM_CMN_debug_8_data
#define SPM_CMN_debug_8_data__Reserved0_MASK 0xffffffffL

// SPM_CMN_debug_9_data
#define SPM_CMN_debug_9_data__Reserved0_MASK 0xffffffffL

// SRM_CMN_debug_0_data
#define SRM_CMN_debug_0_data__SrmGpmAbort_MASK 0x00000001L
#define SRM_CMN_debug_0_data__SrmCmdArb_MASK 0x00000006L
#define SRM_CMN_debug_0_data__SrmCmdDone_MASK 0x00000008L
#define SRM_CMN_debug_0_data__SrmState_MASK 0x000000f0L
#define SRM_CMN_debug_0_data__SrmCmdIndexSel_MASK 0x00000700L
#define SRM_CMN_debug_0_data__SrmGpmCmdFifoEmpty_MASK 0x00000800L
#define SRM_CMN_debug_0_data__SrmAramRamRdEn_MASK 0x00001000L
#define SRM_CMN_debug_0_data__SrmAramRamWrEn_MASK 0x00002000L
#define SRM_CMN_debug_0_data__SrmAramRamWrAddr_MASK 0x00ffc000L
#define SRM_CMN_debug_0_data__Reserved0_MASK 0xff000000L

// SRM_CMN_debug_1_data
#define SRM_CMN_debug_1_data__SrmAramRamWrData_MASK 0x00ffffffL
#define SRM_CMN_debug_1_data__Reserved0_MASK 0xff000000L

// SRM_CMN_debug_2_data
#define SRM_CMN_debug_2_data__SrmAramRamWrData_MASK 0x00ffffffL
#define SRM_CMN_debug_2_data__Reserved0_MASK 0xff000000L

// SRM_CMN_debug_3_data
#define SRM_CMN_debug_3_data__SrmDramRamWrData_MASK 0x00000fffL
#define SRM_CMN_debug_3_data__SrmDramRamWrAddr_9to0_MASK 0x003ff000L
#define SRM_CMN_debug_3_data__SrmDramRamWrEn_MASK 0x00400000L
#define SRM_CMN_debug_3_data__SrmDramRamRdEn_MASK 0x00800000L
#define SRM_CMN_debug_3_data__Reserved0_MASK 0xff000000L

// SRM_CMN_debug_4_data
#define SRM_CMN_debug_4_data__SrmDramRamWrData_31to12_MASK 0x003fffffL
#define SRM_CMN_debug_4_data__RLC_SRM_CMN_grbmc_wr_rtr_MASK 0x00400000L
#define SRM_CMN_debug_4_data__SrmDramRamRdEn_MASK 0x00800000L
#define SRM_CMN_debug_4_data__Reserved0_MASK 0xff000000L

// SRM_CMN_debug_5_data
#define SRM_CMN_debug_5_data__SrmGrbmcWrFifoWrData_23to0_MASK 0x00ffffffL
#define SRM_CMN_debug_5_data__Reserved0_MASK 0xff000000L

// SRM_CMN_debug_6_data
#define SRM_CMN_debug_6_data__SrmGrbmcWrFifoWrData_47to24_MASK 0x00ffffffL
#define SRM_CMN_debug_6_data__Reserved0_MASK 0xff000000L

// SRM_CMN_debug_7_data
#define SRM_CMN_debug_7_data__SrmGrbmcWrFifoWrData_71to48_MASK 0x00ffffffL
#define SRM_CMN_debug_7_data__Reserved0_MASK 0xff000000L

// SRM_CMN_debug_8_data
#define SRM_CMN_debug_8_data__SrmGrbmcWrFifoWrData_79to72_MASK 0x000000ffL
#define SRM_CMN_debug_8_data__SrmGrbmcRdFifoWe_MASK 0x00000100L
#define SRM_CMN_debug_8_data__SrmGrbmcRdFifoRe_MASK 0x00000200L
#define SRM_CMN_debug_8_data__SrmGrbmcRdFifoWrData_13to0_MASK 0x00fffc00L
#define SRM_CMN_debug_8_data__Reserved0_MASK 0xff000000L

// SRM_CMN_debug_9_data
#define SRM_CMN_debug_9_data__SrmGrbmcRdFifoWrData_37to14_MASK 0x00ffffffL
#define SRM_CMN_debug_9_data__Reserved0_MASK 0xff000000L

// SRM_CMN_debug_10_data
#define SRM_CMN_debug_10_data__SrmGrbmcRdFifoWrData_47to38_MASK 0x000003ffL
#define SRM_CMN_debug_10_data__RLC_SRM_CMN_grbmc_rd_rtn_data_11to0_MASK 0x003ffc00L
#define SRM_CMN_debug_10_data__SrmGrbmcRdRtnFifoRd_MASK 0x00400000L
#define SRM_CMN_debug_10_data__RLC_SRM_CMN_grbmc_rd_rtn_valid_MASK 0x00800000L
#define SRM_CMN_debug_10_data__Reserved0_MASK 0xff000000L

// SRM_CMN_debug_11_data
#define SRM_CMN_debug_11_data__RLC_SRM_CMN_grbmc_rd_rtn_data_31to12_MASK 0x000fffffL
#define SRM_CMN_debug_11_data__SrmGpmCmdFifoRd_MASK 0x00100000L
#define SRM_CMN_debug_11_data__SrmGpmCommand_We_MASK 0x00200000L
#define SRM_CMN_debug_11_data__Reserved0_MASK 0xffc00000L

// SRM_CMN_debug_12_data
#define SRM_CMN_debug_12_data__Reg_wd_31to12_MASK 0x0007ffffL
#define SRM_CMN_debug_12_data__SrmGpmCmdFifoRdData_3to0_MASK 0x00f80000L
#define SRM_CMN_debug_12_data__Reserved0_MASK 0xff000000L

// SRM_CMN_debug_13_data
#define SRM_CMN_debug_13_data__SrmGpmCmdFifoRdData_27to4_MASK 0x00ffffffL
#define SRM_CMN_debug_13_data__Reserved0_MASK 0xff000000L

// SRM_CMN_debug_14_data
#define SRM_CMN_debug_14_data__SrmGpmCmdFifoRdData_31to28_MASK 0x0000000fL
#define SRM_CMN_debug_14_data__SrmRlcvCmdFifoRd_MASK 0x00000010L
#define SRM_CMN_debug_14_data__SrmRlcvCommand_we_MASK 0x00000020L
#define SRM_CMN_debug_14_data__Reg_wd_11to0_MASK 0x0003ffc0L
#define SRM_CMN_debug_14_data__Reserved0_MASK 0xfffc0000L

// SRM_CMN_debug_15_data
#define SRM_CMN_debug_15_data__Reserved0_MASK 0xffffffffL

// CB_DEBUGBUS_1
#define CB_DEBUGBUS_1__CB_BUSY_MASK 0x00000001L
#define CB_DEBUGBUS_1__DB_CB_TILE_VALID_READY_MASK 0x00000002L
#define CB_DEBUGBUS_1__DB_CB_TILE_VALID_READYB_MASK 0x00000004L
#define CB_DEBUGBUS_1__DB_CB_TILE_VALIDB_READY_MASK 0x00000008L
#define CB_DEBUGBUS_1__DB_CB_TILE_VALIDB_READYB_MASK 0x00000010L
#define CB_DEBUGBUS_1__DB_CB_LQUAD_VALID_READY_MASK 0x00000020L
#define CB_DEBUGBUS_1__DB_CB_LQUAD_VALID_READYB_MASK 0x00000040L
#define CB_DEBUGBUS_1__DB_CB_LQUAD_VALIDB_READY_MASK 0x00000080L
#define CB_DEBUGBUS_1__DB_CB_LQUAD_VALIDB_READYB_MASK 0x00000100L
#define CB_DEBUGBUS_1__CB_TAP_WRREQ_VALID_READY_MASK 0x00000200L
#define CB_DEBUGBUS_1__CB_TAP_WRREQ_VALID_READYB_MASK 0x00000400L
#define CB_DEBUGBUS_1__CB_TAP_WRREQ_VALIDB_READY_MASK 0x00000800L
#define CB_DEBUGBUS_1__CB_TAP_WRREQ_VALIDB_READYB_MASK 0x00001000L
#define CB_DEBUGBUS_1__CB_TAP_RDREQ_VALID_READY_MASK 0x00002000L
#define CB_DEBUGBUS_1__CB_TAP_RDREQ_VALID_READYB_MASK 0x00004000L
#define CB_DEBUGBUS_1__CB_TAP_RDREQ_VALIDB_READY_MASK 0x00008000L
#define CB_DEBUGBUS_1__CB_TAP_RDREQ_VALIDB_READYB_MASK 0x00010000L
#define CB_DEBUGBUS_1__CM_FC_TILE_VALID_READY_MASK 0x00020000L
#define CB_DEBUGBUS_1__CM_FC_TILE_VALID_READYB_MASK 0x00040000L
#define CB_DEBUGBUS_1__CM_FC_TILE_VALIDB_READY_MASK 0x00080000L
#define CB_DEBUGBUS_1__CM_FC_TILE_VALIDB_READYB_MASK 0x00100000L
#define CB_DEBUGBUS_1__FC_CLEAR_QUAD_VALID_READY_MASK 0x00200000L
#define CB_DEBUGBUS_1__FC_CLEAR_QUAD_VALID_READYB_MASK 0x00400000L
#define CB_DEBUGBUS_1__FC_CLEAR_QUAD_VALIDB_READY_MASK 0x00800000L
#define CB_DEBUGBUS_1__Reserved0_MASK 0xff000000L

// CB_DEBUGBUS_2
#define CB_DEBUGBUS_2__FC_CLEAR_QUAD_VALIDB_READYB_MASK 0x00000001L
#define CB_DEBUGBUS_2__FC_QUAD_RESIDENCY_STALL_MASK 0x00000002L
#define CB_DEBUGBUS_2__FC_CC_QUADFRAG_VALID_READY_MASK 0x00000004L
#define CB_DEBUGBUS_2__FC_CC_QUADFRAG_VALID_READYB_MASK 0x00000008L
#define CB_DEBUGBUS_2__FC_CC_QUADFRAG_VALIDB_READY_MASK 0x00000010L
#define CB_DEBUGBUS_2__FC_CC_QUADFRAG_VALIDB_READYB_MASK 0x00000020L
#define CB_DEBUGBUS_2__FOP_IN_VALID_READY_MASK 0x00000040L
#define CB_DEBUGBUS_2__FOP_IN_VALID_READYB_MASK 0x00000080L
#define CB_DEBUGBUS_2__FOP_IN_VALIDB_READY_MASK 0x00000100L
#define CB_DEBUGBUS_2__FOP_IN_VALIDB_READYB_MASK 0x00000200L
#define CB_DEBUGBUS_2__FOP_FMASK_RAW_STALL_MASK 0x00000400L
#define CB_DEBUGBUS_2__FOP_FMASK_BYPASS_STALL_MASK 0x00000800L
#define CB_DEBUGBUS_2__CC_IB_TB_FRAG_VALID_READY_MASK 0x00001000L
#define CB_DEBUGBUS_2__CC_IB_TB_FRAG_VALID_READYB_MASK 0x00002000L
#define CB_DEBUGBUS_2__CC_IB_TB_FRAG_VALIDB_READY_MASK 0x00004000L
#define CB_DEBUGBUS_2__CC_IB_TB_FRAG_VALIDB_READYB_MASK 0x00008000L
#define CB_DEBUGBUS_2__CC_IB_SR_FRAG_VALID_READY_MASK 0x00010000L
#define CB_DEBUGBUS_2__CC_IB_SR_FRAG_VALID_READYB_MASK 0x00020000L
#define CB_DEBUGBUS_2__CC_IB_SR_FRAG_VALIDB_READY_MASK 0x00040000L
#define CB_DEBUGBUS_2__CC_IB_SR_FRAG_VALIDB_READYB_MASK 0x00080000L
#define CB_DEBUGBUS_2__CC_RB_BC_EVENFRAG_VALID_READY_MASK 0x00100000L
#define CB_DEBUGBUS_2__CC_RB_BC_EVENFRAG_VALID_READYB_MASK 0x00200000L
#define CB_DEBUGBUS_2__CC_RB_BC_EVENFRAG_VALIDB_READY_MASK 0x00400000L
#define CB_DEBUGBUS_2__CC_RB_BC_EVENFRAG_VALIDB_READYB_MASK 0x00800000L
#define CB_DEBUGBUS_2__Reserved0_MASK 0xff000000L

// CB_DEBUGBUS_3
#define CB_DEBUGBUS_3__CC_RB_BC_ODDFRAG_VALID_READY_MASK 0x00000001L
#define CB_DEBUGBUS_3__CC_RB_BC_ODDFRAG_VALID_READYB_MASK 0x00000002L
#define CB_DEBUGBUS_3__CC_RB_BC_ODDFRAG_VALIDB_READY_MASK 0x00000004L
#define CB_DEBUGBUS_3__CC_RB_BC_ODDFRAG_VALIDB_READYB_MASK 0x00000008L
#define CB_DEBUGBUS_3__CC_BC_CS_FRAG_VALID_MASK 0x00000010L
#define CB_DEBUGBUS_3__CC_SF_FULL_MASK 0x00000020L
#define CB_DEBUGBUS_3__CC_RB_FULL_MASK 0x00000040L
#define CB_DEBUGBUS_3__CC_EVENFIFO_QUAD_RESIDENCY_STALL_MASK 0x00000080L
#define CB_DEBUGBUS_3__CC_ODDFIFO_QUAD_RESIDENCY_STALL_MASK 0x00000100L
#define CB_DEBUGBUS_3__CM_TQ_FULL_MASK 0x00000200L
#define CB_DEBUGBUS_3__CM_TILE_RESIDENCY_STALL_MASK 0x00000400L
#define CB_DEBUGBUS_3__LQUAD_NO_TILE_MASK 0x00000800L
#define CB_DEBUGBUS_3__LQUAD_FORMAT_IS_EXPORT_32_R_MASK 0x00001000L
#define CB_DEBUGBUS_3__LQUAD_FORMAT_IS_EXPORT_32_AR_MASK 0x00002000L
#define CB_DEBUGBUS_3__LQUAD_FORMAT_IS_EXPORT_32_GR_MASK 0x00004000L
#define CB_DEBUGBUS_3__LQUAD_FORMAT_IS_EXPORT_32_ABGR_MASK 0x00008000L
#define CB_DEBUGBUS_3__LQUAD_FORMAT_IS_EXPORT_FP16_ABGR_MASK 0x00010000L
#define CB_DEBUGBUS_3__LQUAD_FORMAT_IS_EXPORT_SIGNED16_ABGR_MASK 0x00020000L
#define CB_DEBUGBUS_3__LQUAD_FORMAT_IS_EXPORT_UNSIGNED16_ABGR_MASK 0x00040000L
#define CB_DEBUGBUS_3__CM_CACHE_HIT_MASK 0x00080000L
#define CB_DEBUGBUS_3__CM_CACHE_TAG_MISS_MASK 0x00100000L
#define CB_DEBUGBUS_3__CM_CACHE_SECTOR_MISS_MASK 0x00200000L
#define CB_DEBUGBUS_3__CM_CACHE_REEVICTION_STALL_MASK 0x00400000L
#define CB_DEBUGBUS_3__CM_CACHE_EVICT_NONZERO_INFLIGHT_STALL_MASK 0x00800000L
#define CB_DEBUGBUS_3__Reserved0_MASK 0xff000000L

// CB_DEBUGBUS_4
#define CB_DEBUGBUS_4__CM_CACHE_REPLACE_PENDING_EVICT_STALL_MASK 0x00000001L
#define CB_DEBUGBUS_4__CM_CACHE_INFLIGHT_COUNTER_MAXIMUM_STALL_MASK 0x00000002L
#define CB_DEBUGBUS_4__CM_CACHE_READ_OUTPUT_STALL_MASK 0x00000004L
#define CB_DEBUGBUS_4__CM_CACHE_WRITE_OUTPUT_STALL_MASK 0x00000008L
#define CB_DEBUGBUS_4__CM_CACHE_ACK_OUTPUT_STALL_MASK 0x00000010L
#define CB_DEBUGBUS_4__CM_CACHE_STALL_MASK 0x00000020L
#define CB_DEBUGBUS_4__FC_CACHE_HIT_MASK 0x00000040L
#define CB_DEBUGBUS_4__FC_CACHE_TAG_MISS_MASK 0x00000080L
#define CB_DEBUGBUS_4__FC_CACHE_SECTOR_MISS_MASK 0x00000100L
#define CB_DEBUGBUS_4__FC_CACHE_REEVICTION_STALL_MASK 0x00000200L
#define CB_DEBUGBUS_4__FC_CACHE_EVICT_NONZERO_INFLIGHT_STALL_MASK 0x00000400L
#define CB_DEBUGBUS_4__FC_CACHE_REPLACE_PENDING_EVICT_STALL_MASK 0x00000800L
#define CB_DEBUGBUS_4__FC_CACHE_INFLIGHT_COUNTER_MAXIMUM_STALL_MASK 0x00001000L
#define CB_DEBUGBUS_4__FC_CACHE_READ_OUTPUT_STALL_MASK 0x00002000L
#define CB_DEBUGBUS_4__FC_CACHE_WRITE_OUTPUT_STALL_MASK 0x00004000L
#define CB_DEBUGBUS_4__FC_CACHE_ACK_OUTPUT_STALL_MASK 0x00008000L
#define CB_DEBUGBUS_4__FC_CACHE_STALL_MASK 0x00010000L
#define CB_DEBUGBUS_4__CC_CACHE_HIT_MASK 0x00020000L
#define CB_DEBUGBUS_4__CC_CACHE_TAG_MISS_MASK 0x00040000L
#define CB_DEBUGBUS_4__CC_CACHE_SECTOR_MISS_MASK 0x00080000L
#define CB_DEBUGBUS_4__CC_CACHE_REEVICTION_STALL_MASK 0x00100000L
#define CB_DEBUGBUS_4__CC_CACHE_EVICT_NONZERO_INFLIGHT_STALL_MASK 0x00200000L
#define CB_DEBUGBUS_4__CC_CACHE_REPLACE_PENDING_EVICT_STALL_MASK 0x00400000L
#define CB_DEBUGBUS_4__CC_CACHE_INFLIGHT_COUNTER_MAXIMUM_STALL_MASK 0x00800000L
#define CB_DEBUGBUS_4__Reserved0_MASK 0xff000000L

// CB_DEBUGBUS_5
#define CB_DEBUGBUS_5__CC_CACHE_READ_OUTPUT_STALL_MASK 0x00000001L
#define CB_DEBUGBUS_5__CC_CACHE_WRITE_OUTPUT_STALL_MASK 0x00000002L
#define CB_DEBUGBUS_5__CC_CACHE_ACK_OUTPUT_STALL_MASK 0x00000004L
#define CB_DEBUGBUS_5__CC_CACHE_STALL_MASK 0x00000008L
#define CB_DEBUGBUS_5__CC_CACHE_WA_TO_RMW_CONVERSION_MASK 0x00000010L
#define CB_DEBUGBUS_5__CM_CACHE_FLUSH_MASK 0x00000020L
#define CB_DEBUGBUS_5__CM_CACHE_TAGS_FLUSHED_MASK 0x00000040L
#define CB_DEBUGBUS_5__CM_CACHE_SECTORS_FLUSHED_MASK 0x00000080L
#define CB_DEBUGBUS_5__CM_CACHE_DIRTY_SECTORS_FLUSHED_MASK 0x00000100L
#define CB_DEBUGBUS_5__FC_CACHE_FLUSH_MASK 0x00000200L
#define CB_DEBUGBUS_5__FC_CACHE_TAGS_FLUSHED_MASK 0x00000400L
#define CB_DEBUGBUS_5__FC_CACHE_SECTORS_FLUSHED_MASK 0x00003800L
#define CB_DEBUGBUS_5__FC_CACHE_DIRTY_SECTORS_FLUSHED_MASK 0x0001c000L
#define CB_DEBUGBUS_5__CC_CACHE_FLUSH_MASK 0x00020000L
#define CB_DEBUGBUS_5__CC_CACHE_TAGS_FLUSHED_MASK 0x00040000L
#define CB_DEBUGBUS_5__CC_CACHE_SECTORS_FLUSHED_MASK 0x00380000L

// CB_DEBUGBUS_6
#define CB_DEBUGBUS_6__CC_CACHE_DIRTY_SECTORS_FLUSHED_MASK 0x00000007L
#define CB_DEBUGBUS_6__CM_MC_READ_REQUEST_MASK 0x00000008L
#define CB_DEBUGBUS_6__FC_MC_READ_REQUEST_MASK 0x00000010L
#define CB_DEBUGBUS_6__CC_MC_READ_REQUEST_MASK 0x00000020L
#define CB_DEBUGBUS_6__CM_MC_WRITE_REQUEST_MASK 0x00000040L
#define CB_DEBUGBUS_6__FC_MC_WRITE_REQUEST_MASK 0x00000080L
#define CB_DEBUGBUS_6__CC_MC_WRITE_REQUEST_MASK 0x00000100L
#define CB_DEBUGBUS_6__CM_MC_READ_REQUESTS_IN_FLIGHT_MASK 0x0001fe00L

// CB_DEBUGBUS_7
#define CB_DEBUGBUS_7__FC_MC_READ_REQUESTS_IN_FLIGHT_MASK 0x000007ffL
#define CB_DEBUGBUS_7__CC_MC_READ_REQUESTS_IN_FLIGHT_MASK 0x001ff800L

// CB_DEBUGBUS_8
#define CB_DEBUGBUS_8__CM_MC_WRITE_REQUESTS_IN_FLIGHT_MASK 0x000000ffL
#define CB_DEBUGBUS_8__FC_MC_WRITE_REQUESTS_IN_FLIGHT_MASK 0x0007ff00L
#define CB_DEBUGBUS_8__FC_SEQUENCER_FMASK_COMPRESSION_DISABLE_MASK 0x00080000L
#define CB_DEBUGBUS_8__FC_SEQUENCER_FMASK_DECOMPRESS_MASK 0x00100000L
#define CB_DEBUGBUS_8__FC_SEQUENCER_ELIMINATE_FAST_CLEAR_MASK 0x00200000L
#define CB_DEBUGBUS_8__FC_SEQUENCER_CLEAR_MASK 0x00400000L

// CB_DEBUGBUS_9
#define CB_DEBUGBUS_9__CC_MC_WRITE_REQUESTS_IN_FLIGHT_MASK 0x000003ffL
#define CB_DEBUGBUS_9__CC_SURFACE_SYNC_MASK 0x00000400L
#define CB_DEBUGBUS_9__TWO_PROBE_QUAD_FRAGMENT_MASK 0x00000800L
#define CB_DEBUGBUS_9__EXPORT_32_ABGR_QUAD_FRAGMENT_MASK 0x00001000L
#define CB_DEBUGBUS_9__DUAL_SOURCE_COLOR_QUAD_FRAGMENT_MASK 0x00002000L
#define CB_DEBUGBUS_9__DEBUG_BUS_DRAWN_QUAD_MASK 0x00004000L
#define CB_DEBUGBUS_9__DEBUG_BUS_DRAWN_PIXEL_MASK 0x00078000L
#define CB_DEBUGBUS_9__DEBUG_BUS_DRAWN_QUAD_FRAGMENT_MASK 0x00080000L
#define CB_DEBUGBUS_9__DEBUG_BUS_DRAWN_TILE_MASK 0x00100000L
#define CB_DEBUGBUS_9__EVENT_ALL_MASK 0x00200000L
#define CB_DEBUGBUS_9__EVENT_CACHE_FLUSH_TS_MASK 0x00400000L
#define CB_DEBUGBUS_9__EVENT_CONTEXT_DONE_MASK 0x00800000L
#define CB_DEBUGBUS_9__Reserved0_MASK 0xff000000L

// CB_DEBUGBUS_10
#define CB_DEBUGBUS_10__EVENT_CACHE_FLUSH_MASK 0x00000001L
#define CB_DEBUGBUS_10__EVENT_CACHE_FLUSH_AND_INV_TS_EVENT_MASK 0x00000002L
#define CB_DEBUGBUS_10__EVENT_CACHE_FLUSH_AND_INV_EVENT_MASK 0x00000004L
#define CB_DEBUGBUS_10__EVENT_FLUSH_AND_INV_CB_DATA_TS_MASK 0x00000008L
#define CB_DEBUGBUS_10__EVENT_FLUSH_AND_INV_CB_META_MASK 0x00000010L
#define CB_DEBUGBUS_10__CMASK_READ_DATA_0XC_MASK 0x00000020L
#define CB_DEBUGBUS_10__CMASK_READ_DATA_0XD_MASK 0x00000040L
#define CB_DEBUGBUS_10__CMASK_READ_DATA_0XE_MASK 0x00000080L
#define CB_DEBUGBUS_10__CMASK_READ_DATA_0XF_MASK 0x00000100L
#define CB_DEBUGBUS_10__CMASK_WRITE_DATA_0XC_MASK 0x00000200L
#define CB_DEBUGBUS_10__CMASK_WRITE_DATA_0XD_MASK 0x00000400L
#define CB_DEBUGBUS_10__CMASK_WRITE_DATA_0XE_MASK 0x00000800L
#define CB_DEBUGBUS_10__CMASK_WRITE_DATA_0XF_MASK 0x00001000L
#define CB_DEBUGBUS_10__CORE_SCLK_VLD_MASK 0x00002000L
#define CB_DEBUGBUS_10__REG_SCLK0_VLD_MASK 0x00004000L
#define CB_DEBUGBUS_10__REG_SCLK1_VLD_MASK 0x00008000L
#define CB_DEBUGBUS_10__MERGE_TILE_ONLY_VALID_READY_MASK 0x00010000L
#define CB_DEBUGBUS_10__MERGE_TILE_ONLY_VALID_READYB_MASK 0x00020000L
#define CB_DEBUGBUS_10__FC_QUAD_RDLAT_FIFO_FULL_MASK 0x00040000L
#define CB_DEBUGBUS_10__FC_TILE_RDLAT_FIFO_FULL_MASK 0x00080000L
#define CB_DEBUGBUS_10__FOP_QUAD_HAS_1_FRAGMENT_BEFORE_UPDATE_MASK 0x00100000L
#define CB_DEBUGBUS_10__FOP_QUAD_HAS_2_FRAGMENTS_BEFORE_UPDATE_MASK 0x00200000L
#define CB_DEBUGBUS_10__FOP_QUAD_HAS_3_FRAGMENTS_BEFORE_UPDATE_MASK 0x00400000L
#define CB_DEBUGBUS_10__FOP_QUAD_HAS_4_FRAGMENTS_BEFORE_UPDATE_MASK 0x00800000L
#define CB_DEBUGBUS_10__Reserved0_MASK 0xff000000L

// CB_DEBUGBUS_11
#define CB_DEBUGBUS_11__FOP_QUAD_HAS_5_FRAGMENTS_BEFORE_UPDATE_MASK 0x00000001L
#define CB_DEBUGBUS_11__FOP_QUAD_HAS_6_FRAGMENTS_BEFORE_UPDATE_MASK 0x00000002L
#define CB_DEBUGBUS_11__FOP_QUAD_HAS_7_FRAGMENTS_BEFORE_UPDATE_MASK 0x00000004L
#define CB_DEBUGBUS_11__FOP_QUAD_HAS_8_FRAGMENTS_BEFORE_UPDATE_MASK 0x00000008L
#define CB_DEBUGBUS_11__FOP_QUAD_HAS_1_FRAGMENT_AFTER_UPDATE_MASK 0x00000010L
#define CB_DEBUGBUS_11__FOP_QUAD_HAS_2_FRAGMENTS_AFTER_UPDATE_MASK 0x00000020L
#define CB_DEBUGBUS_11__FOP_QUAD_HAS_3_FRAGMENTS_AFTER_UPDATE_MASK 0x00000040L
#define CB_DEBUGBUS_11__FOP_QUAD_HAS_4_FRAGMENTS_AFTER_UPDATE_MASK 0x00000080L
#define CB_DEBUGBUS_11__FOP_QUAD_HAS_5_FRAGMENTS_AFTER_UPDATE_MASK 0x00000100L
#define CB_DEBUGBUS_11__FOP_QUAD_HAS_6_FRAGMENTS_AFTER_UPDATE_MASK 0x00000200L
#define CB_DEBUGBUS_11__FOP_QUAD_HAS_7_FRAGMENTS_AFTER_UPDATE_MASK 0x00000400L
#define CB_DEBUGBUS_11__FOP_QUAD_HAS_8_FRAGMENTS_AFTER_UPDATE_MASK 0x00000800L
#define CB_DEBUGBUS_11__FOP_QUAD_ADDED_1_FRAGMENT_MASK 0x00001000L
#define CB_DEBUGBUS_11__FOP_QUAD_ADDED_2_FRAGMENTS_MASK 0x00002000L
#define CB_DEBUGBUS_11__FOP_QUAD_ADDED_3_FRAGMENTS_MASK 0x00004000L
#define CB_DEBUGBUS_11__FOP_QUAD_ADDED_4_FRAGMENTS_MASK 0x00008000L
#define CB_DEBUGBUS_11__FOP_QUAD_ADDED_5_FRAGMENTS_MASK 0x00010000L
#define CB_DEBUGBUS_11__FOP_QUAD_ADDED_6_FRAGMENTS_MASK 0x00020000L
#define CB_DEBUGBUS_11__FOP_QUAD_ADDED_7_FRAGMENTS_MASK 0x00040000L
#define CB_DEBUGBUS_11__FOP_QUAD_REMOVED_1_FRAGMENT_MASK 0x00080000L
#define CB_DEBUGBUS_11__FOP_QUAD_REMOVED_2_FRAGMENTS_MASK 0x00100000L
#define CB_DEBUGBUS_11__FOP_QUAD_REMOVED_3_FRAGMENTS_MASK 0x00200000L
#define CB_DEBUGBUS_11__FOP_QUAD_REMOVED_4_FRAGMENTS_MASK 0x00400000L
#define CB_DEBUGBUS_11__FOP_QUAD_REMOVED_5_FRAGMENTS_MASK 0x00800000L
#define CB_DEBUGBUS_11__Reserved0_MASK 0xff000000L

// CB_DEBUGBUS_12
#define CB_DEBUGBUS_12__FOP_QUAD_REMOVED_6_FRAGMENTS_MASK 0x00000001L
#define CB_DEBUGBUS_12__FOP_QUAD_REMOVED_7_FRAGMENTS_MASK 0x00000002L
#define CB_DEBUGBUS_12__FC_CC_QUADFRAG_READS_FRAGMENT_0_MASK 0x00000004L
#define CB_DEBUGBUS_12__FC_CC_QUADFRAG_READS_FRAGMENT_1_MASK 0x00000008L
#define CB_DEBUGBUS_12__FC_CC_QUADFRAG_READS_FRAGMENT_2_MASK 0x00000010L
#define CB_DEBUGBUS_12__FC_CC_QUADFRAG_READS_FRAGMENT_3_MASK 0x00000020L
#define CB_DEBUGBUS_12__FC_CC_QUADFRAG_READS_FRAGMENT_4_MASK 0x00000040L
#define CB_DEBUGBUS_12__FC_CC_QUADFRAG_READS_FRAGMENT_5_MASK 0x00000080L
#define CB_DEBUGBUS_12__FC_CC_QUADFRAG_READS_FRAGMENT_6_MASK 0x00000100L
#define CB_DEBUGBUS_12__FC_CC_QUADFRAG_READS_FRAGMENT_7_MASK 0x00000200L
#define CB_DEBUGBUS_12__FC_CC_QUADFRAG_WRITES_FRAGMENT_0_MASK 0x00000400L
#define CB_DEBUGBUS_12__FC_CC_QUADFRAG_WRITES_FRAGMENT_1_MASK 0x00000800L
#define CB_DEBUGBUS_12__FC_CC_QUADFRAG_WRITES_FRAGMENT_2_MASK 0x00001000L
#define CB_DEBUGBUS_12__FC_CC_QUADFRAG_WRITES_FRAGMENT_3_MASK 0x00002000L
#define CB_DEBUGBUS_12__FC_CC_QUADFRAG_WRITES_FRAGMENT_4_MASK 0x00004000L
#define CB_DEBUGBUS_12__FC_CC_QUADFRAG_WRITES_FRAGMENT_5_MASK 0x00008000L
#define CB_DEBUGBUS_12__FC_CC_QUADFRAG_WRITES_FRAGMENT_6_MASK 0x00010000L
#define CB_DEBUGBUS_12__FC_CC_QUADFRAG_WRITES_FRAGMENT_7_MASK 0x00020000L
#define CB_DEBUGBUS_12__FC_QUAD_BLEND_OPT_DONT_READ_DST_MASK 0x00040000L
#define CB_DEBUGBUS_12__FC_QUAD_BLEND_OPT_BLEND_BYPASS_MASK 0x00080000L
#define CB_DEBUGBUS_12__FC_QUAD_BLEND_OPT_DISCARD_PIXELS_MASK 0x00100000L
#define CB_DEBUGBUS_12__FC_QUAD_KILLED_BY_EXTRA_PIXEL_EXPORT_MASK 0x00200000L
#define CB_DEBUGBUS_12__FC_QUAD_KILLED_BY_COLOR_INVALID_MASK 0x00400000L
#define CB_DEBUGBUS_12__FC_QUAD_KILLED_BY_NULL_TARGET_SHADER_MASK_MASK 0x00800000L
#define CB_DEBUGBUS_12__Reserved0_MASK 0xff000000L

// CB_DEBUGBUS_13
#define CB_DEBUGBUS_13__FC_PF_FC_KEYID_RDLAT_FIFO_FULL_MASK 0x00000001L
#define CB_DEBUGBUS_13__FC_DOC_QTILE_CAM_MISS_MASK 0x00000002L
#define CB_DEBUGBUS_13__FC_DOC_QTILE_CAM_HIT_MASK 0x00000004L
#define CB_DEBUGBUS_13__FC_DOC_CLINE_CAM_MISS_MASK 0x00000008L
#define CB_DEBUGBUS_13__FC_DOC_CLINE_CAM_HIT_MASK 0x00000010L
#define CB_DEBUGBUS_13__FC_DOC_OVERWROTE_1_SECTOR_MASK 0x00000020L
#define CB_DEBUGBUS_13__FC_DOC_OVERWROTE_2_SECTORS_MASK 0x00000040L
#define CB_DEBUGBUS_13__FC_DOC_OVERWROTE_3_SECTORS_MASK 0x00000080L
#define CB_DEBUGBUS_13__FC_DOC_OVERWROTE_4_SECTORS_MASK 0x00000100L
#define CB_DEBUGBUS_13__FC_PF_DCC_CACHE_HIT_MASK 0x00000200L
#define CB_DEBUGBUS_13__FC_PF_DCC_CACHE_TAG_MISS_MASK 0x00000400L
#define CB_DEBUGBUS_13__FC_PF_DCC_CACHE_SECTOR_MISS_MASK 0x00000800L
#define CB_DEBUGBUS_13__FC_PF_DCC_CACHE_REEVICTION_STALL_MASK 0x00001000L
#define CB_DEBUGBUS_13__FC_PF_DCC_CACHE_EVICT_NONZERO_INFLIGHT_STALL_MASK 0x00002000L
#define CB_DEBUGBUS_13__FC_PF_DCC_CACHE_REPLACE_PENDING_EVICT_STALL_MASK 0x00004000L
#define CB_DEBUGBUS_13__FC_PF_DCC_CACHE_INFLIGHT_COUNTER_MAXIMUM_STALL_MASK 0x00008000L
#define CB_DEBUGBUS_13__FC_PF_DCC_CACHE_READ_OUTPUT_STALL_MASK 0x00010000L
#define CB_DEBUGBUS_13__FC_PF_DCC_CACHE_WRITE_OUTPUT_STALL_MASK 0x00020000L
#define CB_DEBUGBUS_13__FC_PF_DCC_CACHE_ACK_OUTPUT_STALL_MASK 0x00040000L
#define CB_DEBUGBUS_13__FC_PF_DCC_CACHE_STALL_MASK 0x00080000L
#define CB_DEBUGBUS_13__FC_PF_DCC_CACHE_FLUSH_MASK 0x00100000L
#define CB_DEBUGBUS_13__FC_PF_DCC_CACHE_SECTORS_FLUSHED_MASK 0x00200000L
#define CB_DEBUGBUS_13__FC_PF_DCC_CACHE_DIRTY_SECTORS_FLUSHED_MASK 0x00400000L
#define CB_DEBUGBUS_13__FC_PF_DCC_CACHE_TAGS_FLUSHED_MASK 0x00800000L
#define CB_DEBUGBUS_13__Reserved0_MASK 0xff000000L

// CB_DEBUGBUS_14
#define CB_DEBUGBUS_14__FC_MC_DCC_WRITE_REQUESTS_IN_FLIGHT_MASK 0x000007ffL
#define CB_DEBUGBUS_14__FC_MC_DCC_READ_REQUESTS_IN_FLIGHT_MASK 0x003ff800L
#define CB_DEBUGBUS_14__CC_PF_DCC_BEYOND_TILE_SPLIT_MASK 0x00400000L
#define CB_DEBUGBUS_14__CC_PF_DCC_RDREQ_STALL_MASK 0x00800000L
#define CB_DEBUGBUS_14__Reserved0_MASK 0xff000000L

// CB_DEBUGBUS_15
#define CB_DEBUGBUS_15__CC_PF_DCC_COMPRESS_RATIO_2TO1_MASK 0x00000007L
#define CB_DEBUGBUS_15__CC_PF_DCC_COMPRESS_RATIO_4TO1_MASK 0x00000018L
#define CB_DEBUGBUS_15__CC_PF_DCC_COMPRESS_RATIO_4TO2_MASK 0x00000060L
#define CB_DEBUGBUS_15__CC_PF_DCC_COMPRESS_RATIO_4TO3_MASK 0x00000180L
#define CB_DEBUGBUS_15__CC_PF_DCC_COMPRESS_RATIO_6TO1_MASK 0x00000600L
#define CB_DEBUGBUS_15__CC_PF_DCC_COMPRESS_RATIO_6TO2_MASK 0x00001800L
#define CB_DEBUGBUS_15__CC_PF_DCC_COMPRESS_RATIO_6TO3_MASK 0x00006000L
#define CB_DEBUGBUS_15__CC_PF_DCC_COMPRESS_RATIO_6TO4_MASK 0x00018000L
#define CB_DEBUGBUS_15__CC_PF_DCC_COMPRESS_RATIO_6TO5_MASK 0x00060000L

// CB_DEBUGBUS_16
#define CB_DEBUGBUS_16__CC_PF_DCC_COMPRESS_RATIO_8TO1_MASK 0x00000001L
#define CB_DEBUGBUS_16__CC_PF_DCC_COMPRESS_RATIO_8TO2_MASK 0x00000002L
#define CB_DEBUGBUS_16__CC_PF_DCC_COMPRESS_RATIO_8TO3_MASK 0x00000004L
#define CB_DEBUGBUS_16__CC_PF_DCC_COMPRESS_RATIO_8TO4_MASK 0x00000008L
#define CB_DEBUGBUS_16__CC_PF_DCC_COMPRESS_RATIO_8TO5_MASK 0x00000010L
#define CB_DEBUGBUS_16__CC_PF_DCC_COMPRESS_RATIO_8TO6_MASK 0x00000020L
#define CB_DEBUGBUS_16__CC_PF_DCC_COMPRESS_RATIO_8TO7_MASK 0x00000040L

// CB_DEBUGBUS_17
#define CB_DEBUGBUS_17__TILE_INTFC_BUSY_MASK 0x00000001L
#define CB_DEBUGBUS_17__MU_BUSY_MASK 0x00000002L
#define CB_DEBUGBUS_17__TQ_BUSY_MASK 0x00000004L
#define CB_DEBUGBUS_17__AC_BUSY_MASK 0x00000008L
#define CB_DEBUGBUS_17__CRW_BUSY_MASK 0x00000010L
#define CB_DEBUGBUS_17__CACHE_CTRL_BUSY_MASK 0x00000020L
#define CB_DEBUGBUS_17__MC_WR_PENDING_MASK 0x00000040L
#define CB_DEBUGBUS_17__FC_WR_PENDING_MASK 0x00000080L
#define CB_DEBUGBUS_17__FC_RD_PENDING_MASK 0x00000100L
#define CB_DEBUGBUS_17__EVICT_PENDING_MASK 0x00000200L
#define CB_DEBUGBUS_17__LAST_RD_ARB_WINNER_MASK 0x00000400L
#define CB_DEBUGBUS_17__MU_STATE_MASK 0x0007f800L

// CB_DEBUGBUS_18
#define CB_DEBUGBUS_18__TILE_RETIREMENT_BUSY_MASK 0x00000001L
#define CB_DEBUGBUS_18__FOP_BUSY_MASK 0x00000002L
#define CB_DEBUGBUS_18__CLEAR_BUSY_MASK 0x00000004L
#define CB_DEBUGBUS_18__LAT_BUSY_MASK 0x00000008L
#define CB_DEBUGBUS_18__CACHE_CTL_BUSY_MASK 0x00000010L
#define CB_DEBUGBUS_18__ADDR_BUSY_MASK 0x00000020L
#define CB_DEBUGBUS_18__MERGE_BUSY_MASK 0x00000040L
#define CB_DEBUGBUS_18__QUAD_BUSY_MASK 0x00000080L
#define CB_DEBUGBUS_18__TILE_BUSY_MASK 0x00000100L
#define CB_DEBUGBUS_18__DCC_BUSY_MASK 0x00000200L
#define CB_DEBUGBUS_18__DOC_BUSY_MASK 0x00000400L
#define CB_DEBUGBUS_18__DAG_BUSY_MASK 0x00000800L
#define CB_DEBUGBUS_18__DOC_STALL_MASK 0x00001000L
#define CB_DEBUGBUS_18__DOC_QT_CAM_FULL_MASK 0x00002000L
#define CB_DEBUGBUS_18__DOC_CL_CAM_FULL_MASK 0x00004000L
#define CB_DEBUGBUS_18__DOC_QUAD_PTR_FIFO_FULL_MASK 0x00008000L
#define CB_DEBUGBUS_18__DOC_SECTOR_MASK_FIFO_FULL_MASK 0x00010000L
#define CB_DEBUGBUS_18__DCS_READ_WINNER_LAST_MASK 0x00020000L
#define CB_DEBUGBUS_18__DCS_READ_EV_PENDING_MASK 0x00040000L
#define CB_DEBUGBUS_18__DCS_WRITE_CC_PENDING_MASK 0x00080000L
#define CB_DEBUGBUS_18__DCS_READ_CC_PENDING_MASK 0x00100000L
#define CB_DEBUGBUS_18__DCS_WRITE_MC_PENDING_MASK 0x00200000L

// CB_DEBUGBUS_19
#define CB_DEBUGBUS_19__SURF_SYNC_STATE_MASK 0x00000003L
#define CB_DEBUGBUS_19__SURF_SYNC_START_MASK 0x00000004L
#define CB_DEBUGBUS_19__SF_BUSY_MASK 0x00000008L
#define CB_DEBUGBUS_19__CS_BUSY_MASK 0x00000010L
#define CB_DEBUGBUS_19__RB_BUSY_MASK 0x00000020L
#define CB_DEBUGBUS_19__DS_BUSY_MASK 0x00000040L
#define CB_DEBUGBUS_19__TB_BUSY_MASK 0x00000080L
#define CB_DEBUGBUS_19__IB_BUSY_MASK 0x00000100L
#define CB_DEBUGBUS_19__DRR_BUSY_MASK 0x00000200L
#define CB_DEBUGBUS_19__DF_BUSY_MASK 0x00000400L
#define CB_DEBUGBUS_19__DD_BUSY_MASK 0x00000800L
#define CB_DEBUGBUS_19__DC_BUSY_MASK 0x00001000L
#define CB_DEBUGBUS_19__DK_BUSY_MASK 0x00002000L
#define CB_DEBUGBUS_19__DF_SKID_FIFO_EMPTY_MASK 0x00004000L
#define CB_DEBUGBUS_19__DF_CLEAR_FIFO_EMPTY_MASK 0x00008000L
#define CB_DEBUGBUS_19__DD_READY_MASK 0x00010000L
#define CB_DEBUGBUS_19__DC_FIFO_FULL_MASK 0x00020000L
#define CB_DEBUGBUS_19__DC_READY_MASK 0x00040000L

// CB_DEBUGBUS_20
#define CB_DEBUGBUS_20__MC_RDREQ_CREDITS_MASK 0x0000003fL
#define CB_DEBUGBUS_20__MC_WRREQ_CREDITS_MASK 0x00000fc0L
#define CB_DEBUGBUS_20__CC_RDREQ_HAD_ITS_TURN_MASK 0x00001000L
#define CB_DEBUGBUS_20__FC_RDREQ_HAD_ITS_TURN_MASK 0x00002000L
#define CB_DEBUGBUS_20__CM_RDREQ_HAD_ITS_TURN_MASK 0x00004000L
#define CB_DEBUGBUS_20__CC_WRREQ_HAD_ITS_TURN_MASK 0x00010000L
#define CB_DEBUGBUS_20__FC_WRREQ_HAD_ITS_TURN_MASK 0x00020000L
#define CB_DEBUGBUS_20__CM_WRREQ_HAD_ITS_TURN_MASK 0x00040000L
#define CB_DEBUGBUS_20__CC_WRREQ_FIFO_EMPTY_MASK 0x00100000L
#define CB_DEBUGBUS_20__FC_WRREQ_FIFO_EMPTY_MASK 0x00200000L
#define CB_DEBUGBUS_20__CM_WRREQ_FIFO_EMPTY_MASK 0x00400000L
#define CB_DEBUGBUS_20__DCC_WRREQ_FIFO_EMPTY_MASK 0x00800000L
#define CB_DEBUGBUS_20__Reserved0_MASK 0xff000000L

// CB_DEBUGBUS_21
#define CB_DEBUGBUS_21__CM_BUSY_MASK 0x00000001L
#define CB_DEBUGBUS_21__FC_BUSY_MASK 0x00000002L
#define CB_DEBUGBUS_21__CC_BUSY_MASK 0x00000004L
#define CB_DEBUGBUS_21__BB_BUSY_MASK 0x00000008L
#define CB_DEBUGBUS_21__MA_BUSY_MASK 0x00000010L
#define CB_DEBUGBUS_21__CORE_SCLK_VLD_MASK 0x00000020L
#define CB_DEBUGBUS_21__REG_SCLK1_VLD_MASK 0x00000040L
#define CB_DEBUGBUS_21__REG_SCLK0_VLD_MASK 0x00000080L

// CB_DEBUGBUS_22
#define CB_DEBUGBUS_22__OUTSTANDING_MC_READS_MASK 0x00000fffL
#define CB_DEBUGBUS_22__OUTSTANDING_MC_WRITES_MASK 0x00fff000L
#define CB_DEBUGBUS_22__Reserved0_MASK 0xff000000L

// PA_DEBUG00_0
#define PA_DEBUG00_0__clip_ga_bc_fifo_write_MASK 0x00000001L
#define PA_DEBUG00_0__su_clip_baryc_free_MASK 0x00000006L
#define PA_DEBUG00_0__clip_to_ga_fifo_write_MASK 0x00000008L
#define PA_DEBUG00_0__clip_to_ga_fifo_full_MASK 0x00000010L
#define PA_DEBUG00_0__primic_to_clprim_fifo_empty_MASK 0x00000020L
#define PA_DEBUG00_0__primic_to_clprim_fifo_full_MASK 0x00000040L
#define PA_DEBUG00_0__clip_to_outsm_fifo_empty_MASK 0x00000080L
#define PA_DEBUG00_0__clip_to_outsm_fifo_full_MASK 0x00000100L
#define PA_DEBUG00_0__vgt_to_clipp_fifo_empty_MASK 0x00000200L
#define PA_DEBUG00_0__vgt_to_clipp_fifo_full_MASK 0x00000400L
#define PA_DEBUG00_0__vgt_to_clips_fifo_empty_MASK 0x00000800L
#define PA_DEBUG00_0__vgt_to_clips_fifo_full_MASK 0x00001000L
#define PA_DEBUG00_0__clipcode_fifo_fifo_empty_MASK 0x00002000L
#define PA_DEBUG00_0__clipcode_fifo_full_MASK 0x00004000L
#define PA_DEBUG00_0__vte_out_clip_fifo_fifo_empty_MASK 0x00008000L
#define PA_DEBUG00_0__vte_out_clip_fifo_fifo_full_MASK 0x00010000L
#define PA_DEBUG00_0__vte_out_orig_fifo_fifo_empty_MASK 0x00020000L
#define PA_DEBUG00_0__vte_out_orig_fifo_fifo_full_MASK 0x00040000L
#define PA_DEBUG00_0__ccgen_to_clipcc_fifo_empty_MASK 0x00080000L
#define PA_DEBUG00_0__ccgen_to_clipcc_fifo_full_MASK 0x00100000L
#define PA_DEBUG00_0__clip_to_outsm_fifo_write_MASK 0x00200000L
#define PA_DEBUG00_0__vte_out_orig_fifo_fifo_write_MASK 0x00400000L
#define PA_DEBUG00_0__vgt_to_clipp_fifo_write_MASK 0x00800000L
#define PA_DEBUG00_0__Reserved0_MASK 0xff000000L

// PA_DEBUG00_1
#define PA_DEBUG00_1__vertex_fifo_entriesavailable_MASK 0x0000000fL
#define PA_DEBUG00_1__statevar_bits_vs_out_ccdist1_vec_ena_MASK 0x00000010L
#define PA_DEBUG00_1__statevar_bits_vs_out_ccdist0_vec_ena_MASK 0x00000020L
#define PA_DEBUG00_1__available_positions_MASK 0x00001fc0L
#define PA_DEBUG00_1__current_state_MASK 0x00006000L
#define PA_DEBUG00_1__vertex_fifo_empty_MASK 0x00008000L
#define PA_DEBUG00_1__vertex_fifo_full_MASK 0x00010000L
#define PA_DEBUG00_1__sx0_receive_fifo_empty_MASK 0x00020000L
#define PA_DEBUG00_1__sx0_receive_fifo_full_MASK 0x00040000L
#define PA_DEBUG00_1__vgt_to_ccgen_fifo_empty_MASK 0x00080000L
#define PA_DEBUG00_1__vgt_to_ccgen_fifo_full_MASK 0x00100000L
#define PA_DEBUG00_1__ccgen_to_clipcc_fifo_full_MASK 0x00200000L
#define PA_DEBUG00_1__sx0_receive_fifo_write_MASK 0x00400000L
#define PA_DEBUG00_1__ccgen_to_clipcc_write_MASK 0x00800000L
#define PA_DEBUG00_1__Reserved0_MASK 0xff000000L

// PA_DEBUG01_0
#define PA_DEBUG01_0__clip_extra_bc_valid_MASK 0x00000007L
#define PA_DEBUG01_0__clip_vert_vte_valid_MASK 0x00000020L
#define PA_DEBUG01_0__clip_to_outsm_vertex_deallocate_MASK 0x000001c0L
#define PA_DEBUG01_0__clip_to_outsm_deallocate_slot_MASK 0x00000e00L
#define PA_DEBUG01_0__clip_to_outsm_null_primitive_MASK 0x00001000L
#define PA_DEBUG01_0__vte_positions_vte_clip_vte_naninf_kill_2_MASK 0x00002000L
#define PA_DEBUG01_0__vte_positions_vte_clip_vte_naninf_kill_1_MASK 0x00004000L
#define PA_DEBUG01_0__vte_positions_vte_clip_vte_naninf_kill_0_MASK 0x00008000L
#define PA_DEBUG01_0__vte_out_clip_rd_extra_bc_valid_MASK 0x00010000L
#define PA_DEBUG01_0__vte_out_clip_rd_vte_naninf_kill_MASK 0x00020000L
#define PA_DEBUG01_0__vte_out_clip_rd_vertex_store_indx_MASK 0x000c0000L
#define PA_DEBUG01_0__clip_ga_bc_fifo_write_MASK 0x00100000L
#define PA_DEBUG01_0__clip_to_ga_fifo_write_MASK 0x00200000L
#define PA_DEBUG01_0__vte_out_clip_fifo_fifo_advanceread_MASK 0x00400000L
#define PA_DEBUG01_0__vte_out_clip_fifo_fifo_empty_MASK 0x00800000L
#define PA_DEBUG01_0__Reserved0_MASK 0xff000000L

// PA_DEBUG01_1
#define PA_DEBUG01_1__ALWAYS_ZERO_MASK 0x000000ffL
#define PA_DEBUG01_1__clip_extra_bc_valid_MASK 0x00000700L
#define PA_DEBUG01_1__clip_vert_vte_valid_MASK 0x00003800L
#define PA_DEBUG01_1__clip_to_outsm_vertex_deallocate_MASK 0x0000c000L
#define PA_DEBUG01_1__vte_out_clip_rd_extra_bc_valid_MASK 0x00010000L
#define PA_DEBUG01_1__vte_out_clip_rd_vte_naninf_kill_MASK 0x00020000L
#define PA_DEBUG01_1__vte_out_clip_rd_vertex_store_indx_MASK 0x000c0000L
#define PA_DEBUG01_1__clip_ga_bc_fifo_write_MASK 0x00100000L
#define PA_DEBUG01_1__clip_to_ga_fifo_write_MASK 0x00200000L
#define PA_DEBUG01_1__vte_out_clip_fifo_fifo_advanceread_MASK 0x00400000L
#define PA_DEBUG01_1__vte_out_clip_fifo_fifo_empty_MASK 0x00800000L
#define PA_DEBUG01_1__Reserved0_MASK 0xff000000L

// PA_DEBUG02_0
#define PA_DEBUG02_0__clip_to_outsm_vertex_store_indx_2_MASK 0x0000000fL
#define PA_DEBUG02_0__clip_to_outsm_vertex_store_indx_1_MASK 0x000000f0L
#define PA_DEBUG02_0__clip_to_outsm_vertex_store_indx_0_MASK 0x00000f00L
#define PA_DEBUG02_0__clip_to_clipga_extra_bc_coords_MASK 0x00001000L
#define PA_DEBUG02_0__clip_to_clipga_vte_naninf_kill_MASK 0x00002000L
#define PA_DEBUG02_0__clip_to_outsm_end_of_packet_MASK 0x00004000L
#define PA_DEBUG02_0__clip_to_outsm_first_prim_of_slot_MASK 0x00008000L
#define PA_DEBUG02_0__clip_to_outsm_clipped_prim_MASK 0x00010000L
#define PA_DEBUG02_0__clip_to_outsm_null_primitive_MASK 0x00020000L
#define PA_DEBUG02_0__clip_ga_bc_fifo_full_MASK 0x00040000L
#define PA_DEBUG02_0__clip_to_ga_fifo_full_MASK 0x00080000L
#define PA_DEBUG02_0__clip_ga_bc_fifo_write_MASK 0x00100000L
#define PA_DEBUG02_0__clip_to_ga_fifo_write_MASK 0x00200000L
#define PA_DEBUG02_0__clip_to_outsm_fifo_advanceread_MASK 0x40000000L
#define PA_DEBUG02_0__clip_to_outsm_fifo_empty_MASK 0x80000000L

// PA_DEBUG02_1
#define PA_DEBUG02_1__clip_extra_bc_valid_MASK 0x00000007L
#define PA_DEBUG02_1__clip_vert_vte_valid_MASK 0x00000038L
#define PA_DEBUG02_1__clip_to_outsm_clip_seq_indx_MASK 0x000000c0L
#define PA_DEBUG02_1__clip_to_outsm_vertex_store_indx_2_MASK 0x00000f00L
#define PA_DEBUG02_1__clip_to_outsm_vertex_store_indx_1_MASK 0x0000f000L
#define PA_DEBUG02_1__clip_to_outsm_clipped_prim_MASK 0x00010000L
#define PA_DEBUG02_1__clip_to_outsm_null_primitive_MASK 0x00020000L
#define PA_DEBUG02_1__clip_ga_bc_fifo_full_MASK 0x00040000L
#define PA_DEBUG02_1__clip_to_ga_fifo_full_MASK 0x00080000L
#define PA_DEBUG02_1__clip_ga_bc_fifo_write_MASK 0x00100000L
#define PA_DEBUG02_1__clip_to_ga_fifo_write_MASK 0x00200000L
#define PA_DEBUG02_1__clip_to_outsm_fifo_advanceread_MASK 0x00400000L
#define PA_DEBUG02_1__clip_to_outsm_fifo_empty_MASK 0x00800000L
#define PA_DEBUG02_1__Reserved0_MASK 0xff000000L

// PA_DEBUG03_0
#define PA_DEBUG03_0__clipsm0_clprim_to_clip_clip_code_or_MASK 0x0000003fL
#define PA_DEBUG03_0__clipsm0_clprim_to_clip_event_id_MASK 0x00000fc0L
#define PA_DEBUG03_0__clipsm0_clprim_to_clip_state_var_indx_MASK 0x00007000L
#define PA_DEBUG03_0__clipsm0_clprim_to_clip_clip_primitive_MASK 0x00008000L
#define PA_DEBUG03_0__clipsm0_clprim_to_clip_deallocate_slot_MASK 0x00070000L
#define PA_DEBUG03_0__clipsm0_clprim_to_clip_first_prim_of_slot_MASK 0x00080000L
#define PA_DEBUG03_0__clipsm0_clprim_to_clip_end_of_packet_MASK 0x00100000L
#define PA_DEBUG03_0__clipsm0_clprim_to_clip_event_MASK 0x00200000L
#define PA_DEBUG03_0__clipsm0_clprim_to_clip_null_primitive_MASK 0x00400000L
#define PA_DEBUG03_0__clipsm0_clprim_to_clip_prim_valid_MASK 0x00800000L
#define PA_DEBUG03_0__Reserved0_MASK 0xff000000L

// PA_DEBUG03_1
#define PA_DEBUG03_1__clipsm0_clprim_to_clip_clip_code_or_MASK 0x00003fffL
#define PA_DEBUG03_1__clipsm0_clprim_to_clip_event_id_MASK 0x0000c000L
#define PA_DEBUG03_1__clipsm0_clprim_to_clip_deallocate_slot_MASK 0x00070000L
#define PA_DEBUG03_1__clipsm0_clprim_to_clip_first_prim_of_slot_MASK 0x00080000L
#define PA_DEBUG03_1__clipsm0_clprim_to_clip_end_of_packet_MASK 0x00100000L
#define PA_DEBUG03_1__clipsm0_clprim_to_clip_event_MASK 0x00200000L
#define PA_DEBUG03_1__clipsm0_clprim_to_clip_null_primitive_MASK 0x00400000L
#define PA_DEBUG03_1__clipsm0_clprim_to_clip_prim_valid_MASK 0x00800000L
#define PA_DEBUG03_1__Reserved0_MASK 0xff000000L

// PA_DEBUG04_0
#define PA_DEBUG04_0__clipsm0_clprim_to_clip_param_cache_indx_0_MASK 0x00000007L
#define PA_DEBUG04_0__clipsm0_clprim_to_clip_vertex_store_indx_2_MASK 0x000001f8L
#define PA_DEBUG04_0__clipsm0_clprim_to_clip_vertex_store_indx_1_MASK 0x00007e00L
#define PA_DEBUG04_0__clipsm0_clprim_to_clip_vertex_store_indx_0_MASK 0x001f8000L
#define PA_DEBUG04_0__clipsm0_clprim_to_clip_event_MASK 0x00200000L
#define PA_DEBUG04_0__clipsm0_clprim_to_clip_null_primitive_MASK 0x00400000L
#define PA_DEBUG04_0__clipsm0_clprim_to_clip_prim_valid_MASK 0x00800000L
#define PA_DEBUG04_0__Reserved0_MASK 0xff000000L

// PA_DEBUG04_1
#define PA_DEBUG04_1__clipsm0_clprim_to_clip_param_cache_indx_0_MASK 0x000007ffL
#define PA_DEBUG04_1__clipsm0_clprim_to_clip_vertex_store_indx_2_MASK 0x0000f800L
#define PA_DEBUG04_1__clipsm0_clprim_to_clip_vertex_store_indx_0_MASK 0x001f0000L
#define PA_DEBUG04_1__clipsm0_clprim_to_clip_event_MASK 0x00200000L
#define PA_DEBUG04_1__clipsm0_clprim_to_clip_null_primitive_MASK 0x00400000L
#define PA_DEBUG04_1__clipsm0_clprim_to_clip_prim_valid_MASK 0x00800000L
#define PA_DEBUG04_1__Reserved0_MASK 0xff000000L

// PA_DEBUG05_0
#define PA_DEBUG05_0__clipsm1_clprim_to_clip_clip_code_or_MASK 0x0000003fL
#define PA_DEBUG05_0__clipsm1_clprim_to_clip_event_id_MASK 0x00000fc0L
#define PA_DEBUG05_0__clipsm1_clprim_to_clip_state_var_indx_MASK 0x00007000L
#define PA_DEBUG05_0__clipsm1_clprim_to_clip_clip_primitive_MASK 0x00008000L
#define PA_DEBUG05_0__clipsm1_clprim_to_clip_deallocate_slot_MASK 0x00070000L
#define PA_DEBUG05_0__clipsm1_clprim_to_clip_first_prim_of_slot_MASK 0x00080000L
#define PA_DEBUG05_0__clipsm1_clprim_to_clip_end_of_packet_MASK 0x00100000L
#define PA_DEBUG05_0__clipsm1_clprim_to_clip_event_MASK 0x00200000L
#define PA_DEBUG05_0__clipsm1_clprim_to_clip_null_primitive_MASK 0x00400000L
#define PA_DEBUG05_0__clipsm1_clprim_to_clip_prim_valid_MASK 0x00800000L
#define PA_DEBUG05_0__Reserved0_MASK 0xff000000L

// PA_DEBUG05_1
#define PA_DEBUG05_1__clipsm1_clprim_to_clip_clip_code_or_MASK 0x00003fffL
#define PA_DEBUG05_1__clipsm1_clprim_to_clip_event_id_MASK 0x0000c000L
#define PA_DEBUG05_1__clipsm1_clprim_to_clip_deallocate_slot_MASK 0x00070000L
#define PA_DEBUG05_1__clipsm1_clprim_to_clip_first_prim_of_slot_MASK 0x00080000L
#define PA_DEBUG05_1__clipsm1_clprim_to_clip_end_of_packet_MASK 0x00100000L
#define PA_DEBUG05_1__clipsm1_clprim_to_clip_event_MASK 0x00200000L
#define PA_DEBUG05_1__clipsm1_clprim_to_clip_null_primitive_MASK 0x00400000L
#define PA_DEBUG05_1__clipsm1_clprim_to_clip_prim_valid_MASK 0x00800000L
#define PA_DEBUG05_1__Reserved0_MASK 0xff000000L

// PA_DEBUG06_0
#define PA_DEBUG06_0__clipsm1_clprim_to_clip_param_cache_indx_0_MASK 0x00000007L
#define PA_DEBUG06_0__clipsm1_clprim_to_clip_vertex_store_indx_2_MASK 0x000001f8L
#define PA_DEBUG06_0__clipsm1_clprim_to_clip_vertex_store_indx_1_MASK 0x00007e00L
#define PA_DEBUG06_0__clipsm1_clprim_to_clip_vertex_store_indx_0_MASK 0x001f8000L
#define PA_DEBUG06_0__clipsm1_clprim_to_clip_event_MASK 0x00200000L
#define PA_DEBUG06_0__clipsm1_clprim_to_clip_null_primitive_MASK 0x00400000L
#define PA_DEBUG06_0__clipsm1_clprim_to_clip_prim_valid_MASK 0x00800000L
#define PA_DEBUG06_0__Reserved0_MASK 0xff000000L

// PA_DEBUG06_1
#define PA_DEBUG06_1__clipsm1_clprim_to_clip_param_cache_indx_0_MASK 0x000007ffL
#define PA_DEBUG06_1__clipsm1_clprim_to_clip_vertex_store_indx_2_MASK 0x0000f800L
#define PA_DEBUG06_1__clipsm1_clprim_to_clip_vertex_store_indx_0_MASK 0x001f0000L
#define PA_DEBUG06_1__clipsm1_clprim_to_clip_event_MASK 0x00200000L
#define PA_DEBUG06_1__clipsm1_clprim_to_clip_null_primitive_MASK 0x00400000L
#define PA_DEBUG06_1__clipsm1_clprim_to_clip_prim_valid_MASK 0x00800000L
#define PA_DEBUG06_1__Reserved0_MASK 0xff000000L

// PA_DEBUG07_0
#define PA_DEBUG07_0__clipsm2_clprim_to_clip_clip_code_or_MASK 0x0000003fL
#define PA_DEBUG07_0__clipsm2_clprim_to_clip_event_id_MASK 0x00000fc0L
#define PA_DEBUG07_0__clipsm2_clprim_to_clip_state_var_indx_MASK 0x00007000L
#define PA_DEBUG07_0__clipsm2_clprim_to_clip_clip_primitive_MASK 0x00008000L
#define PA_DEBUG07_0__clipsm2_clprim_to_clip_deallocate_slot_MASK 0x00070000L
#define PA_DEBUG07_0__clipsm2_clprim_to_clip_first_prim_of_slot_MASK 0x00080000L
#define PA_DEBUG07_0__clipsm2_clprim_to_clip_end_of_packet_MASK 0x00100000L
#define PA_DEBUG07_0__clipsm2_clprim_to_clip_event_MASK 0x00200000L
#define PA_DEBUG07_0__clipsm2_clprim_to_clip_null_primitive_MASK 0x00400000L
#define PA_DEBUG07_0__clipsm2_clprim_to_clip_prim_valid_MASK 0x00800000L
#define PA_DEBUG07_0__Reserved0_MASK 0xff000000L

// PA_DEBUG07_1
#define PA_DEBUG07_1__clipsm2_clprim_to_clip_clip_code_or_MASK 0x00003fffL
#define PA_DEBUG07_1__clipsm2_clprim_to_clip_event_id_MASK 0x0000c000L
#define PA_DEBUG07_1__clipsm2_clprim_to_clip_deallocate_slot_MASK 0x00070000L
#define PA_DEBUG07_1__clipsm2_clprim_to_clip_first_prim_of_slot_MASK 0x00080000L
#define PA_DEBUG07_1__clipsm2_clprim_to_clip_end_of_packet_MASK 0x00100000L
#define PA_DEBUG07_1__clipsm2_clprim_to_clip_event_MASK 0x00200000L
#define PA_DEBUG07_1__clipsm2_clprim_to_clip_null_primitive_MASK 0x00400000L
#define PA_DEBUG07_1__clipsm2_clprim_to_clip_prim_valid_MASK 0x00800000L
#define PA_DEBUG07_1__Reserved0_MASK 0xff000000L

// PA_DEBUG08_0
#define PA_DEBUG08_0__clipsm2_clprim_to_clip_param_cache_indx_0_MASK 0x00000007L
#define PA_DEBUG08_0__clipsm2_clprim_to_clip_vertex_store_indx_2_MASK 0x000001f8L
#define PA_DEBUG08_0__clipsm2_clprim_to_clip_vertex_store_indx_1_MASK 0x00007e00L
#define PA_DEBUG08_0__clipsm2_clprim_to_clip_vertex_store_indx_0_MASK 0x001f8000L
#define PA_DEBUG08_0__clipsm2_clprim_to_clip_event_MASK 0x00200000L
#define PA_DEBUG08_0__clipsm2_clprim_to_clip_null_primitive_MASK 0x00400000L
#define PA_DEBUG08_0__clipsm2_clprim_to_clip_prim_valid_MASK 0x00800000L
#define PA_DEBUG08_0__Reserved0_MASK 0xff000000L

// PA_DEBUG08_1
#define PA_DEBUG08_1__clipsm2_clprim_to_clip_param_cache_indx_0_MASK 0x000007ffL
#define PA_DEBUG08_1__clipsm2_clprim_to_clip_vertex_store_indx_2_MASK 0x0000f800L
#define PA_DEBUG08_1__clipsm2_clprim_to_clip_vertex_store_indx_0_MASK 0x001f0000L
#define PA_DEBUG08_1__clipsm2_clprim_to_clip_event_MASK 0x00200000L
#define PA_DEBUG08_1__clipsm2_clprim_to_clip_null_primitive_MASK 0x00400000L
#define PA_DEBUG08_1__clipsm2_clprim_to_clip_prim_valid_MASK 0x00800000L
#define PA_DEBUG08_1__Reserved0_MASK 0xff000000L

// PA_DEBUG09_0
#define PA_DEBUG09_0__clipsm3_clprim_to_clip_clip_code_or_MASK 0x0000003fL
#define PA_DEBUG09_0__clipsm3_clprim_to_clip_event_id_MASK 0x00000fc0L
#define PA_DEBUG09_0__clipsm3_clprim_to_clip_state_var_indx_MASK 0x00007000L
#define PA_DEBUG09_0__clipsm3_clprim_to_clip_clip_primitive_MASK 0x00008000L
#define PA_DEBUG09_0__clipsm3_clprim_to_clip_deallocate_slot_MASK 0x00070000L
#define PA_DEBUG09_0__clipsm3_clprim_to_clip_first_prim_of_slot_MASK 0x00080000L
#define PA_DEBUG09_0__clipsm3_clprim_to_clip_end_of_packet_MASK 0x00100000L
#define PA_DEBUG09_0__clipsm3_clprim_to_clip_event_MASK 0x00200000L
#define PA_DEBUG09_0__clipsm3_clprim_to_clip_null_primitive_MASK 0x00400000L
#define PA_DEBUG09_0__clipsm3_clprim_to_clip_prim_valid_MASK 0x00800000L
#define PA_DEBUG09_0__Reserved0_MASK 0xff000000L

// PA_DEBUG09_1
#define PA_DEBUG09_1__clipsm3_clprim_to_clip_clip_code_or_MASK 0x00003fffL
#define PA_DEBUG09_1__clipsm3_clprim_to_clip_event_id_MASK 0x0000c000L
#define PA_DEBUG09_1__clipsm3_clprim_to_clip_deallocate_slot_MASK 0x00070000L
#define PA_DEBUG09_1__clipsm3_clprim_to_clip_first_prim_of_slot_MASK 0x00080000L
#define PA_DEBUG09_1__clipsm3_clprim_to_clip_end_of_packet_MASK 0x00100000L
#define PA_DEBUG09_1__clipsm3_clprim_to_clip_event_MASK 0x00200000L
#define PA_DEBUG09_1__clipsm3_clprim_to_clip_null_primitive_MASK 0x00400000L
#define PA_DEBUG09_1__clipsm3_clprim_to_clip_prim_valid_MASK 0x00800000L
#define PA_DEBUG09_1__Reserved0_MASK 0xff000000L

// PA_DEBUG10_0
#define PA_DEBUG10_0__clipsm3_clprim_to_clip_param_cache_indx_0_MASK 0x00000007L
#define PA_DEBUG10_0__clipsm3_clprim_to_clip_vertex_store_indx_2_MASK 0x000001f8L
#define PA_DEBUG10_0__clipsm3_clprim_to_clip_vertex_store_indx_1_MASK 0x00007e00L
#define PA_DEBUG10_0__clipsm3_clprim_to_clip_vertex_store_indx_0_MASK 0x001f8000L
#define PA_DEBUG10_0__clipsm3_clprim_to_clip_event_MASK 0x00200000L
#define PA_DEBUG10_0__clipsm3_clprim_to_clip_null_primitive_MASK 0x00400000L
#define PA_DEBUG10_0__clipsm3_clprim_to_clip_prim_valid_MASK 0x00800000L
#define PA_DEBUG10_0__Reserved0_MASK 0xff000000L

// PA_DEBUG10_1
#define PA_DEBUG10_1__clipsm3_clprim_to_clip_param_cache_indx_0_MASK 0x000007ffL
#define PA_DEBUG10_1__clipsm3_clprim_to_clip_vertex_store_indx_2_MASK 0x0000f800L
#define PA_DEBUG10_1__clipsm3_clprim_to_clip_vertex_store_indx_0_MASK 0x001f0000L
#define PA_DEBUG10_1__clipsm3_clprim_to_clip_event_MASK 0x00200000L
#define PA_DEBUG10_1__clipsm3_clprim_to_clip_null_primitive_MASK 0x00400000L

// PA_DEBUG11_0
#define PA_DEBUG11_0__clipsm3_clip_to_clipga_clip_to_outsm_cnt_MASK 0x0000000fL
#define PA_DEBUG11_0__clipsm2_clip_to_clipga_clip_to_outsm_cnt_MASK 0x000000f0L
#define PA_DEBUG11_0__clipsm1_clip_to_clipga_clip_to_outsm_cnt_MASK 0x00000f00L
#define PA_DEBUG11_0__clipsm0_clip_to_clipga_clip_to_outsm_cnt_MASK 0x0000f000L
#define PA_DEBUG11_0__clipsm3_clip_to_clipga_prim_valid_MASK 0x00010000L
#define PA_DEBUG11_0__clipsm2_clip_to_clipga_prim_valid_MASK 0x00020000L
#define PA_DEBUG11_0__clipsm1_clip_to_clipga_prim_valid_MASK 0x00040000L
#define PA_DEBUG11_0__clipsm0_clip_to_clipga_prim_valid_MASK 0x00080000L
#define PA_DEBUG11_0__clipsm3_inc_clip_to_clipga_clip_to_outsm_cnt_MASK 0x00100000L
#define PA_DEBUG11_0__clipsm2_inc_clip_to_clipga_clip_to_outsm_cnt_MASK 0x00200000L
#define PA_DEBUG11_0__clipsm1_inc_clip_to_clipga_clip_to_outsm_cnt_MASK 0x00400000L
#define PA_DEBUG11_0__clipsm0_inc_clip_to_clipga_clip_to_outsm_cnt_MASK 0x00800000L
#define PA_DEBUG11_0__Reserved0_MASK 0xff000000L

// PA_DEBUG11_1
#define PA_DEBUG11_1__clipsm3_clip_to_clipga_event_MASK 0x00000001L
#define PA_DEBUG11_1__clipsm2_clip_to_clipga_event_MASK 0x00000002L
#define PA_DEBUG11_1__clipsm1_clip_to_clipga_event_MASK 0x00000004L
#define PA_DEBUG11_1__clipsm0_clip_to_clipga_event_MASK 0x00000008L
#define PA_DEBUG11_1__clipsm3_clip_to_clipga_clip_primitive_MASK 0x00000010L
#define PA_DEBUG11_1__clipsm2_clip_to_clipga_clip_primitive_MASK 0x00000020L
#define PA_DEBUG11_1__clipsm1_clip_to_clipga_clip_primitive_MASK 0x00000040L
#define PA_DEBUG11_1__clipsm0_clip_to_clipga_clip_primitive_MASK 0x00000080L
#define PA_DEBUG11_1__clipsm3_clip_to_clipga_clip_to_outsm_cnt_MASK 0x00000f00L
#define PA_DEBUG11_1__clipsm2_clip_to_clipga_clip_to_outsm_cnt_MASK 0x0000f000L
#define PA_DEBUG11_1__clipsm3_clip_to_clipga_prim_valid_MASK 0x00010000L
#define PA_DEBUG11_1__clipsm2_clip_to_clipga_prim_valid_MASK 0x00020000L
#define PA_DEBUG11_1__clipsm1_clip_to_clipga_prim_valid_MASK 0x00040000L
#define PA_DEBUG11_1__clipsm0_clip_to_clipga_prim_valid_MASK 0x00080000L
#define PA_DEBUG11_1__clipsm3_inc_clip_to_clipga_clip_to_outsm_cnt_MASK 0x00100000L
#define PA_DEBUG11_1__clipsm2_inc_clip_to_clipga_clip_to_outsm_cnt_MASK 0x00200000L
#define PA_DEBUG11_1__clipsm1_inc_clip_to_clipga_clip_to_outsm_cnt_MASK 0x00400000L
#define PA_DEBUG11_1__clipsm0_inc_clip_to_clipga_clip_to_outsm_cnt_MASK 0x00800000L
#define PA_DEBUG11_1__Reserved0_MASK 0xff000000L

// PA_DEBUG12_0
#define PA_DEBUG12_0__clip_priority_available_vte_out_clip_MASK 0x0000001fL
#define PA_DEBUG12_0__clip_priority_available_clip_verts_MASK 0x000003e0L
#define PA_DEBUG12_0__clip_priority_seq_indx_out_MASK 0x00000c00L
#define PA_DEBUG12_0__clip_priority_seq_indx_vert_MASK 0x00003000L
#define PA_DEBUG12_0__clip_priority_seq_indx_load_MASK 0x0000c000L
#define PA_DEBUG12_0__clipsm3_clprim_to_clip_clip_primitive_MASK 0x00010000L
#define PA_DEBUG12_0__clipsm3_clprim_to_clip_prim_valid_MASK 0x00020000L
#define PA_DEBUG12_0__clipsm2_clprim_to_clip_clip_primitive_MASK 0x00040000L
#define PA_DEBUG12_0__clipsm2_clprim_to_clip_prim_valid_MASK 0x00080000L
#define PA_DEBUG12_0__clipsm1_clprim_to_clip_clip_primitive_MASK 0x00100000L
#define PA_DEBUG12_0__clipsm1_clprim_to_clip_prim_valid_MASK 0x00200000L
#define PA_DEBUG12_0__clipsm0_clprim_to_clip_clip_primitive_MASK 0x00400000L
#define PA_DEBUG12_0__clipsm0_clprim_to_clip_prim_valid_MASK 0x00800000L
#define PA_DEBUG12_0__Reserved0_MASK 0xff000000L

// PA_DEBUG12_1
#define PA_DEBUG12_1__ALWAYS_ZERO_MASK 0x000000ffL
#define PA_DEBUG12_1__clip_priority_available_vte_out_clip_MASK 0x00001f00L
#define PA_DEBUG12_1__clip_priority_available_clip_verts_MASK 0x0000e000L
#define PA_DEBUG12_1__clipsm3_clprim_to_clip_clip_primitive_MASK 0x00010000L
#define PA_DEBUG12_1__clipsm3_clprim_to_clip_prim_valid_MASK 0x00020000L
#define PA_DEBUG12_1__clipsm2_clprim_to_clip_clip_primitive_MASK 0x00040000L
#define PA_DEBUG12_1__clipsm2_clprim_to_clip_prim_valid_MASK 0x00080000L
#define PA_DEBUG12_1__clipsm1_clprim_to_clip_clip_primitive_MASK 0x00100000L
#define PA_DEBUG12_1__clipsm1_clprim_to_clip_prim_valid_MASK 0x00200000L
#define PA_DEBUG12_1__clipsm0_clprim_to_clip_clip_primitive_MASK 0x00400000L
#define PA_DEBUG12_1__clipsm0_clprim_to_clip_prim_valid_MASK 0x00800000L
#define PA_DEBUG12_1__Reserved0_MASK 0xff000000L

// PA_DEBUG13_0
#define PA_DEBUG13_0__vertval_bits_vertex_cc_next_valid_MASK 0x0000000fL
#define PA_DEBUG13_0__clipcc_vertex_store_indx_MASK 0x00000030L
#define PA_DEBUG13_0__vte_out_orig_fifo_fifo_empty_MASK 0x00000040L
#define PA_DEBUG13_0__clipcode_fifo_fifo_empty_MASK 0x00000080L
#define PA_DEBUG13_0__ccgen_to_clipcc_fifo_empty_MASK 0x00000100L
#define PA_DEBUG13_0__clip_priority_seq_indx_out_cnt_MASK 0x00001e00L
#define PA_DEBUG13_0__outsm_clr_rd_orig_vertices_MASK 0x00006000L
#define PA_DEBUG13_0__outsm_clr_rd_clipsm_wait_MASK 0x00008000L
#define PA_DEBUG13_0__outsm_clr_fifo_contents_MASK 0x001f0000L
#define PA_DEBUG13_0__outsm_clr_fifo_full_MASK 0x00200000L
#define PA_DEBUG13_0__outsm_clr_fifo_advanceread_MASK 0x00400000L
#define PA_DEBUG13_0__outsm_clr_fifo_write_MASK 0x00800000L
#define PA_DEBUG13_0__Reserved0_MASK 0xff000000L

// PA_DEBUG13_1
#define PA_DEBUG13_1__clprim_in_back_state_var_indx_MASK 0x00000007L
#define PA_DEBUG13_1__point_clip_candidate_MASK 0x00000008L
#define PA_DEBUG13_1__prim_nan_kill_MASK 0x00000010L
#define PA_DEBUG13_1__clprim_clip_primitive_MASK 0x00000020L
#define PA_DEBUG13_1__clprim_cull_primitive_MASK 0x00000040L
#define PA_DEBUG13_1__prim_back_valid_MASK 0x00000080L
#define PA_DEBUG13_1__vertval_bits_vertex_cc_next_valid_MASK 0x00000f00L
#define PA_DEBUG13_1__clipcc_vertex_store_indx_MASK 0x00003000L
#define PA_DEBUG13_1__vte_out_orig_fifo_fifo_empty_MASK 0x00004000L
#define PA_DEBUG13_1__clipcode_fifo_fifo_empty_MASK 0x00008000L
#define PA_DEBUG13_1__outsm_clr_fifo_contents_MASK 0x001f0000L
#define PA_DEBUG13_1__outsm_clr_fifo_full_MASK 0x00200000L
#define PA_DEBUG13_1__outsm_clr_fifo_advanceread_MASK 0x00400000L
#define PA_DEBUG13_1__outsm_clr_fifo_write_MASK 0x00800000L
#define PA_DEBUG13_1__Reserved0_MASK 0xff000000L

// PA_DEBUG14_0
#define PA_DEBUG14_0__clprim_in_back_vertex_store_indx_1_MASK 0x0000000fL
#define PA_DEBUG14_0__clprim_in_back_vertex_store_indx_0_MASK 0x000003f0L
#define PA_DEBUG14_0__outputclprimtoclip_null_primitive_MASK 0x00000400L
#define PA_DEBUG14_0__clprim_in_back_end_of_packet_MASK 0x00000800L
#define PA_DEBUG14_0__clprim_in_back_first_prim_of_slot_MASK 0x00001000L
#define PA_DEBUG14_0__clprim_in_back_deallocate_slot_MASK 0x0000e000L
#define PA_DEBUG14_0__clprim_in_back_event_id_MASK 0x003f0000L
#define PA_DEBUG14_0__clprim_in_back_event_MASK 0x00400000L
#define PA_DEBUG14_0__prim_back_valid_MASK 0x00800000L
#define PA_DEBUG14_0__Reserved0_MASK 0xff000000L

// PA_DEBUG14_1
#define PA_DEBUG14_1__clprim_in_back_vertex_store_indx_2_MASK 0x0000003fL
#define PA_DEBUG14_1__clprim_in_back_vertex_store_indx_1_MASK 0x00000fc0L
#define PA_DEBUG14_1__clprim_in_back_vertex_store_indx_0_MASK 0x0000f000L
#define PA_DEBUG14_1__clprim_in_back_event_id_MASK 0x003f0000L
#define PA_DEBUG14_1__clprim_in_back_event_MASK 0x00400000L
#define PA_DEBUG14_1__prim_back_valid_MASK 0x00800000L
#define PA_DEBUG14_1__Reserved0_MASK 0xff000000L

// PA_DEBUG15_0
#define PA_DEBUG15_0__vertval_bits_vertex_vertex_store_msb_MASK 0x000000ffL
#define PA_DEBUG15_0__primic_to_clprim_fifo_vertex_store_indx_2_MASK 0x00001f00L
#define PA_DEBUG15_0__primic_to_clprim_fifo_vertex_store_indx_1_MASK 0x0003e000L
#define PA_DEBUG15_0__primic_to_clprim_fifo_vertex_store_indx_0_MASK 0x007c0000L
#define PA_DEBUG15_0__primic_to_clprim_valid_MASK 0x00800000L
#define PA_DEBUG15_0__Reserved0_MASK 0xff000000L

// PA_DEBUG15_1
#define PA_DEBUG15_1__vertval_bits_vertex_vertex_store_msb_MASK 0x0000ffffL
#define PA_DEBUG15_1__primic_to_clprim_fifo_vertex_store_indx_1_MASK 0x00030000L
#define PA_DEBUG15_1__primic_to_clprim_fifo_vertex_store_indx_0_MASK 0x007c0000L
#define PA_DEBUG15_1__primic_to_clprim_valid_MASK 0x00800000L
#define PA_DEBUG15_1__Reserved0_MASK 0xff000000L

// PA_DEBUG16_0
#define PA_DEBUG16_0__sm0_clip_vert_cnt_MASK 0x0000001fL
#define PA_DEBUG16_0__sm0_vertex_clip_cnt_MASK 0x000003e0L
#define PA_DEBUG16_0__sm0_inv_to_clip_data_valid_1_MASK 0x00000400L
#define PA_DEBUG16_0__sm0_inv_to_clip_data_valid_0_MASK 0x00000800L
#define PA_DEBUG16_0__sm0_current_state_MASK 0x0007f000L
#define PA_DEBUG16_0__sm0_clip_to_clipga_clip_to_outsm_cnt_eq0_MASK 0x00080000L
#define PA_DEBUG16_0__sm0_clip_to_outsm_fifo_full_MASK 0x00100000L
#define PA_DEBUG16_0__sm0_highest_priority_seq_MASK 0x00200000L
#define PA_DEBUG16_0__sm0_outputcliptoga_0_MASK 0x00400000L
#define PA_DEBUG16_0__sm0_clprim_to_clip_prim_valid_MASK 0x00800000L
#define PA_DEBUG16_0__Reserved0_MASK 0xff000000L

// PA_DEBUG16_1
#define PA_DEBUG16_1__sm0_prim_end_state_MASK 0x0000007fL
#define PA_DEBUG16_1__sm0_ps_expand_MASK 0x00000080L
#define PA_DEBUG16_1__sm0_clip_vert_cnt_MASK 0x00001f00L
#define PA_DEBUG16_1__sm0_vertex_clip_cnt_MASK 0x0000e000L
#define PA_DEBUG16_1__sm0_current_state_MASK 0x00070000L
#define PA_DEBUG16_1__sm0_clip_to_clipga_clip_to_outsm_cnt_eq0_MASK 0x00080000L
#define PA_DEBUG16_1__sm0_clip_to_outsm_fifo_full_MASK 0x00100000L
#define PA_DEBUG16_1__sm0_highest_priority_seq_MASK 0x00200000L
#define PA_DEBUG16_1__sm0_outputcliptoga_0_MASK 0x00400000L
#define PA_DEBUG16_1__sm0_clprim_to_clip_prim_valid_MASK 0x00800000L
#define PA_DEBUG16_1__Reserved0_MASK 0xff000000L

// PA_DEBUG17_0
#define PA_DEBUG17_0__sm1_clip_vert_cnt_MASK 0x0000001fL
#define PA_DEBUG17_0__sm1_vertex_clip_cnt_MASK 0x000003e0L
#define PA_DEBUG17_0__sm1_inv_to_clip_data_valid_1_MASK 0x00000400L
#define PA_DEBUG17_0__sm1_inv_to_clip_data_valid_0_MASK 0x00000800L
#define PA_DEBUG17_0__sm1_current_state_MASK 0x0007f000L
#define PA_DEBUG17_0__sm1_clip_to_clipga_clip_to_outsm_cnt_eq0_MASK 0x00080000L
#define PA_DEBUG17_0__sm1_clip_to_outsm_fifo_full_MASK 0x00100000L
#define PA_DEBUG17_0__sm1_highest_priority_seq_MASK 0x00200000L
#define PA_DEBUG17_0__sm1_outputcliptoga_0_MASK 0x00400000L
#define PA_DEBUG17_0__sm1_clprim_to_clip_prim_valid_MASK 0x00800000L
#define PA_DEBUG17_0__Reserved0_MASK 0xff000000L

// PA_DEBUG17_1
#define PA_DEBUG17_1__sm1_prim_end_state_MASK 0x0000007fL
#define PA_DEBUG17_1__sm1_ps_expand_MASK 0x00000080L
#define PA_DEBUG17_1__sm1_clip_vert_cnt_MASK 0x00001f00L
#define PA_DEBUG17_1__sm1_vertex_clip_cnt_MASK 0x0000e000L
#define PA_DEBUG17_1__sm1_current_state_MASK 0x00070000L
#define PA_DEBUG17_1__sm1_clip_to_clipga_clip_to_outsm_cnt_eq0_MASK 0x00080000L
#define PA_DEBUG17_1__sm1_clip_to_outsm_fifo_full_MASK 0x00100000L
#define PA_DEBUG17_1__sm1_highest_priority_seq_MASK 0x00200000L
#define PA_DEBUG17_1__sm1_outputcliptoga_0_MASK 0x00400000L
#define PA_DEBUG17_1__sm1_clprim_to_clip_prim_valid_MASK 0x00800000L
#define PA_DEBUG17_1__Reserved0_MASK 0xff000000L

// PA_DEBUG18_0
#define PA_DEBUG18_0__sm2_clip_vert_cnt_MASK 0x0000001fL
#define PA_DEBUG18_0__sm2_vertex_clip_cnt_MASK 0x000003e0L
#define PA_DEBUG18_0__sm2_inv_to_clip_data_valid_1_MASK 0x00000400L
#define PA_DEBUG18_0__sm2_inv_to_clip_data_valid_0_MASK 0x00000800L
#define PA_DEBUG18_0__sm2_current_state_MASK 0x0007f000L
#define PA_DEBUG18_0__sm2_clip_to_clipga_clip_to_outsm_cnt_eq0_MASK 0x00080000L
#define PA_DEBUG18_0__sm2_clip_to_outsm_fifo_full_MASK 0x00100000L
#define PA_DEBUG18_0__sm2_highest_priority_seq_MASK 0x00200000L
#define PA_DEBUG18_0__sm2_outputcliptoga_0_MASK 0x00400000L
#define PA_DEBUG18_0__sm2_clprim_to_clip_prim_valid_MASK 0x00800000L
#define PA_DEBUG18_0__Reserved0_MASK 0xff000000L

// PA_DEBUG18_1
#define PA_DEBUG18_1__sm2_prim_end_state_MASK 0x0000007fL
#define PA_DEBUG18_1__sm2_ps_expand_MASK 0x00000080L
#define PA_DEBUG18_1__sm2_clip_vert_cnt_MASK 0x00001f00L
#define PA_DEBUG18_1__sm2_vertex_clip_cnt_MASK 0x0000e000L
#define PA_DEBUG18_1__sm2_current_state_MASK 0x00070000L
#define PA_DEBUG18_1__sm2_clip_to_clipga_clip_to_outsm_cnt_eq0_MASK 0x00080000L
#define PA_DEBUG18_1__sm2_clip_to_outsm_fifo_full_MASK 0x00100000L
#define PA_DEBUG18_1__sm2_highest_priority_seq_MASK 0x00200000L
#define PA_DEBUG18_1__sm2_outputcliptoga_0_MASK 0x00400000L
#define PA_DEBUG18_1__sm2_clprim_to_clip_prim_valid_MASK 0x00800000L
#define PA_DEBUG18_1__Reserved0_MASK 0xff000000L

// PA_DEBUG19_0
#define PA_DEBUG19_0__sm3_clip_vert_cnt_MASK 0x0000001fL
#define PA_DEBUG19_0__sm3_vertex_clip_cnt_MASK 0x000003e0L
#define PA_DEBUG19_0__sm3_inv_to_clip_data_valid_1_MASK 0x00000400L
#define PA_DEBUG19_0__sm3_inv_to_clip_data_valid_0_MASK 0x00000800L
#define PA_DEBUG19_0__sm3_current_state_MASK 0x0007f000L
#define PA_DEBUG19_0__sm3_clip_to_clipga_clip_to_outsm_cnt_eq0_MASK 0x00080000L
#define PA_DEBUG19_0__sm3_clip_to_outsm_fifo_full_MASK 0x00100000L
#define PA_DEBUG19_0__sm3_highest_priority_seq_MASK 0x00200000L
#define PA_DEBUG19_0__sm3_outputcliptoga_0_MASK 0x00400000L
#define PA_DEBUG19_0__sm3_clprim_to_clip_prim_valid_MASK 0x00800000L
#define PA_DEBUG19_0__Reserved0_MASK 0xff000000L

// PA_DEBUG19_1
#define PA_DEBUG19_1__sm3_prim_end_state_MASK 0x0000007fL
#define PA_DEBUG19_1__sm3_ps_expand_MASK 0x00000080L
#define PA_DEBUG19_1__sm3_clip_vert_cnt_MASK 0x00001f00L
#define PA_DEBUG19_1__sm3_vertex_clip_cnt_MASK 0x0000e000L
#define PA_DEBUG19_1__sm3_current_state_MASK 0x00070000L
#define PA_DEBUG19_1__sm3_clip_to_clipga_clip_to_outsm_cnt_eq0_MASK 0x00080000L
#define PA_DEBUG19_1__sm3_clip_to_outsm_fifo_full_MASK 0x00100000L
#define PA_DEBUG19_1__sm3_highest_priority_seq_MASK 0x00200000L
#define PA_DEBUG19_1__sm3_outputcliptoga_0_MASK 0x00400000L
#define PA_DEBUG19_1__sm3_clprim_to_clip_prim_valid_MASK 0x00800000L
#define PA_DEBUG19_1__Reserved0_MASK 0xff000000L

// PA_DEBUG20_0
#define PA_DEBUG20_0__point_address_MASK 0x00000001L
#define PA_DEBUG20_0__sx_pending_rd_state_var_indx_MASK 0x0000000eL
#define PA_DEBUG20_0__sx_pending_rd_req_mask_MASK 0x000000f0L
#define PA_DEBUG20_0__sx_pending_rd_pci_MASK 0x0003ff00L
#define PA_DEBUG20_0__sx_pending_rd_aux_sel_MASK 0x000c0000L
#define PA_DEBUG20_0__sx_pending_rd_sp_id_MASK 0x00300000L
#define PA_DEBUG20_0__sx_pending_rd_aux_inc_MASK 0x00400000L
#define PA_DEBUG20_0__sx_pending_rd_advance_MASK 0x00800000L
#define PA_DEBUG20_0__Reserved0_MASK 0xff000000L

// PA_DEBUG20_1
#define PA_DEBUG20_1__position_address_MASK 0x0000003fL
#define PA_DEBUG20_1__point_address_MASK 0x000001c0L
#define PA_DEBUG20_1__sx_pending_rd_state_var_indx_MASK 0x00000e00L
#define PA_DEBUG20_1__sx_pending_rd_req_mask_MASK 0x0000f000L
#define PA_DEBUG20_1__sx_pending_rd_pci_MASK 0x00030000L
#define PA_DEBUG20_1__sx_pending_rd_aux_sel_MASK 0x000c0000L
#define PA_DEBUG20_1__sx_pending_rd_sp_id_MASK 0x00300000L
#define PA_DEBUG20_1__sx_pending_rd_aux_inc_MASK 0x00400000L
#define PA_DEBUG20_1__sx_pending_rd_advance_MASK 0x00800000L
#define PA_DEBUG20_1__Reserved0_MASK 0xff000000L

// PA_DEBUG21_0
#define PA_DEBUG21_0__sx_receive_indx_MASK 0x00000003L
#define PA_DEBUG21_0__sx_pending_fifo_contents_MASK 0x0000007cL
#define PA_DEBUG21_0__statevar_bits_vs_out_misc_vec_ena_MASK 0x00000080L
#define PA_DEBUG21_0__statevar_bits_disable_sp_MASK 0x00000f00L
#define PA_DEBUG21_0__aux_sel_MASK 0x00003000L
#define PA_DEBUG21_0__sx_to_pa_empty_1_MASK 0x00004000L
#define PA_DEBUG21_0__sx_to_pa_empty_0_MASK 0x00008000L
#define PA_DEBUG21_0__pasx_req_cnt_1_MASK 0x000f0000L
#define PA_DEBUG21_0__pasx_req_cnt_0_MASK 0x00f00000L
#define PA_DEBUG21_0__Reserved0_MASK 0xff000000L

// PA_DEBUG21_1
#define PA_DEBUG21_1__available_positions_MASK 0x0000007fL
#define PA_DEBUG21_1__sx_receive_indx_MASK 0x00000380L
#define PA_DEBUG21_1__sx_pending_fifo_contents_MASK 0x00007c00L
#define PA_DEBUG21_1__statevar_bits_vs_out_misc_vec_ena_MASK 0x00008000L
#define PA_DEBUG21_1__pasx_req_cnt_1_MASK 0x000f0000L
#define PA_DEBUG21_1__pasx_req_cnt_0_MASK 0x00f00000L
#define PA_DEBUG21_1__Reserved0_MASK 0xff000000L

// PA_DEBUG22_0
#define PA_DEBUG22_0__su_aux_MASK 0x00000001L
#define PA_DEBUG22_0__sx_request_indx_MASK 0x0000007eL
#define PA_DEBUG22_0__req_active_verts_loaded_MASK 0x00000080L
#define PA_DEBUG22_0__req_active_verts_MASK 0x00007f00L
#define PA_DEBUG22_0__vgt_to_ccgen_state_var_indx_MASK 0x00038000L
#define PA_DEBUG22_0__vgt_to_ccgen_active_verts_MASK 0x00fc0000L
#define PA_DEBUG22_0__Reserved0_MASK 0xff000000L

// PA_DEBUG22_1
#define PA_DEBUG22_1__param_cache_base_MASK 0x0000007fL
#define PA_DEBUG22_1__su_aux_MASK 0x00000180L
#define PA_DEBUG22_1__sx_request_indx_MASK 0x00007e00L
#define PA_DEBUG22_1__req_active_verts_loaded_MASK 0x00008000L
#define PA_DEBUG22_1__vgt_to_ccgen_state_var_indx_MASK 0x00030000L
#define PA_DEBUG22_1__vgt_to_ccgen_active_verts_MASK 0x00fc0000L
#define PA_DEBUG22_1__Reserved0_MASK 0xff000000L

// PA_DEBUG23_0
#define PA_DEBUG23_0__su_baryc_cntl_state_MASK 0x00000003L
#define PA_DEBUG23_0__su_cntl_state_MASK 0x0000003cL
#define PA_DEBUG23_0__ALWAYS_ZERO_MASK 0x000000c0L
#define PA_DEBUG23_0__pmode_state_MASK 0x00003f00L
#define PA_DEBUG23_0__ge_stallb_MASK 0x00004000L
#define PA_DEBUG23_0__geom_enable_MASK 0x00008000L
#define PA_DEBUG23_0__su_clip_baryc_free_MASK 0x00030000L
#define PA_DEBUG23_0__su_clip_rtr_MASK 0x00040000L
#define PA_DEBUG23_0__pfifo_busy_MASK 0x00080000L
#define PA_DEBUG23_0__su_cntl_busy_MASK 0x00100000L
#define PA_DEBUG23_0__geom_busy_MASK 0x00200000L
#define PA_DEBUG23_0__event_id_gated_1to0_MASK 0x00c00000L
#define PA_DEBUG23_0__Reserved0_MASK 0xff000000L

// PA_DEBUG24_0
#define PA_DEBUG24_0__event_id_gated_5to2_MASK 0x0000000fL
#define PA_DEBUG24_0__event_gated_MASK 0x00000010L
#define PA_DEBUG24_0__pmode_prim_gated_MASK 0x00000020L
#define PA_DEBUG24_0__su_dyn_sclk_vld_MASK 0x00000040L
#define PA_DEBUG24_0__cl_dyn_sclk_vld_MASK 0x00000080L
#define PA_DEBUG24_0__y_sort0_gated_23_8_MASK 0x00ffff00L
#define PA_DEBUG24_0__Reserved0_MASK 0xff000000L

// PA_DEBUG25_0
#define PA_DEBUG25_0__x_sort0_gated_23_8_MASK 0x0000ffffL
#define PA_DEBUG25_0__y_sort1_gated_15_8_MASK 0x00ff0000L
#define PA_DEBUG25_0__Reserved0_MASK 0xff000000L

// PA_DEBUG26_0
#define PA_DEBUG26_0__y_sort1_gated_23_16_MASK 0x000000ffL
#define PA_DEBUG26_0__x_sort1_gated_23_8_MASK 0x00ffff00L
#define PA_DEBUG26_0__Reserved0_MASK 0xff000000L

// PA_DEBUG27_0
#define PA_DEBUG27_0__y_sort2_gated_23_8_MASK 0x0000ffffL
#define PA_DEBUG27_0__x_sort2_gated_15_8_MASK 0x00ff0000L
#define PA_DEBUG27_0__Reserved0_MASK 0xff000000L

// PA_DEBUG28_0
#define PA_DEBUG28_0__x_sort2_gated_23to16_MASK 0x000000ffL
#define PA_DEBUG28_0__attr_indx_sort0_gated_MASK 0x003fff00L
#define PA_DEBUG28_0__null_prim_gated_MASK 0x00400000L
#define PA_DEBUG28_0__backfacing_gated_MASK 0x00800000L
#define PA_DEBUG28_0__Reserved0_MASK 0xff000000L

// PA_DEBUG29_0
#define PA_DEBUG29_0__st_indx_gated_MASK 0x00000007L
#define PA_DEBUG29_0__clipped_gated_MASK 0x00000008L
#define PA_DEBUG29_0__dealloc_slot_gated_MASK 0x00000070L
#define PA_DEBUG29_0__xmajor_gated_MASK 0x00000080L
#define PA_DEBUG29_0__diamond_rule_gated_MASK 0x00000300L
#define PA_DEBUG29_0__type_gated_MASK 0x00001c00L
#define PA_DEBUG29_0__fpov_gated_MASK 0x00006000L
#define PA_DEBUG29_0__eop_gated_MASK 0x00008000L
#define PA_DEBUG29_0__attr_indx_sort2_gated_7to0_MASK 0x00ff0000L
#define PA_DEBUG29_0__Reserved0_MASK 0xff000000L

// PA_DEBUG30_0
#define PA_DEBUG30_0__attr_indx_sort2_gated_13to8_MASK 0x0000003fL
#define PA_DEBUG30_0__attr_indx_sort1_gated_MASK 0x000fffc0L
#define PA_DEBUG30_0__provoking_vtx_gated_MASK 0x00300000L
#define PA_DEBUG30_0__valid_prim_gated_MASK 0x00400000L
#define PA_DEBUG30_0__pa_reg_sclk_vld_MASK 0x00800000L
#define PA_DEBUG30_0__Reserved0_MASK 0xff000000L

// PA_DEBUG31_0
#define PA_DEBUG31_0__VGT_PA_clipv_send_q_MASK 0x00000001L
#define PA_DEBUG31_0__VGT_PA_clips_send_q_MASK 0x00000002L
#define PA_DEBUG31_0__VGT_PA_clipp_send_q_MASK 0x00000004L
#define PA_DEBUG31_0__PA0_SC0_send_q_MASK 0x00000008L
#define PA_DEBUG31_0__PA0_SC1_send_q_MASK 0x00000010L
#define PA_DEBUG31_0__PA_PA_pascDataOut_send0_q_MASK 0x00000020L
#define PA_DEBUG31_0__PA_PA_pascDataOut_send1_q_MASK 0x00000040L
#define PA_DEBUG31_0__vte_busy_MASK 0x00000080L
#define PA_DEBUG31_0__clipper_busy_MASK 0x00000100L
#define PA_DEBUG31_0__su_busy_MASK 0x00000200L
#define PA_DEBUG31_0__su_busy_debug_hold_busy_MASK 0x00000400L
#define PA_DEBUG31_0__su_busy_debug_valid_prim_gated_MASK 0x00000800L
#define PA_DEBUG31_0__su_busy_debug_su_cntl_busy_MASK 0x00001000L
#define PA_DEBUG31_0__su_busy_debug_geom_busy_MASK 0x00002000L
#define PA_DEBUG31_0__su_busy_debug_pfifo_busy_MASK 0x00004000L
#define PA_DEBUG31_0__vte_busy_debug_veu_busy_MASK 0x00008000L
#define PA_DEBUG31_0__vte_busy_debug_ib_busy_MASK 0x00010000L
#define PA_DEBUG31_0__clipper_busy_debug_outsm_clr_fifo_not_empty_MASK 0x00020000L
#define PA_DEBUG31_0__clipper_busy_debug_clipsm3_clprim_to_clip_prim_valid_MASK 0x00040000L
#define PA_DEBUG31_0__clipper_busy_debug_clipsm2_clprim_to_clip_prim_valid_MASK 0x00080000L
#define PA_DEBUG31_0__clipper_busy_debug_clipsm1_clprim_to_clip_prim_valid_MASK 0x00100000L
#define PA_DEBUG31_0__clipper_busy_debug_clipsm0_clprim_to_clip_prim_valid_MASK 0x00200000L
#define PA_DEBUG31_0__clipper_busy_debug_primic_to_clprim_valid_MASK 0x00400000L
#define PA_DEBUG31_0__clipper_busy_debug_clipsm_clip_to_outsm_fifo_write_MASK 0x00800000L
#define PA_DEBUG31_0__Reserved0_MASK 0xff000000L

// PA_DEBUG32_0
#define PA_DEBUG32_0__clipper_busy_debug_clipsm3_current_state_not_empty_MASK 0x00000001L
#define PA_DEBUG32_0__clipper_busy_debug_clipsm2_current_state_not_empty_MASK 0x00000002L
#define PA_DEBUG32_0__clipper_busy_debug_clipsm1_current_state_not_empty_MASK 0x00000004L
#define PA_DEBUG32_0__clipper_busy_debug_clipsm0_current_state_not_empty_MASK 0x00000008L
#define PA_DEBUG32_0__clipper_busy_debug_clip_to_ga_bc_busy_MASK 0x00000010L
#define PA_DEBUG32_0__clipper_busy_debug_clip_to_ga_fifo_write_MASK 0x00000020L
#define PA_DEBUG32_0__clipper_busy_debug_prim_back_valid_MASK 0x00000040L
#define PA_DEBUG32_0__clipper_busy_debug_next_prim_back_valid_MASK 0x00000080L
#define PA_DEBUG32_0__clipper_busy_debug_primic_to_clprim_fifo_not_empty_MASK 0x00000100L
#define PA_DEBUG32_0__clipper_busy_debug_primic_to_clprim_fifo_write_MASK 0x00000200L
#define PA_DEBUG32_0__clipper_busy_debug_sx_pending_fifo_not_empty_MASK 0x00000400L
#define PA_DEBUG32_0__clipper_busy_debug_clip_to_outsm_fifo_busy_MASK 0x00000800L
#define PA_DEBUG32_0__clipper_busy_debug_clip_to_outsm_fifo_write_MASK 0x00001000L
#define PA_DEBUG32_0__clipper_busy_debug_clipcode_fifo_fifo_busy_MASK 0x00002000L
#define PA_DEBUG32_0__clipper_busy_debug_clipcode_fifo_fifo_write_MASK 0x00004000L
#define PA_DEBUG32_0__clipper_busy_debug_vte_out_clip_fifo_fifo_busy_MASK 0x00008000L
#define PA_DEBUG32_0__clipper_busy_debug_vte_out_clip_fifo_fifo_write_MASK 0x00010000L
#define PA_DEBUG32_0__clipper_busy_debug_vte_out_orig_fifo_fifo_busy_MASK 0x00020000L
#define PA_DEBUG32_0__clipper_busy_debug_vte_out_orig_fifo_fifo_write_MASK 0x00040000L
#define PA_DEBUG32_0__clipper_busy_debug_ccgen_to_clipcc_fifo_busy_MASK 0x00080000L
#define PA_DEBUG32_0__clipper_busy_debug_ccgen_to_clipcc_fifo_write_MASK 0x00100000L
#define PA_DEBUG32_0__clipper_busy_debug_vgt_to_clipp_fifo_busy_MASK 0x00200000L
#define PA_DEBUG32_0__clipper_busy_debug_vgt_to_clipp_fifo_write_MASK 0x00400000L
#define PA_DEBUG32_0__clipper_busy_debug_vgt_to_clips_fifo_busy_MASK 0x00800000L
#define PA_DEBUG32_0__Reserved0_MASK 0xff000000L

// PA_DEBUG33_0
#define PA_DEBUG33_0__clipper_busy_debug_vgt_to_clips_fifo_write_MASK 0x00000001L
#define PA_DEBUG33_0__PA_SE3SC_freeze_MASK 0x00000010L
#define PA_DEBUG33_0__Reserved0_MASK 0xffffffe0L

// PA_DEBUG34_0
#define PA_DEBUG34_0__ngg_sideband_utc_driver_tag_MASK 0x000000ffL
#define PA_DEBUG34_0__ngg_sideband_utc_driver_client_send_reg_rtr_out_MASK 0x00000100L
#define PA_DEBUG34_0__ngg_sideband_utc_driver_client_send_reg_rts_out_MASK 0x00000200L
#define PA_DEBUG34_0__ngg_sideband_utc_driver_client_send_reg_rts_in_MASK 0x00000400L
#define PA_DEBUG34_0__ngg_sideband_utc_driver_client_send_reg_rtr_in_MASK 0x00000800L
#define PA_DEBUG34_0__ngg_sideband_utc_driver_client_send_reg_busy_MASK 0x00001000L
#define PA_DEBUG34_0__ngg_sideband_utc_driver_outcl1_send_valid_MASK 0x00002000L
#define PA_DEBUG34_0__ngg_sideband_utc_driver_iutcl1_send_ready_MASK 0x00004000L
#define PA_DEBUG34_0__ngg_sideband_utc_driver_iclient_send_valid_MASK 0x00008000L
#define PA_DEBUG34_0__ngg_sideband_utc_driver_oclient_send_ready_MASK 0x00010000L
#define PA_DEBUG34_0__ngg_sideband_utc_driver_outcl1_send_vmid_MASK 0x001e0000L
#define PA_DEBUG34_0__ngg_sideband_utc_driver_outcl1_send_type_MASK 0x00600000L
#define PA_DEBUG34_0__Reserved0_MASK 0xff800000L

// PA_DEBUG34_1
#define PA_DEBUG34_1__ngg_utcl1_debug00_MASK 0xffffffffL

// PA_DEBUG35_0
#define PA_DEBUG35_0__ngg_index_utc_driver_tag_MASK 0x000000ffL
#define PA_DEBUG35_0__ngg_index_utc_driver_client_send_fifo_read_MASK 0x00000100L
#define PA_DEBUG35_0__ngg_index_utc_driver_client_send_fifo_empty_MASK 0x00000200L
#define PA_DEBUG35_0__ngg_index_utc_driver_client_send_fifo_write_MASK 0x00000400L
#define PA_DEBUG35_0__ngg_index_utc_driver_client_send_fifo_full_MASK 0x00000800L
#define PA_DEBUG35_0__ngg_index_utc_driver_client_send_fifo_busy_MASK 0x00001000L
#define PA_DEBUG35_0__ngg_index_utc_driver_outcl1_send_valid_MASK 0x00002000L
#define PA_DEBUG35_0__ngg_index_utc_driver_iutcl1_send_ready_MASK 0x00004000L
#define PA_DEBUG35_0__ngg_index_utc_driver_iclient_send_valid_MASK 0x00008000L
#define PA_DEBUG35_0__ngg_index_utc_driver_oclient_send_ready_MASK 0x00010000L
#define PA_DEBUG35_0__ngg_index_utc_driver_outcl1_send_vmid_MASK 0x001e0000L
#define PA_DEBUG35_0__ngg_index_utc_driver_outcl1_send_type_MASK 0x00600000L
#define PA_DEBUG35_0__Reserved0_MASK 0xff800000L

// PA_DEBUG35_1
#define PA_DEBUG35_1__ngg_utcl1_debug01_MASK 0xffffffffL

// PA_DEBUG36_0
#define PA_DEBUG36_0__ngg_position_utc_driver_tag_MASK 0x000000ffL
#define PA_DEBUG36_0__ngg_position_utc_driver_client_send_fifo_read_MASK 0x00000100L
#define PA_DEBUG36_0__ngg_position_utc_driver_client_send_fifo_empty_MASK 0x00000200L
#define PA_DEBUG36_0__ngg_position_utc_driver_client_send_fifo_write_MASK 0x00000400L
#define PA_DEBUG36_0__ngg_position_utc_driver_client_send_fifo_full_MASK 0x00000800L
#define PA_DEBUG36_0__ngg_position_utc_driver_client_send_fifo_busy_MASK 0x00001000L
#define PA_DEBUG36_0__ngg_position_utc_driver_outcl1_send_valid_MASK 0x00002000L
#define PA_DEBUG36_0__ngg_position_utc_driver_iutcl1_send_ready_MASK 0x00004000L
#define PA_DEBUG36_0__ngg_position_utc_driver_iclient_send_valid_MASK 0x00008000L
#define PA_DEBUG36_0__ngg_position_utc_driver_oclient_send_ready_MASK 0x00010000L
#define PA_DEBUG36_0__ngg_position_utc_driver_outcl1_send_vmid_MASK 0x001e0000L
#define PA_DEBUG36_0__ngg_position_utc_driver_outcl1_send_type_MASK 0x00600000L
#define PA_DEBUG36_0__Reserved0_MASK 0xff800000L

// PA_DEBUG36_1
#define PA_DEBUG36_1__ngg_utcl1_debug02_MASK 0xffffffffL

// PA_DEBUG37_0
#define PA_DEBUG37_0__ngg_debug_sideband_utc_receiver_busy_MASK 0x00000001L
#define PA_DEBUG37_0__ngg_debug_sideband_utc_receiver_output_reg_rtr_out_MASK 0x00000002L
#define PA_DEBUG37_0__ngg_debug_sideband_utc_receiver_output_reg_rts_out_MASK 0x00000004L
#define PA_DEBUG37_0__ngg_debug_sideband_utc_receiver_output_reg_rtr_in_MASK 0x00000008L
#define PA_DEBUG37_0__ngg_debug_sideband_utc_receiver_output_reg_rts_in_MASK 0x00000010L
#define PA_DEBUG37_0__ngg_debug_sideband_utc_receiver_output_reg_dataout_drop_MASK 0x00000020L
#define PA_DEBUG37_0__ngg_debug_sideband_utc_receiver_output_reg_dataout_perf_cntr_en_MASK         \
  0x00000040L
#define PA_DEBUG37_0__ngg_debug_sideband_utc_receiver_output_reg_dataout_space_MASK 0x00000080L
#define PA_DEBUG37_0__ngg_debug_sideband_utc_receiver_output_reg_dataout_rd_tmz_encr_MASK          \
  0x00000100L
#define PA_DEBUG37_0__ngg_debug_sideband_utc_receiver_output_reg_dataout_io_MASK 0x00000200L
#define PA_DEBUG37_0__ngg_debug_sideband_utc_receiver_output_reg_dataout_snoop_MASK 0x00000400L
#define PA_DEBUG37_0__ngg_debug_sideband_utc_receiver_output_reg_dataout_mtype_MASK 0x00003800L
#define PA_DEBUG37_0__ngg_debug_sideband_utc_receiver_output_reg_dataout_vmid_MASK 0x0003c000L
#define PA_DEBUG37_0__ngg_debug_sideband_utc_receiver_output_reg_dataout_tag_MASK 0x03fc0000L
#define PA_DEBUG37_0__Reserved0_MASK 0xfc000000L

// PA_DEBUG37_1
#define PA_DEBUG37_1__ngg_utcl1_debug03_MASK 0xffffffffL

// PA_DEBUG38_0
#define PA_DEBUG38_0__ngg_debug_index_utc_receiver_busy_MASK 0x00000001L
#define PA_DEBUG38_0__ngg_debug_index_utc_receiver_output_reg_rtr_out_MASK 0x00000002L
#define PA_DEBUG38_0__ngg_debug_index_utc_receiver_output_reg_rts_out_MASK 0x00000004L
#define PA_DEBUG38_0__ngg_debug_index_utc_receiver_output_reg_rtr_in_MASK 0x00000008L
#define PA_DEBUG38_0__ngg_debug_index_utc_receiver_output_reg_rts_in_MASK 0x00000010L
#define PA_DEBUG38_0__ngg_debug_index_utc_receiver_output_reg_dataout_drop_MASK 0x00000020L
#define PA_DEBUG38_0__ngg_debug_index_utc_receiver_output_reg_dataout_perf_cntr_en_MASK 0x00000040L
#define PA_DEBUG38_0__ngg_debug_index_utc_receiver_output_reg_dataout_space_MASK 0x00000080L
#define PA_DEBUG38_0__ngg_debug_index_utc_receiver_output_reg_dataout_rd_tmz_encr_MASK 0x00000100L
#define PA_DEBUG38_0__ngg_debug_index_utc_receiver_output_reg_dataout_io_MASK 0x00000200L
#define PA_DEBUG38_0__ngg_debug_index_utc_receiver_output_reg_dataout_snoop_MASK 0x00000400L
#define PA_DEBUG38_0__ngg_debug_index_utc_receiver_output_reg_dataout_mtype_MASK 0x00003800L
#define PA_DEBUG38_0__ngg_debug_index_utc_receiver_output_reg_dataout_vmid_MASK 0x0003c000L
#define PA_DEBUG38_0__ngg_debug_index_utc_receiver_output_reg_dataout_tag_MASK 0x03fc0000L
#define PA_DEBUG38_0__Reserved0_MASK 0xfc000000L

// PA_DEBUG38_1
#define PA_DEBUG38_1__ngg_utcl1_debug04_MASK 0xffffffffL

// PA_DEBUG39_0
#define PA_DEBUG39_0__ngg_debug_position_utc_receiver_busy_MASK 0x00000001L
#define PA_DEBUG39_0__ngg_debug_position_utc_receiver_output_reg_rtr_out_MASK 0x00000002L
#define PA_DEBUG39_0__ngg_debug_position_utc_receiver_output_reg_rts_out_MASK 0x00000004L
#define PA_DEBUG39_0__ngg_debug_position_utc_receiver_output_reg_rtr_in_MASK 0x00000008L
#define PA_DEBUG39_0__ngg_debug_position_utc_receiver_output_reg_rts_in_MASK 0x00000010L
#define PA_DEBUG39_0__ngg_debug_position_utc_receiver_output_reg_dataout_drop_MASK 0x00000020L
#define PA_DEBUG39_0__ngg_debug_position_utc_receiver_output_reg_dataout_perf_cntr_en_MASK         \
  0x00000040L
#define PA_DEBUG39_0__ngg_debug_position_utc_receiver_output_reg_dataout_space_MASK 0x00000080L
#define PA_DEBUG39_0__ngg_debug_position_utc_receiver_output_reg_dataout_rd_tmz_encr_MASK          \
  0x00000100L
#define PA_DEBUG39_0__ngg_debug_position_utc_receiver_output_reg_dataout_io_MASK 0x00000200L
#define PA_DEBUG39_0__ngg_debug_position_utc_receiver_output_reg_dataout_snoop_MASK 0x00000400L
#define PA_DEBUG39_0__ngg_debug_position_utc_receiver_output_reg_dataout_mtype_MASK 0x00003800L
#define PA_DEBUG39_0__ngg_debug_position_utc_receiver_output_reg_dataout_vmid_MASK 0x0003c000L
#define PA_DEBUG39_0__ngg_debug_position_utc_receiver_output_reg_dataout_tag_MASK 0x03fc0000L
#define PA_DEBUG39_0__Reserved0_MASK 0xfc000000L

// PA_DEBUG39_1
#define PA_DEBUG39_1__ngg_utcl1_debug05_MASK 0xffffffffL

// PA_DEBUG40_0
#define PA_DEBUG40_0__ngg_debug_tc_request_arbiter_current_client_count_MASK 0x00000003L
#define PA_DEBUG40_0__ngg_debug_tc_request_arbiter_istream0_client_tag_MASK 0x3fc00000L
#define PA_DEBUG40_0__ngg_debug_tc_request_arbiter_ostream0_client_rtr_MASK 0x40000000L
#define PA_DEBUG40_0__ngg_debug_tc_request_arbiter_istream0_client_rts_MASK 0x80000000L

// PA_DEBUG40_1
#define PA_DEBUG40_1__ngg_utcl1_debug06_MASK 0xffffffffL

// PA_DEBUG41_0
#define PA_DEBUG41_0__ngg_debug_tc_if_credit_count_overflow_MASK 0x00000001L
#define PA_DEBUG41_0__ngg_debug_tc_if_credit_count_underflow_MASK 0x00000002L
#define PA_DEBUG41_0__ngg_debug_tc_if_credits_MASK 0x0000007cL
#define PA_DEBUG41_0__ngg_debug_tc_if_obusy_MASK 0x00000080L
#define PA_DEBUG41_0__ngg_debug_tc_if_ooutstanding_tc_requests_exist_MASK 0x00000100L
#define PA_DEBUG41_0__ngg_debug_tc_if_irdret_vld_MASK 0x00000200L
#define PA_DEBUG41_0__ngg_debug_tc_if_irdreq_free_MASK 0x00000400L
#define PA_DEBUG41_0__ngg_debug_tc_if_ordreq_send_MASK 0x00000800L
#define PA_DEBUG41_0__ngg_debug_tc_if_ordreq_clken_MASK 0x00001000L
#define PA_DEBUG41_0__ngg_debug_tc_if_ortr_in_MASK 0x00002000L
#define PA_DEBUG41_0__ngg_debug_tc_if_irts_in_MASK 0x00004000L
#define PA_DEBUG41_0__ngg_debug_tc_if_reg_valid1_MASK 0x00008000L
#define PA_DEBUG41_0__ngg_debug_tc_if_reg_valid0_MASK 0x00010000L
#define PA_DEBUG41_0__ngg_debug_tc_if_data_rd_ptr_MASK 0x00020000L
#define PA_DEBUG41_0__ngg_debug_tc_if_data_wr_ptr_MASK 0x00040000L
#define PA_DEBUG41_0__ngg_debug_tc_if_outstanding_tc_requests_MASK 0x1ff80000L
#define PA_DEBUG41_0__Reserved0_MASK 0xe0000000L

// PA_DEBUG41_1
#define PA_DEBUG41_1__ngg_utcl1_debug07_MASK 0xffffffffL

// PA_DEBUG42_0
#define PA_DEBUG42_0__ngg_debug_sideband_sideband_tokens_not_max_value_MASK 0x00000001L
#define PA_DEBUG42_0__ngg_debug_sideband_pending_subgroup_count_not_zero_MASK 0x00000002L
#define PA_DEBUG42_0__ngg_debug_sideband_wait_counter_busy_MASK 0x00000004L
#define PA_DEBUG42_0__ngg_debug_sideband_current_state_MASK 0x00000038L
#define PA_DEBUG42_0__ngg_debug_sideband_sideband_tokens_underflow_MASK 0x00000040L
#define PA_DEBUG42_0__ngg_debug_sideband_sideband_tokens_overflow_MASK 0x00000080L
#define PA_DEBUG42_0__ngg_debug_sideband_current_dword_pointer_MASK 0x00000f00L
#define PA_DEBUG42_0__ngg_debug_sideband_pending_subgroup_count_range_MASK 0x0001f000L
#define PA_DEBUG42_0__ngg_debug_sideband_valid_dword_count_MASK 0x003e0000L
#define PA_DEBUG42_0__ngg_debug_sideband_itc_return_empty_MASK 0x00400000L
#define PA_DEBUG42_0__ngg_debug_sideband_current_sideband_is_object_id_MASK 0x00800000L
#define PA_DEBUG42_0__ngg_debug_sideband_current_sideband_event_bit_set_MASK 0x01000000L
#define PA_DEBUG42_0__ngg_debug_sideband_have_available_sideband_tokens_MASK 0x02000000L
#define PA_DEBUG42_0__Reserved0_MASK 0xfc000000L

// PA_DEBUG42_1
#define PA_DEBUG42_1__ngg_utcl1_debug08_MASK 0xffffffffL

// PA_DEBUG43_0
#define PA_DEBUG43_0__ngg_debug_sideband_wdif_ovmid_MASK 0x0000000fL
#define PA_DEBUG43_0__ngg_debug_sideband_wdif_vmid_fifo_busy_MASK 0x00000010L
#define PA_DEBUG43_0__ngg_debug_sideband_wdif_vmid_fifo_empty_MASK 0x00000020L
#define PA_DEBUG43_0__ngg_debug_sideband_wdif_vmid_fifo_full_MASK 0x00000040L
#define PA_DEBUG43_0__ngg_debug_sideband_wdif_sideband_pop_bit_fifo_empty_MASK 0x00000080L
#define PA_DEBUG43_0__ngg_debug_sideband_wdif_sideband_pop_bit_fifo_busy_MASK 0x00000100L
#define PA_DEBUG43_0__ngg_debug_sideband_wdif_sideband_pop_bit_fifo_full_MASK 0x00000200L
#define PA_DEBUG43_0__ngg_debug_sideband_wdif_current_state_MASK 0x00000400L
#define PA_DEBUG43_0__ngg_debug_sideband_wdif_osideband_active_MASK 0x00000800L
#define PA_DEBUG43_0__Reserved0_MASK 0xfffff000L

// PA_DEBUG43_1
#define PA_DEBUG43_1__ngg_utcl1_debug09_MASK 0xffffffffL

// PA_DEBUG44_0
#define PA_DEBUG44_0__ngg_debug_sideband_memory_contents1_underflow_MASK 0x00000001L
#define PA_DEBUG44_0__ngg_debug_sideband_memory_contents1_overflow_MASK 0x00000002L
#define PA_DEBUG44_0__ngg_debug_sideband_memory_contents0_underflow_MASK 0x00000004L
#define PA_DEBUG44_0__ngg_debug_sideband_memory_contents0_overflow_MASK 0x00000008L
#define PA_DEBUG44_0__ngg_debug_sideband_memory_contents0_MASK 0x00000ff0L
#define PA_DEBUG44_0__ngg_debug_sideband_memory_contents1_MASK 0x000ff000L
#define PA_DEBUG44_0__Reserved0_MASK 0xfff00000L

// PA_DEBUG44_1
#define PA_DEBUG44_1__ngg_utcl1_debug10_MASK 0xffffffffL

// PA_DEBUG45_0
#define PA_DEBUG45_0__ngg_debug_index_index_tokens_underflow_MASK 0x00000001L
#define PA_DEBUG45_0__ngg_debug_index_index_tokens_overflow_MASK 0x00000002L
#define PA_DEBUG45_0__ngg_debug_index_index_tokens_MASK 0x000000fcL
#define PA_DEBUG45_0__ngg_debug_index_prim_indices_fifo_busy_MASK 0x00000100L
#define PA_DEBUG45_0__ngg_debug_index_index_receive_fifo_busy_MASK 0x00000200L
#define PA_DEBUG45_0__ngg_debug_index_current_receive_state_MASK 0x00000400L
#define PA_DEBUG45_0__ngg_debug_index_current_fetch_state_MASK 0x00000800L
#define PA_DEBUG45_0__ngg_debug_index_sideband_data_context_id_bits_MASK 0x00007000L
#define PA_DEBUG45_0__ngg_debug_index_sideband_data_eop_bit_MASK 0x00008000L
#define PA_DEBUG45_0__ngg_debug_index_sideband_data_event_bit_MASK 0x00010000L
#define PA_DEBUG45_0__ngg_debug_index_final_receive_dword_of_subgroup_MASK 0x00020000L
#define PA_DEBUG45_0__ngg_debug_index_final_receive_cacheline_this_subgroup_MASK 0x00040000L
#define PA_DEBUG45_0__ngg_debug_index_current_receive_first_dword_pointer_MASK 0x00780000L
#define PA_DEBUG45_0__ngg_debug_index_current_receive_finalt_dword_pointer_MASK 0x07800000L
#define PA_DEBUG45_0__ngg_debug_index_index_receive_fifo_empty_MASK 0x08000000L
#define PA_DEBUG45_0__ngg_debug_index_index_receive_fifo_full_MASK 0x10000000L
#define PA_DEBUG45_0__ngg_debug_index_have_available_index_tokens_MASK 0x20000000L
#define PA_DEBUG45_0__Reserved0_MASK 0xc0000000L

// PA_DEBUG45_1
#define PA_DEBUG45_1__ngg_utcl1_debug11_MASK 0xffffffffL

// PA_DEBUG46_0
#define PA_DEBUG46_0__ngg_debug_position_request_position_tokens_underflow_MASK 0x00000001L
#define PA_DEBUG46_0__ngg_debug_position_request_position_tokens_overflow_MASK 0x00000002L
#define PA_DEBUG46_0__ngg_debug_position_request_have_available_position_tokens_MASK 0x00000004L
#define PA_DEBUG46_0__ngg_debug_position_request_reuse_busy_MASK 0x00000008L
#define PA_DEBUG46_0__ngg_debug_position_request_prev_select_end_cacheline_address_MASK 0x00000010L
#define PA_DEBUG46_0__ngg_debug_position_request_prev_pos_cacheline_valid_MASK 0x00000020L
#define PA_DEBUG46_0__ngg_debug_position_request_active_pos_req_fosg_MASK 0x00000040L
#define PA_DEBUG46_0__ngg_debug_position_request_reuse_miss_count_MASK 0x00000180L
#define PA_DEBUG46_0__ngg_debug_position_request_reuse_final_prim_MASK 0x00000200L
#define PA_DEBUG46_0__ngg_debug_position_request_reuse_first_prim_MASK 0x00000400L
#define PA_DEBUG46_0__ngg_debug_position_request_reuse_null_prim_MASK 0x00000800L
#define PA_DEBUG46_0__ngg_debug_position_request_reuse_prim_valid_MASK 0x00001000L
#define PA_DEBUG46_0__ngg_debug_position_request_packer_object_id_valid_MASK 0x00002000L
#define PA_DEBUG46_0__ngg_debug_position_request_packer_sideband_valid_MASK 0x00004000L
#define PA_DEBUG46_0__ngg_debug_position_request_current_state_MASK 0x00018000L
#define PA_DEBUG46_0__ngg_debug_position_request_ipa_to_wd_dealloc_index_full_MASK 0x00020000L
#define PA_DEBUG46_0__ngg_debug_position_request_iposreq_to_posrtn_s_fifo_full_MASK 0x00040000L
#define PA_DEBUG46_0__ngg_debug_position_request_iposreq_to_posrtn_v_fifo_full_MASK 0x00080000L
#define PA_DEBUG46_0__ngg_debug_position_request_ifetch_to_primic_s_fifo_full_MASK 0x00100000L
#define PA_DEBUG46_0__ngg_debug_position_request_ifetch_to_primic_p_fifo_full_MASK 0x00200000L
#define PA_DEBUG46_0__ngg_debug_position_request_another_pos_fetch_MASK 0x00400000L
#define PA_DEBUG46_0__ngg_debug_position_request_end_prev_diff_MASK 0x00800000L
#define PA_DEBUG46_0__ngg_debug_position_request_start_prev_diff_MASK 0x01000000L
#define PA_DEBUG46_0__ngg_debug_position_request_end_start_diff_MASK 0x02000000L
#define PA_DEBUG46_0__Reserved0_MASK 0xfc000000L

// PA_DEBUG46_1
#define PA_DEBUG46_1__ngg_utcl1_debug12_MASK 0xffffffffL

// PA_DEBUG47_0
#define PA_DEBUG47_0__ngg_debug_position_reuse_sideband_fifo_full_MASK 0x00000001L
#define PA_DEBUG47_0__ngg_debug_position_reuse_sideband_fifo_empty_MASK 0x00000002L
#define PA_DEBUG47_0__ngg_debug_position_reuse_sideband_fifo_busy_MASK 0x00000004L
#define PA_DEBUG47_0__ngg_debug_position_reuse_prim_fifo_full_MASK 0x00000008L
#define PA_DEBUG47_0__ngg_debug_position_reuse_output_prim_empty_MASK 0x00000010L
#define PA_DEBUG47_0__ngg_debug_position_reuse_prim_fifo_busy_MASK 0x00000020L
#define PA_DEBUG47_0__ngg_debug_position_reuse_current_state_MASK 0x00000040L
#define PA_DEBUG47_0__ngg_debug_position_reuse_iinput_sideband_valid_MASK 0x00000080L
#define PA_DEBUG47_0__ngg_debug_position_reuse_input_sideband_dword_stream_id_MASK 0x00000300L
#define PA_DEBUG47_0__ngg_debug_position_reuse_input_sideband_dword_eop_bit_MASK 0x00000400L
#define PA_DEBUG47_0__ngg_debug_position_reuse_input_sideband_dword_event_id_MASK 0x0001f800L
#define PA_DEBUG47_0__ngg_debug_position_reuse_input_sideband_dword_event_second_cycle_MASK        \
  0x00020000L
#define PA_DEBUG47_0__ngg_debug_position_reuse_input_sideband_dword_event_bit_MASK 0x00040000L
#define PA_DEBUG47_0__ngg_debug_position_reuse_input_sideband_dword_state_id_MASK 0x00380000L
#define PA_DEBUG47_0__Reserved0_MASK 0xffc00000L

// PA_DEBUG47_1
#define PA_DEBUG47_1__ngg_utcl1_debug13_MASK 0xffffffffL

// PA_DEBUG48_0
#define PA_DEBUG48_0__ngg_debug_position_return_ifetch_to_sxif_fifo_full_MASK 0x00000001L
#define PA_DEBUG48_0__ngg_debug_position_return_ipa_to_wd_dealloc_position_full_MASK 0x00000002L
#define PA_DEBUG48_0__ngg_debug_position_return_itc_return_empty_MASK 0x00000004L
#define PA_DEBUG48_0__ngg_debug_position_return_oposreq_to_posrtn_v_fifo_full_MASK 0x00000008L
#define PA_DEBUG48_0__ngg_debug_position_return_oposreq_to_posrtn_s_fifo_full_MASK 0x00000010L
#define PA_DEBUG48_0__ngg_debug_position_return_posreq_to_posrtn_v_fifo_busy_MASK 0x00000020L
#define PA_DEBUG48_0__ngg_debug_position_return_posreq_to_posrtn_s_fifo_busy_MASK 0x00000040L
#define PA_DEBUG48_0__ngg_debug_position_return_posreq_to_posrtn_v_fifo_empty_MASK 0x00000080L
#define PA_DEBUG48_0__ngg_debug_position_return_posreq_to_posrtn_s_fifo_empty_MASK 0x00000100L
#define PA_DEBUG48_0__ngg_debug_position_return_active_pos_return_state_MASK 0x00000600L
#define PA_DEBUG48_0__ngg_debug_position_return_cache_pos_index_MASK 0x00001800L
#define PA_DEBUG48_0__ngg_debug_position_return_active_pos_return_first_vert_MASK 0x00002000L
#define PA_DEBUG48_0__ngg_debug_position_return_active_pos_return_cache_pos_index_MASK 0x0000c000L
#define PA_DEBUG48_0__Reserved0_MASK 0xffff0000L

// PA_DEBUG48_1
#define PA_DEBUG48_1__ngg_utcl1_debug14_MASK 0xffffffffL

// PA_DEBUG49_0
#define PA_DEBUG49_0__ngg_debug_tc_return_if_memreg0_busy_MASK 0x00000001L
#define PA_DEBUG49_0__ngg_debug_tc_return_if_oreturn_empty_stream0_MASK 0x00000002L
#define PA_DEBUG49_0__ngg_debug_tc_return_if_return_data_read_reg_full_stream0_MASK 0x00000004L
#define PA_DEBUG49_0__ngg_debug_tc_return_if_memreg1_busy_MASK 0x00000008L
#define PA_DEBUG49_0__ngg_debug_tc_return_if_oreturn_empty_stream1_MASK 0x00000010L
#define PA_DEBUG49_0__ngg_debug_tc_return_if_return_data_read_reg_full_stream1_MASK 0x00000020L
#define PA_DEBUG49_0__ngg_debug_tc_return_if_memreg2_busy_MASK 0x00000040L
#define PA_DEBUG49_0__ngg_debug_tc_return_if_oreturn_empty_stream2_MASK 0x00000080L
#define PA_DEBUG49_0__ngg_debug_tc_return_if_return_data_read_reg_full_stream2_MASK 0x00000100L
#define PA_DEBUG49_0__ngg_debug_tc_return_if_crawler_busy_MASK 0x00000200L
#define PA_DEBUG49_0__Reserved0_MASK 0xfffffc00L

// PA_DEBUG49_1
#define PA_DEBUG49_1__ngg_utcl1_debug15_MASK 0xffffffffL

// PA_DEBUG50_0
#define PA_DEBUG50_0__ngg_debug_return_crawler_encountered_error_writing_to_busy_location_stream0_MASK \
  0x00000001L
#define PA_DEBUG50_0__ngg_debug_return_crawler_encountered_error_writing_to_busy_location_stream1_MASK \
  0x00000002L
#define PA_DEBUG50_0__ngg_debug_return_crawler_encountered_error_writing_to_busy_location_stream2_MASK \
  0x00000004L
#define PA_DEBUG50_0__ngg_debug_return_crawler_memory_data_valid_stream0_count_MASK 0x000001f8L
#define PA_DEBUG50_0__ngg_debug_return_crawler_memory_data_valid_stream1_count_MASK 0x00007e00L
#define PA_DEBUG50_0__ngg_debug_return_crawler_memory_data_valid_stream2_count_MASK 0x007f8000L
#define PA_DEBUG50_0__ngg_debug_return_crawler_obusy_MASK 0x00800000L
#define PA_DEBUG50_0__Reserved0_MASK 0xff000000L

// PA_DEBUG50_1
#define PA_DEBUG50_1__ngg_utcl1_debug16_MASK 0xffffffffL

// PA_DEBUG51_0
#define PA_DEBUG51_0__ngg_debug_wd_dealloc_pa_to_wd_dealloc_fifo_read_MASK 0x00000001L
#define PA_DEBUG51_0__ngg_debug_wd_dealloc_pa_to_wd_dealloc_fifo_empty_MASK 0x00000002L
#define PA_DEBUG51_0__ngg_debug_wd_dealloc_opa_to_wd_dealloc_position_full_MASK 0x00000004L
#define PA_DEBUG51_0__ngg_debug_wd_dealloc_opa_to_wd_dealloc_index_full_MASK 0x00000008L
#define PA_DEBUG51_0__ngg_debug_wd_dealloc_opa_to_wd_dealloc_fifo_busy_MASK 0x00000010L
#define PA_DEBUG51_0__ngg_debug_wd_dealloc_opa_to_wd_dealloc_amount_MASK 0x0000ffe0L
#define PA_DEBUG51_0__ngg_debug_wd_dealloc_opa_to_wd_dealloc_state_var_index_MASK 0x00070000L
#define PA_DEBUG51_0__ngg_debug_wd_dealloc_opa_to_wd_dealloc_type_MASK 0x00080000L
#define PA_DEBUG51_0__Reserved0_MASK 0xfff00000L

// PA_DEBUG52_0
#define PA_DEBUG52_0__ngg_debug_shootdown_control_iutcl1_busy_MASK 0x00000001L
#define PA_DEBUG52_0__ngg_debug_shootdown_control_iposition_requester_idle_MASK 0x00000002L
#define PA_DEBUG52_0__ngg_debug_shootdown_control_iindex_requester_idle_MASK 0x00000004L
#define PA_DEBUG52_0__ngg_debug_shootdown_control_isideband_requester_idle_MASK 0x00000008L
#define PA_DEBUG52_0__ngg_debug_shootdown_control_iposition_utcl1_return_busy_MASK 0x00000010L
#define PA_DEBUG52_0__ngg_debug_shootdown_control_iindex_utcl1_return_busy_MASK 0x00000020L
#define PA_DEBUG52_0__ngg_debug_shootdown_control_isideband_utcl1_return_busy_MASK 0x00000040L
#define PA_DEBUG52_0__ngg_debug_shootdown_control_iposition_utcl1_send_busy_MASK 0x00000080L
#define PA_DEBUG52_0__ngg_debug_shootdown_control_iindex_utcl1_send_busy_MASK 0x00000100L
#define PA_DEBUG52_0__ngg_debug_shootdown_control_isideband_utcl1_send_busy_MASK 0x00000200L
#define PA_DEBUG52_0__ngg_debug_shootdown_control_ioutstanding_tc_requests_exist_MASK 0x00000400L
#define PA_DEBUG52_0__ngg_debug_shootdown_control_all_clean_MASK 0x00000800L
#define PA_DEBUG52_0__ngg_debug_shootdown_control_vmid_count_MASK 0x0000f000L
#define PA_DEBUG52_0__ngg_debug_shootdown_control_oclean_MASK 0x00010000L
#define PA_DEBUG52_0__ngg_debug_shootdown_control_current_state_MASK 0x000e0000L
#define PA_DEBUG52_0__Reserved0_MASK 0xfff00000L

// PA_DEBUG53_0
#define PA_DEBUG53_0__ngg_debug_fatal_events_status_fatal_tc_credit_count_overflow_MASK 0x00000001L
#define PA_DEBUG53_0__ngg_debug_fatal_events_status_fatal_tc_credit_count_underflow_MASK 0x00000002L
#define PA_DEBUG53_0__ngg_debug_fatal_events_status_fatal_sideband_tokens_overflow_MASK 0x00000004L
#define PA_DEBUG53_0__ngg_debug_fatal_events_status_fatal_sideband_tokens_underflow_MASK 0x00000008L
#define PA_DEBUG53_0__ngg_debug_fatal_events_status_fatal_sbmem_contents0_overflow_MASK 0x00000010L
#define PA_DEBUG53_0__ngg_debug_fatal_events_status_fatal_sbmem_contents0_underflow_MASK 0x00000020L
#define PA_DEBUG53_0__ngg_debug_fatal_events_status_fatal_sbmem_contents1_overflow_MASK 0x00000040L
#define PA_DEBUG53_0__ngg_debug_fatal_events_status_fatal_sbmem_contents1_underflow_MASK 0x00000080L
#define PA_DEBUG53_0__ngg_debug_fatal_events_status_fatal_index_tokens_overflow_MASK 0x00000100L
#define PA_DEBUG53_0__ngg_debug_fatal_events_status_fatal_index_tokens_underflow_MASK 0x00000200L
#define PA_DEBUG53_0__ngg_debug_fatal_events_status_fatal_position_tokens_overflow_MASK 0x00000400L
#define PA_DEBUG53_0__ngg_debug_fatal_events_status_fatal_position_tokens_underflow_MASK 0x00000800L
#define PA_DEBUG53_0__ngg_debug_fatal_events_status_fatal_writing_to_busy_location_stream0_MASK    \
  0x00001000L
#define PA_DEBUG53_0__ngg_debug_fatal_events_status_fatal_writing_to_busy_location_stream1_MASK    \
  0x00002000L
#define PA_DEBUG53_0__ngg_debug_fatal_events_status_fatal_writing_to_busy_location_stream2_MASK    \
  0x00004000L
#define PA_DEBUG53_0__Reserved0_MASK 0xffff8000L

// PA_DEBUG54_0
#define PA_DEBUG54_0__ngg_debug_fifo_full_status_fifo_sideband_pop_bit_fifo_full_MASK 0x00000001L
#define PA_DEBUG54_0__ngg_debug_fifo_full_status_fifo_vmid_fifo_full_MASK 0x00000002L
#define PA_DEBUG54_0__ngg_debug_fifo_full_status_fifo_sbmem_full_MASK 0x00000004L
#define PA_DEBUG54_0__ngg_debug_fifo_full_status_fifo_index_receive_fifo_full_MASK 0x00000008L
#define PA_DEBUG54_0__ngg_debug_fifo_full_status_fifo_prim_indices_fifo_full_MASK 0x00000010L
#define PA_DEBUG54_0__ngg_debug_fifo_full_status_fifo_prim_fifo_full_MASK 0x00000020L
#define PA_DEBUG54_0__ngg_debug_fifo_full_status_fifo_sideband_fifo_full_MASK 0x00000040L
#define PA_DEBUG54_0__ngg_debug_fifo_full_status_fifo_posreq_to_posrtn_v_fifo_full_MASK 0x00000080L
#define PA_DEBUG54_0__ngg_debug_fifo_full_status_fifo_posreq_to_posrtn_s_fifo_full_MASK 0x00000100L
#define PA_DEBUG54_0__ngg_debug_fifo_full_status_fifo_return_data_full_stream0_MASK 0x00000200L
#define PA_DEBUG54_0__ngg_debug_fifo_full_status_fifo_return_data_full_stream1_MASK 0x00000400L
#define PA_DEBUG54_0__ngg_debug_fifo_full_status_fifo_return_data_full_stream2_MASK 0x00000800L
#define PA_DEBUG54_0__ngg_debug_fifo_full_status_fifo_pa_to_wd_dealloc_index_full_MASK 0x00001000L
#define PA_DEBUG54_0__ngg_debug_fifo_full_status_fifo_pa_to_wd_dealloc_position_full_MASK          \
  0x00002000L
#define PA_DEBUG54_0__Reserved0_MASK 0xffffc000L

// PA_DEBUG55_0
#define PA_DEBUG55_0__ngg_debug_fifo_empty_status_fifo_sideband_pop_bit_fifo_empty_MASK 0x00000001L
#define PA_DEBUG55_0__ngg_debug_fifo_empty_status_fifo_vmid_fifo_empty_MASK 0x00000002L
#define PA_DEBUG55_0__ngg_debug_fifo_empty_status_fifo_sbmem_empty_MASK 0x00000004L
#define PA_DEBUG55_0__ngg_debug_fifo_empty_status_fifo_index_receive_fifo_empty_MASK 0x00000008L
#define PA_DEBUG55_0__ngg_debug_fifo_empty_status_fifo_prim_indices_fifo_empty_MASK 0x00000010L
#define PA_DEBUG55_0__ngg_debug_fifo_empty_status_fifo_prim_fifo_empty_MASK 0x00000020L
#define PA_DEBUG55_0__ngg_debug_fifo_empty_status_fifo_sideband_fifo_empty_MASK 0x00000040L
#define PA_DEBUG55_0__ngg_debug_fifo_empty_status_fifo_posreq_to_posrtn_v_fifo_empty_MASK          \
  0x00000080L
#define PA_DEBUG55_0__ngg_debug_fifo_empty_status_fifo_posreq_to_posrtn_s_fifo_empty_MASK          \
  0x00000100L
#define PA_DEBUG55_0__ngg_debug_fifo_empty_status_fifo_return_data_empty_stream0_MASK 0x00000200L
#define PA_DEBUG55_0__ngg_debug_fifo_empty_status_fifo_return_data_empty_stream1_MASK 0x00000400L
#define PA_DEBUG55_0__ngg_debug_fifo_empty_status_fifo_return_data_empty_stream2_MASK 0x00000800L
#define PA_DEBUG55_0__ngg_debug_fifo_empty_status_fifo_pa_to_wd_dealloc_fifo_empty_MASK 0x00001000L
#define PA_DEBUG55_0__Reserved0_MASK 0xffffe000L

// Idebug0
#define Idebug0__cmd_debug_info00_MASK 0x00001fffL
#define Idebug0__Reserved0_MASK 0xffffe000L

// Idebug1
#define Idebug1__data_debug_info00_MASK 0x0001ffffL
#define Idebug1__Reserved0_MASK 0xfffe0000L

// Idebug2
#define Idebug2__cmd_debug_info01_MASK 0x00001fffL
#define Idebug2__Reserved0_MASK 0xffffe000L

// Idebug3
#define Idebug3__data_debug_info01_MASK 0x0001ffffL
#define Idebug3__Reserved0_MASK 0xfffe0000L

// Idebug4
#define Idebug4__cmd_debug_info10_MASK 0x00001fffL
#define Idebug4__Reserved0_MASK 0xffffe000L

// Idebug5
#define Idebug5__data_debug_info10_MASK 0x0001ffffL
#define Idebug5__Reserved0_MASK 0xfffe0000L

// Idebug6
#define Idebug6__cmd_debug_info11_MASK 0x00001fffL
#define Idebug6__Reserved0_MASK 0xffffe000L

// Idebug7
#define Idebug7__data_debug_info11_MASK 0x0001ffffL
#define Idebug7__Reserved0_MASK 0xfffe0000L

// Idebug8
#define Idebug8__cmd_debug_info20_MASK 0x00001fffL
#define Idebug8__Reserved0_MASK 0xffffe000L

// Idebug9
#define Idebug9__data_debug_info20_MASK 0x0001ffffL
#define Idebug9__Reserved0_MASK 0xfffe0000L

// Idebug11
#define Idebug11__cmd_debug_info30_MASK 0x00001fffL
#define Idebug11__Reserved0_MASK 0xffffe000L

// Idebug12
#define Idebug12__data_debug_info30_MASK 0x0001ffffL
#define Idebug12__Reserved0_MASK 0xfffe0000L

// signal_debug_00
#define signal_debug_00__current_shader_format_MASK 0x00000007L
#define signal_debug_00__number_of_mrts_no_z_MASK 0x00000078L
#define signal_debug_00__number_of_position_vectors_MASK 0x00000380L
#define signal_debug_00__number_of_valid_buff0_quads_in_previous_phases_MASK 0x00003c00L
#define signal_debug_00__number_of_valid_buff1_quads_in_previous_phases_MASK 0x0003c000L
#define signal_debug_00__number_of_valid_buff0_quads_in_this_phase_MASK 0x001c0000L
#define signal_debug_00__number_of_valid_buff1_quads_in_this_phase_MASK 0x00e00000L
#define signal_debug_00__Reserved0_MASK 0xff000000L

// signal_debug_01
#define signal_debug_01__current_shader_format_MASK 0x00000007L
#define signal_debug_01__number_of_mrts_no_z_MASK 0x00000078L
#define signal_debug_01__number_of_position_vectors_MASK 0x00000380L
#define signal_debug_01__number_of_valid_buff0_quads_in_previous_phases_MASK 0x00003c00L
#define signal_debug_01__number_of_valid_buff1_quads_in_previous_phases_MASK 0x0003c000L
#define signal_debug_01__number_of_valid_buff0_quads_in_this_phase_MASK 0x001c0000L
#define signal_debug_01__number_of_valid_buff1_quads_in_this_phase_MASK 0x00e00000L
#define signal_debug_01__Reserved0_MASK 0xff000000L

// signal_debug_02
#define signal_debug_02__sq_sx_expcmd1_empty_MASK 0x00000001L
#define signal_debug_02__sq_sx_expcmd0_empty_MASK 0x00000002L
#define signal_debug_02__sq_sx_expcmd1_full_MASK 0x00000004L
#define signal_debug_02__sq_sx_expcmd0_full_MASK 0x00000008L
#define signal_debug_02__spi_sx_expaddr1_empty_MASK 0x00000010L
#define signal_debug_02__spi_sx_expaddr0_empty_MASK 0x00000020L
#define signal_debug_02__spi_sx_expaddr1_full_MASK 0x00000040L
#define signal_debug_02__spi_sx_expaddr0_full_MASK 0x00000080L
#define signal_debug_02__sx_position_scoreboard_debug_15to0_MASK 0x00ffff00L
#define signal_debug_02__Reserved0_MASK 0xff000000L

// signal_debug_03
#define signal_debug_03__bank3_write_quad_select_MASK 0x00000003L
#define signal_debug_03__bank2_write_quad_select_MASK 0x0000000cL
#define signal_debug_03__bank1_write_quad_select_MASK 0x00000030L
#define signal_debug_03__Bank0_write_quad_select_MASK 0x000000c0L
#define signal_debug_03__write_enables_MASK 0x00ffff00L
#define signal_debug_03__Reserved0_MASK 0xff000000L

// signal_debug_04
#define signal_debug_04__read_phase_count_MASK 0x00000003L
#define signal_debug_04__aux_count_MASK 0x0000001cL
#define signal_debug_04__side_cycle_MASK 0x00000020L
#define signal_debug_04__requester_state_id_MASK 0x000003c0L
#define signal_debug_04__requester_empty_MASK 0x00000400L
#define signal_debug_04__requester_full_MASK 0x00000800L
#define signal_debug_04__pos_req_buff_empty_MASK 0x00001000L
#define signal_debug_04__pos_req_buff_full_MASK 0x00002000L
#define signal_debug_04__number_of_valid_quads_in_previous_phases_MASK 0x0003c000L
#define signal_debug_04__sx_position_scoreboard_debug_21to16_MASK 0x00fc0000L
#define signal_debug_04__Reserved0_MASK 0xff000000L

// signal_debug_05
#define signal_debug_05__sh_sx_expcmd1_pos_MASK 0x00000002L
#define signal_debug_05__sx_position_scoreboard_debug_30to22_MASK 0x000007fcL
#define signal_debug_05__traffic_to_db0_MASK 0x00000800L
#define signal_debug_05__scoreboard_read_data_qualified_mask_odd_db_11to0_MASK 0x00fff000L
#define signal_debug_05__Reserved0_MASK 0xff000000L

// signal_debug_06
#define signal_debug_06__sx_color_scoreboard_debug_max_36to13_MASK 0x00ffffffL
#define signal_debug_06__Reserved0_MASK 0xff000000L

// signal_debug_07
#define signal_debug_07__sx_color_scoreboard_debug_max_60to37_MASK 0x00ffffffL
#define signal_debug_07__Reserved0_MASK 0xff000000L

// signal_debug_08
#define signal_debug_08__sx_color_scoreboard_debug_max_84to61_MASK 0x00ffffffL
#define signal_debug_08__Reserved0_MASK 0xff000000L

// signal_debug_09
#define signal_debug_09__sx_color_scoreboard_debug_max_108to85_MASK 0x00ffffffL
#define signal_debug_09__Reserved0_MASK 0xff000000L

// signal_debug_10
#define signal_debug_10__sx_color_scoreboard_debug_max_132to109_MASK 0x00ffffffL
#define signal_debug_10__Reserved0_MASK 0xff000000L

// signal_debug_11
#define signal_debug_11__sx_color_scoreboard_debug_max_156to133_MASK 0x00ffffffL
#define signal_debug_11__Reserved0_MASK 0xff000000L

// signal_debug_12
#define signal_debug_12__sx_color_scoreboard_debug_max_160to157_MASK 0x0000000fL
#define signal_debug_12__sx_color_requester0_debug_19to0_MASK 0x00fffff0L
#define signal_debug_12__Reserved0_MASK 0xff000000L

// signal_debug_13
#define signal_debug_13__sx_color_requester0_debug_43to20_MASK 0x00ffffffL
#define signal_debug_13__Reserved0_MASK 0xff000000L

// signal_debug_14
#define signal_debug_14__sx_color_requester0_debug_61to44_MASK 0x0003ffffL
#define signal_debug_14__sx_color_dbif0_debug_MASK 0x007c0000L
#define signal_debug_14__sx_color_buff0_valids_debug_0_MASK 0x00800000L
#define signal_debug_14__Reserved0_MASK 0xff000000L

// signal_debug_15
#define signal_debug_15__sx_color_buff0_valids_debug_15to1_MASK 0x00007fffL
#define signal_debug_15__sx_color_requester1_debug_8to0_MASK 0x00ff8000L
#define signal_debug_15__Reserved0_MASK 0xff000000L

// signal_debug_16
#define signal_debug_16__sx_color_requester1_debug_32to9_MASK 0x00ffffffL
#define signal_debug_16__Reserved0_MASK 0xff000000L

// signal_debug_17
#define signal_debug_17__sx_color_requester1_debug_56to33_MASK 0x00ffffffL
#define signal_debug_17__Reserved0_MASK 0xff000000L

// signal_debug_18
#define signal_debug_18__sx_color_requester1_debug_61to57_MASK 0x0000001fL
#define signal_debug_18__sx_color_dbif1_debug_MASK 0x000003e0L
#define signal_debug_18__sx_color_buff1_valids_debug_13to0_MASK 0x00fffc00L
#define signal_debug_18__Reserved0_MASK 0xff000000L

// signal_debug_19
#define signal_debug_19__sx_color_buff1_valids_debug_15to14_MASK 0x00000003L
#define signal_debug_19__sx_color_requester2_debug_21to0_MASK 0x00fffffcL
#define signal_debug_19__Reserved0_MASK 0xff000000L

// signal_debug_20
#define signal_debug_20__sx_color_requester2_debug_45to22_MASK 0x00000003L

// signal_debug_21
#define signal_debug_21__sx_color_requester2_debug_61to46_MASK 0x0000ffffL
#define signal_debug_21__sx_color_dbif2_debug_MASK 0x001f0000L
#define signal_debug_21__sx_color_buff2_valids_debug_2to0_MASK 0x00e00000L
#define signal_debug_21__Reserved0_MASK 0xff000000L

// signal_debug_22
#define signal_debug_22__sx_color_buff2_valids_debug_15to3_MASK 0x00001fffL
#define signal_debug_22__sx_color_requester3_debug_10to0_MASK 0x00ffe000L
#define signal_debug_22__Reserved0_MASK 0xff000000L

// signal_debug_23
#define signal_debug_23__sx_color_requester3_debug_34to11_MASK 0x00ffffffL
#define signal_debug_23__Reserved0_MASK 0xff000000L

// signal_debug_24
#define signal_debug_24__sx_color_requester3_debug_58to35_MASK 0x00ffffffL
#define signal_debug_24__Reserved0_MASK 0xff000000L

// signal_debug_25
#define signal_debug_25__sx_color_requester3_debug_61to59_MASK 0x00000007L
#define signal_debug_25__sx_color_dbif3_debug_MASK 0x000000f8L
#define signal_debug_25__sx_color_buff3_valids_debug_MASK 0x00ffff00L
#define signal_debug_25__Reserved0_MASK 0xff000000L

// SC_DBG_REG_0
#define SC_DBG_REG_0__ps_busy_d1_MASK 0x00000001L
#define SC_DBG_REG_0__ps_pa0_sc_fifo_empty_MASK 0x00000002L
#define SC_DBG_REG_0__ps_pa0_sc_fifo_full_MASK 0x00000004L
#define SC_DBG_REG_0__ps_pa1_sc_fifo_empty_MASK 0x00000008L
#define SC_DBG_REG_0__ps_pa1_sc_fifo_full_MASK 0x00000010L
#define SC_DBG_REG_0__ps_pa_sc_freeze_b_MASK 0x00000020L
#define SC_DBG_REG_0__pw_ps_freeze_b_MASK 0x00000040L
#define SC_DBG_REG_0__pff_pw_full_MASK 0x00000080L
#define SC_DBG_REG_0__Reserved2_MASK 0x00000100L
#define SC_DBG_REG_0__op_oc_rtr_MASK 0x00000200L
#define SC_DBG_REG_0__pk0_pm_bc_full_fz_MASK 0x00000400L
#define SC_DBG_REG_0__pk0_pm_spi_full_fz_MASK 0x00000800L
#define SC_DBG_REG_0__sc_reg_sclk_vld_MASK 0x00001000L
#define SC_DBG_REG_0__grp0_sc_dyn_sclk_vld_MASK 0x00002000L
#define SC_DBG_REG_0__grp1_sc_dyn_sclk_vld_MASK 0x00004000L
#define SC_DBG_REG_0__grp2_sc_dyn_sclk_vld_MASK 0x00008000L
#define SC_DBG_REG_0__Reserved1_MASK 0x001c0000L
#define SC_DBG_REG_0__scf_scb_current_credit_MASK 0x00e00000L
#define SC_DBG_REG_0__Reserved0_MASK 0xff000000L

// SC_DBG_REG_1
#define SC_DBG_REG_1__qp_tp_tileff_rtr_MASK 0x00000001L
#define SC_DBG_REG_1__Reserved4_MASK 0x0000000eL
#define SC_DBG_REG_1__qp_tp_dbff_rtr_MASK 0x00000010L
#define SC_DBG_REG_1__Reserved3_MASK 0x000000e0L
#define SC_DBG_REG_1__qp0_pm_tileff_empty_MASK 0x00000100L
#define SC_DBG_REG_1__qp1_pm_tileff_empty_MASK 0x00000200L
#define SC_DBG_REG_1__Reserved2_MASK 0x00000c00L
#define SC_DBG_REG_1__qp0_pm_dbtileff_empty_MASK 0x00001000L
#define SC_DBG_REG_1__qp1_pm_dbtileff_empty_MASK 0x00002000L
#define SC_DBG_REG_1__Reserved1_MASK 0x000fc000L
#define SC_DBG_REG_1__qp0_pm_dbquadff_full_MASK 0x00100000L
#define SC_DBG_REG_1__qp1_pm_dbquadff_full_MASK 0x00200000L
#define SC_DBG_REG_1__Reserved0_MASK 0xffc00000L

// SC_DBG_REG_2
#define SC_DBG_REG_2__ta0_pm_quadff_empty_MASK 0x00000001L
#define SC_DBG_REG_2__ta1_pm_quadff_empty_MASK 0x00000002L
#define SC_DBG_REG_2__Reserved1_MASK 0x0000000cL
#define SC_DBG_REG_2__ta0_pm_dbquadff_empty_MASK 0x00000010L
#define SC_DBG_REG_2__ta1_pm_dbquadff_empty_MASK 0x00000020L
#define SC_DBG_REG_2__Reserved0_MASK 0xffffffc0L

// SC_DBG_REG_3
#define SC_DBG_REG_3__Reserved0_MASK 0xffffffffL

// SC_DBG_REG_4
#define SC_DBG_REG_4__qz0_pm_qp_tile_event_MASK 0x00000001L
#define SC_DBG_REG_4__qz0_pm_qp_tile_event_id_MASK 0x0000007eL
#define SC_DBG_REG_4__qz1_pm_qp_tile_event_MASK 0x00000080L
#define SC_DBG_REG_4__qz1_pm_qp_tile_event_id_MASK 0x00003f00L
#define SC_DBG_REG_4__Reserved0_MASK 0xffffc000L

// SC_DBG_REG_5
#define SC_DBG_REG_5__ps_pa0_sc_fifo_empty_dbg_q_MASK 0x00000001L
#define SC_DBG_REG_5__ps_pa1_sc_fifo_empty_dbg_q_MASK 0x00000002L
#define SC_DBG_REG_5__pa0_sc_data_fifo_rd_dbg_q_MASK 0x00000004L
#define SC_DBG_REG_5__pa1_sc_data_fifo_rd_dbg_q_MASK 0x00000008L
#define SC_DBG_REG_5__pa_select_dbg_q_0_MASK 0x00000010L
#define SC_DBG_REG_5__eop_pop_synced_after_null_prim_dbg_q_MASK 0x00000020L
#define SC_DBG_REG_5__pa0_pop_null_prim_eopbcast_bubble_ld_ctl_dbg_q_MASK 0x00000040L
#define SC_DBG_REG_5__pa1_pop_null_prim_eopbcast_bubble_ld_ctl_dbg_q_MASK 0x00000080L
#define SC_DBG_REG_5__pa0_popped_suppressed_eop_dbg_q_MASK 0x00000100L
#define SC_DBG_REG_5__pa1_popped_suppressed_eop_dbg_q_MASK 0x00000200L
#define SC_DBG_REG_5__dp_event_dbg_q_MASK 0x00000400L
#define SC_DBG_REG_5__dp_event_id_dbg_q_MASK 0x0001f800L
#define SC_DBG_REG_5__dp_eopg_dbg_q_MASK 0x00020000L
#define SC_DBG_REG_5__dp_eopkt_dbg_q_MASK 0x00040000L
#define SC_DBG_REG_5__dp_phase_dbg_q_MASK 0x00180000L
#define SC_DBG_REG_5__ring_state_dbg_q_2to0_MASK 0x00e00000L
#define SC_DBG_REG_5__Reserved0_MASK 0xff000000L

// SC_DBG_REG_6
#define SC_DBG_REG_6__ps_pa0_sc_fifo_empty_dbg_q_MASK 0x00000001L
#define SC_DBG_REG_6__ps_pa1_sc_fifo_empty_dbg_q_MASK 0x00000002L
#define SC_DBG_REG_6__pa0_sc_data_fifo_rd_dbg_q_MASK 0x00000004L
#define SC_DBG_REG_6__pa1_sc_data_fifo_rd_dbg_q_MASK 0x00000008L
#define SC_DBG_REG_6__pa_select_dbg_q_MASK 0x00000030L
#define SC_DBG_REG_6__eop_pop_synced_after_null_prim_dbg_q_MASK 0x00000040L
#define SC_DBG_REG_6__pa0_pop_null_prim_eopbcast_bubble_ld_ctl_MASK 0x00000080L
#define SC_DBG_REG_6__pa1_pop_null_prim_eopbcast_bubble_ld_ctl_MASK 0x00000100L
#define SC_DBG_REG_6__pa0_popped_suppressed_eop_dbg_q_MASK 0x00000200L
#define SC_DBG_REG_6__pa1_popped_suppressed_eop_dbg_q_MASK 0x00000400L
#define SC_DBG_REG_6__dp_event_dbg_q_MASK 0x00000800L
#define SC_DBG_REG_6__dp_stateid_dbg_q_MASK 0x00007000L
#define SC_DBG_REG_6__dp_on_last_phase_dbg_q_MASK 0x00008000L
#define SC_DBG_REG_6__Reserved1_MASK 0x00010000L
#define SC_DBG_REG_6__ps_pa_sc_freeze_b_dbg_q_MASK 0x00020000L
#define SC_DBG_REG_6__dp_eopg_dbg_q_MASK 0x00040000L
#define SC_DBG_REG_6__dp_eopkt_dbg_q_MASK 0x00080000L
#define SC_DBG_REG_6__dp_phase_dbg_q_MASK 0x00300000L
#define SC_DBG_REG_6__ts_event_fifo_full_dbg_q_MASK 0x00400000L
#define SC_DBG_REG_6__ring_ptr_sel_dbg_q_MASK 0x00800000L
#define SC_DBG_REG_6__Reserved0_MASK 0xff000000L

// SC_DBG_REG_7
#define SC_DBG_REG_7__ps_pa0_sc_fifo_empty_dbg_q_MASK 0x00000001L
#define SC_DBG_REG_7__ps_pa1_sc_fifo_empty_dbg_q_MASK 0x00000002L
#define SC_DBG_REG_7__pa0_sc_data_fifo_rd_dbg_q_MASK 0x00000004L
#define SC_DBG_REG_7__pa1_sc_data_fifo_rd_dbg_q_MASK 0x00000008L
#define SC_DBG_REG_7__pa_select_dbg_q_0_MASK 0x00000010L
#define SC_DBG_REG_7__eop_pop_synced_after_null_prim_dbg_q_MASK 0x00000020L
#define SC_DBG_REG_7__pa_pop_null_prim_eopbcast_bubble_ld_ctl_dbg_q_MASK 0x00000040L
#define SC_DBG_REG_7__pa0_popped_suppressed_eop_dbg_q_MASK 0x00000100L
#define SC_DBG_REG_7__pa1_popped_suppressed_eop_dbg_q_MASK 0x00000200L
#define SC_DBG_REG_7__dp_event_dbg_q_MASK 0x00000400L
#define SC_DBG_REG_7__dp_event_id_dbg_q_MASK 0x0001f800L
#define SC_DBG_REG_7__dp_eopg_dbg_q_MASK 0x00020000L
#define SC_DBG_REG_7__dp_eopkt_dbg_q_MASK 0x00040000L
#define SC_DBG_REG_7__ring_state_dbg_q_MASK 0x00780000L
#define SC_DBG_REG_7__OoO_eop_pop_sync_all_nulls_dbg_q_MASK 0x00800000L
#define SC_DBG_REG_7__Reserved0_MASK 0xff000000L

// SC_DBG_REG_8
#define SC_DBG_REG_8__ps_pa0_sc_fifo_empty_dbg_q_MASK 0x00000001L
#define SC_DBG_REG_8__ps_pa1_sc_fifo_empty_dbg_q_MASK 0x00000002L
#define SC_DBG_REG_8__pa0_sc_data_fifo_rd_dbg_q_MASK 0x00000004L
#define SC_DBG_REG_8__pa1_sc_data_fifo_rd_dbg_q_MASK 0x00000008L
#define SC_DBG_REG_8__pa_select_dbg_q_MASK 0x00000030L
#define SC_DBG_REG_8__eop_pop_synced_after_null_prim_dbg_q_MASK 0x00000040L
#define SC_DBG_REG_8__pa0_pop_null_prim_eopbcast_bubble_ld_ctl_dbg_q_MASK 0x00000080L
#define SC_DBG_REG_8__pa1_pop_null_prim_eopbcast_bubble_ld_ctl_dbg_q_MASK 0x00000100L
#define SC_DBG_REG_8__pa0_popped_suppressed_eop_dbg_q_MASK 0x00000200L
#define SC_DBG_REG_8__pa1_popped_suppressed_eop_dbg_q_MASK 0x00000400L
#define SC_DBG_REG_8__dp_event_dbg_q_MASK 0x00000800L
#define SC_DBG_REG_8__dp_stateid_dbg_q_MASK 0x00007000L
#define SC_DBG_REG_8__dp_phase_dbg_q_MASK 0x00018000L
#define SC_DBG_REG_8__ps_pa_sc_freeze_b_dbg_q_MASK 0x00020000L
#define SC_DBG_REG_8__dp_eopg_dbg_q_MASK 0x00040000L
#define SC_DBG_REG_8__dp_eopkt_dbg_q_MASK 0x00080000L
#define SC_DBG_REG_8__OoO_eop_pop_sync_all_nulls_dbg_q_MASK 0x00100000L
#define SC_DBG_REG_8__ts_event_fifo_full_dbg_q_MASK 0x00200000L
#define SC_DBG_REG_8__ring_state_dbg_q_1to0_MASK 0x00c00000L
#define SC_DBG_REG_8__Reserved0_MASK 0xff000000L

// SC_DBG_REG_9
#define SC_DBG_REG_9__ps_pa0_sc_fifo_empty_dbg_q_MASK 0x00000001L
#define SC_DBG_REG_9__ps_pa1_sc_fifo_empty_dbg_q_MASK 0x00000002L
#define SC_DBG_REG_9__ps_pa2_sc_fifo_empty_dbg_q_MASK 0x00000004L
#define SC_DBG_REG_9__ps_pa3_sc_fifo_empty_dbg_q_MASK 0x00000008L
#define SC_DBG_REG_9__pa0_sc_data_fifo_rd_dbg_q_MASK 0x00000010L
#define SC_DBG_REG_9__pa1_sc_data_fifo_rd_dbg_q_MASK 0x00000020L
#define SC_DBG_REG_9__pa2_sc_data_fifo_rd_dbg_q_MASK 0x00000040L
#define SC_DBG_REG_9__pa3_sc_data_fifo_rd_dbg_q_MASK 0x00000080L
#define SC_DBG_REG_9__pa_select_dbg_q_MASK 0x00000300L
#define SC_DBG_REG_9__eop_pop_synced_MASK 0x00000400L
#define SC_DBG_REG_9__pa_popped_suppressed_eop_dbg_q_MASK 0x00000800L
#define SC_DBG_REG_9__dp_event_dbg_q_MASK 0x00001000L
#define SC_DBG_REG_9__dp_event_id_dbg_q_MASK 0x0007e000L
#define SC_DBG_REG_9__dp_eopg_dbg_q_MASK 0x00080000L
#define SC_DBG_REG_9__dp_eopkt_dbg_q_MASK 0x00100000L
#define SC_DBG_REG_9__ring_state_dbg_q_2to0_MASK 0x00e00000L
#define SC_DBG_REG_9__Reserved0_MASK 0xff000000L

// SC_DBG_REG_10
#define SC_DBG_REG_10__ps_pa0_sc_fifo_empty_dbg_q_MASK 0x00000001L
#define SC_DBG_REG_10__ps_pa1_sc_fifo_empty_dbg_q_MASK 0x00000002L
#define SC_DBG_REG_10__ps_pa2_sc_fifo_empty_dbg_q_MASK 0x00000004L
#define SC_DBG_REG_10__ps_pa3_sc_fifo_empty_dbg_q_MASK 0x00000008L
#define SC_DBG_REG_10__pa0_sc_data_fifo_rd_dbg_q_MASK 0x00000010L
#define SC_DBG_REG_10__pa1_sc_data_fifo_rd_dbg_q_MASK 0x00000020L
#define SC_DBG_REG_10__pa2_sc_data_fifo_rd_dbg_q_MASK 0x00000040L
#define SC_DBG_REG_10__pa3_sc_data_fifo_rd_dbg_q_MASK 0x00000080L
#define SC_DBG_REG_10__pa_select_dbg_q_MASK 0x00000300L
#define SC_DBG_REG_10__eop_pop_synced_MASK 0x00000400L
#define SC_DBG_REG_10__pa_popped_suppressed_eop_dbg_q_MASK 0x00000800L
#define SC_DBG_REG_10__dp_event_dbg_q_MASK 0x00001000L
#define SC_DBG_REG_10__dp_stateid_dbg_q_MASK 0x0000e000L
#define SC_DBG_REG_10__dp_eopg_dbg_q_MASK 0x00010000L
#define SC_DBG_REG_10__dp_eopkt_dbg_q_MASK 0x00020000L
#define SC_DBG_REG_10__dp_phase_dbg_q_MASK 0x000c0000L
#define SC_DBG_REG_10__ring_state_dbg_q_MASK 0x00f00000L
#define SC_DBG_REG_10__Reserved0_MASK 0xff000000L

// SC_DBG_REG_11
#define SC_DBG_REG_11__tp_qz_freeze_b_MASK 0x00000001L
#define SC_DBG_REG_11__ef_tp_event_MASK 0x00000002L
#define SC_DBG_REG_11__send_tile_MASK 0x00000004L
#define SC_DBG_REG_11__need_to_send_MASK 0x00000008L
#define SC_DBG_REG_11__num_sent_tiles_MASK 0x000000f0L
#define SC_DBG_REG_11__remaining_mask_MASK 0x00000100L
#define SC_DBG_REG_11__ef_tp_last_supertile_of_prim_MASK 0x00000200L
#define SC_DBG_REG_11__ef_tp_pass_empty_prim_MASK 0x00000400L
#define SC_DBG_REG_11__ef_tp_db_has_ordercull_entry_MASK 0x00000800L
#define SC_DBG_REG_11__ef_tp_db_has_last_tile_in_supertile_MASK 0x00001000L
#define SC_DBG_REG_11__last_supertile_of_prim_MASK 0x00002000L
#define SC_DBG_REG_11__last_tile_of_supertile_MASK 0x00004000L
#define SC_DBG_REG_11__s0_idle_MASK 0x00008000L
#define SC_DBG_REG_11__s1_idle_MASK 0x00010000L
#define SC_DBG_REG_11__s2_idle_MASK 0x00020000L
#define SC_DBG_REG_11__ef_tp_rts_and_n_ef_tp_rtr_MASK 0x00040000L
#define SC_DBG_REG_11__tp_qz_tile_rts_and_n_tp_qz_tile_rtr_MASK 0x00080000L
#define SC_DBG_REG_11__ef_keep_rts_and_n_ef_keep_rtr_MASK 0x00100000L
#define SC_DBG_REG_11__s0_rts_and_n_s0_rtr_MASK 0x00200000L
#define SC_DBG_REG_11__s1_rts_and_n_s1_rtr_MASK 0x00400000L
#define SC_DBG_REG_11__s2_rts_and_n_s2_rtr_MASK 0x00800000L
#define SC_DBG_REG_11__Reserved0_MASK 0xff000000L

// SC_DBG_REG_12
#define SC_DBG_REG_12__z_tc_exp_MASK 0x000001ffL
#define SC_DBG_REG_12__qz_out_backface_MASK 0x00000200L
#define SC_DBG_REG_12__qm_db_id_MASK 0x00000c00L
#define SC_DBG_REG_12__qm_z_mask_needed_MASK 0x00001000L
#define SC_DBG_REG_12__qm_valid_MASK 0x00002000L
#define SC_DBG_REG_12__qm_covered_MASK 0x00004000L
#define SC_DBG_REG_12__qm_event_id_MASK 0x001f8000L
#define SC_DBG_REG_12__qm_event_MASK 0x00200000L
#define SC_DBG_REG_12__Reserved0_MASK 0xffc00000L

// SC_DBG_REG_13
#define SC_DBG_REG_13__qz_out_state_id_MASK 0x00000007L
#define SC_DBG_REG_13__qz_out_multi_sample_MASK 0x00000008L
#define SC_DBG_REG_13__int_freeze_b_MASK 0x00000010L
#define SC_DBG_REG_13__valid_MASK 0x00000020L
#define SC_DBG_REG_13__valid_out_MASK 0x00000040L
#define SC_DBG_REG_13__Reserved0_MASK 0xffffff80L

// SC_DBG_REG_14
#define SC_DBG_REG_14__Reserved0_MASK 0xffffffffL

// SC_DBG_REG_15
#define SC_DBG_REG_15__Reserved0_MASK 0xffffffffL

// SC_DBG_REG_16
#define SC_DBG_REG_16__r0_mask_MASK 0x0000ffffL
#define SC_DBG_REG_16__Reserved0_MASK 0xffff0000L

// SC_DBG_REG_17
#define SC_DBG_REG_17__r0_qd_picker_mask_MASK 0x000000ffL
#define SC_DBG_REG_17__Reserved0_MASK 0xffffff00L

// SC_DBG_REG_18
#define SC_DBG_REG_18__tilefifo_empty_MASK 0x00000001L
#define SC_DBG_REG_18__tilefifo_full_MASK 0x00000002L
#define SC_DBG_REG_18__tile_mask_fifo_empty_MASK 0x00000004L
#define SC_DBG_REG_18__tile_mask_fifo_full_MASK 0x00000008L
#define SC_DBG_REG_18__rslt_fifo_empty_MASK 0x00000010L
#define SC_DBG_REG_18__rslt_fifo_full_MASK 0x00000020L
#define SC_DBG_REG_18__pop_fifo_r0_MASK 0x00000040L
#define SC_DBG_REG_18__r0_last_tile_of_prim_MASK 0x00000080L
#define SC_DBG_REG_18__last_quad_MASK 0x00000100L
#define SC_DBG_REG_18__rslt_r0_SC_CR_MSAA_NUM_SAMPLES_MASK 0x00000e00L
#define SC_DBG_REG_18__rslt_r0_SC_CR_TILE_RATE_MASK 0x00001000L
#define SC_DBG_REG_18__rslt_r0_SC_CR_WOE_MASK 0x00002000L
#define SC_DBG_REG_18__rslt_r0_SC_CR_KILL_PIX_MASK 0x00004000L
#define SC_DBG_REG_18__rslt_r0_SC_TD_ZMASK_NEEDED_MASK 0x00008000L
#define SC_DBG_REG_18__qs_quad0_valid_MASK 0x00010000L
#define SC_DBG_REG_18__qs_quad1_valid_MASK 0x00020000L
#define SC_DBG_REG_18__qs_quad2_valid_MASK 0x00040000L
#define SC_DBG_REG_18__qs_quad3_valid_MASK 0x00080000L
#define SC_DBG_REG_18__qd_y_MASK 0x00300000L
#define SC_DBG_REG_18__qd_x_MASK 0x00c00000L
#define SC_DBG_REG_18__Reserved0_MASK 0xff000000L

// SC_DBG_REG_19
#define SC_DBG_REG_19__r0_bit_cnt_MASK 0x0000001fL
#define SC_DBG_REG_19__Reserved0_MASK 0xffffffe0L

// SC_DBG_REG_20
#define SC_DBG_REG_20__squadfifo_empty_MASK 0x00000001L
#define SC_DBG_REG_20__squadfifo_full_MASK 0x00000002L
#define SC_DBG_REG_20__dbsc_quadfifo_empty_MASK 0x00000004L
#define SC_DBG_REG_20__dbsc_quadfifo_full_MASK 0x00000008L
#define SC_DBG_REG_20__quadfifo_empty_MASK 0x00000010L
#define SC_DBG_REG_20__quadfifo_full_MASK 0x00000020L
#define SC_DBG_REG_20__quadzfifo_empty_MASK 0x00000040L
#define SC_DBG_REG_20__quadzfifo_full_MASK 0x00000080L
#define SC_DBG_REG_20__Reserved0_MASK 0xffffff00L

// SC_DBG_REG_21
#define SC_DBG_REG_21__ta_tr_quadcnt_MASK 0x0000001fL
#define SC_DBG_REG_21__ta_tr_lasttile_MASK 0x00000020L
#define SC_DBG_REG_21__ta_tr_stateid_MASK 0x000001c0L
#define SC_DBG_REG_21__ta_tr_eventid_MASK 0x00007e00L
#define SC_DBG_REG_21__ta_tr_event_MASK 0x00008000L
#define SC_DBG_REG_21__ta_tr_rts_MASK 0x00010000L
#define SC_DBG_REG_21__ta_tr_rtr_MASK 0x00020000L
#define SC_DBG_REG_21__quads_rdy_MASK 0x00040000L
#define SC_DBG_REG_21__last_quad_MASK 0x00080000L
#define SC_DBG_REG_21__quad_cnt_MASK 0x00f00000L
#define SC_DBG_REG_21__Reserved0_MASK 0xff000000L

// SC_DBG_REG_22
#define SC_DBG_REG_22__quad_cnt_5_MASK 0x00000001L
#define SC_DBG_REG_22__qp_rtr_MASK 0x00000002L
#define SC_DBG_REG_22__Reserved0_MASK 0xfffffffcL

// SC_DBG_REG_23
#define SC_DBG_REG_23__pdf_pipe0_empty_MASK 0x00000001L
#define SC_DBG_REG_23__pdf_pipe1_empty_MASK 0x00000002L
#define SC_DBG_REG_23__pdf_full_MASK 0x00000004L
#define SC_DBG_REG_23__pdf_pipe0_busy_MASK 0x00000008L
#define SC_DBG_REG_23__pdf_pipe1_busy_MASK 0x00000010L
#define SC_DBG_REG_23__qs_pipe0_empty_MASK 0x00000020L
#define SC_DBG_REG_23__qs_pipe1_empty_MASK 0x00000040L
#define SC_DBG_REG_23__Reserved2_MASK 0x00000180L
#define SC_DBG_REG_23__qs_pipe0_full_MASK 0x00000200L
#define SC_DBG_REG_23__qs_pipe1_full_MASK 0x00000400L
#define SC_DBG_REG_23__Reserved1_MASK 0x00001800L
#define SC_DBG_REG_23__qs_pipe0_busy_MASK 0x00002000L
#define SC_DBG_REG_23__qs_pipe1_busy_MASK 0x00004000L
#define SC_DBG_REG_23__Reserved0_MASK 0xffff8000L

// SC_DBG_REG_24
#define SC_DBG_REG_24__Reserved1_MASK 0x0000000fL
#define SC_DBG_REG_24__pkr_qd0_prim_misc_mx_PKR_PRIM_MISC_PA_ID_MASK 0x00000030L
#define SC_DBG_REG_24__pkr_qd1_prim_misc_mx_PKR_PRIM_MISC_PA_ID_MASK 0x000000c0L
#define SC_DBG_REG_24__Reserved0_MASK 0xffffe000L

// SC_DBG_REG_25
#define SC_DBG_REG_25__pkr_qd0_hit_MASK 0x00000001L
#define SC_DBG_REG_25__pkr_qd1_hit_MASK 0x00000002L
#define SC_DBG_REG_25__Reserved0_MASK 0x0000000cL
#define SC_DBG_REG_25__pkr_ds_end_of_vector_MASK 0x00000010L
#define SC_DBG_REG_25__pkr_qd0_first_MASK 0x00000020L
#define SC_DBG_REG_25__pkr_qd1_first_MASK 0x00000040L
#define SC_DBG_REG_25__pkr_curr_vector_contains_fpov_2_MASK 0x00000080L
#define SC_DBG_REG_25__pkr_curr_vector_contains_fpov_3_MASK 0x00000100L
#define SC_DBG_REG_25__pkr_ds_ctl_only_cmd_MASK 0x00000200L
#define SC_DBG_REG_25__pkr_curr_vector_contains_fpov_0_MASK 0x00000400L
#define SC_DBG_REG_25__pkr_curr_vector_contains_fpov_1_MASK 0x00000800L
#define SC_DBG_REG_25__pkr_send_row_MASK 0x00001000L
#define SC_DBG_REG_25__pkr_curr_row_qdcnt_MASK 0x0000e000L
#define SC_DBG_REG_25__pkr_curr_qds_per_vector_MASK 0x000f0000L
#define SC_DBG_REG_25__dbg_spi_full_fz_MASK 0x00100000L
#define SC_DBG_REG_25__dbg_bc_full_fz_MASK 0x00200000L
#define SC_DBG_REG_25__pkr_primdata_dealloc_0_MASK 0x01c00000L

// SC_DBG_REG_26
#define SC_DBG_REG_26__pkr_primdata_dealloc_0_MASK 0x00000001L
#define SC_DBG_REG_26__pkr_primdata_dealloc_1_MASK 0x0000000eL
#define SC_DBG_REG_26__pkr_curr_vector_contains_dealloc_0_MASK 0x00000010L
#define SC_DBG_REG_26__pkr_curr_vector_contains_dealloc_1_MASK 0x00000020L
#define SC_DBG_REG_26__pkr_curr_vector_contains_dealloc_2_MASK 0x00000040L
#define SC_DBG_REG_26__pkr_curr_vector_contains_dealloc_3_MASK 0x00000080L

// SC_DBG_REG_27
#define SC_DBG_REG_27__cb0_context_done_count_neq0_MASK 0x00000001L
#define SC_DBG_REG_27__cb1_context_done_count_neq0_MASK 0x00000002L
#define SC_DBG_REG_27__cb2_context_done_count_neq0_MASK 0x00000004L
#define SC_DBG_REG_27__cb3_context_done_count_neq0_MASK 0x00000008L
#define SC_DBG_REG_27__cb4_context_done_count_neq0_MASK 0x00000010L
#define SC_DBG_REG_27__cb0_eop_count_neq0_MASK 0x00000020L
#define SC_DBG_REG_27__cb1_eop_count_neq0_MASK 0x00000040L
#define SC_DBG_REG_27__cb2_eop_count_neq0_MASK 0x00000080L
#define SC_DBG_REG_27__cb3_eop_count_neq0_MASK 0x00000100L
#define SC_DBG_REG_27__cb4_eop_count_neq0_MASK 0x00000200L
#define SC_DBG_REG_27__cb0_sync_clean_MASK 0x00000400L
#define SC_DBG_REG_27__cb1_sync_clean_MASK 0x00000800L
#define SC_DBG_REG_27__cb2_sync_clean_MASK 0x00001000L
#define SC_DBG_REG_27__cb3_sync_clean_MASK 0x00002000L
#define SC_DBG_REG_27__cb4_sync_clean_MASK 0x00004000L
#define SC_DBG_REG_27__db0_sync_clean_MASK 0x00008000L
#define SC_DBG_REG_27__db1_sync_clean_MASK 0x00010000L
#define SC_DBG_REG_27__db2_sync_clean_MASK 0x00020000L
#define SC_DBG_REG_27__db3_sync_clean_MASK 0x00040000L
#define SC_DBG_REG_27__db4_sync_clean_MASK 0x00080000L
#define SC_DBG_REG_27__cpg_sync0_clean_MASK 0x00100000L
#define SC_DBG_REG_27__sync0_none_clean_MASK 0x00200000L
#define SC_DBG_REG_27__sync0_all_clean_MASK 0x00400000L
#define SC_DBG_REG_27__sync0_clean_count_MASK 0x00800000L
#define SC_DBG_REG_27__Reserved0_MASK 0xff000000L

// SC_DBG_REG_28
#define SC_DBG_REG_28__sync0_clean_count_MASK 0x00000003L
#define SC_DBG_REG_28__cpg_sync1_clean_MASK 0x00000004L
#define SC_DBG_REG_28__sync1_none_clean_MASK 0x00000008L
#define SC_DBG_REG_28__sync1_all_clean_MASK 0x00000010L
#define SC_DBG_REG_28__sync1_clean_count_MASK 0x000000e0L

// SC_DBG_REG_29
#define SC_DBG_REG_29__sclk_dyn_vld_MASK 0x00000001L
#define SC_DBG_REG_29__pa_select_MASK 0x00000006L
#define SC_DBG_REG_29__Reserved1_MASK 0x00000008L
#define SC_DBG_REG_29__ps_pa_sc_data_valid_MASK 0x00000010L
#define SC_DBG_REG_29__ps_pa0_sc_fifo_empty_MASK 0x00000020L
#define SC_DBG_REG_29__ps_pa1_sc_fifo_empty_MASK 0x00000040L
#define SC_DBG_REG_29__dp_eopg_MASK 0x00000080L
#define SC_DBG_REG_29__dp_event_MASK 0x00000100L
#define SC_DBG_REG_29__phase_MASK 0x00000600L
#define SC_DBG_REG_29__pw_ps_freeze_b_MASK 0x00000800L
#define SC_DBG_REG_29__ps_pa_sc_freeze_b_MASK 0x00001000L
#define SC_DBG_REG_29__ps_pff_we_MASK 0x00002000L
#define SC_DBG_REG_29__ps_zff_we_MASK 0x00004000L
#define SC_DBG_REG_29__pre_rts_MASK 0x00008000L
#define SC_DBG_REG_29__rts_d1_MASK 0x00010000L
#define SC_DBG_REG_29__rts_d2_MASK 0x00020000L
#define SC_DBG_REG_29__rts_d3_MASK 0x00040000L
#define SC_DBG_REG_29__ps_pse_rts_MASK 0x00080000L
#define SC_DBG_REG_29__pa_index_hp3d_OoO_MASK 0x00300000L
#define SC_DBG_REG_29__pa_index_p3d_OoO_MASK 0x00c00000L
#define SC_DBG_REG_29__Reserved0_MASK 0xff000000L

// SC_DBG_REG_30
#define SC_DBG_REG_30__pa_index_hp3d_IoO_MASK 0x00000003L
#define SC_DBG_REG_30__pa_index_p3d_IoO_MASK 0x0000000cL
#define SC_DBG_REG_30__ring_state_2to0_MASK 0x00000070L
#define SC_DBG_REG_30__multicycle_bubble_freeze_MASK 0x00000080L

// SC_DBG_REG_31
#define SC_DBG_REG_31__phase_d1_MASK 0x00000003L
#define SC_DBG_REG_31__event_mod_MASK 0x00000004L
#define SC_DBG_REG_31__event_id_mod_MASK 0x000001f8L
#define SC_DBG_REG_31__end_of_pkt_d1_MASK 0x00000200L
#define SC_DBG_REG_31__clip_prim_d1_MASK 0x00000400L
#define SC_DBG_REG_31__null_prim_mod_MASK 0x00000800L
#define SC_DBG_REG_31__first_prim_of_vector_0_d1_MASK 0x00001000L
#define SC_DBG_REG_31__first_prim_of_vector_1_d1_MASK 0x00002000L
#define SC_DBG_REG_31__dealloc_0_d1_MASK 0x0000c000L
#define SC_DBG_REG_31__dealloc_1_d1_MASK 0x00030000L
#define SC_DBG_REG_31__last_prim_of_vector_0_d1_MASK 0x00040000L
#define SC_DBG_REG_31__last_prim_of_vector_1_d1_MASK 0x00080000L
#define SC_DBG_REG_31__st_indx_d1_MASK 0x00700000L
#define SC_DBG_REG_31__first_prim_of_vector_2_d1_MASK 0x00800000L
#define SC_DBG_REG_31__Reserved0_MASK 0xff000000L

// SC_DBG_REG_32
#define SC_DBG_REG_32__first_prim_of_vector_3_d1_MASK 0x00000001L
#define SC_DBG_REG_32__dealloc_2_d1_MASK 0x00000006L
#define SC_DBG_REG_32__dealloc_3_d1_MASK 0x00000018L
#define SC_DBG_REG_32__last_prim_of_vector_2_d1_MASK 0x00000020L
#define SC_DBG_REG_32__last_prim_of_vector_3_d1_MASK 0x00000040L
#define SC_DBG_REG_32__ts_event_fifo_full_MASK 0x00000080L

// SC_DBG_REG_33
#define SC_DBG_REG_33__pa0_ps_data_send_MASK 0x00000001L
#define SC_DBG_REG_33__ps_pa0_sc_fifo_empty_MASK 0x00000002L
#define SC_DBG_REG_33__pa1_ps_data_send_MASK 0x00000004L
#define SC_DBG_REG_33__ps_pa1_sc_fifo_empty_MASK 0x00000008L
#define SC_DBG_REG_33__busy_processing_multicycle_prim_MASK 0x00000010L
#define SC_DBG_REG_33__busy_cnt_MASK 0x00003fe0L
#define SC_DBG_REG_33__ctx_done_fifo_empty_MASK 0x00004000L
#define SC_DBG_REG_33__pa2_ps_data_send_MASK 0x00008000L
#define SC_DBG_REG_33__ps_pa2_sc_fifo_empty_MASK 0x00010000L
#define SC_DBG_REG_33__pa3_ps_data_send_MASK 0x00020000L
#define SC_DBG_REG_33__ps_pa3_sc_fifo_empty_MASK 0x00040000L
#define SC_DBG_REG_33__scb_busy_MASK 0x00080000L
#define SC_DBG_REG_33__scf_scb_interface_busy_MASK 0x00100000L
#define SC_DBG_REG_33__backend_busy_MASK 0x00200000L
#define SC_DBG_REG_33__bm_busy_MASK 0x00400000L
#define SC_DBG_REG_33__se_rb_active_pipe_mask_MASK 0x00800000L
#define SC_DBG_REG_33__Reserved0_MASK 0xff000000L

// SC_DBG_REG_34
#define SC_DBG_REG_34__se_rb_active_pipe_mask_MASK 0x0000007fL
#define SC_DBG_REG_34__ts_event_fifo_empty_MASK 0x00000080L
#define SC_DBG_REG_34__Reserved0_MASK 0xffffff00L

// SC_DBG_REG_35
#define SC_DBG_REG_35__rc_rtr_dly_MASK 0x00000001L
#define SC_DBG_REG_35__zff_pw_full_d1_MASK 0x00000002L
#define SC_DBG_REG_35__pff_pw_full_d1_MASK 0x00000004L
#define SC_DBG_REG_35__pipe_freeze_b_MASK 0x00000008L
#define SC_DBG_REG_35__prim_rts_MASK 0x00000010L
#define SC_DBG_REG_35__next_prim_rts_dly_MASK 0x00000020L
#define SC_DBG_REG_35__next_prim_rtr_dly_MASK 0x00000040L
#define SC_DBG_REG_35__pre_stage1_rts_d1_MASK 0x00000080L
#define SC_DBG_REG_35__stage0_rts_MASK 0x00000100L
#define SC_DBG_REG_35__phase_rts_dly_MASK 0x00000200L
#define SC_DBG_REG_35__end_of_prim_s1_dly_MASK 0x00000400L
#define SC_DBG_REG_35__pass_empty_prim_s1_MASK 0x00000800L
#define SC_DBG_REG_35__event_s1_MASK 0x00001000L
#define SC_DBG_REG_35__event_id_s1_MASK 0x0007e000L
#define SC_DBG_REG_35__Reserved0_MASK 0xfff80000L

// SC_DBG_REG_36
#define SC_DBG_REG_36__Reserved0_MASK 0xffffffffL

// SC_DBG_REG_37
#define SC_DBG_REG_37__x_curr_s1_MASK 0x00001fffL
#define SC_DBG_REG_37__y_curr_s1_MASK 0x00ffe000L
#define SC_DBG_REG_37__Reserved0_MASK 0xff000000L

// SC_DBG_REG_38
#define SC_DBG_REG_38__y_curr_s1_MASK 0x00000003L
#define SC_DBG_REG_38__x_dir_s1_MASK 0x00000004L
#define SC_DBG_REG_38__y_dir_s1_MASK 0x00000008L
#define SC_DBG_REG_38__Reserved0_MASK 0xffff0000L

// SC_DBG_REG_39
#define SC_DBG_REG_39__supertile_mask_debug_15to0_MASK 0x0000ffffL
#define SC_DBG_REG_39__Reserved0_MASK 0xffff0000L

// SC_DBG_REG_40
#define SC_DBG_REG_40__pw_bm_rts_and_n_pw_bm_rtr_MASK 0x00000001L
#define SC_DBG_REG_40__pw_bm_rts_and_n_po_rts_MASK 0x00000002L
#define SC_DBG_REG_40__po_rts_and_n_po_rtr_MASK 0x00000004L
#define SC_DBG_REG_40__po_bm_rts_and_n_po_bm_rtr_MASK 0x00000008L
#define SC_DBG_REG_40__bm_be0_rts_and_n_bm_be0_rtr_MASK 0x00000010L
#define SC_DBG_REG_40__bm_be1_rts_and_n_bm_be1_rtr_MASK 0x00000020L
#define SC_DBG_REG_40__pw_bm_rts_and_po_rts_and_pff_bm_empty_MASK 0x00000040L
#define SC_DBG_REG_40__be0_db0_has_last_tile_in_supertile_lit_tile_MASK 0x00000080L
#define SC_DBG_REG_40__be0_db0_has_last_tile_in_supertile_MASK 0x00000100L
#define SC_DBG_REG_40__be0_db1_has_last_tile_in_supertile_lit_tile_MASK 0x00000200L
#define SC_DBG_REG_40__be0_db1_has_last_tile_in_supertile_MASK 0x00000400L
#define SC_DBG_REG_40__backend0_tile_mask_zero_not_event_MASK 0x00000800L
#define SC_DBG_REG_40__backend0_tile_mask_zero_MASK 0x00001000L
#define SC_DBG_REG_40__be1_db0_has_last_tile_in_supertile_lit_tile_MASK 0x00002000L
#define SC_DBG_REG_40__be1_db0_has_last_tile_in_supertile_MASK 0x00004000L
#define SC_DBG_REG_40__be1_db1_has_last_tile_in_supertile_lit_tile_MASK 0x00008000L
#define SC_DBG_REG_40__be1_db1_has_last_tile_in_supertile_MASK 0x00010000L
#define SC_DBG_REG_40__backend1_tile_mask_zero_not_event_MASK 0x00020000L
#define SC_DBG_REG_40__backend1_tile_mask_zero_MASK 0x00040000L
#define SC_DBG_REG_40__Reserved0_MASK 0xfff80000L

// SC_DBG_REG_41
#define SC_DBG_REG_41__Reserved0_MASK 0xffffffffL

// SC_DBG_REG_42
#define SC_DBG_REG_42__bm_busy_MASK 0x00000001L
#define SC_DBG_REG_42__fifo_backend0_idle_MASK 0x00000002L
#define SC_DBG_REG_42__fifo_backend1_idle_MASK 0x00000004L
#define SC_DBG_REG_42__po_bm_stage_idle_MASK 0x00000008L
#define SC_DBG_REG_42__pw_bm_event_MASK 0x00000010L
#define SC_DBG_REG_42__pw_bm_last_supertile_of_prim_MASK 0x00000020L
#define SC_DBG_REG_42__pw_bm_pass_empty_prim_MASK 0x00000040L
#define SC_DBG_REG_42__pff_bm_empty_MASK 0x00000080L
#define SC_DBG_REG_42__bm_be0_db0_has_last_tile_in_supertile_MASK 0x00000100L
#define SC_DBG_REG_42__event_pipe_id_sh0_MASK 0x00000600L
#define SC_DBG_REG_42__event_pipe_id_sh1_MASK 0x00001800L
#define SC_DBG_REG_42__Reserved0_MASK 0xffffe000L

// SC_DBG_REG_43
#define SC_DBG_REG_43__ps_busy_MASK 0x00000001L
#define SC_DBG_REG_43__ps_pm_backend_busy_MASK 0x00000002L
#define SC_DBG_REG_43__ps_pm_bm_busy_MASK 0x00000004L
#define SC_DBG_REG_43__ps_pm_arb_pa_sc_busy_MASK 0x00000008L
#define SC_DBG_REG_43__ps_pm_arb_sc_busy_MASK 0x00000010L
#define SC_DBG_REG_43__ps_pm_scf_scb_interface_busy_MASK 0x00000020L
#define SC_DBG_REG_43__ps_pm_scb_busy_MASK 0x00000040L
#define SC_DBG_REG_43__ctx_done_fifo_empty_MASK 0x00000080L
#define SC_DBG_REG_43__ts_event_fifo_empty_MASK 0x00000100L
#define SC_DBG_REG_43__ps_pa0_sc_fifo_empty_MASK 0x00000200L
#define SC_DBG_REG_43__ps_pa1_sc_fifo_empty_MASK 0x00000400L
#define SC_DBG_REG_43__ps_pa2_sc_fifo_empty_MASK 0x00000800L
#define SC_DBG_REG_43__ps_pa3_sc_fifo_empty_MASK 0x00001000L
#define SC_DBG_REG_43__ta0_pm_quadff_empty_MASK 0x00002000L
#define SC_DBG_REG_43__ta1_pm_quadff_empty_MASK 0x00004000L
#define SC_DBG_REG_43__ta0_pm_dbquadff_empty_MASK 0x00008000L
#define SC_DBG_REG_43__ta1_pm_dbquadff_empty_MASK 0x00010000L
#define SC_DBG_REG_43__qp0_pm_tileff_empty_MASK 0x00020000L
#define SC_DBG_REG_43__qp1_pm_tileff_empty_MASK 0x00040000L
#define SC_DBG_REG_43__qp0_pm_dbtileff_empty_MASK 0x00080000L
#define SC_DBG_REG_43__qp1_pm_dbtileff_empty_MASK 0x00100000L
#define SC_DBG_REG_43__pff_bm_empty_MASK 0x00200000L
#define SC_DBG_REG_43__pw_bm_rtr_MASK 0x00400000L
#define SC_DBG_REG_43__pw_bm_rts_MASK 0x00800000L
#define SC_DBG_REG_43__Reserved0_MASK 0xff000000L

// SC_DBG_REG_44
#define SC_DBG_REG_44__tp_qz_freeze_b_MASK 0x00000001L
#define SC_DBG_REG_44__ef_tp_event_MASK 0x00000002L
#define SC_DBG_REG_44__send_tile_MASK 0x00000004L
#define SC_DBG_REG_44__need_to_send_MASK 0x00000008L
#define SC_DBG_REG_44__num_sent_tiles_MASK 0x000000f0L
#define SC_DBG_REG_44__remaining_mask_MASK 0x00000100L
#define SC_DBG_REG_44__ef_tp_last_supertile_of_prim_MASK 0x00000200L
#define SC_DBG_REG_44__ef_tp_pass_empty_prim_MASK 0x00000400L
#define SC_DBG_REG_44__ef_tp_db_has_ordercull_entry_MASK 0x00000800L
#define SC_DBG_REG_44__ef_tp_db_has_last_tile_in_supertile_MASK 0x00001000L
#define SC_DBG_REG_44__last_supertile_of_prim_MASK 0x00002000L
#define SC_DBG_REG_44__last_tile_of_supertile_MASK 0x00004000L
#define SC_DBG_REG_44__s0_idle_MASK 0x00008000L
#define SC_DBG_REG_44__s1_idle_MASK 0x00010000L
#define SC_DBG_REG_44__s2_idle_MASK 0x00020000L
#define SC_DBG_REG_44__ef_tp_rts_and_n_ef_tp_rtr_MASK 0x00040000L
#define SC_DBG_REG_44__tp_qz_tile_rts_and_n_tp_qz_tile_rtr_MASK 0x00080000L
#define SC_DBG_REG_44__ef_keep_rts_and_n_ef_keep_rtr_MASK 0x00100000L
#define SC_DBG_REG_44__s0_rts_and_n_s0_rtr_MASK 0x00200000L
#define SC_DBG_REG_44__s1_rts_and_n_s1_rtr_MASK 0x00400000L
#define SC_DBG_REG_44__s2_rts_and_n_s2_rtr_MASK 0x00800000L
#define SC_DBG_REG_44__Reserved0_MASK 0xff000000L

// SC_DBG_REG_45
#define SC_DBG_REG_45__z_tc_exp_MASK 0x000001ffL
#define SC_DBG_REG_45__qz_out_backface_MASK 0x00000200L
#define SC_DBG_REG_45__qm_db_id_MASK 0x00000c00L
#define SC_DBG_REG_45__qm_z_mask_needed_MASK 0x00001000L
#define SC_DBG_REG_45__qm_valid_MASK 0x00002000L
#define SC_DBG_REG_45__qm_covered_MASK 0x00004000L
#define SC_DBG_REG_45__qm_event_id_MASK 0x001f8000L
#define SC_DBG_REG_45__qm_event_MASK 0x00200000L
#define SC_DBG_REG_45__Reserved0_MASK 0xffc00000L

// SC_DBG_REG_46
#define SC_DBG_REG_46__qz_out_state_id_MASK 0x00000007L
#define SC_DBG_REG_46__qz_out_multi_sample_MASK 0x00000008L
#define SC_DBG_REG_46__int_freeze_b_MASK 0x00000010L
#define SC_DBG_REG_46__valid_MASK 0x00000020L
#define SC_DBG_REG_46__valid_out_MASK 0x00000040L
#define SC_DBG_REG_46__Reserved0_MASK 0xffffff80L

// SC_DBG_REG_47
#define SC_DBG_REG_47__r0_mask_MASK 0x0000ffffL
#define SC_DBG_REG_47__Reserved0_MASK 0xffff0000L

// SC_DBG_REG_48
#define SC_DBG_REG_48__r0_qd_picker_mask_MASK 0x000000ffL
#define SC_DBG_REG_48__Reserved0_MASK 0xffffff00L

// SC_DBG_REG_49
#define SC_DBG_REG_49__r0_mask_MASK 0x0000ffffL
#define SC_DBG_REG_49__r0_qd_picker_mask_MASK 0x00ff0000L
#define SC_DBG_REG_49__Reserved0_MASK 0xff000000L

// SC_DBG_REG_50
#define SC_DBG_REG_50__r0_qd_picker_mask_MASK 0x000000ffL
#define SC_DBG_REG_50__Reserved0_MASK 0xffffff00L

// SC_DBG_REG_51
#define SC_DBG_REG_51__tilefifo_empty_MASK 0x00000001L
#define SC_DBG_REG_51__tilefifo_full_MASK 0x00000002L
#define SC_DBG_REG_51__tile_mask_fifo_empty_MASK 0x00000004L
#define SC_DBG_REG_51__tile_mask_fifo_full_MASK 0x00000008L
#define SC_DBG_REG_51__rslt_fifo_empty_MASK 0x00000010L
#define SC_DBG_REG_51__rslt_fifo_full_MASK 0x00000020L
#define SC_DBG_REG_51__pop_fifo_r0_MASK 0x00000040L
#define SC_DBG_REG_51__r0_last_tile_of_prim_MASK 0x00000080L
#define SC_DBG_REG_51__last_quad_MASK 0x00000100L
#define SC_DBG_REG_51__rslt_r0_SC_CR_MSAA_NUM_SAMPLES_MASK 0x00000e00L
#define SC_DBG_REG_51__rslt_r0_SC_CR_TILE_RATE_MASK 0x00001000L
#define SC_DBG_REG_51__rslt_r0_SC_CR_WOE_MASK 0x00002000L
#define SC_DBG_REG_51__rslt_r0_SC_CR_KILL_PIX_MASK 0x00004000L
#define SC_DBG_REG_51__rslt_r0_SC_TD_ZMASK_NEEDED_MASK 0x00008000L
#define SC_DBG_REG_51__qs_quad0_valid_MASK 0x00010000L
#define SC_DBG_REG_51__qs_quad1_valid_MASK 0x00020000L
#define SC_DBG_REG_51__qs_quad2_valid_MASK 0x00040000L
#define SC_DBG_REG_51__qs_quad3_valid_MASK 0x00080000L
#define SC_DBG_REG_51__qd_y_MASK 0x00300000L
#define SC_DBG_REG_51__qd_x_MASK 0x00c00000L
#define SC_DBG_REG_51__Reserved0_MASK 0xff000000L

// SC_DBG_REG_52
#define SC_DBG_REG_52__r0_bit_cnt_MASK 0x0000001fL
#define SC_DBG_REG_52__Reserved0_MASK 0xffffffe0L

// SC_DBG_REG_53
#define SC_DBG_REG_53__squadfifo_empty_MASK 0x00000001L
#define SC_DBG_REG_53__squadfifo_full_MASK 0x00000002L
#define SC_DBG_REG_53__dbsc_quadfifo_empty_MASK 0x00000004L
#define SC_DBG_REG_53__dbsc_quadfifo_full_MASK 0x00000008L
#define SC_DBG_REG_53__quadfifo_empty_MASK 0x00000010L
#define SC_DBG_REG_53__quadfifo_full_MASK 0x00000020L
#define SC_DBG_REG_53__quadzfifo_empty_MASK 0x00000040L
#define SC_DBG_REG_53__quadzfifo_full_MASK 0x00000080L
#define SC_DBG_REG_53__Reserved0_MASK 0xffffff00L

// SC_DBG_REG_54
#define SC_DBG_REG_54__ta_tr_quadcnt_MASK 0x0000001fL
#define SC_DBG_REG_54__ta_tr_lasttile_MASK 0x00000020L
#define SC_DBG_REG_54__ta_tr_stateid_MASK 0x000001c0L
#define SC_DBG_REG_54__ta_tr_eventid_MASK 0x00007e00L
#define SC_DBG_REG_54__ta_tr_event_MASK 0x00008000L
#define SC_DBG_REG_54__ta_tr_rts_MASK 0x00010000L
#define SC_DBG_REG_54__ta_tr_rtr_MASK 0x00020000L
#define SC_DBG_REG_54__quads_rdy_MASK 0x00040000L
#define SC_DBG_REG_54__last_quad_MASK 0x00080000L
#define SC_DBG_REG_54__quad_cnt_MASK 0x00f00000L
#define SC_DBG_REG_54__Reserved0_MASK 0xff000000L

// SC_DBG_REG_55
#define SC_DBG_REG_55__quad_cnt_5_MASK 0x00000001L
#define SC_DBG_REG_55__qp_rtr_MASK 0x00000002L
#define SC_DBG_REG_55__Reserved0_MASK 0xfffffffcL

// SC_DBG_REG_56
#define SC_DBG_REG_56__op_oc_0_push_MASK 0x00000001L
#define SC_DBG_REG_56__op_oc_0_dbid_MASK 0x00000006L
#define SC_DBG_REG_56__Reserved2_MASK 0x00000038L
#define SC_DBG_REG_56__n_op_oc_stall_MASK 0x00000040L
#define SC_DBG_REG_56__qp_oc_0_rts_MASK 0x00000080L
#define SC_DBG_REG_56__qp_oc_0_val_MASK 0x00000100L
#define SC_DBG_REG_56__qp_oc_0_rtr_MASK 0x00000200L
#define SC_DBG_REG_56__Reserved1_MASK 0x0000fc00L
#define SC_DBG_REG_56__qp_oc_1_rts_MASK 0x00010000L
#define SC_DBG_REG_56__qp_oc_1_val_MASK 0x00020000L
#define SC_DBG_REG_56__qp_oc_1_rtr_MASK 0x00040000L
#define SC_DBG_REG_56__Reserved0_MASK 0xfff80000L

// SC_DBG_REG_57
#define SC_DBG_REG_57__pre_cull_0_empty_MASK 0x00000001L
#define SC_DBG_REG_57__pre_cull_1_empty_MASK 0x00000002L
#define SC_DBG_REG_57__Reserved2_MASK 0x00000004L
#define SC_DBG_REG_57__pre_cull_1_full_MASK 0x00000008L
#define SC_DBG_REG_57__pre_cull_0_full_MASK 0x00000010L
#define SC_DBG_REG_57__cullrslt_0_empty_MASK 0x00000020L
#define SC_DBG_REG_57__cullrslt_0_full_MASK 0x00000040L
#define SC_DBG_REG_57__cullrslt_1_empty_MASK 0x00000080L
#define SC_DBG_REG_57__cullrslt_1_full_MASK 0x00000100L
#define SC_DBG_REG_57__Reserved1_MASK 0x00001e00L
#define SC_DBG_REG_57__pre_cull_0_dbid_MASK 0x00006000L
#define SC_DBG_REG_57__pre_cull_1_dbid_MASK 0x00018000L
#define SC_DBG_REG_57__Reserved0_MASK 0xfffe0000L

// SC_DBG_REG_58
#define SC_DBG_REG_58__post_cull_0_empty_MASK 0x00000001L
#define SC_DBG_REG_58__post_cull_1_empty_MASK 0x00000002L
#define SC_DBG_REG_58__Reserved1_MASK 0x0000000cL
#define SC_DBG_REG_58__post_cull_full_MASK 0x00000010L
#define SC_DBG_REG_58__oc_tr_0_rts_MASK 0x00000020L
#define SC_DBG_REG_58__oc_tr_0_dbid_MASK 0x000000c0L
#define SC_DBG_REG_58__oc_tr_0_rtr_MASK 0x00000100L
#define SC_DBG_REG_58__oc_tr_1_rts_MASK 0x00000200L
#define SC_DBG_REG_58__oc_tr_1_dbid_MASK 0x00000c00L
#define SC_DBG_REG_58__oc_tr_1_rtr_MASK 0x00001000L
#define SC_DBG_REG_58__Reserved0_MASK 0xffffe000L

// SC_DBG_REG_59
#define SC_DBG_REG_59__qfifo_re0_MASK 0x00000001L
#define SC_DBG_REG_59__qfifo_re1_MASK 0x00000002L
#define SC_DBG_REG_59__empty0_MASK 0x00000004L
#define SC_DBG_REG_59__empty1_MASK 0x00000008L
#define SC_DBG_REG_59__tr_pk_0_valid_MASK 0x00000010L
#define SC_DBG_REG_59__tr_pk_1_valid_MASK 0x00000020L
#define SC_DBG_REG_59__quad1_rtr_MASK 0x00000040L
#define SC_DBG_REG_59__quad0_rts_MASK 0x00000080L
#define SC_DBG_REG_59__quad1_rts_MASK 0x00000200L
#define SC_DBG_REG_59__quad0_drop_MASK 0x00000400L
#define SC_DBG_REG_59__quad1_drop_MASK 0x00000800L
#define SC_DBG_REG_59__quad0_ta0_qd0_rtr_MASK 0x00001000L
#define SC_DBG_REG_59__quad0_ta0_qd1_rtr_MASK 0x00002000L
#define SC_DBG_REG_59__quad0_ta1_qd0_rtr_MASK 0x00004000L
#define SC_DBG_REG_59__quad0_ta1_qd1_rtr_MASK 0x00008000L
#define SC_DBG_REG_59__quad1_ta0_qd0_rtr_MASK 0x00010000L
#define SC_DBG_REG_59__quad1_ta0_qd1_rtr_MASK 0x00020000L
#define SC_DBG_REG_59__quad1_ta1_qd0_rtr_MASK 0x00040000L
#define SC_DBG_REG_59__quad1_ta1_qd1_rtr_MASK 0x00080000L
#define SC_DBG_REG_59__quad0_import_z_MASK 0x00100000L
#define SC_DBG_REG_59__quad1_import_z_MASK 0x00200000L
#define SC_DBG_REG_59__quad0_stateid_1to0_MASK 0x00c00000L
#define SC_DBG_REG_59__Reserved0_MASK 0xff000000L

// SC_DBG_REG_60
#define SC_DBG_REG_60__quad0_stateid_2_MASK 0x00000001L
#define SC_DBG_REG_60__quad1_stateid_MASK 0x0000000eL
#define SC_DBG_REG_60__qfifo0_event_MASK 0x00000010L
#define SC_DBG_REG_60__qfifo1_event_MASK 0x00000020L
#define SC_DBG_REG_60__Reserved0_MASK 0xffffffc0L

// SC_DBG_REG_61
#define SC_DBG_REG_61__oc_tr_0_rts_and_n_oc_tr_0_rtr_MASK 0x00000001L
#define SC_DBG_REG_61__oc_tr_1_rts_and_n_oc_tr_1_rtr_MASK 0x00000002L
#define SC_DBG_REG_61__ta0_tr_rts_and_n_ta0_tr_rtr_MASK 0x00000004L
#define SC_DBG_REG_61__ta1_tr_rts_and_n_ta1_tr_rtr_MASK 0x00000008L
#define SC_DBG_REG_61__n_empty1_and_n_tr_pk_1_rtr_MASK 0x00000010L
#define SC_DBG_REG_61__n_empty0_and_n_tr_pk_0_rtr_MASK 0x00000020L
#define SC_DBG_REG_61__n_empty0_and_n_empty1_and_qfifo1_stall_MASK 0x00000040L
#define SC_DBG_REG_61__quad0_rts_and_n_quad0_rtr_MASK 0x00000080L
#define SC_DBG_REG_61__quad1_rts_and_n_quad1_rtr_MASK 0x00000100L
#define SC_DBG_REG_61__ta0_qd1_rts_and_n_ta0_qd1_rtr_MASK 0x00000200L
#define SC_DBG_REG_61__ta0_qd0_rts_and_n_ta0_qd0_rtr_MASK 0x00000400L
#define SC_DBG_REG_61__ta1_qd1_rts_and_n_ta1_qd1_rtr_MASK 0x00000800L
#define SC_DBG_REG_61__ta1_qd0_rts_and_n_ta1_qd0_rtr_MASK 0x00001000L
#define SC_DBG_REG_61__Reserved0_MASK 0xffffe000L

// SC_DBG_REG_62
#define SC_DBG_REG_62__ta0_tr_rts_MASK 0x00000001L
#define SC_DBG_REG_62__ta0_tr_event_MASK 0x00000002L
#define SC_DBG_REG_62__ta0_tr_eventid_MASK 0x000000fcL
#define SC_DBG_REG_62__ta0_tr_quadcnt_MASK 0x00001f00L
#define SC_DBG_REG_62__ta0_tr_lastquad_MASK 0x00002000L
#define SC_DBG_REG_62__ta0_tr_lasttile_MASK 0x00004000L
#define SC_DBG_REG_62__ta0_tr_rtr_MASK 0x00008000L
#define SC_DBG_REG_62__Reserved0_MASK 0xffff0000L

// SC_DBG_REG_63
#define SC_DBG_REG_63__ta1_tr_rts_MASK 0x00000001L
#define SC_DBG_REG_63__ta1_tr_event_MASK 0x00000002L
#define SC_DBG_REG_63__ta1_tr_eventid_MASK 0x000000fcL
#define SC_DBG_REG_63__ta1_tr_quadcnt_MASK 0x00001f00L
#define SC_DBG_REG_63__ta1_tr_lastquad_MASK 0x00002000L
#define SC_DBG_REG_63__ta1_tr_lasttile_MASK 0x00004000L
#define SC_DBG_REG_63__ta1_tr_rtr_MASK 0x00008000L
#define SC_DBG_REG_63__Reserved0_MASK 0xffff0000L

// WD_DBG_REG_0
#define WD_DBG_REG_0__wd_busy_extended_MASK 0x00000001L
#define WD_DBG_REG_0__wd_nodma_busy_extended_MASK 0x00000002L
#define WD_DBG_REG_0__wd_busy_MASK 0x00000004L
#define WD_DBG_REG_0__wd_nodma_busy_MASK 0x00000008L
#define WD_DBG_REG_0__rbiu_busy_MASK 0x00000010L
#define WD_DBG_REG_0__spl_dma_busy_MASK 0x00000020L
#define WD_DBG_REG_0__spl_di_busy_MASK 0x00000040L
#define WD_DBG_REG_0__vgt0_active_q_MASK 0x00000080L
#define WD_DBG_REG_0__vgt1_active_q_MASK 0x00000100L
#define WD_DBG_REG_0__spl_dma_p1_busy_MASK 0x00000200L
#define WD_DBG_REG_0__rbiu_dr_p1_fifo_busy_MASK 0x00000400L
#define WD_DBG_REG_0__rbiu_di_p1_fifo_busy_MASK 0x00000800L
#define WD_DBG_REG_0__Reserved2_MASK 0x00001000L
#define WD_DBG_REG_0__rbiu_dr_fifo_busy_MASK 0x00002000L
#define WD_DBG_REG_0__rbiu_spl_dr_valid_MASK 0x00004000L
#define WD_DBG_REG_0__spl_rbiu_dr_read_MASK 0x00008000L
#define WD_DBG_REG_0__Reserved1_MASK 0x00010000L
#define WD_DBG_REG_0__rbiu_di_fifo_busy_MASK 0x00020000L
#define WD_DBG_REG_0__rbiu_spl_di_valid_MASK 0x00040000L
#define WD_DBG_REG_0__spl_rbiu_di_read_MASK 0x00080000L
#define WD_DBG_REG_0__se0_synced_q_MASK 0x00100000L
#define WD_DBG_REG_0__se1_synced_q_MASK 0x00200000L
#define WD_DBG_REG_0__se2_synced_q_MASK 0x00400000L
#define WD_DBG_REG_0__se3_synced_q_MASK 0x00800000L
#define WD_DBG_REG_0__Reserved0_MASK 0xff000000L

// WD_DBG_REG_1
#define WD_DBG_REG_1__reg_clk_busy_MASK 0x00000001L
#define WD_DBG_REG_1__input_clk_busy_MASK 0x00000002L
#define WD_DBG_REG_1__core_clk_busy_MASK 0x00000004L
#define WD_DBG_REG_1__vgt2_active_q_MASK 0x00000008L
#define WD_DBG_REG_1__sclk_reg_vld_MASK 0x00000010L
#define WD_DBG_REG_1__sclk_input_vld_MASK 0x00000020L
#define WD_DBG_REG_1__sclk_core_vld_MASK 0x00000040L
#define WD_DBG_REG_1__vgt3_active_q_MASK 0x00000080L
#define WD_DBG_REG_1__grbm_fifo_empty_MASK 0x00000100L
#define WD_DBG_REG_1__grbm_fifo_full_MASK 0x00000200L
#define WD_DBG_REG_1__grbm_fifo_we_MASK 0x00000400L
#define WD_DBG_REG_1__grbm_fifo_re_MASK 0x00000800L
#define WD_DBG_REG_1__draw_initiator_valid_q_MASK 0x00001000L
#define WD_DBG_REG_1__event_initiator_valid_q_MASK 0x00002000L
#define WD_DBG_REG_1__event_addr_valid_q_MASK 0x00004000L
#define WD_DBG_REG_1__dma_request_valid_q_MASK 0x00008000L
#define WD_DBG_REG_1__Reserved1_MASK 0x00010000L
#define WD_DBG_REG_1__min_indx_valid_q_MASK 0x00020000L
#define WD_DBG_REG_1__max_indx_valid_q_MASK 0x00040000L
#define WD_DBG_REG_1__indx_offset_valid_q_MASK 0x00080000L
#define WD_DBG_REG_1__grbm_fifo_rdata_reg_id_0_MASK 0x00100000L
#define WD_DBG_REG_1__grbm_fifo_rdata_reg_id_1_MASK 0x00200000L
#define WD_DBG_REG_1__grbm_fifo_rdata_reg_id_2_MASK 0x00400000L
#define WD_DBG_REG_1__grbm_fifo_rdata_reg_id_3_MASK 0x00800000L
#define WD_DBG_REG_1__Reserved0_MASK 0xff000000L

// WD_DBG_REG_2
#define WD_DBG_REG_2__grbm_fifo_rdata_reg_id_4_MASK 0x00000001L
#define WD_DBG_REG_2__grbm_fifo_rdata_state_0_MASK 0x00000002L
#define WD_DBG_REG_2__grbm_fifo_rdata_state_1_MASK 0x00000004L
#define WD_DBG_REG_2__grbm_fifo_rdata_state_2_MASK 0x00000008L
#define WD_DBG_REG_2__free_cnt_q_0_MASK 0x00000010L
#define WD_DBG_REG_2__free_cnt_q_1_MASK 0x00000020L
#define WD_DBG_REG_2__free_cnt_q_2_MASK 0x00000040L
#define WD_DBG_REG_2__free_cnt_q_3_MASK 0x00000080L
#define WD_DBG_REG_2__free_cnt_q_4_MASK 0x00000100L
#define WD_DBG_REG_2__free_cnt_q_5_MASK 0x00000200L
#define WD_DBG_REG_2__rbiu_di_fifo_we_MASK 0x00000400L
#define WD_DBG_REG_2__rbiu_dr_fifo_we_MASK 0x00000800L
#define WD_DBG_REG_2__rbiu_di_fifo_empty_MASK 0x00001000L
#define WD_DBG_REG_2__rbiu_di_fifo_full_MASK 0x00002000L
#define WD_DBG_REG_2__rbiu_dr_fifo_empty_MASK 0x00004000L
#define WD_DBG_REG_2__rbiu_dr_fifo_full_MASK 0x00008000L
#define WD_DBG_REG_2__p1_grbm_fifo_empty_MASK 0x00010000L
#define WD_DBG_REG_2__p1_grbm_fifo_full_MASK 0x00020000L
#define WD_DBG_REG_2__p1_grbm_fifo_we_MASK 0x00040000L
#define WD_DBG_REG_2__p1_grbm_fifo_re_MASK 0x00080000L
#define WD_DBG_REG_2__p1_draw_initiator_valid_q_MASK 0x00100000L
#define WD_DBG_REG_2__p1_event_initiator_valid_q_MASK 0x00200000L
#define WD_DBG_REG_2__p1_event_addr_valid_q_MASK 0x00400000L
#define WD_DBG_REG_2__p1_dma_request_valid_q_MASK 0x00800000L
#define WD_DBG_REG_2__Reserved0_MASK 0xff000000L

// WD_DBG_REG_3
#define WD_DBG_REG_3__Reserved1_MASK 0x00000001L
#define WD_DBG_REG_3__p1_min_indx_valid_q_MASK 0x00000002L
#define WD_DBG_REG_3__p1_max_indx_valid_q_MASK 0x00000004L
#define WD_DBG_REG_3__p1_indx_offset_valid_q_MASK 0x00000008L
#define WD_DBG_REG_3__p1_grbm_fifo_rdata_reg_id_0_MASK 0x00000010L
#define WD_DBG_REG_3__p1_grbm_fifo_rdata_reg_id_1_MASK 0x00000020L
#define WD_DBG_REG_3__p1_grbm_fifo_rdata_reg_id_2_MASK 0x00000040L
#define WD_DBG_REG_3__p1_grbm_fifo_rdata_reg_id_3_MASK 0x00000080L
#define WD_DBG_REG_3__p1_grbm_fifo_rdata_reg_id_4_MASK 0x00000100L
#define WD_DBG_REG_3__p1_grbm_fifo_rdata_state_5_MASK 0x00000200L
#define WD_DBG_REG_3__p1_grbm_fifo_rdata_state_6_MASK 0x00000400L
#define WD_DBG_REG_3__p1_grbm_fifo_rdata_state_7_MASK 0x00000800L
#define WD_DBG_REG_3__p1_free_cnt_q_0_MASK 0x00001000L
#define WD_DBG_REG_3__p1_free_cnt_q_1_MASK 0x00002000L
#define WD_DBG_REG_3__p1_free_cnt_q_2_MASK 0x00004000L
#define WD_DBG_REG_3__p1_free_cnt_q_3_MASK 0x00008000L
#define WD_DBG_REG_3__p1_free_cnt_q_4_MASK 0x00010000L
#define WD_DBG_REG_3__p1_free_cnt_q_5_MASK 0x00020000L
#define WD_DBG_REG_3__p1_rbiu_di_fifo_we_MASK 0x00040000L
#define WD_DBG_REG_3__p1_rbiu_dr_fifo_we_MASK 0x00080000L
#define WD_DBG_REG_3__p1_rbiu_di_fifo_empty_MASK 0x00100000L
#define WD_DBG_REG_3__p1_rbiu_di_fifo_full_MASK 0x00200000L
#define WD_DBG_REG_3__p1_rbiu_dr_fifo_empty_MASK 0x00400000L
#define WD_DBG_REG_3__p1_rbiu_dr_fifo_full_MASK 0x00800000L
#define WD_DBG_REG_3__Reserved0_MASK 0xff000000L

// WD_DBG_REG_4
#define WD_DBG_REG_4__rbiu_spl_dr_valid_MASK 0x00000001L
#define WD_DBG_REG_4__Reserved1_MASK 0x00000002L
#define WD_DBG_REG_4__pipe0_dr_MASK 0x00000004L
#define WD_DBG_REG_4__pipe0_rtr_MASK 0x00000008L
#define WD_DBG_REG_4__pipe1_dr_MASK 0x00000010L
#define WD_DBG_REG_4__pipe1_rtr_MASK 0x00000020L
#define WD_DBG_REG_4__wd_subdma_fifo_empty_MASK 0x00000040L
#define WD_DBG_REG_4__wd_subdma_fifo_full_MASK 0x00000080L
#define WD_DBG_REG_4__dma_buf_type_p0_q_0_MASK 0x00000100L
#define WD_DBG_REG_4__dma_buf_type_p0_q_1_MASK 0x00000200L
#define WD_DBG_REG_4__dma_zero_indices_p0_q_MASK 0x00000400L
#define WD_DBG_REG_4__dma_req_path_p3_q_MASK 0x00000800L
#define WD_DBG_REG_4__dma_not_eop_p1_q_MASK 0x00001000L
#define WD_DBG_REG_4__out_of_range_p4_MASK 0x00002000L
#define WD_DBG_REG_4__last_sub_dma_p3_q_MASK 0x00004000L
#define WD_DBG_REG_4__last_rdreq_of_sub_dma_p4_MASK 0x00008000L
#define WD_DBG_REG_4__WD_IA_dma_send_d_MASK 0x00010000L
#define WD_DBG_REG_4__WD_IA_dma_rtr_MASK 0x00020000L
#define WD_DBG_REG_4__WD_IA1_dma_send_d_MASK 0x00040000L
#define WD_DBG_REG_4__WD_IA1_dma_rtr_MASK 0x00080000L
#define WD_DBG_REG_4__last_inst_of_dma_p2_MASK 0x00100000L
#define WD_DBG_REG_4__last_sd_of_inst_p2_MASK 0x00200000L
#define WD_DBG_REG_4__last_sd_of_dma_p2_MASK 0x00400000L
#define WD_DBG_REG_4__Reserved0_MASK 0x80000000L

// WD_DBG_REG_5
#define WD_DBG_REG_5__WD_IA_dma_busy_MASK 0x00000001L
#define WD_DBG_REG_5__WD_IA1_dma_busy_MASK 0x00000002L
#define WD_DBG_REG_5__send_to_ia1_p3_q_MASK 0x00000004L
#define WD_DBG_REG_5__dma_wd_switch_on_eop_p3_q_MASK 0x00000008L
#define WD_DBG_REG_5__pipe3_dr_MASK 0x00000010L
#define WD_DBG_REG_5__pipe3_rtr_MASK 0x00000020L
#define WD_DBG_REG_5__wd_dma2draw_fifo_empty_MASK 0x00000040L
#define WD_DBG_REG_5__wd_dma2draw_fifo_full_MASK 0x00000080L
#define WD_DBG_REG_5__rbiu_spl_di_valid_MASK 0x00000100L
#define WD_DBG_REG_5__spl_rbiu_di_read_MASK 0x00000200L
#define WD_DBG_REG_5__rbiu_spl_p1_di_valid_MASK 0x00000400L
#define WD_DBG_REG_5__spl_rbiu_p1_di_read_MASK 0x00000800L
#define WD_DBG_REG_5__pipe0_dr_MASK 0x00001000L
#define WD_DBG_REG_5__pipe0_rtr_MASK 0x00002000L
#define WD_DBG_REG_5__pipe1_dr_MASK 0x00004000L
#define WD_DBG_REG_5__pipe1_rtr_MASK 0x00008000L
#define WD_DBG_REG_5__pipe2_dr_MASK 0x00010000L
#define WD_DBG_REG_5__pipe2_rtr_MASK 0x00020000L
#define WD_DBG_REG_5__pipe3_ld_MASK 0x00040000L
#define WD_DBG_REG_5__WD_IA_draw_send_d_MASK 0x00100000L
#define WD_DBG_REG_5__WD_IA_draw_rtr_MASK 0x00200000L
#define WD_DBG_REG_5__di_type_p0_0_MASK 0x00400000L
#define WD_DBG_REG_5__di_type_p0_1_MASK 0x00800000L
#define WD_DBG_REG_5__Reserved0_MASK 0xff000000L

// WD_DBG_REG_6
#define WD_DBG_REG_6__di_state_sel_p1_q_0_MASK 0x00000001L
#define WD_DBG_REG_6__di_state_sel_p1_q_1_MASK 0x00000002L
#define WD_DBG_REG_6__di_state_sel_p1_q_2_MASK 0x00000004L
#define WD_DBG_REG_6__di_wd_switch_on_eop_p1_q_MASK 0x00000008L
#define WD_DBG_REG_6__rbiu_spl_pipe0_lockout_MASK 0x00000010L
#define WD_DBG_REG_6__last_inst_of_di_p2_MASK 0x00000020L
#define WD_DBG_REG_6__last_sd_of_inst_p2_MASK 0x00000040L
#define WD_DBG_REG_6__last_sd_of_di_p2_MASK 0x00000080L
#define WD_DBG_REG_6__not_eop_wait_p1_q_MASK 0x00000100L
#define WD_DBG_REG_6__not_eop_wait_q_MASK 0x00000200L
#define WD_DBG_REG_6__ext_event_wait_p1_q_MASK 0x00000400L
#define WD_DBG_REG_6__ext_event_wait_q_MASK 0x00000800L
#define WD_DBG_REG_6__WD_IA1_draw_send_d_MASK 0x00001000L
#define WD_DBG_REG_6__WD_IA1_draw_rtr_MASK 0x00002000L
#define WD_DBG_REG_6__send_to_ia1_q_MASK 0x00004000L
#define WD_DBG_REG_6__dual_ia_mode_MASK 0x00008000L
#define WD_DBG_REG_6__p1_rbiu_spl_dr_valid_MASK 0x00010000L
#define WD_DBG_REG_6__Reserved1_MASK 0x00020000L
#define WD_DBG_REG_6__p1_pipe0_dr_MASK 0x00040000L
#define WD_DBG_REG_6__p1_pipe0_rtr_MASK 0x00080000L
#define WD_DBG_REG_6__p1_pipe1_dr_MASK 0x00100000L
#define WD_DBG_REG_6__p1_pipe1_rtr_MASK 0x00200000L
#define WD_DBG_REG_6__p1_wd_subdma_fifo_empty_MASK 0x00400000L
#define WD_DBG_REG_6__p1_wd_subdma_fifo_full_MASK 0x00800000L
#define WD_DBG_REG_6__Reserved0_MASK 0xff000000L

// WD_DBG_REG_7
#define WD_DBG_REG_7__p1_dma_buf_type_p0_q_0_MASK 0x00000001L
#define WD_DBG_REG_7__p1_dma_buf_type_p0_q_1_MASK 0x00000002L
#define WD_DBG_REG_7__p1_dma_zero_indices_p0_q_MASK 0x00000004L
#define WD_DBG_REG_7__p1_dma_req_path_p3_q_MASK 0x00000008L
#define WD_DBG_REG_7__p1_dma_not_eop_p1_q_MASK 0x00000010L
#define WD_DBG_REG_7__p1_out_of_range_p4_MASK 0x00000020L
#define WD_DBG_REG_7__p1_last_sub_dma_p3_q_MASK 0x00000040L
#define WD_DBG_REG_7__p1_last_rdreq_of_sub_dma_p4_MASK 0x00000080L
#define WD_DBG_REG_7__p1_WD_IA_dma_send_d_MASK 0x00000100L
#define WD_DBG_REG_7__p1_WD_IA_dma_rtr_MASK 0x00000200L
#define WD_DBG_REG_7__p1_WD_IA1_dma_send_d_MASK 0x00000400L
#define WD_DBG_REG_7__p1_WD_IA1_dma_rtr_MASK 0x00000800L
#define WD_DBG_REG_7__p1_last_inst_of_dma_p2_MASK 0x00001000L
#define WD_DBG_REG_7__p1_last_sd_of_inst_p2_MASK 0x00002000L
#define WD_DBG_REG_7__p1_last_sd_of_dma_p2_MASK 0x00004000L
#define WD_DBG_REG_7__Reserved1_MASK 0x00008000L
#define WD_DBG_REG_7__p1_WD_IA_dma_busy_MASK 0x00010000L
#define WD_DBG_REG_7__p1_WD_IA1_dma_busy_MASK 0x00020000L
#define WD_DBG_REG_7__p1_send_to_ia1_p3_q_MASK 0x00040000L
#define WD_DBG_REG_7__p1_dma_wd_switch_on_eop_p3_q_MASK 0x00080000L
#define WD_DBG_REG_7__p1_pipe3_dr_MASK 0x00100000L
#define WD_DBG_REG_7__p1_pipe3_rtr_MASK 0x00200000L
#define WD_DBG_REG_7__p1_wd_dma2draw_fifo_empty_MASK 0x00400000L
#define WD_DBG_REG_7__p1_wd_dma2draw_fifo_full_MASK 0x00800000L
#define WD_DBG_REG_7__Reserved0_MASK 0xff000000L

// WD_DBG_REG_8
#define WD_DBG_REG_8__Reserved16_MASK 0x00000001L
#define WD_DBG_REG_8__Reserved15_MASK 0x00000002L
#define WD_DBG_REG_8__Reserved14_MASK 0x00000004L
#define WD_DBG_REG_8__Reserved13_MASK 0x00000008L
#define WD_DBG_REG_8__Reserved12_MASK 0x00000010L
#define WD_DBG_REG_8__Reserved11_MASK 0x00000020L
#define WD_DBG_REG_8__Reserved10_MASK 0x00000040L
#define WD_DBG_REG_8__Reserved9_MASK 0x00000080L
#define WD_DBG_REG_8__Reserved8_MASK 0x00000100L
#define WD_DBG_REG_8__Reserved7_MASK 0x00000200L
#define WD_DBG_REG_8__Reserved6_MASK 0x00000400L
#define WD_DBG_REG_8__Reserved5_MASK 0x00000800L
#define WD_DBG_REG_8__Reserved4_MASK 0x00001000L
#define WD_DBG_REG_8__Reserved3_MASK 0x00002000L
#define WD_DBG_REG_8__Reserved2_MASK 0x00004000L
#define WD_DBG_REG_8__Reserved1_MASK 0x00008000L
#define WD_DBG_REG_8__WD_IA_draw_eop_0_MASK 0x00010000L
#define WD_DBG_REG_8__WD_IA_draw_eop_1_MASK 0x00020000L
#define WD_DBG_REG_8__WD_IA_draw_eop_2_MASK 0x00040000L
#define WD_DBG_REG_8__WD_IA_draw_eop_3_MASK 0x00080000L
#define WD_DBG_REG_8__WD_IA_draw_eop_4_MASK 0x00100000L
#define WD_DBG_REG_8__WD_IA_draw_eop_5_MASK 0x00200000L
#define WD_DBG_REG_8__WD_IA_draw_eop_6_MASK 0x00400000L
#define WD_DBG_REG_8__WD_IA_draw_eop_7_MASK 0x00800000L
#define WD_DBG_REG_8__Reserved0_MASK 0xff000000L

// WD_DBG_REG_9
#define WD_DBG_REG_9__WD_IA_draw_eop_8_MASK 0x00000001L
#define WD_DBG_REG_9__WD_IA_draw_eop_9_MASK 0x00000002L
#define WD_DBG_REG_9__WD_IA_draw_eop_10_MASK 0x00000004L
#define WD_DBG_REG_9__WD_IA_draw_eop_11_MASK 0x00000008L
#define WD_DBG_REG_9__WD_IA_draw_eop_12_MASK 0x00000010L
#define WD_DBG_REG_9__WD_IA_draw_eop_13_MASK 0x00000020L
#define WD_DBG_REG_9__WD_IA_draw_eop_14_MASK 0x00000040L
#define WD_DBG_REG_9__WD_IA_draw_eop_15_MASK 0x00000080L
#define WD_DBG_REG_9__WD_IA_draw_eop_16_MASK 0x00000100L
#define WD_DBG_REG_9__WD_IA_draw_eop_17_MASK 0x00000200L
#define WD_DBG_REG_9__WD_IA_draw_eop_18_MASK 0x00000400L
#define WD_DBG_REG_9__WD_IA_draw_eop_19_MASK 0x00000800L
#define WD_DBG_REG_9__WD_IA_draw_eop_20_MASK 0x00001000L
#define WD_DBG_REG_9__WD_IA_draw_eop_21_MASK 0x00002000L
#define WD_DBG_REG_9__WD_IA_draw_eop_22_MASK 0x00004000L
#define WD_DBG_REG_9__WD_IA_draw_eop_23_MASK 0x00008000L
#define WD_DBG_REG_9__WD_IA_draw_eop_24_MASK 0x00010000L
#define WD_DBG_REG_9__WD_IA_draw_eop_25_MASK 0x00020000L
#define WD_DBG_REG_9__WD_IA_draw_eop_26_MASK 0x00040000L
#define WD_DBG_REG_9__WD_IA_draw_eop_27_MASK 0x00080000L
#define WD_DBG_REG_9__WD_IA_draw_eop_28_MASK 0x00100000L
#define WD_DBG_REG_9__WD_IA_draw_eop_29_MASK 0x00200000L
#define WD_DBG_REG_9__WD_IA_draw_eop_30_MASK 0x00400000L
#define WD_DBG_REG_9__WD_IA_draw_eop_31_MASK 0x00800000L
#define WD_DBG_REG_9__Reserved0_MASK 0xff000000L

// WD_DBG_REG_10
#define WD_DBG_REG_10__SE0VGT_WD_thdgrp_send_in_MASK 0x00000001L
#define WD_DBG_REG_10__wd_arb_se0_input_fifo_re_MASK 0x00000002L
#define WD_DBG_REG_10__wd_arb_se0_input_fifo_empty_MASK 0x00000004L
#define WD_DBG_REG_10__wd_arb_se0_input_fifo_full_MASK 0x00000008L
#define WD_DBG_REG_10__SE1VGT_WD_thdgrp_send_in_MASK 0x00000010L
#define WD_DBG_REG_10__wd_arb_se1_input_fifo_re_MASK 0x00000020L
#define WD_DBG_REG_10__wd_arb_se1_input_fifo_empty_MASK 0x00000040L
#define WD_DBG_REG_10__wd_arb_se1_input_fifo_full_MASK 0x00000080L
#define WD_DBG_REG_10__SE2VGT_WD_thdgrp_send_in_MASK 0x00000100L
#define WD_DBG_REG_10__wd_arb_se2_input_fifo_re_MASK 0x00000200L
#define WD_DBG_REG_10__wd_arb_se2_input_fifo_empty_MASK 0x00000400L
#define WD_DBG_REG_10__wd_arb_se2_input_fifo_full_MASK 0x00000800L
#define WD_DBG_REG_10__SE3VGT_WD_thdgrp_send_in_MASK 0x00001000L
#define WD_DBG_REG_10__wd_arb_se3_input_fifo_re_MASK 0x00002000L
#define WD_DBG_REG_10__wd_arb_se3_input_fifo_empty_MASK 0x00004000L
#define WD_DBG_REG_10__wd_arb_se3_input_fifo_full_MASK 0x00008000L
#define WD_DBG_REG_10__te11_arb_state_q_0_MASK 0x00010000L
#define WD_DBG_REG_10__te11_arb_state_q_1_MASK 0x00020000L
#define WD_DBG_REG_10__te11_arb_state_q_2_MASK 0x00040000L
#define WD_DBG_REG_10__Reserved1_MASK 0x00080000L
#define WD_DBG_REG_10__se0_thdgrp_is_event_MASK 0x00100000L
#define WD_DBG_REG_10__se0_thdgrp_eop_MASK 0x00200000L
#define WD_DBG_REG_10__se1_thdgrp_is_event_MASK 0x00400000L
#define WD_DBG_REG_10__se1_thdgrp_eop_MASK 0x00800000L
#define WD_DBG_REG_10__Reserved0_MASK 0xff000000L

// WD_DBG_REG_11
#define WD_DBG_REG_11__se2_thdgrp_is_event_MASK 0x00000001L
#define WD_DBG_REG_11__se2_thdgrp_eop_MASK 0x00000002L
#define WD_DBG_REG_11__se3_thdgrp_is_event_MASK 0x00000004L
#define WD_DBG_REG_11__se3_thdgrp_eop_MASK 0x00000008L
#define WD_DBG_REG_11__tfreq_arb_tgroup_rtr_MASK 0x00000010L
#define WD_DBG_REG_11__arb_tfreq_tgroup_rts_MASK 0x00000020L
#define WD_DBG_REG_11__arb_tfreq_tgroup_event_MASK 0x00000040L
#define WD_DBG_REG_11__te11_arb_busy_MASK 0x00000080L
#define WD_DBG_REG_11__pipe0_dr_MASK 0x00000100L
#define WD_DBG_REG_11__pipe1_dr_MASK 0x00000200L
#define WD_DBG_REG_11__pipe0_rtr_MASK 0x00000400L
#define WD_DBG_REG_11__pipe1_rtr_MASK 0x00000800L
#define WD_DBG_REG_11__tfreq_tg_fifo_empty_MASK 0x00001000L
#define WD_DBG_REG_11__tfreq_tg_fifo_full_MASK 0x00002000L
#define WD_DBG_REG_11__tf_data_fifo_busy_q_MASK 0x00004000L
#define WD_DBG_REG_11__tf_data_fifo_rtr_q_MASK 0x00008000L
#define WD_DBG_REG_11__tf_skid_fifo_empty_MASK 0x00010000L
#define WD_DBG_REG_11__tf_skid_fifo_full_MASK 0x00020000L
#define WD_DBG_REG_11__wd_tc_rdreq_rtr_q_MASK 0x00040000L
#define WD_DBG_REG_11__last_req_of_tg_p2_MASK 0x00080000L
#define WD_DBG_REG_11__se0spi_wd_hs_done_cnt_q_0_MASK 0x00100000L
#define WD_DBG_REG_11__se0spi_wd_hs_done_cnt_q_1_MASK 0x00200000L
#define WD_DBG_REG_11__se0spi_wd_hs_done_cnt_q_2_MASK 0x00400000L
#define WD_DBG_REG_11__se0spi_wd_hs_done_cnt_q_3_MASK 0x00800000L
#define WD_DBG_REG_11__Reserved0_MASK 0xff000000L

// WD_DBG_REG_12
#define WD_DBG_REG_12__se0spi_wd_hs_done_cnt_q_4_MASK 0x00000001L
#define WD_DBG_REG_12__se0spi_wd_hs_done_cnt_q_5_MASK 0x00000002L
#define WD_DBG_REG_12__event_flag_p1_q_MASK 0x00000004L
#define WD_DBG_REG_12__null_flag_p1_q_MASK 0x00000008L
#define WD_DBG_REG_12__tf_data_fifo_cnt_q_0_MASK 0x00000010L
#define WD_DBG_REG_12__tf_data_fifo_cnt_q_1_MASK 0x00000020L
#define WD_DBG_REG_12__tf_data_fifo_cnt_q_2_MASK 0x00000040L
#define WD_DBG_REG_12__tf_data_fifo_cnt_q_3_MASK 0x00000080L
#define WD_DBG_REG_12__tf_data_fifo_cnt_q_4_MASK 0x00000100L
#define WD_DBG_REG_12__tf_data_fifo_cnt_q_5_MASK 0x00000200L
#define WD_DBG_REG_12__tf_data_fifo_cnt_q_6_MASK 0x00000400L
#define WD_DBG_REG_12__second_tf_ret_data_q_MASK 0x00000800L
#define WD_DBG_REG_12__first_req_of_tg_p1_q_MASK 0x00001000L
#define WD_DBG_REG_12__WD_TC_rdreq_send_out_MASK 0x00002000L
#define WD_DBG_REG_12__WD_TC_rdnfo_stall_out_MASK 0x00004000L
#define WD_DBG_REG_12__TC_WD_rdret_valid_in_MASK 0x00008000L
#define WD_DBG_REG_12__pipe0_dr_MASK 0x00010000L
#define WD_DBG_REG_12__pipec_tf_dr_MASK 0x00020000L
#define WD_DBG_REG_12__pipe2_dr_MASK 0x00040000L
#define WD_DBG_REG_12__event_or_null_flags_p0_q_MASK 0x00080000L
#define WD_DBG_REG_12__pipe0_rtr_MASK 0x00100000L
#define WD_DBG_REG_12__pipe1_rtr_MASK 0x00200000L
#define WD_DBG_REG_12__pipec_tf_rtr_MASK 0x00400000L
#define WD_DBG_REG_12__pipe2_rtr_MASK 0x00800000L
#define WD_DBG_REG_12__Reserved0_MASK 0xff000000L

// WD_DBG_REG_13
#define WD_DBG_REG_13__ttp_patch_fifo_full_MASK 0x00000001L
#define WD_DBG_REG_13__ttp_patch_fifo_empty_MASK 0x00000002L
#define WD_DBG_REG_13__ttp_tf_fifo_empty_MASK 0x00000004L
#define WD_DBG_REG_13__Reserved8_MASK 0x00000008L
#define WD_DBG_REG_13__Reserved7_MASK 0x00000010L
#define WD_DBG_REG_13__Reserved6_MASK 0x00000020L
#define WD_DBG_REG_13__Reserved5_MASK 0x00000040L
#define WD_DBG_REG_13__Reserved4_MASK 0x00000080L
#define WD_DBG_REG_13__tf_fetch_state_q_0_MASK 0x00000100L
#define WD_DBG_REG_13__tf_fetch_state_q_1_MASK 0x00000200L
#define WD_DBG_REG_13__tf_fetch_state_q_2_MASK 0x00000400L
#define WD_DBG_REG_13__last_patch_of_tg_MASK 0x00000800L
#define WD_DBG_REG_13__tf_pointer_p0_q_0_MASK 0x00001000L
#define WD_DBG_REG_13__tf_pointer_p0_q_1_MASK 0x00002000L
#define WD_DBG_REG_13__tf_pointer_p0_q_2_MASK 0x00004000L
#define WD_DBG_REG_13__tf_pointer_p0_q_3_MASK 0x00008000L
#define WD_DBG_REG_13__dynamic_hs_p0_q_MASK 0x00010000L
#define WD_DBG_REG_13__first_fetch_of_tg_p0_q_MASK 0x00020000L
#define WD_DBG_REG_13__mem_is_even_MASK 0x00040000L
#define WD_DBG_REG_13__Reserved3_MASK 0x00080000L
#define WD_DBG_REG_13__Reserved2_MASK 0x00100000L
#define WD_DBG_REG_13__Reserved1_MASK 0x00200000L
#define WD_DBG_REG_13__pipe4_dr_MASK 0x00400000L
#define WD_DBG_REG_13__pipe4_rtr_MASK 0x00800000L
#define WD_DBG_REG_13__Reserved0_MASK 0xff000000L

// WD_DBG_REG_14
#define WD_DBG_REG_14__ttp_pd_patch_rts_MASK 0x00000001L
#define WD_DBG_REG_14__ttp_pd_is_event_MASK 0x00000002L
#define WD_DBG_REG_14__ttp_pd_eopg_MASK 0x00000004L
#define WD_DBG_REG_14__ttp_pd_eop_MASK 0x00000008L
#define WD_DBG_REG_14__pipe0_dr_MASK 0x00000010L
#define WD_DBG_REG_14__pipe1_dr_MASK 0x00000020L
#define WD_DBG_REG_14__pipe0_rtr_MASK 0x00000040L
#define WD_DBG_REG_14__pipe1_rtr_MASK 0x00000080L
#define WD_DBG_REG_14__donut_en_p1_q_MASK 0x00000100L
#define WD_DBG_REG_14__donut_se_switch_p2_MASK 0x00000200L
#define WD_DBG_REG_14__patch_se_switch_p2_MASK 0x00000400L
#define WD_DBG_REG_14__last_donut_switch_p2_MASK 0x00000800L
#define WD_DBG_REG_14__last_donut_of_patch_p2_MASK 0x00001000L
#define WD_DBG_REG_14__is_event_p1_q_MASK 0x00002000L
#define WD_DBG_REG_14__eopg_p1_q_MASK 0x00004000L
#define WD_DBG_REG_14__eop_p1_q_MASK 0x00008000L
#define WD_DBG_REG_14__patch_accum_q_0_MASK 0x00010000L
#define WD_DBG_REG_14__patch_accum_q_1_MASK 0x00020000L
#define WD_DBG_REG_14__patch_accum_q_2_MASK 0x00040000L
#define WD_DBG_REG_14__patch_accum_q_3_MASK 0x00080000L
#define WD_DBG_REG_14__patch_accum_q_4_MASK 0x00100000L
#define WD_DBG_REG_14__patch_accum_q_5_MASK 0x00200000L
#define WD_DBG_REG_14__patch_accum_q_6_MASK 0x00400000L
#define WD_DBG_REG_14__patch_accum_q_7_MASK 0x00800000L
#define WD_DBG_REG_14__Reserved0_MASK 0xff000000L

// WD_DBG_REG_15
#define WD_DBG_REG_15__wd_te11_out_se0_fifo_full_MASK 0x00000001L
#define WD_DBG_REG_15__wd_te11_out_se0_fifo_empty_MASK 0x00000002L
#define WD_DBG_REG_15__wd_te11_out_se1_fifo_full_MASK 0x00000004L
#define WD_DBG_REG_15__wd_te11_out_se1_fifo_empty_MASK 0x00000008L
#define WD_DBG_REG_15__wd_te11_out_se2_fifo_full_MASK 0x00000010L
#define WD_DBG_REG_15__wd_te11_out_se2_fifo_empty_MASK 0x00000020L
#define WD_DBG_REG_15__wd_te11_out_se3_fifo_full_MASK 0x00000040L
#define WD_DBG_REG_15__wd_te11_out_se3_fifo_empty_MASK 0x00000080L
#define WD_DBG_REG_15__Reserved15_MASK 0x00000100L
#define WD_DBG_REG_15__Reserved14_MASK 0x00000200L
#define WD_DBG_REG_15__Reserved13_MASK 0x00000400L
#define WD_DBG_REG_15__Reserved12_MASK 0x00000800L
#define WD_DBG_REG_15__Reserved11_MASK 0x00001000L
#define WD_DBG_REG_15__Reserved10_MASK 0x00002000L
#define WD_DBG_REG_15__Reserved9_MASK 0x00004000L
#define WD_DBG_REG_15__Reserved8_MASK 0x00008000L
#define WD_DBG_REG_15__Reserved7_MASK 0x00010000L
#define WD_DBG_REG_15__Reserved6_MASK 0x00020000L
#define WD_DBG_REG_15__Reserved5_MASK 0x00040000L
#define WD_DBG_REG_15__Reserved4_MASK 0x00080000L
#define WD_DBG_REG_15__Reserved3_MASK 0x00100000L
#define WD_DBG_REG_15__Reserved2_MASK 0x00200000L
#define WD_DBG_REG_15__Reserved1_MASK 0x00400000L
#define WD_DBG_REG_15__Reserved0_MASK 0x80000000L

// IA_DBG_REG_0
#define IA_DBG_REG_0__ia_busy_extended_MASK 0x00000001L
#define IA_DBG_REG_0__ia_nodma_busy_extended_MASK 0x00000002L
#define IA_DBG_REG_0__ia_busy_MASK 0x00000004L
#define IA_DBG_REG_0__ia_nodma_busy_MASK 0x00000008L
#define IA_DBG_REG_0__Reserved11_MASK 0x00000010L
#define IA_DBG_REG_0__dma_req_busy_MASK 0x00000020L
#define IA_DBG_REG_0__dma_busy_MASK 0x00000040L
#define IA_DBG_REG_0__mc_xl8r_busy_MASK 0x00000080L
#define IA_DBG_REG_0__grp_busy_MASK 0x00000100L
#define IA_DBG_REG_0__Reserved10_MASK 0x00000200L
#define IA_DBG_REG_0__dma_grp_valid_MASK 0x00000400L
#define IA_DBG_REG_0__grp_dma_read_MASK 0x00000800L
#define IA_DBG_REG_0__dma_grp_hp_valid_MASK 0x00001000L
#define IA_DBG_REG_0__grp_dma_hp_read_MASK 0x00002000L
#define IA_DBG_REG_0__Reserved9_MASK 0x00004000L
#define IA_DBG_REG_0__Reserved8_MASK 0x00008000L
#define IA_DBG_REG_0__Reserved7_MASK 0x00010000L
#define IA_DBG_REG_0__Reserved6_MASK 0x00020000L
#define IA_DBG_REG_0__Reserved5_MASK 0x00040000L
#define IA_DBG_REG_0__Reserved4_MASK 0x00080000L
#define IA_DBG_REG_0__Reserved3_MASK 0x00100000L
#define IA_DBG_REG_0__Reserved2_MASK 0x00200000L
#define IA_DBG_REG_0__Reserved1_MASK 0x00400000L
#define IA_DBG_REG_0__Reserved0_MASK 0x80000000L

// IA_DBG_REG_1
#define IA_DBG_REG_1__reg_clk_busy_MASK 0x00000001L
#define IA_DBG_REG_1__core_clk_busy_MASK 0x00000002L
#define IA_DBG_REG_1__Reserved4_MASK 0x00000004L
#define IA_DBG_REG_1__Reserved3_MASK 0x00000008L
#define IA_DBG_REG_1__sclk_reg_vld_MASK 0x00000010L
#define IA_DBG_REG_1__sclk_core_vld_MASK 0x00000020L
#define IA_DBG_REG_1__Reserved2_MASK 0x00000040L
#define IA_DBG_REG_1__Reserved1_MASK 0x00000080L
#define IA_DBG_REG_1__dma_input_fifo_empty_MASK 0x00000100L
#define IA_DBG_REG_1__dma_input_fifo_full_MASK 0x00000200L
#define IA_DBG_REG_1__start_new_packet_MASK 0x00000400L
#define IA_DBG_REG_1__dma_rdreq_dr_q_MASK 0x00000800L
#define IA_DBG_REG_1__dma_zero_indices_q_MASK 0x00001000L
#define IA_DBG_REG_1__dma_buf_type_q_MASK 0x00002000L
#define IA_DBG_REG_1__dma_req_path_q_MASK 0x00008000L
#define IA_DBG_REG_1__discard_1st_chunk_MASK 0x00010000L
#define IA_DBG_REG_1__discard_2nd_chunk_MASK 0x00020000L
#define IA_DBG_REG_1__second_tc_ret_data_q_MASK 0x00040000L
#define IA_DBG_REG_1__dma_tc_ret_sel_q_MASK 0x00080000L
#define IA_DBG_REG_1__last_rdreq_in_dma_op_MASK 0x00100000L
#define IA_DBG_REG_1__dma_mask_fifo_empty_MASK 0x00200000L
#define IA_DBG_REG_1__dma_data_fifo_empty_q_MASK 0x00400000L
#define IA_DBG_REG_1__dma_data_fifo_full_MASK 0x00800000L
#define IA_DBG_REG_1__Reserved0_MASK 0xff000000L

// IA_DBG_REG_2
#define IA_DBG_REG_2__dma_req_fifo_empty_MASK 0x00000001L
#define IA_DBG_REG_2__dma_req_fifo_full_MASK 0x00000002L
#define IA_DBG_REG_2__stage2_dr_MASK 0x00000004L
#define IA_DBG_REG_2__stage2_rtr_MASK 0x00000008L
#define IA_DBG_REG_2__stage3_dr_MASK 0x00000010L
#define IA_DBG_REG_2__stage3_rtr_MASK 0x00000020L
#define IA_DBG_REG_2__stage4_dr_MASK 0x00000040L
#define IA_DBG_REG_2__stage4_rtr_MASK 0x00000080L
#define IA_DBG_REG_2__dma_skid_fifo_empty_MASK 0x00000100L
#define IA_DBG_REG_2__dma_skid_fifo_full_MASK 0x00000200L
#define IA_DBG_REG_2__dma_grp_valid_MASK 0x00000400L
#define IA_DBG_REG_2__grp_dma_read_MASK 0x00000800L
#define IA_DBG_REG_2__current_data_valid_MASK 0x00001000L
#define IA_DBG_REG_2__out_of_range_r2_q_MASK 0x00002000L
#define IA_DBG_REG_2__dma_mask_fifo_we_MASK 0x00004000L
#define IA_DBG_REG_2__dma_ret_data_we_q_MASK 0x00008000L
#define IA_DBG_REG_2__hp_dma_input_fifo_empty_MASK 0x00010000L
#define IA_DBG_REG_2__hp_dma_input_fifo_full_MASK 0x00020000L
#define IA_DBG_REG_2__hp_start_new_packet_MASK 0x00040000L
#define IA_DBG_REG_2__hp_dma_rdreq_dr_q_MASK 0x00080000L
#define IA_DBG_REG_2__hp_dma_zero_indices_q_MASK 0x00100000L
#define IA_DBG_REG_2__hp_dma_buf_type_q_0_MASK 0x00200000L
#define IA_DBG_REG_2__hp_dma_buf_type_q_1_MASK 0x00400000L
#define IA_DBG_REG_2__hp_dma_req_path_q_MASK 0x00800000L
#define IA_DBG_REG_2__Reserved0_MASK 0xff000000L

// IA_DBG_REG_3
#define IA_DBG_REG_3__hp_discard_1st_chunk_MASK 0x00000001L
#define IA_DBG_REG_3__hp_discard_2nd_chunk_MASK 0x00000002L
#define IA_DBG_REG_3__hp_second_tc_ret_data_q_MASK 0x00000004L
#define IA_DBG_REG_3__hp_dma_tc_ret_sel_q_MASK 0x00000008L
#define IA_DBG_REG_3__hp_last_rdreq_in_dma_op_MASK 0x00000010L
#define IA_DBG_REG_3__hp_dma_mask_fifo_empty_MASK 0x00000020L
#define IA_DBG_REG_3__hp_dma_data_fifo_empty_q_MASK 0x00000040L
#define IA_DBG_REG_3__hp_dma_data_fifo_full_MASK 0x00000080L
#define IA_DBG_REG_3__hp_dma_req_fifo_empty_MASK 0x00000100L
#define IA_DBG_REG_3__hp_dma_req_fifo_full_MASK 0x00000200L
#define IA_DBG_REG_3__hp_stage2_dr_MASK 0x00000400L
#define IA_DBG_REG_3__hp_stage2_rtr_MASK 0x00000800L
#define IA_DBG_REG_3__hp_stage3_dr_MASK 0x00001000L
#define IA_DBG_REG_3__hp_stage3_rtr_MASK 0x00002000L
#define IA_DBG_REG_3__hp_stage4_dr_MASK 0x00004000L
#define IA_DBG_REG_3__hp_stage4_rtr_MASK 0x00008000L
#define IA_DBG_REG_3__hp_dma_skid_fifo_empty_MASK 0x00010000L
#define IA_DBG_REG_3__hp_dma_skid_fifo_full_MASK 0x00020000L
#define IA_DBG_REG_3__hp_dma_grp_valid_MASK 0x00040000L
#define IA_DBG_REG_3__hp_grp_dma_read_MASK 0x00080000L
#define IA_DBG_REG_3__hp_current_data_valid_MASK 0x00100000L
#define IA_DBG_REG_3__hp_out_of_range_r2_q_MASK 0x00200000L
#define IA_DBG_REG_3__hp_dma_mask_fifo_we_MASK 0x00400000L
#define IA_DBG_REG_3__hp_dma_ret_data_we_q_MASK 0x00800000L
#define IA_DBG_REG_3__Reserved0_MASK 0xff000000L

// IA_DBG_REG_4
#define IA_DBG_REG_4__dma_pipe0_rdreq_valid_MASK 0x00000001L
#define IA_DBG_REG_4__dma_pipe0_rdreq_read_MASK 0x00000002L
#define IA_DBG_REG_4__dma_pipe0_rdreq_null_out_MASK 0x00000004L
#define IA_DBG_REG_4__dma_pipe0_rdreq_eop_out_MASK 0x00000008L
#define IA_DBG_REG_4__dma_pipe0_rdreq_use_tc_out_MASK 0x00000010L
#define IA_DBG_REG_4__grp_dma_draw_is_pipe0_MASK 0x00000020L
#define IA_DBG_REG_4__must_service_pipe0_req_MASK 0x00000040L
#define IA_DBG_REG_4__send_pipe1_req_MASK 0x00000080L
#define IA_DBG_REG_4__dma_pipe1_rdreq_valid_MASK 0x00000100L
#define IA_DBG_REG_4__dma_pipe1_rdreq_read_MASK 0x00000200L
#define IA_DBG_REG_4__dma_pipe1_rdreq_null_out_MASK 0x00000400L
#define IA_DBG_REG_4__dma_pipe1_rdreq_eop_out_MASK 0x00000800L
#define IA_DBG_REG_4__dma_pipe1_rdreq_use_tc_out_MASK 0x00001000L
#define IA_DBG_REG_4__ia_mc_rdreq_rtr_q_MASK 0x00002000L
#define IA_DBG_REG_4__mc_out_rtr_MASK 0x00004000L
#define IA_DBG_REG_4__dma_rdreq_send_out_MASK 0x00008000L
#define IA_DBG_REG_4__pipe0_dr_MASK 0x00010000L
#define IA_DBG_REG_4__pipe0_rtr_MASK 0x00020000L
#define IA_DBG_REG_4__ia_tc_rdreq_rtr_q_MASK 0x00040000L
#define IA_DBG_REG_4__tc_out_rtr_MASK 0x00080000L
#define IA_DBG_REG_4__pair0_valid_p1_MASK 0x00100000L
#define IA_DBG_REG_4__pair1_valid_p1_MASK 0x00200000L
#define IA_DBG_REG_4__pair2_valid_p1_MASK 0x00400000L
#define IA_DBG_REG_4__pair3_valid_p1_MASK 0x00800000L
#define IA_DBG_REG_4__Reserved0_MASK 0xff000000L

// IA_DBG_REG_5
#define IA_DBG_REG_5__tc_req_count_q_0_MASK 0x00000001L
#define IA_DBG_REG_5__tc_req_count_q_1_MASK 0x00000002L
#define IA_DBG_REG_5__discard_1st_chunk_MASK 0x00000004L
#define IA_DBG_REG_5__discard_2nd_chunk_MASK 0x00000008L
#define IA_DBG_REG_5__last_tc_req_p1_MASK 0x00000010L
#define IA_DBG_REG_5__IA_TC_rdreq_send_out_MASK 0x00000020L
#define IA_DBG_REG_5__TC_IA_rdret_valid_in_MASK 0x00000040L
#define IA_DBG_REG_5__TAP_IA_rdret_vld_in_MASK 0x00000080L
#define IA_DBG_REG_5__pipe0_dr_MASK 0x00000100L
#define IA_DBG_REG_5__pipe1_dr_MASK 0x00000200L
#define IA_DBG_REG_5__pipe2_dr_MASK 0x00000400L
#define IA_DBG_REG_5__pipe3_dr_MASK 0x00000800L
#define IA_DBG_REG_5__pipe4_dr_MASK 0x00001000L
#define IA_DBG_REG_5__pipe5_dr_MASK 0x00002000L
#define IA_DBG_REG_5__grp_se0_fifo_empty_MASK 0x00004000L
#define IA_DBG_REG_5__grp_se0_fifo_full_MASK 0x00008000L
#define IA_DBG_REG_5__pipe0_rtr_MASK 0x00010000L
#define IA_DBG_REG_5__pipe1_rtr_MASK 0x00020000L
#define IA_DBG_REG_5__pipe2_rtr_MASK 0x00040000L
#define IA_DBG_REG_5__pipe3_rtr_MASK 0x00080000L
#define IA_DBG_REG_5__pipe4_rtr_MASK 0x00100000L
#define IA_DBG_REG_5__pipe5_rtr_MASK 0x00200000L
#define IA_DBG_REG_5__ia_vgt_prim_rtr_q_MASK 0x00400000L
#define IA_DBG_REG_5__ia_se1vgt_prim_rtr_q_MASK 0x00800000L
#define IA_DBG_REG_5__Reserved0_MASK 0xff000000L

// IA_DBG_REG_6
#define IA_DBG_REG_6__di_major_mode_p1_q_MASK 0x00000001L
#define IA_DBG_REG_6__gs_mode_p1_q_0_MASK 0x00000002L
#define IA_DBG_REG_6__gs_mode_p1_q_1_MASK 0x00000004L
#define IA_DBG_REG_6__gs_mode_p1_q_2_MASK 0x00000008L
#define IA_DBG_REG_6__di_event_flag_p1_q_MASK 0x00000010L
#define IA_DBG_REG_6__di_state_sel_p1_q_0_MASK 0x00000020L
#define IA_DBG_REG_6__di_state_sel_p1_q_1_MASK 0x00000040L
#define IA_DBG_REG_6__di_state_sel_p1_q_2_MASK 0x00000080L
#define IA_DBG_REG_6__draw_opaq_en_p1_q_MASK 0x00000100L
#define IA_DBG_REG_6__draw_opaq_active_q_MASK 0x00000200L
#define IA_DBG_REG_6__di_source_select_p1_q_0_MASK 0x00000400L
#define IA_DBG_REG_6__di_source_select_p1_q_1_MASK 0x00000800L
#define IA_DBG_REG_6__ready_to_read_di_MASK 0x00001000L
#define IA_DBG_REG_6__di_first_group_of_draw_q_MASK 0x00002000L
#define IA_DBG_REG_6__last_shift_of_draw_MASK 0x00004000L
#define IA_DBG_REG_6__current_shift_is_vect1_q_MASK 0x00008000L
#define IA_DBG_REG_6__di_index_counter_q_15_0_0_MASK 0x00010000L
#define IA_DBG_REG_6__di_index_counter_q_15_0_1_MASK 0x00020000L
#define IA_DBG_REG_6__di_index_counter_q_15_0_2_MASK 0x00040000L
#define IA_DBG_REG_6__di_index_counter_q_15_0_3_MASK 0x00080000L
#define IA_DBG_REG_6__di_index_counter_q_15_0_4_MASK 0x00100000L
#define IA_DBG_REG_6__di_index_counter_q_15_0_5_MASK 0x00200000L
#define IA_DBG_REG_6__di_index_counter_q_15_0_6_MASK 0x00400000L
#define IA_DBG_REG_6__di_index_counter_q_15_0_7_MASK 0x00800000L
#define IA_DBG_REG_6__Reserved0_MASK 0xff000000L

// IA_DBG_REG_7
#define IA_DBG_REG_7__di_index_counter_q_15_0_8_MASK 0x00000001L
#define IA_DBG_REG_7__di_index_counter_q_15_0_9_MASK 0x00000002L
#define IA_DBG_REG_7__di_index_counter_q_15_0_10_MASK 0x00000004L
#define IA_DBG_REG_7__di_index_counter_q_15_0_11_MASK 0x00000008L
#define IA_DBG_REG_7__di_index_counter_q_15_0_12_MASK 0x00000010L
#define IA_DBG_REG_7__di_index_counter_q_15_0_13_MASK 0x00000020L
#define IA_DBG_REG_7__di_index_counter_q_15_0_14_MASK 0x00000040L
#define IA_DBG_REG_7__di_index_counter_q_15_0_15_MASK 0x00000080L
#define IA_DBG_REG_7__instanceid_13_0_0_MASK 0x00000100L
#define IA_DBG_REG_7__instanceid_13_0_1_MASK 0x00000200L
#define IA_DBG_REG_7__instanceid_13_0_2_MASK 0x00000400L
#define IA_DBG_REG_7__instanceid_13_0_3_MASK 0x00000800L
#define IA_DBG_REG_7__instanceid_13_0_4_MASK 0x00001000L
#define IA_DBG_REG_7__instanceid_13_0_5_MASK 0x00002000L
#define IA_DBG_REG_7__instanceid_13_0_6_MASK 0x00004000L
#define IA_DBG_REG_7__instanceid_13_0_7_MASK 0x00008000L
#define IA_DBG_REG_7__instanceid_13_0_8_MASK 0x00010000L
#define IA_DBG_REG_7__instanceid_13_0_9_MASK 0x00020000L
#define IA_DBG_REG_7__instanceid_13_0_10_MASK 0x00040000L
#define IA_DBG_REG_7__instanceid_13_0_11_MASK 0x00080000L
#define IA_DBG_REG_7__instanceid_13_0_12_MASK 0x00100000L
#define IA_DBG_REG_7__instanceid_13_0_13_MASK 0x00200000L
#define IA_DBG_REG_7__draw_input_fifo_full_MASK 0x00400000L
#define IA_DBG_REG_7__draw_input_fifo_empty_MASK 0x00800000L
#define IA_DBG_REG_7__Reserved0_MASK 0xff000000L

// IA_DBG_REG_8
#define IA_DBG_REG_8__current_shift_q_0_MASK 0x00000001L
#define IA_DBG_REG_8__current_shift_q_1_MASK 0x00000002L
#define IA_DBG_REG_8__current_shift_q_2_MASK 0x00000004L
#define IA_DBG_REG_8__current_shift_q_3_MASK 0x00000008L
#define IA_DBG_REG_8__current_stride_pre_0_MASK 0x00000010L
#define IA_DBG_REG_8__current_stride_pre_1_MASK 0x00000020L
#define IA_DBG_REG_8__current_stride_pre_2_MASK 0x00000040L
#define IA_DBG_REG_8__current_stride_pre_3_MASK 0x00000080L
#define IA_DBG_REG_8__current_stride_q_0_MASK 0x00000100L
#define IA_DBG_REG_8__current_stride_q_1_MASK 0x00000200L
#define IA_DBG_REG_8__current_stride_q_2_MASK 0x00000400L
#define IA_DBG_REG_8__current_stride_q_3_MASK 0x00000800L
#define IA_DBG_REG_8__current_stride_q_4_MASK 0x00001000L
#define IA_DBG_REG_8__first_group_partial_MASK 0x00002000L
#define IA_DBG_REG_8__second_group_partial_MASK 0x00004000L
#define IA_DBG_REG_8__curr_prim_partial_MASK 0x00008000L
#define IA_DBG_REG_8__next_stride_q_0_MASK 0x00010000L
#define IA_DBG_REG_8__next_stride_q_1_MASK 0x00020000L
#define IA_DBG_REG_8__next_stride_q_2_MASK 0x00040000L
#define IA_DBG_REG_8__next_stride_q_3_MASK 0x00080000L
#define IA_DBG_REG_8__next_stride_q_4_MASK 0x00100000L
#define IA_DBG_REG_8__next_group_partial_MASK 0x00200000L
#define IA_DBG_REG_8__after_group_partial_MASK 0x00400000L
#define IA_DBG_REG_8__extract_group_MASK 0x00800000L
#define IA_DBG_REG_8__Reserved0_MASK 0xff000000L

// IA_DBG_REG_9
#define IA_DBG_REG_9__grp_shift_debug_data_0_MASK 0x00000001L
#define IA_DBG_REG_9__grp_shift_debug_data_1_MASK 0x00000002L
#define IA_DBG_REG_9__grp_shift_debug_data_2_MASK 0x00000004L
#define IA_DBG_REG_9__grp_shift_debug_data_3_MASK 0x00000008L
#define IA_DBG_REG_9__grp_shift_debug_data_4_MASK 0x00000010L
#define IA_DBG_REG_9__grp_shift_debug_data_5_MASK 0x00000020L
#define IA_DBG_REG_9__grp_shift_debug_data_6_MASK 0x00000040L
#define IA_DBG_REG_9__grp_shift_debug_data_7_MASK 0x00000080L
#define IA_DBG_REG_9__reset_indx_state_q_0_MASK 0x00000100L
#define IA_DBG_REG_9__reset_indx_state_q_1_MASK 0x00000200L
#define IA_DBG_REG_9__reset_indx_state_q_2_MASK 0x00000400L
#define IA_DBG_REG_9__reset_indx_state_q_3_MASK 0x00000800L
#define IA_DBG_REG_9__shift_vect_valid_p2_q_0_MASK 0x00001000L
#define IA_DBG_REG_9__shift_vect_valid_p2_q_1_MASK 0x00002000L
#define IA_DBG_REG_9__shift_vect_valid_p2_q_2_MASK 0x00004000L
#define IA_DBG_REG_9__shift_vect_valid_p2_q_3_MASK 0x00008000L
#define IA_DBG_REG_9__shift_vect1_valid_p2_q_0_MASK 0x00010000L
#define IA_DBG_REG_9__shift_vect1_valid_p2_q_1_MASK 0x00020000L
#define IA_DBG_REG_9__shift_vect1_valid_p2_q_2_MASK 0x00040000L
#define IA_DBG_REG_9__shift_vect1_valid_p2_q_3_MASK 0x00080000L
#define IA_DBG_REG_9__shift_vect0_reset_match_p2_q_0_MASK 0x00100000L
#define IA_DBG_REG_9__shift_vect0_reset_match_p2_q_1_MASK 0x00200000L
#define IA_DBG_REG_9__shift_vect0_reset_match_p2_q_2_MASK 0x00400000L
#define IA_DBG_REG_9__shift_vect0_reset_match_p2_q_3_MASK 0x00800000L
#define IA_DBG_REG_9__Reserved0_MASK 0xff000000L

// IA_DBG_REG_10
#define IA_DBG_REG_10__shift_vect1_reset_match_p2_q_0_MASK 0x00000001L
#define IA_DBG_REG_10__shift_vect1_reset_match_p2_q_1_MASK 0x00000002L
#define IA_DBG_REG_10__shift_vect1_reset_match_p2_q_2_MASK 0x00000004L
#define IA_DBG_REG_10__shift_vect1_reset_match_p2_q_3_MASK 0x00000008L
#define IA_DBG_REG_10__num_indx_in_group_p2_q_0_MASK 0x00000010L
#define IA_DBG_REG_10__num_indx_in_group_p2_q_1_MASK 0x00000020L
#define IA_DBG_REG_10__num_indx_in_group_p2_q_2_MASK 0x00000040L
#define IA_DBG_REG_10__last_group_of_draw_p2_q_MASK 0x00000080L
#define IA_DBG_REG_10__shift_event_flag_p2_q_MASK 0x00000100L
#define IA_DBG_REG_10__indx_shift_is_one_p2_q_MASK 0x00000200L
#define IA_DBG_REG_10__indx_shift_is_two_p2_q_MASK 0x00000400L
#define IA_DBG_REG_10__indx_stride_is_four_p2_q_MASK 0x00000800L
#define IA_DBG_REG_10__shift_prim1_reset_p3_q_MASK 0x00001000L
#define IA_DBG_REG_10__shift_prim1_partial_p3_q_MASK 0x00002000L
#define IA_DBG_REG_10__shift_prim0_reset_p3_q_MASK 0x00004000L
#define IA_DBG_REG_10__shift_prim0_partial_p3_q_MASK 0x00008000L
#define IA_DBG_REG_10__di_prim_type_p1_q_0_MASK 0x00010000L
#define IA_DBG_REG_10__di_prim_type_p1_q_1_MASK 0x00020000L
#define IA_DBG_REG_10__di_prim_type_p1_q_2_MASK 0x00040000L
#define IA_DBG_REG_10__di_prim_type_p1_q_3_MASK 0x00080000L
#define IA_DBG_REG_10__di_prim_type_p1_q_4_MASK 0x00100000L
#define IA_DBG_REG_10__two_cycle_xfer_p1_q_MASK 0x00200000L
#define IA_DBG_REG_10__two_prim_input_p1_q_MASK 0x00400000L
#define IA_DBG_REG_10__shift_vect_end_of_packet_p5_q_MASK 0x00800000L
#define IA_DBG_REG_10__Reserved0_MASK 0xff000000L

// IA_DBG_REG_11
#define IA_DBG_REG_11__last_group_of_inst_p5_q_MASK 0x00000001L
#define IA_DBG_REG_11__shift_prim1_null_flag_p5_q_MASK 0x00000002L
#define IA_DBG_REG_11__shift_prim0_null_flag_p5_q_MASK 0x00000004L
#define IA_DBG_REG_11__grp_continued_MASK 0x00000008L
#define IA_DBG_REG_11__grp_state_sel_0_MASK 0x00000010L
#define IA_DBG_REG_11__grp_state_sel_1_MASK 0x00000020L
#define IA_DBG_REG_11__grp_state_sel_2_MASK 0x00000040L
#define IA_DBG_REG_11__grp_sub_prim_type_0_MASK 0x00000080L
#define IA_DBG_REG_11__grp_sub_prim_type_1_MASK 0x00000100L
#define IA_DBG_REG_11__grp_sub_prim_type_2_MASK 0x00000200L
#define IA_DBG_REG_11__grp_sub_prim_type_3_MASK 0x00000400L
#define IA_DBG_REG_11__grp_sub_prim_type_4_MASK 0x00000800L
#define IA_DBG_REG_11__grp_sub_prim_type_5_MASK 0x00001000L
#define IA_DBG_REG_11__grp_output_path_0_MASK 0x00002000L
#define IA_DBG_REG_11__grp_output_path_1_MASK 0x00004000L
#define IA_DBG_REG_11__grp_output_path_2_MASK 0x00008000L
#define IA_DBG_REG_11__grp_null_primitive_MASK 0x00010000L
#define IA_DBG_REG_11__grp_eop_MASK 0x00020000L
#define IA_DBG_REG_11__grp_eopg_MASK 0x00040000L
#define IA_DBG_REG_11__grp_event_flag_MASK 0x00080000L
#define IA_DBG_REG_11__grp_components_valid_0_MASK 0x00100000L
#define IA_DBG_REG_11__grp_components_valid_1_MASK 0x00200000L
#define IA_DBG_REG_11__grp_components_valid_2_MASK 0x00400000L
#define IA_DBG_REG_11__grp_components_valid_3_MASK 0x00800000L
#define IA_DBG_REG_11__Reserved0_MASK 0xff000000L

// IA_DBG_REG_12
#define IA_DBG_REG_12__send_to_se1_p6_MASK 0x00000001L
#define IA_DBG_REG_12__gfx_se_switch_p6_MASK 0x00000002L
#define IA_DBG_REG_12__null_eoi_xfer_prim1_p6_MASK 0x00000004L
#define IA_DBG_REG_12__null_eoi_xfer_prim0_p6_MASK 0x00000008L
#define IA_DBG_REG_12__prim1_eoi_p6_MASK 0x00000010L
#define IA_DBG_REG_12__prim0_eoi_p6_MASK 0x00000020L
#define IA_DBG_REG_12__prim1_valid_eopg_p6_MASK 0x00000040L
#define IA_DBG_REG_12__prim0_valid_eopg_p6_MASK 0x00000080L
#define IA_DBG_REG_12__prim1_to_other_se_p6_MASK 0x00000100L
#define IA_DBG_REG_12__eopg_on_last_prim_p6_MASK 0x00000200L
#define IA_DBG_REG_12__eopg_between_prims_p6_MASK 0x00000400L
#define IA_DBG_REG_12__prim_count_eq_group_size_p6_MASK 0x00000800L
#define IA_DBG_REG_12__prim_count_gt_group_size_p6_MASK 0x00001000L
#define IA_DBG_REG_12__two_prim_output_p5_q_MASK 0x00002000L
#define IA_DBG_REG_12__Reserved2_MASK 0x00004000L
#define IA_DBG_REG_12__Reserved1_MASK 0x00008000L
#define IA_DBG_REG_12__shift_vect_end_of_packet_p5_q_MASK 0x00010000L
#define IA_DBG_REG_12__prim1_xfer_p6_MASK 0x00020000L
#define IA_DBG_REG_12__grp_se1_fifo_empty_MASK 0x00040000L
#define IA_DBG_REG_12__grp_se1_fifo_full_MASK 0x00080000L
#define IA_DBG_REG_12__prim_counter_q_0_MASK 0x00100000L
#define IA_DBG_REG_12__prim_counter_q_1_MASK 0x00200000L
#define IA_DBG_REG_12__prim_counter_q_2_MASK 0x00400000L
#define IA_DBG_REG_12__prim_counter_q_3_MASK 0x00800000L
#define IA_DBG_REG_12__Reserved0_MASK 0xff000000L

// IA_DBG_REG_13
#define IA_DBG_REG_13__prim_counter_q_0_MASK 0x00000001L
#define IA_DBG_REG_13__prim_counter_q_1_MASK 0x00000002L
#define IA_DBG_REG_13__prim_counter_q_2_MASK 0x00000004L
#define IA_DBG_REG_13__prim_counter_q_3_MASK 0x00000008L
#define IA_DBG_REG_13__prim_counter_q_4_MASK 0x00000010L
#define IA_DBG_REG_13__prim_counter_q_5_MASK 0x00000020L
#define IA_DBG_REG_13__prim_counter_q_6_MASK 0x00000040L
#define IA_DBG_REG_13__prim_counter_q_7_MASK 0x00000080L
#define IA_DBG_REG_13__Reserved15_MASK 0x00000100L
#define IA_DBG_REG_13__Reserved14_MASK 0x00000200L
#define IA_DBG_REG_13__Reserved13_MASK 0x00000400L
#define IA_DBG_REG_13__Reserved12_MASK 0x00000800L
#define IA_DBG_REG_13__Reserved11_MASK 0x00001000L
#define IA_DBG_REG_13__Reserved10_MASK 0x00002000L
#define IA_DBG_REG_13__Reserved9_MASK 0x00004000L
#define IA_DBG_REG_13__Reserved8_MASK 0x00008000L
#define IA_DBG_REG_13__Reserved7_MASK 0x00010000L
#define IA_DBG_REG_13__Reserved6_MASK 0x00020000L
#define IA_DBG_REG_13__Reserved5_MASK 0x00040000L
#define IA_DBG_REG_13__Reserved4_MASK 0x00080000L
#define IA_DBG_REG_13__Reserved3_MASK 0x00100000L
#define IA_DBG_REG_13__Reserved2_MASK 0x00200000L
#define IA_DBG_REG_13__Reserved1_MASK 0x00400000L
#define IA_DBG_REG_13__Reserved0_MASK 0x80000000L

// IA_DBG_REG_14
#define IA_DBG_REG_14__Reserved23_MASK 0x00000001L
#define IA_DBG_REG_14__Reserved22_MASK 0x00000002L
#define IA_DBG_REG_14__Reserved21_MASK 0x00000004L
#define IA_DBG_REG_14__Reserved20_MASK 0x00000008L
#define IA_DBG_REG_14__Reserved19_MASK 0x00000010L
#define IA_DBG_REG_14__Reserved18_MASK 0x00000020L
#define IA_DBG_REG_14__Reserved17_MASK 0x00000040L
#define IA_DBG_REG_14__Reserved16_MASK 0x00000080L
#define IA_DBG_REG_14__Reserved15_MASK 0x00000100L
#define IA_DBG_REG_14__Reserved14_MASK 0x00000200L
#define IA_DBG_REG_14__Reserved13_MASK 0x00000400L
#define IA_DBG_REG_14__Reserved12_MASK 0x00000800L
#define IA_DBG_REG_14__Reserved11_MASK 0x00001000L
#define IA_DBG_REG_14__Reserved10_MASK 0x00002000L
#define IA_DBG_REG_14__Reserved9_MASK 0x00004000L
#define IA_DBG_REG_14__Reserved8_MASK 0x00008000L
#define IA_DBG_REG_14__Reserved7_MASK 0x00010000L
#define IA_DBG_REG_14__Reserved6_MASK 0x00020000L
#define IA_DBG_REG_14__Reserved5_MASK 0x00040000L
#define IA_DBG_REG_14__Reserved4_MASK 0x00080000L
#define IA_DBG_REG_14__Reserved3_MASK 0x00100000L
#define IA_DBG_REG_14__Reserved2_MASK 0x00200000L
#define IA_DBG_REG_14__Reserved1_MASK 0x00400000L
#define IA_DBG_REG_14__Reserved0_MASK 0x80000000L

// IA_DBG_REG_15
#define IA_DBG_REG_15__Reserved23_MASK 0x00000001L
#define IA_DBG_REG_15__Reserved22_MASK 0x00000002L
#define IA_DBG_REG_15__Reserved21_MASK 0x00000004L
#define IA_DBG_REG_15__Reserved20_MASK 0x00000008L
#define IA_DBG_REG_15__Reserved19_MASK 0x00000010L
#define IA_DBG_REG_15__Reserved18_MASK 0x00000020L
#define IA_DBG_REG_15__Reserved17_MASK 0x00000040L
#define IA_DBG_REG_15__Reserved16_MASK 0x00000080L
#define IA_DBG_REG_15__Reserved15_MASK 0x00000100L
#define IA_DBG_REG_15__Reserved14_MASK 0x00000200L
#define IA_DBG_REG_15__Reserved13_MASK 0x00000400L
#define IA_DBG_REG_15__Reserved12_MASK 0x00000800L
#define IA_DBG_REG_15__Reserved11_MASK 0x00001000L
#define IA_DBG_REG_15__Reserved10_MASK 0x00002000L
#define IA_DBG_REG_15__Reserved9_MASK 0x00004000L
#define IA_DBG_REG_15__Reserved8_MASK 0x00008000L
#define IA_DBG_REG_15__Reserved7_MASK 0x00010000L
#define IA_DBG_REG_15__Reserved6_MASK 0x00020000L
#define IA_DBG_REG_15__Reserved5_MASK 0x00040000L
#define IA_DBG_REG_15__Reserved4_MASK 0x00080000L
#define IA_DBG_REG_15__Reserved3_MASK 0x00100000L
#define IA_DBG_REG_15__Reserved2_MASK 0x00200000L
#define IA_DBG_REG_15__Reserved1_MASK 0x00400000L
#define IA_DBG_REG_15__Reserved0_MASK 0x80000000L

// VGT_DBG_REG_0
#define VGT_DBG_REG_0__vgt_busy_extended_MASK 0x00000001L
#define VGT_DBG_REG_0__Reserved8_MASK 0x00000002L
#define VGT_DBG_REG_0__vgt_busy_MASK 0x00000004L
#define VGT_DBG_REG_0__Reserved7_MASK 0x00000008L
#define VGT_DBG_REG_0__Reserved6_MASK 0x00000010L
#define VGT_DBG_REG_0__Reserved5_MASK 0x00000020L
#define VGT_DBG_REG_0__Reserved4_MASK 0x00000040L
#define VGT_DBG_REG_0__Reserved3_MASK 0x00000080L
#define VGT_DBG_REG_0__pi_busy_MASK 0x00000100L
#define VGT_DBG_REG_0__vr_pi_busy_MASK 0x00000200L
#define VGT_DBG_REG_0__pt_pi_busy_MASK 0x00000400L
#define VGT_DBG_REG_0__te_pi_busy_MASK 0x00000800L
#define VGT_DBG_REG_0__gs_busy_MASK 0x00001000L
#define VGT_DBG_REG_0__rcm_busy_MASK 0x00002000L
#define VGT_DBG_REG_0__tm_busy_MASK 0x00004000L
#define VGT_DBG_REG_0__cm_busy_MASK 0x00008000L
#define VGT_DBG_REG_0__gog_busy_MASK 0x00010000L
#define VGT_DBG_REG_0__frmt_busy_MASK 0x00020000L
#define VGT_DBG_REG_0__Reserved2_MASK 0x00040000L
#define VGT_DBG_REG_0__te11_pi_busy_MASK 0x00080000L
#define VGT_DBG_REG_0__Reserved1_MASK 0x00100000L
#define VGT_DBG_REG_0__combined_out_busy_MASK 0x00200000L
#define VGT_DBG_REG_0__spi_vs_interfaces_busy_MASK 0x00400000L
#define VGT_DBG_REG_0__pa_interfaces_busy_MASK 0x00800000L
#define VGT_DBG_REG_0__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_1
#define VGT_DBG_REG_1__reg_clk_busy_MASK 0x00000001L
#define VGT_DBG_REG_1__Reserved13_MASK 0x00000002L
#define VGT_DBG_REG_1__core_clk_busy_MASK 0x00000004L
#define VGT_DBG_REG_1__gs_clk_busy_MASK 0x00000008L
#define VGT_DBG_REG_1__Reserved12_MASK 0x00000010L
#define VGT_DBG_REG_1__sclk_core_vld_MASK 0x00000020L
#define VGT_DBG_REG_1__sclk_gs_vld_MASK 0x00000040L
#define VGT_DBG_REG_1__Reserved11_MASK 0x00000080L
#define VGT_DBG_REG_1__Reserved10_MASK 0x00000100L
#define VGT_DBG_REG_1__Reserved9_MASK 0x00000200L
#define VGT_DBG_REG_1__Reserved8_MASK 0x00000400L
#define VGT_DBG_REG_1__Reserved7_MASK 0x00000800L
#define VGT_DBG_REG_1__Reserved6_MASK 0x00001000L
#define VGT_DBG_REG_1__Reserved5_MASK 0x00002000L
#define VGT_DBG_REG_1__Reserved4_MASK 0x00004000L
#define VGT_DBG_REG_1__Reserved3_MASK 0x00008000L
#define VGT_DBG_REG_1__Reserved2_MASK 0x00010000L
#define VGT_DBG_REG_1__Reserved1_MASK 0x00020000L
#define VGT_DBG_REG_1__pi_vr_valid_MASK 0x00040000L
#define VGT_DBG_REG_1__vr_pi_read_MASK 0x00080000L
#define VGT_DBG_REG_1__pi_pt_valid_MASK 0x00100000L
#define VGT_DBG_REG_1__pt_pi_read_MASK 0x00200000L
#define VGT_DBG_REG_1__pi_te_valid_MASK 0x00400000L
#define VGT_DBG_REG_1__te_grp_read_MASK 0x00800000L
#define VGT_DBG_REG_1__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_2
#define VGT_DBG_REG_2__vr_out_indx_valid_MASK 0x00000001L
#define VGT_DBG_REG_2__Reserved5_MASK 0x00000002L
#define VGT_DBG_REG_2__vr_out_prim_valid_MASK 0x00000004L
#define VGT_DBG_REG_2__Reserved4_MASK 0x00000008L
#define VGT_DBG_REG_2__pt_out_indx_valid_MASK 0x00000010L
#define VGT_DBG_REG_2__Reserved3_MASK 0x00000020L
#define VGT_DBG_REG_2__pt_out_prim_valid_MASK 0x00000040L
#define VGT_DBG_REG_2__Reserved2_MASK 0x00000080L
#define VGT_DBG_REG_2__te_out_data_valid_MASK 0x00000100L
#define VGT_DBG_REG_2__Reserved1_MASK 0x00000200L
#define VGT_DBG_REG_2__pi_gs_valid_MASK 0x00000400L
#define VGT_DBG_REG_2__gs_pi_read_MASK 0x00000800L
#define VGT_DBG_REG_2__gog_out_indx_valid_MASK 0x00001000L
#define VGT_DBG_REG_2__out_indx_read_MASK 0x00002000L
#define VGT_DBG_REG_2__gog_out_prim_valid_MASK 0x00004000L
#define VGT_DBG_REG_2__out_prim_read_MASK 0x00008000L
#define VGT_DBG_REG_2__hs_grp_busy_MASK 0x00010000L
#define VGT_DBG_REG_2__hs_noif_busy_MASK 0x00020000L
#define VGT_DBG_REG_2__tfmmIsBusy_MASK 0x00040000L
#define VGT_DBG_REG_2__lsVertIfBusy_0_MASK 0x00080000L
#define VGT_DBG_REG_2__te11_hs_tess_input_rtr_MASK 0x00100000L
#define VGT_DBG_REG_2__lsWaveIfBusy_0_MASK 0x00200000L
#define VGT_DBG_REG_2__hs_te11_tess_input_rts_MASK 0x00400000L
#define VGT_DBG_REG_2__grpModBusy_MASK 0x00800000L
#define VGT_DBG_REG_2__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_3
#define VGT_DBG_REG_3__lsVertFifoEmpty_MASK 0x00000001L
#define VGT_DBG_REG_3__lsWaveFifoEmpty_MASK 0x00000002L
#define VGT_DBG_REG_3__hsVertFifoEmpty_MASK 0x00000004L
#define VGT_DBG_REG_3__hsWaveFifoEmpty_MASK 0x00000008L
#define VGT_DBG_REG_3__hsInputFifoEmpty_MASK 0x00000010L
#define VGT_DBG_REG_3__hsTifFifoEmpty_MASK 0x00000020L
#define VGT_DBG_REG_3__lsVertFifoFull_MASK 0x00000040L
#define VGT_DBG_REG_3__lsWaveFifoFull_MASK 0x00000080L
#define VGT_DBG_REG_3__hsVertFifoFull_MASK 0x00000100L
#define VGT_DBG_REG_3__hsWaveFifoFull_MASK 0x00000200L
#define VGT_DBG_REG_3__hsInputFifoFull_MASK 0x00000400L
#define VGT_DBG_REG_3__hsTifFifoFull_MASK 0x00000800L
#define VGT_DBG_REG_3__p0_rtr_MASK 0x00001000L
#define VGT_DBG_REG_3__p1_rtr_MASK 0x00002000L
#define VGT_DBG_REG_3__p0_dr_MASK 0x00004000L
#define VGT_DBG_REG_3__p1_dr_MASK 0x00008000L
#define VGT_DBG_REG_3__p0_rts_MASK 0x00010000L
#define VGT_DBG_REG_3__p1_rts_MASK 0x00020000L
#define VGT_DBG_REG_3__ls_sh_id_MASK 0x00040000L
#define VGT_DBG_REG_3__lsFwaveFlag_MASK 0x00080000L
#define VGT_DBG_REG_3__lsWaveSendFlush_MASK 0x00100000L
#define VGT_DBG_REG_3__Reserved2_MASK 0x00200000L
#define VGT_DBG_REG_3__Reserved1_MASK 0x00400000L
#define VGT_DBG_REG_3__Reserved0_MASK 0x80000000L

// VGT_DBG_REG_4
#define VGT_DBG_REG_4__avail_es_rb_space_r0_q_23_0_0_MASK 0x00000001L
#define VGT_DBG_REG_4__avail_es_rb_space_r0_q_23_0_1_MASK 0x00000002L
#define VGT_DBG_REG_4__avail_es_rb_space_r0_q_23_0_2_MASK 0x00000004L
#define VGT_DBG_REG_4__avail_es_rb_space_r0_q_23_0_3_MASK 0x00000008L
#define VGT_DBG_REG_4__avail_es_rb_space_r0_q_23_0_4_MASK 0x00000010L
#define VGT_DBG_REG_4__avail_es_rb_space_r0_q_23_0_5_MASK 0x00000020L
#define VGT_DBG_REG_4__avail_es_rb_space_r0_q_23_0_6_MASK 0x00000040L
#define VGT_DBG_REG_4__avail_es_rb_space_r0_q_23_0_7_MASK 0x00000080L
#define VGT_DBG_REG_4__avail_es_rb_space_r0_q_23_0_8_MASK 0x00000100L
#define VGT_DBG_REG_4__avail_es_rb_space_r0_q_23_0_9_MASK 0x00000200L
#define VGT_DBG_REG_4__avail_es_rb_space_r0_q_23_0_10_MASK 0x00000400L
#define VGT_DBG_REG_4__avail_es_rb_space_r0_q_23_0_11_MASK 0x00000800L
#define VGT_DBG_REG_4__avail_es_rb_space_r0_q_23_0_12_MASK 0x00001000L
#define VGT_DBG_REG_4__avail_es_rb_space_r0_q_23_0_13_MASK 0x00002000L
#define VGT_DBG_REG_4__avail_es_rb_space_r0_q_23_0_14_MASK 0x00004000L
#define VGT_DBG_REG_4__avail_es_rb_space_r0_q_23_0_15_MASK 0x00008000L
#define VGT_DBG_REG_4__avail_es_rb_space_r0_q_23_0_16_MASK 0x00010000L
#define VGT_DBG_REG_4__avail_es_rb_space_r0_q_23_0_17_MASK 0x00020000L
#define VGT_DBG_REG_4__avail_es_rb_space_r0_q_23_0_18_MASK 0x00040000L
#define VGT_DBG_REG_4__avail_es_rb_space_r0_q_23_0_19_MASK 0x00080000L
#define VGT_DBG_REG_4__avail_es_rb_space_r0_q_23_0_20_MASK 0x00100000L
#define VGT_DBG_REG_4__avail_es_rb_space_r0_q_23_0_21_MASK 0x00200000L
#define VGT_DBG_REG_4__avail_es_rb_space_r0_q_23_0_22_MASK 0x00400000L
#define VGT_DBG_REG_4__avail_es_rb_space_r0_q_23_0_23_MASK 0x00800000L
#define VGT_DBG_REG_4__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_5
#define VGT_DBG_REG_5__dependent_st_cut_mode_q_0_MASK 0x00000001L
#define VGT_DBG_REG_5__dependent_st_cut_mode_q_1_MASK 0x00000002L
#define VGT_DBG_REG_5__Reserved6_MASK 0x00000004L
#define VGT_DBG_REG_5__Reserved5_MASK 0x00000008L
#define VGT_DBG_REG_5__Reserved4_MASK 0x00000010L
#define VGT_DBG_REG_5__Reserved3_MASK 0x00000020L
#define VGT_DBG_REG_5__Reserved2_MASK 0x00000040L
#define VGT_DBG_REG_5__Reserved1_MASK 0x00000080L
#define VGT_DBG_REG_5__avail_gs_rb_space_r0_q_25_0_0_MASK 0x00000100L
#define VGT_DBG_REG_5__avail_gs_rb_space_r0_q_25_0_1_MASK 0x00000200L
#define VGT_DBG_REG_5__avail_gs_rb_space_r0_q_25_0_2_MASK 0x00000400L
#define VGT_DBG_REG_5__avail_gs_rb_space_r0_q_25_0_3_MASK 0x00000800L
#define VGT_DBG_REG_5__avail_gs_rb_space_r0_q_25_0_4_MASK 0x00001000L
#define VGT_DBG_REG_5__avail_gs_rb_space_r0_q_25_0_5_MASK 0x00002000L
#define VGT_DBG_REG_5__avail_gs_rb_space_r0_q_25_0_6_MASK 0x00004000L
#define VGT_DBG_REG_5__avail_gs_rb_space_r0_q_25_0_7_MASK 0x00008000L
#define VGT_DBG_REG_5__avail_gs_rb_space_r0_q_25_0_8_MASK 0x00010000L
#define VGT_DBG_REG_5__avail_gs_rb_space_r0_q_25_0_9_MASK 0x00020000L
#define VGT_DBG_REG_5__avail_gs_rb_space_r0_q_25_0_10_MASK 0x00040000L
#define VGT_DBG_REG_5__avail_gs_rb_space_r0_q_25_0_11_MASK 0x00080000L
#define VGT_DBG_REG_5__avail_gs_rb_space_r0_q_25_0_12_MASK 0x00100000L
#define VGT_DBG_REG_5__avail_gs_rb_space_r0_q_25_0_13_MASK 0x00200000L
#define VGT_DBG_REG_5__avail_gs_rb_space_r0_q_25_0_14_MASK 0x00400000L
#define VGT_DBG_REG_5__avail_gs_rb_space_r0_q_25_0_15_MASK 0x00800000L
#define VGT_DBG_REG_5__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_6
#define VGT_DBG_REG_6__avail_gs_rb_space_r0_q_25_0_16_MASK 0x00000001L
#define VGT_DBG_REG_6__avail_gs_rb_space_r0_q_25_0_17_MASK 0x00000002L
#define VGT_DBG_REG_6__avail_gs_rb_space_r0_q_25_0_18_MASK 0x00000004L
#define VGT_DBG_REG_6__avail_gs_rb_space_r0_q_25_0_19_MASK 0x00000008L
#define VGT_DBG_REG_6__avail_gs_rb_space_r0_q_25_0_20_MASK 0x00000010L
#define VGT_DBG_REG_6__avail_gs_rb_space_r0_q_25_0_21_MASK 0x00000020L
#define VGT_DBG_REG_6__avail_gs_rb_space_r0_q_25_0_22_MASK 0x00000040L
#define VGT_DBG_REG_6__avail_gs_rb_space_r0_q_25_0_23_MASK 0x00000080L
#define VGT_DBG_REG_6__avail_gs_rb_space_r0_q_25_0_24_MASK 0x00000100L
#define VGT_DBG_REG_6__avail_gs_rb_space_r0_q_25_0_25_MASK 0x00000200L
#define VGT_DBG_REG_6__active_sm_r0_q_0_MASK 0x00000400L
#define VGT_DBG_REG_6__active_sm_r0_q_1_MASK 0x00000800L
#define VGT_DBG_REG_6__active_sm_r0_q_2_MASK 0x00001000L
#define VGT_DBG_REG_6__active_sm_r0_q_3_MASK 0x00002000L
#define VGT_DBG_REG_6__add_gs_rb_space_r1_q_MASK 0x00004000L
#define VGT_DBG_REG_6__add_gs_rb_space_r0_q_MASK 0x00008000L
#define VGT_DBG_REG_6__cm_state0_0_MASK 0x00010000L
#define VGT_DBG_REG_6__cm_state0_1_MASK 0x00020000L
#define VGT_DBG_REG_6__cm_state1_0_MASK 0x00040000L
#define VGT_DBG_REG_6__cm_state1_1_MASK 0x00080000L
#define VGT_DBG_REG_6__cm_state2_0_MASK 0x00100000L
#define VGT_DBG_REG_6__cm_state2_1_MASK 0x00200000L
#define VGT_DBG_REG_6__cm_state3_0_MASK 0x00400000L
#define VGT_DBG_REG_6__cm_state3_1_MASK 0x00800000L
#define VGT_DBG_REG_6__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_7
#define VGT_DBG_REG_7__cm_state4_0_MASK 0x00000001L
#define VGT_DBG_REG_7__cm_state4_1_MASK 0x00000002L
#define VGT_DBG_REG_7__cm_state5_0_MASK 0x00000004L
#define VGT_DBG_REG_7__cm_state5_1_MASK 0x00000008L
#define VGT_DBG_REG_7__cm_state6_0_MASK 0x00000010L
#define VGT_DBG_REG_7__cm_state6_1_MASK 0x00000020L
#define VGT_DBG_REG_7__cm_state7_0_MASK 0x00000040L
#define VGT_DBG_REG_7__cm_state7_1_MASK 0x00000080L
#define VGT_DBG_REG_7__cm_state8_0_MASK 0x00000100L
#define VGT_DBG_REG_7__cm_state8_1_MASK 0x00000200L
#define VGT_DBG_REG_7__cm_state9_0_MASK 0x00000400L
#define VGT_DBG_REG_7__cm_state9_1_MASK 0x00000800L
#define VGT_DBG_REG_7__cm_state10_0_MASK 0x00001000L
#define VGT_DBG_REG_7__cm_state10_1_MASK 0x00002000L
#define VGT_DBG_REG_7__cm_state11_0_MASK 0x00004000L
#define VGT_DBG_REG_7__cm_state11_1_MASK 0x00008000L
#define VGT_DBG_REG_7__cm_state12_0_MASK 0x00010000L
#define VGT_DBG_REG_7__cm_state12_1_MASK 0x00020000L
#define VGT_DBG_REG_7__cm_state13_0_MASK 0x00040000L
#define VGT_DBG_REG_7__cm_state13_1_MASK 0x00080000L
#define VGT_DBG_REG_7__cm_state14_0_MASK 0x00100000L
#define VGT_DBG_REG_7__cm_state14_1_MASK 0x00200000L
#define VGT_DBG_REG_7__cm_state15_0_MASK 0x00400000L
#define VGT_DBG_REG_7__cm_state15_1_MASK 0x00800000L
#define VGT_DBG_REG_7__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_8
#define VGT_DBG_REG_8__pipe0_dr_MASK 0x00000001L
#define VGT_DBG_REG_8__gsc0_dr_MASK 0x00000002L
#define VGT_DBG_REG_8__pipe1_dr_MASK 0x00000004L
#define VGT_DBG_REG_8__tm_pt_event_rtr_MASK 0x00000008L
#define VGT_DBG_REG_8__pipe0_rtr_MASK 0x00000010L
#define VGT_DBG_REG_8__gsc0_rtr_MASK 0x00000020L
#define VGT_DBG_REG_8__pipe1_rtr_MASK 0x00000040L
#define VGT_DBG_REG_8__last_indx_of_prim_p1_q_MASK 0x00000080L
#define VGT_DBG_REG_8__indices_to_send_p0_q_0_MASK 0x00000100L
#define VGT_DBG_REG_8__indices_to_send_p0_q_1_MASK 0x00000200L
#define VGT_DBG_REG_8__event_flag_p1_q_MASK 0x00000400L
#define VGT_DBG_REG_8__eop_p1_q_MASK 0x00000800L
#define VGT_DBG_REG_8__gs_out_prim_type_p0_q_0_MASK 0x00001000L
#define VGT_DBG_REG_8__gs_out_prim_type_p0_q_1_MASK 0x00002000L
#define VGT_DBG_REG_8__gsc_null_primitive_p0_q_MASK 0x00004000L
#define VGT_DBG_REG_8__gsc_eop_p0_q_MASK 0x00008000L
#define VGT_DBG_REG_8__gsc_2cycle_output_MASK 0x00010000L
#define VGT_DBG_REG_8__gsc_2nd_cycle_p0_q_MASK 0x00020000L
#define VGT_DBG_REG_8__last_indx_of_vsprim_MASK 0x00040000L
#define VGT_DBG_REG_8__first_vsprim_of_gsprim_p0_q_MASK 0x00080000L
#define VGT_DBG_REG_8__gsc_indx_count_p0_q_0_MASK 0x00100000L
#define VGT_DBG_REG_8__gsc_indx_count_p0_q_1_MASK 0x00200000L
#define VGT_DBG_REG_8__gsc_indx_count_p0_q_2_MASK 0x00400000L
#define VGT_DBG_REG_8__gsc_indx_count_p0_q_3_MASK 0x00800000L
#define VGT_DBG_REG_8__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_9
#define VGT_DBG_REG_9__gsc_indx_count_p0_q_4_MASK 0x00000001L
#define VGT_DBG_REG_9__gsc_indx_count_p0_q_5_MASK 0x00000002L
#define VGT_DBG_REG_9__gsc_indx_count_p0_q_6_MASK 0x00000004L
#define VGT_DBG_REG_9__gsc_indx_count_p0_q_7_MASK 0x00000008L
#define VGT_DBG_REG_9__gsc_indx_count_p0_q_8_MASK 0x00000010L
#define VGT_DBG_REG_9__gsc_indx_count_p0_q_9_MASK 0x00000020L
#define VGT_DBG_REG_9__gsc_indx_count_p0_q_10_MASK 0x00000040L
#define VGT_DBG_REG_9__last_vsprim_of_gsprim_MASK 0x00000080L
#define VGT_DBG_REG_9__con_state_q_0_MASK 0x00000100L
#define VGT_DBG_REG_9__con_state_q_1_MASK 0x00000200L
#define VGT_DBG_REG_9__con_state_q_2_MASK 0x00000400L
#define VGT_DBG_REG_9__con_state_q_3_MASK 0x00000800L
#define VGT_DBG_REG_9__second_cycle_q_MASK 0x00001000L
#define VGT_DBG_REG_9__process_tri_middle_p0_q_MASK 0x00002000L
#define VGT_DBG_REG_9__process_tri_1st_2nd_half_p0_q_MASK 0x00004000L
#define VGT_DBG_REG_9__process_tri_center_poly_p0_q_MASK 0x00008000L
#define VGT_DBG_REG_9__pipe0_patch_dr_MASK 0x00010000L
#define VGT_DBG_REG_9__pipe0_edge_dr_MASK 0x00020000L
#define VGT_DBG_REG_9__pipe1_dr_MASK 0x00040000L
#define VGT_DBG_REG_9__pipe0_patch_rtr_MASK 0x00080000L
#define VGT_DBG_REG_9__pipe0_edge_rtr_MASK 0x00100000L
#define VGT_DBG_REG_9__pipe1_rtr_MASK 0x00200000L
#define VGT_DBG_REG_9__outer_parity_p0_q_MASK 0x00400000L
#define VGT_DBG_REG_9__parallel_parity_p0_q_MASK 0x00800000L
#define VGT_DBG_REG_9__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_10
#define VGT_DBG_REG_10__first_ring_of_patch_p0_q_MASK 0x00000001L
#define VGT_DBG_REG_10__last_ring_of_patch_p0_q_MASK 0x00000002L
#define VGT_DBG_REG_10__last_edge_of_outer_ring_p0_q_MASK 0x00000004L
#define VGT_DBG_REG_10__last_point_of_outer_ring_p1_MASK 0x00000008L
#define VGT_DBG_REG_10__last_point_of_inner_ring_p1_MASK 0x00000010L
#define VGT_DBG_REG_10__outer_edge_tf_eq_one_p0_q_MASK 0x00000020L
#define VGT_DBG_REG_10__advance_outer_point_p1_MASK 0x00000040L
#define VGT_DBG_REG_10__advance_inner_point_p1_MASK 0x00000080L
#define VGT_DBG_REG_10__next_ring_is_rect_p0_q_MASK 0x00000100L
#define VGT_DBG_REG_10__pipe1_outer1_rtr_MASK 0x00000200L
#define VGT_DBG_REG_10__pipe1_outer2_rtr_MASK 0x00000400L
#define VGT_DBG_REG_10__pipe1_inner1_rtr_MASK 0x00000800L
#define VGT_DBG_REG_10__pipe1_inner2_rtr_MASK 0x00001000L
#define VGT_DBG_REG_10__pipe1_patch_rtr_MASK 0x00002000L
#define VGT_DBG_REG_10__pipe1_edge_rtr_MASK 0x00004000L
#define VGT_DBG_REG_10__use_stored_inner_q_ring2_MASK 0x00008000L
#define VGT_DBG_REG_10__con_state_q_0_MASK 0x00010000L
#define VGT_DBG_REG_10__con_state_q_1_MASK 0x00020000L
#define VGT_DBG_REG_10__con_state_q_2_MASK 0x00040000L
#define VGT_DBG_REG_10__con_state_q_3_MASK 0x00080000L
#define VGT_DBG_REG_10__second_cycle_q_MASK 0x00100000L
#define VGT_DBG_REG_10__process_tri_middle_p0_q_MASK 0x00200000L
#define VGT_DBG_REG_10__process_tri_1st_2nd_half_p0_q_MASK 0x00400000L
#define VGT_DBG_REG_10__process_tri_center_poly_p0_q_MASK 0x00800000L
#define VGT_DBG_REG_10__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_11
#define VGT_DBG_REG_11__pipe0_patch_dr_MASK 0x00000001L
#define VGT_DBG_REG_11__pipe0_edge_dr_MASK 0x00000002L
#define VGT_DBG_REG_11__pipe1_dr_MASK 0x00000004L
#define VGT_DBG_REG_11__pipe0_patch_rtr_MASK 0x00000008L
#define VGT_DBG_REG_11__pipe0_edge_rtr_MASK 0x00000010L
#define VGT_DBG_REG_11__pipe1_rtr_MASK 0x00000020L
#define VGT_DBG_REG_11__outer_parity_p0_q_MASK 0x00000040L
#define VGT_DBG_REG_11__parallel_parity_p0_q_MASK 0x00000080L
#define VGT_DBG_REG_11__first_ring_of_patch_p0_q_MASK 0x00000100L
#define VGT_DBG_REG_11__last_ring_of_patch_p0_q_MASK 0x00000200L
#define VGT_DBG_REG_11__last_edge_of_outer_ring_p0_q_MASK 0x00000400L
#define VGT_DBG_REG_11__last_point_of_outer_ring_p1_MASK 0x00000800L
#define VGT_DBG_REG_11__last_point_of_inner_ring_p1_MASK 0x00001000L
#define VGT_DBG_REG_11__outer_edge_tf_eq_one_p0_q_MASK 0x00002000L
#define VGT_DBG_REG_11__advance_outer_point_p1_MASK 0x00004000L
#define VGT_DBG_REG_11__advance_inner_point_p1_MASK 0x00008000L
#define VGT_DBG_REG_11__next_ring_is_rect_p0_q_MASK 0x00010000L
#define VGT_DBG_REG_11__pipe1_outer1_rtr_MASK 0x00020000L
#define VGT_DBG_REG_11__pipe1_outer2_rtr_MASK 0x00040000L
#define VGT_DBG_REG_11__pipe1_inner1_rtr_MASK 0x00080000L
#define VGT_DBG_REG_11__pipe1_inner2_rtr_MASK 0x00100000L
#define VGT_DBG_REG_11__pipe1_patch_rtr_MASK 0x00200000L
#define VGT_DBG_REG_11__pipe1_edge_rtr_MASK 0x00400000L
#define VGT_DBG_REG_11__use_stored_inner_q_ring3_MASK 0x00800000L
#define VGT_DBG_REG_11__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_12
#define VGT_DBG_REG_12__Reserved23_MASK 0x00000001L
#define VGT_DBG_REG_12__Reserved22_MASK 0x00000002L
#define VGT_DBG_REG_12__Reserved21_MASK 0x00000004L
#define VGT_DBG_REG_12__Reserved20_MASK 0x00000008L
#define VGT_DBG_REG_12__Reserved19_MASK 0x00000010L
#define VGT_DBG_REG_12__Reserved18_MASK 0x00000020L
#define VGT_DBG_REG_12__Reserved17_MASK 0x00000040L
#define VGT_DBG_REG_12__Reserved16_MASK 0x00000080L
#define VGT_DBG_REG_12__Reserved15_MASK 0x00000100L
#define VGT_DBG_REG_12__Reserved14_MASK 0x00000200L
#define VGT_DBG_REG_12__Reserved13_MASK 0x00000400L
#define VGT_DBG_REG_12__Reserved12_MASK 0x00000800L
#define VGT_DBG_REG_12__Reserved11_MASK 0x00001000L
#define VGT_DBG_REG_12__Reserved10_MASK 0x00002000L
#define VGT_DBG_REG_12__Reserved9_MASK 0x00004000L
#define VGT_DBG_REG_12__Reserved8_MASK 0x00008000L
#define VGT_DBG_REG_12__Reserved7_MASK 0x00010000L
#define VGT_DBG_REG_12__Reserved6_MASK 0x00020000L
#define VGT_DBG_REG_12__Reserved5_MASK 0x00040000L
#define VGT_DBG_REG_12__Reserved4_MASK 0x00080000L
#define VGT_DBG_REG_12__Reserved3_MASK 0x00100000L
#define VGT_DBG_REG_12__Reserved2_MASK 0x00200000L
#define VGT_DBG_REG_12__Reserved1_MASK 0x00400000L
#define VGT_DBG_REG_12__Reserved0_MASK 0x80000000L

// VGT_DBG_REG_13
#define VGT_DBG_REG_13__Reserved8_MASK 0x00000001L
#define VGT_DBG_REG_13__Reserved7_MASK 0x00000002L
#define VGT_DBG_REG_13__Reserved6_MASK 0x00000004L
#define VGT_DBG_REG_13__Reserved5_MASK 0x00000008L
#define VGT_DBG_REG_13__Reserved4_MASK 0x00000010L
#define VGT_DBG_REG_13__Reserved3_MASK 0x00000020L
#define VGT_DBG_REG_13__Reserved2_MASK 0x00000040L
#define VGT_DBG_REG_13__Reserved1_MASK 0x00000080L
#define VGT_DBG_REG_13__pipe0_dr_MASK 0x00000100L
#define VGT_DBG_REG_13__pipe0_rtr_MASK 0x00000200L
#define VGT_DBG_REG_13__pipe1_outer_dr_MASK 0x00000400L
#define VGT_DBG_REG_13__pipe1_inner_dr_MASK 0x00000800L
#define VGT_DBG_REG_13__pipe2_outer_dr_MASK 0x00001000L
#define VGT_DBG_REG_13__pipe2_inner_dr_MASK 0x00002000L
#define VGT_DBG_REG_13__pipe3_outer_dr_MASK 0x00004000L
#define VGT_DBG_REG_13__pipe3_inner_dr_MASK 0x00008000L
#define VGT_DBG_REG_13__pipe4_outer_dr_MASK 0x00010000L
#define VGT_DBG_REG_13__pipe4_inner_dr_MASK 0x00020000L
#define VGT_DBG_REG_13__pipe5_outer_dr_MASK 0x00040000L
#define VGT_DBG_REG_13__pipe5_inner_dr_MASK 0x00080000L
#define VGT_DBG_REG_13__pipe2_outer_rtr_MASK 0x00100000L
#define VGT_DBG_REG_13__pipe2_inner_rtr_MASK 0x00200000L
#define VGT_DBG_REG_13__pipe3_outer_rtr_MASK 0x00400000L
#define VGT_DBG_REG_13__pipe3_inner_rtr_MASK 0x00800000L
#define VGT_DBG_REG_13__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_14
#define VGT_DBG_REG_14__pipe4_outer_rtr_MASK 0x00000001L
#define VGT_DBG_REG_14__pipe4_inner_rtr_MASK 0x00000002L
#define VGT_DBG_REG_14__pipe5_outer_rtr_MASK 0x00000004L
#define VGT_DBG_REG_14__pipe5_inner_rtr_MASK 0x00000008L
#define VGT_DBG_REG_14__pg_con_outer_point1_rts_MASK 0x00000010L
#define VGT_DBG_REG_14__pg_con_outer_point2_rts_MASK 0x00000020L
#define VGT_DBG_REG_14__pg_con_inner_point1_rts_MASK 0x00000040L
#define VGT_DBG_REG_14__pg_con_inner_point2_rts_MASK 0x00000080L
#define VGT_DBG_REG_14__pg_patch_fifo_empty_MASK 0x00000100L
#define VGT_DBG_REG_14__pg_edge_fifo_empty_MASK 0x00000200L
#define VGT_DBG_REG_14__pg_inner3_perp_fifo_empty_MASK 0x00000400L
#define VGT_DBG_REG_14__pg_patch_fifo_full_MASK 0x00000800L
#define VGT_DBG_REG_14__pg_edge_fifo_full_MASK 0x00001000L
#define VGT_DBG_REG_14__pg_inner_perp_fifo_full_MASK 0x00002000L
#define VGT_DBG_REG_14__outer_ring_done_q_MASK 0x00004000L
#define VGT_DBG_REG_14__inner_ring_done_q_MASK 0x00008000L
#define VGT_DBG_REG_14__first_ring_of_patch_MASK 0x00010000L
#define VGT_DBG_REG_14__last_ring_of_patch_MASK 0x00020000L
#define VGT_DBG_REG_14__last_edge_of_outer_ring_MASK 0x00040000L
#define VGT_DBG_REG_14__last_point_of_outer_edge_MASK 0x00080000L
#define VGT_DBG_REG_14__last_edge_of_inner_ring_MASK 0x00100000L
#define VGT_DBG_REG_14__last_point_of_inner_edge_MASK 0x00200000L
#define VGT_DBG_REG_14__last_patch_of_tg_p0_q_MASK 0x00400000L
#define VGT_DBG_REG_14__event_null_special_p0_q_MASK 0x00800000L
#define VGT_DBG_REG_14__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_15
#define VGT_DBG_REG_15__event_flag_p5_q_MASK 0x00000001L
#define VGT_DBG_REG_15__first_point_of_patch_p5_q_MASK 0x00000002L
#define VGT_DBG_REG_15__first_point_of_edge_p5_q_MASK 0x00000004L
#define VGT_DBG_REG_15__last_patch_of_tg_p5_q_MASK 0x00000008L
#define VGT_DBG_REG_15__tess_topology_p5_q_0_MASK 0x00000010L
#define VGT_DBG_REG_15__tess_topology_p5_q_1_MASK 0x00000020L
#define VGT_DBG_REG_15__pipe5_inner3_rtr_MASK 0x00000040L
#define VGT_DBG_REG_15__pipe5_inner2_rtr_MASK 0x00000080L
#define VGT_DBG_REG_15__pg_edge_fifo3_full_MASK 0x00000100L
#define VGT_DBG_REG_15__pg_edge_fifo2_full_MASK 0x00000200L
#define VGT_DBG_REG_15__pg_inner3_point_fifo_full_MASK 0x00000400L
#define VGT_DBG_REG_15__pg_outer3_point_fifo_full_MASK 0x00000800L
#define VGT_DBG_REG_15__pg_inner2_point_fifo_full_MASK 0x00001000L
#define VGT_DBG_REG_15__pg_outer2_point_fifo_full_MASK 0x00002000L
#define VGT_DBG_REG_15__pg_inner_point_fifo_full_MASK 0x00004000L
#define VGT_DBG_REG_15__pg_outer_point_fifo_full_MASK 0x00008000L
#define VGT_DBG_REG_15__inner2_fifos_rtr_MASK 0x00010000L
#define VGT_DBG_REG_15__inner_fifos_rtr_MASK 0x00020000L
#define VGT_DBG_REG_15__outer_fifos_rtr_MASK 0x00040000L
#define VGT_DBG_REG_15__fifos_rtr_MASK 0x00080000L
#define VGT_DBG_REG_15__Reserved3_MASK 0x00100000L
#define VGT_DBG_REG_15__Reserved2_MASK 0x00200000L
#define VGT_DBG_REG_15__Reserved1_MASK 0x00400000L
#define VGT_DBG_REG_15__Reserved0_MASK 0x80000000L

// VGT_DBG_REG_16
#define VGT_DBG_REG_16__pipe0_patch_dr_MASK 0x00000001L
#define VGT_DBG_REG_16__ring3_pipe1_dr_MASK 0x00000002L
#define VGT_DBG_REG_16__pipe1_dr_MASK 0x00000004L
#define VGT_DBG_REG_16__pipe2_dr_MASK 0x00000008L
#define VGT_DBG_REG_16__pipe0_patch_rtr_MASK 0x00000010L
#define VGT_DBG_REG_16__ring2_pipe1_dr_MASK 0x00000020L
#define VGT_DBG_REG_16__ring1_pipe1_dr_MASK 0x00000040L
#define VGT_DBG_REG_16__pipe2_rtr_MASK 0x00000080L
#define VGT_DBG_REG_16__pipe3_dr_MASK 0x00000100L
#define VGT_DBG_REG_16__pipe3_rtr_MASK 0x00000200L
#define VGT_DBG_REG_16__ring2_in_sync_q_MASK 0x00000400L
#define VGT_DBG_REG_16__ring1_in_sync_q_MASK 0x00000800L
#define VGT_DBG_REG_16__pipe1_patch_rtr_MASK 0x00001000L
#define VGT_DBG_REG_16__ring3_in_sync_q_MASK 0x00002000L
#define VGT_DBG_REG_16__tm_te11_event_rtr_MASK 0x00004000L
#define VGT_DBG_REG_16__first_prim_of_patch_q_MASK 0x00008000L
#define VGT_DBG_REG_16__con_prim_fifo_full_MASK 0x00010000L
#define VGT_DBG_REG_16__con_vert_fifo_full_MASK 0x00020000L
#define VGT_DBG_REG_16__con_prim_fifo_empty_MASK 0x00040000L
#define VGT_DBG_REG_16__con_vert_fifo_empty_MASK 0x00080000L
#define VGT_DBG_REG_16__last_patch_of_tg_p0_q_MASK 0x00100000L
#define VGT_DBG_REG_16__ring3_valid_p2_MASK 0x00200000L
#define VGT_DBG_REG_16__ring2_valid_p2_MASK 0x00400000L
#define VGT_DBG_REG_16__ring1_valid_p2_MASK 0x00800000L
#define VGT_DBG_REG_16__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_17
#define VGT_DBG_REG_17__tess_type_p0_q_0_MASK 0x00000001L
#define VGT_DBG_REG_17__tess_type_p0_q_1_MASK 0x00000002L
#define VGT_DBG_REG_17__tess_topology_p0_q_0_MASK 0x00000004L
#define VGT_DBG_REG_17__tess_topology_p0_q_1_MASK 0x00000008L
#define VGT_DBG_REG_17__te11_out_vert_gs_en_MASK 0x00000010L
#define VGT_DBG_REG_17__con_ring3_busy_MASK 0x00000020L
#define VGT_DBG_REG_17__con_ring2_busy_MASK 0x00000040L
#define VGT_DBG_REG_17__con_ring1_busy_MASK 0x00000080L
#define VGT_DBG_REG_17__con_state_q_0_MASK 0x00000100L
#define VGT_DBG_REG_17__con_state_q_1_MASK 0x00000200L
#define VGT_DBG_REG_17__con_state_q_2_MASK 0x00000400L
#define VGT_DBG_REG_17__con_state_q_3_MASK 0x00000800L
#define VGT_DBG_REG_17__second_cycle_q_MASK 0x00001000L
#define VGT_DBG_REG_17__process_tri_middle_p0_q_MASK 0x00002000L
#define VGT_DBG_REG_17__process_tri_1st_2nd_half_p0_q_MASK 0x00004000L
#define VGT_DBG_REG_17__process_tri_center_poly_p0_q_MASK 0x00008000L
#define VGT_DBG_REG_17__pipe0_patch_dr_MASK 0x00010000L
#define VGT_DBG_REG_17__pipe0_edge_dr_MASK 0x00020000L
#define VGT_DBG_REG_17__pipe1_dr_MASK 0x00040000L
#define VGT_DBG_REG_17__pipe0_patch_rtr_MASK 0x00080000L
#define VGT_DBG_REG_17__pipe0_edge_rtr_MASK 0x00100000L
#define VGT_DBG_REG_17__pipe1_rtr_MASK 0x00200000L
#define VGT_DBG_REG_17__outer_parity_p0_q_MASK 0x00400000L
#define VGT_DBG_REG_17__parallel_parity_p0_q_MASK 0x00800000L
#define VGT_DBG_REG_17__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_18
#define VGT_DBG_REG_18__first_ring_of_patch_p0_q_MASK 0x00000001L
#define VGT_DBG_REG_18__last_ring_of_patch_p0_q_MASK 0x00000002L
#define VGT_DBG_REG_18__last_edge_of_outer_ring_p0_q_MASK 0x00000004L
#define VGT_DBG_REG_18__last_point_of_outer_ring_p1_MASK 0x00000008L
#define VGT_DBG_REG_18__last_point_of_inner_ring_p1_MASK 0x00000010L
#define VGT_DBG_REG_18__outer_edge_tf_eq_one_p0_q_MASK 0x00000020L
#define VGT_DBG_REG_18__advance_outer_point_p1_MASK 0x00000040L
#define VGT_DBG_REG_18__advance_inner_point_p1_MASK 0x00000080L
#define VGT_DBG_REG_18__next_ring_is_rect_p0_q_MASK 0x00000100L
#define VGT_DBG_REG_18__pipe1_outer1_rtr_MASK 0x00000200L
#define VGT_DBG_REG_18__pipe1_outer2_rtr_MASK 0x00000400L
#define VGT_DBG_REG_18__pipe1_inner1_rtr_MASK 0x00000800L
#define VGT_DBG_REG_18__pipe1_inner2_rtr_MASK 0x00001000L
#define VGT_DBG_REG_18__pipe1_patch_rtr_MASK 0x00002000L
#define VGT_DBG_REG_18__pipe1_edge_rtr_MASK 0x00004000L
#define VGT_DBG_REG_18__use_stored_inner_q_ring1_MASK 0x00008000L
#define VGT_DBG_REG_18__Reserved7_MASK 0x00010000L
#define VGT_DBG_REG_18__Reserved6_MASK 0x00020000L
#define VGT_DBG_REG_18__Reserved5_MASK 0x00040000L
#define VGT_DBG_REG_18__Reserved4_MASK 0x00080000L
#define VGT_DBG_REG_18__Reserved3_MASK 0x00100000L
#define VGT_DBG_REG_18__Reserved2_MASK 0x00200000L
#define VGT_DBG_REG_18__Reserved1_MASK 0x00400000L
#define VGT_DBG_REG_18__Reserved0_MASK 0x80000000L

// VGT_DBG_REG_19
#define VGT_DBG_REG_19__Reserved23_MASK 0x00000001L
#define VGT_DBG_REG_19__Reserved22_MASK 0x00000002L
#define VGT_DBG_REG_19__Reserved21_MASK 0x00000004L
#define VGT_DBG_REG_19__Reserved20_MASK 0x00000008L
#define VGT_DBG_REG_19__Reserved19_MASK 0x00000010L
#define VGT_DBG_REG_19__Reserved18_MASK 0x00000020L
#define VGT_DBG_REG_19__Reserved17_MASK 0x00000040L
#define VGT_DBG_REG_19__Reserved16_MASK 0x00000080L
#define VGT_DBG_REG_19__Reserved15_MASK 0x00000100L
#define VGT_DBG_REG_19__Reserved14_MASK 0x00000200L
#define VGT_DBG_REG_19__Reserved13_MASK 0x00000400L
#define VGT_DBG_REG_19__Reserved12_MASK 0x00000800L
#define VGT_DBG_REG_19__Reserved11_MASK 0x00001000L
#define VGT_DBG_REG_19__Reserved10_MASK 0x00002000L
#define VGT_DBG_REG_19__Reserved9_MASK 0x00004000L
#define VGT_DBG_REG_19__Reserved8_MASK 0x00008000L
#define VGT_DBG_REG_19__Reserved7_MASK 0x00010000L
#define VGT_DBG_REG_19__Reserved6_MASK 0x00020000L
#define VGT_DBG_REG_19__Reserved5_MASK 0x00040000L
#define VGT_DBG_REG_19__Reserved4_MASK 0x00080000L
#define VGT_DBG_REG_19__Reserved3_MASK 0x00100000L
#define VGT_DBG_REG_19__Reserved2_MASK 0x00200000L
#define VGT_DBG_REG_19__Reserved1_MASK 0x00400000L
#define VGT_DBG_REG_19__Reserved0_MASK 0x80000000L

// VGT_DBG_REG_20
#define VGT_DBG_REG_20__Reserved16_MASK 0x00000001L
#define VGT_DBG_REG_20__Reserved15_MASK 0x00000002L
#define VGT_DBG_REG_20__Reserved14_MASK 0x00000004L
#define VGT_DBG_REG_20__Reserved13_MASK 0x00000008L
#define VGT_DBG_REG_20__Reserved12_MASK 0x00000010L
#define VGT_DBG_REG_20__Reserved11_MASK 0x00000020L
#define VGT_DBG_REG_20__Reserved10_MASK 0x00000040L
#define VGT_DBG_REG_20__Reserved9_MASK 0x00000080L
#define VGT_DBG_REG_20__Reserved8_MASK 0x00000100L
#define VGT_DBG_REG_20__Reserved7_MASK 0x00000200L
#define VGT_DBG_REG_20__Reserved6_MASK 0x00000400L
#define VGT_DBG_REG_20__Reserved5_MASK 0x00000800L
#define VGT_DBG_REG_20__Reserved4_MASK 0x00001000L
#define VGT_DBG_REG_20__Reserved3_MASK 0x00002000L
#define VGT_DBG_REG_20__Reserved2_MASK 0x00004000L
#define VGT_DBG_REG_20__Reserved1_MASK 0x00008000L
#define VGT_DBG_REG_20__VGT_PA_clipp_eop_0_MASK 0x00010000L
#define VGT_DBG_REG_20__VGT_PA_clipp_eop_1_MASK 0x00020000L
#define VGT_DBG_REG_20__VGT_PA_clipp_eop_2_MASK 0x00040000L
#define VGT_DBG_REG_20__VGT_PA_clipp_eop_3_MASK 0x00080000L
#define VGT_DBG_REG_20__VGT_PA_clipp_eop_4_MASK 0x00100000L
#define VGT_DBG_REG_20__VGT_PA_clipp_eop_5_MASK 0x00200000L
#define VGT_DBG_REG_20__VGT_PA_clipp_eop_6_MASK 0x00400000L
#define VGT_DBG_REG_20__VGT_PA_clipp_eop_7_MASK 0x00800000L
#define VGT_DBG_REG_20__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_21
#define VGT_DBG_REG_21__VGT_PA_clipp_eop_8_MASK 0x00000001L
#define VGT_DBG_REG_21__VGT_PA_clipp_eop_9_MASK 0x00000002L
#define VGT_DBG_REG_21__VGT_PA_clipp_eop_10_MASK 0x00000004L
#define VGT_DBG_REG_21__VGT_PA_clipp_eop_11_MASK 0x00000008L
#define VGT_DBG_REG_21__VGT_PA_clipp_eop_12_MASK 0x00000010L
#define VGT_DBG_REG_21__VGT_PA_clipp_eop_13_MASK 0x00000020L
#define VGT_DBG_REG_21__VGT_PA_clipp_eop_14_MASK 0x00000040L
#define VGT_DBG_REG_21__VGT_PA_clipp_eop_15_MASK 0x00000080L
#define VGT_DBG_REG_21__VGT_PA_clipp_eop_16_MASK 0x00000100L
#define VGT_DBG_REG_21__VGT_PA_clipp_eop_17_MASK 0x00000200L
#define VGT_DBG_REG_21__VGT_PA_clipp_eop_18_MASK 0x00000400L
#define VGT_DBG_REG_21__VGT_PA_clipp_eop_19_MASK 0x00000800L
#define VGT_DBG_REG_21__VGT_PA_clipp_eop_20_MASK 0x00001000L
#define VGT_DBG_REG_21__VGT_PA_clipp_eop_21_MASK 0x00002000L
#define VGT_DBG_REG_21__VGT_PA_clipp_eop_22_MASK 0x00004000L
#define VGT_DBG_REG_21__VGT_PA_clipp_eop_23_MASK 0x00008000L
#define VGT_DBG_REG_21__VGT_PA_clipp_eop_24_MASK 0x00010000L
#define VGT_DBG_REG_21__VGT_PA_clipp_eop_25_MASK 0x00020000L
#define VGT_DBG_REG_21__VGT_PA_clipp_eop_26_MASK 0x00040000L
#define VGT_DBG_REG_21__VGT_PA_clipp_eop_27_MASK 0x00080000L
#define VGT_DBG_REG_21__VGT_PA_clipp_eop_28_MASK 0x00100000L
#define VGT_DBG_REG_21__VGT_PA_clipp_eop_29_MASK 0x00200000L
#define VGT_DBG_REG_21__VGT_PA_clipp_eop_30_MASK 0x00400000L
#define VGT_DBG_REG_21__VGT_PA_clipp_eop_31_MASK 0x00800000L
#define VGT_DBG_REG_21__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_22
#define VGT_DBG_REG_22__Reserved23_MASK 0x00000001L
#define VGT_DBG_REG_22__Reserved22_MASK 0x00000002L
#define VGT_DBG_REG_22__Reserved21_MASK 0x00000004L
#define VGT_DBG_REG_22__Reserved20_MASK 0x00000008L
#define VGT_DBG_REG_22__Reserved19_MASK 0x00000010L
#define VGT_DBG_REG_22__Reserved18_MASK 0x00000020L
#define VGT_DBG_REG_22__Reserved17_MASK 0x00000040L
#define VGT_DBG_REG_22__Reserved16_MASK 0x00000080L
#define VGT_DBG_REG_22__Reserved15_MASK 0x00000100L
#define VGT_DBG_REG_22__Reserved14_MASK 0x00000200L
#define VGT_DBG_REG_22__Reserved13_MASK 0x00000400L
#define VGT_DBG_REG_22__Reserved12_MASK 0x00000800L
#define VGT_DBG_REG_22__Reserved11_MASK 0x00001000L
#define VGT_DBG_REG_22__Reserved10_MASK 0x00002000L
#define VGT_DBG_REG_22__Reserved9_MASK 0x00004000L
#define VGT_DBG_REG_22__Reserved8_MASK 0x00008000L
#define VGT_DBG_REG_22__Reserved7_MASK 0x00010000L
#define VGT_DBG_REG_22__Reserved6_MASK 0x00020000L
#define VGT_DBG_REG_22__Reserved5_MASK 0x00040000L
#define VGT_DBG_REG_22__Reserved4_MASK 0x00080000L
#define VGT_DBG_REG_22__Reserved3_MASK 0x00100000L
#define VGT_DBG_REG_22__Reserved2_MASK 0x00200000L
#define VGT_DBG_REG_22__Reserved1_MASK 0x00400000L
#define VGT_DBG_REG_22__Reserved0_MASK 0x80000000L

// VGT_DBG_REG_23
#define VGT_DBG_REG_23__Reserved23_MASK 0x00000001L
#define VGT_DBG_REG_23__Reserved22_MASK 0x00000002L
#define VGT_DBG_REG_23__Reserved21_MASK 0x00000004L
#define VGT_DBG_REG_23__Reserved20_MASK 0x00000008L
#define VGT_DBG_REG_23__Reserved19_MASK 0x00000010L
#define VGT_DBG_REG_23__Reserved18_MASK 0x00000020L
#define VGT_DBG_REG_23__Reserved17_MASK 0x00000040L
#define VGT_DBG_REG_23__Reserved16_MASK 0x00000080L
#define VGT_DBG_REG_23__Reserved15_MASK 0x00000100L
#define VGT_DBG_REG_23__Reserved14_MASK 0x00000200L
#define VGT_DBG_REG_23__Reserved13_MASK 0x00000400L
#define VGT_DBG_REG_23__Reserved12_MASK 0x00000800L
#define VGT_DBG_REG_23__Reserved11_MASK 0x00001000L
#define VGT_DBG_REG_23__Reserved10_MASK 0x00002000L
#define VGT_DBG_REG_23__Reserved9_MASK 0x00004000L
#define VGT_DBG_REG_23__Reserved8_MASK 0x00008000L
#define VGT_DBG_REG_23__Reserved7_MASK 0x00010000L
#define VGT_DBG_REG_23__Reserved6_MASK 0x00020000L
#define VGT_DBG_REG_23__Reserved5_MASK 0x00040000L
#define VGT_DBG_REG_23__Reserved4_MASK 0x00080000L
#define VGT_DBG_REG_23__Reserved3_MASK 0x00100000L
#define VGT_DBG_REG_23__Reserved2_MASK 0x00200000L
#define VGT_DBG_REG_23__Reserved1_MASK 0x00400000L
#define VGT_DBG_REG_23__Reserved0_MASK 0x80000000L

// VGT_DBG_REG_24
#define VGT_DBG_REG_24__Reserved23_MASK 0x00000001L
#define VGT_DBG_REG_24__Reserved22_MASK 0x00000002L
#define VGT_DBG_REG_24__Reserved21_MASK 0x00000004L
#define VGT_DBG_REG_24__Reserved20_MASK 0x00000008L
#define VGT_DBG_REG_24__Reserved19_MASK 0x00000010L
#define VGT_DBG_REG_24__Reserved18_MASK 0x00000020L
#define VGT_DBG_REG_24__Reserved17_MASK 0x00000040L
#define VGT_DBG_REG_24__Reserved16_MASK 0x00000080L
#define VGT_DBG_REG_24__Reserved15_MASK 0x00000100L
#define VGT_DBG_REG_24__Reserved14_MASK 0x00000200L
#define VGT_DBG_REG_24__Reserved13_MASK 0x00000400L
#define VGT_DBG_REG_24__Reserved12_MASK 0x00000800L
#define VGT_DBG_REG_24__Reserved11_MASK 0x00001000L
#define VGT_DBG_REG_24__Reserved10_MASK 0x00002000L
#define VGT_DBG_REG_24__Reserved9_MASK 0x00004000L
#define VGT_DBG_REG_24__Reserved8_MASK 0x00008000L
#define VGT_DBG_REG_24__Reserved7_MASK 0x00010000L
#define VGT_DBG_REG_24__Reserved6_MASK 0x00020000L
#define VGT_DBG_REG_24__Reserved5_MASK 0x00040000L
#define VGT_DBG_REG_24__Reserved4_MASK 0x00080000L
#define VGT_DBG_REG_24__Reserved3_MASK 0x00100000L
#define VGT_DBG_REG_24__Reserved2_MASK 0x00200000L
#define VGT_DBG_REG_24__Reserved1_MASK 0x00400000L
#define VGT_DBG_REG_24__Reserved0_MASK 0x80000000L

// VGT_DBG_REG_25
#define VGT_DBG_REG_25__Reserved23_MASK 0x00000001L
#define VGT_DBG_REG_25__Reserved22_MASK 0x00000002L
#define VGT_DBG_REG_25__Reserved21_MASK 0x00000004L
#define VGT_DBG_REG_25__Reserved20_MASK 0x00000008L
#define VGT_DBG_REG_25__Reserved19_MASK 0x00000010L
#define VGT_DBG_REG_25__Reserved18_MASK 0x00000020L
#define VGT_DBG_REG_25__Reserved17_MASK 0x00000040L
#define VGT_DBG_REG_25__Reserved16_MASK 0x00000080L
#define VGT_DBG_REG_25__Reserved15_MASK 0x00000100L
#define VGT_DBG_REG_25__Reserved14_MASK 0x00000200L
#define VGT_DBG_REG_25__Reserved13_MASK 0x00000400L
#define VGT_DBG_REG_25__Reserved12_MASK 0x00000800L
#define VGT_DBG_REG_25__Reserved11_MASK 0x00001000L
#define VGT_DBG_REG_25__Reserved10_MASK 0x00002000L
#define VGT_DBG_REG_25__Reserved9_MASK 0x00004000L
#define VGT_DBG_REG_25__Reserved8_MASK 0x00008000L
#define VGT_DBG_REG_25__Reserved7_MASK 0x00010000L
#define VGT_DBG_REG_25__Reserved6_MASK 0x00020000L
#define VGT_DBG_REG_25__Reserved5_MASK 0x00040000L
#define VGT_DBG_REG_25__Reserved4_MASK 0x00080000L
#define VGT_DBG_REG_25__Reserved3_MASK 0x00100000L
#define VGT_DBG_REG_25__Reserved2_MASK 0x00200000L
#define VGT_DBG_REG_25__Reserved1_MASK 0x00400000L
#define VGT_DBG_REG_25__Reserved0_MASK 0x80000000L

// VGT_DBG_REG_26
#define VGT_DBG_REG_26__Reserved23_MASK 0x00000001L
#define VGT_DBG_REG_26__Reserved22_MASK 0x00000002L
#define VGT_DBG_REG_26__Reserved21_MASK 0x00000004L
#define VGT_DBG_REG_26__Reserved20_MASK 0x00000008L
#define VGT_DBG_REG_26__Reserved19_MASK 0x00000010L
#define VGT_DBG_REG_26__Reserved18_MASK 0x00000020L
#define VGT_DBG_REG_26__Reserved17_MASK 0x00000040L
#define VGT_DBG_REG_26__Reserved16_MASK 0x00000080L
#define VGT_DBG_REG_26__Reserved15_MASK 0x00000100L
#define VGT_DBG_REG_26__Reserved14_MASK 0x00000200L
#define VGT_DBG_REG_26__Reserved13_MASK 0x00000400L
#define VGT_DBG_REG_26__Reserved12_MASK 0x00000800L
#define VGT_DBG_REG_26__Reserved11_MASK 0x00001000L
#define VGT_DBG_REG_26__Reserved10_MASK 0x00002000L
#define VGT_DBG_REG_26__Reserved9_MASK 0x00004000L
#define VGT_DBG_REG_26__Reserved8_MASK 0x00008000L
#define VGT_DBG_REG_26__Reserved7_MASK 0x00010000L
#define VGT_DBG_REG_26__Reserved6_MASK 0x00020000L
#define VGT_DBG_REG_26__Reserved5_MASK 0x00040000L
#define VGT_DBG_REG_26__Reserved4_MASK 0x00080000L
#define VGT_DBG_REG_26__Reserved3_MASK 0x00100000L
#define VGT_DBG_REG_26__Reserved2_MASK 0x00200000L
#define VGT_DBG_REG_26__Reserved1_MASK 0x00400000L
#define VGT_DBG_REG_26__Reserved0_MASK 0x80000000L

// VGT_DBG_REG_27
#define VGT_DBG_REG_27__Reserved23_MASK 0x00000001L
#define VGT_DBG_REG_27__Reserved22_MASK 0x00000002L
#define VGT_DBG_REG_27__Reserved21_MASK 0x00000004L
#define VGT_DBG_REG_27__Reserved20_MASK 0x00000008L
#define VGT_DBG_REG_27__Reserved19_MASK 0x00000010L
#define VGT_DBG_REG_27__Reserved18_MASK 0x00000020L
#define VGT_DBG_REG_27__Reserved17_MASK 0x00000040L
#define VGT_DBG_REG_27__Reserved16_MASK 0x00000080L
#define VGT_DBG_REG_27__Reserved15_MASK 0x00000100L
#define VGT_DBG_REG_27__Reserved14_MASK 0x00000200L
#define VGT_DBG_REG_27__Reserved13_MASK 0x00000400L
#define VGT_DBG_REG_27__Reserved12_MASK 0x00000800L
#define VGT_DBG_REG_27__Reserved11_MASK 0x00001000L
#define VGT_DBG_REG_27__Reserved10_MASK 0x00002000L
#define VGT_DBG_REG_27__Reserved9_MASK 0x00004000L
#define VGT_DBG_REG_27__Reserved8_MASK 0x00008000L
#define VGT_DBG_REG_27__Reserved7_MASK 0x00010000L
#define VGT_DBG_REG_27__Reserved6_MASK 0x00020000L
#define VGT_DBG_REG_27__Reserved5_MASK 0x00040000L
#define VGT_DBG_REG_27__Reserved4_MASK 0x00080000L
#define VGT_DBG_REG_27__Reserved3_MASK 0x00100000L
#define VGT_DBG_REG_27__Reserved2_MASK 0x00200000L
#define VGT_DBG_REG_27__Reserved1_MASK 0x00400000L
#define VGT_DBG_REG_27__Reserved0_MASK 0x80000000L

// VGT_DBG_REG_28
#define VGT_DBG_REG_28__Reserved23_MASK 0x00000001L
#define VGT_DBG_REG_28__Reserved22_MASK 0x00000002L
#define VGT_DBG_REG_28__Reserved21_MASK 0x00000004L
#define VGT_DBG_REG_28__Reserved20_MASK 0x00000008L
#define VGT_DBG_REG_28__Reserved19_MASK 0x00000010L
#define VGT_DBG_REG_28__Reserved18_MASK 0x00000020L
#define VGT_DBG_REG_28__Reserved17_MASK 0x00000040L
#define VGT_DBG_REG_28__Reserved16_MASK 0x00000080L
#define VGT_DBG_REG_28__Reserved15_MASK 0x00000100L
#define VGT_DBG_REG_28__Reserved14_MASK 0x00000200L
#define VGT_DBG_REG_28__Reserved13_MASK 0x00000400L
#define VGT_DBG_REG_28__Reserved12_MASK 0x00000800L
#define VGT_DBG_REG_28__Reserved11_MASK 0x00001000L
#define VGT_DBG_REG_28__Reserved10_MASK 0x00002000L
#define VGT_DBG_REG_28__Reserved9_MASK 0x00004000L
#define VGT_DBG_REG_28__Reserved8_MASK 0x00008000L
#define VGT_DBG_REG_28__Reserved7_MASK 0x00010000L
#define VGT_DBG_REG_28__Reserved6_MASK 0x00020000L
#define VGT_DBG_REG_28__Reserved5_MASK 0x00040000L
#define VGT_DBG_REG_28__Reserved4_MASK 0x00080000L
#define VGT_DBG_REG_28__Reserved3_MASK 0x00100000L
#define VGT_DBG_REG_28__Reserved2_MASK 0x00200000L
#define VGT_DBG_REG_28__Reserved1_MASK 0x00400000L
#define VGT_DBG_REG_28__Reserved0_MASK 0x80000000L

// VGT_DBG_REG_29
#define VGT_DBG_REG_29__Reserved23_MASK 0x00000001L
#define VGT_DBG_REG_29__Reserved22_MASK 0x00000002L
#define VGT_DBG_REG_29__Reserved21_MASK 0x00000004L
#define VGT_DBG_REG_29__Reserved20_MASK 0x00000008L
#define VGT_DBG_REG_29__Reserved19_MASK 0x00000010L
#define VGT_DBG_REG_29__Reserved18_MASK 0x00000020L
#define VGT_DBG_REG_29__Reserved17_MASK 0x00000040L
#define VGT_DBG_REG_29__Reserved16_MASK 0x00000080L
#define VGT_DBG_REG_29__Reserved15_MASK 0x00000100L
#define VGT_DBG_REG_29__Reserved14_MASK 0x00000200L
#define VGT_DBG_REG_29__Reserved13_MASK 0x00000400L
#define VGT_DBG_REG_29__Reserved12_MASK 0x00000800L
#define VGT_DBG_REG_29__Reserved11_MASK 0x00001000L
#define VGT_DBG_REG_29__Reserved10_MASK 0x00002000L
#define VGT_DBG_REG_29__Reserved9_MASK 0x00004000L
#define VGT_DBG_REG_29__Reserved8_MASK 0x00008000L
#define VGT_DBG_REG_29__Reserved7_MASK 0x00010000L
#define VGT_DBG_REG_29__Reserved6_MASK 0x00020000L
#define VGT_DBG_REG_29__Reserved5_MASK 0x00040000L
#define VGT_DBG_REG_29__Reserved4_MASK 0x00080000L
#define VGT_DBG_REG_29__Reserved3_MASK 0x00100000L
#define VGT_DBG_REG_29__Reserved2_MASK 0x00200000L
#define VGT_DBG_REG_29__Reserved1_MASK 0x00400000L
#define VGT_DBG_REG_29__Reserved0_MASK 0x80000000L

// VGT_DBG_REG_30
#define VGT_DBG_REG_30__Reserved23_MASK 0x00000001L
#define VGT_DBG_REG_30__Reserved22_MASK 0x00000002L
#define VGT_DBG_REG_30__Reserved21_MASK 0x00000004L
#define VGT_DBG_REG_30__Reserved20_MASK 0x00000008L
#define VGT_DBG_REG_30__Reserved19_MASK 0x00000010L
#define VGT_DBG_REG_30__Reserved18_MASK 0x00000020L
#define VGT_DBG_REG_30__Reserved17_MASK 0x00000040L
#define VGT_DBG_REG_30__Reserved16_MASK 0x00000080L
#define VGT_DBG_REG_30__Reserved15_MASK 0x00000100L
#define VGT_DBG_REG_30__Reserved14_MASK 0x00000200L
#define VGT_DBG_REG_30__Reserved13_MASK 0x00000400L
#define VGT_DBG_REG_30__Reserved12_MASK 0x00000800L
#define VGT_DBG_REG_30__Reserved11_MASK 0x00001000L
#define VGT_DBG_REG_30__Reserved10_MASK 0x00002000L
#define VGT_DBG_REG_30__Reserved9_MASK 0x00004000L
#define VGT_DBG_REG_30__Reserved8_MASK 0x00008000L
#define VGT_DBG_REG_30__Reserved7_MASK 0x00010000L
#define VGT_DBG_REG_30__Reserved6_MASK 0x00020000L
#define VGT_DBG_REG_30__Reserved5_MASK 0x00040000L
#define VGT_DBG_REG_30__Reserved4_MASK 0x00080000L
#define VGT_DBG_REG_30__Reserved3_MASK 0x00100000L
#define VGT_DBG_REG_30__Reserved2_MASK 0x00200000L
#define VGT_DBG_REG_30__Reserved1_MASK 0x00400000L
#define VGT_DBG_REG_30__Reserved0_MASK 0x80000000L

// VGT_DBG_REG_31
#define VGT_DBG_REG_31__Reserved23_MASK 0x00000001L
#define VGT_DBG_REG_31__Reserved22_MASK 0x00000002L
#define VGT_DBG_REG_31__Reserved21_MASK 0x00000004L
#define VGT_DBG_REG_31__Reserved20_MASK 0x00000008L
#define VGT_DBG_REG_31__Reserved19_MASK 0x00000010L
#define VGT_DBG_REG_31__Reserved18_MASK 0x00000020L
#define VGT_DBG_REG_31__Reserved17_MASK 0x00000040L
#define VGT_DBG_REG_31__Reserved16_MASK 0x00000080L
#define VGT_DBG_REG_31__Reserved15_MASK 0x00000100L
#define VGT_DBG_REG_31__Reserved14_MASK 0x00000200L
#define VGT_DBG_REG_31__Reserved13_MASK 0x00000400L
#define VGT_DBG_REG_31__Reserved12_MASK 0x00000800L
#define VGT_DBG_REG_31__Reserved11_MASK 0x00001000L
#define VGT_DBG_REG_31__Reserved10_MASK 0x00002000L
#define VGT_DBG_REG_31__Reserved9_MASK 0x00004000L
#define VGT_DBG_REG_31__Reserved8_MASK 0x00008000L
#define VGT_DBG_REG_31__Reserved7_MASK 0x00010000L
#define VGT_DBG_REG_31__Reserved6_MASK 0x00020000L
#define VGT_DBG_REG_31__Reserved5_MASK 0x00040000L
#define VGT_DBG_REG_31__Reserved4_MASK 0x00080000L
#define VGT_DBG_REG_31__Reserved3_MASK 0x00100000L
#define VGT_DBG_REG_31__Reserved2_MASK 0x00200000L
#define VGT_DBG_REG_31__Reserved1_MASK 0x00400000L
#define VGT_DBG_REG_31__Reserved0_MASK 0x80000000L

// VGT_DBG_REG_32
#define VGT_DBG_REG_32__vgt_busy_extended_MASK 0x00000001L
#define VGT_DBG_REG_32__Reserved8_MASK 0x00000002L
#define VGT_DBG_REG_32__vgt_busy_MASK 0x00000004L
#define VGT_DBG_REG_32__Reserved7_MASK 0x00000008L
#define VGT_DBG_REG_32__Reserved6_MASK 0x00000010L
#define VGT_DBG_REG_32__Reserved5_MASK 0x00000020L
#define VGT_DBG_REG_32__Reserved4_MASK 0x00000040L
#define VGT_DBG_REG_32__Reserved3_MASK 0x00000080L
#define VGT_DBG_REG_32__pi_busy_MASK 0x00000100L
#define VGT_DBG_REG_32__vr_pi_busy_MASK 0x00000200L
#define VGT_DBG_REG_32__pt_pi_busy_MASK 0x00000400L
#define VGT_DBG_REG_32__te_pi_busy_MASK 0x00000800L
#define VGT_DBG_REG_32__gs_busy_MASK 0x00001000L
#define VGT_DBG_REG_32__rcm_busy_MASK 0x00002000L
#define VGT_DBG_REG_32__tm_busy_MASK 0x00004000L
#define VGT_DBG_REG_32__cm_busy_MASK 0x00008000L
#define VGT_DBG_REG_32__gog_busy_MASK 0x00010000L
#define VGT_DBG_REG_32__frmt_busy_MASK 0x00020000L
#define VGT_DBG_REG_32__Reserved2_MASK 0x00040000L
#define VGT_DBG_REG_32__te11_pi_busy_MASK 0x00080000L
#define VGT_DBG_REG_32__Reserved1_MASK 0x00100000L
#define VGT_DBG_REG_32__combined_out_busy_MASK 0x00200000L
#define VGT_DBG_REG_32__spi_vs_interfaces_busy_MASK 0x00400000L
#define VGT_DBG_REG_32__pa_interfaces_busy_MASK 0x00800000L
#define VGT_DBG_REG_32__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_33
#define VGT_DBG_REG_33__reg_clk_busy_MASK 0x00000001L
#define VGT_DBG_REG_33__Reserved13_MASK 0x00000002L
#define VGT_DBG_REG_33__core_clk_busy_MASK 0x00000004L
#define VGT_DBG_REG_33__gs_clk_busy_MASK 0x00000008L
#define VGT_DBG_REG_33__Reserved12_MASK 0x00000010L
#define VGT_DBG_REG_33__sclk_core_vld_MASK 0x00000020L
#define VGT_DBG_REG_33__sclk_gs_vld_MASK 0x00000040L
#define VGT_DBG_REG_33__Reserved11_MASK 0x00000080L
#define VGT_DBG_REG_33__Reserved10_MASK 0x00000100L
#define VGT_DBG_REG_33__Reserved9_MASK 0x00000200L
#define VGT_DBG_REG_33__Reserved8_MASK 0x00000400L
#define VGT_DBG_REG_33__Reserved7_MASK 0x00000800L
#define VGT_DBG_REG_33__Reserved6_MASK 0x00001000L
#define VGT_DBG_REG_33__Reserved5_MASK 0x00002000L
#define VGT_DBG_REG_33__Reserved4_MASK 0x00004000L
#define VGT_DBG_REG_33__Reserved3_MASK 0x00008000L
#define VGT_DBG_REG_33__Reserved2_MASK 0x00010000L
#define VGT_DBG_REG_33__Reserved1_MASK 0x00020000L
#define VGT_DBG_REG_33__pi_vr_valid_MASK 0x00040000L
#define VGT_DBG_REG_33__vr_pi_read_MASK 0x00080000L
#define VGT_DBG_REG_33__pi_pt_valid_MASK 0x00100000L
#define VGT_DBG_REG_33__pt_pi_read_MASK 0x00200000L
#define VGT_DBG_REG_33__pi_te_valid_MASK 0x00400000L
#define VGT_DBG_REG_33__te_grp_read_MASK 0x00800000L
#define VGT_DBG_REG_33__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_34
#define VGT_DBG_REG_34__vr_out_indx_valid_MASK 0x00000001L
#define VGT_DBG_REG_34__Reserved5_MASK 0x00000002L
#define VGT_DBG_REG_34__vr_out_prim_valid_MASK 0x00000004L
#define VGT_DBG_REG_34__Reserved4_MASK 0x00000008L
#define VGT_DBG_REG_34__pt_out_indx_valid_MASK 0x00000010L
#define VGT_DBG_REG_34__Reserved3_MASK 0x00000020L
#define VGT_DBG_REG_34__pt_out_prim_valid_MASK 0x00000040L
#define VGT_DBG_REG_34__Reserved2_MASK 0x00000080L
#define VGT_DBG_REG_34__te_out_data_valid_MASK 0x00000100L
#define VGT_DBG_REG_34__Reserved1_MASK 0x00000200L
#define VGT_DBG_REG_34__pi_gs_valid_MASK 0x00000400L
#define VGT_DBG_REG_34__gs_pi_read_MASK 0x00000800L
#define VGT_DBG_REG_34__gog_out_indx_valid_MASK 0x00001000L
#define VGT_DBG_REG_34__out_indx_read_MASK 0x00002000L
#define VGT_DBG_REG_34__gog_out_prim_valid_MASK 0x00004000L
#define VGT_DBG_REG_34__out_prim_read_MASK 0x00008000L
#define VGT_DBG_REG_34__hs_grp_busy_MASK 0x00010000L
#define VGT_DBG_REG_34__hs_noif_busy_MASK 0x00020000L
#define VGT_DBG_REG_34__tfmmIsBusy_MASK 0x00040000L
#define VGT_DBG_REG_34__lsVertIfBusy_0_MASK 0x00080000L
#define VGT_DBG_REG_34__te11_hs_tess_input_rtr_MASK 0x00100000L
#define VGT_DBG_REG_34__lsWaveIfBusy_0_MASK 0x00200000L
#define VGT_DBG_REG_34__hs_te11_tess_input_rts_MASK 0x00400000L
#define VGT_DBG_REG_34__grpModBusy_MASK 0x00800000L
#define VGT_DBG_REG_34__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_35
#define VGT_DBG_REG_35__lsVertFifoEmpty_MASK 0x00000001L
#define VGT_DBG_REG_35__lsWaveFifoEmpty_MASK 0x00000002L
#define VGT_DBG_REG_35__hsVertFifoEmpty_MASK 0x00000004L
#define VGT_DBG_REG_35__hsWaveFifoEmpty_MASK 0x00000008L
#define VGT_DBG_REG_35__hsInputFifoEmpty_MASK 0x00000010L
#define VGT_DBG_REG_35__hsTifFifoEmpty_MASK 0x00000020L
#define VGT_DBG_REG_35__lsVertFifoFull_MASK 0x00000040L
#define VGT_DBG_REG_35__lsWaveFifoFull_MASK 0x00000080L
#define VGT_DBG_REG_35__hsVertFifoFull_MASK 0x00000100L
#define VGT_DBG_REG_35__hsWaveFifoFull_MASK 0x00000200L
#define VGT_DBG_REG_35__hsInputFifoFull_MASK 0x00000400L
#define VGT_DBG_REG_35__hsTifFifoFull_MASK 0x00000800L
#define VGT_DBG_REG_35__p0_rtr_MASK 0x00001000L
#define VGT_DBG_REG_35__p1_rtr_MASK 0x00002000L
#define VGT_DBG_REG_35__p0_dr_MASK 0x00004000L
#define VGT_DBG_REG_35__p1_dr_MASK 0x00008000L
#define VGT_DBG_REG_35__p0_rts_MASK 0x00010000L
#define VGT_DBG_REG_35__p1_rts_MASK 0x00020000L
#define VGT_DBG_REG_35__ls_sh_id_MASK 0x00040000L
#define VGT_DBG_REG_35__lsFwaveFlag_MASK 0x00080000L
#define VGT_DBG_REG_35__lsWaveSendFlush_MASK 0x00100000L
#define VGT_DBG_REG_35__Reserved2_MASK 0x00200000L
#define VGT_DBG_REG_35__Reserved1_MASK 0x00400000L
#define VGT_DBG_REG_35__Reserved0_MASK 0x80000000L

// VGT_DBG_REG_36
#define VGT_DBG_REG_36__lsTgRelInd_0_MASK 0x00000001L
#define VGT_DBG_REG_36__lsTgRelInd_1_MASK 0x00000002L
#define VGT_DBG_REG_36__lsTgRelInd_2_MASK 0x00000004L
#define VGT_DBG_REG_36__lsTgRelInd_3_MASK 0x00000008L
#define VGT_DBG_REG_36__lsTgRelInd_4_MASK 0x00000010L
#define VGT_DBG_REG_36__lsTgRelInd_5_MASK 0x00000020L
#define VGT_DBG_REG_36__lsTgRelInd_6_MASK 0x00000040L
#define VGT_DBG_REG_36__lsTgRelInd_7_MASK 0x00000080L
#define VGT_DBG_REG_36__lsTgRelInd_8_MASK 0x00000100L
#define VGT_DBG_REG_36__lsTgRelInd_9_MASK 0x00000200L
#define VGT_DBG_REG_36__lsTgRelInd_10_MASK 0x00000400L
#define VGT_DBG_REG_36__lsTgRelInd_11_MASK 0x00000800L
#define VGT_DBG_REG_36__lsWaveRelInd_0_MASK 0x00001000L
#define VGT_DBG_REG_36__lsWaveRelInd_1_MASK 0x00002000L
#define VGT_DBG_REG_36__lsWaveRelInd_2_MASK 0x00004000L
#define VGT_DBG_REG_36__lsWaveRelInd_3_MASK 0x00008000L
#define VGT_DBG_REG_36__lsWaveRelInd_4_MASK 0x00010000L
#define VGT_DBG_REG_36__lsWaveRelInd_5_MASK 0x00020000L
#define VGT_DBG_REG_36__lsPatchCnt_0_MASK 0x00040000L
#define VGT_DBG_REG_36__lsPatchCnt_1_MASK 0x00080000L
#define VGT_DBG_REG_36__lsPatchCnt_2_MASK 0x00100000L
#define VGT_DBG_REG_36__lsPatchCnt_3_MASK 0x00200000L
#define VGT_DBG_REG_36__lsPatchCnt_4_MASK 0x00400000L
#define VGT_DBG_REG_36__lsPatchCnt_5_MASK 0x00800000L
#define VGT_DBG_REG_36__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_37
#define VGT_DBG_REG_37__lsPatchCnt_6_MASK 0x00000001L
#define VGT_DBG_REG_37__lsPatchCnt_7_MASK 0x00000002L
#define VGT_DBG_REG_37__hsWaveRelInd_0_MASK 0x00000004L
#define VGT_DBG_REG_37__hsWaveRelInd_1_MASK 0x00000008L
#define VGT_DBG_REG_37__hsWaveRelInd_2_MASK 0x00000010L
#define VGT_DBG_REG_37__hsWaveRelInd_3_MASK 0x00000020L
#define VGT_DBG_REG_37__hsWaveRelInd_4_MASK 0x00000040L
#define VGT_DBG_REG_37__hsWaveRelInd_5_MASK 0x00000080L
#define VGT_DBG_REG_37__hsPatchCnt_0_MASK 0x00000100L
#define VGT_DBG_REG_37__hsPatchCnt_1_MASK 0x00000200L
#define VGT_DBG_REG_37__hsPatchCnt_2_MASK 0x00000400L
#define VGT_DBG_REG_37__hsPatchCnt_3_MASK 0x00000800L
#define VGT_DBG_REG_37__hsPatchCnt_4_MASK 0x00001000L
#define VGT_DBG_REG_37__hsPatchCnt_5_MASK 0x00002000L
#define VGT_DBG_REG_37__hsPatchCnt_6_MASK 0x00004000L
#define VGT_DBG_REG_37__hsPatchCnt_7_MASK 0x00008000L
#define VGT_DBG_REG_37__hsPrimId_15_0_0_MASK 0x00010000L
#define VGT_DBG_REG_37__hsPrimId_15_0_1_MASK 0x00020000L
#define VGT_DBG_REG_37__hsPrimId_15_0_2_MASK 0x00040000L
#define VGT_DBG_REG_37__hsPrimId_15_0_3_MASK 0x00080000L
#define VGT_DBG_REG_37__hsPrimId_15_0_4_MASK 0x00100000L
#define VGT_DBG_REG_37__hsPrimId_15_0_5_MASK 0x00200000L
#define VGT_DBG_REG_37__hsPrimId_15_0_6_MASK 0x00400000L
#define VGT_DBG_REG_37__hsPrimId_15_0_7_MASK 0x00800000L
#define VGT_DBG_REG_37__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_38
#define VGT_DBG_REG_38__hsPrimId_15_0_8_MASK 0x00000001L
#define VGT_DBG_REG_38__hsPrimId_15_0_9_MASK 0x00000002L
#define VGT_DBG_REG_38__hsPrimId_15_0_10_MASK 0x00000004L
#define VGT_DBG_REG_38__hsPrimId_15_0_11_MASK 0x00000008L
#define VGT_DBG_REG_38__hsPrimId_15_0_12_MASK 0x00000010L
#define VGT_DBG_REG_38__hsPrimId_15_0_13_MASK 0x00000020L
#define VGT_DBG_REG_38__hsPrimId_15_0_14_MASK 0x00000040L
#define VGT_DBG_REG_38__hsPrimId_15_0_15_MASK 0x00000080L
#define VGT_DBG_REG_38__hsCpCnt_0_MASK 0x00000100L
#define VGT_DBG_REG_38__hsCpCnt_1_MASK 0x00000200L
#define VGT_DBG_REG_38__hsCpCnt_2_MASK 0x00000400L
#define VGT_DBG_REG_38__hsCpCnt_3_MASK 0x00000800L
#define VGT_DBG_REG_38__hsCpCnt_4_MASK 0x00001000L
#define VGT_DBG_REG_38__hsWaveSendFlush_MASK 0x00002000L
#define VGT_DBG_REG_38__hsFwaveFlag_MASK 0x00004000L
#define VGT_DBG_REG_38__Reserved4_MASK 0x00008000L
#define VGT_DBG_REG_38__Reserved3_MASK 0x00010000L
#define VGT_DBG_REG_38__Reserved2_MASK 0x00020000L
#define VGT_DBG_REG_38__Reserved1_MASK 0x00040000L
#define VGT_DBG_REG_38__hsWaveCreditCnt_0_0_MASK 0x00080000L
#define VGT_DBG_REG_38__hsWaveCreditCnt_0_1_MASK 0x00100000L
#define VGT_DBG_REG_38__hsWaveCreditCnt_0_2_MASK 0x00200000L
#define VGT_DBG_REG_38__hsWaveCreditCnt_0_3_MASK 0x00400000L
#define VGT_DBG_REG_38__hsWaveCreditCnt_0_4_MASK 0x00800000L
#define VGT_DBG_REG_38__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_39
#define VGT_DBG_REG_39__Reserved9_MASK 0x00000001L
#define VGT_DBG_REG_39__Reserved8_MASK 0x00000002L
#define VGT_DBG_REG_39__Reserved7_MASK 0x00000004L
#define VGT_DBG_REG_39__hsVertCreditCnt_0_0_MASK 0x00000008L
#define VGT_DBG_REG_39__hsVertCreditCnt_0_2_MASK 0x00000010L
#define VGT_DBG_REG_39__hsVertCreditCnt_0_3_MASK 0x00000020L
#define VGT_DBG_REG_39__hsVertCreditCnt_0_4_MASK 0x00000040L
#define VGT_DBG_REG_39__hsVertCreditCnt_0_5_MASK 0x00000080L
#define VGT_DBG_REG_39__Reserved6_MASK 0x00000100L
#define VGT_DBG_REG_39__Reserved5_MASK 0x00000200L
#define VGT_DBG_REG_39__Reserved4_MASK 0x00000400L
#define VGT_DBG_REG_39__lsWaveCreditCnt_0_0_MASK 0x00000800L
#define VGT_DBG_REG_39__lsWaveCreditCnt_0_1_MASK 0x00001000L
#define VGT_DBG_REG_39__lsWaveCreditCnt_0_2_MASK 0x00002000L
#define VGT_DBG_REG_39__lsWaveCreditCnt_0_3_MASK 0x00004000L
#define VGT_DBG_REG_39__lsWaveCreditCnt_0_4_MASK 0x00008000L
#define VGT_DBG_REG_39__Reserved3_MASK 0x00010000L
#define VGT_DBG_REG_39__Reserved2_MASK 0x00020000L
#define VGT_DBG_REG_39__Reserved1_MASK 0x00040000L
#define VGT_DBG_REG_39__lsVertCreditCnt_0_0_MASK 0x00080000L
#define VGT_DBG_REG_39__lsVertCreditCnt_0_1_MASK 0x00100000L
#define VGT_DBG_REG_39__lsVertCreditCnt_0_2_MASK 0x00200000L
#define VGT_DBG_REG_39__lsVertCreditCnt_0_3_MASK 0x00400000L
#define VGT_DBG_REG_39__lsVertCreditCnt_0_4_MASK 0x00800000L
#define VGT_DBG_REG_39__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_40
#define VGT_DBG_REG_40__debug_BASE_0_MASK 0x00000001L
#define VGT_DBG_REG_40__debug_BASE_1_MASK 0x00000002L
#define VGT_DBG_REG_40__debug_BASE_2_MASK 0x00000004L
#define VGT_DBG_REG_40__debug_BASE_3_MASK 0x00000008L
#define VGT_DBG_REG_40__debug_BASE_4_MASK 0x00000010L
#define VGT_DBG_REG_40__debug_BASE_5_MASK 0x00000020L
#define VGT_DBG_REG_40__debug_BASE_6_MASK 0x00000040L
#define VGT_DBG_REG_40__debug_BASE_7_MASK 0x00000080L
#define VGT_DBG_REG_40__debug_BASE_8_MASK 0x00000100L
#define VGT_DBG_REG_40__debug_BASE_9_MASK 0x00000200L
#define VGT_DBG_REG_40__debug_BASE_10_MASK 0x00000400L
#define VGT_DBG_REG_40__debug_BASE_11_MASK 0x00000800L
#define VGT_DBG_REG_40__debug_BASE_12_MASK 0x00001000L
#define VGT_DBG_REG_40__debug_BASE_13_MASK 0x00002000L
#define VGT_DBG_REG_40__debug_BASE_14_MASK 0x00004000L
#define VGT_DBG_REG_40__debug_BASE_15_MASK 0x00008000L
#define VGT_DBG_REG_40__debug_SIZE_0_MASK 0x00010000L
#define VGT_DBG_REG_40__debug_SIZE_1_MASK 0x00020000L
#define VGT_DBG_REG_40__debug_SIZE_2_MASK 0x00040000L
#define VGT_DBG_REG_40__debug_SIZE_3_MASK 0x00080000L
#define VGT_DBG_REG_40__debug_SIZE_4_MASK 0x00100000L
#define VGT_DBG_REG_40__debug_SIZE_5_MASK 0x00200000L
#define VGT_DBG_REG_40__debug_SIZE_6_MASK 0x00400000L
#define VGT_DBG_REG_40__debug_SIZE_7_MASK 0x00800000L
#define VGT_DBG_REG_40__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_41
#define VGT_DBG_REG_41__debug_SIZE_8_MASK 0x00000001L
#define VGT_DBG_REG_41__debug_SIZE_9_MASK 0x00000002L
#define VGT_DBG_REG_41__debug_SIZE_10_MASK 0x00000004L
#define VGT_DBG_REG_41__debug_SIZE_11_MASK 0x00000008L
#define VGT_DBG_REG_41__debug_SIZE_12_MASK 0x00000010L
#define VGT_DBG_REG_41__debug_SIZE_13_MASK 0x00000020L
#define VGT_DBG_REG_41__debug_SIZE_14_MASK 0x00000040L
#define VGT_DBG_REG_41__debug_SIZE_15_MASK 0x00000080L
#define VGT_DBG_REG_41__debug_tfmmFifoEmpty_MASK 0x00000100L
#define VGT_DBG_REG_41__debug_tfmmFifoFull_MASK 0x00000200L
#define VGT_DBG_REG_41__hs_pipe0_dr_MASK 0x00000400L
#define VGT_DBG_REG_41__hs_pipe0_rtr_MASK 0x00000800L
#define VGT_DBG_REG_41__hs_pipe1_rtr_MASK 0x00001000L
#define VGT_DBG_REG_41__Reserved10_MASK 0x00002000L
#define VGT_DBG_REG_41__Reserved9_MASK 0x00004000L
#define VGT_DBG_REG_41__Reserved8_MASK 0x00008000L
#define VGT_DBG_REG_41__Reserved7_MASK 0x00010000L
#define VGT_DBG_REG_41__Reserved6_MASK 0x00020000L
#define VGT_DBG_REG_41__Reserved5_MASK 0x00040000L
#define VGT_DBG_REG_41__Reserved4_MASK 0x00080000L
#define VGT_DBG_REG_41__Reserved3_MASK 0x00100000L
#define VGT_DBG_REG_41__Reserved2_MASK 0x00200000L
#define VGT_DBG_REG_41__Reserved1_MASK 0x00400000L
#define VGT_DBG_REG_41__Reserved0_MASK 0x80000000L

// VGT_DBG_REG_42
#define VGT_DBG_REG_42__TF_addr_0_MASK 0x00000001L
#define VGT_DBG_REG_42__TF_addr_1_MASK 0x00000002L
#define VGT_DBG_REG_42__TF_addr_2_MASK 0x00000004L
#define VGT_DBG_REG_42__TF_addr_3_MASK 0x00000008L
#define VGT_DBG_REG_42__TF_addr_4_MASK 0x00000010L
#define VGT_DBG_REG_42__TF_addr_5_MASK 0x00000020L
#define VGT_DBG_REG_42__TF_addr_6_MASK 0x00000040L
#define VGT_DBG_REG_42__TF_addr_7_MASK 0x00000080L
#define VGT_DBG_REG_42__TF_addr_8_MASK 0x00000100L
#define VGT_DBG_REG_42__TF_addr_9_MASK 0x00000200L
#define VGT_DBG_REG_42__TF_addr_10_MASK 0x00000400L
#define VGT_DBG_REG_42__TF_addr_11_MASK 0x00000800L
#define VGT_DBG_REG_42__TF_addr_12_MASK 0x00001000L
#define VGT_DBG_REG_42__TF_addr_13_MASK 0x00002000L
#define VGT_DBG_REG_42__TF_addr_14_MASK 0x00004000L
#define VGT_DBG_REG_42__TF_addr_15_MASK 0x00008000L
#define VGT_DBG_REG_42__rcm_busy_q_MASK 0x00010000L
#define VGT_DBG_REG_42__rcm_noif_busy_q_MASK 0x00020000L
#define VGT_DBG_REG_42__r1_inst_rtr_MASK 0x00040000L
#define VGT_DBG_REG_42__spi_gsprim_fifo_busy_q_MASK 0x00080000L
#define VGT_DBG_REG_42__spi_esvert_fifo_busy_q_MASK 0x00100000L
#define VGT_DBG_REG_42__gs_tbl_valid_r3_q_MASK 0x00200000L
#define VGT_DBG_REG_42__valid_r0_q_MASK 0x00400000L
#define VGT_DBG_REG_42__valid_r1_q_MASK 0x00800000L
#define VGT_DBG_REG_42__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_43
#define VGT_DBG_REG_43__valid_r2_MASK 0x00000001L
#define VGT_DBG_REG_43__valid_r2_q_MASK 0x00000002L
#define VGT_DBG_REG_43__r0_rtr_MASK 0x00000004L
#define VGT_DBG_REG_43__r1_rtr_MASK 0x00000008L
#define VGT_DBG_REG_43__r2_indx_rtr_MASK 0x00000010L
#define VGT_DBG_REG_43__r2_rtr_MASK 0x00000020L
#define VGT_DBG_REG_43__es_gs_rtr_MASK 0x00000040L
#define VGT_DBG_REG_43__gs_event_fifo_rtr_MASK 0x00000080L
#define VGT_DBG_REG_43__tm_rcm_gs_event_rtr_MASK 0x00000100L
#define VGT_DBG_REG_43__gs_tbl_r3_rtr_MASK 0x00000200L
#define VGT_DBG_REG_43__prim_skid_fifo_empty_MASK 0x00000400L
#define VGT_DBG_REG_43__VGT_SPI_gsprim_rtr_q_MASK 0x00000800L
#define VGT_DBG_REG_43__tm_rcm_gs_tbl_rtr_MASK 0x00001000L
#define VGT_DBG_REG_43__tm_rcm_es_tbl_rtr_MASK 0x00002000L
#define VGT_DBG_REG_43__VGT_SPI_esvert_rtr_q_MASK 0x00004000L
#define VGT_DBG_REG_43__r2_no_bp_rtr_MASK 0x00008000L
#define VGT_DBG_REG_43__hold_for_es_flush_MASK 0x00010000L
#define VGT_DBG_REG_43__gs_event_fifo_empty_MASK 0x00020000L
#define VGT_DBG_REG_43__gsprim_buff_empty_q_MASK 0x00040000L
#define VGT_DBG_REG_43__gsprim_buff_full_q_MASK 0x00080000L
#define VGT_DBG_REG_43__te_prim_fifo_empty_MASK 0x00100000L
#define VGT_DBG_REG_43__te_prim_fifo_full_MASK 0x00200000L
#define VGT_DBG_REG_43__te_vert_fifo_empty_MASK 0x00400000L
#define VGT_DBG_REG_43__te_vert_fifo_full_MASK 0x00800000L
#define VGT_DBG_REG_43__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_44
#define VGT_DBG_REG_44__indices_to_send_r2_q_0_MASK 0x00000001L
#define VGT_DBG_REG_44__indices_to_send_r2_q_1_MASK 0x00000002L
#define VGT_DBG_REG_44__valid_indices_r3_MASK 0x00000004L
#define VGT_DBG_REG_44__gs_eov_r3_MASK 0x00000008L
#define VGT_DBG_REG_44__eop_indx_r3_MASK 0x00000010L
#define VGT_DBG_REG_44__eop_prim_r3_MASK 0x00000020L
#define VGT_DBG_REG_44__es_eov_r3_MASK 0x00000040L
#define VGT_DBG_REG_44__es_tbl_state_r3_q_0_MASK 0x00000080L
#define VGT_DBG_REG_44__pending_es_send_r3_q_MASK 0x00000100L
#define VGT_DBG_REG_44__pending_es_flush_r3_MASK 0x00000200L
#define VGT_DBG_REG_44__gs_tbl_num_es_per_gs_r3_q_not_0_MASK 0x00000400L
#define VGT_DBG_REG_44__gs_tbl_prim_cnt_r3_q_0_MASK 0x00000800L
#define VGT_DBG_REG_44__gs_tbl_prim_cnt_r3_q_1_MASK 0x00001000L
#define VGT_DBG_REG_44__gs_tbl_prim_cnt_r3_q_2_MASK 0x00002000L
#define VGT_DBG_REG_44__gs_tbl_prim_cnt_r3_q_3_MASK 0x00004000L
#define VGT_DBG_REG_44__gs_tbl_prim_cnt_r3_q_4_MASK 0x00008000L
#define VGT_DBG_REG_44__gs_tbl_prim_cnt_r3_q_5_MASK 0x00010000L
#define VGT_DBG_REG_44__gs_tbl_prim_cnt_r3_q_6_MASK 0x00020000L
#define VGT_DBG_REG_44__gs_tbl_eop_r3_q_MASK 0x00040000L
#define VGT_DBG_REG_44__gs_tbl_state_r3_q_0_MASK 0x00080000L
#define VGT_DBG_REG_44__gs_tbl_state_r3_q_1_MASK 0x00100000L
#define VGT_DBG_REG_44__gs_tbl_state_r3_q_2_MASK 0x00200000L
#define VGT_DBG_REG_44__gs_pending_state_r3_q_MASK 0x00400000L
#define VGT_DBG_REG_44__invalidate_rb_roll_over_q_MASK 0x00800000L
#define VGT_DBG_REG_44__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_45
#define VGT_DBG_REG_45__gs_instancing_state_q_MASK 0x00000001L
#define VGT_DBG_REG_45__es_per_gs_vert_cnt_r3_q_not_0_MASK 0x00000002L
#define VGT_DBG_REG_45__gs_prim_per_es_ctr_r3_q_not_0_MASK 0x00000004L
#define VGT_DBG_REG_45__pre_r0_rtr_MASK 0x00000008L
#define VGT_DBG_REG_45__valid_r3_q_MASK 0x00000010L
#define VGT_DBG_REG_45__valid_pre_r0_q_MASK 0x00000020L
#define VGT_DBG_REG_45__Reserved3_MASK 0x00000040L
#define VGT_DBG_REG_45__off_chip_hs_r2_q_MASK 0x00000080L
#define VGT_DBG_REG_45__index_buffer_depth_r1_q_0_MASK 0x00000100L
#define VGT_DBG_REG_45__index_buffer_depth_r1_q_1_MASK 0x00000200L
#define VGT_DBG_REG_45__index_buffer_depth_r1_q_2_MASK 0x00000400L
#define VGT_DBG_REG_45__index_buffer_depth_r1_q_3_MASK 0x00000800L
#define VGT_DBG_REG_45__index_buffer_depth_r1_q_4_MASK 0x00001000L
#define VGT_DBG_REG_45__eopg_r2_q_MASK 0x00002000L
#define VGT_DBG_REG_45__eotg_r2_q_MASK 0x00004000L
#define VGT_DBG_REG_45__onchip_gs_en_r0_q_0_MASK 0x00008000L
#define VGT_DBG_REG_45__onchip_gs_en_r0_q_1_MASK 0x00010000L
#define VGT_DBG_REG_45__Reserved2_MASK 0x00020000L
#define VGT_DBG_REG_45__Reserved1_MASK 0x00040000L
#define VGT_DBG_REG_45__rcm_mem_gsprim_re_qq_MASK 0x00080000L
#define VGT_DBG_REG_45__rcm_mem_gsprim_re_q_MASK 0x00100000L
#define VGT_DBG_REG_45__gs_rb_space_avail_r3_q_9_0_0_MASK 0x00200000L
#define VGT_DBG_REG_45__gs_rb_space_avail_r3_q_9_0_1_MASK 0x00400000L
#define VGT_DBG_REG_45__gs_rb_space_avail_r3_q_9_0_2_MASK 0x00800000L
#define VGT_DBG_REG_45__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_46
#define VGT_DBG_REG_46__gs_rb_space_avail_r3_q_9_0_3_MASK 0x00000001L
#define VGT_DBG_REG_46__gs_rb_space_avail_r3_q_9_0_4_MASK 0x00000002L
#define VGT_DBG_REG_46__gs_rb_space_avail_r3_q_9_0_5_MASK 0x00000004L
#define VGT_DBG_REG_46__gs_rb_space_avail_r3_q_9_0_6_MASK 0x00000008L
#define VGT_DBG_REG_46__gs_rb_space_avail_r3_q_9_0_7_MASK 0x00000010L
#define VGT_DBG_REG_46__gs_rb_space_avail_r3_q_9_0_8_MASK 0x00000020L
#define VGT_DBG_REG_46__gs_rb_space_avail_r3_q_9_0_9_MASK 0x00000040L
#define VGT_DBG_REG_46__es_rb_space_avail_r2_q_8_0_0_MASK 0x00000080L
#define VGT_DBG_REG_46__es_rb_space_avail_r2_q_8_0_1_MASK 0x00000100L
#define VGT_DBG_REG_46__es_rb_space_avail_r2_q_8_0_2_MASK 0x00000200L
#define VGT_DBG_REG_46__es_rb_space_avail_r2_q_8_0_3_MASK 0x00000400L
#define VGT_DBG_REG_46__es_rb_space_avail_r2_q_8_0_4_MASK 0x00000800L
#define VGT_DBG_REG_46__es_rb_space_avail_r2_q_8_0_5_MASK 0x00001000L
#define VGT_DBG_REG_46__es_rb_space_avail_r2_q_8_0_6_MASK 0x00002000L
#define VGT_DBG_REG_46__es_rb_space_avail_r2_q_8_0_7_MASK 0x00004000L
#define VGT_DBG_REG_46__es_rb_space_avail_r2_q_8_0_8_MASK 0x00008000L
#define VGT_DBG_REG_46__tm_busy_q_MASK 0x00010000L
#define VGT_DBG_REG_46__tm_noif_busy_q_MASK 0x00020000L
#define VGT_DBG_REG_46__tm_out_busy_q_MASK 0x00040000L
#define VGT_DBG_REG_46__es_rb_dealloc_fifo_busy_MASK 0x00080000L
#define VGT_DBG_REG_46__vs_dealloc_tbl_busy_MASK 0x00100000L
#define VGT_DBG_REG_46__Reserved1_MASK 0x00200000L
#define VGT_DBG_REG_46__spi_gsthread_fifo_busy_MASK 0x00400000L
#define VGT_DBG_REG_46__spi_esthread_fifo_busy_MASK 0x00800000L
#define VGT_DBG_REG_46__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_47
#define VGT_DBG_REG_47__hold_eswave_MASK 0x00000001L
#define VGT_DBG_REG_47__es_rb_roll_over_r3_MASK 0x00000002L
#define VGT_DBG_REG_47__counters_busy_r0_MASK 0x00000004L
#define VGT_DBG_REG_47__counters_avail_r0_MASK 0x00000008L
#define VGT_DBG_REG_47__counters_available_r0_MASK 0x00000010L
#define VGT_DBG_REG_47__vs_event_fifo_rtr_MASK 0x00000020L
#define VGT_DBG_REG_47__VGT_SPI_gsthread_rtr_q_MASK 0x00000040L
#define VGT_DBG_REG_47__VGT_SPI_esthread_rtr_q_MASK 0x00000080L
#define VGT_DBG_REG_47__gs_issue_rtr_MASK 0x00000100L
#define VGT_DBG_REG_47__tm_pt_event_rtr_MASK 0x00000200L
#define VGT_DBG_REG_47__Reserved1_MASK 0x00000400L
#define VGT_DBG_REG_47__gs_r0_rtr_MASK 0x00000800L
#define VGT_DBG_REG_47__es_r0_rtr_MASK 0x00001000L
#define VGT_DBG_REG_47__gog_tm_vs_event_rtr_MASK 0x00002000L
#define VGT_DBG_REG_47__tm_rcm_gs_event_rtr_MASK 0x00004000L
#define VGT_DBG_REG_47__tm_rcm_gs_tbl_rtr_MASK 0x00008000L
#define VGT_DBG_REG_47__tm_rcm_es_tbl_rtr_MASK 0x00010000L
#define VGT_DBG_REG_47__vs_event_fifo_empty_MASK 0x00020000L
#define VGT_DBG_REG_47__vs_event_fifo_full_MASK 0x00040000L
#define VGT_DBG_REG_47__es_rb_dealloc_fifo_full_MASK 0x00080000L
#define VGT_DBG_REG_47__vs_dealloc_tbl_full_MASK 0x00100000L
#define VGT_DBG_REG_47__send_event_q_MASK 0x00200000L
#define VGT_DBG_REG_47__es_tbl_empty_MASK 0x00400000L
#define VGT_DBG_REG_47__no_active_states_r0_MASK 0x00800000L
#define VGT_DBG_REG_47__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_48
#define VGT_DBG_REG_48__gs_state0_r0_q_0_MASK 0x00000001L
#define VGT_DBG_REG_48__gs_state0_r0_q_1_MASK 0x00000002L
#define VGT_DBG_REG_48__gs_state0_r0_q_2_MASK 0x00000004L
#define VGT_DBG_REG_48__gs_state1_r0_q_0_MASK 0x00000008L
#define VGT_DBG_REG_48__gs_state1_r0_q_1_MASK 0x00000010L
#define VGT_DBG_REG_48__gs_state1_r0_q_2_MASK 0x00000020L
#define VGT_DBG_REG_48__gs_state2_r0_q_0_MASK 0x00000040L
#define VGT_DBG_REG_48__gs_state2_r0_q_1_MASK 0x00000080L
#define VGT_DBG_REG_48__gs_state2_r0_q_2_MASK 0x00000100L
#define VGT_DBG_REG_48__gs_state3_r0_q_0_MASK 0x00000200L
#define VGT_DBG_REG_48__gs_state3_r0_q_1_MASK 0x00000400L
#define VGT_DBG_REG_48__gs_state3_r0_q_2_MASK 0x00000800L
#define VGT_DBG_REG_48__gs_state4_r0_q_0_MASK 0x00001000L
#define VGT_DBG_REG_48__gs_state4_r0_q_1_MASK 0x00002000L
#define VGT_DBG_REG_48__gs_state4_r0_q_2_MASK 0x00004000L
#define VGT_DBG_REG_48__gs_state5_r0_q_0_MASK 0x00008000L
#define VGT_DBG_REG_48__gs_state5_r0_q_1_MASK 0x00010000L
#define VGT_DBG_REG_48__gs_state5_r0_q_2_MASK 0x00020000L
#define VGT_DBG_REG_48__gs_state6_r0_q_0_MASK 0x00040000L
#define VGT_DBG_REG_48__gs_state6_r0_q_1_MASK 0x00080000L
#define VGT_DBG_REG_48__gs_state6_r0_q_2_MASK 0x00100000L
#define VGT_DBG_REG_48__gs_state7_r0_q_0_MASK 0x00200000L
#define VGT_DBG_REG_48__gs_state7_r0_q_1_MASK 0x00400000L
#define VGT_DBG_REG_48__gs_state7_r0_q_2_MASK 0x00800000L
#define VGT_DBG_REG_48__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_49
#define VGT_DBG_REG_49__gs_state8_r0_q_0_MASK 0x00000001L
#define VGT_DBG_REG_49__gs_state8_r0_q_1_MASK 0x00000002L
#define VGT_DBG_REG_49__gs_state8_r0_q_2_MASK 0x00000004L
#define VGT_DBG_REG_49__gs_state9_r0_q_0_MASK 0x00000008L
#define VGT_DBG_REG_49__gs_state9_r0_q_1_MASK 0x00000010L
#define VGT_DBG_REG_49__gs_state9_r0_q_2_MASK 0x00000020L
#define VGT_DBG_REG_49__hold_eswave_eop_MASK 0x00000040L
#define VGT_DBG_REG_49__Reserved1_MASK 0x00000080L
#define VGT_DBG_REG_49__gs_state10_r0_q_0_MASK 0x00000100L
#define VGT_DBG_REG_49__gs_state10_r0_q_1_MASK 0x00000200L
#define VGT_DBG_REG_49__gs_state10_r0_q_2_MASK 0x00000400L
#define VGT_DBG_REG_49__gs_state11_r0_q_0_MASK 0x00000800L
#define VGT_DBG_REG_49__gs_state11_r0_q_1_MASK 0x00001000L
#define VGT_DBG_REG_49__gs_state11_r0_q_2_MASK 0x00002000L
#define VGT_DBG_REG_49__gs_state12_r0_q_0_MASK 0x00004000L
#define VGT_DBG_REG_49__gs_state12_r0_q_1_MASK 0x00008000L
#define VGT_DBG_REG_49__gs_state12_r0_q_2_MASK 0x00010000L
#define VGT_DBG_REG_49__gs_state13_r0_q_0_MASK 0x00020000L
#define VGT_DBG_REG_49__gs_state13_r0_q_1_MASK 0x00040000L
#define VGT_DBG_REG_49__gs_state13_r0_q_2_MASK 0x00080000L
#define VGT_DBG_REG_49__gs_state14_r0_q_0_MASK 0x00100000L
#define VGT_DBG_REG_49__gs_state14_r0_q_1_MASK 0x00200000L
#define VGT_DBG_REG_49__gs_state14_r0_q_2_MASK 0x00400000L
#define VGT_DBG_REG_49__gs_state15_r0_q_0_MASK 0x00800000L
#define VGT_DBG_REG_49__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_50
#define VGT_DBG_REG_50__gs_state15_r0_q_1_MASK 0x00000001L
#define VGT_DBG_REG_50__gs_state15_r0_q_2_MASK 0x00000002L
#define VGT_DBG_REG_50__gs_tbl_wrptr_r0_q_3_0_0_MASK 0x00000004L
#define VGT_DBG_REG_50__gs_tbl_wrptr_r0_q_3_0_1_MASK 0x00000008L
#define VGT_DBG_REG_50__gs_tbl_wrptr_r0_q_3_0_2_MASK 0x00000010L
#define VGT_DBG_REG_50__gs_tbl_wrptr_r0_q_3_0_3_MASK 0x00000020L
#define VGT_DBG_REG_50__gsfetch_done_fifo_cnt_q_not_0_MASK 0x00000040L
#define VGT_DBG_REG_50__gsfetch_done_cnt_q_not_0_MASK 0x00000080L
#define VGT_DBG_REG_50__es_tbl_full_MASK 0x00000100L
#define VGT_DBG_REG_50__Reserved6_MASK 0x00000200L
#define VGT_DBG_REG_50__Reserved5_MASK 0x00000400L
#define VGT_DBG_REG_50__active_cm_sm_r0_q_0_MASK 0x00000800L
#define VGT_DBG_REG_50__active_cm_sm_r0_q_1_MASK 0x00001000L
#define VGT_DBG_REG_50__active_cm_sm_r0_q_2_MASK 0x00002000L
#define VGT_DBG_REG_50__active_cm_sm_r0_q_3_MASK 0x00004000L
#define VGT_DBG_REG_50__active_cm_sm_r0_q_4_MASK 0x00008000L
#define VGT_DBG_REG_50__Reserved4_MASK 0x00010000L
#define VGT_DBG_REG_50__Reserved3_MASK 0x00020000L
#define VGT_DBG_REG_50__Reserved2_MASK 0x00040000L
#define VGT_DBG_REG_50__Reserved1_MASK 0x00080000L
#define VGT_DBG_REG_50__gsfetch_done_fifo_full_MASK 0x00100000L
#define VGT_DBG_REG_50__gs_rb_space_avail_r0_MASK 0x00200000L
#define VGT_DBG_REG_50__smx_es_done_cnt_r0_q_not_0_MASK 0x00400000L
#define VGT_DBG_REG_50__Reserved0_MASK 0x80000000L

// VGT_DBG_REG_51
#define VGT_DBG_REG_51__Reserved15_MASK 0x00000001L
#define VGT_DBG_REG_51__vs_done_cnt_q_not_0_MASK 0x00000002L
#define VGT_DBG_REG_51__es_flush_cnt_busy_q_MASK 0x00000004L
#define VGT_DBG_REG_51__gs_tbl_full_r0_MASK 0x00000008L
#define VGT_DBG_REG_51__Reserved14_MASK 0x00000010L
#define VGT_DBG_REG_51__Reserved13_MASK 0x00000020L
#define VGT_DBG_REG_51__Reserved12_MASK 0x00000040L
#define VGT_DBG_REG_51__Reserved11_MASK 0x00000080L
#define VGT_DBG_REG_51__Reserved10_MASK 0x00000100L
#define VGT_DBG_REG_51__Reserved9_MASK 0x00000200L
#define VGT_DBG_REG_51__Reserved8_MASK 0x00000400L
#define VGT_DBG_REG_51__Reserved7_MASK 0x00000800L
#define VGT_DBG_REG_51__Reserved6_MASK 0x00001000L
#define VGT_DBG_REG_51__se1spi_gsthread_fifo_busy_MASK 0x00002000L
#define VGT_DBG_REG_51__Reserved5_MASK 0x00004000L
#define VGT_DBG_REG_51__Reserved4_MASK 0x00008000L
#define VGT_DBG_REG_51__Reserved3_MASK 0x00010000L
#define VGT_DBG_REG_51__VGT_SE1SPI_gsthread_rtr_q_MASK 0x00020000L
#define VGT_DBG_REG_51__smx1_es_done_cnt_r0_q_not_0_MASK 0x00040000L
#define VGT_DBG_REG_51__se1spi_esthread_fifo_busy_MASK 0x00080000L
#define VGT_DBG_REG_51__Reserved2_MASK 0x00100000L
#define VGT_DBG_REG_51__gsfetch_done_se1_cnt_q_not_0_MASK 0x00200000L
#define VGT_DBG_REG_51__Reserved1_MASK 0x00400000L
#define VGT_DBG_REG_51__VGT_SE1SPI_esthread_rtr_q_MASK 0x00800000L
#define VGT_DBG_REG_51__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_52
#define VGT_DBG_REG_52__cm_busy_q_MASK 0x00000001L
#define VGT_DBG_REG_52__counters_busy_q_MASK 0x00000002L
#define VGT_DBG_REG_52__output_fifo_empty_MASK 0x00000004L
#define VGT_DBG_REG_52__output_fifo_full_MASK 0x00000008L
#define VGT_DBG_REG_52__counters_full_MASK 0x00000010L
#define VGT_DBG_REG_52__active_sm_q_0_MASK 0x00000020L
#define VGT_DBG_REG_52__active_sm_q_1_MASK 0x00000040L
#define VGT_DBG_REG_52__active_sm_q_2_MASK 0x00000080L
#define VGT_DBG_REG_52__active_sm_q_3_MASK 0x00000100L
#define VGT_DBG_REG_52__active_sm_q_4_MASK 0x00000200L
#define VGT_DBG_REG_52__entry_rdptr_q_0_MASK 0x00000400L
#define VGT_DBG_REG_52__entry_rdptr_q_1_MASK 0x00000800L
#define VGT_DBG_REG_52__entry_rdptr_q_2_MASK 0x00001000L
#define VGT_DBG_REG_52__entry_rdptr_q_3_MASK 0x00002000L
#define VGT_DBG_REG_52__entry_rdptr_q_4_MASK 0x00004000L
#define VGT_DBG_REG_52__cntr_tbl_wrptr_q_0_MASK 0x00008000L
#define VGT_DBG_REG_52__cntr_tbl_wrptr_q_1_MASK 0x00010000L
#define VGT_DBG_REG_52__cntr_tbl_wrptr_q_2_MASK 0x00020000L
#define VGT_DBG_REG_52__cntr_tbl_wrptr_q_3_MASK 0x00040000L
#define VGT_DBG_REG_52__cntr_tbl_wrptr_q_4_MASK 0x00080000L
#define VGT_DBG_REG_52__Reserved3_MASK 0x00100000L
#define VGT_DBG_REG_52__Reserved2_MASK 0x00200000L
#define VGT_DBG_REG_52__Reserved1_MASK 0x00400000L
#define VGT_DBG_REG_52__Reserved0_MASK 0x80000000L

// VGT_DBG_REG_53
#define VGT_DBG_REG_53__Reserved5_MASK 0x00000001L
#define VGT_DBG_REG_53__Reserved4_MASK 0x00000002L
#define VGT_DBG_REG_53__st_cut_mode_q_0_MASK 0x00000004L
#define VGT_DBG_REG_53__st_cut_mode_q_1_MASK 0x00000008L
#define VGT_DBG_REG_53__gs_done_array_q_not_0_MASK 0x00000010L
#define VGT_DBG_REG_53__Reserved3_MASK 0x00000020L
#define VGT_DBG_REG_53__Reserved2_MASK 0x00000040L
#define VGT_DBG_REG_53__Reserved1_MASK 0x00000080L
#define VGT_DBG_REG_53__gog_busy_MASK 0x00000100L
#define VGT_DBG_REG_53__gog_state_q_1_MASK 0x00000200L
#define VGT_DBG_REG_53__gog_state_q_2_MASK 0x00000400L
#define VGT_DBG_REG_53__gog_state_q_3_MASK 0x00000800L
#define VGT_DBG_REG_53__r0_rtr_MASK 0x00001000L
#define VGT_DBG_REG_53__r1_rtr_MASK 0x00002000L
#define VGT_DBG_REG_53__r1_upstream_rtr_MASK 0x00004000L
#define VGT_DBG_REG_53__r2_vs_tbl_rtr_MASK 0x00008000L
#define VGT_DBG_REG_53__r2_prim_rtr_MASK 0x00010000L
#define VGT_DBG_REG_53__r2_indx_rtr_MASK 0x00020000L
#define VGT_DBG_REG_53__r2_rtr_MASK 0x00040000L
#define VGT_DBG_REG_53__gog_tm_vs_event_rtr_MASK 0x00080000L
#define VGT_DBG_REG_53__r3_force_vs_tbl_we_rtr_MASK 0x00100000L
#define VGT_DBG_REG_53__indx_valid_r2_q_MASK 0x00200000L
#define VGT_DBG_REG_53__prim_valid_r2_q_MASK 0x00400000L
#define VGT_DBG_REG_53__valid_r2_q_MASK 0x00800000L
#define VGT_DBG_REG_53__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_54
#define VGT_DBG_REG_54__prim_valid_r1_q_MASK 0x00000001L
#define VGT_DBG_REG_54__indx_valid_r1_q_MASK 0x00000002L
#define VGT_DBG_REG_54__valid_r1_q_MASK 0x00000004L
#define VGT_DBG_REG_54__indx_valid_r0_q_MASK 0x00000008L
#define VGT_DBG_REG_54__prim_valid_r0_q_MASK 0x00000010L
#define VGT_DBG_REG_54__valid_r0_q_MASK 0x00000020L
#define VGT_DBG_REG_54__send_event_q_MASK 0x00000040L
#define VGT_DBG_REG_54__SPARE24_MASK 0x00000080L
#define VGT_DBG_REG_54__vert_seen_since_sopg_r2_q_MASK 0x00000100L
#define VGT_DBG_REG_54__gog_out_prim_state_sel_0_MASK 0x00000200L
#define VGT_DBG_REG_54__gog_out_prim_state_sel_1_MASK 0x00000400L
#define VGT_DBG_REG_54__gog_out_prim_state_sel_2_MASK 0x00000800L
#define VGT_DBG_REG_54__multiple_streams_en_r1_q_MASK 0x00001000L
#define VGT_DBG_REG_54__vs_vert_count_r2_q_not_0_MASK 0x00002000L
#define VGT_DBG_REG_54__num_gs_r2_q_not_0_MASK 0x00004000L
#define VGT_DBG_REG_54__new_vs_thread_r2_MASK 0x00008000L
#define VGT_DBG_REG_54__gog_out_prim_rel_indx2_5_0_0_MASK 0x00010000L
#define VGT_DBG_REG_54__gog_out_prim_rel_indx2_5_0_1_MASK 0x00020000L
#define VGT_DBG_REG_54__gog_out_prim_rel_indx2_5_0_2_MASK 0x00040000L
#define VGT_DBG_REG_54__gog_out_prim_rel_indx2_5_0_3_MASK 0x00080000L
#define VGT_DBG_REG_54__gog_out_prim_rel_indx2_5_0_4_MASK 0x00100000L
#define VGT_DBG_REG_54__gog_out_prim_rel_indx2_5_0_5_MASK 0x00200000L
#define VGT_DBG_REG_54__gog_out_prim_rel_indx1_5_0_0_MASK 0x00400000L
#define VGT_DBG_REG_54__gog_out_prim_rel_indx1_5_0_1_MASK 0x00800000L
#define VGT_DBG_REG_54__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_55
#define VGT_DBG_REG_55__gog_out_prim_rel_indx1_5_0_2_MASK 0x00000001L
#define VGT_DBG_REG_55__gog_out_prim_rel_indx1_5_0_3_MASK 0x00000002L
#define VGT_DBG_REG_55__gog_out_prim_rel_indx1_5_0_4_MASK 0x00000004L
#define VGT_DBG_REG_55__gog_out_prim_rel_indx1_5_0_5_MASK 0x00000008L
#define VGT_DBG_REG_55__gog_out_prim_rel_indx0_5_0_0_MASK 0x00000010L
#define VGT_DBG_REG_55__gog_out_prim_rel_indx0_5_0_1_MASK 0x00000020L
#define VGT_DBG_REG_55__gog_out_prim_rel_indx0_5_0_2_MASK 0x00000040L
#define VGT_DBG_REG_55__gog_out_prim_rel_indx0_5_0_3_MASK 0x00000080L
#define VGT_DBG_REG_55__gog_out_prim_rel_indx0_5_0_4_MASK 0x00000100L
#define VGT_DBG_REG_55__gog_out_prim_rel_indx0_5_0_5_MASK 0x00000200L
#define VGT_DBG_REG_55__gog_out_indx_13_0_0_MASK 0x00000400L
#define VGT_DBG_REG_55__gog_out_indx_13_0_1_MASK 0x00000800L
#define VGT_DBG_REG_55__gog_out_indx_13_0_2_MASK 0x00001000L
#define VGT_DBG_REG_55__gog_out_indx_13_0_3_MASK 0x00002000L
#define VGT_DBG_REG_55__gog_out_indx_13_0_4_MASK 0x00004000L
#define VGT_DBG_REG_55__gog_out_indx_13_0_5_MASK 0x00008000L
#define VGT_DBG_REG_55__gog_out_indx_13_0_6_MASK 0x00010000L
#define VGT_DBG_REG_55__gog_out_indx_13_0_7_MASK 0x00020000L
#define VGT_DBG_REG_55__gog_out_indx_13_0_8_MASK 0x00040000L
#define VGT_DBG_REG_55__gog_out_indx_13_0_9_MASK 0x00080000L
#define VGT_DBG_REG_55__gog_out_indx_13_0_10_MASK 0x00100000L
#define VGT_DBG_REG_55__gog_out_indx_13_0_11_MASK 0x00200000L
#define VGT_DBG_REG_55__gog_out_indx_13_0_12_MASK 0x00400000L
#define VGT_DBG_REG_55__gog_out_indx_13_0_13_MASK 0x00800000L
#define VGT_DBG_REG_55__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_56
#define VGT_DBG_REG_56__grp_vr_valid_MASK 0x00000001L
#define VGT_DBG_REG_56__pipe0_dr_MASK 0x00000002L
#define VGT_DBG_REG_56__pipe1_dr_MASK 0x00000004L
#define VGT_DBG_REG_56__vr_grp_read_MASK 0x00000008L
#define VGT_DBG_REG_56__pipe0_rtr_MASK 0x00000010L
#define VGT_DBG_REG_56__pipe1_rtr_MASK 0x00000020L
#define VGT_DBG_REG_56__out_vr_indx_read_MASK 0x00000040L
#define VGT_DBG_REG_56__out_vr_prim_read_MASK 0x00000080L
#define VGT_DBG_REG_56__indices_to_send_q_0_MASK 0x00000100L
#define VGT_DBG_REG_56__indices_to_send_q_1_MASK 0x00000200L
#define VGT_DBG_REG_56__indices_to_send_q_2_MASK 0x00000400L
#define VGT_DBG_REG_56__valid_indices_MASK 0x00000800L
#define VGT_DBG_REG_56__last_indx_of_prim_MASK 0x00001000L
#define VGT_DBG_REG_56__indx0_new_d_MASK 0x00002000L
#define VGT_DBG_REG_56__indx1_new_d_MASK 0x00004000L
#define VGT_DBG_REG_56__indx2_new_d_MASK 0x00008000L
#define VGT_DBG_REG_56__indx2_hit_d_MASK 0x00010000L
#define VGT_DBG_REG_56__indx1_hit_d_MASK 0x00020000L
#define VGT_DBG_REG_56__indx0_hit_d_MASK 0x00040000L
#define VGT_DBG_REG_56__st_vertex_reuse_off_r0_q_MASK 0x00080000L
#define VGT_DBG_REG_56__last_group_of_instance_r0_q_MASK 0x00100000L
#define VGT_DBG_REG_56__null_primitive_r0_q_MASK 0x00200000L
#define VGT_DBG_REG_56__eop_r0_q_MASK 0x00400000L
#define VGT_DBG_REG_56__eject_vtx_vect_r1_d_MASK 0x00800000L
#define VGT_DBG_REG_56__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_57
#define VGT_DBG_REG_57__sub_prim_type_r0_q_0_MASK 0x00000001L
#define VGT_DBG_REG_57__sub_prim_type_r0_q_1_MASK 0x00000002L
#define VGT_DBG_REG_57__sub_prim_type_r0_q_2_MASK 0x00000004L
#define VGT_DBG_REG_57__gs_scenario_a_r0_q_MASK 0x00000008L
#define VGT_DBG_REG_57__gs_scenario_b_r0_q_MASK 0x00000010L
#define VGT_DBG_REG_57__components_valid_r0_q_29_MASK 0x00000020L
#define VGT_DBG_REG_57__components_valid_r0_q_30_MASK 0x00000040L
#define VGT_DBG_REG_57__components_valid_r0_q_31_MASK 0x00000080L
#define VGT_DBG_REG_57__separate_out_busy_q_MASK 0x00000100L
#define VGT_DBG_REG_57__separate_out_indx_busy_q_MASK 0x00000200L
#define VGT_DBG_REG_57__prim_buffer_empty_MASK 0x00000400L
#define VGT_DBG_REG_57__prim_buffer_full_MASK 0x00000800L
#define VGT_DBG_REG_57__pa_clips_fifo_busy_q_MASK 0x00001000L
#define VGT_DBG_REG_57__pa_clipp_fifo_busy_q_MASK 0x00002000L
#define VGT_DBG_REG_57__VGT_PA_clips_rtr_q_MASK 0x00004000L
#define VGT_DBG_REG_57__VGT_PA_clipp_rtr_q_MASK 0x00008000L
#define VGT_DBG_REG_57__spi_vsthread_fifo_busy_q_MASK 0x00010000L
#define VGT_DBG_REG_57__spi_vsvert_fifo_busy_q_MASK 0x00020000L
#define VGT_DBG_REG_57__pa_clipv_fifo_busy_q_MASK 0x00040000L
#define VGT_DBG_REG_57__hold_prim_MASK 0x00080000L
#define VGT_DBG_REG_57__VGT_SPI_vsthread_rtr_q_MASK 0x00100000L
#define VGT_DBG_REG_57__VGT_SPI_vsvert_rtr_q_MASK 0x00200000L
#define VGT_DBG_REG_57__VGT_PA_clipv_rtr_q_MASK 0x00400000L
#define VGT_DBG_REG_57__new_packet_q_MASK 0x00800000L
#define VGT_DBG_REG_57__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_58
#define VGT_DBG_REG_58__buffered_prim_event_MASK 0x00000001L
#define VGT_DBG_REG_58__buffered_prim_null_primitive_MASK 0x00000002L
#define VGT_DBG_REG_58__buffered_prim_eop_MASK 0x00000004L
#define VGT_DBG_REG_58__buffered_prim_eject_vtx_vect_MASK 0x00000008L
#define VGT_DBG_REG_58__buffered_prim_type_event_0_MASK 0x00000010L
#define VGT_DBG_REG_58__buffered_prim_type_event_1_MASK 0x00000020L
#define VGT_DBG_REG_58__buffered_prim_type_event_2_MASK 0x00000040L
#define VGT_DBG_REG_58__buffered_prim_type_event_3_MASK 0x00000080L
#define VGT_DBG_REG_58__buffered_prim_type_event_4_MASK 0x00000100L
#define VGT_DBG_REG_58__buffered_prim_type_event_5_MASK 0x00000200L
#define VGT_DBG_REG_58__VGT_SE1SPI_vswave_rtr_q_MASK 0x00000400L
#define VGT_DBG_REG_58__VGT_SE1SPI_vsvert_rtr_q_MASK 0x00000800L
#define VGT_DBG_REG_58__num_new_unique_rel_indx_0_MASK 0x00001000L
#define VGT_DBG_REG_58__num_new_unique_rel_indx_1_MASK 0x00002000L
#define VGT_DBG_REG_58__null_terminate_vtx_vector_MASK 0x00004000L
#define VGT_DBG_REG_58__filter_event_MASK 0x00008000L
#define VGT_DBG_REG_58__dbg_VGT_SPI_vsthread_sovertexindex_0_MASK 0x00010000L
#define VGT_DBG_REG_58__dbg_VGT_SPI_vsthread_sovertexindex_1_MASK 0x00020000L
#define VGT_DBG_REG_58__dbg_VGT_SPI_vsthread_sovertexindex_2_MASK 0x00040000L
#define VGT_DBG_REG_58__dbg_VGT_SPI_vsthread_sovertexindex_3_MASK 0x00080000L
#define VGT_DBG_REG_58__dbg_VGT_SPI_vsthread_sovertexindex_4_MASK 0x00100000L
#define VGT_DBG_REG_58__dbg_VGT_SPI_vsthread_sovertexindex_5_MASK 0x00200000L
#define VGT_DBG_REG_58__dbg_VGT_SPI_vsthread_sovertexindex_6_MASK 0x00400000L
#define VGT_DBG_REG_58__dbg_VGT_SPI_vsthread_sovertexindex_7_MASK 0x00800000L
#define VGT_DBG_REG_58__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_59
#define VGT_DBG_REG_59__dbg_VGT_SPI_vsthread_sovertexindex_8_MASK 0x00000001L
#define VGT_DBG_REG_59__dbg_VGT_SPI_vsthread_sovertexindex_9_MASK 0x00000002L
#define VGT_DBG_REG_59__dbg_VGT_SPI_vsthread_sovertexindex_10_MASK 0x00000004L
#define VGT_DBG_REG_59__dbg_VGT_SPI_vsthread_sovertexindex_11_MASK 0x00000008L
#define VGT_DBG_REG_59__dbg_VGT_SPI_vsthread_sovertexindex_12_MASK 0x00000010L
#define VGT_DBG_REG_59__dbg_VGT_SPI_vsthread_sovertexindex_13_MASK 0x00000020L
#define VGT_DBG_REG_59__dbg_VGT_SPI_vsthread_sovertexindex_14_MASK 0x00000040L
#define VGT_DBG_REG_59__dbg_VGT_SPI_vsthread_sovertexindex_15_MASK 0x00000080L
#define VGT_DBG_REG_59__dbg_VGT_SPI_vsthread_sovertexcount_not_0_MASK 0x00000100L
#define VGT_DBG_REG_59__Reserved1_MASK 0x00000200L
#define VGT_DBG_REG_59__alloc_counter_q_0_MASK 0x00000400L
#define VGT_DBG_REG_59__alloc_counter_q_1_MASK 0x00000800L
#define VGT_DBG_REG_59__alloc_counter_q_2_MASK 0x00001000L
#define VGT_DBG_REG_59__alloc_counter_q_3_MASK 0x00002000L
#define VGT_DBG_REG_59__curr_dealloc_distance_q_0_MASK 0x00004000L
#define VGT_DBG_REG_59__curr_dealloc_distance_q_1_MASK 0x00008000L
#define VGT_DBG_REG_59__curr_dealloc_distance_q_2_MASK 0x00010000L
#define VGT_DBG_REG_59__curr_dealloc_distance_q_3_MASK 0x00020000L
#define VGT_DBG_REG_59__curr_dealloc_distance_q_4_MASK 0x00040000L
#define VGT_DBG_REG_59__curr_dealloc_distance_q_5_MASK 0x00080000L
#define VGT_DBG_REG_59__curr_dealloc_distance_q_6_MASK 0x00100000L
#define VGT_DBG_REG_59__new_allocate_q_MASK 0x00200000L
#define VGT_DBG_REG_59__curr_slot_in_vtx_vect_q_not_0_MASK 0x00400000L
#define VGT_DBG_REG_59__int_vtx_counter_q_not_0_MASK 0x00800000L
#define VGT_DBG_REG_59__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_60
#define VGT_DBG_REG_60__out_indx_fifo_empty_MASK 0x00000001L
#define VGT_DBG_REG_60__indx_side_fifo_empty_MASK 0x00000002L
#define VGT_DBG_REG_60__pipe0_dr_MASK 0x00000004L
#define VGT_DBG_REG_60__pipe1_dr_MASK 0x00000008L
#define VGT_DBG_REG_60__pipe2_dr_MASK 0x00000010L
#define VGT_DBG_REG_60__vsthread_buff_empty_MASK 0x00000020L
#define VGT_DBG_REG_60__out_indx_fifo_full_MASK 0x00000040L
#define VGT_DBG_REG_60__indx_side_fifo_full_MASK 0x00000080L
#define VGT_DBG_REG_60__pipe0_rtr_MASK 0x00000100L
#define VGT_DBG_REG_60__pipe1_rtr_MASK 0x00000200L
#define VGT_DBG_REG_60__pipe2_rtr_MASK 0x00000400L
#define VGT_DBG_REG_60__vsthread_buff_full_MASK 0x00000800L
#define VGT_DBG_REG_60__interfaces_rtr_MASK 0x00001000L
#define VGT_DBG_REG_60__indx_count_q_not_0_MASK 0x00002000L
#define VGT_DBG_REG_60__wait_for_external_eopg_q_MASK 0x00004000L
#define VGT_DBG_REG_60__full_state_p1_q_MASK 0x00008000L
#define VGT_DBG_REG_60__indx_side_indx_valid_MASK 0x00010000L
#define VGT_DBG_REG_60__stateid_p0_q_0_MASK 0x00020000L
#define VGT_DBG_REG_60__stateid_p0_q_1_MASK 0x00040000L
#define VGT_DBG_REG_60__stateid_p0_q_2_MASK 0x00080000L
#define VGT_DBG_REG_60__is_event_p0_q_MASK 0x00100000L
#define VGT_DBG_REG_60__lshs_dealloc_p1_MASK 0x00200000L
#define VGT_DBG_REG_60__stream_id_r2_q_MASK 0x00400000L
#define VGT_DBG_REG_60__vtx_vect_counter_q_not_0_MASK 0x00800000L
#define VGT_DBG_REG_60__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_61
#define VGT_DBG_REG_61__cm_state16_0_MASK 0x00000001L
#define VGT_DBG_REG_61__cm_state16_1_MASK 0x00000002L
#define VGT_DBG_REG_61__cm_state17_0_MASK 0x00000004L
#define VGT_DBG_REG_61__cm_state17_1_MASK 0x00000008L
#define VGT_DBG_REG_61__cm_state18_0_MASK 0x00000010L
#define VGT_DBG_REG_61__cm_state18_1_MASK 0x00000020L
#define VGT_DBG_REG_61__cm_state19_0_MASK 0x00000040L
#define VGT_DBG_REG_61__cm_state19_1_MASK 0x00000080L
#define VGT_DBG_REG_61__cm_state20_0_MASK 0x00000100L
#define VGT_DBG_REG_61__cm_state20_1_MASK 0x00000200L
#define VGT_DBG_REG_61__cm_state21_0_MASK 0x00000400L
#define VGT_DBG_REG_61__cm_state21_1_MASK 0x00000800L
#define VGT_DBG_REG_61__cm_state22_0_MASK 0x00001000L
#define VGT_DBG_REG_61__cm_state22_1_MASK 0x00002000L
#define VGT_DBG_REG_61__cm_state23_0_MASK 0x00004000L
#define VGT_DBG_REG_61__cm_state23_1_MASK 0x00008000L
#define VGT_DBG_REG_61__buff_full_p1_MASK 0x00010000L
#define VGT_DBG_REG_61__strmout_valid_p1_MASK 0x00020000L
#define VGT_DBG_REG_61__eotg_r2_q_MASK 0x00040000L
#define VGT_DBG_REG_61__null_r2_q_MASK 0x00080000L
#define VGT_DBG_REG_61__p0_dr_MASK 0x00100000L
#define VGT_DBG_REG_61__p0_rtr_MASK 0x00200000L
#define VGT_DBG_REG_61__eopg_p0_q_MASK 0x00400000L
#define VGT_DBG_REG_61__p0_nobp_MASK 0x00800000L
#define VGT_DBG_REG_61__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_62
#define VGT_DBG_REG_62__cm_state24_0_MASK 0x00000001L
#define VGT_DBG_REG_62__cm_state24_1_MASK 0x00000002L
#define VGT_DBG_REG_62__cm_state25_0_MASK 0x00000004L
#define VGT_DBG_REG_62__cm_state25_1_MASK 0x00000008L
#define VGT_DBG_REG_62__cm_state26_0_MASK 0x00000010L
#define VGT_DBG_REG_62__cm_state26_1_MASK 0x00000020L
#define VGT_DBG_REG_62__cm_state27_0_MASK 0x00000040L
#define VGT_DBG_REG_62__cm_state27_1_MASK 0x00000080L
#define VGT_DBG_REG_62__cm_state28_0_MASK 0x00000100L
#define VGT_DBG_REG_62__cm_state28_1_MASK 0x00000200L
#define VGT_DBG_REG_62__cm_state29_0_MASK 0x00000400L
#define VGT_DBG_REG_62__cm_state29_1_MASK 0x00000800L
#define VGT_DBG_REG_62__cm_state30_0_MASK 0x00001000L
#define VGT_DBG_REG_62__cm_state30_1_MASK 0x00002000L
#define VGT_DBG_REG_62__cm_state31_0_MASK 0x00004000L
#define VGT_DBG_REG_62__cm_state31_1_MASK 0x00008000L
#define VGT_DBG_REG_62__frmt_busy_MASK 0x00010000L
#define VGT_DBG_REG_62__rcm_frmt_vert_rtr_MASK 0x00020000L
#define VGT_DBG_REG_62__rcm_frmt_prim_rtr_MASK 0x00040000L
#define VGT_DBG_REG_62__prim_r3_rtr_MASK 0x00080000L
#define VGT_DBG_REG_62__prim_r2_rtr_MASK 0x00100000L
#define VGT_DBG_REG_62__vert_r3_rtr_MASK 0x00200000L
#define VGT_DBG_REG_62__vert_r2_rtr_MASK 0x00400000L
#define VGT_DBG_REG_62__vert_r1_rtr_MASK 0x00800000L
#define VGT_DBG_REG_62__Reserved0_MASK 0xff000000L

// VGT_DBG_REG_63
#define VGT_DBG_REG_63__vert_r0_rtr_MASK 0x00000001L
#define VGT_DBG_REG_63__prim_fifo_empty_MASK 0x00000002L
#define VGT_DBG_REG_63__prim_fifo_full_MASK 0x00000004L
#define VGT_DBG_REG_63__vert_dr_r2_q_MASK 0x00000008L
#define VGT_DBG_REG_63__prim_dr_r2_q_MASK 0x00000010L
#define VGT_DBG_REG_63__vert_dr_r1_q_MASK 0x00000020L
#define VGT_DBG_REG_63__vert_dr_r0_q_MASK 0x00000040L
#define VGT_DBG_REG_63__new_verts_r2_q_0_MASK 0x00000080L
#define VGT_DBG_REG_63__new_verts_r2_q_1_MASK 0x00000100L
#define VGT_DBG_REG_63__verts_sent_r2_q_0_MASK 0x00000200L
#define VGT_DBG_REG_63__verts_sent_r2_q_1_MASK 0x00000400L
#define VGT_DBG_REG_63__verts_sent_r2_q_2_MASK 0x00000800L
#define VGT_DBG_REG_63__verts_sent_r2_q_3_MASK 0x00001000L
#define VGT_DBG_REG_63__prim_state_sel_r2_q_0_MASK 0x00002000L
#define VGT_DBG_REG_63__prim_state_sel_r2_q_1_MASK 0x00004000L
#define VGT_DBG_REG_63__prim_state_sel_r2_q_2_MASK 0x00008000L
#define VGT_DBG_REG_63__Reserved7_MASK 0x00010000L
#define VGT_DBG_REG_63__Reserved6_MASK 0x00020000L
#define VGT_DBG_REG_63__Reserved5_MASK 0x00040000L
#define VGT_DBG_REG_63__Reserved4_MASK 0x00080000L
#define VGT_DBG_REG_63__Reserved3_MASK 0x00100000L
#define VGT_DBG_REG_63__Reserved2_MASK 0x00200000L
#define VGT_DBG_REG_63__Reserved1_MASK 0x00400000L
#define VGT_DBG_REG_63__Reserved0_MASK 0x80000000L

// spi_vs_wave_ctl0
#define spi_vs_wave_ctl0__f_double_data_MASK 0x00000001L
#define spi_vs_wave_ctl0__f_vs_vert_gs_on_MASK 0x00000002L
#define spi_vs_wave_ctl0__f_gpr_ld_line_sel_MASK 0x0000003cL
#define spi_vs_wave_ctl0__wave_buffer_fifo_empty_MASK 0x00000040L
#define spi_vs_wave_ctl0__vs_wave_first_subgrp_MASK 0x00000080L
#define spi_vs_wave_ctl0__gsc_vsc_group_cu_id_MASK 0x00000f00L
#define spi_vs_wave_ctl0__vs_gdbg_en_q_MASK 0x00001000L
#define spi_vs_wave_ctl0__tr_fits_MASK 0x00002000L
#define spi_vs_wave_ctl0__vs_wave_cnt_lt_lim_MASK 0x00004000L
#define spi_vs_wave_ctl0__pipe_id_MASK 0x00008000L
#define spi_vs_wave_ctl0__late_alloc_lt_lim_MASK 0x00010000L
#define spi_vs_wave_ctl0__outstanding_waves_MASK 0x001e0000L
#define spi_vs_wave_ctl0__outstanding_events_MASK 0x00e00000L
#define spi_vs_wave_ctl0__Reserved0_MASK 0xff000000L

// spi_vs_wave_ctl1
#define spi_vs_wave_ctl1__crawler_is_event_MASK 0x00000001L
#define spi_vs_wave_ctl1__stall_events_MASK 0x00000002L
#define spi_vs_wave_ctl1__wave_done_crawler_id_MASK 0x00000ffcL
#define spi_vs_wave_ctl1__wave_done_MASK 0x00001000L
#define spi_vs_wave_ctl1__crawler_full_MASK 0x00002000L
#define spi_vs_wave_ctl1__crawler_empty_MASK 0x00004000L
#define spi_vs_wave_ctl1__crawler_rd_MASK 0x00ff8000L
#define spi_vs_wave_ctl1__Reserved0_MASK 0xff000000L

// spi_vs_wave_ctl2
#define spi_vs_wave_ctl2__res_alloc_state_MASK 0x00000003L
#define spi_vs_wave_ctl2__vsc_ra_rts_MASK 0x00000004L
#define spi_vs_wave_ctl2__clocks_on_MASK 0x00000008L
#define spi_vs_wave_ctl2__UNUSED_vsc_ra_alloc_req1_MASK 0x00000010L
#define spi_vs_wave_ctl2__vsc_ra_alloc_req0_MASK 0x00000020L
#define spi_vs_wave_ctl2__UNUSED_vsc_pc_posb1_alloc_req_MASK 0x00000040L
#define spi_vs_wave_ctl2__vsc_pc_posb0_alloc_req_MASK 0x00000080L
#define spi_vs_wave_ctl2__vsc_ra_cu_id_MASK 0x00000f00L
#define spi_vs_wave_ctl2__hsc_group_cu_id_MASK 0x0000f000L
#define spi_vs_wave_ctl2__hsc_group_fifo_empty_MASK 0x00010000L
#define spi_vs_wave_ctl2__vs_wave_first_wave_MASK 0x00020000L
#define spi_vs_wave_ctl2__vs_wave_stateid_MASK 0x001c0000L
#define spi_vs_wave_ctl2__vs_wave_is_event_MASK 0x00200000L
#define spi_vs_wave_ctl2__vgt_vswave_fifo_empty_MASK 0x00400000L
#define spi_vs_wave_ctl2__gsc_vsc_group_fifo_empty_MASK 0x00800000L
#define spi_vs_wave_ctl2__Reserved0_MASK 0xff000000L

// spi_gs_wave_ctl0
#define spi_gs_wave_ctl0__f_double_data_MASK 0x00000001L
#define spi_gs_wave_ctl0__f_gpr_ld_buf_sel_MASK 0x00000006L
#define spi_gs_wave_ctl0__wave_buffer_fifo_empty_MASK 0x00000008L
#define spi_gs_wave_ctl0__gsc_vsc_group_fifo_empty_MASK 0x00000010L
#define spi_gs_wave_ctl0__gs_gdbg_en_q_MASK 0x00000020L
#define spi_gs_wave_ctl0__tr_fits_MASK 0x00000040L
#define spi_gs_wave_ctl0__gs_wave_cnt_lt_lim_MASK 0x00000080L
#define spi_gs_wave_ctl0__pipe_id_MASK 0x00000300L
#define spi_gs_wave_ctl0__outstanding_waves_MASK 0x00003c00L
#define spi_gs_wave_ctl0__outstanding_events_MASK 0x0001c000L
#define spi_gs_wave_ctl0__Reserved0_MASK 0xfffe0000L

// spi_gs_wave_ctl1
#define spi_gs_wave_ctl1__crawler_rd_MASK 0x0000007fL
#define spi_gs_wave_ctl1__crawler_is_event_MASK 0x00000080L
#define spi_gs_wave_ctl1__stall_events_MASK 0x00000100L
#define spi_gs_wave_ctl1__wave_done_crawler_id_MASK 0x0007fe00L
#define spi_gs_wave_ctl1__wave_done_MASK 0x00080000L
#define spi_gs_wave_ctl1__crawler_full_MASK 0x00100000L
#define spi_gs_wave_ctl1__crawler_empty_MASK 0x00200000L
#define spi_gs_wave_ctl1__Reserved0_MASK 0xffc00000L

// spi_gs_wave_ctl2
#define spi_gs_wave_ctl2__res_alloc_state_MASK 0x00000001L
#define spi_gs_wave_ctl2__clocks_on_MASK 0x00000002L
#define spi_gs_wave_ctl2__gsc_ra_rts_MASK 0x00000004L
#define spi_gs_wave_ctl2__UNUSED_gsc_ra_alloc_req1_MASK 0x00000008L
#define spi_gs_wave_ctl2__gsc_ra_alloc_req0_MASK 0x00000010L
#define spi_gs_wave_ctl2__gs_wave_stateid_MASK 0x000000e0L
#define spi_gs_wave_ctl2__gs_wave_is_event_MASK 0x00000100L
#define spi_gs_wave_ctl2__vgt_gswave_fifo_empty_MASK 0x00000200L
#define spi_gs_wave_ctl2__gs_group_fifo_full_MASK 0x00000400L
#define spi_gs_wave_ctl2__gs_wave_first_subgrp_MASK 0x00000800L
#define spi_gs_wave_ctl2__gsc_ra0_cu_id_MASK 0x0000f000L
#define spi_gs_wave_ctl2__esc_gsc_group_cu_id_MASK 0x000f0000L
#define spi_gs_wave_ctl2__gs_onchip_MASK 0x00300000L
#define spi_gs_wave_ctl2__Reserved0_MASK 0xffc00000L

// spi_es_wave_ctl0
#define spi_es_wave_ctl0__f_double_data_MASK 0x00000001L
#define spi_es_wave_ctl0__f_gpr_ld_buf_sel_MASK 0x00000006L
#define spi_es_wave_ctl0__wave_buffer_fifo_empty_MASK 0x00000008L
#define spi_es_wave_ctl0__esc_gsc_group_fifo_empty_MASK 0x00000010L
#define spi_es_wave_ctl0__es_gdbg_en_q_MASK 0x00000020L
#define spi_es_wave_ctl0__tr_fits_MASK 0x00000040L
#define spi_es_wave_ctl0__es_wave_cnt_lt_lim_MASK 0x00000080L
#define spi_es_wave_ctl0__pipe_id_MASK 0x00000300L
#define spi_es_wave_ctl0__outstanding_waves_MASK 0x00003c00L
#define spi_es_wave_ctl0__outstanding_events_MASK 0x0001c000L
#define spi_es_wave_ctl0__gs_onchip_MASK 0x00060000L
#define spi_es_wave_ctl0__es_wave_offchip_MASK 0x00080000L
#define spi_es_wave_ctl0__es_wave_first_subgrp_MASK 0x00100000L
#define spi_es_wave_ctl0__esc_ra0_is_ds_MASK 0x00200000L
#define spi_es_wave_ctl0__Reserved0_MASK 0xffc00000L

// spi_es_wave_ctl1
#define spi_es_wave_ctl1__crawler_is_event_MASK 0x00000001L
#define spi_es_wave_ctl1__stall_events_MASK 0x00000002L
#define spi_es_wave_ctl1__wave_done_crawler_id_MASK 0x00000ffcL
#define spi_es_wave_ctl1__wave_done_MASK 0x00001000L
#define spi_es_wave_ctl1__crawler_full_MASK 0x00002000L
#define spi_es_wave_ctl1__crawler_empty_MASK 0x00004000L
#define spi_es_wave_ctl1__crawler_rd_MASK 0x00ff8000L
#define spi_es_wave_ctl1__Reserved0_MASK 0xff000000L

// spi_es_wave_ctl2
#define spi_es_wave_ctl2__res_alloc_state_MASK 0x00000001L
#define spi_es_wave_ctl2__esc_ra_rts_MASK 0x00000002L
#define spi_es_wave_ctl2__clocks_on_MASK 0x00000004L
#define spi_es_wave_ctl2__esc_ra_alloc_req1_MASK 0x00000008L
#define spi_es_wave_ctl2__esc_ra_alloc_req0_MASK 0x00000010L
#define spi_es_wave_ctl2__esc_ra_cu_id_MASK 0x000001e0L
#define spi_es_wave_ctl2__hsc_group_cu_id_MASK 0x00001e00L
#define spi_es_wave_ctl2__hsc_group_fifo_empty_MASK 0x00002000L
#define spi_es_wave_ctl2__es_wave_first_wave_MASK 0x00004000L
#define spi_es_wave_ctl2__es_wave_stateid_MASK 0x00038000L
#define spi_es_wave_ctl2__es_wave_is_event_MASK 0x00040000L
#define spi_es_wave_ctl2__vgt_eswave_fifo_empty_MASK 0x00080000L
#define spi_es_wave_ctl2__es_group_fifo_full_MASK 0x00100000L
#define spi_es_wave_ctl2__Reserved0_MASK 0xffe00000L

// spi_hs_wave_ctl0
#define spi_hs_wave_ctl0__f_gpr_ld_line_sel_MASK 0x00000003L
#define spi_hs_wave_ctl0__wave_buffer_fifo_empty_MASK 0x00000004L
#define spi_hs_wave_ctl0__hsc_group_fifo_empty_MASK 0x00000008L
#define spi_hs_wave_ctl0__hs_gdbg_en_q_MASK 0x00000010L
#define spi_hs_wave_ctl0__tr_fits_MASK 0x00000020L
#define spi_hs_wave_ctl0__hs_wave_cnt_lt_lim_MASK 0x00000040L
#define spi_hs_wave_ctl0__pipe_id_MASK 0x00000180L
#define spi_hs_wave_ctl0__outstanding_waves_MASK 0x00001e00L
#define spi_hs_wave_ctl0__outstanding_events_MASK 0x0000e000L
#define spi_hs_wave_ctl0__es_is_ds_MASK 0x00010000L
#define spi_hs_wave_ctl0__Reserved0_MASK 0xfffe0000L

// spi_hs_wave_ctl1
#define spi_hs_wave_ctl1__crawler_rd_MASK 0x0000007fL
#define spi_hs_wave_ctl1__crawler_is_event_MASK 0x00000080L
#define spi_hs_wave_ctl1__stall_events_MASK 0x00000100L
#define spi_hs_wave_ctl1__wave_done_crawler_id_MASK 0x0007fe00L
#define spi_hs_wave_ctl1__wave_done_MASK 0x00080000L
#define spi_hs_wave_ctl1__crawler_full_MASK 0x00100000L
#define spi_hs_wave_ctl1__crawler_empty_MASK 0x00200000L
#define spi_hs_wave_ctl1__Reserved0_MASK 0xffc00000L

// spi_hs_wave_ctl2
#define spi_hs_wave_ctl2__res_alloc_state_MASK 0x00000001L
#define spi_hs_wave_ctl2__hsc_ra_rts_MASK 0x00000002L
#define spi_hs_wave_ctl2__clocks_on_MASK 0x00000004L
#define spi_hs_wave_ctl2__UNUSED_hsc_ra_alloc_req1_MASK 0x00000008L
#define spi_hs_wave_ctl2__hsc_ra_alloc_req0_MASK 0x00000010L
#define spi_hs_wave_ctl2__hsc_ra_cu_id_MASK 0x000001e0L
#define spi_hs_wave_ctl2__lsc_hsc_group_cu_id_MASK 0x00001e00L
#define spi_hs_wave_ctl2__lsc_hsc_group_fifo_empty_MASK 0x00002000L
#define spi_hs_wave_ctl2__hs_group_fifo_full_MASK 0x00004000L
#define spi_hs_wave_ctl2__hs_wave_first_wave_MASK 0x00008000L
#define spi_hs_wave_ctl2__hs_wave_stateid_MASK 0x00070000L
#define spi_hs_wave_ctl2__hs_wave_is_event_MASK 0x00080000L
#define spi_hs_wave_ctl2__vgt_hswave_fifo_empty_MASK 0x00100000L
#define spi_hs_wave_ctl2__Reserved0_MASK 0xffe00000L

// spi_ls_wave_ctl0
#define spi_ls_wave_ctl0__f_vsr_ld_buf_sel_MASK 0x00000003L
#define spi_ls_wave_ctl0__wave_buffer_fifo_empty_MASK 0x00000004L
#define spi_ls_wave_ctl0__lsc_hsc_group_fifo_empty_MASK 0x00000008L
#define spi_ls_wave_ctl0__ls_gdbg_en_q_MASK 0x00000010L
#define spi_ls_wave_ctl0__tr_fits_MASK 0x00000020L
#define spi_ls_wave_ctl0__ls_wave_cnt_lt_lim_MASK 0x00000040L
#define spi_ls_wave_ctl0__pipe_id_MASK 0x00000180L
#define spi_ls_wave_ctl0__outstanding_waves_MASK 0x00001e00L
#define spi_ls_wave_ctl0__outstanding_events_MASK 0x0000e000L
#define spi_ls_wave_ctl0__Reserved0_MASK 0xffff0000L

// spi_ls_wave_ctl1
#define spi_ls_wave_ctl1__crawler_rd_MASK 0x0000007fL
#define spi_ls_wave_ctl1__crawler_is_event_MASK 0x00000080L
#define spi_ls_wave_ctl1__stall_events_MASK 0x00000100L
#define spi_ls_wave_ctl1__wave_done_crawler_id_MASK 0x0007fe00L
#define spi_ls_wave_ctl1__wave_done_MASK 0x00080000L
#define spi_ls_wave_ctl1__crawler_full_MASK 0x00100000L
#define spi_ls_wave_ctl1__crawler_empty_MASK 0x00200000L
#define spi_ls_wave_ctl1__Reserved0_MASK 0xffc00000L

// spi_ls_wave_ctl2
#define spi_ls_wave_ctl2__res_alloc_state_MASK 0x00000003L
#define spi_ls_wave_ctl2__lsc_ra_rts_MASK 0x00000004L
#define spi_ls_wave_ctl2__clocks_on_MASK 0x00000008L
#define spi_ls_wave_ctl2__UNUSED_lsc_ra_alloc_req1_MASK 0x00000010L
#define spi_ls_wave_ctl2__lsc_ra_alloc_req0_MASK 0x00000020L
#define spi_ls_wave_ctl2__lsc_olm_alloc_req_MASK 0x00000040L
#define spi_ls_wave_ctl2__Reserved1_MASK 0x00000780L
#define spi_ls_wave_ctl2__ls_group_fifo_full_MASK 0x00000800L
#define spi_ls_wave_ctl2__ls_wave_first_wave_MASK 0x00001000L
#define spi_ls_wave_ctl2__ls_wave_stateid_MASK 0x0000e000L
#define spi_ls_wave_ctl2__ls_wave_is_event_MASK 0x00010000L
#define spi_ls_wave_ctl2__vgt_lswave_fifo_empty_MASK 0x00020000L
#define spi_ls_wave_ctl2__Reserved0_MASK 0xfffc0000L

// spi_cs_ctl_gfx0
#define spi_cs_ctl_gfx0__UNUSED_remaining_threads1_MASK 0x0000007fL
#define spi_cs_ctl_gfx0__remaining_threads0_MASK 0x00003f80L
#define spi_cs_ctl_gfx0__UNUSED_csc_ra1_last_wave_MASK 0x00004000L
#define spi_cs_ctl_gfx0__csc_ra0_last_wave_MASK 0x00008000L
#define spi_cs_ctl_gfx0__UNUSED_csc_ra1_first_wave_MASK 0x00010000L
#define spi_cs_ctl_gfx0__csc_ra0_first_wave_MASK 0x00020000L
#define spi_cs_ctl_gfx0__csdata_is_state_MASK 0x00040000L
#define spi_cs_ctl_gfx0__csdata_is_event_MASK 0x00080000L
#define spi_cs_ctl_gfx0__cpg_csdata_fifo_empty_MASK 0x00100000L
#define spi_cs_ctl_gfx0__cpg_csdata_fifo_full_MASK 0x00200000L
#define spi_cs_ctl_gfx0__Reserved0_MASK 0xffc00000L

// spi_cs_ctl_gfx1
#define spi_cs_ctl_gfx1__crw_event_id_MASK 0x0000003fL
#define spi_cs_ctl_gfx1__crw_event_valid_MASK 0x00000040L
#define spi_cs_ctl_gfx1__stall_events_MASK 0x00000080L
#define spi_cs_ctl_gfx1__wave_done_crawler_id_MASK 0x0003ff00L
#define spi_cs_ctl_gfx1__wave_done_MASK 0x00040000L
#define spi_cs_ctl_gfx1__crawler_full_MASK 0x00080000L
#define spi_cs_ctl_gfx1__crawler_empty_MASK 0x00100000L
#define spi_cs_ctl_gfx1__event_count_MASK 0x00e00000L
#define spi_cs_ctl_gfx1__Reserved0_MASK 0xff000000L

// spi_cs_ctl_gfx2
#define spi_cs_ctl_gfx2__send_to_shader_array_0_MASK 0x00000001L
#define spi_cs_ctl_gfx2__wave_count_MASK 0x0000007eL
#define spi_cs_ctl_gfx2__waves_sent0_d_MASK 0x00001f80L
#define spi_cs_ctl_gfx2__UNUSED_stall1_MASK 0x00002000L
#define spi_cs_ctl_gfx2__stall0_MASK 0x00004000L
#define spi_cs_ctl_gfx2__UNUSED_res_alloc_req1_MASK 0x00008000L
#define spi_cs_ctl_gfx2__res_alloc_req0_MASK 0x00010000L
#define spi_cs_ctl_gfx2__UNUSED_current_state1_q_MASK 0x000e0000L
#define spi_cs_ctl_gfx2__current_state0_q_MASK 0x00700000L
#define spi_cs_ctl_gfx2__Reserved0_MASK 0xff800000L

// spi_cs_ctl0
#define spi_cs_ctl0__Reserved3_MASK 0x0000007fL
#define spi_cs_ctl0__remaining_threads0_MASK 0x00003f80L
#define spi_cs_ctl0__Reserved2_MASK 0x00004000L
#define spi_cs_ctl0__csc_ca_last_wave_MASK 0x00008000L
#define spi_cs_ctl0__Reserved1_MASK 0x00010000L
#define spi_cs_ctl0__csc_ca_first_wave_MASK 0x00020000L
#define spi_cs_ctl0__csdata_is_state_MASK 0x00040000L
#define spi_cs_ctl0__csdata_is_event_MASK 0x00080000L
#define spi_cs_ctl0__cpc_csdata_fifo_empty_MASK 0x00100000L
#define spi_cs_ctl0__cpc_csdata_fifo_full_MASK 0x00200000L
#define spi_cs_ctl0__Reserved0_MASK 0xffc00000L

// spi_cs_ctl1
#define spi_cs_ctl1__crw_event_id_MASK 0x0000003fL
#define spi_cs_ctl1__crw_event_valid_MASK 0x00000040L
#define spi_cs_ctl1__stall_events_MASK 0x00000080L
#define spi_cs_ctl1__wave_done_crawler_id_MASK 0x0003ff00L
#define spi_cs_ctl1__wave_done_MASK 0x00040000L
#define spi_cs_ctl1__crawler_full_MASK 0x00080000L
#define spi_cs_ctl1__crawler_empty_MASK 0x00100000L
#define spi_cs_ctl1__event_count_MASK 0x00e00000L
#define spi_cs_ctl1__Reserved0_MASK 0xff000000L

// spi_cs_ctl2
#define spi_cs_ctl2__send_to_shader_array_0_MASK 0x00000001L
#define spi_cs_ctl2__wave_count_MASK 0x0000007eL
#define spi_cs_ctl2__waves_sent0_d_MASK 0x00001f80L
#define spi_cs_ctl2__Reserved3_MASK 0x00002000L
#define spi_cs_ctl2__stall0_MASK 0x00004000L
#define spi_cs_ctl2__Reserved2_MASK 0x00008000L
#define spi_cs_ctl2__res_alloc_req0_MASK 0x00010000L
#define spi_cs_ctl2__Reserved1_MASK 0x000e0000L
#define spi_cs_ctl2__current_state0_q_MASK 0x00700000L
#define spi_cs_ctl2__Reserved0_MASK 0xff800000L

// spi_gfx_tmp_ring_mgr
#define spi_gfx_tmp_ring_mgr__trm_tr_slots_used_MASK 0x000001ffL
#define spi_gfx_tmp_ring_mgr__trm_hs_lock_MASK 0x00000200L
#define spi_gfx_tmp_ring_mgr__Reserved0_MASK 0xfffffc00L

// spi_cs_wave_gfx_ctl
#define spi_cs_wave_gfx_ctl__tr_slots_used0_MASK 0x000001ffL
#define spi_cs_wave_gfx_ctl__loader_state_q_MASK 0x00000600L
#define spi_cs_wave_gfx_ctl__Reserved2_MASK 0x00003800L
#define spi_cs_wave_gfx_ctl__csdata_is_private_MASK 0x00004000L
#define spi_cs_wave_gfx_ctl__csdata_is_tg_MASK 0x00008000L
#define spi_cs_wave_gfx_ctl__Reserved1_MASK 0x00030000L
#define spi_cs_wave_gfx_ctl__csc_ra0_first_req_dispatch_MASK 0x00040000L
#define spi_cs_wave_gfx_ctl__Reserved0_MASK 0xfff80000L

// spi_cs_wave_ctl
#define spi_cs_wave_ctl__tr_slots_used_MASK 0x000001ffL
#define spi_cs_wave_ctl__loader_state_q_MASK 0x00000e00L
#define spi_cs_wave_ctl__halt_state_q_MASK 0x00007000L
#define spi_cs_wave_ctl__csdata_is_private_MASK 0x00008000L
#define spi_cs_wave_ctl__csdata_is_tg_MASK 0x00010000L
#define spi_cs_wave_ctl__csc_ca_last_tg_MASK 0x00020000L
#define spi_cs_wave_ctl__csc_ca_first_tg_MASK 0x00040000L
#define spi_cs_wave_ctl__csc_ca_first_req_dispatch_MASK 0x00080000L
#define spi_cs_wave_ctl__Reserved0_MASK 0xfff00000L

// spi_ps_ctl0_0
#define spi_ps_ctl0_0__new_vector1_save_q_MASK 0x00000001L
#define spi_ps_ctl0_0__new_vector0_save_q_MASK 0x00000002L
#define spi_ps_ctl0_0__vtx_sync_cnt_q_MASK 0x000003fcL
#define spi_ps_ctl0_0__vtx_sync_wrapped_MASK 0x00000400L
#define spi_ps_ctl0_0__ose_vtx_sync_cnt_q_MASK 0x0007f800L
#define spi_ps_ctl0_0__psc_wr_line_q_MASK 0x00380000L
#define spi_ps_ctl0_0__psc_gdbg_en_q_MASK 0x00400000L
#define spi_ps_ctl0_0__Reserved0_MASK 0xff800000L

// spi_ps_ctl0_1
#define spi_ps_ctl0_1__wd_end_of_wave_MASK 0x00000001L
#define spi_ps_ctl0_1__wd_fifo_empty_MASK 0x00000002L
#define spi_ps_ctl0_1__wd_fifo_full_MASK 0x00000004L
#define spi_ps_ctl0_1__ef_end_of_wave_MASK 0x00000008L
#define spi_ps_ctl0_1__ef_state_id_MASK 0x00000070L
#define spi_ps_ctl0_1__ef_event_id_MASK 0x00001f80L
#define spi_ps_ctl0_1__ef_event_MASK 0x00002000L
#define spi_ps_ctl0_1__ef_new1_MASK 0x00004000L
#define spi_ps_ctl0_1__ef_new0_MASK 0x00008000L
#define spi_ps_ctl0_1__ef_empty_MASK 0x00010000L
#define spi_ps_ctl0_1__ef_full_MASK 0x00020000L
#define spi_ps_ctl0_1__ef_new3_MASK 0x00040000L
#define spi_ps_ctl0_1__ef_new2_MASK 0x00080000L
#define spi_ps_ctl0_1__pipe_id_MASK 0x00300000L
#define spi_ps_ctl0_1__Reserved0_MASK 0xffc00000L

// spi_ps_ctl0_2
#define spi_ps_ctl0_2__res_alloc_state_MASK 0x00000001L
#define spi_ps_ctl0_2__psr_wave_cnt_MASK 0x0000007eL
#define spi_ps_ctl0_2__psc_read_data_MASK 0x00000f80L
#define spi_ps_ctl0_2__pc_free_cnt_MASK 0x0000f000L
#define spi_ps_ctl0_2__dealloc1_save_q_MASK 0x00070000L
#define spi_ps_ctl0_2__dealloc0_save_q_MASK 0x00380000L
#define spi_ps_ctl0_2__tr_fits_MASK 0x00400000L
#define spi_ps_ctl0_2__ps_wave_cnt_lt_lim_MASK 0x00800000L
#define spi_ps_ctl0_2__Reserved0_MASK 0xff000000L

// spi_ps_ctl0_3
#define spi_ps_ctl0_3__new_vector2_save_q_MASK 0x00000001L
#define spi_ps_ctl0_3__new_vector3_save_q_MASK 0x00000002L
#define spi_ps_ctl0_3__ose1_vtx_sync_cnt_q_MASK 0x000003fcL
#define spi_ps_ctl0_3__ose2_vtx_sync_cnt_q_MASK 0x0003fc00L
#define spi_ps_ctl0_3__dealloc2_save_q_MASK 0x001c0000L
#define spi_ps_ctl0_3__dealloc3_save_q_MASK 0x00e00000L
#define spi_ps_ctl0_3__Reserved0_MASK 0xff000000L

// spi_ps_ctl0_4
#define spi_ps_ctl0_4__crawler_rd_MASK 0x0000007fL
#define spi_ps_ctl0_4__crawler_is_event_MASK 0x00000080L
#define spi_ps_ctl0_4__stall_events_MASK 0x00000100L
#define spi_ps_ctl0_4__SPIS_SPIM_wbcrw_crawler_id_q_MASK 0x0001fe00L
#define spi_ps_ctl0_4__SPIS_SPIM_wbcrw_ps_pkr_id_q_MASK 0x00020000L
#define spi_ps_ctl0_4__SPIS_SPIM_wbcrw_wave_type_q_MASK 0x001c0000L
#define spi_ps_ctl0_4__SPIS_SPIM_wbcrw_wave_done_q_MASK 0x00200000L
#define spi_ps_ctl0_4__crawler_full_MASK 0x00400000L
#define spi_ps_ctl0_4__crawler_empty_MASK 0x00800000L
#define spi_ps_ctl0_4__Reserved0_MASK 0xff000000L

// spi_ps_ctl1_0
#define spi_ps_ctl1_0__new_vector1_save_q_MASK 0x00000001L
#define spi_ps_ctl1_0__new_vector0_save_q_MASK 0x00000002L
#define spi_ps_ctl1_0__vtx_sync_cnt_q_MASK 0x000003fcL
#define spi_ps_ctl1_0__vtx_sync_wrapped_MASK 0x00000400L
#define spi_ps_ctl1_0__ose_vtx_sync_cnt_q_MASK 0x0007f800L
#define spi_ps_ctl1_0__psc_wr_line_q_MASK 0x00380000L
#define spi_ps_ctl1_0__psc_gdbg_en_q_MASK 0x00400000L
#define spi_ps_ctl1_0__Reserved0_MASK 0xff800000L

// spi_ps_ctl1_1
#define spi_ps_ctl1_1__wd_end_of_wave_MASK 0x00000001L
#define spi_ps_ctl1_1__wd_fifo_empty_MASK 0x00000002L
#define spi_ps_ctl1_1__wd_fifo_full_MASK 0x00000004L
#define spi_ps_ctl1_1__ef_end_of_wave_MASK 0x00000008L
#define spi_ps_ctl1_1__ef_state_id_MASK 0x00000070L
#define spi_ps_ctl1_1__ef_event_id_MASK 0x00001f80L
#define spi_ps_ctl1_1__ef_event_MASK 0x00002000L
#define spi_ps_ctl1_1__ef_new1_MASK 0x00004000L
#define spi_ps_ctl1_1__ef_new0_MASK 0x00008000L
#define spi_ps_ctl1_1__ef_empty_MASK 0x00010000L
#define spi_ps_ctl1_1__ef_full_MASK 0x00020000L
#define spi_ps_ctl1_1__ef_new3_MASK 0x00040000L
#define spi_ps_ctl1_1__ef_new2_MASK 0x00080000L
#define spi_ps_ctl1_1__pipe_id_MASK 0x00300000L
#define spi_ps_ctl1_1__Reserved0_MASK 0xffc00000L

// spi_ps_ctl1_2
#define spi_ps_ctl1_2__res_alloc_state_MASK 0x00000001L
#define spi_ps_ctl1_2__psr_wave_cnt_MASK 0x0000007eL
#define spi_ps_ctl1_2__psc_read_data_MASK 0x00000f80L
#define spi_ps_ctl1_2__pc_free_cnt_MASK 0x0000f000L
#define spi_ps_ctl1_2__dealloc1_save_q_MASK 0x00070000L
#define spi_ps_ctl1_2__dealloc0_save_q_MASK 0x00380000L
#define spi_ps_ctl1_2__tr_fits_MASK 0x00400000L
#define spi_ps_ctl1_2__ps_wave_cnt_lt_lim_MASK 0x00800000L
#define spi_ps_ctl1_2__Reserved0_MASK 0xff000000L

// spi_ps_ctl1_3
#define spi_ps_ctl1_3__new_vector2_save_q_MASK 0x00000001L
#define spi_ps_ctl1_3__new_vector3_save_q_MASK 0x00000002L
#define spi_ps_ctl1_3__ose1_vtx_sync_cnt_q_MASK 0x000003fcL
#define spi_ps_ctl1_3__ose2_vtx_sync_cnt_q_MASK 0x0003fc00L
#define spi_ps_ctl1_3__dealloc2_save_q_MASK 0x001c0000L
#define spi_ps_ctl1_3__dealloc3_save_q_MASK 0x00e00000L
#define spi_ps_ctl1_3__Reserved0_MASK 0xff000000L

// spi_ps_ctl1_4
#define spi_ps_ctl1_4__crawler_rd_MASK 0x0000007fL
#define spi_ps_ctl1_4__crawler_is_event_MASK 0x00000080L
#define spi_ps_ctl1_4__stall_events_MASK 0x00000100L
#define spi_ps_ctl1_4__SPIS_SPIM_wbcrw_crawler_id_q_7_0_MASK 0x0001fe00L
#define spi_ps_ctl1_4__SPIS_SPIM_wbcrw_ps_pkr_id_q_MASK 0x00020000L
#define spi_ps_ctl1_4__SPIS_SPIM_wbcrw_wave_type_q_MASK 0x001c0000L
#define spi_ps_ctl1_4__SPIS_SPIM_wbcrw_wave_done_q_MASK 0x00200000L
#define spi_ps_ctl1_4__crawler_full_MASK 0x00400000L
#define spi_ps_ctl1_4__crawler_empty_MASK 0x00800000L
#define spi_ps_ctl1_4__Reserved0_MASK 0xff000000L

// spi_pc_dealloc_ctl0
#define spi_pc_dealloc_ctl0__decr_pc_dealloc_cnt_MASK 0x00000001L
#define spi_pc_dealloc_ctl0__pc_dealloc_min_cnt_MASK 0x000007feL
#define spi_pc_dealloc_ctl0__pc0_dealloc_cnt_MASK 0x001ff800L
#define spi_pc_dealloc_ctl0__Reserved0_MASK 0xffe00000L

// spi_pc_dealloc_ctl1
#define spi_pc_dealloc_ctl1__pc1_dealloc_cnt_MASK 0x000003ffL
#define spi_pc_dealloc_ctl1__pc_deallocIn0_cnt_MASK 0x000ffc00L
#define spi_pc_dealloc_ctl1__Reserved0_MASK 0xfff00000L

// spi_pc_dealloc_ctl2
#define spi_pc_dealloc_ctl2__pc_deallocIn1_cnt_MASK 0x000003ffL
#define spi_pc_dealloc_ctl2__pc_deallocIn2_cnt_MASK 0x000ffc00L
#define spi_pc_dealloc_ctl2__Reserved0_MASK 0xfff00000L

// spi_pc_dealloc_ctl3
#define spi_pc_dealloc_ctl3__pc0_deallocOut0_cnt_MASK 0x000003ffL
#define spi_pc_dealloc_ctl3__pc0_deallocOut1_cnt_MASK 0x000ffc00L
#define spi_pc_dealloc_ctl3__Reserved0_MASK 0xfff00000L

// spi_pc_dealloc_ctl4
#define spi_pc_dealloc_ctl4__pc0_deallocOut2_cnt_MASK 0x000003ffL
#define spi_pc_dealloc_ctl4__pc1_deallocOut0_cnt_MASK 0x000ffc00L
#define spi_pc_dealloc_ctl4__Reserved0_MASK 0xfff00000L

// spi_pc_dealloc_ctl5
#define spi_pc_dealloc_ctl5__pc1_deallocOut1_cnt_MASK 0x000003ffL
#define spi_pc_dealloc_ctl5__pc1_deallocOut2_cnt_MASK 0x000ffc00L
#define spi_pc_dealloc_ctl5__Reserved0_MASK 0xfff00000L

// spi_offchip_lds_mgr0
#define spi_offchip_lds_mgr0__es_threadgroup_done_count_MASK 0x0000007fL
#define spi_offchip_lds_mgr0__Reserved2_MASK 0x00000080L
#define spi_offchip_lds_mgr0__lds_offchip_tail_MASK 0x00007f00L
#define spi_offchip_lds_mgr0__Reserved1_MASK 0x00008000L
#define spi_offchip_lds_mgr0__lds_offchip_head_MASK 0x007f0000L
#define spi_offchip_lds_mgr0__Reserved0_MASK 0xff800000L

// spi_offchip_lds_mgr1
#define spi_offchip_lds_mgr1__lds_offchip_full_MASK 0x00000001L
#define spi_offchip_lds_mgr1__order_fifo_rd_MASK 0x00000002L
#define spi_offchip_lds_mgr1__order_fifo_full_MASK 0x00000004L
#define spi_offchip_lds_mgr1__order_fifo_empty_MASK 0x00000008L
#define spi_offchip_lds_mgr1__esc_olm_ds_offchip_done_MASK 0x00000010L
#define spi_offchip_lds_mgr1__vsc_olm_ds_offchip_done_MASK 0x00000020L
#define spi_offchip_lds_mgr1__Reserved1_MASK 0x000000c0L
#define spi_offchip_lds_mgr1__vs_threadgroup_done_count_MASK 0x00007f00L
#define spi_offchip_lds_mgr1__Reserved0_MASK 0xffff8000L

// spi_lds_wr_ctl0
#define spi_lds_wr_ctl0__state_id_MASK 0x00000007L
#define spi_lds_wr_ctl0__lds_in_fifo_empty_MASK 0x00000008L
#define spi_lds_wr_ctl0__lds_in_fifo_full_MASK 0x00000010L
#define spi_lds_wr_ctl0__lds_write_state_MASK 0x00000060L
#define spi_lds_wr_ctl0__even_debug_lds_valid_d_MASK 0x00000080L
#define spi_lds_wr_ctl0__even_debug_lds_valid_q1_MASK 0x00000100L
#define spi_lds_wr_ctl0__even_debug_lwc_pc_valid_MASK 0x00000200L
#define spi_lds_wr_ctl0__even_debug_lds_param_sent_cnt_q_MASK 0x0000fc00L
#define spi_lds_wr_ctl0__even_debug_lds_pass_cnt_q_MASK 0x000f0000L
#define spi_lds_wr_ctl0__even_debug_stall_odd_MASK 0x00100000L
#define spi_lds_wr_ctl0__Reserved0_MASK 0xffe00000L

// spi_lds_wr_ctl1
#define spi_lds_wr_ctl1__odd_debug_lds_valid_d_MASK 0x00000001L
#define spi_lds_wr_ctl1__odd_debug_lds_valid_q1_MASK 0x00000002L
#define spi_lds_wr_ctl1__odd_debug_lwc_pc_valid_MASK 0x00000004L
#define spi_lds_wr_ctl1__odd_debug_lds_param_sent_cnt_q_MASK 0x000001f8L
#define spi_lds_wr_ctl1__odd_debug_lds_pass_cnt_q_MASK 0x00001e00L
#define spi_lds_wr_ctl1__Reserved0_MASK 0xffffe000L

// spi_resource_alloc0
#define spi_resource_alloc0__Reserved1_MASK 0x00000001L
#define spi_resource_alloc0__lds_updating_cu_simd_id_q_MASK 0x0000001eL
#define spi_resource_alloc0__sgpr_updating_cu_simd_id_q_MASK 0x000007e0L
#define spi_resource_alloc0__vgpr_updating_cu_simd_id_q_MASK 0x0001f800L
#define spi_resource_alloc0__allocating_cu_simd_q_MASK 0x007e0000L
#define spi_resource_alloc0__Reserved0_MASK 0xff800000L

// spi_resource_alloc1
#define spi_resource_alloc1__vgpr_dealloc_pointer_23_0_MASK 0x00ffffffL
#define spi_resource_alloc1__Reserved0_MASK 0xff000000L

// spi_resource_alloc2
#define spi_resource_alloc2__vgpr_dealloc_pointer_47_24_MASK 0x00ffffffL
#define spi_resource_alloc2__Reserved0_MASK 0xff000000L

// spi_resource_alloc3
#define spi_resource_alloc3__sgpr_dealloc_pointer_23_0_MASK 0x00ffffffL
#define spi_resource_alloc3__Reserved0_MASK 0xff000000L

// spi_resource_alloc4
#define spi_resource_alloc4__sgpr_dealloc_pointer_47_24_MASK 0x00ffffffL
#define spi_resource_alloc4__Reserved0_MASK 0xff000000L

// spi_resource_alloc5
#define spi_resource_alloc5__Reserved0_MASK 0xffffffffL

// spi_resource_alloc6
#define spi_resource_alloc6__sgpr_max_fits_cnt_MASK 0x0000007fL
#define spi_resource_alloc6__vgpr_max_fits_cnt_MASK 0x00003f80L
#define spi_resource_alloc6__dbg_cu_simd_id_MASK 0x000fc000L
#define spi_resource_alloc6__Reserved0_MASK 0xfff00000L

// spi_resource_alloc7
#define spi_resource_alloc7__alloc_state_q_MASK 0x00000001L
#define spi_resource_alloc7__ts_priority_MASK 0x0000000eL
#define spi_resource_alloc7__dbg_lds_dealloc_pointer_MASK 0x000ffff0L
#define spi_resource_alloc7__Reserved0_MASK 0xfff00000L

// spi_resource_alloc8
#define spi_resource_alloc8__dbg_lock_mask_MASK 0x0000ffffL
#define spi_resource_alloc8__Reserved0_MASK 0xffff0000L

// spi_resource_alloc9
#define spi_resource_alloc9__wave_cnt_cu_simd_MASK 0x0000000fL
#define spi_resource_alloc9__vgpr_rsv_max_fits_cnt_MASK 0x000007f0L
#define spi_resource_alloc9__sgpr_rsv_max_fits_cnt_MASK 0x0003f800L
#define spi_resource_alloc9__Reserved0_MASK 0xfffc0000L

// spi_resource_alloc10
#define spi_resource_alloc10__barrier_cnt_per_cu_MASK 0x0000001fL
#define spi_resource_alloc10__lds_rsv_max_fits_cnt_MASK 0x00001fe0L
#define spi_resource_alloc10__Reserved1_MASK 0x00002000L
#define spi_resource_alloc10__lds_max_fits_cnt_MASK 0x003fc000L
#define spi_resource_alloc10__Reserved0_MASK 0xffc00000L

// spi_clk_gate0
#define spi_clk_gate0__read_ack_out_MASK 0x00000001L
#define spi_clk_gate0__program_ack_out_MASK 0x00000002L
#define spi_clk_gate0__sm_busy_out_MASK 0x00000004L
#define spi_clk_gate0__force_data_out_MASK 0x00000008L
#define spi_clk_gate0__data_out_MASK 0x00000010L
#define spi_clk_gate0__valid_out_MASK 0x00000020L
#define spi_clk_gate0__state_out_MASK 0x00000040L
#define spi_clk_gate0__program_out_MASK 0x00000080L
#define spi_clk_gate0__curr_sm_state_MASK 0x00001f00L
#define spi_clk_gate0__off_cmd_MASK 0x00002000L
#define spi_clk_gate0__all_clks_on_flag_in_MASK 0x00004000L
#define spi_clk_gate0__off_flag_in_MASK 0x00008000L
#define spi_clk_gate0__read_flag_in_MASK 0x00010000L
#define spi_clk_gate0__program_flag_in_MASK 0x00020000L
#define spi_clk_gate0__on_cmd_MASK 0x00040000L
#define spi_clk_gate0__on_flag_in_MASK 0x00080000L
#define spi_clk_gate0__force_override_in_MASK 0x00100000L
#define spi_clk_gate0__cgtt_reg_oclk_vld_MASK 0x00200000L
#define spi_clk_gate0__cgtt_dyn_oclk_vld_MASK 0x00400000L
#define spi_clk_gate0__Reserved0_MASK 0xff800000L

// spi_clk_gate1
#define spi_clk_gate1__off_seq_cnt_eq0_MASK 0x00000001L
#define spi_clk_gate1__off_seq_cnt_decr_MASK 0x00000002L
#define spi_clk_gate1__off_seq_cnt_ld_MASK 0x00000004L
#define spi_clk_gate1__on_seq_cnt_eq0_MASK 0x00000008L
#define spi_clk_gate1__on_seq_cnt_decr_MASK 0x00000010L
#define spi_clk_gate1__on_seq_cnt_ld_MASK 0x00000020L
#define spi_clk_gate1__blk_row_cnt_last_MASK 0x00000040L
#define spi_clk_gate1__mxn_bit_cnt_last_MASK 0x00000080L
#define spi_clk_gate1__cu_cnt_out_MASK 0x00000f00L
#define spi_clk_gate1__blk_row_cnt_out_MASK 0x0000f000L
#define spi_clk_gate1__blk_row_cnt_sel_out_MASK 0x00010000L
#define spi_clk_gate1__Reserved1_MASK 0x00020000L
#define spi_clk_gate1__mxn_bit_reg_ld_out_MASK 0x00040000L
#define spi_clk_gate1__mxn_bit_reg_shift_out_MASK 0x00080000L
#define spi_clk_gate1__Reserved0_MASK 0xfff00000L

// spi_clk_gate2
#define spi_clk_gate2__on_monitor_cnt_10_0_MASK 0x000007ffL
#define spi_clk_gate2__clkgate_all_on_out_MASK 0x00000800L
#define spi_clk_gate2__spi_active_in_MASK 0x00001000L
#define spi_clk_gate2__data_out_MASK 0x00002000L
#define spi_clk_gate2__on_monitor_flag_MASK 0x00004000L
#define spi_clk_gate2__off_seq_decode_MASK 0x00008000L
#define spi_clk_gate2__on_seq_decode_MASK 0x00010000L
#define spi_clk_gate2__ctrl_ls_override_MASK 0x00020000L
#define spi_clk_gate2__rss_clkgate_en_combined_MASK 0x00040000L
#define spi_clk_gate2__rss_cnt_eq0_MASK 0x00080000L
#define spi_clk_gate2__rss_cnt_ld_MASK 0x00100000L
#define spi_clk_gate2__Reserved0_MASK 0xffe00000L

// spi_clk_gate3
#define spi_clk_gate3__rd_row_mux_sel_MASK 0x0000001fL
#define spi_clk_gate3__rd_reg_loaded_dummy_MASK 0x00000020L
#define spi_clk_gate3__rdbus_data_MASK 0x00000040L
#define spi_clk_gate3__rdbus_valid_MASK 0x00000080L
#define spi_clk_gate3__rd_reg_loaded_MASK 0x0003ff00L
#define spi_clk_gate3__Reserved0_MASK 0xfffc0000L

// CPC_debug_bus0_p0
#define CPC_debug_bus0_p0__gd_valid_MASK 0x00000001L
#define CPC_debug_bus0_p0__gd_data_type_MASK 0x00000006L
#define CPC_debug_bus0_p0__gd_addr_MASK 0x000003f8L
#define CPC_debug_bus0_p0__gd_data_13_0_MASK 0x00fffc00L
#define CPC_debug_bus0_p0__Reserved0_MASK 0xff000000L

// CPC_debug_bus1_p0
#define CPC_debug_bus1_p0__gd_valid_MASK 0x00000001L
#define CPC_debug_bus1_p0__gd_data_31_14_MASK 0x0007fffeL
#define CPC_debug_bus1_p0__Reserved0_MASK 0xfff80000L

// CPC_debug_bus2_p0
#define CPC_debug_bus2_p0__valid_q0_MASK 0x00000001L
#define CPC_debug_bus2_p0__state_q_MASK 0x0000001eL
#define CPC_debug_bus2_p0__steering_state_q_MASK 0x000000e0L
#define CPC_debug_bus2_p0__first_thread_group_q0_MASK 0x00000100L
#define CPC_debug_bus2_p0__last_thread_group_q0_MASK 0x00000200L
#define CPC_debug_bus2_p0__kill_dispatch_mode0_MASK 0x00000400L
#define CPC_debug_bus2_p0__kill_dispatch_mode1_MASK 0x00000800L
#define CPC_debug_bus2_p0__gd_stall_MASK 0x00001000L
#define CPC_debug_bus2_p0__disp_stall_q_MASK 0x00002000L
#define CPC_debug_bus2_p0__no_serializer_is_busy_MASK 0x00004000L
#define CPC_debug_bus2_p0__gd_dispatch_busy_MASK 0x00008000L
#define CPC_debug_bus2_p0__gd_busy_MASK 0x00010000L
#define CPC_debug_bus2_p0__num_se_with_cu_active_MASK 0x000e0000L
#define CPC_debug_bus2_p0__send_num_threads_x_q_MASK 0x00100000L
#define CPC_debug_bus2_p0__send_num_threads_y_q_MASK 0x00200000L
#define CPC_debug_bus2_p0__send_num_threads_z_q_MASK 0x00400000L
#define CPC_debug_bus2_p0__Reserved0_MASK 0xff800000L

// CPC_debug_bus3_p0
#define CPC_debug_bus3_p0__gddata_send_MASK 0x00000001L
#define CPC_debug_bus3_p0__gddata_data_type_MASK 0x00000006L
#define CPC_debug_bus3_p0__data_x_q1_20_0_MASK 0x00fffff8L
#define CPC_debug_bus3_p0__Reserved0_MASK 0xff000000L

// CPC_debug_bus4_p0
#define CPC_debug_bus4_p0__data_y_q1_11_0_MASK 0x00000fffL
#define CPC_debug_bus4_p0__data_z_q1_11_0_MASK 0x00fff000L
#define CPC_debug_bus4_p0__Reserved0_MASK 0xff000000L

// CPC_debug_bus0_p1
#define CPC_debug_bus0_p1__gd_valid_MASK 0x00000001L
#define CPC_debug_bus0_p1__gd_data_type_MASK 0x00000006L
#define CPC_debug_bus0_p1__gd_addr_MASK 0x000003f8L
#define CPC_debug_bus0_p1__gd_data_13_0_MASK 0x00fffc00L
#define CPC_debug_bus0_p1__Reserved0_MASK 0xff000000L

// CPC_debug_bus1_p1
#define CPC_debug_bus1_p1__gd_valid_MASK 0x00000001L
#define CPC_debug_bus1_p1__gd_data_31_14_MASK 0x0007fffeL
#define CPC_debug_bus1_p1__Reserved0_MASK 0xfff80000L

// CPC_debug_bus2_p1
#define CPC_debug_bus2_p1__valid_q0_MASK 0x00000001L
#define CPC_debug_bus2_p1__state_q_MASK 0x0000001eL
#define CPC_debug_bus2_p1__steering_state_q_MASK 0x000000e0L
#define CPC_debug_bus2_p1__first_thread_group_q0_MASK 0x00000100L
#define CPC_debug_bus2_p1__last_thread_group_q0_MASK 0x00000200L
#define CPC_debug_bus2_p1__kill_dispatch_mode0_MASK 0x00000400L
#define CPC_debug_bus2_p1__kill_dispatch_mode1_MASK 0x00000800L
#define CPC_debug_bus2_p1__gd_stall_MASK 0x00001000L
#define CPC_debug_bus2_p1__disp_stall_q_MASK 0x00002000L
#define CPC_debug_bus2_p1__no_serializer_is_busy_MASK 0x00004000L
#define CPC_debug_bus2_p1__gd_dispatch_busy_MASK 0x00008000L
#define CPC_debug_bus2_p1__gd_busy_MASK 0x00010000L
#define CPC_debug_bus2_p1__num_se_with_cu_active_MASK 0x000e0000L
#define CPC_debug_bus2_p1__send_num_threads_x_q_MASK 0x00100000L
#define CPC_debug_bus2_p1__send_num_threads_y_q_MASK 0x00200000L
#define CPC_debug_bus2_p1__send_num_threads_z_q_MASK 0x00400000L
#define CPC_debug_bus2_p1__Reserved0_MASK 0xff800000L

// CPC_debug_bus3_p1
#define CPC_debug_bus3_p1__gddata_send_MASK 0x00000001L
#define CPC_debug_bus3_p1__gddata_data_type_MASK 0x00000006L
#define CPC_debug_bus3_p1__data_x_q1_20_0_MASK 0x00fffff8L
#define CPC_debug_bus3_p1__Reserved0_MASK 0xff000000L

// CPC_debug_bus4_p1
#define CPC_debug_bus4_p1__data_y_q1_11_0_MASK 0x00000fffL
#define CPC_debug_bus4_p1__data_z_q1_11_0_MASK 0x00fff000L
#define CPC_debug_bus4_p1__Reserved0_MASK 0xff000000L

// CPC_debug_bus0_p2
#define CPC_debug_bus0_p2__gd_valid_MASK 0x00000001L
#define CPC_debug_bus0_p2__gd_data_type_MASK 0x00000006L
#define CPC_debug_bus0_p2__gd_addr_MASK 0x000003f8L
#define CPC_debug_bus0_p2__gd_data_13_0_MASK 0x00fffc00L
#define CPC_debug_bus0_p2__Reserved0_MASK 0xff000000L

// CPC_debug_bus1_p2
#define CPC_debug_bus1_p2__gd_valid_MASK 0x00000001L
#define CPC_debug_bus1_p2__gd_data_31_14_MASK 0x0007fffeL
#define CPC_debug_bus1_p2__Reserved0_MASK 0xfff80000L

// CPC_debug_bus2_p2
#define CPC_debug_bus2_p2__valid_q0_MASK 0x00000001L
#define CPC_debug_bus2_p2__state_q_MASK 0x0000001eL
#define CPC_debug_bus2_p2__steering_state_q_MASK 0x000000e0L
#define CPC_debug_bus2_p2__first_thread_group_q0_MASK 0x00000100L
#define CPC_debug_bus2_p2__last_thread_group_q0_MASK 0x00000200L
#define CPC_debug_bus2_p2__kill_dispatch_mode0_MASK 0x00000400L
#define CPC_debug_bus2_p2__kill_dispatch_mode1_MASK 0x00000800L
#define CPC_debug_bus2_p2__gd_stall_MASK 0x00001000L
#define CPC_debug_bus2_p2__disp_stall_q_MASK 0x00002000L
#define CPC_debug_bus2_p2__no_serializer_is_busy_MASK 0x00004000L
#define CPC_debug_bus2_p2__gd_dispatch_busy_MASK 0x00008000L
#define CPC_debug_bus2_p2__gd_busy_MASK 0x00010000L
#define CPC_debug_bus2_p2__num_se_with_cu_active_MASK 0x000e0000L
#define CPC_debug_bus2_p2__send_num_threads_x_q_MASK 0x00100000L
#define CPC_debug_bus2_p2__send_num_threads_y_q_MASK 0x00200000L
#define CPC_debug_bus2_p2__send_num_threads_z_q_MASK 0x00400000L
#define CPC_debug_bus2_p2__Reserved0_MASK 0xff800000L

// CPC_debug_bus3_p2
#define CPC_debug_bus3_p2__gddata_send_MASK 0x00000001L
#define CPC_debug_bus3_p2__gddata_data_type_MASK 0x00000006L
#define CPC_debug_bus3_p2__data_x_q1_20_0_MASK 0x00fffff8L
#define CPC_debug_bus3_p2__Reserved0_MASK 0xff000000L

// CPC_debug_bus4_p2
#define CPC_debug_bus4_p2__data_y_q1_11_0_MASK 0x00000fffL
#define CPC_debug_bus4_p2__data_z_q1_11_0_MASK 0x00fff000L
#define CPC_debug_bus4_p2__Reserved0_MASK 0xff000000L

// CPC_debug_bus0_p3
#define CPC_debug_bus0_p3__gd_valid_MASK 0x00000001L
#define CPC_debug_bus0_p3__gd_data_type_MASK 0x00000006L
#define CPC_debug_bus0_p3__gd_addr_MASK 0x000003f8L
#define CPC_debug_bus0_p3__gd_data_13_0_MASK 0x00fffc00L
#define CPC_debug_bus0_p3__Reserved0_MASK 0xff000000L

// CPC_debug_bus1_p3
#define CPC_debug_bus1_p3__gd_valid_MASK 0x00000001L
#define CPC_debug_bus1_p3__gd_data_31_14_MASK 0x0007fffeL
#define CPC_debug_bus1_p3__Reserved0_MASK 0xfff80000L

// CPC_debug_bus2_p3
#define CPC_debug_bus2_p3__valid_q0_MASK 0x00000001L
#define CPC_debug_bus2_p3__state_q_MASK 0x0000001eL
#define CPC_debug_bus2_p3__steering_state_q_MASK 0x000000e0L
#define CPC_debug_bus2_p3__first_thread_group_q0_MASK 0x00000100L
#define CPC_debug_bus2_p3__last_thread_group_q0_MASK 0x00000200L
#define CPC_debug_bus2_p3__kill_dispatch_mode0_MASK 0x00000400L
#define CPC_debug_bus2_p3__kill_dispatch_mode1_MASK 0x00000800L
#define CPC_debug_bus2_p3__gd_stall_MASK 0x00001000L
#define CPC_debug_bus2_p3__disp_stall_q_MASK 0x00002000L
#define CPC_debug_bus2_p3__no_serializer_is_busy_MASK 0x00004000L
#define CPC_debug_bus2_p3__gd_dispatch_busy_MASK 0x00008000L
#define CPC_debug_bus2_p3__gd_busy_MASK 0x00010000L
#define CPC_debug_bus2_p3__num_se_with_cu_active_MASK 0x000e0000L
#define CPC_debug_bus2_p3__send_num_threads_x_q_MASK 0x00100000L
#define CPC_debug_bus2_p3__send_num_threads_y_q_MASK 0x00200000L
#define CPC_debug_bus2_p3__send_num_threads_z_q_MASK 0x00400000L
#define CPC_debug_bus2_p3__Reserved0_MASK 0xff800000L

// CPC_debug_bus3_p3
#define CPC_debug_bus3_p3__gddata_send_MASK 0x00000001L
#define CPC_debug_bus3_p3__gddata_data_type_MASK 0x00000006L
#define CPC_debug_bus3_p3__data_x_q1_20_0_MASK 0x00fffff8L
#define CPC_debug_bus3_p3__Reserved0_MASK 0xff000000L

// CPC_debug_bus4_p3
#define CPC_debug_bus4_p3__data_y_q1_11_0_MASK 0x00000fffL
#define CPC_debug_bus4_p3__data_z_q1_11_0_MASK 0x00fff000L
#define CPC_debug_bus4_p3__Reserved0_MASK 0xff000000L

// CPC_debug_bus0_p4
#define CPC_debug_bus0_p4__gd_valid_MASK 0x00000001L
#define CPC_debug_bus0_p4__gd_data_type_MASK 0x00000006L
#define CPC_debug_bus0_p4__gd_addr_MASK 0x000003f8L
#define CPC_debug_bus0_p4__gd_data_13_0_MASK 0x00fffc00L
#define CPC_debug_bus0_p4__Reserved0_MASK 0xff000000L

// CPC_debug_bus1_p4
#define CPC_debug_bus1_p4__gd_valid_MASK 0x00000001L
#define CPC_debug_bus1_p4__gd_data_31_14_MASK 0x0007fffeL
#define CPC_debug_bus1_p4__Reserved0_MASK 0xfff80000L

// CPC_debug_bus2_p4
#define CPC_debug_bus2_p4__valid_q0_MASK 0x00000001L
#define CPC_debug_bus2_p4__state_q_MASK 0x0000001eL
#define CPC_debug_bus2_p4__steering_state_q_MASK 0x000000e0L
#define CPC_debug_bus2_p4__first_thread_group_q0_MASK 0x00000100L
#define CPC_debug_bus2_p4__last_thread_group_q0_MASK 0x00000200L
#define CPC_debug_bus2_p4__kill_dispatch_mode0_MASK 0x00000400L
#define CPC_debug_bus2_p4__kill_dispatch_mode1_MASK 0x00000800L
#define CPC_debug_bus2_p4__gd_stall_MASK 0x00001000L
#define CPC_debug_bus2_p4__disp_stall_q_MASK 0x00002000L
#define CPC_debug_bus2_p4__no_serializer_is_busy_MASK 0x00004000L
#define CPC_debug_bus2_p4__gd_dispatch_busy_MASK 0x00008000L
#define CPC_debug_bus2_p4__gd_busy_MASK 0x00010000L
#define CPC_debug_bus2_p4__num_se_with_cu_active_MASK 0x000e0000L
#define CPC_debug_bus2_p4__send_num_threads_x_q_MASK 0x00100000L
#define CPC_debug_bus2_p4__send_num_threads_y_q_MASK 0x00200000L
#define CPC_debug_bus2_p4__send_num_threads_z_q_MASK 0x00400000L
#define CPC_debug_bus2_p4__Reserved0_MASK 0xff800000L

// CPC_debug_bus3_p4
#define CPC_debug_bus3_p4__gddata_send_MASK 0x00000001L
#define CPC_debug_bus3_p4__gddata_data_type_MASK 0x00000006L
#define CPC_debug_bus3_p4__data_x_q1_20_0_MASK 0x00fffff8L
#define CPC_debug_bus3_p4__Reserved0_MASK 0xff000000L

// CPC_debug_bus4_p4
#define CPC_debug_bus4_p4__data_y_q1_11_0_MASK 0x00000fffL
#define CPC_debug_bus4_p4__data_z_q1_11_0_MASK 0x00fff000L
#define CPC_debug_bus4_p4__Reserved0_MASK 0xff000000L

// CPC_debug_bus0_p5
#define CPC_debug_bus0_p5__gd_valid_MASK 0x00000001L
#define CPC_debug_bus0_p5__gd_data_type_MASK 0x00000006L
#define CPC_debug_bus0_p5__gd_addr_MASK 0x000003f8L
#define CPC_debug_bus0_p5__gd_data_13_0_MASK 0x00fffc00L
#define CPC_debug_bus0_p5__Reserved0_MASK 0xff000000L

// CPC_debug_bus1_p5
#define CPC_debug_bus1_p5__gd_valid_MASK 0x00000001L
#define CPC_debug_bus1_p5__gd_data_31_14_MASK 0x0007fffeL
#define CPC_debug_bus1_p5__Reserved0_MASK 0xfff80000L

// CPC_debug_bus2_p5
#define CPC_debug_bus2_p5__valid_q0_MASK 0x00000001L
#define CPC_debug_bus2_p5__state_q_MASK 0x0000001eL
#define CPC_debug_bus2_p5__steering_state_q_MASK 0x000000e0L
#define CPC_debug_bus2_p5__first_thread_group_q0_MASK 0x00000100L
#define CPC_debug_bus2_p5__last_thread_group_q0_MASK 0x00000200L
#define CPC_debug_bus2_p5__kill_dispatch_mode0_MASK 0x00000400L
#define CPC_debug_bus2_p5__kill_dispatch_mode1_MASK 0x00000800L
#define CPC_debug_bus2_p5__gd_stall_MASK 0x00001000L
#define CPC_debug_bus2_p5__disp_stall_q_MASK 0x00002000L
#define CPC_debug_bus2_p5__no_serializer_is_busy_MASK 0x00004000L
#define CPC_debug_bus2_p5__gd_dispatch_busy_MASK 0x00008000L
#define CPC_debug_bus2_p5__gd_busy_MASK 0x00010000L
#define CPC_debug_bus2_p5__num_se_with_cu_active_MASK 0x000e0000L
#define CPC_debug_bus2_p5__send_num_threads_x_q_MASK 0x00100000L
#define CPC_debug_bus2_p5__send_num_threads_y_q_MASK 0x00200000L
#define CPC_debug_bus2_p5__send_num_threads_z_q_MASK 0x00400000L
#define CPC_debug_bus2_p5__Reserved0_MASK 0xff800000L

// CPC_debug_bus3_p5
#define CPC_debug_bus3_p5__gddata_send_MASK 0x00000001L
#define CPC_debug_bus3_p5__gddata_data_type_MASK 0x00000006L
#define CPC_debug_bus3_p5__data_x_q1_20_0_MASK 0x00fffff8L
#define CPC_debug_bus3_p5__Reserved0_MASK 0xff000000L

// CPC_debug_bus4_p5
#define CPC_debug_bus4_p5__data_y_q1_11_0_MASK 0x00000fffL
#define CPC_debug_bus4_p5__data_z_q1_11_0_MASK 0x00fff000L
#define CPC_debug_bus4_p5__Reserved0_MASK 0xff000000L

// CPC_debug_bus0_p6
#define CPC_debug_bus0_p6__gd_valid_MASK 0x00000001L
#define CPC_debug_bus0_p6__gd_data_type_MASK 0x00000006L
#define CPC_debug_bus0_p6__gd_addr_MASK 0x000003f8L
#define CPC_debug_bus0_p6__gd_data_13_0_MASK 0x00fffc00L
#define CPC_debug_bus0_p6__Reserved0_MASK 0xff000000L

// CPC_debug_bus1_p6
#define CPC_debug_bus1_p6__gd_valid_MASK 0x00000001L
#define CPC_debug_bus1_p6__gd_data_31_14_MASK 0x0007fffeL
#define CPC_debug_bus1_p6__Reserved0_MASK 0xfff80000L

// CPC_debug_bus2_p6
#define CPC_debug_bus2_p6__valid_q0_MASK 0x00000001L
#define CPC_debug_bus2_p6__state_q_MASK 0x0000001eL
#define CPC_debug_bus2_p6__steering_state_q_MASK 0x000000e0L
#define CPC_debug_bus2_p6__first_thread_group_q0_MASK 0x00000100L
#define CPC_debug_bus2_p6__last_thread_group_q0_MASK 0x00000200L
#define CPC_debug_bus2_p6__kill_dispatch_mode0_MASK 0x00000400L
#define CPC_debug_bus2_p6__kill_dispatch_mode1_MASK 0x00000800L
#define CPC_debug_bus2_p6__gd_stall_MASK 0x00001000L
#define CPC_debug_bus2_p6__disp_stall_q_MASK 0x00002000L
#define CPC_debug_bus2_p6__no_serializer_is_busy_MASK 0x00004000L
#define CPC_debug_bus2_p6__gd_dispatch_busy_MASK 0x00008000L
#define CPC_debug_bus2_p6__gd_busy_MASK 0x00010000L
#define CPC_debug_bus2_p6__num_se_with_cu_active_MASK 0x000e0000L
#define CPC_debug_bus2_p6__send_num_threads_x_q_MASK 0x00100000L
#define CPC_debug_bus2_p6__send_num_threads_y_q_MASK 0x00200000L
#define CPC_debug_bus2_p6__send_num_threads_z_q_MASK 0x00400000L
#define CPC_debug_bus2_p6__Reserved0_MASK 0xff800000L

// CPC_debug_bus3_p6
#define CPC_debug_bus3_p6__gddata_send_MASK 0x00000001L
#define CPC_debug_bus3_p6__gddata_data_type_MASK 0x00000006L
#define CPC_debug_bus3_p6__data_x_q1_20_0_MASK 0x00fffff8L
#define CPC_debug_bus3_p6__Reserved0_MASK 0xff000000L

// CPC_debug_bus4_p6
#define CPC_debug_bus4_p6__data_y_q1_11_0_MASK 0x00000fffL
#define CPC_debug_bus4_p6__data_z_q1_11_0_MASK 0x00fff000L
#define CPC_debug_bus4_p6__Reserved0_MASK 0xff000000L

// CPC_debug_bus0_p7
#define CPC_debug_bus0_p7__gd_valid_MASK 0x00000001L
#define CPC_debug_bus0_p7__gd_data_type_MASK 0x00000006L
#define CPC_debug_bus0_p7__gd_addr_MASK 0x000003f8L
#define CPC_debug_bus0_p7__gd_data_13_0_MASK 0x00fffc00L
#define CPC_debug_bus0_p7__Reserved0_MASK 0xff000000L

// CPC_debug_bus1_p7
#define CPC_debug_bus1_p7__gd_valid_MASK 0x00000001L
#define CPC_debug_bus1_p7__gd_data_31_14_MASK 0x0007fffeL
#define CPC_debug_bus1_p7__Reserved0_MASK 0xfff80000L

// CPC_debug_bus2_p7
#define CPC_debug_bus2_p7__valid_q0_MASK 0x00000001L
#define CPC_debug_bus2_p7__state_q_MASK 0x0000001eL
#define CPC_debug_bus2_p7__steering_state_q_MASK 0x000000e0L
#define CPC_debug_bus2_p7__first_thread_group_q0_MASK 0x00000100L
#define CPC_debug_bus2_p7__last_thread_group_q0_MASK 0x00000200L
#define CPC_debug_bus2_p7__kill_dispatch_mode0_MASK 0x00000400L
#define CPC_debug_bus2_p7__kill_dispatch_mode1_MASK 0x00000800L
#define CPC_debug_bus2_p7__gd_stall_MASK 0x00001000L
#define CPC_debug_bus2_p7__disp_stall_q_MASK 0x00002000L
#define CPC_debug_bus2_p7__no_serializer_is_busy_MASK 0x00004000L
#define CPC_debug_bus2_p7__gd_dispatch_busy_MASK 0x00008000L
#define CPC_debug_bus2_p7__gd_busy_MASK 0x00010000L
#define CPC_debug_bus2_p7__num_se_with_cu_active_MASK 0x000e0000L
#define CPC_debug_bus2_p7__send_num_threads_x_q_MASK 0x00100000L
#define CPC_debug_bus2_p7__send_num_threads_y_q_MASK 0x00200000L
#define CPC_debug_bus2_p7__send_num_threads_z_q_MASK 0x00400000L
#define CPC_debug_bus2_p7__Reserved0_MASK 0xff800000L

// CPC_debug_bus3_p7
#define CPC_debug_bus3_p7__gddata_send_MASK 0x00000001L
#define CPC_debug_bus3_p7__gddata_data_type_MASK 0x00000006L
#define CPC_debug_bus3_p7__data_x_q1_20_0_MASK 0x00fffff8L
#define CPC_debug_bus3_p7__Reserved0_MASK 0xff000000L

// CPC_debug_bus4_p7
#define CPC_debug_bus4_p7__data_y_q1_11_0_MASK 0x00000fffL
#define CPC_debug_bus4_p7__data_z_q1_11_0_MASK 0x00fff000L
#define CPC_debug_bus4_p7__Reserved0_MASK 0xff000000L

// CPC_SRDebugBus_23_0
#define CPC_SRDebugBus_23_0__SRSaveSmDebugBus_MASK 0x000001ffL
#define CPC_SRDebugBus_23_0__SRSaveTciuDebugBus_14_0_MASK 0x00fffe00L
#define CPC_SRDebugBus_23_0__Reserved0_MASK 0xff000000L

// CPC_SRDebugBus_47_24
#define CPC_SRDebugBus_47_24__SRSaveTciuDebugBus_20_15_MASK 0x0000003fL
#define CPC_SRDebugBus_47_24__SRSaveIntrptDebugBus_17_0_MASK 0x00ffffc0L
#define CPC_SRDebugBus_47_24__Reserved0_MASK 0xff000000L

// CPC_SRDebugBus_71_48
#define CPC_SRDebugBus_71_48__SRSaveIntrptDebugBus_27_18_MASK 0x000003ffL
#define CPC_SRDebugBus_71_48__crawler0_data_5_0_MASK 0x0000fc00L
#define CPC_SRDebugBus_71_48__crawler1_data_5_0_MASK 0x003f0000L
#define CPC_SRDebugBus_71_48__crawler2_data_1_0_MASK 0x00c00000L
#define CPC_SRDebugBus_71_48__Reserved0_MASK 0xff000000L

// CPC_SRDebugBus_95_72
#define CPC_SRDebugBus_95_72__crawler2_data_5_2_MASK 0x0000000fL
#define CPC_SRDebugBus_95_72__crawler3_data_5_0_MASK 0x000003f0L
#define CPC_SRDebugBus_95_72__Reserved0_MASK 0xfffffc00L

// CPC_SRDebugBus_119_96
#define CPC_SRDebugBus_119_96__Reserved0_MASK 0xffffffffL

// CPC_QueryUnitDebugBus_23_0
#define CPC_QueryUnitDebugBus_23_0__RegisterClkValid_MASK 0x00000003L
#define CPC_QueryUnitDebugBus_23_0__Reserved1_MASK 0x0000000cL
#define CPC_QueryUnitDebugBus_23_0__qCsinvocWrError_MASK 0x00000010L
#define CPC_QueryUnitDebugBus_23_0__QueryWrFifoEmpty_MASK 0x00000020L
#define CPC_QueryUnitDebugBus_23_0__QueryWrFifoFull_MASK 0x00000040L
#define CPC_QueryUnitDebugBus_23_0__QueryWrFifoRdEn_MASK 0x00000080L
#define CPC_QueryUnitDebugBus_23_0__QueryWrFifoWrEn_MASK 0x00000100L
#define CPC_QueryUnitDebugBus_23_0__qQueryState_MASK 0x00000e00L
#define CPC_QueryUnitDebugBus_23_0__CsinvocWrErrorThread_0_MASK 0x00001000L
#define CPC_QueryUnitDebugBus_23_0__CsinvocFifoEmpty_0_MASK 0x00002000L
#define CPC_QueryUnitDebugBus_23_0__CsinvocFifoFull_0_MASK 0x00004000L
#define CPC_QueryUnitDebugBus_23_0__CsinvocFifoRdEn_0_MASK 0x00008000L
#define CPC_QueryUnitDebugBus_23_0__CsinvocFifoWrEn_0_MASK 0x00010000L
#define CPC_QueryUnitDebugBus_23_0__PipeStatsFifoEmpty_0_MASK 0x00020000L
#define CPC_QueryUnitDebugBus_23_0__PipeStatsFifoFull_0_MASK 0x00040000L
#define CPC_QueryUnitDebugBus_23_0__PipeStatsFifoRdEn_0_MASK 0x00080000L
#define CPC_QueryUnitDebugBus_23_0__PipeStatsFifoWrEn_0_MASK 0x00100000L
#define CPC_QueryUnitDebugBus_23_0__PipeOutstandingTagCnt0_neq_0_MASK 0x00200000L
#define CPC_QueryUnitDebugBus_23_0__PipeStatsBusyThread_0_MASK 0x00400000L
#define CPC_QueryUnitDebugBus_23_0__PipeStatsPendFlagThread_0_MASK 0x00800000L
#define CPC_QueryUnitDebugBus_23_0__Reserved0_MASK 0xff000000L

// CPC_QueryUnitDebugBus_47_24
#define CPC_QueryUnitDebugBus_47_24__CsinvocWrErrorThread_1_MASK 0x00000001L
#define CPC_QueryUnitDebugBus_47_24__CsinvocFifoEmpty_1_MASK 0x00000002L
#define CPC_QueryUnitDebugBus_47_24__CsinvocFifoFull_1_MASK 0x00000004L
#define CPC_QueryUnitDebugBus_47_24__CsinvocFifoRdEn_1_MASK 0x00000008L
#define CPC_QueryUnitDebugBus_47_24__CsinvocFifoWrEn_1_MASK 0x00000010L
#define CPC_QueryUnitDebugBus_47_24__PipeStatsFifoEmpty_1_MASK 0x00000020L
#define CPC_QueryUnitDebugBus_47_24__PipeStatsFifoFull_1_MASK 0x00000040L
#define CPC_QueryUnitDebugBus_47_24__PipeStatsFifoRdEn_1_MASK 0x00000080L
#define CPC_QueryUnitDebugBus_47_24__PipeStatsFifoWrEn_1_MASK 0x00000100L
#define CPC_QueryUnitDebugBus_47_24__PipeOutstandingTagCnt1_neq_0_MASK 0x00000200L
#define CPC_QueryUnitDebugBus_47_24__PipeStatsBusyThread_1_MASK 0x00000400L
#define CPC_QueryUnitDebugBus_47_24__PipeStatsPendFlagThread_1_MASK 0x00000800L
#define CPC_QueryUnitDebugBus_47_24__CsinvocWrErrorThread_2_MASK 0x00001000L
#define CPC_QueryUnitDebugBus_47_24__CsinvocFifoEmpty_2_MASK 0x00002000L
#define CPC_QueryUnitDebugBus_47_24__CsinvocFifoFull_2_MASK 0x00004000L
#define CPC_QueryUnitDebugBus_47_24__CsinvocFifoRdEn_2_MASK 0x00008000L
#define CPC_QueryUnitDebugBus_47_24__CsinvocFifoWrEn_2_MASK 0x00010000L
#define CPC_QueryUnitDebugBus_47_24__PipeStatsFifoEmpty_2_MASK 0x00020000L
#define CPC_QueryUnitDebugBus_47_24__PipeStatsFifoFull_2_MASK 0x00040000L
#define CPC_QueryUnitDebugBus_47_24__PipeStatsFifoRdEn_2_MASK 0x00080000L
#define CPC_QueryUnitDebugBus_47_24__PipeStatsFifoWrEn_2_MASK 0x00100000L
#define CPC_QueryUnitDebugBus_47_24__PipeOutstandingTagCnt2_neq_0_MASK 0x00200000L
#define CPC_QueryUnitDebugBus_47_24__PipeStatsBusyThread_2_MASK 0x00400000L
#define CPC_QueryUnitDebugBus_47_24__PipeStatsPendFlagThread_2_MASK 0x00800000L
#define CPC_QueryUnitDebugBus_47_24__Reserved0_MASK 0xff000000L

// CPC_QueryUnitDebugBus_71_48
#define CPC_QueryUnitDebugBus_71_48__CsinvocWrErrorThread_3_MASK 0x00000001L
#define CPC_QueryUnitDebugBus_71_48__CsinvocFifoEmpty_3_MASK 0x00000002L
#define CPC_QueryUnitDebugBus_71_48__CsinvocFifoFull_3_MASK 0x00000004L
#define CPC_QueryUnitDebugBus_71_48__CsinvocFifoRdEn_3_MASK 0x00000008L
#define CPC_QueryUnitDebugBus_71_48__CsinvocFifoWrEn_3_MASK 0x00000010L
#define CPC_QueryUnitDebugBus_71_48__PipeStatsFifoEmpty_3_MASK 0x00000020L
#define CPC_QueryUnitDebugBus_71_48__PipeStatsFifoFull_3_MASK 0x00000040L
#define CPC_QueryUnitDebugBus_71_48__PipeStatsFifoRdEn_3_MASK 0x00000080L
#define CPC_QueryUnitDebugBus_71_48__PipeStatsFifoWrEn_3_MASK 0x00000100L
#define CPC_QueryUnitDebugBus_71_48__PipeOutstandingTagCnt3_neq_0_MASK 0x00000200L
#define CPC_QueryUnitDebugBus_71_48__PipeStatsBusyThread_3_MASK 0x00000400L
#define CPC_QueryUnitDebugBus_71_48__PipeStatsPendFlagThread_3_MASK 0x00000800L
#define CPC_QueryUnitDebugBus_71_48__CsinvocWrErrorThread_4_MASK 0x00001000L
#define CPC_QueryUnitDebugBus_71_48__CsinvocFifoEmpty_4_MASK 0x00002000L
#define CPC_QueryUnitDebugBus_71_48__CsinvocFifoFull_4_MASK 0x00004000L
#define CPC_QueryUnitDebugBus_71_48__CsinvocFifoRdEn_4_MASK 0x00008000L
#define CPC_QueryUnitDebugBus_71_48__CsinvocFifoWrEn_4_MASK 0x00010000L
#define CPC_QueryUnitDebugBus_71_48__PipeStatsFifoEmpty_4_MASK 0x00020000L
#define CPC_QueryUnitDebugBus_71_48__PipeStatsFifoFull_4_MASK 0x00040000L
#define CPC_QueryUnitDebugBus_71_48__PipeStatsFifoRdEn_4_MASK 0x00080000L
#define CPC_QueryUnitDebugBus_71_48__PipeStatsFifoWrEn_4_MASK 0x00100000L
#define CPC_QueryUnitDebugBus_71_48__PipeOutstandingTagCnt4_neq_0_MASK 0x00200000L
#define CPC_QueryUnitDebugBus_71_48__PipeStatsBusyThread_4_MASK 0x00400000L
#define CPC_QueryUnitDebugBus_71_48__PipeStatsPendFlagThread_4_MASK 0x00800000L
#define CPC_QueryUnitDebugBus_71_48__Reserved0_MASK 0xff000000L

// CPC_QueryUnitDebugBus_95_72
#define CPC_QueryUnitDebugBus_95_72__CsinvocWrErrorThread_5_MASK 0x00000001L
#define CPC_QueryUnitDebugBus_95_72__CsinvocFifoEmpty_5_MASK 0x00000002L
#define CPC_QueryUnitDebugBus_95_72__CsinvocFifoFull_5_MASK 0x00000004L
#define CPC_QueryUnitDebugBus_95_72__CsinvocFifoRdEn_5_MASK 0x00000008L
#define CPC_QueryUnitDebugBus_95_72__CsinvocFifoWrEn_5_MASK 0x00000010L
#define CPC_QueryUnitDebugBus_95_72__PipeStatsFifoEmpty_5_MASK 0x00000020L
#define CPC_QueryUnitDebugBus_95_72__PipeStatsFifoFull_5_MASK 0x00000040L
#define CPC_QueryUnitDebugBus_95_72__PipeStatsFifoRdEn_5_MASK 0x00000080L
#define CPC_QueryUnitDebugBus_95_72__PipeStatsFifoWrEn_5_MASK 0x00000100L
#define CPC_QueryUnitDebugBus_95_72__PipeOutstandingTagCnt5_neq_0_MASK 0x00000200L
#define CPC_QueryUnitDebugBus_95_72__PipeStatsBusyThread_5_MASK 0x00000400L
#define CPC_QueryUnitDebugBus_95_72__PipeStatsPendFlagThread_5_MASK 0x00000800L
#define CPC_QueryUnitDebugBus_95_72__CsinvocWrErrorThread_6_MASK 0x00001000L
#define CPC_QueryUnitDebugBus_95_72__CsinvocFifoEmpty_6_MASK 0x00002000L
#define CPC_QueryUnitDebugBus_95_72__CsinvocFifoFull_6_MASK 0x00004000L
#define CPC_QueryUnitDebugBus_95_72__CsinvocFifoRdEn_6_MASK 0x00008000L
#define CPC_QueryUnitDebugBus_95_72__CsinvocFifoWrEn_6_MASK 0x00010000L
#define CPC_QueryUnitDebugBus_95_72__PipeStatsFifoEmpty_6_MASK 0x00020000L
#define CPC_QueryUnitDebugBus_95_72__PipeStatsFifoFull_6_MASK 0x00040000L
#define CPC_QueryUnitDebugBus_95_72__PipeStatsFifoRdEn_6_MASK 0x00080000L
#define CPC_QueryUnitDebugBus_95_72__PipeStatsFifoWrEn_6_MASK 0x00100000L
#define CPC_QueryUnitDebugBus_95_72__PipeOutstandingTagCnt6_neq_0_MASK 0x00200000L
#define CPC_QueryUnitDebugBus_95_72__PipeStatsBusyThread_6_MASK 0x00400000L
#define CPC_QueryUnitDebugBus_95_72__PipeStatsPendFlagThread_6_MASK 0x00800000L
#define CPC_QueryUnitDebugBus_95_72__Reserved0_MASK 0xff000000L

// CPC_QueryUnitDebugBus_119_96
#define CPC_QueryUnitDebugBus_119_96__CsinvocWrErrorThread_7_MASK 0x00000001L
#define CPC_QueryUnitDebugBus_119_96__CsinvocFifoEmpty_7_MASK 0x00000002L
#define CPC_QueryUnitDebugBus_119_96__CsinvocFifoFull_7_MASK 0x00000004L
#define CPC_QueryUnitDebugBus_119_96__CsinvocFifoRdEn_7_MASK 0x00000008L
#define CPC_QueryUnitDebugBus_119_96__CsinvocFifoWrEn_7_MASK 0x00000010L
#define CPC_QueryUnitDebugBus_119_96__PipeStatsFifoEmpty_7_MASK 0x00000020L
#define CPC_QueryUnitDebugBus_119_96__PipeStatsFifoFull_7_MASK 0x00000040L
#define CPC_QueryUnitDebugBus_119_96__PipeStatsFifoRdEn_7_MASK 0x00000080L
#define CPC_QueryUnitDebugBus_119_96__PipeStatsFifoWrEn_7_MASK 0x00000100L
#define CPC_QueryUnitDebugBus_119_96__PipeOutstandingTagCnt7_neq_0_MASK 0x00000200L
#define CPC_QueryUnitDebugBus_119_96__PipeStatsBusyThread_7_MASK 0x00000400L
#define CPC_QueryUnitDebugBus_119_96__PipeStatsPendFlagThread_7_MASK 0x00000800L
#define CPC_QueryUnitDebugBus_119_96__Reserved0_MASK 0xfffff000L

// CPC_QueryUnitDebugBus_127_120
#define CPC_QueryUnitDebugBus_127_120__Reserved0_MASK 0xffffffffL

// CPC_MecScratchDebugBus_7_0
#define CPC_MecScratchDebugBus_7_0__qWrArbState_MASK 0x00000001L
#define CPC_MecScratchDebugBus_7_0__qRdClientSelect_MASK 0x00000002L
#define CPC_MecScratchDebugBus_7_0__qMec2ReadState_MASK 0x0000000cL
#define CPC_MecScratchDebugBus_7_0__qMec1ReadState_MASK 0x00000030L
#define CPC_MecScratchDebugBus_7_0__qRegReadState_MASK 0x000000c0L
#define CPC_MecScratchDebugBus_7_0__Reserved0_MASK 0xffffff00L

// CPC_RbiuDebugBus_11_0
#define CPC_RbiuDebugBus_11_0__qGRBM_CPC_reg_send_MASK 0x00000001L
#define CPC_RbiuDebugBus_11_0__qReadState_MASK 0x00000002L
#define CPC_RbiuDebugBus_11_0__qReadCycleCount_MASK 0x0000001cL
#define CPC_RbiuDebugBus_11_0__Reserved0_MASK 0xffffffe0L

// CPC_RciuDebugBus_23_0
#define CPC_RciuDebugBus_23_0__qCpcGrbmSendArb_MASK 0x00000007L
#define CPC_RciuDebugBus_23_0__qCpcGrbmPipeSend_MASK 0x00000008L
#define CPC_RciuDebugBus_23_0__OR_qMec1SendCntUnderflow_MASK 0x00000010L
#define CPC_RciuDebugBus_23_0__OR_qMec1SendCntOverflow_MASK 0x00000020L
#define CPC_RciuDebugBus_23_0__OR_qMec2SendCntUnderflow_MASK 0x00000040L
#define CPC_RciuDebugBus_23_0__OR_qMec2SendCntOverflow_MASK 0x00000080L
#define CPC_RciuDebugBus_23_0__qGrbmCpReadValid_MASK 0x00000100L
#define CPC_RciuDebugBus_23_0__qGrbmCpReadPipeId_MASK 0x00000600L
#define CPC_RciuDebugBus_23_0__qGrbmCpReadMeId_MASK 0x00001800L
#define CPC_RciuDebugBus_23_0__Mec1RciuFifoFull_3_0_MASK 0x0001e000L
#define CPC_RciuDebugBus_23_0__Mec1RciuFifoEmpty_3_0_MASK 0x001e0000L
#define CPC_RciuDebugBus_23_0__qMec1GrbmSendCnt0_neq_qMec1SendCntMax0_MASK 0x00200000L
#define CPC_RciuDebugBus_23_0__qMec1GrbmSendCnt1_neq_qMec1SendCntMax1_MASK 0x00400000L
#define CPC_RciuDebugBus_23_0__qMec1GrbmSendCnt2_neq_qMec1SendCntMax2_MASK 0x00800000L
#define CPC_RciuDebugBus_23_0__Reserved0_MASK 0xff000000L

// CPC_RciuDebugBus_47_24
#define CPC_RciuDebugBus_47_24__qMec1GrbmSendCnt3_neq_qMec1SendCntMax3_MASK 0x00000001L
#define CPC_RciuDebugBus_47_24__qMec1GrbmSendCnt0_eq_0_MASK 0x00000002L
#define CPC_RciuDebugBus_47_24__qMec1GrbmSendCnt1_eq_0_MASK 0x00000004L
#define CPC_RciuDebugBus_47_24__qMec1GrbmSendCnt2_eq_0_MASK 0x00000008L
#define CPC_RciuDebugBus_47_24__qMec1GrbmSendCnt3_eq_0_MASK 0x00000010L
#define CPC_RciuDebugBus_47_24__qMec1GrbmFree_3_0_MASK 0x000001e0L
#define CPC_RciuDebugBus_47_24__Mec1RciuRdReqFifoEmpty_3_0_MASK 0x00001e00L
#define CPC_RciuDebugBus_47_24__Mec1RciuRdReqFifoFull_3_0_MASK 0x0001e000L
#define CPC_RciuDebugBus_47_24__Mec2RciuFifoFull_3_0_MASK 0x001e0000L
#define CPC_RciuDebugBus_47_24__Mec2RciuFifoEmpty_2_0_MASK 0x00e00000L
#define CPC_RciuDebugBus_47_24__Reserved0_MASK 0xff000000L

// CPC_RciuDebugBus_69_48
#define CPC_RciuDebugBus_69_48__Mec2RciuFifoEmpty_3_MASK 0x00000001L
#define CPC_RciuDebugBus_69_48__qMec2GrbmSendCnt0_neq_qMec2SendCntMax0_MASK 0x00000002L
#define CPC_RciuDebugBus_69_48__qMec2GrbmSendCnt1_neq_qMec2SendCntMax1_MASK 0x00000004L
#define CPC_RciuDebugBus_69_48__qMec2GrbmSendCnt2_neq_qMec2SendCntMax2_MASK 0x00000008L
#define CPC_RciuDebugBus_69_48__qMec2GrbmSendCnt3_neq_qMec2SendCntMax3_MASK 0x00000010L
#define CPC_RciuDebugBus_69_48__qMec2GrbmSendCnt0_eq_0_MASK 0x00000020L
#define CPC_RciuDebugBus_69_48__qMec2GrbmSendCnt1_eq_0_MASK 0x00000040L
#define CPC_RciuDebugBus_69_48__qMec2GrbmSendCnt2_eq_0_MASK 0x00000080L
#define CPC_RciuDebugBus_69_48__qMec2GrbmSendCnt3_eq_0_MASK 0x00000100L
#define CPC_RciuDebugBus_69_48__qMec2GrbmFree_3_0_MASK 0x00001e00L
#define CPC_RciuDebugBus_69_48__Mec2RciuRdReqFifoEmpty_3_0_MASK 0x0001e000L
#define CPC_RciuDebugBus_69_48__Mec2RciuRdReqFifoFull_3_0_MASK 0x001e0000L
#define CPC_RciuDebugBus_69_48__Reserved0_MASK 0xffe00000L

// CPC_CpcRoqDebugBus_23_0
#define CPC_CpcRoqDebugBus_23_0__Mec1_qRoQueueSendPq_3_0_MASK 0x0000000fL
#define CPC_CpcRoqDebugBus_23_0__Mec1_qRoQueueSendIb_3_0_MASK 0x000000f0L
#define CPC_CpcRoqDebugBus_23_0__Mec1_qRoQueueSendIq_3_0_MASK 0x00000f00L
#define CPC_CpcRoqDebugBus_23_0__Mec1_qRoQueueSendEop_3_0_MASK 0x0000f000L
#define CPC_CpcRoqDebugBus_23_0__Mec1_Pq_QueueFifoEmpty_3_0_MASK 0x000f0000L
#define CPC_CpcRoqDebugBus_23_0__Mec1_Pq_QueueFifoFull_3_0_MASK 0x00f00000L
#define CPC_CpcRoqDebugBus_23_0__Reserved0_MASK 0xff000000L

// CPC_CpcRoqDebugBus_47_24
#define CPC_CpcRoqDebugBus_47_24__Mec1_Ib_QueueFifoEmpty_3_0_MASK 0x0000000fL
#define CPC_CpcRoqDebugBus_47_24__Mec1_Ib_QueueFifoFull_3_0_MASK 0x000000f0L
#define CPC_CpcRoqDebugBus_47_24__Mec1_Iq_QueueFifoEmpty_3_0_MASK 0x00000f00L
#define CPC_CpcRoqDebugBus_47_24__Mec1_Iq_QueueFifoFull_3_0_MASK 0x0000f000L
#define CPC_CpcRoqDebugBus_47_24__Mec1_Eop_QueueFifoEmpty_3_0_MASK 0x000f0000L
#define CPC_CpcRoqDebugBus_47_24__Mec1_Eop_QueueFifoFull_3_0_MASK 0x00f00000L
#define CPC_CpcRoqDebugBus_47_24__Reserved0_MASK 0xff000000L

// CPC_CpcRoqDebugBus_71_48
#define CPC_CpcRoqDebugBus_71_48__Mec2_qRoQueueSendPq_3_0_MASK 0x0000000fL
#define CPC_CpcRoqDebugBus_71_48__Mec2_qRoQueueSendIb_3_0_MASK 0x000000f0L
#define CPC_CpcRoqDebugBus_71_48__Mec2_qRoQueueSendIq_3_0_MASK 0x00000f00L
#define CPC_CpcRoqDebugBus_71_48__Mec2_qRoQueueSendEop_3_0_MASK 0x0000f000L
#define CPC_CpcRoqDebugBus_71_48__Mec2_Pq_QueueFifoEmpty_3_0_MASK 0x000f0000L
#define CPC_CpcRoqDebugBus_71_48__Mec2_Pq_QueueFifoFull_3_0_MASK 0x00f00000L
#define CPC_CpcRoqDebugBus_71_48__Reserved0_MASK 0xff000000L

// CPC_CpcRoqDebugBus_95_72
#define CPC_CpcRoqDebugBus_95_72__Mec2_Ib_QueueFifoEmpty_3_0_MASK 0x0000000fL
#define CPC_CpcRoqDebugBus_95_72__Mec2_Ib_QueueFifoFull_3_0_MASK 0x000000f0L
#define CPC_CpcRoqDebugBus_95_72__Mec2_Iq_QueueFifoEmpty_3_0_MASK 0x00000f00L
#define CPC_CpcRoqDebugBus_95_72__Mec2_Iq_QueueFifoFull_3_0_MASK 0x0000f000L
#define CPC_CpcRoqDebugBus_95_72__Mec2_Eop_QueueFifoEmpty_3_0_MASK 0x000f0000L
#define CPC_CpcRoqDebugBus_95_72__Mec2_Eop_QueueFifoFull_3_0_MASK 0x00f00000L
#define CPC_CpcRoqDebugBus_95_72__Reserved0_MASK 0xff000000L

// CPC_TciuDebugBus_12_0
#define CPC_TciuDebugBus_12_0__qTcSender_MASK 0x0000000fL
#define CPC_TciuDebugBus_12_0__TcRequestFifoEmpty_MASK 0x00000010L
#define CPC_TciuDebugBus_12_0__TcRequestFifoFull_MASK 0x00000020L
#define CPC_TciuDebugBus_12_0__qCPC_CPG_tcreq_send_MASK 0x00000040L
#define CPC_TciuDebugBus_12_0__qCPC_CPG_tcreq_free_MASK 0x00000080L
#define CPC_TciuDebugBus_12_0__qCpcCpgSendCount_eq_0x8_MASK 0x00000100L
#define CPC_TciuDebugBus_12_0__qCpcCpgSendCount_eq_0_MASK 0x00000200L
#define CPC_TciuDebugBus_12_0__qTcReqCntUnderFlow_MASK 0x00000400L
#define CPC_TciuDebugBus_12_0__qTcReqCntOverFlow_MASK 0x00000800L
#define CPC_TciuDebugBus_12_0__qCPG_CPC_tcret_vld_MASK 0x00001000L
#define CPC_TciuDebugBus_12_0__Reserved0_MASK 0xffffe000L

// CPC_Dynamic_and_Register_Clk_Valid
#define CPC_Dynamic_and_Register_Clk_Valid__RegisterClkValid_MASK 0x00000001L
#define CPC_Dynamic_and_Register_Clk_Valid__DynamicClkValid_MASK 0x00000002L
#define CPC_Dynamic_and_Register_Clk_Valid__Reserved0_MASK 0xfffffffcL

// CPC_MecParserDebugBus_23_0
#define CPC_MecParserDebugBus_23_0__qEnableDiscardType2_MASK 0x00000001L
#define CPC_MecParserDebugBus_23_0__MecMsgFifoEmpty_MASK 0x00000002L
#define CPC_MecParserDebugBus_23_0__MecMsgFifoFull_MASK 0x00000004L
#define CPC_MecParserDebugBus_23_0__QueueManagerQueueId_MASK 0x00000038L
#define CPC_MecParserDebugBus_23_0__QueueManagerMessage_MASK 0x00003fc0L
#define CPC_MecParserDebugBus_23_0__QueManagerFifoEmpty_MASK 0x00004000L
#define CPC_MecParserDebugBus_23_0__qBlockSwitch_MASK 0x00038000L
#define CPC_MecParserDebugBus_23_0__qMessageDwordRts_MASK 0x00040000L
#define CPC_MecParserDebugBus_23_0__qEopQueueDwordRts_MASK 0x00080000L
#define CPC_MecParserDebugBus_23_0__qIqQueueDwordRts_MASK 0x00100000L
#define CPC_MecParserDebugBus_23_0__qPcktCntPqEq0_MASK 0x00200000L
#define CPC_MecParserDebugBus_23_0__qPcktCntIbEq0_MASK 0x00400000L
#define CPC_MecParserDebugBus_23_0__qPcktCntIqEq0_MASK 0x00800000L
#define CPC_MecParserDebugBus_23_0__Reserved0_MASK 0xff000000L

// CPC_MecParserDebugBus_47_24
#define CPC_MecParserDebugBus_47_24__qPcktCntEopEq0_MASK 0x00000001L
#define CPC_MecParserDebugBus_47_24__qPcktCntEq0_MASK 0x00000002L
#define CPC_MecParserDebugBus_47_24__qReservedBitClean_MASK 0x00000004L
#define CPC_MecParserDebugBus_47_24__qReservedBitDirty_MASK 0x00000008L
#define CPC_MecParserDebugBus_47_24__qIndrBufCntNeq0_MASK 0x00000010L
#define CPC_MecParserDebugBus_47_24__qIbEndState_MASK 0x00000060L
#define CPC_MecParserDebugBus_47_24__IqSizeFifoEmpty_MASK 0x00000080L
#define CPC_MecParserDebugBus_47_24__IqSizeFifoFull_MASK 0x00000100L
#define CPC_MecParserDebugBus_47_24__qIqBufCntNeq0_MASK 0x00000200L
#define CPC_MecParserDebugBus_47_24__qIqQueueId_MASK 0x00001c00L
#define CPC_MecParserDebugBus_47_24__qIqEndState_MASK 0x00006000L
#define CPC_MecParserDebugBus_47_24__qPrgmStrmSelect_MASK 0x00038000L
#define CPC_MecParserDebugBus_47_24__qEopReturnStream_3_0_MASK 0x003c0000L
#define CPC_MecParserDebugBus_47_24__qIqReturnStream_1_0_MASK 0x00c00000L
#define CPC_MecParserDebugBus_47_24__Reserved0_MASK 0xff000000L

// CPC_MecParserDebugBus_71_48
#define CPC_MecParserDebugBus_71_48__qIqReturnStream_3_2_MASK 0x00000003L
#define CPC_MecParserDebugBus_71_48__qRegBusSelect_MASK 0x0000003cL
#define CPC_MecParserDebugBus_71_48__qMecVqid_MASK 0x0000ffc0L
#define CPC_MecParserDebugBus_71_48__qMecVqEn_MASK 0x00010000L
#define CPC_MecParserDebugBus_71_48__qMecSrcVm_MASK 0x00060000L
#define CPC_MecParserDebugBus_71_48__MecDcFifoEmpty_MASK 0x00080000L
#define CPC_MecParserDebugBus_71_48__MecDcFifoFull_MASK 0x00100000L
#define CPC_MecParserDebugBus_71_48__oMecHqdWrRts_MASK 0x00200000L
#define CPC_MecParserDebugBus_71_48__MecRciuFifoEmpty_MASK 0x00400000L
#define CPC_MecParserDebugBus_71_48__MecRciuFifoFull_MASK 0x00800000L
#define CPC_MecParserDebugBus_71_48__Reserved0_MASK 0xff000000L

// CPC_MecParserDebugBus_95_72
#define CPC_MecParserDebugBus_95_72__qUpdateWrAddr_MASK 0x00000001L
#define CPC_MecParserDebugBus_95_72__qMecWrOneAddr_MASK 0x00000002L
#define CPC_MecParserDebugBus_95_72__Reserved2_MASK 0x0000000cL
#define CPC_MecParserDebugBus_95_72__qPrivilegedStatePq_MASK 0x00000010L
#define CPC_MecParserDebugBus_95_72__qQueueId_MASK 0x000000e0L
#define CPC_MecParserDebugBus_95_72__qBlockCsmdRdPntrUpdate_MASK 0x00000100L
#define CPC_MecParserDebugBus_95_72__qBlockCsmdRdPntrRead_MASK 0x00000200L
#define CPC_MecParserDebugBus_95_72__qIbDrainCount_neq_0_MASK 0x00000400L
#define CPC_MecParserDebugBus_95_72__qPqDrainCount_neq_0_MASK 0x00000800L
#define CPC_MecParserDebugBus_95_72__oMecDcDiscardReq_MASK 0x00001000L
#define CPC_MecParserDebugBus_95_72__oMecDcHaltReq_MASK 0x00002000L
#define CPC_MecParserDebugBus_95_72__qPendingEopqWpFlag_Dse0_MASK 0x00004000L
#define CPC_MecParserDebugBus_95_72__oEopqWrPntrRts_MASK 0x00008000L
#define CPC_MecParserDebugBus_95_72__Reserved1_MASK 0x00010000L
#define CPC_MecParserDebugBus_95_72__qMecDmaPendingQueue_MASK 0x000e0000L
#define CPC_MecParserDebugBus_95_72__qMecDmaPendingFlag_MASK 0x00100000L
#define CPC_MecParserDebugBus_95_72__PartialFlushPendingQ0_MASK 0x00200000L
#define CPC_MecParserDebugBus_95_72__oDoorbellRts_MASK 0x00400000L
#define CPC_MecParserDebugBus_95_72__CpTcTxActionDebugBus_0_MASK 0x00800000L
#define CPC_MecParserDebugBus_95_72__Reserved0_MASK 0xff000000L

// CPC_MecParserDebugBus_119_96
#define CPC_MecParserDebugBus_119_96__CpTcTxActionDebugBus_3_1_MASK 0x00000007L
#define CPC_MecParserDebugBus_119_96__Reserved0_MASK 0xfffffff8L

// CPC_F32MecDebugBus_23_0
#define CPC_F32MecDebugBus_23_0__LdStrBufferData_23_0_MASK 0x00ffffffL
#define CPC_F32MecDebugBus_23_0__Reserved0_MASK 0xff000000L

// CPC_F32MecDebugBus_47_24
#define CPC_F32MecDebugBus_47_24__LdStrBufferData_47_24_MASK 0x00ffffffL
#define CPC_F32MecDebugBus_47_24__Reserved0_MASK 0xff000000L

// CPC_F32MecDebugBus_71_48
#define CPC_F32MecDebugBus_71_48__LdStrBufferData_63_48_MASK 0x0000ffffL
#define CPC_F32MecDebugBus_71_48__LdStrBufferAddress_7_0_MASK 0x00ff0000L
#define CPC_F32MecDebugBus_71_48__Reserved0_MASK 0xff000000L

// CPC_F32MecDebugBus_95_72
#define CPC_F32MecDebugBus_95_72__LdStrBufferAddress_31_8_MASK 0x00ffffffL
#define CPC_F32MecDebugBus_95_72__Reserved0_MASK 0xff000000L

// CPC_F32MecDebugBus_119_96
#define CPC_F32MecDebugBus_119_96__LdStrBufferAddress_47_32_MASK 0x0000ffffL
#define CPC_F32MecDebugBus_119_96__LdStrBufferInstrOp_MASK 0x00010000L
#define CPC_F32MecDebugBus_119_96__LdStrInstrSel_MASK 0x00060000L
#define CPC_F32MecDebugBus_119_96__LdStrMemSpace_MASK 0x00180000L
#define CPC_F32MecDebugBus_119_96__qLoadStoreBusy_MASK 0x00200000L
#define CPC_F32MecDebugBus_119_96__Reserved1_MASK 0x00400000L
#define CPC_F32MecDebugBus_119_96__qLoadState_B_0_MASK 0x00800000L
#define CPC_F32MecDebugBus_119_96__Reserved0_MASK 0xff000000L

// CPC_F32MecDebugBus_143_120
#define CPC_F32MecDebugBus_143_120__qLoadState_B_1_MASK 0x00000001L
#define CPC_F32MecDebugBus_143_120__qLoadState_A_MASK 0x00000006L
#define CPC_F32MecDebugBus_143_120__LdStrBufferEmpty_MASK 0x00000008L
#define CPC_F32MecDebugBus_143_120__LdStrBufferFull_MASK 0x00000010L
#define CPC_F32MecDebugBus_143_120__qInstrMeSrc2Valid_B_MASK 0x00000020L
#define CPC_F32MecDebugBus_143_120__qInstrMeSrc1Valid_B_MASK 0x00000040L
#define CPC_F32MecDebugBus_143_120__qInstrMeValid_B_MASK 0x00000080L
#define CPC_F32MecDebugBus_143_120__qInstrMeSrc2Valid_A_MASK 0x00000100L
#define CPC_F32MecDebugBus_143_120__qInstrMeSrc1Valid_A_MASK 0x00000200L
#define CPC_F32MecDebugBus_143_120__qInstrMeValid_A_MASK 0x00000400L
#define CPC_F32MecDebugBus_143_120__Reserved0_MASK 0xfffff800L

// CPC_F32MecDebugBus_167_144
#define CPC_F32MecDebugBus_167_144__Reserved1_MASK 0x0000ffffL
#define CPC_F32MecDebugBus_167_144__qLoadArbState_MASK 0x00030000L
#define CPC_F32MecDebugBus_167_144__qStoreArbState_MASK 0x000c0000L
#define CPC_F32MecDebugBus_167_144__Reserved0_MASK 0xfff00000L

// CPC_F32MecDebugBus_191_168
#define CPC_F32MecDebugBus_191_168__Reserved0_MASK 0xffffffffL

// CPC_F32MecDebugBus_215_192
#define CPC_F32MecDebugBus_215_192__qAluArbState_B_MASK 0x00000003L
#define CPC_F32MecDebugBus_215_192__qAluArbState_A_MASK 0x0000000cL
#define CPC_F32MecDebugBus_215_192__DebugBusO_qInstrExSrc2Valid_B_MASK 0x00000010L
#define CPC_F32MecDebugBus_215_192__DebugBusO_qInstrExSrc1Valid_B_MASK 0x00000020L
#define CPC_F32MecDebugBus_215_192__DebugBusO_qInstrExValid_B_MASK 0x00000040L
#define CPC_F32MecDebugBus_215_192__DebugBusO_qInstrExSrc2Valid_A_MASK 0x00000080L
#define CPC_F32MecDebugBus_215_192__DebugBusO_qInstrExSrc1Valid_A_MASK 0x00000100L
#define CPC_F32MecDebugBus_215_192__DebugBusO_qInstrExValid_A_MASK 0x00000200L
#define CPC_F32MecDebugBus_215_192__DebugBus1_qInstrExSrc2Valid_B_MASK 0x00000400L
#define CPC_F32MecDebugBus_215_192__DebugBus1_qInstrExSrc1Valid_B_MASK 0x00000800L
#define CPC_F32MecDebugBus_215_192__DebugBus1_qInstrExValid_B_MASK 0x00001000L
#define CPC_F32MecDebugBus_215_192__DebugBus1_qInstrExSrc2Valid_A_MASK 0x00002000L
#define CPC_F32MecDebugBus_215_192__DebugBus1_qInstrExSrc1Valid_A_MASK 0x00004000L
#define CPC_F32MecDebugBus_215_192__DebugBus1_qInstrExValid_A_MASK 0x00008000L
#define CPC_F32MecDebugBus_215_192__DebugBus2_qInstrExSrc2Valid_B_MASK 0x00010000L
#define CPC_F32MecDebugBus_215_192__DebugBus2_qInstrExSrc1Valid_B_MASK 0x00020000L
#define CPC_F32MecDebugBus_215_192__DebugBus2_qInstrExValid_B_MASK 0x00040000L
#define CPC_F32MecDebugBus_215_192__DebugBus2_qInstrExSrc2Valid_A_MASK 0x00080000L
#define CPC_F32MecDebugBus_215_192__DebugBus2_qInstrExSrc1Valid_A_MASK 0x00100000L
#define CPC_F32MecDebugBus_215_192__DebugBus2_qInstrExValid_A_MASK 0x00200000L
#define CPC_F32MecDebugBus_215_192__DebugBus3_qInstrExSrc2Valid_B_MASK 0x00400000L
#define CPC_F32MecDebugBus_215_192__DebugBus3_qInstrExSrc1Valid_B_MASK 0x00800000L
#define CPC_F32MecDebugBus_215_192__Reserved0_MASK 0xff000000L

// CPC_F32MecDebugBus_239_216
#define CPC_F32MecDebugBus_239_216__DebugBus3_qInstrExValid_B_MASK 0x00000001L
#define CPC_F32MecDebugBus_239_216__DebugBus3_qInstrExSrc2Valid_A_MASK 0x00000002L
#define CPC_F32MecDebugBus_239_216__DebugBus3_qInstrExSrc1Valid_A_MASK 0x00000004L
#define CPC_F32MecDebugBus_239_216__DebugBus3_qInstrExValid_A_MASK 0x00000008L
#define CPC_F32MecDebugBus_239_216__DebugBus0_qGprValid15_MASK 0x00000010L
#define CPC_F32MecDebugBus_239_216__DebugBus0_qGprValid14_MASK 0x00000020L
#define CPC_F32MecDebugBus_239_216__DebugBus0_qGprValid13_MASK 0x00000040L
#define CPC_F32MecDebugBus_239_216__DebugBus0_qGprValid12_MASK 0x00000080L
#define CPC_F32MecDebugBus_239_216__DebugBus0_qGprValid11_MASK 0x00000100L
#define CPC_F32MecDebugBus_239_216__DebugBus0_qGprValid10_MASK 0x00000200L
#define CPC_F32MecDebugBus_239_216__DebugBus0_qGprValid9_MASK 0x00000400L
#define CPC_F32MecDebugBus_239_216__DebugBus0_qGprValid8_MASK 0x00000800L
#define CPC_F32MecDebugBus_239_216__DebugBus0_qGprValid7_MASK 0x00001000L
#define CPC_F32MecDebugBus_239_216__DebugBus0_qGprValid6_MASK 0x00002000L
#define CPC_F32MecDebugBus_239_216__DebugBus0_qGprValid5_MASK 0x00004000L
#define CPC_F32MecDebugBus_239_216__DebugBus0_qGprValid4_MASK 0x00008000L
#define CPC_F32MecDebugBus_239_216__DebugBus0_qGprValid3_MASK 0x00010000L
#define CPC_F32MecDebugBus_239_216__DebugBus0_qGprValid2_MASK 0x00020000L
#define CPC_F32MecDebugBus_239_216__DebugBus1_qGprValid15_MASK 0x00040000L
#define CPC_F32MecDebugBus_239_216__DebugBus1_qGprValid14_MASK 0x00080000L
#define CPC_F32MecDebugBus_239_216__DebugBus1_qGprValid13_MASK 0x00100000L
#define CPC_F32MecDebugBus_239_216__DebugBus1_qGprValid12_MASK 0x00200000L
#define CPC_F32MecDebugBus_239_216__DebugBus1_qGprValid11_MASK 0x00400000L
#define CPC_F32MecDebugBus_239_216__DebugBus1_qGprValid10_MASK 0x00800000L
#define CPC_F32MecDebugBus_239_216__Reserved0_MASK 0xff000000L

// CPC_F32MecDebugBus_263_240
#define CPC_F32MecDebugBus_263_240__DebugBus1_qGprValid9_MASK 0x00000001L
#define CPC_F32MecDebugBus_263_240__DebugBus1_qGprValid8_MASK 0x00000002L
#define CPC_F32MecDebugBus_263_240__DebugBus1_qGprValid7_MASK 0x00000004L
#define CPC_F32MecDebugBus_263_240__DebugBus1_qGprValid6_MASK 0x00000008L
#define CPC_F32MecDebugBus_263_240__DebugBus1_qGprValid5_MASK 0x00000010L
#define CPC_F32MecDebugBus_263_240__DebugBus1_qGprValid4_MASK 0x00000020L
#define CPC_F32MecDebugBus_263_240__DebugBus1_qGprValid3_MASK 0x00000040L
#define CPC_F32MecDebugBus_263_240__DebugBus1_qGprValid2_MASK 0x00000080L
#define CPC_F32MecDebugBus_263_240__DebugBus2_qGprValid15_MASK 0x00000100L
#define CPC_F32MecDebugBus_263_240__DebugBus2_qGprValid14_MASK 0x00000200L
#define CPC_F32MecDebugBus_263_240__DebugBus2_qGprValid13_MASK 0x00000400L
#define CPC_F32MecDebugBus_263_240__DebugBus2_qGprValid12_MASK 0x00000800L
#define CPC_F32MecDebugBus_263_240__DebugBus2_qGprValid11_MASK 0x00001000L
#define CPC_F32MecDebugBus_263_240__DebugBus2_qGprValid10_MASK 0x00002000L
#define CPC_F32MecDebugBus_263_240__DebugBus2_qGprValid9_MASK 0x00004000L
#define CPC_F32MecDebugBus_263_240__DebugBus2_qGprValid8_MASK 0x00008000L
#define CPC_F32MecDebugBus_263_240__DebugBus2_qGprValid7_MASK 0x00010000L
#define CPC_F32MecDebugBus_263_240__DebugBus2_qGprValid6_MASK 0x00020000L
#define CPC_F32MecDebugBus_263_240__DebugBus2_qGprValid5_MASK 0x00040000L
#define CPC_F32MecDebugBus_263_240__DebugBus2_qGprValid4_MASK 0x00080000L
#define CPC_F32MecDebugBus_263_240__DebugBus2_qGprValid3_MASK 0x00100000L
#define CPC_F32MecDebugBus_263_240__DebugBus2_qGprValid2_MASK 0x00200000L
#define CPC_F32MecDebugBus_263_240__DebugBus3_qGprValid15_MASK 0x00400000L
#define CPC_F32MecDebugBus_263_240__DebugBus3_qGprValid14_MASK 0x00800000L
#define CPC_F32MecDebugBus_263_240__Reserved0_MASK 0xff000000L

// CPC_F32MecDebugBus_287_264
#define CPC_F32MecDebugBus_287_264__DebugBus3_qGprValid13_MASK 0x00000001L
#define CPC_F32MecDebugBus_287_264__DebugBus3_qGprValid12_MASK 0x00000002L
#define CPC_F32MecDebugBus_287_264__DebugBus3_qGprValid11_MASK 0x00000004L
#define CPC_F32MecDebugBus_287_264__DebugBus3_qGprValid10_MASK 0x00000008L
#define CPC_F32MecDebugBus_287_264__DebugBus3_qGprValid9_MASK 0x00000010L
#define CPC_F32MecDebugBus_287_264__DebugBus3_qGprValid8_MASK 0x00000020L
#define CPC_F32MecDebugBus_287_264__DebugBus3_qGprValid7_MASK 0x00000040L
#define CPC_F32MecDebugBus_287_264__DebugBus3_qGprValid6_MASK 0x00000080L
#define CPC_F32MecDebugBus_287_264__DebugBus3_qGprValid5_MASK 0x00000100L
#define CPC_F32MecDebugBus_287_264__DebugBus3_qGprValid4_MASK 0x00000200L
#define CPC_F32MecDebugBus_287_264__DebugBus3_qGprValid3_MASK 0x00000400L
#define CPC_F32MecDebugBus_287_264__DebugBus3_qGprValid2_MASK 0x00000800L
#define CPC_F32MecDebugBus_287_264__qDecodeInstr_A_11_0_MASK 0x00fff000L
#define CPC_F32MecDebugBus_287_264__Reserved0_MASK 0xff000000L

// CPC_F32MecDebugBus_311_288
#define CPC_F32MecDebugBus_311_288__qDecodeInstr_A_31_12_MASK 0x000fffffL
#define CPC_F32MecDebugBus_311_288__qDecodeInstr_B_3_0_MASK 0x00f00000L
#define CPC_F32MecDebugBus_311_288__Reserved0_MASK 0xff000000L

// CPC_F32MecDebugBus_335_312
#define CPC_F32MecDebugBus_335_312__qDecodeInstr_B_27_4_MASK 0x00ffffffL
#define CPC_F32MecDebugBus_335_312__Reserved0_MASK 0xff000000L

// CPC_F32MecDebugBus_359_336
#define CPC_F32MecDebugBus_359_336__qDecodeInstr_B_31_28_MASK 0x0000000fL
#define CPC_F32MecDebugBus_359_336__qDecodeAddress_A_padded_MASK 0x000ffff0L
#define CPC_F32MecDebugBus_359_336__qDecodeAddress_B_padded_3_0_MASK 0x00f00000L
#define CPC_F32MecDebugBus_359_336__Reserved0_MASK 0xff000000L

// CPC_F32MecDebugBus_383_360
#define CPC_F32MecDebugBus_383_360__qDecodeAddress_B_padded_15_4_MASK 0x00000fffL
#define CPC_F32MecDebugBus_383_360__qAluIntUnitPntr_A_MASK 0x00007000L
#define CPC_F32MecDebugBus_383_360__AluIntUnitPntr_B_MASK 0x00038000L
#define CPC_F32MecDebugBus_383_360__qLdStrUnitPntr_A_MASK 0x001c0000L
#define CPC_F32MecDebugBus_383_360__qLdStrUnitPntr_B_MASK 0x00e00000L
#define CPC_F32MecDebugBus_383_360__Reserved0_MASK 0xff000000L

// CPC_F32MecDebugBus_407_384
#define CPC_F32MecDebugBus_407_384__qDecodeInstrRts_A_MASK 0x00000001L
#define CPC_F32MecDebugBus_407_384__qDecodeInstrRts_B_MASK 0x00000002L
#define CPC_F32MecDebugBus_407_384__qJumpSourceRts_MASK 0x00000004L
#define CPC_F32MecDebugBus_407_384__qInstrEtsCnt_le_6_MASK 0x00000008L
#define CPC_F32MecDebugBus_407_384__Reserved1_MASK 0x000ffff0L
#define CPC_F32MecDebugBus_407_384__qThreadIdState_MASK 0x00f00000L
#define CPC_F32MecDebugBus_407_384__Reserved0_MASK 0xff000000L

// CPC_F32MecDebugBus_431_408
#define CPC_F32MecDebugBus_431_408__Reserved0_MASK 0xffffffffL

// CPC_F32MecDebugBus_447_432
#define CPC_F32MecDebugBus_447_432__Reserved0_MASK 0xffffffffL

// CPC_UtcL2iuDebugIntf_23_0
#define CPC_UtcL2iuDebugIntf_23_0__iUTCL2_CPC_ret_tag_MASK 0x0000007fL
#define CPC_UtcL2iuDebugIntf_23_0__iUTCL2_CPC_ret_nack_MASK 0x00000180L
#define CPC_UtcL2iuDebugIntf_23_0__iUTCL2_CPC_ret_mtype_MASK 0x00000600L
#define CPC_UtcL2iuDebugIntf_23_0__iUTCL2_CPC_ret_memlog_MASK 0x00000800L
#define CPC_UtcL2iuDebugIntf_23_0__iUTCL2_CPC_ret_no_pte_MASK 0x00001000L
#define CPC_UtcL2iuDebugIntf_23_0__iUTCL2_CPC_ret_pte_tmz_MASK 0x00002000L
#define CPC_UtcL2iuDebugIntf_23_0__iUTCL2_CPC_ret_spa_MASK 0x00004000L
#define CPC_UtcL2iuDebugIntf_23_0__iUTCL2_CPC_ret_io_steer_MASK 0x00008000L
#define CPC_UtcL2iuDebugIntf_23_0__iUTCL2_CPC_ret_fragment_size_5_0_MASK 0x003f0000L
#define CPC_UtcL2iuDebugIntf_23_0__iUTCL2_CPC_ret_perms_granted_1_0_MASK 0x00c00000L
#define CPC_UtcL2iuDebugIntf_23_0__Reserved0_MASK 0xff000000L

// CPC_UtcL2iuDebugIntf_47_24
#define CPC_UtcL2iuDebugIntf_47_24__iUTCL2_CPC_ret_perms_granted_2_MASK 0x00000001L
#define CPC_UtcL2iuDebugIntf_47_24__iUTCL2_CPC_ret_perms_requested_2_0_MASK 0x0000000eL
#define CPC_UtcL2iuDebugIntf_47_24__iUTCL2_CPC_ret_snoop_MASK 0x00000010L
#define CPC_UtcL2iuDebugIntf_47_24__iUTCL2_CPC_ret_valid_MASK 0x00000020L
#define CPC_UtcL2iuDebugIntf_47_24__iUTCL2_CPC_ret_perms_requested_17_0_MASK 0x00ffffc0L
#define CPC_UtcL2iuDebugIntf_47_24__Reserved0_MASK 0xff000000L

// CPC_UtcL2iuDebugIntf_71_48
#define CPC_UtcL2iuDebugIntf_71_48__iUTCL2_CPC_ret_perms_requested_35_18_MASK 0x0003ffffL
#define CPC_UtcL2iuDebugIntf_71_48__CPC_UTCL2_req_data_5_0_MASK 0x00fc0000L
#define CPC_UtcL2iuDebugIntf_71_48__Reserved0_MASK 0xff000000L

// CPC_UtcL2iuDebugIntf_95_72
#define CPC_UtcL2iuDebugIntf_95_72__CPC_UTCL2_req_data_15_6_MASK 0x000003ffL
#define CPC_UtcL2iuDebugIntf_95_72__qCPC_UTCL2_req_free_MASK 0x00000400L
#define CPC_UtcL2iuDebugIntf_95_72__CPC_UTCL2_req_send_MASK 0x00000800L
#define CPC_UtcL2iuDebugIntf_95_72__qUtcL2XferCycle_eq_0_MASK 0x00001000L
#define CPC_UtcL2iuDebugIntf_95_72__Reserved0_MASK 0xffffe000L

// CPG_RbiuDebugIntf_23_0
#define CPG_RbiuDebugIntf_23_0__GRBM_CP_reg_free_MASK 0x00000001L
#define CPG_RbiuDebugIntf_23_0__iGRBM_CP_reg_send_MASK 0x00000002L
#define CPG_RbiuDebugIntf_23_0__iGRBM_CP_reg_clken_MASK 0x00000004L
#define CPG_RbiuDebugIntf_23_0__iGRBM_CP_reg_priv_MASK 0x00000008L
#define CPG_RbiuDebugIntf_23_0__iGRBM_CP_reg_op_MASK 0x00000010L
#define CPG_RbiuDebugIntf_23_0__RdReturnValid_MASK 0x00000020L
#define CPG_RbiuDebugIntf_23_0__iGRBM_CP_reg_addr_MASK 0x003fffc0L
#define CPG_RbiuDebugIntf_23_0__Reserved0_MASK 0xffc00000L

// CPG_RbiuDebugIntf_47_24
#define CPG_RbiuDebugIntf_47_24__iGRBM_CP_reg_data_11_0_MASK 0x00000fffL
#define CPG_RbiuDebugIntf_47_24__RdReturnData_11_0_MASK 0x00fff000L
#define CPG_RbiuDebugIntf_47_24__Reserved0_MASK 0xff000000L

// CPG_RciuDebugIntf_23_0
#define CPG_RciuDebugIntf_23_0__GRBM_CP_reg_free_MASK 0x00000001L
#define CPG_RciuDebugIntf_23_0__iGRBM_CP_reg_send_MASK 0x00000002L
#define CPG_RciuDebugIntf_23_0__iGRBM_CP_reg_clken_MASK 0x00000004L
#define CPG_RciuDebugIntf_23_0__iGRBM_CP_reg_priv_MASK 0x00000008L
#define CPG_RciuDebugIntf_23_0__iGRBM_CP_reg_op_MASK 0x00000010L
#define CPG_RciuDebugIntf_23_0__RdReturnValid_MASK 0x00000020L
#define CPG_RciuDebugIntf_23_0__iGRBM_CP_reg_addr_MASK 0x003fffc0L
#define CPG_RciuDebugIntf_23_0__Reserved0_MASK 0xffc00000L

// CPG_RciuDebugIntf_47_24
#define CPG_RciuDebugIntf_47_24__iGRBM_CP_reg_data_11_0_MASK 0x00000fffL
#define CPG_RciuDebugIntf_47_24__RdReturnData_11_0_MASK 0x00fff000L
#define CPG_RciuDebugIntf_47_24__Reserved0_MASK 0xff000000L

// CPG_SurfSyncDebugIntf
#define CPG_SurfSyncDebugIntf__Reserved2_MASK 0x00000007L
#define CPG_SurfSyncDebugIntf__StartClient2_MASK 0x00000008L
#define CPG_SurfSyncDebugIntf__StartClient1_MASK 0x00000010L
#define CPG_SurfSyncDebugIntf__StartClient0_MASK 0x00000020L
#define CPG_SurfSyncDebugIntf__Reserved1_MASK 0x000001c0L
#define CPG_SurfSyncDebugIntf__CleanClient2_MASK 0x00000200L
#define CPG_SurfSyncDebugIntf__CleanClient1_MASK 0x00000400L
#define CPG_SurfSyncDebugIntf__CleanClient0_MASK 0x00000800L
#define CPG_SurfSyncDebugIntf__Reserved0_MASK 0xfffff000L

// CPG_PfpParserDebugIntf_23_0
#define CPG_PfpParserDebugIntf_23_0__qPrgmStrmXfc_MASK 0x00000001L
#define CPG_PfpParserDebugIntf_23_0__qPrgmStrmRts_MASK 0x00000002L
#define CPG_PfpParserDebugIntf_23_0__qPrgmStrmData_21_0_MASK 0x00fffffcL
#define CPG_PfpParserDebugIntf_23_0__Reserved0_MASK 0xff000000L

// CPG_PfpParserDebugIntf_47_24
#define CPG_PfpParserDebugIntf_47_24__qPrgmStrmData_31_22_MASK 0x000003ffL
#define CPG_PfpParserDebugIntf_47_24__Reserved1_MASK 0x00000c00L
#define CPG_PfpParserDebugIntf_47_24__StoreRtr_R0_MASK 0x00001000L
#define CPG_PfpParserDebugIntf_47_24__StoreRts_MASK 0x00002000L
#define CPG_PfpParserDebugIntf_47_24__StMemSpaceGlobal_MASK 0x00004000L
#define CPG_PfpParserDebugIntf_47_24__StMemSpaceMemory_MASK 0x00008000L
#define CPG_PfpParserDebugIntf_47_24__StMemSpaceMmReg_MASK 0x00010000L
#define CPG_PfpParserDebugIntf_47_24__StMemSpaceLocal_MASK 0x00020000L
#define CPG_PfpParserDebugIntf_47_24__StoreData_5_0_MASK 0x00fc0000L
#define CPG_PfpParserDebugIntf_47_24__Reserved0_MASK 0xff000000L

// CPG_PfpParserDebugIntf_71_48
#define CPG_PfpParserDebugIntf_71_48__StoreData_29_6_MASK 0x00ffffffL
#define CPG_PfpParserDebugIntf_71_48__Reserved0_MASK 0xff000000L

// CPG_PfpParserDebugIntf_95_72
#define CPG_PfpParserDebugIntf_95_72__StoreData_31_30_MASK 0x00000003L
#define CPG_PfpParserDebugIntf_95_72__qStoreAddr_21_0_MASK 0x00fffffcL
#define CPG_PfpParserDebugIntf_95_72__Reserved0_MASK 0xff000000L

// CPG_PfpParserDebugIntf_119_96
#define CPG_PfpParserDebugIntf_119_96__qStoreAddr_45_22_MASK 0x00ffffffL
#define CPG_PfpParserDebugIntf_119_96__Reserved0_MASK 0xff000000L

// CPG_PfpParserDebugIntf_143_120
#define CPG_PfpParserDebugIntf_143_120__qStoreAddr_47_46_MASK 0x00000003L
#define CPG_PfpParserDebugIntf_143_120__Reserved0_MASK 0xfffffffcL

// CPG_MeParserDebugIntf_23_0
#define CPG_MeParserDebugIntf_23_0__StoreRts_MASK 0x00000001L
#define CPG_MeParserDebugIntf_23_0__StMemSpaceGlobal_MASK 0x00000002L
#define CPG_MeParserDebugIntf_23_0__StMemSpaceMemory_MASK 0x00000004L
#define CPG_MeParserDebugIntf_23_0__StMemSpaceMmReg_MASK 0x00000008L
#define CPG_MeParserDebugIntf_23_0__StMemSpaceLocal_MASK 0x00000010L
#define CPG_MeParserDebugIntf_23_0__Reserved0_MASK 0xffffffe0L

// CPG_MeParserDebugIntf_47_24
#define CPG_MeParserDebugIntf_47_24__Reserved0_MASK 0xffffffffL

// CPG_MeParserDebugIntf_71_48
#define CPG_MeParserDebugIntf_71_48__Reserved0_MASK 0xffffffffL

// CPG_MeParserDebugIntf_95_72
#define CPG_MeParserDebugIntf_95_72__Reserved1_MASK 0x00001fffL
#define CPG_MeParserDebugIntf_95_72__qSPI0_CP_cs_done_MASK 0x00002000L
#define CPG_MeParserDebugIntf_95_72__qSPI0_CP_ps_done_R0_MASK 0x00004000L
#define CPG_MeParserDebugIntf_95_72__qSPI0_CP_partial0_flush_MASK 0x00008000L
#define CPG_MeParserDebugIntf_95_72__qSPI1_CP_cs_done_MASK 0x00010000L
#define CPG_MeParserDebugIntf_95_72__qSPI1_CP_ps_done_R0_MASK 0x00020000L
#define CPG_MeParserDebugIntf_95_72__qSPI1_CP_partial0_flush_MASK 0x00040000L
#define CPG_MeParserDebugIntf_95_72__qSPI2_CP_cs_done_MASK 0x00080000L
#define CPG_MeParserDebugIntf_95_72__qSPI2_CP_ps_done_R0_MASK 0x00100000L
#define CPG_MeParserDebugIntf_95_72__qSPI2_CP_partial0_flush_MASK 0x00200000L
#define CPG_MeParserDebugIntf_95_72__qSPI3_CP_cs_done_MASK 0x00400000L
#define CPG_MeParserDebugIntf_95_72__qSPI3_CP_ps_done_R0_MASK 0x00800000L
#define CPG_MeParserDebugIntf_95_72__Reserved0_MASK 0xff000000L

// CPG_MeParserDebugIntf_119_96
#define CPG_MeParserDebugIntf_119_96__qSPI3_CP_partial0_flush_MASK 0x00000001L
#define CPG_MeParserDebugIntf_119_96__Reserved0_MASK 0xfffffffeL

// CPG_QueryUnitDebugIntf_23_0
#define CPG_QueryUnitDebugIntf_23_0__qSC0_CP_psinvoc1_sample_MASK 0x00000001L
#define CPG_QueryUnitDebugIntf_23_0__qSC0_CP_psinvoc1_incr_MASK 0x0000003eL
#define CPG_QueryUnitDebugIntf_23_0__qSC0_CP_psinvoc1_pipeid_MASK 0x00000040L
#define CPG_QueryUnitDebugIntf_23_0__qSC0_CP_psinvoc1_valid_MASK 0x00000080L
#define CPG_QueryUnitDebugIntf_23_0__qSC0_CP_psinvoc0_sample_MASK 0x00000100L
#define CPG_QueryUnitDebugIntf_23_0__qSC0_CP_psinvoc0_incr_MASK 0x00003e00L
#define CPG_QueryUnitDebugIntf_23_0__qSC0_CP_psinvoc0_pipeid_MASK 0x00004000L
#define CPG_QueryUnitDebugIntf_23_0__qSC0_CP_psinvoc0_valid_MASK 0x00008000L
#define CPG_QueryUnitDebugIntf_23_0__qPA0_CP_cprim_sample_MASK 0x00010000L
#define CPG_QueryUnitDebugIntf_23_0__qPA0_CP_cprim_incr_MASK 0x00020000L
#define CPG_QueryUnitDebugIntf_23_0__qPA0_CP_cprim_pipeid_MASK 0x00040000L
#define CPG_QueryUnitDebugIntf_23_0__qPA0_CP_cprim_valid_MASK 0x00080000L
#define CPG_QueryUnitDebugIntf_23_0__qPA0_CP_cinvoc_sample_MASK 0x00100000L
#define CPG_QueryUnitDebugIntf_23_0__qPA0_CP_cinvoc_incr_MASK 0x00200000L
#define CPG_QueryUnitDebugIntf_23_0__qPA0_CP_cinvoc_pipeid_MASK 0x00400000L
#define CPG_QueryUnitDebugIntf_23_0__qPA0_CP_cinvoc_valid_MASK 0x00800000L
#define CPG_QueryUnitDebugIntf_23_0__Reserved0_MASK 0xff000000L

// CPG_QueryUnitDebugIntf_47_24
#define CPG_QueryUnitDebugIntf_47_24__qVGT0_CP_gsinvoc_sample_MASK 0x00000001L
#define CPG_QueryUnitDebugIntf_47_24__qVGT0_CP_gsinvoc_incr_MASK 0x00000002L
#define CPG_QueryUnitDebugIntf_47_24__qVGT0_CP_gsinvoc_pipeid_MASK 0x00000004L
#define CPG_QueryUnitDebugIntf_47_24__qVGT0_CP_gsinvoc_valid_MASK 0x00000008L
#define CPG_QueryUnitDebugIntf_47_24__qVGT0_CP_vsinvoc_sample_MASK 0x00000010L
#define CPG_QueryUnitDebugIntf_47_24__qVGT0_CP_vsinvoc_incr_MASK 0x000001e0L
#define CPG_QueryUnitDebugIntf_47_24__qVGT0_CP_vsinvoc_pipeid_MASK 0x00000200L
#define CPG_QueryUnitDebugIntf_47_24__qVGT0_CP_vsinvoc_valid_MASK 0x00000400L
#define CPG_QueryUnitDebugIntf_47_24__qVGT0_CP_gsprim_sample_MASK 0x00000800L
#define CPG_QueryUnitDebugIntf_47_24__qVGT0_CP_gsprim_incr_MASK 0x00001000L
#define CPG_QueryUnitDebugIntf_47_24__qVGT0_CP_gsprim_pipeid_MASK 0x00002000L
#define CPG_QueryUnitDebugIntf_47_24__qVGT0_CP_gsprim_valid_MASK 0x00004000L
#define CPG_QueryUnitDebugIntf_47_24__qIA0_CP_iaprim_sample_MASK 0x00008000L
#define CPG_QueryUnitDebugIntf_47_24__qIA0_CP_iaprim_incr_MASK 0x00030000L
#define CPG_QueryUnitDebugIntf_47_24__qIA0_CP_iaprim_valid_MASK 0x00040000L
#define CPG_QueryUnitDebugIntf_47_24__qIA0_CP_iavert_sample_MASK 0x00080000L
#define CPG_QueryUnitDebugIntf_47_24__qIA0_CP_iavert_incr_MASK 0x00f00000L
#define CPG_QueryUnitDebugIntf_47_24__Reserved0_MASK 0xff000000L

// CPG_QueryUnitDebugIntf_71_48
#define CPG_QueryUnitDebugIntf_71_48__qIA0_CP_iavert_valid_MASK 0x00000001L
#define CPG_QueryUnitDebugIntf_71_48__qVGT0_CP_strmout_flushed_MASK 0x00000002L
#define CPG_QueryUnitDebugIntf_71_48__qVGT0_CP_strmout_sample_MASK 0x00000004L
#define CPG_QueryUnitDebugIntf_71_48__qVGT0_CP_strmout_incr1_neq_0_MASK 0x00000008L
#define CPG_QueryUnitDebugIntf_71_48__qVGT0_CP_strmout_incr0_neq_0_MASK 0x00000010L
#define CPG_QueryUnitDebugIntf_71_48__qVGT0_CP_strmout_pipeid_MASK 0x00000020L
#define CPG_QueryUnitDebugIntf_71_48__qVGT0_CP_strmout_id_MASK 0x000000c0L
#define CPG_QueryUnitDebugIntf_71_48__qVGT0_CP_strmout_valid_MASK 0x00000100L
#define CPG_QueryUnitDebugIntf_71_48__qSE0SC_CP_eop1_done_MASK 0x00000200L
#define CPG_QueryUnitDebugIntf_71_48__qSE0SC_CP_eop0_done_MASK 0x00000400L
#define CPG_QueryUnitDebugIntf_71_48__qEopdOutstandingTagCnt_R1_neq_0_MASK 0x00000800L
#define CPG_QueryUnitDebugIntf_71_48__qEopdOutstandingTagCnt_R0_neq_0_MASK 0x00001000L
#define CPG_QueryUnitDebugIntf_71_48__qStrmOutstandingTagCnt_R1_neq_0_MASK 0x00002000L
#define CPG_QueryUnitDebugIntf_71_48__qStrmOutstandingTagCnt_R0_neq_0_MASK 0x00004000L
#define CPG_QueryUnitDebugIntf_71_48__qPipeOutstandingTagCnt_R1_neq_0_MASK 0x00008000L
#define CPG_QueryUnitDebugIntf_71_48__qPipeOutstandingTagCnt_R0_neq_0_MASK 0x00010000L
#define CPG_QueryUnitDebugIntf_71_48__Reserved0_MASK 0xfffe0000L

// CPG_Clk_Valid
#define CPG_Clk_Valid__RegisterClkValid_MASK 0x00000001L
#define CPG_Clk_Valid__DynamicClkValid_MASK 0x00000002L
#define CPG_Clk_Valid__Reserved0_MASK 0xfffffffcL

// CPG_DcDebugIntf0
#define CPG_DcDebugIntf0__gd_valid_MASK 0x00000001L
#define CPG_DcDebugIntf0__gd_data_type_MASK 0x00000006L
#define CPG_DcDebugIntf0__gd_addr_MASK 0x000003f8L
#define CPG_DcDebugIntf0__gd_data_13_0_MASK 0x00fffc00L
#define CPG_DcDebugIntf0__Reserved0_MASK 0xff000000L

// CPG_DcDebugIntf1
#define CPG_DcDebugIntf1__gd_valid_MASK 0x00000001L
#define CPG_DcDebugIntf1__gd_data_31_14_MASK 0x0007fffeL
#define CPG_DcDebugIntf1__Reserved0_MASK 0xfff80000L

// CPG_DcDebugIntf2
#define CPG_DcDebugIntf2__valid_q0_MASK 0x00000001L
#define CPG_DcDebugIntf2__state_q_MASK 0x0000001eL
#define CPG_DcDebugIntf2__steering_state_q_MASK 0x000000e0L
#define CPG_DcDebugIntf2__first_thread_group_q0_MASK 0x00000100L
#define CPG_DcDebugIntf2__last_thread_group_q0_MASK 0x00000200L
#define CPG_DcDebugIntf2__kill_dispatch_mode0_MASK 0x00000400L
#define CPG_DcDebugIntf2__kill_dispatch_mode1_MASK 0x00000800L
#define CPG_DcDebugIntf2__gd_stall_MASK 0x00001000L
#define CPG_DcDebugIntf2__disp_stall_q_MASK 0x00002000L
#define CPG_DcDebugIntf2__no_serializer_is_busy_MASK 0x00004000L
#define CPG_DcDebugIntf2__gd_dispatch_busy_MASK 0x00008000L
#define CPG_DcDebugIntf2__gd_busy_MASK 0x00010000L
#define CPG_DcDebugIntf2__num_se_with_cu_active_MASK 0x000e0000L
#define CPG_DcDebugIntf2__send_num_threads_x_q_MASK 0x00100000L
#define CPG_DcDebugIntf2__send_num_threads_y_q_MASK 0x00200000L
#define CPG_DcDebugIntf2__send_num_threads_z_q_MASK 0x00400000L
#define CPG_DcDebugIntf2__Reserved0_MASK 0xff800000L

// CPG_DcDebugIntf3
#define CPG_DcDebugIntf3__gddata_send_MASK 0x00000001L
#define CPG_DcDebugIntf3__gddata_data_type_MASK 0x00000006L
#define CPG_DcDebugIntf3__data_x_q1_MASK 0x00fffff8L
#define CPG_DcDebugIntf3__Reserved0_MASK 0xff000000L

// CPG_DcDebugIntf4
#define CPG_DcDebugIntf4__data_y_q1_MASK 0x00000fffL
#define CPG_DcDebugIntf4__data_z_q1_MASK 0x00fff000L
#define CPG_DcDebugIntf4__Reserved0_MASK 0xff000000L

// CPG_F32CeDebugBus_23_0
#define CPG_F32CeDebugBus_23_0__LdStrBufferData_23_0_MASK 0x00ffffffL
#define CPG_F32CeDebugBus_23_0__Reserved0_MASK 0xff000000L

// CPG_F32CeDebugBus_47_24
#define CPG_F32CeDebugBus_47_24__LdStrBufferData_47_24_MASK 0x00ffffffL
#define CPG_F32CeDebugBus_47_24__Reserved0_MASK 0xff000000L

// CPG_F32CeDebugBus_71_48
#define CPG_F32CeDebugBus_71_48__LdStrBufferData_63_48_MASK 0x0000ffffL
#define CPG_F32CeDebugBus_71_48__LdStrBufferAddress_7_0_MASK 0x00ff0000L
#define CPG_F32CeDebugBus_71_48__Reserved0_MASK 0xff000000L

// CPG_F32CeDebugBus_95_72
#define CPG_F32CeDebugBus_95_72__LdStrBufferAddress_31_8_MASK 0x00ffffffL
#define CPG_F32CeDebugBus_95_72__Reserved0_MASK 0xff000000L

// CPG_F32CeDebugBus_119_96
#define CPG_F32CeDebugBus_119_96__LdStrBufferAddress_47_32_MASK 0x0000ffffL
#define CPG_F32CeDebugBus_119_96__LdStrBufferInstrOp_MASK 0x00010000L
#define CPG_F32CeDebugBus_119_96__LdStrInstrSel_MASK 0x00060000L
#define CPG_F32CeDebugBus_119_96__LdStrMemSpace_MASK 0x00180000L
#define CPG_F32CeDebugBus_119_96__qLoadStoreBusy_MASK 0x00200000L
#define CPG_F32CeDebugBus_119_96__Reserved1_MASK 0x00400000L
#define CPG_F32CeDebugBus_119_96__qLoadState_B_0_MASK 0x00800000L
#define CPG_F32CeDebugBus_119_96__Reserved0_MASK 0xff000000L

// CPG_F32CeDebugBus_143_120
#define CPG_F32CeDebugBus_143_120__qLoadState_B_1_MASK 0x00000001L
#define CPG_F32CeDebugBus_143_120__qLoadState_A_MASK 0x00000006L
#define CPG_F32CeDebugBus_143_120__LdStrBufferEmpty_MASK 0x00000008L
#define CPG_F32CeDebugBus_143_120__LdStrBufferFull_MASK 0x00000010L
#define CPG_F32CeDebugBus_143_120__qInstrMeSrc2Valid_B_MASK 0x00000020L
#define CPG_F32CeDebugBus_143_120__qInstrMeSrc1Valid_B_MASK 0x00000040L
#define CPG_F32CeDebugBus_143_120__qInstrMeValid_B_MASK 0x00000080L
#define CPG_F32CeDebugBus_143_120__qInstrMeSrc2Valid_A_MASK 0x00000100L
#define CPG_F32CeDebugBus_143_120__qInstrMeSrc1Valid_A_MASK 0x00000200L
#define CPG_F32CeDebugBus_143_120__qInstrMeValid_A_MASK 0x00000400L
#define CPG_F32CeDebugBus_143_120__Reserved0_MASK 0xfffff800L

// CPG_F32CeDebugBus_167_144
#define CPG_F32CeDebugBus_167_144__Reserved1_MASK 0x0000ffffL
#define CPG_F32CeDebugBus_167_144__qLoadArbState_MASK 0x00030000L
#define CPG_F32CeDebugBus_167_144__qStoreArbState_MASK 0x000c0000L
#define CPG_F32CeDebugBus_167_144__Reserved0_MASK 0xfff00000L

// CPG_F32CeDebugBus_191_168
#define CPG_F32CeDebugBus_191_168__Reserved0_MASK 0xffffffffL

// CPG_F32CeDebugBus_215_192
#define CPG_F32CeDebugBus_215_192__qAluArbState_B_MASK 0x00000003L
#define CPG_F32CeDebugBus_215_192__qAluArbState_A_MASK 0x0000000cL
#define CPG_F32CeDebugBus_215_192__DebugBusO_qInstrExSrc2Valid_B_MASK 0x00000010L
#define CPG_F32CeDebugBus_215_192__DebugBusO_qInstrExSrc1Valid_B_MASK 0x00000020L
#define CPG_F32CeDebugBus_215_192__DebugBusO_qInstrExValid_B_MASK 0x00000040L
#define CPG_F32CeDebugBus_215_192__DebugBusO_qInstrExSrc2Valid_A_MASK 0x00000080L
#define CPG_F32CeDebugBus_215_192__DebugBusO_qInstrExSrc1Valid_A_MASK 0x00000100L
#define CPG_F32CeDebugBus_215_192__DebugBusO_qInstrExValid_A_MASK 0x00000200L
#define CPG_F32CeDebugBus_215_192__DebugBus1_qInstrExSrc2Valid_B_MASK 0x00000400L
#define CPG_F32CeDebugBus_215_192__DebugBus1_qInstrExSrc1Valid_B_MASK 0x00000800L
#define CPG_F32CeDebugBus_215_192__DebugBus1_qInstrExValid_B_MASK 0x00001000L
#define CPG_F32CeDebugBus_215_192__DebugBus1_qInstrExSrc2Valid_A_MASK 0x00002000L
#define CPG_F32CeDebugBus_215_192__DebugBus1_qInstrExSrc1Valid_A_MASK 0x00004000L
#define CPG_F32CeDebugBus_215_192__DebugBus1_qInstrExValid_A_MASK 0x00008000L
#define CPG_F32CeDebugBus_215_192__DebugBus2_qInstrExSrc2Valid_B_MASK 0x00010000L
#define CPG_F32CeDebugBus_215_192__DebugBus2_qInstrExSrc1Valid_B_MASK 0x00020000L
#define CPG_F32CeDebugBus_215_192__DebugBus2_qInstrExValid_B_MASK 0x00040000L
#define CPG_F32CeDebugBus_215_192__DebugBus2_qInstrExSrc2Valid_A_MASK 0x00080000L
#define CPG_F32CeDebugBus_215_192__DebugBus2_qInstrExSrc1Valid_A_MASK 0x00100000L
#define CPG_F32CeDebugBus_215_192__DebugBus2_qInstrExValid_A_MASK 0x00200000L
#define CPG_F32CeDebugBus_215_192__DebugBus3_qInstrExSrc2Valid_B_MASK 0x00400000L
#define CPG_F32CeDebugBus_215_192__DebugBus3_qInstrExSrc1Valid_B_MASK 0x00800000L
#define CPG_F32CeDebugBus_215_192__Reserved0_MASK 0xff000000L

// CPG_F32CeDebugBus_239_216
#define CPG_F32CeDebugBus_239_216__DebugBus3_qInstrExValid_B_MASK 0x00000001L
#define CPG_F32CeDebugBus_239_216__DebugBus3_qInstrExSrc2Valid_A_MASK 0x00000002L
#define CPG_F32CeDebugBus_239_216__DebugBus3_qInstrExSrc1Valid_A_MASK 0x00000004L
#define CPG_F32CeDebugBus_239_216__DebugBus3_qInstrExValid_A_MASK 0x00000008L
#define CPG_F32CeDebugBus_239_216__DebugBus0_qGprValid15_MASK 0x00000010L
#define CPG_F32CeDebugBus_239_216__DebugBus0_qGprValid14_MASK 0x00000020L
#define CPG_F32CeDebugBus_239_216__DebugBus0_qGprValid13_MASK 0x00000040L
#define CPG_F32CeDebugBus_239_216__DebugBus0_qGprValid12_MASK 0x00000080L
#define CPG_F32CeDebugBus_239_216__DebugBus0_qGprValid11_MASK 0x00000100L
#define CPG_F32CeDebugBus_239_216__DebugBus0_qGprValid10_MASK 0x00000200L
#define CPG_F32CeDebugBus_239_216__DebugBus0_qGprValid9_MASK 0x00000400L
#define CPG_F32CeDebugBus_239_216__DebugBus0_qGprValid8_MASK 0x00000800L
#define CPG_F32CeDebugBus_239_216__DebugBus0_qGprValid7_MASK 0x00001000L
#define CPG_F32CeDebugBus_239_216__DebugBus0_qGprValid6_MASK 0x00002000L
#define CPG_F32CeDebugBus_239_216__DebugBus0_qGprValid5_MASK 0x00004000L
#define CPG_F32CeDebugBus_239_216__DebugBus0_qGprValid4_MASK 0x00008000L
#define CPG_F32CeDebugBus_239_216__DebugBus0_qGprValid3_MASK 0x00010000L
#define CPG_F32CeDebugBus_239_216__DebugBus0_qGprValid2_MASK 0x00020000L
#define CPG_F32CeDebugBus_239_216__DebugBus1_qGprValid15_MASK 0x00040000L
#define CPG_F32CeDebugBus_239_216__DebugBus1_qGprValid14_MASK 0x00080000L
#define CPG_F32CeDebugBus_239_216__DebugBus1_qGprValid13_MASK 0x00100000L
#define CPG_F32CeDebugBus_239_216__DebugBus1_qGprValid12_MASK 0x00200000L
#define CPG_F32CeDebugBus_239_216__DebugBus1_qGprValid11_MASK 0x00400000L
#define CPG_F32CeDebugBus_239_216__DebugBus1_qGprValid10_MASK 0x00800000L
#define CPG_F32CeDebugBus_239_216__Reserved0_MASK 0xff000000L

// CPG_F32CeDebugBus_263_240
#define CPG_F32CeDebugBus_263_240__DebugBus1_qGprValid9_MASK 0x00000001L
#define CPG_F32CeDebugBus_263_240__DebugBus1_qGprValid8_MASK 0x00000002L
#define CPG_F32CeDebugBus_263_240__DebugBus1_qGprValid7_MASK 0x00000004L
#define CPG_F32CeDebugBus_263_240__DebugBus1_qGprValid6_MASK 0x00000008L
#define CPG_F32CeDebugBus_263_240__DebugBus1_qGprValid5_MASK 0x00000010L
#define CPG_F32CeDebugBus_263_240__DebugBus1_qGprValid4_MASK 0x00000020L
#define CPG_F32CeDebugBus_263_240__DebugBus1_qGprValid3_MASK 0x00000040L
#define CPG_F32CeDebugBus_263_240__DebugBus1_qGprValid2_MASK 0x00000080L
#define CPG_F32CeDebugBus_263_240__DebugBus2_qGprValid15_MASK 0x00000100L
#define CPG_F32CeDebugBus_263_240__DebugBus2_qGprValid14_MASK 0x00000200L
#define CPG_F32CeDebugBus_263_240__DebugBus2_qGprValid13_MASK 0x00000400L
#define CPG_F32CeDebugBus_263_240__DebugBus2_qGprValid12_MASK 0x00000800L
#define CPG_F32CeDebugBus_263_240__DebugBus2_qGprValid11_MASK 0x00001000L
#define CPG_F32CeDebugBus_263_240__DebugBus2_qGprValid10_MASK 0x00002000L
#define CPG_F32CeDebugBus_263_240__DebugBus2_qGprValid9_MASK 0x00004000L
#define CPG_F32CeDebugBus_263_240__DebugBus2_qGprValid8_MASK 0x00008000L
#define CPG_F32CeDebugBus_263_240__DebugBus2_qGprValid7_MASK 0x00010000L
#define CPG_F32CeDebugBus_263_240__DebugBus2_qGprValid6_MASK 0x00020000L
#define CPG_F32CeDebugBus_263_240__DebugBus2_qGprValid5_MASK 0x00040000L
#define CPG_F32CeDebugBus_263_240__DebugBus2_qGprValid4_MASK 0x00080000L
#define CPG_F32CeDebugBus_263_240__DebugBus2_qGprValid3_MASK 0x00100000L
#define CPG_F32CeDebugBus_263_240__DebugBus2_qGprValid2_MASK 0x00200000L
#define CPG_F32CeDebugBus_263_240__DebugBus3_qGprValid15_MASK 0x00400000L
#define CPG_F32CeDebugBus_263_240__DebugBus3_qGprValid14_MASK 0x00800000L
#define CPG_F32CeDebugBus_263_240__Reserved0_MASK 0xff000000L

// CPG_F32CeDebugBus_287_264
#define CPG_F32CeDebugBus_287_264__DebugBus3_qGprValid13_MASK 0x00000001L
#define CPG_F32CeDebugBus_287_264__DebugBus3_qGprValid12_MASK 0x00000002L
#define CPG_F32CeDebugBus_287_264__DebugBus3_qGprValid11_MASK 0x00000004L
#define CPG_F32CeDebugBus_287_264__DebugBus3_qGprValid10_MASK 0x00000008L
#define CPG_F32CeDebugBus_287_264__DebugBus3_qGprValid9_MASK 0x00000010L
#define CPG_F32CeDebugBus_287_264__DebugBus3_qGprValid8_MASK 0x00000020L
#define CPG_F32CeDebugBus_287_264__DebugBus3_qGprValid7_MASK 0x00000040L
#define CPG_F32CeDebugBus_287_264__DebugBus3_qGprValid6_MASK 0x00000080L
#define CPG_F32CeDebugBus_287_264__DebugBus3_qGprValid5_MASK 0x00000100L
#define CPG_F32CeDebugBus_287_264__DebugBus3_qGprValid4_MASK 0x00000200L
#define CPG_F32CeDebugBus_287_264__DebugBus3_qGprValid3_MASK 0x00000400L
#define CPG_F32CeDebugBus_287_264__DebugBus3_qGprValid2_MASK 0x00000800L
#define CPG_F32CeDebugBus_287_264__qDecodeInstr_A_11_0_MASK 0x00fff000L
#define CPG_F32CeDebugBus_287_264__Reserved0_MASK 0xff000000L

// CPG_F32CeDebugBus_311_288
#define CPG_F32CeDebugBus_311_288__qDecodeInstr_A_31_12_MASK 0x000fffffL
#define CPG_F32CeDebugBus_311_288__qDecodeInstr_B_3_0_MASK 0x00f00000L
#define CPG_F32CeDebugBus_311_288__Reserved0_MASK 0xff000000L

// CPG_F32CeDebugBus_335_312
#define CPG_F32CeDebugBus_335_312__qDecodeInstr_B_27_4_MASK 0x00ffffffL
#define CPG_F32CeDebugBus_335_312__Reserved0_MASK 0xff000000L

// CPG_F32CeDebugBus_359_336
#define CPG_F32CeDebugBus_359_336__qDecodeInstr_B_31_28_MASK 0x0000000fL
#define CPG_F32CeDebugBus_359_336__qDecodeAddress_A_padded_MASK 0x000ffff0L
#define CPG_F32CeDebugBus_359_336__qDecodeAddress_B_padded_3_0_MASK 0x00f00000L
#define CPG_F32CeDebugBus_359_336__Reserved0_MASK 0xff000000L

// CPG_F32CeDebugBus_383_360
#define CPG_F32CeDebugBus_383_360__qDecodeAddress_B_padded_15_4_MASK 0x00000fffL
#define CPG_F32CeDebugBus_383_360__qAluIntUnitPntr_A_MASK 0x00007000L
#define CPG_F32CeDebugBus_383_360__AluIntUnitPntr_B_MASK 0x00038000L
#define CPG_F32CeDebugBus_383_360__qLdStrUnitPntr_A_MASK 0x001c0000L
#define CPG_F32CeDebugBus_383_360__qLdStrUnitPntr_B_MASK 0x00e00000L
#define CPG_F32CeDebugBus_383_360__Reserved0_MASK 0xff000000L

// CPG_F32CeDebugBus_407_384
#define CPG_F32CeDebugBus_407_384__qDecodeInstrRts_A_MASK 0x00000001L
#define CPG_F32CeDebugBus_407_384__qDecodeInstrRts_B_MASK 0x00000002L
#define CPG_F32CeDebugBus_407_384__qJumpSourceRts_MASK 0x00000004L
#define CPG_F32CeDebugBus_407_384__qInstrEtsCnt_le_6_MASK 0x00000008L
#define CPG_F32CeDebugBus_407_384__Reserved1_MASK 0x000ffff0L
#define CPG_F32CeDebugBus_407_384__qThreadIdState_MASK 0x00f00000L
#define CPG_F32CeDebugBus_407_384__Reserved0_MASK 0xff000000L

// CPG_F32CeDebugBus_431_408
#define CPG_F32CeDebugBus_431_408__Reserved0_MASK 0xffffffffL

// CPG_F32CeDebugBus_447_432
#define CPG_F32CeDebugBus_447_432__Reserved0_MASK 0xffffffffL

// CPG_AtcL2iuDebugIntf_23_0
#define CPG_AtcL2iuDebugIntf_23_0__qATCL2_CPG_ret_tag_MASK 0x0000007fL
#define CPG_AtcL2iuDebugIntf_23_0__qATCL2_CPG_ret_xnack_MASK 0x00000180L
#define CPG_AtcL2iuDebugIntf_23_0__qATCL2_CPG_ret_snoop_MASK 0x00000200L
#define CPG_AtcL2iuDebugIntf_23_0__qATCL2_CPG_ret_valid_MASK 0x00000400L
#define CPG_AtcL2iuDebugIntf_23_0__qATCL2_CPG_ret_physical_address_12_0_MASK 0x00fff800L
#define CPG_AtcL2iuDebugIntf_23_0__Reserved0_MASK 0xff000000L

// CPG_AtcL2iuDebugIntf_47_24
#define CPG_AtcL2iuDebugIntf_47_24__qATCL2_CPG_ret_physical_address_35_13_MASK 0x007fffffL
#define CPG_AtcL2iuDebugIntf_47_24__CPG_ATCL2_req_data_0_MASK 0x00800000L
#define CPG_AtcL2iuDebugIntf_47_24__Reserved0_MASK 0xff000000L

// CPG_AtcL2iuDebugIntf_71_48
#define CPG_AtcL2iuDebugIntf_71_48__CPG_ATCL2_req_data_15_1_MASK 0x00007fffL
#define CPG_AtcL2iuDebugIntf_71_48__qCPG_ATCL2_req_free_MASK 0x00008000L
#define CPG_AtcL2iuDebugIntf_71_48__CPG_ATCL2_req_send_MASK 0x00010000L
#define CPG_AtcL2iuDebugIntf_71_48__qAtcL2XferCycle_eq_0_MASK 0x00020000L
#define CPG_AtcL2iuDebugIntf_71_48__Reserved0_MASK 0xfffc0000L

// CPG_CeParserDebugIntf_23_0
#define CPG_CeParserDebugIntf_23_0__qPrgmStrmXfc_MASK 0x00000001L
#define CPG_CeParserDebugIntf_23_0__qPrgmStrmRts_MASK 0x00000002L
#define CPG_CeParserDebugIntf_23_0__qPrgmStrmData_21_0_MASK 0x00fffffcL
#define CPG_CeParserDebugIntf_23_0__Reserved0_MASK 0xff000000L

// CPG_CeParserDebugIntf_47_24
#define CPG_CeParserDebugIntf_47_24__qPrgmStrmData_31_22_MASK 0x000003ffL
#define CPG_CeParserDebugIntf_47_24__StoreRtr_2_MASK 0x00000400L
#define CPG_CeParserDebugIntf_47_24__StoreRtr_1_MASK 0x00000800L
#define CPG_CeParserDebugIntf_47_24__StoreRtr_0_MASK 0x00001000L
#define CPG_CeParserDebugIntf_47_24__StoreRts_MASK 0x00002000L
#define CPG_CeParserDebugIntf_47_24__StMemSpaceGlobal_MASK 0x00004000L
#define CPG_CeParserDebugIntf_47_24__StMemSpaceMemory_MASK 0x00008000L
#define CPG_CeParserDebugIntf_47_24__StMemSpaceMmReg_MASK 0x00010000L
#define CPG_CeParserDebugIntf_47_24__StMemSpaceLocal_MASK 0x00020000L
#define CPG_CeParserDebugIntf_47_24__StoreData_5_0_MASK 0x00fc0000L
#define CPG_CeParserDebugIntf_47_24__Reserved0_MASK 0xff000000L

// CPG_CeParserDebugIntf_71_48
#define CPG_CeParserDebugIntf_71_48__StoreData_29_6_MASK 0x00ffffffL
#define CPG_CeParserDebugIntf_71_48__Reserved0_MASK 0xff000000L

// CPG_CeParserDebugIntf_95_72
#define CPG_CeParserDebugIntf_95_72__StoreData_31_30_MASK 0x00000003L
#define CPG_CeParserDebugIntf_95_72__qStoreAddr_21_0_MASK 0x00fffffcL
#define CPG_CeParserDebugIntf_95_72__Reserved0_MASK 0xff000000L

// CPG_CeParserDebugIntf_119_96
#define CPG_CeParserDebugIntf_119_96__qStoreAddr_45_22_MASK 0x00ffffffL
#define CPG_CeParserDebugIntf_119_96__Reserved0_MASK 0xff000000L

// CPG_TciuDebugIntf_23_0
#define CPG_TciuDebugIntf_23_0__CPG_TC_info_stall_MASK 0x00000001L
#define CPG_TciuDebugIntf_23_0__CPG_TC_req_send_MASK 0x00000002L
#define CPG_TciuDebugIntf_23_0__CPG_TC_req_vmid_MASK 0x0000003cL
#define CPG_TciuDebugIntf_23_0__CPG_TC_req_op_MASK 0x00001fc0L
#define CPG_TciuDebugIntf_23_0__CPG_TC_req_submask_MASK 0x001fe000L
#define CPG_TciuDebugIntf_23_0__CPG_TC_req_fed_MASK 0x00200000L
#define CPG_TciuDebugIntf_23_0__CPG_TC_req_tag_1_0_MASK 0x00c00000L
#define CPG_TciuDebugIntf_23_0__Reserved0_MASK 0xff000000L

// CPG_TciuDebugIntf_47_24
#define CPG_TciuDebugIntf_47_24__CPG_TC_req_tag_9_2_MASK 0x000000ffL
#define CPG_TciuDebugIntf_47_24__CPG_TC_req_addr_15_0_MASK 0x00ffff00L
#define CPG_TciuDebugIntf_47_24__Reserved0_MASK 0xff000000L

// CPG_TciuDebugIntf_71_48
#define CPG_TciuDebugIntf_71_48__CPG_TC_req_addr_39_16_MASK 0x00ffffffL
#define CPG_TciuDebugIntf_71_48__Reserved0_MASK 0xff000000L

// CPG_TciuDebugIntf_95_72
#define CPG_TciuDebugIntf_95_72__CPG_TC_req_addr_41_40_MASK 0x00000003L
#define CPG_TciuDebugIntf_95_72__CPG_TC_req_subdata_21_0_MASK 0x00fffffcL
#define CPG_TciuDebugIntf_95_72__Reserved0_MASK 0xff000000L

// CPG_TciuDebugIntf_119_96
#define CPG_TciuDebugIntf_119_96__CPG_TC_req_subdata_31_22_MASK 0x000003ffL
#define CPG_TciuDebugIntf_119_96__CPG_TC_req_physical_MASK 0x00000400L
#define CPG_TciuDebugIntf_119_96__CPG_TC_req_snoop_MASK 0x00000800L
#define CPG_TciuDebugIntf_119_96__CPG_TC_req_mtype_MASK 0x00003000L
#define CPG_TciuDebugIntf_119_96__CPG_TC_req_policy_MASK 0x00004000L
#define CPG_TciuDebugIntf_119_96__CPG_TC_req_exe_MASK 0x00008000L
#define CPG_TciuDebugIntf_119_96__Aligned_TC_CPG_ret_valid_MASK 0x00010000L
#define CPG_TciuDebugIntf_119_96__Aligned_TC_CPG_ret_fed_MASK 0x00020000L
#define CPG_TciuDebugIntf_119_96__Aligned_TC_CPG_ret_ack_MASK 0x00040000L
#define CPG_TciuDebugIntf_119_96__Aligned_TC_CPG_ret_tag_4_0_MASK 0x00f80000L
#define CPG_TciuDebugIntf_119_96__Reserved0_MASK 0xff000000L

// CPG_TciuDebugIntf_143_120
#define CPG_TciuDebugIntf_143_120__Aligned_TC_CPG_ret_tag_9_5_MASK 0x0000001fL
#define CPG_TciuDebugIntf_143_120__Aligned_TC_CPG_ret_subdata_18_0_MASK 0x00ffffe0L
#define CPG_TciuDebugIntf_143_120__Reserved0_MASK 0xff000000L

// CPG_TciuDebugIntf_167_144
#define CPG_TciuDebugIntf_167_144__Aligned_TC_CPG_ret_subdata_31_19_MASK 0x00001fffL
#define CPG_TciuDebugIntf_167_144__Reserved0_MASK 0xffffe000L

// CPG_SemaphoreDebugIntf
#define CPG_SemaphoreDebugIntf__qCPF_CPG_resp_pipeid_MASK 0x00000003L
#define CPG_SemaphoreDebugIntf__qCPF_CPG_resp_status_MASK 0x0000000cL
#define CPG_SemaphoreDebugIntf__qCPF_CPG_resp_valid_MASK 0x00000010L
#define CPG_SemaphoreDebugIntf__qCP_SEM_poll_addr_MASK 0x0001ffe0L
#define CPG_SemaphoreDebugIntf__qCP_SEM_poll_cmd_MASK 0x00020000L
#define CPG_SemaphoreDebugIntf__qCP_SEM_poll_send_MASK 0x00040000L
#define CPG_SemaphoreDebugIntf__Reserved0_MASK 0xfff80000L

// CPG_F32PfpDebugBus_23_0
#define CPG_F32PfpDebugBus_23_0__LdStrBufferData_23_0_MASK 0x00ffffffL
#define CPG_F32PfpDebugBus_23_0__Reserved0_MASK 0xff000000L

// CPG_F32PfpDebugBus_47_24
#define CPG_F32PfpDebugBus_47_24__LdStrBufferData_47_24_MASK 0x00ffffffL
#define CPG_F32PfpDebugBus_47_24__Reserved0_MASK 0xff000000L

// CPG_F32PfpDebugBus_71_48
#define CPG_F32PfpDebugBus_71_48__LdStrBufferData_63_48_MASK 0x0000ffffL
#define CPG_F32PfpDebugBus_71_48__LdStrBufferAddress_7_0_MASK 0x00ff0000L
#define CPG_F32PfpDebugBus_71_48__Reserved0_MASK 0xff000000L

// CPG_F32PfpDebugBus_95_72
#define CPG_F32PfpDebugBus_95_72__LdStrBufferAddress_31_8_MASK 0x00ffffffL
#define CPG_F32PfpDebugBus_95_72__Reserved0_MASK 0xff000000L

// CPG_F32PfpDebugBus_119_96
#define CPG_F32PfpDebugBus_119_96__LdStrBufferAddress_47_32_MASK 0x0000ffffL
#define CPG_F32PfpDebugBus_119_96__LdStrBufferInstrOp_MASK 0x00010000L
#define CPG_F32PfpDebugBus_119_96__LdStrInstrSel_MASK 0x00060000L
#define CPG_F32PfpDebugBus_119_96__LdStrMemSpace_MASK 0x00180000L
#define CPG_F32PfpDebugBus_119_96__qLoadStoreBusy_MASK 0x00200000L
#define CPG_F32PfpDebugBus_119_96__Reserved1_MASK 0x00400000L
#define CPG_F32PfpDebugBus_119_96__qLoadState_B_0_MASK 0x00800000L
#define CPG_F32PfpDebugBus_119_96__Reserved0_MASK 0xff000000L

// CPG_F32PfpDebugBus_143_120
#define CPG_F32PfpDebugBus_143_120__qLoadState_B_1_MASK 0x00000001L
#define CPG_F32PfpDebugBus_143_120__qLoadState_A_MASK 0x00000006L
#define CPG_F32PfpDebugBus_143_120__LdStrBufferEmpty_MASK 0x00000008L
#define CPG_F32PfpDebugBus_143_120__LdStrBufferFull_MASK 0x00000010L
#define CPG_F32PfpDebugBus_143_120__qInstrMeSrc2Valid_B_MASK 0x00000020L
#define CPG_F32PfpDebugBus_143_120__qInstrMeSrc1Valid_B_MASK 0x00000040L
#define CPG_F32PfpDebugBus_143_120__qInstrMeValid_B_MASK 0x00000080L
#define CPG_F32PfpDebugBus_143_120__qInstrMeSrc2Valid_A_MASK 0x00000100L
#define CPG_F32PfpDebugBus_143_120__qInstrMeSrc1Valid_A_MASK 0x00000200L
#define CPG_F32PfpDebugBus_143_120__qInstrMeValid_A_MASK 0x00000400L
#define CPG_F32PfpDebugBus_143_120__Reserved0_MASK 0xfffff800L

// CPG_F32PfpDebugBus_167_144
#define CPG_F32PfpDebugBus_167_144__Reserved1_MASK 0x0000ffffL
#define CPG_F32PfpDebugBus_167_144__qLoadArbState_MASK 0x00030000L
#define CPG_F32PfpDebugBus_167_144__qStoreArbState_MASK 0x000c0000L
#define CPG_F32PfpDebugBus_167_144__Reserved0_MASK 0xfff00000L

// CPG_F32PfpDebugBus_191_168
#define CPG_F32PfpDebugBus_191_168__Reserved0_MASK 0xffffffffL

// CPG_F32PfpDebugBus_215_192
#define CPG_F32PfpDebugBus_215_192__qAluArbState_B_MASK 0x00000003L
#define CPG_F32PfpDebugBus_215_192__qAluArbState_A_MASK 0x0000000cL
#define CPG_F32PfpDebugBus_215_192__DebugBusO_qInstrExSrc2Valid_B_MASK 0x00000010L
#define CPG_F32PfpDebugBus_215_192__DebugBusO_qInstrExSrc1Valid_B_MASK 0x00000020L
#define CPG_F32PfpDebugBus_215_192__DebugBusO_qInstrExValid_B_MASK 0x00000040L
#define CPG_F32PfpDebugBus_215_192__DebugBusO_qInstrExSrc2Valid_A_MASK 0x00000080L
#define CPG_F32PfpDebugBus_215_192__DebugBusO_qInstrExSrc1Valid_A_MASK 0x00000100L
#define CPG_F32PfpDebugBus_215_192__DebugBusO_qInstrExValid_A_MASK 0x00000200L
#define CPG_F32PfpDebugBus_215_192__DebugBus1_qInstrExSrc2Valid_B_MASK 0x00000400L
#define CPG_F32PfpDebugBus_215_192__DebugBus1_qInstrExSrc1Valid_B_MASK 0x00000800L
#define CPG_F32PfpDebugBus_215_192__DebugBus1_qInstrExValid_B_MASK 0x00001000L
#define CPG_F32PfpDebugBus_215_192__DebugBus1_qInstrExSrc2Valid_A_MASK 0x00002000L
#define CPG_F32PfpDebugBus_215_192__DebugBus1_qInstrExSrc1Valid_A_MASK 0x00004000L
#define CPG_F32PfpDebugBus_215_192__DebugBus1_qInstrExValid_A_MASK 0x00008000L
#define CPG_F32PfpDebugBus_215_192__DebugBus2_qInstrExSrc2Valid_B_MASK 0x00010000L
#define CPG_F32PfpDebugBus_215_192__DebugBus2_qInstrExSrc1Valid_B_MASK 0x00020000L
#define CPG_F32PfpDebugBus_215_192__DebugBus2_qInstrExValid_B_MASK 0x00040000L
#define CPG_F32PfpDebugBus_215_192__DebugBus2_qInstrExSrc2Valid_A_MASK 0x00080000L
#define CPG_F32PfpDebugBus_215_192__DebugBus2_qInstrExSrc1Valid_A_MASK 0x00100000L
#define CPG_F32PfpDebugBus_215_192__DebugBus2_qInstrExValid_A_MASK 0x00200000L
#define CPG_F32PfpDebugBus_215_192__DebugBus3_qInstrExSrc2Valid_B_MASK 0x00400000L
#define CPG_F32PfpDebugBus_215_192__DebugBus3_qInstrExSrc1Valid_B_MASK 0x00800000L
#define CPG_F32PfpDebugBus_215_192__Reserved0_MASK 0xff000000L

// CPG_F32PfpDebugBus_239_216
#define CPG_F32PfpDebugBus_239_216__DebugBus3_qInstrExValid_B_MASK 0x00000001L
#define CPG_F32PfpDebugBus_239_216__DebugBus3_qInstrExSrc2Valid_A_MASK 0x00000002L
#define CPG_F32PfpDebugBus_239_216__DebugBus3_qInstrExSrc1Valid_A_MASK 0x00000004L
#define CPG_F32PfpDebugBus_239_216__DebugBus3_qInstrExValid_A_MASK 0x00000008L
#define CPG_F32PfpDebugBus_239_216__DebugBus0_qGprValid15_MASK 0x00000010L
#define CPG_F32PfpDebugBus_239_216__DebugBus0_qGprValid14_MASK 0x00000020L
#define CPG_F32PfpDebugBus_239_216__DebugBus0_qGprValid13_MASK 0x00000040L
#define CPG_F32PfpDebugBus_239_216__DebugBus0_qGprValid12_MASK 0x00000080L
#define CPG_F32PfpDebugBus_239_216__DebugBus0_qGprValid11_MASK 0x00000100L
#define CPG_F32PfpDebugBus_239_216__DebugBus0_qGprValid10_MASK 0x00000200L
#define CPG_F32PfpDebugBus_239_216__DebugBus0_qGprValid9_MASK 0x00000400L
#define CPG_F32PfpDebugBus_239_216__DebugBus0_qGprValid8_MASK 0x00000800L
#define CPG_F32PfpDebugBus_239_216__DebugBus0_qGprValid7_MASK 0x00001000L
#define CPG_F32PfpDebugBus_239_216__DebugBus0_qGprValid6_MASK 0x00002000L
#define CPG_F32PfpDebugBus_239_216__DebugBus0_qGprValid5_MASK 0x00004000L
#define CPG_F32PfpDebugBus_239_216__DebugBus0_qGprValid4_MASK 0x00008000L
#define CPG_F32PfpDebugBus_239_216__DebugBus0_qGprValid3_MASK 0x00010000L
#define CPG_F32PfpDebugBus_239_216__DebugBus0_qGprValid2_MASK 0x00020000L
#define CPG_F32PfpDebugBus_239_216__DebugBus1_qGprValid15_MASK 0x00040000L
#define CPG_F32PfpDebugBus_239_216__DebugBus1_qGprValid14_MASK 0x00080000L
#define CPG_F32PfpDebugBus_239_216__DebugBus1_qGprValid13_MASK 0x00100000L
#define CPG_F32PfpDebugBus_239_216__DebugBus1_qGprValid12_MASK 0x00200000L
#define CPG_F32PfpDebugBus_239_216__DebugBus1_qGprValid11_MASK 0x00400000L
#define CPG_F32PfpDebugBus_239_216__DebugBus1_qGprValid10_MASK 0x00800000L
#define CPG_F32PfpDebugBus_239_216__Reserved0_MASK 0xff000000L

// CPG_F32PfpDebugBus_263_240
#define CPG_F32PfpDebugBus_263_240__DebugBus1_qGprValid9_MASK 0x00000001L
#define CPG_F32PfpDebugBus_263_240__DebugBus1_qGprValid8_MASK 0x00000002L
#define CPG_F32PfpDebugBus_263_240__DebugBus1_qGprValid7_MASK 0x00000004L
#define CPG_F32PfpDebugBus_263_240__DebugBus1_qGprValid6_MASK 0x00000008L
#define CPG_F32PfpDebugBus_263_240__DebugBus1_qGprValid5_MASK 0x00000010L
#define CPG_F32PfpDebugBus_263_240__DebugBus1_qGprValid4_MASK 0x00000020L
#define CPG_F32PfpDebugBus_263_240__DebugBus1_qGprValid3_MASK 0x00000040L
#define CPG_F32PfpDebugBus_263_240__DebugBus1_qGprValid2_MASK 0x00000080L
#define CPG_F32PfpDebugBus_263_240__DebugBus2_qGprValid15_MASK 0x00000100L
#define CPG_F32PfpDebugBus_263_240__DebugBus2_qGprValid14_MASK 0x00000200L
#define CPG_F32PfpDebugBus_263_240__DebugBus2_qGprValid13_MASK 0x00000400L
#define CPG_F32PfpDebugBus_263_240__DebugBus2_qGprValid12_MASK 0x00000800L
#define CPG_F32PfpDebugBus_263_240__DebugBus2_qGprValid11_MASK 0x00001000L
#define CPG_F32PfpDebugBus_263_240__DebugBus2_qGprValid10_MASK 0x00002000L
#define CPG_F32PfpDebugBus_263_240__DebugBus2_qGprValid9_MASK 0x00004000L
#define CPG_F32PfpDebugBus_263_240__DebugBus2_qGprValid8_MASK 0x00008000L
#define CPG_F32PfpDebugBus_263_240__DebugBus2_qGprValid7_MASK 0x00010000L
#define CPG_F32PfpDebugBus_263_240__DebugBus2_qGprValid6_MASK 0x00020000L
#define CPG_F32PfpDebugBus_263_240__DebugBus2_qGprValid5_MASK 0x00040000L
#define CPG_F32PfpDebugBus_263_240__DebugBus2_qGprValid4_MASK 0x00080000L
#define CPG_F32PfpDebugBus_263_240__DebugBus2_qGprValid3_MASK 0x00100000L
#define CPG_F32PfpDebugBus_263_240__DebugBus2_qGprValid2_MASK 0x00200000L
#define CPG_F32PfpDebugBus_263_240__DebugBus3_qGprValid15_MASK 0x00400000L
#define CPG_F32PfpDebugBus_263_240__DebugBus3_qGprValid14_MASK 0x00800000L
#define CPG_F32PfpDebugBus_263_240__Reserved0_MASK 0xff000000L

// CPG_F32PfpDebugBus_287_264
#define CPG_F32PfpDebugBus_287_264__DebugBus3_qGprValid13_MASK 0x00000001L
#define CPG_F32PfpDebugBus_287_264__DebugBus3_qGprValid12_MASK 0x00000002L
#define CPG_F32PfpDebugBus_287_264__DebugBus3_qGprValid11_MASK 0x00000004L
#define CPG_F32PfpDebugBus_287_264__DebugBus3_qGprValid10_MASK 0x00000008L
#define CPG_F32PfpDebugBus_287_264__DebugBus3_qGprValid9_MASK 0x00000010L
#define CPG_F32PfpDebugBus_287_264__DebugBus3_qGprValid8_MASK 0x00000020L
#define CPG_F32PfpDebugBus_287_264__DebugBus3_qGprValid7_MASK 0x00000040L
#define CPG_F32PfpDebugBus_287_264__DebugBus3_qGprValid6_MASK 0x00000080L
#define CPG_F32PfpDebugBus_287_264__DebugBus3_qGprValid5_MASK 0x00000100L
#define CPG_F32PfpDebugBus_287_264__DebugBus3_qGprValid4_MASK 0x00000200L
#define CPG_F32PfpDebugBus_287_264__DebugBus3_qGprValid3_MASK 0x00000400L
#define CPG_F32PfpDebugBus_287_264__DebugBus3_qGprValid2_MASK 0x00000800L
#define CPG_F32PfpDebugBus_287_264__qDecodeInstr_A_11_0_MASK 0x00fff000L
#define CPG_F32PfpDebugBus_287_264__Reserved0_MASK 0xff000000L

// CPG_F32PfpDebugBus_311_288
#define CPG_F32PfpDebugBus_311_288__qDecodeInstr_A_31_12_MASK 0x000fffffL
#define CPG_F32PfpDebugBus_311_288__qDecodeInstr_B_3_0_MASK 0x00f00000L
#define CPG_F32PfpDebugBus_311_288__Reserved0_MASK 0xff000000L

// CPG_F32PfpDebugBus_335_312
#define CPG_F32PfpDebugBus_335_312__qDecodeInstr_B_27_4_MASK 0x00ffffffL
#define CPG_F32PfpDebugBus_335_312__Reserved0_MASK 0xff000000L

// CPG_F32PfpDebugBus_359_336
#define CPG_F32PfpDebugBus_359_336__qDecodeInstr_B_31_28_MASK 0x0000000fL
#define CPG_F32PfpDebugBus_359_336__qDecodeAddress_A_padded_MASK 0x000ffff0L
#define CPG_F32PfpDebugBus_359_336__qDecodeAddress_B_padded_3_0_MASK 0x00f00000L
#define CPG_F32PfpDebugBus_359_336__Reserved0_MASK 0xff000000L

// CPG_F32PfpDebugBus_383_360
#define CPG_F32PfpDebugBus_383_360__qDecodeAddress_B_padded_15_4_MASK 0x00000fffL
#define CPG_F32PfpDebugBus_383_360__qAluIntUnitPntr_A_MASK 0x00007000L
#define CPG_F32PfpDebugBus_383_360__AluIntUnitPntr_B_MASK 0x00038000L
#define CPG_F32PfpDebugBus_383_360__qLdStrUnitPntr_A_MASK 0x001c0000L
#define CPG_F32PfpDebugBus_383_360__qLdStrUnitPntr_B_MASK 0x00e00000L
#define CPG_F32PfpDebugBus_383_360__Reserved0_MASK 0xff000000L

// CPG_F32PfpDebugBus_407_384
#define CPG_F32PfpDebugBus_407_384__qDecodeInstrRts_A_MASK 0x00000001L
#define CPG_F32PfpDebugBus_407_384__qDecodeInstrRts_B_MASK 0x00000002L
#define CPG_F32PfpDebugBus_407_384__qJumpSourceRts_MASK 0x00000004L
#define CPG_F32PfpDebugBus_407_384__qInstrEtsCnt_le_6_MASK 0x00000008L
#define CPG_F32PfpDebugBus_407_384__Reserved1_MASK 0x000ffff0L
#define CPG_F32PfpDebugBus_407_384__qThreadIdState_MASK 0x00f00000L
#define CPG_F32PfpDebugBus_407_384__Reserved0_MASK 0xff000000L

// CPG_F32PfpDebugBus_431_408
#define CPG_F32PfpDebugBus_431_408__Reserved0_MASK 0xffffffffL

// CPG_F32PfpDebugBus_447_432
#define CPG_F32PfpDebugBus_447_432__Reserved0_MASK 0xffffffffL

// CPG_F32MeDebugBus_23_0
#define CPG_F32MeDebugBus_23_0__LdStrBufferData_23_0_MASK 0x00ffffffL
#define CPG_F32MeDebugBus_23_0__Reserved0_MASK 0xff000000L

// CPG_F32MeDebugBus_47_24
#define CPG_F32MeDebugBus_47_24__LdStrBufferData_47_24_MASK 0x00ffffffL
#define CPG_F32MeDebugBus_47_24__Reserved0_MASK 0xff000000L

// CPG_F32MeDebugBus_71_48
#define CPG_F32MeDebugBus_71_48__LdStrBufferData_63_48_MASK 0x0000ffffL
#define CPG_F32MeDebugBus_71_48__LdStrBufferAddress_7_0_MASK 0x00ff0000L
#define CPG_F32MeDebugBus_71_48__Reserved0_MASK 0xff000000L

// CPG_F32MeDebugBus_95_72
#define CPG_F32MeDebugBus_95_72__LdStrBufferAddress_31_8_MASK 0x00ffffffL
#define CPG_F32MeDebugBus_95_72__Reserved0_MASK 0xff000000L

// CPG_F32MeDebugBus_119_96
#define CPG_F32MeDebugBus_119_96__LdStrBufferAddress_47_32_MASK 0x0000ffffL
#define CPG_F32MeDebugBus_119_96__LdStrBufferInstrOp_MASK 0x00010000L
#define CPG_F32MeDebugBus_119_96__LdStrInstrSel_MASK 0x00060000L
#define CPG_F32MeDebugBus_119_96__LdStrMemSpace_MASK 0x00180000L
#define CPG_F32MeDebugBus_119_96__qLoadStoreBusy_MASK 0x00200000L
#define CPG_F32MeDebugBus_119_96__Reserved1_MASK 0x00400000L
#define CPG_F32MeDebugBus_119_96__qLoadState_B_0_MASK 0x00800000L
#define CPG_F32MeDebugBus_119_96__Reserved0_MASK 0xff000000L

// CPG_F32MeDebugBus_143_120
#define CPG_F32MeDebugBus_143_120__qLoadState_B_1_MASK 0x00000001L
#define CPG_F32MeDebugBus_143_120__qLoadState_A_MASK 0x00000006L
#define CPG_F32MeDebugBus_143_120__LdStrBufferEmpty_MASK 0x00000008L
#define CPG_F32MeDebugBus_143_120__LdStrBufferFull_MASK 0x00000010L
#define CPG_F32MeDebugBus_143_120__qInstrMeSrc2Valid_B_MASK 0x00000020L
#define CPG_F32MeDebugBus_143_120__qInstrMeSrc1Valid_B_MASK 0x00000040L
#define CPG_F32MeDebugBus_143_120__qInstrMeValid_B_MASK 0x00000080L
#define CPG_F32MeDebugBus_143_120__qInstrMeSrc2Valid_A_MASK 0x00000100L
#define CPG_F32MeDebugBus_143_120__qInstrMeSrc1Valid_A_MASK 0x00000200L
#define CPG_F32MeDebugBus_143_120__qInstrMeValid_A_MASK 0x00000400L
#define CPG_F32MeDebugBus_143_120__Reserved0_MASK 0xfffff800L

// CPG_F32MeDebugBus_167_144
#define CPG_F32MeDebugBus_167_144__Reserved1_MASK 0x0000ffffL
#define CPG_F32MeDebugBus_167_144__qLoadArbState_MASK 0x00030000L
#define CPG_F32MeDebugBus_167_144__qStoreArbState_MASK 0x000c0000L
#define CPG_F32MeDebugBus_167_144__Reserved0_MASK 0xfff00000L

// CPG_F32MeDebugBus_191_168
#define CPG_F32MeDebugBus_191_168__Reserved0_MASK 0xffffffffL

// CPG_F32MeDebugBus_215_192
#define CPG_F32MeDebugBus_215_192__qAluArbState_B_MASK 0x00000003L
#define CPG_F32MeDebugBus_215_192__qAluArbState_A_MASK 0x0000000cL
#define CPG_F32MeDebugBus_215_192__DebugBusO_qInstrExSrc2Valid_B_MASK 0x00000010L
#define CPG_F32MeDebugBus_215_192__DebugBusO_qInstrExSrc1Valid_B_MASK 0x00000020L
#define CPG_F32MeDebugBus_215_192__DebugBusO_qInstrExValid_B_MASK 0x00000040L
#define CPG_F32MeDebugBus_215_192__DebugBusO_qInstrExSrc2Valid_A_MASK 0x00000080L
#define CPG_F32MeDebugBus_215_192__DebugBusO_qInstrExSrc1Valid_A_MASK 0x00000100L
#define CPG_F32MeDebugBus_215_192__DebugBusO_qInstrExValid_A_MASK 0x00000200L
#define CPG_F32MeDebugBus_215_192__DebugBus1_qInstrExSrc2Valid_B_MASK 0x00000400L
#define CPG_F32MeDebugBus_215_192__DebugBus1_qInstrExSrc1Valid_B_MASK 0x00000800L
#define CPG_F32MeDebugBus_215_192__DebugBus1_qInstrExValid_B_MASK 0x00001000L
#define CPG_F32MeDebugBus_215_192__DebugBus1_qInstrExSrc2Valid_A_MASK 0x00002000L
#define CPG_F32MeDebugBus_215_192__DebugBus1_qInstrExSrc1Valid_A_MASK 0x00004000L
#define CPG_F32MeDebugBus_215_192__DebugBus1_qInstrExValid_A_MASK 0x00008000L
#define CPG_F32MeDebugBus_215_192__DebugBus2_qInstrExSrc2Valid_B_MASK 0x00010000L
#define CPG_F32MeDebugBus_215_192__DebugBus2_qInstrExSrc1Valid_B_MASK 0x00020000L
#define CPG_F32MeDebugBus_215_192__DebugBus2_qInstrExValid_B_MASK 0x00040000L
#define CPG_F32MeDebugBus_215_192__DebugBus2_qInstrExSrc2Valid_A_MASK 0x00080000L
#define CPG_F32MeDebugBus_215_192__DebugBus2_qInstrExSrc1Valid_A_MASK 0x00100000L
#define CPG_F32MeDebugBus_215_192__DebugBus2_qInstrExValid_A_MASK 0x00200000L
#define CPG_F32MeDebugBus_215_192__DebugBus3_qInstrExSrc2Valid_B_MASK 0x00400000L
#define CPG_F32MeDebugBus_215_192__DebugBus3_qInstrExSrc1Valid_B_MASK 0x00800000L
#define CPG_F32MeDebugBus_215_192__Reserved0_MASK 0xff000000L

// CPG_F32MeDebugBus_239_216
#define CPG_F32MeDebugBus_239_216__DebugBus3_qInstrExValid_B_MASK 0x00000001L
#define CPG_F32MeDebugBus_239_216__DebugBus3_qInstrExSrc2Valid_A_MASK 0x00000002L
#define CPG_F32MeDebugBus_239_216__DebugBus3_qInstrExSrc1Valid_A_MASK 0x00000004L
#define CPG_F32MeDebugBus_239_216__DebugBus3_qInstrExValid_A_MASK 0x00000008L
#define CPG_F32MeDebugBus_239_216__DebugBus0_qGprValid15_MASK 0x00000010L
#define CPG_F32MeDebugBus_239_216__DebugBus0_qGprValid14_MASK 0x00000020L
#define CPG_F32MeDebugBus_239_216__DebugBus0_qGprValid13_MASK 0x00000040L
#define CPG_F32MeDebugBus_239_216__DebugBus0_qGprValid12_MASK 0x00000080L
#define CPG_F32MeDebugBus_239_216__DebugBus0_qGprValid11_MASK 0x00000100L
#define CPG_F32MeDebugBus_239_216__DebugBus0_qGprValid10_MASK 0x00000200L
#define CPG_F32MeDebugBus_239_216__DebugBus0_qGprValid9_MASK 0x00000400L
#define CPG_F32MeDebugBus_239_216__DebugBus0_qGprValid8_MASK 0x00000800L
#define CPG_F32MeDebugBus_239_216__DebugBus0_qGprValid7_MASK 0x00001000L
#define CPG_F32MeDebugBus_239_216__DebugBus0_qGprValid6_MASK 0x00002000L
#define CPG_F32MeDebugBus_239_216__DebugBus0_qGprValid5_MASK 0x00004000L
#define CPG_F32MeDebugBus_239_216__DebugBus0_qGprValid4_MASK 0x00008000L
#define CPG_F32MeDebugBus_239_216__DebugBus0_qGprValid3_MASK 0x00010000L
#define CPG_F32MeDebugBus_239_216__DebugBus0_qGprValid2_MASK 0x00020000L
#define CPG_F32MeDebugBus_239_216__DebugBus1_qGprValid15_MASK 0x00040000L
#define CPG_F32MeDebugBus_239_216__DebugBus1_qGprValid14_MASK 0x00080000L
#define CPG_F32MeDebugBus_239_216__DebugBus1_qGprValid13_MASK 0x00100000L
#define CPG_F32MeDebugBus_239_216__DebugBus1_qGprValid12_MASK 0x00200000L
#define CPG_F32MeDebugBus_239_216__DebugBus1_qGprValid11_MASK 0x00400000L
#define CPG_F32MeDebugBus_239_216__DebugBus1_qGprValid10_MASK 0x00800000L
#define CPG_F32MeDebugBus_239_216__Reserved0_MASK 0xff000000L

// CPG_F32MeDebugBus_263_240
#define CPG_F32MeDebugBus_263_240__DebugBus1_qGprValid9_MASK 0x00000001L
#define CPG_F32MeDebugBus_263_240__DebugBus1_qGprValid8_MASK 0x00000002L
#define CPG_F32MeDebugBus_263_240__DebugBus1_qGprValid7_MASK 0x00000004L
#define CPG_F32MeDebugBus_263_240__DebugBus1_qGprValid6_MASK 0x00000008L
#define CPG_F32MeDebugBus_263_240__DebugBus1_qGprValid5_MASK 0x00000010L
#define CPG_F32MeDebugBus_263_240__DebugBus1_qGprValid4_MASK 0x00000020L
#define CPG_F32MeDebugBus_263_240__DebugBus1_qGprValid3_MASK 0x00000040L
#define CPG_F32MeDebugBus_263_240__DebugBus1_qGprValid2_MASK 0x00000080L
#define CPG_F32MeDebugBus_263_240__DebugBus2_qGprValid15_MASK 0x00000100L
#define CPG_F32MeDebugBus_263_240__DebugBus2_qGprValid14_MASK 0x00000200L
#define CPG_F32MeDebugBus_263_240__DebugBus2_qGprValid13_MASK 0x00000400L
#define CPG_F32MeDebugBus_263_240__DebugBus2_qGprValid12_MASK 0x00000800L
#define CPG_F32MeDebugBus_263_240__DebugBus2_qGprValid11_MASK 0x00001000L
#define CPG_F32MeDebugBus_263_240__DebugBus2_qGprValid10_MASK 0x00002000L
#define CPG_F32MeDebugBus_263_240__DebugBus2_qGprValid9_MASK 0x00004000L
#define CPG_F32MeDebugBus_263_240__DebugBus2_qGprValid8_MASK 0x00008000L
#define CPG_F32MeDebugBus_263_240__DebugBus2_qGprValid7_MASK 0x00010000L
#define CPG_F32MeDebugBus_263_240__DebugBus2_qGprValid6_MASK 0x00020000L
#define CPG_F32MeDebugBus_263_240__DebugBus2_qGprValid5_MASK 0x00040000L
#define CPG_F32MeDebugBus_263_240__DebugBus2_qGprValid4_MASK 0x00080000L
#define CPG_F32MeDebugBus_263_240__DebugBus2_qGprValid3_MASK 0x00100000L
#define CPG_F32MeDebugBus_263_240__DebugBus2_qGprValid2_MASK 0x00200000L
#define CPG_F32MeDebugBus_263_240__DebugBus3_qGprValid15_MASK 0x00400000L
#define CPG_F32MeDebugBus_263_240__DebugBus3_qGprValid14_MASK 0x00800000L
#define CPG_F32MeDebugBus_263_240__Reserved0_MASK 0xff000000L

// CPG_F32MeDebugBus_287_264
#define CPG_F32MeDebugBus_287_264__DebugBus3_qGprValid13_MASK 0x00000001L
#define CPG_F32MeDebugBus_287_264__DebugBus3_qGprValid12_MASK 0x00000002L
#define CPG_F32MeDebugBus_287_264__DebugBus3_qGprValid11_MASK 0x00000004L
#define CPG_F32MeDebugBus_287_264__DebugBus3_qGprValid10_MASK 0x00000008L
#define CPG_F32MeDebugBus_287_264__DebugBus3_qGprValid9_MASK 0x00000010L
#define CPG_F32MeDebugBus_287_264__DebugBus3_qGprValid8_MASK 0x00000020L
#define CPG_F32MeDebugBus_287_264__DebugBus3_qGprValid7_MASK 0x00000040L
#define CPG_F32MeDebugBus_287_264__DebugBus3_qGprValid6_MASK 0x00000080L
#define CPG_F32MeDebugBus_287_264__DebugBus3_qGprValid5_MASK 0x00000100L
#define CPG_F32MeDebugBus_287_264__DebugBus3_qGprValid4_MASK 0x00000200L
#define CPG_F32MeDebugBus_287_264__DebugBus3_qGprValid3_MASK 0x00000400L
#define CPG_F32MeDebugBus_287_264__DebugBus3_qGprValid2_MASK 0x00000800L
#define CPG_F32MeDebugBus_287_264__qDecodeInstr_A_11_0_MASK 0x00fff000L
#define CPG_F32MeDebugBus_287_264__Reserved0_MASK 0xff000000L

// CPG_F32MeDebugBus_311_288
#define CPG_F32MeDebugBus_311_288__qDecodeInstr_A_31_12_MASK 0x000fffffL
#define CPG_F32MeDebugBus_311_288__qDecodeInstr_B_3_0_MASK 0x00f00000L
#define CPG_F32MeDebugBus_311_288__Reserved0_MASK 0xff000000L

// CPG_F32MeDebugBus_335_312
#define CPG_F32MeDebugBus_335_312__qDecodeInstr_B_27_4_MASK 0x00ffffffL
#define CPG_F32MeDebugBus_335_312__Reserved0_MASK 0xff000000L

// CPG_F32MeDebugBus_359_336
#define CPG_F32MeDebugBus_359_336__qDecodeInstr_B_31_28_MASK 0x0000000fL
#define CPG_F32MeDebugBus_359_336__qDecodeAddress_A_padded_MASK 0x000ffff0L
#define CPG_F32MeDebugBus_359_336__qDecodeAddress_B_padded_3_0_MASK 0x00f00000L
#define CPG_F32MeDebugBus_359_336__Reserved0_MASK 0xff000000L

// CPG_F32MeDebugBus_383_360
#define CPG_F32MeDebugBus_383_360__qDecodeAddress_B_padded_15_4_MASK 0x00000fffL
#define CPG_F32MeDebugBus_383_360__qAluIntUnitPntr_A_MASK 0x00007000L
#define CPG_F32MeDebugBus_383_360__AluIntUnitPntr_B_MASK 0x00038000L
#define CPG_F32MeDebugBus_383_360__qLdStrUnitPntr_A_MASK 0x001c0000L
#define CPG_F32MeDebugBus_383_360__qLdStrUnitPntr_B_MASK 0x00e00000L
#define CPG_F32MeDebugBus_383_360__Reserved0_MASK 0xff000000L

// CPG_F32MeDebugBus_407_384
#define CPG_F32MeDebugBus_407_384__qDecodeInstrRts_A_MASK 0x00000001L
#define CPG_F32MeDebugBus_407_384__qDecodeInstrRts_B_MASK 0x00000002L
#define CPG_F32MeDebugBus_407_384__qJumpSourceRts_MASK 0x00000004L
#define CPG_F32MeDebugBus_407_384__qInstrEtsCnt_le_6_MASK 0x00000008L
#define CPG_F32MeDebugBus_407_384__Reserved1_MASK 0x000ffff0L
#define CPG_F32MeDebugBus_407_384__qThreadIdState_MASK 0x00f00000L
#define CPG_F32MeDebugBus_407_384__Reserved0_MASK 0xff000000L

// CPG_F32MeDebugBus_431_408
#define CPG_F32MeDebugBus_431_408__Reserved0_MASK 0xffffffffL

// CPG_F32MeDebugBus_447_432
#define CPG_F32MeDebugBus_447_432__Reserved0_MASK 0xffffffffL

// CPF_RbiuDebugIntf_23_0
#define CPF_RbiuDebugIntf_23_0__GRBM_CP_reg_free_MASK 0x00000001L
#define CPF_RbiuDebugIntf_23_0__iGRBM_CP_reg_send_MASK 0x00000002L
#define CPF_RbiuDebugIntf_23_0__iGRBM_CP_reg_clken_MASK 0x00000004L
#define CPF_RbiuDebugIntf_23_0__iGRBM_CP_reg_priv_MASK 0x00000008L
#define CPF_RbiuDebugIntf_23_0__iGRBM_CP_reg_op_MASK 0x00000010L
#define CPF_RbiuDebugIntf_23_0__RdReturnValid_MASK 0x00000020L
#define CPF_RbiuDebugIntf_23_0__iGRBM_CP_reg_addr_MASK 0x003fffc0L
#define CPF_RbiuDebugIntf_23_0__Reserved0_MASK 0xffc00000L

// CPF_RbiuDebugIntf_47_24
#define CPF_RbiuDebugIntf_47_24__iGRBM_CP_reg_data_MASK 0x00000fffL
#define CPF_RbiuDebugIntf_47_24__RdReturnData_MASK 0x00fff000L
#define CPF_RbiuDebugIntf_47_24__Reserved0_MASK 0xff000000L

// CPF_SemaphoreDebugIntf
#define CPF_SemaphoreDebugIntf__qSEM_CP_resp_pipeid_MASK 0x00000003L
#define CPF_SemaphoreDebugIntf__qSEM_CP_resp_meid_MASK 0x0000000cL
#define CPF_SemaphoreDebugIntf__qSEM_CP_resp_status_MASK 0x00000030L
#define CPF_SemaphoreDebugIntf__qSEM_CP_resp_send_MASK 0x00000040L
#define CPF_SemaphoreDebugIntf__Reserved0_MASK 0xffffff80L

// CPF_Rbiu_Semaphore_DebugBus
#define CPF_Rbiu_Semaphore_DebugBus__Reserved2_MASK 0x000003ffL
#define CPF_Rbiu_Semaphore_DebugBus__qReadCycleCount_MASK 0x00001c00L
#define CPF_Rbiu_Semaphore_DebugBus__qReadState_MASK 0x00002000L
#define CPF_Rbiu_Semaphore_DebugBus__qWriteHold_MASK 0x00004000L
#define CPF_Rbiu_Semaphore_DebugBus__qFreeCountUnderflow_MASK 0x00008000L
#define CPF_Rbiu_Semaphore_DebugBus__qFreeCountOverflow_MASK 0x00010000L
#define CPF_Rbiu_Semaphore_DebugBus__qFreeCount_neq_0_MASK 0x00020000L
#define CPF_Rbiu_Semaphore_DebugBus__qGRBM_CP_reg_send_MASK 0x00040000L
#define CPF_Rbiu_Semaphore_DebugBus__GrbmCpFifoFull_MASK 0x00080000L
#define CPF_Rbiu_Semaphore_DebugBus__GrbmCpFifoEmpty_MASK 0x00100000L
#define CPF_Rbiu_Semaphore_DebugBus__Reserved1_MASK 0x00200000L
#define CPF_Rbiu_Semaphore_DebugBus__iHQD1_TCIU_rdreq_rts_MASK 0x00400000L
#define CPF_Rbiu_Semaphore_DebugBus__iCSF_TCIU_rdreq_rts_MASK 0x00800000L
#define CPF_Rbiu_Semaphore_DebugBus__Reserved0_MASK 0xff000000L

// CPF_TciuDebugBus_47_24
#define CPF_TciuDebugBus_47_24__XferId_MASK 0x00000007L
#define CPF_TciuDebugBus_47_24__qDmaTransCnt_MASK 0x00000078L
#define CPF_TciuDebugBus_47_24__qHqd2TransCnt_MASK 0x00000780L
#define CPF_TciuDebugBus_47_24__qHqd1TransCnt_MASK 0x00007800L
#define CPF_TciuDebugBus_47_24__qCsfTransCnt_MASK 0x00078000L
#define CPF_TciuDebugBus_47_24__DmaRts_MASK 0x00080000L
#define CPF_TciuDebugBus_47_24__Hqd2Rts_MASK 0x00100000L
#define CPF_TciuDebugBus_47_24__Hqd1Rts_MASK 0x00200000L
#define CPF_TciuDebugBus_47_24__CsfRts_MASK 0x00400000L
#define CPF_TciuDebugBus_47_24__iHQD2_TCIU_rdreq_rts_MASK 0x00800000L
#define CPF_TciuDebugBus_47_24__Reserved0_MASK 0xff000000L

// CPF_TciuDebugBus_23_0
#define CPF_TciuDebugBus_23_0__CpfTciuPostArbFifo_Empty_MASK 0x00000001L
#define CPF_TciuDebugBus_23_0__CpfTciuPostArbFifo_Full_MASK 0x00000002L
#define CPF_TciuDebugBus_23_0__CpfTcOutCnt_MASK 0x00000ffcL
#define CPF_TciuDebugBus_23_0__CpfTcCnt_MASK 0x0001f000L
#define CPF_TciuDebugBus_23_0__CpgTciuRdReqFifo_Empty_MASK 0x00020000L
#define CPF_TciuDebugBus_23_0__CpgTciuRdReqFifo_Full_MASK 0x00040000L
#define CPF_TciuDebugBus_23_0__TagBusy_MASK 0x00080000L
#define CPF_TciuDebugBus_23_0__oTciuBusy_MASK 0x00100000L
#define CPF_TciuDebugBus_23_0__Aligned_TcRetXferCycle_MASK 0x00200000L
#define CPF_TciuDebugBus_23_0__TcClkenWarmupRdy_MASK 0x00400000L
#define CPF_TciuDebugBus_23_0__TcRdy_MASK 0x00800000L
#define CPF_TciuDebugBus_23_0__Reserved0_MASK 0xff000000L

// CPF_TciuDebugIntf_23_0
#define CPF_TciuDebugIntf_23_0__CPF_TC_rdnfo_stall_MASK 0x00000001L
#define CPF_TciuDebugIntf_23_0__CPF_TC_rdreq_send_MASK 0x00000002L
#define CPF_TciuDebugIntf_23_0__CPF_TC_rdreq_exe_MASK 0x00000004L
#define CPF_TciuDebugIntf_23_0__CPF_TC_rdreq_physical_MASK 0x00000008L
#define CPF_TciuDebugIntf_23_0__CPF_TC_rdreq_snoop_MASK 0x00000010L
#define CPF_TciuDebugIntf_23_0__CPF_TC_rdreq_policy_MASK 0x00000020L
#define CPF_TciuDebugIntf_23_0__CPF_TC_rdreq_mtype_MASK 0x000000c0L
#define CPF_TciuDebugIntf_23_0__CPF_TC_rdreq_vmid_MASK 0x00000f00L
#define CPF_TciuDebugIntf_23_0__CPF_TC_rdreq_tag_11_0_MASK 0x00fff000L
#define CPF_TciuDebugIntf_23_0__Reserved0_MASK 0xff000000L

// CPF_TciuDebugIntf_47_24
#define CPF_TciuDebugIntf_47_24__CPF_TC_rdreq_tag_15_12_MASK 0x0000000fL
#define CPF_TciuDebugIntf_47_24__CPF_TC_rdreq_addr_19_0_MASK 0x00fffff0L
#define CPF_TciuDebugIntf_47_24__Reserved0_MASK 0xff000000L

// CPF_TciuDebugIntf_71_48
#define CPF_TciuDebugIntf_71_48__CPF_TC_rdreq_addr_41_20_MASK 0x003fffffL
#define CPF_TciuDebugIntf_71_48__Aligned_TC_CPF_rdret_valid_MASK 0x00400000L
#define CPF_TciuDebugIntf_71_48__Aligned_TC_CPF_rdret_fed_MASK 0x00800000L
#define CPF_TciuDebugIntf_71_48__Reserved0_MASK 0xff000000L

// CPF_TciuDebugIntf_95_72
#define CPF_TciuDebugIntf_95_72__Aligned_TC_CPF_rdret_tag_MASK 0x0000ffffL
#define CPF_TciuDebugIntf_95_72__Aligned_TC_CPF_rdret_subdata_7_0_MASK 0x00ff0000L
#define CPF_TciuDebugIntf_95_72__Reserved0_MASK 0xff000000L

// CPF_TciuDebugIntf_119_96
#define CPF_TciuDebugIntf_119_96__Aligned_TC_CPF_rdret_subdata_31_8_MASK 0x00ffffffL
#define CPF_TciuDebugIntf_119_96__Reserved0_MASK 0xff000000L

// CPF_UtcL2iuDebugIntf_23_0
#define CPF_UtcL2iuDebugIntf_23_0__iUTCL2_CPF_ret_tag_MASK 0x0000007fL
#define CPF_UtcL2iuDebugIntf_23_0__iUTCL2_CPF_ret_nack_MASK 0x00000180L
#define CPF_UtcL2iuDebugIntf_23_0__iUTCL2_CPF_ret_mtype_MASK 0x00000600L
#define CPF_UtcL2iuDebugIntf_23_0__iUTCL2_CPF_ret_memlog_MASK 0x00000800L
#define CPF_UtcL2iuDebugIntf_23_0__iUTCL2_CPF_ret_no_pte_MASK 0x00001000L
#define CPF_UtcL2iuDebugIntf_23_0__iUTCL2_CPF_ret_pte_tmz_MASK 0x00002000L
#define CPF_UtcL2iuDebugIntf_23_0__iUTCL2_CPF_ret_spa_MASK 0x00004000L
#define CPF_UtcL2iuDebugIntf_23_0__iUTCL2_CPF_ret_io_steer_MASK 0x00008000L
#define CPF_UtcL2iuDebugIntf_23_0__iUTCL2_CPF_ret_fragment_size_5_0_MASK 0x003f0000L
#define CPF_UtcL2iuDebugIntf_23_0__iUTCL2_CPF_ret_perms_granted_1_0_MASK 0x00c00000L
#define CPF_UtcL2iuDebugIntf_23_0__Reserved0_MASK 0xff000000L

// CPF_UtcL2iuDebugIntf_47_24
#define CPF_UtcL2iuDebugIntf_47_24__iUTCL2_CPF_ret_perms_granted_2_MASK 0x00000001L
#define CPF_UtcL2iuDebugIntf_47_24__iUTCL2_CPF_ret_perms_requested_2_0_MASK 0x0000000eL
#define CPF_UtcL2iuDebugIntf_47_24__iUTCL2_CPF_ret_snoop_MASK 0x00000010L
#define CPF_UtcL2iuDebugIntf_47_24__iUTCL2_CPF_ret_valid_MASK 0x00000020L
#define CPF_UtcL2iuDebugIntf_47_24__iUTCL2_CPF_ret_perms_requested_17_0_MASK 0x00ffffc0L
#define CPF_UtcL2iuDebugIntf_47_24__Reserved0_MASK 0xff000000L

// CPF_UtcL2iuDebugIntf_71_48
#define CPF_UtcL2iuDebugIntf_71_48__iUTCL2_CPF_ret_perms_requested_35_18_MASK 0x0003ffffL
#define CPF_UtcL2iuDebugIntf_71_48__CPF_UTCL2_req_data_5_0_MASK 0x00fc0000L
#define CPF_UtcL2iuDebugIntf_71_48__Reserved0_MASK 0xff000000L

// CPF_UtcL2iuDebugIntf_95_72
#define CPF_UtcL2iuDebugIntf_95_72__CPF_UTCL2_req_data_15_6_MASK 0x000003ffL
#define CPF_UtcL2iuDebugIntf_95_72__qCPF_UTCL2_req_free_MASK 0x00000400L
#define CPF_UtcL2iuDebugIntf_95_72__CPF_UTCL2_req_send_MASK 0x00000800L
#define CPF_UtcL2iuDebugIntf_95_72__qUtcL2XferCycle_eq_0_MASK 0x00001000L
#define CPF_UtcL2iuDebugIntf_95_72__Reserved0_MASK 0xfffc0000L

// CPF_HqdQueueDebugBus_23_0
#define CPF_HqdQueueDebugBus_23_0__HqdQueueDebugBus_0_0_qImmedPend_MASK 0x00000001L
#define CPF_HqdQueueDebugBus_23_0__HqdQueueDebugBus_0_0_qSemEccMessageRts_MASK 0x00000002L
#define CPF_HqdQueueDebugBus_23_0__HqdQueueDebugBus_0_0_qTimerWaitMessageRts_MASK 0x00000004L
#define CPF_HqdQueueDebugBus_23_0__HqdQueueDebugBus_0_1_qImmedPend_MASK 0x00000008L
#define CPF_HqdQueueDebugBus_23_0__HqdQueueDebugBus_0_1_qSemEccMessageRts_MASK 0x00000010L
#define CPF_HqdQueueDebugBus_23_0__HqdQueueDebugBus_0_1_qTimerWaitMessageRts_MASK 0x00000020L
#define CPF_HqdQueueDebugBus_23_0__HqdQueueDebugBus_0_2_qImmedPend_MASK 0x00000040L
#define CPF_HqdQueueDebugBus_23_0__HqdQueueDebugBus_0_2_qSemEccMessageRts_MASK 0x00000080L
#define CPF_HqdQueueDebugBus_23_0__HqdQueueDebugBus_0_2_qTimerWaitMessageRts_MASK 0x00000100L
#define CPF_HqdQueueDebugBus_23_0__HqdQueueDebugBus_0_3_qImmedPend_MASK 0x00000200L
#define CPF_HqdQueueDebugBus_23_0__HqdQueueDebugBus_0_3_qSemEccMessageRts_MASK 0x00000400L
#define CPF_HqdQueueDebugBus_23_0__HqdQueueDebugBus_0_3_qTimerWaitMessageRts_MASK 0x00000800L
#define CPF_HqdQueueDebugBus_23_0__HqdQueueDebugBus_0_4_qImmedPend_MASK 0x00001000L
#define CPF_HqdQueueDebugBus_23_0__HqdQueueDebugBus_0_4_qSemEccMessageRts_MASK 0x00002000L
#define CPF_HqdQueueDebugBus_23_0__HqdQueueDebugBus_0_4_qTimerWaitMessageRts_MASK 0x00004000L
#define CPF_HqdQueueDebugBus_23_0__HqdQueueDebugBus_0_5_qImmedPend_MASK 0x00008000L
#define CPF_HqdQueueDebugBus_23_0__HqdQueueDebugBus_0_5_qSemEccMessageRts_MASK 0x00010000L
#define CPF_HqdQueueDebugBus_23_0__HqdQueueDebugBus_0_5_qTimerWaitMessageRts_MASK 0x00020000L
#define CPF_HqdQueueDebugBus_23_0__HqdQueueDebugBus_0_6_qImmedPend_MASK 0x00040000L
#define CPF_HqdQueueDebugBus_23_0__HqdQueueDebugBus_0_6_qSemEccMessageRts_MASK 0x00080000L
#define CPF_HqdQueueDebugBus_23_0__HqdQueueDebugBus_0_6_qTimerWaitMessageRts_MASK 0x00100000L
#define CPF_HqdQueueDebugBus_23_0__HqdQueueDebugBus_0_7_qImmedPend_MASK 0x00200000L
#define CPF_HqdQueueDebugBus_23_0__HqdQueueDebugBus_0_7_qSemEccMessageRts_MASK 0x00400000L
#define CPF_HqdQueueDebugBus_23_0__HqdQueueDebugBus_0_7_qTimerWaitMessageRts_MASK 0x00800000L
#define CPF_HqdQueueDebugBus_23_0__Reserved0_MASK 0xff000000L

// CPF_HqdQueueDebugBus_47_24
#define CPF_HqdQueueDebugBus_47_24__HqdQueueDebugBus_1_0_qImmedPend_MASK 0x00000001L
#define CPF_HqdQueueDebugBus_47_24__HqdQueueDebugBus_1_0_qSemEccMessageRts_MASK 0x00000002L
#define CPF_HqdQueueDebugBus_47_24__HqdQueueDebugBus_1_0_qTimerWaitMessageRts_MASK 0x00000004L
#define CPF_HqdQueueDebugBus_47_24__HqdQueueDebugBus_1_1_qImmedPend_MASK 0x00000008L
#define CPF_HqdQueueDebugBus_47_24__HqdQueueDebugBus_1_1_qSemEccMessageRts_MASK 0x00000010L
#define CPF_HqdQueueDebugBus_47_24__HqdQueueDebugBus_1_1_qTimerWaitMessageRts_MASK 0x00000020L
#define CPF_HqdQueueDebugBus_47_24__HqdQueueDebugBus_1_2_qImmedPend_MASK 0x00000040L
#define CPF_HqdQueueDebugBus_47_24__HqdQueueDebugBus_1_2_qSemEccMessageRts_MASK 0x00000080L
#define CPF_HqdQueueDebugBus_47_24__HqdQueueDebugBus_1_2_qTimerWaitMessageRts_MASK 0x00000100L
#define CPF_HqdQueueDebugBus_47_24__HqdQueueDebugBus_1_3_qImmedPend_MASK 0x00000200L
#define CPF_HqdQueueDebugBus_47_24__HqdQueueDebugBus_1_3_qSemEccMessageRts_MASK 0x00000400L
#define CPF_HqdQueueDebugBus_47_24__HqdQueueDebugBus_1_3_qTimerWaitMessageRts_MASK 0x00000800L
#define CPF_HqdQueueDebugBus_47_24__HqdQueueDebugBus_1_4_qImmedPend_MASK 0x00001000L
#define CPF_HqdQueueDebugBus_47_24__HqdQueueDebugBus_1_4_qSemEccMessageRts_MASK 0x00002000L
#define CPF_HqdQueueDebugBus_47_24__HqdQueueDebugBus_1_4_qTimerWaitMessageRts_MASK 0x00004000L
#define CPF_HqdQueueDebugBus_47_24__HqdQueueDebugBus_1_5_qImmedPend_MASK 0x00008000L
#define CPF_HqdQueueDebugBus_47_24__HqdQueueDebugBus_1_5_qSemEccMessageRts_MASK 0x00010000L
#define CPF_HqdQueueDebugBus_47_24__HqdQueueDebugBus_1_5_qTimerWaitMessageRts_MASK 0x00020000L
#define CPF_HqdQueueDebugBus_47_24__HqdQueueDebugBus_1_6_qImmedPend_MASK 0x00040000L
#define CPF_HqdQueueDebugBus_47_24__HqdQueueDebugBus_1_6_qSemEccMessageRts_MASK 0x00080000L
#define CPF_HqdQueueDebugBus_47_24__HqdQueueDebugBus_1_6_qTimerWaitMessageRts_MASK 0x00100000L
#define CPF_HqdQueueDebugBus_47_24__HqdQueueDebugBus_1_7_qImmedPend_MASK 0x00200000L
#define CPF_HqdQueueDebugBus_47_24__HqdQueueDebugBus_1_7_qSemEccMessageRts_MASK 0x00400000L
#define CPF_HqdQueueDebugBus_47_24__HqdQueueDebugBus_1_7_qTimerWaitMessageRts_MASK 0x00800000L
#define CPF_HqdQueueDebugBus_47_24__Reserved0_MASK 0xff000000L

// CPF_HqdQueueDebugBus_71_48
#define CPF_HqdQueueDebugBus_71_48__HqdQueueDebugBus_2_0_qImmedPend_MASK 0x00000001L
#define CPF_HqdQueueDebugBus_71_48__HqdQueueDebugBus_2_0_qSemEccMessageRts_MASK 0x00000002L
#define CPF_HqdQueueDebugBus_71_48__HqdQueueDebugBus_2_0_qTimerWaitMessageRts_MASK 0x00000004L
#define CPF_HqdQueueDebugBus_71_48__HqdQueueDebugBus_2_1_qImmedPend_MASK 0x00000008L
#define CPF_HqdQueueDebugBus_71_48__HqdQueueDebugBus_2_1_qSemEccMessageRts_MASK 0x00000010L
#define CPF_HqdQueueDebugBus_71_48__HqdQueueDebugBus_2_1_qTimerWaitMessageRts_MASK 0x00000020L
#define CPF_HqdQueueDebugBus_71_48__HqdQueueDebugBus_2_2_qImmedPend_MASK 0x00000040L
#define CPF_HqdQueueDebugBus_71_48__HqdQueueDebugBus_2_2_qSemEccMessageRts_MASK 0x00000080L
#define CPF_HqdQueueDebugBus_71_48__HqdQueueDebugBus_2_2_qTimerWaitMessageRts_MASK 0x00000100L
#define CPF_HqdQueueDebugBus_71_48__HqdQueueDebugBus_2_3_qImmedPend_MASK 0x00000200L
#define CPF_HqdQueueDebugBus_71_48__HqdQueueDebugBus_2_3_qSemEccMessageRts_MASK 0x00000400L
#define CPF_HqdQueueDebugBus_71_48__HqdQueueDebugBus_2_3_qTimerWaitMessageRts_MASK 0x00000800L
#define CPF_HqdQueueDebugBus_71_48__HqdQueueDebugBus_2_4_qImmedPend_MASK 0x00001000L
#define CPF_HqdQueueDebugBus_71_48__HqdQueueDebugBus_2_4_qSemEccMessageRts_MASK 0x00002000L
#define CPF_HqdQueueDebugBus_71_48__HqdQueueDebugBus_2_4_qTimerWaitMessageRts_MASK 0x00004000L
#define CPF_HqdQueueDebugBus_71_48__HqdQueueDebugBus_2_5_qImmedPend_MASK 0x00008000L
#define CPF_HqdQueueDebugBus_71_48__HqdQueueDebugBus_2_5_qSemEccMessageRts_MASK 0x00010000L
#define CPF_HqdQueueDebugBus_71_48__HqdQueueDebugBus_2_5_qTimerWaitMessageRts_MASK 0x00020000L
#define CPF_HqdQueueDebugBus_71_48__HqdQueueDebugBus_2_6_qImmedPend_MASK 0x00040000L
#define CPF_HqdQueueDebugBus_71_48__HqdQueueDebugBus_2_6_qSemEccMessageRts_MASK 0x00080000L
#define CPF_HqdQueueDebugBus_71_48__HqdQueueDebugBus_2_6_qTimerWaitMessageRts_MASK 0x00100000L
#define CPF_HqdQueueDebugBus_71_48__HqdQueueDebugBus_2_7_qImmedPend_MASK 0x00200000L
#define CPF_HqdQueueDebugBus_71_48__HqdQueueDebugBus_2_7_qSemEccMessageRts_MASK 0x00400000L
#define CPF_HqdQueueDebugBus_71_48__HqdQueueDebugBus_2_7_qTimerWaitMessageRts_MASK 0x00800000L
#define CPF_HqdQueueDebugBus_71_48__Reserved0_MASK 0xff000000L

// CPF_HqdQueueDebugBus_95_72
#define CPF_HqdQueueDebugBus_95_72__HqdQueueDebugBus_3_0_qImmedPend_MASK 0x00000001L
#define CPF_HqdQueueDebugBus_95_72__HqdQueueDebugBus_3_0_qSemEccMessageRts_MASK 0x00000002L
#define CPF_HqdQueueDebugBus_95_72__HqdQueueDebugBus_3_0_qTimerWaitMessageRts_MASK 0x00000004L
#define CPF_HqdQueueDebugBus_95_72__HqdQueueDebugBus_3_1_qImmedPend_MASK 0x00000008L
#define CPF_HqdQueueDebugBus_95_72__HqdQueueDebugBus_3_1_qSemEccMessageRts_MASK 0x00000010L
#define CPF_HqdQueueDebugBus_95_72__HqdQueueDebugBus_3_1_qTimerWaitMessageRts_MASK 0x00000020L
#define CPF_HqdQueueDebugBus_95_72__HqdQueueDebugBus_3_2_qImmedPend_MASK 0x00000040L
#define CPF_HqdQueueDebugBus_95_72__HqdQueueDebugBus_3_2_qSemEccMessageRts_MASK 0x00000080L
#define CPF_HqdQueueDebugBus_95_72__HqdQueueDebugBus_3_2_qTimerWaitMessageRts_MASK 0x00000100L
#define CPF_HqdQueueDebugBus_95_72__HqdQueueDebugBus_3_3_qImmedPend_MASK 0x00000200L
#define CPF_HqdQueueDebugBus_95_72__HqdQueueDebugBus_3_3_qSemEccMessageRts_MASK 0x00000400L
#define CPF_HqdQueueDebugBus_95_72__HqdQueueDebugBus_3_3_qTimerWaitMessageRts_MASK 0x00000800L
#define CPF_HqdQueueDebugBus_95_72__HqdQueueDebugBus_3_4_qImmedPend_MASK 0x00001000L
#define CPF_HqdQueueDebugBus_95_72__HqdQueueDebugBus_3_4_qSemEccMessageRts_MASK 0x00002000L
#define CPF_HqdQueueDebugBus_95_72__HqdQueueDebugBus_3_4_qTimerWaitMessageRts_MASK 0x00004000L
#define CPF_HqdQueueDebugBus_95_72__HqdQueueDebugBus_3_5_qImmedPend_MASK 0x00008000L
#define CPF_HqdQueueDebugBus_95_72__HqdQueueDebugBus_3_5_qSemEccMessageRts_MASK 0x00010000L
#define CPF_HqdQueueDebugBus_95_72__HqdQueueDebugBus_3_5_qTimerWaitMessageRts_MASK 0x00020000L
#define CPF_HqdQueueDebugBus_95_72__HqdQueueDebugBus_3_6_qImmedPend_MASK 0x00040000L
#define CPF_HqdQueueDebugBus_95_72__HqdQueueDebugBus_3_6_qSemEccMessageRts_MASK 0x00080000L
#define CPF_HqdQueueDebugBus_95_72__HqdQueueDebugBus_3_6_qTimerWaitMessageRts_MASK 0x00100000L
#define CPF_HqdQueueDebugBus_95_72__HqdQueueDebugBus_3_7_qImmedPend_MASK 0x00200000L
#define CPF_HqdQueueDebugBus_95_72__HqdQueueDebugBus_3_7_qSemEccMessageRts_MASK 0x00400000L
#define CPF_HqdQueueDebugBus_95_72__HqdQueueDebugBus_3_7_qTimerWaitMessageRts_MASK 0x00800000L
#define CPF_HqdQueueDebugBus_95_72__Reserved0_MASK 0xff000000L

// CPF_HqdQueueDebugBus_119_96
#define CPF_HqdQueueDebugBus_119_96__HqdQueueDebugBus_4_0_qImmedPend_MASK 0x00000001L
#define CPF_HqdQueueDebugBus_119_96__HqdQueueDebugBus_4_0_qSemEccMessageRts_MASK 0x00000002L
#define CPF_HqdQueueDebugBus_119_96__HqdQueueDebugBus_4_0_qTimerWaitMessageRts_MASK 0x00000004L
#define CPF_HqdQueueDebugBus_119_96__HqdQueueDebugBus_4_1_qImmedPend_MASK 0x00000008L
#define CPF_HqdQueueDebugBus_119_96__HqdQueueDebugBus_4_1_qSemEccMessageRts_MASK 0x00000010L
#define CPF_HqdQueueDebugBus_119_96__HqdQueueDebugBus_4_1_qTimerWaitMessageRts_MASK 0x00000020L
#define CPF_HqdQueueDebugBus_119_96__HqdQueueDebugBus_4_2_qImmedPend_MASK 0x00000040L
#define CPF_HqdQueueDebugBus_119_96__HqdQueueDebugBus_4_2_qSemEccMessageRts_MASK 0x00000080L
#define CPF_HqdQueueDebugBus_119_96__HqdQueueDebugBus_4_2_qTimerWaitMessageRts_MASK 0x00000100L
#define CPF_HqdQueueDebugBus_119_96__HqdQueueDebugBus_4_3_qImmedPend_MASK 0x00000200L
#define CPF_HqdQueueDebugBus_119_96__HqdQueueDebugBus_4_3_qSemEccMessageRts_MASK 0x00000400L
#define CPF_HqdQueueDebugBus_119_96__HqdQueueDebugBus_4_3_qTimerWaitMessageRts_MASK 0x00000800L
#define CPF_HqdQueueDebugBus_119_96__HqdQueueDebugBus_4_4_qImmedPend_MASK 0x00001000L
#define CPF_HqdQueueDebugBus_119_96__HqdQueueDebugBus_4_4_qSemEccMessageRts_MASK 0x00002000L
#define CPF_HqdQueueDebugBus_119_96__HqdQueueDebugBus_4_4_qTimerWaitMessageRts_MASK 0x00004000L
#define CPF_HqdQueueDebugBus_119_96__HqdQueueDebugBus_4_5_qImmedPend_MASK 0x00008000L
#define CPF_HqdQueueDebugBus_119_96__HqdQueueDebugBus_4_5_qSemEccMessageRts_MASK 0x00010000L
#define CPF_HqdQueueDebugBus_119_96__HqdQueueDebugBus_4_5_qTimerWaitMessageRts_MASK 0x00020000L
#define CPF_HqdQueueDebugBus_119_96__HqdQueueDebugBus_4_6_qImmedPend_MASK 0x00040000L
#define CPF_HqdQueueDebugBus_119_96__HqdQueueDebugBus_4_6_qSemEccMessageRts_MASK 0x00080000L
#define CPF_HqdQueueDebugBus_119_96__HqdQueueDebugBus_4_6_qTimerWaitMessageRts_MASK 0x00100000L
#define CPF_HqdQueueDebugBus_119_96__HqdQueueDebugBus_4_7_qImmedPend_MASK 0x00200000L
#define CPF_HqdQueueDebugBus_119_96__HqdQueueDebugBus_4_7_qSemEccMessageRts_MASK 0x00400000L
#define CPF_HqdQueueDebugBus_119_96__HqdQueueDebugBus_4_7_qTimerWaitMessageRts_MASK 0x00800000L
#define CPF_HqdQueueDebugBus_119_96__Reserved0_MASK 0xff000000L

// CPF_HqdQueueDebugBus_143_120
#define CPF_HqdQueueDebugBus_143_120__HqdQueueDebugBus_5_0_qImmedPend_MASK 0x00000001L
#define CPF_HqdQueueDebugBus_143_120__HqdQueueDebugBus_5_0_qSemEccMessageRts_MASK 0x00000002L
#define CPF_HqdQueueDebugBus_143_120__HqdQueueDebugBus_5_0_qTimerWaitMessageRts_MASK 0x00000004L
#define CPF_HqdQueueDebugBus_143_120__HqdQueueDebugBus_5_1_qImmedPend_MASK 0x00000008L
#define CPF_HqdQueueDebugBus_143_120__HqdQueueDebugBus_5_1_qSemEccMessageRts_MASK 0x00000010L
#define CPF_HqdQueueDebugBus_143_120__HqdQueueDebugBus_5_1_qTimerWaitMessageRts_MASK 0x00000020L
#define CPF_HqdQueueDebugBus_143_120__HqdQueueDebugBus_5_2_qImmedPend_MASK 0x00000040L
#define CPF_HqdQueueDebugBus_143_120__HqdQueueDebugBus_5_2_qSemEccMessageRts_MASK 0x00000080L
#define CPF_HqdQueueDebugBus_143_120__HqdQueueDebugBus_5_2_qTimerWaitMessageRts_MASK 0x00000100L
#define CPF_HqdQueueDebugBus_143_120__HqdQueueDebugBus_5_3_qImmedPend_MASK 0x00000200L
#define CPF_HqdQueueDebugBus_143_120__HqdQueueDebugBus_5_3_qSemEccMessageRts_MASK 0x00000400L
#define CPF_HqdQueueDebugBus_143_120__HqdQueueDebugBus_5_3_qTimerWaitMessageRts_MASK 0x00000800L
#define CPF_HqdQueueDebugBus_143_120__HqdQueueDebugBus_5_4_qImmedPend_MASK 0x00001000L
#define CPF_HqdQueueDebugBus_143_120__HqdQueueDebugBus_5_4_qSemEccMessageRts_MASK 0x00002000L
#define CPF_HqdQueueDebugBus_143_120__HqdQueueDebugBus_5_4_qTimerWaitMessageRts_MASK 0x00004000L
#define CPF_HqdQueueDebugBus_143_120__HqdQueueDebugBus_5_5_qImmedPend_MASK 0x00008000L
#define CPF_HqdQueueDebugBus_143_120__HqdQueueDebugBus_5_5_qSemEccMessageRts_MASK 0x00010000L
#define CPF_HqdQueueDebugBus_143_120__HqdQueueDebugBus_5_5_qTimerWaitMessageRts_MASK 0x00020000L
#define CPF_HqdQueueDebugBus_143_120__HqdQueueDebugBus_5_6_qImmedPend_MASK 0x00040000L
#define CPF_HqdQueueDebugBus_143_120__HqdQueueDebugBus_5_6_qSemEccMessageRts_MASK 0x00080000L
#define CPF_HqdQueueDebugBus_143_120__HqdQueueDebugBus_5_6_qTimerWaitMessageRts_MASK 0x00100000L
#define CPF_HqdQueueDebugBus_143_120__HqdQueueDebugBus_5_7_qImmedPend_MASK 0x00200000L
#define CPF_HqdQueueDebugBus_143_120__HqdQueueDebugBus_5_7_qSemEccMessageRts_MASK 0x00400000L
#define CPF_HqdQueueDebugBus_143_120__HqdQueueDebugBus_5_7_qTimerWaitMessageRts_MASK 0x00800000L
#define CPF_HqdQueueDebugBus_143_120__Reserved0_MASK 0xff000000L

// CPF_HqdQueueDebugBus_167_144
#define CPF_HqdQueueDebugBus_167_144__HqdQueueDebugBus_6_0_qImmedPend_MASK 0x00000001L
#define CPF_HqdQueueDebugBus_167_144__HqdQueueDebugBus_6_0_qSemEccMessageRts_MASK 0x00000002L
#define CPF_HqdQueueDebugBus_167_144__HqdQueueDebugBus_6_0_qTimerWaitMessageRts_MASK 0x00000004L
#define CPF_HqdQueueDebugBus_167_144__HqdQueueDebugBus_6_1_qImmedPend_MASK 0x00000008L
#define CPF_HqdQueueDebugBus_167_144__HqdQueueDebugBus_6_1_qSemEccMessageRts_MASK 0x00000010L
#define CPF_HqdQueueDebugBus_167_144__HqdQueueDebugBus_6_1_qTimerWaitMessageRts_MASK 0x00000020L
#define CPF_HqdQueueDebugBus_167_144__HqdQueueDebugBus_6_2_qImmedPend_MASK 0x00000040L
#define CPF_HqdQueueDebugBus_167_144__HqdQueueDebugBus_6_2_qSemEccMessageRts_MASK 0x00000080L
#define CPF_HqdQueueDebugBus_167_144__HqdQueueDebugBus_6_2_qTimerWaitMessageRts_MASK 0x00000100L
#define CPF_HqdQueueDebugBus_167_144__HqdQueueDebugBus_6_3_qImmedPend_MASK 0x00000200L
#define CPF_HqdQueueDebugBus_167_144__HqdQueueDebugBus_6_3_qSemEccMessageRts_MASK 0x00000400L
#define CPF_HqdQueueDebugBus_167_144__HqdQueueDebugBus_6_3_qTimerWaitMessageRts_MASK 0x00000800L
#define CPF_HqdQueueDebugBus_167_144__HqdQueueDebugBus_6_4_qImmedPend_MASK 0x00001000L
#define CPF_HqdQueueDebugBus_167_144__HqdQueueDebugBus_6_4_qSemEccMessageRts_MASK 0x00002000L
#define CPF_HqdQueueDebugBus_167_144__HqdQueueDebugBus_6_4_qTimerWaitMessageRts_MASK 0x00004000L
#define CPF_HqdQueueDebugBus_167_144__HqdQueueDebugBus_6_5_qImmedPend_MASK 0x00008000L
#define CPF_HqdQueueDebugBus_167_144__HqdQueueDebugBus_6_5_qSemEccMessageRts_MASK 0x00010000L
#define CPF_HqdQueueDebugBus_167_144__HqdQueueDebugBus_6_5_qTimerWaitMessageRts_MASK 0x00020000L
#define CPF_HqdQueueDebugBus_167_144__HqdQueueDebugBus_6_6_qImmedPend_MASK 0x00040000L
#define CPF_HqdQueueDebugBus_167_144__HqdQueueDebugBus_6_6_qSemEccMessageRts_MASK 0x00080000L
#define CPF_HqdQueueDebugBus_167_144__HqdQueueDebugBus_6_6_qTimerWaitMessageRts_MASK 0x00100000L
#define CPF_HqdQueueDebugBus_167_144__HqdQueueDebugBus_6_7_qImmedPend_MASK 0x00200000L
#define CPF_HqdQueueDebugBus_167_144__HqdQueueDebugBus_6_7_qSemEccMessageRts_MASK 0x00400000L
#define CPF_HqdQueueDebugBus_167_144__HqdQueueDebugBus_6_7_qTimerWaitMessageRts_MASK 0x00800000L
#define CPF_HqdQueueDebugBus_167_144__Reserved0_MASK 0xff000000L

// CPF_HqdQueueDebugBus_191_168
#define CPF_HqdQueueDebugBus_191_168__HqdQueueDebugBus_7_0_qImmedPend_MASK 0x00000001L
#define CPF_HqdQueueDebugBus_191_168__HqdQueueDebugBus_7_0_qSemEccMessageRts_MASK 0x00000002L
#define CPF_HqdQueueDebugBus_191_168__HqdQueueDebugBus_7_0_qTimerWaitMessageRts_MASK 0x00000004L
#define CPF_HqdQueueDebugBus_191_168__HqdQueueDebugBus_7_1_qImmedPend_MASK 0x00000008L
#define CPF_HqdQueueDebugBus_191_168__HqdQueueDebugBus_7_1_qSemEccMessageRts_MASK 0x00000010L
#define CPF_HqdQueueDebugBus_191_168__HqdQueueDebugBus_7_1_qTimerWaitMessageRts_MASK 0x00000020L
#define CPF_HqdQueueDebugBus_191_168__HqdQueueDebugBus_7_2_qImmedPend_MASK 0x00000040L
#define CPF_HqdQueueDebugBus_191_168__HqdQueueDebugBus_7_2_qSemEccMessageRts_MASK 0x00000080L
#define CPF_HqdQueueDebugBus_191_168__HqdQueueDebugBus_7_2_qTimerWaitMessageRts_MASK 0x00000100L
#define CPF_HqdQueueDebugBus_191_168__HqdQueueDebugBus_7_3_qImmedPend_MASK 0x00000200L
#define CPF_HqdQueueDebugBus_191_168__HqdQueueDebugBus_7_3_qSemEccMessageRts_MASK 0x00000400L
#define CPF_HqdQueueDebugBus_191_168__HqdQueueDebugBus_7_3_qTimerWaitMessageRts_MASK 0x00000800L
#define CPF_HqdQueueDebugBus_191_168__HqdQueueDebugBus_7_4_qImmedPend_MASK 0x00001000L
#define CPF_HqdQueueDebugBus_191_168__HqdQueueDebugBus_7_4_qSemEccMessageRts_MASK 0x00002000L
#define CPF_HqdQueueDebugBus_191_168__HqdQueueDebugBus_7_4_qTimerWaitMessageRts_MASK 0x00004000L
#define CPF_HqdQueueDebugBus_191_168__HqdQueueDebugBus_7_5_qImmedPend_MASK 0x00008000L
#define CPF_HqdQueueDebugBus_191_168__HqdQueueDebugBus_7_5_qSemEccMessageRts_MASK 0x00010000L
#define CPF_HqdQueueDebugBus_191_168__HqdQueueDebugBus_7_5_qTimerWaitMessageRts_MASK 0x00020000L
#define CPF_HqdQueueDebugBus_191_168__HqdQueueDebugBus_7_6_qImmedPend_MASK 0x00040000L
#define CPF_HqdQueueDebugBus_191_168__HqdQueueDebugBus_7_6_qSemEccMessageRts_MASK 0x00080000L
#define CPF_HqdQueueDebugBus_191_168__HqdQueueDebugBus_7_6_qTimerWaitMessageRts_MASK 0x00100000L
#define CPF_HqdQueueDebugBus_191_168__HqdQueueDebugBus_7_7_qImmedPend_MASK 0x00200000L
#define CPF_HqdQueueDebugBus_191_168__HqdQueueDebugBus_7_7_qSemEccMessageRts_MASK 0x00400000L
#define CPF_HqdQueueDebugBus_191_168__HqdQueueDebugBus_7_7_qTimerWaitMessageRts_MASK 0x00800000L
#define CPF_HqdQueueDebugBus_191_168__Reserved0_MASK 0xff000000L

// CPF_QueueFetcherDebugBus_23_0
#define CPF_QueueFetcherDebugBus_23_0__QueueFetcher_0_qPqQueueSize_neq_0_MASK 0x00000001L
#define CPF_QueueFetcherDebugBus_23_0__QueueFetcher_0_qPqReadPntr_neq_qPqWritePntr_MASK 0x00000002L
#define CPF_QueueFetcherDebugBus_23_0__QueueFetcher_0_qPqWritePntr_le_qPqReadPntr_MASK 0x00000004L
#define CPF_QueueFetcherDebugBus_23_0__QueueFetcher_0_EopqQueueSize_neq_0_MASK 0x00000008L
#define CPF_QueueFetcherDebugBus_23_0__QueueFetcher_0_IqFetcherFifoEmpty_MASK 0x00000010L
#define CPF_QueueFetcherDebugBus_23_0__QueueFetcher_0_IqFetcherFifoFull_MASK 0x00000020L
#define CPF_QueueFetcherDebugBus_23_0__QueueFetcher_0_qIqBufSize_eq_0_MASK 0x00000040L
#define CPF_QueueFetcherDebugBus_23_0__QueueFetcher_0_qIbBufSize_neq_0_MASK 0x00000080L
#define CPF_QueueFetcherDebugBus_23_0__QueueFetcher_0_qConsumedIbRdPntr_neq_qPreCsmdIbRdPntr_MASK  \
  0x00000100L
#define CPF_QueueFetcherDebugBus_23_0__QueueFetcher_0_qPreCsmdIbBufSize_eq_0_MASK 0x00000200L
#define CPF_QueueFetcherDebugBus_23_0__QueueFetcher_0_qConsumedIbBufSize_neq_0_MASK 0x00000400L
#define CPF_QueueFetcherDebugBus_23_0__QueueFetcher_0_qPqValidReqState_MASK 0x00000800L
#define CPF_QueueFetcherDebugBus_23_0__QueueFetcher_0_qIbValidReqState_MASK 0x00001000L
#define CPF_QueueFetcherDebugBus_23_0__QueueFetcher_0_qIqValidReqState_MASK 0x00002000L
#define CPF_QueueFetcherDebugBus_23_0__QueueFetcher_0_qEopValidReqState_MASK 0x00004000L
#define CPF_QueueFetcherDebugBus_23_0__QueueFetcher_0_qConsumedRdPntr_neq_qPqWritePntr_MASK        \
  0x00008000L
#define CPF_QueueFetcherDebugBus_23_0__QueueFetcher_0_qConsumedRdPntr_eq_qHostRdPntr_MASK          \
  0x00010000L
#define CPF_QueueFetcherDebugBus_23_0__QueueFetcher_0_qPqEmpty_MASK 0x00020000L
#define CPF_QueueFetcherDebugBus_23_0__QueueFetcher_0_qPqRoqAvailCnt_neq_qPqRoqDepth_000_MASK      \
  0x00040000L
#define CPF_QueueFetcherDebugBus_23_0__QueueFetcher_0_qIbRoqAvailCnt_neq_qIbRoqDepth_000_MASK      \
  0x00080000L
#define CPF_QueueFetcherDebugBus_23_0__QueueFetcher_0_qIqRoqAvailCnt_neq_qIqRoqDepth_000_MASK      \
  0x00100000L
#define CPF_QueueFetcherDebugBus_23_0__QueueFetcher_0_qEopRoqAvailCnt_neq_qEopRoqDepth_000_MASK    \
  0x00200000L
#define CPF_QueueFetcherDebugBus_23_0__QueueFetcher_0_qPqRdPntrReportRts_MASK 0x00400000L
#define CPF_QueueFetcherDebugBus_23_0__QueueFetcher_0_qPqRptrTagCount_neq_0_MASK 0x00800000L
#define CPF_QueueFetcherDebugBus_23_0__Reserved0_MASK 0xff000000L

// CPF_QueueFetcherDebugBus_47_24
#define CPF_QueueFetcherDebugBus_47_24__QueueFetcher_1_qPqQueueSize_neq_0_MASK 0x00000001L
#define CPF_QueueFetcherDebugBus_47_24__QueueFetcher_1_qPqReadPntr_neq_qPqWritePntr_MASK 0x00000002L
#define CPF_QueueFetcherDebugBus_47_24__QueueFetcher_1_qPqWritePntr_le_qPqReadPntr_MASK 0x00000004L
#define CPF_QueueFetcherDebugBus_47_24__QueueFetcher_1_EopqQueueSize_neq_0_MASK 0x00000008L
#define CPF_QueueFetcherDebugBus_47_24__QueueFetcher_1_IqFetcherFifoEmpty_MASK 0x00000010L
#define CPF_QueueFetcherDebugBus_47_24__QueueFetcher_1_IqFetcherFifoFull_MASK 0x00000020L
#define CPF_QueueFetcherDebugBus_47_24__QueueFetcher_1_qIqBufSize_eq_0_MASK 0x00000040L
#define CPF_QueueFetcherDebugBus_47_24__QueueFetcher_1_qIbBufSize_neq_0_MASK 0x00000080L
#define CPF_QueueFetcherDebugBus_47_24__QueueFetcher_1_qConsumedIbRdPntr_neq_qPreCsmdIbRdPntr_MASK \
  0x00000100L
#define CPF_QueueFetcherDebugBus_47_24__QueueFetcher_1_qPreCsmdIbBufSize_eq_0_MASK 0x00000200L
#define CPF_QueueFetcherDebugBus_47_24__QueueFetcher_1_qConsumedIbBufSize_neq_0_MASK 0x00000400L
#define CPF_QueueFetcherDebugBus_47_24__QueueFetcher_1_qPqValidReqState_MASK 0x00000800L
#define CPF_QueueFetcherDebugBus_47_24__QueueFetcher_1_qIbValidReqState_MASK 0x00001000L
#define CPF_QueueFetcherDebugBus_47_24__QueueFetcher_1_qIqValidReqState_MASK 0x00002000L
#define CPF_QueueFetcherDebugBus_47_24__QueueFetcher_1_qEopValidReqState_MASK 0x00004000L
#define CPF_QueueFetcherDebugBus_47_24__QueueFetcher_1_qConsumedRdPntr_neq_qPqWritePntr_MASK       \
  0x00008000L
#define CPF_QueueFetcherDebugBus_47_24__QueueFetcher_1_qConsumedRdPntr_eq_qHostRdPntr_MASK         \
  0x00010000L
#define CPF_QueueFetcherDebugBus_47_24__QueueFetcher_1_qPqEmpty_MASK 0x00020000L
#define CPF_QueueFetcherDebugBus_47_24__QueueFetcher_1_qPqRoqAvailCnt_neq_qPqRoqDepth_000_MASK     \
  0x00040000L
#define CPF_QueueFetcherDebugBus_47_24__QueueFetcher_1_qIbRoqAvailCnt_neq_qIbRoqDepth_000_MASK     \
  0x00080000L
#define CPF_QueueFetcherDebugBus_47_24__QueueFetcher_1_qIqRoqAvailCnt_neq_qIqRoqDepth_000_MASK     \
  0x00100000L
#define CPF_QueueFetcherDebugBus_47_24__QueueFetcher_1_qEopRoqAvailCnt_neq_qEopRoqDepth_000_MASK   \
  0x00200000L
#define CPF_QueueFetcherDebugBus_47_24__QueueFetcher_1_qPqRdPntrReportRts_MASK 0x00400000L
#define CPF_QueueFetcherDebugBus_47_24__QueueFetcher_1_qPqRptrTagCount_neq_0_MASK 0x00800000L
#define CPF_QueueFetcherDebugBus_47_24__Reserved0_MASK 0xff000000L

// CPF_QueueFetcherDebugBus_71_48
#define CPF_QueueFetcherDebugBus_71_48__QueueFetcher_2_qPqQueueSize_neq_0_MASK 0x00000001L
#define CPF_QueueFetcherDebugBus_71_48__QueueFetcher_2_qPqReadPntr_neq_qPqWritePntr_MASK 0x00000002L
#define CPF_QueueFetcherDebugBus_71_48__QueueFetcher_2_qPqWritePntr_le_qPqReadPntr_MASK 0x00000004L
#define CPF_QueueFetcherDebugBus_71_48__QueueFetcher_2_EopqQueueSize_neq_0_MASK 0x00000008L
#define CPF_QueueFetcherDebugBus_71_48__QueueFetcher_2_IqFetcherFifoEmpty_MASK 0x00000010L
#define CPF_QueueFetcherDebugBus_71_48__QueueFetcher_2_IqFetcherFifoFull_MASK 0x00000020L
#define CPF_QueueFetcherDebugBus_71_48__QueueFetcher_2_qIqBufSize_eq_0_MASK 0x00000040L
#define CPF_QueueFetcherDebugBus_71_48__QueueFetcher_2_qIbBufSize_neq_0_MASK 0x00000080L
#define CPF_QueueFetcherDebugBus_71_48__QueueFetcher_2_qConsumedIbRdPntr_neq_qPreCsmdIbRdPntr_MASK \
  0x00000100L
#define CPF_QueueFetcherDebugBus_71_48__QueueFetcher_2_qPreCsmdIbBufSize_eq_0_MASK 0x00000200L
#define CPF_QueueFetcherDebugBus_71_48__QueueFetcher_2_qConsumedIbBufSize_neq_0_MASK 0x00000400L
#define CPF_QueueFetcherDebugBus_71_48__QueueFetcher_2_qPqValidReqState_MASK 0x00000800L
#define CPF_QueueFetcherDebugBus_71_48__QueueFetcher_2_qIbValidReqState_MASK 0x00001000L
#define CPF_QueueFetcherDebugBus_71_48__QueueFetcher_2_qIqValidReqState_MASK 0x00002000L
#define CPF_QueueFetcherDebugBus_71_48__QueueFetcher_2_qEopValidReqState_MASK 0x00004000L
#define CPF_QueueFetcherDebugBus_71_48__QueueFetcher_2_qConsumedRdPntr_neq_qPqWritePntr_MASK       \
  0x00008000L
#define CPF_QueueFetcherDebugBus_71_48__QueueFetcher_2_qConsumedRdPntr_eq_qHostRdPntr_MASK         \
  0x00010000L
#define CPF_QueueFetcherDebugBus_71_48__QueueFetcher_2_qPqEmpty_MASK 0x00020000L
#define CPF_QueueFetcherDebugBus_71_48__QueueFetcher_2_qPqRoqAvailCnt_neq_qPqRoqDepth_000_MASK     \
  0x00040000L
#define CPF_QueueFetcherDebugBus_71_48__QueueFetcher_2_qIbRoqAvailCnt_neq_qIbRoqDepth_000_MASK     \
  0x00080000L
#define CPF_QueueFetcherDebugBus_71_48__QueueFetcher_2_qIqRoqAvailCnt_neq_qIqRoqDepth_000_MASK     \
  0x00100000L
#define CPF_QueueFetcherDebugBus_71_48__QueueFetcher_2_qEopRoqAvailCnt_neq_qEopRoqDepth_000_MASK   \
  0x00200000L
#define CPF_QueueFetcherDebugBus_71_48__QueueFetcher_2_qPqRdPntrReportRts_MASK 0x00400000L
#define CPF_QueueFetcherDebugBus_71_48__QueueFetcher_2_qPqRptrTagCount_neq_0_MASK 0x00800000L
#define CPF_QueueFetcherDebugBus_71_48__Reserved0_MASK 0xff000000L

// CPF_QueueFetcherDebugBus_95_72
#define CPF_QueueFetcherDebugBus_95_72__QueueFetcher_3_qPqQueueSize_neq_0_MASK 0x00000001L
#define CPF_QueueFetcherDebugBus_95_72__QueueFetcher_3_qPqReadPntr_neq_qPqWritePntr_MASK 0x00000002L
#define CPF_QueueFetcherDebugBus_95_72__QueueFetcher_3_qPqWritePntr_le_qPqReadPntr_MASK 0x00000004L
#define CPF_QueueFetcherDebugBus_95_72__QueueFetcher_3_EopqQueueSize_neq_0_MASK 0x00000008L
#define CPF_QueueFetcherDebugBus_95_72__QueueFetcher_3_IqFetcherFifoEmpty_MASK 0x00000010L
#define CPF_QueueFetcherDebugBus_95_72__QueueFetcher_3_IqFetcherFifoFull_MASK 0x00000020L
#define CPF_QueueFetcherDebugBus_95_72__QueueFetcher_3_qIqBufSize_eq_0_MASK 0x00000040L
#define CPF_QueueFetcherDebugBus_95_72__QueueFetcher_3_qIbBufSize_neq_0_MASK 0x00000080L
#define CPF_QueueFetcherDebugBus_95_72__QueueFetcher_3_qConsumedIbRdPntr_neq_qPreCsmdIbRdPntr_MASK \
  0x00000100L
#define CPF_QueueFetcherDebugBus_95_72__QueueFetcher_3_qPreCsmdIbBufSize_eq_0_MASK 0x00000200L
#define CPF_QueueFetcherDebugBus_95_72__QueueFetcher_3_qConsumedIbBufSize_neq_0_MASK 0x00000400L
#define CPF_QueueFetcherDebugBus_95_72__QueueFetcher_3_qPqValidReqState_MASK 0x00000800L
#define CPF_QueueFetcherDebugBus_95_72__QueueFetcher_3_qIbValidReqState_MASK 0x00001000L
#define CPF_QueueFetcherDebugBus_95_72__QueueFetcher_3_qIqValidReqState_MASK 0x00002000L
#define CPF_QueueFetcherDebugBus_95_72__QueueFetcher_3_qEopValidReqState_MASK 0x00004000L
#define CPF_QueueFetcherDebugBus_95_72__QueueFetcher_3_qConsumedRdPntr_neq_qPqWritePntr_MASK       \
  0x00008000L
#define CPF_QueueFetcherDebugBus_95_72__QueueFetcher_3_qConsumedRdPntr_eq_qHostRdPntr_MASK         \
  0x00010000L
#define CPF_QueueFetcherDebugBus_95_72__QueueFetcher_3_qPqEmpty_MASK 0x00020000L
#define CPF_QueueFetcherDebugBus_95_72__QueueFetcher_3_qPqRoqAvailCnt_neq_qPqRoqDepth_000_MASK     \
  0x00040000L
#define CPF_QueueFetcherDebugBus_95_72__QueueFetcher_3_qIbRoqAvailCnt_neq_qIbRoqDepth_000_MASK     \
  0x00080000L
#define CPF_QueueFetcherDebugBus_95_72__QueueFetcher_3_qIqRoqAvailCnt_neq_qIqRoqDepth_000_MASK     \
  0x00100000L
#define CPF_QueueFetcherDebugBus_95_72__QueueFetcher_3_qEopRoqAvailCnt_neq_qEopRoqDepth_000_MASK   \
  0x00200000L
#define CPF_QueueFetcherDebugBus_95_72__QueueFetcher_3_qPqRdPntrReportRts_MASK 0x00400000L
#define CPF_QueueFetcherDebugBus_95_72__QueueFetcher_3_qPqRptrTagCount_neq_0_MASK 0x00800000L
#define CPF_QueueFetcherDebugBus_95_72__Reserved0_MASK 0xff000000L

// CPF_QueueFetcherDebugBus_119_96
#define CPF_QueueFetcherDebugBus_119_96__QueueFetcher_4_qPqQueueSize_neq_0_MASK 0x00000001L
#define CPF_QueueFetcherDebugBus_119_96__QueueFetcher_4_qPqReadPntr_neq_qPqWritePntr_MASK          \
  0x00000002L
#define CPF_QueueFetcherDebugBus_119_96__QueueFetcher_4_qPqWritePntr_le_qPqReadPntr_MASK 0x00000004L
#define CPF_QueueFetcherDebugBus_119_96__QueueFetcher_4_EopqQueueSize_neq_0_MASK 0x00000008L
#define CPF_QueueFetcherDebugBus_119_96__QueueFetcher_4_IqFetcherFifoEmpty_MASK 0x00000010L
#define CPF_QueueFetcherDebugBus_119_96__QueueFetcher_4_IqFetcherFifoFull_MASK 0x00000020L
#define CPF_QueueFetcherDebugBus_119_96__QueueFetcher_4_qIqBufSize_eq_0_MASK 0x00000040L
#define CPF_QueueFetcherDebugBus_119_96__QueueFetcher_4_qIbBufSize_neq_0_MASK 0x00000080L
#define CPF_QueueFetcherDebugBus_119_96__QueueFetcher_4_qConsumedIbRdPntr_neq_qPreCsmdIbRdPntr_MASK \
  0x00000100L
#define CPF_QueueFetcherDebugBus_119_96__QueueFetcher_4_qPreCsmdIbBufSize_eq_0_MASK 0x00000200L
#define CPF_QueueFetcherDebugBus_119_96__QueueFetcher_4_qConsumedIbBufSize_neq_0_MASK 0x00000400L
#define CPF_QueueFetcherDebugBus_119_96__QueueFetcher_4_qPqValidReqState_MASK 0x00000800L
#define CPF_QueueFetcherDebugBus_119_96__QueueFetcher_4_qIbValidReqState_MASK 0x00001000L
#define CPF_QueueFetcherDebugBus_119_96__QueueFetcher_4_qIqValidReqState_MASK 0x00002000L
#define CPF_QueueFetcherDebugBus_119_96__QueueFetcher_4_qEopValidReqState_MASK 0x00004000L
#define CPF_QueueFetcherDebugBus_119_96__QueueFetcher_4_qConsumedRdPntr_neq_qPqWritePntr_MASK      \
  0x00008000L
#define CPF_QueueFetcherDebugBus_119_96__QueueFetcher_4_qConsumedRdPntr_eq_qHostRdPntr_MASK        \
  0x00010000L
#define CPF_QueueFetcherDebugBus_119_96__QueueFetcher_4_qPqEmpty_MASK 0x00020000L
#define CPF_QueueFetcherDebugBus_119_96__QueueFetcher_4_qPqRoqAvailCnt_neq_qPqRoqDepth_000_MASK    \
  0x00040000L
#define CPF_QueueFetcherDebugBus_119_96__QueueFetcher_4_qIbRoqAvailCnt_neq_qIbRoqDepth_000_MASK    \
  0x00080000L
#define CPF_QueueFetcherDebugBus_119_96__QueueFetcher_4_qIqRoqAvailCnt_neq_qIqRoqDepth_000_MASK    \
  0x00100000L
#define CPF_QueueFetcherDebugBus_119_96__QueueFetcher_4_qEopRoqAvailCnt_neq_qEopRoqDepth_000_MASK  \
  0x00200000L
#define CPF_QueueFetcherDebugBus_119_96__QueueFetcher_4_qPqRdPntrReportRts_MASK 0x00400000L
#define CPF_QueueFetcherDebugBus_119_96__QueueFetcher_4_qPqRptrTagCount_neq_0_MASK 0x00800000L
#define CPF_QueueFetcherDebugBus_119_96__Reserved0_MASK 0xff000000L

// CPF_QueueFetcherDebugBus_143_120
#define CPF_QueueFetcherDebugBus_143_120__QueueFetcher_5_qPqQueueSize_neq_0_MASK 0x00000001L
#define CPF_QueueFetcherDebugBus_143_120__QueueFetcher_5_qPqReadPntr_neq_qPqWritePntr_MASK         \
  0x00000002L
#define CPF_QueueFetcherDebugBus_143_120__QueueFetcher_5_qPqWritePntr_le_qPqReadPntr_MASK          \
  0x00000004L
#define CPF_QueueFetcherDebugBus_143_120__QueueFetcher_5_EopqQueueSize_neq_0_MASK 0x00000008L
#define CPF_QueueFetcherDebugBus_143_120__QueueFetcher_5_IqFetcherFifoEmpty_MASK 0x00000010L
#define CPF_QueueFetcherDebugBus_143_120__QueueFetcher_5_IqFetcherFifoFull_MASK 0x00000020L
#define CPF_QueueFetcherDebugBus_143_120__QueueFetcher_5_qIqBufSize_eq_0_MASK 0x00000040L
#define CPF_QueueFetcherDebugBus_143_120__QueueFetcher_5_qIbBufSize_neq_0_MASK 0x00000080L
#define CPF_QueueFetcherDebugBus_143_120__QueueFetcher_5_qConsumedIbRdPntr_neq_qPreCsmdIbRdPntr_MASK \
  0x00000100L
#define CPF_QueueFetcherDebugBus_143_120__QueueFetcher_5_qPreCsmdIbBufSize_eq_0_MASK 0x00000200L
#define CPF_QueueFetcherDebugBus_143_120__QueueFetcher_5_qConsumedIbBufSize_neq_0_MASK 0x00000400L
#define CPF_QueueFetcherDebugBus_143_120__QueueFetcher_5_qPqValidReqState_MASK 0x00000800L
#define CPF_QueueFetcherDebugBus_143_120__QueueFetcher_5_qIbValidReqState_MASK 0x00001000L
#define CPF_QueueFetcherDebugBus_143_120__QueueFetcher_5_qIqValidReqState_MASK 0x00002000L
#define CPF_QueueFetcherDebugBus_143_120__QueueFetcher_5_qEopValidReqState_MASK 0x00004000L
#define CPF_QueueFetcherDebugBus_143_120__QueueFetcher_5_qConsumedRdPntr_neq_qPqWritePntr_MASK     \
  0x00008000L
#define CPF_QueueFetcherDebugBus_143_120__QueueFetcher_5_qConsumedRdPntr_eq_qHostRdPntr_MASK       \
  0x00010000L
#define CPF_QueueFetcherDebugBus_143_120__QueueFetcher_5_qPqEmpty_MASK 0x00020000L
#define CPF_QueueFetcherDebugBus_143_120__QueueFetcher_5_qPqRoqAvailCnt_neq_qPqRoqDepth_000_MASK   \
  0x00040000L
#define CPF_QueueFetcherDebugBus_143_120__QueueFetcher_5_qIbRoqAvailCnt_neq_qIbRoqDepth_000_MASK   \
  0x00080000L
#define CPF_QueueFetcherDebugBus_143_120__QueueFetcher_5_qIqRoqAvailCnt_neq_qIqRoqDepth_000_MASK   \
  0x00100000L
#define CPF_QueueFetcherDebugBus_143_120__QueueFetcher_5_qEopRoqAvailCnt_neq_qEopRoqDepth_000_MASK \
  0x00200000L
#define CPF_QueueFetcherDebugBus_143_120__QueueFetcher_5_qPqRdPntrReportRts_MASK 0x00400000L
#define CPF_QueueFetcherDebugBus_143_120__QueueFetcher_5_qPqRptrTagCount_neq_0_MASK 0x00800000L
#define CPF_QueueFetcherDebugBus_143_120__Reserved0_MASK 0xff000000L

// CPF_QueueFetcherDebugBus_167_144
#define CPF_QueueFetcherDebugBus_167_144__QueueFetcher_6_qPqQueueSize_neq_0_MASK 0x00000001L
#define CPF_QueueFetcherDebugBus_167_144__QueueFetcher_6_qPqReadPntr_neq_qPqWritePntr_MASK         \
  0x00000002L
#define CPF_QueueFetcherDebugBus_167_144__QueueFetcher_6_qPqWritePntr_le_qPqReadPntr_MASK          \
  0x00000004L
#define CPF_QueueFetcherDebugBus_167_144__QueueFetcher_6_EopqQueueSize_neq_0_MASK 0x00000008L
#define CPF_QueueFetcherDebugBus_167_144__QueueFetcher_6_IqFetcherFifoEmpty_MASK 0x00000010L
#define CPF_QueueFetcherDebugBus_167_144__QueueFetcher_6_IqFetcherFifoFull_MASK 0x00000020L
#define CPF_QueueFetcherDebugBus_167_144__QueueFetcher_6_qIqBufSize_eq_0_MASK 0x00000040L
#define CPF_QueueFetcherDebugBus_167_144__QueueFetcher_6_qIbBufSize_neq_0_MASK 0x00000080L
#define CPF_QueueFetcherDebugBus_167_144__QueueFetcher_6_qConsumedIbRdPntr_neq_qPreCsmdIbRdPntr_MASK \
  0x00000100L
#define CPF_QueueFetcherDebugBus_167_144__QueueFetcher_6_qPreCsmdIbBufSize_eq_0_MASK 0x00000200L
#define CPF_QueueFetcherDebugBus_167_144__QueueFetcher_6_qConsumedIbBufSize_neq_0_MASK 0x00000400L
#define CPF_QueueFetcherDebugBus_167_144__QueueFetcher_6_qPqValidReqState_MASK 0x00000800L
#define CPF_QueueFetcherDebugBus_167_144__QueueFetcher_6_qIbValidReqState_MASK 0x00001000L
#define CPF_QueueFetcherDebugBus_167_144__QueueFetcher_6_qIqValidReqState_MASK 0x00002000L
#define CPF_QueueFetcherDebugBus_167_144__QueueFetcher_6_qEopValidReqState_MASK 0x00004000L
#define CPF_QueueFetcherDebugBus_167_144__QueueFetcher_6_qConsumedRdPntr_neq_qPqWritePntr_MASK     \
  0x00008000L
#define CPF_QueueFetcherDebugBus_167_144__QueueFetcher_6_qConsumedRdPntr_eq_qHostRdPntr_MASK       \
  0x00010000L
#define CPF_QueueFetcherDebugBus_167_144__QueueFetcher_6_qPqEmpty_MASK 0x00020000L
#define CPF_QueueFetcherDebugBus_167_144__QueueFetcher_6_qPqRoqAvailCnt_neq_qPqRoqDepth_000_MASK   \
  0x00040000L
#define CPF_QueueFetcherDebugBus_167_144__QueueFetcher_6_qIbRoqAvailCnt_neq_qIbRoqDepth_000_MASK   \
  0x00080000L
#define CPF_QueueFetcherDebugBus_167_144__QueueFetcher_6_qIqRoqAvailCnt_neq_qIqRoqDepth_000_MASK   \
  0x00100000L
#define CPF_QueueFetcherDebugBus_167_144__QueueFetcher_6_qEopRoqAvailCnt_neq_qEopRoqDepth_000_MASK \
  0x00200000L
#define CPF_QueueFetcherDebugBus_167_144__QueueFetcher_6_qPqRdPntrReportRts_MASK 0x00400000L
#define CPF_QueueFetcherDebugBus_167_144__QueueFetcher_6_qPqRptrTagCount_neq_0_MASK 0x00800000L
#define CPF_QueueFetcherDebugBus_167_144__Reserved0_MASK 0xff000000L

// CPF_QueueFetcherDebugBus_191_168
#define CPF_QueueFetcherDebugBus_191_168__QueueFetcher_7_qPqQueueSize_neq_0_MASK 0x00000001L
#define CPF_QueueFetcherDebugBus_191_168__QueueFetcher_7_qPqReadPntr_neq_qPqWritePntr_MASK         \
  0x00000002L
#define CPF_QueueFetcherDebugBus_191_168__QueueFetcher_7_qPqWritePntr_le_qPqReadPntr_MASK          \
  0x00000004L
#define CPF_QueueFetcherDebugBus_191_168__QueueFetcher_7_EopqQueueSize_neq_0_MASK 0x00000008L
#define CPF_QueueFetcherDebugBus_191_168__QueueFetcher_7_IqFetcherFifoEmpty_MASK 0x00000010L
#define CPF_QueueFetcherDebugBus_191_168__QueueFetcher_7_IqFetcherFifoFull_MASK 0x00000020L
#define CPF_QueueFetcherDebugBus_191_168__QueueFetcher_7_qIqBufSize_eq_0_MASK 0x00000040L
#define CPF_QueueFetcherDebugBus_191_168__QueueFetcher_7_qIbBufSize_neq_0_MASK 0x00000080L
#define CPF_QueueFetcherDebugBus_191_168__QueueFetcher_7_qConsumedIbRdPntr_neq_qPreCsmdIbRdPntr_MASK \
  0x00000100L
#define CPF_QueueFetcherDebugBus_191_168__QueueFetcher_7_qPreCsmdIbBufSize_eq_0_MASK 0x00000200L
#define CPF_QueueFetcherDebugBus_191_168__QueueFetcher_7_qConsumedIbBufSize_neq_0_MASK 0x00000400L
#define CPF_QueueFetcherDebugBus_191_168__QueueFetcher_7_qPqValidReqState_MASK 0x00000800L
#define CPF_QueueFetcherDebugBus_191_168__QueueFetcher_7_qIbValidReqState_MASK 0x00001000L
#define CPF_QueueFetcherDebugBus_191_168__QueueFetcher_7_qIqValidReqState_MASK 0x00002000L
#define CPF_QueueFetcherDebugBus_191_168__QueueFetcher_7_qEopValidReqState_MASK 0x00004000L
#define CPF_QueueFetcherDebugBus_191_168__QueueFetcher_7_qConsumedRdPntr_neq_qPqWritePntr_MASK     \
  0x00008000L
#define CPF_QueueFetcherDebugBus_191_168__QueueFetcher_7_qConsumedRdPntr_eq_qHostRdPntr_MASK       \
  0x00010000L
#define CPF_QueueFetcherDebugBus_191_168__QueueFetcher_7_qPqEmpty_MASK 0x00020000L
#define CPF_QueueFetcherDebugBus_191_168__QueueFetcher_7_qPqRoqAvailCnt_neq_qPqRoqDepth_000_MASK   \
  0x00040000L
#define CPF_QueueFetcherDebugBus_191_168__QueueFetcher_7_qIbRoqAvailCnt_neq_qIbRoqDepth_000_MASK   \
  0x00080000L
#define CPF_QueueFetcherDebugBus_191_168__QueueFetcher_7_qIqRoqAvailCnt_neq_qIqRoqDepth_000_MASK   \
  0x00100000L
#define CPF_QueueFetcherDebugBus_191_168__QueueFetcher_7_qEopRoqAvailCnt_neq_qEopRoqDepth_000_MASK \
  0x00200000L
#define CPF_QueueFetcherDebugBus_191_168__QueueFetcher_7_qPqRdPntrReportRts_MASK 0x00400000L
#define CPF_QueueFetcherDebugBus_191_168__QueueFetcher_7_qPqRptrTagCount_neq_0_MASK 0x00800000L
#define CPF_QueueFetcherDebugBus_191_168__Reserved0_MASK 0xff000000L

// CPF_HqdQueMngrDebugBus_23_0
#define CPF_HqdQueMngrDebugBus_23_0__HqdQueMngr_0_qQueueAvailable0_MASK 0x00000001L
#define CPF_HqdQueMngrDebugBus_23_0__HqdQueMngr_0_qQueueAvailable1_MASK 0x00000002L
#define CPF_HqdQueMngrDebugBus_23_0__HqdQueMngr_0_qQueueAvailable2_MASK 0x00000004L
#define CPF_HqdQueMngrDebugBus_23_0__HqdQueMngr_0_qQueueAvailable3_MASK 0x00000008L
#define CPF_HqdQueMngrDebugBus_23_0__HqdQueMngr_0_qQueueAvailable4_MASK 0x00000010L
#define CPF_HqdQueMngrDebugBus_23_0__HqdQueMngr_0_qQueueAvailable5_MASK 0x00000020L
#define CPF_HqdQueMngrDebugBus_23_0__HqdQueMngr_0_qQueueAvailable6_MASK 0x00000040L
#define CPF_HqdQueMngrDebugBus_23_0__HqdQueMngr_0_qQueueAvailable7_MASK 0x00000080L
#define CPF_HqdQueMngrDebugBus_23_0__HqdQueMngr_0_qMappedQueue_MASK 0x00000700L
#define CPF_HqdQueMngrDebugBus_23_0__HqdQueMngr_0_qQueueState_MASK 0x0000f800L
#define CPF_HqdQueMngrDebugBus_23_0__HqdQueMngr_1_qQueueAvailable0_MASK 0x00010000L
#define CPF_HqdQueMngrDebugBus_23_0__HqdQueMngr_1_qQueueAvailable1_MASK 0x00020000L
#define CPF_HqdQueMngrDebugBus_23_0__HqdQueMngr_1_qQueueAvailable2_MASK 0x00040000L
#define CPF_HqdQueMngrDebugBus_23_0__HqdQueMngr_1_qQueueAvailable3_MASK 0x00080000L
#define CPF_HqdQueMngrDebugBus_23_0__HqdQueMngr_1_qQueueAvailable4_MASK 0x00100000L
#define CPF_HqdQueMngrDebugBus_23_0__HqdQueMngr_1_qQueueAvailable5_MASK 0x00200000L
#define CPF_HqdQueMngrDebugBus_23_0__HqdQueMngr_1_qQueueAvailable6_MASK 0x00400000L
#define CPF_HqdQueMngrDebugBus_23_0__HqdQueMngr_1_qQueueAvailable7_MASK 0x00800000L
#define CPF_HqdQueMngrDebugBus_23_0__Reserved0_MASK 0xff000000L

// CPF_HqdQueMngrDebugBus_47_24
#define CPF_HqdQueMngrDebugBus_47_24__HqdQueMngr_1_qMappedQueue_MASK 0x00000007L
#define CPF_HqdQueMngrDebugBus_47_24__HqdQueMngr_1_qQueueState_MASK 0x000000f8L
#define CPF_HqdQueMngrDebugBus_47_24__HqdQueMngr_2_qQueueAvailable0_MASK 0x00000100L
#define CPF_HqdQueMngrDebugBus_47_24__HqdQueMngr_2_qQueueAvailable1_MASK 0x00000200L
#define CPF_HqdQueMngrDebugBus_47_24__HqdQueMngr_2_qQueueAvailable2_MASK 0x00000400L
#define CPF_HqdQueMngrDebugBus_47_24__HqdQueMngr_2_qQueueAvailable3_MASK 0x00000800L
#define CPF_HqdQueMngrDebugBus_47_24__HqdQueMngr_2_qQueueAvailable4_MASK 0x00001000L
#define CPF_HqdQueMngrDebugBus_47_24__HqdQueMngr_2_qQueueAvailable5_MASK 0x00002000L
#define CPF_HqdQueMngrDebugBus_47_24__HqdQueMngr_2_qQueueAvailable6_MASK 0x00004000L
#define CPF_HqdQueMngrDebugBus_47_24__HqdQueMngr_2_qQueueAvailable7_MASK 0x00008000L
#define CPF_HqdQueMngrDebugBus_47_24__HqdQueMngr_2_qMappedQueue_MASK 0x00070000L
#define CPF_HqdQueMngrDebugBus_47_24__HqdQueMngr_2_qQueueState_MASK 0x00f80000L
#define CPF_HqdQueMngrDebugBus_47_24__Reserved0_MASK 0xff000000L

// CPF_HqdQueMngrDebugBus_71_48
#define CPF_HqdQueMngrDebugBus_71_48__HqdQueMngr_3_qQueueAvailable0_MASK 0x00000001L
#define CPF_HqdQueMngrDebugBus_71_48__HqdQueMngr_3_qQueueAvailable1_MASK 0x00000002L
#define CPF_HqdQueMngrDebugBus_71_48__HqdQueMngr_3_qQueueAvailable2_MASK 0x00000004L
#define CPF_HqdQueMngrDebugBus_71_48__HqdQueMngr_3_qQueueAvailable3_MASK 0x00000008L
#define CPF_HqdQueMngrDebugBus_71_48__HqdQueMngr_3_qQueueAvailable4_MASK 0x00000010L
#define CPF_HqdQueMngrDebugBus_71_48__HqdQueMngr_3_qQueueAvailable5_MASK 0x00000020L
#define CPF_HqdQueMngrDebugBus_71_48__HqdQueMngr_3_qQueueAvailable6_MASK 0x00000040L
#define CPF_HqdQueMngrDebugBus_71_48__HqdQueMngr_3_qQueueAvailable7_MASK 0x00000080L
#define CPF_HqdQueMngrDebugBus_71_48__HqdQueMngr_3_qMappedQueue_MASK 0x00000700L
#define CPF_HqdQueMngrDebugBus_71_48__HqdQueMngr_3_qQueueState_MASK 0x0000f800L
#define CPF_HqdQueMngrDebugBus_71_48__HqdQueMngr_4_qQueueAvailable0_MASK 0x00010000L
#define CPF_HqdQueMngrDebugBus_71_48__HqdQueMngr_4_qQueueAvailable1_MASK 0x00020000L
#define CPF_HqdQueMngrDebugBus_71_48__HqdQueMngr_4_qQueueAvailable2_MASK 0x00040000L
#define CPF_HqdQueMngrDebugBus_71_48__HqdQueMngr_4_qQueueAvailable3_MASK 0x00080000L
#define CPF_HqdQueMngrDebugBus_71_48__HqdQueMngr_4_qQueueAvailable4_MASK 0x00100000L
#define CPF_HqdQueMngrDebugBus_71_48__HqdQueMngr_4_qQueueAvailable5_MASK 0x00200000L
#define CPF_HqdQueMngrDebugBus_71_48__HqdQueMngr_4_qQueueAvailable6_MASK 0x00400000L
#define CPF_HqdQueMngrDebugBus_71_48__HqdQueMngr_4_qQueueAvailable7_MASK 0x00800000L
#define CPF_HqdQueMngrDebugBus_71_48__Reserved0_MASK 0xff000000L

// CPF_HqdQueMngrDebugBus_95_72
#define CPF_HqdQueMngrDebugBus_95_72__HqdQueMngr_4_qMappedQueue_MASK 0x00000007L
#define CPF_HqdQueMngrDebugBus_95_72__HqdQueMngr_4_qQueueState_MASK 0x000000f8L
#define CPF_HqdQueMngrDebugBus_95_72__HqdQueMngr_5_qQueueAvailable0_MASK 0x00000100L
#define CPF_HqdQueMngrDebugBus_95_72__HqdQueMngr_5_qQueueAvailable1_MASK 0x00000200L
#define CPF_HqdQueMngrDebugBus_95_72__HqdQueMngr_5_qQueueAvailable2_MASK 0x00000400L
#define CPF_HqdQueMngrDebugBus_95_72__HqdQueMngr_5_qQueueAvailable3_MASK 0x00000800L
#define CPF_HqdQueMngrDebugBus_95_72__HqdQueMngr_5_qQueueAvailable4_MASK 0x00001000L
#define CPF_HqdQueMngrDebugBus_95_72__HqdQueMngr_5_qQueueAvailable5_MASK 0x00002000L
#define CPF_HqdQueMngrDebugBus_95_72__HqdQueMngr_5_qQueueAvailable6_MASK 0x00004000L
#define CPF_HqdQueMngrDebugBus_95_72__HqdQueMngr_5_qQueueAvailable7_MASK 0x00008000L
#define CPF_HqdQueMngrDebugBus_95_72__HqdQueMngr_5_qMappedQueue_MASK 0x00070000L
#define CPF_HqdQueMngrDebugBus_95_72__HqdQueMngr_5_qQueueState_MASK 0x00f80000L
#define CPF_HqdQueMngrDebugBus_95_72__Reserved0_MASK 0xff000000L

// CPF_HqdQueMngrDebugBus_119_96
#define CPF_HqdQueMngrDebugBus_119_96__HqdQueMngr_6_qQueueAvailable0_MASK 0x00000001L
#define CPF_HqdQueMngrDebugBus_119_96__HqdQueMngr_6_qQueueAvailable1_MASK 0x00000002L
#define CPF_HqdQueMngrDebugBus_119_96__HqdQueMngr_6_qQueueAvailable2_MASK 0x00000004L
#define CPF_HqdQueMngrDebugBus_119_96__HqdQueMngr_6_qQueueAvailable3_MASK 0x00000008L
#define CPF_HqdQueMngrDebugBus_119_96__HqdQueMngr_6_qQueueAvailable4_MASK 0x00000010L
#define CPF_HqdQueMngrDebugBus_119_96__HqdQueMngr_6_qQueueAvailable5_MASK 0x00000020L
#define CPF_HqdQueMngrDebugBus_119_96__HqdQueMngr_6_qQueueAvailable6_MASK 0x00000040L
#define CPF_HqdQueMngrDebugBus_119_96__HqdQueMngr_6_qQueueAvailable7_MASK 0x00000080L
#define CPF_HqdQueMngrDebugBus_119_96__HqdQueMngr_6_qMappedQueue_MASK 0x00000700L
#define CPF_HqdQueMngrDebugBus_119_96__HqdQueMngr_6_qQueueState_MASK 0x0000f800L
#define CPF_HqdQueMngrDebugBus_119_96__HqdQueMngr_7_qQueueAvailable0_MASK 0x00010000L
#define CPF_HqdQueMngrDebugBus_119_96__HqdQueMngr_7_qQueueAvailable1_MASK 0x00020000L
#define CPF_HqdQueMngrDebugBus_119_96__HqdQueMngr_7_qQueueAvailable2_MASK 0x00040000L
#define CPF_HqdQueMngrDebugBus_119_96__HqdQueMngr_7_qQueueAvailable3_MASK 0x00080000L
#define CPF_HqdQueMngrDebugBus_119_96__HqdQueMngr_7_qQueueAvailable4_MASK 0x00100000L
#define CPF_HqdQueMngrDebugBus_119_96__HqdQueMngr_7_qQueueAvailable5_MASK 0x00200000L
#define CPF_HqdQueMngrDebugBus_119_96__HqdQueMngr_7_qQueueAvailable6_MASK 0x00400000L
#define CPF_HqdQueMngrDebugBus_119_96__HqdQueMngr_7_qQueueAvailable7_MASK 0x00800000L
#define CPF_HqdQueMngrDebugBus_119_96__Reserved0_MASK 0xff000000L

// CPF_HqdQueMngrDebugBus_127_120
#define CPF_HqdQueMngrDebugBus_127_120__HqdQueMngr_7_qMappedQueue_MASK 0x00000007L
#define CPF_HqdQueMngrDebugBus_127_120__HqdQueMngr_7_qQueueState_MASK 0x000000f8L
#define CPF_HqdQueMngrDebugBus_127_120__HqdArbitrateDebugBus_11_0_MASK 0x000fff00L
#define CPF_HqdQueMngrDebugBus_127_120__Reserved0_MASK 0xfff00000L

// CPF_HqdRoqCmdQueDebugBus_23_0
#define CPF_HqdRoqCmdQueDebugBus_23_0__Mec1_HqdRoqThreadDebugBus0_MASK 0x00000fffL
#define CPF_HqdRoqCmdQueDebugBus_23_0__Mec1_HqdRoqThreadDebugBus1_MASK 0x00fff000L
#define CPF_HqdRoqCmdQueDebugBus_23_0__Reserved0_MASK 0xff000000L

// CPF_HqdRoqCmdQueDebugBus_47_24
#define CPF_HqdRoqCmdQueDebugBus_47_24__Mec1_HqdRoqThreadDebugBus2_MASK 0x00000fffL
#define CPF_HqdRoqCmdQueDebugBus_47_24__Mec1_HqdRoqThreadDebugBus3_MASK 0x00fff000L
#define CPF_HqdRoqCmdQueDebugBus_47_24__Reserved0_MASK 0xff000000L

// CPF_HqdRoqCmdQueDebugBus_71_48
#define CPF_HqdRoqCmdQueDebugBus_71_48__Mec1_qRoQueueFree0_MASK 0x0000000fL
#define CPF_HqdRoqCmdQueDebugBus_71_48__Mec1_qRoQueueFree1_MASK 0x000000f0L
#define CPF_HqdRoqCmdQueDebugBus_71_48__Mec1_qRoQueueFree2_MASK 0x00000f00L
#define CPF_HqdRoqCmdQueDebugBus_71_48__Mec1_qRoQueueFree3_MASK 0x0000f000L
#define CPF_HqdRoqCmdQueDebugBus_71_48__Mec1_qRoQueueSend0_MASK 0x000f0000L
#define CPF_HqdRoqCmdQueDebugBus_71_48__Mec1_qRoQueueSend1_MASK 0x00f00000L
#define CPF_HqdRoqCmdQueDebugBus_71_48__Reserved0_MASK 0xff000000L

// CPF_HqdRoqCmdQueDebugBus_95_72
#define CPF_HqdRoqCmdQueDebugBus_95_72__Mec1_HqdRoqThreadDebugBusqRoQueueSend2_MASK 0x0000000fL
#define CPF_HqdRoqCmdQueDebugBus_95_72__Mec1_HqdRoqThreadDebugBusqRoQueueSend3_MASK 0x000000f0L
#define CPF_HqdRoqCmdQueDebugBus_95_72__Mec1_HqdRoqThreadDebugBusPipeSelect_MASK 0x00000300L
#define CPF_HqdRoqCmdQueDebugBus_95_72__Mec2_HqdRoqThreadDebugBus0_MASK 0x003ffc00L
#define CPF_HqdRoqCmdQueDebugBus_95_72__Mec2_HqdRoqThreadDebugBus1_1_0_MASK 0x00c00000L
#define CPF_HqdRoqCmdQueDebugBus_95_72__Reserved0_MASK 0xff000000L

// CPF_HqdRoqCmdQueDebugBus_119_96
#define CPF_HqdRoqCmdQueDebugBus_119_96__Mec2_HqdRoqThreadDebugBus1_11_2_MASK 0x000003ffL
#define CPF_HqdRoqCmdQueDebugBus_119_96__Mec2_HqdRoqThreadDebugBus2_MASK 0x003ffc00L
#define CPF_HqdRoqCmdQueDebugBus_119_96__Mec2_HqdRoqThreadDebugBus3_1_0_MASK 0x00c00000L
#define CPF_HqdRoqCmdQueDebugBus_119_96__Reserved0_MASK 0xff000000L

// CPF_HqdRoqCmdQueDebugBus_143_120
#define CPF_HqdRoqCmdQueDebugBus_143_120__Mec2_HqdRoqThreadDebugBus3_11_2_MASK 0x000003ffL
#define CPF_HqdRoqCmdQueDebugBus_143_120__Mec2_qRoQueueFree0_MASK 0x00003c00L
#define CPF_HqdRoqCmdQueDebugBus_143_120__Mec2_qRoQueueFree1_MASK 0x0003c000L
#define CPF_HqdRoqCmdQueDebugBus_143_120__Mec2_qRoQueueFree2_MASK 0x003c0000L
#define CPF_HqdRoqCmdQueDebugBus_143_120__Mec2_qRoQueueFree3_1_0_MASK 0x00c00000L
#define CPF_HqdRoqCmdQueDebugBus_143_120__Reserved0_MASK 0xff000000L

// CPF_HqdRoqCmdQueDebugBus_163_144
#define CPF_HqdRoqCmdQueDebugBus_163_144__Mec2_qRoQueueFree3_3_2_MASK 0x00000003L
#define CPF_HqdRoqCmdQueDebugBus_163_144__Mec2_qRoQueueSend0_MASK 0x0000003cL
#define CPF_HqdRoqCmdQueDebugBus_163_144__Mec2_qRoQueueSend1_MASK 0x000003c0L
#define CPF_HqdRoqCmdQueDebugBus_163_144__Mec2_HqdRoqThreadDebugBusqRoQueueSend2_MASK 0x00003c00L
#define CPF_HqdRoqCmdQueDebugBus_163_144__Mec2_HqdRoqThreadDebugBusqRoQueueSend3_MASK 0x0003c000L
#define CPF_HqdRoqCmdQueDebugBus_163_144__Mec2_HqdRoqThreadDebugBusPipeSelect_MASK 0x000c0000L
#define CPF_HqdRoqCmdQueDebugBus_163_144__Reserved0_MASK 0xfff00000L

// CPF_HqdRoqAlignDebugBus
#define CPF_HqdRoqAlignDebugBus__Mec1_qDuplicateMaskError_MASK 0x00000001L
#define CPF_HqdRoqAlignDebugBus__Mec1_qBufferDeallocCount_neq_0_MASK 0x00000002L
#define CPF_HqdRoqAlignDebugBus__Mec1_ScratchMaskRts_MASK 0x00000004L
#define CPF_HqdRoqAlignDebugBus__Mec1_BufOutEmpty_MASK 0x00000008L
#define CPF_HqdRoqAlignDebugBus__Mec1_BufOutFull_MASK 0x00000010L
#define CPF_HqdRoqAlignDebugBus__Mec1_BufferEmpty_MASK 0x00000020L
#define CPF_HqdRoqAlignDebugBus__Mec1_BufferFull_MASK 0x00000040L
#define CPF_HqdRoqAlignDebugBus__Mec1_qBufferOverFlowError_MASK 0x00000080L
#define CPF_HqdRoqAlignDebugBus__Mec1_qRdRetSendCnt_neq_0_MASK 0x00000100L
#define CPF_HqdRoqAlignDebugBus__Mec2_qDuplicateMaskError_MASK 0x00000200L
#define CPF_HqdRoqAlignDebugBus__Mec2_qBufferDeallocCount_neq_0_MASK 0x00000400L
#define CPF_HqdRoqAlignDebugBus__Mec2_ScratchMaskRts_MASK 0x00000800L
#define CPF_HqdRoqAlignDebugBus__Mec2_BufOutEmpty_MASK 0x00001000L
#define CPF_HqdRoqAlignDebugBus__Mec2_BufOutFull_MASK 0x00002000L
#define CPF_HqdRoqAlignDebugBus__Mec2_BufferEmpty_MASK 0x00004000L
#define CPF_HqdRoqAlignDebugBus__Mec2_BufferFull_MASK 0x00008000L
#define CPF_HqdRoqAlignDebugBus__Mec2_qBufferOverFlowError_MASK 0x00010000L
#define CPF_HqdRoqAlignDebugBus__Mec2_qRdRetSendCnt_neq_0_MASK 0x00020000L
#define CPF_HqdRoqAlignDebugBus__Reserved0_MASK 0xfffc0000L

// CPF_Roq_StQueue_Align_DebugBus
#define CPF_Roq_StQueue_Align_DebugBus__qDuplicateMaskError_MASK 0x00000001L
#define CPF_Roq_StQueue_Align_DebugBus__qBufferDeallocCount_neq_0_MASK 0x00000002L
#define CPF_Roq_StQueue_Align_DebugBus__ScratchMaskRts_MASK 0x00000004L
#define CPF_Roq_StQueue_Align_DebugBus__BufOutEmpty_MASK 0x00000008L
#define CPF_Roq_StQueue_Align_DebugBus__BufOutFull_MASK 0x00000010L
#define CPF_Roq_StQueue_Align_DebugBus__BufferEmpty_MASK 0x00000020L
#define CPF_Roq_StQueue_Align_DebugBus__BufferFull_MASK 0x00000040L
#define CPF_Roq_StQueue_Align_DebugBus__qBufferOverFlowError_MASK 0x00000080L
#define CPF_Roq_StQueue_Align_DebugBus__qRdRetSendCnt_neq_0_MASK 0x00000100L
#define CPF_Roq_StQueue_Align_DebugBus__Reserved1_MASK 0x0000fe00L
#define CPF_Roq_StQueue_Align_DebugBus__qStqAvailCnt_R2_neq_qStqMaxCnt_R2_MASK 0x00010000L
#define CPF_Roq_StQueue_Align_DebugBus__qStqAvailCnt_R1_neq_qStqMaxCnt_R1_MASK 0x00020000L
#define CPF_Roq_StQueue_Align_DebugBus__qStqAvailCnt_R0_neq_qStqMaxCnt_R0_MASK 0x00040000L
#define CPF_Roq_StQueue_Align_DebugBus__qRingIdState_MASK 0x00180000L
#define CPF_Roq_StQueue_Align_DebugBus__StqRts_R2_MASK 0x00200000L
#define CPF_Roq_StQueue_Align_DebugBus__StqRts_R1_MASK 0x00400000L
#define CPF_Roq_StQueue_Align_DebugBus__StqRts_R0_MASK 0x00800000L
#define CPF_Roq_StQueue_Align_DebugBus__Reserved0_MASK 0xff000000L

// CPF_RoqCmdQueueDebugBus_23_0
#define CPF_RoqCmdQueueDebugBus_23_0__qI2_RealAvailCntQueue_R2_neq_qI2_MaxCntQueue_R2_MASK         \
  0x00000001L
#define CPF_RoqCmdQueueDebugBus_23_0__qI2_RealAvailCntQueue_R1_neq_qI2_MaxCntQueue_R1_MASK         \
  0x00000002L
#define CPF_RoqCmdQueueDebugBus_23_0__qI2_RealAvailCntQueue_R0_neq_qI2_MaxCntQueue_R0_MASK         \
  0x00000004L
#define CPF_RoqCmdQueueDebugBus_23_0__qI1_RealAvailCntQueue_R2_neq_qI1_MaxCntQueue_R2_MASK         \
  0x00000008L
#define CPF_RoqCmdQueueDebugBus_23_0__qI1_RealAvailCntQueue_R1_neq_qI1_MaxCntQueue_R1_MASK         \
  0x00000010L
#define CPF_RoqCmdQueueDebugBus_23_0__qI1_RealAvailCntQueue_R0_neq_qI1_MaxCntQueue_R0_MASK         \
  0x00000020L
#define CPF_RoqCmdQueueDebugBus_23_0__qRb_RealAvailCntQueue_R2_neq_qRb_MaxCntQueue_R2_MASK         \
  0x00000040L
#define CPF_RoqCmdQueueDebugBus_23_0__qRb_RealAvailCntQueue_R1_neq_qRb_MaxCntQueue_R1_MASK         \
  0x00000080L
#define CPF_RoqCmdQueueDebugBus_23_0__qRb_RealAvailCntQueue_R0_neq_qRb_MaxCntQueue_R0_MASK         \
  0x00000100L
#define CPF_RoqCmdQueueDebugBus_23_0__Reserved1_MASK 0x00007e00L
#define CPF_RoqCmdQueueDebugBus_23_0__qRingIdState_MASK 0x00018000L
#define CPF_RoqCmdQueueDebugBus_23_0__qI2_SlipCntQueue_R2_neq_0_MASK 0x00020000L
#define CPF_RoqCmdQueueDebugBus_23_0__qI2_SlipCntQueue_R1_neq_0_MASK 0x00040000L
#define CPF_RoqCmdQueueDebugBus_23_0__qI2_SlipCntQueue_R0_neq_0_MASK 0x00080000L
#define CPF_RoqCmdQueueDebugBus_23_0__qI1_SlipCntQueue_R2_neq_0_MASK 0x00100000L
#define CPF_RoqCmdQueueDebugBus_23_0__qI1_SlipCntQueue_R1_neq_0_MASK 0x00200000L
#define CPF_RoqCmdQueueDebugBus_23_0__qI1_SlipCntQueue_R0_neq_0_MASK 0x00400000L
#define CPF_RoqCmdQueueDebugBus_23_0__qRb_SlipCntQueue_R2_neq_0_MASK 0x00800000L
#define CPF_RoqCmdQueueDebugBus_23_0__Reserved0_MASK 0xff000000L

// CPF_RoqCmdQueueDebugBus_47_24
#define CPF_RoqCmdQueueDebugBus_47_24__qRb_SlipCntQueue_R1_neq_0_MASK 0x00000001L
#define CPF_RoqCmdQueueDebugBus_47_24__qRb_SlipCntQueue_R0_neq_0_MASK 0x00000002L
#define CPF_RoqCmdQueueDebugBus_47_24__I2_QueueRts_R2_MASK 0x00000004L
#define CPF_RoqCmdQueueDebugBus_47_24__I2_QueueRts_R1_MASK 0x00000008L
#define CPF_RoqCmdQueueDebugBus_47_24__I2_QueueRts_R0_MASK 0x00000010L
#define CPF_RoqCmdQueueDebugBus_47_24__I1_QueueRts_R2_MASK 0x00000020L
#define CPF_RoqCmdQueueDebugBus_47_24__I1_QueueRts_R1_MASK 0x00000040L
#define CPF_RoqCmdQueueDebugBus_47_24__I1_QueueRts_R0_MASK 0x00000080L
#define CPF_RoqCmdQueueDebugBus_47_24__Rb_QueueRts_R2_MASK 0x00000100L
#define CPF_RoqCmdQueueDebugBus_47_24__Rb_QueueRts_R1_MASK 0x00000200L
#define CPF_RoqCmdQueueDebugBus_47_24__Rb_QueueRts_R0_MASK 0x00000400L
#define CPF_RoqCmdQueueDebugBus_47_24__Reserved0_MASK 0xfffff800L

// CPF_RoqCnstQueueDebugBus_23_0
#define CPF_RoqCnstQueueDebugBus_23_0__qI2_RealAvailCntQueue_R2_neq_qI2_MaxCntQueue_R2_MASK        \
  0x00000001L
#define CPF_RoqCnstQueueDebugBus_23_0__qI2_RealAvailCntQueue_R1_neq_qI2_MaxCntQueue_R1_MASK        \
  0x00000002L
#define CPF_RoqCnstQueueDebugBus_23_0__qI2_RealAvailCntQueue_R0_neq_qI2_MaxCntQueue_R0_MASK        \
  0x00000004L
#define CPF_RoqCnstQueueDebugBus_23_0__qI1_RealAvailCntQueue_R2_neq_qI1_MaxCntQueue_R2_MASK        \
  0x00000008L
#define CPF_RoqCnstQueueDebugBus_23_0__qI1_RealAvailCntQueue_R1_neq_qI1_MaxCntQueue_R1_MASK        \
  0x00000010L
#define CPF_RoqCnstQueueDebugBus_23_0__qI1_RealAvailCntQueue_R0_neq_qI1_MaxCntQueue_R0_MASK        \
  0x00000020L
#define CPF_RoqCnstQueueDebugBus_23_0__qRb_RealAvailCntQueue_R2_neq_qRb_MaxCntQueue_R2_MASK        \
  0x00000040L
#define CPF_RoqCnstQueueDebugBus_23_0__qRb_RealAvailCntQueue_R1_neq_qRb_MaxCntQueue_R1_MASK        \
  0x00000080L
#define CPF_RoqCnstQueueDebugBus_23_0__qRb_RealAvailCntQueue_R0_neq_qRb_MaxCntQueue_R0_MASK        \
  0x00000100L
#define CPF_RoqCnstQueueDebugBus_23_0__Reserved1_MASK 0x00007e00L
#define CPF_RoqCnstQueueDebugBus_23_0__qRingIdState_MASK 0x00018000L
#define CPF_RoqCnstQueueDebugBus_23_0__qI2_SlipCntQueue_R2_neq_0_MASK 0x00020000L
#define CPF_RoqCnstQueueDebugBus_23_0__qI2_SlipCntQueue_R1_neq_0_MASK 0x00040000L
#define CPF_RoqCnstQueueDebugBus_23_0__qI2_SlipCntQueue_R0_neq_0_MASK 0x00080000L
#define CPF_RoqCnstQueueDebugBus_23_0__qI1_SlipCntQueue_R2_neq_0_MASK 0x00100000L
#define CPF_RoqCnstQueueDebugBus_23_0__qI1_SlipCntQueue_R1_neq_0_MASK 0x00200000L
#define CPF_RoqCnstQueueDebugBus_23_0__qI1_SlipCntQueue_R0_neq_0_MASK 0x00400000L
#define CPF_RoqCnstQueueDebugBus_23_0__qRb_SlipCntQueue_R2_neq_0_MASK 0x00800000L
#define CPF_RoqCnstQueueDebugBus_23_0__Reserved0_MASK 0xff000000L

// CPF_RoqCnstQueueDebugBus_47_24
#define CPF_RoqCnstQueueDebugBus_47_24__qRb_SlipCntQueue_R1_neq_0_MASK 0x00000001L
#define CPF_RoqCnstQueueDebugBus_47_24__qRb_SlipCntQueue_R0_neq_0_MASK 0x00000002L
#define CPF_RoqCnstQueueDebugBus_47_24__I2_QueueRts_R2_MASK 0x00000004L
#define CPF_RoqCnstQueueDebugBus_47_24__I2_QueueRts_R1_MASK 0x00000008L
#define CPF_RoqCnstQueueDebugBus_47_24__I2_QueueRts_R0_MASK 0x00000010L
#define CPF_RoqCnstQueueDebugBus_47_24__I1_QueueRts_R2_MASK 0x00000020L
#define CPF_RoqCnstQueueDebugBus_47_24__I1_QueueRts_R1_MASK 0x00000040L
#define CPF_RoqCnstQueueDebugBus_47_24__I1_QueueRts_R0_MASK 0x00000080L
#define CPF_RoqCnstQueueDebugBus_47_24__Rb_QueueRts_R2_MASK 0x00000100L
#define CPF_RoqCnstQueueDebugBus_47_24__Rb_QueueRts_R1_MASK 0x00000200L
#define CPF_RoqCnstQueueDebugBus_47_24__Rb_QueueRts_R0_MASK 0x00000400L
#define CPF_RoqCnstQueueDebugBus_47_24__Reserved0_MASK 0xfffff800L

// CPF_WrPntrPollDebugBus_31_8
#define CPF_WrPntrPollDebugBus_31_8__qMeId_MASK 0x00000001L
#define CPF_WrPntrPollDebugBus_31_8__startPollAll_MASK 0x00000002L
#define CPF_WrPntrPollDebugBus_31_8__queueActive_MASK 0x00000004L
#define CPF_WrPntrPollDebugBus_31_8__qWptrPollBusy_MASK 0x00000008L
#define CPF_WrPntrPollDebugBus_31_8__oWPP_TC_rdreq_rts_MASK 0x00000010L
#define CPF_WrPntrPollDebugBus_31_8__iWPP_TC_rdreq_rtr_MASK 0x00000020L
#define CPF_WrPntrPollDebugBus_31_8__IncrWptrPollCount_MASK 0x00000040L
#define CPF_WrPntrPollDebugBus_31_8__TcWppTarget_MASK 0x00000080L
#define CPF_WrPntrPollDebugBus_31_8__qWrPntrPollValid_MASK 0x00000100L
#define CPF_WrPntrPollDebugBus_31_8__qWrPntrPollMeId_MASK 0x00000600L
#define CPF_WrPntrPollDebugBus_31_8__qWrPntrPollPipeId_MASK 0x00001800L
#define CPF_WrPntrPollDebugBus_31_8__qWrPntrPollQueueId_MASK 0x0000e000L
#define CPF_WrPntrPollDebugBus_31_8__qWppFifoState_MASK 0x00030000L
#define CPF_WrPntrPollDebugBus_31_8__WptrPollFifoEmpty_MASK 0x00040000L
#define CPF_WrPntrPollDebugBus_31_8__WptrPollFifoFull_MASK 0x00080000L
#define CPF_WrPntrPollDebugBus_31_8__WptrPollFifoRdEn_MASK 0x00100000L
#define CPF_WrPntrPollDebugBus_31_8__WptrPollFifoWrEn_MASK 0x00200000L
#define CPF_WrPntrPollDebugBus_31_8__qWptrPollOutstandingTagCnt_neq_1ff_MASK 0x00400000L
#define CPF_WrPntrPollDebugBus_31_8__qWptrPollOutstandingTagCnt_neq_0_MASK 0x00800000L
#define CPF_WrPntrPollDebugBus_31_8__Reserved0_MASK 0xff000000L

// CPF_WrPntrPollDebugBus_7_0_InterruptDebugBus_31_24
#define CPF_WrPntrPollDebugBus_7_0_InterruptDebugBus_31_24__qInterruptVmid_3_MASK 0x00000001L
#define CPF_WrPntrPollDebugBus_7_0_InterruptDebugBus_31_24__Reserved1_MASK 0x000000feL
#define CPF_WrPntrPollDebugBus_7_0_InterruptDebugBus_31_24__qWptrPollState_MASK 0x00000700L
#define CPF_WrPntrPollDebugBus_7_0_InterruptDebugBus_31_24__qQueueId_MASK 0x00003800L
#define CPF_WrPntrPollDebugBus_7_0_InterruptDebugBus_31_24__qPipeId_MASK 0x0000c000L
#define CPF_WrPntrPollDebugBus_7_0_InterruptDebugBus_31_24__Reserved0_MASK 0xffff0000L

// CPF_InterruptDebugBus_23_0
#define CPF_InterruptDebugBus_23_0__qCP_RLC_intrequest_id4_MASK 0x000000ffL
#define CPF_InterruptDebugBus_23_0__qInterruptRequestActive_MASK 0x00000100L
#define CPF_InterruptDebugBus_23_0__qInterruptRequestId_MASK 0x00003e00L
#define CPF_InterruptDebugBus_23_0__qInterruptQueueId_MASK 0x0001c000L
#define CPF_InterruptDebugBus_23_0__qInterruptRingId_MASK 0x00060000L
#define CPF_InterruptDebugBus_23_0__qInterruptMeId_MASK 0x00180000L
#define CPF_InterruptDebugBus_23_0__qInterruptVmid_2_0_MASK 0x00e00000L
#define CPF_InterruptDebugBus_23_0__Reserved0_MASK 0xff000000L

// CPF_InterruptDebugIntf_23_0
#define CPF_InterruptDebugIntf_23_0__qRLC_CP_intresponse_status_MASK 0x00000001L
#define CPF_InterruptDebugIntf_23_0__qRLC_CP_intresponse_valid_MASK 0x00000002L
#define CPF_InterruptDebugIntf_23_0__qCP_RLC_intrequest_id_MASK 0x000003fcL
#define CPF_InterruptDebugIntf_23_0__qCP_RLC_intrequest_info_13_0_MASK 0x00fffc00L
#define CPF_InterruptDebugIntf_23_0__Reserved0_MASK 0xff000000L

// CPF_InterruptDebugIntf_47_24
#define CPF_InterruptDebugIntf_47_24__qCP_RLC_intrequest_info_37_14_MASK 0x00ffffffL
#define CPF_InterruptDebugIntf_47_24__Reserved0_MASK 0xff000000L

// CPF_InterruptDebugIntf_58_48
#define CPF_InterruptDebugIntf_58_48__qCP_RLC_intrequest_info_47_38_MASK 0x000003ffL
#define CPF_InterruptDebugIntf_58_48__qCP_RLC_intrequest_valid_MASK 0x00000400L
#define CPF_InterruptDebugIntf_58_48__Reserved0_MASK 0xfffff800L

// CPF_RciuDebugBus
#define CPF_RciuDebugBus__qCpfSendCntUnderflow_MASK 0x00000001L
#define CPF_RciuDebugBus__qCpfSendCntOverflow_MASK 0x00000002L
#define CPF_RciuDebugBus__CpfRciuFifoFull_MASK 0x00000004L
#define CPF_RciuDebugBus__CpfRciuFreeFifoEmpty_MASK 0x00000010L
#define CPF_RciuDebugBus__CpfRciuFreeFifoFull_MASK 0x00000020L
#define CPF_RciuDebugBus__SendCountHitMax_MASK 0x00000040L
#define CPF_RciuDebugBus__SendCountEqZero_MASK 0x00000080L
#define CPF_RciuDebugBus__CpfGrbmFree_MASK 0x00000100L
#define CPF_RciuDebugBus__Reserved0_MASK 0xfffffe00L

// bci_control0_dbg_bus
#define bci_control0_dbg_bus__accum_offset23_1_0_MASK 0x00000003L
#define bci_control0_dbg_bus__accum_offset01_MASK 0x0000003cL
#define bci_control0_dbg_bus__spi_interface_full_MASK 0x00000040L
#define bci_control0_dbg_bus__start_of_wave_MASK 0x00000080L
#define bci_control0_dbg_bus__bc_state_reg2_3_0_MASK 0x00000f00L
#define bci_control0_dbg_bus__bc_op_reg2_MASK 0x00003000L
#define bci_control0_dbg_bus__bc_num_reg2_MASK 0x0000c000L
#define bci_control0_dbg_bus__start_with_bank01_MASK 0x00010000L
#define bci_control0_dbg_bus__primary_bank_MASK 0x00020000L
#define bci_control0_dbg_bus__bc_state_id_MASK 0x001c0000L
#define bci_control0_dbg_bus__in_fifo_empty_MASK 0x00200000L
#define bci_control0_dbg_bus__no_outstanding_loads_MASK 0x00400000L
#define bci_control0_dbg_bus__Reserved0_MASK 0xff800000L

// bci_control1_dbg_bus
#define bci_control1_dbg_bus__accum_offset23_1_0_MASK 0x00000003L
#define bci_control1_dbg_bus__accum_offset01_MASK 0x0000003cL
#define bci_control1_dbg_bus__spi_interface_full_MASK 0x00000040L
#define bci_control1_dbg_bus__start_of_wave_MASK 0x00000080L
#define bci_control1_dbg_bus__bc_state_reg2_3_0_MASK 0x00000f00L
#define bci_control1_dbg_bus__bc_op_reg2_MASK 0x00003000L
#define bci_control1_dbg_bus__bc_num_reg2_MASK 0x0000c000L
#define bci_control1_dbg_bus__start_with_bank01_MASK 0x00010000L
#define bci_control1_dbg_bus__primary_bank_MASK 0x00020000L
#define bci_control1_dbg_bus__bc_state_id_MASK 0x001c0000L
#define bci_control1_dbg_bus__in_fifo_empty_MASK 0x00200000L
#define bci_control1_dbg_bus__no_outstanding_loads_MASK 0x00400000L
#define bci_control1_dbg_bus__Reserved0_MASK 0xff800000L

// bci_pipe0_dbg_bus
#define bci_pipe0_dbg_bus__bci_pipe0_fifo_empty_MASK 0x00000001L
#define bci_pipe0_dbg_bus__pipe0_fifo_re_MASK 0x00000002L
#define bci_pipe0_dbg_bus__pipe0_fifo_we_MASK 0x00000004L
#define bci_pipe0_dbg_bus__end_of_vector_MASK 0x00000008L
#define bci_pipe0_dbg_bus__stage_row_cnt_reg_MASK 0x00000030L
#define bci_pipe0_dbg_bus__row_xfer_phase_MASK 0x000000c0L
#define bci_pipe0_dbg_bus__even_odd_boundary_reg_MASK 0x00000100L
#define bci_pipe0_dbg_bus__bc_quad0_data_is_double_quad_MASK 0x00000200L
#define bci_pipe0_dbg_bus__bc_state_reg_MASK 0x00000c00L
#define bci_pipe0_dbg_bus__bc_state_id_rb_plus_MASK 0x00007000L
#define bci_pipe0_dbg_bus__in_fifo_full_MASK 0x00008000L
#define bci_pipe0_dbg_bus__in_fifo_empty_rb_plus_MASK 0x00010000L
#define bci_pipe0_dbg_bus__Reserved0_MASK 0xfffe0000L

// bci_pipe1_dbg_bus
#define bci_pipe1_dbg_bus__bci_pipe0_fifo_empty_MASK 0x00000001L
#define bci_pipe1_dbg_bus__pipe0_fifo_re_MASK 0x00000002L
#define bci_pipe1_dbg_bus__pipe0_fifo_we_MASK 0x00000004L
#define bci_pipe1_dbg_bus__end_of_vector_MASK 0x00000008L
#define bci_pipe1_dbg_bus__stage_row_cnt_reg_MASK 0x00000030L
#define bci_pipe1_dbg_bus__row_xfer_phase_MASK 0x000000c0L
#define bci_pipe1_dbg_bus__even_odd_boundary_reg_MASK 0x00000100L
#define bci_pipe1_dbg_bus__bc_quad0_data_is_double_quad_MASK 0x00000200L
#define bci_pipe1_dbg_bus__bc_state_reg_MASK 0x00000c00L
#define bci_pipe1_dbg_bus__bc_state_id_rb_plus_MASK 0x00007000L
#define bci_pipe1_dbg_bus__in_fifo_full_MASK 0x00008000L
#define bci_pipe1_dbg_bus__in_fifo_empty_rb_plus_MASK 0x00010000L
#define bci_pipe1_dbg_bus__Reserved0_MASK 0xfffe0000L

// RMI_DEBUGBUS_0
#define RMI_DEBUGBUS_0__RMI_INVALIDATION_REQ_START_FINISH_VMID7_MASK 0x00000001L
#define RMI_DEBUGBUS_0__RMI_INVALIDATION_REQ_START_FINISH_VMID6_MASK 0x00000002L
#define RMI_DEBUGBUS_0__RMI_INVALIDATION_REQ_START_FINISH_VMID5_MASK 0x00000004L
#define RMI_DEBUGBUS_0__RMI_INVALIDATION_REQ_START_FINISH_VMID4_MASK 0x00000008L
#define RMI_DEBUGBUS_0__RMI_INVALIDATION_REQ_START_FINISH_VMID3_MASK 0x00000010L
#define RMI_DEBUGBUS_0__RMI_INVALIDATION_REQ_START_FINISH_VMID2_MASK 0x00000020L
#define RMI_DEBUGBUS_0__RMI_INVALIDATION_REQ_START_FINISH_VMID1_MASK 0x00000040L
#define RMI_DEBUGBUS_0__RMI_INVALIDATION_REQ_START_FINISH_VMID0_MASK 0x00000080L
#define RMI_DEBUGBUS_0__RMI_INVALIDATION_ATC_REQ_VMID_ALL_MASK 0x00000100L
#define RMI_DEBUGBUS_0__RMI_INVALIDATION_ATC_REQ_VMID15_MASK 0x00000200L
#define RMI_DEBUGBUS_0__RMI_INVALIDATION_ATC_REQ_VMID14_MASK 0x00000400L
#define RMI_DEBUGBUS_0__RMI_INVALIDATION_ATC_REQ_VMID13_MASK 0x00000800L
#define RMI_DEBUGBUS_0__RMI_INVALIDATION_ATC_REQ_VMID12_MASK 0x00001000L
#define RMI_DEBUGBUS_0__RMI_INVALIDATION_ATC_REQ_VMID11_MASK 0x00002000L
#define RMI_DEBUGBUS_0__RMI_INVALIDATION_ATC_REQ_VMID10_MASK 0x00004000L
#define RMI_DEBUGBUS_0__RMI_INVALIDATION_ATC_REQ_VMID9_MASK 0x00008000L
#define RMI_DEBUGBUS_0__RMI_INVALIDATION_ATC_REQ_VMID8_MASK 0x00010000L
#define RMI_DEBUGBUS_0__RMI_INVALIDATION_ATC_REQ_VMID7_MASK 0x00020000L
#define RMI_DEBUGBUS_0__RMI_INVALIDATION_ATC_REQ_VMID6_MASK 0x00040000L
#define RMI_DEBUGBUS_0__RMI_INVALIDATION_ATC_REQ_VMID5_MASK 0x00080000L
#define RMI_DEBUGBUS_0__RMI_INVALIDATION_ATC_REQ_VMID4_MASK 0x00100000L
#define RMI_DEBUGBUS_0__RMI_INVALIDATION_ATC_REQ_VMID3_MASK 0x00200000L
#define RMI_DEBUGBUS_0__RMI_INVALIDATION_ATC_REQ_VMID2_MASK 0x00400000L
#define RMI_DEBUGBUS_0__RMI_INVALIDATION_ATC_REQ_VMID1_MASK 0x00800000L
#define RMI_DEBUGBUS_0__RMI_INVALIDATION_ATC_REQ_VMID0_MASK 0x01000000L
#define RMI_DEBUGBUS_0__EVENT_SEND0_MASK 0x02000000L
#define RMI_DEBUGBUS_0__PERF_WINDOW0_MASK 0x04000000L
#define RMI_DEBUGBUS_0__DYN_CLK_PERF_VLD_MASK 0x08000000L
#define RMI_DEBUGBUS_0__DYN_CLK_RB0_VLD_MASK 0x10000000L
#define RMI_DEBUGBUS_0__DYN_CLK_CMN_VLD_MASK 0x20000000L
#define RMI_DEBUGBUS_0__REG_CLK_VLD_MASK 0x40000000L
#define RMI_DEBUGBUS_0__BUSY_MASK 0x80000000L

// RMI_DEBUGBUS_1
#define RMI_DEBUGBUS_1__RB0_RMI_RDREQ_BUSY_MASK 0x00000001L
#define RMI_DEBUGBUS_1__RB0_RMI_RDREQ_ALL_CID_MASK 0x00000002L
#define RMI_DEBUGBUS_1__RB0_RMI_WRREQ_CID7_MASK 0x00000004L
#define RMI_DEBUGBUS_1__RB0_RMI_WRREQ_CID6_MASK 0x00000008L
#define RMI_DEBUGBUS_1__RB0_RMI_WRREQ_CID5_MASK 0x00000010L
#define RMI_DEBUGBUS_1__RB0_RMI_WRREQ_CID4_MASK 0x00000020L
#define RMI_DEBUGBUS_1__RB0_RMI_WRREQ_CID3_MASK 0x00000040L
#define RMI_DEBUGBUS_1__RB0_RMI_WRREQ_CID2_MASK 0x00000080L
#define RMI_DEBUGBUS_1__RB0_RMI_WRREQ_CID1_MASK 0x00000100L
#define RMI_DEBUGBUS_1__RB0_RMI_WRREQ_CID0_MASK 0x00000200L
#define RMI_DEBUGBUS_1__RB0_RMI_WRREQ_BUSY_MASK 0x00000400L
#define RMI_DEBUGBUS_1__RB0_RMI_WRREQ_ALL_CID_MASK 0x00000800L
#define RMI_DEBUGBUS_1__UTCL1_STALL_MULTI_MISS_MASK 0x00001000L
#define RMI_DEBUGBUS_1__UTCL1_HIT_FIFO_FULL_MASK 0x00002000L
#define RMI_DEBUGBUS_1__UTCL1_STALL_MISSFIFO_FULL_MASK 0x00004000L
#define RMI_DEBUGBUS_1__UTCL1_STALL_UTCL2_REQ_OUT_OF_CREDITS_MASK 0x00008000L
#define RMI_DEBUGBUS_1__UTCL1_STALL_LFIFO_NOT_RES0_MASK 0x00010000L
#define RMI_DEBUGBUS_1__UTCL1_LFIFO_FULL_MASK 0x00020000L
#define RMI_DEBUGBUS_1__UTCL1_STALL_LRU_INFLIGHT_MASK 0x00040000L
#define RMI_DEBUGBUS_1__UTCL1_STALL_INFLIGHT_MAX_MASK 0x00080000L
#define RMI_DEBUGBUS_1__UTCL1_REQUEST0_MASK 0x00100000L
#define RMI_DEBUGBUS_1__UTCL1_PERMISSION_MISS_MASK 0x00200000L
#define RMI_DEBUGBUS_1__UTCL1_TRANSLATION_MISS_MASK 0x00400000L
#define RMI_DEBUGBUS_1__RMI_INVALIDATION_REQ_START_FINISH_VMID_ALL_MASK 0x00800000L
#define RMI_DEBUGBUS_1__RMI_INVALIDATION_REQ_START_FINISH_VMID15_MASK 0x01000000L
#define RMI_DEBUGBUS_1__RMI_INVALIDATION_REQ_START_FINISH_VMID14_MASK 0x02000000L
#define RMI_DEBUGBUS_1__RMI_INVALIDATION_REQ_START_FINISH_VMID13_MASK 0x04000000L
#define RMI_DEBUGBUS_1__RMI_INVALIDATION_REQ_START_FINISH_VMID12_MASK 0x08000000L
#define RMI_DEBUGBUS_1__RMI_INVALIDATION_REQ_START_FINISH_VMID11_MASK 0x10000000L
#define RMI_DEBUGBUS_1__RMI_INVALIDATION_REQ_START_FINISH_VMID10_MASK 0x20000000L
#define RMI_DEBUGBUS_1__RMI_INVALIDATION_REQ_START_FINISH_VMID9_MASK 0x40000000L
#define RMI_DEBUGBUS_1__RMI_INVALIDATION_REQ_START_FINISH_VMID8_MASK 0x80000000L

// RMI_DEBUGBUS_2
#define RMI_DEBUGBUS_2__RMI_UTC_REQ0_MASK 0x00000001L
#define RMI_DEBUGBUS_2__RMI_RB0_WRRET_VALID_NACK3_MASK 0x00000002L
#define RMI_DEBUGBUS_2__RMI_RB0_WRRET_VALID_NACK2_MASK 0x00000004L
#define RMI_DEBUGBUS_2__RMI_RB0_WRRET_VALID_NACK1_MASK 0x00000008L
#define RMI_DEBUGBUS_2__RMI_RB0_WRRET_VALID_NACK0_MASK 0x00000010L
#define RMI_DEBUGBUS_2__RMI_RB0_WRRET_VALID_CID7_MASK 0x00000020L
#define RMI_DEBUGBUS_2__RMI_RB0_WRRET_VALID_CID6_MASK 0x00000040L
#define RMI_DEBUGBUS_2__RMI_RB0_WRRET_VALID_CID5_MASK 0x00000080L
#define RMI_DEBUGBUS_2__RMI_RB0_WRRET_VALID_CID4_MASK 0x00000100L
#define RMI_DEBUGBUS_2__RMI_RB0_WRRET_VALID_CID3_MASK 0x00000200L
#define RMI_DEBUGBUS_2__RMI_RB0_WRRET_VALID_CID2_MASK 0x00000400L
#define RMI_DEBUGBUS_2__RMI_RB0_WRRET_VALID_CID1_MASK 0x00000800L
#define RMI_DEBUGBUS_2__RMI_RB0_WRRET_VALID_CID0_MASK 0x00001000L
#define RMI_DEBUGBUS_2__RB0_RMI_WRREQ_BURST_LENGTH_ALL_ORONE_CID_MASK 0x0007e000L
#define RMI_DEBUGBUS_2__RMI_RB0_WRRET_VALID_ALL_CID_MASK 0x00080000L
#define RMI_DEBUGBUS_2__RB0_RMI_WRREQ_RESIDENCY_MASK 0x00100000L
#define RMI_DEBUGBUS_2__RB0_RMI_WRREQ_BURST_ALL_ORONE_CID_MASK 0x00200000L
#define RMI_DEBUGBUS_2__RB0_RMI_WRREQ_INFLIGHT_ALL_ORONE_CID_MASK 0xffc00000L

// RMI_DEBUGBUS_3
#define RMI_DEBUGBUS_3__RB0_RMI_32BRDREQ_CID7_MASK 0x0000000fL
#define RMI_DEBUGBUS_3__RB0_RMI_32BRDREQ_CID6_MASK 0x000000f0L
#define RMI_DEBUGBUS_3__RB0_RMI_32BRDREQ_CID5_MASK 0x00000f00L
#define RMI_DEBUGBUS_3__RB0_RMI_32BRDREQ_CID4_MASK 0x0000f000L
#define RMI_DEBUGBUS_3__RB0_RMI_32BRDREQ_CID3_MASK 0x000f0000L
#define RMI_DEBUGBUS_3__RB0_RMI_32BRDREQ_CID2_MASK 0x00f00000L
#define RMI_DEBUGBUS_3__RB0_RMI_32BRDREQ_CID1_MASK 0x0f000000L
#define RMI_DEBUGBUS_3__RB0_RMI_32BRDREQ_CID0_MASK 0xf0000000L

// RMI_DEBUGBUS_4
#define RMI_DEBUGBUS_4__RMI_UTC_BUSY0_MASK 0x00000001L
#define RMI_DEBUGBUS_4__RMI_RB0_32BRDRET_VALID_ALL_CID_MASK 0x00000002L
#define RMI_DEBUGBUS_4__RB0_RMI_RDREQ_RESIDENCY_MASK 0x00000004L
#define RMI_DEBUGBUS_4__RB0_RMI_RDREQ_BURST_ALL_ORONE_CID_MASK 0x00000008L
#define RMI_DEBUGBUS_4__RB0_RMI_RDREQ_BURST_LENGTH_ALL_ORONE_CID_MASK 0x000003f0L
#define RMI_DEBUGBUS_4__RB0_RMI_32BRDREQ_INFLIGHT_ALL_ORONE_CID_MASK 0x000ffc00L
#define RMI_DEBUGBUS_4__RB0_RMI_RDREQ_CID7_MASK 0x00100000L
#define RMI_DEBUGBUS_4__RB0_RMI_RDREQ_CID6_MASK 0x00200000L
#define RMI_DEBUGBUS_4__RB0_RMI_RDREQ_CID5_MASK 0x00400000L
#define RMI_DEBUGBUS_4__RB0_RMI_RDREQ_CID4_MASK 0x00800000L
#define RMI_DEBUGBUS_4__RB0_RMI_RDREQ_CID3_MASK 0x01000000L
#define RMI_DEBUGBUS_4__RB0_RMI_RDREQ_CID2_MASK 0x02000000L
#define RMI_DEBUGBUS_4__RB0_RMI_RDREQ_CID1_MASK 0x04000000L
#define RMI_DEBUGBUS_4__RB0_RMI_RDREQ_CID0_MASK 0x08000000L
#define RMI_DEBUGBUS_4__RB0_RMI_32BRDREQ_ALL_CID_MASK 0xf0000000L

// RMI_DEBUGBUS_5
#define RMI_DEBUGBUS_5__RMI0_TC_RDREQ_ALL_CID_MASK 0x00000001L
#define RMI_DEBUGBUS_5__RMI0_TC_WRREQ_INFLIGHT_ALL_CID_MASK 0x000003feL
#define RMI_DEBUGBUS_5__RMI0_TC_WRREQ_CID7_MASK 0x00000400L
#define RMI_DEBUGBUS_5__RMI0_TC_WRREQ_CID6_MASK 0x00000800L
#define RMI_DEBUGBUS_5__RMI0_TC_WRREQ_CID5_MASK 0x00001000L
#define RMI_DEBUGBUS_5__RMI0_TC_WRREQ_CID4_MASK 0x00002000L
#define RMI_DEBUGBUS_5__RMI0_TC_WRREQ_CID3_MASK 0x00004000L
#define RMI_DEBUGBUS_5__RMI0_TC_WRREQ_CID2_MASK 0x00008000L
#define RMI_DEBUGBUS_5__RMI0_TC_WRREQ_CID1_MASK 0x00010000L
#define RMI_DEBUGBUS_5__RMI0_TC_WRREQ_CID0_MASK 0x00020000L
#define RMI_DEBUGBUS_5__RMI0_TC_REQ_BUSY_MASK 0x00040000L
#define RMI_DEBUGBUS_5__RMI0_TC_WRREQ_ALL_CID_MASK 0x00080000L
#define RMI_DEBUGBUS_5__RMI_RB0_32BRDRET_VALID_NACK3_MASK 0x00100000L
#define RMI_DEBUGBUS_5__RMI_RB0_32BRDRET_VALID_NACK2_MASK 0x00200000L
#define RMI_DEBUGBUS_5__RMI_RB0_32BRDRET_VALID_NACK1_MASK 0x00400000L
#define RMI_DEBUGBUS_5__RMI_RB0_32BRDRET_VALID_NACK0_MASK 0x00800000L
#define RMI_DEBUGBUS_5__RMI_RB0_32BRDRET_VALID_CID7_MASK 0x01000000L
#define RMI_DEBUGBUS_5__RMI_RB0_32BRDRET_VALID_CID6_MASK 0x02000000L
#define RMI_DEBUGBUS_5__RMI_RB0_32BRDRET_VALID_CID5_MASK 0x04000000L
#define RMI_DEBUGBUS_5__RMI_RB0_32BRDRET_VALID_CID4_MASK 0x08000000L
#define RMI_DEBUGBUS_5__RMI_RB0_32BRDRET_VALID_CID3_MASK 0x10000000L
#define RMI_DEBUGBUS_5__RMI_RB0_32BRDRET_VALID_CID2_MASK 0x20000000L
#define RMI_DEBUGBUS_5__RMI_RB0_32BRDRET_VALID_CID1_MASK 0x40000000L
#define RMI_DEBUGBUS_5__RMI_RB0_32BRDRET_VALID_CID0_MASK 0x80000000L

// RMI_DEBUGBUS_6
#define RMI_DEBUGBUS_6__XNACK_FIFO_FULL_MASK 0x00000001L
#define RMI_DEBUGBUS_6__XNACK_FIFO_NUM_USED_MASK 0x000003feL
#define RMI_DEBUGBUS_6__PROBE0_UTCL1_XNACK_NORETRY_FAULT_MASK 0x00000400L
#define RMI_DEBUGBUS_6__PROBE0_UTCL1_PRT_FAULT_MASK 0x00000800L
#define RMI_DEBUGBUS_6__PROBE0_UTCL1_ALL_FAULT_MASK 0x00001000L
#define RMI_DEBUGBUS_6__PROBE0_UTCL1_XNACK_RETRY_MASK 0x00002000L
#define RMI_DEBUGBUS_6__TC_RMI0_RDRET_VALID_ALL_CID_MASK 0x00004000L
#define RMI_DEBUGBUS_6__RMI0_TC_RDREQ_INFLIGHT_ALL_CID_MASK 0x00ff8000L
#define RMI_DEBUGBUS_6__RMI0_TC_RDREQ_CID7_MASK 0x01000000L
#define RMI_DEBUGBUS_6__RMI0_TC_RDREQ_CID6_MASK 0x02000000L
#define RMI_DEBUGBUS_6__RMI0_TC_RDREQ_CID5_MASK 0x04000000L
#define RMI_DEBUGBUS_6__RMI0_TC_RDREQ_CID4_MASK 0x08000000L
#define RMI_DEBUGBUS_6__RMI0_TC_RDREQ_CID3_MASK 0x10000000L
#define RMI_DEBUGBUS_6__RMI0_TC_RDREQ_CID2_MASK 0x20000000L
#define RMI_DEBUGBUS_6__RMI0_TC_RDREQ_CID1_MASK 0x40000000L
#define RMI_DEBUGBUS_6__RMI0_TC_RDREQ_CID0_MASK 0x80000000L

// RMI_DEBUGBUS_7
#define RMI_DEBUGBUS_7__DEMUX_TCIW_FORMATTER0_RTS_RTRB_MASK 0x00000001L
#define RMI_DEBUGBUS_7__DEMUX_TCIW_FORMATTER0_RTSB_RTR_MASK 0x00000002L
#define RMI_DEBUGBUS_7__DEMUX_TCIW_FORMATTER0_RTS_RTR_MASK 0x00000004L
#define RMI_DEBUGBUS_7__XBAR_PROBEGEN0_RTSB_RTRB_MASK 0x00000008L
#define RMI_DEBUGBUS_7__XBAR_PROBEGEN0_RTS_RTRB_MASK 0x00000020L
#define RMI_DEBUGBUS_7__XBAR_PROBEGEN0_RTSB_RTR_MASK 0x00000040L
#define RMI_DEBUGBUS_7__XBAR_PROBEGEN0_RTS_RTR_MASK 0x00000080L
#define RMI_DEBUGBUS_7__DEMUX_TCIW0_RESIDENCY_ALL_ORONE_VMID_NACK3_MASK 0x00000100L
#define RMI_DEBUGBUS_7__DEMUX_TCIW0_RESIDENCY_ALL_ORONE_VMID_NACK2_MASK 0x00000200L
#define RMI_DEBUGBUS_7__DEMUX_TCIW0_RESIDENCY_ALL_ORONE_VMID_NACK1_MASK 0x00000400L
#define RMI_DEBUGBUS_7__DEMUX_TCIW0_RESIDENCY_ALL_ORONE_VMID_NACK0_MASK 0x00000800L
#define RMI_DEBUGBUS_7__TC_RMI0_WRRET_VALID_ALL_CID_MASK 0x00001000L
#define RMI_DEBUGBUS_7__SKID_FIFO_0_BUSY_MASK 0x00002000L
#define RMI_DEBUGBUS_7__SKID_FIFO_0_REQ_MASK 0x00004000L
#define RMI_DEBUGBUS_7__TCIW0_BUSY_MASK 0x00008000L
#define RMI_DEBUGBUS_7__TCIW0_REQ_MASK 0x00010000L
#define RMI_DEBUGBUS_7__PRT_FIFO_0_BUSY_MASK 0x00020000L
#define RMI_DEBUGBUS_7__PRT_FIFO_0_REQ_MASK 0x00040000L
#define RMI_DEBUGBUS_7__XNACK_FIFO_BUSY_MASK 0x00080000L
#define RMI_DEBUGBUS_7__LAT_FIFO_0_FULL_MASK 0x00100000L
#define RMI_DEBUGBUS_7__LAT_FIFO_0_NONBLOCKING_REQ_MASK 0x00200000L
#define RMI_DEBUGBUS_7__LAT_FIFO_0_BLOCKING_REQ_MASK 0x00400000L
#define RMI_DEBUGBUS_7__LAT_FIFO_0_NUM_USED_MASK 0x3f800000L
#define RMI_DEBUGBUS_7__UTCL1_UTCL2_REQ_MASK 0x40000000L
#define RMI_DEBUGBUS_7__UTCL1_BUSY_MASK 0x80000000L

// RMI_DEBUGBUS_8
#define RMI_DEBUGBUS_8__WRREQCONSUMER0_XBAR_WRREQ_RTSB_RTRB_MASK 0x00000001L
#define RMI_DEBUGBUS_8__WRREQCONSUMER0_XBAR_WRREQ_RTS_RTRB_MASK 0x00000002L
#define RMI_DEBUGBUS_8__WRREQCONSUMER0_XBAR_WRREQ_RTSB_RTR_MASK 0x00000004L
#define RMI_DEBUGBUS_8__WRREQCONSUMER0_XBAR_WRREQ_RTS_RTR_MASK 0x00000008L
#define RMI_DEBUGBUS_8__DEMUX_TCIW_FORMATTER0_RTSB_RTRB_MASK 0x00000010L
#define RMI_DEBUGBUS_8__PRT_FIFO_0_NUM_USED_MASK 0x00003fe0L
#define RMI_DEBUGBUS_8__TCIW0_INFLIGHT_COUNT_MASK 0x007fc000L
#define RMI_DEBUGBUS_8__SKID_FIFO_0_DEPTH_MASK 0xff800000L

// RMI_DEBUGBUS_9
#define RMI_DEBUGBUS_9__SKID_FIFO_0_OUT_RTSB_MASK 0x00000001L
#define RMI_DEBUGBUS_9__SKID_FIFO_0_OUT_RTS_MASK 0x00000002L
#define RMI_DEBUGBUS_9__SKID_FIFO_0_IN_RTSB_MASK 0x00000004L
#define RMI_DEBUGBUS_9__SKID_FIFO_0_IN_RTS_MASK 0x00000008L
#define RMI_DEBUGBUS_9__PRTFIFO_RTNFORMATTER0_RTSB_RTRB_MASK 0x00000010L
#define RMI_DEBUGBUS_9__PRTFIFO_RTNFORMATTER0_RTS_RTRB_MASK 0x00000020L
#define RMI_DEBUGBUS_9__PRTFIFO_RTNFORMATTER0_RTSB_RTR_MASK 0x00000040L
#define RMI_DEBUGBUS_9__PRTFIFO_RTNFORMATTER0_RTS_RTR_MASK 0x00000080L
#define RMI_DEBUGBUS_9__XNACK_PROBEGEN0_RTSB_RTRB_MASK 0x00000100L
#define RMI_DEBUGBUS_9__XNACK_PROBEGEN0_RTS_RTRB_MASK 0x00000200L
#define RMI_DEBUGBUS_9__XNACK_PROBEGEN0_RTSB_RTR_MASK 0x00000400L
#define RMI_DEBUGBUS_9__XNACK_PROBEGEN0_RTS_RTR_MASK 0x00000800L
#define RMI_DEBUGBUS_9__POP0_XNACK_RTSB_RTRB_MASK 0x00001000L
#define RMI_DEBUGBUS_9__POP0_XNACK_RTS_RTRB_MASK 0x00002000L
#define RMI_DEBUGBUS_9__POP0_XNACK_RTSB_RTR_MASK 0x00004000L
#define RMI_DEBUGBUS_9__POP0_XNACK_RTS_RTR_MASK 0x00008000L
#define RMI_DEBUGBUS_9__UTC_POP0_RTSB_RTRB_MASK 0x00010000L
#define RMI_DEBUGBUS_9__UTC_POP0_RTS_RTRB_MASK 0x00020000L
#define RMI_DEBUGBUS_9__UTC_POP0_RTSB_RTR_MASK 0x00040000L
#define RMI_DEBUGBUS_9__UTC_POP0_RTS_RTR_MASK 0x00080000L
#define RMI_DEBUGBUS_9__PROBEGEN0_UTC_RTSB_RTRB_MASK 0x00100000L
#define RMI_DEBUGBUS_9__PROBEGEN0_UTC_RTS_RTRB_MASK 0x00200000L
#define RMI_DEBUGBUS_9__PROBEGEN0_UTC_RTSB_RTR_MASK 0x00400000L
#define RMI_DEBUGBUS_9__PROBEGEN0_UTC_RTS_RTR_MASK 0x00800000L
#define RMI_DEBUGBUS_9__POP0_DEMUX_RTSB_RTRB_MASK 0x01000000L
#define RMI_DEBUGBUS_9__POP0_DEMUX_RTS_RTRB_MASK 0x02000000L
#define RMI_DEBUGBUS_9__POP0_DEMUX_RTSB_RTR_MASK 0x04000000L
#define RMI_DEBUGBUS_9__POP0_DEMUX_RTS_RTR_MASK 0x08000000L
#define RMI_DEBUGBUS_9__RDREQCONSUMER0_XBAR_RDREQ_RTSB_RTRB_MASK 0x10000000L
#define RMI_DEBUGBUS_9__RDREQCONSUMER0_XBAR_RDREQ_RTS_RTRB_MASK 0x20000000L
#define RMI_DEBUGBUS_9__RDREQCONSUMER0_XBAR_RDREQ_RTSB_RTR_MASK 0x40000000L
#define RMI_DEBUGBUS_9__RDREQCONSUMER0_XBAR_RDREQ_RTS_RTR_MASK 0x80000000L

// RMI_DEBUGBUS_10
#define RMI_DEBUGBUS_10__UTCL1_STALL_LFIFO_NOT_RES1_MASK 0x00000001L
#define RMI_DEBUGBUS_10__RB1_RMI_RDREQ_BUSY_MASK 0x00000002L
#define RMI_DEBUGBUS_10__RB1_RMI_RDREQ_ALL_CID_MASK 0x00000004L
#define RMI_DEBUGBUS_10__RB1_RMI_WRREQ_BUSY_MASK 0x00000008L
#define RMI_DEBUGBUS_10__RB1_RMI_WRREQ_ALL_CID_MASK 0x00000010L
#define RMI_DEBUGBUS_10__UTCL1_REQUEST1_MASK 0x00000020L
#define RMI_DEBUGBUS_10__EVENT_SEND1_MASK 0x00000040L
#define RMI_DEBUGBUS_10__PERF_WINDOW1_MASK 0x00000080L
#define RMI_DEBUGBUS_10__DYN_CLK_RB1_VLD_MASK 0x00000100L
#define RMI_DEBUGBUS_10__PROBE0_UTCL1_VMID_BYPASS_MASK 0x00000200L
#define RMI_DEBUGBUS_10__RMI_RB0_EARLY_WRACK_NACK3_MASK 0x00000400L
#define RMI_DEBUGBUS_10__RMI_RB0_EARLY_WRACK_NACK2_MASK 0x00000800L
#define RMI_DEBUGBUS_10__RMI_RB0_EARLY_WRACK_NACK1_MASK 0x00001000L
#define RMI_DEBUGBUS_10__RMI_RB0_EARLY_WRACK_NACK0_MASK 0x00002000L
#define RMI_DEBUGBUS_10__RMI_RB0_EARLY_WRACK_CID7_MASK 0x00004000L
#define RMI_DEBUGBUS_10__RMI_RB0_EARLY_WRACK_CID6_MASK 0x00008000L
#define RMI_DEBUGBUS_10__RMI_RB0_EARLY_WRACK_CID5_MASK 0x00010000L
#define RMI_DEBUGBUS_10__RMI_RB0_EARLY_WRACK_CID4_MASK 0x00020000L
#define RMI_DEBUGBUS_10__RMI_RB0_EARLY_WRACK_CID3_MASK 0x00040000L
#define RMI_DEBUGBUS_10__RMI_RB0_EARLY_WRACK_CID2_MASK 0x00080000L
#define RMI_DEBUGBUS_10__RMI_RB0_EARLY_WRACK_CID1_MASK 0x00100000L
#define RMI_DEBUGBUS_10__RMI_RB0_EARLY_WRACK_CID0_MASK 0x00200000L
#define RMI_DEBUGBUS_10__RMI_RB0_EARLY_WRACK_ALL_CID_MASK 0x00400000L
#define RMI_DEBUGBUS_10__REORDER_FIFO_0_BUSY_MASK 0x00800000L
#define RMI_DEBUGBUS_10__REORDER_FIFO_0_REQ_MASK 0x01000000L
#define RMI_DEBUGBUS_10__XBAR_PROBEGEN0_DB_RTS_RTR_MASK 0x02000000L
#define RMI_DEBUGBUS_10__XBAR_PROBEGEN0_CB_RTS_RTR_MASK 0x04000000L
#define RMI_DEBUGBUS_10__XBAR_PROBEGEN0_IN1_RTS_RTR_MASK 0x08000000L
#define RMI_DEBUGBUS_10__XBAR_PROBEGEN0_IN0_RTS_RTR_MASK 0x10000000L
#define RMI_DEBUGBUS_10__XBAR_PROBEGEN0_WRITE_RTS_RTR_MASK 0x20000000L
#define RMI_DEBUGBUS_10__XBAR_PROBEGEN0_READ_RTS_RTR_MASK 0x40000000L
#define RMI_DEBUGBUS_10__RESERVED0_MASK 0x80000000L

// RMI_DEBUGBUS_11
#define RMI_DEBUGBUS_11__RMI_UTC_REQ1_MASK 0x00000001L
#define RMI_DEBUGBUS_11__RMI_RB1_WRRET_VALID_NACK3_MASK 0x00000002L
#define RMI_DEBUGBUS_11__RMI_RB1_WRRET_VALID_NACK2_MASK 0x00000004L
#define RMI_DEBUGBUS_11__RMI_RB1_WRRET_VALID_NACK1_MASK 0x00000008L
#define RMI_DEBUGBUS_11__RMI_RB1_WRRET_VALID_NACK0_MASK 0x00000010L
#define RMI_DEBUGBUS_11__RB1_RMI_WRREQ_BURST_LENGTH_ALL_ORONE_CID_MASK 0x000007e0L
#define RMI_DEBUGBUS_11__RMI_RB1_WRRET_VALID_ALL_CID_MASK 0x00000800L
#define RMI_DEBUGBUS_11__RB1_RMI_WRREQ_RESIDENCY_MASK 0x00001000L
#define RMI_DEBUGBUS_11__RB1_RMI_WRREQ_BURST_ALL_ORONE_CID_MASK 0x00002000L
#define RMI_DEBUGBUS_11__RB1_RMI_WRREQ_INFLIGHT_ALL_ORONE_CID_MASK 0x00ffc000L
#define RMI_DEBUGBUS_11__RB1_RMI_WRREQ_CID7_MASK 0x01000000L
#define RMI_DEBUGBUS_11__RB1_RMI_WRREQ_CID6_MASK 0x02000000L
#define RMI_DEBUGBUS_11__RB1_RMI_WRREQ_CID5_MASK 0x04000000L
#define RMI_DEBUGBUS_11__RB1_RMI_WRREQ_CID4_MASK 0x08000000L
#define RMI_DEBUGBUS_11__RB1_RMI_WRREQ_CID3_MASK 0x10000000L
#define RMI_DEBUGBUS_11__RB1_RMI_WRREQ_CID2_MASK 0x20000000L
#define RMI_DEBUGBUS_11__RB1_RMI_WRREQ_CID1_MASK 0x40000000L
#define RMI_DEBUGBUS_11__RB1_RMI_WRREQ_CID0_MASK 0x80000000L

// RMI_DEBUGBUS_12
#define RMI_DEBUGBUS_12__RB1_RMI_32BRDREQ_CID7_MASK 0x0000000fL
#define RMI_DEBUGBUS_12__RB1_RMI_32BRDREQ_CID6_MASK 0x000000f0L
#define RMI_DEBUGBUS_12__RB1_RMI_32BRDREQ_CID5_MASK 0x00000f00L
#define RMI_DEBUGBUS_12__RB1_RMI_32BRDREQ_CID4_MASK 0x0000f000L
#define RMI_DEBUGBUS_12__RB1_RMI_32BRDREQ_CID3_MASK 0x000f0000L
#define RMI_DEBUGBUS_12__RB1_RMI_32BRDREQ_CID2_MASK 0x00f00000L
#define RMI_DEBUGBUS_12__RB1_RMI_32BRDREQ_CID1_MASK 0x0f000000L
#define RMI_DEBUGBUS_12__RB1_RMI_32BRDREQ_CID0_MASK 0xf0000000L

// RMI_DEBUGBUS_13
#define RMI_DEBUGBUS_13__RMI_UTC_BUSY1_MASK 0x00000001L
#define RMI_DEBUGBUS_13__RMI_RB1_32BRDRET_VALID_ALL_CID_MASK 0x00000002L
#define RMI_DEBUGBUS_13__RB1_RMI_RDREQ_RESIDENCY_MASK 0x00000004L
#define RMI_DEBUGBUS_13__RB1_RMI_RDREQ_BURST_ALL_ORONE_CID_MASK 0x00000008L
#define RMI_DEBUGBUS_13__RB1_RMI_RDREQ_BURST_LENGTH_ALL_ORONE_CID_MASK 0x000003f0L
#define RMI_DEBUGBUS_13__RB1_RMI_32BRDREQ_INFLIGHT_ALL_ORONE_CID_MASK 0x000ffc00L
#define RMI_DEBUGBUS_13__RB1_RMI_RDREQ_CID7_MASK 0x00100000L
#define RMI_DEBUGBUS_13__RB1_RMI_RDREQ_CID6_MASK 0x00200000L
#define RMI_DEBUGBUS_13__RB1_RMI_RDREQ_CID5_MASK 0x00400000L
#define RMI_DEBUGBUS_13__RB1_RMI_RDREQ_CID4_MASK 0x00800000L
#define RMI_DEBUGBUS_13__RB1_RMI_RDREQ_CID3_MASK 0x01000000L
#define RMI_DEBUGBUS_13__RB1_RMI_RDREQ_CID2_MASK 0x02000000L
#define RMI_DEBUGBUS_13__RB1_RMI_RDREQ_CID1_MASK 0x04000000L
#define RMI_DEBUGBUS_13__RB1_RMI_RDREQ_CID0_MASK 0x08000000L
#define RMI_DEBUGBUS_13__RB1_RMI_32BRDREQ_ALL_CID_MASK 0xf0000000L

// RMI_DEBUGBUS_14
#define RMI_DEBUGBUS_14__RMI1_TC_RDREQ_ALL_CID_MASK 0x00000001L
#define RMI_DEBUGBUS_14__RMI1_TC_WRREQ_INFLIGHT_ALL_CID_MASK 0x000003feL
#define RMI_DEBUGBUS_14__RMI1_TC_WRREQ_CID7_MASK 0x00000400L
#define RMI_DEBUGBUS_14__RMI1_TC_WRREQ_CID6_MASK 0x00000800L
#define RMI_DEBUGBUS_14__RMI1_TC_WRREQ_CID5_MASK 0x00001000L
#define RMI_DEBUGBUS_14__RMI1_TC_WRREQ_CID4_MASK 0x00002000L
#define RMI_DEBUGBUS_14__RMI1_TC_WRREQ_CID3_MASK 0x00004000L
#define RMI_DEBUGBUS_14__RMI1_TC_WRREQ_CID2_MASK 0x00008000L
#define RMI_DEBUGBUS_14__RMI1_TC_WRREQ_CID1_MASK 0x00010000L
#define RMI_DEBUGBUS_14__RMI1_TC_WRREQ_CID0_MASK 0x00020000L
#define RMI_DEBUGBUS_14__RMI1_TC_REQ_BUSY_MASK 0x00040000L
#define RMI_DEBUGBUS_14__RMI1_TC_WRREQ_ALL_CID_MASK 0x00080000L
#define RMI_DEBUGBUS_14__RMI_RB1_32BRDRET_VALID_NACK3_MASK 0x00100000L
#define RMI_DEBUGBUS_14__RMI_RB1_32BRDRET_VALID_NACK2_MASK 0x00200000L
#define RMI_DEBUGBUS_14__RMI_RB1_32BRDRET_VALID_NACK1_MASK 0x00400000L
#define RMI_DEBUGBUS_14__RMI_RB1_32BRDRET_VALID_NACK0_MASK 0x00800000L
#define RMI_DEBUGBUS_14__RMI_RB1_32BRDRET_VALID_CID7_MASK 0x01000000L
#define RMI_DEBUGBUS_14__RMI_RB1_32BRDRET_VALID_CID6_MASK 0x02000000L
#define RMI_DEBUGBUS_14__RMI_RB1_32BRDRET_VALID_CID5_MASK 0x04000000L
#define RMI_DEBUGBUS_14__RMI_RB1_32BRDRET_VALID_CID4_MASK 0x08000000L
#define RMI_DEBUGBUS_14__RMI_RB1_32BRDRET_VALID_CID3_MASK 0x10000000L
#define RMI_DEBUGBUS_14__RMI_RB1_32BRDRET_VALID_CID2_MASK 0x20000000L
#define RMI_DEBUGBUS_14__RMI_RB1_32BRDRET_VALID_CID1_MASK 0x40000000L
#define RMI_DEBUGBUS_14__RMI_RB1_32BRDRET_VALID_CID0_MASK 0x80000000L

// RMI_DEBUGBUS_15
#define RMI_DEBUGBUS_15__RMI_RB1_WRRET_VALID_CID7_MASK 0x00000001L
#define RMI_DEBUGBUS_15__RMI_RB1_WRRET_VALID_CID6_MASK 0x00000002L
#define RMI_DEBUGBUS_15__RMI_RB1_WRRET_VALID_CID5_MASK 0x00000004L
#define RMI_DEBUGBUS_15__RMI_RB1_WRRET_VALID_CID4_MASK 0x00000008L
#define RMI_DEBUGBUS_15__RMI_RB1_WRRET_VALID_CID3_MASK 0x00000010L
#define RMI_DEBUGBUS_15__RMI_RB1_WRRET_VALID_CID2_MASK 0x00000020L
#define RMI_DEBUGBUS_15__RMI_RB1_WRRET_VALID_CID1_MASK 0x00000040L
#define RMI_DEBUGBUS_15__RMI_RB1_WRRET_VALID_CID0_MASK 0x00000080L
#define RMI_DEBUGBUS_15__PROBE1_UTCL1_XNACK_NORETRY_FAULT_MASK 0x00000100L
#define RMI_DEBUGBUS_15__PROBE1_UTCL1_PRT_FAULT_MASK 0x00000200L
#define RMI_DEBUGBUS_15__PROBE1_UTCL1_ALL_FAULT_MASK 0x00000400L
#define RMI_DEBUGBUS_15__PROBE1_UTCL1_XNACK_RETRY_MASK 0x00000800L
#define RMI_DEBUGBUS_15__RESERVED0_MASK 0x00001000L
#define RMI_DEBUGBUS_15__TC_RMI1_RDRET_VALID_ALL_CID_MASK 0x00006000L
#define RMI_DEBUGBUS_15__RMI1_TC_RDREQ_INFLIGHT_ALL_CID_MASK 0x00ff8000L
#define RMI_DEBUGBUS_15__RMI1_TC_RDREQ_CID7_MASK 0x01000000L
#define RMI_DEBUGBUS_15__RMI1_TC_RDREQ_CID6_MASK 0x02000000L
#define RMI_DEBUGBUS_15__RMI1_TC_RDREQ_CID5_MASK 0x04000000L
#define RMI_DEBUGBUS_15__RMI1_TC_RDREQ_CID4_MASK 0x08000000L
#define RMI_DEBUGBUS_15__RMI1_TC_RDREQ_CID3_MASK 0x10000000L
#define RMI_DEBUGBUS_15__RMI1_TC_RDREQ_CID2_MASK 0x20000000L
#define RMI_DEBUGBUS_15__RMI1_TC_RDREQ_CID1_MASK 0x40000000L
#define RMI_DEBUGBUS_15__RMI1_TC_RDREQ_CID0_MASK 0x80000000L

// RMI_DEBUGBUS_16
#define RMI_DEBUGBUS_16__XBAR_PROBEGEN1_RTSB_RTRB_MASK 0x00000001L
#define RMI_DEBUGBUS_16__XBAR_PROBEGEN1_RTS_RTRB_MASK 0x00000002L
#define RMI_DEBUGBUS_16__XBAR_PROBEGEN1_RTSB_RTR_MASK 0x00000004L
#define RMI_DEBUGBUS_16__XBAR_PROBEGEN1_RTS_RTR_MASK 0x00000008L
#define RMI_DEBUGBUS_16__DEMUX_TCIW_FORMATTER1_RTSB_RTRB_MASK 0x00000010L
#define RMI_DEBUGBUS_16__DEMUX_TCIW_FORMATTER1_RTS_RTRB_MASK 0x00000020L
#define RMI_DEBUGBUS_16__DEMUX_TCIW_FORMATTER1_RTSB_RTR_MASK 0x00000040L
#define RMI_DEBUGBUS_16__DEMUX_TCIW_FORMATTER1_RTS_RTR_MASK 0x00000080L
#define RMI_DEBUGBUS_16__DEMUX_TCIW1_RESIDENCY_ALL_ORONE_VMID_NACK3_MASK 0x00000100L
#define RMI_DEBUGBUS_16__DEMUX_TCIW1_RESIDENCY_ALL_ORONE_VMID_NACK2_MASK 0x00000200L
#define RMI_DEBUGBUS_16__DEMUX_TCIW1_RESIDENCY_ALL_ORONE_VMID_NACK1_MASK 0x00000400L
#define RMI_DEBUGBUS_16__DEMUX_TCIW1_RESIDENCY_ALL_ORONE_VMID_NACK0_MASK 0x00000800L
#define RMI_DEBUGBUS_16__TC_RMI1_WRRET_VALID_ALL_CID_MASK 0x00003000L
#define RMI_DEBUGBUS_16__SKID_FIFO_1_BUSY_MASK 0x00004000L
#define RMI_DEBUGBUS_16__SKID_FIFO_1_REQ_MASK 0x00008000L
#define RMI_DEBUGBUS_16__TCIW1_BUSY_MASK 0x00010000L
#define RMI_DEBUGBUS_16__TCIW1_REQ_MASK 0x00020000L
#define RMI_DEBUGBUS_16__PRT_FIFO_1_BUSY_MASK 0x00040000L
#define RMI_DEBUGBUS_16__PRT_FIFO_1_REQ_MASK 0x00080000L
#define RMI_DEBUGBUS_16__LAT_FIFO_1_FULL_MASK 0x00100000L
#define RMI_DEBUGBUS_16__SKID_FIFO_1_OUT_RTSB_MASK 0x00200000L
#define RMI_DEBUGBUS_16__SKID_FIFO_1_OUT_RTS_MASK 0x00400000L
#define RMI_DEBUGBUS_16__LAT_FIFO_1_NONBLOCKING_REQ_MASK 0x00800000L
#define RMI_DEBUGBUS_16__LAT_FIFO_1_BLOCKING_REQ_MASK 0x01000000L
#define RMI_DEBUGBUS_16__LAT_FIFO_1_NUM_USED_MASK 0xfe000000L

// RMI_DEBUGBUS_17
#define RMI_DEBUGBUS_17__WRREQCONSUMER1_XBAR_WRREQ_RTSB_RTRB_MASK 0x00000001L
#define RMI_DEBUGBUS_17__WRREQCONSUMER1_XBAR_WRREQ_RTS_RTRB_MASK 0x00000002L
#define RMI_DEBUGBUS_17__WRREQCONSUMER1_XBAR_WRREQ_RTSB_RTR_MASK 0x00000004L
#define RMI_DEBUGBUS_17__WRREQCONSUMER1_XBAR_WRREQ_RTS_RTR_MASK 0x00000008L
#define RMI_DEBUGBUS_17__RESERVED0_MASK 0x00000010L
#define RMI_DEBUGBUS_17__PRT_FIFO_1_NUM_USED_MASK 0x00003fe0L
#define RMI_DEBUGBUS_17__TCIW1_INFLIGHT_COUNT_MASK 0x007fc000L
#define RMI_DEBUGBUS_17__SKID_FIFO_1_DEPTH_MASK 0xff800000L

// RMI_DEBUGBUS_18
#define RMI_DEBUGBUS_18__RESERVED0_MASK 0x00000003L
#define RMI_DEBUGBUS_18__SKID_FIFO_1_IN_RTSB_MASK 0x00000004L
#define RMI_DEBUGBUS_18__SKID_FIFO_1_IN_RTS_MASK 0x00000008L
#define RMI_DEBUGBUS_18__PRTFIFO_RTNFORMATTER1_RTSB_RTRB_MASK 0x00000010L
#define RMI_DEBUGBUS_18__PRTFIFO_RTNFORMATTER1_RTS_RTRB_MASK 0x00000020L
#define RMI_DEBUGBUS_18__PRTFIFO_RTNFORMATTER1_RTSB_RTR_MASK 0x00000040L
#define RMI_DEBUGBUS_18__PRTFIFO_RTNFORMATTER1_RTS_RTR_MASK 0x00000080L
#define RMI_DEBUGBUS_18__XNACK_PROBEGEN1_RTSB_RTRB_MASK 0x00000100L
#define RMI_DEBUGBUS_18__XNACK_PROBEGEN1_RTS_RTRB_MASK 0x00000200L
#define RMI_DEBUGBUS_18__XNACK_PROBEGEN1_RTSB_RTR_MASK 0x00000400L
#define RMI_DEBUGBUS_18__XNACK_PROBEGEN1_RTS_RTR_MASK 0x00000800L
#define RMI_DEBUGBUS_18__POP1_XNACK_RTSB_RTRB_MASK 0x00001000L
#define RMI_DEBUGBUS_18__POP1_XNACK_RTS_RTRB_MASK 0x00002000L
#define RMI_DEBUGBUS_18__POP1_XNACK_RTSB_RTR_MASK 0x00004000L
#define RMI_DEBUGBUS_18__POP1_XNACK_RTS_RTR_MASK 0x00008000L
#define RMI_DEBUGBUS_18__UTC_POP1_RTSB_RTRB_MASK 0x00010000L
#define RMI_DEBUGBUS_18__UTC_POP1_RTS_RTRB_MASK 0x00020000L
#define RMI_DEBUGBUS_18__UTC_POP1_RTSB_RTR_MASK 0x00040000L
#define RMI_DEBUGBUS_18__UTC_POP1_RTS_RTR_MASK 0x00080000L
#define RMI_DEBUGBUS_18__POP1_DEMUX_RTSB_RTRB_MASK 0x00100000L
#define RMI_DEBUGBUS_18__POP1_DEMUX_RTS_RTRB_MASK 0x00200000L
#define RMI_DEBUGBUS_18__POP1_DEMUX_RTSB_RTR_MASK 0x00400000L
#define RMI_DEBUGBUS_18__POP1_DEMUX_RTS_RTR_MASK 0x00800000L
#define RMI_DEBUGBUS_18__PROBEGEN1_UTC_RTSB_RTRB_MASK 0x01000000L
#define RMI_DEBUGBUS_18__PROBEGEN1_UTC_RTS_RTRB_MASK 0x02000000L
#define RMI_DEBUGBUS_18__PROBEGEN1_UTC_RTSB_RTR_MASK 0x04000000L
#define RMI_DEBUGBUS_18__PROBEGEN1_UTC_RTS_RTR_MASK 0x08000000L
#define RMI_DEBUGBUS_18__RDREQCONSUMER1_XBAR_RDREQ_RTSB_RTRB_MASK 0x10000000L
#define RMI_DEBUGBUS_18__RDREQCONSUMER1_XBAR_RDREQ_RTS_RTRB_MASK 0x20000000L
#define RMI_DEBUGBUS_18__RDREQCONSUMER1_XBAR_RDREQ_RTSB_RTR_MASK 0x40000000L
#define RMI_DEBUGBUS_18__RDREQCONSUMER1_XBAR_RDREQ_RTS_RTR_MASK 0x80000000L

// RMI_DEBUGBUS_19
#define RMI_DEBUGBUS_19__Reserved0_MASK 0x000003ffL
#define RMI_DEBUGBUS_19__RMI_RB1_EARLY_WRACK_NACK3_MASK 0x00000400L
#define RMI_DEBUGBUS_19__RMI_RB1_EARLY_WRACK_NACK2_MASK 0x00000800L
#define RMI_DEBUGBUS_19__RMI_RB1_EARLY_WRACK_NACK1_MASK 0x00001000L
#define RMI_DEBUGBUS_19__RMI_RB1_EARLY_WRACK_NACK0_MASK 0x00002000L
#define RMI_DEBUGBUS_19__RMI_RB1_EARLY_WRACK_CID7_MASK 0x00004000L
#define RMI_DEBUGBUS_19__RMI_RB1_EARLY_WRACK_CID6_MASK 0x00008000L
#define RMI_DEBUGBUS_19__RMI_RB1_EARLY_WRACK_CID5_MASK 0x00010000L
#define RMI_DEBUGBUS_19__RMI_RB1_EARLY_WRACK_CID4_MASK 0x00020000L
#define RMI_DEBUGBUS_19__RMI_RB1_EARLY_WRACK_CID3_MASK 0x00040000L
#define RMI_DEBUGBUS_19__RMI_RB1_EARLY_WRACK_CID2_MASK 0x00080000L
#define RMI_DEBUGBUS_19__RMI_RB1_EARLY_WRACK_CID1_MASK 0x00100000L
#define RMI_DEBUGBUS_19__RMI_RB1_EARLY_WRACK_CID0_MASK 0x00200000L
#define RMI_DEBUGBUS_19__RMI_RB1_EARLY_WRACK_ALL_CID_EVENT_MASK 0x00400000L
#define RMI_DEBUGBUS_19__REORDER_FIFO_1_BUSY_MASK 0x00800000L
#define RMI_DEBUGBUS_19__REORDER_FIFO_1_REQ_MASK 0x01000000L
#define RMI_DEBUGBUS_19__PROBE1_UTCL1_VMID_BYPASS_MASK 0x02000000L
#define RMI_DEBUGBUS_19__XBAR_PROBEGEN1_DB_RTS_RTR_MASK 0x04000000L
#define RMI_DEBUGBUS_19__XBAR_PROBEGEN1_CB_RTS_RTR_MASK 0x08000000L
#define RMI_DEBUGBUS_19__XBAR_PROBEGEN1_IN1_RTS_RTR_MASK 0x10000000L
#define RMI_DEBUGBUS_19__XBAR_PROBEGEN1_IN0_RTS_RTR_MASK 0x20000000L
#define RMI_DEBUGBUS_19__XBAR_PROBEGEN1_WRITE_RTS_RTR_MASK 0x40000000L
#define RMI_DEBUGBUS_19__XBAR_PROBEGEN1_READ_RTS_RTR_MASK 0x80000000L

// RMI_DEBUGBUS_20
#define RMI_DEBUGBUS_20__RB0_WRREQ_CONSUMER_FIFO_EMPTY_MASK 0x00000001L
#define RMI_DEBUGBUS_20__RB0_RDREQ_CONSUMER_FIFO_EMPTY_MASK 0x00000002L
#define RMI_DEBUGBUS_20__RB0_WRREQ_CONSUMER_FIFO_FULL_MASK 0x00000004L
#define RMI_DEBUGBUS_20__RB0_RDREQ_CONSUMER_FIFO_FULL_MASK 0x00000008L
#define RMI_DEBUGBUS_20__RB0_WRREQ_CONSUMER_FIFO_BUSY_MASK 0x00000010L
#define RMI_DEBUGBUS_20__RB0_RDREQ_CONSUMER_FIFO_BUSY_MASK 0x00000020L
#define RMI_DEBUGBUS_20__UTC_EXT_LAT_HID_FIFO_EMPTY_PROBE0_MASK 0x00000040L
#define RMI_DEBUGBUS_20__UTC_EXT_LAT_HID_FIFO_FULL_PROBE0_MASK 0x00000080L
#define RMI_DEBUGBUS_20__XNACK_FIFO_EMPTY_MASK 0x00000100L
#define RMI_DEBUGBUS_20__XNACK_FIFO_FULL_MASK 0x00000200L
#define RMI_DEBUGBUS_20__UTCL1_STALL_MISSFIFO_FULL_EVENT_MASK 0x00000400L
#define RMI_DEBUGBUS_20__UTCL1_STALL_INFLIGHT_MAX_EVENT_MASK 0x00000800L
#define RMI_DEBUGBUS_20__UTCL1_STALL_LRU_INFLIGHT_EVENT_MASK 0x00001000L
#define RMI_DEBUGBUS_20__UTCL1_LFIFO_FULL_EVENT_MASK 0x00002000L
#define RMI_DEBUGBUS_20__UTCL1_HIT_FIFO_FULL_EVENT_MASK 0x00004000L
#define RMI_DEBUGBUS_20__UTCL1_STALL_UTCL2_REQ_OUT_OF_CREDITS_EVENT_MASK 0x00008000L
#define RMI_DEBUGBUS_20__UTCL1_STALL_LFIFO_NOT_RES_EVENT_MASK 0x00010000L
#define RMI_DEBUGBUS_20__RB1_WRREQ_CONSUMER_FIFO_EMPTY_MASK 0x00020000L
#define RMI_DEBUGBUS_20__RB1_RDREQ_CONSUMER_FIFO_EMPTY_MASK 0x00040000L
#define RMI_DEBUGBUS_20__RB1_WRREQ_CONSUMER_FIFO_FULL_MASK 0x00080000L
#define RMI_DEBUGBUS_20__RB1_RDREQ_CONSUMER_FIFO_FULL_MASK 0x00100000L
#define RMI_DEBUGBUS_20__RB1_WRREQ_CONSUMER_FIFO_BUSY_MASK 0x00200000L
#define RMI_DEBUGBUS_20__RB1_RDREQ_CONSUMER_FIFO_BUSY_MASK 0x00400000L
#define RMI_DEBUGBUS_20__UTC_EXT_LAT_HID_FIFO_EMPTY_PROBE1_MASK 0x00800000L
#define RMI_DEBUGBUS_20__UTC_EXT_LAT_HID_FIFO_FULL_PROBE1_MASK 0x01000000L
#define RMI_DEBUGBUS_20__UTC_OUT_STALL_SOURCE_MASK 0x0e000000L
#define RMI_DEBUGBUS_20__UTC_IN_STALL_SOURCE_MASK 0x70000000L
#define RMI_DEBUGBUS_20__UTCL1_INFLIGHT_WATERMARK_HIT_MASK 0x80000000L

// RMI_DEBUGBUS_21
#define RMI_DEBUGBUS_21__TCIW0_PRODUCER_CREDIT_CNT_MASK 0x0000003fL
#define RMI_DEBUGBUS_21__TCIW1_PRODUCER_CREDIT_CNT_MASK 0x00000fc0L
#define RMI_DEBUGBUS_21__POP0_DEMUX_RTR_MASK 0x00001000L
#define RMI_DEBUGBUS_21__POP0_DEMUX_RTS_MASK 0x00002000L
#define RMI_DEBUGBUS_21__POP1_DEMUX_RTR_MASK 0x00004000L
#define RMI_DEBUGBUS_21__POP1_DEMUX_RTS_MASK 0x00008000L
#define RMI_DEBUGBUS_21__RB0RDREQCONSUMER_XBAR_RDREQ_RTR_MASK 0x00010000L
#define RMI_DEBUGBUS_21__RB0RDREQCONSUMER_XBAR_RDREQ_RTS_MASK 0x00020000L
#define RMI_DEBUGBUS_21__RB0WRREQCONSUMER_XBAR_WRREQ_RTR_MASK 0x00040000L
#define RMI_DEBUGBUS_21__RB0WRREQCONSUMER_XBAR_WRREQ_RTS_MASK 0x00080000L
#define RMI_DEBUGBUS_21__RB1RDREQCONSUMER_XBAR_RDREQ_RTR_MASK 0x00100000L
#define RMI_DEBUGBUS_21__RB1RDREQCONSUMER_XBAR_RDREQ_RTS_MASK 0x00200000L
#define RMI_DEBUGBUS_21__RB1WRREQCONSUMER_XBAR_WRREQ_RTR_MASK 0x00400000L
#define RMI_DEBUGBUS_21__RB1WRREQCONSUMER_XBAR_WRREQ_RTS_MASK 0x00800000L
#define RMI_DEBUGBUS_21__DEMUX_TCIW_FORMATTER0_RTR_MASK 0x01000000L
#define RMI_DEBUGBUS_21__DEMUX_TCIW_FORMATTER0_RTS_MASK 0x02000000L
#define RMI_DEBUGBUS_21__DEMUX_TCIW_FORMATTER1_RTR_MASK 0x04000000L
#define RMI_DEBUGBUS_21__DEMUX_TCIW_FORMATTER1_RTS_MASK 0x08000000L
#define RMI_DEBUGBUS_21__XBAR_PROBEGEN0_RTR_MASK 0x10000000L
#define RMI_DEBUGBUS_21__XBAR_PROBEGEN0_RTS_MASK 0x20000000L
#define RMI_DEBUGBUS_21__XBAR_PROBEGEN1_RTR_MASK 0x40000000L
#define RMI_DEBUGBUS_21__XBAR_PROBEGEN1_RTS_MASK 0x80000000L

// RMI_DEBUGBUS_22
#define RMI_DEBUGBUS_22__RTNFORMATTER_REQFORMATTER_SKIDFIFO0_F1_MASK 0x000000ffL
#define RMI_DEBUGBUS_22__RTNFORMATTER_REQFORMATTER_SKIDFIFO0_F2_MASK 0x0000ff00L
#define RMI_DEBUGBUS_22__RTNFORMATTER_REQFORMATTER_SKIDFIFO1_F1_MASK 0x00ff0000L
#define RMI_DEBUGBUS_22__RTNFORMATTER_REQFORMATTER_SKIDFIFO1_F2_MASK 0xff000000L

// RMI_DEBUGBUS_23
#define RMI_DEBUGBUS_23__ARBITER0_REQ_OUT_DATA_FLOPPED_EN_MASK 0x00000001L
#define RMI_DEBUGBUS_23__ARBITER0_REQ_OUT_RTS_MASK 0x00000002L
#define RMI_DEBUGBUS_23__ARBITER0_GATED_BY_WEIGHTEDRR_MASK 0x00000004L
#define RMI_DEBUGBUS_23__ARBITER0_WAITING_FOR_END_OF_BURST_MASK 0x00000008L
#define RMI_DEBUGBUS_23__ARBITER0_MASKED_REQUESTS_FOR_WRAPPING_REDUCED_MASK 0x00000010L
#define RMI_DEBUGBUS_23__ARBITER0_MASKED_REQUESTS_REDUCED_MASK 0x00000020L
#define RMI_DEBUGBUS_23__ARBITER0_REQ_OUT_STALLED_MASK 0x00000040L
#define RMI_DEBUGBUS_23__ARBITER0_ARBITER_DISABLE_D_MASK 0x00000080L
#define RMI_DEBUGBUS_23__ARBITER0_OUTPUT_STALLED_MASK 0x00000100L
#define RMI_DEBUGBUS_23__ARBITER0_CURRENT_REQUEST_ID_MASK 0x00000200L
#define RMI_DEBUGBUS_23__ARBITER0_REQ_IN_RTR_FSM_MASK 0x00000c00L
#define RMI_DEBUGBUS_23__ARBITER0_REQUEST_MASKS_MASK 0x00003000L
#define RMI_DEBUGBUS_23__Reserved0_MASK 0xffffc000L

// RMI_DEBUGBUS_24
#define RMI_DEBUGBUS_24__ARBITER1_REQ_OUT_DATA_FLOPPED_EN_MASK 0x00000001L
#define RMI_DEBUGBUS_24__ARBITER1_REQ_OUT_RTS_MASK 0x00000002L
#define RMI_DEBUGBUS_24__ARBITER1_GATED_BY_WEIGHTEDRR_MASK 0x00000004L
#define RMI_DEBUGBUS_24__ARBITER1_WAITING_FOR_END_OF_BURST_MASK 0x00000008L
#define RMI_DEBUGBUS_24__ARBITER1_MASKED_REQUESTS_FOR_WRAPPING_REDUCED_MASK 0x00000010L
#define RMI_DEBUGBUS_24__ARBITER1_MASKED_REQUESTS_REDUCED_MASK 0x00000020L
#define RMI_DEBUGBUS_24__ARBITER1_REQ_OUT_STALLED_MASK 0x00000040L
#define RMI_DEBUGBUS_24__ARBITER1_ARBITER_DISABLE_D_MASK 0x00000080L
#define RMI_DEBUGBUS_24__ARBITER1_OUTPUT_STALLED_MASK 0x00000100L
#define RMI_DEBUGBUS_24__ARBITER1_CURRENT_REQUEST_ID_MASK 0x00000200L
#define RMI_DEBUGBUS_24__ARBITER1_REQ_IN_RTR_FSM_MASK 0x00000c00L
#define RMI_DEBUGBUS_24__ARBITER1_REQUEST_MASKS_MASK 0x00003000L
#define RMI_DEBUGBUS_24__XBAR_CONFIG_OVERRIDE_DB_MASK 0x00004000L
#define RMI_DEBUGBUS_24__XBAR_ARBITER_DISABLE_INT_MASK 0x00008000L
#define RMI_DEBUGBUS_24__Reserved0_MASK 0xffff0000L

// RMI_DEBUGBUS_25
#define RMI_DEBUGBUS_25__XBAR_INCOMING_REQUESTS_REENABLE_INPUT_RB0_MASK 0x00000001L
#define RMI_DEBUGBUS_25__XBAR_INCOMING_REQUESTS_FLUSH_START_RB0_MASK 0x00000002L
#define RMI_DEBUGBUS_25__XBAR_INCOMING_REQUESTS_REENABLE_INPUT_RB1_MASK 0x00000004L
#define RMI_DEBUGBUS_25__XBAR_INCOMING_REQUESTS_FLUSH_START_RB1_MASK 0x00000008L
#define RMI_DEBUGBUS_25__RB0RDREQCONSUMER_XBAR_RDREQ_RTR_PROBE0_MASK 0x00000010L
#define RMI_DEBUGBUS_25__RB0WRREQCONSUMER_XBAR_WRREQ_RTR_PROBE0_MASK 0x00000020L
#define RMI_DEBUGBUS_25__RB1RDREQCONSUMER_XBAR_RDREQ_RTR_PROBE0_MASK 0x00000040L
#define RMI_DEBUGBUS_25__RB1WRREQCONSUMER_XBAR_WRREQ_RTR_PROBE0_MASK 0x00000080L
#define RMI_DEBUGBUS_25__RB1_WR_RTS_ARBITER_PROBE1_MASK 0x00000100L
#define RMI_DEBUGBUS_25__RB1_RD_RTS_ARBITER_PROBE1_MASK 0x00000200L
#define RMI_DEBUGBUS_25__RB0_WR_RTS_ARBITER_PROBE1_MASK 0x00000400L
#define RMI_DEBUGBUS_25__RB0_RD_RTS_ARBITER_PROBE1_MASK 0x00000800L
#define RMI_DEBUGBUS_25__RB1RDREQCONSUMER_XBAR_RDREQ_LAST_OF_REQ_BURST_MASK 0x00001000L
#define RMI_DEBUGBUS_25__RB0RDREQCONSUMER_XBAR_RDREQ_LAST_OF_REQ_BURST_MASK 0x00002000L
#define RMI_DEBUGBUS_25__RB0WRREQCONSUMER_XBAR_WRREQ_LAST_OF_REQ_BURST_MASK 0x00004000L
#define RMI_DEBUGBUS_25__RB1WRREQCONSUMER_XBAR_WRREQ_LAST_OF_REQ_BURST_MASK 0x00008000L
#define RMI_DEBUGBUS_25__RB0_WR_RTS_ARBITER_PROBE0_MASK 0x00010000L
#define RMI_DEBUGBUS_25__RB1_WR_RTS_ARBITER_PROBE0_MASK 0x00020000L
#define RMI_DEBUGBUS_25__RB0_RD_RTS_ARBITER_PROBE0_MASK 0x00040000L
#define RMI_DEBUGBUS_25__RB1_RD_RTS_ARBITER_PROBE0_MASK 0x00080000L
#define RMI_DEBUGBUS_25__RB0_WR_SEL_MASK 0x00100000L
#define RMI_DEBUGBUS_25__RB1_WR_SEL_MASK 0x00200000L
#define RMI_DEBUGBUS_25__RB0_RD_SEL_MASK 0x00400000L
#define RMI_DEBUGBUS_25__RB1_RD_SEL_MASK 0x00800000L
#define RMI_DEBUGBUS_25__IS_FROM_DB_RB0_WR_MASK 0x01000000L
#define RMI_DEBUGBUS_25__IS_FROM_DB_RB1_WR_MASK 0x02000000L
#define RMI_DEBUGBUS_25__IS_FROM_DB_RB0_RD_MASK 0x04000000L
#define RMI_DEBUGBUS_25__IS_FROM_DB_RB1_RD_MASK 0x08000000L
#define RMI_DEBUGBUS_25__IS_FROM_CB_RB0_WR_MASK 0x10000000L
#define RMI_DEBUGBUS_25__IS_FROM_CB_RB1_WR_MASK 0x20000000L
#define RMI_DEBUGBUS_25__IS_FROM_CB_RB0_RD_MASK 0x40000000L
#define RMI_DEBUGBUS_25__IS_FROM_CB_RB1_RD_MASK 0x80000000L

// RMI_DEBUGBUS_26
#define RMI_DEBUGBUS_26__DEMUX_ARBITER0_REQ_OUT_DATA_FLOPPED_EN_MASK 0x00000001L
#define RMI_DEBUGBUS_26__DEMUX_ARBITER0_REQ_OUT_RTS_MASK 0x00000002L
#define RMI_DEBUGBUS_26__DEMUX_ARBITER0_GATED_BY_WEIGHTEDRR_MASK 0x00000004L
#define RMI_DEBUGBUS_26__DEMUX_ARBITER0_WAITING_FOR_END_OF_BURST_MASK 0x00000008L
#define RMI_DEBUGBUS_26__DEMUX_ARBITER0_MASKED_REQUESTS_FOR_WRAPPING_REDUCED_MASK 0x00000010L
#define RMI_DEBUGBUS_26__DEMUX_ARBITER0_MASKED_REQUESTS_REDUCED_MASK 0x00000020L
#define RMI_DEBUGBUS_26__DEMUX_ARBITER0_REQ_OUT_STALLED_MASK 0x00000040L
#define RMI_DEBUGBUS_26__DEMUX_ARBITER0_ARBITER_DISABLE_D_MASK 0x00000080L
#define RMI_DEBUGBUS_26__DEMUX_ARBITER0_OUTPUT_STALLED_MASK 0x00000100L
#define RMI_DEBUGBUS_26__DEMUX_ARBITER0_CURRENT_REQUEST_ID_MASK 0x00000200L
#define RMI_DEBUGBUS_26__DEMUX_ARBITER0_REQ_IN_RTR_FSM_MASK 0x00000c00L
#define RMI_DEBUGBUS_26__DEMUX_ARBITER0_REQUEST_MASKS_MASK 0x00003000L
#define RMI_DEBUGBUS_26__Reserved0_MASK 0xffffc000L

// RMI_DEBUGBUS_27
#define RMI_DEBUGBUS_27__DEMUX_ARBITER1_REQ_OUT_DATA_FLOPPED_EN_MASK 0x00000001L
#define RMI_DEBUGBUS_27__DEMUX_ARBITER1_REQ_OUT_RTS_MASK 0x00000002L
#define RMI_DEBUGBUS_27__DEMUX_ARBITER1_GATED_BY_WEIGHTEDRR_MASK 0x00000004L
#define RMI_DEBUGBUS_27__DEMUX_ARBITER1_WAITING_FOR_END_OF_BURST_MASK 0x00000008L
#define RMI_DEBUGBUS_27__DEMUX_ARBITER1_MASKED_REQUESTS_FOR_WRAPPING_REDUCED_MASK 0x00000010L
#define RMI_DEBUGBUS_27__DEMUX_ARBITER1_MASKED_REQUESTS_REDUCED_MASK 0x00000020L
#define RMI_DEBUGBUS_27__DEMUX_ARBITER1_REQ_OUT_STALLED_MASK 0x00000040L
#define RMI_DEBUGBUS_27__DEMUX_ARBITER1_ARBITER_DISABLE_D_MASK 0x00000080L
#define RMI_DEBUGBUS_27__DEMUX_ARBITER1_OUTPUT_STALLED_MASK 0x00000100L
#define RMI_DEBUGBUS_27__DEMUX_ARBITER1_CURRENT_REQUEST_ID_MASK 0x00000200L
#define RMI_DEBUGBUS_27__DEMUX_ARBITER1_REQ_IN_RTR_FSM_MASK 0x00000c00L
#define RMI_DEBUGBUS_27__DEMUX_ARBITER1_REQUEST_MASKS_MASK 0x00003000L
#define RMI_DEBUGBUS_27__Reserved0_MASK 0xffffc000L

// RMI_DEBUGBUS_28
#define RMI_DEBUGBUS_28__RUNNING_CNT0_MASK 0x00000fffL
#define RMI_DEBUGBUS_28__RUNNING_CNT1_MASK 0x00fff000L
#define RMI_DEBUGBUS_28__PROBE0_SB_INVREQ_CLEAN_MASK 0x01000000L
#define RMI_DEBUGBUS_28__PROBE1_SB_INVREQ_CLEAN_MASK 0x02000000L
#define RMI_DEBUGBUS_28__RMI_SCOREBOARD_CP_VMID_INVAL_PROGRESS_MASK 0x04000000L
#define RMI_DEBUGBUS_28__CPF_RMI_INVREQ_FLUSHTYPE_INT_MASK 0x08000000L
#define RMI_DEBUGBUS_28__SB_PROBE_SESSION_ID_CURR_MASK 0x10000000L
#define RMI_DEBUGBUS_28__RTNFORMATTER0_SB_SESSION_ID_MASK 0x20000000L
#define RMI_DEBUGBUS_28__RTNFORMATTER1_SB_SESSION_ID_MASK 0x40000000L
#define RMI_DEBUGBUS_28__Reserved0_MASK 0x80000000L

// RMI_DEBUGBUS_29
#define RMI_DEBUGBUS_29__SNAPSHOT_CNT0_MASK 0x00000fffL
#define RMI_DEBUGBUS_29__SNAPSHOT_CNT1_MASK 0x00fff000L
#define RMI_DEBUGBUS_29__VMID_INVAL_FORCE_DONE_MASK 0x01000000L
#define RMI_DEBUGBUS_29__VMID_INVAL_WATCHDOG_IN_PROGRESS_MASK 0x02000000L
#define RMI_DEBUGBUS_29__RMI_SCOREBOARD_FLUSH_DONE_RB0_MASK 0x04000000L
#define RMI_DEBUGBUS_29__RMI_SCOREBOARD_FLUSH_DONE_RB1_MASK 0x08000000L
#define RMI_DEBUGBUS_29__CPF_RMI_INVREQ_CLEAN_MASK 0x10000000L
#define RMI_DEBUGBUS_29__CPF_RMI_INVREQ_START_MASK 0x20000000L
#define RMI_DEBUGBUS_29__CPF_RMI_INVREQ_CLEAN_NXT_MASK 0x40000000L
#define RMI_DEBUGBUS_29__Reserved0_MASK 0x80000000L

// RMI_DEBUGBUS_30
#define RMI_DEBUGBUS_30__UPDATE_SNAPSHOT_CNT0_MASK 0x00000001L
#define RMI_DEBUGBUS_30__UPDATE_SNAPSHOT_CNT1_MASK 0x00000002L
#define RMI_DEBUGBUS_30__UPDATE_RUNNING_CNT0_MASK 0x00000004L
#define RMI_DEBUGBUS_30__UPDATE_RUNNING_CNT1_MASK 0x00000008L
#define RMI_DEBUGBUS_30__SB_PROBE_SESSION_ID_PREV_MASK 0x00000010L
#define RMI_DEBUGBUS_30__POP0_SB_XNACK_SESSION_ID_MASK 0x00000020L
#define RMI_DEBUGBUS_30__POP0_SB_XNACK_RBID_MASK 0x00000040L
#define RMI_DEBUGBUS_30__POP0_SB_XNACK_VALID_MASK 0x00000080L
#define RMI_DEBUGBUS_30__POP1_SB_XNACK_SESSION_ID_MASK 0x00000100L
#define RMI_DEBUGBUS_30__POP1_SB_XNACK_RBID_MASK 0x00000200L
#define RMI_DEBUGBUS_30__POP1_SB_XNACK_VALID_MASK 0x00000400L
#define RMI_DEBUGBUS_30__PROBE0_SB_RBID_MASK 0x00000800L
#define RMI_DEBUGBUS_30__PROBE0_SB_VALID_MASK 0x00001000L
#define RMI_DEBUGBUS_30__PROBE1_SB_RBID_MASK 0x00002000L
#define RMI_DEBUGBUS_30__PROBE1_SB_VALID_MASK 0x00004000L
#define RMI_DEBUGBUS_30__SB_PROBE_INVREQ_VMID_VEC_MASK 0x7fff8000L
#define RMI_DEBUGBUS_30__SB_PROBE_INVREQ_START_MASK 0x80000000L

// RMI_DEBUGBUS_31
#define RMI_DEBUGBUS_31__RTNFORMATTER_RB_SEND_TCIW0_MASK 0x00000001L
#define RMI_DEBUGBUS_31__SEND_BOTH_HALVES_TO_RB_TCIW0_MASK 0x00000002L
#define RMI_DEBUGBUS_31__CLT_TAG_STORE_OUT_VALID_TCIW0_MASK 0x00000004L
#define RMI_DEBUGBUS_31__CLT_TAG_STORE_OUT_RMIMASK_TCIW0_MASK 0x00000018L
#define RMI_DEBUGBUS_31__SKID_FIFO_OUT_RTR_TCIW0_MASK 0x00000020L
#define RMI_DEBUGBUS_31__SKID_FIFO_OUT_RTS_TCIW0_MASK 0x00000040L
#define RMI_DEBUGBUS_31__CLT_TAG_STORE_OUT_TMP_STORE_VALID_TCIW0_MASK 0x00000080L
#define RMI_DEBUGBUS_31__RTNFORMATTER_TCIW_TAG_FREE_TCIW0_MASK 0x00000100L
#define RMI_DEBUGBUS_31__STATE_TCIW0_MASK 0x00000600L
#define RMI_DEBUGBUS_31__Reserved0_MASK 0xfffff800L

// RMI_DEBUGBUS_32
#define RMI_DEBUGBUS_32__RTNFORMATTER_RB_SEND_TCIW1_MASK 0x00000001L
#define RMI_DEBUGBUS_32__SEND_BOTH_HALVES_TO_RB_TCIW1_MASK 0x00000002L
#define RMI_DEBUGBUS_32__CLT_TAG_STORE_OUT_VALID_TCIW1_MASK 0x00000004L
#define RMI_DEBUGBUS_32__CLT_TAG_STORE_OUT_RMIMASK_TCIW1_MASK 0x00000018L
#define RMI_DEBUGBUS_32__SKID_FIFO_OUT_RTR_TCIW1_MASK 0x00000020L
#define RMI_DEBUGBUS_32__SKID_FIFO_OUT_RTS_TCIW1_MASK 0x00000040L
#define RMI_DEBUGBUS_32__CLT_TAG_STORE_OUT_TMP_STORE_VALID_TCIW1_MASK 0x00000080L
#define RMI_DEBUGBUS_32__RTNFORMATTER_TCIW_TAG_FREE_TCIW1_MASK 0x00000100L
#define RMI_DEBUGBUS_32__STATE_TCIW1_MASK 0x00000600L
#define RMI_DEBUGBUS_32__Reserved0_MASK 0xfffff800L

// DB_DEBUG_BUS_0
#define DB_DEBUG_BUS_0__BUSY_DATA0_MASK 0xffffffffL

// DB_DEBUG_BUS_1
#define DB_DEBUG_BUS_1__BUSY_DATA1_MASK 0xffffffffL

// DB_DEBUG_BUS_2
#define DB_DEBUG_BUS_2__BUSY_DATA2_MASK 0xffffffffL

// DB_DEBUG_BUS_3
#define DB_DEBUG_BUS_3__BUSY_DATA3_MASK 0xffffffffL

// DB_DEBUG_BUS_4
#define DB_DEBUG_BUS_4__STALL_DATA0_MASK 0xffffffffL

// DB_DEBUG_BUS_5
#define DB_DEBUG_BUS_5__STALL_DATA1_MASK 0xffffffffL

// DB_DEBUG_BUS_6
#define DB_DEBUG_BUS_6__STALL_DATA2_MASK 0xffffffffL

// DB_DEBUG_BUS_7
#define DB_DEBUG_BUS_7__STALL_DATA3_MASK 0xffffffffL

// DB_DEBUG_BUS_8
#define DB_DEBUG_BUS_8__STALL_DATA4_MASK 0xffffffffL

// DB_DEBUG_BUS_9
#define DB_DEBUG_BUS_9__STALL_DATA5_MASK 0xffffffffL

// DB_DEBUG_BUS_A
#define DB_DEBUG_BUS_A__STALL_DATA6_MASK 0xffffffffL

// DB_DEBUG_BUS_B
#define DB_DEBUG_BUS_B__INFO_DATA0_MASK 0xffffffffL

// DB_DEBUG_BUS_C
#define DB_DEBUG_BUS_C__INFO_DATA1_MASK 0xffffffffL

// DB_DEBUG_BUS_D
#define DB_DEBUG_BUS_D__INFO_DATA2_MASK 0xffffffffL

// DB_DEBUG_BUS_E
#define DB_DEBUG_BUS_E__INFO_DATA3_MASK 0xffffffffL

// DB_DEBUG_BUS_F
#define DB_DEBUG_BUS_F__INFO_DATA4_MASK 0xffffffffL

// ATC_L2_CNTL
#define ATC_L2_CNTL__NUMBER_OF_TRANSLATION_READ_REQUESTS_MASK 0x00000003L
#define ATC_L2_CNTL__NUMBER_OF_TRANSLATION_WRITE_REQUESTS_MASK 0x00000018L
#define ATC_L2_CNTL__NUMBER_OF_TRANSLATION_READS_DEPENDS_ON_ADDR_MOD_MASK 0x00000040L
#define ATC_L2_CNTL__NUMBER_OF_TRANSLATION_WRITES_DEPENDS_ON_ADDR_MOD_MASK 0x00000080L
#define ATC_L2_CNTL__CACHE_INVALIDATE_MODE_MASK 0x00000700L
#define ATC_L2_CNTL__ENABLE_DEFAULT_PAGE_OUT_TO_SYSTEM_MEMORY_MASK 0x00000800L

// ATC_L2_CNTL2
#define ATC_L2_CNTL2__BANK_SELECT_MASK 0x0000003fL
#define ATC_L2_CNTL2__L2_CACHE_UPDATE_MODE_MASK 0x000000c0L
#define ATC_L2_CNTL2__ENABLE_L2_CACHE_LRU_UPDATE_BY_WRITE_MASK 0x00000100L
#define ATC_L2_CNTL2__L2_CACHE_SWAP_TAG_INDEX_LSBS_MASK 0x00000e00L
#define ATC_L2_CNTL2__L2_CACHE_VMID_MODE_MASK 0x00007000L
#define ATC_L2_CNTL2__L2_CACHE_UPDATE_WILDCARD_REFERENCE_VALUE_MASK 0x001f8000L

// ATC_L2_DEBUG
#define ATC_L2_DEBUG__CREDITS_L2_ATS_MASK 0x0000007fL
#define ATC_L2_DEBUG__L2_MEM_SELECT_MASK 0x00000080L
#define ATC_L2_DEBUG__CACHE_INDEX_MASK 0x000fff00L
#define ATC_L2_DEBUG__CACHE_SELECT_MASK 0x00100000L
#define ATC_L2_DEBUG__CACHE_BANK_SELECT_MASK 0x00200000L
#define ATC_L2_DEBUG__CACHE_WAY_SELECT_MASK 0x00800000L
#define ATC_L2_DEBUG__CACHE_READ_MASK 0x02000000L
#define ATC_L2_DEBUG__CACHE_INJECT_SOFT_PARITY_ERROR_MASK 0x04000000L
#define ATC_L2_DEBUG__CACHE_INJECT_HARD_PARITY_ERROR_MASK 0x08000000L
#define ATC_L2_DEBUG__IFIFO_SEND_DELAY_MASK 0x70000000L

// ATC_L2_DEBUG2
#define ATC_L2_DEBUG2__EFFECTIVE_CACHE_SIZE_MASK 0x0000001fL
#define ATC_L2_DEBUG2__EFFECTIVE_WORK_QUEUE_SIZE_MASK 0x000000e0L
#define ATC_L2_DEBUG2__FORCE_CACHE_MISS_MASK 0x00000100L
#define ATC_L2_DEBUG2__INVALIDATE_ALL_MASK 0x00000200L
#define ATC_L2_DEBUG2__DISABLE_2M_CACHE_MASK 0x00000400L
#define ATC_L2_DEBUG2__DISABLE_CACHING_SPECULATIVE_RETURNS_MASK 0x00000800L
#define ATC_L2_DEBUG2__ATS_SNOOP_OVERRIDE_MASK 0x00001000L
#define ATC_L2_DEBUG2__DEBUG_BUS_SELECT_MASK 0x00006000L
#define ATC_L2_DEBUG2__DEBUG_ECO_MASK 0x00018000L
#define ATC_L2_DEBUG2__EFFECTIVE_2M_CACHE_SIZE_MASK 0x001e0000L
#define ATC_L2_DEBUG2__CLEAR_PARITY_ERROR_INFO_MASK 0x00200000L
#define ATC_L2_DEBUG2__DISABLE_INVALIDATE_BY_ADDR_RANGE_MASK 0x00400000L
#define ATC_L2_DEBUG2__DISABLE_INVALIDATE_BY_DOMAIN_MASK 0x00800000L
#define ATC_L2_DEBUG2__CGCG_OVERRIDE_MASK 0x01000000L

// ATC_L2_CACHE_DATA0
#define ATC_L2_CACHE_DATA0__DATA_REGISTER_VALID_MASK 0x00000001L
#define ATC_L2_CACHE_DATA0__CACHE_ENTRY_VALID_MASK 0x00000002L
#define ATC_L2_CACHE_DATA0__CACHED_ATTRIBUTES_MASK 0x007ffffcL
#define ATC_L2_CACHE_DATA0__VIRTUAL_PAGE_ADDRESS_HIGH_MASK 0x07800000L

// ATC_L2_CACHE_DATA1
#define ATC_L2_CACHE_DATA1__VIRTUAL_PAGE_ADDRESS_LOW_MASK 0xffffffffL

// ATC_L2_CACHE_DATA2
#define ATC_L2_CACHE_DATA2__PHYSICAL_PAGE_ADDRESS_MASK 0xffffffffL

// ATC_L2_CNTL3
#define ATC_L2_CNTL3__DELAY_SEND_INVALIDATION_REQUEST_MASK 0x00000007L
#define ATC_L2_CNTL3__ATS_REQUEST_CREDIT_MINUS1_MASK 0x000001f8L

// ATC_L2_STATUS
#define ATC_L2_STATUS__BUSY_MASK 0x00000001L
#define ATC_L2_STATUS__PARITY_ERROR_INFO_MASK 0x3ffffffeL

// ATC_L2_STATUS2
#define ATC_L2_STATUS2__IFIFO_NON_FATAL_PARITY_ERROR_INFO_MASK 0x000000ffL
#define ATC_L2_STATUS2__IFIFO_FATAL_PARITY_ERROR_INFO_MASK 0x0000ff00L

// ATC_L2_MISC_CG
#define ATC_L2_MISC_CG__OFFDLY_MASK 0x00000fc0L
#define ATC_L2_MISC_CG__ENABLE_MASK 0x00040000L
#define ATC_L2_MISC_CG__MEM_LS_ENABLE_MASK 0x00080000L

// ATC_L2_MEM_POWER_LS
#define ATC_L2_MEM_POWER_LS__LS_SETUP_MASK 0x0000003fL
#define ATC_L2_MEM_POWER_LS__LS_HOLD_MASK 0x00000fc0L

// ATC_L2_CGTT_CLK_CTRL
#define ATC_L2_CGTT_CLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define ATC_L2_CGTT_CLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define ATC_L2_CGTT_CLK_CTRL__MGLS_OVERRIDE_MASK 0x00008000L
#define ATC_L2_CGTT_CLK_CTRL__SOFT_STALL_OVERRIDE_MASK 0x00ff0000L
#define ATC_L2_CGTT_CLK_CTRL__SOFT_OVERRIDE_MASK 0xff000000L

// ATC_L2_PERFCOUNTER_LO
#define ATC_L2_PERFCOUNTER_LO__COUNTER_LO_MASK 0xffffffffL

// ATC_L2_PERFCOUNTER_HI
#define ATC_L2_PERFCOUNTER_HI__COUNTER_HI_MASK 0x0000ffffL
#define ATC_L2_PERFCOUNTER_HI__COMPARE_VALUE_MASK 0xffff0000L

// ATC_L2_PERFCOUNTER0_CFG
#define ATC_L2_PERFCOUNTER0_CFG__PERF_SEL_MASK 0x000000ffL
#define ATC_L2_PERFCOUNTER0_CFG__PERF_SEL_END_MASK 0x0000ff00L
#define ATC_L2_PERFCOUNTER0_CFG__PERF_MODE_MASK 0x0f000000L
#define ATC_L2_PERFCOUNTER0_CFG__ENABLE_MASK 0x10000000L
#define ATC_L2_PERFCOUNTER0_CFG__CLEAR_MASK 0x20000000L

// ATC_L2_PERFCOUNTER1_CFG
#define ATC_L2_PERFCOUNTER1_CFG__PERF_SEL_MASK 0x000000ffL
#define ATC_L2_PERFCOUNTER1_CFG__PERF_SEL_END_MASK 0x0000ff00L
#define ATC_L2_PERFCOUNTER1_CFG__PERF_MODE_MASK 0x0f000000L
#define ATC_L2_PERFCOUNTER1_CFG__ENABLE_MASK 0x10000000L
#define ATC_L2_PERFCOUNTER1_CFG__CLEAR_MASK 0x20000000L

// ATC_L2_PERFCOUNTER_RSLT_CNTL
#define ATC_L2_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT_MASK 0x0000000fL
#define ATC_L2_PERFCOUNTER_RSLT_CNTL__START_TRIGGER_MASK 0x0000ff00L
#define ATC_L2_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER_MASK 0x00ff0000L
#define ATC_L2_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY_MASK 0x01000000L
#define ATC_L2_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL_MASK 0x02000000L
#define ATC_L2_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE_MASK 0x04000000L

// VM_L2_CNTL
#define VM_L2_CNTL__ENABLE_L2_CACHE_MASK 0x00000001L
#define VM_L2_CNTL__ENABLE_L2_FRAGMENT_PROCESSING_MASK 0x00000002L
#define VM_L2_CNTL__L2_CACHE_PTE_ENDIAN_SWAP_MODE_MASK 0x0000000cL
#define VM_L2_CNTL__L2_CACHE_PDE_ENDIAN_SWAP_MODE_MASK 0x00000030L
#define VM_L2_CNTL__L2_PDE0_CACHE_TAG_GENERATION_MODE_MASK 0x00000100L
#define VM_L2_CNTL__ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE_MASK 0x00000200L
#define VM_L2_CNTL__ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE_MASK 0x00000400L
#define VM_L2_CNTL__ENABLE_DEFAULT_PAGE_OUT_TO_SYSTEM_MEMORY_MASK 0x00000800L
#define VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE_MASK 0x00007000L
#define VM_L2_CNTL__EFFECTIVE_L2_QUEUE_SIZE_MASK 0x00038000L
#define VM_L2_CNTL__PDE_FAULT_CLASSIFICATION_MASK 0x00040000L
#define VM_L2_CNTL__CONTEXT1_IDENTITY_ACCESS_MODE_MASK 0x00180000L
#define VM_L2_CNTL__IDENTITY_MODE_FRAGMENT_SIZE_MASK 0x03e00000L
#define VM_L2_CNTL__L2_PTE_CACHE_ADDR_MODE_MASK 0x0c000000L

// VM_L2_CNTL2
#define VM_L2_CNTL2__INVALIDATE_ALL_L1_TLBS_MASK 0x00000001L
#define VM_L2_CNTL2__INVALIDATE_L2_CACHE_MASK 0x00000002L
#define VM_L2_CNTL2__DISABLE_INVALIDATE_PER_DOMAIN_MASK 0x00200000L
#define VM_L2_CNTL2__DISABLE_BIGK_CACHE_OPTIMIZATION_MASK 0x00400000L
#define VM_L2_CNTL2__L2_PTE_CACHE_VMID_MODE_MASK 0x03800000L
#define VM_L2_CNTL2__INVALIDATE_CACHE_MODE_MASK 0x0c000000L
#define VM_L2_CNTL2__PDE_CACHE_EFFECTIVE_SIZE_MASK 0x70000000L

// VM_L2_CNTL3
#define VM_L2_CNTL3__BANK_SELECT_MASK 0x0000003fL
#define VM_L2_CNTL3__L2_CACHE_UPDATE_MODE_MASK 0x000000c0L
#define VM_L2_CNTL3__L2_CACHE_UPDATE_WILDCARD_REFERENCE_VALUE_MASK 0x00001f00L
#define VM_L2_CNTL3__L2_CACHE_BIGK_FRAGMENT_SIZE_MASK 0x000f8000L
#define VM_L2_CNTL3__L2_CACHE_BIGK_ASSOCIATIVITY_MASK 0x00100000L
#define VM_L2_CNTL3__L2_CACHE_4K_EFFECTIVE_SIZE_MASK 0x00e00000L
#define VM_L2_CNTL3__L2_CACHE_BIGK_EFFECTIVE_SIZE_MASK 0x0f000000L
#define VM_L2_CNTL3__L2_CACHE_4K_FORCE_MISS_MASK 0x10000000L
#define VM_L2_CNTL3__L2_CACHE_BIGK_FORCE_MISS_MASK 0x20000000L
#define VM_L2_CNTL3__PDE_CACHE_FORCE_MISS_MASK 0x40000000L
#define VM_L2_CNTL3__L2_CACHE_4K_ASSOCIATIVITY_MASK 0x80000000L

// VM_L2_STATUS
#define VM_L2_STATUS__L2_BUSY_MASK 0x00000001L
#define VM_L2_STATUS__CONTEXT_DOMAIN_BUSY_MASK 0x0001fffeL
#define VM_L2_STATUS__FOUND_4K_PTE_CACHE_PARITY_ERRORS_MASK 0x00020000L
#define VM_L2_STATUS__FOUND_BIGK_PTE_CACHE_PARITY_ERRORS_MASK 0x00040000L
#define VM_L2_STATUS__FOUND_PDE0_CACHE_PARITY_ERRORS_MASK 0x00080000L
#define VM_L2_STATUS__FOUND_PDE1_CACHE_PARITY_ERRORS_MASK 0x00100000L
#define VM_L2_STATUS__FOUND_PDE2_CACHE_PARITY_ERRORS_MASK 0x00200000L

// VM_DUMMY_PAGE_FAULT_CNTL
#define VM_DUMMY_PAGE_FAULT_CNTL__DUMMY_PAGE_FAULT_ENABLE_MASK 0x00000001L
#define VM_DUMMY_PAGE_FAULT_CNTL__DUMMY_PAGE_ADDRESS_LOGICAL_MASK 0x00000002L
#define VM_DUMMY_PAGE_FAULT_CNTL__DUMMY_PAGE_COMPARE_MSBS_MASK 0x000000fcL

// VM_DUMMY_PAGE_FAULT_ADDR_LO32
#define VM_DUMMY_PAGE_FAULT_ADDR_LO32__DUMMY_PAGE_ADDR_LO32_MASK 0xffffffffL

// VM_DUMMY_PAGE_FAULT_ADDR_HI32
#define VM_DUMMY_PAGE_FAULT_ADDR_HI32__DUMMY_PAGE_ADDR_HI4_MASK 0x0000000fL

// VM_L2_PROTECTION_FAULT_CNTL
#define VM_L2_PROTECTION_FAULT_CNTL__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK 0x00000001L
#define VM_L2_PROTECTION_FAULT_CNTL__ALLOW_SUBSEQUENT_PROTECTION_FAULT_STATUS_ADDR_UPDATES_MASK    \
  0x00000002L
#define VM_L2_PROTECTION_FAULT_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00000004L
#define VM_L2_PROTECTION_FAULT_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00000008L
#define VM_L2_PROTECTION_FAULT_CNTL__PDE1_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00000010L
#define VM_L2_PROTECTION_FAULT_CNTL__PDE2_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00000020L
#define VM_L2_PROTECTION_FAULT_CNTL__TRANSLATE_FURTHER_PROTECTION_FAULT_ENABLE_DEFAULT_MASK        \
  0x00000040L
#define VM_L2_PROTECTION_FAULT_CNTL__NACK_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00000080L
#define VM_L2_PROTECTION_FAULT_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00000100L
#define VM_L2_PROTECTION_FAULT_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00000200L
#define VM_L2_PROTECTION_FAULT_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00000400L
#define VM_L2_PROTECTION_FAULT_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00000800L
#define VM_L2_PROTECTION_FAULT_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00001000L
#define VM_L2_PROTECTION_FAULT_CNTL__CLIENT_ID_NO_RETRY_FAULT_INTERRUPT_MASK 0x1fffe000L
#define VM_L2_PROTECTION_FAULT_CNTL__OTHER_CLIENT_ID_NO_RETRY_FAULT_INTERRUPT_MASK 0x20000000L
#define VM_L2_PROTECTION_FAULT_CNTL__CRASH_ON_NO_RETRY_FAULT_MASK 0x40000000L
#define VM_L2_PROTECTION_FAULT_CNTL__CRASH_ON_RETRY_FAULT_MASK 0x80000000L

// VM_L2_PROTECTION_FAULT_CNTL2
#define VM_L2_PROTECTION_FAULT_CNTL2__CLIENT_ID_PRT_FAULT_INTERRUPT_MASK 0x0000ffffL
#define VM_L2_PROTECTION_FAULT_CNTL2__OTHER_CLIENT_ID_PRT_FAULT_INTERRUPT_MASK 0x00010000L
#define VM_L2_PROTECTION_FAULT_CNTL2__ACTIVE_PAGE_MIGRATION_PTE_MASK 0x00020000L
#define VM_L2_PROTECTION_FAULT_CNTL2__ACTIVE_PAGE_MIGRATION_PTE_READ_RETRY_MASK 0x00040000L
#define VM_L2_PROTECTION_FAULT_CNTL2__ENABLE_RETRY_FAULT_INTERRUPT_MASK 0x00080000L

// VM_L2_PROTECTION_FAULT_MM_CNTL3
#define VM_L2_PROTECTION_FAULT_MM_CNTL3__VML1_READ_CLIENT_ID_NO_RETRY_FAULT_INTERRUPT_MASK         \
  0xffffffffL

// VM_L2_PROTECTION_FAULT_MM_CNTL4
#define VM_L2_PROTECTION_FAULT_MM_CNTL4__VML1_WRITE_CLIENT_ID_NO_RETRY_FAULT_INTERRUPT_MASK        \
  0xffffffffL

// VM_L2_PROTECTION_FAULT_STATUS
#define VM_L2_PROTECTION_FAULT_STATUS__MORE_FAULTS_MASK 0x00000001L
#define VM_L2_PROTECTION_FAULT_STATUS__WALKER_ERROR_MASK 0x0000000eL
#define VM_L2_PROTECTION_FAULT_STATUS__PERMISSION_FAULTS_MASK 0x000000f0L
#define VM_L2_PROTECTION_FAULT_STATUS__MAPPING_ERROR_MASK 0x00000100L
#define VM_L2_PROTECTION_FAULT_STATUS__CID_MASK 0x0003fe00L
#define VM_L2_PROTECTION_FAULT_STATUS__RW_MASK 0x00040000L
#define VM_L2_PROTECTION_FAULT_STATUS__ATOMIC_MASK 0x00080000L
#define VM_L2_PROTECTION_FAULT_STATUS__VMID_MASK 0x00f00000L
#define VM_L2_PROTECTION_FAULT_STATUS__VF_MASK 0x01000000L
#define VM_L2_PROTECTION_FAULT_STATUS__VFID_MASK 0x1e000000L

// VM_L2_PROTECTION_FAULT_ADDR_LO32
#define VM_L2_PROTECTION_FAULT_ADDR_LO32__LOGICAL_PAGE_ADDR_LO32_MASK 0xffffffffL

// VM_L2_PROTECTION_FAULT_ADDR_HI32
#define VM_L2_PROTECTION_FAULT_ADDR_HI32__LOGICAL_PAGE_ADDR_HI4_MASK 0x0000000fL

// VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32
#define VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32__PHYSICAL_PAGE_ADDR_LO32_MASK 0xffffffffL

// VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32
#define VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32__PHYSICAL_PAGE_ADDR_HI4_MASK 0x0000000fL

// VM_DEBUG
#define VM_DEBUG__FLAGS_MASK 0xffffffffL

// VM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32
#define VM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK 0xffffffffL

// VM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32
#define VM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK 0x0000000fL

// VM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32
#define VM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK 0xffffffffL

// VM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32
#define VM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK 0x0000000fL

// VM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32
#define VM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32__PHYSICAL_PAGE_OFFSET_LO32_MASK 0xffffffffL

// VM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32
#define VM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32__PHYSICAL_PAGE_OFFSET_HI4_MASK 0x0000000fL

// VM_L2_CNTL4
#define VM_L2_CNTL4__L2_CACHE_4K_PARTITION_COUNT_MASK 0x0000003fL
#define VM_L2_CNTL4__VMC_TAP_PDE_REQUEST_PHYSICAL_MASK 0x00000040L
#define VM_L2_CNTL4__VMC_TAP_PTE_REQUEST_PHYSICAL_MASK 0x00000080L
#define VM_L2_CNTL4__MM_NONRT_IFIFO_ACTIVE_TRANSACTION_LIMIT_MASK 0x0003ff00L
#define VM_L2_CNTL4__MM_SOFTRT_IFIFO_ACTIVE_TRANSACTION_LIMIT_MASK 0x0ffc0000L
#define VM_L2_CNTL4__BPM_CGCGLS_OVERRIDE_MASK 0x10000000L

// VM_L2_MM_GROUP_RT_CLASSES
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_0_RT_CLASS_MASK 0x00000001L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_1_RT_CLASS_MASK 0x00000002L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_2_RT_CLASS_MASK 0x00000004L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_3_RT_CLASS_MASK 0x00000008L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_4_RT_CLASS_MASK 0x00000010L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_5_RT_CLASS_MASK 0x00000020L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_6_RT_CLASS_MASK 0x00000040L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_7_RT_CLASS_MASK 0x00000080L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_8_RT_CLASS_MASK 0x00000100L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_9_RT_CLASS_MASK 0x00000200L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_10_RT_CLASS_MASK 0x00000400L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_11_RT_CLASS_MASK 0x00000800L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_12_RT_CLASS_MASK 0x00001000L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_13_RT_CLASS_MASK 0x00002000L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_14_RT_CLASS_MASK 0x00004000L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_15_RT_CLASS_MASK 0x00008000L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_16_RT_CLASS_MASK 0x00010000L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_17_RT_CLASS_MASK 0x00020000L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_18_RT_CLASS_MASK 0x00040000L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_19_RT_CLASS_MASK 0x00080000L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_20_RT_CLASS_MASK 0x00100000L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_21_RT_CLASS_MASK 0x00200000L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_22_RT_CLASS_MASK 0x00400000L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_23_RT_CLASS_MASK 0x00800000L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_24_RT_CLASS_MASK 0x01000000L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_25_RT_CLASS_MASK 0x02000000L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_26_RT_CLASS_MASK 0x04000000L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_27_RT_CLASS_MASK 0x08000000L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_28_RT_CLASS_MASK 0x10000000L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_29_RT_CLASS_MASK 0x20000000L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_30_RT_CLASS_MASK 0x40000000L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_31_RT_CLASS_MASK 0x80000000L

// VM_L2_BANK_SELECT_RESERVED_CID
#define VM_L2_BANK_SELECT_RESERVED_CID__RESERVED_READ_CLIENT_ID_MASK 0x000001ffL
#define VM_L2_BANK_SELECT_RESERVED_CID__RESERVED_WRITE_CLIENT_ID_MASK 0x0007fc00L
#define VM_L2_BANK_SELECT_RESERVED_CID__ENABLE_MASK 0x00100000L
#define VM_L2_BANK_SELECT_RESERVED_CID__RESERVED_CACHE_INVALIDATION_MODE_MASK 0x01000000L
#define VM_L2_BANK_SELECT_RESERVED_CID__RESERVED_CACHE_PRIVATE_INVALIDATION_MASK 0x02000000L

// VM_L2_BANK_SELECT_RESERVED_CID2
#define VM_L2_BANK_SELECT_RESERVED_CID2__RESERVED_READ_CLIENT_ID_MASK 0x000001ffL
#define VM_L2_BANK_SELECT_RESERVED_CID2__RESERVED_WRITE_CLIENT_ID_MASK 0x0007fc00L
#define VM_L2_BANK_SELECT_RESERVED_CID2__ENABLE_MASK 0x00100000L
#define VM_L2_BANK_SELECT_RESERVED_CID2__RESERVED_CACHE_INVALIDATION_MODE_MASK 0x01000000L
#define VM_L2_BANK_SELECT_RESERVED_CID2__RESERVED_CACHE_PRIVATE_INVALIDATION_MASK 0x02000000L

// VM_L2_CACHE_PARITY_CNTL
#define VM_L2_CACHE_PARITY_CNTL__ENABLE_PARITY_CHECKS_IN_4K_PTE_CACHES_MASK 0x00000001L
#define VM_L2_CACHE_PARITY_CNTL__ENABLE_PARITY_CHECKS_IN_BIGK_PTE_CACHES_MASK 0x00000002L
#define VM_L2_CACHE_PARITY_CNTL__ENABLE_PARITY_CHECKS_IN_PDE_CACHES_MASK 0x00000004L
#define VM_L2_CACHE_PARITY_CNTL__FORCE_PARITY_MISMATCH_IN_4K_PTE_CACHE_MASK 0x00000008L
#define VM_L2_CACHE_PARITY_CNTL__FORCE_PARITY_MISMATCH_IN_BIGK_PTE_CACHE_MASK 0x00000010L
#define VM_L2_CACHE_PARITY_CNTL__FORCE_PARITY_MISMATCH_IN_PDE_CACHE_MASK 0x00000020L
#define VM_L2_CACHE_PARITY_CNTL__FORCE_CACHE_BANK_MASK 0x000001c0L
#define VM_L2_CACHE_PARITY_CNTL__FORCE_CACHE_NUMBER_MASK 0x00000e00L
#define VM_L2_CACHE_PARITY_CNTL__FORCE_CACHE_ASSOC_MASK 0x0000f000L

// VM_L2_IH_LOG_CNTL
#define VM_L2_IH_LOG_CNTL__ENABLE_LOGGING_MASK 0x00000001L
#define VM_L2_IH_LOG_CNTL__USE_L_BIT_MASK 0x00000002L
#define VM_L2_IH_LOG_CNTL__REGISTER_ADDRESS_MASK 0x000ffffcL
#define VM_L2_IH_LOG_CNTL__LOG_ALL_TRANSLATIONS_MASK 0x00100000L

// VM_L2_IH_LOG_BUSY
#define VM_L2_IH_LOG_BUSY__PER_VMID_TRANSLATION_BUSY_MASK 0x0000ffffL
#define VM_L2_IH_LOG_BUSY__PER_VMID_INVALIDATION_BUSY_MASK 0xffff0000L

// VM_L2_CGTT_CLK_CTRL
#define VM_L2_CGTT_CLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define VM_L2_CGTT_CLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define VM_L2_CGTT_CLK_CTRL__MGLS_OVERRIDE_MASK 0x00008000L
#define VM_L2_CGTT_CLK_CTRL__SOFT_STALL_OVERRIDE_MASK 0x00ff0000L
#define VM_L2_CGTT_CLK_CTRL__SOFT_OVERRIDE_MASK 0xff000000L

// VML2_SEC_MASTER
#define VML2_SEC_MASTER__UNIT_ID_MASK 0x0000003fL
#define VML2_SEC_MASTER__TRUST_LEVEL_MASK 0x000001c0L

// VM_CONTEXT0_CNTL
#define VM_CONTEXT0_CNTL__ENABLE_CONTEXT_MASK 0x00000001L
#define VM_CONTEXT0_CNTL__PAGE_TABLE_DEPTH_MASK 0x00000006L
#define VM_CONTEXT0_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK 0x00000078L
#define VM_CONTEXT0_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK 0x00000080L
#define VM_CONTEXT0_CNTL__RETRY_OTHER_FAULT_MASK 0x00000100L
#define VM_CONTEXT0_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000200L
#define VM_CONTEXT0_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00000400L
#define VM_CONTEXT0_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000800L
#define VM_CONTEXT0_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00001000L
#define VM_CONTEXT0_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00002000L
#define VM_CONTEXT0_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00004000L
#define VM_CONTEXT0_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00008000L
#define VM_CONTEXT0_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00010000L
#define VM_CONTEXT0_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00020000L
#define VM_CONTEXT0_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00040000L
#define VM_CONTEXT0_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00080000L
#define VM_CONTEXT0_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00100000L
#define VM_CONTEXT0_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00200000L
#define VM_CONTEXT0_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00400000L
#define VM_CONTEXT0_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00800000L
#define VM_CONTEXT0_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x01000000L

// VM_CONTEXT1_CNTL
#define VM_CONTEXT1_CNTL__ENABLE_CONTEXT_MASK 0x00000001L
#define VM_CONTEXT1_CNTL__PAGE_TABLE_DEPTH_MASK 0x00000006L
#define VM_CONTEXT1_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK 0x00000078L
#define VM_CONTEXT1_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK 0x00000080L
#define VM_CONTEXT1_CNTL__RETRY_OTHER_FAULT_MASK 0x00000100L
#define VM_CONTEXT1_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000200L
#define VM_CONTEXT1_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00000400L
#define VM_CONTEXT1_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000800L
#define VM_CONTEXT1_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00001000L
#define VM_CONTEXT1_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00002000L
#define VM_CONTEXT1_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00004000L
#define VM_CONTEXT1_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00008000L
#define VM_CONTEXT1_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00010000L
#define VM_CONTEXT1_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00020000L
#define VM_CONTEXT1_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00040000L
#define VM_CONTEXT1_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00080000L
#define VM_CONTEXT1_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00100000L
#define VM_CONTEXT1_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00200000L
#define VM_CONTEXT1_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00400000L
#define VM_CONTEXT1_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00800000L
#define VM_CONTEXT1_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x01000000L

// VM_CONTEXT2_CNTL
#define VM_CONTEXT2_CNTL__ENABLE_CONTEXT_MASK 0x00000001L
#define VM_CONTEXT2_CNTL__PAGE_TABLE_DEPTH_MASK 0x00000006L
#define VM_CONTEXT2_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK 0x00000078L
#define VM_CONTEXT2_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK 0x00000080L
#define VM_CONTEXT2_CNTL__RETRY_OTHER_FAULT_MASK 0x00000100L
#define VM_CONTEXT2_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000200L
#define VM_CONTEXT2_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00000400L
#define VM_CONTEXT2_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000800L
#define VM_CONTEXT2_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00001000L
#define VM_CONTEXT2_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00002000L
#define VM_CONTEXT2_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00004000L
#define VM_CONTEXT2_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00008000L
#define VM_CONTEXT2_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00010000L
#define VM_CONTEXT2_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00020000L
#define VM_CONTEXT2_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00040000L
#define VM_CONTEXT2_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00080000L
#define VM_CONTEXT2_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00100000L
#define VM_CONTEXT2_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00200000L
#define VM_CONTEXT2_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00400000L
#define VM_CONTEXT2_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00800000L
#define VM_CONTEXT2_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x01000000L

// VM_CONTEXT3_CNTL
#define VM_CONTEXT3_CNTL__ENABLE_CONTEXT_MASK 0x00000001L
#define VM_CONTEXT3_CNTL__PAGE_TABLE_DEPTH_MASK 0x00000006L
#define VM_CONTEXT3_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK 0x00000078L
#define VM_CONTEXT3_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK 0x00000080L
#define VM_CONTEXT3_CNTL__RETRY_OTHER_FAULT_MASK 0x00000100L
#define VM_CONTEXT3_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000200L
#define VM_CONTEXT3_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00000400L
#define VM_CONTEXT3_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000800L
#define VM_CONTEXT3_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00001000L
#define VM_CONTEXT3_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00002000L
#define VM_CONTEXT3_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00004000L
#define VM_CONTEXT3_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00008000L
#define VM_CONTEXT3_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00010000L
#define VM_CONTEXT3_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00020000L
#define VM_CONTEXT3_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00040000L
#define VM_CONTEXT3_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00080000L
#define VM_CONTEXT3_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00100000L
#define VM_CONTEXT3_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00200000L
#define VM_CONTEXT3_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00400000L
#define VM_CONTEXT3_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00800000L
#define VM_CONTEXT3_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x01000000L

// VM_CONTEXT4_CNTL
#define VM_CONTEXT4_CNTL__ENABLE_CONTEXT_MASK 0x00000001L
#define VM_CONTEXT4_CNTL__PAGE_TABLE_DEPTH_MASK 0x00000006L
#define VM_CONTEXT4_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK 0x00000078L
#define VM_CONTEXT4_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK 0x00000080L
#define VM_CONTEXT4_CNTL__RETRY_OTHER_FAULT_MASK 0x00000100L
#define VM_CONTEXT4_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000200L
#define VM_CONTEXT4_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00000400L
#define VM_CONTEXT4_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000800L
#define VM_CONTEXT4_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00001000L
#define VM_CONTEXT4_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00002000L
#define VM_CONTEXT4_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00004000L
#define VM_CONTEXT4_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00008000L
#define VM_CONTEXT4_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00010000L
#define VM_CONTEXT4_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00020000L
#define VM_CONTEXT4_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00040000L
#define VM_CONTEXT4_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00080000L
#define VM_CONTEXT4_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00100000L
#define VM_CONTEXT4_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00200000L
#define VM_CONTEXT4_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00400000L
#define VM_CONTEXT4_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00800000L
#define VM_CONTEXT4_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x01000000L

// VM_CONTEXT5_CNTL
#define VM_CONTEXT5_CNTL__ENABLE_CONTEXT_MASK 0x00000001L
#define VM_CONTEXT5_CNTL__PAGE_TABLE_DEPTH_MASK 0x00000006L
#define VM_CONTEXT5_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK 0x00000078L
#define VM_CONTEXT5_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK 0x00000080L
#define VM_CONTEXT5_CNTL__RETRY_OTHER_FAULT_MASK 0x00000100L
#define VM_CONTEXT5_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000200L
#define VM_CONTEXT5_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00000400L
#define VM_CONTEXT5_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000800L
#define VM_CONTEXT5_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00001000L
#define VM_CONTEXT5_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00002000L
#define VM_CONTEXT5_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00004000L
#define VM_CONTEXT5_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00008000L
#define VM_CONTEXT5_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00010000L
#define VM_CONTEXT5_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00020000L
#define VM_CONTEXT5_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00040000L
#define VM_CONTEXT5_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00080000L
#define VM_CONTEXT5_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00100000L
#define VM_CONTEXT5_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00200000L
#define VM_CONTEXT5_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00400000L
#define VM_CONTEXT5_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00800000L
#define VM_CONTEXT5_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x01000000L

// VM_CONTEXT6_CNTL
#define VM_CONTEXT6_CNTL__ENABLE_CONTEXT_MASK 0x00000001L
#define VM_CONTEXT6_CNTL__PAGE_TABLE_DEPTH_MASK 0x00000006L
#define VM_CONTEXT6_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK 0x00000078L
#define VM_CONTEXT6_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK 0x00000080L
#define VM_CONTEXT6_CNTL__RETRY_OTHER_FAULT_MASK 0x00000100L
#define VM_CONTEXT6_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000200L
#define VM_CONTEXT6_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00000400L
#define VM_CONTEXT6_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000800L
#define VM_CONTEXT6_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00001000L
#define VM_CONTEXT6_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00002000L
#define VM_CONTEXT6_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00004000L
#define VM_CONTEXT6_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00008000L
#define VM_CONTEXT6_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00010000L
#define VM_CONTEXT6_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00020000L
#define VM_CONTEXT6_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00040000L
#define VM_CONTEXT6_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00080000L
#define VM_CONTEXT6_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00100000L
#define VM_CONTEXT6_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00200000L
#define VM_CONTEXT6_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00400000L
#define VM_CONTEXT6_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00800000L
#define VM_CONTEXT6_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x01000000L

// VM_CONTEXT7_CNTL
#define VM_CONTEXT7_CNTL__ENABLE_CONTEXT_MASK 0x00000001L
#define VM_CONTEXT7_CNTL__PAGE_TABLE_DEPTH_MASK 0x00000006L
#define VM_CONTEXT7_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK 0x00000078L
#define VM_CONTEXT7_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK 0x00000080L
#define VM_CONTEXT7_CNTL__RETRY_OTHER_FAULT_MASK 0x00000100L
#define VM_CONTEXT7_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000200L
#define VM_CONTEXT7_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00000400L
#define VM_CONTEXT7_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000800L
#define VM_CONTEXT7_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00001000L
#define VM_CONTEXT7_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00002000L
#define VM_CONTEXT7_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00004000L
#define VM_CONTEXT7_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00008000L
#define VM_CONTEXT7_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00010000L
#define VM_CONTEXT7_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00020000L
#define VM_CONTEXT7_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00040000L
#define VM_CONTEXT7_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00080000L
#define VM_CONTEXT7_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00100000L
#define VM_CONTEXT7_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00200000L
#define VM_CONTEXT7_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00400000L
#define VM_CONTEXT7_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00800000L
#define VM_CONTEXT7_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x01000000L

// VM_CONTEXT8_CNTL
#define VM_CONTEXT8_CNTL__ENABLE_CONTEXT_MASK 0x00000001L
#define VM_CONTEXT8_CNTL__PAGE_TABLE_DEPTH_MASK 0x00000006L
#define VM_CONTEXT8_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK 0x00000078L
#define VM_CONTEXT8_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK 0x00000080L
#define VM_CONTEXT8_CNTL__RETRY_OTHER_FAULT_MASK 0x00000100L
#define VM_CONTEXT8_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000200L
#define VM_CONTEXT8_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00000400L
#define VM_CONTEXT8_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000800L
#define VM_CONTEXT8_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00001000L
#define VM_CONTEXT8_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00002000L
#define VM_CONTEXT8_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00004000L
#define VM_CONTEXT8_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00008000L
#define VM_CONTEXT8_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00010000L
#define VM_CONTEXT8_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00020000L
#define VM_CONTEXT8_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00040000L
#define VM_CONTEXT8_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00080000L
#define VM_CONTEXT8_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00100000L
#define VM_CONTEXT8_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00200000L
#define VM_CONTEXT8_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00400000L
#define VM_CONTEXT8_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00800000L
#define VM_CONTEXT8_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x01000000L

// VM_CONTEXT9_CNTL
#define VM_CONTEXT9_CNTL__ENABLE_CONTEXT_MASK 0x00000001L
#define VM_CONTEXT9_CNTL__PAGE_TABLE_DEPTH_MASK 0x00000006L
#define VM_CONTEXT9_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK 0x00000078L
#define VM_CONTEXT9_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK 0x00000080L
#define VM_CONTEXT9_CNTL__RETRY_OTHER_FAULT_MASK 0x00000100L
#define VM_CONTEXT9_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000200L
#define VM_CONTEXT9_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00000400L
#define VM_CONTEXT9_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000800L
#define VM_CONTEXT9_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00001000L
#define VM_CONTEXT9_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00002000L
#define VM_CONTEXT9_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00004000L
#define VM_CONTEXT9_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00008000L
#define VM_CONTEXT9_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00010000L
#define VM_CONTEXT9_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00020000L
#define VM_CONTEXT9_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00040000L
#define VM_CONTEXT9_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00080000L
#define VM_CONTEXT9_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00100000L
#define VM_CONTEXT9_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00200000L
#define VM_CONTEXT9_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00400000L
#define VM_CONTEXT9_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00800000L
#define VM_CONTEXT9_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x01000000L

// VM_CONTEXT10_CNTL
#define VM_CONTEXT10_CNTL__ENABLE_CONTEXT_MASK 0x00000001L
#define VM_CONTEXT10_CNTL__PAGE_TABLE_DEPTH_MASK 0x00000006L
#define VM_CONTEXT10_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK 0x00000078L
#define VM_CONTEXT10_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK 0x00000080L
#define VM_CONTEXT10_CNTL__RETRY_OTHER_FAULT_MASK 0x00000100L
#define VM_CONTEXT10_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000200L
#define VM_CONTEXT10_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00000400L
#define VM_CONTEXT10_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000800L
#define VM_CONTEXT10_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00001000L
#define VM_CONTEXT10_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00002000L
#define VM_CONTEXT10_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00004000L
#define VM_CONTEXT10_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00008000L
#define VM_CONTEXT10_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00010000L
#define VM_CONTEXT10_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00020000L
#define VM_CONTEXT10_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00040000L
#define VM_CONTEXT10_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00080000L
#define VM_CONTEXT10_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00100000L
#define VM_CONTEXT10_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00200000L
#define VM_CONTEXT10_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00400000L
#define VM_CONTEXT10_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00800000L
#define VM_CONTEXT10_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x01000000L

// VM_CONTEXT11_CNTL
#define VM_CONTEXT11_CNTL__ENABLE_CONTEXT_MASK 0x00000001L
#define VM_CONTEXT11_CNTL__PAGE_TABLE_DEPTH_MASK 0x00000006L
#define VM_CONTEXT11_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK 0x00000078L
#define VM_CONTEXT11_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK 0x00000080L
#define VM_CONTEXT11_CNTL__RETRY_OTHER_FAULT_MASK 0x00000100L
#define VM_CONTEXT11_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000200L
#define VM_CONTEXT11_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00000400L
#define VM_CONTEXT11_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000800L
#define VM_CONTEXT11_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00001000L
#define VM_CONTEXT11_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00002000L
#define VM_CONTEXT11_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00004000L
#define VM_CONTEXT11_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00008000L
#define VM_CONTEXT11_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00010000L
#define VM_CONTEXT11_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00020000L
#define VM_CONTEXT11_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00040000L
#define VM_CONTEXT11_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00080000L
#define VM_CONTEXT11_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00100000L
#define VM_CONTEXT11_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00200000L
#define VM_CONTEXT11_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00400000L
#define VM_CONTEXT11_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00800000L
#define VM_CONTEXT11_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x01000000L

// VM_CONTEXT12_CNTL
#define VM_CONTEXT12_CNTL__ENABLE_CONTEXT_MASK 0x00000001L
#define VM_CONTEXT12_CNTL__PAGE_TABLE_DEPTH_MASK 0x00000006L
#define VM_CONTEXT12_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK 0x00000078L
#define VM_CONTEXT12_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK 0x00000080L
#define VM_CONTEXT12_CNTL__RETRY_OTHER_FAULT_MASK 0x00000100L
#define VM_CONTEXT12_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000200L
#define VM_CONTEXT12_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00000400L
#define VM_CONTEXT12_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000800L
#define VM_CONTEXT12_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00001000L
#define VM_CONTEXT12_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00002000L
#define VM_CONTEXT12_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00004000L
#define VM_CONTEXT12_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00008000L
#define VM_CONTEXT12_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00010000L
#define VM_CONTEXT12_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00020000L
#define VM_CONTEXT12_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00040000L
#define VM_CONTEXT12_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00080000L
#define VM_CONTEXT12_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00100000L
#define VM_CONTEXT12_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00200000L
#define VM_CONTEXT12_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00400000L
#define VM_CONTEXT12_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00800000L
#define VM_CONTEXT12_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x01000000L

// VM_CONTEXT13_CNTL
#define VM_CONTEXT13_CNTL__ENABLE_CONTEXT_MASK 0x00000001L
#define VM_CONTEXT13_CNTL__PAGE_TABLE_DEPTH_MASK 0x00000006L
#define VM_CONTEXT13_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK 0x00000078L
#define VM_CONTEXT13_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK 0x00000080L
#define VM_CONTEXT13_CNTL__RETRY_OTHER_FAULT_MASK 0x00000100L
#define VM_CONTEXT13_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000200L
#define VM_CONTEXT13_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00000400L
#define VM_CONTEXT13_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000800L
#define VM_CONTEXT13_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00001000L
#define VM_CONTEXT13_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00002000L
#define VM_CONTEXT13_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00004000L
#define VM_CONTEXT13_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00008000L
#define VM_CONTEXT13_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00010000L
#define VM_CONTEXT13_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00020000L
#define VM_CONTEXT13_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00040000L
#define VM_CONTEXT13_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00080000L
#define VM_CONTEXT13_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00100000L
#define VM_CONTEXT13_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00200000L
#define VM_CONTEXT13_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00400000L
#define VM_CONTEXT13_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00800000L
#define VM_CONTEXT13_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x01000000L

// VM_CONTEXT14_CNTL
#define VM_CONTEXT14_CNTL__ENABLE_CONTEXT_MASK 0x00000001L
#define VM_CONTEXT14_CNTL__PAGE_TABLE_DEPTH_MASK 0x00000006L
#define VM_CONTEXT14_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK 0x00000078L
#define VM_CONTEXT14_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK 0x00000080L
#define VM_CONTEXT14_CNTL__RETRY_OTHER_FAULT_MASK 0x00000100L
#define VM_CONTEXT14_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000200L
#define VM_CONTEXT14_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00000400L
#define VM_CONTEXT14_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000800L
#define VM_CONTEXT14_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00001000L
#define VM_CONTEXT14_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00002000L
#define VM_CONTEXT14_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00004000L
#define VM_CONTEXT14_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00008000L
#define VM_CONTEXT14_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00010000L
#define VM_CONTEXT14_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00020000L
#define VM_CONTEXT14_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00040000L
#define VM_CONTEXT14_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00080000L
#define VM_CONTEXT14_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00100000L
#define VM_CONTEXT14_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00200000L
#define VM_CONTEXT14_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00400000L
#define VM_CONTEXT14_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00800000L
#define VM_CONTEXT14_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x01000000L

// VM_CONTEXT15_CNTL
#define VM_CONTEXT15_CNTL__ENABLE_CONTEXT_MASK 0x00000001L
#define VM_CONTEXT15_CNTL__PAGE_TABLE_DEPTH_MASK 0x00000006L
#define VM_CONTEXT15_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK 0x00000078L
#define VM_CONTEXT15_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK 0x00000080L
#define VM_CONTEXT15_CNTL__RETRY_OTHER_FAULT_MASK 0x00000100L
#define VM_CONTEXT15_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000200L
#define VM_CONTEXT15_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00000400L
#define VM_CONTEXT15_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000800L
#define VM_CONTEXT15_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00001000L
#define VM_CONTEXT15_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00002000L
#define VM_CONTEXT15_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00004000L
#define VM_CONTEXT15_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00008000L
#define VM_CONTEXT15_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00010000L
#define VM_CONTEXT15_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00020000L
#define VM_CONTEXT15_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00040000L
#define VM_CONTEXT15_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00080000L
#define VM_CONTEXT15_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00100000L
#define VM_CONTEXT15_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00200000L
#define VM_CONTEXT15_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00400000L
#define VM_CONTEXT15_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00800000L
#define VM_CONTEXT15_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x01000000L

// VM_CONTEXTS_DISABLE
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_0_MASK 0x00000001L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_1_MASK 0x00000002L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_2_MASK 0x00000004L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_3_MASK 0x00000008L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_4_MASK 0x00000010L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_5_MASK 0x00000020L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_6_MASK 0x00000040L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_7_MASK 0x00000080L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_8_MASK 0x00000100L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_9_MASK 0x00000200L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_10_MASK 0x00000400L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_11_MASK 0x00000800L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_12_MASK 0x00001000L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_13_MASK 0x00002000L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_14_MASK 0x00004000L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_15_MASK 0x00008000L

// VM_INVALIDATE_ENG0_SEM
#define VM_INVALIDATE_ENG0_SEM__SEMAPHORE_MASK 0x00000001L

// VM_INVALIDATE_ENG1_SEM
#define VM_INVALIDATE_ENG1_SEM__SEMAPHORE_MASK 0x00000001L

// VM_INVALIDATE_ENG2_SEM
#define VM_INVALIDATE_ENG2_SEM__SEMAPHORE_MASK 0x00000001L

// VM_INVALIDATE_ENG3_SEM
#define VM_INVALIDATE_ENG3_SEM__SEMAPHORE_MASK 0x00000001L

// VM_INVALIDATE_ENG4_SEM
#define VM_INVALIDATE_ENG4_SEM__SEMAPHORE_MASK 0x00000001L

// VM_INVALIDATE_ENG5_SEM
#define VM_INVALIDATE_ENG5_SEM__SEMAPHORE_MASK 0x00000001L

// VM_INVALIDATE_ENG6_SEM
#define VM_INVALIDATE_ENG6_SEM__SEMAPHORE_MASK 0x00000001L

// VM_INVALIDATE_ENG7_SEM
#define VM_INVALIDATE_ENG7_SEM__SEMAPHORE_MASK 0x00000001L

// VM_INVALIDATE_ENG8_SEM
#define VM_INVALIDATE_ENG8_SEM__SEMAPHORE_MASK 0x00000001L

// VM_INVALIDATE_ENG9_SEM
#define VM_INVALIDATE_ENG9_SEM__SEMAPHORE_MASK 0x00000001L

// VM_INVALIDATE_ENG10_SEM
#define VM_INVALIDATE_ENG10_SEM__SEMAPHORE_MASK 0x00000001L

// VM_INVALIDATE_ENG11_SEM
#define VM_INVALIDATE_ENG11_SEM__SEMAPHORE_MASK 0x00000001L

// VM_INVALIDATE_ENG12_SEM
#define VM_INVALIDATE_ENG12_SEM__SEMAPHORE_MASK 0x00000001L

// VM_INVALIDATE_ENG13_SEM
#define VM_INVALIDATE_ENG13_SEM__SEMAPHORE_MASK 0x00000001L

// VM_INVALIDATE_ENG14_SEM
#define VM_INVALIDATE_ENG14_SEM__SEMAPHORE_MASK 0x00000001L

// VM_INVALIDATE_ENG15_SEM
#define VM_INVALIDATE_ENG15_SEM__SEMAPHORE_MASK 0x00000001L

// VM_INVALIDATE_ENG16_SEM
#define VM_INVALIDATE_ENG16_SEM__SEMAPHORE_MASK 0x00000001L

// VM_INVALIDATE_ENG17_SEM
#define VM_INVALIDATE_ENG17_SEM__SEMAPHORE_MASK 0x00000001L

// VM_INVALIDATE_ENG0_REQ
#define VM_INVALIDATE_ENG0_REQ__PER_VMID_INVALIDATE_REQ_MASK 0x0000ffffL
#define VM_INVALIDATE_ENG0_REQ__FLUSH_TYPE_MASK 0x00030000L
#define VM_INVALIDATE_ENG0_REQ__INVALIDATE_L2_PTES_MASK 0x00040000L
#define VM_INVALIDATE_ENG0_REQ__INVALIDATE_L2_PDE0_MASK 0x00080000L
#define VM_INVALIDATE_ENG0_REQ__INVALIDATE_L2_PDE1_MASK 0x00100000L
#define VM_INVALIDATE_ENG0_REQ__INVALIDATE_L2_PDE2_MASK 0x00200000L
#define VM_INVALIDATE_ENG0_REQ__INVALIDATE_L1_PTES_MASK 0x00400000L
#define VM_INVALIDATE_ENG0_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK 0x00800000L
#define VM_INVALIDATE_ENG0_REQ__LOG_REQUEST_MASK 0x01000000L

// VM_INVALIDATE_ENG1_REQ
#define VM_INVALIDATE_ENG1_REQ__PER_VMID_INVALIDATE_REQ_MASK 0x0000ffffL
#define VM_INVALIDATE_ENG1_REQ__FLUSH_TYPE_MASK 0x00030000L
#define VM_INVALIDATE_ENG1_REQ__INVALIDATE_L2_PTES_MASK 0x00040000L
#define VM_INVALIDATE_ENG1_REQ__INVALIDATE_L2_PDE0_MASK 0x00080000L
#define VM_INVALIDATE_ENG1_REQ__INVALIDATE_L2_PDE1_MASK 0x00100000L
#define VM_INVALIDATE_ENG1_REQ__INVALIDATE_L2_PDE2_MASK 0x00200000L
#define VM_INVALIDATE_ENG1_REQ__INVALIDATE_L1_PTES_MASK 0x00400000L
#define VM_INVALIDATE_ENG1_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK 0x00800000L
#define VM_INVALIDATE_ENG1_REQ__LOG_REQUEST_MASK 0x01000000L

// VM_INVALIDATE_ENG2_REQ
#define VM_INVALIDATE_ENG2_REQ__PER_VMID_INVALIDATE_REQ_MASK 0x0000ffffL
#define VM_INVALIDATE_ENG2_REQ__FLUSH_TYPE_MASK 0x00030000L
#define VM_INVALIDATE_ENG2_REQ__INVALIDATE_L2_PTES_MASK 0x00040000L
#define VM_INVALIDATE_ENG2_REQ__INVALIDATE_L2_PDE0_MASK 0x00080000L
#define VM_INVALIDATE_ENG2_REQ__INVALIDATE_L2_PDE1_MASK 0x00100000L
#define VM_INVALIDATE_ENG2_REQ__INVALIDATE_L2_PDE2_MASK 0x00200000L
#define VM_INVALIDATE_ENG2_REQ__INVALIDATE_L1_PTES_MASK 0x00400000L
#define VM_INVALIDATE_ENG2_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK 0x00800000L
#define VM_INVALIDATE_ENG2_REQ__LOG_REQUEST_MASK 0x01000000L

// VM_INVALIDATE_ENG3_REQ
#define VM_INVALIDATE_ENG3_REQ__PER_VMID_INVALIDATE_REQ_MASK 0x0000ffffL
#define VM_INVALIDATE_ENG3_REQ__FLUSH_TYPE_MASK 0x00030000L
#define VM_INVALIDATE_ENG3_REQ__INVALIDATE_L2_PTES_MASK 0x00040000L
#define VM_INVALIDATE_ENG3_REQ__INVALIDATE_L2_PDE0_MASK 0x00080000L
#define VM_INVALIDATE_ENG3_REQ__INVALIDATE_L2_PDE1_MASK 0x00100000L
#define VM_INVALIDATE_ENG3_REQ__INVALIDATE_L2_PDE2_MASK 0x00200000L
#define VM_INVALIDATE_ENG3_REQ__INVALIDATE_L1_PTES_MASK 0x00400000L
#define VM_INVALIDATE_ENG3_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK 0x00800000L
#define VM_INVALIDATE_ENG3_REQ__LOG_REQUEST_MASK 0x01000000L

// VM_INVALIDATE_ENG4_REQ
#define VM_INVALIDATE_ENG4_REQ__PER_VMID_INVALIDATE_REQ_MASK 0x0000ffffL
#define VM_INVALIDATE_ENG4_REQ__FLUSH_TYPE_MASK 0x00030000L
#define VM_INVALIDATE_ENG4_REQ__INVALIDATE_L2_PTES_MASK 0x00040000L
#define VM_INVALIDATE_ENG4_REQ__INVALIDATE_L2_PDE0_MASK 0x00080000L
#define VM_INVALIDATE_ENG4_REQ__INVALIDATE_L2_PDE1_MASK 0x00100000L
#define VM_INVALIDATE_ENG4_REQ__INVALIDATE_L2_PDE2_MASK 0x00200000L
#define VM_INVALIDATE_ENG4_REQ__INVALIDATE_L1_PTES_MASK 0x00400000L
#define VM_INVALIDATE_ENG4_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK 0x00800000L
#define VM_INVALIDATE_ENG4_REQ__LOG_REQUEST_MASK 0x01000000L

// VM_INVALIDATE_ENG5_REQ
#define VM_INVALIDATE_ENG5_REQ__PER_VMID_INVALIDATE_REQ_MASK 0x0000ffffL
#define VM_INVALIDATE_ENG5_REQ__FLUSH_TYPE_MASK 0x00030000L
#define VM_INVALIDATE_ENG5_REQ__INVALIDATE_L2_PTES_MASK 0x00040000L
#define VM_INVALIDATE_ENG5_REQ__INVALIDATE_L2_PDE0_MASK 0x00080000L
#define VM_INVALIDATE_ENG5_REQ__INVALIDATE_L2_PDE1_MASK 0x00100000L
#define VM_INVALIDATE_ENG5_REQ__INVALIDATE_L2_PDE2_MASK 0x00200000L
#define VM_INVALIDATE_ENG5_REQ__INVALIDATE_L1_PTES_MASK 0x00400000L
#define VM_INVALIDATE_ENG5_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK 0x00800000L
#define VM_INVALIDATE_ENG5_REQ__LOG_REQUEST_MASK 0x01000000L

// VM_INVALIDATE_ENG6_REQ
#define VM_INVALIDATE_ENG6_REQ__PER_VMID_INVALIDATE_REQ_MASK 0x0000ffffL
#define VM_INVALIDATE_ENG6_REQ__FLUSH_TYPE_MASK 0x00030000L
#define VM_INVALIDATE_ENG6_REQ__INVALIDATE_L2_PTES_MASK 0x00040000L
#define VM_INVALIDATE_ENG6_REQ__INVALIDATE_L2_PDE0_MASK 0x00080000L
#define VM_INVALIDATE_ENG6_REQ__INVALIDATE_L2_PDE1_MASK 0x00100000L
#define VM_INVALIDATE_ENG6_REQ__INVALIDATE_L2_PDE2_MASK 0x00200000L
#define VM_INVALIDATE_ENG6_REQ__INVALIDATE_L1_PTES_MASK 0x00400000L
#define VM_INVALIDATE_ENG6_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK 0x00800000L
#define VM_INVALIDATE_ENG6_REQ__LOG_REQUEST_MASK 0x01000000L

// VM_INVALIDATE_ENG7_REQ
#define VM_INVALIDATE_ENG7_REQ__PER_VMID_INVALIDATE_REQ_MASK 0x0000ffffL
#define VM_INVALIDATE_ENG7_REQ__FLUSH_TYPE_MASK 0x00030000L
#define VM_INVALIDATE_ENG7_REQ__INVALIDATE_L2_PTES_MASK 0x00040000L
#define VM_INVALIDATE_ENG7_REQ__INVALIDATE_L2_PDE0_MASK 0x00080000L
#define VM_INVALIDATE_ENG7_REQ__INVALIDATE_L2_PDE1_MASK 0x00100000L
#define VM_INVALIDATE_ENG7_REQ__INVALIDATE_L2_PDE2_MASK 0x00200000L
#define VM_INVALIDATE_ENG7_REQ__INVALIDATE_L1_PTES_MASK 0x00400000L
#define VM_INVALIDATE_ENG7_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK 0x00800000L
#define VM_INVALIDATE_ENG7_REQ__LOG_REQUEST_MASK 0x01000000L

// VM_INVALIDATE_ENG8_REQ
#define VM_INVALIDATE_ENG8_REQ__PER_VMID_INVALIDATE_REQ_MASK 0x0000ffffL
#define VM_INVALIDATE_ENG8_REQ__FLUSH_TYPE_MASK 0x00030000L
#define VM_INVALIDATE_ENG8_REQ__INVALIDATE_L2_PTES_MASK 0x00040000L
#define VM_INVALIDATE_ENG8_REQ__INVALIDATE_L2_PDE0_MASK 0x00080000L
#define VM_INVALIDATE_ENG8_REQ__INVALIDATE_L2_PDE1_MASK 0x00100000L
#define VM_INVALIDATE_ENG8_REQ__INVALIDATE_L2_PDE2_MASK 0x00200000L
#define VM_INVALIDATE_ENG8_REQ__INVALIDATE_L1_PTES_MASK 0x00400000L
#define VM_INVALIDATE_ENG8_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK 0x00800000L
#define VM_INVALIDATE_ENG8_REQ__LOG_REQUEST_MASK 0x01000000L

// VM_INVALIDATE_ENG9_REQ
#define VM_INVALIDATE_ENG9_REQ__PER_VMID_INVALIDATE_REQ_MASK 0x0000ffffL
#define VM_INVALIDATE_ENG9_REQ__FLUSH_TYPE_MASK 0x00030000L
#define VM_INVALIDATE_ENG9_REQ__INVALIDATE_L2_PTES_MASK 0x00040000L
#define VM_INVALIDATE_ENG9_REQ__INVALIDATE_L2_PDE0_MASK 0x00080000L
#define VM_INVALIDATE_ENG9_REQ__INVALIDATE_L2_PDE1_MASK 0x00100000L
#define VM_INVALIDATE_ENG9_REQ__INVALIDATE_L2_PDE2_MASK 0x00200000L
#define VM_INVALIDATE_ENG9_REQ__INVALIDATE_L1_PTES_MASK 0x00400000L
#define VM_INVALIDATE_ENG9_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK 0x00800000L
#define VM_INVALIDATE_ENG9_REQ__LOG_REQUEST_MASK 0x01000000L

// VM_INVALIDATE_ENG10_REQ
#define VM_INVALIDATE_ENG10_REQ__PER_VMID_INVALIDATE_REQ_MASK 0x0000ffffL
#define VM_INVALIDATE_ENG10_REQ__FLUSH_TYPE_MASK 0x00030000L
#define VM_INVALIDATE_ENG10_REQ__INVALIDATE_L2_PTES_MASK 0x00040000L
#define VM_INVALIDATE_ENG10_REQ__INVALIDATE_L2_PDE0_MASK 0x00080000L
#define VM_INVALIDATE_ENG10_REQ__INVALIDATE_L2_PDE1_MASK 0x00100000L
#define VM_INVALIDATE_ENG10_REQ__INVALIDATE_L2_PDE2_MASK 0x00200000L
#define VM_INVALIDATE_ENG10_REQ__INVALIDATE_L1_PTES_MASK 0x00400000L
#define VM_INVALIDATE_ENG10_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK 0x00800000L
#define VM_INVALIDATE_ENG10_REQ__LOG_REQUEST_MASK 0x01000000L

// VM_INVALIDATE_ENG11_REQ
#define VM_INVALIDATE_ENG11_REQ__PER_VMID_INVALIDATE_REQ_MASK 0x0000ffffL
#define VM_INVALIDATE_ENG11_REQ__FLUSH_TYPE_MASK 0x00030000L
#define VM_INVALIDATE_ENG11_REQ__INVALIDATE_L2_PTES_MASK 0x00040000L
#define VM_INVALIDATE_ENG11_REQ__INVALIDATE_L2_PDE0_MASK 0x00080000L
#define VM_INVALIDATE_ENG11_REQ__INVALIDATE_L2_PDE1_MASK 0x00100000L
#define VM_INVALIDATE_ENG11_REQ__INVALIDATE_L2_PDE2_MASK 0x00200000L
#define VM_INVALIDATE_ENG11_REQ__INVALIDATE_L1_PTES_MASK 0x00400000L
#define VM_INVALIDATE_ENG11_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK 0x00800000L
#define VM_INVALIDATE_ENG11_REQ__LOG_REQUEST_MASK 0x01000000L

// VM_INVALIDATE_ENG12_REQ
#define VM_INVALIDATE_ENG12_REQ__PER_VMID_INVALIDATE_REQ_MASK 0x0000ffffL
#define VM_INVALIDATE_ENG12_REQ__FLUSH_TYPE_MASK 0x00030000L
#define VM_INVALIDATE_ENG12_REQ__INVALIDATE_L2_PTES_MASK 0x00040000L
#define VM_INVALIDATE_ENG12_REQ__INVALIDATE_L2_PDE0_MASK 0x00080000L
#define VM_INVALIDATE_ENG12_REQ__INVALIDATE_L2_PDE1_MASK 0x00100000L
#define VM_INVALIDATE_ENG12_REQ__INVALIDATE_L2_PDE2_MASK 0x00200000L
#define VM_INVALIDATE_ENG12_REQ__INVALIDATE_L1_PTES_MASK 0x00400000L
#define VM_INVALIDATE_ENG12_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK 0x00800000L
#define VM_INVALIDATE_ENG12_REQ__LOG_REQUEST_MASK 0x01000000L

// VM_INVALIDATE_ENG13_REQ
#define VM_INVALIDATE_ENG13_REQ__PER_VMID_INVALIDATE_REQ_MASK 0x0000ffffL
#define VM_INVALIDATE_ENG13_REQ__FLUSH_TYPE_MASK 0x00030000L
#define VM_INVALIDATE_ENG13_REQ__INVALIDATE_L2_PTES_MASK 0x00040000L
#define VM_INVALIDATE_ENG13_REQ__INVALIDATE_L2_PDE0_MASK 0x00080000L
#define VM_INVALIDATE_ENG13_REQ__INVALIDATE_L2_PDE1_MASK 0x00100000L
#define VM_INVALIDATE_ENG13_REQ__INVALIDATE_L2_PDE2_MASK 0x00200000L
#define VM_INVALIDATE_ENG13_REQ__INVALIDATE_L1_PTES_MASK 0x00400000L
#define VM_INVALIDATE_ENG13_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK 0x00800000L
#define VM_INVALIDATE_ENG13_REQ__LOG_REQUEST_MASK 0x01000000L

// VM_INVALIDATE_ENG14_REQ
#define VM_INVALIDATE_ENG14_REQ__PER_VMID_INVALIDATE_REQ_MASK 0x0000ffffL
#define VM_INVALIDATE_ENG14_REQ__FLUSH_TYPE_MASK 0x00030000L
#define VM_INVALIDATE_ENG14_REQ__INVALIDATE_L2_PTES_MASK 0x00040000L
#define VM_INVALIDATE_ENG14_REQ__INVALIDATE_L2_PDE0_MASK 0x00080000L
#define VM_INVALIDATE_ENG14_REQ__INVALIDATE_L2_PDE1_MASK 0x00100000L
#define VM_INVALIDATE_ENG14_REQ__INVALIDATE_L2_PDE2_MASK 0x00200000L
#define VM_INVALIDATE_ENG14_REQ__INVALIDATE_L1_PTES_MASK 0x00400000L
#define VM_INVALIDATE_ENG14_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK 0x00800000L
#define VM_INVALIDATE_ENG14_REQ__LOG_REQUEST_MASK 0x01000000L

// VM_INVALIDATE_ENG15_REQ
#define VM_INVALIDATE_ENG15_REQ__PER_VMID_INVALIDATE_REQ_MASK 0x0000ffffL
#define VM_INVALIDATE_ENG15_REQ__FLUSH_TYPE_MASK 0x00030000L
#define VM_INVALIDATE_ENG15_REQ__INVALIDATE_L2_PTES_MASK 0x00040000L
#define VM_INVALIDATE_ENG15_REQ__INVALIDATE_L2_PDE0_MASK 0x00080000L
#define VM_INVALIDATE_ENG15_REQ__INVALIDATE_L2_PDE1_MASK 0x00100000L
#define VM_INVALIDATE_ENG15_REQ__INVALIDATE_L2_PDE2_MASK 0x00200000L
#define VM_INVALIDATE_ENG15_REQ__INVALIDATE_L1_PTES_MASK 0x00400000L
#define VM_INVALIDATE_ENG15_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK 0x00800000L
#define VM_INVALIDATE_ENG15_REQ__LOG_REQUEST_MASK 0x01000000L

// VM_INVALIDATE_ENG16_REQ
#define VM_INVALIDATE_ENG16_REQ__PER_VMID_INVALIDATE_REQ_MASK 0x0000ffffL
#define VM_INVALIDATE_ENG16_REQ__FLUSH_TYPE_MASK 0x00030000L
#define VM_INVALIDATE_ENG16_REQ__INVALIDATE_L2_PTES_MASK 0x00040000L
#define VM_INVALIDATE_ENG16_REQ__INVALIDATE_L2_PDE0_MASK 0x00080000L
#define VM_INVALIDATE_ENG16_REQ__INVALIDATE_L2_PDE1_MASK 0x00100000L
#define VM_INVALIDATE_ENG16_REQ__INVALIDATE_L2_PDE2_MASK 0x00200000L
#define VM_INVALIDATE_ENG16_REQ__INVALIDATE_L1_PTES_MASK 0x00400000L
#define VM_INVALIDATE_ENG16_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK 0x00800000L
#define VM_INVALIDATE_ENG16_REQ__LOG_REQUEST_MASK 0x01000000L

// VM_INVALIDATE_ENG17_REQ
#define VM_INVALIDATE_ENG17_REQ__PER_VMID_INVALIDATE_REQ_MASK 0x0000ffffL
#define VM_INVALIDATE_ENG17_REQ__FLUSH_TYPE_MASK 0x00030000L
#define VM_INVALIDATE_ENG17_REQ__INVALIDATE_L2_PTES_MASK 0x00040000L
#define VM_INVALIDATE_ENG17_REQ__INVALIDATE_L2_PDE0_MASK 0x00080000L
#define VM_INVALIDATE_ENG17_REQ__INVALIDATE_L2_PDE1_MASK 0x00100000L
#define VM_INVALIDATE_ENG17_REQ__INVALIDATE_L2_PDE2_MASK 0x00200000L
#define VM_INVALIDATE_ENG17_REQ__INVALIDATE_L1_PTES_MASK 0x00400000L
#define VM_INVALIDATE_ENG17_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK 0x00800000L
#define VM_INVALIDATE_ENG17_REQ__LOG_REQUEST_MASK 0x01000000L

// VM_INVALIDATE_ENG0_ACK
#define VM_INVALIDATE_ENG0_ACK__PER_VMID_INVALIDATE_ACK_MASK 0x0000ffffL
#define VM_INVALIDATE_ENG0_ACK__SEMAPHORE_MASK 0x00010000L

// VM_INVALIDATE_ENG1_ACK
#define VM_INVALIDATE_ENG1_ACK__PER_VMID_INVALIDATE_ACK_MASK 0x0000ffffL
#define VM_INVALIDATE_ENG1_ACK__SEMAPHORE_MASK 0x00010000L

// VM_INVALIDATE_ENG2_ACK
#define VM_INVALIDATE_ENG2_ACK__PER_VMID_INVALIDATE_ACK_MASK 0x0000ffffL
#define VM_INVALIDATE_ENG2_ACK__SEMAPHORE_MASK 0x00010000L

// VM_INVALIDATE_ENG3_ACK
#define VM_INVALIDATE_ENG3_ACK__PER_VMID_INVALIDATE_ACK_MASK 0x0000ffffL
#define VM_INVALIDATE_ENG3_ACK__SEMAPHORE_MASK 0x00010000L

// VM_INVALIDATE_ENG4_ACK
#define VM_INVALIDATE_ENG4_ACK__PER_VMID_INVALIDATE_ACK_MASK 0x0000ffffL
#define VM_INVALIDATE_ENG4_ACK__SEMAPHORE_MASK 0x00010000L

// VM_INVALIDATE_ENG5_ACK
#define VM_INVALIDATE_ENG5_ACK__PER_VMID_INVALIDATE_ACK_MASK 0x0000ffffL
#define VM_INVALIDATE_ENG5_ACK__SEMAPHORE_MASK 0x00010000L

// VM_INVALIDATE_ENG6_ACK
#define VM_INVALIDATE_ENG6_ACK__PER_VMID_INVALIDATE_ACK_MASK 0x0000ffffL
#define VM_INVALIDATE_ENG6_ACK__SEMAPHORE_MASK 0x00010000L

// VM_INVALIDATE_ENG7_ACK
#define VM_INVALIDATE_ENG7_ACK__PER_VMID_INVALIDATE_ACK_MASK 0x0000ffffL
#define VM_INVALIDATE_ENG7_ACK__SEMAPHORE_MASK 0x00010000L

// VM_INVALIDATE_ENG8_ACK
#define VM_INVALIDATE_ENG8_ACK__PER_VMID_INVALIDATE_ACK_MASK 0x0000ffffL
#define VM_INVALIDATE_ENG8_ACK__SEMAPHORE_MASK 0x00010000L

// VM_INVALIDATE_ENG9_ACK
#define VM_INVALIDATE_ENG9_ACK__PER_VMID_INVALIDATE_ACK_MASK 0x0000ffffL
#define VM_INVALIDATE_ENG9_ACK__SEMAPHORE_MASK 0x00010000L

// VM_INVALIDATE_ENG10_ACK
#define VM_INVALIDATE_ENG10_ACK__PER_VMID_INVALIDATE_ACK_MASK 0x0000ffffL
#define VM_INVALIDATE_ENG10_ACK__SEMAPHORE_MASK 0x00010000L

// VM_INVALIDATE_ENG11_ACK
#define VM_INVALIDATE_ENG11_ACK__PER_VMID_INVALIDATE_ACK_MASK 0x0000ffffL
#define VM_INVALIDATE_ENG11_ACK__SEMAPHORE_MASK 0x00010000L

// VM_INVALIDATE_ENG12_ACK
#define VM_INVALIDATE_ENG12_ACK__PER_VMID_INVALIDATE_ACK_MASK 0x0000ffffL
#define VM_INVALIDATE_ENG12_ACK__SEMAPHORE_MASK 0x00010000L

// VM_INVALIDATE_ENG13_ACK
#define VM_INVALIDATE_ENG13_ACK__PER_VMID_INVALIDATE_ACK_MASK 0x0000ffffL
#define VM_INVALIDATE_ENG13_ACK__SEMAPHORE_MASK 0x00010000L

// VM_INVALIDATE_ENG14_ACK
#define VM_INVALIDATE_ENG14_ACK__PER_VMID_INVALIDATE_ACK_MASK 0x0000ffffL
#define VM_INVALIDATE_ENG14_ACK__SEMAPHORE_MASK 0x00010000L

// VM_INVALIDATE_ENG15_ACK
#define VM_INVALIDATE_ENG15_ACK__PER_VMID_INVALIDATE_ACK_MASK 0x0000ffffL
#define VM_INVALIDATE_ENG15_ACK__SEMAPHORE_MASK 0x00010000L

// VM_INVALIDATE_ENG16_ACK
#define VM_INVALIDATE_ENG16_ACK__PER_VMID_INVALIDATE_ACK_MASK 0x0000ffffL
#define VM_INVALIDATE_ENG16_ACK__SEMAPHORE_MASK 0x00010000L

// VM_INVALIDATE_ENG17_ACK
#define VM_INVALIDATE_ENG17_ACK__PER_VMID_INVALIDATE_ACK_MASK 0x0000ffffL
#define VM_INVALIDATE_ENG17_ACK__SEMAPHORE_MASK 0x00010000L

// VM_INVALIDATE_ENG0_ADDR_RANGE_LO32
#define VM_INVALIDATE_ENG0_ADDR_RANGE_LO32__S_BIT_MASK 0x00000001L
#define VM_INVALIDATE_ENG0_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK 0xfffffffeL

// VM_INVALIDATE_ENG0_ADDR_RANGE_HI32
#define VM_INVALIDATE_ENG0_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK 0x0000001fL

// VM_INVALIDATE_ENG1_ADDR_RANGE_LO32
#define VM_INVALIDATE_ENG1_ADDR_RANGE_LO32__S_BIT_MASK 0x00000001L
#define VM_INVALIDATE_ENG1_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK 0xfffffffeL

// VM_INVALIDATE_ENG1_ADDR_RANGE_HI32
#define VM_INVALIDATE_ENG1_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK 0x0000001fL

// VM_INVALIDATE_ENG2_ADDR_RANGE_LO32
#define VM_INVALIDATE_ENG2_ADDR_RANGE_LO32__S_BIT_MASK 0x00000001L
#define VM_INVALIDATE_ENG2_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK 0xfffffffeL

// VM_INVALIDATE_ENG2_ADDR_RANGE_HI32
#define VM_INVALIDATE_ENG2_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK 0x0000001fL

// VM_INVALIDATE_ENG3_ADDR_RANGE_LO32
#define VM_INVALIDATE_ENG3_ADDR_RANGE_LO32__S_BIT_MASK 0x00000001L
#define VM_INVALIDATE_ENG3_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK 0xfffffffeL

// VM_INVALIDATE_ENG3_ADDR_RANGE_HI32
#define VM_INVALIDATE_ENG3_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK 0x0000001fL

// VM_INVALIDATE_ENG4_ADDR_RANGE_LO32
#define VM_INVALIDATE_ENG4_ADDR_RANGE_LO32__S_BIT_MASK 0x00000001L
#define VM_INVALIDATE_ENG4_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK 0xfffffffeL

// VM_INVALIDATE_ENG4_ADDR_RANGE_HI32
#define VM_INVALIDATE_ENG4_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK 0x0000001fL

// VM_INVALIDATE_ENG5_ADDR_RANGE_LO32
#define VM_INVALIDATE_ENG5_ADDR_RANGE_LO32__S_BIT_MASK 0x00000001L
#define VM_INVALIDATE_ENG5_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK 0xfffffffeL

// VM_INVALIDATE_ENG5_ADDR_RANGE_HI32
#define VM_INVALIDATE_ENG5_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK 0x0000001fL

// VM_INVALIDATE_ENG6_ADDR_RANGE_LO32
#define VM_INVALIDATE_ENG6_ADDR_RANGE_LO32__S_BIT_MASK 0x00000001L
#define VM_INVALIDATE_ENG6_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK 0xfffffffeL

// VM_INVALIDATE_ENG6_ADDR_RANGE_HI32
#define VM_INVALIDATE_ENG6_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK 0x0000001fL

// VM_INVALIDATE_ENG7_ADDR_RANGE_LO32
#define VM_INVALIDATE_ENG7_ADDR_RANGE_LO32__S_BIT_MASK 0x00000001L
#define VM_INVALIDATE_ENG7_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK 0xfffffffeL

// VM_INVALIDATE_ENG7_ADDR_RANGE_HI32
#define VM_INVALIDATE_ENG7_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK 0x0000001fL

// VM_INVALIDATE_ENG8_ADDR_RANGE_LO32
#define VM_INVALIDATE_ENG8_ADDR_RANGE_LO32__S_BIT_MASK 0x00000001L
#define VM_INVALIDATE_ENG8_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK 0xfffffffeL

// VM_INVALIDATE_ENG8_ADDR_RANGE_HI32
#define VM_INVALIDATE_ENG8_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK 0x0000001fL

// VM_INVALIDATE_ENG9_ADDR_RANGE_LO32
#define VM_INVALIDATE_ENG9_ADDR_RANGE_LO32__S_BIT_MASK 0x00000001L
#define VM_INVALIDATE_ENG9_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK 0xfffffffeL

// VM_INVALIDATE_ENG9_ADDR_RANGE_HI32
#define VM_INVALIDATE_ENG9_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK 0x0000001fL

// VM_INVALIDATE_ENG10_ADDR_RANGE_LO32
#define VM_INVALIDATE_ENG10_ADDR_RANGE_LO32__S_BIT_MASK 0x00000001L
#define VM_INVALIDATE_ENG10_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK 0xfffffffeL

// VM_INVALIDATE_ENG10_ADDR_RANGE_HI32
#define VM_INVALIDATE_ENG10_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK 0x0000001fL

// VM_INVALIDATE_ENG11_ADDR_RANGE_LO32
#define VM_INVALIDATE_ENG11_ADDR_RANGE_LO32__S_BIT_MASK 0x00000001L
#define VM_INVALIDATE_ENG11_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK 0xfffffffeL

// VM_INVALIDATE_ENG11_ADDR_RANGE_HI32
#define VM_INVALIDATE_ENG11_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK 0x0000001fL

// VM_INVALIDATE_ENG12_ADDR_RANGE_LO32
#define VM_INVALIDATE_ENG12_ADDR_RANGE_LO32__S_BIT_MASK 0x00000001L
#define VM_INVALIDATE_ENG12_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK 0xfffffffeL

// VM_INVALIDATE_ENG12_ADDR_RANGE_HI32
#define VM_INVALIDATE_ENG12_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK 0x0000001fL

// VM_INVALIDATE_ENG13_ADDR_RANGE_LO32
#define VM_INVALIDATE_ENG13_ADDR_RANGE_LO32__S_BIT_MASK 0x00000001L
#define VM_INVALIDATE_ENG13_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK 0xfffffffeL

// VM_INVALIDATE_ENG13_ADDR_RANGE_HI32
#define VM_INVALIDATE_ENG13_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK 0x0000001fL

// VM_INVALIDATE_ENG14_ADDR_RANGE_LO32
#define VM_INVALIDATE_ENG14_ADDR_RANGE_LO32__S_BIT_MASK 0x00000001L
#define VM_INVALIDATE_ENG14_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK 0xfffffffeL

// VM_INVALIDATE_ENG14_ADDR_RANGE_HI32
#define VM_INVALIDATE_ENG14_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK 0x0000001fL

// VM_INVALIDATE_ENG15_ADDR_RANGE_LO32
#define VM_INVALIDATE_ENG15_ADDR_RANGE_LO32__S_BIT_MASK 0x00000001L
#define VM_INVALIDATE_ENG15_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK 0xfffffffeL

// VM_INVALIDATE_ENG15_ADDR_RANGE_HI32
#define VM_INVALIDATE_ENG15_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK 0x0000001fL

// VM_INVALIDATE_ENG16_ADDR_RANGE_LO32
#define VM_INVALIDATE_ENG16_ADDR_RANGE_LO32__S_BIT_MASK 0x00000001L
#define VM_INVALIDATE_ENG16_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK 0xfffffffeL

// VM_INVALIDATE_ENG16_ADDR_RANGE_HI32
#define VM_INVALIDATE_ENG16_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK 0x0000001fL

// VM_INVALIDATE_ENG17_ADDR_RANGE_LO32
#define VM_INVALIDATE_ENG17_ADDR_RANGE_LO32__S_BIT_MASK 0x00000001L
#define VM_INVALIDATE_ENG17_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK 0xfffffffeL

// VM_INVALIDATE_ENG17_ADDR_RANGE_HI32
#define VM_INVALIDATE_ENG17_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK 0x0000001fL

// VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32
#define VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK 0xffffffffL

// VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32
#define VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK 0xffffffffL

// VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32
#define VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK 0xffffffffL

// VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32
#define VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK 0xffffffffL

// VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32
#define VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK 0xffffffffL

// VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32
#define VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK 0xffffffffL

// VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32
#define VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK 0xffffffffL

// VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32
#define VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK 0xffffffffL

// VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32
#define VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK 0xffffffffL

// VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32
#define VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK 0xffffffffL

// VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32
#define VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK 0xffffffffL

// VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32
#define VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK 0xffffffffL

// VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32
#define VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK 0xffffffffL

// VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32
#define VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK 0xffffffffL

// VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32
#define VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK 0xffffffffL

// VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32
#define VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK 0xffffffffL

// VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32
#define VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK 0xffffffffL

// VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32
#define VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK 0xffffffffL

// VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32
#define VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK 0xffffffffL

// VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32
#define VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK 0xffffffffL

// VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32
#define VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK 0xffffffffL

// VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32
#define VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK 0xffffffffL

// VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32
#define VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK 0xffffffffL

// VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32
#define VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK 0xffffffffL

// VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32
#define VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK 0xffffffffL

// VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32
#define VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK 0xffffffffL

// VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32
#define VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK 0xffffffffL

// VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32
#define VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK 0xffffffffL

// VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32
#define VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK 0xffffffffL

// VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32
#define VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK 0xffffffffL

// VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32
#define VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK 0xffffffffL

// VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32
#define VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK 0xffffffffL

// VM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32
#define VM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK 0xffffffffL

// VM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32
#define VM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK 0x0000000fL

// VM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32
#define VM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK 0xffffffffL

// VM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32
#define VM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK 0x0000000fL

// VM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32
#define VM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK 0xffffffffL

// VM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32
#define VM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK 0x0000000fL

// VM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32
#define VM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK 0xffffffffL

// VM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32
#define VM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK 0x0000000fL

// VM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32
#define VM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK 0xffffffffL

// VM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32
#define VM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK 0x0000000fL

// VM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32
#define VM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK 0xffffffffL

// VM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32
#define VM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK 0x0000000fL

// VM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32
#define VM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK 0xffffffffL

// VM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32
#define VM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK 0x0000000fL

// VM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32
#define VM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK 0xffffffffL

// VM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32
#define VM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK 0x0000000fL

// VM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32
#define VM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK 0xffffffffL

// VM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32
#define VM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK 0x0000000fL

// VM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32
#define VM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK 0xffffffffL

// VM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32
#define VM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK 0x0000000fL

// VM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32
#define VM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK 0xffffffffL

// VM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32
#define VM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK 0x0000000fL

// VM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32
#define VM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK 0xffffffffL

// VM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32
#define VM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK 0x0000000fL

// VM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32
#define VM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK 0xffffffffL

// VM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32
#define VM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK 0x0000000fL

// VM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32
#define VM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK 0xffffffffL

// VM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32
#define VM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK 0x0000000fL

// VM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32
#define VM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK 0xffffffffL

// VM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32
#define VM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK 0x0000000fL

// VM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32
#define VM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK 0xffffffffL

// VM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32
#define VM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK 0x0000000fL

// VM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32
#define VM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK 0xffffffffL

// VM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32
#define VM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK 0x0000000fL

// VM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32
#define VM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK 0xffffffffL

// VM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32
#define VM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK 0x0000000fL

// VM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32
#define VM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK 0xffffffffL

// VM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32
#define VM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK 0x0000000fL

// VM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32
#define VM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK 0xffffffffL

// VM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32
#define VM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK 0x0000000fL

// VM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32
#define VM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK 0xffffffffL

// VM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32
#define VM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK 0x0000000fL

// VM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32
#define VM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK 0xffffffffL

// VM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32
#define VM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK 0x0000000fL

// VM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32
#define VM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK 0xffffffffL

// VM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32
#define VM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK 0x0000000fL

// VM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32
#define VM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK 0xffffffffL

// VM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32
#define VM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK 0x0000000fL

// VM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32
#define VM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK 0xffffffffL

// VM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32
#define VM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK 0x0000000fL

// VM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32
#define VM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK 0xffffffffL

// VM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32
#define VM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK 0x0000000fL

// VM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32
#define VM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK 0xffffffffL

// VM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32
#define VM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK 0x0000000fL

// VM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32
#define VM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK 0xffffffffL

// VM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32
#define VM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK 0x0000000fL

// VM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32
#define VM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK 0xffffffffL

// VM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32
#define VM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK 0x0000000fL

// VM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32
#define VM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK 0xffffffffL

// VM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32
#define VM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK 0x0000000fL

// VM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32
#define VM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK 0xffffffffL

// VM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32
#define VM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK 0x0000000fL

// VM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32
#define VM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK 0xffffffffL

// VM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32
#define VM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK 0x0000000fL

// MC_VM_L2_PERFCOUNTER0_CFG
#define MC_VM_L2_PERFCOUNTER0_CFG__PERF_SEL_MASK 0x000000ffL
#define MC_VM_L2_PERFCOUNTER0_CFG__PERF_SEL_END_MASK 0x0000ff00L
#define MC_VM_L2_PERFCOUNTER0_CFG__PERF_MODE_MASK 0x0f000000L
#define MC_VM_L2_PERFCOUNTER0_CFG__ENABLE_MASK 0x10000000L
#define MC_VM_L2_PERFCOUNTER0_CFG__CLEAR_MASK 0x20000000L

// MC_VM_L2_PERFCOUNTER1_CFG
#define MC_VM_L2_PERFCOUNTER1_CFG__PERF_SEL_MASK 0x000000ffL
#define MC_VM_L2_PERFCOUNTER1_CFG__PERF_SEL_END_MASK 0x0000ff00L
#define MC_VM_L2_PERFCOUNTER1_CFG__PERF_MODE_MASK 0x0f000000L
#define MC_VM_L2_PERFCOUNTER1_CFG__ENABLE_MASK 0x10000000L
#define MC_VM_L2_PERFCOUNTER1_CFG__CLEAR_MASK 0x20000000L

// MC_VM_L2_PERFCOUNTER2_CFG
#define MC_VM_L2_PERFCOUNTER2_CFG__PERF_SEL_MASK 0x000000ffL
#define MC_VM_L2_PERFCOUNTER2_CFG__PERF_SEL_END_MASK 0x0000ff00L
#define MC_VM_L2_PERFCOUNTER2_CFG__PERF_MODE_MASK 0x0f000000L
#define MC_VM_L2_PERFCOUNTER2_CFG__ENABLE_MASK 0x10000000L
#define MC_VM_L2_PERFCOUNTER2_CFG__CLEAR_MASK 0x20000000L

// MC_VM_L2_PERFCOUNTER3_CFG
#define MC_VM_L2_PERFCOUNTER3_CFG__PERF_SEL_MASK 0x000000ffL
#define MC_VM_L2_PERFCOUNTER3_CFG__PERF_SEL_END_MASK 0x0000ff00L
#define MC_VM_L2_PERFCOUNTER3_CFG__PERF_MODE_MASK 0x0f000000L
#define MC_VM_L2_PERFCOUNTER3_CFG__ENABLE_MASK 0x10000000L
#define MC_VM_L2_PERFCOUNTER3_CFG__CLEAR_MASK 0x20000000L

// MC_VM_L2_PERFCOUNTER4_CFG
#define MC_VM_L2_PERFCOUNTER4_CFG__PERF_SEL_MASK 0x000000ffL
#define MC_VM_L2_PERFCOUNTER4_CFG__PERF_SEL_END_MASK 0x0000ff00L
#define MC_VM_L2_PERFCOUNTER4_CFG__PERF_MODE_MASK 0x0f000000L
#define MC_VM_L2_PERFCOUNTER4_CFG__ENABLE_MASK 0x10000000L
#define MC_VM_L2_PERFCOUNTER4_CFG__CLEAR_MASK 0x20000000L

// MC_VM_L2_PERFCOUNTER5_CFG
#define MC_VM_L2_PERFCOUNTER5_CFG__PERF_SEL_MASK 0x000000ffL
#define MC_VM_L2_PERFCOUNTER5_CFG__PERF_SEL_END_MASK 0x0000ff00L
#define MC_VM_L2_PERFCOUNTER5_CFG__PERF_MODE_MASK 0x0f000000L
#define MC_VM_L2_PERFCOUNTER5_CFG__ENABLE_MASK 0x10000000L
#define MC_VM_L2_PERFCOUNTER5_CFG__CLEAR_MASK 0x20000000L

// MC_VM_L2_PERFCOUNTER6_CFG
#define MC_VM_L2_PERFCOUNTER6_CFG__PERF_SEL_MASK 0x000000ffL
#define MC_VM_L2_PERFCOUNTER6_CFG__PERF_SEL_END_MASK 0x0000ff00L
#define MC_VM_L2_PERFCOUNTER6_CFG__PERF_MODE_MASK 0x0f000000L
#define MC_VM_L2_PERFCOUNTER6_CFG__ENABLE_MASK 0x10000000L
#define MC_VM_L2_PERFCOUNTER6_CFG__CLEAR_MASK 0x20000000L

// MC_VM_L2_PERFCOUNTER7_CFG
#define MC_VM_L2_PERFCOUNTER7_CFG__PERF_SEL_MASK 0x000000ffL
#define MC_VM_L2_PERFCOUNTER7_CFG__PERF_SEL_END_MASK 0x0000ff00L
#define MC_VM_L2_PERFCOUNTER7_CFG__PERF_MODE_MASK 0x0f000000L
#define MC_VM_L2_PERFCOUNTER7_CFG__ENABLE_MASK 0x10000000L
#define MC_VM_L2_PERFCOUNTER7_CFG__CLEAR_MASK 0x20000000L

// MC_VM_L2_PERFCOUNTER_RSLT_CNTL
#define MC_VM_L2_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT_MASK 0x0000000fL
#define MC_VM_L2_PERFCOUNTER_RSLT_CNTL__START_TRIGGER_MASK 0x0000ff00L
#define MC_VM_L2_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER_MASK 0x00ff0000L
#define MC_VM_L2_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY_MASK 0x01000000L
#define MC_VM_L2_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL_MASK 0x02000000L
#define MC_VM_L2_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE_MASK 0x04000000L

// MC_VM_L2_PERFCOUNTER_LO
#define MC_VM_L2_PERFCOUNTER_LO__COUNTER_LO_MASK 0xffffffffL

// MC_VM_L2_PERFCOUNTER_HI
#define MC_VM_L2_PERFCOUNTER_HI__COUNTER_HI_MASK 0x0000ffffL
#define MC_VM_L2_PERFCOUNTER_HI__COMPARE_VALUE_MASK 0xffff0000L

// MC_VM_FB_SIZE_OFFSET_VF0
#define MC_VM_FB_SIZE_OFFSET_VF0__VF_FB_SIZE_MASK 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF0__VF_FB_OFFSET_MASK 0xffff0000L

// MC_VM_FB_SIZE_OFFSET_VF1
#define MC_VM_FB_SIZE_OFFSET_VF1__VF_FB_SIZE_MASK 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF1__VF_FB_OFFSET_MASK 0xffff0000L

// MC_VM_FB_SIZE_OFFSET_VF2
#define MC_VM_FB_SIZE_OFFSET_VF2__VF_FB_SIZE_MASK 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF2__VF_FB_OFFSET_MASK 0xffff0000L

// MC_VM_FB_SIZE_OFFSET_VF3
#define MC_VM_FB_SIZE_OFFSET_VF3__VF_FB_SIZE_MASK 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF3__VF_FB_OFFSET_MASK 0xffff0000L

// MC_VM_FB_SIZE_OFFSET_VF4
#define MC_VM_FB_SIZE_OFFSET_VF4__VF_FB_SIZE_MASK 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF4__VF_FB_OFFSET_MASK 0xffff0000L

// MC_VM_FB_SIZE_OFFSET_VF5
#define MC_VM_FB_SIZE_OFFSET_VF5__VF_FB_SIZE_MASK 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF5__VF_FB_OFFSET_MASK 0xffff0000L

// MC_VM_FB_SIZE_OFFSET_VF6
#define MC_VM_FB_SIZE_OFFSET_VF6__VF_FB_SIZE_MASK 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF6__VF_FB_OFFSET_MASK 0xffff0000L

// MC_VM_FB_SIZE_OFFSET_VF7
#define MC_VM_FB_SIZE_OFFSET_VF7__VF_FB_SIZE_MASK 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF7__VF_FB_OFFSET_MASK 0xffff0000L

// MC_VM_FB_SIZE_OFFSET_VF8
#define MC_VM_FB_SIZE_OFFSET_VF8__VF_FB_SIZE_MASK 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF8__VF_FB_OFFSET_MASK 0xffff0000L

// MC_VM_FB_SIZE_OFFSET_VF9
#define MC_VM_FB_SIZE_OFFSET_VF9__VF_FB_SIZE_MASK 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF9__VF_FB_OFFSET_MASK 0xffff0000L

// MC_VM_FB_SIZE_OFFSET_VF10
#define MC_VM_FB_SIZE_OFFSET_VF10__VF_FB_SIZE_MASK 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF10__VF_FB_OFFSET_MASK 0xffff0000L

// MC_VM_FB_SIZE_OFFSET_VF11
#define MC_VM_FB_SIZE_OFFSET_VF11__VF_FB_SIZE_MASK 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF11__VF_FB_OFFSET_MASK 0xffff0000L

// MC_VM_FB_SIZE_OFFSET_VF12
#define MC_VM_FB_SIZE_OFFSET_VF12__VF_FB_SIZE_MASK 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF12__VF_FB_OFFSET_MASK 0xffff0000L

// MC_VM_FB_SIZE_OFFSET_VF13
#define MC_VM_FB_SIZE_OFFSET_VF13__VF_FB_SIZE_MASK 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF13__VF_FB_OFFSET_MASK 0xffff0000L

// MC_VM_FB_SIZE_OFFSET_VF14
#define MC_VM_FB_SIZE_OFFSET_VF14__VF_FB_SIZE_MASK 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF14__VF_FB_OFFSET_MASK 0xffff0000L

// MC_VM_FB_SIZE_OFFSET_VF15
#define MC_VM_FB_SIZE_OFFSET_VF15__VF_FB_SIZE_MASK 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF15__VF_FB_OFFSET_MASK 0xffff0000L

// VM_IOMMU_MMIO_CNTRL_1
#define VM_IOMMU_MMIO_CNTRL_1__MARC_EN_MASK 0x00000100L

// MC_VM_MARC_BASE_LO_0
#define MC_VM_MARC_BASE_LO_0__MARC_BASE_LO_0_MASK 0xfffff000L

// MC_VM_MARC_BASE_LO_1
#define MC_VM_MARC_BASE_LO_1__MARC_BASE_LO_1_MASK 0xfffff000L

// MC_VM_MARC_BASE_LO_2
#define MC_VM_MARC_BASE_LO_2__MARC_BASE_LO_2_MASK 0xfffff000L

// MC_VM_MARC_BASE_LO_3
#define MC_VM_MARC_BASE_LO_3__MARC_BASE_LO_3_MASK 0xfffff000L

// MC_VM_MARC_BASE_HI_0
#define MC_VM_MARC_BASE_HI_0__MARC_BASE_HI_0_MASK 0x000fffffL

// MC_VM_MARC_BASE_HI_1
#define MC_VM_MARC_BASE_HI_1__MARC_BASE_HI_1_MASK 0x000fffffL

// MC_VM_MARC_BASE_HI_2
#define MC_VM_MARC_BASE_HI_2__MARC_BASE_HI_2_MASK 0x000fffffL

// MC_VM_MARC_BASE_HI_3
#define MC_VM_MARC_BASE_HI_3__MARC_BASE_HI_3_MASK 0x000fffffL

// MC_VM_MARC_RELOC_LO_0
#define MC_VM_MARC_RELOC_LO_0__MARC_ENABLE_0_MASK 0x00000001L
#define MC_VM_MARC_RELOC_LO_0__MARC_READONLY_0_MASK 0x00000002L
#define MC_VM_MARC_RELOC_LO_0__MARC_RELOC_LO_0_MASK 0xfffff000L

// MC_VM_MARC_RELOC_LO_1
#define MC_VM_MARC_RELOC_LO_1__MARC_ENABLE_1_MASK 0x00000001L
#define MC_VM_MARC_RELOC_LO_1__MARC_READONLY_1_MASK 0x00000002L
#define MC_VM_MARC_RELOC_LO_1__MARC_RELOC_LO_1_MASK 0xfffff000L

// MC_VM_MARC_RELOC_LO_2
#define MC_VM_MARC_RELOC_LO_2__MARC_ENABLE_2_MASK 0x00000001L
#define MC_VM_MARC_RELOC_LO_2__MARC_READONLY_2_MASK 0x00000002L
#define MC_VM_MARC_RELOC_LO_2__MARC_RELOC_LO_2_MASK 0xfffff000L

// MC_VM_MARC_RELOC_LO_3
#define MC_VM_MARC_RELOC_LO_3__MARC_ENABLE_3_MASK 0x00000001L
#define MC_VM_MARC_RELOC_LO_3__MARC_READONLY_3_MASK 0x00000002L
#define MC_VM_MARC_RELOC_LO_3__MARC_RELOC_LO_3_MASK 0xfffff000L

// MC_VM_MARC_RELOC_HI_0
#define MC_VM_MARC_RELOC_HI_0__MARC_RELOC_HI_0_MASK 0x000fffffL

// MC_VM_MARC_RELOC_HI_1
#define MC_VM_MARC_RELOC_HI_1__MARC_RELOC_HI_1_MASK 0x000fffffL

// MC_VM_MARC_RELOC_HI_2
#define MC_VM_MARC_RELOC_HI_2__MARC_RELOC_HI_2_MASK 0x000fffffL

// MC_VM_MARC_RELOC_HI_3
#define MC_VM_MARC_RELOC_HI_3__MARC_RELOC_HI_3_MASK 0x000fffffL

// MC_VM_MARC_LEN_LO_0
#define MC_VM_MARC_LEN_LO_0__MARC_LEN_LO_0_MASK 0xfffff000L

// MC_VM_MARC_LEN_LO_1
#define MC_VM_MARC_LEN_LO_1__MARC_LEN_LO_1_MASK 0xfffff000L

// MC_VM_MARC_LEN_LO_2
#define MC_VM_MARC_LEN_LO_2__MARC_LEN_LO_2_MASK 0xfffff000L

// MC_VM_MARC_LEN_LO_3
#define MC_VM_MARC_LEN_LO_3__MARC_LEN_LO_3_MASK 0xfffff000L

// MC_VM_MARC_LEN_HI_0
#define MC_VM_MARC_LEN_HI_0__MARC_LEN_HI_0_MASK 0x000fffffL

// MC_VM_MARC_LEN_HI_1
#define MC_VM_MARC_LEN_HI_1__MARC_LEN_HI_1_MASK 0x000fffffL

// MC_VM_MARC_LEN_HI_2
#define MC_VM_MARC_LEN_HI_2__MARC_LEN_HI_2_MASK 0x000fffffL

// MC_VM_MARC_LEN_HI_3
#define MC_VM_MARC_LEN_HI_3__MARC_LEN_HI_3_MASK 0x000fffffL

// VM_IOMMU_CONTROL_REGISTER
#define VM_IOMMU_CONTROL_REGISTER__IOMMUEN_MASK 0x00000001L

// VM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER
#define VM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER__PERFOPTEN_MASK 0x00002000L

// VM_PCIE_ATS_CNTL
#define VM_PCIE_ATS_CNTL__STU_MASK 0x001f0000L
#define VM_PCIE_ATS_CNTL__ATC_ENABLE_MASK 0x80000000L

// VM_PCIE_ATS_CNTL_VF_0
#define VM_PCIE_ATS_CNTL_VF_0__ATC_ENABLE_MASK 0x80000000L

// VM_PCIE_ATS_CNTL_VF_1
#define VM_PCIE_ATS_CNTL_VF_1__ATC_ENABLE_MASK 0x80000000L

// VM_PCIE_ATS_CNTL_VF_2
#define VM_PCIE_ATS_CNTL_VF_2__ATC_ENABLE_MASK 0x80000000L

// VM_PCIE_ATS_CNTL_VF_3
#define VM_PCIE_ATS_CNTL_VF_3__ATC_ENABLE_MASK 0x80000000L

// VM_PCIE_ATS_CNTL_VF_4
#define VM_PCIE_ATS_CNTL_VF_4__ATC_ENABLE_MASK 0x80000000L

// VM_PCIE_ATS_CNTL_VF_5
#define VM_PCIE_ATS_CNTL_VF_5__ATC_ENABLE_MASK 0x80000000L

// VM_PCIE_ATS_CNTL_VF_6
#define VM_PCIE_ATS_CNTL_VF_6__ATC_ENABLE_MASK 0x80000000L

// VM_PCIE_ATS_CNTL_VF_7
#define VM_PCIE_ATS_CNTL_VF_7__ATC_ENABLE_MASK 0x80000000L

// VM_PCIE_ATS_CNTL_VF_8
#define VM_PCIE_ATS_CNTL_VF_8__ATC_ENABLE_MASK 0x80000000L

// VM_PCIE_ATS_CNTL_VF_9
#define VM_PCIE_ATS_CNTL_VF_9__ATC_ENABLE_MASK 0x80000000L

// VM_PCIE_ATS_CNTL_VF_10
#define VM_PCIE_ATS_CNTL_VF_10__ATC_ENABLE_MASK 0x80000000L

// VM_PCIE_ATS_CNTL_VF_11
#define VM_PCIE_ATS_CNTL_VF_11__ATC_ENABLE_MASK 0x80000000L

// VM_PCIE_ATS_CNTL_VF_12
#define VM_PCIE_ATS_CNTL_VF_12__ATC_ENABLE_MASK 0x80000000L

// VM_PCIE_ATS_CNTL_VF_13
#define VM_PCIE_ATS_CNTL_VF_13__ATC_ENABLE_MASK 0x80000000L

// VM_PCIE_ATS_CNTL_VF_14
#define VM_PCIE_ATS_CNTL_VF_14__ATC_ENABLE_MASK 0x80000000L

// VM_PCIE_ATS_CNTL_VF_15
#define VM_PCIE_ATS_CNTL_VF_15__ATC_ENABLE_MASK 0x80000000L

// UTCL2_CGTT_CLK_CTRL
#define UTCL2_CGTT_CLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define UTCL2_CGTT_CLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define UTCL2_CGTT_CLK_CTRL__SOFT_OVERRIDE_EXTRA_MASK 0x00007000L
#define UTCL2_CGTT_CLK_CTRL__MGLS_OVERRIDE_MASK 0x00008000L
#define UTCL2_CGTT_CLK_CTRL__SOFT_STALL_OVERRIDE_MASK 0x00ff0000L
#define UTCL2_CGTT_CLK_CTRL__SOFT_OVERRIDE_MASK 0xff000000L

// MC_VM_NB_MMIOBASE
#define MC_VM_NB_MMIOBASE__MMIOBASE_MASK 0xffffffffL

// MC_VM_NB_MMIOLIMIT
#define MC_VM_NB_MMIOLIMIT__MMIOLIMIT_MASK 0xffffffffL

// MC_VM_NB_PCI_CTRL
#define MC_VM_NB_PCI_CTRL__MMIOENABLE_MASK 0x00800000L

// MC_VM_NB_PCI_ARB
#define MC_VM_NB_PCI_ARB__VGA_HOLE_MASK 0x00000008L

// MC_VM_NB_TOP_OF_DRAM_SLOT1
#define MC_VM_NB_TOP_OF_DRAM_SLOT1__TOP_OF_DRAM_MASK 0xff800000L

// MC_VM_NB_LOWER_TOP_OF_DRAM2
#define MC_VM_NB_LOWER_TOP_OF_DRAM2__ENABLE_MASK 0x00000001L
#define MC_VM_NB_LOWER_TOP_OF_DRAM2__LOWER_TOM2_MASK 0xff800000L

// MC_VM_NB_UPPER_TOP_OF_DRAM2
#define MC_VM_NB_UPPER_TOP_OF_DRAM2__UPPER_TOM2_MASK 0x00000fffL

// MC_VM_FB_OFFSET
#define MC_VM_FB_OFFSET__FB_OFFSET_MASK 0x00ffffffL

// MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB
#define MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB__PHYSICAL_PAGE_NUMBER_LSB_MASK 0xffffffffL

// MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB
#define MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB__PHYSICAL_PAGE_NUMBER_MSB_MASK 0x0000000fL

// MC_VM_STEERING
#define MC_VM_STEERING__DEFAULT_STEERING_MASK 0x00000003L

// MC_SHARED_VIRT_RESET_REQ
#define MC_SHARED_VIRT_RESET_REQ__VF_MASK 0x0000ffffL
#define MC_SHARED_VIRT_RESET_REQ__PF_MASK 0x80000000L

// MC_MEM_POWER_LS
#define MC_MEM_POWER_LS__LS_SETUP_MASK 0x0000003fL
#define MC_MEM_POWER_LS__LS_HOLD_MASK 0x00000fc0L

// MC_VM_CACHEABLE_DRAM_ADDRESS_START
#define MC_VM_CACHEABLE_DRAM_ADDRESS_START__ADDRESS_MASK 0x000fffffL

// MC_VM_CACHEABLE_DRAM_ADDRESS_END
#define MC_VM_CACHEABLE_DRAM_ADDRESS_END__ADDRESS_MASK 0x000fffffL

// MC_VM_APT_CNTL
#define MC_VM_APT_CNTL__FORCE_MTYPE_UC_MASK 0x00000001L
#define MC_VM_APT_CNTL__DIRECT_SYSTEM_EN_MASK 0x00000002L

// MC_VM_LOCAL_HBM_ADDRESS_START
#define MC_VM_LOCAL_HBM_ADDRESS_START__ADDRESS_MASK 0x000fffffL

// MC_VM_LOCAL_HBM_ADDRESS_END
#define MC_VM_LOCAL_HBM_ADDRESS_END__ADDRESS_MASK 0x000fffffL

// MC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL
#define MC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL__LOCK_MASK 0x00000001L

// MC_VM_FB_LOCATION_BASE
#define MC_VM_FB_LOCATION_BASE__FB_BASE_MASK 0x00ffffffL

// MC_VM_FB_LOCATION_TOP
#define MC_VM_FB_LOCATION_TOP__FB_TOP_MASK 0x00ffffffL

// MC_VM_AGP_TOP
#define MC_VM_AGP_TOP__AGP_TOP_MASK 0x00ffffffL

// MC_VM_AGP_BOT
#define MC_VM_AGP_BOT__AGP_BOT_MASK 0x00ffffffL

// MC_VM_AGP_BASE
#define MC_VM_AGP_BASE__AGP_BASE_MASK 0x00ffffffL

// MC_VM_SYSTEM_APERTURE_LOW_ADDR
#define MC_VM_SYSTEM_APERTURE_LOW_ADDR__LOGICAL_ADDR_MASK 0x3fffffffL

// MC_VM_SYSTEM_APERTURE_HIGH_ADDR
#define MC_VM_SYSTEM_APERTURE_HIGH_ADDR__LOGICAL_ADDR_MASK 0x3fffffffL

// MC_VM_MX_L1_TLB_CNTL
#define MC_VM_MX_L1_TLB_CNTL__ENABLE_L1_TLB_MASK 0x00000001L
#define MC_VM_MX_L1_TLB_CNTL__SYSTEM_ACCESS_MODE_MASK 0x00000018L
#define MC_VM_MX_L1_TLB_CNTL__SYSTEM_APERTURE_UNMAPPED_ACCESS_MASK 0x00000020L
#define MC_VM_MX_L1_TLB_CNTL__ENABLE_ADVANCED_DRIVER_MODEL_MASK 0x00000040L
#define MC_VM_MX_L1_TLB_CNTL__ECO_BITS_MASK 0x00000780L
#define MC_VM_MX_L1_TLB_CNTL__MTYPE_MASK 0x00001800L
#define MC_VM_MX_L1_TLB_CNTL__ATC_EN_MASK 0x00002000L

// GCEA_DRAM_RD_CLI2GRP_MAP0
#define GCEA_DRAM_RD_CLI2GRP_MAP0__CID0_GROUP_MASK 0x00000003L
#define GCEA_DRAM_RD_CLI2GRP_MAP0__CID1_GROUP_MASK 0x0000000cL
#define GCEA_DRAM_RD_CLI2GRP_MAP0__CID2_GROUP_MASK 0x00000030L
#define GCEA_DRAM_RD_CLI2GRP_MAP0__CID3_GROUP_MASK 0x000000c0L
#define GCEA_DRAM_RD_CLI2GRP_MAP0__CID4_GROUP_MASK 0x00000300L
#define GCEA_DRAM_RD_CLI2GRP_MAP0__CID5_GROUP_MASK 0x00000c00L
#define GCEA_DRAM_RD_CLI2GRP_MAP0__CID6_GROUP_MASK 0x00003000L
#define GCEA_DRAM_RD_CLI2GRP_MAP0__CID7_GROUP_MASK 0x0000c000L
#define GCEA_DRAM_RD_CLI2GRP_MAP0__CID8_GROUP_MASK 0x00030000L
#define GCEA_DRAM_RD_CLI2GRP_MAP0__CID9_GROUP_MASK 0x000c0000L
#define GCEA_DRAM_RD_CLI2GRP_MAP0__CID10_GROUP_MASK 0x00300000L
#define GCEA_DRAM_RD_CLI2GRP_MAP0__CID11_GROUP_MASK 0x00c00000L
#define GCEA_DRAM_RD_CLI2GRP_MAP0__CID12_GROUP_MASK 0x03000000L
#define GCEA_DRAM_RD_CLI2GRP_MAP0__CID13_GROUP_MASK 0x0c000000L
#define GCEA_DRAM_RD_CLI2GRP_MAP0__CID14_GROUP_MASK 0x30000000L
#define GCEA_DRAM_RD_CLI2GRP_MAP0__CID15_GROUP_MASK 0xc0000000L

// GCEA_DRAM_RD_CLI2GRP_MAP1
#define GCEA_DRAM_RD_CLI2GRP_MAP1__CID16_GROUP_MASK 0x00000003L
#define GCEA_DRAM_RD_CLI2GRP_MAP1__CID17_GROUP_MASK 0x0000000cL
#define GCEA_DRAM_RD_CLI2GRP_MAP1__CID18_GROUP_MASK 0x00000030L
#define GCEA_DRAM_RD_CLI2GRP_MAP1__CID19_GROUP_MASK 0x000000c0L
#define GCEA_DRAM_RD_CLI2GRP_MAP1__CID20_GROUP_MASK 0x00000300L
#define GCEA_DRAM_RD_CLI2GRP_MAP1__CID21_GROUP_MASK 0x00000c00L
#define GCEA_DRAM_RD_CLI2GRP_MAP1__CID22_GROUP_MASK 0x00003000L
#define GCEA_DRAM_RD_CLI2GRP_MAP1__CID23_GROUP_MASK 0x0000c000L
#define GCEA_DRAM_RD_CLI2GRP_MAP1__CID24_GROUP_MASK 0x00030000L
#define GCEA_DRAM_RD_CLI2GRP_MAP1__CID25_GROUP_MASK 0x000c0000L
#define GCEA_DRAM_RD_CLI2GRP_MAP1__CID26_GROUP_MASK 0x00300000L
#define GCEA_DRAM_RD_CLI2GRP_MAP1__CID27_GROUP_MASK 0x00c00000L
#define GCEA_DRAM_RD_CLI2GRP_MAP1__CID28_GROUP_MASK 0x03000000L
#define GCEA_DRAM_RD_CLI2GRP_MAP1__CID29_GROUP_MASK 0x0c000000L
#define GCEA_DRAM_RD_CLI2GRP_MAP1__CID30_GROUP_MASK 0x30000000L
#define GCEA_DRAM_RD_CLI2GRP_MAP1__CID31_GROUP_MASK 0xc0000000L

// GCEA_DRAM_WR_CLI2GRP_MAP0
#define GCEA_DRAM_WR_CLI2GRP_MAP0__CID0_GROUP_MASK 0x00000003L
#define GCEA_DRAM_WR_CLI2GRP_MAP0__CID1_GROUP_MASK 0x0000000cL
#define GCEA_DRAM_WR_CLI2GRP_MAP0__CID2_GROUP_MASK 0x00000030L
#define GCEA_DRAM_WR_CLI2GRP_MAP0__CID3_GROUP_MASK 0x000000c0L
#define GCEA_DRAM_WR_CLI2GRP_MAP0__CID4_GROUP_MASK 0x00000300L
#define GCEA_DRAM_WR_CLI2GRP_MAP0__CID5_GROUP_MASK 0x00000c00L
#define GCEA_DRAM_WR_CLI2GRP_MAP0__CID6_GROUP_MASK 0x00003000L
#define GCEA_DRAM_WR_CLI2GRP_MAP0__CID7_GROUP_MASK 0x0000c000L
#define GCEA_DRAM_WR_CLI2GRP_MAP0__CID8_GROUP_MASK 0x00030000L
#define GCEA_DRAM_WR_CLI2GRP_MAP0__CID9_GROUP_MASK 0x000c0000L
#define GCEA_DRAM_WR_CLI2GRP_MAP0__CID10_GROUP_MASK 0x00300000L
#define GCEA_DRAM_WR_CLI2GRP_MAP0__CID11_GROUP_MASK 0x00c00000L
#define GCEA_DRAM_WR_CLI2GRP_MAP0__CID12_GROUP_MASK 0x03000000L
#define GCEA_DRAM_WR_CLI2GRP_MAP0__CID13_GROUP_MASK 0x0c000000L
#define GCEA_DRAM_WR_CLI2GRP_MAP0__CID14_GROUP_MASK 0x30000000L
#define GCEA_DRAM_WR_CLI2GRP_MAP0__CID15_GROUP_MASK 0xc0000000L

// GCEA_DRAM_WR_CLI2GRP_MAP1
#define GCEA_DRAM_WR_CLI2GRP_MAP1__CID16_GROUP_MASK 0x00000003L
#define GCEA_DRAM_WR_CLI2GRP_MAP1__CID17_GROUP_MASK 0x0000000cL
#define GCEA_DRAM_WR_CLI2GRP_MAP1__CID18_GROUP_MASK 0x00000030L
#define GCEA_DRAM_WR_CLI2GRP_MAP1__CID19_GROUP_MASK 0x000000c0L
#define GCEA_DRAM_WR_CLI2GRP_MAP1__CID20_GROUP_MASK 0x00000300L
#define GCEA_DRAM_WR_CLI2GRP_MAP1__CID21_GROUP_MASK 0x00000c00L
#define GCEA_DRAM_WR_CLI2GRP_MAP1__CID22_GROUP_MASK 0x00003000L
#define GCEA_DRAM_WR_CLI2GRP_MAP1__CID23_GROUP_MASK 0x0000c000L
#define GCEA_DRAM_WR_CLI2GRP_MAP1__CID24_GROUP_MASK 0x00030000L
#define GCEA_DRAM_WR_CLI2GRP_MAP1__CID25_GROUP_MASK 0x000c0000L
#define GCEA_DRAM_WR_CLI2GRP_MAP1__CID26_GROUP_MASK 0x00300000L
#define GCEA_DRAM_WR_CLI2GRP_MAP1__CID27_GROUP_MASK 0x00c00000L
#define GCEA_DRAM_WR_CLI2GRP_MAP1__CID28_GROUP_MASK 0x03000000L
#define GCEA_DRAM_WR_CLI2GRP_MAP1__CID29_GROUP_MASK 0x0c000000L
#define GCEA_DRAM_WR_CLI2GRP_MAP1__CID30_GROUP_MASK 0x30000000L
#define GCEA_DRAM_WR_CLI2GRP_MAP1__CID31_GROUP_MASK 0xc0000000L

// GCEA_DRAM_RD_GRP2VC_MAP
#define GCEA_DRAM_RD_GRP2VC_MAP__GROUP0_VC_MASK 0x00000007L
#define GCEA_DRAM_RD_GRP2VC_MAP__GROUP1_VC_MASK 0x00000038L
#define GCEA_DRAM_RD_GRP2VC_MAP__GROUP2_VC_MASK 0x000001c0L
#define GCEA_DRAM_RD_GRP2VC_MAP__GROUP3_VC_MASK 0x00000e00L

// GCEA_DRAM_WR_GRP2VC_MAP
#define GCEA_DRAM_WR_GRP2VC_MAP__GROUP0_VC_MASK 0x00000007L
#define GCEA_DRAM_WR_GRP2VC_MAP__GROUP1_VC_MASK 0x00000038L
#define GCEA_DRAM_WR_GRP2VC_MAP__GROUP2_VC_MASK 0x000001c0L
#define GCEA_DRAM_WR_GRP2VC_MAP__GROUP3_VC_MASK 0x00000e00L

// GCEA_DRAM_RD_LAZY
#define GCEA_DRAM_RD_LAZY__GROUP0_DELAY_MASK 0x00000007L
#define GCEA_DRAM_RD_LAZY__GROUP1_DELAY_MASK 0x00000038L
#define GCEA_DRAM_RD_LAZY__GROUP2_DELAY_MASK 0x000001c0L
#define GCEA_DRAM_RD_LAZY__GROUP3_DELAY_MASK 0x00000e00L

// GCEA_DRAM_WR_LAZY
#define GCEA_DRAM_WR_LAZY__GROUP0_DELAY_MASK 0x00000007L
#define GCEA_DRAM_WR_LAZY__GROUP1_DELAY_MASK 0x00000038L
#define GCEA_DRAM_WR_LAZY__GROUP2_DELAY_MASK 0x000001c0L
#define GCEA_DRAM_WR_LAZY__GROUP3_DELAY_MASK 0x00000e00L

// GCEA_DRAM_RD_CAM_CNTL
#define GCEA_DRAM_RD_CAM_CNTL__DEPTH_GROUP0_MASK 0x0000000fL
#define GCEA_DRAM_RD_CAM_CNTL__DEPTH_GROUP1_MASK 0x000000f0L
#define GCEA_DRAM_RD_CAM_CNTL__DEPTH_GROUP2_MASK 0x00000f00L
#define GCEA_DRAM_RD_CAM_CNTL__DEPTH_GROUP3_MASK 0x0000f000L
#define GCEA_DRAM_RD_CAM_CNTL__REORDER_LIMIT_GROUP0_MASK 0x00070000L
#define GCEA_DRAM_RD_CAM_CNTL__REORDER_LIMIT_GROUP1_MASK 0x00380000L
#define GCEA_DRAM_RD_CAM_CNTL__REORDER_LIMIT_GROUP2_MASK 0x01c00000L
#define GCEA_DRAM_RD_CAM_CNTL__REORDER_LIMIT_GROUP3_MASK 0x0e000000L

// GCEA_DRAM_WR_CAM_CNTL
#define GCEA_DRAM_WR_CAM_CNTL__DEPTH_GROUP0_MASK 0x0000000fL
#define GCEA_DRAM_WR_CAM_CNTL__DEPTH_GROUP1_MASK 0x000000f0L
#define GCEA_DRAM_WR_CAM_CNTL__DEPTH_GROUP2_MASK 0x00000f00L
#define GCEA_DRAM_WR_CAM_CNTL__DEPTH_GROUP3_MASK 0x0000f000L
#define GCEA_DRAM_WR_CAM_CNTL__REORDER_LIMIT_GROUP0_MASK 0x00070000L
#define GCEA_DRAM_WR_CAM_CNTL__REORDER_LIMIT_GROUP1_MASK 0x00380000L
#define GCEA_DRAM_WR_CAM_CNTL__REORDER_LIMIT_GROUP2_MASK 0x01c00000L
#define GCEA_DRAM_WR_CAM_CNTL__REORDER_LIMIT_GROUP3_MASK 0x0e000000L

// GCEA_DRAM_PAGE_BURST
#define GCEA_DRAM_PAGE_BURST__RD_LIMIT_LO_MASK 0x000000ffL
#define GCEA_DRAM_PAGE_BURST__RD_LIMIT_HI_MASK 0x0000ff00L
#define GCEA_DRAM_PAGE_BURST__WR_LIMIT_LO_MASK 0x00ff0000L
#define GCEA_DRAM_PAGE_BURST__WR_LIMIT_HI_MASK 0xff000000L

// GCEA_DRAM_RD_PRI_AGE
#define GCEA_DRAM_RD_PRI_AGE__GROUP0_AGING_RATE_MASK 0x00000007L
#define GCEA_DRAM_RD_PRI_AGE__GROUP1_AGING_RATE_MASK 0x00000038L
#define GCEA_DRAM_RD_PRI_AGE__GROUP2_AGING_RATE_MASK 0x000001c0L
#define GCEA_DRAM_RD_PRI_AGE__GROUP3_AGING_RATE_MASK 0x00000e00L
#define GCEA_DRAM_RD_PRI_AGE__GROUP0_AGE_COEFFICIENT_MASK 0x00007000L
#define GCEA_DRAM_RD_PRI_AGE__GROUP1_AGE_COEFFICIENT_MASK 0x00038000L
#define GCEA_DRAM_RD_PRI_AGE__GROUP2_AGE_COEFFICIENT_MASK 0x001c0000L
#define GCEA_DRAM_RD_PRI_AGE__GROUP3_AGE_COEFFICIENT_MASK 0x00e00000L

// GCEA_DRAM_WR_PRI_AGE
#define GCEA_DRAM_WR_PRI_AGE__GROUP0_AGING_RATE_MASK 0x00000007L
#define GCEA_DRAM_WR_PRI_AGE__GROUP1_AGING_RATE_MASK 0x00000038L
#define GCEA_DRAM_WR_PRI_AGE__GROUP2_AGING_RATE_MASK 0x000001c0L
#define GCEA_DRAM_WR_PRI_AGE__GROUP3_AGING_RATE_MASK 0x00000e00L
#define GCEA_DRAM_WR_PRI_AGE__GROUP0_AGE_COEFFICIENT_MASK 0x00007000L
#define GCEA_DRAM_WR_PRI_AGE__GROUP1_AGE_COEFFICIENT_MASK 0x00038000L
#define GCEA_DRAM_WR_PRI_AGE__GROUP2_AGE_COEFFICIENT_MASK 0x001c0000L
#define GCEA_DRAM_WR_PRI_AGE__GROUP3_AGE_COEFFICIENT_MASK 0x00e00000L

// GCEA_DRAM_RD_PRI_QUEUING
#define GCEA_DRAM_RD_PRI_QUEUING__GROUP0_QUEUING_COEFFICIENT_MASK 0x00000007L
#define GCEA_DRAM_RD_PRI_QUEUING__GROUP1_QUEUING_COEFFICIENT_MASK 0x00000038L
#define GCEA_DRAM_RD_PRI_QUEUING__GROUP2_QUEUING_COEFFICIENT_MASK 0x000001c0L
#define GCEA_DRAM_RD_PRI_QUEUING__GROUP3_QUEUING_COEFFICIENT_MASK 0x00000e00L

// GCEA_DRAM_WR_PRI_QUEUING
#define GCEA_DRAM_WR_PRI_QUEUING__GROUP0_QUEUING_COEFFICIENT_MASK 0x00000007L
#define GCEA_DRAM_WR_PRI_QUEUING__GROUP1_QUEUING_COEFFICIENT_MASK 0x00000038L
#define GCEA_DRAM_WR_PRI_QUEUING__GROUP2_QUEUING_COEFFICIENT_MASK 0x000001c0L
#define GCEA_DRAM_WR_PRI_QUEUING__GROUP3_QUEUING_COEFFICIENT_MASK 0x00000e00L

// GCEA_DRAM_RD_PRI_FIXED
#define GCEA_DRAM_RD_PRI_FIXED__GROUP0_FIXED_COEFFICIENT_MASK 0x00000007L
#define GCEA_DRAM_RD_PRI_FIXED__GROUP1_FIXED_COEFFICIENT_MASK 0x00000038L
#define GCEA_DRAM_RD_PRI_FIXED__GROUP2_FIXED_COEFFICIENT_MASK 0x000001c0L
#define GCEA_DRAM_RD_PRI_FIXED__GROUP3_FIXED_COEFFICIENT_MASK 0x00000e00L

// GCEA_DRAM_WR_PRI_FIXED
#define GCEA_DRAM_WR_PRI_FIXED__GROUP0_FIXED_COEFFICIENT_MASK 0x00000007L
#define GCEA_DRAM_WR_PRI_FIXED__GROUP1_FIXED_COEFFICIENT_MASK 0x00000038L
#define GCEA_DRAM_WR_PRI_FIXED__GROUP2_FIXED_COEFFICIENT_MASK 0x000001c0L
#define GCEA_DRAM_WR_PRI_FIXED__GROUP3_FIXED_COEFFICIENT_MASK 0x00000e00L

// GCEA_DRAM_RD_PRI_URGENCY
#define GCEA_DRAM_RD_PRI_URGENCY__GROUP0_URGENCY_COEFFICIENT_MASK 0x00000007L
#define GCEA_DRAM_RD_PRI_URGENCY__GROUP1_URGENCY_COEFFICIENT_MASK 0x00000038L
#define GCEA_DRAM_RD_PRI_URGENCY__GROUP2_URGENCY_COEFFICIENT_MASK 0x000001c0L
#define GCEA_DRAM_RD_PRI_URGENCY__GROUP3_URGENCY_COEFFICIENT_MASK 0x00000e00L
#define GCEA_DRAM_RD_PRI_URGENCY__GROUP0_URGENCY_MODE_MASK 0x00001000L
#define GCEA_DRAM_RD_PRI_URGENCY__GROUP1_URGENCY_MODE_MASK 0x00002000L
#define GCEA_DRAM_RD_PRI_URGENCY__GROUP2_URGENCY_MODE_MASK 0x00004000L
#define GCEA_DRAM_RD_PRI_URGENCY__GROUP3_URGENCY_MODE_MASK 0x00008000L

// GCEA_DRAM_WR_PRI_URGENCY
#define GCEA_DRAM_WR_PRI_URGENCY__GROUP0_URGENCY_COEFFICIENT_MASK 0x00000007L
#define GCEA_DRAM_WR_PRI_URGENCY__GROUP1_URGENCY_COEFFICIENT_MASK 0x00000038L
#define GCEA_DRAM_WR_PRI_URGENCY__GROUP2_URGENCY_COEFFICIENT_MASK 0x000001c0L
#define GCEA_DRAM_WR_PRI_URGENCY__GROUP3_URGENCY_COEFFICIENT_MASK 0x00000e00L
#define GCEA_DRAM_WR_PRI_URGENCY__GROUP0_URGENCY_MODE_MASK 0x00001000L
#define GCEA_DRAM_WR_PRI_URGENCY__GROUP1_URGENCY_MODE_MASK 0x00002000L
#define GCEA_DRAM_WR_PRI_URGENCY__GROUP2_URGENCY_MODE_MASK 0x00004000L
#define GCEA_DRAM_WR_PRI_URGENCY__GROUP3_URGENCY_MODE_MASK 0x00008000L

// GCEA_DRAM_RD_PRI_QUANT_PRI1
#define GCEA_DRAM_RD_PRI_QUANT_PRI1__GROUP0_THRESHOLD_MASK 0x000000ffL
#define GCEA_DRAM_RD_PRI_QUANT_PRI1__GROUP1_THRESHOLD_MASK 0x0000ff00L
#define GCEA_DRAM_RD_PRI_QUANT_PRI1__GROUP2_THRESHOLD_MASK 0x00ff0000L
#define GCEA_DRAM_RD_PRI_QUANT_PRI1__GROUP3_THRESHOLD_MASK 0xff000000L

// GCEA_DRAM_RD_PRI_QUANT_PRI2
#define GCEA_DRAM_RD_PRI_QUANT_PRI2__GROUP0_THRESHOLD_MASK 0x000000ffL
#define GCEA_DRAM_RD_PRI_QUANT_PRI2__GROUP1_THRESHOLD_MASK 0x0000ff00L
#define GCEA_DRAM_RD_PRI_QUANT_PRI2__GROUP2_THRESHOLD_MASK 0x00ff0000L
#define GCEA_DRAM_RD_PRI_QUANT_PRI2__GROUP3_THRESHOLD_MASK 0xff000000L

// GCEA_DRAM_RD_PRI_QUANT_PRI3
#define GCEA_DRAM_RD_PRI_QUANT_PRI3__GROUP0_THRESHOLD_MASK 0x000000ffL
#define GCEA_DRAM_RD_PRI_QUANT_PRI3__GROUP1_THRESHOLD_MASK 0x0000ff00L
#define GCEA_DRAM_RD_PRI_QUANT_PRI3__GROUP2_THRESHOLD_MASK 0x00ff0000L
#define GCEA_DRAM_RD_PRI_QUANT_PRI3__GROUP3_THRESHOLD_MASK 0xff000000L

// GCEA_DRAM_WR_PRI_QUANT_PRI1
#define GCEA_DRAM_WR_PRI_QUANT_PRI1__GROUP0_THRESHOLD_MASK 0x000000ffL
#define GCEA_DRAM_WR_PRI_QUANT_PRI1__GROUP1_THRESHOLD_MASK 0x0000ff00L
#define GCEA_DRAM_WR_PRI_QUANT_PRI1__GROUP2_THRESHOLD_MASK 0x00ff0000L
#define GCEA_DRAM_WR_PRI_QUANT_PRI1__GROUP3_THRESHOLD_MASK 0xff000000L

// GCEA_DRAM_WR_PRI_QUANT_PRI2
#define GCEA_DRAM_WR_PRI_QUANT_PRI2__GROUP0_THRESHOLD_MASK 0x000000ffL
#define GCEA_DRAM_WR_PRI_QUANT_PRI2__GROUP1_THRESHOLD_MASK 0x0000ff00L
#define GCEA_DRAM_WR_PRI_QUANT_PRI2__GROUP2_THRESHOLD_MASK 0x00ff0000L
#define GCEA_DRAM_WR_PRI_QUANT_PRI2__GROUP3_THRESHOLD_MASK 0xff000000L

// GCEA_DRAM_WR_PRI_QUANT_PRI3
#define GCEA_DRAM_WR_PRI_QUANT_PRI3__GROUP0_THRESHOLD_MASK 0x000000ffL
#define GCEA_DRAM_WR_PRI_QUANT_PRI3__GROUP1_THRESHOLD_MASK 0x0000ff00L
#define GCEA_DRAM_WR_PRI_QUANT_PRI3__GROUP2_THRESHOLD_MASK 0x00ff0000L
#define GCEA_DRAM_WR_PRI_QUANT_PRI3__GROUP3_THRESHOLD_MASK 0xff000000L

// GCEA_ADDRNORM_BASE_ADDR0
#define GCEA_ADDRNORM_BASE_ADDR0__ADDR_RNG_VAL_MASK 0x00000001L
#define GCEA_ADDRNORM_BASE_ADDR0__LGCY_MMIO_HOLE_EN_MASK 0x00000002L
#define GCEA_ADDRNORM_BASE_ADDR0__INTLV_NUM_CHAN_MASK 0x000000f0L
#define GCEA_ADDRNORM_BASE_ADDR0__INTLV_ADDR_SEL_MASK 0x00000700L
#define GCEA_ADDRNORM_BASE_ADDR0__BASE_ADDR_MASK 0xfffff000L

// GCEA_ADDRNORM_LIMIT_ADDR0
#define GCEA_ADDRNORM_LIMIT_ADDR0__DST_FABRIC_ID_MASK 0x0000000fL
#define GCEA_ADDRNORM_LIMIT_ADDR0__INTLV_NUM_SOCKETS_MASK 0x00000100L
#define GCEA_ADDRNORM_LIMIT_ADDR0__INTLV_NUM_DIES_MASK 0x00000c00L
#define GCEA_ADDRNORM_LIMIT_ADDR0__LIMIT_ADDR_MASK 0xfffff000L

// GCEA_ADDRNORM_BASE_ADDR1
#define GCEA_ADDRNORM_BASE_ADDR1__ADDR_RNG_VAL_MASK 0x00000001L
#define GCEA_ADDRNORM_BASE_ADDR1__LGCY_MMIO_HOLE_EN_MASK 0x00000002L
#define GCEA_ADDRNORM_BASE_ADDR1__INTLV_NUM_CHAN_MASK 0x000000f0L
#define GCEA_ADDRNORM_BASE_ADDR1__INTLV_ADDR_SEL_MASK 0x00000700L
#define GCEA_ADDRNORM_BASE_ADDR1__BASE_ADDR_MASK 0xfffff000L

// GCEA_ADDRNORM_LIMIT_ADDR1
#define GCEA_ADDRNORM_LIMIT_ADDR1__DST_FABRIC_ID_MASK 0x0000000fL
#define GCEA_ADDRNORM_LIMIT_ADDR1__INTLV_NUM_SOCKETS_MASK 0x00000100L
#define GCEA_ADDRNORM_LIMIT_ADDR1__INTLV_NUM_DIES_MASK 0x00000c00L
#define GCEA_ADDRNORM_LIMIT_ADDR1__LIMIT_ADDR_MASK 0xfffff000L

// GCEA_ADDRNORM_OFFSET_ADDR1
#define GCEA_ADDRNORM_OFFSET_ADDR1__HI_ADDR_OFFSET_EN_MASK 0x00000001L
#define GCEA_ADDRNORM_OFFSET_ADDR1__HI_ADDR_OFFSET_MASK 0xfff00000L

// GCEA_ADDRNORM_HOLE_CNTL
#define GCEA_ADDRNORM_HOLE_CNTL__DRAM_HOLE_VALID_MASK 0x00000001L
#define GCEA_ADDRNORM_HOLE_CNTL__DRAM_HOLE_OFFSET_MASK 0x0000ff80L

// GCEA_ADDRDEC_BANK_CFG
#define GCEA_ADDRDEC_BANK_CFG__BANK_MASK_DRAM_MASK 0x0000001fL
#define GCEA_ADDRDEC_BANK_CFG__BANK_MASK_GMI_MASK 0x000003e0L
#define GCEA_ADDRDEC_BANK_CFG__BANKGROUP_SEL_DRAM_MASK 0x00001c00L
#define GCEA_ADDRDEC_BANK_CFG__BANKGROUP_SEL_GMI_MASK 0x0000e000L
#define GCEA_ADDRDEC_BANK_CFG__BANKGROUP_INTERLEAVE_DRAM_MASK 0x00010000L
#define GCEA_ADDRDEC_BANK_CFG__BANKGROUP_INTERLEAVE_GMI_MASK 0x00020000L

// GCEA_ADDRDEC_MISC_CFG
#define GCEA_ADDRDEC_MISC_CFG__VCM_EN0_MASK 0x00000001L
#define GCEA_ADDRDEC_MISC_CFG__VCM_EN1_MASK 0x00000002L
#define GCEA_ADDRDEC_MISC_CFG__VCM_EN2_MASK 0x00000004L
#define GCEA_ADDRDEC_MISC_CFG__VCM_EN3_MASK 0x00000008L
#define GCEA_ADDRDEC_MISC_CFG__VCM_EN4_MASK 0x00000010L
#define GCEA_ADDRDEC_MISC_CFG__PCH_MASK_DRAM_MASK 0x00000100L
#define GCEA_ADDRDEC_MISC_CFG__PCH_MASK_GMI_MASK 0x00000200L
#define GCEA_ADDRDEC_MISC_CFG__CH_MASK_DRAM_MASK 0x0000f000L
#define GCEA_ADDRDEC_MISC_CFG__CH_MASK_GMI_MASK 0x000f0000L
#define GCEA_ADDRDEC_MISC_CFG__CS_MASK_DRAM_MASK 0x00300000L
#define GCEA_ADDRDEC_MISC_CFG__CS_MASK_GMI_MASK 0x00c00000L
#define GCEA_ADDRDEC_MISC_CFG__RM_MASK_DRAM_MASK 0x07000000L
#define GCEA_ADDRDEC_MISC_CFG__RM_MASK_GMI_MASK 0x38000000L

// GCEA_ADDRDECDRAM_ADDR_HASH_BANK0
#define GCEA_ADDRDECDRAM_ADDR_HASH_BANK0__XOR_ENABLE_MASK 0x00000001L
#define GCEA_ADDRDECDRAM_ADDR_HASH_BANK0__COL_XOR_MASK 0x00003ffeL
#define GCEA_ADDRDECDRAM_ADDR_HASH_BANK0__ROW_XOR_MASK 0xffffc000L

// GCEA_ADDRDECDRAM_ADDR_HASH_BANK1
#define GCEA_ADDRDECDRAM_ADDR_HASH_BANK1__XOR_ENABLE_MASK 0x00000001L
#define GCEA_ADDRDECDRAM_ADDR_HASH_BANK1__COL_XOR_MASK 0x00003ffeL
#define GCEA_ADDRDECDRAM_ADDR_HASH_BANK1__ROW_XOR_MASK 0xffffc000L

// GCEA_ADDRDECDRAM_ADDR_HASH_BANK2
#define GCEA_ADDRDECDRAM_ADDR_HASH_BANK2__XOR_ENABLE_MASK 0x00000001L
#define GCEA_ADDRDECDRAM_ADDR_HASH_BANK2__COL_XOR_MASK 0x00003ffeL
#define GCEA_ADDRDECDRAM_ADDR_HASH_BANK2__ROW_XOR_MASK 0xffffc000L

// GCEA_ADDRDECDRAM_ADDR_HASH_BANK3
#define GCEA_ADDRDECDRAM_ADDR_HASH_BANK3__XOR_ENABLE_MASK 0x00000001L
#define GCEA_ADDRDECDRAM_ADDR_HASH_BANK3__COL_XOR_MASK 0x00003ffeL
#define GCEA_ADDRDECDRAM_ADDR_HASH_BANK3__ROW_XOR_MASK 0xffffc000L

// GCEA_ADDRDECDRAM_ADDR_HASH_BANK4
#define GCEA_ADDRDECDRAM_ADDR_HASH_BANK4__XOR_ENABLE_MASK 0x00000001L
#define GCEA_ADDRDECDRAM_ADDR_HASH_BANK4__COL_XOR_MASK 0x00003ffeL
#define GCEA_ADDRDECDRAM_ADDR_HASH_BANK4__ROW_XOR_MASK 0xffffc000L

// GCEA_ADDRDECDRAM_ADDR_HASH_PC
#define GCEA_ADDRDECDRAM_ADDR_HASH_PC__XOR_ENABLE_MASK 0x00000001L
#define GCEA_ADDRDECDRAM_ADDR_HASH_PC__COL_XOR_MASK 0x00003ffeL
#define GCEA_ADDRDECDRAM_ADDR_HASH_PC__ROW_XOR_MASK 0xffffc000L

// GCEA_ADDRDECDRAM_ADDR_HASH_PC2
#define GCEA_ADDRDECDRAM_ADDR_HASH_PC2__BANK_XOR_MASK 0x0000001fL

// GCEA_ADDRDECDRAM_ADDR_HASH_CS0
#define GCEA_ADDRDECDRAM_ADDR_HASH_CS0__XOR_ENABLE_MASK 0x00000001L
#define GCEA_ADDRDECDRAM_ADDR_HASH_CS0__NA_XOR_MASK 0xfffffffeL

// GCEA_ADDRDECDRAM_ADDR_HASH_CS1
#define GCEA_ADDRDECDRAM_ADDR_HASH_CS1__XOR_ENABLE_MASK 0x00000001L
#define GCEA_ADDRDECDRAM_ADDR_HASH_CS1__NA_XOR_MASK 0xfffffffeL

// GCEA_ADDRDECDRAM_HARVEST_ENABLE
#define GCEA_ADDRDECDRAM_HARVEST_ENABLE__FORCE_B3_EN_MASK 0x00000001L
#define GCEA_ADDRDECDRAM_HARVEST_ENABLE__FORCE_B3_VAL_MASK 0x00000002L
#define GCEA_ADDRDECDRAM_HARVEST_ENABLE__FORCE_B4_EN_MASK 0x00000004L
#define GCEA_ADDRDECDRAM_HARVEST_ENABLE__FORCE_B4_VAL_MASK 0x00000008L

// GCEA_ADDRDEC0_BASE_ADDR_CS0
#define GCEA_ADDRDEC0_BASE_ADDR_CS0__CS_ENABLE_MASK 0x00000001L
#define GCEA_ADDRDEC0_BASE_ADDR_CS0__BASE_ADDR_MASK 0xfffffffeL

// GCEA_ADDRDEC0_BASE_ADDR_CS1
#define GCEA_ADDRDEC0_BASE_ADDR_CS1__CS_ENABLE_MASK 0x00000001L
#define GCEA_ADDRDEC0_BASE_ADDR_CS1__BASE_ADDR_MASK 0xfffffffeL

// GCEA_ADDRDEC0_BASE_ADDR_CS2
#define GCEA_ADDRDEC0_BASE_ADDR_CS2__CS_ENABLE_MASK 0x00000001L
#define GCEA_ADDRDEC0_BASE_ADDR_CS2__BASE_ADDR_MASK 0xfffffffeL

// GCEA_ADDRDEC0_BASE_ADDR_CS3
#define GCEA_ADDRDEC0_BASE_ADDR_CS3__CS_ENABLE_MASK 0x00000001L
#define GCEA_ADDRDEC0_BASE_ADDR_CS3__BASE_ADDR_MASK 0xfffffffeL

// GCEA_ADDRDEC0_BASE_ADDR_SECCS0
#define GCEA_ADDRDEC0_BASE_ADDR_SECCS0__CS_ENABLE_MASK 0x00000001L
#define GCEA_ADDRDEC0_BASE_ADDR_SECCS0__BASE_ADDR_MASK 0xfffffffeL

// GCEA_ADDRDEC0_BASE_ADDR_SECCS1
#define GCEA_ADDRDEC0_BASE_ADDR_SECCS1__CS_ENABLE_MASK 0x00000001L
#define GCEA_ADDRDEC0_BASE_ADDR_SECCS1__BASE_ADDR_MASK 0xfffffffeL

// GCEA_ADDRDEC0_BASE_ADDR_SECCS2
#define GCEA_ADDRDEC0_BASE_ADDR_SECCS2__CS_ENABLE_MASK 0x00000001L
#define GCEA_ADDRDEC0_BASE_ADDR_SECCS2__BASE_ADDR_MASK 0xfffffffeL

// GCEA_ADDRDEC0_BASE_ADDR_SECCS3
#define GCEA_ADDRDEC0_BASE_ADDR_SECCS3__CS_ENABLE_MASK 0x00000001L
#define GCEA_ADDRDEC0_BASE_ADDR_SECCS3__BASE_ADDR_MASK 0xfffffffeL

// GCEA_ADDRDEC0_ADDR_MASK_CS01
#define GCEA_ADDRDEC0_ADDR_MASK_CS01__ADDR_MASK_MASK 0xfffffffeL

// GCEA_ADDRDEC0_ADDR_MASK_CS23
#define GCEA_ADDRDEC0_ADDR_MASK_CS23__ADDR_MASK_MASK 0xfffffffeL

// GCEA_ADDRDEC0_ADDR_MASK_SECCS01
#define GCEA_ADDRDEC0_ADDR_MASK_SECCS01__ADDR_MASK_MASK 0xfffffffeL

// GCEA_ADDRDEC0_ADDR_MASK_SECCS23
#define GCEA_ADDRDEC0_ADDR_MASK_SECCS23__ADDR_MASK_MASK 0xfffffffeL

// GCEA_ADDRDEC0_ADDR_CFG_CS01
#define GCEA_ADDRDEC0_ADDR_CFG_CS01__NUM_BANK_GROUPS_MASK 0x0000000cL
#define GCEA_ADDRDEC0_ADDR_CFG_CS01__NUM_RM_MASK 0x00000030L
#define GCEA_ADDRDEC0_ADDR_CFG_CS01__NUM_ROW_LO_MASK 0x00000f00L
#define GCEA_ADDRDEC0_ADDR_CFG_CS01__NUM_ROW_HI_MASK 0x0000f000L
#define GCEA_ADDRDEC0_ADDR_CFG_CS01__NUM_COL_MASK 0x000f0000L
#define GCEA_ADDRDEC0_ADDR_CFG_CS01__NUM_BANKS_MASK 0x00300000L

// GCEA_ADDRDEC0_ADDR_CFG_CS23
#define GCEA_ADDRDEC0_ADDR_CFG_CS23__NUM_BANK_GROUPS_MASK 0x0000000cL
#define GCEA_ADDRDEC0_ADDR_CFG_CS23__NUM_RM_MASK 0x00000030L
#define GCEA_ADDRDEC0_ADDR_CFG_CS23__NUM_ROW_LO_MASK 0x00000f00L
#define GCEA_ADDRDEC0_ADDR_CFG_CS23__NUM_ROW_HI_MASK 0x0000f000L
#define GCEA_ADDRDEC0_ADDR_CFG_CS23__NUM_COL_MASK 0x000f0000L
#define GCEA_ADDRDEC0_ADDR_CFG_CS23__NUM_BANKS_MASK 0x00300000L

// GCEA_ADDRDEC0_ADDR_SEL_CS01
#define GCEA_ADDRDEC0_ADDR_SEL_CS01__BANK0_MASK 0x0000000fL
#define GCEA_ADDRDEC0_ADDR_SEL_CS01__BANK1_MASK 0x000000f0L
#define GCEA_ADDRDEC0_ADDR_SEL_CS01__BANK2_MASK 0x00000f00L
#define GCEA_ADDRDEC0_ADDR_SEL_CS01__BANK3_MASK 0x0000f000L
#define GCEA_ADDRDEC0_ADDR_SEL_CS01__BANK4_MASK 0x000f0000L
#define GCEA_ADDRDEC0_ADDR_SEL_CS01__ROW_LO_MASK 0x0f000000L
#define GCEA_ADDRDEC0_ADDR_SEL_CS01__ROW_HI_MASK 0xf0000000L

// GCEA_ADDRDEC0_ADDR_SEL_CS23
#define GCEA_ADDRDEC0_ADDR_SEL_CS23__BANK0_MASK 0x0000000fL
#define GCEA_ADDRDEC0_ADDR_SEL_CS23__BANK1_MASK 0x000000f0L
#define GCEA_ADDRDEC0_ADDR_SEL_CS23__BANK2_MASK 0x00000f00L
#define GCEA_ADDRDEC0_ADDR_SEL_CS23__BANK3_MASK 0x0000f000L
#define GCEA_ADDRDEC0_ADDR_SEL_CS23__BANK4_MASK 0x000f0000L
#define GCEA_ADDRDEC0_ADDR_SEL_CS23__ROW_LO_MASK 0x0f000000L
#define GCEA_ADDRDEC0_ADDR_SEL_CS23__ROW_HI_MASK 0xf0000000L

// GCEA_ADDRDEC0_COL_SEL_LO_CS01
#define GCEA_ADDRDEC0_COL_SEL_LO_CS01__COL0_MASK 0x0000000fL
#define GCEA_ADDRDEC0_COL_SEL_LO_CS01__COL1_MASK 0x000000f0L
#define GCEA_ADDRDEC0_COL_SEL_LO_CS01__COL2_MASK 0x00000f00L
#define GCEA_ADDRDEC0_COL_SEL_LO_CS01__COL3_MASK 0x0000f000L
#define GCEA_ADDRDEC0_COL_SEL_LO_CS01__COL4_MASK 0x000f0000L
#define GCEA_ADDRDEC0_COL_SEL_LO_CS01__COL5_MASK 0x00f00000L
#define GCEA_ADDRDEC0_COL_SEL_LO_CS01__COL6_MASK 0x0f000000L
#define GCEA_ADDRDEC0_COL_SEL_LO_CS01__COL7_MASK 0xf0000000L

// GCEA_ADDRDEC0_COL_SEL_LO_CS23
#define GCEA_ADDRDEC0_COL_SEL_LO_CS23__COL0_MASK 0x0000000fL
#define GCEA_ADDRDEC0_COL_SEL_LO_CS23__COL1_MASK 0x000000f0L
#define GCEA_ADDRDEC0_COL_SEL_LO_CS23__COL2_MASK 0x00000f00L
#define GCEA_ADDRDEC0_COL_SEL_LO_CS23__COL3_MASK 0x0000f000L
#define GCEA_ADDRDEC0_COL_SEL_LO_CS23__COL4_MASK 0x000f0000L
#define GCEA_ADDRDEC0_COL_SEL_LO_CS23__COL5_MASK 0x00f00000L
#define GCEA_ADDRDEC0_COL_SEL_LO_CS23__COL6_MASK 0x0f000000L
#define GCEA_ADDRDEC0_COL_SEL_LO_CS23__COL7_MASK 0xf0000000L

// GCEA_ADDRDEC0_COL_SEL_HI_CS01
#define GCEA_ADDRDEC0_COL_SEL_HI_CS01__COL8_MASK 0x0000000fL
#define GCEA_ADDRDEC0_COL_SEL_HI_CS01__COL9_MASK 0x000000f0L
#define GCEA_ADDRDEC0_COL_SEL_HI_CS01__COL10_MASK 0x00000f00L
#define GCEA_ADDRDEC0_COL_SEL_HI_CS01__COL11_MASK 0x0000f000L
#define GCEA_ADDRDEC0_COL_SEL_HI_CS01__COL12_MASK 0x000f0000L
#define GCEA_ADDRDEC0_COL_SEL_HI_CS01__COL13_MASK 0x00f00000L
#define GCEA_ADDRDEC0_COL_SEL_HI_CS01__COL14_MASK 0x0f000000L
#define GCEA_ADDRDEC0_COL_SEL_HI_CS01__COL15_MASK 0xf0000000L

// GCEA_ADDRDEC0_COL_SEL_HI_CS23
#define GCEA_ADDRDEC0_COL_SEL_HI_CS23__COL8_MASK 0x0000000fL
#define GCEA_ADDRDEC0_COL_SEL_HI_CS23__COL9_MASK 0x000000f0L
#define GCEA_ADDRDEC0_COL_SEL_HI_CS23__COL10_MASK 0x00000f00L
#define GCEA_ADDRDEC0_COL_SEL_HI_CS23__COL11_MASK 0x0000f000L
#define GCEA_ADDRDEC0_COL_SEL_HI_CS23__COL12_MASK 0x000f0000L
#define GCEA_ADDRDEC0_COL_SEL_HI_CS23__COL13_MASK 0x00f00000L
#define GCEA_ADDRDEC0_COL_SEL_HI_CS23__COL14_MASK 0x0f000000L
#define GCEA_ADDRDEC0_COL_SEL_HI_CS23__COL15_MASK 0xf0000000L

// GCEA_ADDRDEC0_RM_SEL_CS01
#define GCEA_ADDRDEC0_RM_SEL_CS01__RM0_MASK 0x0000000fL
#define GCEA_ADDRDEC0_RM_SEL_CS01__RM1_MASK 0x000000f0L
#define GCEA_ADDRDEC0_RM_SEL_CS01__RM2_MASK 0x00000f00L
#define GCEA_ADDRDEC0_RM_SEL_CS01__CHAN_BIT_MASK 0x0000f000L
#define GCEA_ADDRDEC0_RM_SEL_CS01__INVERT_ROW_MSBS_EVEN_MASK 0x00030000L
#define GCEA_ADDRDEC0_RM_SEL_CS01__INVERT_ROW_MSBS_ODD_MASK 0x000c0000L

// GCEA_ADDRDEC0_RM_SEL_CS23
#define GCEA_ADDRDEC0_RM_SEL_CS23__RM0_MASK 0x0000000fL
#define GCEA_ADDRDEC0_RM_SEL_CS23__RM1_MASK 0x000000f0L
#define GCEA_ADDRDEC0_RM_SEL_CS23__RM2_MASK 0x00000f00L
#define GCEA_ADDRDEC0_RM_SEL_CS23__CHAN_BIT_MASK 0x0000f000L
#define GCEA_ADDRDEC0_RM_SEL_CS23__INVERT_ROW_MSBS_EVEN_MASK 0x00030000L
#define GCEA_ADDRDEC0_RM_SEL_CS23__INVERT_ROW_MSBS_ODD_MASK 0x000c0000L

// GCEA_ADDRDEC0_RM_SEL_SECCS01
#define GCEA_ADDRDEC0_RM_SEL_SECCS01__RM0_MASK 0x0000000fL
#define GCEA_ADDRDEC0_RM_SEL_SECCS01__RM1_MASK 0x000000f0L
#define GCEA_ADDRDEC0_RM_SEL_SECCS01__RM2_MASK 0x00000f00L
#define GCEA_ADDRDEC0_RM_SEL_SECCS01__CHAN_BIT_MASK 0x0000f000L
#define GCEA_ADDRDEC0_RM_SEL_SECCS01__INVERT_ROW_MSBS_EVEN_MASK 0x00030000L
#define GCEA_ADDRDEC0_RM_SEL_SECCS01__INVERT_ROW_MSBS_ODD_MASK 0x000c0000L

// GCEA_ADDRDEC0_RM_SEL_SECCS23
#define GCEA_ADDRDEC0_RM_SEL_SECCS23__RM0_MASK 0x0000000fL
#define GCEA_ADDRDEC0_RM_SEL_SECCS23__RM1_MASK 0x000000f0L
#define GCEA_ADDRDEC0_RM_SEL_SECCS23__RM2_MASK 0x00000f00L
#define GCEA_ADDRDEC0_RM_SEL_SECCS23__CHAN_BIT_MASK 0x0000f000L
#define GCEA_ADDRDEC0_RM_SEL_SECCS23__INVERT_ROW_MSBS_EVEN_MASK 0x00030000L
#define GCEA_ADDRDEC0_RM_SEL_SECCS23__INVERT_ROW_MSBS_ODD_MASK 0x000c0000L

// GCEA_ADDRDEC1_BASE_ADDR_CS0
#define GCEA_ADDRDEC1_BASE_ADDR_CS0__CS_ENABLE_MASK 0x00000001L
#define GCEA_ADDRDEC1_BASE_ADDR_CS0__BASE_ADDR_MASK 0xfffffffeL

// GCEA_ADDRDEC1_BASE_ADDR_CS1
#define GCEA_ADDRDEC1_BASE_ADDR_CS1__CS_ENABLE_MASK 0x00000001L
#define GCEA_ADDRDEC1_BASE_ADDR_CS1__BASE_ADDR_MASK 0xfffffffeL

// GCEA_ADDRDEC1_BASE_ADDR_CS2
#define GCEA_ADDRDEC1_BASE_ADDR_CS2__CS_ENABLE_MASK 0x00000001L
#define GCEA_ADDRDEC1_BASE_ADDR_CS2__BASE_ADDR_MASK 0xfffffffeL

// GCEA_ADDRDEC1_BASE_ADDR_CS3
#define GCEA_ADDRDEC1_BASE_ADDR_CS3__CS_ENABLE_MASK 0x00000001L
#define GCEA_ADDRDEC1_BASE_ADDR_CS3__BASE_ADDR_MASK 0xfffffffeL

// GCEA_ADDRDEC1_BASE_ADDR_SECCS0
#define GCEA_ADDRDEC1_BASE_ADDR_SECCS0__CS_ENABLE_MASK 0x00000001L
#define GCEA_ADDRDEC1_BASE_ADDR_SECCS0__BASE_ADDR_MASK 0xfffffffeL

// GCEA_ADDRDEC1_BASE_ADDR_SECCS1
#define GCEA_ADDRDEC1_BASE_ADDR_SECCS1__CS_ENABLE_MASK 0x00000001L
#define GCEA_ADDRDEC1_BASE_ADDR_SECCS1__BASE_ADDR_MASK 0xfffffffeL

// GCEA_ADDRDEC1_BASE_ADDR_SECCS2
#define GCEA_ADDRDEC1_BASE_ADDR_SECCS2__CS_ENABLE_MASK 0x00000001L
#define GCEA_ADDRDEC1_BASE_ADDR_SECCS2__BASE_ADDR_MASK 0xfffffffeL

// GCEA_ADDRDEC1_BASE_ADDR_SECCS3
#define GCEA_ADDRDEC1_BASE_ADDR_SECCS3__CS_ENABLE_MASK 0x00000001L
#define GCEA_ADDRDEC1_BASE_ADDR_SECCS3__BASE_ADDR_MASK 0xfffffffeL

// GCEA_ADDRDEC1_ADDR_MASK_CS01
#define GCEA_ADDRDEC1_ADDR_MASK_CS01__ADDR_MASK_MASK 0xfffffffeL

// GCEA_ADDRDEC1_ADDR_MASK_CS23
#define GCEA_ADDRDEC1_ADDR_MASK_CS23__ADDR_MASK_MASK 0xfffffffeL

// GCEA_ADDRDEC1_ADDR_MASK_SECCS01
#define GCEA_ADDRDEC1_ADDR_MASK_SECCS01__ADDR_MASK_MASK 0xfffffffeL

// GCEA_ADDRDEC1_ADDR_MASK_SECCS23
#define GCEA_ADDRDEC1_ADDR_MASK_SECCS23__ADDR_MASK_MASK 0xfffffffeL

// GCEA_ADDRDEC1_ADDR_CFG_CS01
#define GCEA_ADDRDEC1_ADDR_CFG_CS01__NUM_BANK_GROUPS_MASK 0x0000000cL
#define GCEA_ADDRDEC1_ADDR_CFG_CS01__NUM_RM_MASK 0x00000030L
#define GCEA_ADDRDEC1_ADDR_CFG_CS01__NUM_ROW_LO_MASK 0x00000f00L
#define GCEA_ADDRDEC1_ADDR_CFG_CS01__NUM_ROW_HI_MASK 0x0000f000L
#define GCEA_ADDRDEC1_ADDR_CFG_CS01__NUM_COL_MASK 0x000f0000L
#define GCEA_ADDRDEC1_ADDR_CFG_CS01__NUM_BANKS_MASK 0x00300000L

// GCEA_ADDRDEC1_ADDR_CFG_CS23
#define GCEA_ADDRDEC1_ADDR_CFG_CS23__NUM_BANK_GROUPS_MASK 0x0000000cL
#define GCEA_ADDRDEC1_ADDR_CFG_CS23__NUM_RM_MASK 0x00000030L
#define GCEA_ADDRDEC1_ADDR_CFG_CS23__NUM_ROW_LO_MASK 0x00000f00L
#define GCEA_ADDRDEC1_ADDR_CFG_CS23__NUM_ROW_HI_MASK 0x0000f000L
#define GCEA_ADDRDEC1_ADDR_CFG_CS23__NUM_COL_MASK 0x000f0000L
#define GCEA_ADDRDEC1_ADDR_CFG_CS23__NUM_BANKS_MASK 0x00300000L

// GCEA_ADDRDEC1_ADDR_SEL_CS01
#define GCEA_ADDRDEC1_ADDR_SEL_CS01__BANK0_MASK 0x0000000fL
#define GCEA_ADDRDEC1_ADDR_SEL_CS01__BANK1_MASK 0x000000f0L
#define GCEA_ADDRDEC1_ADDR_SEL_CS01__BANK2_MASK 0x00000f00L
#define GCEA_ADDRDEC1_ADDR_SEL_CS01__BANK3_MASK 0x0000f000L
#define GCEA_ADDRDEC1_ADDR_SEL_CS01__BANK4_MASK 0x000f0000L
#define GCEA_ADDRDEC1_ADDR_SEL_CS01__ROW_LO_MASK 0x0f000000L
#define GCEA_ADDRDEC1_ADDR_SEL_CS01__ROW_HI_MASK 0xf0000000L

// GCEA_ADDRDEC1_ADDR_SEL_CS23
#define GCEA_ADDRDEC1_ADDR_SEL_CS23__BANK0_MASK 0x0000000fL
#define GCEA_ADDRDEC1_ADDR_SEL_CS23__BANK1_MASK 0x000000f0L
#define GCEA_ADDRDEC1_ADDR_SEL_CS23__BANK2_MASK 0x00000f00L
#define GCEA_ADDRDEC1_ADDR_SEL_CS23__BANK3_MASK 0x0000f000L
#define GCEA_ADDRDEC1_ADDR_SEL_CS23__BANK4_MASK 0x000f0000L
#define GCEA_ADDRDEC1_ADDR_SEL_CS23__ROW_LO_MASK 0x0f000000L
#define GCEA_ADDRDEC1_ADDR_SEL_CS23__ROW_HI_MASK 0xf0000000L

// GCEA_ADDRDEC1_COL_SEL_LO_CS01
#define GCEA_ADDRDEC1_COL_SEL_LO_CS01__COL0_MASK 0x0000000fL
#define GCEA_ADDRDEC1_COL_SEL_LO_CS01__COL1_MASK 0x000000f0L
#define GCEA_ADDRDEC1_COL_SEL_LO_CS01__COL2_MASK 0x00000f00L
#define GCEA_ADDRDEC1_COL_SEL_LO_CS01__COL3_MASK 0x0000f000L
#define GCEA_ADDRDEC1_COL_SEL_LO_CS01__COL4_MASK 0x000f0000L
#define GCEA_ADDRDEC1_COL_SEL_LO_CS01__COL5_MASK 0x00f00000L
#define GCEA_ADDRDEC1_COL_SEL_LO_CS01__COL6_MASK 0x0f000000L
#define GCEA_ADDRDEC1_COL_SEL_LO_CS01__COL7_MASK 0xf0000000L

// GCEA_ADDRDEC1_COL_SEL_LO_CS23
#define GCEA_ADDRDEC1_COL_SEL_LO_CS23__COL0_MASK 0x0000000fL
#define GCEA_ADDRDEC1_COL_SEL_LO_CS23__COL1_MASK 0x000000f0L
#define GCEA_ADDRDEC1_COL_SEL_LO_CS23__COL2_MASK 0x00000f00L
#define GCEA_ADDRDEC1_COL_SEL_LO_CS23__COL3_MASK 0x0000f000L
#define GCEA_ADDRDEC1_COL_SEL_LO_CS23__COL4_MASK 0x000f0000L
#define GCEA_ADDRDEC1_COL_SEL_LO_CS23__COL5_MASK 0x00f00000L
#define GCEA_ADDRDEC1_COL_SEL_LO_CS23__COL6_MASK 0x0f000000L
#define GCEA_ADDRDEC1_COL_SEL_LO_CS23__COL7_MASK 0xf0000000L

// GCEA_ADDRDEC1_COL_SEL_HI_CS01
#define GCEA_ADDRDEC1_COL_SEL_HI_CS01__COL8_MASK 0x0000000fL
#define GCEA_ADDRDEC1_COL_SEL_HI_CS01__COL9_MASK 0x000000f0L
#define GCEA_ADDRDEC1_COL_SEL_HI_CS01__COL10_MASK 0x00000f00L
#define GCEA_ADDRDEC1_COL_SEL_HI_CS01__COL11_MASK 0x0000f000L
#define GCEA_ADDRDEC1_COL_SEL_HI_CS01__COL12_MASK 0x000f0000L
#define GCEA_ADDRDEC1_COL_SEL_HI_CS01__COL13_MASK 0x00f00000L
#define GCEA_ADDRDEC1_COL_SEL_HI_CS01__COL14_MASK 0x0f000000L
#define GCEA_ADDRDEC1_COL_SEL_HI_CS01__COL15_MASK 0xf0000000L

// GCEA_ADDRDEC1_COL_SEL_HI_CS23
#define GCEA_ADDRDEC1_COL_SEL_HI_CS23__COL8_MASK 0x0000000fL
#define GCEA_ADDRDEC1_COL_SEL_HI_CS23__COL9_MASK 0x000000f0L
#define GCEA_ADDRDEC1_COL_SEL_HI_CS23__COL10_MASK 0x00000f00L
#define GCEA_ADDRDEC1_COL_SEL_HI_CS23__COL11_MASK 0x0000f000L
#define GCEA_ADDRDEC1_COL_SEL_HI_CS23__COL12_MASK 0x000f0000L
#define GCEA_ADDRDEC1_COL_SEL_HI_CS23__COL13_MASK 0x00f00000L
#define GCEA_ADDRDEC1_COL_SEL_HI_CS23__COL14_MASK 0x0f000000L
#define GCEA_ADDRDEC1_COL_SEL_HI_CS23__COL15_MASK 0xf0000000L

// GCEA_ADDRDEC1_RM_SEL_CS01
#define GCEA_ADDRDEC1_RM_SEL_CS01__RM0_MASK 0x0000000fL
#define GCEA_ADDRDEC1_RM_SEL_CS01__RM1_MASK 0x000000f0L
#define GCEA_ADDRDEC1_RM_SEL_CS01__RM2_MASK 0x00000f00L
#define GCEA_ADDRDEC1_RM_SEL_CS01__CHAN_BIT_MASK 0x0000f000L
#define GCEA_ADDRDEC1_RM_SEL_CS01__INVERT_ROW_MSBS_EVEN_MASK 0x00030000L
#define GCEA_ADDRDEC1_RM_SEL_CS01__INVERT_ROW_MSBS_ODD_MASK 0x000c0000L

// GCEA_ADDRDEC1_RM_SEL_CS23
#define GCEA_ADDRDEC1_RM_SEL_CS23__RM0_MASK 0x0000000fL
#define GCEA_ADDRDEC1_RM_SEL_CS23__RM1_MASK 0x000000f0L
#define GCEA_ADDRDEC1_RM_SEL_CS23__RM2_MASK 0x00000f00L
#define GCEA_ADDRDEC1_RM_SEL_CS23__CHAN_BIT_MASK 0x0000f000L
#define GCEA_ADDRDEC1_RM_SEL_CS23__INVERT_ROW_MSBS_EVEN_MASK 0x00030000L
#define GCEA_ADDRDEC1_RM_SEL_CS23__INVERT_ROW_MSBS_ODD_MASK 0x000c0000L

// GCEA_ADDRDEC1_RM_SEL_SECCS01
#define GCEA_ADDRDEC1_RM_SEL_SECCS01__RM0_MASK 0x0000000fL
#define GCEA_ADDRDEC1_RM_SEL_SECCS01__RM1_MASK 0x000000f0L
#define GCEA_ADDRDEC1_RM_SEL_SECCS01__RM2_MASK 0x00000f00L
#define GCEA_ADDRDEC1_RM_SEL_SECCS01__CHAN_BIT_MASK 0x0000f000L
#define GCEA_ADDRDEC1_RM_SEL_SECCS01__INVERT_ROW_MSBS_EVEN_MASK 0x00030000L
#define GCEA_ADDRDEC1_RM_SEL_SECCS01__INVERT_ROW_MSBS_ODD_MASK 0x000c0000L

// GCEA_ADDRDEC1_RM_SEL_SECCS23
#define GCEA_ADDRDEC1_RM_SEL_SECCS23__RM0_MASK 0x0000000fL
#define GCEA_ADDRDEC1_RM_SEL_SECCS23__RM1_MASK 0x000000f0L
#define GCEA_ADDRDEC1_RM_SEL_SECCS23__RM2_MASK 0x00000f00L
#define GCEA_ADDRDEC1_RM_SEL_SECCS23__CHAN_BIT_MASK 0x0000f000L
#define GCEA_ADDRDEC1_RM_SEL_SECCS23__INVERT_ROW_MSBS_EVEN_MASK 0x00030000L
#define GCEA_ADDRDEC1_RM_SEL_SECCS23__INVERT_ROW_MSBS_ODD_MASK 0x000c0000L

// GCEA_IO_RD_CLI2GRP_MAP0
#define GCEA_IO_RD_CLI2GRP_MAP0__CID0_GROUP_MASK 0x00000003L
#define GCEA_IO_RD_CLI2GRP_MAP0__CID1_GROUP_MASK 0x0000000cL
#define GCEA_IO_RD_CLI2GRP_MAP0__CID2_GROUP_MASK 0x00000030L
#define GCEA_IO_RD_CLI2GRP_MAP0__CID3_GROUP_MASK 0x000000c0L
#define GCEA_IO_RD_CLI2GRP_MAP0__CID4_GROUP_MASK 0x00000300L
#define GCEA_IO_RD_CLI2GRP_MAP0__CID5_GROUP_MASK 0x00000c00L
#define GCEA_IO_RD_CLI2GRP_MAP0__CID6_GROUP_MASK 0x00003000L
#define GCEA_IO_RD_CLI2GRP_MAP0__CID7_GROUP_MASK 0x0000c000L
#define GCEA_IO_RD_CLI2GRP_MAP0__CID8_GROUP_MASK 0x00030000L
#define GCEA_IO_RD_CLI2GRP_MAP0__CID9_GROUP_MASK 0x000c0000L
#define GCEA_IO_RD_CLI2GRP_MAP0__CID10_GROUP_MASK 0x00300000L
#define GCEA_IO_RD_CLI2GRP_MAP0__CID11_GROUP_MASK 0x00c00000L
#define GCEA_IO_RD_CLI2GRP_MAP0__CID12_GROUP_MASK 0x03000000L
#define GCEA_IO_RD_CLI2GRP_MAP0__CID13_GROUP_MASK 0x0c000000L
#define GCEA_IO_RD_CLI2GRP_MAP0__CID14_GROUP_MASK 0x30000000L
#define GCEA_IO_RD_CLI2GRP_MAP0__CID15_GROUP_MASK 0xc0000000L

// GCEA_IO_RD_CLI2GRP_MAP1
#define GCEA_IO_RD_CLI2GRP_MAP1__CID16_GROUP_MASK 0x00000003L
#define GCEA_IO_RD_CLI2GRP_MAP1__CID17_GROUP_MASK 0x0000000cL
#define GCEA_IO_RD_CLI2GRP_MAP1__CID18_GROUP_MASK 0x00000030L
#define GCEA_IO_RD_CLI2GRP_MAP1__CID19_GROUP_MASK 0x000000c0L
#define GCEA_IO_RD_CLI2GRP_MAP1__CID20_GROUP_MASK 0x00000300L
#define GCEA_IO_RD_CLI2GRP_MAP1__CID21_GROUP_MASK 0x00000c00L
#define GCEA_IO_RD_CLI2GRP_MAP1__CID22_GROUP_MASK 0x00003000L
#define GCEA_IO_RD_CLI2GRP_MAP1__CID23_GROUP_MASK 0x0000c000L
#define GCEA_IO_RD_CLI2GRP_MAP1__CID24_GROUP_MASK 0x00030000L
#define GCEA_IO_RD_CLI2GRP_MAP1__CID25_GROUP_MASK 0x000c0000L
#define GCEA_IO_RD_CLI2GRP_MAP1__CID26_GROUP_MASK 0x00300000L
#define GCEA_IO_RD_CLI2GRP_MAP1__CID27_GROUP_MASK 0x00c00000L
#define GCEA_IO_RD_CLI2GRP_MAP1__CID28_GROUP_MASK 0x03000000L
#define GCEA_IO_RD_CLI2GRP_MAP1__CID29_GROUP_MASK 0x0c000000L
#define GCEA_IO_RD_CLI2GRP_MAP1__CID30_GROUP_MASK 0x30000000L
#define GCEA_IO_RD_CLI2GRP_MAP1__CID31_GROUP_MASK 0xc0000000L

// GCEA_IO_WR_CLI2GRP_MAP0
#define GCEA_IO_WR_CLI2GRP_MAP0__CID0_GROUP_MASK 0x00000003L
#define GCEA_IO_WR_CLI2GRP_MAP0__CID1_GROUP_MASK 0x0000000cL
#define GCEA_IO_WR_CLI2GRP_MAP0__CID2_GROUP_MASK 0x00000030L
#define GCEA_IO_WR_CLI2GRP_MAP0__CID3_GROUP_MASK 0x000000c0L
#define GCEA_IO_WR_CLI2GRP_MAP0__CID4_GROUP_MASK 0x00000300L
#define GCEA_IO_WR_CLI2GRP_MAP0__CID5_GROUP_MASK 0x00000c00L
#define GCEA_IO_WR_CLI2GRP_MAP0__CID6_GROUP_MASK 0x00003000L
#define GCEA_IO_WR_CLI2GRP_MAP0__CID7_GROUP_MASK 0x0000c000L
#define GCEA_IO_WR_CLI2GRP_MAP0__CID8_GROUP_MASK 0x00030000L
#define GCEA_IO_WR_CLI2GRP_MAP0__CID9_GROUP_MASK 0x000c0000L
#define GCEA_IO_WR_CLI2GRP_MAP0__CID10_GROUP_MASK 0x00300000L
#define GCEA_IO_WR_CLI2GRP_MAP0__CID11_GROUP_MASK 0x00c00000L
#define GCEA_IO_WR_CLI2GRP_MAP0__CID12_GROUP_MASK 0x03000000L
#define GCEA_IO_WR_CLI2GRP_MAP0__CID13_GROUP_MASK 0x0c000000L
#define GCEA_IO_WR_CLI2GRP_MAP0__CID14_GROUP_MASK 0x30000000L
#define GCEA_IO_WR_CLI2GRP_MAP0__CID15_GROUP_MASK 0xc0000000L

// GCEA_IO_WR_CLI2GRP_MAP1
#define GCEA_IO_WR_CLI2GRP_MAP1__CID16_GROUP_MASK 0x00000003L
#define GCEA_IO_WR_CLI2GRP_MAP1__CID17_GROUP_MASK 0x0000000cL
#define GCEA_IO_WR_CLI2GRP_MAP1__CID18_GROUP_MASK 0x00000030L
#define GCEA_IO_WR_CLI2GRP_MAP1__CID19_GROUP_MASK 0x000000c0L
#define GCEA_IO_WR_CLI2GRP_MAP1__CID20_GROUP_MASK 0x00000300L
#define GCEA_IO_WR_CLI2GRP_MAP1__CID21_GROUP_MASK 0x00000c00L
#define GCEA_IO_WR_CLI2GRP_MAP1__CID22_GROUP_MASK 0x00003000L
#define GCEA_IO_WR_CLI2GRP_MAP1__CID23_GROUP_MASK 0x0000c000L
#define GCEA_IO_WR_CLI2GRP_MAP1__CID24_GROUP_MASK 0x00030000L
#define GCEA_IO_WR_CLI2GRP_MAP1__CID25_GROUP_MASK 0x000c0000L
#define GCEA_IO_WR_CLI2GRP_MAP1__CID26_GROUP_MASK 0x00300000L
#define GCEA_IO_WR_CLI2GRP_MAP1__CID27_GROUP_MASK 0x00c00000L
#define GCEA_IO_WR_CLI2GRP_MAP1__CID28_GROUP_MASK 0x03000000L
#define GCEA_IO_WR_CLI2GRP_MAP1__CID29_GROUP_MASK 0x0c000000L
#define GCEA_IO_WR_CLI2GRP_MAP1__CID30_GROUP_MASK 0x30000000L
#define GCEA_IO_WR_CLI2GRP_MAP1__CID31_GROUP_MASK 0xc0000000L

// GCEA_IO_RD_COMBINE_FLUSH
#define GCEA_IO_RD_COMBINE_FLUSH__GROUP0_TIMER_MASK 0x0000000fL
#define GCEA_IO_RD_COMBINE_FLUSH__GROUP1_TIMER_MASK 0x000000f0L
#define GCEA_IO_RD_COMBINE_FLUSH__GROUP2_TIMER_MASK 0x00000f00L
#define GCEA_IO_RD_COMBINE_FLUSH__GROUP3_TIMER_MASK 0x0000f000L

// GCEA_IO_WR_COMBINE_FLUSH
#define GCEA_IO_WR_COMBINE_FLUSH__GROUP0_TIMER_MASK 0x0000000fL
#define GCEA_IO_WR_COMBINE_FLUSH__GROUP1_TIMER_MASK 0x000000f0L
#define GCEA_IO_WR_COMBINE_FLUSH__GROUP2_TIMER_MASK 0x00000f00L
#define GCEA_IO_WR_COMBINE_FLUSH__GROUP3_TIMER_MASK 0x0000f000L

// GCEA_IO_GROUP_BURST
#define GCEA_IO_GROUP_BURST__RD_LIMIT_LO_MASK 0x000000ffL
#define GCEA_IO_GROUP_BURST__RD_LIMIT_HI_MASK 0x0000ff00L
#define GCEA_IO_GROUP_BURST__WR_LIMIT_LO_MASK 0x00ff0000L
#define GCEA_IO_GROUP_BURST__WR_LIMIT_HI_MASK 0xff000000L

// GCEA_IO_RD_PRI_AGE
#define GCEA_IO_RD_PRI_AGE__GROUP0_AGING_RATE_MASK 0x00000007L
#define GCEA_IO_RD_PRI_AGE__GROUP1_AGING_RATE_MASK 0x00000038L
#define GCEA_IO_RD_PRI_AGE__GROUP2_AGING_RATE_MASK 0x000001c0L
#define GCEA_IO_RD_PRI_AGE__GROUP3_AGING_RATE_MASK 0x00000e00L
#define GCEA_IO_RD_PRI_AGE__GROUP0_AGE_COEFFICIENT_MASK 0x00007000L
#define GCEA_IO_RD_PRI_AGE__GROUP1_AGE_COEFFICIENT_MASK 0x00038000L
#define GCEA_IO_RD_PRI_AGE__GROUP2_AGE_COEFFICIENT_MASK 0x001c0000L
#define GCEA_IO_RD_PRI_AGE__GROUP3_AGE_COEFFICIENT_MASK 0x00e00000L

// GCEA_IO_WR_PRI_AGE
#define GCEA_IO_WR_PRI_AGE__GROUP0_AGING_RATE_MASK 0x00000007L
#define GCEA_IO_WR_PRI_AGE__GROUP1_AGING_RATE_MASK 0x00000038L
#define GCEA_IO_WR_PRI_AGE__GROUP2_AGING_RATE_MASK 0x000001c0L
#define GCEA_IO_WR_PRI_AGE__GROUP3_AGING_RATE_MASK 0x00000e00L
#define GCEA_IO_WR_PRI_AGE__GROUP0_AGE_COEFFICIENT_MASK 0x00007000L
#define GCEA_IO_WR_PRI_AGE__GROUP1_AGE_COEFFICIENT_MASK 0x00038000L
#define GCEA_IO_WR_PRI_AGE__GROUP2_AGE_COEFFICIENT_MASK 0x001c0000L
#define GCEA_IO_WR_PRI_AGE__GROUP3_AGE_COEFFICIENT_MASK 0x00e00000L

// GCEA_IO_RD_PRI_QUEUING
#define GCEA_IO_RD_PRI_QUEUING__GROUP0_QUEUING_COEFFICIENT_MASK 0x00000007L
#define GCEA_IO_RD_PRI_QUEUING__GROUP1_QUEUING_COEFFICIENT_MASK 0x00000038L
#define GCEA_IO_RD_PRI_QUEUING__GROUP2_QUEUING_COEFFICIENT_MASK 0x000001c0L
#define GCEA_IO_RD_PRI_QUEUING__GROUP3_QUEUING_COEFFICIENT_MASK 0x00000e00L

// GCEA_IO_WR_PRI_QUEUING
#define GCEA_IO_WR_PRI_QUEUING__GROUP0_QUEUING_COEFFICIENT_MASK 0x00000007L
#define GCEA_IO_WR_PRI_QUEUING__GROUP1_QUEUING_COEFFICIENT_MASK 0x00000038L
#define GCEA_IO_WR_PRI_QUEUING__GROUP2_QUEUING_COEFFICIENT_MASK 0x000001c0L
#define GCEA_IO_WR_PRI_QUEUING__GROUP3_QUEUING_COEFFICIENT_MASK 0x00000e00L

// GCEA_IO_RD_PRI_FIXED
#define GCEA_IO_RD_PRI_FIXED__GROUP0_FIXED_COEFFICIENT_MASK 0x00000007L
#define GCEA_IO_RD_PRI_FIXED__GROUP1_FIXED_COEFFICIENT_MASK 0x00000038L
#define GCEA_IO_RD_PRI_FIXED__GROUP2_FIXED_COEFFICIENT_MASK 0x000001c0L
#define GCEA_IO_RD_PRI_FIXED__GROUP3_FIXED_COEFFICIENT_MASK 0x00000e00L

// GCEA_IO_WR_PRI_FIXED
#define GCEA_IO_WR_PRI_FIXED__GROUP0_FIXED_COEFFICIENT_MASK 0x00000007L
#define GCEA_IO_WR_PRI_FIXED__GROUP1_FIXED_COEFFICIENT_MASK 0x00000038L
#define GCEA_IO_WR_PRI_FIXED__GROUP2_FIXED_COEFFICIENT_MASK 0x000001c0L
#define GCEA_IO_WR_PRI_FIXED__GROUP3_FIXED_COEFFICIENT_MASK 0x00000e00L

// GCEA_IO_RD_PRI_URGENCY
#define GCEA_IO_RD_PRI_URGENCY__GROUP0_URGENCY_COEFFICIENT_MASK 0x00000007L
#define GCEA_IO_RD_PRI_URGENCY__GROUP1_URGENCY_COEFFICIENT_MASK 0x00000038L
#define GCEA_IO_RD_PRI_URGENCY__GROUP2_URGENCY_COEFFICIENT_MASK 0x000001c0L
#define GCEA_IO_RD_PRI_URGENCY__GROUP3_URGENCY_COEFFICIENT_MASK 0x00000e00L
#define GCEA_IO_RD_PRI_URGENCY__GROUP0_URGENCY_MODE_MASK 0x00001000L
#define GCEA_IO_RD_PRI_URGENCY__GROUP1_URGENCY_MODE_MASK 0x00002000L
#define GCEA_IO_RD_PRI_URGENCY__GROUP2_URGENCY_MODE_MASK 0x00004000L
#define GCEA_IO_RD_PRI_URGENCY__GROUP3_URGENCY_MODE_MASK 0x00008000L

// GCEA_IO_WR_PRI_URGENCY
#define GCEA_IO_WR_PRI_URGENCY__GROUP0_URGENCY_COEFFICIENT_MASK 0x00000007L
#define GCEA_IO_WR_PRI_URGENCY__GROUP1_URGENCY_COEFFICIENT_MASK 0x00000038L
#define GCEA_IO_WR_PRI_URGENCY__GROUP2_URGENCY_COEFFICIENT_MASK 0x000001c0L
#define GCEA_IO_WR_PRI_URGENCY__GROUP3_URGENCY_COEFFICIENT_MASK 0x00000e00L
#define GCEA_IO_WR_PRI_URGENCY__GROUP0_URGENCY_MODE_MASK 0x00001000L
#define GCEA_IO_WR_PRI_URGENCY__GROUP1_URGENCY_MODE_MASK 0x00002000L
#define GCEA_IO_WR_PRI_URGENCY__GROUP2_URGENCY_MODE_MASK 0x00004000L
#define GCEA_IO_WR_PRI_URGENCY__GROUP3_URGENCY_MODE_MASK 0x00008000L

// GCEA_IO_RD_PRI_URGENCY_MASK
#define GCEA_IO_RD_PRI_URGENCY_MASK__CID0_MASK_MASK 0x00000001L
#define GCEA_IO_RD_PRI_URGENCY_MASK__CID1_MASK_MASK 0x00000002L
#define GCEA_IO_RD_PRI_URGENCY_MASK__CID2_MASK_MASK 0x00000004L
#define GCEA_IO_RD_PRI_URGENCY_MASK__CID3_MASK_MASK 0x00000008L
#define GCEA_IO_RD_PRI_URGENCY_MASK__CID4_MASK_MASK 0x00000010L
#define GCEA_IO_RD_PRI_URGENCY_MASK__CID5_MASK_MASK 0x00000020L
#define GCEA_IO_RD_PRI_URGENCY_MASK__CID6_MASK_MASK 0x00000040L
#define GCEA_IO_RD_PRI_URGENCY_MASK__CID7_MASK_MASK 0x00000080L
#define GCEA_IO_RD_PRI_URGENCY_MASK__CID8_MASK_MASK 0x00000100L
#define GCEA_IO_RD_PRI_URGENCY_MASK__CID9_MASK_MASK 0x00000200L
#define GCEA_IO_RD_PRI_URGENCY_MASK__CID10_MASK_MASK 0x00000400L
#define GCEA_IO_RD_PRI_URGENCY_MASK__CID11_MASK_MASK 0x00000800L
#define GCEA_IO_RD_PRI_URGENCY_MASK__CID12_MASK_MASK 0x00001000L
#define GCEA_IO_RD_PRI_URGENCY_MASK__CID13_MASK_MASK 0x00002000L
#define GCEA_IO_RD_PRI_URGENCY_MASK__CID14_MASK_MASK 0x00004000L
#define GCEA_IO_RD_PRI_URGENCY_MASK__CID15_MASK_MASK 0x00008000L
#define GCEA_IO_RD_PRI_URGENCY_MASK__CID16_MASK_MASK 0x00010000L
#define GCEA_IO_RD_PRI_URGENCY_MASK__CID17_MASK_MASK 0x00020000L
#define GCEA_IO_RD_PRI_URGENCY_MASK__CID18_MASK_MASK 0x00040000L
#define GCEA_IO_RD_PRI_URGENCY_MASK__CID19_MASK_MASK 0x00080000L
#define GCEA_IO_RD_PRI_URGENCY_MASK__CID20_MASK_MASK 0x00100000L
#define GCEA_IO_RD_PRI_URGENCY_MASK__CID21_MASK_MASK 0x00200000L
#define GCEA_IO_RD_PRI_URGENCY_MASK__CID22_MASK_MASK 0x00400000L
#define GCEA_IO_RD_PRI_URGENCY_MASK__CID23_MASK_MASK 0x00800000L
#define GCEA_IO_RD_PRI_URGENCY_MASK__CID24_MASK_MASK 0x01000000L
#define GCEA_IO_RD_PRI_URGENCY_MASK__CID25_MASK_MASK 0x02000000L
#define GCEA_IO_RD_PRI_URGENCY_MASK__CID26_MASK_MASK 0x04000000L
#define GCEA_IO_RD_PRI_URGENCY_MASK__CID27_MASK_MASK 0x08000000L
#define GCEA_IO_RD_PRI_URGENCY_MASK__CID28_MASK_MASK 0x10000000L
#define GCEA_IO_RD_PRI_URGENCY_MASK__CID29_MASK_MASK 0x20000000L
#define GCEA_IO_RD_PRI_URGENCY_MASK__CID30_MASK_MASK 0x40000000L
#define GCEA_IO_RD_PRI_URGENCY_MASK__CID31_MASK_MASK 0x80000000L

// GCEA_IO_WR_PRI_URGENCY_MASK
#define GCEA_IO_WR_PRI_URGENCY_MASK__CID0_MASK_MASK 0x00000001L
#define GCEA_IO_WR_PRI_URGENCY_MASK__CID1_MASK_MASK 0x00000002L
#define GCEA_IO_WR_PRI_URGENCY_MASK__CID2_MASK_MASK 0x00000004L
#define GCEA_IO_WR_PRI_URGENCY_MASK__CID3_MASK_MASK 0x00000008L
#define GCEA_IO_WR_PRI_URGENCY_MASK__CID4_MASK_MASK 0x00000010L
#define GCEA_IO_WR_PRI_URGENCY_MASK__CID5_MASK_MASK 0x00000020L
#define GCEA_IO_WR_PRI_URGENCY_MASK__CID6_MASK_MASK 0x00000040L
#define GCEA_IO_WR_PRI_URGENCY_MASK__CID7_MASK_MASK 0x00000080L
#define GCEA_IO_WR_PRI_URGENCY_MASK__CID8_MASK_MASK 0x00000100L
#define GCEA_IO_WR_PRI_URGENCY_MASK__CID9_MASK_MASK 0x00000200L
#define GCEA_IO_WR_PRI_URGENCY_MASK__CID10_MASK_MASK 0x00000400L
#define GCEA_IO_WR_PRI_URGENCY_MASK__CID11_MASK_MASK 0x00000800L
#define GCEA_IO_WR_PRI_URGENCY_MASK__CID12_MASK_MASK 0x00001000L
#define GCEA_IO_WR_PRI_URGENCY_MASK__CID13_MASK_MASK 0x00002000L
#define GCEA_IO_WR_PRI_URGENCY_MASK__CID14_MASK_MASK 0x00004000L
#define GCEA_IO_WR_PRI_URGENCY_MASK__CID15_MASK_MASK 0x00008000L
#define GCEA_IO_WR_PRI_URGENCY_MASK__CID16_MASK_MASK 0x00010000L
#define GCEA_IO_WR_PRI_URGENCY_MASK__CID17_MASK_MASK 0x00020000L
#define GCEA_IO_WR_PRI_URGENCY_MASK__CID18_MASK_MASK 0x00040000L
#define GCEA_IO_WR_PRI_URGENCY_MASK__CID19_MASK_MASK 0x00080000L
#define GCEA_IO_WR_PRI_URGENCY_MASK__CID20_MASK_MASK 0x00100000L
#define GCEA_IO_WR_PRI_URGENCY_MASK__CID21_MASK_MASK 0x00200000L
#define GCEA_IO_WR_PRI_URGENCY_MASK__CID22_MASK_MASK 0x00400000L
#define GCEA_IO_WR_PRI_URGENCY_MASK__CID23_MASK_MASK 0x00800000L
#define GCEA_IO_WR_PRI_URGENCY_MASK__CID24_MASK_MASK 0x01000000L
#define GCEA_IO_WR_PRI_URGENCY_MASK__CID25_MASK_MASK 0x02000000L
#define GCEA_IO_WR_PRI_URGENCY_MASK__CID26_MASK_MASK 0x04000000L
#define GCEA_IO_WR_PRI_URGENCY_MASK__CID27_MASK_MASK 0x08000000L
#define GCEA_IO_WR_PRI_URGENCY_MASK__CID28_MASK_MASK 0x10000000L
#define GCEA_IO_WR_PRI_URGENCY_MASK__CID29_MASK_MASK 0x20000000L
#define GCEA_IO_WR_PRI_URGENCY_MASK__CID30_MASK_MASK 0x40000000L
#define GCEA_IO_WR_PRI_URGENCY_MASK__CID31_MASK_MASK 0x80000000L

// GCEA_IO_RD_PRI_QUANT_PRI1
#define GCEA_IO_RD_PRI_QUANT_PRI1__GROUP0_THRESHOLD_MASK 0x000000ffL
#define GCEA_IO_RD_PRI_QUANT_PRI1__GROUP1_THRESHOLD_MASK 0x0000ff00L
#define GCEA_IO_RD_PRI_QUANT_PRI1__GROUP2_THRESHOLD_MASK 0x00ff0000L
#define GCEA_IO_RD_PRI_QUANT_PRI1__GROUP3_THRESHOLD_MASK 0xff000000L

// GCEA_IO_RD_PRI_QUANT_PRI2
#define GCEA_IO_RD_PRI_QUANT_PRI2__GROUP0_THRESHOLD_MASK 0x000000ffL
#define GCEA_IO_RD_PRI_QUANT_PRI2__GROUP1_THRESHOLD_MASK 0x0000ff00L
#define GCEA_IO_RD_PRI_QUANT_PRI2__GROUP2_THRESHOLD_MASK 0x00ff0000L
#define GCEA_IO_RD_PRI_QUANT_PRI2__GROUP3_THRESHOLD_MASK 0xff000000L

// GCEA_IO_RD_PRI_QUANT_PRI3
#define GCEA_IO_RD_PRI_QUANT_PRI3__GROUP0_THRESHOLD_MASK 0x000000ffL
#define GCEA_IO_RD_PRI_QUANT_PRI3__GROUP1_THRESHOLD_MASK 0x0000ff00L
#define GCEA_IO_RD_PRI_QUANT_PRI3__GROUP2_THRESHOLD_MASK 0x00ff0000L
#define GCEA_IO_RD_PRI_QUANT_PRI3__GROUP3_THRESHOLD_MASK 0xff000000L

// GCEA_IO_WR_PRI_QUANT_PRI1
#define GCEA_IO_WR_PRI_QUANT_PRI1__GROUP0_THRESHOLD_MASK 0x000000ffL
#define GCEA_IO_WR_PRI_QUANT_PRI1__GROUP1_THRESHOLD_MASK 0x0000ff00L
#define GCEA_IO_WR_PRI_QUANT_PRI1__GROUP2_THRESHOLD_MASK 0x00ff0000L
#define GCEA_IO_WR_PRI_QUANT_PRI1__GROUP3_THRESHOLD_MASK 0xff000000L

// GCEA_IO_WR_PRI_QUANT_PRI2
#define GCEA_IO_WR_PRI_QUANT_PRI2__GROUP0_THRESHOLD_MASK 0x000000ffL
#define GCEA_IO_WR_PRI_QUANT_PRI2__GROUP1_THRESHOLD_MASK 0x0000ff00L
#define GCEA_IO_WR_PRI_QUANT_PRI2__GROUP2_THRESHOLD_MASK 0x00ff0000L
#define GCEA_IO_WR_PRI_QUANT_PRI2__GROUP3_THRESHOLD_MASK 0xff000000L

// GCEA_IO_WR_PRI_QUANT_PRI3
#define GCEA_IO_WR_PRI_QUANT_PRI3__GROUP0_THRESHOLD_MASK 0x000000ffL
#define GCEA_IO_WR_PRI_QUANT_PRI3__GROUP1_THRESHOLD_MASK 0x0000ff00L
#define GCEA_IO_WR_PRI_QUANT_PRI3__GROUP2_THRESHOLD_MASK 0x00ff0000L
#define GCEA_IO_WR_PRI_QUANT_PRI3__GROUP3_THRESHOLD_MASK 0xff000000L

// GCEA_SDP_ARB_DRAM
#define GCEA_SDP_ARB_DRAM__RDWR_BURST_LIMIT_CYCL_MASK 0x0000007fL
#define GCEA_SDP_ARB_DRAM__RDWR_BURST_LIMIT_DATA_MASK 0x00007f00L
#define GCEA_SDP_ARB_DRAM__EARLY_SW2RD_ON_PRI_MASK 0x00010000L
#define GCEA_SDP_ARB_DRAM__EARLY_SW2WR_ON_PRI_MASK 0x00020000L
#define GCEA_SDP_ARB_DRAM__EARLY_SW2RD_ON_RES_MASK 0x00040000L
#define GCEA_SDP_ARB_DRAM__EARLY_SW2WR_ON_RES_MASK 0x00080000L
#define GCEA_SDP_ARB_DRAM__EOB_ON_EXPIRE_MASK 0x00100000L

// GCEA_SDP_ARB_FINAL
#define GCEA_SDP_ARB_FINAL__DRAM_BURST_LIMIT_MASK 0x0000001fL
#define GCEA_SDP_ARB_FINAL__GMI_BURST_LIMIT_MASK 0x000003e0L
#define GCEA_SDP_ARB_FINAL__IO_BURST_LIMIT_MASK 0x00007c00L
#define GCEA_SDP_ARB_FINAL__BURST_LIMIT_MULTIPLIER_MASK 0x00018000L
#define GCEA_SDP_ARB_FINAL__RDONLY_VC0_MASK 0x00020000L
#define GCEA_SDP_ARB_FINAL__RDONLY_VC1_MASK 0x00040000L
#define GCEA_SDP_ARB_FINAL__RDONLY_VC2_MASK 0x00080000L
#define GCEA_SDP_ARB_FINAL__RDONLY_VC3_MASK 0x00100000L
#define GCEA_SDP_ARB_FINAL__RDONLY_VC4_MASK 0x00200000L
#define GCEA_SDP_ARB_FINAL__RDONLY_VC5_MASK 0x00400000L
#define GCEA_SDP_ARB_FINAL__RDONLY_VC6_MASK 0x00800000L
#define GCEA_SDP_ARB_FINAL__RDONLY_VC7_MASK 0x01000000L
#define GCEA_SDP_ARB_FINAL__ERREVENT_ON_ERROR_MASK 0x02000000L
#define GCEA_SDP_ARB_FINAL__HALTREQ_ON_ERROR_MASK 0x04000000L

// GCEA_SDP_DRAM_PRIORITY
#define GCEA_SDP_DRAM_PRIORITY__RD_GROUP0_PRIORITY_MASK 0x0000000fL
#define GCEA_SDP_DRAM_PRIORITY__RD_GROUP1_PRIORITY_MASK 0x000000f0L
#define GCEA_SDP_DRAM_PRIORITY__RD_GROUP2_PRIORITY_MASK 0x00000f00L
#define GCEA_SDP_DRAM_PRIORITY__RD_GROUP3_PRIORITY_MASK 0x0000f000L
#define GCEA_SDP_DRAM_PRIORITY__WR_GROUP0_PRIORITY_MASK 0x000f0000L
#define GCEA_SDP_DRAM_PRIORITY__WR_GROUP1_PRIORITY_MASK 0x00f00000L
#define GCEA_SDP_DRAM_PRIORITY__WR_GROUP2_PRIORITY_MASK 0x0f000000L
#define GCEA_SDP_DRAM_PRIORITY__WR_GROUP3_PRIORITY_MASK 0xf0000000L

// GCEA_SDP_IO_PRIORITY
#define GCEA_SDP_IO_PRIORITY__RD_GROUP0_PRIORITY_MASK 0x0000000fL
#define GCEA_SDP_IO_PRIORITY__RD_GROUP1_PRIORITY_MASK 0x000000f0L
#define GCEA_SDP_IO_PRIORITY__RD_GROUP2_PRIORITY_MASK 0x00000f00L
#define GCEA_SDP_IO_PRIORITY__RD_GROUP3_PRIORITY_MASK 0x0000f000L
#define GCEA_SDP_IO_PRIORITY__WR_GROUP0_PRIORITY_MASK 0x000f0000L
#define GCEA_SDP_IO_PRIORITY__WR_GROUP1_PRIORITY_MASK 0x00f00000L
#define GCEA_SDP_IO_PRIORITY__WR_GROUP2_PRIORITY_MASK 0x0f000000L
#define GCEA_SDP_IO_PRIORITY__WR_GROUP3_PRIORITY_MASK 0xf0000000L

// GCEA_SDP_CREDITS
#define GCEA_SDP_CREDITS__TAG_LIMIT_MASK 0x000000ffL
#define GCEA_SDP_CREDITS__WR_RESP_CREDITS_MASK 0x00007f00L
#define GCEA_SDP_CREDITS__RD_RESP_CREDITS_MASK 0x007f0000L
#define GCEA_SDP_CREDITS__PRB_REQ_CREDITS_MASK 0x3f000000L

// GCEA_SDP_TAG_RESERVE0
#define GCEA_SDP_TAG_RESERVE0__VC0_MASK 0x000000ffL
#define GCEA_SDP_TAG_RESERVE0__VC1_MASK 0x0000ff00L
#define GCEA_SDP_TAG_RESERVE0__VC2_MASK 0x00ff0000L
#define GCEA_SDP_TAG_RESERVE0__VC3_MASK 0xff000000L

// GCEA_SDP_TAG_RESERVE1
#define GCEA_SDP_TAG_RESERVE1__VC4_MASK 0x000000ffL
#define GCEA_SDP_TAG_RESERVE1__VC5_MASK 0x0000ff00L
#define GCEA_SDP_TAG_RESERVE1__VC6_MASK 0x00ff0000L
#define GCEA_SDP_TAG_RESERVE1__VC7_MASK 0xff000000L

// GCEA_SDP_VCC_RESERVE0
#define GCEA_SDP_VCC_RESERVE0__VC0_CREDITS_MASK 0x0000003fL
#define GCEA_SDP_VCC_RESERVE0__VC1_CREDITS_MASK 0x00000fc0L
#define GCEA_SDP_VCC_RESERVE0__VC2_CREDITS_MASK 0x0003f000L
#define GCEA_SDP_VCC_RESERVE0__VC3_CREDITS_MASK 0x00fc0000L
#define GCEA_SDP_VCC_RESERVE0__VC4_CREDITS_MASK 0x3f000000L

// GCEA_SDP_VCC_RESERVE1
#define GCEA_SDP_VCC_RESERVE1__VC5_CREDITS_MASK 0x0000003fL
#define GCEA_SDP_VCC_RESERVE1__VC6_CREDITS_MASK 0x00000fc0L
#define GCEA_SDP_VCC_RESERVE1__VC7_CREDITS_MASK 0x0003f000L
#define GCEA_SDP_VCC_RESERVE1__DISTRIBUTE_POOL_MASK 0x80000000L

// GCEA_SDP_VCD_RESERVE0
#define GCEA_SDP_VCD_RESERVE0__VC0_CREDITS_MASK 0x0000003fL
#define GCEA_SDP_VCD_RESERVE0__VC1_CREDITS_MASK 0x00000fc0L
#define GCEA_SDP_VCD_RESERVE0__VC2_CREDITS_MASK 0x0003f000L
#define GCEA_SDP_VCD_RESERVE0__VC3_CREDITS_MASK 0x00fc0000L
#define GCEA_SDP_VCD_RESERVE0__VC4_CREDITS_MASK 0x3f000000L

// GCEA_SDP_VCD_RESERVE1
#define GCEA_SDP_VCD_RESERVE1__VC5_CREDITS_MASK 0x0000003fL
#define GCEA_SDP_VCD_RESERVE1__VC6_CREDITS_MASK 0x00000fc0L
#define GCEA_SDP_VCD_RESERVE1__VC7_CREDITS_MASK 0x0003f000L
#define GCEA_SDP_VCD_RESERVE1__DISTRIBUTE_POOL_MASK 0x80000000L

// GCEA_SDP_REQ_CNTL
#define GCEA_SDP_REQ_CNTL__REQ_PASS_PW_OVERRIDE_READ_MASK 0x00000001L
#define GCEA_SDP_REQ_CNTL__REQ_PASS_PW_OVERRIDE_WRITE_MASK 0x00000002L
#define GCEA_SDP_REQ_CNTL__REQ_PASS_PW_OVERRIDE_ATOMIC_MASK 0x00000004L
#define GCEA_SDP_REQ_CNTL__REQ_CHAIN_OVERRIDE_DRAM_MASK 0x00000008L
#define GCEA_SDP_REQ_CNTL__INNER_DOMAIN_MODE_MASK 0x00000010L

// GCEA_MISC
#define GCEA_MISC__RELATIVE_PRI_IN_DRAM_RD_ARB_MASK 0x00000001L
#define GCEA_MISC__RELATIVE_PRI_IN_DRAM_WR_ARB_MASK 0x00000002L
#define GCEA_MISC__RELATIVE_PRI_IN_GMI_RD_ARB_MASK 0x00000004L
#define GCEA_MISC__RELATIVE_PRI_IN_GMI_WR_ARB_MASK 0x00000008L
#define GCEA_MISC__RELATIVE_PRI_IN_IO_RD_ARB_MASK 0x00000010L
#define GCEA_MISC__RELATIVE_PRI_IN_IO_WR_ARB_MASK 0x00000020L
#define GCEA_MISC__EARLYWRRET_ENABLE_VC0_MASK 0x00000040L
#define GCEA_MISC__EARLYWRRET_ENABLE_VC1_MASK 0x00000080L
#define GCEA_MISC__EARLYWRRET_ENABLE_VC2_MASK 0x00000100L
#define GCEA_MISC__EARLYWRRET_ENABLE_VC3_MASK 0x00000200L
#define GCEA_MISC__EARLYWRRET_ENABLE_VC4_MASK 0x00000400L
#define GCEA_MISC__EARLYWRRET_ENABLE_VC5_MASK 0x00000800L
#define GCEA_MISC__EARLYWRRET_ENABLE_VC6_MASK 0x00001000L
#define GCEA_MISC__EARLYWRRET_ENABLE_VC7_MASK 0x00002000L
#define GCEA_MISC__EARLY_SDP_ORIGDATA_MASK 0x00004000L
#define GCEA_MISC__LINKMGR_DYNAMIC_MODE_MASK 0x00018000L
#define GCEA_MISC__LINKMGR_HALT_THRESHOLD_MASK 0x00060000L
#define GCEA_MISC__LINKMGR_RECONNECT_DELAY_MASK 0x00180000L
#define GCEA_MISC__LINKMGR_IDLE_THRESHOLD_MASK 0x03e00000L
#define GCEA_MISC__FAVOUR_MIDCHAIN_CS_IN_DRAM_ARB_MASK 0x04000000L
#define GCEA_MISC__FAVOUR_MIDCHAIN_CS_IN_GMI_ARB_MASK 0x08000000L
#define GCEA_MISC__FAVOUR_LAST_CS_IN_DRAM_ARB_MASK 0x10000000L
#define GCEA_MISC__FAVOUR_LAST_CS_IN_GMI_ARB_MASK 0x20000000L
#define GCEA_MISC__SWITCH_CS_ON_W2R_IN_DRAM_ARB_MASK 0x40000000L
#define GCEA_MISC__SWITCH_CS_ON_W2R_IN_GMI_ARB_MASK 0x80000000L

// GCEA_LATENCY_SAMPLING
#define GCEA_LATENCY_SAMPLING__SAMPLER0_DRAM_MASK 0x00000001L
#define GCEA_LATENCY_SAMPLING__SAMPLER1_DRAM_MASK 0x00000002L
#define GCEA_LATENCY_SAMPLING__SAMPLER0_GMI_MASK 0x00000004L
#define GCEA_LATENCY_SAMPLING__SAMPLER1_GMI_MASK 0x00000008L
#define GCEA_LATENCY_SAMPLING__SAMPLER0_IO_MASK 0x00000010L
#define GCEA_LATENCY_SAMPLING__SAMPLER1_IO_MASK 0x00000020L
#define GCEA_LATENCY_SAMPLING__SAMPLER0_READ_MASK 0x00000040L
#define GCEA_LATENCY_SAMPLING__SAMPLER1_READ_MASK 0x00000080L
#define GCEA_LATENCY_SAMPLING__SAMPLER0_WRITE_MASK 0x00000100L
#define GCEA_LATENCY_SAMPLING__SAMPLER1_WRITE_MASK 0x00000200L
#define GCEA_LATENCY_SAMPLING__SAMPLER0_ATOMIC_RET_MASK 0x00000400L
#define GCEA_LATENCY_SAMPLING__SAMPLER1_ATOMIC_RET_MASK 0x00000800L
#define GCEA_LATENCY_SAMPLING__SAMPLER0_ATOMIC_NORET_MASK 0x00001000L
#define GCEA_LATENCY_SAMPLING__SAMPLER1_ATOMIC_NORET_MASK 0x00002000L
#define GCEA_LATENCY_SAMPLING__SAMPLER0_VC_MASK 0x003fc000L
#define GCEA_LATENCY_SAMPLING__SAMPLER1_VC_MASK 0x3fc00000L

// GCEA_PERFCOUNTER_LO
#define GCEA_PERFCOUNTER_LO__COUNTER_LO_MASK 0xffffffffL

// GCEA_PERFCOUNTER_HI
#define GCEA_PERFCOUNTER_HI__COUNTER_HI_MASK 0x0000ffffL
#define GCEA_PERFCOUNTER_HI__COMPARE_VALUE_MASK 0xffff0000L

// GCEA_PERFCOUNTER0_CFG
#define GCEA_PERFCOUNTER0_CFG__PERF_SEL_MASK 0x000000ffL
#define GCEA_PERFCOUNTER0_CFG__PERF_SEL_END_MASK 0x0000ff00L
#define GCEA_PERFCOUNTER0_CFG__PERF_MODE_MASK 0x0f000000L
#define GCEA_PERFCOUNTER0_CFG__ENABLE_MASK 0x10000000L
#define GCEA_PERFCOUNTER0_CFG__CLEAR_MASK 0x20000000L

// GCEA_PERFCOUNTER1_CFG
#define GCEA_PERFCOUNTER1_CFG__PERF_SEL_MASK 0x000000ffL
#define GCEA_PERFCOUNTER1_CFG__PERF_SEL_END_MASK 0x0000ff00L
#define GCEA_PERFCOUNTER1_CFG__PERF_MODE_MASK 0x0f000000L
#define GCEA_PERFCOUNTER1_CFG__ENABLE_MASK 0x10000000L
#define GCEA_PERFCOUNTER1_CFG__CLEAR_MASK 0x20000000L

// GCEA_PERFCOUNTER_RSLT_CNTL
#define GCEA_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT_MASK 0x0000000fL
#define GCEA_PERFCOUNTER_RSLT_CNTL__START_TRIGGER_MASK 0x0000ff00L
#define GCEA_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER_MASK 0x00ff0000L
#define GCEA_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY_MASK 0x01000000L
#define GCEA_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL_MASK 0x02000000L
#define GCEA_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE_MASK 0x04000000L

// GCEA_MAM_CTRL
#define GCEA_MAM_CTRL__ADRAM_MODE_MASK 0x00000003L
#define GCEA_MAM_CTRL__ADRAM_COALESCE_DISABLE_MASK 0x00000004L
#define GCEA_MAM_CTRL__ARAM_FLUSH_CNTR_THRESHOLD_MASK 0x00000038L
#define GCEA_MAM_CTRL__ARAM_FLUSH_CNTR_DISABLE_MASK 0x00000040L
#define GCEA_MAM_CTRL__ARAM_FORCE_FLUSH_MASK 0x00000080L
#define GCEA_MAM_CTRL__ALOG_MODE1_FILTER1_THRESHOLD_MASK 0x00000700L
#define GCEA_MAM_CTRL__ALOG_MODE1_FILTER2_BYPASS_MASK 0x00000800L
#define GCEA_MAM_CTRL__ALOG_ACTIVE_MASK 0x00001000L
#define GCEA_MAM_CTRL__SDP_PRIORITY_MASK 0x0001e000L
#define GCEA_MAM_CTRL__CLIENT_ID_MASK 0x003e0000L
#define GCEA_MAM_CTRL__MAM_DISABLE_MASK 0x00400000L
#define GCEA_MAM_CTRL__ARAM_FLUSH_RB_SIZE_MASK 0x07800000L
#define GCEA_MAM_CTRL__ALOG_MODE_MASK 0x08000000L
#define GCEA_MAM_CTRL__ALOG_MODE2_LOCK_WINDOW_MASK 0x70000000L
#define GCEA_MAM_CTRL__ALOG_TRACK_2M_SEGMENT_MASK 0x80000000L

// GCEA_MAM_CTRL2
#define GCEA_MAM_CTRL2__ALOG_MODE2_INTR_THRESHOLD_MASK 0x00000003L
#define GCEA_MAM_CTRL2__ALOG_SPACE_MASK 0x0000000cL
#define GCEA_MAM_CTRL2__RESERVED_FIELD_MASK 0x0ffffff0L
#define GCEA_MAM_CTRL2__ADDR_HI_MASK 0xf0000000L

// GCEA_MAM_ARAM_FLUSH_ADDR_LO
#define GCEA_MAM_ARAM_FLUSH_ADDR_LO__ADDR_LO_MASK 0xffffffffL

// GCEA_MAM_DBIT_QUERY
#define GCEA_MAM_DBIT_QUERY__QUERY_EN_MASK 0x00000001L
#define GCEA_MAM_DBIT_QUERY__DBIT_PRESERVE_MASK 0x00000002L
#define GCEA_MAM_DBIT_QUERY__RESERVED_FIELD_MASK 0x0000000cL
#define GCEA_MAM_DBIT_QUERY__QUERY_ADDR_LO_MASK 0xfffffff0L

// GCEA_MAM_STATUS
#define GCEA_MAM_STATUS__DBIT_QUERY_RDY_MASK 0x00000001L
#define GCEA_MAM_STATUS__DBIT_QUERY_DIRTY_MASK 0x00000002L
#define GCEA_MAM_STATUS__ALOG_CLEAN_MASK 0x00000004L
#define GCEA_MAM_STATUS__ALOG_IDLE_MASK 0x00000008L
#define GCEA_MAM_STATUS__RESERVED_FIELD_MASK 0xfffffff0L

// GCEA_EDC_CNT
#define GCEA_EDC_CNT__DRAMRD_CMDMEM_SEC_COUNT_MASK 0x00000003L
#define GCEA_EDC_CNT__DRAMRD_CMDMEM_DED_COUNT_MASK 0x0000000cL
#define GCEA_EDC_CNT__DRAMWR_CMDMEM_SEC_COUNT_MASK 0x00000030L
#define GCEA_EDC_CNT__DRAMWR_CMDMEM_DED_COUNT_MASK 0x000000c0L
#define GCEA_EDC_CNT__DRAMWR_DATAMEM_SEC_COUNT_MASK 0x00000300L
#define GCEA_EDC_CNT__DRAMWR_DATAMEM_DED_COUNT_MASK 0x00000c00L
#define GCEA_EDC_CNT__RRET_TAGMEM_SEC_COUNT_MASK 0x00003000L
#define GCEA_EDC_CNT__RRET_TAGMEM_DED_COUNT_MASK 0x0000c000L
#define GCEA_EDC_CNT__WRET_TAGMEM_SEC_COUNT_MASK 0x00030000L
#define GCEA_EDC_CNT__WRET_TAGMEM_DED_COUNT_MASK 0x000c0000L
#define GCEA_EDC_CNT__DRAMRD_PAGEMEM_SED_COUNT_MASK 0x00300000L
#define GCEA_EDC_CNT__DRAMWR_PAGEMEM_SED_COUNT_MASK 0x00c00000L
#define GCEA_EDC_CNT__IORD_CMDMEM_SED_COUNT_MASK 0x03000000L
#define GCEA_EDC_CNT__IOWR_CMDMEM_SED_COUNT_MASK 0x0c000000L
#define GCEA_EDC_CNT__IOWR_DATAMEM_SED_COUNT_MASK 0x30000000L

// GCEA_EDC_CNT2
#define GCEA_EDC_CNT2__GMIRD_CMDMEM_SEC_COUNT_MASK 0x00000003L
#define GCEA_EDC_CNT2__GMIRD_CMDMEM_DED_COUNT_MASK 0x0000000cL
#define GCEA_EDC_CNT2__GMIWR_CMDMEM_SEC_COUNT_MASK 0x00000030L
#define GCEA_EDC_CNT2__GMIWR_CMDMEM_DED_COUNT_MASK 0x000000c0L
#define GCEA_EDC_CNT2__GMIWR_DATAMEM_SEC_COUNT_MASK 0x00000300L
#define GCEA_EDC_CNT2__GMIWR_DATAMEM_DED_COUNT_MASK 0x00000c00L
#define GCEA_EDC_CNT2__GMIRD_PAGEMEM_SED_COUNT_MASK 0x00003000L
#define GCEA_EDC_CNT2__GMIWR_PAGEMEM_SED_COUNT_MASK 0x0000c000L
#define GCEA_EDC_CNT2__MAM_D0MEM_SED_COUNT_MASK 0x00030000L
#define GCEA_EDC_CNT2__MAM_D1MEM_SED_COUNT_MASK 0x000c0000L
#define GCEA_EDC_CNT2__MAM_D2MEM_SED_COUNT_MASK 0x00300000L
#define GCEA_EDC_CNT2__MAM_D3MEM_SED_COUNT_MASK 0x00c00000L

// GCEA_DSM_CNTL
#define GCEA_DSM_CNTL__DRAMRD_CMDMEM_DSM_IRRITATOR_DATA_MASK 0x00000003L
#define GCEA_DSM_CNTL__DRAMRD_CMDMEM_ENABLE_SINGLE_WRITE_MASK 0x00000004L
#define GCEA_DSM_CNTL__DRAMWR_CMDMEM_DSM_IRRITATOR_DATA_MASK 0x00000018L
#define GCEA_DSM_CNTL__DRAMWR_CMDMEM_ENABLE_SINGLE_WRITE_MASK 0x00000020L
#define GCEA_DSM_CNTL__DRAMWR_DATAMEM_DSM_IRRITATOR_DATA_MASK 0x000000c0L
#define GCEA_DSM_CNTL__DRAMWR_DATAMEM_ENABLE_SINGLE_WRITE_MASK 0x00000100L
#define GCEA_DSM_CNTL__RRET_TAGMEM_DSM_IRRITATOR_DATA_MASK 0x00000600L
#define GCEA_DSM_CNTL__RRET_TAGMEM_ENABLE_SINGLE_WRITE_MASK 0x00000800L
#define GCEA_DSM_CNTL__WRET_TAGMEM_DSM_IRRITATOR_DATA_MASK 0x00003000L
#define GCEA_DSM_CNTL__WRET_TAGMEM_ENABLE_SINGLE_WRITE_MASK 0x00004000L
#define GCEA_DSM_CNTL__GMIRD_CMDMEM_DSM_IRRITATOR_DATA_MASK 0x00018000L
#define GCEA_DSM_CNTL__GMIRD_CMDMEM_ENABLE_SINGLE_WRITE_MASK 0x00020000L
#define GCEA_DSM_CNTL__GMIWR_CMDMEM_DSM_IRRITATOR_DATA_MASK 0x000c0000L
#define GCEA_DSM_CNTL__GMIWR_CMDMEM_ENABLE_SINGLE_WRITE_MASK 0x00100000L
#define GCEA_DSM_CNTL__GMIWR_DATAMEM_DSM_IRRITATOR_DATA_MASK 0x00600000L
#define GCEA_DSM_CNTL__GMIWR_DATAMEM_ENABLE_SINGLE_WRITE_MASK 0x00800000L

// GCEA_DSM_CNTLA
#define GCEA_DSM_CNTLA__DRAMRD_PAGEMEM_DSM_IRRITATOR_DATA_MASK 0x00000003L
#define GCEA_DSM_CNTLA__DRAMRD_PAGEMEM_ENABLE_SINGLE_WRITE_MASK 0x00000004L
#define GCEA_DSM_CNTLA__DRAMWR_PAGEMEM_DSM_IRRITATOR_DATA_MASK 0x00000018L
#define GCEA_DSM_CNTLA__DRAMWR_PAGEMEM_ENABLE_SINGLE_WRITE_MASK 0x00000020L
#define GCEA_DSM_CNTLA__IORD_CMDMEM_DSM_IRRITATOR_DATA_MASK 0x000000c0L
#define GCEA_DSM_CNTLA__IORD_CMDMEM_ENABLE_SINGLE_WRITE_MASK 0x00000100L
#define GCEA_DSM_CNTLA__IOWR_CMDMEM_DSM_IRRITATOR_DATA_MASK 0x00000600L
#define GCEA_DSM_CNTLA__IOWR_CMDMEM_ENABLE_SINGLE_WRITE_MASK 0x00000800L
#define GCEA_DSM_CNTLA__IOWR_DATAMEM_DSM_IRRITATOR_DATA_MASK 0x00003000L
#define GCEA_DSM_CNTLA__IOWR_DATAMEM_ENABLE_SINGLE_WRITE_MASK 0x00004000L
#define GCEA_DSM_CNTLA__GMIRD_PAGEMEM_DSM_IRRITATOR_DATA_MASK 0x00018000L
#define GCEA_DSM_CNTLA__GMIRD_PAGEMEM_ENABLE_SINGLE_WRITE_MASK 0x00020000L
#define GCEA_DSM_CNTLA__GMIWR_PAGEMEM_DSM_IRRITATOR_DATA_MASK 0x000c0000L
#define GCEA_DSM_CNTLA__GMIWR_PAGEMEM_ENABLE_SINGLE_WRITE_MASK 0x00100000L

// GCEA_DSM_CNTLB
#define GCEA_DSM_CNTLB__MAM_D0MEM_DSM_IRRITATOR_DATA_MASK 0x00000003L
#define GCEA_DSM_CNTLB__MAM_D0MEM_ENABLE_SINGLE_WRITE_MASK 0x00000004L
#define GCEA_DSM_CNTLB__MAM_D1MEM_DSM_IRRITATOR_DATA_MASK 0x00000018L
#define GCEA_DSM_CNTLB__MAM_D1MEM_ENABLE_SINGLE_WRITE_MASK 0x00000020L
#define GCEA_DSM_CNTLB__MAM_D2MEM_DSM_IRRITATOR_DATA_MASK 0x000000c0L
#define GCEA_DSM_CNTLB__MAM_D2MEM_ENABLE_SINGLE_WRITE_MASK 0x00000100L
#define GCEA_DSM_CNTLB__MAM_D3MEM_DSM_IRRITATOR_DATA_MASK 0x00000600L
#define GCEA_DSM_CNTLB__MAM_D3MEM_ENABLE_SINGLE_WRITE_MASK 0x00000800L

// GCEA_DSM_CNTL2
#define GCEA_DSM_CNTL2__DRAMRD_CMDMEM_ENABLE_ERROR_INJECT_MASK 0x00000003L
#define GCEA_DSM_CNTL2__DRAMRD_CMDMEM_SELECT_INJECT_DELAY_MASK 0x00000004L
#define GCEA_DSM_CNTL2__DRAMWR_CMDMEM_ENABLE_ERROR_INJECT_MASK 0x00000018L
#define GCEA_DSM_CNTL2__DRAMWR_CMDMEM_SELECT_INJECT_DELAY_MASK 0x00000020L
#define GCEA_DSM_CNTL2__DRAMWR_DATAMEM_ENABLE_ERROR_INJECT_MASK 0x000000c0L
#define GCEA_DSM_CNTL2__DRAMWR_DATAMEM_SELECT_INJECT_DELAY_MASK 0x00000100L
#define GCEA_DSM_CNTL2__RRET_TAGMEM_ENABLE_ERROR_INJECT_MASK 0x00000600L
#define GCEA_DSM_CNTL2__RRET_TAGMEM_SELECT_INJECT_DELAY_MASK 0x00000800L
#define GCEA_DSM_CNTL2__WRET_TAGMEM_ENABLE_ERROR_INJECT_MASK 0x00003000L
#define GCEA_DSM_CNTL2__WRET_TAGMEM_SELECT_INJECT_DELAY_MASK 0x00004000L
#define GCEA_DSM_CNTL2__GMIRD_CMDMEM_ENABLE_ERROR_INJECT_MASK 0x00018000L
#define GCEA_DSM_CNTL2__GMIRD_CMDMEM_SELECT_INJECT_DELAY_MASK 0x00020000L
#define GCEA_DSM_CNTL2__GMIWR_CMDMEM_ENABLE_ERROR_INJECT_MASK 0x000c0000L
#define GCEA_DSM_CNTL2__GMIWR_CMDMEM_SELECT_INJECT_DELAY_MASK 0x00100000L
#define GCEA_DSM_CNTL2__GMIWR_DATAMEM_ENABLE_ERROR_INJECT_MASK 0x00600000L
#define GCEA_DSM_CNTL2__GMIWR_DATAMEM_SELECT_INJECT_DELAY_MASK 0x00800000L
#define GCEA_DSM_CNTL2__INJECT_DELAY_MASK 0xfc000000L

// GCEA_DSM_CNTL2A
#define GCEA_DSM_CNTL2A__DRAMRD_PAGEMEM_ENABLE_ERROR_INJECT_MASK 0x00000003L
#define GCEA_DSM_CNTL2A__DRAMRD_PAGEMEM_SELECT_INJECT_DELAY_MASK 0x00000004L
#define GCEA_DSM_CNTL2A__DRAMWR_PAGEMEM_ENABLE_ERROR_INJECT_MASK 0x00000018L
#define GCEA_DSM_CNTL2A__DRAMWR_PAGEMEM_SELECT_INJECT_DELAY_MASK 0x00000020L
#define GCEA_DSM_CNTL2A__IORD_CMDMEM_ENABLE_ERROR_INJECT_MASK 0x000000c0L
#define GCEA_DSM_CNTL2A__IORD_CMDMEM_SELECT_INJECT_DELAY_MASK 0x00000100L
#define GCEA_DSM_CNTL2A__IOWR_CMDMEM_ENABLE_ERROR_INJECT_MASK 0x00000600L
#define GCEA_DSM_CNTL2A__IOWR_CMDMEM_SELECT_INJECT_DELAY_MASK 0x00000800L
#define GCEA_DSM_CNTL2A__IOWR_DATAMEM_ENABLE_ERROR_INJECT_MASK 0x00003000L
#define GCEA_DSM_CNTL2A__IOWR_DATAMEM_SELECT_INJECT_DELAY_MASK 0x00004000L
#define GCEA_DSM_CNTL2A__GMIRD_PAGEMEM_ENABLE_ERROR_INJECT_MASK 0x00018000L
#define GCEA_DSM_CNTL2A__GMIRD_PAGEMEM_SELECT_INJECT_DELAY_MASK 0x00020000L
#define GCEA_DSM_CNTL2A__GMIWR_PAGEMEM_ENABLE_ERROR_INJECT_MASK 0x000c0000L
#define GCEA_DSM_CNTL2A__GMIWR_PAGEMEM_SELECT_INJECT_DELAY_MASK 0x00100000L

// GCEA_DSM_CNTL2B
#define GCEA_DSM_CNTL2B__MAM_D0MEM_ENABLE_ERROR_INJECT_MASK 0x00000003L
#define GCEA_DSM_CNTL2B__MAM_D0MEM_SELECT_INJECT_DELAY_MASK 0x00000004L
#define GCEA_DSM_CNTL2B__MAM_D1MEM_ENABLE_ERROR_INJECT_MASK 0x00000018L
#define GCEA_DSM_CNTL2B__MAM_D1MEM_SELECT_INJECT_DELAY_MASK 0x00000020L
#define GCEA_DSM_CNTL2B__MAM_D2MEM_ENABLE_ERROR_INJECT_MASK 0x000000c0L
#define GCEA_DSM_CNTL2B__MAM_D2MEM_SELECT_INJECT_DELAY_MASK 0x00000100L
#define GCEA_DSM_CNTL2B__MAM_D3MEM_ENABLE_ERROR_INJECT_MASK 0x00000600L
#define GCEA_DSM_CNTL2B__MAM_D3MEM_SELECT_INJECT_DELAY_MASK 0x00000800L

// GCEA_TCC_XBR_CREDITS
#define GCEA_TCC_XBR_CREDITS__DRAM_RD_LIMIT_MASK 0x0000003fL
#define GCEA_TCC_XBR_CREDITS__DRAM_RD_RESERVE_MASK 0x000000c0L
#define GCEA_TCC_XBR_CREDITS__IO_RD_LIMIT_MASK 0x00003f00L
#define GCEA_TCC_XBR_CREDITS__IO_RD_RESERVE_MASK 0x0000c000L
#define GCEA_TCC_XBR_CREDITS__DRAM_WR_LIMIT_MASK 0x003f0000L
#define GCEA_TCC_XBR_CREDITS__DRAM_WR_RESERVE_MASK 0x00c00000L
#define GCEA_TCC_XBR_CREDITS__IO_WR_LIMIT_MASK 0x3f000000L
#define GCEA_TCC_XBR_CREDITS__IO_WR_RESERVE_MASK 0xc0000000L

// GCEA_TCC_XBR_MAXBURST
#define GCEA_TCC_XBR_MAXBURST__DRAM_RD_MASK 0x0000000fL
#define GCEA_TCC_XBR_MAXBURST__IO_RD_MASK 0x000000f0L
#define GCEA_TCC_XBR_MAXBURST__DRAM_WR_MASK 0x00000f00L
#define GCEA_TCC_XBR_MAXBURST__IO_WR_MASK 0x0000f000L

// GCEA_PROBE_CNTL
#define GCEA_PROBE_CNTL__REQ2RSP_DELAY_MASK 0x0000001fL
#define GCEA_PROBE_CNTL__PRB_FILTER_DISABLE_MASK 0x00000020L

// GCEA_PROBE_MAP
#define GCEA_PROBE_MAP__CHADDR0_TO_RIGHTTCC_MASK 0x00000001L
#define GCEA_PROBE_MAP__CHADDR1_TO_RIGHTTCC_MASK 0x00000002L
#define GCEA_PROBE_MAP__CHADDR2_TO_RIGHTTCC_MASK 0x00000004L
#define GCEA_PROBE_MAP__CHADDR3_TO_RIGHTTCC_MASK 0x00000008L
#define GCEA_PROBE_MAP__CHADDR4_TO_RIGHTTCC_MASK 0x00000010L
#define GCEA_PROBE_MAP__CHADDR5_TO_RIGHTTCC_MASK 0x00000020L
#define GCEA_PROBE_MAP__CHADDR6_TO_RIGHTTCC_MASK 0x00000040L
#define GCEA_PROBE_MAP__CHADDR7_TO_RIGHTTCC_MASK 0x00000080L
#define GCEA_PROBE_MAP__CHADDR8_TO_RIGHTTCC_MASK 0x00000100L
#define GCEA_PROBE_MAP__CHADDR9_TO_RIGHTTCC_MASK 0x00000200L
#define GCEA_PROBE_MAP__CHADDR10_TO_RIGHTTCC_MASK 0x00000400L
#define GCEA_PROBE_MAP__CHADDR11_TO_RIGHTTCC_MASK 0x00000800L
#define GCEA_PROBE_MAP__CHADDR12_TO_RIGHTTCC_MASK 0x00001000L
#define GCEA_PROBE_MAP__CHADDR13_TO_RIGHTTCC_MASK 0x00002000L
#define GCEA_PROBE_MAP__CHADDR14_TO_RIGHTTCC_MASK 0x00004000L
#define GCEA_PROBE_MAP__CHADDR15_TO_RIGHTTCC_MASK 0x00008000L
#define GCEA_PROBE_MAP__INTLV_SIZE_MASK 0x00030000L

// GCEA_ERR_STATUS
#define GCEA_ERR_STATUS__SDP_RDRSP_STATUS_MASK 0x0000000fL
#define GCEA_ERR_STATUS__SDP_WRRSP_STATUS_MASK 0x000000f0L
#define GCEA_ERR_STATUS__SDP_RDRSP_DATAPARITY_ERROR_MASK 0x00000100L
#define GCEA_ERR_STATUS__CLEAR_ERROR_STATUS_MASK 0x00000200L
#define GCEA_ERR_STATUS__BUSY_ON_ERROR_MASK 0x00000400L

// GCEA_MISC2
#define GCEA_MISC2__CSGROUP_SWAP_IN_DRAM_ARB_MASK 0x00000001L
#define GCEA_MISC2__CSGROUP_SWAP_IN_GMI_ARB_MASK 0x00000002L
#define GCEA_MISC2__CSGRP_BURST_LIMIT_DATA_DRAM_MASK 0x0000007cL
#define GCEA_MISC2__CSGRP_BURST_LIMIT_DATA_GMI_MASK 0x00000f80L

// GCEA_SDP_BACKDOOR_CMDCREDITS0
#define GCEA_SDP_BACKDOOR_CMDCREDITS0__CREDITS_RECEIVED_MASK 0xffffffffL

// GCEA_SDP_BACKDOOR_CMDCREDITS1
#define GCEA_SDP_BACKDOOR_CMDCREDITS1__CREDITS_RECEIVED_MASK 0x7fffffffL

// GCEA_SDP_BACKDOOR_DATACREDITS0
#define GCEA_SDP_BACKDOOR_DATACREDITS0__CREDITS_RECEIVED_MASK 0xffffffffL

// GCEA_SDP_BACKDOOR_DATACREDITS1
#define GCEA_SDP_BACKDOOR_DATACREDITS1__CREDITS_RECEIVED_MASK 0x7fffffffL

// GCEA_SDP_BACKDOOR_MISCCREDITS
#define GCEA_SDP_BACKDOOR_MISCCREDITS__RDRSP_CREDITS_RELEASED_MASK 0x000000ffL
#define GCEA_SDP_BACKDOOR_MISCCREDITS__WRRSP_CREDITS_RELEASED_MASK 0x0000ff00L
#define GCEA_SDP_BACKDOOR_MISCCREDITS__PRB_REQ_CREDITS_RELEASED_MASK 0x007f0000L
#define GCEA_SDP_BACKDOOR_MISCCREDITS__PRB_RSP_CREDITS_RECEIVED_MASK 0x3f800000L

// GCEA_SDP_ENABLE
#define GCEA_SDP_ENABLE__ENABLE_MASK 0x00000001L

// GCEA_CGTT_CLK_CTRL
#define GCEA_CGTT_CLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define GCEA_CGTT_CLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define GCEA_CGTT_CLK_CTRL__SOFT_STALL_OVERRIDE_MASK 0x00400000L
#define GCEA_CGTT_CLK_CTRL__SOFT_OVERRIDE_RETURN_MASK 0x40000000L
#define GCEA_CGTT_CLK_CTRL__SOFT_OVERRIDE_REGISTER_MASK 0x80000000L

// GCEA_SECURE_CTRL
#define GCEA_SECURE_CTRL__SECLEVEL_MASK 0x00000007L
#define GCEA_SECURE_CTRL__TMZ_MASK 0x00000008L
#define GCEA_SECURE_CTRL__CREST_OFFSET_MASK 0x0ffffff0L

}  // gfx9
}  // pm4_profile

#endif
