{"vcs1":{"timestamp_begin":1746598203.067484587, "rt":0.66, "ut":0.10, "st":0.04}}
{"vcselab":{"timestamp_begin":1746598203.765466617, "rt":0.37, "ut":0.10, "st":0.01}}
{"link":{"timestamp_begin":1746598204.178101043, "rt":0.39, "ut":0.09, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746598202.925550352}
{"VCS_COMP_START_TIME": 1746598202.925550352}
{"VCS_COMP_END_TIME": 1746598204.653051816}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 264024}}
{"vcselab": {"peak_mem": 140060}}
