# compile vhdl design source files
vhdl xil_defaultlib  "../../../lab1.srcs/sources_1/new/ha1.vhd"
vhdl xil_defaultlib  "../../../lab1.srcs/sources_1/new/fa3.vhd"
