 ==  Bambu executed with: bambu -O3 -falign-loops -fno-cprop-registers -fno-if-conversion -fno-peephole2 -funroll-all-loops -I/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/kruskal/includes/values_66 --simulate --simulator=VERILATOR --clock-period=5 --device-name=xc7a100t-1csg324-VVD /home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x//SLIDE-x-BENCH/KERNEL/kruskal/frst.c 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2020 Politecnico di Milano
Version: PandA 0.9.7-dev - Revision 151822f6eb6b28b68ef7cde4c7c3c0add185ed9d-panda-0.9.7-dev

Target technology = FPGA
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
  The top function inferred from the specification is: main
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

  Functions to be synthesized:
    is_connected
    make_non_oriented
    kruskal
    main


  Memory allocation information:
    BRAM bitsize: 32
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 64
    ADDRESS bus bitsize: 12
    SIZE bus bitsize: 7
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 2560
    Internally allocated memory: 2560
  Time to perform memory allocation: 0.00 seconds


  Memory allocation information:
    BRAM bitsize: 32
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 64
    ADDRESS bus bitsize: 12
    SIZE bus bitsize: 7
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 2560
    Internally allocated memory: 2560
  Time to perform memory allocation: 0.00 seconds


  Module allocation information for function is_connected:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.18 seconds


  Module allocation information for function kruskal:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.70 seconds


  Module allocation information for function make_non_oriented:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.35 seconds


  Scheduling Information of function is_connected:
    Number of control steps: 25
    Minimum slack: 0.84159999099999905
    Estimated max frequency (MHz): 240.47710605899042
  Time to perform scheduling: 0.04 seconds


  State Transition Graph Information of function is_connected:
    Number of states: 23
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Scheduling Information of function kruskal:
    Number of control steps: 74
    Minimum slack: 0.01669999300008318
    Estimated max frequency (MHz): 200.67023831503724
  Time to perform scheduling: 0.35 seconds


  State Transition Graph Information of function kruskal:
    Number of states: 72
    Done port is registered
  Time to perform creation of STG: 0.02 seconds


  Scheduling Information of function make_non_oriented:
    Number of control steps: 77
    Minimum slack: 1.2427999970000005
    Estimated max frequency (MHz): 266.15564761033033
  Time to perform scheduling: 0.14 seconds


  State Transition Graph Information of function make_non_oriented:
    Number of states: 75
    Minimum number of cycles: 45
    Maximum number of cycles 75
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Easy binding information for function is_connected:
    Bound operations:55/120
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function kruskal:
    Bound operations:247/457
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function make_non_oriented:
    Bound operations:211/282
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function is_connected:
    Number of storage values inserted: 30
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function kruskal:
    Number of storage values inserted: 246
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function make_non_oriented:
    Number of storage values inserted: 111
  Time to compute storage value information: 0.00 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 24 registers(LB:18)
  Time to perform register binding: 0.00 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 24 registers(LB:18)
  Time to perform register binding: 0.00 seconds


  Module binding information for function is_connected:
    Number of modules instantiated: 112
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 371
    Estimated area of MUX21: 165
    Total estimated area: 536
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.01 seconds
  Time to perform module binding: 0.01 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 24 registers(LB:18)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function is_connected:
    Number of allocated multiplexers (2-to-1 equivalent): 16
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function is_connected: 213

  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 136 registers(LB:61)
  Time to perform register binding: 0.13 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 181 registers(LB:61)
  Time to perform register binding: 0.10 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 185 registers(LB:61)
  Time to perform register binding: 0.11 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 184 registers(LB:61)
  Time to perform register binding: 0.11 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 185 registers(LB:61)
  Time to perform register binding: 0.11 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 184 registers(LB:61)
  Time to perform register binding: 0.11 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 185 registers(LB:61)
  Time to perform register binding: 0.11 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 184 registers(LB:61)
  Time to perform register binding: 0.10 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 185 registers(LB:61)
  Time to perform register binding: 0.11 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 184 registers(LB:61)
  Time to perform register binding: 0.11 seconds


  Module binding information for function kruskal:
    Number of modules instantiated: 361
    Number of possible conflicts for possible false paths introduced by resource sharing: 41
    Estimated resources area (no Muxes and address logic): 9391
    Estimated area of MUX21: 599
    Total estimated area: 9990
    Estimated number of DSPs: 0
    Slack computed in 0.01 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.14 seconds
    Clique covering computation completed in 1.08 seconds
  Time to perform module binding: 1.24 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 185 registers(LB:61)
  Time to perform register binding: 0.11 seconds


  Connection Binding Information for function kruskal:
    Number of allocated multiplexers (2-to-1 equivalent): 74
  Time to perform interconnection binding: 0.02 seconds

  Total number of flip-flops in function kruskal: 2803

  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 92 registers(LB:61)
  Time to perform register binding: 0.02 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 93 registers(LB:61)
  Time to perform register binding: 0.02 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 93 registers(LB:61)
  Time to perform register binding: 0.02 seconds


  Module binding information for function make_non_oriented:
    Number of modules instantiated: 225
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 1771
    Estimated area of MUX21: 969.83333333333337
    Total estimated area: 2740.8333333333335
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.03 seconds
    Clique covering computation completed in 0.07 seconds
  Time to perform module binding: 0.10 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 93 registers(LB:61)
  Time to perform register binding: 0.02 seconds


  Connection Binding Information for function make_non_oriented:
    Number of allocated multiplexers (2-to-1 equivalent): 118
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function make_non_oriented: 2086

  Module allocation information for function main:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.03 seconds


  Scheduling Information of function main:
    Number of control steps: 11
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function main:
    Number of states: 12
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function main:
    Bound operations:17/22
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function main:
    Number of storage values inserted: 7
  Time to compute storage value information: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 7 registers(LB:6)
  Time to perform register binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 7 registers(LB:6)
  Time to perform register binding: 0.00 seconds


  Module binding information for function main:
    Number of modules instantiated: 19
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 7253
    Estimated area of MUX21: 66
    Total estimated area: 7319
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 7 registers(LB:6)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function main:
    Number of allocated multiplexers (2-to-1 equivalent): 3
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function main: 61
[0mWarning: XML file "/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/kruskal/files/values_66/test.xml" cannot be opened, creating a stub with random values
Warning: Simulation completed but it is not possible to determine if it is correct!
  Total cycles             : 322 cycles
  Number of executions     : 1
  Average execution        : 322 cycles
