{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1429189127487 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_115_CLR 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"DE2_115_CLR\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1429189127518 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1429189127596 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1429189127596 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST sdram_pll:u6\|altpll:altpll_component\|altpll_1t13:auto_generated\|generic_pll4 " "RST port on the PLL is not properly connected on instance sdram_pll:u6\|altpll:altpll_component\|altpll_1t13:auto_generated\|generic_pll4. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1429189127752 ""}  } { { "db/altpll_1t13.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/altpll_1t13.tdf" 55 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1429189127752 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK sdram_pll:u6\|altpll:altpll_component\|altpll_1t13:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"sdram_pll:u6\|altpll:altpll_component\|altpll_1t13:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1429189127784 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1429189128480 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1429189128511 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1429189128901 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1429189128966 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "320 320 " "No exact pin location assignment(s) for 320 pins of 320 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1429189129440 ""}
{ "Error" "ECIO_NUM_USER_IO_CAPACITY_EXCEEDED" "320 240 " "Design requires 320 user-specified I/O pins -- too many to fit in the 240 user I/O pin locations available in the selected device" { { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG1" "320 320 0 " "Current design requires 320 user-specified I/O pins -- 320 normal user-specified I/O pins and 0 programming pins that have been constrained to use dual-purpose I/O pin locations" {  } {  } 0 179001 "Current design requires %1!d! user-specified I/O pins -- %2!d! normal user-specified I/O pins and %3!d! programming pins that have been constrained to use dual-purpose I/O pin locations" 0 0 "Quartus II" 0 -1 1429189140496 ""} { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG2" "240 212 28 " "Targeted device has 240 I/O pin locations available for user I/O -- 212 general-purpose I/O pins and 28 dual-purpose I/O pins" {  } {  } 0 179002 "Targeted device has %1!d! I/O pin locations available for user I/O -- %2!d! general-purpose I/O pins and %3!d! dual-purpose I/O pins" 0 0 "Quartus II" 0 -1 1429189140496 ""}  } {  } 0 179000 "Design requires %1!d! user-specified I/O pins -- too many to fit in the %2!d! user I/O pin locations available in the selected device" 0 0 "Fitter" 0 -1 1429189140496 ""}
{ "Error" "EFSV_FITCC_ERROR_DURING_CONSTRAINTS_PROPAGATION" "" "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." {  } {  } 0 12289 "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." 0 0 "Fitter" 0 -1 1429189140496 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1429189140496 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "37 " "Following 37 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 188 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 405 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 292 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 293 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 294 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 295 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 296 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 297 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 298 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 299 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 300 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 301 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 302 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 303 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 304 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 305 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 306 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 307 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 308 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 309 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 310 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 311 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 312 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 313 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 314 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 315 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 316 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 317 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 318 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 319 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 320 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 321 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 322 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 323 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 324 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 325 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 326 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 327 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429189142709 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1429189142709 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "125 " "Following 125 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[0\] GND " "Pin LEDG\[0\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { LEDG[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 112 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[1\] GND " "Pin LEDG\[1\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { LEDG[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 113 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[2\] GND " "Pin LEDG\[2\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { LEDG[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 114 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[3\] GND " "Pin LEDG\[3\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { LEDG[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 115 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[4\] GND " "Pin LEDG\[4\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { LEDG[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 116 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[5\] GND " "Pin LEDG\[5\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { LEDG[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 117 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[6\] GND " "Pin LEDG\[6\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { LEDG[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 118 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[7\] GND " "Pin LEDG\[7\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { LEDG[7] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 119 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[8\] GND " "Pin LEDG\[8\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { LEDG[8] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 120 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[16\] GND " "Pin LEDR\[16\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { LEDR[16] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 137 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[17\] GND " "Pin LEDR\[17\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { LEDR[17] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 138 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[0\] GND " "Pin HEX0\[0\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX0[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 161 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 161 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[1\] GND " "Pin HEX0\[1\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX0[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 161 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 162 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[2\] GND " "Pin HEX0\[2\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX0[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 161 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 163 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[3\] GND " "Pin HEX0\[3\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX0[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 161 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 164 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[4\] GND " "Pin HEX0\[4\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX0[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 161 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 165 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[5\] GND " "Pin HEX0\[5\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX0[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 161 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 166 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[6\] GND " "Pin HEX0\[6\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX0[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 161 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 167 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[0\] GND " "Pin HEX1\[0\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX1[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 162 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 168 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[1\] GND " "Pin HEX1\[1\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX1[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 162 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 169 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[2\] GND " "Pin HEX1\[2\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX1[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 162 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 170 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[3\] GND " "Pin HEX1\[3\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX1[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 162 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 171 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[4\] GND " "Pin HEX1\[4\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX1[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 162 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 172 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[5\] GND " "Pin HEX1\[5\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX1[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 162 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 173 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[6\] GND " "Pin HEX1\[6\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX1[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 162 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 174 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[0\] GND " "Pin HEX2\[0\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX2[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 175 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[1\] GND " "Pin HEX2\[1\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX2[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 176 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[2\] GND " "Pin HEX2\[2\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX2[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 177 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[3\] GND " "Pin HEX2\[3\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX2[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 178 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[4\] GND " "Pin HEX2\[4\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX2[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 179 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[5\] GND " "Pin HEX2\[5\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX2[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 180 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[6\] GND " "Pin HEX2\[6\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX2[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 181 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[0\] GND " "Pin HEX3\[0\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX3[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 164 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 182 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[1\] GND " "Pin HEX3\[1\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX3[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 164 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 183 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[2\] GND " "Pin HEX3\[2\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX3[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 164 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 184 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[3\] GND " "Pin HEX3\[3\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX3[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 164 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 185 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[4\] GND " "Pin HEX3\[4\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX3[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 164 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 186 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[5\] GND " "Pin HEX3\[5\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX3[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 164 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 187 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[6\] GND " "Pin HEX3\[6\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX3[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 164 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 188 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[0\] GND " "Pin HEX4\[0\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX4[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 165 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 189 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[1\] GND " "Pin HEX4\[1\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX4[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 165 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 190 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[2\] GND " "Pin HEX4\[2\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX4[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 165 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 191 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[3\] GND " "Pin HEX4\[3\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX4[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 165 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 192 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[4\] GND " "Pin HEX4\[4\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX4[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 165 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 193 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[5\] GND " "Pin HEX4\[5\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX4[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 165 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 194 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[6\] GND " "Pin HEX4\[6\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX4[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 165 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 195 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[0\] GND " "Pin HEX5\[0\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX5[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 166 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 196 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[1\] GND " "Pin HEX5\[1\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX5[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 166 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 197 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[2\] GND " "Pin HEX5\[2\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX5[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 166 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 198 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[3\] GND " "Pin HEX5\[3\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX5[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 166 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 199 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[4\] GND " "Pin HEX5\[4\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX5[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 166 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 200 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[5\] GND " "Pin HEX5\[5\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX5[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 166 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 201 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[6\] GND " "Pin HEX5\[6\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX5[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 166 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 202 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[0\] GND " "Pin HEX6\[0\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX6[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 167 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 203 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[1\] GND " "Pin HEX6\[1\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX6[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 167 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 204 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[2\] GND " "Pin HEX6\[2\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX6[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 167 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 205 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[3\] GND " "Pin HEX6\[3\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX6[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 167 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 206 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[4\] GND " "Pin HEX6\[4\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX6[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 167 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 207 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[5\] GND " "Pin HEX6\[5\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX6[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 167 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 208 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[6\] GND " "Pin HEX6\[6\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX6[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 167 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 209 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[0\] GND " "Pin HEX7\[0\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX7[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 168 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 210 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[1\] GND " "Pin HEX7\[1\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX7[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 168 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 211 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[2\] GND " "Pin HEX7\[2\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX7[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 168 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 212 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[3\] GND " "Pin HEX7\[3\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX7[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 168 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 213 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[4\] GND " "Pin HEX7\[4\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX7[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 168 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 214 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[5\] GND " "Pin HEX7\[5\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX7[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 168 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 215 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[6\] GND " "Pin HEX7\[6\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { HEX7[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 168 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 216 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "UART_CTS GND " "Pin UART_CTS has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { UART_CTS } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 171 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 395 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "UART_TXD GND " "Pin UART_TXD has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { UART_TXD } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 174 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 398 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_SYNC_N GND " "Pin VGA_SYNC_N has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { VGA_SYNC_N } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 402 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "I2C_SCLK GND " "Pin I2C_SCLK has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { I2C_SCLK } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 187 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 404 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[12\] GND " "Pin DRAM_ADDR\[12\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[12] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 253 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CLRRX2CC\[1\] GND " "Pin CLRRX2CC\[1\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { CLRRX2CC[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLRRX2CC\[1\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 384 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CLRRX2CC\[2\] GND " "Pin CLRRX2CC\[2\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { CLRRX2CC[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLRRX2CC\[2\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 385 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CLRRX2CC\[3\] GND " "Pin CLRRX2CC\[3\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { CLRRX2CC[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLRRX2CC\[3\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 386 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CLRRX2CC\[4\] GND " "Pin CLRRX2CC\[4\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { CLRRX2CC[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLRRX2CC\[4\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 387 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CLRRX2CC_EN GND " "Pin CLRRX2CC_EN has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { CLRRX2CC_EN } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLRRX2CC_EN" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 419 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CLRRX2SERTC GND " "Pin CLRRX2SERTC has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { CLRRX2SERTC } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLRRX2SERTC" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 217 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 420 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CLRRX2SERTC_EN GND " "Pin CLRRX2SERTC_EN has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { CLRRX2SERTC_EN } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLRRX2SERTC_EN" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 421 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CLRRX2SERTFG_EN GND " "Pin CLRRX2SERTFG_EN has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { CLRRX2SERTFG_EN } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLRRX2SERTFG_EN" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 220 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 423 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CLRRXCC\[1\] GND " "Pin CLRRXCC\[1\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { CLRRXCC[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLRRXCC\[1\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 221 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 388 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CLRRXCC\[2\] GND " "Pin CLRRXCC\[2\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { CLRRXCC[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLRRXCC\[2\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 221 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 389 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CLRRXCC\[3\] GND " "Pin CLRRXCC\[3\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { CLRRXCC[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLRRXCC\[3\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 221 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 390 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CLRRXCC\[4\] GND " "Pin CLRRXCC\[4\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { CLRRXCC[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLRRXCC\[4\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 221 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 391 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CLRRXCC_EN GND " "Pin CLRRXCC_EN has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { CLRRXCC_EN } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLRRXCC_EN" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 424 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CLRRXSERTC GND " "Pin CLRRXSERTC has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { CLRRXSERTC } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLRRXSERTC" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 428 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CLRRXSERTC_EN GND " "Pin CLRRXSERTC_EN has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { CLRRXSERTC_EN } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLRRXSERTC_EN" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 429 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CLRRXSERTFG_EN GND " "Pin CLRRXSERTFG_EN has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { CLRRXSERTFG_EN } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLRRXSERTFG_EN" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 229 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 431 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "I2C_SDAT VCC " "Pin I2C_SDAT has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 188 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 405 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[0\] VCC " "Pin GPIO\[0\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 292 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[1\] VCC " "Pin GPIO\[1\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 293 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[2\] VCC " "Pin GPIO\[2\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 294 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[3\] VCC " "Pin GPIO\[3\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 295 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[4\] VCC " "Pin GPIO\[4\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 296 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[5\] VCC " "Pin GPIO\[5\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 297 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[6\] VCC " "Pin GPIO\[6\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 298 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[7\] VCC " "Pin GPIO\[7\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 299 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[8\] VCC " "Pin GPIO\[8\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 300 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[9\] VCC " "Pin GPIO\[9\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 301 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[10\] VCC " "Pin GPIO\[10\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 302 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[11\] VCC " "Pin GPIO\[11\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 303 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[12\] VCC " "Pin GPIO\[12\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 304 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[13\] VCC " "Pin GPIO\[13\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 305 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[14\] VCC " "Pin GPIO\[14\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 306 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[15\] VCC " "Pin GPIO\[15\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 307 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[16\] VCC " "Pin GPIO\[16\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 308 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[17\] VCC " "Pin GPIO\[17\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 309 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[18\] VCC " "Pin GPIO\[18\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 310 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[19\] VCC " "Pin GPIO\[19\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 311 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[20\] VCC " "Pin GPIO\[20\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 312 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[21\] VCC " "Pin GPIO\[21\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 313 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[22\] VCC " "Pin GPIO\[22\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 314 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[23\] VCC " "Pin GPIO\[23\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 315 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[24\] VCC " "Pin GPIO\[24\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 316 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[25\] VCC " "Pin GPIO\[25\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 317 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[26\] VCC " "Pin GPIO\[26\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 318 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[27\] VCC " "Pin GPIO\[27\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 319 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[28\] VCC " "Pin GPIO\[28\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 320 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[29\] VCC " "Pin GPIO\[29\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 321 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[30\] VCC " "Pin GPIO\[30\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 322 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[31\] VCC " "Pin GPIO\[31\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 323 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[32\] VCC " "Pin GPIO\[32\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 324 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[33\] VCC " "Pin GPIO\[33\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 325 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[34\] VCC " "Pin GPIO\[34\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 326 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[35\] VCC " "Pin GPIO\[35\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/" { { 0 { 0 ""} 0 327 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1429189142709 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1429189142709 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 11802 "Can't fit design in device" 0 0 "Fitter" 0 -1 1429189142725 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 3 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1214 " "Peak virtual memory: 1214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429189143458 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 16 14:59:03 2015 " "Processing ended: Thu Apr 16 14:59:03 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429189143458 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429189143458 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429189143458 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1429189143458 ""}
