

================================================================
== Vitis HLS Report for 'xFFindMaxRad1_ap_int_32_s'
================================================================
* Date:           Thu Mar 25 14:57:24 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        cornerTracker
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 1.278 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      86|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       0|      86|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       0|   ~0   |    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |and_ln34_1_fu_72_p2    |    and   |   0|  0|   2|           1|           1|
    |and_ln34_fu_66_p2      |    and   |   0|  0|   2|           1|           1|
    |ap_return              |    and   |   0|  0|   2|           1|           1|
    |icmp_ln890_1_fu_48_p2  |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln890_2_fu_54_p2  |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln890_3_fu_60_p2  |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln890_fu_42_p2    |   icmp   |   0|  0|  20|          32|          32|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  86|         131|         131|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-----------+-----+-----+------------+----------------------------+--------------+
|ap_ready   | out |    1| ap_ctrl_hs | xFFindMaxRad1<ap_int<32> > | return value |
|ap_return  | out |    1| ap_ctrl_hs | xFFindMaxRad1<ap_int<32> > | return value |
|t1         |  in |   32|   ap_none  |             t1             |    scalar    |
|m0         |  in |   32|   ap_none  |             m0             |    scalar    |
|m1         |  in |   32|   ap_none  |             m1             |    scalar    |
|m2         |  in |   32|   ap_none  |             m2             |    scalar    |
|b1         |  in |   32|   ap_none  |             b1             |    scalar    |
+-----------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.27>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%b1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %b1"   --->   Operation 2 'read' 'b1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%m2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m2"   --->   Operation 3 'read' 'm2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%m1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m1"   --->   Operation 4 'read' 'm1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%m0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m0"   --->   Operation 5 'read' 'm0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%t1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %t1"   --->   Operation 6 'read' 't1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.99ns)   --->   "%icmp_ln890 = icmp_sgt  i32 %m1_read, i32 %t1_read"   --->   Operation 7 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.99ns)   --->   "%icmp_ln890_1 = icmp_sgt  i32 %m1_read, i32 %m0_read"   --->   Operation 8 'icmp' 'icmp_ln890_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.99ns)   --->   "%icmp_ln890_2 = icmp_sgt  i32 %m1_read, i32 %m2_read"   --->   Operation 9 'icmp' 'icmp_ln890_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.99ns)   --->   "%icmp_ln890_3 = icmp_sgt  i32 %m1_read, i32 %b1_read"   --->   Operation 10 'icmp' 'icmp_ln890_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node and_ln34_2)   --->   "%and_ln34 = and i1 %icmp_ln890, i1 %icmp_ln890_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:34]   --->   Operation 11 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node and_ln34_2)   --->   "%and_ln34_1 = and i1 %icmp_ln890_2, i1 %icmp_ln890_3" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:34]   --->   Operation 12 'and' 'and_ln34_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln34_2 = and i1 %and_ln34_1, i1 %and_ln34" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:34]   --->   Operation 13 'and' 'and_ln34_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ret_ln36 = ret i1 %and_ln34_2" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:36]   --->   Operation 14 'ret' 'ret_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b1_read      (read) [ 00]
m2_read      (read) [ 00]
m1_read      (read) [ 00]
m0_read      (read) [ 00]
t1_read      (read) [ 00]
icmp_ln890   (icmp) [ 00]
icmp_ln890_1 (icmp) [ 00]
icmp_ln890_2 (icmp) [ 00]
icmp_ln890_3 (icmp) [ 00]
and_ln34     (and ) [ 00]
and_ln34_1   (and ) [ 00]
and_ln34_2   (and ) [ 00]
ret_ln36     (ret ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1004" name="b1_read_read_fu_12">
<pin_list>
<pin id="13" dir="0" index="0" bw="32" slack="0"/>
<pin id="14" dir="0" index="1" bw="32" slack="0"/>
<pin id="15" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b1_read/1 "/>
</bind>
</comp>

<comp id="18" class="1004" name="m2_read_read_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="32" slack="0"/>
<pin id="20" dir="0" index="1" bw="32" slack="0"/>
<pin id="21" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m2_read/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="m1_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="32" slack="0"/>
<pin id="26" dir="0" index="1" bw="32" slack="0"/>
<pin id="27" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m1_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="m0_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m0_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="t1_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t1_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="icmp_ln890_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="icmp_ln890_1_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="icmp_ln890_2_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_2/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="icmp_ln890_3_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_3/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="and_ln34_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="and_ln34_1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="and_ln34_2_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34_2/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="16"><net_src comp="10" pin="0"/><net_sink comp="12" pin=0"/></net>

<net id="17"><net_src comp="8" pin="0"/><net_sink comp="12" pin=1"/></net>

<net id="22"><net_src comp="10" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="23"><net_src comp="6" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="28"><net_src comp="10" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="4" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="10" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="2" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="10" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="24" pin="2"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="36" pin="2"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="24" pin="2"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="30" pin="2"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="24" pin="2"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="18" pin="2"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="24" pin="2"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="12" pin="2"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="42" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="48" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="54" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="60" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="72" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="66" pin="2"/><net_sink comp="78" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: xFFindMaxRad1<ap_int<32> > : t1 | {1 }
	Port: xFFindMaxRad1<ap_int<32> > : m0 | {1 }
	Port: xFFindMaxRad1<ap_int<32> > : m1 | {1 }
	Port: xFFindMaxRad1<ap_int<32> > : m2 | {1 }
	Port: xFFindMaxRad1<ap_int<32> > : b1 | {1 }
  - Chain level:
	State 1
		and_ln34 : 1
		and_ln34_1 : 1
		and_ln34_2 : 1
		ret_ln36 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |  icmp_ln890_fu_42  |    0    |    20   |
|   icmp   | icmp_ln890_1_fu_48 |    0    |    20   |
|          | icmp_ln890_2_fu_54 |    0    |    20   |
|          | icmp_ln890_3_fu_60 |    0    |    20   |
|----------|--------------------|---------|---------|
|          |   and_ln34_fu_66   |    0    |    2    |
|    and   |  and_ln34_1_fu_72  |    0    |    2    |
|          |  and_ln34_2_fu_78  |    0    |    2    |
|----------|--------------------|---------|---------|
|          | b1_read_read_fu_12 |    0    |    0    |
|          | m2_read_read_fu_18 |    0    |    0    |
|   read   | m1_read_read_fu_24 |    0    |    0    |
|          | m0_read_read_fu_30 |    0    |    0    |
|          | t1_read_read_fu_36 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    86   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   86   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   86   |
+-----------+--------+--------+
