// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        connect_3_dout,
        connect_3_num_data_valid,
        connect_3_fifo_cap,
        connect_3_empty_n,
        connect_3_read,
        connect_4_din,
        connect_4_num_data_valid,
        connect_4_fifo_cap,
        connect_4_full_n,
        connect_4_write,
        mul36,
        inElem_address0,
        inElem_ce0,
        inElem_q0,
        inElem_address1,
        inElem_ce1,
        inElem_we1,
        inElem_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 20'd1;
parameter    ap_ST_fsm_pp0_stage1 = 20'd2;
parameter    ap_ST_fsm_pp0_stage2 = 20'd4;
parameter    ap_ST_fsm_pp0_stage3 = 20'd8;
parameter    ap_ST_fsm_pp0_stage4 = 20'd16;
parameter    ap_ST_fsm_pp0_stage5 = 20'd32;
parameter    ap_ST_fsm_pp0_stage6 = 20'd64;
parameter    ap_ST_fsm_pp0_stage7 = 20'd128;
parameter    ap_ST_fsm_pp0_stage8 = 20'd256;
parameter    ap_ST_fsm_pp0_stage9 = 20'd512;
parameter    ap_ST_fsm_pp0_stage10 = 20'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 20'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 20'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 20'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 20'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 20'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 20'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 20'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 20'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 20'd524288;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] connect_3_dout;
input  [6:0] connect_3_num_data_valid;
input  [6:0] connect_3_fifo_cap;
input   connect_3_empty_n;
output   connect_3_read;
output  [31:0] connect_4_din;
input  [6:0] connect_4_num_data_valid;
input  [6:0] connect_4_fifo_cap;
input   connect_4_full_n;
output   connect_4_write;
input  [31:0] mul36;
output  [7:0] inElem_address0;
output   inElem_ce0;
input  [7:0] inElem_q0;
output  [7:0] inElem_address1;
output   inElem_ce1;
output   inElem_we1;
output  [7:0] inElem_d1;

reg ap_idle;
reg connect_3_read;
reg[31:0] connect_4_din;
reg connect_4_write;
reg[7:0] inElem_address0;
reg inElem_ce0;
reg[7:0] inElem_address1;
reg inElem_ce1;
reg inElem_we1;
reg[7:0] inElem_d1;

(* fsm_encoding = "none" *) reg   [19:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage19;
reg   [0:0] icmp_ln123_reg_1831;
reg   [0:0] icmp_ln126_reg_1835;
reg   [0:0] or_ln129_reg_1839;
reg    ap_predicate_op331_read_state20;
reg    ap_block_state20_pp0_stage19_iter0;
reg   [0:0] icmp_ln153_reg_1870;
reg   [0:0] icmp_ln153_reg_1870_pp0_iter1_reg;
reg    ap_block_state40_pp0_stage19_iter1;
reg    ap_block_pp0_stage19_subdone;
reg    ap_condition_exit_pp0_iter0_stage19;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    connect_3_blk_n;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_pp0_stage16;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_pp0_stage17;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_pp0_stage18;
wire    ap_block_pp0_stage19;
wire    ap_block_pp0_stage0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg    connect_4_blk_n;
reg   [0:0] icmp_ln153_reg_1870_pp0_iter2_reg;
reg   [31:0] inp_1_reg_720;
reg   [7:0] storemerge_reg_751;
wire   [7:0] inputBuf_q0;
reg   [7:0] reg_765;
reg    ap_predicate_op160_read_state5;
reg    ap_block_state5_pp0_stage4_iter0;
reg    ap_block_state25_pp0_stage4_iter1;
reg    ap_block_pp0_stage4_11001;
wire   [7:0] inputBuf_q1;
reg    ap_predicate_op177_read_state6;
reg    ap_block_state6_pp0_stage5_iter0;
reg    ap_block_state26_pp0_stage5_iter1;
reg    ap_block_pp0_stage5_11001;
reg    ap_predicate_op188_read_state7;
reg    ap_block_state7_pp0_stage6_iter0;
reg    ap_block_state27_pp0_stage6_iter1;
reg    ap_block_pp0_stage6_11001;
reg    ap_predicate_op199_read_state8;
reg    ap_block_state8_pp0_stage7_iter0;
reg    ap_block_state28_pp0_stage7_iter1;
reg    ap_block_pp0_stage7_11001;
reg    ap_predicate_op210_read_state9;
reg    ap_block_state9_pp0_stage8_iter0;
reg    ap_block_state29_pp0_stage8_iter1;
reg    ap_block_pp0_stage8_11001;
reg    ap_predicate_op221_read_state10;
reg    ap_block_state10_pp0_stage9_iter0;
reg    ap_block_state30_pp0_stage9_iter1;
reg    ap_block_pp0_stage9_11001;
reg    ap_predicate_op232_read_state11;
reg    ap_block_state11_pp0_stage10_iter0;
reg    ap_block_state31_pp0_stage10_iter1;
reg    ap_block_pp0_stage10_11001;
reg    ap_predicate_op243_read_state12;
reg    ap_block_state12_pp0_stage11_iter0;
reg    ap_block_state32_pp0_stage11_iter1;
reg    ap_block_pp0_stage11_11001;
reg    ap_predicate_op254_read_state13;
reg    ap_block_state13_pp0_stage12_iter0;
reg    ap_block_state33_pp0_stage12_iter1;
reg    ap_block_pp0_stage12_11001;
reg    ap_predicate_op265_read_state14;
reg    ap_block_state14_pp0_stage13_iter0;
reg    ap_block_state34_pp0_stage13_iter1;
reg    ap_block_pp0_stage13_11001;
reg    ap_predicate_op276_read_state15;
reg    ap_block_state15_pp0_stage14_iter0;
reg    ap_block_state35_pp0_stage14_iter1;
reg    ap_block_pp0_stage14_11001;
reg    ap_predicate_op287_read_state16;
reg    ap_block_state16_pp0_stage15_iter0;
reg    ap_block_state36_pp0_stage15_iter1;
reg    ap_block_pp0_stage15_11001;
reg    ap_predicate_op298_read_state17;
reg    ap_block_state17_pp0_stage16_iter0;
reg    ap_block_state37_pp0_stage16_iter1;
reg    ap_block_pp0_stage16_11001;
reg    ap_predicate_op309_read_state18;
reg    ap_block_state18_pp0_stage17_iter0;
reg    ap_block_state38_pp0_stage17_iter1;
reg    ap_block_pp0_stage17_11001;
reg    ap_predicate_op320_read_state19;
reg    ap_block_state19_pp0_stage18_iter0;
reg    ap_block_state39_pp0_stage18_iter1;
reg    ap_block_pp0_stage18_11001;
reg    ap_block_pp0_stage19_11001;
reg    ap_predicate_op342_read_state21;
reg    ap_block_state21_pp0_stage0_iter1;
reg    ap_block_state41_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg    ap_predicate_op352_read_state22;
reg    ap_block_state22_pp0_stage1_iter1;
reg    ap_block_state42_pp0_stage1_iter2;
reg    ap_block_pp0_stage1_11001;
reg    ap_predicate_op100_read_state3;
reg    ap_block_state3_pp0_stage2_iter0;
reg    ap_block_state43_pp0_stage2_iter2;
reg    ap_block_pp0_stage2_11001;
reg   [31:0] inp_5_reg_1825;
wire   [0:0] icmp_ln123_fu_822_p2;
reg   [0:0] icmp_ln123_reg_1831_pp0_iter1_reg;
wire   [0:0] icmp_ln126_fu_833_p2;
reg   [0:0] icmp_ln126_reg_1835_pp0_iter1_reg;
wire   [0:0] or_ln129_fu_851_p2;
wire   [31:0] inp_6_fu_857_p2;
wire   [0:0] icmp_ln145_fu_869_p2;
reg   [0:0] icmp_ln145_reg_1849;
wire   [31:0] inp_i_4_fu_880_p2;
reg   [31:0] inp_i_4_reg_1853;
wire   [7:0] empty_fu_929_p1;
reg   [7:0] empty_reg_1864;
wire   [0:0] icmp_ln153_fu_949_p2;
wire   [11:0] thr_add38_fu_996_p2;
reg   [11:0] thr_add38_reg_1874;
wire   [9:0] empty_187_fu_1002_p1;
reg   [9:0] empty_187_reg_1879;
wire   [0:0] icmp_ln163_fu_1012_p2;
reg   [0:0] icmp_ln163_reg_1884;
wire   [0:0] icmp_ln166_fu_1032_p2;
reg   [0:0] icmp_ln166_reg_1888;
wire   [0:0] icmp_ln169_fu_1057_p2;
reg   [0:0] icmp_ln169_reg_1892;
wire   [31:0] oy_1_fu_1081_p2;
reg   [31:0] oy_1_reg_1896;
reg    ap_predicate_op145_read_state4;
reg    ap_block_state4_pp0_stage3_iter0;
reg    ap_block_state44_pp0_stage3_iter2;
reg    ap_block_pp0_stage3_11001;
wire   [13:0] thr_mul39_fu_1111_p2;
reg   [13:0] thr_mul39_reg_1907;
reg   [13:0] thr_mul39_reg_1907_pp0_iter1_reg;
wire   [31:0] inp_7_fu_1122_p3;
wire   [11:0] mul71_fu_1170_p2;
reg   [11:0] mul71_reg_1941;
wire   [7:0] trunc_ln137_19_fu_1426_p1;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage3_subdone;
reg   [13:0] inputBuf_address0;
reg    inputBuf_ce0;
reg    inputBuf_we0;
reg   [7:0] inputBuf_d0;
reg   [13:0] inputBuf_address1;
reg    inputBuf_ce1;
reg    inputBuf_we1;
reg   [31:0] ap_phi_reg_pp0_iter0_inp_1_reg_720;
reg   [31:0] ap_phi_reg_pp0_iter0_inp_4_reg_732;
wire   [7:0] ap_phi_reg_pp0_iter0_storemerge_reg_751;
reg   [7:0] ap_phi_reg_pp0_iter1_storemerge_reg_751;
wire   [63:0] zext_ln141_fu_1176_p1;
wire   [63:0] zext_ln141_1_fu_1196_p1;
wire   [63:0] zext_ln141_2_fu_1211_p1;
wire   [63:0] zext_ln141_3_fu_1226_p1;
wire   [63:0] zext_ln141_4_fu_1241_p1;
wire   [63:0] zext_ln141_5_fu_1256_p1;
wire   [63:0] zext_ln141_6_fu_1271_p1;
wire   [63:0] zext_ln141_7_fu_1286_p1;
wire   [63:0] zext_ln141_8_fu_1301_p1;
wire   [63:0] zext_ln141_9_fu_1316_p1;
wire   [63:0] zext_ln141_10_fu_1331_p1;
wire   [63:0] zext_ln141_11_fu_1346_p1;
wire   [63:0] zext_ln141_12_fu_1361_p1;
wire   [63:0] zext_ln141_13_fu_1376_p1;
wire   [63:0] zext_ln141_14_fu_1391_p1;
wire   [63:0] zext_ln141_15_fu_1406_p1;
wire   [63:0] zext_ln141_16_fu_1421_p1;
wire   [63:0] zext_ln141_17_fu_1435_p1;
wire   [63:0] zext_ln141_18_fu_1445_p1;
wire   [63:0] zext_ln141_19_fu_1455_p1;
wire   [63:0] zext_ln159_fu_1460_p1;
wire   [63:0] zext_ln159_1_fu_1469_p1;
wire   [63:0] zext_ln159_2_fu_1484_p1;
wire   [63:0] zext_ln159_3_fu_1499_p1;
wire   [63:0] zext_ln159_4_fu_1514_p1;
wire   [63:0] zext_ln159_5_fu_1529_p1;
wire   [63:0] zext_ln159_6_fu_1544_p1;
wire   [63:0] zext_ln159_7_fu_1559_p1;
wire   [63:0] zext_ln159_8_fu_1574_p1;
wire   [63:0] zext_ln159_9_fu_1589_p1;
wire   [63:0] zext_ln159_10_fu_1604_p1;
wire   [63:0] zext_ln159_11_fu_1619_p1;
wire   [63:0] zext_ln159_12_fu_1634_p1;
wire   [63:0] zext_ln159_13_fu_1649_p1;
wire   [63:0] zext_ln159_14_fu_1664_p1;
wire   [63:0] zext_ln159_15_fu_1679_p1;
wire   [63:0] zext_ln159_16_fu_1694_p1;
wire   [63:0] zext_ln159_17_fu_1709_p1;
wire   [63:0] zext_ln159_18_fu_1724_p1;
wire   [63:0] zext_ln159_19_fu_1739_p1;
reg   [31:0] i_fu_184;
wire   [31:0] i_11_fu_827_p2;
wire    ap_loop_init;
reg   [31:0] oy_fu_188;
wire   [31:0] oy_2_fu_1130_p3;
reg   [31:0] ox_fu_192;
wire   [31:0] ox_1_fu_1051_p2;
reg   [31:0] ky_fu_196;
wire   [31:0] ky_1_fu_1026_p2;
reg   [31:0] inp_i_fu_200;
wire   [31:0] inp_i_5_fu_937_p3;
reg   [31:0] inp_fu_204;
reg   [31:0] kx_fu_208;
wire   [31:0] kx_1_fu_1006_p2;
reg   [31:0] inp_j_fu_212;
wire   [31:0] inp_j_3_fu_863_p2;
wire  signed [31:0] sext_ln159_fu_1474_p1;
reg    ap_block_pp0_stage4_01001;
wire  signed [31:0] sext_ln159_1_fu_1489_p1;
reg    ap_block_pp0_stage5_01001;
wire  signed [31:0] sext_ln159_2_fu_1504_p1;
reg    ap_block_pp0_stage6_01001;
wire  signed [31:0] sext_ln159_3_fu_1519_p1;
reg    ap_block_pp0_stage7_01001;
wire  signed [31:0] sext_ln159_4_fu_1534_p1;
reg    ap_block_pp0_stage8_01001;
wire  signed [31:0] sext_ln159_5_fu_1549_p1;
reg    ap_block_pp0_stage9_01001;
wire  signed [31:0] sext_ln159_6_fu_1564_p1;
reg    ap_block_pp0_stage10_01001;
wire  signed [31:0] sext_ln159_7_fu_1579_p1;
reg    ap_block_pp0_stage11_01001;
wire  signed [31:0] sext_ln159_8_fu_1594_p1;
reg    ap_block_pp0_stage12_01001;
wire  signed [31:0] sext_ln159_9_fu_1609_p1;
reg    ap_block_pp0_stage13_01001;
wire  signed [31:0] sext_ln159_10_fu_1624_p1;
reg    ap_block_pp0_stage14_01001;
wire  signed [31:0] sext_ln159_11_fu_1639_p1;
reg    ap_block_pp0_stage15_01001;
wire  signed [31:0] sext_ln159_12_fu_1654_p1;
reg    ap_block_pp0_stage16_01001;
wire  signed [31:0] sext_ln159_13_fu_1669_p1;
reg    ap_block_pp0_stage17_01001;
wire  signed [31:0] sext_ln159_14_fu_1684_p1;
reg    ap_block_pp0_stage18_01001;
wire  signed [31:0] sext_ln159_15_fu_1699_p1;
reg    ap_block_pp0_stage19_01001;
wire  signed [31:0] sext_ln159_16_fu_1714_p1;
reg    ap_block_pp0_stage0_01001;
wire  signed [31:0] sext_ln159_17_fu_1729_p1;
reg    ap_block_pp0_stage1_01001;
wire  signed [31:0] sext_ln159_18_fu_1744_p1;
reg    ap_block_pp0_stage2_01001;
wire  signed [31:0] sext_ln159_19_fu_1749_p1;
reg    ap_block_pp0_stage3_01001;
wire   [7:0] trunc_ln137_fu_924_p1;
wire   [7:0] trunc_ln137_1_fu_1092_p1;
wire   [7:0] trunc_ln137_2_fu_1147_p1;
wire   [7:0] trunc_ln137_3_fu_1186_p1;
wire   [7:0] trunc_ln137_4_fu_1201_p1;
wire   [7:0] trunc_ln137_5_fu_1216_p1;
wire   [7:0] trunc_ln137_6_fu_1231_p1;
wire   [7:0] trunc_ln137_7_fu_1246_p1;
wire   [7:0] trunc_ln137_8_fu_1261_p1;
wire   [7:0] trunc_ln137_9_fu_1276_p1;
wire   [7:0] trunc_ln137_10_fu_1291_p1;
wire   [7:0] trunc_ln137_11_fu_1306_p1;
wire   [7:0] trunc_ln137_12_fu_1321_p1;
wire   [7:0] trunc_ln137_13_fu_1336_p1;
wire   [7:0] trunc_ln137_14_fu_1351_p1;
wire   [7:0] trunc_ln137_15_fu_1366_p1;
wire   [7:0] trunc_ln137_16_fu_1381_p1;
wire   [7:0] trunc_ln137_17_fu_1396_p1;
wire   [7:0] trunc_ln137_18_fu_1411_p1;
wire   [0:0] icmp_ln129_fu_839_p2;
wire   [0:0] icmp_ln129_1_fu_845_p2;
wire   [0:0] icmp_ln148_fu_932_p2;
wire   [9:0] trunc_ln123_3_fu_920_p1;
wire   [9:0] trunc_ln123_2_fu_916_p1;
wire   [9:0] tmp_fu_958_p2;
wire   [7:0] empty_186_fu_964_p1;
wire   [11:0] p_shl5_fu_968_p3;
wire   [11:0] p_shl6_fu_976_p3;
wire   [11:0] trunc_ln123_fu_908_p1;
wire   [11:0] tmp17_fu_984_p2;
wire   [11:0] tmp1_fu_990_p2;
wire   [11:0] trunc_ln123_1_fu_912_p1;
wire   [13:0] p_shl3_fu_1097_p3;
wire   [13:0] p_shl4_fu_1104_p3;
wire   [0:0] icmp_ln172_fu_1117_p2;
wire   [9:0] p_shl2_cast_fu_1159_p3;
wire   [11:0] p_shl_cast_fu_1152_p3;
wire   [11:0] p_shl2_cast_cast_fu_1166_p1;
wire   [11:0] or_ln141_fu_1191_p2;
wire   [11:0] or_ln141_1_fu_1206_p2;
wire   [11:0] or_ln141_2_fu_1221_p2;
wire   [11:0] add_ln141_fu_1236_p2;
wire   [11:0] add_ln141_1_fu_1251_p2;
wire   [11:0] add_ln141_2_fu_1266_p2;
wire   [11:0] add_ln141_3_fu_1281_p2;
wire   [11:0] add_ln141_4_fu_1296_p2;
wire   [11:0] add_ln141_5_fu_1311_p2;
wire   [11:0] add_ln141_6_fu_1326_p2;
wire   [11:0] add_ln141_7_fu_1341_p2;
wire   [11:0] add_ln141_8_fu_1356_p2;
wire   [11:0] add_ln141_9_fu_1371_p2;
wire   [11:0] add_ln141_10_fu_1386_p2;
wire   [11:0] add_ln141_11_fu_1401_p2;
wire   [11:0] add_ln141_12_fu_1416_p2;
wire   [11:0] add_ln141_13_fu_1430_p2;
wire   [11:0] add_ln141_14_fu_1440_p2;
wire   [11:0] add_ln141_15_fu_1450_p2;
wire   [13:0] or_ln159_fu_1464_p2;
wire   [13:0] or_ln159_1_fu_1479_p2;
wire   [13:0] or_ln159_2_fu_1494_p2;
wire   [13:0] add_ln159_fu_1509_p2;
wire   [13:0] add_ln159_1_fu_1524_p2;
wire   [13:0] add_ln159_2_fu_1539_p2;
wire   [13:0] add_ln159_3_fu_1554_p2;
wire   [13:0] add_ln159_4_fu_1569_p2;
wire   [13:0] add_ln159_5_fu_1584_p2;
wire   [13:0] add_ln159_6_fu_1599_p2;
wire   [13:0] add_ln159_7_fu_1614_p2;
wire   [13:0] add_ln159_8_fu_1629_p2;
wire   [13:0] add_ln159_9_fu_1644_p2;
wire   [13:0] add_ln159_10_fu_1659_p2;
wire   [13:0] add_ln159_11_fu_1674_p2;
wire   [13:0] add_ln159_12_fu_1689_p2;
wire   [13:0] add_ln159_13_fu_1704_p2;
wire   [13:0] add_ln159_14_fu_1719_p2;
wire   [13:0] add_ln159_15_fu_1734_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter1_stage3;
reg    ap_idle_pp0_0to0;
reg   [19:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to2;
reg    ap_done_pending_pp0;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp0_stage8_subdone;
reg    ap_block_pp0_stage9_subdone;
reg    ap_block_pp0_stage10_subdone;
reg    ap_block_pp0_stage11_subdone;
reg    ap_block_pp0_stage12_subdone;
reg    ap_block_pp0_stage13_subdone;
reg    ap_block_pp0_stage14_subdone;
reg    ap_block_pp0_stage15_subdone;
reg    ap_block_pp0_stage16_subdone;
reg    ap_block_pp0_stage17_subdone;
reg    ap_block_pp0_stage18_subdone;
reg    ap_block_pp0;
reg    ap_predicate_op171_store_state5;
reg    ap_enable_operation_171;
reg    ap_enable_state5_pp0_iter0_stage4;
reg    ap_predicate_op185_store_state6;
reg    ap_enable_operation_185;
reg    ap_enable_state6_pp0_iter0_stage5;
reg    ap_predicate_op196_store_state7;
reg    ap_enable_operation_196;
reg    ap_enable_state7_pp0_iter0_stage6;
reg    ap_predicate_op207_store_state8;
reg    ap_enable_operation_207;
reg    ap_enable_state8_pp0_iter0_stage7;
reg    ap_predicate_op218_store_state9;
reg    ap_enable_operation_218;
reg    ap_enable_state9_pp0_iter0_stage8;
reg    ap_predicate_op229_store_state10;
reg    ap_enable_operation_229;
reg    ap_enable_state10_pp0_iter0_stage9;
reg    ap_predicate_op240_store_state11;
reg    ap_enable_operation_240;
reg    ap_enable_state11_pp0_iter0_stage10;
reg    ap_predicate_op251_store_state12;
reg    ap_enable_operation_251;
reg    ap_enable_state12_pp0_iter0_stage11;
reg    ap_predicate_op262_store_state13;
reg    ap_enable_operation_262;
reg    ap_enable_state13_pp0_iter0_stage12;
reg    ap_predicate_op273_store_state14;
reg    ap_enable_operation_273;
reg    ap_enable_state14_pp0_iter0_stage13;
reg    ap_predicate_op284_store_state15;
reg    ap_enable_operation_284;
reg    ap_enable_state15_pp0_iter0_stage14;
reg    ap_predicate_op295_store_state16;
reg    ap_enable_operation_295;
reg    ap_enable_state16_pp0_iter0_stage15;
reg    ap_predicate_op306_store_state17;
reg    ap_enable_operation_306;
reg    ap_enable_state17_pp0_iter0_stage16;
reg    ap_predicate_op317_store_state18;
reg    ap_enable_operation_317;
reg    ap_enable_state18_pp0_iter0_stage17;
reg    ap_predicate_op328_store_state19;
reg    ap_enable_operation_328;
reg    ap_enable_state19_pp0_iter0_stage18;
reg    ap_predicate_op339_store_state20;
reg    ap_enable_operation_339;
reg    ap_enable_state20_pp0_iter0_stage19;
reg    ap_predicate_op350_store_state21;
reg    ap_enable_operation_350;
reg    ap_enable_state21_pp0_iter1_stage0;
reg    ap_predicate_op359_store_state22;
reg    ap_enable_operation_359;
reg    ap_enable_state22_pp0_iter1_stage1;
reg    ap_predicate_op366_store_state23;
reg    ap_enable_operation_366;
reg    ap_enable_state23_pp0_iter1_stage2;
reg    ap_predicate_op370_store_state23;
reg    ap_enable_operation_370;
reg    ap_enable_operation_373;
reg    ap_enable_state24_pp0_iter1_stage3;
reg    ap_enable_operation_378;
reg    ap_enable_state25_pp0_iter1_stage4;
reg    ap_enable_operation_377;
reg    ap_enable_operation_381;
reg    ap_enable_operation_385;
reg    ap_enable_operation_388;
reg    ap_enable_state26_pp0_iter1_stage5;
reg    ap_enable_operation_392;
reg    ap_enable_operation_395;
reg    ap_enable_state27_pp0_iter1_stage6;
reg    ap_enable_operation_399;
reg    ap_enable_operation_402;
reg    ap_enable_state28_pp0_iter1_stage7;
reg    ap_enable_operation_406;
reg    ap_enable_operation_409;
reg    ap_enable_state29_pp0_iter1_stage8;
reg    ap_enable_operation_413;
reg    ap_enable_operation_416;
reg    ap_enable_state30_pp0_iter1_stage9;
reg    ap_enable_operation_420;
reg    ap_enable_operation_423;
reg    ap_enable_state31_pp0_iter1_stage10;
reg    ap_enable_operation_427;
reg    ap_enable_operation_430;
reg    ap_enable_state32_pp0_iter1_stage11;
reg    ap_enable_operation_434;
reg    ap_enable_operation_437;
reg    ap_enable_state33_pp0_iter1_stage12;
reg    ap_enable_operation_441;
reg    ap_enable_operation_444;
reg    ap_enable_state34_pp0_iter1_stage13;
reg    ap_enable_operation_448;
reg    ap_enable_operation_451;
reg    ap_enable_state35_pp0_iter1_stage14;
reg    ap_enable_operation_455;
reg    ap_enable_operation_458;
reg    ap_enable_state36_pp0_iter1_stage15;
reg    ap_enable_operation_462;
reg    ap_enable_operation_465;
reg    ap_enable_state37_pp0_iter1_stage16;
reg    ap_enable_operation_469;
reg    ap_enable_operation_472;
reg    ap_enable_state38_pp0_iter1_stage17;
reg    ap_enable_operation_476;
reg    ap_enable_operation_479;
reg    ap_enable_state39_pp0_iter1_stage18;
reg    ap_enable_operation_483;
reg    ap_enable_operation_486;
reg    ap_enable_state40_pp0_iter1_stage19;
reg    ap_enable_operation_490;
reg    ap_enable_operation_493;
reg    ap_enable_state41_pp0_iter2_stage0;
reg    ap_enable_operation_497;
reg    ap_enable_operation_504;
reg    ap_enable_state42_pp0_iter2_stage1;
reg    ap_enable_operation_508;
reg    ap_enable_operation_511;
reg    ap_enable_state43_pp0_iter2_stage2;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 20'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 i_fu_184 = 32'd0;
#0 oy_fu_188 = 32'd0;
#0 ox_fu_192 = 32'd0;
#0 ky_fu_196 = 32'd0;
#0 inp_i_fu_200 = 32'd0;
#0 inp_fu_204 = 32'd0;
#0 kx_fu_208 = 32'd0;
#0 inp_j_fu_212 = 32'd0;
#0 ap_done_reg = 1'b0;
end

LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 10500 ),
    .AddressWidth( 14 ))
inputBuf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_address0),
    .ce0(inputBuf_ce0),
    .we0(inputBuf_we0),
    .d0(inputBuf_d0),
    .q0(inputBuf_q0),
    .address1(inputBuf_address1),
    .ce1(inputBuf_ce1),
    .we1(inputBuf_we1),
    .d1(inElem_q0),
    .q1(inputBuf_q1)
);

LeNet_wrapper_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage19),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage19)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage19_subdone) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage19_subdone) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage3))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln126_fu_833_p2 == 1'd0) & (icmp_ln123_fu_822_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter0_inp_1_reg_720 <= inp_fu_204;
    end else if ((((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln145_fu_869_p2 == 1'd0) & (icmp_ln126_fu_833_p2 == 1'd1) & (icmp_ln123_fu_822_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln145_fu_869_p2 == 1'd1) & (icmp_ln126_fu_833_p2 == 1'd1) & (icmp_ln123_fu_822_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        ap_phi_reg_pp0_iter0_inp_1_reg_720 <= inp_6_fu_857_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln169_fu_1057_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln166_fu_1032_p2 == 1'd1) & (icmp_ln163_fu_1012_p2 == 1'd1) & (icmp_ln153_fu_949_p2 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln166_fu_1032_p2 == 1'd0) & (icmp_ln163_fu_1012_p2 == 1'd1) & (icmp_ln153_fu_949_p2 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln163_fu_1012_p2 == 1'd0) & (icmp_ln153_fu_949_p2 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln153_fu_949_p2 == 1'd0) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        ap_phi_reg_pp0_iter0_inp_4_reg_732 <= ap_phi_reg_pp0_iter0_inp_1_reg_720;
    end else if (((icmp_ln153_reg_1870 == 1'd1) & (icmp_ln169_reg_1892 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln166_reg_1888 == 1'd1) & (icmp_ln163_reg_1884 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter0_inp_4_reg_732 <= inp_7_fu_1122_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_storemerge_reg_751 <= trunc_ln137_19_fu_1426_p1;
    end else if (((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        ap_phi_reg_pp0_iter1_storemerge_reg_751 <= ap_phi_reg_pp0_iter0_storemerge_reg_751;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        i_fu_184 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln123_fu_822_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        i_fu_184 <= i_11_fu_827_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        inp_fu_204 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        inp_fu_204 <= ap_phi_reg_pp0_iter0_inp_4_reg_732;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        inp_i_fu_200 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln145_reg_1849 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        inp_i_fu_200 <= inp_i_5_fu_937_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln145_fu_869_p2 == 1'd1) & (icmp_ln126_fu_833_p2 == 1'd1) & (icmp_ln123_fu_822_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1)))) begin
        inp_j_fu_212 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln145_fu_869_p2 == 1'd0) & (icmp_ln126_fu_833_p2 == 1'd1) & (icmp_ln123_fu_822_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        inp_j_fu_212 <= inp_j_3_fu_863_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln163_fu_1012_p2 == 1'd0) & (icmp_ln153_fu_949_p2 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        kx_fu_208 <= kx_1_fu_1006_p2;
    end else if ((((icmp_ln169_fu_1057_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln166_fu_1032_p2 == 1'd1) & (icmp_ln163_fu_1012_p2 == 1'd1) & (icmp_ln153_fu_949_p2 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln153_reg_1870 == 1'd1) & (icmp_ln169_reg_1892 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln166_reg_1888 == 1'd1) & (icmp_ln163_reg_1884 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln166_fu_1032_p2 == 1'd0) & (icmp_ln163_fu_1012_p2 == 1'd1) & (icmp_ln153_fu_949_p2 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1)))) begin
        kx_fu_208 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln166_fu_1032_p2 == 1'd1) & (icmp_ln163_fu_1012_p2 == 1'd1) & (icmp_ln153_fu_949_p2 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1)))) begin
        ky_fu_196 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln166_fu_1032_p2 == 1'd0) & (icmp_ln163_fu_1012_p2 == 1'd1) & (icmp_ln153_fu_949_p2 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ky_fu_196 <= ky_1_fu_1026_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1)) | ((icmp_ln169_fu_1057_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln166_fu_1032_p2 == 1'd1) & (icmp_ln163_fu_1012_p2 == 1'd1) & (icmp_ln153_fu_949_p2 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        ox_fu_192 <= 32'd0;
    end else if (((icmp_ln169_fu_1057_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln166_fu_1032_p2 == 1'd1) & (icmp_ln163_fu_1012_p2 == 1'd1) & (icmp_ln153_fu_949_p2 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ox_fu_192 <= ox_1_fu_1051_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        oy_fu_188 <= 32'd0;
    end else if (((icmp_ln153_reg_1870 == 1'd1) & (icmp_ln169_reg_1892 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln166_reg_1888 == 1'd1) & (icmp_ln163_reg_1884 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        oy_fu_188 <= oy_2_fu_1130_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_765 <= inputBuf_q1;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        reg_765 <= inputBuf_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        empty_187_reg_1879 <= empty_187_fu_1002_p1;
        empty_reg_1864 <= empty_fu_929_p1;
        icmp_ln153_reg_1870 <= icmp_ln153_fu_949_p2;
        icmp_ln153_reg_1870_pp0_iter1_reg <= icmp_ln153_reg_1870;
        icmp_ln153_reg_1870_pp0_iter2_reg <= icmp_ln153_reg_1870_pp0_iter1_reg;
        icmp_ln163_reg_1884 <= icmp_ln163_fu_1012_p2;
        icmp_ln166_reg_1888 <= icmp_ln166_fu_1032_p2;
        icmp_ln169_reg_1892 <= icmp_ln169_fu_1057_p2;
        oy_1_reg_1896 <= oy_1_fu_1081_p2;
        thr_add38_reg_1874 <= thr_add38_fu_996_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        icmp_ln123_reg_1831 <= icmp_ln123_fu_822_p2;
        icmp_ln123_reg_1831_pp0_iter1_reg <= icmp_ln123_reg_1831;
        icmp_ln126_reg_1835 <= icmp_ln126_fu_833_p2;
        icmp_ln126_reg_1835_pp0_iter1_reg <= icmp_ln126_reg_1835;
        icmp_ln145_reg_1849 <= icmp_ln145_fu_869_p2;
        inp_5_reg_1825 <= inp_fu_204;
        inp_i_4_reg_1853 <= inp_i_4_fu_880_p2;
        or_ln129_reg_1839 <= or_ln129_fu_851_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        inp_1_reg_720 <= ap_phi_reg_pp0_iter0_inp_1_reg_720;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul71_reg_1941[11 : 2] <= mul71_fu_1170_p2[11 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        storemerge_reg_751 <= ap_phi_reg_pp0_iter1_storemerge_reg_751;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        thr_mul39_reg_1907[13 : 2] <= thr_mul39_fu_1111_p2[13 : 2];
        thr_mul39_reg_1907_pp0_iter1_reg[13 : 2] <= thr_mul39_reg_1907[13 : 2];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage19_subdone) & (icmp_ln123_reg_1831 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        ap_condition_exit_pp0_iter0_stage19 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage19 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone) & (icmp_ln123_reg_1831_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_condition_exit_pp0_iter1_stage3 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (~((ap_loop_exit_ready_pp0_iter1_reg == 1'b0) & (ap_loop_exit_ready == 1'b0))) begin
        ap_done_pending_pp0 = 1'b1;
    end else begin
        ap_done_pending_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage19_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage19) & (ap_predicate_op331_read_state20 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 
    == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 
    == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 
    1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        connect_3_blk_n = connect_3_empty_n;
    end else begin
        connect_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op145_read_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_predicate_op100_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op352_read_state22 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op342_read_state21 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_predicate_op331_read_state20 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_predicate_op320_read_state19 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_predicate_op309_read_state18 == 1'b1) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_predicate_op298_read_state17 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_predicate_op287_read_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_predicate_op276_read_state15 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_predicate_op265_read_state14 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_predicate_op254_read_state13 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_predicate_op243_read_state12 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_predicate_op232_read_state11 
    == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_predicate_op221_read_state10 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_predicate_op210_read_state9 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_predicate_op199_read_state8 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_predicate_op188_read_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_predicate_op177_read_state6 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_predicate_op160_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        connect_3_read = 1'b1;
    end else begin
        connect_3_read = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage15)) | ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln153_reg_1870_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        connect_4_blk_n = connect_4_full_n;
    end else begin
        connect_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln153_reg_1870_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        connect_4_din = sext_ln159_19_fu_1749_p1;
    end else if (((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage2_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        connect_4_din = sext_ln159_18_fu_1744_p1;
    end else if (((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        connect_4_din = sext_ln159_17_fu_1729_p1;
    end else if (((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        connect_4_din = sext_ln159_16_fu_1714_p1;
    end else if (((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage19_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        connect_4_din = sext_ln159_15_fu_1699_p1;
    end else if (((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage18_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        connect_4_din = sext_ln159_14_fu_1684_p1;
    end else if (((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage17_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        connect_4_din = sext_ln159_13_fu_1669_p1;
    end else if (((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage16_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        connect_4_din = sext_ln159_12_fu_1654_p1;
    end else if (((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage15_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        connect_4_din = sext_ln159_11_fu_1639_p1;
    end else if (((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage14_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        connect_4_din = sext_ln159_10_fu_1624_p1;
    end else if (((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage13_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        connect_4_din = sext_ln159_9_fu_1609_p1;
    end else if (((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage12_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        connect_4_din = sext_ln159_8_fu_1594_p1;
    end else if (((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage11_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        connect_4_din = sext_ln159_7_fu_1579_p1;
    end else if (((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage10_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        connect_4_din = sext_ln159_6_fu_1564_p1;
    end else if (((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage9_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        connect_4_din = sext_ln159_5_fu_1549_p1;
    end else if (((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage8_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        connect_4_din = sext_ln159_4_fu_1534_p1;
    end else if (((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage7_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        connect_4_din = sext_ln159_3_fu_1519_p1;
    end else if (((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        connect_4_din = sext_ln159_2_fu_1504_p1;
    end else if (((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage5_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        connect_4_din = sext_ln159_1_fu_1489_p1;
    end else if (((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage4_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        connect_4_din = sext_ln159_fu_1474_p1;
    end else begin
        connect_4_din = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln153_reg_1870_pp0_iter1_reg == 
    1'd1) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln153_reg_1870_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        connect_4_write = 1'b1;
    end else begin
        connect_4_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        inElem_address0 = 64'd18;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inElem_address0 = 64'd17;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        inElem_address0 = 64'd16;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        inElem_address0 = 64'd15;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        inElem_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        inElem_address0 = 64'd13;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        inElem_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        inElem_address0 = 64'd11;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        inElem_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        inElem_address0 = 64'd9;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        inElem_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        inElem_address0 = 64'd7;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        inElem_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        inElem_address0 = 64'd5;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        inElem_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        inElem_address0 = 64'd3;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        inElem_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        inElem_address0 = 64'd1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        inElem_address0 = 64'd0;
    end else begin
        inElem_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        inElem_address1 = 64'd19;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        inElem_address1 = 64'd18;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage19) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)))) begin
        inElem_address1 = 64'd17;
    end else if ((((1'b0 == ap_block_pp0_stage18) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage18) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)))) begin
        inElem_address1 = 64'd16;
    end else if ((((1'b0 == ap_block_pp0_stage17) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage17) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)))) begin
        inElem_address1 = 64'd15;
    end else if ((((1'b0 == ap_block_pp0_stage16) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage16) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        inElem_address1 = 64'd14;
    end else if ((((1'b0 == ap_block_pp0_stage15) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage15) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        inElem_address1 = 64'd13;
    end else if ((((1'b0 == ap_block_pp0_stage14) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage14) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        inElem_address1 = 64'd12;
    end else if ((((1'b0 == ap_block_pp0_stage13) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage13) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        inElem_address1 = 64'd11;
    end else if ((((1'b0 == ap_block_pp0_stage12) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage12) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        inElem_address1 = 64'd10;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage11) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        inElem_address1 = 64'd9;
    end else if ((((1'b0 == ap_block_pp0_stage10) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage10) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        inElem_address1 = 64'd8;
    end else if ((((1'b0 == ap_block_pp0_stage9) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage9) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        inElem_address1 = 64'd7;
    end else if ((((1'b0 == ap_block_pp0_stage8) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage8) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        inElem_address1 = 64'd6;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage7) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        inElem_address1 = 64'd5;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage6) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        inElem_address1 = 64'd4;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage5) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        inElem_address1 = 64'd3;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage4) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        inElem_address1 = 64'd2;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage3) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        inElem_address1 = 64'd1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        inElem_address1 = 64'd0;
    end else begin
        inElem_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & 
    (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        inElem_ce0 = 1'b1;
    end else begin
        inElem_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 
    == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage19_11001) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage19_11001) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage18_11001) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 
    1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage17_11001) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage16_11001) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 
    1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage15_11001) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage14_11001) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage13_11001) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 
    1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage12_11001) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage11_11001) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 
    1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage10_11001) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage9_11001) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage8_11001) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & 
    (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage7_11001) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage6_11001) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage5_11001) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage4_11001) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        inElem_ce1 = 1'b1;
    end else begin
        inElem_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        inElem_d1 = storemerge_reg_751;
    end else if (((1'b0 == ap_block_pp0_stage0) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inElem_d1 = trunc_ln137_18_fu_1411_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        inElem_d1 = trunc_ln137_17_fu_1396_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        inElem_d1 = trunc_ln137_16_fu_1381_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        inElem_d1 = trunc_ln137_15_fu_1366_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        inElem_d1 = trunc_ln137_14_fu_1351_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        inElem_d1 = trunc_ln137_13_fu_1336_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        inElem_d1 = trunc_ln137_12_fu_1321_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        inElem_d1 = trunc_ln137_11_fu_1306_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        inElem_d1 = trunc_ln137_10_fu_1291_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        inElem_d1 = trunc_ln137_9_fu_1276_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        inElem_d1 = trunc_ln137_8_fu_1261_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        inElem_d1 = trunc_ln137_7_fu_1246_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        inElem_d1 = trunc_ln137_6_fu_1231_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        inElem_d1 = trunc_ln137_5_fu_1216_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        inElem_d1 = trunc_ln137_4_fu_1201_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        inElem_d1 = trunc_ln137_3_fu_1186_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        inElem_d1 = trunc_ln137_2_fu_1147_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        inElem_d1 = trunc_ln137_1_fu_1092_p1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage19) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15) 
    & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10) & (or_ln129_reg_1839 == 1'd1) 
    & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 
    == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        inElem_d1 = 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage2) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        inElem_d1 = trunc_ln137_fu_924_p1;
    end else begin
        inElem_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln126_reg_1835_pp0_iter1_reg == 1'd1) & (icmp_ln123_reg_1831_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) 
    & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage19_11001) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage19_11001) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage18_11001) & (or_ln129_reg_1839 
    == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage17_11001) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage16_11001) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (or_ln129_reg_1839 
    == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage15_11001) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage14_11001) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage13_11001) & (or_ln129_reg_1839 
    == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage12_11001) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage11_11001) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (or_ln129_reg_1839 
    == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage10_11001) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage9_11001) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage8_11001) & (or_ln129_reg_1839 == 1'd0) 
    & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage7_11001) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage6_11001) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 
    == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage5_11001) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (or_ln129_reg_1839 == 1'd1) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage4_11001) & (or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        inElem_we1 = 1'b1;
    end else begin
        inElem_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        inputBuf_address0 = zext_ln159_1_fu_1469_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        inputBuf_address0 = zext_ln141_19_fu_1455_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        inputBuf_address0 = zext_ln141_17_fu_1435_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_address0 = zext_ln141_16_fu_1421_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        inputBuf_address0 = zext_ln141_15_fu_1406_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        inputBuf_address0 = zext_ln141_14_fu_1391_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        inputBuf_address0 = zext_ln141_13_fu_1376_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        inputBuf_address0 = zext_ln141_12_fu_1361_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        inputBuf_address0 = zext_ln141_11_fu_1346_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        inputBuf_address0 = zext_ln141_10_fu_1331_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        inputBuf_address0 = zext_ln141_9_fu_1316_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        inputBuf_address0 = zext_ln141_8_fu_1301_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        inputBuf_address0 = zext_ln141_7_fu_1286_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        inputBuf_address0 = zext_ln141_6_fu_1271_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        inputBuf_address0 = zext_ln141_5_fu_1256_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        inputBuf_address0 = zext_ln141_4_fu_1241_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        inputBuf_address0 = zext_ln141_3_fu_1226_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        inputBuf_address0 = zext_ln141_2_fu_1211_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        inputBuf_address0 = zext_ln141_1_fu_1196_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        inputBuf_address0 = zext_ln141_fu_1176_p1;
    end else begin
        inputBuf_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        inputBuf_address1 = zext_ln159_19_fu_1739_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_address1 = zext_ln159_18_fu_1724_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        inputBuf_address1 = zext_ln159_17_fu_1709_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        inputBuf_address1 = zext_ln159_16_fu_1694_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        inputBuf_address1 = zext_ln159_15_fu_1679_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        inputBuf_address1 = zext_ln159_14_fu_1664_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        inputBuf_address1 = zext_ln159_13_fu_1649_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        inputBuf_address1 = zext_ln159_12_fu_1634_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        inputBuf_address1 = zext_ln159_11_fu_1619_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        inputBuf_address1 = zext_ln159_10_fu_1604_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        inputBuf_address1 = zext_ln159_9_fu_1589_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        inputBuf_address1 = zext_ln159_8_fu_1574_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        inputBuf_address1 = zext_ln159_7_fu_1559_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        inputBuf_address1 = zext_ln159_6_fu_1544_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        inputBuf_address1 = zext_ln159_5_fu_1529_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        inputBuf_address1 = zext_ln159_4_fu_1514_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        inputBuf_address1 = zext_ln159_3_fu_1499_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        inputBuf_address1 = zext_ln159_2_fu_1484_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        inputBuf_address1 = zext_ln159_fu_1460_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        inputBuf_address1 = zext_ln141_18_fu_1445_p1;
    end else begin
        inputBuf_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) 
    & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        inputBuf_ce0 = 1'b1;
    end else begin
        inputBuf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) 
    & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        inputBuf_ce1 = 1'b1;
    end else begin
        inputBuf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        inputBuf_d0 = ap_phi_reg_pp0_iter1_storemerge_reg_751;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) 
    | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        inputBuf_d0 = inElem_q0;
    end else begin
        inputBuf_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln126_reg_1835_pp0_iter1_reg == 1'd1) & (icmp_ln123_reg_1831_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage19_11001) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & 
    (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 
    == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        inputBuf_we0 = 1'b1;
    end else begin
        inputBuf_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln126_reg_1835_pp0_iter1_reg == 1'd1) & (icmp_ln123_reg_1831_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        inputBuf_we1 = 1'b1;
    end else begin
        inputBuf_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_done_pending_pp0 == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage3))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln141_10_fu_1386_p2 = (mul71_reg_1941 + 12'd14);

assign add_ln141_11_fu_1401_p2 = (mul71_reg_1941 + 12'd15);

assign add_ln141_12_fu_1416_p2 = (mul71_reg_1941 + 12'd16);

assign add_ln141_13_fu_1430_p2 = (mul71_reg_1941 + 12'd17);

assign add_ln141_14_fu_1440_p2 = (mul71_reg_1941 + 12'd18);

assign add_ln141_15_fu_1450_p2 = (mul71_reg_1941 + 12'd19);

assign add_ln141_1_fu_1251_p2 = (mul71_reg_1941 + 12'd5);

assign add_ln141_2_fu_1266_p2 = (mul71_reg_1941 + 12'd6);

assign add_ln141_3_fu_1281_p2 = (mul71_reg_1941 + 12'd7);

assign add_ln141_4_fu_1296_p2 = (mul71_reg_1941 + 12'd8);

assign add_ln141_5_fu_1311_p2 = (mul71_reg_1941 + 12'd9);

assign add_ln141_6_fu_1326_p2 = (mul71_reg_1941 + 12'd10);

assign add_ln141_7_fu_1341_p2 = (mul71_reg_1941 + 12'd11);

assign add_ln141_8_fu_1356_p2 = (mul71_reg_1941 + 12'd12);

assign add_ln141_9_fu_1371_p2 = (mul71_reg_1941 + 12'd13);

assign add_ln141_fu_1236_p2 = (mul71_reg_1941 + 12'd4);

assign add_ln159_10_fu_1659_p2 = (thr_mul39_reg_1907_pp0_iter1_reg + 14'd14);

assign add_ln159_11_fu_1674_p2 = (thr_mul39_reg_1907_pp0_iter1_reg + 14'd15);

assign add_ln159_12_fu_1689_p2 = (thr_mul39_reg_1907_pp0_iter1_reg + 14'd16);

assign add_ln159_13_fu_1704_p2 = (thr_mul39_reg_1907_pp0_iter1_reg + 14'd17);

assign add_ln159_14_fu_1719_p2 = (thr_mul39_reg_1907_pp0_iter1_reg + 14'd18);

assign add_ln159_15_fu_1734_p2 = (thr_mul39_reg_1907_pp0_iter1_reg + 14'd19);

assign add_ln159_1_fu_1524_p2 = (thr_mul39_reg_1907_pp0_iter1_reg + 14'd5);

assign add_ln159_2_fu_1539_p2 = (thr_mul39_reg_1907_pp0_iter1_reg + 14'd6);

assign add_ln159_3_fu_1554_p2 = (thr_mul39_reg_1907_pp0_iter1_reg + 14'd7);

assign add_ln159_4_fu_1569_p2 = (thr_mul39_reg_1907_pp0_iter1_reg + 14'd8);

assign add_ln159_5_fu_1584_p2 = (thr_mul39_reg_1907_pp0_iter1_reg + 14'd9);

assign add_ln159_6_fu_1599_p2 = (thr_mul39_reg_1907_pp0_iter1_reg + 14'd10);

assign add_ln159_7_fu_1614_p2 = (thr_mul39_reg_1907_pp0_iter1_reg + 14'd11);

assign add_ln159_8_fu_1629_p2 = (thr_mul39_reg_1907_pp0_iter1_reg + 14'd12);

assign add_ln159_9_fu_1644_p2 = (thr_mul39_reg_1907_pp0_iter1_reg + 14'd13);

assign add_ln159_fu_1509_p2 = (thr_mul39_reg_1907_pp0_iter1_reg + 14'd4);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

always @ (*) begin
    ap_block_pp0 = (((ap_ST_fsm_pp0_stage1 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage1_subdone)) | ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone)) | ((1'b1 == ap_block_pp0_stage18_subdone) & (ap_ST_fsm_pp0_stage18 == ap_CS_fsm)) | ((1'b1 == ap_block_pp0_stage17_subdone) & (ap_ST_fsm_pp0_stage17 == ap_CS_fsm)) | ((1'b1 == ap_block_pp0_stage16_subdone) & (ap_ST_fsm_pp0_stage16 == ap_CS_fsm)) | ((1'b1 == ap_block_pp0_stage15_subdone) & (ap_ST_fsm_pp0_stage15 == ap_CS_fsm)) | ((1'b1 == ap_block_pp0_stage14_subdone) & (ap_ST_fsm_pp0_stage14 == ap_CS_fsm)) | ((1'b1 == ap_block_pp0_stage13_subdone) & (ap_ST_fsm_pp0_stage13 == ap_CS_fsm)) | ((1'b1 == ap_block_pp0_stage12_subdone) & (ap_ST_fsm_pp0_stage12 == ap_CS_fsm)) | ((1'b1 == ap_block_pp0_stage11_subdone) & (ap_ST_fsm_pp0_stage11 == ap_CS_fsm)) | ((1'b1 == ap_block_pp0_stage10_subdone) & (ap_ST_fsm_pp0_stage10 == ap_CS_fsm)) | ((1'b1 == ap_block_pp0_stage9_subdone) & (ap_ST_fsm_pp0_stage9 == ap_CS_fsm)) | ((1'b1 == ap_block_pp0_stage8_subdone) & (ap_ST_fsm_pp0_stage8 
    == ap_CS_fsm)) | ((1'b1 == ap_block_pp0_stage7_subdone) & (ap_ST_fsm_pp0_stage7 == ap_CS_fsm)) | ((ap_ST_fsm_pp0_stage6 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage6_subdone)) | ((ap_ST_fsm_pp0_stage5 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage5_subdone)) | ((ap_ST_fsm_pp0_stage4 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage4_subdone)) | ((ap_ST_fsm_pp0_stage3 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage3_subdone)) | ((ap_ST_fsm_pp0_stage2 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage2_subdone)) | ((1'b1 == ap_block_pp0_stage19_subdone) & (ap_ST_fsm_pp0_stage19 == ap_CS_fsm)));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state21_pp0_stage0_iter1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state41_pp0_stage0_iter2)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state21_pp0_stage0_iter1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state41_pp0_stage0_iter2)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state21_pp0_stage0_iter1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state41_pp0_stage0_iter2)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state31_pp0_stage10_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage10_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage10_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state31_pp0_stage10_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage10_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage10_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state31_pp0_stage10_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage10_iter0)));
end

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state32_pp0_stage11_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state12_pp0_stage11_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage11_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state32_pp0_stage11_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state12_pp0_stage11_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage11_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state32_pp0_stage11_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state12_pp0_stage11_iter0)));
end

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state33_pp0_stage12_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state13_pp0_stage12_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage12_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state33_pp0_stage12_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state13_pp0_stage12_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage12_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state33_pp0_stage12_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state13_pp0_stage12_iter0)));
end

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state34_pp0_stage13_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state14_pp0_stage13_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage13_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state34_pp0_stage13_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state14_pp0_stage13_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage13_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state34_pp0_stage13_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state14_pp0_stage13_iter0)));
end

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state35_pp0_stage14_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state15_pp0_stage14_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage14_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state35_pp0_stage14_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state15_pp0_stage14_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage14_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state35_pp0_stage14_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state15_pp0_stage14_iter0)));
end

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state36_pp0_stage15_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state16_pp0_stage15_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage15_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state36_pp0_stage15_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state16_pp0_stage15_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage15_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state36_pp0_stage15_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state16_pp0_stage15_iter0)));
end

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage16_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state37_pp0_stage16_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state17_pp0_stage16_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage16_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state37_pp0_stage16_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state17_pp0_stage16_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage16_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state37_pp0_stage16_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state17_pp0_stage16_iter0)));
end

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage17_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state38_pp0_stage17_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state18_pp0_stage17_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage17_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state38_pp0_stage17_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state18_pp0_stage17_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage17_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state38_pp0_stage17_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state18_pp0_stage17_iter0)));
end

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage18_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state39_pp0_stage18_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state19_pp0_stage18_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage18_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state39_pp0_stage18_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state19_pp0_stage18_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage18_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state39_pp0_stage18_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state19_pp0_stage18_iter0)));
end

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage19_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state40_pp0_stage19_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state20_pp0_stage19_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage19_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state40_pp0_stage19_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state20_pp0_stage19_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage19_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state40_pp0_stage19_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state20_pp0_stage19_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage1_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage1_iter1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state42_pp0_stage1_iter2)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage1_iter1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state42_pp0_stage1_iter2)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage1_iter1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state42_pp0_stage1_iter2)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_01001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage2_iter0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state43_pp0_stage2_iter2)));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage2_iter0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state43_pp0_stage2_iter2)));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage2_iter0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state43_pp0_stage2_iter2)));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_01001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage3_iter0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state44_pp0_stage3_iter2)));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage3_iter0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state44_pp0_stage3_iter2)));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage3_iter0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state44_pp0_stage3_iter2)));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state25_pp0_stage4_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage4_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage4_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state25_pp0_stage4_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage4_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state25_pp0_stage4_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage4_iter0)));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state26_pp0_stage5_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state6_pp0_stage5_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state26_pp0_stage5_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state6_pp0_stage5_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state26_pp0_stage5_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state6_pp0_stage5_iter0)));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state27_pp0_stage6_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage6_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage6_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state27_pp0_stage6_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage6_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state27_pp0_stage6_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage6_iter0)));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state28_pp0_stage7_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state8_pp0_stage7_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage7_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state28_pp0_stage7_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state8_pp0_stage7_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state28_pp0_stage7_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state8_pp0_stage7_iter0)));
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state29_pp0_stage8_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state9_pp0_stage8_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage8_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state29_pp0_stage8_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state9_pp0_stage8_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state29_pp0_stage8_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state9_pp0_stage8_iter0)));
end

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state30_pp0_stage9_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state10_pp0_stage9_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage9_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state30_pp0_stage9_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state10_pp0_stage9_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state30_pp0_stage9_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state10_pp0_stage9_iter0)));
end

always @ (*) begin
    ap_block_state10_pp0_stage9_iter0 = ((connect_3_empty_n == 1'b0) & (ap_predicate_op221_read_state10 == 1'b1));
end

always @ (*) begin
    ap_block_state11_pp0_stage10_iter0 = ((connect_3_empty_n == 1'b0) & (ap_predicate_op232_read_state11 == 1'b1));
end

always @ (*) begin
    ap_block_state12_pp0_stage11_iter0 = ((connect_3_empty_n == 1'b0) & (ap_predicate_op243_read_state12 == 1'b1));
end

always @ (*) begin
    ap_block_state13_pp0_stage12_iter0 = ((connect_3_empty_n == 1'b0) & (ap_predicate_op254_read_state13 == 1'b1));
end

always @ (*) begin
    ap_block_state14_pp0_stage13_iter0 = ((connect_3_empty_n == 1'b0) & (ap_predicate_op265_read_state14 == 1'b1));
end

always @ (*) begin
    ap_block_state15_pp0_stage14_iter0 = ((connect_3_empty_n == 1'b0) & (ap_predicate_op276_read_state15 == 1'b1));
end

always @ (*) begin
    ap_block_state16_pp0_stage15_iter0 = ((ap_predicate_op287_read_state16 == 1'b1) & (connect_3_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state17_pp0_stage16_iter0 = ((ap_predicate_op298_read_state17 == 1'b1) & (connect_3_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state18_pp0_stage17_iter0 = ((ap_predicate_op309_read_state18 == 1'b1) & (connect_3_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state19_pp0_stage18_iter0 = ((ap_predicate_op320_read_state19 == 1'b1) & (connect_3_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state20_pp0_stage19_iter0 = ((ap_predicate_op331_read_state20 == 1'b1) & (connect_3_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state21_pp0_stage0_iter1 = ((ap_predicate_op342_read_state21 == 1'b1) & (connect_3_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state22_pp0_stage1_iter1 = ((ap_predicate_op352_read_state22 == 1'b1) & (connect_3_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state25_pp0_stage4_iter1 = ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (connect_4_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state26_pp0_stage5_iter1 = ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (connect_4_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state27_pp0_stage6_iter1 = ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (connect_4_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state28_pp0_stage7_iter1 = ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (connect_4_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state29_pp0_stage8_iter1 = ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (connect_4_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state30_pp0_stage9_iter1 = ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (connect_4_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state31_pp0_stage10_iter1 = ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (connect_4_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state32_pp0_stage11_iter1 = ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (connect_4_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state33_pp0_stage12_iter1 = ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (connect_4_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state34_pp0_stage13_iter1 = ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (connect_4_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state35_pp0_stage14_iter1 = ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (connect_4_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state36_pp0_stage15_iter1 = ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (connect_4_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state37_pp0_stage16_iter1 = ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (connect_4_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state38_pp0_stage17_iter1 = ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (connect_4_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state39_pp0_stage18_iter1 = ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (connect_4_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0 = ((ap_predicate_op100_read_state3 == 1'b1) & (connect_3_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state40_pp0_stage19_iter1 = ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (connect_4_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state41_pp0_stage0_iter2 = ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (connect_4_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state42_pp0_stage1_iter2 = ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (connect_4_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state43_pp0_stage2_iter2 = ((icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1) & (connect_4_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state44_pp0_stage3_iter2 = ((connect_4_full_n == 1'b0) & (icmp_ln153_reg_1870_pp0_iter2_reg == 1'd1));
end

always @ (*) begin
    ap_block_state4_pp0_stage3_iter0 = ((ap_predicate_op145_read_state4 == 1'b1) & (connect_3_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state5_pp0_stage4_iter0 = ((connect_3_empty_n == 1'b0) & (ap_predicate_op160_read_state5 == 1'b1));
end

always @ (*) begin
    ap_block_state6_pp0_stage5_iter0 = ((connect_3_empty_n == 1'b0) & (ap_predicate_op177_read_state6 == 1'b1));
end

always @ (*) begin
    ap_block_state7_pp0_stage6_iter0 = ((connect_3_empty_n == 1'b0) & (ap_predicate_op188_read_state7 == 1'b1));
end

always @ (*) begin
    ap_block_state8_pp0_stage7_iter0 = ((connect_3_empty_n == 1'b0) & (ap_predicate_op199_read_state8 == 1'b1));
end

always @ (*) begin
    ap_block_state9_pp0_stage8_iter0 = ((connect_3_empty_n == 1'b0) & (ap_predicate_op210_read_state9 == 1'b1));
end

always @ (*) begin
    ap_enable_operation_171 = (ap_predicate_op171_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_185 = (ap_predicate_op185_store_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_196 = (ap_predicate_op196_store_state7 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_207 = (ap_predicate_op207_store_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_218 = (ap_predicate_op218_store_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_229 = (ap_predicate_op229_store_state10 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_240 = (ap_predicate_op240_store_state11 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_251 = (ap_predicate_op251_store_state12 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_262 = (ap_predicate_op262_store_state13 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_273 = (ap_predicate_op273_store_state14 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_284 = (ap_predicate_op284_store_state15 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_295 = (ap_predicate_op295_store_state16 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_306 = (ap_predicate_op306_store_state17 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_317 = (ap_predicate_op317_store_state18 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_328 = (ap_predicate_op328_store_state19 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_339 = (ap_predicate_op339_store_state20 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_350 = (ap_predicate_op350_store_state21 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_359 = (ap_predicate_op359_store_state22 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_366 = (ap_predicate_op366_store_state23 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_370 = (ap_predicate_op370_store_state23 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_373 = (icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_377 = (icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_378 = (icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_381 = (icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_385 = (icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_388 = (icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_392 = (icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_395 = (icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_399 = (icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_402 = (icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_406 = (icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_409 = (icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_413 = (icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_416 = (icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_420 = (icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_423 = (icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_427 = (icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_430 = (icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_434 = (icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_437 = (icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_441 = (icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_444 = (icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_448 = (icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_451 = (icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_455 = (icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_458 = (icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_462 = (icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_465 = (icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_469 = (icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_472 = (icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_476 = (icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_479 = (icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_483 = (icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_486 = (icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_490 = (icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_493 = (icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_497 = (icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_504 = (icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_508 = (icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_511 = (icmp_ln153_reg_1870_pp0_iter1_reg == 1'd1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state10_pp0_iter0_stage9 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9));
end

always @ (*) begin
    ap_enable_state11_pp0_iter0_stage10 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10));
end

always @ (*) begin
    ap_enable_state12_pp0_iter0_stage11 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11));
end

always @ (*) begin
    ap_enable_state13_pp0_iter0_stage12 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12));
end

always @ (*) begin
    ap_enable_state14_pp0_iter0_stage13 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13));
end

always @ (*) begin
    ap_enable_state15_pp0_iter0_stage14 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14));
end

always @ (*) begin
    ap_enable_state16_pp0_iter0_stage15 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15));
end

always @ (*) begin
    ap_enable_state17_pp0_iter0_stage16 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16));
end

always @ (*) begin
    ap_enable_state18_pp0_iter0_stage17 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17));
end

always @ (*) begin
    ap_enable_state19_pp0_iter0_stage18 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18));
end

always @ (*) begin
    ap_enable_state20_pp0_iter0_stage19 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19));
end

always @ (*) begin
    ap_enable_state21_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state22_pp0_iter1_stage1 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_enable_state23_pp0_iter1_stage2 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_enable_state24_pp0_iter1_stage3 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_enable_state25_pp0_iter1_stage4 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_enable_state26_pp0_iter1_stage5 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_enable_state27_pp0_iter1_stage6 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_enable_state28_pp0_iter1_stage7 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_enable_state29_pp0_iter1_stage8 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8));
end

always @ (*) begin
    ap_enable_state30_pp0_iter1_stage9 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9));
end

always @ (*) begin
    ap_enable_state31_pp0_iter1_stage10 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10));
end

always @ (*) begin
    ap_enable_state32_pp0_iter1_stage11 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11));
end

always @ (*) begin
    ap_enable_state33_pp0_iter1_stage12 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12));
end

always @ (*) begin
    ap_enable_state34_pp0_iter1_stage13 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13));
end

always @ (*) begin
    ap_enable_state35_pp0_iter1_stage14 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14));
end

always @ (*) begin
    ap_enable_state36_pp0_iter1_stage15 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15));
end

always @ (*) begin
    ap_enable_state37_pp0_iter1_stage16 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16));
end

always @ (*) begin
    ap_enable_state38_pp0_iter1_stage17 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17));
end

always @ (*) begin
    ap_enable_state39_pp0_iter1_stage18 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18));
end

always @ (*) begin
    ap_enable_state40_pp0_iter1_stage19 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19));
end

always @ (*) begin
    ap_enable_state41_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state42_pp0_iter2_stage1 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_enable_state43_pp0_iter2_stage2 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_enable_state5_pp0_iter0_stage4 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_enable_state6_pp0_iter0_stage5 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_enable_state7_pp0_iter0_stage6 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_enable_state8_pp0_iter0_stage7 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_enable_state9_pp0_iter0_stage8 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage19;

assign ap_phi_reg_pp0_iter0_storemerge_reg_751 = 8'd0;

always @ (*) begin
    ap_predicate_op100_read_state3 = ((or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0));
end

always @ (*) begin
    ap_predicate_op145_read_state4 = ((or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0));
end

always @ (*) begin
    ap_predicate_op160_read_state5 = ((or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0));
end

always @ (*) begin
    ap_predicate_op171_store_state5 = ((icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0));
end

always @ (*) begin
    ap_predicate_op177_read_state6 = ((or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0));
end

always @ (*) begin
    ap_predicate_op185_store_state6 = ((icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0));
end

always @ (*) begin
    ap_predicate_op188_read_state7 = ((or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0));
end

always @ (*) begin
    ap_predicate_op196_store_state7 = ((icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0));
end

always @ (*) begin
    ap_predicate_op199_read_state8 = ((or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0));
end

always @ (*) begin
    ap_predicate_op207_store_state8 = ((icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0));
end

always @ (*) begin
    ap_predicate_op210_read_state9 = ((or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0));
end

always @ (*) begin
    ap_predicate_op218_store_state9 = ((icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0));
end

always @ (*) begin
    ap_predicate_op221_read_state10 = ((or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0));
end

always @ (*) begin
    ap_predicate_op229_store_state10 = ((icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0));
end

always @ (*) begin
    ap_predicate_op232_read_state11 = ((or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0));
end

always @ (*) begin
    ap_predicate_op240_store_state11 = ((icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0));
end

always @ (*) begin
    ap_predicate_op243_read_state12 = ((or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0));
end

always @ (*) begin
    ap_predicate_op251_store_state12 = ((icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0));
end

always @ (*) begin
    ap_predicate_op254_read_state13 = ((or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0));
end

always @ (*) begin
    ap_predicate_op262_store_state13 = ((icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0));
end

always @ (*) begin
    ap_predicate_op265_read_state14 = ((or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0));
end

always @ (*) begin
    ap_predicate_op273_store_state14 = ((icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0));
end

always @ (*) begin
    ap_predicate_op276_read_state15 = ((or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0));
end

always @ (*) begin
    ap_predicate_op284_store_state15 = ((icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0));
end

always @ (*) begin
    ap_predicate_op287_read_state16 = ((or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0));
end

always @ (*) begin
    ap_predicate_op295_store_state16 = ((icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0));
end

always @ (*) begin
    ap_predicate_op298_read_state17 = ((or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0));
end

always @ (*) begin
    ap_predicate_op306_store_state17 = ((icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0));
end

always @ (*) begin
    ap_predicate_op309_read_state18 = ((or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0));
end

always @ (*) begin
    ap_predicate_op317_store_state18 = ((icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0));
end

always @ (*) begin
    ap_predicate_op320_read_state19 = ((or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0));
end

always @ (*) begin
    ap_predicate_op328_store_state19 = ((icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0));
end

always @ (*) begin
    ap_predicate_op331_read_state20 = ((or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0));
end

always @ (*) begin
    ap_predicate_op339_store_state20 = ((icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0));
end

always @ (*) begin
    ap_predicate_op342_read_state21 = ((or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0));
end

always @ (*) begin
    ap_predicate_op350_store_state21 = ((icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0));
end

always @ (*) begin
    ap_predicate_op352_read_state22 = ((or_ln129_reg_1839 == 1'd0) & (icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0));
end

always @ (*) begin
    ap_predicate_op359_store_state22 = ((icmp_ln126_reg_1835 == 1'd1) & (icmp_ln123_reg_1831 == 1'd0));
end

always @ (*) begin
    ap_predicate_op366_store_state23 = ((icmp_ln126_reg_1835_pp0_iter1_reg == 1'd1) & (icmp_ln123_reg_1831_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op370_store_state23 = ((icmp_ln126_reg_1835_pp0_iter1_reg == 1'd1) & (icmp_ln123_reg_1831_pp0_iter1_reg == 1'd0));
end

assign empty_186_fu_964_p1 = tmp_fu_958_p2[7:0];

assign empty_187_fu_1002_p1 = thr_add38_fu_996_p2[9:0];

assign empty_fu_929_p1 = inp_5_reg_1825[7:0];

assign i_11_fu_827_p2 = (i_fu_184 + 32'd1);

assign icmp_ln123_fu_822_p2 = ((i_fu_184 == mul36) ? 1'b1 : 1'b0);

assign icmp_ln126_fu_833_p2 = ((inp_fu_204 < 32'd144) ? 1'b1 : 1'b0);

assign icmp_ln129_1_fu_845_p2 = ((inp_j_fu_212 > 32'd11) ? 1'b1 : 1'b0);

assign icmp_ln129_fu_839_p2 = ((inp_i_fu_200 > 32'd11) ? 1'b1 : 1'b0);

assign icmp_ln145_fu_869_p2 = ((inp_j_3_fu_863_p2 == 32'd12) ? 1'b1 : 1'b0);

assign icmp_ln148_fu_932_p2 = ((inp_i_4_reg_1853 == 32'd12) ? 1'b1 : 1'b0);

assign icmp_ln153_fu_949_p2 = ((ap_phi_reg_pp0_iter0_inp_1_reg_720 > 32'd72) ? 1'b1 : 1'b0);

assign icmp_ln163_fu_1012_p2 = ((kx_1_fu_1006_p2 == 32'd5) ? 1'b1 : 1'b0);

assign icmp_ln166_fu_1032_p2 = ((ky_1_fu_1026_p2 == 32'd5) ? 1'b1 : 1'b0);

assign icmp_ln169_fu_1057_p2 = ((ox_1_fu_1051_p2 == 32'd8) ? 1'b1 : 1'b0);

assign icmp_ln172_fu_1117_p2 = ((oy_1_reg_1896 == 32'd8) ? 1'b1 : 1'b0);

assign inp_6_fu_857_p2 = (inp_fu_204 + 32'd1);

assign inp_7_fu_1122_p3 = ((icmp_ln172_fu_1117_p2[0:0] == 1'b1) ? 32'd0 : inp_1_reg_720);

assign inp_i_4_fu_880_p2 = (inp_i_fu_200 + 32'd1);

assign inp_i_5_fu_937_p3 = ((icmp_ln148_fu_932_p2[0:0] == 1'b1) ? 32'd0 : inp_i_4_reg_1853);

assign inp_j_3_fu_863_p2 = (inp_j_fu_212 + 32'd1);

assign kx_1_fu_1006_p2 = (kx_fu_208 + 32'd1);

assign ky_1_fu_1026_p2 = (ky_fu_196 + 32'd1);

assign mul71_fu_1170_p2 = (p_shl_cast_fu_1152_p3 + p_shl2_cast_cast_fu_1166_p1);

assign or_ln129_fu_851_p2 = (icmp_ln129_fu_839_p2 | icmp_ln129_1_fu_845_p2);

assign or_ln141_1_fu_1206_p2 = (mul71_reg_1941 | 12'd2);

assign or_ln141_2_fu_1221_p2 = (mul71_reg_1941 | 12'd3);

assign or_ln141_fu_1191_p2 = (mul71_reg_1941 | 12'd1);

assign or_ln159_1_fu_1479_p2 = (thr_mul39_reg_1907_pp0_iter1_reg | 14'd2);

assign or_ln159_2_fu_1494_p2 = (thr_mul39_reg_1907_pp0_iter1_reg | 14'd3);

assign or_ln159_fu_1464_p2 = (thr_mul39_reg_1907 | 14'd1);

assign ox_1_fu_1051_p2 = (ox_fu_192 + 32'd1);

assign oy_1_fu_1081_p2 = (oy_fu_188 + 32'd1);

assign oy_2_fu_1130_p3 = ((icmp_ln172_fu_1117_p2[0:0] == 1'b1) ? 32'd0 : oy_1_reg_1896);

assign p_shl2_cast_cast_fu_1166_p1 = p_shl2_cast_fu_1159_p3;

assign p_shl2_cast_fu_1159_p3 = {{empty_reg_1864}, {2'd0}};

assign p_shl3_fu_1097_p3 = {{empty_187_reg_1879}, {4'd0}};

assign p_shl4_fu_1104_p3 = {{thr_add38_reg_1874}, {2'd0}};

assign p_shl5_fu_968_p3 = {{empty_186_fu_964_p1}, {4'd0}};

assign p_shl6_fu_976_p3 = {{tmp_fu_958_p2}, {2'd0}};

assign p_shl_cast_fu_1152_p3 = {{empty_reg_1864}, {4'd0}};

assign sext_ln159_10_fu_1624_p1 = $signed(reg_765);

assign sext_ln159_11_fu_1639_p1 = $signed(reg_765);

assign sext_ln159_12_fu_1654_p1 = $signed(reg_765);

assign sext_ln159_13_fu_1669_p1 = $signed(reg_765);

assign sext_ln159_14_fu_1684_p1 = $signed(reg_765);

assign sext_ln159_15_fu_1699_p1 = $signed(reg_765);

assign sext_ln159_16_fu_1714_p1 = $signed(reg_765);

assign sext_ln159_17_fu_1729_p1 = $signed(reg_765);

assign sext_ln159_18_fu_1744_p1 = $signed(reg_765);

assign sext_ln159_19_fu_1749_p1 = $signed(reg_765);

assign sext_ln159_1_fu_1489_p1 = $signed(reg_765);

assign sext_ln159_2_fu_1504_p1 = $signed(reg_765);

assign sext_ln159_3_fu_1519_p1 = $signed(reg_765);

assign sext_ln159_4_fu_1534_p1 = $signed(reg_765);

assign sext_ln159_5_fu_1549_p1 = $signed(reg_765);

assign sext_ln159_6_fu_1564_p1 = $signed(reg_765);

assign sext_ln159_7_fu_1579_p1 = $signed(reg_765);

assign sext_ln159_8_fu_1594_p1 = $signed(reg_765);

assign sext_ln159_9_fu_1609_p1 = $signed(reg_765);

assign sext_ln159_fu_1474_p1 = $signed(inputBuf_q1);

assign thr_add38_fu_996_p2 = (tmp1_fu_990_p2 + trunc_ln123_1_fu_912_p1);

assign thr_mul39_fu_1111_p2 = (p_shl3_fu_1097_p3 + p_shl4_fu_1104_p3);

assign tmp17_fu_984_p2 = (p_shl5_fu_968_p3 - p_shl6_fu_976_p3);

assign tmp1_fu_990_p2 = (trunc_ln123_fu_908_p1 + tmp17_fu_984_p2);

assign tmp_fu_958_p2 = (trunc_ln123_3_fu_920_p1 + trunc_ln123_2_fu_916_p1);

assign trunc_ln123_1_fu_912_p1 = ox_fu_192[11:0];

assign trunc_ln123_2_fu_916_p1 = ky_fu_196[9:0];

assign trunc_ln123_3_fu_920_p1 = oy_fu_188[9:0];

assign trunc_ln123_fu_908_p1 = kx_fu_208[11:0];

assign trunc_ln137_10_fu_1291_p1 = connect_3_dout[7:0];

assign trunc_ln137_11_fu_1306_p1 = connect_3_dout[7:0];

assign trunc_ln137_12_fu_1321_p1 = connect_3_dout[7:0];

assign trunc_ln137_13_fu_1336_p1 = connect_3_dout[7:0];

assign trunc_ln137_14_fu_1351_p1 = connect_3_dout[7:0];

assign trunc_ln137_15_fu_1366_p1 = connect_3_dout[7:0];

assign trunc_ln137_16_fu_1381_p1 = connect_3_dout[7:0];

assign trunc_ln137_17_fu_1396_p1 = connect_3_dout[7:0];

assign trunc_ln137_18_fu_1411_p1 = connect_3_dout[7:0];

assign trunc_ln137_19_fu_1426_p1 = connect_3_dout[7:0];

assign trunc_ln137_1_fu_1092_p1 = connect_3_dout[7:0];

assign trunc_ln137_2_fu_1147_p1 = connect_3_dout[7:0];

assign trunc_ln137_3_fu_1186_p1 = connect_3_dout[7:0];

assign trunc_ln137_4_fu_1201_p1 = connect_3_dout[7:0];

assign trunc_ln137_5_fu_1216_p1 = connect_3_dout[7:0];

assign trunc_ln137_6_fu_1231_p1 = connect_3_dout[7:0];

assign trunc_ln137_7_fu_1246_p1 = connect_3_dout[7:0];

assign trunc_ln137_8_fu_1261_p1 = connect_3_dout[7:0];

assign trunc_ln137_9_fu_1276_p1 = connect_3_dout[7:0];

assign trunc_ln137_fu_924_p1 = connect_3_dout[7:0];

assign zext_ln141_10_fu_1331_p1 = add_ln141_6_fu_1326_p2;

assign zext_ln141_11_fu_1346_p1 = add_ln141_7_fu_1341_p2;

assign zext_ln141_12_fu_1361_p1 = add_ln141_8_fu_1356_p2;

assign zext_ln141_13_fu_1376_p1 = add_ln141_9_fu_1371_p2;

assign zext_ln141_14_fu_1391_p1 = add_ln141_10_fu_1386_p2;

assign zext_ln141_15_fu_1406_p1 = add_ln141_11_fu_1401_p2;

assign zext_ln141_16_fu_1421_p1 = add_ln141_12_fu_1416_p2;

assign zext_ln141_17_fu_1435_p1 = add_ln141_13_fu_1430_p2;

assign zext_ln141_18_fu_1445_p1 = add_ln141_14_fu_1440_p2;

assign zext_ln141_19_fu_1455_p1 = add_ln141_15_fu_1450_p2;

assign zext_ln141_1_fu_1196_p1 = or_ln141_fu_1191_p2;

assign zext_ln141_2_fu_1211_p1 = or_ln141_1_fu_1206_p2;

assign zext_ln141_3_fu_1226_p1 = or_ln141_2_fu_1221_p2;

assign zext_ln141_4_fu_1241_p1 = add_ln141_fu_1236_p2;

assign zext_ln141_5_fu_1256_p1 = add_ln141_1_fu_1251_p2;

assign zext_ln141_6_fu_1271_p1 = add_ln141_2_fu_1266_p2;

assign zext_ln141_7_fu_1286_p1 = add_ln141_3_fu_1281_p2;

assign zext_ln141_8_fu_1301_p1 = add_ln141_4_fu_1296_p2;

assign zext_ln141_9_fu_1316_p1 = add_ln141_5_fu_1311_p2;

assign zext_ln141_fu_1176_p1 = mul71_fu_1170_p2;

assign zext_ln159_10_fu_1604_p1 = add_ln159_6_fu_1599_p2;

assign zext_ln159_11_fu_1619_p1 = add_ln159_7_fu_1614_p2;

assign zext_ln159_12_fu_1634_p1 = add_ln159_8_fu_1629_p2;

assign zext_ln159_13_fu_1649_p1 = add_ln159_9_fu_1644_p2;

assign zext_ln159_14_fu_1664_p1 = add_ln159_10_fu_1659_p2;

assign zext_ln159_15_fu_1679_p1 = add_ln159_11_fu_1674_p2;

assign zext_ln159_16_fu_1694_p1 = add_ln159_12_fu_1689_p2;

assign zext_ln159_17_fu_1709_p1 = add_ln159_13_fu_1704_p2;

assign zext_ln159_18_fu_1724_p1 = add_ln159_14_fu_1719_p2;

assign zext_ln159_19_fu_1739_p1 = add_ln159_15_fu_1734_p2;

assign zext_ln159_1_fu_1469_p1 = or_ln159_fu_1464_p2;

assign zext_ln159_2_fu_1484_p1 = or_ln159_1_fu_1479_p2;

assign zext_ln159_3_fu_1499_p1 = or_ln159_2_fu_1494_p2;

assign zext_ln159_4_fu_1514_p1 = add_ln159_fu_1509_p2;

assign zext_ln159_5_fu_1529_p1 = add_ln159_1_fu_1524_p2;

assign zext_ln159_6_fu_1544_p1 = add_ln159_2_fu_1539_p2;

assign zext_ln159_7_fu_1559_p1 = add_ln159_3_fu_1554_p2;

assign zext_ln159_8_fu_1574_p1 = add_ln159_4_fu_1569_p2;

assign zext_ln159_9_fu_1589_p1 = add_ln159_5_fu_1584_p2;

assign zext_ln159_fu_1460_p1 = thr_mul39_reg_1907;

always @ (posedge ap_clk) begin
    thr_mul39_reg_1907[1:0] <= 2'b00;
    thr_mul39_reg_1907_pp0_iter1_reg[1:0] <= 2'b00;
    mul71_reg_1941[1:0] <= 2'b00;
end

endmodule //LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1
