Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Feb 27 16:19:55 2019
| Host         : tayler-arch running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file board_timing_summary_routed.rpt -rpx board_timing_summary_routed.rpx
| Design       : board
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
--------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.017        0.000                      0                  314        0.225        0.000                      0                  314        2.050        0.000                       0                   134  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 2.550}        5.100           196.078         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.017        0.000                      0                  291        0.225        0.000                      0                  291        2.050        0.000                       0                   134  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              0.126        0.000                      0                   23        3.233        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (required time - arrival time)
  Source:                 START_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            CORDIC/REGFILE/y_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.550ns  (sys_clk_pin rise@5.100ns - sys_clk_pin fall@2.550ns)
  Data Path Delay:        2.186ns  (logic 0.583ns (26.675%)  route 1.603ns (73.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 9.877 - 5.100 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 7.692 - 2.550 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     4.008 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.975    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.071 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.621     7.692    START_DB/clk_IBUF_BUFG
    SLICE_X58Y87         FDRE                                         r  START_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.459     8.151 r  START_DB/debounced_reg/Q
                         net (fo=52, routed)          0.465     8.616    START_DB/start_db
    SLICE_X60Y87         LUT2 (Prop_lut2_I0_O)        0.124     8.740 r  START_DB/z_out[15]_i_2/O
                         net (fo=48, routed)          1.137     9.877    CORDIC/REGFILE/E[0]
    SLICE_X55Y84         FDRE                                         r  CORDIC/REGFILE/y_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.100     5.100 r  
    W5                                                0.000     5.100 r  clk (IN)
                         net (fo=0)                   0.000     5.100    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.350    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.441 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.436     9.877    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X55Y84         FDRE                                         r  CORDIC/REGFILE/y_out_reg[11]/C
                         clock pessimism              0.258    10.135    
                         clock uncertainty           -0.035    10.100    
    SLICE_X55Y84         FDRE (Setup_fdre_C_CE)      -0.205     9.895    CORDIC/REGFILE/y_out_reg[11]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -9.877    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 CORDIC/CONTROLLER/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            CORDIC/REGFILE/x_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.100ns  (sys_clk_pin rise@5.100ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.087ns  (logic 2.197ns (43.192%)  route 2.890ns (56.808%))
  Logic Levels:           8  (CARRY4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 9.946 - 5.100 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.555     5.076    CORDIC/CONTROLLER/clk_IBUF_BUFG
    SLICE_X57Y87         FDRE                                         r  CORDIC/CONTROLLER/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  CORDIC/CONTROLLER/i_reg[3]/Q
                         net (fo=56, routed)          1.180     6.712    CORDIC/CONTROLLER/Q[3]
    SLICE_X55Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.836 r  CORDIC/CONTROLLER/x_out0_carry_i_14/O
                         net (fo=1, routed)           0.309     7.145    CORDIC/CONTROLLER/x_out0_carry_i_14_n_0
    SLICE_X54Y85         LUT5 (Prop_lut5_I4_O)        0.124     7.269 r  CORDIC/CONTROLLER/x_out0_carry_i_10/O
                         net (fo=2, routed)           0.580     7.850    CORDIC/REGFILE/y_out_reg[8]_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.974 r  CORDIC/REGFILE/x_out0__45_carry_i_4/O
                         net (fo=1, routed)           0.000     7.974    CORDIC/ALU/i_reg[1]_1[0]
    SLICE_X52Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.487 r  CORDIC/ALU/x_out0__45_carry/CO[3]
                         net (fo=1, routed)           0.000     8.487    CORDIC/ALU/x_out0__45_carry_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.604 r  CORDIC/ALU/x_out0__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.604    CORDIC/ALU/x_out0__45_carry__0_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.721 r  CORDIC/ALU/x_out0__45_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.721    CORDIC/ALU/x_out0__45_carry__1_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.036 r  CORDIC/ALU/x_out0__45_carry__2/O[3]
                         net (fo=1, routed)           0.820     9.855    CORDIC/ALU/x_out02_out[15]
    SLICE_X61Y88         LUT6 (Prop_lut6_I0_O)        0.307    10.162 r  CORDIC/ALU/x_out[15]_i_1/O
                         net (fo=1, routed)           0.000    10.162    CORDIC/REGFILE/z_out_reg[15]_2[15]
    SLICE_X61Y88         FDRE                                         r  CORDIC/REGFILE/x_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.100     5.100 r  
    W5                                                0.000     5.100 r  clk (IN)
                         net (fo=0)                   0.000     5.100    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.350    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.441 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.505     9.946    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X61Y88         FDRE                                         r  CORDIC/REGFILE/x_out_reg[15]/C
                         clock pessimism              0.258    10.204    
                         clock uncertainty           -0.035    10.169    
    SLICE_X61Y88         FDRE (Setup_fdre_C_D)        0.031    10.200    CORDIC/REGFILE/x_out_reg[15]
  -------------------------------------------------------------------
                         required time                         10.200    
                         arrival time                         -10.162    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            CORDIC/REGFILE/y_out_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.550ns  (sys_clk_pin rise@5.100ns - sys_clk_pin fall@2.550ns)
  Data Path Delay:        1.827ns  (logic 0.583ns (31.909%)  route 1.244ns (68.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 9.881 - 5.100 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 7.692 - 2.550 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     4.008 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.975    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.071 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.621     7.692    RESET_DB/clk_IBUF_BUFG
    SLICE_X58Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.459     8.151 f  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.335     8.486    RESET_DB/reset_db_n
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.610 r  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.909     9.519    CORDIC/REGFILE/AS[0]
    SLICE_X56Y88         FDRE                                         r  CORDIC/REGFILE/y_out_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.100     5.100 r  
    W5                                                0.000     5.100 r  clk (IN)
                         net (fo=0)                   0.000     5.100    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.350    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.441 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.440     9.881    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X56Y88         FDRE                                         r  CORDIC/REGFILE/y_out_reg[13]/C
                         clock pessimism              0.258    10.139    
                         clock uncertainty           -0.035    10.104    
    SLICE_X56Y88         FDRE (Setup_fdre_C_R)       -0.524     9.580    CORDIC/REGFILE/y_out_reg[13]
  -------------------------------------------------------------------
                         required time                          9.580    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            CORDIC/REGFILE/x_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.550ns  (sys_clk_pin rise@5.100ns - sys_clk_pin fall@2.550ns)
  Data Path Delay:        1.803ns  (logic 0.583ns (32.332%)  route 1.220ns (67.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 9.880 - 5.100 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 7.692 - 2.550 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     4.008 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.975    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.071 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.621     7.692    RESET_DB/clk_IBUF_BUFG
    SLICE_X58Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.459     8.151 f  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.335     8.486    RESET_DB/reset_db_n
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.610 r  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.885     9.495    CORDIC/REGFILE/AS[0]
    SLICE_X56Y87         FDRE                                         r  CORDIC/REGFILE/x_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.100     5.100 r  
    W5                                                0.000     5.100 r  clk (IN)
                         net (fo=0)                   0.000     5.100    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.350    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.441 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.439     9.880    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X56Y87         FDRE                                         r  CORDIC/REGFILE/x_out_reg[3]/C
                         clock pessimism              0.258    10.138    
                         clock uncertainty           -0.035    10.103    
    SLICE_X56Y87         FDRE (Setup_fdre_C_R)       -0.524     9.579    CORDIC/REGFILE/x_out_reg[3]
  -------------------------------------------------------------------
                         required time                          9.579    
                         arrival time                          -9.495    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            CORDIC/REGFILE/y_out_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.550ns  (sys_clk_pin rise@5.100ns - sys_clk_pin fall@2.550ns)
  Data Path Delay:        1.803ns  (logic 0.583ns (32.332%)  route 1.220ns (67.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 9.880 - 5.100 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 7.692 - 2.550 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     4.008 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.975    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.071 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.621     7.692    RESET_DB/clk_IBUF_BUFG
    SLICE_X58Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.459     8.151 f  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.335     8.486    RESET_DB/reset_db_n
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.610 r  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.885     9.495    CORDIC/REGFILE/AS[0]
    SLICE_X56Y87         FDRE                                         r  CORDIC/REGFILE/y_out_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.100     5.100 r  
    W5                                                0.000     5.100 r  clk (IN)
                         net (fo=0)                   0.000     5.100    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.350    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.441 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.439     9.880    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X56Y87         FDRE                                         r  CORDIC/REGFILE/y_out_reg[15]/C
                         clock pessimism              0.258    10.138    
                         clock uncertainty           -0.035    10.103    
    SLICE_X56Y87         FDRE (Setup_fdre_C_R)       -0.524     9.579    CORDIC/REGFILE/y_out_reg[15]
  -------------------------------------------------------------------
                         required time                          9.579    
                         arrival time                          -9.495    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            CORDIC/REGFILE/y_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.550ns  (sys_clk_pin rise@5.100ns - sys_clk_pin fall@2.550ns)
  Data Path Delay:        1.880ns  (logic 0.583ns (31.012%)  route 1.297ns (68.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 9.878 - 5.100 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 7.692 - 2.550 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     4.008 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.975    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.071 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.621     7.692    RESET_DB/clk_IBUF_BUFG
    SLICE_X58Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.459     8.151 f  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.335     8.486    RESET_DB/reset_db_n
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.610 r  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.962     9.572    CORDIC/REGFILE/AS[0]
    SLICE_X57Y84         FDRE                                         r  CORDIC/REGFILE/y_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.100     5.100 r  
    W5                                                0.000     5.100 r  clk (IN)
                         net (fo=0)                   0.000     5.100    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.350    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.441 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.437     9.878    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X57Y84         FDRE                                         r  CORDIC/REGFILE/y_out_reg[3]/C
                         clock pessimism              0.258    10.136    
                         clock uncertainty           -0.035    10.101    
    SLICE_X57Y84         FDRE (Setup_fdre_C_R)       -0.429     9.672    CORDIC/REGFILE/y_out_reg[3]
  -------------------------------------------------------------------
                         required time                          9.672    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            CORDIC/REGFILE/y_out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.550ns  (sys_clk_pin rise@5.100ns - sys_clk_pin fall@2.550ns)
  Data Path Delay:        1.880ns  (logic 0.583ns (31.012%)  route 1.297ns (68.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 9.878 - 5.100 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 7.692 - 2.550 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     4.008 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.975    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.071 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.621     7.692    RESET_DB/clk_IBUF_BUFG
    SLICE_X58Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.459     8.151 f  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.335     8.486    RESET_DB/reset_db_n
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.610 r  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.962     9.572    CORDIC/REGFILE/AS[0]
    SLICE_X57Y84         FDRE                                         r  CORDIC/REGFILE/y_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.100     5.100 r  
    W5                                                0.000     5.100 r  clk (IN)
                         net (fo=0)                   0.000     5.100    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.350    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.441 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.437     9.878    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X57Y84         FDRE                                         r  CORDIC/REGFILE/y_out_reg[6]/C
                         clock pessimism              0.258    10.136    
                         clock uncertainty           -0.035    10.101    
    SLICE_X57Y84         FDRE (Setup_fdre_C_R)       -0.429     9.672    CORDIC/REGFILE/y_out_reg[6]
  -------------------------------------------------------------------
                         required time                          9.672    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 CORDIC/CONTROLLER/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            CORDIC/REGFILE/x_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.100ns  (sys_clk_pin rise@5.100ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 2.115ns (41.722%)  route 2.954ns (58.279%))
  Logic Levels:           8  (CARRY4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 9.942 - 5.100 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.555     5.076    CORDIC/CONTROLLER/clk_IBUF_BUFG
    SLICE_X57Y87         FDRE                                         r  CORDIC/CONTROLLER/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  CORDIC/CONTROLLER/i_reg[3]/Q
                         net (fo=56, routed)          1.180     6.712    CORDIC/CONTROLLER/Q[3]
    SLICE_X55Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.836 r  CORDIC/CONTROLLER/x_out0_carry_i_14/O
                         net (fo=1, routed)           0.309     7.145    CORDIC/CONTROLLER/x_out0_carry_i_14_n_0
    SLICE_X54Y85         LUT5 (Prop_lut5_I4_O)        0.124     7.269 r  CORDIC/CONTROLLER/x_out0_carry_i_10/O
                         net (fo=2, routed)           0.580     7.850    CORDIC/REGFILE/y_out_reg[8]_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.974 r  CORDIC/REGFILE/x_out0__45_carry_i_4/O
                         net (fo=1, routed)           0.000     7.974    CORDIC/ALU/i_reg[1]_1[0]
    SLICE_X52Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.487 r  CORDIC/ALU/x_out0__45_carry/CO[3]
                         net (fo=1, routed)           0.000     8.487    CORDIC/ALU/x_out0__45_carry_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.604 r  CORDIC/ALU/x_out0__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.604    CORDIC/ALU/x_out0__45_carry__0_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.721 r  CORDIC/ALU/x_out0__45_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.721    CORDIC/ALU/x_out0__45_carry__1_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.960 r  CORDIC/ALU/x_out0__45_carry__2/O[2]
                         net (fo=1, routed)           0.885     9.844    CORDIC/ALU/x_out02_out[14]
    SLICE_X60Y83         LUT6 (Prop_lut6_I5_O)        0.301    10.145 r  CORDIC/ALU/x_out[14]_i_1/O
                         net (fo=1, routed)           0.000    10.145    CORDIC/REGFILE/z_out_reg[15]_2[14]
    SLICE_X60Y83         FDRE                                         r  CORDIC/REGFILE/x_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.100     5.100 r  
    W5                                                0.000     5.100 r  clk (IN)
                         net (fo=0)                   0.000     5.100    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.350    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.441 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.501     9.942    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X60Y83         FDRE                                         r  CORDIC/REGFILE/x_out_reg[14]/C
                         clock pessimism              0.258    10.200    
                         clock uncertainty           -0.035    10.165    
    SLICE_X60Y83         FDRE (Setup_fdre_C_D)        0.081    10.246    CORDIC/REGFILE/x_out_reg[14]
  -------------------------------------------------------------------
                         required time                         10.246    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 CORDIC/CONTROLLER/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            CORDIC/REGFILE/y_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.100ns  (sys_clk_pin rise@5.100ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 2.076ns (42.013%)  route 2.865ns (57.987%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 9.880 - 5.100 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.617     5.138    CORDIC/CONTROLLER/clk_IBUF_BUFG
    SLICE_X59Y83         FDRE                                         r  CORDIC/CONTROLLER/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  CORDIC/CONTROLLER/i_reg[2]/Q
                         net (fo=58, routed)          0.914     6.508    CORDIC/REGFILE/i_reg[3][2]
    SLICE_X57Y83         LUT5 (Prop_lut5_I1_O)        0.124     6.632 r  CORDIC/REGFILE/y_out0_carry_i_15/O
                         net (fo=2, routed)           0.674     7.306    CORDIC/REGFILE/y_out0_carry_i_15_n_0
    SLICE_X60Y84         LUT3 (Prop_lut3_I0_O)        0.124     7.430 r  CORDIC/REGFILE/y_out0_carry_i_7/O
                         net (fo=4, routed)           0.588     8.018    CORDIC/REGFILE/y_out_reg[3]_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I3_O)        0.124     8.142 r  CORDIC/REGFILE/y_out0__45_carry_i_1/O
                         net (fo=1, routed)           0.000     8.142    CORDIC/ALU/y_out_reg[3][3]
    SLICE_X59Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.543 r  CORDIC/ALU/y_out0__45_carry/CO[3]
                         net (fo=1, routed)           0.000     8.543    CORDIC/ALU/y_out0__45_carry_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.657 r  CORDIC/ALU/y_out0__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.657    CORDIC/ALU/y_out0__45_carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.771 r  CORDIC/ALU/y_out0__45_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.771    CORDIC/ALU/y_out0__45_carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.084 r  CORDIC/ALU/y_out0__45_carry__2/O[3]
                         net (fo=1, routed)           0.689     9.773    CORDIC/ALU/y_out04_out[15]
    SLICE_X56Y87         LUT6 (Prop_lut6_I0_O)        0.306    10.079 r  CORDIC/ALU/y_out[15]_i_1/O
                         net (fo=1, routed)           0.000    10.079    CORDIC/REGFILE/z_out_reg[15]_1[15]
    SLICE_X56Y87         FDRE                                         r  CORDIC/REGFILE/y_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.100     5.100 r  
    W5                                                0.000     5.100 r  clk (IN)
                         net (fo=0)                   0.000     5.100    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.350    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.441 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.439     9.880    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X56Y87         FDRE                                         r  CORDIC/REGFILE/y_out_reg[15]/C
                         clock pessimism              0.258    10.138    
                         clock uncertainty           -0.035    10.103    
    SLICE_X56Y87         FDRE (Setup_fdre_C_D)        0.079    10.182    CORDIC/REGFILE/y_out_reg[15]
  -------------------------------------------------------------------
                         required time                         10.182    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 CORDIC/CONTROLLER/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            CORDIC/REGFILE/y_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.100ns  (sys_clk_pin rise@5.100ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.934ns  (logic 2.225ns (45.097%)  route 2.709ns (54.903%))
  Logic Levels:           8  (CARRY4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 9.881 - 5.100 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.617     5.138    CORDIC/CONTROLLER/clk_IBUF_BUFG
    SLICE_X59Y83         FDRE                                         r  CORDIC/CONTROLLER/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  CORDIC/CONTROLLER/i_reg[2]/Q
                         net (fo=58, routed)          0.988     6.582    CORDIC/REGFILE/i_reg[3][2]
    SLICE_X61Y83         LUT6 (Prop_lut6_I2_O)        0.124     6.706 r  CORDIC/REGFILE/y_out0_carry_i_19/O
                         net (fo=2, routed)           0.603     7.309    CORDIC/CONTROLLER/x_out_reg[14]
    SLICE_X60Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.433 r  CORDIC/CONTROLLER/y_out0_carry_i_13/O
                         net (fo=2, routed)           0.456     7.890    CORDIC/CONTROLLER/y_out0_carry_i_13_n_0
    SLICE_X58Y82         LUT5 (Prop_lut5_I2_O)        0.124     8.014 r  CORDIC/CONTROLLER/y_out0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.014    CORDIC/ALU/i_reg[0][0]
    SLICE_X58Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.546 r  CORDIC/ALU/y_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.546    CORDIC/ALU/y_out0_carry_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.660 r  CORDIC/ALU/y_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.660    CORDIC/ALU/y_out0_carry__0_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.774 r  CORDIC/ALU/y_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.774    CORDIC/ALU/y_out0_carry__1_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.108 r  CORDIC/ALU/y_out0_carry__2/O[1]
                         net (fo=1, routed)           0.661     9.769    CORDIC/ALU/y_out01_out[13]
    SLICE_X56Y88         LUT6 (Prop_lut6_I3_O)        0.303    10.072 r  CORDIC/ALU/y_out[13]_i_1/O
                         net (fo=1, routed)           0.000    10.072    CORDIC/REGFILE/z_out_reg[15]_1[13]
    SLICE_X56Y88         FDRE                                         r  CORDIC/REGFILE/y_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.100     5.100 r  
    W5                                                0.000     5.100 r  clk (IN)
                         net (fo=0)                   0.000     5.100    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.350    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.441 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.440     9.881    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X56Y88         FDRE                                         r  CORDIC/REGFILE/y_out_reg[13]/C
                         clock pessimism              0.258    10.139    
                         clock uncertainty           -0.035    10.104    
    SLICE_X56Y88         FDRE (Setup_fdre_C_D)        0.077    10.181    CORDIC/REGFILE/y_out_reg[13]
  -------------------------------------------------------------------
                         required time                         10.181    
                         arrival time                         -10.072    
  -------------------------------------------------------------------
                         slack                                  0.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 START_DB/counter_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            START_DB/counter_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.550ns - sys_clk_pin fall@2.550ns)
  Data Path Delay:        0.363ns  (logic 0.296ns (81.542%)  route 0.067ns (18.458%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns = ( 4.507 - 2.550 ) 
    Source Clock Delay      (SCD):    1.443ns = ( 3.993 - 2.550 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.776 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.408    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.434 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.560     3.993    START_DB/clk_IBUF_BUFG
    SLICE_X54Y86         FDRE                                         r  START_DB/counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.167     4.160 r  START_DB/counter_reg[0]/Q
                         net (fo=2, routed)           0.067     4.227    START_DB/counter[0]
    SLICE_X54Y86         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     4.356 r  START_DB/counter_reg[3]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     4.356    START_DB/counter_reg[3]_i_1__0_n_6
    SLICE_X54Y86         FDRE                                         r  START_DB/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     2.964 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     3.649    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.678 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.829     4.507    START_DB/clk_IBUF_BUFG
    SLICE_X54Y86         FDRE                                         r  START_DB/counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.514     3.993    
    SLICE_X54Y86         FDRE (Hold_fdre_C_D)         0.138     4.131    START_DB/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.131    
                         arrival time                           4.356    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 RESET_DB/counter_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            RESET_DB/counter_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.550ns - sys_clk_pin fall@2.550ns)
  Data Path Delay:        0.363ns  (logic 0.296ns (81.542%)  route 0.067ns (18.458%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 4.502 - 2.550 ) 
    Source Clock Delay      (SCD):    1.441ns = ( 3.991 - 2.550 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.776 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.408    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.434 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.558     3.991    RESET_DB/clk_IBUF_BUFG
    SLICE_X56Y80         FDRE                                         r  RESET_DB/counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.167     4.158 r  RESET_DB/counter_reg[0]/Q
                         net (fo=2, routed)           0.067     4.225    RESET_DB/counter[0]
    SLICE_X56Y80         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     4.354 r  RESET_DB/counter_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.354    RESET_DB/counter_reg[3]_i_1_n_6
    SLICE_X56Y80         FDRE                                         r  RESET_DB/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     2.964 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     3.649    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.678 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.824     4.502    RESET_DB/clk_IBUF_BUFG
    SLICE_X56Y80         FDRE                                         r  RESET_DB/counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.511     3.991    
    SLICE_X56Y80         FDRE (Hold_fdre_C_D)         0.138     4.129    RESET_DB/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.129    
                         arrival time                           4.354    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 RESET_DB/DFF1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            RESET_DB/DFF2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.696%)  route 0.189ns (57.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.559     1.442    RESET_DB/DFF1/clk_IBUF_BUFG
    SLICE_X57Y81         FDRE                                         r  RESET_DB/DFF1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  RESET_DB/DFF1/Q_reg/Q
                         net (fo=3, routed)           0.189     1.772    RESET_DB/DFF2/q1
    SLICE_X57Y82         FDRE                                         r  RESET_DB/DFF2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.826     1.954    RESET_DB/DFF2/clk_IBUF_BUFG
    SLICE_X57Y82         FDRE                                         r  RESET_DB/DFF2/Q_reg/C
                         clock pessimism             -0.497     1.457    
    SLICE_X57Y82         FDRE (Hold_fdre_C_D)         0.075     1.532    RESET_DB/DFF2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 START_DB/DFF1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            START_DB/DFF2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.662%)  route 0.190ns (57.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.562     1.445    START_DB/DFF1/clk_IBUF_BUFG
    SLICE_X55Y89         FDRE                                         r  START_DB/DFF1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  START_DB/DFF1/Q_reg/Q
                         net (fo=3, routed)           0.190     1.776    START_DB/DFF2/q1
    SLICE_X56Y90         FDRE                                         r  START_DB/DFF2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.833     1.961    START_DB/DFF2/clk_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  START_DB/DFF2/Q_reg/C
                         clock pessimism             -0.478     1.483    
    SLICE_X56Y90         FDRE (Hold_fdre_C_D)         0.052     1.535    START_DB/DFF2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 RESET_DB/counter_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            RESET_DB/counter_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.550ns - sys_clk_pin fall@2.550ns)
  Data Path Delay:        0.391ns  (logic 0.277ns (70.775%)  route 0.114ns (29.225%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns = ( 4.503 - 2.550 ) 
    Source Clock Delay      (SCD):    1.442ns = ( 3.992 - 2.550 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.776 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.408    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.434 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.559     3.992    RESET_DB/clk_IBUF_BUFG
    SLICE_X56Y81         FDRE                                         r  RESET_DB/counter_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.167     4.159 r  RESET_DB/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     4.274    RESET_DB/counter[6]
    SLICE_X56Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     4.384 r  RESET_DB/counter_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.384    RESET_DB/counter_reg[7]_i_1_n_5
    SLICE_X56Y81         FDRE                                         r  RESET_DB/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     2.964 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     3.649    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.678 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.825     4.503    RESET_DB/clk_IBUF_BUFG
    SLICE_X56Y81         FDRE                                         r  RESET_DB/counter_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.511     3.992    
    SLICE_X56Y81         FDRE (Hold_fdre_C_D)         0.138     4.130    RESET_DB/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.130    
                         arrival time                           4.384    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 START_DB/counter_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            START_DB/counter_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.550ns - sys_clk_pin fall@2.550ns)
  Data Path Delay:        0.391ns  (logic 0.277ns (70.775%)  route 0.114ns (29.225%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns = ( 4.507 - 2.550 ) 
    Source Clock Delay      (SCD):    1.443ns = ( 3.993 - 2.550 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.776 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.408    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.434 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.560     3.993    START_DB/clk_IBUF_BUFG
    SLICE_X54Y86         FDRE                                         r  START_DB/counter_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.167     4.160 r  START_DB/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     4.275    START_DB/counter[2]
    SLICE_X54Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     4.385 r  START_DB/counter_reg[3]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     4.385    START_DB/counter_reg[3]_i_1__0_n_5
    SLICE_X54Y86         FDRE                                         r  START_DB/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     2.964 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     3.649    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.678 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.829     4.507    START_DB/clk_IBUF_BUFG
    SLICE_X54Y86         FDRE                                         r  START_DB/counter_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.514     3.993    
    SLICE_X54Y86         FDRE (Hold_fdre_C_D)         0.138     4.131    START_DB/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.131    
                         arrival time                           4.385    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 RESET_DB/counter_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            RESET_DB/counter_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.550ns - sys_clk_pin fall@2.550ns)
  Data Path Delay:        0.391ns  (logic 0.277ns (70.775%)  route 0.114ns (29.225%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 4.504 - 2.550 ) 
    Source Clock Delay      (SCD):    1.443ns = ( 3.993 - 2.550 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.776 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.408    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.434 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.560     3.993    RESET_DB/clk_IBUF_BUFG
    SLICE_X56Y82         FDRE                                         r  RESET_DB/counter_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y82         FDRE (Prop_fdre_C_Q)         0.167     4.160 r  RESET_DB/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     4.275    RESET_DB/counter[10]
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     4.385 r  RESET_DB/counter_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.385    RESET_DB/counter_reg[11]_i_1_n_5
    SLICE_X56Y82         FDRE                                         r  RESET_DB/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     2.964 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     3.649    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.678 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.826     4.504    RESET_DB/clk_IBUF_BUFG
    SLICE_X56Y82         FDRE                                         r  RESET_DB/counter_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.511     3.993    
    SLICE_X56Y82         FDRE (Hold_fdre_C_D)         0.138     4.131    RESET_DB/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.131    
                         arrival time                           4.385    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 RESET_DB/counter_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            RESET_DB/counter_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.550ns - sys_clk_pin fall@2.550ns)
  Data Path Delay:        0.391ns  (logic 0.277ns (70.775%)  route 0.114ns (29.225%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns = ( 4.505 - 2.550 ) 
    Source Clock Delay      (SCD):    1.444ns = ( 3.994 - 2.550 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.776 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.408    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.434 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.561     3.994    RESET_DB/clk_IBUF_BUFG
    SLICE_X56Y83         FDRE                                         r  RESET_DB/counter_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDRE (Prop_fdre_C_Q)         0.167     4.161 r  RESET_DB/counter_reg[14]/Q
                         net (fo=1, routed)           0.114     4.276    RESET_DB/counter[14]
    SLICE_X56Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     4.386 r  RESET_DB/counter_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.386    RESET_DB/counter_reg[15]_i_1_n_5
    SLICE_X56Y83         FDRE                                         r  RESET_DB/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     2.964 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     3.649    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.678 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.827     4.505    RESET_DB/clk_IBUF_BUFG
    SLICE_X56Y83         FDRE                                         r  RESET_DB/counter_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.511     3.994    
    SLICE_X56Y83         FDRE (Hold_fdre_C_D)         0.138     4.132    RESET_DB/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.132    
                         arrival time                           4.386    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 RESET_DB/counter_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            RESET_DB/counter_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.550ns - sys_clk_pin fall@2.550ns)
  Data Path Delay:        0.391ns  (logic 0.277ns (70.775%)  route 0.114ns (29.225%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns = ( 4.506 - 2.550 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 3.995 - 2.550 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.776 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.408    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.434 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.562     3.995    RESET_DB/clk_IBUF_BUFG
    SLICE_X56Y84         FDRE                                         r  RESET_DB/counter_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.167     4.162 r  RESET_DB/counter_reg[18]/Q
                         net (fo=1, routed)           0.114     4.277    RESET_DB/counter[18]
    SLICE_X56Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     4.387 r  RESET_DB/counter_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.387    RESET_DB/counter_reg[19]_i_1_n_5
    SLICE_X56Y84         FDRE                                         r  RESET_DB/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     2.964 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     3.649    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.678 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.828     4.506    RESET_DB/clk_IBUF_BUFG
    SLICE_X56Y84         FDRE                                         r  RESET_DB/counter_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.511     3.995    
    SLICE_X56Y84         FDRE (Hold_fdre_C_D)         0.138     4.133    RESET_DB/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -4.133    
                         arrival time                           4.387    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 RESET_DB/counter_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            RESET_DB/counter_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.550ns - sys_clk_pin fall@2.550ns)
  Data Path Delay:        0.391ns  (logic 0.277ns (70.775%)  route 0.114ns (29.225%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 4.502 - 2.550 ) 
    Source Clock Delay      (SCD):    1.441ns = ( 3.991 - 2.550 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.776 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.408    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.434 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.558     3.991    RESET_DB/clk_IBUF_BUFG
    SLICE_X56Y80         FDRE                                         r  RESET_DB/counter_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.167     4.158 r  RESET_DB/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     4.273    RESET_DB/counter[2]
    SLICE_X56Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     4.383 r  RESET_DB/counter_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.383    RESET_DB/counter_reg[3]_i_1_n_5
    SLICE_X56Y80         FDRE                                         r  RESET_DB/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     2.964 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     3.649    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.678 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.824     4.502    RESET_DB/clk_IBUF_BUFG
    SLICE_X56Y80         FDRE                                         r  RESET_DB/counter_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.511     3.991    
    SLICE_X56Y80         FDRE (Hold_fdre_C_D)         0.138     4.129    RESET_DB/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.129    
                         arrival time                           4.383    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 2.550 }
Period(ns):         5.100
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.100       2.945      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         5.100       4.100      SLICE_X61Y87   CORDIC/CONTROLLER/done_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         5.100       4.100      SLICE_X57Y88   CORDIC/CONTROLLER/i_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.100       4.100      SLICE_X61Y85   CORDIC/CONTROLLER/i_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.100       4.100      SLICE_X59Y83   CORDIC/CONTROLLER/i_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.100       4.100      SLICE_X57Y87   CORDIC/CONTROLLER/i_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.100       4.100      SLICE_X60Y87   CORDIC/CONTROLLER/i_reg_rep[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.100       4.100      SLICE_X61Y87   CORDIC/CONTROLLER/i_reg_rep[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.100       4.100      SLICE_X61Y87   CORDIC/CONTROLLER/i_reg_rep[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.100       4.100      SLICE_X61Y87   CORDIC/CONTROLLER/i_reg_rep[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.550       2.050      SLICE_X56Y80   RESET_DB/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.550       2.050      SLICE_X56Y80   RESET_DB/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.550       2.050      SLICE_X56Y80   RESET_DB/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.550       2.050      SLICE_X54Y90   START_DB/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.550       2.050      SLICE_X54Y90   START_DB/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.550       2.050      SLICE_X54Y90   START_DB/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.550       2.050      SLICE_X54Y90   START_DB/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.550       2.050      SLICE_X54Y88   START_DB/counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.550       2.050      SLICE_X54Y88   START_DB/counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.550       2.050      SLICE_X56Y80   RESET_DB/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.550       2.050      SLICE_X57Y88   CORDIC/CONTROLLER/i_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.550       2.050      SLICE_X57Y87   CORDIC/CONTROLLER/i_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.550       2.050      SLICE_X59Y89   CORDIC/REGFILE/x_out_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.550       2.050      SLICE_X55Y88   CORDIC/REGFILE/x_out_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.550       2.050      SLICE_X61Y88   CORDIC/REGFILE/x_out_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.550       2.050      SLICE_X58Y88   CORDIC/REGFILE/x_out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.550       2.050      SLICE_X56Y87   CORDIC/REGFILE/x_out_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.550       2.050      SLICE_X56Y88   CORDIC/REGFILE/y_out_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.550       2.050      SLICE_X56Y87   CORDIC/REGFILE/y_out_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.550       2.050      SLICE_X55Y88   CORDIC/REGFILE/y_out_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.550ns  (sys_clk_pin rise@5.100ns - sys_clk_pin fall@2.550ns)
  Data Path Delay:        1.883ns  (logic 0.583ns (30.964%)  route 1.300ns (69.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 9.883 - 5.100 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 7.692 - 2.550 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     4.008 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.975    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.071 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.621     7.692    RESET_DB/clk_IBUF_BUFG
    SLICE_X58Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.459     8.151 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.335     8.486    RESET_DB/reset_db_n
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.610 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.965     9.575    HEX_DRIVER/AS[0]
    SLICE_X57Y92         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.100     5.100 r  
    W5                                                0.000     5.100 r  clk (IN)
                         net (fo=0)                   0.000     5.100    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.350    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.441 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.442     9.883    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X57Y92         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[12]/C
                         clock pessimism              0.258    10.141    
                         clock uncertainty           -0.035    10.106    
    SLICE_X57Y92         FDCE (Recov_fdce_C_CLR)     -0.405     9.701    HEX_DRIVER/refresh_display_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          9.701    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.550ns  (sys_clk_pin rise@5.100ns - sys_clk_pin fall@2.550ns)
  Data Path Delay:        1.883ns  (logic 0.583ns (30.964%)  route 1.300ns (69.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 9.883 - 5.100 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 7.692 - 2.550 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     4.008 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.975    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.071 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.621     7.692    RESET_DB/clk_IBUF_BUFG
    SLICE_X58Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.459     8.151 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.335     8.486    RESET_DB/reset_db_n
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.610 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.965     9.575    HEX_DRIVER/AS[0]
    SLICE_X57Y92         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.100     5.100 r  
    W5                                                0.000     5.100 r  clk (IN)
                         net (fo=0)                   0.000     5.100    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.350    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.441 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.442     9.883    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X57Y92         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[13]/C
                         clock pessimism              0.258    10.141    
                         clock uncertainty           -0.035    10.106    
    SLICE_X57Y92         FDCE (Recov_fdce_C_CLR)     -0.405     9.701    HEX_DRIVER/refresh_display_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          9.701    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.550ns  (sys_clk_pin rise@5.100ns - sys_clk_pin fall@2.550ns)
  Data Path Delay:        1.883ns  (logic 0.583ns (30.964%)  route 1.300ns (69.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 9.883 - 5.100 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 7.692 - 2.550 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     4.008 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.975    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.071 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.621     7.692    RESET_DB/clk_IBUF_BUFG
    SLICE_X58Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.459     8.151 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.335     8.486    RESET_DB/reset_db_n
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.610 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.965     9.575    HEX_DRIVER/AS[0]
    SLICE_X57Y92         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.100     5.100 r  
    W5                                                0.000     5.100 r  clk (IN)
                         net (fo=0)                   0.000     5.100    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.350    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.441 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.442     9.883    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X57Y92         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[14]/C
                         clock pessimism              0.258    10.141    
                         clock uncertainty           -0.035    10.106    
    SLICE_X57Y92         FDCE (Recov_fdce_C_CLR)     -0.405     9.701    HEX_DRIVER/refresh_display_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          9.701    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.550ns  (sys_clk_pin rise@5.100ns - sys_clk_pin fall@2.550ns)
  Data Path Delay:        1.883ns  (logic 0.583ns (30.964%)  route 1.300ns (69.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 9.883 - 5.100 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 7.692 - 2.550 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     4.008 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.975    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.071 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.621     7.692    RESET_DB/clk_IBUF_BUFG
    SLICE_X58Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.459     8.151 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.335     8.486    RESET_DB/reset_db_n
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.610 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.965     9.575    HEX_DRIVER/AS[0]
    SLICE_X57Y92         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.100     5.100 r  
    W5                                                0.000     5.100 r  clk (IN)
                         net (fo=0)                   0.000     5.100    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.350    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.441 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.442     9.883    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X57Y92         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[15]/C
                         clock pessimism              0.258    10.141    
                         clock uncertainty           -0.035    10.106    
    SLICE_X57Y92         FDCE (Recov_fdce_C_CLR)     -0.405     9.701    HEX_DRIVER/refresh_display_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          9.701    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.550ns  (sys_clk_pin rise@5.100ns - sys_clk_pin fall@2.550ns)
  Data Path Delay:        1.849ns  (logic 0.583ns (31.532%)  route 1.266ns (68.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 9.882 - 5.100 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 7.692 - 2.550 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     4.008 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.975    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.071 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.621     7.692    RESET_DB/clk_IBUF_BUFG
    SLICE_X58Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.459     8.151 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.335     8.486    RESET_DB/reset_db_n
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.610 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.931     9.541    HEX_DRIVER/AS[0]
    SLICE_X57Y89         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.100     5.100 r  
    W5                                                0.000     5.100 r  clk (IN)
                         net (fo=0)                   0.000     5.100    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.350    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.441 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.441     9.882    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X57Y89         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[0]/C
                         clock pessimism              0.258    10.140    
                         clock uncertainty           -0.035    10.105    
    SLICE_X57Y89         FDCE (Recov_fdce_C_CLR)     -0.405     9.700    HEX_DRIVER/refresh_display_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.700    
                         arrival time                          -9.541    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.550ns  (sys_clk_pin rise@5.100ns - sys_clk_pin fall@2.550ns)
  Data Path Delay:        1.849ns  (logic 0.583ns (31.532%)  route 1.266ns (68.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 9.882 - 5.100 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 7.692 - 2.550 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     4.008 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.975    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.071 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.621     7.692    RESET_DB/clk_IBUF_BUFG
    SLICE_X58Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.459     8.151 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.335     8.486    RESET_DB/reset_db_n
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.610 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.931     9.541    HEX_DRIVER/AS[0]
    SLICE_X57Y89         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.100     5.100 r  
    W5                                                0.000     5.100 r  clk (IN)
                         net (fo=0)                   0.000     5.100    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.350    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.441 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.441     9.882    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X57Y89         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[1]/C
                         clock pessimism              0.258    10.140    
                         clock uncertainty           -0.035    10.105    
    SLICE_X57Y89         FDCE (Recov_fdce_C_CLR)     -0.405     9.700    HEX_DRIVER/refresh_display_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.700    
                         arrival time                          -9.541    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.550ns  (sys_clk_pin rise@5.100ns - sys_clk_pin fall@2.550ns)
  Data Path Delay:        1.849ns  (logic 0.583ns (31.532%)  route 1.266ns (68.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 9.882 - 5.100 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 7.692 - 2.550 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     4.008 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.975    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.071 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.621     7.692    RESET_DB/clk_IBUF_BUFG
    SLICE_X58Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.459     8.151 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.335     8.486    RESET_DB/reset_db_n
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.610 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.931     9.541    HEX_DRIVER/AS[0]
    SLICE_X57Y89         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.100     5.100 r  
    W5                                                0.000     5.100 r  clk (IN)
                         net (fo=0)                   0.000     5.100    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.350    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.441 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.441     9.882    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X57Y89         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[2]/C
                         clock pessimism              0.258    10.140    
                         clock uncertainty           -0.035    10.105    
    SLICE_X57Y89         FDCE (Recov_fdce_C_CLR)     -0.405     9.700    HEX_DRIVER/refresh_display_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.700    
                         arrival time                          -9.541    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.550ns  (sys_clk_pin rise@5.100ns - sys_clk_pin fall@2.550ns)
  Data Path Delay:        1.849ns  (logic 0.583ns (31.532%)  route 1.266ns (68.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 9.882 - 5.100 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 7.692 - 2.550 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     4.008 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.975    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.071 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.621     7.692    RESET_DB/clk_IBUF_BUFG
    SLICE_X58Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.459     8.151 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.335     8.486    RESET_DB/reset_db_n
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.610 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.931     9.541    HEX_DRIVER/AS[0]
    SLICE_X57Y89         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.100     5.100 r  
    W5                                                0.000     5.100 r  clk (IN)
                         net (fo=0)                   0.000     5.100    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.350    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.441 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.441     9.882    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X57Y89         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[3]/C
                         clock pessimism              0.258    10.140    
                         clock uncertainty           -0.035    10.105    
    SLICE_X57Y89         FDCE (Recov_fdce_C_CLR)     -0.405     9.700    HEX_DRIVER/refresh_display_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          9.700    
                         arrival time                          -9.541    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.550ns  (sys_clk_pin rise@5.100ns - sys_clk_pin fall@2.550ns)
  Data Path Delay:        1.828ns  (logic 0.583ns (31.899%)  route 1.245ns (68.101%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 9.884 - 5.100 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 7.692 - 2.550 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     4.008 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.975    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.071 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.621     7.692    RESET_DB/clk_IBUF_BUFG
    SLICE_X58Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.459     8.151 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.335     8.486    RESET_DB/reset_db_n
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.610 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.909     9.520    HEX_DRIVER/AS[0]
    SLICE_X57Y93         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.100     5.100 r  
    W5                                                0.000     5.100 r  clk (IN)
                         net (fo=0)                   0.000     5.100    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.350    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.441 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.443     9.884    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X57Y93         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[16]/C
                         clock pessimism              0.258    10.142    
                         clock uncertainty           -0.035    10.107    
    SLICE_X57Y93         FDCE (Recov_fdce_C_CLR)     -0.405     9.702    HEX_DRIVER/refresh_display_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          9.702    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.550ns  (sys_clk_pin rise@5.100ns - sys_clk_pin fall@2.550ns)
  Data Path Delay:        1.702ns  (logic 0.583ns (34.264%)  route 1.119ns (65.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 9.882 - 5.100 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 7.692 - 2.550 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     4.008 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.975    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.071 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.621     7.692    RESET_DB/clk_IBUF_BUFG
    SLICE_X58Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.459     8.151 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.335     8.486    RESET_DB/reset_db_n
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.610 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.783     9.393    HEX_DRIVER/AS[0]
    SLICE_X57Y90         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.100     5.100 r  
    W5                                                0.000     5.100 r  clk (IN)
                         net (fo=0)                   0.000     5.100    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.350    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.441 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.441     9.882    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X57Y90         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[4]/C
                         clock pessimism              0.258    10.140    
                         clock uncertainty           -0.035    10.105    
    SLICE_X57Y90         FDCE (Recov_fdce_C_CLR)     -0.405     9.700    HEX_DRIVER/refresh_display_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.700    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                  0.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.233ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            HEX_DRIVER/digit_enable_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.550ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@2.550ns)
  Data Path Delay:        0.643ns  (logic 0.191ns (29.696%)  route 0.452ns (70.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns = ( 4.022 - 2.550 ) 
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.776 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.408    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.434 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.589     4.022    RESET_DB/clk_IBUF_BUFG
    SLICE_X58Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.146     4.168 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.139     4.307    RESET_DB/reset_db_n
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.045     4.352 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.313     4.665    HEX_DRIVER/AS[0]
    SLICE_X59Y88         FDCE                                         f  HEX_DRIVER/digit_enable_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.860     1.987    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X59Y88         FDCE                                         r  HEX_DRIVER/digit_enable_counter_reg[0]/C
                         clock pessimism             -0.498     1.489    
                         clock uncertainty            0.035     1.525    
    SLICE_X59Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.433    HEX_DRIVER/digit_enable_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           4.665    
  -------------------------------------------------------------------
                         slack                                  3.233    

Slack (MET) :             3.233ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            HEX_DRIVER/digit_enable_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.550ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@2.550ns)
  Data Path Delay:        0.643ns  (logic 0.191ns (29.696%)  route 0.452ns (70.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns = ( 4.022 - 2.550 ) 
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.776 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.408    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.434 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.589     4.022    RESET_DB/clk_IBUF_BUFG
    SLICE_X58Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.146     4.168 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.139     4.307    RESET_DB/reset_db_n
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.045     4.352 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.313     4.665    HEX_DRIVER/AS[0]
    SLICE_X59Y88         FDCE                                         f  HEX_DRIVER/digit_enable_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.860     1.987    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X59Y88         FDCE                                         r  HEX_DRIVER/digit_enable_counter_reg[1]/C
                         clock pessimism             -0.498     1.489    
                         clock uncertainty            0.035     1.525    
    SLICE_X59Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.433    HEX_DRIVER/digit_enable_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           4.665    
  -------------------------------------------------------------------
                         slack                                  3.233    

Slack (MET) :             3.236ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            HEX_DRIVER/anodes_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.550ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@2.550ns)
  Data Path Delay:        0.643ns  (logic 0.191ns (29.696%)  route 0.452ns (70.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns = ( 4.022 - 2.550 ) 
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.776 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.408    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.434 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.589     4.022    RESET_DB/clk_IBUF_BUFG
    SLICE_X58Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.146     4.168 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.139     4.307    RESET_DB/reset_db_n
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.045     4.352 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.313     4.665    HEX_DRIVER/AS[0]
    SLICE_X59Y88         FDPE                                         f  HEX_DRIVER/anodes_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.860     1.987    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X59Y88         FDPE                                         r  HEX_DRIVER/anodes_reg[0]/C
                         clock pessimism             -0.498     1.489    
                         clock uncertainty            0.035     1.525    
    SLICE_X59Y88         FDPE (Remov_fdpe_C_PRE)     -0.095     1.430    HEX_DRIVER/anodes_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           4.665    
  -------------------------------------------------------------------
                         slack                                  3.236    

Slack (MET) :             3.236ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            HEX_DRIVER/anodes_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.550ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@2.550ns)
  Data Path Delay:        0.643ns  (logic 0.191ns (29.696%)  route 0.452ns (70.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns = ( 4.022 - 2.550 ) 
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.776 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.408    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.434 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.589     4.022    RESET_DB/clk_IBUF_BUFG
    SLICE_X58Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.146     4.168 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.139     4.307    RESET_DB/reset_db_n
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.045     4.352 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.313     4.665    HEX_DRIVER/AS[0]
    SLICE_X59Y88         FDPE                                         f  HEX_DRIVER/anodes_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.860     1.987    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X59Y88         FDPE                                         r  HEX_DRIVER/anodes_reg[1]/C
                         clock pessimism             -0.498     1.489    
                         clock uncertainty            0.035     1.525    
    SLICE_X59Y88         FDPE (Remov_fdpe_C_PRE)     -0.095     1.430    HEX_DRIVER/anodes_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           4.665    
  -------------------------------------------------------------------
                         slack                                  3.236    

Slack (MET) :             3.236ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            HEX_DRIVER/anodes_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.550ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@2.550ns)
  Data Path Delay:        0.643ns  (logic 0.191ns (29.696%)  route 0.452ns (70.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns = ( 4.022 - 2.550 ) 
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.776 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.408    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.434 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.589     4.022    RESET_DB/clk_IBUF_BUFG
    SLICE_X58Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.146     4.168 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.139     4.307    RESET_DB/reset_db_n
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.045     4.352 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.313     4.665    HEX_DRIVER/AS[0]
    SLICE_X59Y88         FDPE                                         f  HEX_DRIVER/anodes_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.860     1.987    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X59Y88         FDPE                                         r  HEX_DRIVER/anodes_reg[2]/C
                         clock pessimism             -0.498     1.489    
                         clock uncertainty            0.035     1.525    
    SLICE_X59Y88         FDPE (Remov_fdpe_C_PRE)     -0.095     1.430    HEX_DRIVER/anodes_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           4.665    
  -------------------------------------------------------------------
                         slack                                  3.236    

Slack (MET) :             3.236ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            HEX_DRIVER/anodes_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.550ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@2.550ns)
  Data Path Delay:        0.643ns  (logic 0.191ns (29.696%)  route 0.452ns (70.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns = ( 4.022 - 2.550 ) 
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.776 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.408    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.434 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.589     4.022    RESET_DB/clk_IBUF_BUFG
    SLICE_X58Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.146     4.168 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.139     4.307    RESET_DB/reset_db_n
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.045     4.352 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.313     4.665    HEX_DRIVER/AS[0]
    SLICE_X59Y88         FDPE                                         f  HEX_DRIVER/anodes_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.860     1.987    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X59Y88         FDPE                                         r  HEX_DRIVER/anodes_reg[3]/C
                         clock pessimism             -0.498     1.489    
                         clock uncertainty            0.035     1.525    
    SLICE_X59Y88         FDPE (Remov_fdpe_C_PRE)     -0.095     1.430    HEX_DRIVER/anodes_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           4.665    
  -------------------------------------------------------------------
                         slack                                  3.236    

Slack (MET) :             3.347ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.550ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@2.550ns)
  Data Path Delay:        0.752ns  (logic 0.191ns (25.406%)  route 0.561ns (74.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.472ns = ( 4.022 - 2.550 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.776 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.408    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.434 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.589     4.022    RESET_DB/clk_IBUF_BUFG
    SLICE_X58Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.146     4.168 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.139     4.307    RESET_DB/reset_db_n
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.045     4.352 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.422     4.774    HEX_DRIVER/AS[0]
    SLICE_X57Y91         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.833     1.961    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X57Y91         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[10]/C
                         clock pessimism             -0.478     1.483    
                         clock uncertainty            0.035     1.519    
    SLICE_X57Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.427    HEX_DRIVER/refresh_display_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           4.774    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.347ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.550ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@2.550ns)
  Data Path Delay:        0.752ns  (logic 0.191ns (25.406%)  route 0.561ns (74.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.472ns = ( 4.022 - 2.550 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.776 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.408    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.434 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.589     4.022    RESET_DB/clk_IBUF_BUFG
    SLICE_X58Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.146     4.168 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.139     4.307    RESET_DB/reset_db_n
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.045     4.352 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.422     4.774    HEX_DRIVER/AS[0]
    SLICE_X57Y91         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.833     1.961    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X57Y91         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[11]/C
                         clock pessimism             -0.478     1.483    
                         clock uncertainty            0.035     1.519    
    SLICE_X57Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.427    HEX_DRIVER/refresh_display_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           4.774    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.347ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.550ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@2.550ns)
  Data Path Delay:        0.752ns  (logic 0.191ns (25.406%)  route 0.561ns (74.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.472ns = ( 4.022 - 2.550 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.776 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.408    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.434 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.589     4.022    RESET_DB/clk_IBUF_BUFG
    SLICE_X58Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.146     4.168 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.139     4.307    RESET_DB/reset_db_n
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.045     4.352 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.422     4.774    HEX_DRIVER/AS[0]
    SLICE_X57Y91         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.833     1.961    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X57Y91         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[8]/C
                         clock pessimism             -0.478     1.483    
                         clock uncertainty            0.035     1.519    
    SLICE_X57Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.427    HEX_DRIVER/refresh_display_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           4.774    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.347ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.550ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@2.550ns)
  Data Path Delay:        0.752ns  (logic 0.191ns (25.406%)  route 0.561ns (74.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.472ns = ( 4.022 - 2.550 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.550     2.550 f  
    W5                                                0.000     2.550 f  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.776 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.408    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.434 f  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.589     4.022    RESET_DB/clk_IBUF_BUFG
    SLICE_X58Y87         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.146     4.168 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.139     4.307    RESET_DB/reset_db_n
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.045     4.352 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.422     4.774    HEX_DRIVER/AS[0]
    SLICE_X57Y91         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.833     1.961    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X57Y91         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[9]/C
                         clock pessimism             -0.478     1.483    
                         clock uncertainty            0.035     1.519    
    SLICE_X57Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.427    HEX_DRIVER/refresh_display_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           4.774    
  -------------------------------------------------------------------
                         slack                                  3.347    





