# Verilog Half Adder, Full Adder & Subtractor (Vivado Project)

This repository contains both *gate-level* and *behavioral* Verilog implementations for basic arithmetic circuits.  
All modules are designed and simulated using *Xilinx Vivado 2022.2*.

## âœ” Included Modules
- Half Adder (Gate-level & Behavioral)
- Full Adder
- Half Subtractor
- Full Subtractor
- Unified Testbench for all modules

---

## ğŸ›  Tools Used
- *Xilinx Vivado 2022.2*
- Behavioral Simulation (XSIM)
- RTL Schematic Viewer
- Device View (Implemented Design)

---

## â­ Features
- Gate-level modeling (AND, XOR, OR, NOT)
- Behavioral modeling (assign statements)
- Single unified testbench for all designs
- Waveform verification using Vivado simulator
- RTL schematic generation
- Power & Utilization report from implementation

---

## ğŸ“ File Structure
/Half_Adder_vivado_Project |
|â”€â”€ half_adder_gate.v
|â”€â”€ half_adder_behavioral.v
|â”€â”€ full_adder.v
|â”€â”€ half_subtractor.v
|â”€â”€ full_subtractor.v
|â”€â”€ testbench.v
|â”€â”€ README.md
