// Seed: 482469394
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  integer id_3;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  logic [7:0] id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign id_9.id_7[-1] = id_2;
endmodule
module module_2 #(
    parameter id_14 = 32'd40,
    parameter id_20 = 32'd80
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    _id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37
);
  inout wire id_37;
  input wire id_36;
  output logic [7:0] id_35;
  inout wire id_34;
  inout wire id_33;
  output tri0 id_32;
  inout wire id_31;
  inout wire id_30;
  input wire id_29;
  input wire id_28;
  input wire id_27;
  input wire id_26;
  inout wire id_25;
  output uwire id_24;
  inout tri id_23;
  output wire id_22;
  output wire id_21;
  inout wire _id_20;
  input wire id_19;
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire _id_14;
  input wire id_13;
  module_0 modCall_1 (
      id_36,
      id_25
  );
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout tri1 id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout logic [7:0] id_1;
  tri1 [1 : id_14] id_38 = -1;
  assign id_8 = 1 - -1;
  assign id_35[id_20] = id_17;
  assign id_23 = -1;
  assign id_24 = 1'h0;
  assign id_1[-1] = id_34++;
  assign id_32 = 1;
  logic id_39;
  assign id_39 = 1'b0;
endmodule
