{
  "author": {
    "id": "codejunkie99",
    "display_name": "Avidlive",
    "avatar_url": "https://avatars.githubusercontent.com/u/52658655?u=776b0e73c39de2996639d495ee4823860456f5e4&v=4"
  },
  "marketplaces": [
    {
      "name": "gateflow",
      "version": null,
      "description": "AI-powered SystemVerilog development assistant â€” design, verify, debug, and deliver working RTL with natural language.",
      "repo_full_name": "codejunkie99/Gateflow-Plugin",
      "repo_url": "https://github.com/codejunkie99/Gateflow-Plugin",
      "repo_description": null,
      "signals": {
        "stars": 2,
        "forks": 0,
        "pushed_at": "2026-02-02T08:17:26Z"
      },
      "files": {
        ".claude-plugin/marketplace.json": "{\n  \"$schema\": \"https://anthropic.com/claude-code/marketplace.schema.json\",\n  \"name\": \"gateflow\",\n  \"description\": \"AI-powered SystemVerilog development assistant â€” design, verify, debug, and deliver working RTL with natural language.\",\n  \"owner\": {\n    \"name\": \"codejunkie99\",\n    \"github\": \"https://github.com/codejunkie99\"\n  },\n  \"plugins\": [\n    {\n      \"name\": \"gateflow\",\n      \"description\": \"AI-powered SystemVerilog development assistant with lint fixing, code generation, simulation, and waveform analysis\",\n      \"version\": \"1.3.5\",\n      \"author\": {\n        \"name\": \"codejunkie99\"\n      },\n      \"source\": \"./plugins/gateflow\",\n      \"category\": \"development\"\n    }\n  ]\n}\n",
        "README.md": "# GateFlow Plugin for Claude Code\n> AI-powered SystemVerilog development assistant â€” design, verify, debug, and deliver working RTL with natural language.\n\n[![License: BSL-1.1](https://img.shields.io/badge/License-BSL%201.1-orange.svg)](LICENSE)\n[![Claude Code Plugin](https://img.shields.io/badge/Claude%20Code-Plugin-purple.svg)](https://code.claude.com/)\n\n<img width=\"1619\" height=\"787\" alt=\"image\" src=\"https://github.com/user-attachments/assets/f53240b4-5704-4c5a-8e0e-5d65546a0ad1\" />\n\n---\n\n## What is GateFlow?\n\nGateFlow brings professional SystemVerilog tooling to Claude Code. Design RTL modules, generate testbenches, debug simulation failures, and get lint-clean code â€” all through natural conversation.\n\n**Perfect for:**\n- FPGA/ASIC engineers wanting AI-assisted RTL development\n- Verification engineers creating testbenches and assertions\n- Students learning SystemVerilog\n- Anyone who wants working code, not just generated code\n\n---\n\n## Why GateFlow?\n\n**Loving hardware doesn't have to be gatekept.**\n\nGateFlow was built with love to break down the barriers that keep people away from hardware design. Whether you're writing your first line of SystemVerilog or getting back into it after years away, we believe the tools should help you â€” not fight you.\n\nNo more cryptic error messages. No more hunting through documentation for the right syntax. Just describe what you want to build, and let's make it happen together.\n\n**The GateFlow difference:** We don't just generate code â€” we deliver *working* code. Lint-checked, simulated, verified.\n\nWe can't wait to see what you create. â¤ï¸\n\n---\n\n## Quick Start\n\n### Installation\n\n**Option 1: One-command install (recommended)**\n```bash\nclaude plugin marketplace add codejunkie99/Gateflow-Plugin\nclaude plugin install gateflow\n```\n\n**Option 2: Clone and run directly**\n```bash\ngit clone https://github.com/codejunkie99/Gateflow-Plugin.git\nclaude --plugin-dir ./Gateflow-Plugin/plugins/gateflow\n```\n\n**Option 3: Add to settings (persistent)**\n```bash\n# Clone to a permanent location\ngit clone https://github.com/codejunkie99/Gateflow-Plugin.git ~/.claude-plugins/gateflow-marketplace\n```\n\nThen add to `~/.claude/settings.json` (global) or `.claude/settings.json` (project):\n```json\n{\n  \"plugins\": [\n    \"~/.claude-plugins/gateflow-marketplace/plugins/gateflow\"\n  ]\n}\n```\n\n### Prerequisites\n\n| Tool | Required | macOS | Linux |\n|------|----------|-------|-------|\n| [Claude Code](https://code.claude.com/) | Yes | See website | See website |\n| [Verilator](https://verilator.org/) | Yes | `brew install verilator` | `sudo apt install verilator` |\n| Verible | Optional | `brew install verible` | See [releases](https://github.com/chipsalliance/verible/releases) |\n\n### Verify Installation\n\n```bash\n# Inside Claude Code, run:\n/gf-doctor\n```\n\n---\n\n## Updating GateFlow\n\n**Marketplace install (recommended):**\n\n1) Open `/plugin`  \n2) Marketplaces â†’ select `gateflow` â†’ **Update**  \n3) Installed â†’ select `gateflow` â†’ **Mark for update** â†’ **Update now**  \n4) Restart Claude Code to reload the plugin\n\n**Local/dev install:**\n\n- `git pull` in your plugin folder, then restart Claude Code\n\n---\n\n## Usage\n\n### Skills (Auto-Activating)\n\nSkills activate automatically based on context. Just ask naturally:\n\n| Skill | Trigger | What It Does |\n|-------|---------|--------------|\n| `/gf` | Any SV task | **Main orchestrator** â€” plan-first, parallel build, verify until working |\n| `/gf-plan` | \"plan\", \"design\", \"architect\" | Creates comprehensive RTL implementation plans with diagrams |\n| `/gf-build` | \"build\", \"multi-component\", \"SoC\" | Parallel component build orchestration |\n| `/gf-architect` | \"map codebase\", \"analyze project\" | Generates codebase map with hierarchy, FSMs, clocks, CDC |\n\nBy default, `/gf` uses parallel builds after planning. If you want a sequential flow, say \"single-threaded\" or \"sequential build.\"\n\n### Commands (Slash Commands)\n\n| Command | Description |\n|---------|-------------|\n| `/gf-scan` | Index project |\n| `/gf-map` | Map codebase |\n| `/gf-lint` | Run lint |\n| `/gf-fix` | Fix lint |\n| `/gf-gen` | Generate scaffolds |\n| `/gf-sim` | Run sim |\n| `/gf-doctor` | Env check |\n\n### Natural Language (Just Ask)\n\nGateFlow understands context. Describe what you need:\n\n```\n\"Create a FIFO and test it\"\nâ†’ Generates FIFO, creates testbench, runs simulation, fixes issues, delivers working code\n\n\"Why is my output X?\"\nâ†’ Analyzes code, traces signal path, identifies root cause\n\n\"Plan a DMA controller\"\nâ†’ Creates detailed design plan with block diagrams, FSMs, interfaces, verification strategy\n\n\"Add assertions to check the handshake protocol\"\nâ†’ Generates SVA properties for valid/ready handshake\n\n\"Explain how the FSM in uart_tx.sv works\"\nâ†’ Analyzes state machine, explains transitions, creates state diagram\n```\n\n### Example Session\n\n```\n$ claude --plugin-dir https://github.com/codejunkie99/Gateflow-Plugin\n\nYou: Create a parameterized counter with enable and test it\n\nClaude: Creating counter module...\nâœ“ Created counter.sv\n\nRunning lint check...\nâœ“ Lint clean\n\nCreating testbench...\nâœ“ Created tb_counter.sv\n\nRunning simulation...\nâœ“ All tests pass (12 checks)\n\nDone! Created:\n- rtl/counter.sv (8-bit parameterized counter with enable)\n- tb/tb_counter.sv (Self-checking testbench)\n```\n\n---\n\n## Agents\n\nGateFlow includes specialized agents for different tasks:\n\n| Agent | Expertise | Use Case |\n|-------|-----------|----------|\n| `sv-codegen` | RTL architect | Creating new modules, FSMs, FIFOs, arbiters |\n| `sv-testbench` | Verification engineer | Writing testbenches, stimulus, self-checking logic |\n| `sv-debug` | Debug specialist | Simulation failures, X-values, timing issues |\n| `sv-verification` | Verification methodologist | SVA assertions, coverage, formal properties |\n| `sv-understanding` | RTL analyst | Explaining code, tracing signals, architecture docs |\n| `sv-planner` | Architecture planner | Design planning, block diagrams, implementation phases |\n| `sv-orchestrator` | Parallel builder | Multi-component designs, parallel builds |\n| `sv-refactor` | Code quality engineer | Fixing lint, cleanup, optimization |\n| `sv-developer` | Full-stack RTL | Complex multi-file features |\n\nAgents are automatically invoked by the `/gf` orchestrator based on your request.\n\n---\n\n## Features\n\n### ğŸ¯ Working Code, Not Just Generated Code\nThe `/gf` orchestrator doesn't just generate â€” it verifies:\n```\nCreate â†’ Lint â†’ Fix â†’ Test â†’ Fix â†’ Deliver\n```\n\n### ğŸ“ Hardware Design Planning\n`/gf-plan` creates professional design documents:\n- Block diagrams (Mermaid)\n- ASCII block diagrams for quick copy/paste\n- Module hierarchy\n- Interface specifications\n- FSM state diagrams\n- Clock domain analysis\n- Verification strategy\n- Implementation phases\n\n### ğŸ—ºï¸ Codebase Intelligence\n`/gf-architect` maps your entire project:\n- Module hierarchy and dependencies\n- Signal flow analysis\n- FSM extraction\n- Clock domain crossing detection\n- Package and type definitions\n\n### ğŸ”§ Comprehensive Coverage\n- **Memory patterns**: FIFOs, dual-port RAM, register files\n- **Error handling**: ECC, watchdogs, TMR\n- **DFT**: Scan chains, JTAG, BIST\n- **Timing closure**: Retiming, pipelining, SDC\n- **Verification**: SVA, coverage, formal\n\n---\n\n## Project Structure\n\n```\nGateflow-Plugin/\nâ”œâ”€â”€ .claude-plugin/\nâ”‚   â””â”€â”€ marketplace.json      # Marketplace manifest\nâ”œâ”€â”€ plugins/\nâ”‚   â””â”€â”€ gateflow/             # Main plugin\nâ”‚       â”œâ”€â”€ .claude-plugin/\nâ”‚       â”‚   â””â”€â”€ plugin.json   # Plugin manifest\nâ”‚       â”œâ”€â”€ agents/           # Specialized AI agents\nâ”‚       â”‚   â”œâ”€â”€ sv-codegen.md\nâ”‚       â”‚   â”œâ”€â”€ sv-testbench.md\nâ”‚       â”‚   â”œâ”€â”€ sv-debug.md\nâ”‚       â”‚   â”œâ”€â”€ sv-verification.md\nâ”‚       â”‚   â”œâ”€â”€ sv-understanding.md\nâ”‚       â”‚   â”œâ”€â”€ sv-refactor.md\nâ”‚       â”‚   â””â”€â”€ sv-developer.md\nâ”‚       â”œâ”€â”€ commands/         # Slash commands\nâ”‚       â”‚   â”œâ”€â”€ gf-doctor.md\nâ”‚       â”‚   â”œâ”€â”€ gf-scan.md\nâ”‚       â”‚   â”œâ”€â”€ gf-map.md\nâ”‚       â”‚   â”œâ”€â”€ gf-lint.md\nâ”‚       â”‚   â”œâ”€â”€ gf-fix.md\nâ”‚       â”‚   â”œâ”€â”€ gf-gen.md\nâ”‚       â”‚   â””â”€â”€ gf-sim.md\nâ”‚       â”œâ”€â”€ skills/           # Auto-activating skills\nâ”‚       â”‚   â”œâ”€â”€ gf/\nâ”‚       â”‚   â”œâ”€â”€ gf-plan/\nâ”‚       â”‚   â””â”€â”€ gf-architect/\nâ”‚       â”œâ”€â”€ hooks/            # Automation hooks\nâ”‚       â””â”€â”€ CLAUDE.md         # SystemVerilog reference\nâ”œâ”€â”€ docs/\nâ”‚   â””â”€â”€ gateflow.index        # Compressed docs index\nâ”œâ”€â”€ AGENTS.md                 # Docs index for non-Claude agents\nâ”œâ”€â”€ CLAUDE.md                 # SystemVerilog reference\nâ””â”€â”€ README.md\n```\n\n### Agent Compatibility\n\n| File | For |\n|------|-----|\n| `CLAUDE.md` | Claude Code (primary reference) |\n| `AGENTS.md` | Other AI agents (Cursor, Copilot, etc.) |\n\n`AGENTS.md` provides a compressed docs index so non-Claude agents can discover GateFlow's knowledge base.\n\n---\n\n## Configuration (Optional)\n\nCreate `.claude/gateflow.local.md` in your project for project-specific settings:\n\n```yaml\n---\nverilator_flags: [\"-Wall\", \"-Wno-UNUSED\"]\ntop_module: chip_top\nclock_freq: 100MHz\n---\n\n# Project Notes\n- Memory mapped registers at 0x1000\n- AXI4-Lite interface for config\n```\n\n---\n\n## Troubleshooting\n\n### \"Verilator not found\"\n```bash\n# Check if installed\nverilator --version\n\n# Install if missing\nbrew install verilator      # macOS\nsudo apt install verilator  # Linux (Debian/Ubuntu)\n```\n\n### \"Plugin not loading\"\n```bash\n# Verify plugin loads\nclaude --plugin-dir /path/to/Gateflow-Plugin\n\n# Check plugin.json exists\nls .claude-plugin/plugin.json\n```\n\n### \"Agent not found\"\nMake sure you're using the correct agent names with the `gateflow:` prefix when spawning manually:\n```\ngateflow:sv-codegen\ngateflow:sv-testbench\n```\n\n---\n\n## Contributing\n\nContributions welcome! Areas we'd love help with:\n- Additional protocol support (AXI4, PCIe, USB)\n- More design patterns\n- Tool integrations (Yosys, Vivado, Quartus)\n- Documentation and examples\n\n---\n\n## License\n\nBSL-1.1 (Business Source License) - see [LICENSE](LICENSE) for details.\n\n**You can:** Use, fork, contribute for non-commercial/personal/educational purposes.\n**Commercial use:** Contact us for a license.\n**After 2028:** Converts to Apache 2.0.\n\n---\n\n## Links\n\n- [Claude Code Documentation](https://code.claude.com/docs)\n- [Verilator](https://verilator.org/)\n- [SystemVerilog LRM](https://ieeexplore.ieee.org/document/8299595)\n\n---\n\n<p align=\"center\">\n  <b>Built for hardware engineers who want to move faster.</b><br>\n  <i>Design. Verify. Ship.</i>\n</p>\n"
      },
      "plugins": [
        {
          "name": "gateflow",
          "description": "AI-powered SystemVerilog development assistant with lint fixing, code generation, simulation, and waveform analysis",
          "version": "1.3.5",
          "author": {
            "name": "codejunkie99"
          },
          "source": "./plugins/gateflow",
          "category": "development",
          "categories": [
            "development"
          ],
          "install_commands": [
            "/plugin marketplace add codejunkie99/Gateflow-Plugin",
            "/plugin install gateflow@gateflow"
          ]
        }
      ]
    }
  ]
}