Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jan 30 11:34:15 2024
| Host         : LAPTOP-KP9RFQ43 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sys_on_board_timing_summary_routed.rpt -pb sys_on_board_timing_summary_routed.pb -rpx sys_on_board_timing_summary_routed.rpx -warn_on_violation
| Design       : sys_on_board
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: display/clk_filter/clk_out_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: multiplier/CU/FSM_onehot_state_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.890        0.000                      0                  161        0.138        0.000                      0                  161        4.500        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.890        0.000                      0                  161        0.138        0.000                      0                  161        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 multiplier/CU/FSM_onehot_state_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplier/A/comp[7].ff_D/q_reg_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.777ns  (logic 1.386ns (36.698%)  route 2.391ns (63.302%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns = ( 10.250 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.647    10.250    multiplier/CU/CLK
    SLICE_X10Y53         FDRE                                         r  multiplier/CU/FSM_onehot_state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.524    10.774 r  multiplier/CU/FSM_onehot_state_reg[5]/Q
                         net (fo=16, routed)          0.472    11.245    multiplier/A/comp[1].ff_D/Q[1]
    SLICE_X10Y52         LUT5 (Prop_lut5_I2_O)        0.117    11.362 r  multiplier/A/comp[1].ff_D/q_i_2__3/O
                         net (fo=3, routed)           0.452    11.815    multiplier/A/comp[3].ff_D/q_reg_10
    SLICE_X10Y51         LUT6 (Prop_lut6_I5_O)        0.348    12.163 r  multiplier/A/comp[3].ff_D/q_i_2__1/O
                         net (fo=3, routed)           0.479    12.642    multiplier/A/comp[5].ff_D/q_reg_7
    SLICE_X9Y51          LUT6 (Prop_lut6_I5_O)        0.124    12.766 r  multiplier/A/comp[5].ff_D/q_i_2/O
                         net (fo=2, routed)           0.160    12.926    multiplier/CU/q_reg_rep__0_0
    SLICE_X9Y51          LUT6 (Prop_lut6_I5_O)        0.124    13.050 r  multiplier/CU/q_i_2__7/O
                         net (fo=3, routed)           0.446    13.495    multiplier/A/comp[7].ff_D/q_reg_rep__0_11
    SLICE_X9Y51          LUT2 (Prop_lut2_I1_O)        0.149    13.644 r  multiplier/A/comp[7].ff_D/q_rep_i_1/O
                         net (fo=1, routed)           0.382    14.026    multiplier/A/comp[7].ff_D/q_rep_i_1_n_0
    SLICE_X9Y51          FDRE                                         r  multiplier/A/comp[7].ff_D/q_reg_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.525    14.948    multiplier/A/comp[7].ff_D/CLK
    SLICE_X9Y51          FDRE                                         r  multiplier/A/comp[7].ff_D/q_reg_rep/C
                         clock pessimism              0.259    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X9Y51          FDRE (Setup_fdre_C_D)       -0.255    14.916    multiplier/A/comp[7].ff_D/q_reg_rep
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                         -14.026    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 multiplier/CU/FSM_onehot_state_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplier/A/comp[7].ff_D/q_reg_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.891ns  (logic 1.361ns (34.982%)  route 2.530ns (65.018%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns = ( 10.250 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.647    10.250    multiplier/CU/CLK
    SLICE_X10Y53         FDRE                                         r  multiplier/CU/FSM_onehot_state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.524    10.774 r  multiplier/CU/FSM_onehot_state_reg[5]/Q
                         net (fo=16, routed)          0.472    11.245    multiplier/A/comp[1].ff_D/Q[1]
    SLICE_X10Y52         LUT5 (Prop_lut5_I2_O)        0.117    11.362 r  multiplier/A/comp[1].ff_D/q_i_2__3/O
                         net (fo=3, routed)           0.452    11.815    multiplier/A/comp[3].ff_D/q_reg_10
    SLICE_X10Y51         LUT6 (Prop_lut6_I5_O)        0.348    12.163 r  multiplier/A/comp[3].ff_D/q_i_2__1/O
                         net (fo=3, routed)           0.479    12.642    multiplier/A/comp[5].ff_D/q_reg_7
    SLICE_X9Y51          LUT6 (Prop_lut6_I5_O)        0.124    12.766 r  multiplier/A/comp[5].ff_D/q_i_2/O
                         net (fo=2, routed)           0.160    12.926    multiplier/CU/q_reg_rep__0_0
    SLICE_X9Y51          LUT6 (Prop_lut6_I5_O)        0.124    13.050 r  multiplier/CU/q_i_2__7/O
                         net (fo=3, routed)           0.446    13.495    multiplier/A/comp[7].ff_D/q_reg_rep__0_11
    SLICE_X9Y51          LUT2 (Prop_lut2_I1_O)        0.124    13.619 r  multiplier/A/comp[7].ff_D/q_rep__0_i_1/O
                         net (fo=1, routed)           0.521    14.140    multiplier/A/comp[7].ff_D/q_rep__0_i_1_n_0
    SLICE_X9Y51          FDRE                                         r  multiplier/A/comp[7].ff_D/q_reg_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.525    14.948    multiplier/A/comp[7].ff_D/CLK
    SLICE_X9Y51          FDRE                                         r  multiplier/A/comp[7].ff_D/q_reg_rep__0/C
                         clock pessimism              0.259    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X9Y51          FDRE (Setup_fdre_C_D)       -0.081    15.090    multiplier/A/comp[7].ff_D/q_reg_rep__0
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -14.140    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             1.496ns  (required time - arrival time)
  Source:                 multiplier/CU/FSM_onehot_state_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplier/A/comp[7].ff_D/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.471ns  (logic 1.355ns (39.033%)  route 2.116ns (60.967%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns = ( 10.250 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.647    10.250    multiplier/CU/CLK
    SLICE_X10Y53         FDRE                                         r  multiplier/CU/FSM_onehot_state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.524    10.774 r  multiplier/CU/FSM_onehot_state_reg[5]/Q
                         net (fo=16, routed)          0.472    11.245    multiplier/A/comp[1].ff_D/Q[1]
    SLICE_X10Y52         LUT5 (Prop_lut5_I2_O)        0.117    11.362 r  multiplier/A/comp[1].ff_D/q_i_2__3/O
                         net (fo=3, routed)           0.452    11.815    multiplier/A/comp[3].ff_D/q_reg_10
    SLICE_X10Y51         LUT6 (Prop_lut6_I5_O)        0.348    12.163 r  multiplier/A/comp[3].ff_D/q_i_2__1/O
                         net (fo=3, routed)           0.479    12.642    multiplier/A/comp[5].ff_D/q_reg_7
    SLICE_X9Y51          LUT6 (Prop_lut6_I5_O)        0.124    12.766 r  multiplier/A/comp[5].ff_D/q_i_2/O
                         net (fo=2, routed)           0.160    12.926    multiplier/CU/q_reg_rep__0_0
    SLICE_X9Y51          LUT6 (Prop_lut6_I5_O)        0.124    13.050 r  multiplier/CU/q_i_2__7/O
                         net (fo=3, routed)           0.554    13.603    multiplier/A/comp[7].ff_D/q_reg_rep__0_11
    SLICE_X9Y53          LUT2 (Prop_lut2_I1_O)        0.118    13.721 r  multiplier/A/comp[7].ff_D/q_i_1/O
                         net (fo=1, routed)           0.000    13.721    multiplier/A/comp[7].ff_D/in_ff_7
    SLICE_X9Y53          FDRE                                         r  multiplier/A/comp[7].ff_D/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.524    14.947    multiplier/A/comp[7].ff_D/CLK
    SLICE_X9Y53          FDRE                                         r  multiplier/A/comp[7].ff_D/q_reg/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X9Y53          FDRE (Setup_fdre_C_D)        0.047    15.217    multiplier/A/comp[7].ff_D/q_reg
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                         -13.721    
  -------------------------------------------------------------------
                         slack                                  1.496    

Slack (MET) :             1.856ns  (required time - arrival time)
  Source:                 multiplier/CU/FSM_onehot_state_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplier/A/comp[5].ff_D/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.097ns  (logic 1.237ns (39.948%)  route 1.860ns (60.052%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns = ( 10.250 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.647    10.250    multiplier/CU/CLK
    SLICE_X10Y53         FDRE                                         r  multiplier/CU/FSM_onehot_state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.524    10.774 r  multiplier/CU/FSM_onehot_state_reg[5]/Q
                         net (fo=16, routed)          0.472    11.245    multiplier/A/comp[1].ff_D/Q[1]
    SLICE_X10Y52         LUT5 (Prop_lut5_I2_O)        0.117    11.362 r  multiplier/A/comp[1].ff_D/q_i_2__3/O
                         net (fo=3, routed)           0.452    11.815    multiplier/A/comp[3].ff_D/q_reg_10
    SLICE_X10Y51         LUT6 (Prop_lut6_I5_O)        0.348    12.163 r  multiplier/A/comp[3].ff_D/q_i_2__1/O
                         net (fo=3, routed)           0.529    12.691    multiplier/A/comp[4].ff_D/q_reg_30
    SLICE_X9Y50          LUT4 (Prop_lut4_I3_O)        0.124    12.815 r  multiplier/A/comp[4].ff_D/q_i_2__0/O
                         net (fo=1, routed)           0.407    13.222    multiplier/A/comp[6].ff_D/q_reg_5
    SLICE_X9Y50          LUT6 (Prop_lut6_I3_O)        0.124    13.346 r  multiplier/A/comp[6].ff_D/q_i_1__1/O
                         net (fo=1, routed)           0.000    13.346    multiplier/A/comp[5].ff_D/in_ff_5
    SLICE_X9Y50          FDRE                                         r  multiplier/A/comp[5].ff_D/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.525    14.948    multiplier/A/comp[5].ff_D/CLK
    SLICE_X9Y50          FDRE                                         r  multiplier/A/comp[5].ff_D/q_reg/C
                         clock pessimism              0.259    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X9Y50          FDRE (Setup_fdre_C_D)        0.031    15.202    multiplier/A/comp[5].ff_D/q_reg
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -13.346    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.867ns  (required time - arrival time)
  Source:                 multiplier/CU/FSM_onehot_state_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplier/A/comp[6].ff_D/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.084ns  (logic 1.237ns (40.112%)  route 1.847ns (59.888%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns = ( 10.250 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.647    10.250    multiplier/CU/CLK
    SLICE_X10Y53         FDRE                                         r  multiplier/CU/FSM_onehot_state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.524    10.774 r  multiplier/CU/FSM_onehot_state_reg[5]/Q
                         net (fo=16, routed)          0.472    11.245    multiplier/A/comp[1].ff_D/Q[1]
    SLICE_X10Y52         LUT5 (Prop_lut5_I2_O)        0.117    11.362 r  multiplier/A/comp[1].ff_D/q_i_2__3/O
                         net (fo=3, routed)           0.452    11.815    multiplier/A/comp[3].ff_D/q_reg_10
    SLICE_X10Y51         LUT6 (Prop_lut6_I5_O)        0.348    12.163 r  multiplier/A/comp[3].ff_D/q_i_2__1/O
                         net (fo=3, routed)           0.479    12.642    multiplier/A/comp[5].ff_D/q_reg_7
    SLICE_X9Y51          LUT6 (Prop_lut6_I5_O)        0.124    12.766 r  multiplier/A/comp[5].ff_D/q_i_2/O
                         net (fo=2, routed)           0.444    13.210    multiplier/A/comp[7].ff_D/q_reg_33
    SLICE_X9Y51          LUT6 (Prop_lut6_I3_O)        0.124    13.334 r  multiplier/A/comp[7].ff_D/q_i_1__0/O
                         net (fo=1, routed)           0.000    13.334    multiplier/A/comp[6].ff_D/in_ff_6
    SLICE_X9Y51          FDRE                                         r  multiplier/A/comp[6].ff_D/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.525    14.948    multiplier/A/comp[6].ff_D/CLK
    SLICE_X9Y51          FDRE                                         r  multiplier/A/comp[6].ff_D/q_reg/C
                         clock pessimism              0.259    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X9Y51          FDRE (Setup_fdre_C_D)        0.029    15.200    multiplier/A/comp[6].ff_D/q_reg
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -13.334    
  -------------------------------------------------------------------
                         slack                                  1.867    

Slack (MET) :             2.222ns  (required time - arrival time)
  Source:                 multiplier/CU/FSM_onehot_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplier/A/comp[6].ff_D/q_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.272ns  (logic 0.648ns (28.523%)  route 1.624ns (71.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 10.249 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.646    10.249    multiplier/CU/CLK
    SLICE_X14Y53         FDRE                                         r  multiplier/CU/FSM_onehot_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.524    10.773 r  multiplier/CU/FSM_onehot_state_reg[1]/Q
                         net (fo=26, routed)          0.814    11.586    multiplier/CU/Q[1]
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.124    11.710 r  multiplier/CU/q_i_1__13/O
                         net (fo=10, routed)          0.810    12.521    multiplier/A/comp[6].ff_D/rst_A
    SLICE_X9Y51          FDRE                                         r  multiplier/A/comp[6].ff_D/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.525    14.948    multiplier/A/comp[6].ff_D/CLK
    SLICE_X9Y51          FDRE                                         r  multiplier/A/comp[6].ff_D/q_reg/C
                         clock pessimism              0.259    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X9Y51          FDRE (Setup_fdre_C_R)       -0.429    14.742    multiplier/A/comp[6].ff_D/q_reg
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                         -12.521    
  -------------------------------------------------------------------
                         slack                                  2.222    

Slack (MET) :             2.222ns  (required time - arrival time)
  Source:                 multiplier/CU/FSM_onehot_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplier/A/comp[7].ff_D/q_reg_rep/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.272ns  (logic 0.648ns (28.523%)  route 1.624ns (71.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 10.249 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.646    10.249    multiplier/CU/CLK
    SLICE_X14Y53         FDRE                                         r  multiplier/CU/FSM_onehot_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.524    10.773 r  multiplier/CU/FSM_onehot_state_reg[1]/Q
                         net (fo=26, routed)          0.814    11.586    multiplier/CU/Q[1]
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.124    11.710 r  multiplier/CU/q_i_1__13/O
                         net (fo=10, routed)          0.810    12.521    multiplier/A/comp[7].ff_D/rst_A
    SLICE_X9Y51          FDRE                                         r  multiplier/A/comp[7].ff_D/q_reg_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.525    14.948    multiplier/A/comp[7].ff_D/CLK
    SLICE_X9Y51          FDRE                                         r  multiplier/A/comp[7].ff_D/q_reg_rep/C
                         clock pessimism              0.259    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X9Y51          FDRE (Setup_fdre_C_R)       -0.429    14.742    multiplier/A/comp[7].ff_D/q_reg_rep
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                         -12.521    
  -------------------------------------------------------------------
                         slack                                  2.222    

Slack (MET) :             2.222ns  (required time - arrival time)
  Source:                 multiplier/CU/FSM_onehot_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplier/A/comp[7].ff_D/q_reg_rep__0/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.272ns  (logic 0.648ns (28.523%)  route 1.624ns (71.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 10.249 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.646    10.249    multiplier/CU/CLK
    SLICE_X14Y53         FDRE                                         r  multiplier/CU/FSM_onehot_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.524    10.773 r  multiplier/CU/FSM_onehot_state_reg[1]/Q
                         net (fo=26, routed)          0.814    11.586    multiplier/CU/Q[1]
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.124    11.710 r  multiplier/CU/q_i_1__13/O
                         net (fo=10, routed)          0.810    12.521    multiplier/A/comp[7].ff_D/rst_A
    SLICE_X9Y51          FDRE                                         r  multiplier/A/comp[7].ff_D/q_reg_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.525    14.948    multiplier/A/comp[7].ff_D/CLK
    SLICE_X9Y51          FDRE                                         r  multiplier/A/comp[7].ff_D/q_reg_rep__0/C
                         clock pessimism              0.259    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X9Y51          FDRE (Setup_fdre_C_R)       -0.429    14.742    multiplier/A/comp[7].ff_D/q_reg_rep__0
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                         -12.521    
  -------------------------------------------------------------------
                         slack                                  2.222    

Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 multiplier/CU/FSM_onehot_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplier/A/comp[0].ff_D/q_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.060ns  (logic 0.648ns (31.455%)  route 1.412ns (68.545%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 10.249 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.646    10.249    multiplier/CU/CLK
    SLICE_X14Y53         FDRE                                         r  multiplier/CU/FSM_onehot_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.524    10.773 r  multiplier/CU/FSM_onehot_state_reg[1]/Q
                         net (fo=26, routed)          0.814    11.586    multiplier/CU/Q[1]
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.124    11.710 r  multiplier/CU/q_i_1__13/O
                         net (fo=10, routed)          0.598    12.309    multiplier/A/comp[0].ff_D/rst_A
    SLICE_X10Y52         FDRE                                         r  multiplier/A/comp[0].ff_D/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.528    14.951    multiplier/A/comp[0].ff_D/CLK
    SLICE_X10Y52         FDRE                                         r  multiplier/A/comp[0].ff_D/q_reg/C
                         clock pessimism              0.259    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X10Y52         FDRE (Setup_fdre_C_R)       -0.524    14.650    multiplier/A/comp[0].ff_D/q_reg
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -12.309    
  -------------------------------------------------------------------
                         slack                                  2.342    

Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 multiplier/CU/FSM_onehot_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplier/A/comp[1].ff_D/q_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.060ns  (logic 0.648ns (31.455%)  route 1.412ns (68.545%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 10.249 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.646    10.249    multiplier/CU/CLK
    SLICE_X14Y53         FDRE                                         r  multiplier/CU/FSM_onehot_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.524    10.773 r  multiplier/CU/FSM_onehot_state_reg[1]/Q
                         net (fo=26, routed)          0.814    11.586    multiplier/CU/Q[1]
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.124    11.710 r  multiplier/CU/q_i_1__13/O
                         net (fo=10, routed)          0.598    12.309    multiplier/A/comp[1].ff_D/rst_A
    SLICE_X10Y52         FDRE                                         r  multiplier/A/comp[1].ff_D/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.528    14.951    multiplier/A/comp[1].ff_D/CLK
    SLICE_X10Y52         FDRE                                         r  multiplier/A/comp[1].ff_D/q_reg/C
                         clock pessimism              0.259    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X10Y52         FDRE (Setup_fdre_C_R)       -0.524    14.650    multiplier/A/comp[1].ff_D/q_reg
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -12.309    
  -------------------------------------------------------------------
                         slack                                  2.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 display/clk_filter/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clk_filter/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.254ns (42.795%)  route 0.340ns (57.205%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.576     1.495    display/clk_filter/clk_out_reg_0
    SLICE_X12Y50         FDRE                                         r  display/clk_filter/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.164     1.659 f  display/clk_filter/count_reg[11]/Q
                         net (fo=2, routed)           0.124     1.783    display/clk_filter/count_reg_n_0_[11]
    SLICE_X12Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.828 r  display/clk_filter/count[31]_i_2/O
                         net (fo=32, routed)          0.216     2.044    display/clk_filter/count[31]_i_2_n_0
    SLICE_X12Y49         LUT5 (Prop_lut5_I0_O)        0.045     2.089 r  display/clk_filter/count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.089    display/clk_filter/count[4]
    SLICE_X12Y49         FDRE                                         r  display/clk_filter/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.917     2.082    display/clk_filter/clk_out_reg_0
    SLICE_X12Y49         FDRE                                         r  display/clk_filter/count_reg[4]/C
                         clock pessimism             -0.250     1.831    
    SLICE_X12Y49         FDRE (Hold_fdre_C_D)         0.120     1.951    display/clk_filter/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 display/clk_filter/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clk_filter/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.254ns (39.529%)  route 0.389ns (60.471%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.576     1.495    display/clk_filter/clk_out_reg_0
    SLICE_X12Y50         FDRE                                         r  display/clk_filter/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.164     1.659 f  display/clk_filter/count_reg[11]/Q
                         net (fo=2, routed)           0.124     1.783    display/clk_filter/count_reg_n_0_[11]
    SLICE_X12Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.828 r  display/clk_filter/count[31]_i_2/O
                         net (fo=32, routed)          0.265     2.093    display/clk_filter/count[31]_i_2_n_0
    SLICE_X14Y49         LUT5 (Prop_lut5_I0_O)        0.045     2.138 r  display/clk_filter/count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.138    display/clk_filter/count[3]
    SLICE_X14Y49         FDRE                                         r  display/clk_filter/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.917     2.082    display/clk_filter/clk_out_reg_0
    SLICE_X14Y49         FDRE                                         r  display/clk_filter/count_reg[3]/C
                         clock pessimism             -0.250     1.831    
    SLICE_X14Y49         FDRE (Hold_fdre_C_D)         0.121     1.952    display/clk_filter/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 display/clk_filter/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clk_filter/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.254ns (38.757%)  route 0.401ns (61.243%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.576     1.495    display/clk_filter/clk_out_reg_0
    SLICE_X12Y50         FDRE                                         r  display/clk_filter/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.164     1.659 f  display/clk_filter/count_reg[11]/Q
                         net (fo=2, routed)           0.124     1.783    display/clk_filter/count_reg_n_0_[11]
    SLICE_X12Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.828 r  display/clk_filter/count[31]_i_2/O
                         net (fo=32, routed)          0.278     2.106    display/clk_filter/count[31]_i_2_n_0
    SLICE_X14Y49         LUT5 (Prop_lut5_I0_O)        0.045     2.151 r  display/clk_filter/count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.151    display/clk_filter/count[5]
    SLICE_X14Y49         FDRE                                         r  display/clk_filter/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.917     2.082    display/clk_filter/clk_out_reg_0
    SLICE_X14Y49         FDRE                                         r  display/clk_filter/count_reg[5]/C
                         clock pessimism             -0.250     1.831    
    SLICE_X14Y49         FDRE (Hold_fdre_C_D)         0.121     1.952    display/clk_filter/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 multiplier/M/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplier/A/comp[0].ff_D/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.964%)  route 0.186ns (50.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.575     1.494    multiplier/M/CLK
    SLICE_X9Y54          FDRE                                         r  multiplier/M/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  multiplier/M/y_reg[0]/Q
                         net (fo=3, routed)           0.186     1.822    multiplier/A/comp[1].ff_D/q_reg_11[0]
    SLICE_X10Y52         LUT5 (Prop_lut5_I3_O)        0.045     1.867 r  multiplier/A/comp[1].ff_D/q_i_3/O
                         net (fo=1, routed)           0.000     1.867    multiplier/A/comp[0].ff_D/in_ff_0
    SLICE_X10Y52         FDRE                                         r  multiplier/A/comp[0].ff_D/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.847     2.012    multiplier/A/comp[0].ff_D/CLK
    SLICE_X10Y52         FDRE                                         r  multiplier/A/comp[0].ff_D/q_reg/C
                         clock pessimism             -0.479     1.532    
    SLICE_X10Y52         FDRE (Hold_fdre_C_D)         0.120     1.652    multiplier/A/comp[0].ff_D/q_reg
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 multiplier/M/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplier/A/comp[2].ff_D/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.981%)  route 0.194ns (51.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.575     1.494    multiplier/M/CLK
    SLICE_X9Y54          FDRE                                         r  multiplier/M/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  multiplier/M/y_reg[2]/Q
                         net (fo=3, routed)           0.194     1.829    multiplier/A/comp[3].ff_D/q_reg_8[0]
    SLICE_X10Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.874 r  multiplier/A/comp[3].ff_D/q_i_1__4/O
                         net (fo=1, routed)           0.000     1.874    multiplier/A/comp[2].ff_D/in_ff_2
    SLICE_X10Y51         FDRE                                         r  multiplier/A/comp[2].ff_D/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.847     2.012    multiplier/A/comp[2].ff_D/CLK
    SLICE_X10Y51         FDRE                                         r  multiplier/A/comp[2].ff_D/q_reg/C
                         clock pessimism             -0.479     1.532    
    SLICE_X10Y51         FDRE (Hold_fdre_C_D)         0.120     1.652    multiplier/A/comp[2].ff_D/q_reg
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 multiplier/A/comp[7].ff_D/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplier/A/comp[6].ff_D/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.563%)  route 0.175ns (48.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.575     1.494    multiplier/A/comp[7].ff_D/CLK
    SLICE_X9Y53          FDRE                                         r  multiplier/A/comp[7].ff_D/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  multiplier/A/comp[7].ff_D/q_reg/Q
                         net (fo=122, routed)         0.175     1.810    multiplier/A/comp[7].ff_D/q_reg_0
    SLICE_X9Y51          LUT6 (Prop_lut6_I0_O)        0.045     1.855 r  multiplier/A/comp[7].ff_D/q_i_1__0/O
                         net (fo=1, routed)           0.000     1.855    multiplier/A/comp[6].ff_D/in_ff_6
    SLICE_X9Y51          FDRE                                         r  multiplier/A/comp[6].ff_D/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.847     2.012    multiplier/A/comp[6].ff_D/CLK
    SLICE_X9Y51          FDRE                                         r  multiplier/A/comp[6].ff_D/q_reg/C
                         clock pessimism             -0.500     1.511    
    SLICE_X9Y51          FDRE (Hold_fdre_C_D)         0.091     1.602    multiplier/A/comp[6].ff_D/q_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 multiplier/CU/FSM_onehot_state_reg[0]/C
                            (falling edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplier/CU/FSM_onehot_state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.893%)  route 0.174ns (45.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns = ( 7.011 - 5.000 ) 
    Source Clock Delay      (SCD):    1.494ns = ( 6.494 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.575     6.494    multiplier/CU/CLK
    SLICE_X14Y53         FDSE                                         r  multiplier/CU/FSM_onehot_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDSE (Prop_fdse_C_Q)         0.167     6.661 r  multiplier/CU/FSM_onehot_state_reg[0]/Q
                         net (fo=2, routed)           0.174     6.836    btn_deb/Q[0]
    SLICE_X14Y53         LUT2 (Prop_lut2_I1_O)        0.045     6.881 r  btn_deb/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.881    multiplier/CU/D[1]
    SLICE_X14Y53         FDRE                                         r  multiplier/CU/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.846     7.011    multiplier/CU/CLK
    SLICE_X14Y53         FDRE                                         r  multiplier/CU/FSM_onehot_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.494    
    SLICE_X14Y53         FDRE (Hold_fdre_C_D)         0.125     6.619    multiplier/CU/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.619    
                         arrival time                           6.881    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 multiplier/CU/FSM_onehot_state_reg[0]/C
                            (falling edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplier/CU/FSM_onehot_state_reg[0]/D
                            (falling edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.893%)  route 0.174ns (45.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns = ( 7.011 - 5.000 ) 
    Source Clock Delay      (SCD):    1.494ns = ( 6.494 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.575     6.494    multiplier/CU/CLK
    SLICE_X14Y53         FDSE                                         r  multiplier/CU/FSM_onehot_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDSE (Prop_fdse_C_Q)         0.167     6.661 r  multiplier/CU/FSM_onehot_state_reg[0]/Q
                         net (fo=2, routed)           0.174     6.836    multiplier/counter/Q[0]
    SLICE_X14Y53         LUT6 (Prop_lut6_I5_O)        0.045     6.881 r  multiplier/counter/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.881    multiplier/CU/D[0]
    SLICE_X14Y53         FDSE                                         r  multiplier/CU/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.846     7.011    multiplier/CU/CLK
    SLICE_X14Y53         FDSE                                         r  multiplier/CU/FSM_onehot_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.494    
    SLICE_X14Y53         FDSE (Hold_fdse_C_D)         0.124     6.618    multiplier/CU/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.618    
                         arrival time                           6.881    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 multiplier/A/comp[4].ff_D/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplier/A/comp[4].ff_D/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.576     1.495    multiplier/A/comp[4].ff_D/CLK
    SLICE_X9Y50          FDRE                                         r  multiplier/A/comp[4].ff_D/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  multiplier/A/comp[4].ff_D/q_reg/Q
                         net (fo=20, routed)          0.168     1.805    multiplier/A/comp[5].ff_D/q_reg_6
    SLICE_X9Y50          LUT6 (Prop_lut6_I5_O)        0.045     1.850 r  multiplier/A/comp[5].ff_D/q_i_1__2/O
                         net (fo=1, routed)           0.000     1.850    multiplier/A/comp[4].ff_D/in_ff_4
    SLICE_X9Y50          FDRE                                         r  multiplier/A/comp[4].ff_D/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.847     2.012    multiplier/A/comp[4].ff_D/CLK
    SLICE_X9Y50          FDRE                                         r  multiplier/A/comp[4].ff_D/q_reg/C
                         clock pessimism             -0.516     1.495    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.091     1.586    multiplier/A/comp[4].ff_D/q_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 btn_deb/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_deb/count_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.557%)  route 0.144ns (50.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.568     1.487    btn_deb/CLK
    SLICE_X28Y65         FDCE                                         r  btn_deb/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  btn_deb/btn_state_reg/Q
                         net (fo=34, routed)          0.144     1.772    btn_deb/sel0[32]
    SLICE_X30Y65         FDCE                                         r  btn_deb/count_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.836     2.001    btn_deb/CLK
    SLICE_X30Y65         FDCE                                         r  btn_deb/count_reg[25]/C
                         clock pessimism             -0.479     1.521    
    SLICE_X30Y65         FDCE (Hold_fdce_C_CE)       -0.016     1.505    btn_deb/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y65    btn_deb/btn_state_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y59    btn_deb/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y63    btn_deb/count_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y64    btn_deb/count_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y64    btn_deb/count_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y64    btn_deb/count_reg[23]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y64    btn_deb/count_reg[24]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y65    btn_deb/count_reg[25]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y65    btn_deb/count_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y53    multiplier/Q__0/comp[0].ff_D/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y54    multiplier/Q__0/comp[3].ff_D/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y54    multiplier/Q__0/comp[4].ff_D/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y54    multiplier/Q__0/comp[5].ff_D/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y54    multiplier/Q__0/comp[6].ff_D/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y53    multiplier/Q__0/comp[7].ff_D/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y53    multiplier/Q__0/comp[8].ff_D/q_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X14Y53    multiplier/CU/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y53    multiplier/CU/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y53    multiplier/CU/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y63    btn_deb/count_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y64    btn_deb/count_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y64    btn_deb/count_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y64    btn_deb/count_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y64    btn_deb/count_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y64    btn_deb/count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y50    display/clk_filter/count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y50    display/clk_filter/count_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y51     multiplier/A/comp[7].ff_D/q_reg_rep/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y51     multiplier/A/comp[7].ff_D/q_reg_rep__0/C



