clk_wiz_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../MCU_f.gen/sources_1/ip/clk_wiz/clk_wiz_sim_netlist.vhdl,incdir="../../../../MCU_f.gen/sources_1/ip/clk_wiz"
glbl.v,Verilog,xil_defaultlib,glbl.v
