{
    "reg": [
        {"bits": 1, "name": "TXE",      "attr": "w1c", "type": 2},
        {"bits": 1, "name": "TXC",      "attr": "w1c", "type": 2},
        {"bits": 1, "name": "RXNE",     "attr": "w1c", "type": 2},
        {"bits": 1, "name": "OVER",     "attr": "w1c", "type": 2},
        {"bits": 1, "name": "TUDR",     "attr": "w1c", "type": 2},
        {"bits": 1, "name": "RMAH",     "attr": "w1c", "type": 2},
        {"bits": 1, "name": "STXE",     "attr": "r",   "type": 5},
        {"bits": 1, "name": "SRXNE",    "attr": "r",   "type": 5},
        {"bits": 8, "name": "RES",  "attr": "",   "type": 0},
        {"bits": 16, "name": "RES",  "attr": "",   "type": 0}

    ],
    "config":{
        "vspace": 80,
        "hspace": 800,
        "lanes": 2,
        "fontsize": 14,
        "fontfamily": "Arial",
        "bits": 32,
        "bigendian": false,
        "fontweight": "normal",
        "compact": false
    }

}