  # Register File Module
# 8×8 Register File – 8-bit RISC Processor

This repository contains the design and verification of an 8×8 dual-read, single-write register file,
implemented using Logisim-Evolution with RTL reference simulation in Verilog.
