Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:26:04 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postlogopt_timing_max.rpt
| Design       : paj_boundtop_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.325ns  (required time - arrival time)
  Source:                 ri/t1b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/data2_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.983ns (31.720%)  route 2.116ns (68.280%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 4.296 - 3.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, unplaced)      0.434     1.461    ri/tm3_clk_v0_IBUF_BUFG
                                                                      r  ri/t1b_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     1.715 f  ri/t1b_reg[1]/Q
                         net (fo=21, unplaced)        0.477     2.192    ri/O18[1]
                                                                      f  ri/full6_i_70/I0
                         LUT4 (Prop_lut4_I0_O)        0.123     2.315 r  ri/full6_i_70/O
                         net (fo=1, unplaced)         0.000     2.315    ri/n_24_full6_i_70
                                                                      r  ri/full6_reg_i_50/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     2.599 r  ri/full6_reg_i_50/CO[3]
                         net (fo=1, unplaced)         0.007     2.606    ri/n_24_full6_reg_i_50
                                                                      r  ri/full6_reg_i_32/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.656 r  ri/full6_reg_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     2.656    ri/n_24_full6_reg_i_32
                                                                      r  ri/full6_reg_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.706 r  ri/full6_reg_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     2.706    ri/n_24_full6_reg_i_14
                                                                      r  ri/full6_reg_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.756 f  ri/full6_reg_i_4/CO[3]
                         net (fo=3, unplaced)         0.403     3.159    ri/st/location22_in
                                                                      f  ri/full1_i_5/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.202 f  ri/full1_i_5/O
                         net (fo=1, unplaced)         0.244     3.446    ri/n_24_full1_i_5
                                                                      f  ri/full1_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.489 f  ri/full1_i_3/O
                         net (fo=8, unplaced)         0.282     3.771    ri/O11
                                                                      f  ri/full3_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.814 f  ri/full3_i_2/O
                         net (fo=5, unplaced)         0.362     4.176    ri/O10
                                                                      f  ri/full3_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.043     4.219 r  ri/full3_i_1/O
                         net (fo=85, unplaced)        0.341     4.560    st/E[0]
                         FDRE                                         r  st/data2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000 r  
                                                      0.000     3.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     3.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     3.399 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     3.812    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     3.884 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, unplaced)      0.413     4.296    st/tm3_clk_v0_IBUF_BUFG
                                                                      r  st/data2_reg[10]/C
                         clock pessimism              0.143     4.439    
                         clock uncertainty           -0.035     4.404    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.235    st/data2_reg[10]
  -------------------------------------------------------------------
                         required time                          4.235    
                         arrival time                          -4.560    
  -------------------------------------------------------------------
                         slack                                 -0.325    

Slack (VIOLATED) :        -0.325ns  (required time - arrival time)
  Source:                 ri/t1b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/data2_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.983ns (31.720%)  route 2.116ns (68.280%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 4.296 - 3.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, unplaced)      0.434     1.461    ri/tm3_clk_v0_IBUF_BUFG
                                                                      r  ri/t1b_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     1.715 f  ri/t1b_reg[1]/Q
                         net (fo=21, unplaced)        0.477     2.192    ri/O18[1]
                                                                      f  ri/full6_i_70/I0
                         LUT4 (Prop_lut4_I0_O)        0.123     2.315 r  ri/full6_i_70/O
                         net (fo=1, unplaced)         0.000     2.315    ri/n_24_full6_i_70
                                                                      r  ri/full6_reg_i_50/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     2.599 r  ri/full6_reg_i_50/CO[3]
                         net (fo=1, unplaced)         0.007     2.606    ri/n_24_full6_reg_i_50
                                                                      r  ri/full6_reg_i_32/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.656 r  ri/full6_reg_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     2.656    ri/n_24_full6_reg_i_32
                                                                      r  ri/full6_reg_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.706 r  ri/full6_reg_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     2.706    ri/n_24_full6_reg_i_14
                                                                      r  ri/full6_reg_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.756 f  ri/full6_reg_i_4/CO[3]
                         net (fo=3, unplaced)         0.403     3.159    ri/st/location22_in
                                                                      f  ri/full1_i_5/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.202 f  ri/full1_i_5/O
                         net (fo=1, unplaced)         0.244     3.446    ri/n_24_full1_i_5
                                                                      f  ri/full1_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.489 f  ri/full1_i_3/O
                         net (fo=8, unplaced)         0.282     3.771    ri/O11
                                                                      f  ri/full3_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.814 f  ri/full3_i_2/O
                         net (fo=5, unplaced)         0.362     4.176    ri/O10
                                                                      f  ri/full3_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.043     4.219 r  ri/full3_i_1/O
                         net (fo=85, unplaced)        0.341     4.560    st/E[0]
                         FDRE                                         r  st/data2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000 r  
                                                      0.000     3.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     3.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     3.399 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     3.812    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     3.884 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, unplaced)      0.413     4.296    st/tm3_clk_v0_IBUF_BUFG
                                                                      r  st/data2_reg[11]/C
                         clock pessimism              0.143     4.439    
                         clock uncertainty           -0.035     4.404    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.235    st/data2_reg[11]
  -------------------------------------------------------------------
                         required time                          4.235    
                         arrival time                          -4.560    
  -------------------------------------------------------------------
                         slack                                 -0.325    

Slack (VIOLATED) :        -0.325ns  (required time - arrival time)
  Source:                 ri/t1b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/data2_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.983ns (31.720%)  route 2.116ns (68.280%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 4.296 - 3.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, unplaced)      0.434     1.461    ri/tm3_clk_v0_IBUF_BUFG
                                                                      r  ri/t1b_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     1.715 f  ri/t1b_reg[1]/Q
                         net (fo=21, unplaced)        0.477     2.192    ri/O18[1]
                                                                      f  ri/full6_i_70/I0
                         LUT4 (Prop_lut4_I0_O)        0.123     2.315 r  ri/full6_i_70/O
                         net (fo=1, unplaced)         0.000     2.315    ri/n_24_full6_i_70
                                                                      r  ri/full6_reg_i_50/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     2.599 r  ri/full6_reg_i_50/CO[3]
                         net (fo=1, unplaced)         0.007     2.606    ri/n_24_full6_reg_i_50
                                                                      r  ri/full6_reg_i_32/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.656 r  ri/full6_reg_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     2.656    ri/n_24_full6_reg_i_32
                                                                      r  ri/full6_reg_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.706 r  ri/full6_reg_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     2.706    ri/n_24_full6_reg_i_14
                                                                      r  ri/full6_reg_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.756 f  ri/full6_reg_i_4/CO[3]
                         net (fo=3, unplaced)         0.403     3.159    ri/st/location22_in
                                                                      f  ri/full1_i_5/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.202 f  ri/full1_i_5/O
                         net (fo=1, unplaced)         0.244     3.446    ri/n_24_full1_i_5
                                                                      f  ri/full1_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.489 f  ri/full1_i_3/O
                         net (fo=8, unplaced)         0.282     3.771    ri/O11
                                                                      f  ri/full3_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.814 f  ri/full3_i_2/O
                         net (fo=5, unplaced)         0.362     4.176    ri/O10
                                                                      f  ri/full3_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.043     4.219 r  ri/full3_i_1/O
                         net (fo=85, unplaced)        0.341     4.560    st/E[0]
                         FDRE                                         r  st/data2_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000 r  
                                                      0.000     3.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     3.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     3.399 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     3.812    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     3.884 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, unplaced)      0.413     4.296    st/tm3_clk_v0_IBUF_BUFG
                                                                      r  st/data2_reg[12]/C
                         clock pessimism              0.143     4.439    
                         clock uncertainty           -0.035     4.404    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.235    st/data2_reg[12]
  -------------------------------------------------------------------
                         required time                          4.235    
                         arrival time                          -4.560    
  -------------------------------------------------------------------
                         slack                                 -0.325    

Slack (VIOLATED) :        -0.325ns  (required time - arrival time)
  Source:                 ri/t1b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/data2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.983ns (31.720%)  route 2.116ns (68.280%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 4.296 - 3.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, unplaced)      0.434     1.461    ri/tm3_clk_v0_IBUF_BUFG
                                                                      r  ri/t1b_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     1.715 f  ri/t1b_reg[1]/Q
                         net (fo=21, unplaced)        0.477     2.192    ri/O18[1]
                                                                      f  ri/full6_i_70/I0
                         LUT4 (Prop_lut4_I0_O)        0.123     2.315 r  ri/full6_i_70/O
                         net (fo=1, unplaced)         0.000     2.315    ri/n_24_full6_i_70
                                                                      r  ri/full6_reg_i_50/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     2.599 r  ri/full6_reg_i_50/CO[3]
                         net (fo=1, unplaced)         0.007     2.606    ri/n_24_full6_reg_i_50
                                                                      r  ri/full6_reg_i_32/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.656 r  ri/full6_reg_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     2.656    ri/n_24_full6_reg_i_32
                                                                      r  ri/full6_reg_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.706 r  ri/full6_reg_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     2.706    ri/n_24_full6_reg_i_14
                                                                      r  ri/full6_reg_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.756 f  ri/full6_reg_i_4/CO[3]
                         net (fo=3, unplaced)         0.403     3.159    ri/st/location22_in
                                                                      f  ri/full1_i_5/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.202 f  ri/full1_i_5/O
                         net (fo=1, unplaced)         0.244     3.446    ri/n_24_full1_i_5
                                                                      f  ri/full1_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.489 f  ri/full1_i_3/O
                         net (fo=8, unplaced)         0.282     3.771    ri/O11
                                                                      f  ri/full3_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.814 f  ri/full3_i_2/O
                         net (fo=5, unplaced)         0.362     4.176    ri/O10
                                                                      f  ri/full3_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.043     4.219 r  ri/full3_i_1/O
                         net (fo=85, unplaced)        0.341     4.560    st/E[0]
                         FDRE                                         r  st/data2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000 r  
                                                      0.000     3.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     3.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     3.399 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     3.812    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     3.884 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, unplaced)      0.413     4.296    st/tm3_clk_v0_IBUF_BUFG
                                                                      r  st/data2_reg[3]/C
                         clock pessimism              0.143     4.439    
                         clock uncertainty           -0.035     4.404    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.235    st/data2_reg[3]
  -------------------------------------------------------------------
                         required time                          4.235    
                         arrival time                          -4.560    
  -------------------------------------------------------------------
                         slack                                 -0.325    

Slack (VIOLATED) :        -0.325ns  (required time - arrival time)
  Source:                 ri/t1b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/data2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.983ns (31.720%)  route 2.116ns (68.280%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 4.296 - 3.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, unplaced)      0.434     1.461    ri/tm3_clk_v0_IBUF_BUFG
                                                                      r  ri/t1b_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     1.715 f  ri/t1b_reg[1]/Q
                         net (fo=21, unplaced)        0.477     2.192    ri/O18[1]
                                                                      f  ri/full6_i_70/I0
                         LUT4 (Prop_lut4_I0_O)        0.123     2.315 r  ri/full6_i_70/O
                         net (fo=1, unplaced)         0.000     2.315    ri/n_24_full6_i_70
                                                                      r  ri/full6_reg_i_50/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     2.599 r  ri/full6_reg_i_50/CO[3]
                         net (fo=1, unplaced)         0.007     2.606    ri/n_24_full6_reg_i_50
                                                                      r  ri/full6_reg_i_32/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.656 r  ri/full6_reg_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     2.656    ri/n_24_full6_reg_i_32
                                                                      r  ri/full6_reg_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.706 r  ri/full6_reg_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     2.706    ri/n_24_full6_reg_i_14
                                                                      r  ri/full6_reg_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.756 f  ri/full6_reg_i_4/CO[3]
                         net (fo=3, unplaced)         0.403     3.159    ri/st/location22_in
                                                                      f  ri/full1_i_5/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.202 f  ri/full1_i_5/O
                         net (fo=1, unplaced)         0.244     3.446    ri/n_24_full1_i_5
                                                                      f  ri/full1_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.489 f  ri/full1_i_3/O
                         net (fo=8, unplaced)         0.282     3.771    ri/O11
                                                                      f  ri/full3_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.814 f  ri/full3_i_2/O
                         net (fo=5, unplaced)         0.362     4.176    ri/O10
                                                                      f  ri/full3_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.043     4.219 r  ri/full3_i_1/O
                         net (fo=85, unplaced)        0.341     4.560    st/E[0]
                         FDRE                                         r  st/data2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000 r  
                                                      0.000     3.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     3.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     3.399 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     3.812    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     3.884 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, unplaced)      0.413     4.296    st/tm3_clk_v0_IBUF_BUFG
                                                                      r  st/data2_reg[4]/C
                         clock pessimism              0.143     4.439    
                         clock uncertainty           -0.035     4.404    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.235    st/data2_reg[4]
  -------------------------------------------------------------------
                         required time                          4.235    
                         arrival time                          -4.560    
  -------------------------------------------------------------------
                         slack                                 -0.325    

Slack (VIOLATED) :        -0.325ns  (required time - arrival time)
  Source:                 ri/t1b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/data2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.983ns (31.720%)  route 2.116ns (68.280%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 4.296 - 3.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, unplaced)      0.434     1.461    ri/tm3_clk_v0_IBUF_BUFG
                                                                      r  ri/t1b_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     1.715 f  ri/t1b_reg[1]/Q
                         net (fo=21, unplaced)        0.477     2.192    ri/O18[1]
                                                                      f  ri/full6_i_70/I0
                         LUT4 (Prop_lut4_I0_O)        0.123     2.315 r  ri/full6_i_70/O
                         net (fo=1, unplaced)         0.000     2.315    ri/n_24_full6_i_70
                                                                      r  ri/full6_reg_i_50/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     2.599 r  ri/full6_reg_i_50/CO[3]
                         net (fo=1, unplaced)         0.007     2.606    ri/n_24_full6_reg_i_50
                                                                      r  ri/full6_reg_i_32/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.656 r  ri/full6_reg_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     2.656    ri/n_24_full6_reg_i_32
                                                                      r  ri/full6_reg_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.706 r  ri/full6_reg_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     2.706    ri/n_24_full6_reg_i_14
                                                                      r  ri/full6_reg_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.756 f  ri/full6_reg_i_4/CO[3]
                         net (fo=3, unplaced)         0.403     3.159    ri/st/location22_in
                                                                      f  ri/full1_i_5/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.202 f  ri/full1_i_5/O
                         net (fo=1, unplaced)         0.244     3.446    ri/n_24_full1_i_5
                                                                      f  ri/full1_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.489 f  ri/full1_i_3/O
                         net (fo=8, unplaced)         0.282     3.771    ri/O11
                                                                      f  ri/full3_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.814 f  ri/full3_i_2/O
                         net (fo=5, unplaced)         0.362     4.176    ri/O10
                                                                      f  ri/full3_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.043     4.219 r  ri/full3_i_1/O
                         net (fo=85, unplaced)        0.341     4.560    st/E[0]
                         FDRE                                         r  st/data2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000 r  
                                                      0.000     3.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     3.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     3.399 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     3.812    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     3.884 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, unplaced)      0.413     4.296    st/tm3_clk_v0_IBUF_BUFG
                                                                      r  st/data2_reg[5]/C
                         clock pessimism              0.143     4.439    
                         clock uncertainty           -0.035     4.404    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.235    st/data2_reg[5]
  -------------------------------------------------------------------
                         required time                          4.235    
                         arrival time                          -4.560    
  -------------------------------------------------------------------
                         slack                                 -0.325    

Slack (VIOLATED) :        -0.325ns  (required time - arrival time)
  Source:                 ri/t1b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/data2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.983ns (31.720%)  route 2.116ns (68.280%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 4.296 - 3.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, unplaced)      0.434     1.461    ri/tm3_clk_v0_IBUF_BUFG
                                                                      r  ri/t1b_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     1.715 f  ri/t1b_reg[1]/Q
                         net (fo=21, unplaced)        0.477     2.192    ri/O18[1]
                                                                      f  ri/full6_i_70/I0
                         LUT4 (Prop_lut4_I0_O)        0.123     2.315 r  ri/full6_i_70/O
                         net (fo=1, unplaced)         0.000     2.315    ri/n_24_full6_i_70
                                                                      r  ri/full6_reg_i_50/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     2.599 r  ri/full6_reg_i_50/CO[3]
                         net (fo=1, unplaced)         0.007     2.606    ri/n_24_full6_reg_i_50
                                                                      r  ri/full6_reg_i_32/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.656 r  ri/full6_reg_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     2.656    ri/n_24_full6_reg_i_32
                                                                      r  ri/full6_reg_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.706 r  ri/full6_reg_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     2.706    ri/n_24_full6_reg_i_14
                                                                      r  ri/full6_reg_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.756 f  ri/full6_reg_i_4/CO[3]
                         net (fo=3, unplaced)         0.403     3.159    ri/st/location22_in
                                                                      f  ri/full1_i_5/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.202 f  ri/full1_i_5/O
                         net (fo=1, unplaced)         0.244     3.446    ri/n_24_full1_i_5
                                                                      f  ri/full1_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.489 f  ri/full1_i_3/O
                         net (fo=8, unplaced)         0.282     3.771    ri/O11
                                                                      f  ri/full3_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.814 f  ri/full3_i_2/O
                         net (fo=5, unplaced)         0.362     4.176    ri/O10
                                                                      f  ri/full3_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.043     4.219 r  ri/full3_i_1/O
                         net (fo=85, unplaced)        0.341     4.560    st/E[0]
                         FDRE                                         r  st/data2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000 r  
                                                      0.000     3.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     3.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     3.399 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     3.812    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     3.884 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, unplaced)      0.413     4.296    st/tm3_clk_v0_IBUF_BUFG
                                                                      r  st/data2_reg[6]/C
                         clock pessimism              0.143     4.439    
                         clock uncertainty           -0.035     4.404    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.235    st/data2_reg[6]
  -------------------------------------------------------------------
                         required time                          4.235    
                         arrival time                          -4.560    
  -------------------------------------------------------------------
                         slack                                 -0.325    

Slack (VIOLATED) :        -0.325ns  (required time - arrival time)
  Source:                 ri/t1b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/data2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.983ns (31.720%)  route 2.116ns (68.280%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 4.296 - 3.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, unplaced)      0.434     1.461    ri/tm3_clk_v0_IBUF_BUFG
                                                                      r  ri/t1b_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     1.715 f  ri/t1b_reg[1]/Q
                         net (fo=21, unplaced)        0.477     2.192    ri/O18[1]
                                                                      f  ri/full6_i_70/I0
                         LUT4 (Prop_lut4_I0_O)        0.123     2.315 r  ri/full6_i_70/O
                         net (fo=1, unplaced)         0.000     2.315    ri/n_24_full6_i_70
                                                                      r  ri/full6_reg_i_50/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     2.599 r  ri/full6_reg_i_50/CO[3]
                         net (fo=1, unplaced)         0.007     2.606    ri/n_24_full6_reg_i_50
                                                                      r  ri/full6_reg_i_32/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.656 r  ri/full6_reg_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     2.656    ri/n_24_full6_reg_i_32
                                                                      r  ri/full6_reg_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.706 r  ri/full6_reg_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     2.706    ri/n_24_full6_reg_i_14
                                                                      r  ri/full6_reg_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.756 f  ri/full6_reg_i_4/CO[3]
                         net (fo=3, unplaced)         0.403     3.159    ri/st/location22_in
                                                                      f  ri/full1_i_5/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.202 f  ri/full1_i_5/O
                         net (fo=1, unplaced)         0.244     3.446    ri/n_24_full1_i_5
                                                                      f  ri/full1_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.489 f  ri/full1_i_3/O
                         net (fo=8, unplaced)         0.282     3.771    ri/O11
                                                                      f  ri/full3_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.814 f  ri/full3_i_2/O
                         net (fo=5, unplaced)         0.362     4.176    ri/O10
                                                                      f  ri/full3_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.043     4.219 r  ri/full3_i_1/O
                         net (fo=85, unplaced)        0.341     4.560    st/E[0]
                         FDRE                                         r  st/data2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000 r  
                                                      0.000     3.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     3.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     3.399 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     3.812    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     3.884 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, unplaced)      0.413     4.296    st/tm3_clk_v0_IBUF_BUFG
                                                                      r  st/data2_reg[7]/C
                         clock pessimism              0.143     4.439    
                         clock uncertainty           -0.035     4.404    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.235    st/data2_reg[7]
  -------------------------------------------------------------------
                         required time                          4.235    
                         arrival time                          -4.560    
  -------------------------------------------------------------------
                         slack                                 -0.325    

Slack (VIOLATED) :        -0.325ns  (required time - arrival time)
  Source:                 ri/t1b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/data2_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.983ns (31.720%)  route 2.116ns (68.280%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 4.296 - 3.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, unplaced)      0.434     1.461    ri/tm3_clk_v0_IBUF_BUFG
                                                                      r  ri/t1b_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     1.715 f  ri/t1b_reg[1]/Q
                         net (fo=21, unplaced)        0.477     2.192    ri/O18[1]
                                                                      f  ri/full6_i_70/I0
                         LUT4 (Prop_lut4_I0_O)        0.123     2.315 r  ri/full6_i_70/O
                         net (fo=1, unplaced)         0.000     2.315    ri/n_24_full6_i_70
                                                                      r  ri/full6_reg_i_50/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     2.599 r  ri/full6_reg_i_50/CO[3]
                         net (fo=1, unplaced)         0.007     2.606    ri/n_24_full6_reg_i_50
                                                                      r  ri/full6_reg_i_32/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.656 r  ri/full6_reg_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     2.656    ri/n_24_full6_reg_i_32
                                                                      r  ri/full6_reg_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.706 r  ri/full6_reg_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     2.706    ri/n_24_full6_reg_i_14
                                                                      r  ri/full6_reg_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.756 f  ri/full6_reg_i_4/CO[3]
                         net (fo=3, unplaced)         0.403     3.159    ri/st/location22_in
                                                                      f  ri/full1_i_5/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.202 f  ri/full1_i_5/O
                         net (fo=1, unplaced)         0.244     3.446    ri/n_24_full1_i_5
                                                                      f  ri/full1_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.489 f  ri/full1_i_3/O
                         net (fo=8, unplaced)         0.282     3.771    ri/O11
                                                                      f  ri/full3_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.814 f  ri/full3_i_2/O
                         net (fo=5, unplaced)         0.362     4.176    ri/O10
                                                                      f  ri/full3_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.043     4.219 r  ri/full3_i_1/O
                         net (fo=85, unplaced)        0.341     4.560    st/E[0]
                         FDRE                                         r  st/data2_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000 r  
                                                      0.000     3.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     3.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     3.399 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     3.812    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     3.884 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, unplaced)      0.413     4.296    st/tm3_clk_v0_IBUF_BUFG
                                                                      r  st/data2_reg[8]/C
                         clock pessimism              0.143     4.439    
                         clock uncertainty           -0.035     4.404    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.235    st/data2_reg[8]
  -------------------------------------------------------------------
                         required time                          4.235    
                         arrival time                          -4.560    
  -------------------------------------------------------------------
                         slack                                 -0.325    

Slack (VIOLATED) :        -0.325ns  (required time - arrival time)
  Source:                 ri/t1b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/data2_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.983ns (31.720%)  route 2.116ns (68.280%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 4.296 - 3.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, unplaced)      0.434     1.461    ri/tm3_clk_v0_IBUF_BUFG
                                                                      r  ri/t1b_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     1.715 f  ri/t1b_reg[1]/Q
                         net (fo=21, unplaced)        0.477     2.192    ri/O18[1]
                                                                      f  ri/full6_i_70/I0
                         LUT4 (Prop_lut4_I0_O)        0.123     2.315 r  ri/full6_i_70/O
                         net (fo=1, unplaced)         0.000     2.315    ri/n_24_full6_i_70
                                                                      r  ri/full6_reg_i_50/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     2.599 r  ri/full6_reg_i_50/CO[3]
                         net (fo=1, unplaced)         0.007     2.606    ri/n_24_full6_reg_i_50
                                                                      r  ri/full6_reg_i_32/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.656 r  ri/full6_reg_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     2.656    ri/n_24_full6_reg_i_32
                                                                      r  ri/full6_reg_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.706 r  ri/full6_reg_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     2.706    ri/n_24_full6_reg_i_14
                                                                      r  ri/full6_reg_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.756 f  ri/full6_reg_i_4/CO[3]
                         net (fo=3, unplaced)         0.403     3.159    ri/st/location22_in
                                                                      f  ri/full1_i_5/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.202 f  ri/full1_i_5/O
                         net (fo=1, unplaced)         0.244     3.446    ri/n_24_full1_i_5
                                                                      f  ri/full1_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.489 f  ri/full1_i_3/O
                         net (fo=8, unplaced)         0.282     3.771    ri/O11
                                                                      f  ri/full3_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.814 f  ri/full3_i_2/O
                         net (fo=5, unplaced)         0.362     4.176    ri/O10
                                                                      f  ri/full3_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.043     4.219 r  ri/full3_i_1/O
                         net (fo=85, unplaced)        0.341     4.560    st/E[0]
                         FDRE                                         r  st/data2_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000 r  
                                                      0.000     3.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     3.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     3.399 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     3.812    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     3.884 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, unplaced)      0.413     4.296    st/tm3_clk_v0_IBUF_BUFG
                                                                      r  st/data2_reg[9]/C
                         clock pessimism              0.143     4.439    
                         clock uncertainty           -0.035     4.404    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.235    st/data2_reg[9]
  -------------------------------------------------------------------
                         required time                          4.235    
                         arrival time                          -4.560    
  -------------------------------------------------------------------
                         slack                                 -0.325    




