INFO: [VRFC 10-2263] Analyzing Verilog file "/home/40265864s@ecit.qub.ac.uk/vivado/ayesha_tutorials/tut2/task3/project_1/project_1.srcs/sources_1/new/circuit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/40265864s@ecit.qub.ac.uk/vivado/ayesha_tutorials/tut2/task3/project_1/project_1.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/40265864s@ecit.qub.ac.uk/vivado/ayesha_tutorials/tut2/task3/project_1/project_1.srcs/sim_1/new/testbench.v:34]
