#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fb03fc4a990 .scope module, "Control" "Control" 2 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "RegDest"
    .port_info 1 /OUTPUT 1 "Branch"
    .port_info 2 /OUTPUT 1 "MemRead"
    .port_info 3 /OUTPUT 1 "MemtoReg"
    .port_info 4 /OUTPUT 2 "ALUOp"
    .port_info 5 /OUTPUT 1 "MemWrite"
    .port_info 6 /OUTPUT 1 "ALUSrc"
    .port_info 7 /OUTPUT 1 "RegWrite"
    .port_info 8 /INPUT 6 "OpCode"
v0x7fb03fc1e1d0_0 .var "ALUOp", 1 0;
v0x7fb03fc5fa40_0 .var "ALUSrc", 0 0;
v0x7fb03fc5fae0_0 .var "Branch", 0 0;
v0x7fb03fc5fb70_0 .var "MemRead", 0 0;
v0x7fb03fc5fc10_0 .var "MemWrite", 0 0;
v0x7fb03fc5fcf0_0 .var "MemtoReg", 0 0;
o0x104d3c128 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x7fb03fc5fd90_0 .net "OpCode", 5 0, o0x104d3c128;  0 drivers
v0x7fb03fc5fe40_0 .var "RegDest", 0 0;
v0x7fb03fc5fee0_0 .var "RegWrite", 0 0;
E_0x7fb03fc4eb80 .event edge, v0x7fb03fc5fd90_0;
S_0x7fb03fc12f00 .scope module, "EXMEMreg" "EXMEMreg" 3 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "brachAdrOut"
    .port_info 1 /OUTPUT 1 "zeroOut"
    .port_info 2 /OUTPUT 32 "ALUresOut"
    .port_info 3 /OUTPUT 32 "RegValueOut"
    .port_info 4 /OUTPUT 5 "writeRegOut"
    .port_info 5 /OUTPUT 1 "BranchOut"
    .port_info 6 /OUTPUT 1 "MemReadOut"
    .port_info 7 /OUTPUT 1 "MemWriteOut"
    .port_info 8 /OUTPUT 1 "RegWriteOut"
    .port_info 9 /OUTPUT 1 "MemtoRegOut"
    .port_info 10 /INPUT 32 "brachAdr"
    .port_info 11 /INPUT 1 "zero"
    .port_info 12 /INPUT 32 "ALUres"
    .port_info 13 /INPUT 32 "RegValue"
    .port_info 14 /INPUT 5 "writeReg"
    .port_info 15 /INPUT 1 "Branch"
    .port_info 16 /INPUT 1 "MemRead"
    .port_info 17 /INPUT 1 "MemWrite"
    .port_info 18 /INPUT 1 "RegWrite"
    .port_info 19 /INPUT 1 "MemtoReg"
    .port_info 20 /INPUT 1 "clock"
o0x104d3c368 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb03fc600d0_0 .net "ALUres", 31 0, o0x104d3c368;  0 drivers
v0x7fb03fc60190_0 .var "ALUresOut", 31 0;
o0x104d3c3c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb03fc60230_0 .net "Branch", 0 0, o0x104d3c3c8;  0 drivers
v0x7fb03fc602c0_0 .var "BranchOut", 0 0;
o0x104d3c428 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb03fc60350_0 .net "MemRead", 0 0, o0x104d3c428;  0 drivers
v0x7fb03fc60420_0 .var "MemReadOut", 0 0;
o0x104d3c488 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb03fc604c0_0 .net "MemWrite", 0 0, o0x104d3c488;  0 drivers
v0x7fb03fc60560_0 .var "MemWriteOut", 0 0;
o0x104d3c4e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb03fc60600_0 .net "MemtoReg", 0 0, o0x104d3c4e8;  0 drivers
v0x7fb03fc60710_0 .var "MemtoRegOut", 0 0;
o0x104d3c548 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb03fc607a0_0 .net "RegValue", 31 0, o0x104d3c548;  0 drivers
v0x7fb03fc60850_0 .var "RegValueOut", 31 0;
o0x104d3c5a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb03fc60900_0 .net "RegWrite", 0 0, o0x104d3c5a8;  0 drivers
v0x7fb03fc609a0_0 .var "RegWriteOut", 0 0;
o0x104d3c608 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb03fc60a40_0 .net "brachAdr", 31 0, o0x104d3c608;  0 drivers
v0x7fb03fc60af0_0 .var "brachAdrOut", 31 0;
o0x104d3c668 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb03fc60ba0_0 .net "clock", 0 0, o0x104d3c668;  0 drivers
o0x104d3c698 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fb03fc60d30_0 .net "writeReg", 4 0, o0x104d3c698;  0 drivers
v0x7fb03fc60dc0_0 .var "writeRegOut", 4 0;
o0x104d3c6f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb03fc60e60_0 .net "zero", 0 0, o0x104d3c6f8;  0 drivers
v0x7fb03fc60f00_0 .var "zeroOut", 0 0;
E_0x7fb03fc5fca0 .event posedge, v0x7fb03fc60ba0_0;
S_0x7fb03fc26ed0 .scope module, "IDEXreg" "IDEXreg" 4 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "pcOut"
    .port_info 1 /OUTPUT 32 "reg1Out"
    .port_info 2 /OUTPUT 32 "reg2Out"
    .port_info 3 /OUTPUT 32 "offsetOut"
    .port_info 4 /OUTPUT 5 "rtOut"
    .port_info 5 /OUTPUT 5 "rdOut"
    .port_info 6 /OUTPUT 1 "RegDestOut"
    .port_info 7 /OUTPUT 2 "ALUOpOut"
    .port_info 8 /OUTPUT 1 "ALUSrcOut"
    .port_info 9 /OUTPUT 1 "BranchOut"
    .port_info 10 /OUTPUT 1 "MemReadOut"
    .port_info 11 /OUTPUT 1 "MemWriteOut"
    .port_info 12 /OUTPUT 1 "RegWriteOut"
    .port_info 13 /OUTPUT 1 "MemtoRegOut"
    .port_info 14 /INPUT 32 "pc"
    .port_info 15 /INPUT 32 "reg1"
    .port_info 16 /INPUT 32 "reg2"
    .port_info 17 /INPUT 32 "offset"
    .port_info 18 /INPUT 5 "rt"
    .port_info 19 /INPUT 5 "rd"
    .port_info 20 /INPUT 1 "RegDest"
    .port_info 21 /INPUT 2 "ALUOp"
    .port_info 22 /INPUT 1 "ALUSrc"
    .port_info 23 /INPUT 1 "Branch"
    .port_info 24 /INPUT 1 "MemRead"
    .port_info 25 /INPUT 1 "MemWrite"
    .port_info 26 /INPUT 1 "RegWrite"
    .port_info 27 /INPUT 1 "MemtoReg"
    .port_info 28 /INPUT 1 "clock"
o0x104d3cb48 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7fb03fc611a0_0 .net "ALUOp", 0 1, o0x104d3cb48;  0 drivers
v0x7fb03fc61230_0 .var "ALUOpOut", 0 1;
o0x104d3cba8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb03fc26e30_0 .net "ALUSrc", 0 0, o0x104d3cba8;  0 drivers
v0x7fb03fc612f0_0 .var "ALUSrcOut", 0 0;
o0x104d3cc08 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb03fc61380_0 .net "Branch", 0 0, o0x104d3cc08;  0 drivers
v0x7fb03fc61460_0 .var "BranchOut", 0 0;
o0x104d3cc68 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb03fc61500_0 .net "MemRead", 0 0, o0x104d3cc68;  0 drivers
v0x7fb03fc615a0_0 .var "MemReadOut", 0 0;
o0x104d3ccc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb03fc61640_0 .net "MemWrite", 0 0, o0x104d3ccc8;  0 drivers
v0x7fb03fc61750_0 .var "MemWriteOut", 0 0;
o0x104d3cd28 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb03fc617e0_0 .net "MemtoReg", 0 0, o0x104d3cd28;  0 drivers
v0x7fb03fc61880_0 .var "MemtoRegOut", 0 0;
o0x104d3cd88 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb03fc61920_0 .net "RegDest", 0 0, o0x104d3cd88;  0 drivers
v0x7fb03fc619c0_0 .var "RegDestOut", 0 0;
o0x104d3cde8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb03fc61a60_0 .net "RegWrite", 0 0, o0x104d3cde8;  0 drivers
v0x7fb03fc61b00_0 .var "RegWriteOut", 0 0;
o0x104d3ce48 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb03fc61ba0_0 .net "clock", 0 0, o0x104d3ce48;  0 drivers
o0x104d3ce78 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb03fc61d30_0 .net "offset", 31 0, o0x104d3ce78;  0 drivers
v0x7fb03fc61dc0_0 .var "offsetOut", 31 0;
o0x104d3ced8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb03fc61e60_0 .net "pc", 31 0, o0x104d3ced8;  0 drivers
v0x7fb03fc61f10_0 .var "pcOut", 31 0;
o0x104d3cf38 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fb03fc61fc0_0 .net "rd", 4 0, o0x104d3cf38;  0 drivers
v0x7fb03fc62070_0 .var "rdOut", 4 0;
o0x104d3cf98 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb03fc62120_0 .net "reg1", 31 0, o0x104d3cf98;  0 drivers
v0x7fb03fc621d0_0 .var "reg1Out", 31 0;
o0x104d3cff8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb03fc62280_0 .net "reg2", 31 0, o0x104d3cff8;  0 drivers
v0x7fb03fc62330_0 .var "reg2Out", 31 0;
o0x104d3d058 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fb03fc623e0_0 .net "rt", 4 0, o0x104d3d058;  0 drivers
v0x7fb03fc62490_0 .var "rtOut", 4 0;
E_0x7fb03fc60690 .event posedge, v0x7fb03fc61ba0_0;
S_0x7fb03fc22e60 .scope module, "IDIFreg" "IDIFreg" 5 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "instout"
    .port_info 1 /OUTPUT 32 "pcout"
    .port_info 2 /INPUT 32 "instruction"
    .port_info 3 /INPUT 32 "pc"
    .port_info 4 /INPUT 1 "clock"
o0x104d3d628 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb03fc62800_0 .net "clock", 0 0, o0x104d3d628;  0 drivers
v0x7fb03fc62890_0 .var "instout", 31 0;
o0x104d3d688 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb03fc22d80_0 .net "instruction", 31 0, o0x104d3d688;  0 drivers
o0x104d3d6b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb03fc62920_0 .net "pc", 31 0, o0x104d3d6b8;  0 drivers
v0x7fb03fc629b0_0 .var "pcout", 31 0;
E_0x7fb03fc616d0 .event posedge, v0x7fb03fc62800_0;
S_0x7fb03fc2ba30 .scope module, "MEMWBreg" "MEMWBreg" 6 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "ALUresOut"
    .port_info 1 /OUTPUT 32 "memoryWordOut"
    .port_info 2 /OUTPUT 5 "writeRegOut"
    .port_info 3 /OUTPUT 1 "RegWriteOut"
    .port_info 4 /OUTPUT 1 "MemtoRegOut"
    .port_info 5 /INPUT 32 "ALUres"
    .port_info 6 /INPUT 32 "memoryWord"
    .port_info 7 /INPUT 5 "writeReg"
    .port_info 8 /INPUT 1 "RegWrite"
    .port_info 9 /INPUT 1 "MemtoReg"
    .port_info 10 /INPUT 1 "clock"
o0x104d3d808 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb03fc62b20_0 .net "ALUres", 31 0, o0x104d3d808;  0 drivers
v0x7fb03fc62be0_0 .var "ALUresOut", 31 0;
o0x104d3d868 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb03fc62c90_0 .net "MemtoReg", 0 0, o0x104d3d868;  0 drivers
v0x7fb03fc62d40_0 .var "MemtoRegOut", 0 0;
o0x104d3d8c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb03fc62de0_0 .net "RegWrite", 0 0, o0x104d3d8c8;  0 drivers
v0x7fb03fc62ec0_0 .var "RegWriteOut", 0 0;
o0x104d3d928 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb03fc62f60_0 .net "clock", 0 0, o0x104d3d928;  0 drivers
o0x104d3d958 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb03fc63000_0 .net "memoryWord", 31 0, o0x104d3d958;  0 drivers
v0x7fb03fc630b0_0 .var "memoryWordOut", 31 0;
o0x104d3d9b8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fb03fc631c0_0 .net "writeReg", 4 0, o0x104d3d9b8;  0 drivers
v0x7fb03fc63270_0 .var "writeRegOut", 4 0;
E_0x7fb03fc4aaf0 .event posedge, v0x7fb03fc62f60_0;
S_0x7fb03fc29520 .scope module, "alu" "alu" 7 7;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /OUTPUT 1 "zeroFlag"
    .port_info 2 /INPUT 32 "in1"
    .port_info 3 /INPUT 32 "in2"
    .port_info 4 /INPUT 4 "aluControl"
o0x104d3dc28 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7fb03fc63450_0 .net "aluControl", 3 0, o0x104d3dc28;  0 drivers
o0x104d3dc58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb03fc63510_0 .net "in1", 31 0, o0x104d3dc58;  0 drivers
o0x104d3dc88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb03fc635b0_0 .net "in2", 31 0, o0x104d3dc88;  0 drivers
v0x7fb03fc63640_0 .var "out", 31 0;
v0x7fb03fc636d0_0 .var "zeroFlag", 0 0;
E_0x7fb03fc62e70 .event edge, v0x7fb03fc63450_0, v0x7fb03fc635b0_0, v0x7fb03fc63510_0;
S_0x7fb03fc202c0 .scope module, "alu_control" "alu_control" 8 1;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct"
    .port_info 1 /INPUT 2 "AluOp"
    .port_info 2 /OUTPUT 4 "outp"
o0x104d3de08 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7fb03fc63850_0 .net "AluOp", 1 0, o0x104d3de08;  0 drivers
o0x104d3de38 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x7fb03fc63900_0 .net "funct", 5 0, o0x104d3de38;  0 drivers
v0x7fb03fc639b0_0 .var "outp", 3 0;
E_0x7fb03fc11d60 .event edge, v0x7fb03fc639b0_0, v0x7fb03fc63850_0, v0x7fb03fc63900_0;
S_0x7fb03fc071f0 .scope module, "data_memory" "data_memory" 9 2;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "outData"
    .port_info 1 /INPUT 8 "address"
    .port_info 2 /INPUT 32 "inData"
    .port_info 3 /INPUT 1 "memRead"
    .port_info 4 /INPUT 1 "memWrite"
    .port_info 5 /INPUT 1 "clk"
o0x104d3e078 .functor BUFZ 1, C4<z>; HiZ drive
o0x104d3e108 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fb03fc66c50 .functor AND 1, o0x104d3e078, o0x104d3e108, C4<1>, C4<1>;
o0x104d3e138 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fb03fc66d40 .functor NOT 1, o0x104d3e138, C4<0>, C4<0>, C4<0>;
L_0x7fb03fc66df0 .functor AND 1, L_0x7fb03fc66c50, L_0x7fb03fc66d40, C4<1>, C4<1>;
L_0x7fb03fc66f20 .functor NOT 1, o0x104d3e108, C4<0>, C4<0>, C4<0>;
L_0x7fb03fc66fd0 .functor AND 1, o0x104d3e078, L_0x7fb03fc66f20, C4<1>, C4<1>;
L_0x7fb03fc67110 .functor AND 1, L_0x7fb03fc66fd0, o0x104d3e138, C4<1>, C4<1>;
v0x7fb03fc63b50_0 .net *"_s1", 0 0, L_0x7fb03fc66c50;  1 drivers
v0x7fb03fc63c00_0 .net *"_s11", 0 0, L_0x7fb03fc66fd0;  1 drivers
v0x7fb03fc63ca0_0 .net *"_s13", 0 0, L_0x7fb03fc67110;  1 drivers
v0x7fb03fc63d30_0 .net *"_s3", 0 0, L_0x7fb03fc66d40;  1 drivers
v0x7fb03fc63de0_0 .net *"_s5", 0 0, L_0x7fb03fc66df0;  1 drivers
v0x7fb03fc63ec0_0 .net *"_s9", 0 0, L_0x7fb03fc66f20;  1 drivers
o0x104d3e048 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fb03fc63f70_0 .net "address", 7 0, o0x104d3e048;  0 drivers
v0x7fb03fc64020_0 .net "clk", 0 0, o0x104d3e078;  0 drivers
v0x7fb03fc640c0_0 .var/i "i", 31 0;
o0x104d3e0d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb03fc641d0_0 .net "inData", 31 0, o0x104d3e0d8;  0 drivers
v0x7fb03fc64280_0 .net "memRead", 0 0, o0x104d3e108;  0 drivers
v0x7fb03fc64320_0 .net "memWrite", 0 0, o0x104d3e138;  0 drivers
v0x7fb03fc643c0 .array "memory", 255 0, 31 0;
v0x7fb03fc64460_0 .var "outData", 31 0;
E_0x7fb03fc63ac0 .event posedge, L_0x7fb03fc67110;
E_0x7fb03fc63b10 .event posedge, L_0x7fb03fc66df0;
S_0x7fb03fc04040 .scope module, "fetch_test" "fetch_test" 10 2;
 .timescale 0 0;
v0x7fb03fc65eb0_0 .var "clk", 0 0;
v0x7fb03fc65f80_0 .net "instruction", 31 0, v0x7fb03fc64f50_0;  1 drivers
v0x7fb03fc66050_0 .var "pcSrc", 0 0;
v0x7fb03fc66120_0 .var "pc_branched", 31 0;
v0x7fb03fc661f0_0 .net "pc_out", 31 0, L_0x7fb03fc671c0;  1 drivers
S_0x7fb03fc645a0 .scope module, "f" "fetch" 10 8, 11 1 0, S_0x7fb03fc04040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "instruction"
    .port_info 1 /OUTPUT 32 "pc_out"
    .port_info 2 /INPUT 1 "pcSrc"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 32 "pc_branched"
L_0x7fb03fc671c0 .functor BUFZ 32, L_0x7fb03fc67270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb03fc65760_0 .net "clk", 0 0, v0x7fb03fc65eb0_0;  1 drivers
v0x7fb03fc65800_0 .var "input_4", 31 0;
v0x7fb03fc658b0_0 .net "instruction", 31 0, v0x7fb03fc64f50_0;  alias, 1 drivers
v0x7fb03fc65980_0 .net "mux_pc", 31 0, v0x7fb03fc655a0_0;  1 drivers
v0x7fb03fc65a30_0 .var "pc", 31 0;
v0x7fb03fc65b40_0 .net "pcOut_mux", 31 0, L_0x7fb03fc67270;  1 drivers
v0x7fb03fc65c10_0 .net "pcSrc", 0 0, v0x7fb03fc66050_0;  1 drivers
v0x7fb03fc65ca0_0 .net "pc_branched", 31 0, v0x7fb03fc66120_0;  1 drivers
v0x7fb03fc65d30_0 .net "pc_out", 31 0, L_0x7fb03fc671c0;  alias, 1 drivers
S_0x7fb03fc647d0 .scope module, "add" "adder" 11 29, 12 1 0, S_0x7fb03fc645a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
v0x7fb03fc649d0_0 .net "in1", 31 0, v0x7fb03fc65a30_0;  1 drivers
v0x7fb03fc64a90_0 .net "in2", 31 0, v0x7fb03fc65800_0;  1 drivers
v0x7fb03fc64b40_0 .net "out", 31 0, L_0x7fb03fc67270;  alias, 1 drivers
L_0x7fb03fc67270 .arith/sum 32, v0x7fb03fc65a30_0, v0x7fb03fc65800_0;
S_0x7fb03fc64c50 .scope module, "im" "instruction_memory" 11 23, 13 1 0, S_0x7fb03fc645a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "readAddress"
    .port_info 2 /OUTPUT 32 "instruction"
v0x7fb03fc64ea0_0 .net "clk", 0 0, v0x7fb03fc65eb0_0;  alias, 1 drivers
v0x7fb03fc64f50_0 .var "instruction", 31 0;
v0x7fb03fc65000 .array "memory", 0 1023, 7 0;
v0x7fb03fc650b0_0 .net "readAddress", 31 0, v0x7fb03fc65a30_0;  alias, 1 drivers
E_0x7fb03fc64e60 .event posedge, v0x7fb03fc64ea0_0;
S_0x7fb03fc651b0 .scope module, "mux" "mux" 11 26, 14 1 0, S_0x7fb03fc645a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 1 "sel"
v0x7fb03fc65430_0 .net "in1", 31 0, L_0x7fb03fc67270;  alias, 1 drivers
v0x7fb03fc65500_0 .net "in2", 31 0, v0x7fb03fc66120_0;  alias, 1 drivers
v0x7fb03fc655a0_0 .var "out", 31 0;
v0x7fb03fc65660_0 .net "sel", 0 0, v0x7fb03fc66050_0;  alias, 1 drivers
E_0x7fb03fc653e0 .event edge, v0x7fb03fc65500_0, v0x7fb03fc64b40_0, v0x7fb03fc65660_0;
S_0x7fb03fc033e0 .scope module, "register_file" "register_file" 15 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "rs"
    .port_info 2 /INPUT 5 "rt"
    .port_info 3 /INPUT 5 "rd"
    .port_info 4 /INPUT 1 "regWrite"
    .port_info 5 /INPUT 32 "writeData"
    .port_info 6 /OUTPUT 32 "readData1"
    .port_info 7 /OUTPUT 32 "readData2"
o0x104d3e738 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb03fc662c0_0 .net "clk", 0 0, o0x104d3e738;  0 drivers
o0x104d3e768 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fb03fc66350_0 .net "rd", 4 0, o0x104d3e768;  0 drivers
v0x7fb03fc66400_0 .var "readData1", 31 0;
v0x7fb03fc664c0_0 .var "readData2", 31 0;
o0x104d3e7f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb03fc66570_0 .net "regWrite", 0 0, o0x104d3e7f8;  0 drivers
v0x7fb03fc66650 .array "registers", 0 31, 31 0;
o0x104d3e828 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fb03fc666f0_0 .net "rs", 4 0, o0x104d3e828;  0 drivers
o0x104d3e858 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fb03fc667a0_0 .net "rt", 4 0, o0x104d3e858;  0 drivers
o0x104d3e888 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb03fc66850_0 .net "writeData", 31 0, o0x104d3e888;  0 drivers
E_0x7fb03fc4efa0 .event posedge, v0x7fb03fc662c0_0;
E_0x7fb03fc65ad0 .event edge, v0x7fb03fc667a0_0, v0x7fb03fc666f0_0;
S_0x7fb03fc1e070 .scope module, "sign_extend" "sign_extend" 16 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 16 "in"
v0x7fb03fc66a30_0 .var/i "i", 31 0;
o0x104d3ea68 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb03fc66af0_0 .net "in", 15 0, o0x104d3ea68;  0 drivers
v0x7fb03fc66b90_0 .var "out", 31 0;
E_0x7fb03fc669e0 .event edge, v0x7fb03fc66af0_0;
    .scope S_0x7fb03fc4a990;
T_0 ;
    %wait E_0x7fb03fc4eb80;
    %load/vec4 v0x7fb03fc5fd90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb03fc5fe40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03fc5fae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03fc5fb70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03fc5fcf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03fc5fc10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03fc5fa40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb03fc5fee0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fb03fc1e1d0_0, 0;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03fc5fe40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03fc5fae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03fc5fb70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03fc5fcf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03fc5fc10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb03fc5fa40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb03fc5fee0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fb03fc1e1d0_0, 0;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03fc5fe40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03fc5fae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb03fc5fb70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb03fc5fcf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03fc5fc10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb03fc5fa40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb03fc5fee0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb03fc1e1d0_0, 0;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03fc5fe40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03fc5fae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03fc5fb70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb03fc5fcf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb03fc5fc10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb03fc5fa40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03fc5fee0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb03fc1e1d0_0, 0;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03fc5fe40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03fc5fae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03fc5fb70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb03fc5fcf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03fc5fc10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb03fc5fa40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb03fc5fee0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fb03fc1e1d0_0, 0;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03fc5fe40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03fc5fae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03fc5fb70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb03fc5fcf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03fc5fc10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb03fc5fa40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb03fc5fee0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fb03fc1e1d0_0, 0;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03fc5fe40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb03fc5fae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03fc5fb70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03fc5fcf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03fc5fc10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03fc5fa40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03fc5fee0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fb03fc1e1d0_0, 0;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03fc5fe40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb03fc5fae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03fc5fb70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03fc5fcf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03fc5fc10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03fc5fa40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03fc5fee0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fb03fc1e1d0_0, 0;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fb03fc12f00;
T_1 ;
    %wait E_0x7fb03fc5fca0;
    %load/vec4 v0x7fb03fc60a40_0;
    %store/vec4 v0x7fb03fc60af0_0, 0, 32;
    %load/vec4 v0x7fb03fc600d0_0;
    %store/vec4 v0x7fb03fc60190_0, 0, 32;
    %load/vec4 v0x7fb03fc607a0_0;
    %store/vec4 v0x7fb03fc60850_0, 0, 32;
    %load/vec4 v0x7fb03fc60d30_0;
    %store/vec4 v0x7fb03fc60dc0_0, 0, 5;
    %load/vec4 v0x7fb03fc60e60_0;
    %store/vec4 v0x7fb03fc60f00_0, 0, 1;
    %load/vec4 v0x7fb03fc60230_0;
    %store/vec4 v0x7fb03fc602c0_0, 0, 1;
    %load/vec4 v0x7fb03fc60350_0;
    %store/vec4 v0x7fb03fc60420_0, 0, 1;
    %load/vec4 v0x7fb03fc604c0_0;
    %store/vec4 v0x7fb03fc60560_0, 0, 1;
    %load/vec4 v0x7fb03fc60900_0;
    %store/vec4 v0x7fb03fc609a0_0, 0, 1;
    %load/vec4 v0x7fb03fc60600_0;
    %store/vec4 v0x7fb03fc60710_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fb03fc26ed0;
T_2 ;
    %wait E_0x7fb03fc60690;
    %load/vec4 v0x7fb03fc61e60_0;
    %store/vec4 v0x7fb03fc61f10_0, 0, 32;
    %load/vec4 v0x7fb03fc62120_0;
    %store/vec4 v0x7fb03fc621d0_0, 0, 32;
    %load/vec4 v0x7fb03fc62280_0;
    %store/vec4 v0x7fb03fc62330_0, 0, 32;
    %load/vec4 v0x7fb03fc61d30_0;
    %store/vec4 v0x7fb03fc61dc0_0, 0, 32;
    %load/vec4 v0x7fb03fc623e0_0;
    %store/vec4 v0x7fb03fc62490_0, 0, 5;
    %load/vec4 v0x7fb03fc61fc0_0;
    %store/vec4 v0x7fb03fc62070_0, 0, 5;
    %load/vec4 v0x7fb03fc611a0_0;
    %store/vec4 v0x7fb03fc61230_0, 0, 2;
    %load/vec4 v0x7fb03fc61920_0;
    %store/vec4 v0x7fb03fc619c0_0, 0, 1;
    %load/vec4 v0x7fb03fc26e30_0;
    %store/vec4 v0x7fb03fc612f0_0, 0, 1;
    %load/vec4 v0x7fb03fc61380_0;
    %store/vec4 v0x7fb03fc61460_0, 0, 1;
    %load/vec4 v0x7fb03fc61500_0;
    %store/vec4 v0x7fb03fc615a0_0, 0, 1;
    %load/vec4 v0x7fb03fc61640_0;
    %store/vec4 v0x7fb03fc61750_0, 0, 1;
    %load/vec4 v0x7fb03fc61a60_0;
    %store/vec4 v0x7fb03fc61b00_0, 0, 1;
    %load/vec4 v0x7fb03fc617e0_0;
    %store/vec4 v0x7fb03fc61880_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fb03fc22e60;
T_3 ;
    %wait E_0x7fb03fc616d0;
    %load/vec4 v0x7fb03fc22d80_0;
    %store/vec4 v0x7fb03fc62890_0, 0, 32;
    %load/vec4 v0x7fb03fc62920_0;
    %store/vec4 v0x7fb03fc629b0_0, 0, 32;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fb03fc2ba30;
T_4 ;
    %wait E_0x7fb03fc4aaf0;
    %load/vec4 v0x7fb03fc62b20_0;
    %store/vec4 v0x7fb03fc62be0_0, 0, 32;
    %load/vec4 v0x7fb03fc63000_0;
    %store/vec4 v0x7fb03fc630b0_0, 0, 32;
    %load/vec4 v0x7fb03fc631c0_0;
    %store/vec4 v0x7fb03fc63270_0, 0, 5;
    %load/vec4 v0x7fb03fc62de0_0;
    %store/vec4 v0x7fb03fc62ec0_0, 0, 1;
    %load/vec4 v0x7fb03fc62c90_0;
    %store/vec4 v0x7fb03fc62d40_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fb03fc29520;
T_5 ;
    %wait E_0x7fb03fc62e70;
    %load/vec4 v0x7fb03fc63450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.0 ;
    %load/vec4 v0x7fb03fc63510_0;
    %load/vec4 v0x7fb03fc635b0_0;
    %and;
    %store/vec4 v0x7fb03fc63640_0, 0, 32;
    %jmp T_5.8;
T_5.1 ;
    %load/vec4 v0x7fb03fc63510_0;
    %load/vec4 v0x7fb03fc635b0_0;
    %or;
    %store/vec4 v0x7fb03fc63640_0, 0, 32;
    %jmp T_5.8;
T_5.2 ;
    %load/vec4 v0x7fb03fc63510_0;
    %load/vec4 v0x7fb03fc635b0_0;
    %add;
    %store/vec4 v0x7fb03fc63640_0, 0, 32;
    %jmp T_5.8;
T_5.3 ;
    %load/vec4 v0x7fb03fc63510_0;
    %load/vec4 v0x7fb03fc635b0_0;
    %cmp/e;
    %jmp/0xz  T_5.9, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb03fc636d0_0, 0, 1;
    %jmp T_5.10;
T_5.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb03fc636d0_0, 0, 1;
T_5.10 ;
    %jmp T_5.8;
T_5.4 ;
    %load/vec4 v0x7fb03fc63510_0;
    %load/vec4 v0x7fb03fc635b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.12, 8;
T_5.11 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.12, 8;
 ; End of false expr.
    %blend;
T_5.12;
    %store/vec4 v0x7fb03fc63640_0, 0, 32;
    %jmp T_5.8;
T_5.5 ;
    %load/vec4 v0x7fb03fc63510_0;
    %load/vec4 v0x7fb03fc635b0_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fb03fc63640_0, 0, 32;
    %jmp T_5.8;
T_5.6 ;
    %load/vec4 v0x7fb03fc63510_0;
    %load/vec4 v0x7fb03fc635b0_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7fb03fc63640_0, 0, 32;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0x7fb03fc63510_0;
    %load/vec4 v0x7fb03fc635b0_0;
    %cmp/e;
    %jmp/0xz  T_5.13, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb03fc636d0_0, 0, 1;
    %jmp T_5.14;
T_5.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb03fc636d0_0, 0, 1;
T_5.14 ;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fb03fc202c0;
T_6 ;
    %wait E_0x7fb03fc11d60;
    %load/vec4 v0x7fb03fc63850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fb03fc639b0_0, 0, 4;
    %jmp T_6.5;
T_6.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fb03fc639b0_0, 0, 4;
    %jmp T_6.5;
T_6.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fb03fc639b0_0, 0, 4;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x7fb03fc63900_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fb03fc639b0_0, 0, 4;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x7fb03fc63900_0;
    %cmpi/e 34, 0, 6;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fb03fc639b0_0, 0, 4;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x7fb03fc63900_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fb03fc639b0_0, 0, 4;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v0x7fb03fc63900_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_6.12, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fb03fc639b0_0, 0, 4;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x7fb03fc63900_0;
    %cmpi/e 42, 0, 6;
    %jmp/0xz  T_6.14, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fb03fc639b0_0, 0, 4;
    %jmp T_6.15;
T_6.14 ;
    %load/vec4 v0x7fb03fc63900_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_6.16, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fb03fc639b0_0, 0, 4;
    %jmp T_6.17;
T_6.16 ;
    %load/vec4 v0x7fb03fc63900_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_6.18, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7fb03fc639b0_0, 0, 4;
T_6.18 ;
T_6.17 ;
T_6.15 ;
T_6.13 ;
T_6.11 ;
T_6.9 ;
T_6.7 ;
    %jmp T_6.5;
T_6.3 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7fb03fc639b0_0, 0, 4;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fb03fc071f0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb03fc640c0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x7fb03fc640c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fb03fc640c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb03fc643c0, 0, 4;
    %load/vec4 v0x7fb03fc640c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb03fc640c0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x7fb03fc071f0;
T_8 ;
    %wait E_0x7fb03fc63b10;
    %load/vec4 v0x7fb03fc63f70_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fb03fc643c0, 4;
    %assign/vec4 v0x7fb03fc64460_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fb03fc071f0;
T_9 ;
    %wait E_0x7fb03fc63ac0;
    %load/vec4 v0x7fb03fc641d0_0;
    %load/vec4 v0x7fb03fc63f70_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb03fc643c0, 0, 4;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fb03fc64c50;
T_10 ;
    %pushi/vec4 558497536, 0, 32;
    %split/vec4 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb03fc65000, 4, 0;
    %split/vec4 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb03fc65000, 4, 0;
    %split/vec4 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb03fc65000, 4, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb03fc65000, 4, 0;
    %pushi/vec4 558497540, 0, 32;
    %split/vec4 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb03fc65000, 4, 0;
    %split/vec4 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb03fc65000, 4, 0;
    %split/vec4 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb03fc65000, 4, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb03fc65000, 4, 0;
    %pushi/vec4 21710856, 0, 32;
    %split/vec4 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb03fc65000, 4, 0;
    %split/vec4 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb03fc65000, 4, 0;
    %split/vec4 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb03fc65000, 4, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb03fc65000, 4, 0;
    %pushi/vec4 21710866, 0, 32;
    %split/vec4 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb03fc65000, 4, 0;
    %split/vec4 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb03fc65000, 4, 0;
    %split/vec4 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb03fc65000, 4, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb03fc65000, 4, 0;
    %pushi/vec4 21710870, 0, 32;
    %split/vec4 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb03fc65000, 4, 0;
    %split/vec4 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb03fc65000, 4, 0;
    %split/vec4 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb03fc65000, 4, 0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb03fc65000, 4, 0;
    %pushi/vec4 558497608, 0, 32;
    %split/vec4 8;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb03fc65000, 4, 0;
    %split/vec4 8;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb03fc65000, 4, 0;
    %split/vec4 8;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb03fc65000, 4, 0;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb03fc65000, 4, 0;
    %end;
    .thread T_10;
    .scope S_0x7fb03fc64c50;
T_11 ;
    %wait E_0x7fb03fc64e60;
    %load/vec4 v0x7fb03fc650b0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fb03fc65000, 4;
    %load/vec4 v0x7fb03fc650b0_0;
    %parti/s 10, 0, 2;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fb03fc65000, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fb03fc650b0_0;
    %parti/s 10, 0, 2;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fb03fc65000, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fb03fc650b0_0;
    %parti/s 10, 0, 2;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fb03fc65000, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fb03fc64f50_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fb03fc651b0;
T_12 ;
    %wait E_0x7fb03fc653e0;
    %load/vec4 v0x7fb03fc65660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %jmp T_12.2;
T_12.0 ;
    %load/vec4 v0x7fb03fc65430_0;
    %assign/vec4 v0x7fb03fc655a0_0, 0;
    %jmp T_12.2;
T_12.1 ;
    %load/vec4 v0x7fb03fc65500_0;
    %assign/vec4 v0x7fb03fc655a0_0, 0;
    %jmp T_12.2;
T_12.2 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fb03fc645a0;
T_13 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7fb03fc65800_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb03fc65a30_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x7fb03fc645a0;
T_14 ;
    %wait E_0x7fb03fc64e60;
    %load/vec4 v0x7fb03fc65980_0;
    %assign/vec4 v0x7fb03fc65a30_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fb03fc04040;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb03fc65eb0_0, 0, 1;
T_15.0 ;
    %delay 5, 0;
    %load/vec4 v0x7fb03fc65eb0_0;
    %inv;
    %store/vec4 v0x7fb03fc65eb0_0, 0, 1;
    %jmp T_15.0;
    %end;
    .thread T_15;
    .scope S_0x7fb03fc04040;
T_16 ;
    %vpi_call 10 18 "$dumpfile", "tests/simulation/fetch_test.vcd" {0 0 0};
    %vpi_call 10 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fb03fc645a0 {0 0 0};
    %vpi_call 10 20 "$monitor", "clk: %b, instruction: %h, pc_out: %d, pc_branched: %d, pcSrc: %b", v0x7fb03fc65eb0_0, v0x7fb03fc65f80_0, v0x7fb03fc661f0_0, v0x7fb03fc66120_0, v0x7fb03fc66050_0 {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x7fb03fc04040;
T_17 ;
    %fork t_1, S_0x7fb03fc04040;
    %fork t_2, S_0x7fb03fc04040;
    %fork t_3, S_0x7fb03fc04040;
    %fork t_4, S_0x7fb03fc04040;
    %join;
    %join;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb03fc66050_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb03fc66120_0, 0, 32;
    %end;
t_2 ;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03fc66050_0, 0;
    %end;
t_3 ;
    %delay 45, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb03fc66050_0, 0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x7fb03fc66120_0, 0, 32;
    %end;
t_4 ;
    %delay 55, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03fc66050_0, 0;
    %end;
    .scope S_0x7fb03fc04040;
t_0 ;
    %end;
    .thread T_17;
    .scope S_0x7fb03fc04040;
T_18 ;
    %delay 75, 0;
    %vpi_call 10 32 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x7fb03fc033e0;
T_19 ;
    %wait E_0x7fb03fc65ad0;
    %load/vec4 v0x7fb03fc666f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_19.1, 8;
T_19.0 ; End of true expr.
    %load/vec4 v0x7fb03fc666f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fb03fc66650, 4;
    %jmp/0 T_19.1, 8;
 ; End of false expr.
    %blend;
T_19.1;
    %assign/vec4 v0x7fb03fc66400_0, 0;
    %load/vec4 v0x7fb03fc667a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_19.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_19.3, 8;
T_19.2 ; End of true expr.
    %load/vec4 v0x7fb03fc667a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fb03fc66650, 4;
    %jmp/0 T_19.3, 8;
 ; End of false expr.
    %blend;
T_19.3;
    %assign/vec4 v0x7fb03fc664c0_0, 0;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7fb03fc033e0;
T_20 ;
    %wait E_0x7fb03fc4efa0;
    %load/vec4 v0x7fb03fc66570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x7fb03fc66850_0;
    %load/vec4 v0x7fb03fc66350_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb03fc66650, 0, 4;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fb03fc1e070;
T_21 ;
    %wait E_0x7fb03fc669e0;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x7fb03fc66a30_0, 0, 32;
T_21.0 ;
    %load/vec4 v0x7fb03fc66a30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_21.1, 5;
    %load/vec4 v0x7fb03fc66af0_0;
    %parti/s 1, 15, 5;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x7fb03fc66a30_0;
    %assign/vec4/off/d v0x7fb03fc66b90_0, 4, 5;
    %load/vec4 v0x7fb03fc66a30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb03fc66a30_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %load/vec4 v0x7fb03fc66af0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb03fc66b90_0, 4, 5;
    %jmp T_21;
    .thread T_21, $push;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "components/combinational_components/control.v";
    "components/state_components/EX-MEM.v";
    "components/state_components/ID-EX.v";
    "components/state_components/IF-ID.v";
    "components/state_components/MEM-WB.v";
    "components/combinational_components/alu.v";
    "components/combinational_components/alu_control.v";
    "components/state_components/data_memory.v";
    "tests/fetch_test.v";
    "Main/fetch.v";
    "components/combinational_components/adder.v";
    "components/state_components/instruction_memory.v";
    "components/combinational_components/mux.v";
    "components/state_components/registers.v";
    "components/combinational_components/sign_extend.v";
