

================================================================
== Vitis HLS Report for 'img_interleave_manual_seq_Pipeline_LOAD'
================================================================
* Date:           Fri Jun  7 14:52:59 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        img_inter
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.594 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1228802|  1228802|  12.288 ms|  12.288 ms|  1228802|  1228802|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- LOAD    |  1228800|  1228800|         2|          1|          1|  1228800|       yes|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.50>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 5 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%t_V = alloca i32 1"   --->   Operation 6 'alloca' 't_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%t_V_1 = alloca i32 1"   --->   Operation 7 'alloca' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_idx_V_new_0 = alloca i32 1"   --->   Operation 8 'alloca' 'x_idx_V_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_idx_V_flag_0 = alloca i32 1"   --->   Operation 9 'alloca' 'x_idx_V_flag_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x15_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x14_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x13_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x12_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x11_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x10_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x9_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x8_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x7_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x6_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x5_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x4_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x3_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x2_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x1_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x0_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%x_sel_V_load_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %x_sel_V_load"   --->   Operation 26 'read' 'x_sel_V_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%x_idx_V_load_read = read i21 @_ssdm_op_Read.ap_auto.i21, i21 %x_idx_V_load"   --->   Operation 27 'read' 'x_idx_V_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.50ns)   --->   "%store_ln0 = store i1 0, i1 %x_idx_V_flag_0"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.50>
ST_1 : Operation 29 [1/1] (0.50ns)   --->   "%store_ln0 = store i21 %x_idx_V_load_read, i21 %t_V_1"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.50>
ST_1 : Operation 30 [1/1] (0.46ns)   --->   "%store_ln0 = store i4 %x_sel_V_load_read, i4 %t_V"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 31 [1/1] (0.46ns)   --->   "%store_ln0 = store i21 0, i21 %i_V"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.80>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%i_V_1 = load i21 %i_V" [../src/interleave_manual_seq.cpp:26]   --->   Operation 33 'load' 'i_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.90ns)   --->   "%icmp_ln26 = icmp_eq  i21 %i_V_1, i21 1228800" [../src/interleave_manual_seq.cpp:26]   --->   Operation 34 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1228800, i64 1228800, i64 1228800"   --->   Operation 35 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.12ns)   --->   "%i = add i21 %i_V_1, i21 1" [../src/interleave_manual_seq.cpp:26]   --->   Operation 36 'add' 'i' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %.split7, void %.loopexit.loopexit.exitStub" [../src/interleave_manual_seq.cpp:26]   --->   Operation 37 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%t_V_load = load i4 %t_V"   --->   Operation 38 'load' 't_V_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%t_V_1_load = load i21 %t_V_1"   --->   Operation 39 'load' 't_V_1_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i21 %i_V_1"   --->   Operation 40 'zext' 'zext_ln587' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmpx_V_addr = getelementptr i8 %tmpx_V, i64 0, i64 %zext_ln587"   --->   Operation 41 'getelementptr' 'tmpx_V_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (1.29ns)   --->   "%tmpx_V_load = load i21 %tmpx_V_addr"   --->   Operation 42 'load' 'tmpx_V_load' <Predicate = (!icmp_ln26)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1228800> <RAM>
ST_2 : Operation 43 [1/1] (0.80ns)   --->   "%add_ln885 = add i4 %t_V_load, i4 1"   --->   Operation 43 'add' 'add_ln885' <Predicate = (!icmp_ln26)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.71ns)   --->   "%switch_ln13 = switch i4 %t_V_load, void, i4 0, void, i4 1, void, i4 2, void, i4 3, void, i4 4, void, i4 5, void, i4 6, void, i4 7, void, i4 8, void, i4 9, void, i4 10, void, i4 11, void, i4 12, void, i4 13, void, i4 14, void" [../src/./write_mem_seq.hpp:13]   --->   Operation 44 'switch' 'switch_ln13' <Predicate = (!icmp_ln26)> <Delay = 0.71>
ST_2 : Operation 45 [1/1] (1.12ns)   --->   "%add_ln885_1 = add i21 %t_V_1_load, i21 1"   --->   Operation 45 'add' 'add_ln885_1' <Predicate = (!icmp_ln26 & t_V_load == 15)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.50ns)   --->   "%store_ln64 = store i1 1, i1 %x_idx_V_flag_0" [../src/./write_mem_seq.hpp:64]   --->   Operation 46 'store' 'store_ln64' <Predicate = (!icmp_ln26 & t_V_load == 15)> <Delay = 0.50>
ST_2 : Operation 47 [1/1] (0.46ns)   --->   "%store_ln64 = store i21 %add_ln885_1, i21 %x_idx_V_new_0" [../src/./write_mem_seq.hpp:64]   --->   Operation 47 'store' 'store_ln64' <Predicate = (!icmp_ln26 & t_V_load == 15)> <Delay = 0.46>
ST_2 : Operation 48 [1/1] (0.50ns)   --->   "%store_ln64 = store i21 %add_ln885_1, i21 %t_V_1" [../src/./write_mem_seq.hpp:64]   --->   Operation 48 'store' 'store_ln64' <Predicate = (!icmp_ln26 & t_V_load == 15)> <Delay = 0.50>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%t_V_1_load_1 = load i21 %t_V_1" [../src/./write_mem_seq.hpp:68]   --->   Operation 49 'load' 't_V_1_load_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.90ns)   --->   "%icmp_ln1064 = icmp_eq  i21 %t_V_1_load_1, i21 76800"   --->   Operation 50 'icmp' 'icmp_ln1064' <Predicate = (!icmp_ln26)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.39ns)   --->   "%select_ln68_1 = select i1 %icmp_ln1064, i21 0, i21 %t_V_1_load_1" [../src/./write_mem_seq.hpp:68]   --->   Operation 51 'select' 'select_ln68_1' <Predicate = (!icmp_ln26)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.50ns)   --->   "%store_ln68 = store i21 %select_ln68_1, i21 %t_V_1" [../src/./write_mem_seq.hpp:68]   --->   Operation 52 'store' 'store_ln68' <Predicate = (!icmp_ln26)> <Delay = 0.50>
ST_2 : Operation 53 [1/1] (0.46ns)   --->   "%store_ln885 = store i4 %add_ln885, i4 %t_V"   --->   Operation 53 'store' 'store_ln885' <Predicate = (!icmp_ln26)> <Delay = 0.46>
ST_2 : Operation 54 [1/1] (0.46ns)   --->   "%store_ln26 = store i21 %i, i21 %i_V" [../src/interleave_manual_seq.cpp:26]   --->   Operation 54 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.46>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%x_idx_V_new_0_load = load i21 %x_idx_V_new_0"   --->   Operation 115 'load' 'x_idx_V_new_0_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%x_idx_V_flag_0_load = load i1 %x_idx_V_flag_0"   --->   Operation 116 'load' 'x_idx_V_flag_0_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %x_idx_V_flag_0_out, i1 %x_idx_V_flag_0_load"   --->   Operation 117 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i21P0A, i21 %x_idx_V_new_0_out, i21 %x_idx_V_new_0_load"   --->   Operation 118 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 119 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.59>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln321 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty"   --->   Operation 55 'specpipeline' 'specpipeline_ln321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln321 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7"   --->   Operation 56 'specloopname' 'specloopname_ln321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i8 %tmpx_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:28]   --->   Operation 57 'specmemcore' 'specmemcore_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/2] (1.29ns)   --->   "%tmpx_V_load = load i21 %tmpx_V_addr"   --->   Operation 58 'load' 'tmpx_V_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1228800> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln587_16 = zext i21 %t_V_1_load"   --->   Operation 59 'zext' 'zext_ln587_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%x_x14_V_addr = getelementptr i8 %x_x14_V, i64 0, i64 %zext_ln587_16" [../src/./write_mem_seq.hpp:60]   --->   Operation 60 'getelementptr' 'x_x14_V_addr' <Predicate = (t_V_load == 14)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.29ns)   --->   "%store_ln60 = store i8 %tmpx_V_load, i17 %x_x14_V_addr" [../src/./write_mem_seq.hpp:60]   --->   Operation 61 'store' 'store_ln60' <Predicate = (t_V_load == 14)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln61 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi1228800EE9write_seqE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_seq.hpp:61]   --->   Operation 62 'br' 'br_ln61' <Predicate = (t_V_load == 14)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%x_x13_V_addr = getelementptr i8 %x_x13_V, i64 0, i64 %zext_ln587_16" [../src/./write_mem_seq.hpp:57]   --->   Operation 63 'getelementptr' 'x_x13_V_addr' <Predicate = (t_V_load == 13)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.29ns)   --->   "%store_ln57 = store i8 %tmpx_V_load, i17 %x_x13_V_addr" [../src/./write_mem_seq.hpp:57]   --->   Operation 64 'store' 'store_ln57' <Predicate = (t_V_load == 13)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln58 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi1228800EE9write_seqE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_seq.hpp:58]   --->   Operation 65 'br' 'br_ln58' <Predicate = (t_V_load == 13)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%x_x12_V_addr = getelementptr i8 %x_x12_V, i64 0, i64 %zext_ln587_16" [../src/./write_mem_seq.hpp:54]   --->   Operation 66 'getelementptr' 'x_x12_V_addr' <Predicate = (t_V_load == 12)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.29ns)   --->   "%store_ln54 = store i8 %tmpx_V_load, i17 %x_x12_V_addr" [../src/./write_mem_seq.hpp:54]   --->   Operation 67 'store' 'store_ln54' <Predicate = (t_V_load == 12)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln55 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi1228800EE9write_seqE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_seq.hpp:55]   --->   Operation 68 'br' 'br_ln55' <Predicate = (t_V_load == 12)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%x_x11_V_addr = getelementptr i8 %x_x11_V, i64 0, i64 %zext_ln587_16" [../src/./write_mem_seq.hpp:50]   --->   Operation 69 'getelementptr' 'x_x11_V_addr' <Predicate = (t_V_load == 11)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.29ns)   --->   "%store_ln50 = store i8 %tmpx_V_load, i17 %x_x11_V_addr" [../src/./write_mem_seq.hpp:50]   --->   Operation 70 'store' 'store_ln50' <Predicate = (t_V_load == 11)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln51 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi1228800EE9write_seqE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_seq.hpp:51]   --->   Operation 71 'br' 'br_ln51' <Predicate = (t_V_load == 11)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%x_x10_V_addr = getelementptr i8 %x_x10_V, i64 0, i64 %zext_ln587_16" [../src/./write_mem_seq.hpp:47]   --->   Operation 72 'getelementptr' 'x_x10_V_addr' <Predicate = (t_V_load == 10)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.29ns)   --->   "%store_ln47 = store i8 %tmpx_V_load, i17 %x_x10_V_addr" [../src/./write_mem_seq.hpp:47]   --->   Operation 73 'store' 'store_ln47' <Predicate = (t_V_load == 10)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln48 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi1228800EE9write_seqE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_seq.hpp:48]   --->   Operation 74 'br' 'br_ln48' <Predicate = (t_V_load == 10)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%x_x9_V_addr = getelementptr i8 %x_x9_V, i64 0, i64 %zext_ln587_16" [../src/./write_mem_seq.hpp:44]   --->   Operation 75 'getelementptr' 'x_x9_V_addr' <Predicate = (t_V_load == 9)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.29ns)   --->   "%store_ln44 = store i8 %tmpx_V_load, i17 %x_x9_V_addr" [../src/./write_mem_seq.hpp:44]   --->   Operation 76 'store' 'store_ln44' <Predicate = (t_V_load == 9)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln45 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi1228800EE9write_seqE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_seq.hpp:45]   --->   Operation 77 'br' 'br_ln45' <Predicate = (t_V_load == 9)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%x_x8_V_addr = getelementptr i8 %x_x8_V, i64 0, i64 %zext_ln587_16" [../src/./write_mem_seq.hpp:41]   --->   Operation 78 'getelementptr' 'x_x8_V_addr' <Predicate = (t_V_load == 8)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.29ns)   --->   "%store_ln41 = store i8 %tmpx_V_load, i17 %x_x8_V_addr" [../src/./write_mem_seq.hpp:41]   --->   Operation 79 'store' 'store_ln41' <Predicate = (t_V_load == 8)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln42 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi1228800EE9write_seqE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_seq.hpp:42]   --->   Operation 80 'br' 'br_ln42' <Predicate = (t_V_load == 8)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%x_x7_V_addr = getelementptr i8 %x_x7_V, i64 0, i64 %zext_ln587_16" [../src/./write_mem_seq.hpp:37]   --->   Operation 81 'getelementptr' 'x_x7_V_addr' <Predicate = (t_V_load == 7)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.29ns)   --->   "%store_ln37 = store i8 %tmpx_V_load, i17 %x_x7_V_addr" [../src/./write_mem_seq.hpp:37]   --->   Operation 82 'store' 'store_ln37' <Predicate = (t_V_load == 7)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln38 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi1228800EE9write_seqE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_seq.hpp:38]   --->   Operation 83 'br' 'br_ln38' <Predicate = (t_V_load == 7)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%x_x6_V_addr = getelementptr i8 %x_x6_V, i64 0, i64 %zext_ln587_16" [../src/./write_mem_seq.hpp:34]   --->   Operation 84 'getelementptr' 'x_x6_V_addr' <Predicate = (t_V_load == 6)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.29ns)   --->   "%store_ln34 = store i8 %tmpx_V_load, i17 %x_x6_V_addr" [../src/./write_mem_seq.hpp:34]   --->   Operation 85 'store' 'store_ln34' <Predicate = (t_V_load == 6)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln35 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi1228800EE9write_seqE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_seq.hpp:35]   --->   Operation 86 'br' 'br_ln35' <Predicate = (t_V_load == 6)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%x_x5_V_addr = getelementptr i8 %x_x5_V, i64 0, i64 %zext_ln587_16" [../src/./write_mem_seq.hpp:31]   --->   Operation 87 'getelementptr' 'x_x5_V_addr' <Predicate = (t_V_load == 5)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.29ns)   --->   "%store_ln31 = store i8 %tmpx_V_load, i17 %x_x5_V_addr" [../src/./write_mem_seq.hpp:31]   --->   Operation 88 'store' 'store_ln31' <Predicate = (t_V_load == 5)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln32 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi1228800EE9write_seqE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_seq.hpp:32]   --->   Operation 89 'br' 'br_ln32' <Predicate = (t_V_load == 5)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%x_x4_V_addr = getelementptr i8 %x_x4_V, i64 0, i64 %zext_ln587_16" [../src/./write_mem_seq.hpp:28]   --->   Operation 90 'getelementptr' 'x_x4_V_addr' <Predicate = (t_V_load == 4)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.29ns)   --->   "%store_ln28 = store i8 %tmpx_V_load, i17 %x_x4_V_addr" [../src/./write_mem_seq.hpp:28]   --->   Operation 91 'store' 'store_ln28' <Predicate = (t_V_load == 4)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln29 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi1228800EE9write_seqE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_seq.hpp:29]   --->   Operation 92 'br' 'br_ln29' <Predicate = (t_V_load == 4)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%x_x3_V_addr = getelementptr i8 %x_x3_V, i64 0, i64 %zext_ln587_16" [../src/./write_mem_seq.hpp:24]   --->   Operation 93 'getelementptr' 'x_x3_V_addr' <Predicate = (t_V_load == 3)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (1.29ns)   --->   "%store_ln24 = store i8 %tmpx_V_load, i17 %x_x3_V_addr" [../src/./write_mem_seq.hpp:24]   --->   Operation 94 'store' 'store_ln24' <Predicate = (t_V_load == 3)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi1228800EE9write_seqE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_seq.hpp:25]   --->   Operation 95 'br' 'br_ln25' <Predicate = (t_V_load == 3)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%x_x2_V_addr = getelementptr i8 %x_x2_V, i64 0, i64 %zext_ln587_16" [../src/./write_mem_seq.hpp:21]   --->   Operation 96 'getelementptr' 'x_x2_V_addr' <Predicate = (t_V_load == 2)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.29ns)   --->   "%store_ln21 = store i8 %tmpx_V_load, i17 %x_x2_V_addr" [../src/./write_mem_seq.hpp:21]   --->   Operation 97 'store' 'store_ln21' <Predicate = (t_V_load == 2)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln22 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi1228800EE9write_seqE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_seq.hpp:22]   --->   Operation 98 'br' 'br_ln22' <Predicate = (t_V_load == 2)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%x_x1_V_addr = getelementptr i8 %x_x1_V, i64 0, i64 %zext_ln587_16" [../src/./write_mem_seq.hpp:18]   --->   Operation 99 'getelementptr' 'x_x1_V_addr' <Predicate = (t_V_load == 1)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (1.29ns)   --->   "%store_ln18 = store i8 %tmpx_V_load, i17 %x_x1_V_addr" [../src/./write_mem_seq.hpp:18]   --->   Operation 100 'store' 'store_ln18' <Predicate = (t_V_load == 1)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi1228800EE9write_seqE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_seq.hpp:19]   --->   Operation 101 'br' 'br_ln19' <Predicate = (t_V_load == 1)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%x_x0_V_addr = getelementptr i8 %x_x0_V, i64 0, i64 %zext_ln587_16" [../src/./write_mem_seq.hpp:15]   --->   Operation 102 'getelementptr' 'x_x0_V_addr' <Predicate = (t_V_load == 0)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (1.29ns)   --->   "%store_ln15 = store i8 %tmpx_V_load, i17 %x_x0_V_addr" [../src/./write_mem_seq.hpp:15]   --->   Operation 103 'store' 'store_ln15' <Predicate = (t_V_load == 0)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln16 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi1228800EE9write_seqE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_seq.hpp:16]   --->   Operation 104 'br' 'br_ln16' <Predicate = (t_V_load == 0)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%x_x15_V_addr = getelementptr i8 %x_x15_V, i64 0, i64 %zext_ln587_16" [../src/./write_mem_seq.hpp:63]   --->   Operation 105 'getelementptr' 'x_x15_V_addr' <Predicate = (t_V_load == 15)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (1.29ns)   --->   "%store_ln63 = store i8 %tmpx_V_load, i17 %x_x15_V_addr" [../src/./write_mem_seq.hpp:63]   --->   Operation 106 'store' 'store_ln63' <Predicate = (t_V_load == 15)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln64 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi1228800EE9write_seqE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_seq.hpp:64]   --->   Operation 107 'br' 'br_ln64' <Predicate = (t_V_load == 15)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%x_idx_V_new_0_load_1 = load i21 %x_idx_V_new_0" [../src/./write_mem_seq.hpp:68]   --->   Operation 108 'load' 'x_idx_V_new_0_load_1' <Predicate = (!icmp_ln1064)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%x_idx_V_flag_0_load_1 = load i1 %x_idx_V_flag_0" [../src/./write_mem_seq.hpp:68]   --->   Operation 109 'load' 'x_idx_V_flag_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.14ns)   --->   "%or_ln68 = or i1 %icmp_ln1064, i1 %x_idx_V_flag_0_load_1" [../src/./write_mem_seq.hpp:68]   --->   Operation 110 'or' 'or_ln68' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.39ns)   --->   "%select_ln68 = select i1 %icmp_ln1064, i21 0, i21 %x_idx_V_new_0_load_1" [../src/./write_mem_seq.hpp:68]   --->   Operation 111 'select' 'select_ln68' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.50ns)   --->   "%store_ln68 = store i1 %or_ln68, i1 %x_idx_V_flag_0" [../src/./write_mem_seq.hpp:68]   --->   Operation 112 'store' 'store_ln68' <Predicate = true> <Delay = 0.50>
ST_3 : Operation 113 [1/1] (0.46ns)   --->   "%store_ln68 = store i21 %select_ln68, i21 %x_idx_V_new_0" [../src/./write_mem_seq.hpp:68]   --->   Operation 113 'store' 'store_ln68' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 114 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.502ns
The critical path consists of the following:
	'alloca' operation ('x_idx_V_flag_0') [26]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'x_idx_V_flag_0' [45]  (0.502 ns)

 <State 2>: 1.8ns
The critical path consists of the following:
	'load' operation ('t_V_1_load_1', ../src/./write_mem_seq.hpp:68) on local variable 't.V' [137]  (0 ns)
	'icmp' operation ('icmp_ln1064') [140]  (0.904 ns)
	'select' operation ('select_ln68_1', ../src/./write_mem_seq.hpp:68) [143]  (0.398 ns)
	'store' operation ('store_ln68', ../src/./write_mem_seq.hpp:68) of variable 'select_ln68_1', ../src/./write_mem_seq.hpp:68 on local variable 't.V' [146]  (0.502 ns)

 <State 3>: 2.59ns
The critical path consists of the following:
	'load' operation ('tmpx_V_load') on array 'tmpx_V' [64]  (1.3 ns)
	'store' operation ('store_ln60', ../src/./write_mem_seq.hpp:60) of variable 'tmpx_V_load' on array 'x_x14_V' [70]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
