{"vcs1":{"timestamp_begin":1768265839.562167491, "rt":3.06, "ut":2.30, "st":0.24}}
{"vcselab":{"timestamp_begin":1768265842.700018883, "rt":0.80, "ut":0.23, "st":0.20}}
{"link":{"timestamp_begin":1768265843.582347720, "rt":0.53, "ut":0.13, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1768265839.176076177}
{"VCS_COMP_START_TIME": 1768265839.176076177}
{"VCS_COMP_END_TIME": 1768279095.839541139}
{"VCS_USER_OPTIONS": "-sverilog testbed_dwconv.sv -R -full64 -debug_access+all +v2k +define+RTL -P /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/novas.tab /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a"}
{"vcs1": {"peak_mem": 329944}}
{"stitch_vcselab": {"peak_mem": 231536}}
