<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.796 seconds; current allocated memory: 619.133 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.898 seconds; current allocated memory: 621.965 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vitis&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 26,918 instructions in the design after the &apos;Compile/Link&apos; phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 238,713 instructions in the design after the &apos;Unroll/Inline (step 1)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 95,609 instructions in the design after the &apos;Unroll/Inline (step 2)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 94,534 instructions in the design after the &apos;Unroll/Inline (step 3)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 71,634 instructions in the design after the &apos;Unroll/Inline (step 4)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 93,122 instructions in the design after the &apos;Array/Struct (step 1)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 72,827 instructions in the design after the &apos;Array/Struct (step 2)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 72,827 instructions in the design after the &apos;Array/Struct (step 3)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 72,827 instructions in the design after the &apos;Array/Struct (step 4)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 72,828 instructions in the design after the &apos;Array/Struct (step 5)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 68,128 instructions in the design after the &apos;Performance (step 1)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 67,928 instructions in the design after the &apos;Performance (step 2)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 67,928 instructions in the design after the &apos;Performance (step 3)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 67,928 instructions in the design after the &apos;Performance (step 4)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 68,739 instructions in the design after the &apos;HW Transforms (step 1)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 69,340 instructions in the design after the &apos;HW Transforms (step 2)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-359]" key="HLS 214-359" tag="" content="Unrolling loop &apos;VITIS_LOOP_28_2&apos; (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:28:22) in function &apos;SABR&apos;: changing partial unrolling into complete unrolling since the unrolling factor (=100) is no less than the loop trip count (=100). (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_28_2&apos; (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:28:22) in function &apos;SABR&apos; completely with a factor of 100 (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-359]" key="HLS 214-359" tag="" content="Unrolling loop &apos;VITIS_LOOP_21_1&apos; (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:21:22) in function &apos;SABR&apos;: changing partial unrolling into complete unrolling since the unrolling factor (=100) is no less than the loop trip count (=100). (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_21_1&apos; (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:21:22) in function &apos;SABR&apos; completely with a factor of 100 (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;fp_struct&lt;double&gt;::fp_struct(double)&apos; into &apos;int generic_isinf&lt;double&gt;(double)&apos; (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:16:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;fp_struct&lt;double&gt;::fp_struct(double)&apos; into &apos;int generic_isnan&lt;double&gt;(double)&apos; (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;fp_struct&lt;double&gt;::data() const (.103.113.123.156)&apos; into &apos;fp_struct&lt;double&gt;::to_double() const (.100.110.120.153)&apos; (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:494:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;fp_struct&lt;double&gt;::to_double() const (.100.110.120.153)&apos; into &apos;fp_struct&lt;double&gt;::to_ieee() const&apos; (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:509:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void pow_reduce::log_range_reduce&lt;ap_fixed&lt;121, 12, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4, 4, 71, 73&gt;(ap_ufixed&lt;71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;121, 12, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_ufixed&lt;73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)&apos; into &apos;ap_ufixed&lt;72, -37, (ap_q_mode)5, (ap_o_mode)3, 0&gt; pow_reduce::pow_traits&lt;double&gt;::log_range_reduction&lt;71&gt;(ap_ufixed&lt;71, -4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;121, 12, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)&apos; (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void pow_reduce::log_range_reduce&lt;ap_fixed&lt;121, 12, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 7, 6, 73, 83&gt;(ap_ufixed&lt;73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;121, 12, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_ufixed&lt;83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)&apos; into &apos;ap_ufixed&lt;72, -37, (ap_q_mode)5, (ap_o_mode)3, 0&gt; pow_reduce::pow_traits&lt;double&gt;::log_range_reduction&lt;71&gt;(ap_ufixed&lt;71, -4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;121, 12, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)&apos; (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void pow_reduce::log_range_reduce&lt;ap_fixed&lt;121, 12, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 12, 6, 83, 92&gt;(ap_ufixed&lt;83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;121, 12, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_ufixed&lt;92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)&apos; into &apos;ap_ufixed&lt;72, -37, (ap_q_mode)5, (ap_o_mode)3, 0&gt; pow_reduce::pow_traits&lt;double&gt;::log_range_reduction&lt;71&gt;(ap_ufixed&lt;71, -4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;121, 12, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)&apos; (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void pow_reduce::log_range_reduce&lt;ap_fixed&lt;121, 12, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 17, 6, 92, 87&gt;(ap_ufixed&lt;92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;121, 12, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_ufixed&lt;87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)&apos; into &apos;ap_ufixed&lt;72, -37, (ap_q_mode)5, (ap_o_mode)3, 0&gt; pow_reduce::pow_traits&lt;double&gt;::log_range_reduction&lt;71&gt;(ap_ufixed&lt;71, -4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;121, 12, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)&apos; (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void pow_reduce::log_range_reduce&lt;ap_fixed&lt;121, 12, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 22, 6, 87, 82&gt;(ap_ufixed&lt;87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;121, 12, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_ufixed&lt;82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)&apos; into &apos;ap_ufixed&lt;72, -37, (ap_q_mode)5, (ap_o_mode)3, 0&gt; pow_reduce::pow_traits&lt;double&gt;::log_range_reduction&lt;71&gt;(ap_ufixed&lt;71, -4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;121, 12, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)&apos; (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void pow_reduce::log_range_reduce&lt;ap_fixed&lt;121, 12, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 27, 6, 82, 77&gt;(ap_ufixed&lt;82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;121, 12, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_ufixed&lt;77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)&apos; into &apos;ap_ufixed&lt;72, -37, (ap_q_mode)5, (ap_o_mode)3, 0&gt; pow_reduce::pow_traits&lt;double&gt;::log_range_reduction&lt;71&gt;(ap_ufixed&lt;71, -4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;121, 12, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)&apos; (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void pow_reduce::log_range_reduce&lt;ap_fixed&lt;121, 12, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 32, 6, 77, 72&gt;(ap_ufixed&lt;77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;121, 12, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_ufixed&lt;72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)&apos; into &apos;ap_ufixed&lt;72, -37, (ap_q_mode)5, (ap_o_mode)3, 0&gt; pow_reduce::pow_traits&lt;double&gt;::log_range_reduction&lt;71&gt;(ap_ufixed&lt;71, -4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;121, 12, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)&apos; (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;fp_struct&lt;double&gt;::fp_struct(double)&apos; into &apos;double pow_reduce::pow_generic&lt;double&gt;(double, double)&apos; (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;fp_struct&lt;double&gt;::expv() const&apos; into &apos;double pow_reduce::pow_generic&lt;double&gt;(double, double)&apos; (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;int generic_isinf&lt;double&gt;(double)&apos; into &apos;double pow_reduce::pow_generic&lt;double&gt;(double, double)&apos; (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;int generic_isnan&lt;double&gt;(double)&apos; into &apos;double pow_reduce::pow_generic&lt;double&gt;(double, double)&apos; (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;pow_reduce::pow_traits&lt;double&gt;::exp_Z1P_m_1(ap_ufixed&lt;51, -8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; into &apos;double pow_reduce::pow_generic&lt;double&gt;(double, double)&apos; (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;S&apos;: Complete partitioning on dimension 1. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;V&apos;: Complete partitioning on dimension 1. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;random_increments&apos;: Block partitioning with factor 100 on dimension 1. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_99&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_98&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_97&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_96&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_95&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_94&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_93&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_92&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_91&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_90&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_89&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_88&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_87&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_86&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_85&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_84&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_83&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_82&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_81&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_80&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_79&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_78&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_77&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_76&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_75&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_74&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_73&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_72&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_71&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_70&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_69&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_68&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_67&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_66&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_65&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_64&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_63&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_62&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_61&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_60&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_59&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_58&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_57&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_56&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_55&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_54&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_53&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_52&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_51&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_50&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_49&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_48&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_47&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_46&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_45&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_44&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_43&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_42&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_41&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_40&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_39&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_38&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_37&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_36&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_35&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_34&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_33&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_32&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_31&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_30&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_29&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_28&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_27&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_26&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_25&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_24&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_23&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_22&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_21&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_20&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_19&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_18&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_17&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_16&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_15&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_14&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_13&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_12&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_11&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_10&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_9&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_8&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_7&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_6&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_5&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_4&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_3&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_2&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_1&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_0&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_0&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_1&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_2&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_3&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_4&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_5&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_6&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_7&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_8&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_9&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_10&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_11&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_12&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_13&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_14&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_15&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_16&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_17&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_18&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_19&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_20&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_21&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_22&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_23&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_24&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_25&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_26&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_27&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_28&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_29&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_30&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_31&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_32&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_33&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_34&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_35&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_36&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_37&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_38&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_39&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_40&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_41&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_42&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_43&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_44&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_45&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_46&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_47&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_48&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_49&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_50&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_51&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_52&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_53&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_54&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_55&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_56&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_57&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_58&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_59&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_60&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_61&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_62&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_63&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_64&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_65&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_66&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_67&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_68&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_69&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_70&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_71&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_72&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_73&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_74&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_75&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_76&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_77&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_78&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_79&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_80&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_81&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_82&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_83&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_84&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_85&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_86&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_87&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_88&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_89&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_90&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_91&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_92&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_93&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_94&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_95&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_96&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_97&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_98&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 128 in loop &apos;VITIS_LOOP_31_3&apos;(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle &apos;gmem_99&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 45.27 seconds; current allocated memory: 640.082 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 640.164 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.233 seconds; current allocated memory: 659.648 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-602]" key="XFORM_AUTO_INLINE_STATUS_223" tag="" content="Inlining function &apos;fp_struct&lt;double&gt;::to_ieee&apos; into &apos;pow_reduce::pow_generic&lt;double&gt;&apos; (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:383) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-602]" key="XFORM_AUTO_INLINE_STATUS_223" tag="" content="Inlining function &apos;pow_reduce::pow_traits&lt;double&gt;::log_range_reduction&lt;71&gt;&apos; into &apos;pow_reduce::pow_generic&lt;double&gt;&apos; (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-602]" key="XFORM_AUTO_INLINE_STATUS_223" tag="" content="Inlining function &apos;pow&apos; into &apos;SABR&apos; (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) automatically." resolution=""/>
	<Message severity="WARNING" prefix="[SYNCHK 200-23]" key="SYNCHK_VAR_INDEX_RANGE_359" tag="" content="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373: variable-indexed range selection may cause suboptimal QoR." resolution=""/>
	<Message severity="INFO" prefix="[SYNCHK 200-10]" key="SYNCHK_SYNCHK_SUMMARY_377" tag="" content="0 error(s), 1 warning(s)." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.457 seconds; current allocated memory: 668.039 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-602]" key="XFORM_AUTO_INLINE_STATUS_223" tag="" content="Inlining function &apos;fp_struct&lt;double&gt;::to_ieee&apos; into &apos;pow_reduce::pow_generic&lt;double&gt;&apos; (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:383) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-602]" key="XFORM_AUTO_INLINE_STATUS_223" tag="" content="Inlining function &apos;pow_reduce::pow_traits&lt;double&gt;::log_range_reduction&lt;71&gt;&apos; into &apos;pow_reduce::pow_generic&lt;double&gt;&apos; (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-602]" key="XFORM_AUTO_INLINE_STATUS_223" tag="" content="Inlining function &apos;pow&apos; into &apos;SABR&apos; (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:293:9) to (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:661:3) in function &apos;pow_reduce::pow_generic&lt;double&gt;&apos;... converting 27 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;pow_reduce::pow_generic&lt;double&gt;&apos; (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:291)...7 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.697 seconds; current allocated memory: 711.406 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.308 seconds; current allocated memory: 1.573 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;SABR&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;pow_generic&lt;double&gt;&apos; to &apos;pow_generic_double_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;pow_generic_double_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=add_ln563) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;pow_generic&lt;double&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 20, function &apos;pow_generic&lt;double&gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 8.506 seconds; current allocated memory: 1.583 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.584 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_3&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul8&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_3&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul8&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_3&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul8&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_3&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul8&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_3&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_3&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_3&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_3&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.664 seconds; current allocated memory: 1.585 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.585 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_31&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_31&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_1&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_1&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_31&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_1&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_1&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_31&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_1&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_1&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_31&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_1&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_1&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_31&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_1_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_1&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_1_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_31&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_1_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_1&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_1_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_31&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_1_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_1&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_1_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_31&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_1_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_1&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_1_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.955 seconds; current allocated memory: 1.586 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.586 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_32&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_32&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_2&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_2&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_32&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_2&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_2&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_32&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_2&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_2&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_32&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_2&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_2&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_32&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_2_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_2&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_2_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_32&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_2_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_2&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_2_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_32&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_2_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_2&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_2_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_32&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_2_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_2&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_2_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.968 seconds; current allocated memory: 1.587 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.587 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_33&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_33&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_3&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_3&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_33&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_3&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_3&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_33&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_3&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_3&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_33&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_3&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_3&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_33&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_3_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_3&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_3_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_33&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_3_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_3&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_3_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_33&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_3_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_3&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_3_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_33&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_3_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_3&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_3_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.958 seconds; current allocated memory: 1.588 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.588 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_34&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_34&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_4&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_4&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_34&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_4&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_4&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_34&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_4&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_4&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_34&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_4&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_4&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_34&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_4_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_4&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_4_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_34&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_4_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_4&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_4_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_34&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_4_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_4&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_4_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_34&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_4_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_4&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_4_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.969 seconds; current allocated memory: 1.588 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.588 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_35&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_35&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_5&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_5&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_35&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_5&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_5&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_35&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_5&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_5&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_35&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_5&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_5&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_35&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_5_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_5&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_5_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_35&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_5_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_5&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_5_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_35&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_5_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_5&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_5_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_35&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_5_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_5&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_5_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.954 seconds; current allocated memory: 1.589 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.590 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_36&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_36&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_6&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_6&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_36&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_6&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_6&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_36&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_6&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_6&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_36&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_6&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_6&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_36&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_6_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_6&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_6_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_36&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_6_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_6&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_6_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_36&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_6_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_6&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_6_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_36&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_6_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_6&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_6_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.945 seconds; current allocated memory: 1.591 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.591 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_37&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_37&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_7&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_7&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_37&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_7&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_7&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_37&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_7&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_7&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_37&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_7&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_7&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_37&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_7_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_7&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_7_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_37&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_7_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_7&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_7_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_37&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_7_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_7&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_7_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_37&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_7_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_7&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_7_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.94 seconds; current allocated memory: 1.592 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.592 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_38&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_38&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_8&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_8&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_38&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_8&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_8&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_38&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_8&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_8&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_38&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_8&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_8&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_38&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_8_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_8&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_8_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_38&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_8_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_8&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_8_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_38&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_8_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_8&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_8_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_38&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_8_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_8&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_8_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.972 seconds; current allocated memory: 1.593 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.593 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_39&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_39&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_9&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_9&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_39&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_9&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_9&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_39&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_9&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_9&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_39&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_9&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_9&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_39&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_9_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_9&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_9_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_39&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_9_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_9&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_9_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_39&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_9_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_9&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_9_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_39&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_9_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_9&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_9_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.943 seconds; current allocated memory: 1.594 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.594 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_310&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_310&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_310&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_310&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_310&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_310&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_10_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_10_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_310&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_10_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_10_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_310&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_10_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_10_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_310&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_10_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_10_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.942 seconds; current allocated memory: 1.595 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.596 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_311&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_311&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_311&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_311&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_311&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_311&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_11_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_11_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_311&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_11_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_11_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_311&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_11_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_11_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_311&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_11_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_11_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.935 seconds; current allocated memory: 1.596 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.596 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_312&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_312&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_312&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_312&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_312&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_312&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_12_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_12_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_312&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_12_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_12_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_312&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_12_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_12_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_312&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_12_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_12_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.953 seconds; current allocated memory: 1.597 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.597 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_313&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_313&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_313&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_313&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_313&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_313&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_13_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_13_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_313&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_13_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_13_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_313&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_13_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_13_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_313&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_13_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_13_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.939 seconds; current allocated memory: 1.598 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.598 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_314&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_314&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_314&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_314&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_314&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_314&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_14_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_14_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_314&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_14_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_14_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_314&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_14_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_14_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_314&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_14_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_14_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.946 seconds; current allocated memory: 1.599 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.599 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_315&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_315&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_315&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_315&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_315&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_315&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_15_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_15_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_315&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_15_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_15_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_315&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_15_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_15_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_315&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_15_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_15_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.928 seconds; current allocated memory: 1.601 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.601 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_316&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_316&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_316&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_316&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_316&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_316&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_16_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_16_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_316&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_16_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_16_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_316&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_16_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_16_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_316&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_16_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_16_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.964 seconds; current allocated memory: 1.602 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.602 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_317&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_317&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_317&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_317&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_317&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_317&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_17_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_17_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_317&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_17_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_17_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_317&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_17_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_17_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_317&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_17_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_17_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.924 seconds; current allocated memory: 1.603 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.603 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_318&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_318&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_318&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_318&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_318&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_318&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_18_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_18_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_318&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_18_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_18_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_318&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_18_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_18_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_318&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_18_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_18_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.938 seconds; current allocated memory: 1.604 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.604 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_319&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_319&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_319&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_319&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_319&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_319&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_19_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_19_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_319&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_19_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_19_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_319&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_19_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_19_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_319&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_19_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_19_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.934 seconds; current allocated memory: 1.605 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.606 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_320&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_320&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_320&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_320&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_320&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_320&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_20_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_20_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_320&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_20_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_20_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_320&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_20_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_20_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_320&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_20_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_20_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.955 seconds; current allocated memory: 1.606 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.606 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_321&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_321&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_321&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_321&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_321&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_321&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_21_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_21_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_321&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_21_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_21_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_321&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_21_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_21_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_321&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_21_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_21_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.934 seconds; current allocated memory: 1.607 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.607 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_322&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_322&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_322&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_322&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_322&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_322&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_22_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_22_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_322&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_22_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_22_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_322&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_22_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_22_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_322&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_22_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_22_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.919 seconds; current allocated memory: 1.608 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.608 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_323&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_323&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_323&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_323&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_323&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_323&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_23_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_23_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_323&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_23_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_23_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_323&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_23_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_23_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_323&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_23_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_23_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.922 seconds; current allocated memory: 1.609 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.609 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_324&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_324&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_324&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_324&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_324&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_324&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_24_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_24_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_324&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_24_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_24_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_324&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_24_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_24_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_324&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_24_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_24_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.957 seconds; current allocated memory: 1.610 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.610 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_325&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_325&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_325&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_325&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_325&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_325&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_25_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_25_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_325&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_25_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_25_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_325&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_25_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_25_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_325&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_25_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_25_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.911 seconds; current allocated memory: 1.611 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.611 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_326&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_326&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_326&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_326&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_326&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_326&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_26_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_26_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_326&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_26_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_26_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_326&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_26_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_26_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_326&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_26_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_26_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.921 seconds; current allocated memory: 1.612 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.612 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_327&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_327&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_327&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_327&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_327&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_327&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_27_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_27_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_327&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_27_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_27_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_327&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_27_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_27_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_327&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_27_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_27_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.923 seconds; current allocated memory: 1.613 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.613 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_328&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_328&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_328&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_328&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_328&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_328&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_28_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_28_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_328&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_28_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_28_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_328&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_28_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_28_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_328&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_28_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_28_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.951 seconds; current allocated memory: 1.614 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.614 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_329&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_329&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_329&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_329&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_329&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_329&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_29_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_29_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_329&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_29_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_29_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_329&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_29_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_29_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_329&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_29_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_29_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.921 seconds; current allocated memory: 1.615 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.615 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_330&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_330&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_330&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_330&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_330&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_330&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_30_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_30_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_330&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_30_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_30_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_330&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_30_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_30_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_330&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_30_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_30_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.91 seconds; current allocated memory: 1.616 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.617 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_331&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_331&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_331&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_331&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_331&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_331&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_31_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_31_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_331&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_31_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_31_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_331&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_31_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_31_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_331&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_31_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_31_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.928 seconds; current allocated memory: 1.617 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.617 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_332&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_332&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_332&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_332&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_332&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_332&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_32_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_32_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_332&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_32_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_32_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_332&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_32_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_32_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_332&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_32_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_32_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.94 seconds; current allocated memory: 1.617 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.618 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_333&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_333&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_333&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_333&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_333&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_333&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_33_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_33_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_333&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_33_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_33_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_333&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_33_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_33_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_333&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_33_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_33_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.916 seconds; current allocated memory: 1.619 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.619 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_334&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_334&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_334&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_334&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_334&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_334&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_34_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_34_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_334&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_34_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_34_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_334&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_34_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_34_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_334&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_34_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_34_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.922 seconds; current allocated memory: 1.621 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.621 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_335&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_335&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_335&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_335&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_335&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_335&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_35_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_35_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_335&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_35_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_35_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_335&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_35_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_35_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_335&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_35_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_35_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.851 seconds; current allocated memory: 1.622 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.622 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_336&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_336&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_336&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_336&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_336&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_336&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_36_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_36_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_336&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_36_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_36_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_336&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_36_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_36_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_336&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_36_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_36_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.894 seconds; current allocated memory: 1.624 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.624 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_337&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_337&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_337&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_337&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_337&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_337&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_37_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_37_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_337&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_37_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_37_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_337&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_37_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_37_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_337&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_37_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_37_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.852 seconds; current allocated memory: 1.624 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.625 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_338&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_338&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_338&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_338&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_338&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_338&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_38_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_38_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_338&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_38_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_38_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_338&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_38_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_38_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_338&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_38_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_38_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.868 seconds; current allocated memory: 1.625 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.625 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_339&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_339&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_339&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_339&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_339&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_339&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_39_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_39_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_339&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_39_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_39_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_339&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_39_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_39_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_339&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_39_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_39_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.87 seconds; current allocated memory: 1.626 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.627 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_340&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_340&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_340&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_340&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_340&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_340&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_40_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_40_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_340&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_40_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_40_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_340&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_40_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_40_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_340&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_40_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_40_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.942 seconds; current allocated memory: 1.627 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.627 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_341&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_341&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_341&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_341&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_341&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_341&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_41_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_41_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_341&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_41_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_41_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_341&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_41_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_41_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_341&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_41_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_41_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.864 seconds; current allocated memory: 1.628 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.628 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_342&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_342&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_342&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_342&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_342&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_342&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_42_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_42_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_342&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_42_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_42_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_342&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_42_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_42_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_342&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_42_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_42_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.828 seconds; current allocated memory: 1.629 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.630 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_343&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_343&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_343&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_343&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_343&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_343&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_43_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_43_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_343&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_43_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_43_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_343&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_43_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_43_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_343&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_43_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_43_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.891 seconds; current allocated memory: 1.630 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.631 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_344&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_344&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_344&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_344&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_344&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_344&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_44_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_44_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_344&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_44_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_44_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_344&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_44_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_44_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_344&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_44_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_44_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.936 seconds; current allocated memory: 1.632 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.632 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_345&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_345&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_345&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_345&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_345&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_345&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_45_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_45_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_345&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_45_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_45_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_345&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_45_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_45_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_345&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_45_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_45_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.891 seconds; current allocated memory: 1.632 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.633 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_346&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_346&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_346&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_346&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_346&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_346&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_46_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_46_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_346&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_46_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_46_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_346&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_46_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_46_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_346&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_46_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_46_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.877 seconds; current allocated memory: 1.634 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.635 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_347&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_347&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_347&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_347&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_347&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_347&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_47_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_47_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_347&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_47_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_47_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_347&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_47_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_47_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_347&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_47_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_47_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.895 seconds; current allocated memory: 1.635 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.635 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_348&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_348&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_348&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_348&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_348&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_348&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_48_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_48_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_348&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_48_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_48_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_348&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_48_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_48_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_348&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_48_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_48_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.934 seconds; current allocated memory: 1.636 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.636 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_349&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_349&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_349&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_349&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_349&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_349&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_49_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_49_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_349&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_49_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_49_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_349&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_49_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_49_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_349&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_49_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_49_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.887 seconds; current allocated memory: 1.638 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.638 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_350&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_350&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_350&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_350&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_350&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_350&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_50_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_50_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_350&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_50_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_50_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_350&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_50_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_50_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_350&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_50_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_50_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.874 seconds; current allocated memory: 1.639 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.639 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_351&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_351&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_351&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_351&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_351&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_351&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_51_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_51_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_351&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_51_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_51_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_351&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_51_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_51_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_351&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_51_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_51_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.877 seconds; current allocated memory: 1.640 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.640 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_352&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_352&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_352&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_352&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_352&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_352&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_52_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_52_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_352&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_52_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_52_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_352&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_52_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_52_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_352&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_52_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_52_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.924 seconds; current allocated memory: 1.640 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.640 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_353&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_353&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_353&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_353&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_353&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_353&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_53_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_53_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_353&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_53_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_53_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_353&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_53_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_53_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_353&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_53_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_53_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.893 seconds; current allocated memory: 1.641 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.642 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_354&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_354&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_354&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_354&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_354&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_354&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_54_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_54_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_354&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_54_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_54_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_354&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_54_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_54_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_354&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_54_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_54_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.853 seconds; current allocated memory: 1.643 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.643 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_355&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_355&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_355&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_355&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_355&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_355&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_55_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_55_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_355&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_55_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_55_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_355&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_55_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_55_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_355&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_55_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_55_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.875 seconds; current allocated memory: 1.644 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.644 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_356&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_356&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_356&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_356&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_356&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_356&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_56_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_56_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_356&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_56_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_56_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_356&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_56_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_56_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_356&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_56_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_56_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.924 seconds; current allocated memory: 1.645 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.645 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_357&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_357&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_357&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_357&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_357&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_357&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_57_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_57_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_357&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_57_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_57_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_357&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_57_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_57_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_357&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_57_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_57_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.865 seconds; current allocated memory: 1.647 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.647 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_358&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_358&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_358&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_358&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_358&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_358&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_58_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_58_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_358&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_58_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_58_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_358&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_58_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_58_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_358&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_58_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_58_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.869 seconds; current allocated memory: 1.648 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.648 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_359&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_359&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_359&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_359&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_359&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_359&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_59_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_59_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_359&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_59_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_59_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_359&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_59_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_59_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_359&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_59_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_59_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.864 seconds; current allocated memory: 1.649 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.649 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_360&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_360&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_360&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_360&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_360&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_360&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_60_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_60_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_360&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_60_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_60_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_360&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_60_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_60_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_360&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_60_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_60_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.929 seconds; current allocated memory: 1.650 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.651 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_361&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_361&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_361&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_361&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_361&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_361&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_61_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_61_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_361&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_61_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_61_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_361&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_61_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_61_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_361&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_61_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_61_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.855 seconds; current allocated memory: 1.651 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.651 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_362&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_362&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_362&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_362&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_362&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_362&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_62_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_62_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_362&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_62_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_62_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_362&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_62_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_62_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_362&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_62_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_62_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.846 seconds; current allocated memory: 1.652 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.652 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_363&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_363&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_363&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_363&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_363&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_363&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_63_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_63_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_363&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_63_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_63_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_363&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_63_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_63_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_363&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_63_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_63_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.861 seconds; current allocated memory: 1.653 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.653 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_364&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_364&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_364&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_364&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_364&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_364&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_64_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_64_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_364&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_64_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_64_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_364&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_64_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_64_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_364&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_64_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_64_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.972 seconds; current allocated memory: 1.654 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.655 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_365&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_365&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_365&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_365&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_365&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_365&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_65_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_65_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_365&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_65_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_65_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_365&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_65_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_65_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_365&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_65_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_65_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.798 seconds; current allocated memory: 1.655 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.655 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_366&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_366&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_366&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_366&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_366&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_366&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_66_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_66_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_366&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_66_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_66_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_366&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_66_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_66_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_366&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_66_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_66_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.792 seconds; current allocated memory: 1.656 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.657 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_367&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_367&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_367&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_367&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_367&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_367&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_67_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_67_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_367&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_67_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_67_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_367&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_67_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_67_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_367&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_67_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_67_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.751 seconds; current allocated memory: 1.658 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.658 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_368&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_368&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_368&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_368&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_368&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_368&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_68_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_68_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_368&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_68_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_68_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_368&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_68_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_68_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_368&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_68_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_68_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.805 seconds; current allocated memory: 1.658 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.658 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_369&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_369&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_369&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_369&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_369&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_369&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_69_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_69_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_369&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_69_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_69_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_369&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_69_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_69_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_369&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_69_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_69_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.883 seconds; current allocated memory: 1.659 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.659 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_370&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_370&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_370&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_370&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_370&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_370&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_70_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_70_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_370&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_70_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_70_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_370&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_70_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_70_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_370&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_70_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_70_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.691 seconds; current allocated memory: 1.660 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.661 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_371&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_371&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_371&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_371&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_371&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_371&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_71_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_71_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_371&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_71_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_71_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_371&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_71_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_71_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_371&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_71_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_71_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.792 seconds; current allocated memory: 1.661 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.662 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_372&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_372&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_372&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_372&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_372&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_372&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_72_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_72_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_372&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_72_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_72_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_372&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_72_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_72_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_372&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_72_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_72_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.882 seconds; current allocated memory: 1.662 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.662 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_373&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_373&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_373&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_373&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_373&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_373&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_73_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_73_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_373&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_73_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_73_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_373&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_73_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_73_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_373&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_73_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_73_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.809 seconds; current allocated memory: 1.664 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.664 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_374&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_374&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_374&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_374&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_374&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_374&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_74_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_74_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_374&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_74_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_74_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_374&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_74_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_74_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_374&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_74_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_74_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.816 seconds; current allocated memory: 1.665 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.665 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_375&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_375&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_375&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_375&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_375&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_375&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_75_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_75_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_375&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_75_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_75_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_375&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_75_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_75_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_375&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_75_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_75_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.841 seconds; current allocated memory: 1.665 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.666 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_376&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_376&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_376&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_376&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_376&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_376&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_76_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_76_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_376&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_76_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_76_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_376&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_76_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_76_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_376&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_76_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_76_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.898 seconds; current allocated memory: 1.667 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.667 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_377&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_377&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_377&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_377&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_377&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_377&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_77_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_77_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_377&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_77_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_77_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_377&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_77_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_77_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_377&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_77_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_77_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.841 seconds; current allocated memory: 1.668 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.668 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_378&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_378&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_378&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_378&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_378&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_378&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_78_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_78_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_378&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_78_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_78_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_378&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_78_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_78_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_378&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_78_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_78_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.823 seconds; current allocated memory: 1.668 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.669 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_379&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_379&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_379&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_379&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_379&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_379&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_79_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_79_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_379&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_79_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_79_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_379&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_79_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_79_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_379&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_79_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_79_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.838 seconds; current allocated memory: 1.669 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.669 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_380&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_380&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_380&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_380&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_380&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_380&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_80_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_80_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_380&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_80_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_80_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_380&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_80_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_80_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_380&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_80_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_80_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.911 seconds; current allocated memory: 1.670 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.670 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_381&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_381&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_381&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_381&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_381&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_381&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_81_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_81_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_381&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_81_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_81_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_381&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_81_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_81_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_381&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_81_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_81_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.807 seconds; current allocated memory: 1.671 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.671 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_382&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_382&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_382&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_382&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_382&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_382&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_82_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_82_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_382&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_82_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_82_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_382&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_82_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_82_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_382&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_82_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_82_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.828 seconds; current allocated memory: 1.673 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.673 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_383&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_383&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_383&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_383&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_383&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_383&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_83_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_83_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_383&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_83_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_83_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_383&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_83_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_83_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_383&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_83_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_83_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.802 seconds; current allocated memory: 1.674 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.674 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_384&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_384&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_384&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_384&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_384&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_384&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_84_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_84_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_384&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_84_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_84_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_384&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_84_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_84_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_384&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_84_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_84_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.896 seconds; current allocated memory: 1.674 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.675 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_385&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_385&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_385&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_385&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_385&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_385&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_85_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_85_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_385&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_85_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_85_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_385&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_85_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_85_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_385&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_85_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_85_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.83 seconds; current allocated memory: 1.675 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.675 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_386&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_386&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_386&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_386&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_386&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_386&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_86_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_86_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_386&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_86_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_86_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_386&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_86_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_86_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_386&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_86_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_86_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.813 seconds; current allocated memory: 1.676 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.677 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_387&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_387&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_387&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_387&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_387&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_387&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_87_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_87_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_387&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_87_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_87_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_387&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_87_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_87_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_387&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_87_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_87_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.809 seconds; current allocated memory: 1.677 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.677 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_388&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_388&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_388&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_388&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_388&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_388&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_88_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_88_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_388&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_88_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_88_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_388&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_88_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_88_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_388&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_88_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_88_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.891 seconds; current allocated memory: 1.679 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.679 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_389&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_389&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_389&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_389&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_389&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_389&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_89_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_89_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_389&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_89_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_89_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_389&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_89_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_89_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_389&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_89_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_89_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.804 seconds; current allocated memory: 1.679 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.680 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_390&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_390&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_390&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_390&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_390&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_390&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_90_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_90_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_390&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_90_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_90_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_390&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_90_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_90_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_390&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_90_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_90_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.805 seconds; current allocated memory: 1.681 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.681 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_391&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_391&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_391&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_391&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_391&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_391&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_91_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_91_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_391&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_91_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_91_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_391&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_91_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_91_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_391&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_91_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_91_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.808 seconds; current allocated memory: 1.683 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.684 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_392&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_392&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_392&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_392&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_392&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_392&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_92_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_92_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_392&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_92_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_92_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_392&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_92_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_92_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_392&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_92_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_92_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.887 seconds; current allocated memory: 1.684 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.684 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_393&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_393&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_393&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_393&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_393&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_393&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_93_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_93_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_393&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_93_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_93_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_393&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_93_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_93_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_393&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_93_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_93_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.789 seconds; current allocated memory: 1.685 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.685 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_394&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_394&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_394&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_394&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_394&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_394&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_94_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_94_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_394&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_94_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_94_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_394&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_94_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_94_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_394&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_94_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_94_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.789 seconds; current allocated memory: 1.686 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.687 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_395&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_395&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_395&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_395&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_395&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_395&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_95_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_95_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_395&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_95_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_95_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_395&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_95_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_95_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_395&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_95_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_95_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.794 seconds; current allocated memory: 1.688 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.688 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_396&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_396&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_396&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_396&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_396&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_396&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_96_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_96_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_396&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_96_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_96_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_396&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_96_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_96_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_396&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_96_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_96_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.904 seconds; current allocated memory: 1.689 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.689 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_397&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_397&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_397&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_397&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_397&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_397&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_97_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_97_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_397&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_97_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_97_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_397&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_97_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_97_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_397&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_97_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_97_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.792 seconds; current allocated memory: 1.690 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.690 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_398&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_398&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_398&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_398&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_398&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_398&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_98_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_98_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_398&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_98_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_98_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_398&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_98_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_98_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_398&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_98_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_98_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.724 seconds; current allocated memory: 1.691 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.691 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR_Pipeline_VITIS_LOOP_31_399&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_399&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_399&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_399&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_399&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and &apos;dmul&apos; operation 64 bit (&apos;mul39_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_399&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_99_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_99_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_399&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_99_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_99_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_399&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_99_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_99_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SABR_Pipeline_VITIS_LOOP_31_399&apos; (loop &apos;VITIS_LOOP_31_3&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;x_assign_99_write_ln6&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable &apos;add40_s&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and &apos;load&apos; operation 64 bit (&apos;x_assign_99_load&apos;, C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable &apos;x&apos;, C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6-&gt;C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop &apos;VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.73 seconds; current allocated memory: 1.692 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.692 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SABR&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 15 seconds. CPU system time: 0 seconds. Elapsed time: 15.557 seconds; current allocated memory: 1.755 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 6.004 seconds; current allocated memory: 1.813 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;pow_generic_double_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ROM_AUTO_1R&apos; to &apos;pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_AUTO_1R&apos; to &apos;pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTO_1R&apos; to &apos;pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ROM_AUTO_1R&apos; to &apos;pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ROM_AUTO_1R&apos; to &apos;pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_ROM_AUTO_1R&apos; to &apos;pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_ROM_AUTO_1R&apos; to &apos;pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_ROM_AUTO_1R&apos; to &apos;pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_ROM_AUTO_1R&apos; to &apos;pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ROM_AUTO_1R&apos; to &apos;pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ROM_AUTO_1R&apos; to &apos;pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ROM_AUTO_1R&apos; to &apos;pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;pow_generic_double_s&apos; pipeline &apos;pow_generic&lt;double&gt;&apos; pipeline type &apos;function pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;bitselect_1ns_52ns_32s_1_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_16s_15ns_19s_31_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_12s_80ns_90_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_13s_71s_71_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_40ns_40ns_79_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_43ns_36ns_79_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_49ns_44ns_93_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_50ns_50ns_99_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_54s_6ns_54_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_71ns_4ns_75_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_73ns_6ns_79_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_77ns_6ns_82_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_78s_54s_131_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_82ns_6ns_87_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_83ns_6ns_89_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_87ns_6ns_92_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_92ns_6ns_97_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_19_8_64_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_7_2_1_1_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;pow_generic_double_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2168]" key="HLS 200-2168" tag="" content="Implementing memory &apos;SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW&apos; using auto ROMs with 2 copies to ensure enough ports to satisfy II or latency constraints." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 6.9 seconds; current allocated memory: 1.824 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_3&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_3/m_axi_gmem_0_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_3/m_axi_gmem_0_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_3/m_axi_gmem_0_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_3/m_axi_gmem_0_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_3/m_axi_gmem_0_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_3/m_axi_gmem_0_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_3/m_axi_gmem_0_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_3/m_axi_gmem_0_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_3/m_axi_gmem_0_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_3/m_axi_gmem_0_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_3/m_axi_gmem_0_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_3/m_axi_gmem_0_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.548 seconds; current allocated memory: 1.832 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_31&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_31&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_31/m_axi_gmem_1_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_31/m_axi_gmem_1_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_31/m_axi_gmem_1_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_31/m_axi_gmem_1_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_31/m_axi_gmem_1_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_31/m_axi_gmem_1_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_31/m_axi_gmem_1_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_31/m_axi_gmem_1_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_31/m_axi_gmem_1_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_31/m_axi_gmem_1_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_31/m_axi_gmem_1_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_31/m_axi_gmem_1_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_31&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.813 seconds; current allocated memory: 1.835 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_32&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_32&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_32/m_axi_gmem_2_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_32/m_axi_gmem_2_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_32/m_axi_gmem_2_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_32/m_axi_gmem_2_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_32/m_axi_gmem_2_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_32/m_axi_gmem_2_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_32/m_axi_gmem_2_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_32/m_axi_gmem_2_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_32/m_axi_gmem_2_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_32/m_axi_gmem_2_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_32/m_axi_gmem_2_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_32/m_axi_gmem_2_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_32&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.275 seconds; current allocated memory: 1.837 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_33&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_33&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_33/m_axi_gmem_3_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_33/m_axi_gmem_3_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_33/m_axi_gmem_3_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_33/m_axi_gmem_3_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_33/m_axi_gmem_3_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_33/m_axi_gmem_3_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_33/m_axi_gmem_3_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_33/m_axi_gmem_3_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_33/m_axi_gmem_3_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_33/m_axi_gmem_3_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_33/m_axi_gmem_3_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_33/m_axi_gmem_3_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_33&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.823 seconds; current allocated memory: 1.841 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_34&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_34&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_34/m_axi_gmem_4_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_34/m_axi_gmem_4_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_34/m_axi_gmem_4_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_34/m_axi_gmem_4_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_34/m_axi_gmem_4_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_34/m_axi_gmem_4_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_34/m_axi_gmem_4_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_34/m_axi_gmem_4_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_34/m_axi_gmem_4_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_34/m_axi_gmem_4_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_34/m_axi_gmem_4_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_34/m_axi_gmem_4_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_34&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.195 seconds; current allocated memory: 1.844 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_35&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_35&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_35/m_axi_gmem_5_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_35/m_axi_gmem_5_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_35/m_axi_gmem_5_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_35/m_axi_gmem_5_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_35/m_axi_gmem_5_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_35/m_axi_gmem_5_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_35/m_axi_gmem_5_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_35/m_axi_gmem_5_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_35/m_axi_gmem_5_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_35/m_axi_gmem_5_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_35/m_axi_gmem_5_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_35/m_axi_gmem_5_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_35&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.823 seconds; current allocated memory: 1.846 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_36&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_36&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_36/m_axi_gmem_6_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_36/m_axi_gmem_6_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_36/m_axi_gmem_6_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_36/m_axi_gmem_6_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_36/m_axi_gmem_6_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_36/m_axi_gmem_6_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_36/m_axi_gmem_6_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_36/m_axi_gmem_6_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_36/m_axi_gmem_6_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_36/m_axi_gmem_6_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_36/m_axi_gmem_6_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_36/m_axi_gmem_6_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_36&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.821 seconds; current allocated memory: 1.849 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_37&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_37&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_37/m_axi_gmem_7_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_37/m_axi_gmem_7_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_37/m_axi_gmem_7_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_37/m_axi_gmem_7_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_37/m_axi_gmem_7_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_37/m_axi_gmem_7_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_37/m_axi_gmem_7_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_37/m_axi_gmem_7_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_37/m_axi_gmem_7_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_37/m_axi_gmem_7_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_37/m_axi_gmem_7_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_37/m_axi_gmem_7_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_37&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.243 seconds; current allocated memory: 1.852 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_38&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_38&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_38/m_axi_gmem_8_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_38/m_axi_gmem_8_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_38/m_axi_gmem_8_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_38/m_axi_gmem_8_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_38/m_axi_gmem_8_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_38/m_axi_gmem_8_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_38/m_axi_gmem_8_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_38/m_axi_gmem_8_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_38/m_axi_gmem_8_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_38/m_axi_gmem_8_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_38/m_axi_gmem_8_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_38/m_axi_gmem_8_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_38&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.844 seconds; current allocated memory: 1.854 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_39&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_39&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_39/m_axi_gmem_9_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_39/m_axi_gmem_9_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_39/m_axi_gmem_9_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_39/m_axi_gmem_9_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_39/m_axi_gmem_9_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_39/m_axi_gmem_9_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_39/m_axi_gmem_9_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_39/m_axi_gmem_9_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_39/m_axi_gmem_9_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_39/m_axi_gmem_9_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_39/m_axi_gmem_9_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_39/m_axi_gmem_9_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_39&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.237 seconds; current allocated memory: 1.857 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_310&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_310&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_310/m_axi_gmem_10_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_310/m_axi_gmem_10_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_310/m_axi_gmem_10_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_310/m_axi_gmem_10_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_310/m_axi_gmem_10_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_310/m_axi_gmem_10_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_310/m_axi_gmem_10_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_310/m_axi_gmem_10_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_310/m_axi_gmem_10_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_310/m_axi_gmem_10_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_310/m_axi_gmem_10_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_310/m_axi_gmem_10_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_310&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.838 seconds; current allocated memory: 1.860 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_311&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_311&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_311/m_axi_gmem_11_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_311/m_axi_gmem_11_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_311/m_axi_gmem_11_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_311/m_axi_gmem_11_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_311/m_axi_gmem_11_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_311/m_axi_gmem_11_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_311/m_axi_gmem_11_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_311/m_axi_gmem_11_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_311/m_axi_gmem_11_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_311/m_axi_gmem_11_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_311/m_axi_gmem_11_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_311/m_axi_gmem_11_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_311&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.226 seconds; current allocated memory: 1.861 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_312&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_312&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_312/m_axi_gmem_12_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_312/m_axi_gmem_12_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_312/m_axi_gmem_12_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_312/m_axi_gmem_12_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_312/m_axi_gmem_12_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_312/m_axi_gmem_12_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_312/m_axi_gmem_12_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_312/m_axi_gmem_12_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_312/m_axi_gmem_12_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_312/m_axi_gmem_12_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_312/m_axi_gmem_12_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_312/m_axi_gmem_12_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_312&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.942 seconds; current allocated memory: 1.865 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_313&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_313&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_313/m_axi_gmem_13_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_313/m_axi_gmem_13_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_313/m_axi_gmem_13_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_313/m_axi_gmem_13_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_313/m_axi_gmem_13_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_313/m_axi_gmem_13_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_313/m_axi_gmem_13_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_313/m_axi_gmem_13_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_313/m_axi_gmem_13_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_313/m_axi_gmem_13_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_313/m_axi_gmem_13_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_313/m_axi_gmem_13_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_313&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.125 seconds; current allocated memory: 1.867 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_314&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_314&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_314/m_axi_gmem_14_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_314/m_axi_gmem_14_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_314/m_axi_gmem_14_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_314/m_axi_gmem_14_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_314/m_axi_gmem_14_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_314/m_axi_gmem_14_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_314/m_axi_gmem_14_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_314/m_axi_gmem_14_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_314/m_axi_gmem_14_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_314/m_axi_gmem_14_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_314/m_axi_gmem_14_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_314/m_axi_gmem_14_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_314&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.851 seconds; current allocated memory: 1.870 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_315&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_315&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_315/m_axi_gmem_15_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_315/m_axi_gmem_15_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_315/m_axi_gmem_15_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_315/m_axi_gmem_15_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_315/m_axi_gmem_15_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_315/m_axi_gmem_15_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_315/m_axi_gmem_15_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_315/m_axi_gmem_15_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_315/m_axi_gmem_15_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_315/m_axi_gmem_15_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_315/m_axi_gmem_15_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_315/m_axi_gmem_15_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_315&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.852 seconds; current allocated memory: 1.873 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_316&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_316&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_316/m_axi_gmem_16_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_316/m_axi_gmem_16_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_316/m_axi_gmem_16_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_316/m_axi_gmem_16_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_316/m_axi_gmem_16_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_316/m_axi_gmem_16_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_316/m_axi_gmem_16_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_316/m_axi_gmem_16_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_316/m_axi_gmem_16_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_316/m_axi_gmem_16_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_316/m_axi_gmem_16_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_316/m_axi_gmem_16_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_316&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.217 seconds; current allocated memory: 1.877 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_317&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_317&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_317/m_axi_gmem_17_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_317/m_axi_gmem_17_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_317/m_axi_gmem_17_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_317/m_axi_gmem_17_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_317/m_axi_gmem_17_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_317/m_axi_gmem_17_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_317/m_axi_gmem_17_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_317/m_axi_gmem_17_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_317/m_axi_gmem_17_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_317/m_axi_gmem_17_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_317/m_axi_gmem_17_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_317/m_axi_gmem_17_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_317&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.966 seconds; current allocated memory: 1.878 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_318&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_318&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_318/m_axi_gmem_18_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_318/m_axi_gmem_18_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_318/m_axi_gmem_18_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_318/m_axi_gmem_18_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_318/m_axi_gmem_18_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_318/m_axi_gmem_18_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_318/m_axi_gmem_18_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_318/m_axi_gmem_18_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_318/m_axi_gmem_18_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_318/m_axi_gmem_18_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_318/m_axi_gmem_18_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_318/m_axi_gmem_18_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_318&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.117 seconds; current allocated memory: 1.882 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_319&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_319&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_319/m_axi_gmem_19_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_319/m_axi_gmem_19_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_319/m_axi_gmem_19_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_319/m_axi_gmem_19_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_319/m_axi_gmem_19_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_319/m_axi_gmem_19_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_319/m_axi_gmem_19_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_319/m_axi_gmem_19_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_319/m_axi_gmem_19_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_319/m_axi_gmem_19_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_319/m_axi_gmem_19_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_319/m_axi_gmem_19_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_319&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.878 seconds; current allocated memory: 1.885 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_320&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_320&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_320/m_axi_gmem_20_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_320/m_axi_gmem_20_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_320/m_axi_gmem_20_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_320/m_axi_gmem_20_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_320/m_axi_gmem_20_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_320/m_axi_gmem_20_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_320/m_axi_gmem_20_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_320/m_axi_gmem_20_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_320/m_axi_gmem_20_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_320/m_axi_gmem_20_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_320/m_axi_gmem_20_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_320/m_axi_gmem_20_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_320&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.887 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_321&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_321&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_321/m_axi_gmem_21_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_321/m_axi_gmem_21_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_321/m_axi_gmem_21_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_321/m_axi_gmem_21_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_321/m_axi_gmem_21_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_321/m_axi_gmem_21_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_321/m_axi_gmem_21_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_321/m_axi_gmem_21_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_321/m_axi_gmem_21_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_321/m_axi_gmem_21_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_321/m_axi_gmem_21_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_321/m_axi_gmem_21_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_321&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.871 seconds; current allocated memory: 1.889 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_322&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_322&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_322/m_axi_gmem_22_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_322/m_axi_gmem_22_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_322/m_axi_gmem_22_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_322/m_axi_gmem_22_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_322/m_axi_gmem_22_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_322/m_axi_gmem_22_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_322/m_axi_gmem_22_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_322/m_axi_gmem_22_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_322/m_axi_gmem_22_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_322/m_axi_gmem_22_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_322/m_axi_gmem_22_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_322/m_axi_gmem_22_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_322&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.264 seconds; current allocated memory: 1.892 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_323&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_323&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_323/m_axi_gmem_23_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_323/m_axi_gmem_23_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_323/m_axi_gmem_23_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_323/m_axi_gmem_23_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_323/m_axi_gmem_23_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_323/m_axi_gmem_23_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_323/m_axi_gmem_23_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_323/m_axi_gmem_23_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_323/m_axi_gmem_23_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_323/m_axi_gmem_23_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_323/m_axi_gmem_23_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_323/m_axi_gmem_23_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_323&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.895 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_324&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_324&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_324/m_axi_gmem_24_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_324/m_axi_gmem_24_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_324/m_axi_gmem_24_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_324/m_axi_gmem_24_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_324/m_axi_gmem_24_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_324/m_axi_gmem_24_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_324/m_axi_gmem_24_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_324/m_axi_gmem_24_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_324/m_axi_gmem_24_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_324/m_axi_gmem_24_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_324/m_axi_gmem_24_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_324/m_axi_gmem_24_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_324&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.898 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_325&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_325&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_325/m_axi_gmem_25_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_325/m_axi_gmem_25_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_325/m_axi_gmem_25_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_325/m_axi_gmem_25_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_325/m_axi_gmem_25_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_325/m_axi_gmem_25_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_325/m_axi_gmem_25_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_325/m_axi_gmem_25_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_325/m_axi_gmem_25_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_325/m_axi_gmem_25_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_325/m_axi_gmem_25_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_325/m_axi_gmem_25_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_325&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.902 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_326&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_326&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_326/m_axi_gmem_26_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_326/m_axi_gmem_26_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_326/m_axi_gmem_26_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_326/m_axi_gmem_26_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_326/m_axi_gmem_26_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_326/m_axi_gmem_26_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_326/m_axi_gmem_26_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_326/m_axi_gmem_26_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_326/m_axi_gmem_26_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_326/m_axi_gmem_26_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_326/m_axi_gmem_26_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_326/m_axi_gmem_26_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_326&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.895 seconds; current allocated memory: 1.904 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_327&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_327&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_327/m_axi_gmem_27_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_327/m_axi_gmem_27_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_327/m_axi_gmem_27_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_327/m_axi_gmem_27_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_327/m_axi_gmem_27_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_327/m_axi_gmem_27_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_327/m_axi_gmem_27_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_327/m_axi_gmem_27_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_327/m_axi_gmem_27_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_327/m_axi_gmem_27_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_327/m_axi_gmem_27_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_327/m_axi_gmem_27_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_327&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.199 seconds; current allocated memory: 1.906 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_328&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_328&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_328/m_axi_gmem_28_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_328/m_axi_gmem_28_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_328/m_axi_gmem_28_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_328/m_axi_gmem_28_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_328/m_axi_gmem_28_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_328/m_axi_gmem_28_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_328/m_axi_gmem_28_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_328/m_axi_gmem_28_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_328/m_axi_gmem_28_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_328/m_axi_gmem_28_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_328/m_axi_gmem_28_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_328/m_axi_gmem_28_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_328&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.944 seconds; current allocated memory: 1.909 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_329&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_329&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_329/m_axi_gmem_29_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_329/m_axi_gmem_29_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_329/m_axi_gmem_29_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_329/m_axi_gmem_29_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_329/m_axi_gmem_29_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_329/m_axi_gmem_29_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_329/m_axi_gmem_29_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_329/m_axi_gmem_29_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_329/m_axi_gmem_29_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_329/m_axi_gmem_29_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_329/m_axi_gmem_29_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_329/m_axi_gmem_29_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_329&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.131 seconds; current allocated memory: 1.912 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_330&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_330&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_330/m_axi_gmem_30_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_330/m_axi_gmem_30_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_330/m_axi_gmem_30_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_330/m_axi_gmem_30_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_330/m_axi_gmem_30_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_330/m_axi_gmem_30_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_330/m_axi_gmem_30_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_330/m_axi_gmem_30_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_330/m_axi_gmem_30_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_330/m_axi_gmem_30_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_330/m_axi_gmem_30_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_330/m_axi_gmem_30_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_330&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.911 seconds; current allocated memory: 1.915 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_331&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_331&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_331/m_axi_gmem_31_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_331/m_axi_gmem_31_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_331/m_axi_gmem_31_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_331/m_axi_gmem_31_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_331/m_axi_gmem_31_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_331/m_axi_gmem_31_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_331/m_axi_gmem_31_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_331/m_axi_gmem_31_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_331/m_axi_gmem_31_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_331/m_axi_gmem_31_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_331/m_axi_gmem_31_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_331/m_axi_gmem_31_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_331&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.159 seconds; current allocated memory: 1.916 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_332&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_332&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_332/m_axi_gmem_32_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_332/m_axi_gmem_32_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_332/m_axi_gmem_32_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_332/m_axi_gmem_32_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_332/m_axi_gmem_32_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_332/m_axi_gmem_32_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_332/m_axi_gmem_32_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_332/m_axi_gmem_32_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_332/m_axi_gmem_32_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_332/m_axi_gmem_32_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_332/m_axi_gmem_32_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_332/m_axi_gmem_32_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_332&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.034 seconds; current allocated memory: 1.919 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_333&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_333&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_333/m_axi_gmem_33_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_333/m_axi_gmem_33_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_333/m_axi_gmem_33_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_333/m_axi_gmem_33_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_333/m_axi_gmem_33_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_333/m_axi_gmem_33_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_333/m_axi_gmem_33_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_333/m_axi_gmem_33_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_333/m_axi_gmem_33_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_333/m_axi_gmem_33_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_333/m_axi_gmem_33_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_333/m_axi_gmem_33_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_333&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.938 seconds; current allocated memory: 1.923 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_334&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_334&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_334/m_axi_gmem_34_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_334/m_axi_gmem_34_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_334/m_axi_gmem_34_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_334/m_axi_gmem_34_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_334/m_axi_gmem_34_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_334/m_axi_gmem_34_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_334/m_axi_gmem_34_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_334/m_axi_gmem_34_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_334/m_axi_gmem_34_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_334/m_axi_gmem_34_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_334/m_axi_gmem_34_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_334/m_axi_gmem_34_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_334&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.128 seconds; current allocated memory: 1.926 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_335&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_335&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_335/m_axi_gmem_35_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_335/m_axi_gmem_35_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_335/m_axi_gmem_35_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_335/m_axi_gmem_35_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_335/m_axi_gmem_35_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_335/m_axi_gmem_35_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_335/m_axi_gmem_35_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_335/m_axi_gmem_35_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_335/m_axi_gmem_35_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_335/m_axi_gmem_35_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_335/m_axi_gmem_35_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_335/m_axi_gmem_35_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_335&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.947 seconds; current allocated memory: 1.928 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_336&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_336&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_336/m_axi_gmem_36_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_336/m_axi_gmem_36_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_336/m_axi_gmem_36_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_336/m_axi_gmem_36_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_336/m_axi_gmem_36_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_336/m_axi_gmem_36_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_336/m_axi_gmem_36_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_336/m_axi_gmem_36_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_336/m_axi_gmem_36_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_336/m_axi_gmem_36_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_336/m_axi_gmem_36_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_336/m_axi_gmem_36_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_336&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.147 seconds; current allocated memory: 1.932 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_337&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_337&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_337/m_axi_gmem_37_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_337/m_axi_gmem_37_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_337/m_axi_gmem_37_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_337/m_axi_gmem_37_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_337/m_axi_gmem_37_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_337/m_axi_gmem_37_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_337/m_axi_gmem_37_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_337/m_axi_gmem_37_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_337/m_axi_gmem_37_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_337/m_axi_gmem_37_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_337/m_axi_gmem_37_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_337/m_axi_gmem_37_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_337&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.019 seconds; current allocated memory: 1.934 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_338&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_338&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_338/m_axi_gmem_38_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_338/m_axi_gmem_38_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_338/m_axi_gmem_38_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_338/m_axi_gmem_38_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_338/m_axi_gmem_38_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_338/m_axi_gmem_38_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_338/m_axi_gmem_38_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_338/m_axi_gmem_38_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_338/m_axi_gmem_38_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_338/m_axi_gmem_38_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_338/m_axi_gmem_38_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_338/m_axi_gmem_38_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_338&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.065 seconds; current allocated memory: 1.936 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_339&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_339&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_339/m_axi_gmem_39_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_339/m_axi_gmem_39_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_339/m_axi_gmem_39_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_339/m_axi_gmem_39_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_339/m_axi_gmem_39_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_339/m_axi_gmem_39_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_339/m_axi_gmem_39_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_339/m_axi_gmem_39_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_339/m_axi_gmem_39_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_339/m_axi_gmem_39_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_339/m_axi_gmem_39_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_339/m_axi_gmem_39_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_339&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.962 seconds; current allocated memory: 1.940 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_340&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_340&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_340/m_axi_gmem_40_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_340/m_axi_gmem_40_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_340/m_axi_gmem_40_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_340/m_axi_gmem_40_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_340/m_axi_gmem_40_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_340/m_axi_gmem_40_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_340/m_axi_gmem_40_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_340/m_axi_gmem_40_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_340/m_axi_gmem_40_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_340/m_axi_gmem_40_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_340/m_axi_gmem_40_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_340/m_axi_gmem_40_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_340&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1.941 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_341&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_341&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_341/m_axi_gmem_41_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_341/m_axi_gmem_41_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_341/m_axi_gmem_41_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_341/m_axi_gmem_41_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_341/m_axi_gmem_41_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_341/m_axi_gmem_41_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_341/m_axi_gmem_41_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_341/m_axi_gmem_41_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_341/m_axi_gmem_41_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_341/m_axi_gmem_41_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_341/m_axi_gmem_41_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_341/m_axi_gmem_41_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_341&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.987 seconds; current allocated memory: 1.946 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_342&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_342&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_342/m_axi_gmem_42_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_342/m_axi_gmem_42_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_342/m_axi_gmem_42_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_342/m_axi_gmem_42_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_342/m_axi_gmem_42_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_342/m_axi_gmem_42_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_342/m_axi_gmem_42_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_342/m_axi_gmem_42_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_342/m_axi_gmem_42_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_342/m_axi_gmem_42_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_342/m_axi_gmem_42_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_342/m_axi_gmem_42_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_342&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.045 seconds; current allocated memory: 1.949 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_343&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_343&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_343/m_axi_gmem_43_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_343/m_axi_gmem_43_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_343/m_axi_gmem_43_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_343/m_axi_gmem_43_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_343/m_axi_gmem_43_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_343/m_axi_gmem_43_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_343/m_axi_gmem_43_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_343/m_axi_gmem_43_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_343/m_axi_gmem_43_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_343/m_axi_gmem_43_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_343/m_axi_gmem_43_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_343/m_axi_gmem_43_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_343&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.029 seconds; current allocated memory: 1.950 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_344&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_344&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_344/m_axi_gmem_44_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_344/m_axi_gmem_44_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_344/m_axi_gmem_44_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_344/m_axi_gmem_44_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_344/m_axi_gmem_44_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_344/m_axi_gmem_44_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_344/m_axi_gmem_44_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_344/m_axi_gmem_44_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_344/m_axi_gmem_44_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_344/m_axi_gmem_44_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_344/m_axi_gmem_44_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_344/m_axi_gmem_44_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_344&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.974 seconds; current allocated memory: 1.953 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_345&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_345&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_345/m_axi_gmem_45_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_345/m_axi_gmem_45_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_345/m_axi_gmem_45_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_345/m_axi_gmem_45_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_345/m_axi_gmem_45_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_345/m_axi_gmem_45_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_345/m_axi_gmem_45_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_345/m_axi_gmem_45_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_345/m_axi_gmem_45_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_345/m_axi_gmem_45_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_345/m_axi_gmem_45_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_345/m_axi_gmem_45_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_345&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.117 seconds; current allocated memory: 1.955 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_346&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_346&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_346/m_axi_gmem_46_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_346/m_axi_gmem_46_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_346/m_axi_gmem_46_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_346/m_axi_gmem_46_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_346/m_axi_gmem_46_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_346/m_axi_gmem_46_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_346/m_axi_gmem_46_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_346/m_axi_gmem_46_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_346/m_axi_gmem_46_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_346/m_axi_gmem_46_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_346/m_axi_gmem_46_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_346/m_axi_gmem_46_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_346&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.026 seconds; current allocated memory: 1.958 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_347&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_347&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_347/m_axi_gmem_47_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_347/m_axi_gmem_47_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_347/m_axi_gmem_47_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_347/m_axi_gmem_47_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_347/m_axi_gmem_47_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_347/m_axi_gmem_47_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_347/m_axi_gmem_47_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_347/m_axi_gmem_47_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_347/m_axi_gmem_47_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_347/m_axi_gmem_47_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_347/m_axi_gmem_47_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_347/m_axi_gmem_47_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_347&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.087 seconds; current allocated memory: 1.961 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_348&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_348&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_348/m_axi_gmem_48_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_348/m_axi_gmem_48_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_348/m_axi_gmem_48_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_348/m_axi_gmem_48_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_348/m_axi_gmem_48_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_348/m_axi_gmem_48_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_348/m_axi_gmem_48_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_348/m_axi_gmem_48_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_348/m_axi_gmem_48_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_348/m_axi_gmem_48_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_348/m_axi_gmem_48_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_348/m_axi_gmem_48_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_348&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.033 seconds; current allocated memory: 1.964 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_349&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_349&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_349/m_axi_gmem_49_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_349/m_axi_gmem_49_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_349/m_axi_gmem_49_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_349/m_axi_gmem_49_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_349/m_axi_gmem_49_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_349/m_axi_gmem_49_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_349/m_axi_gmem_49_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_349/m_axi_gmem_49_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_349/m_axi_gmem_49_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_349/m_axi_gmem_49_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_349/m_axi_gmem_49_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_349/m_axi_gmem_49_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_349&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.019 seconds; current allocated memory: 1.965 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_350&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_350&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_350/m_axi_gmem_50_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_350/m_axi_gmem_50_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_350/m_axi_gmem_50_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_350/m_axi_gmem_50_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_350/m_axi_gmem_50_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_350/m_axi_gmem_50_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_350/m_axi_gmem_50_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_350/m_axi_gmem_50_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_350/m_axi_gmem_50_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_350/m_axi_gmem_50_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_350/m_axi_gmem_50_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_350/m_axi_gmem_50_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_350&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.999 seconds; current allocated memory: 1.969 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_351&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_351&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_351/m_axi_gmem_51_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_351/m_axi_gmem_51_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_351/m_axi_gmem_51_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_351/m_axi_gmem_51_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_351/m_axi_gmem_51_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_351/m_axi_gmem_51_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_351/m_axi_gmem_51_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_351/m_axi_gmem_51_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_351/m_axi_gmem_51_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_351/m_axi_gmem_51_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_351/m_axi_gmem_51_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_351/m_axi_gmem_51_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_351&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.971 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_352&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_352&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_352/m_axi_gmem_52_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_352/m_axi_gmem_52_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_352/m_axi_gmem_52_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_352/m_axi_gmem_52_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_352/m_axi_gmem_52_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_352/m_axi_gmem_52_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_352/m_axi_gmem_52_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_352/m_axi_gmem_52_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_352/m_axi_gmem_52_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_352/m_axi_gmem_52_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_352/m_axi_gmem_52_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_352/m_axi_gmem_52_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_352&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.095 seconds; current allocated memory: 1.975 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_353&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_353&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_353/m_axi_gmem_53_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_353/m_axi_gmem_53_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_353/m_axi_gmem_53_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_353/m_axi_gmem_53_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_353/m_axi_gmem_53_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_353/m_axi_gmem_53_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_353/m_axi_gmem_53_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_353/m_axi_gmem_53_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_353/m_axi_gmem_53_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_353/m_axi_gmem_53_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_353/m_axi_gmem_53_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_353/m_axi_gmem_53_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_353&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.992 seconds; current allocated memory: 1.978 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_354&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_354&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_354/m_axi_gmem_54_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_354/m_axi_gmem_54_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_354/m_axi_gmem_54_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_354/m_axi_gmem_54_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_354/m_axi_gmem_54_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_354/m_axi_gmem_54_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_354/m_axi_gmem_54_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_354/m_axi_gmem_54_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_354/m_axi_gmem_54_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_354/m_axi_gmem_54_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_354/m_axi_gmem_54_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_354/m_axi_gmem_54_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_354&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.107 seconds; current allocated memory: 1.980 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_355&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_355&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_355/m_axi_gmem_55_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_355/m_axi_gmem_55_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_355/m_axi_gmem_55_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_355/m_axi_gmem_55_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_355/m_axi_gmem_55_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_355/m_axi_gmem_55_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_355/m_axi_gmem_55_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_355/m_axi_gmem_55_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_355/m_axi_gmem_55_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_355/m_axi_gmem_55_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_355/m_axi_gmem_55_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_355/m_axi_gmem_55_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_355&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.998 seconds; current allocated memory: 1.983 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_356&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_356&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_356/m_axi_gmem_56_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_356/m_axi_gmem_56_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_356/m_axi_gmem_56_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_356/m_axi_gmem_56_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_356/m_axi_gmem_56_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_356/m_axi_gmem_56_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_356/m_axi_gmem_56_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_356/m_axi_gmem_56_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_356/m_axi_gmem_56_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_356/m_axi_gmem_56_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_356/m_axi_gmem_56_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_356/m_axi_gmem_56_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_356&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.074 seconds; current allocated memory: 1.985 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_357&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_357&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_357/m_axi_gmem_57_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_357/m_axi_gmem_57_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_357/m_axi_gmem_57_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_357/m_axi_gmem_57_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_357/m_axi_gmem_57_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_357/m_axi_gmem_57_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_357/m_axi_gmem_57_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_357/m_axi_gmem_57_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_357/m_axi_gmem_57_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_357/m_axi_gmem_57_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_357/m_axi_gmem_57_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_357/m_axi_gmem_57_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_357&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.106 seconds; current allocated memory: 1.988 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_358&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_358&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_358/m_axi_gmem_58_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_358/m_axi_gmem_58_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_358/m_axi_gmem_58_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_358/m_axi_gmem_58_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_358/m_axi_gmem_58_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_358/m_axi_gmem_58_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_358/m_axi_gmem_58_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_358/m_axi_gmem_58_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_358/m_axi_gmem_58_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_358/m_axi_gmem_58_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_358/m_axi_gmem_58_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_358/m_axi_gmem_58_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_358&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.005 seconds; current allocated memory: 1.991 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_359&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_359&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_359/m_axi_gmem_59_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_359/m_axi_gmem_59_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_359/m_axi_gmem_59_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_359/m_axi_gmem_59_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_359/m_axi_gmem_59_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_359/m_axi_gmem_59_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_359/m_axi_gmem_59_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_359/m_axi_gmem_59_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_359/m_axi_gmem_59_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_359/m_axi_gmem_59_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_359/m_axi_gmem_59_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_359/m_axi_gmem_59_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_359&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.023 seconds; current allocated memory: 1.994 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_360&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_360&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_360/m_axi_gmem_60_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_360/m_axi_gmem_60_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_360/m_axi_gmem_60_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_360/m_axi_gmem_60_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_360/m_axi_gmem_60_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_360/m_axi_gmem_60_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_360/m_axi_gmem_60_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_360/m_axi_gmem_60_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_360/m_axi_gmem_60_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_360/m_axi_gmem_60_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_360/m_axi_gmem_60_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_360/m_axi_gmem_60_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_360&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.044 seconds; current allocated memory: 1.996 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_361&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_361&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_361/m_axi_gmem_61_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_361/m_axi_gmem_61_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_361/m_axi_gmem_61_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_361/m_axi_gmem_61_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_361/m_axi_gmem_61_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_361/m_axi_gmem_61_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_361/m_axi_gmem_61_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_361/m_axi_gmem_61_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_361/m_axi_gmem_61_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_361/m_axi_gmem_61_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_361/m_axi_gmem_61_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_361/m_axi_gmem_61_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_361&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.047 seconds; current allocated memory: 1.999 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_362&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_362&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_362/m_axi_gmem_62_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_362/m_axi_gmem_62_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_362/m_axi_gmem_62_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_362/m_axi_gmem_62_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_362/m_axi_gmem_62_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_362/m_axi_gmem_62_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_362/m_axi_gmem_62_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_362/m_axi_gmem_62_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_362/m_axi_gmem_62_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_362/m_axi_gmem_62_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_362/m_axi_gmem_62_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_362/m_axi_gmem_62_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_362&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 2.001 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_363&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_363&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_363/m_axi_gmem_63_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_363/m_axi_gmem_63_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_363/m_axi_gmem_63_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_363/m_axi_gmem_63_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_363/m_axi_gmem_63_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_363/m_axi_gmem_63_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_363/m_axi_gmem_63_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_363/m_axi_gmem_63_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_363/m_axi_gmem_63_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_363/m_axi_gmem_63_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_363/m_axi_gmem_63_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_363/m_axi_gmem_63_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_363&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.038 seconds; current allocated memory: 2.006 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_364&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_364&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_364/m_axi_gmem_64_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_364/m_axi_gmem_64_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_364/m_axi_gmem_64_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_364/m_axi_gmem_64_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_364/m_axi_gmem_64_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_364/m_axi_gmem_64_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_364/m_axi_gmem_64_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_364/m_axi_gmem_64_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_364/m_axi_gmem_64_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_364/m_axi_gmem_64_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_364/m_axi_gmem_64_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_364/m_axi_gmem_64_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_364&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.029 seconds; current allocated memory: 2.007 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_365&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_365&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_365/m_axi_gmem_65_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_365/m_axi_gmem_65_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_365/m_axi_gmem_65_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_365/m_axi_gmem_65_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_365/m_axi_gmem_65_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_365/m_axi_gmem_65_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_365/m_axi_gmem_65_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_365/m_axi_gmem_65_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_365/m_axi_gmem_65_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_365/m_axi_gmem_65_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_365/m_axi_gmem_65_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_365/m_axi_gmem_65_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_365&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.057 seconds; current allocated memory: 2.009 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_366&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_366&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_366/m_axi_gmem_66_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_366/m_axi_gmem_66_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_366/m_axi_gmem_66_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_366/m_axi_gmem_66_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_366/m_axi_gmem_66_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_366/m_axi_gmem_66_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_366/m_axi_gmem_66_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_366/m_axi_gmem_66_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_366/m_axi_gmem_66_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_366/m_axi_gmem_66_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_366/m_axi_gmem_66_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_366/m_axi_gmem_66_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_366&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.05 seconds; current allocated memory: 2.013 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_367&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_367&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_367/m_axi_gmem_67_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_367/m_axi_gmem_67_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_367/m_axi_gmem_67_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_367/m_axi_gmem_67_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_367/m_axi_gmem_67_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_367/m_axi_gmem_67_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_367/m_axi_gmem_67_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_367/m_axi_gmem_67_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_367/m_axi_gmem_67_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_367/m_axi_gmem_67_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_367/m_axi_gmem_67_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_367/m_axi_gmem_67_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_367&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.047 seconds; current allocated memory: 2.017 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_368&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_368&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_368/m_axi_gmem_68_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_368/m_axi_gmem_68_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_368/m_axi_gmem_68_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_368/m_axi_gmem_68_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_368/m_axi_gmem_68_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_368/m_axi_gmem_68_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_368/m_axi_gmem_68_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_368/m_axi_gmem_68_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_368/m_axi_gmem_68_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_368/m_axi_gmem_68_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_368/m_axi_gmem_68_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_368/m_axi_gmem_68_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_368&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.382 seconds; current allocated memory: 2.018 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_369&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_369&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_369/m_axi_gmem_69_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_369/m_axi_gmem_69_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_369/m_axi_gmem_69_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_369/m_axi_gmem_69_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_369/m_axi_gmem_69_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_369/m_axi_gmem_69_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_369/m_axi_gmem_69_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_369/m_axi_gmem_69_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_369/m_axi_gmem_69_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_369/m_axi_gmem_69_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_369/m_axi_gmem_69_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_369/m_axi_gmem_69_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_369&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.078 seconds; current allocated memory: 2.022 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_370&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_370&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_370/m_axi_gmem_70_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_370/m_axi_gmem_70_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_370/m_axi_gmem_70_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_370/m_axi_gmem_70_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_370/m_axi_gmem_70_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_370/m_axi_gmem_70_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_370/m_axi_gmem_70_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_370/m_axi_gmem_70_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_370/m_axi_gmem_70_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_370/m_axi_gmem_70_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_370/m_axi_gmem_70_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_370/m_axi_gmem_70_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_370&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.117 seconds; current allocated memory: 2.023 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_371&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_371&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_371/m_axi_gmem_71_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_371/m_axi_gmem_71_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_371/m_axi_gmem_71_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_371/m_axi_gmem_71_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_371/m_axi_gmem_71_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_371/m_axi_gmem_71_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_371/m_axi_gmem_71_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_371/m_axi_gmem_71_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_371/m_axi_gmem_71_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_371/m_axi_gmem_71_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_371/m_axi_gmem_71_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_371/m_axi_gmem_71_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_371&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.09 seconds; current allocated memory: 2.026 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_372&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_372&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_372/m_axi_gmem_72_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_372/m_axi_gmem_72_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_372/m_axi_gmem_72_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_372/m_axi_gmem_72_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_372/m_axi_gmem_72_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_372/m_axi_gmem_72_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_372/m_axi_gmem_72_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_372/m_axi_gmem_72_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_372/m_axi_gmem_72_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_372/m_axi_gmem_72_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_372/m_axi_gmem_72_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_372/m_axi_gmem_72_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_372&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.061 seconds; current allocated memory: 2.031 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_373&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_373&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_373/m_axi_gmem_73_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_373/m_axi_gmem_73_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_373/m_axi_gmem_73_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_373/m_axi_gmem_73_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_373/m_axi_gmem_73_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_373/m_axi_gmem_73_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_373/m_axi_gmem_73_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_373/m_axi_gmem_73_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_373/m_axi_gmem_73_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_373/m_axi_gmem_73_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_373/m_axi_gmem_73_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_373/m_axi_gmem_73_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_373&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.059 seconds; current allocated memory: 2.031 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_374&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_374&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_374/m_axi_gmem_74_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_374/m_axi_gmem_74_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_374/m_axi_gmem_74_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_374/m_axi_gmem_74_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_374/m_axi_gmem_74_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_374/m_axi_gmem_74_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_374/m_axi_gmem_74_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_374/m_axi_gmem_74_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_374/m_axi_gmem_74_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_374/m_axi_gmem_74_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_374/m_axi_gmem_74_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_374/m_axi_gmem_74_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_374&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.193 seconds; current allocated memory: 2.035 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_375&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_375&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_375/m_axi_gmem_75_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_375/m_axi_gmem_75_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_375/m_axi_gmem_75_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_375/m_axi_gmem_75_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_375/m_axi_gmem_75_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_375/m_axi_gmem_75_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_375/m_axi_gmem_75_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_375/m_axi_gmem_75_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_375/m_axi_gmem_75_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_375/m_axi_gmem_75_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_375/m_axi_gmem_75_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_375/m_axi_gmem_75_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_375&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.215 seconds; current allocated memory: 2.037 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_376&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_376&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_376/m_axi_gmem_76_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_376/m_axi_gmem_76_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_376/m_axi_gmem_76_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_376/m_axi_gmem_76_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_376/m_axi_gmem_76_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_376/m_axi_gmem_76_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_376/m_axi_gmem_76_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_376/m_axi_gmem_76_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_376/m_axi_gmem_76_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_376/m_axi_gmem_76_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_376/m_axi_gmem_76_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_376/m_axi_gmem_76_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_376&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.061 seconds; current allocated memory: 2.040 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_377&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_377&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_377/m_axi_gmem_77_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_377/m_axi_gmem_77_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_377/m_axi_gmem_77_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_377/m_axi_gmem_77_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_377/m_axi_gmem_77_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_377/m_axi_gmem_77_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_377/m_axi_gmem_77_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_377/m_axi_gmem_77_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_377/m_axi_gmem_77_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_377/m_axi_gmem_77_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_377/m_axi_gmem_77_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_377/m_axi_gmem_77_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_377&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.111 seconds; current allocated memory: 2.042 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_378&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_378&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_378/m_axi_gmem_78_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_378/m_axi_gmem_78_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_378/m_axi_gmem_78_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_378/m_axi_gmem_78_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_378/m_axi_gmem_78_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_378/m_axi_gmem_78_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_378/m_axi_gmem_78_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_378/m_axi_gmem_78_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_378/m_axi_gmem_78_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_378/m_axi_gmem_78_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_378/m_axi_gmem_78_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_378/m_axi_gmem_78_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_378&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 2.046 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_379&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_379&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_379/m_axi_gmem_79_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_379/m_axi_gmem_79_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_379/m_axi_gmem_79_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_379/m_axi_gmem_79_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_379/m_axi_gmem_79_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_379/m_axi_gmem_79_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_379/m_axi_gmem_79_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_379/m_axi_gmem_79_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_379/m_axi_gmem_79_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_379/m_axi_gmem_79_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_379/m_axi_gmem_79_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_379/m_axi_gmem_79_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_379&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.11 seconds; current allocated memory: 2.049 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_380&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_380&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_380/m_axi_gmem_80_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_380/m_axi_gmem_80_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_380/m_axi_gmem_80_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_380/m_axi_gmem_80_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_380/m_axi_gmem_80_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_380/m_axi_gmem_80_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_380/m_axi_gmem_80_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_380/m_axi_gmem_80_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_380/m_axi_gmem_80_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_380/m_axi_gmem_80_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_380/m_axi_gmem_80_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_380/m_axi_gmem_80_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_380&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.094 seconds; current allocated memory: 2.051 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_381&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_381&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_381/m_axi_gmem_81_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_381/m_axi_gmem_81_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_381/m_axi_gmem_81_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_381/m_axi_gmem_81_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_381/m_axi_gmem_81_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_381/m_axi_gmem_81_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_381/m_axi_gmem_81_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_381/m_axi_gmem_81_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_381/m_axi_gmem_81_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_381/m_axi_gmem_81_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_381/m_axi_gmem_81_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_381/m_axi_gmem_81_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_381&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.082 seconds; current allocated memory: 2.054 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_382&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_382&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_382/m_axi_gmem_82_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_382/m_axi_gmem_82_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_382/m_axi_gmem_82_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_382/m_axi_gmem_82_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_382/m_axi_gmem_82_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_382/m_axi_gmem_82_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_382/m_axi_gmem_82_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_382/m_axi_gmem_82_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_382/m_axi_gmem_82_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_382/m_axi_gmem_82_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_382/m_axi_gmem_82_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_382/m_axi_gmem_82_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_382&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.094 seconds; current allocated memory: 2.056 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_383&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_383&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_383/m_axi_gmem_83_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_383/m_axi_gmem_83_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_383/m_axi_gmem_83_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_383/m_axi_gmem_83_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_383/m_axi_gmem_83_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_383/m_axi_gmem_83_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_383/m_axi_gmem_83_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_383/m_axi_gmem_83_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_383/m_axi_gmem_83_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_383/m_axi_gmem_83_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_383/m_axi_gmem_83_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_383/m_axi_gmem_83_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_383&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.116 seconds; current allocated memory: 2.059 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_384&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_384&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_384/m_axi_gmem_84_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_384/m_axi_gmem_84_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_384/m_axi_gmem_84_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_384/m_axi_gmem_84_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_384/m_axi_gmem_84_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_384/m_axi_gmem_84_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_384/m_axi_gmem_84_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_384/m_axi_gmem_84_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_384/m_axi_gmem_84_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_384/m_axi_gmem_84_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_384/m_axi_gmem_84_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_384/m_axi_gmem_84_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_384&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.136 seconds; current allocated memory: 2.062 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_385&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_385&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_385/m_axi_gmem_85_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_385/m_axi_gmem_85_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_385/m_axi_gmem_85_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_385/m_axi_gmem_85_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_385/m_axi_gmem_85_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_385/m_axi_gmem_85_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_385/m_axi_gmem_85_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_385/m_axi_gmem_85_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_385/m_axi_gmem_85_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_385/m_axi_gmem_85_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_385/m_axi_gmem_85_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_385/m_axi_gmem_85_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_385&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.091 seconds; current allocated memory: 2.065 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_386&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_386&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_386/m_axi_gmem_86_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_386/m_axi_gmem_86_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_386/m_axi_gmem_86_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_386/m_axi_gmem_86_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_386/m_axi_gmem_86_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_386/m_axi_gmem_86_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_386/m_axi_gmem_86_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_386/m_axi_gmem_86_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_386/m_axi_gmem_86_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_386/m_axi_gmem_86_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_386/m_axi_gmem_86_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_386/m_axi_gmem_86_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_386&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.199 seconds; current allocated memory: 2.068 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_387&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_387&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_387/m_axi_gmem_87_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_387/m_axi_gmem_87_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_387/m_axi_gmem_87_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_387/m_axi_gmem_87_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_387/m_axi_gmem_87_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_387/m_axi_gmem_87_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_387/m_axi_gmem_87_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_387/m_axi_gmem_87_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_387/m_axi_gmem_87_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_387/m_axi_gmem_87_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_387/m_axi_gmem_87_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_387/m_axi_gmem_87_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_387&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.13 seconds; current allocated memory: 2.070 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_388&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_388&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_388/m_axi_gmem_88_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_388/m_axi_gmem_88_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_388/m_axi_gmem_88_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_388/m_axi_gmem_88_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_388/m_axi_gmem_88_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_388/m_axi_gmem_88_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_388/m_axi_gmem_88_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_388/m_axi_gmem_88_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_388/m_axi_gmem_88_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_388/m_axi_gmem_88_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_388/m_axi_gmem_88_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_388/m_axi_gmem_88_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_388&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.13 seconds; current allocated memory: 2.073 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_389&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_389&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_389/m_axi_gmem_89_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_389/m_axi_gmem_89_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_389/m_axi_gmem_89_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_389/m_axi_gmem_89_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_389/m_axi_gmem_89_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_389/m_axi_gmem_89_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_389/m_axi_gmem_89_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_389/m_axi_gmem_89_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_389/m_axi_gmem_89_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_389/m_axi_gmem_89_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_389/m_axi_gmem_89_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_389/m_axi_gmem_89_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_389&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.126 seconds; current allocated memory: 2.076 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_390&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_390&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_390/m_axi_gmem_90_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_390/m_axi_gmem_90_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_390/m_axi_gmem_90_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_390/m_axi_gmem_90_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_390/m_axi_gmem_90_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_390/m_axi_gmem_90_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_390/m_axi_gmem_90_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_390/m_axi_gmem_90_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_390/m_axi_gmem_90_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_390/m_axi_gmem_90_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_390/m_axi_gmem_90_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_390/m_axi_gmem_90_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_390&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.143 seconds; current allocated memory: 2.080 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_391&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_391&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_391/m_axi_gmem_91_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_391/m_axi_gmem_91_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_391/m_axi_gmem_91_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_391/m_axi_gmem_91_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_391/m_axi_gmem_91_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_391/m_axi_gmem_91_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_391/m_axi_gmem_91_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_391/m_axi_gmem_91_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_391/m_axi_gmem_91_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_391/m_axi_gmem_91_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_391/m_axi_gmem_91_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_391/m_axi_gmem_91_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_391&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.138 seconds; current allocated memory: 2.082 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_392&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_392&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_392/m_axi_gmem_92_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_392/m_axi_gmem_92_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_392/m_axi_gmem_92_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_392/m_axi_gmem_92_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_392/m_axi_gmem_92_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_392/m_axi_gmem_92_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_392/m_axi_gmem_92_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_392/m_axi_gmem_92_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_392/m_axi_gmem_92_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_392/m_axi_gmem_92_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_392/m_axi_gmem_92_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_392/m_axi_gmem_92_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_392&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.3 seconds; current allocated memory: 2.085 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_393&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_393&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_393/m_axi_gmem_93_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_393/m_axi_gmem_93_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_393/m_axi_gmem_93_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_393/m_axi_gmem_93_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_393/m_axi_gmem_93_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_393/m_axi_gmem_93_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_393/m_axi_gmem_93_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_393/m_axi_gmem_93_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_393/m_axi_gmem_93_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_393/m_axi_gmem_93_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_393/m_axi_gmem_93_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_393/m_axi_gmem_93_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_393&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.134 seconds; current allocated memory: 2.088 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_394&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_394&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_394/m_axi_gmem_94_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_394/m_axi_gmem_94_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_394/m_axi_gmem_94_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_394/m_axi_gmem_94_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_394/m_axi_gmem_94_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_394/m_axi_gmem_94_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_394/m_axi_gmem_94_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_394/m_axi_gmem_94_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_394/m_axi_gmem_94_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_394/m_axi_gmem_94_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_394/m_axi_gmem_94_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_394/m_axi_gmem_94_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_394&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.188 seconds; current allocated memory: 2.090 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_395&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_395&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_395/m_axi_gmem_95_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_395/m_axi_gmem_95_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_395/m_axi_gmem_95_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_395/m_axi_gmem_95_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_395/m_axi_gmem_95_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_395/m_axi_gmem_95_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_395/m_axi_gmem_95_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_395/m_axi_gmem_95_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_395/m_axi_gmem_95_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_395/m_axi_gmem_95_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_395/m_axi_gmem_95_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_395/m_axi_gmem_95_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_395&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.178 seconds; current allocated memory: 2.093 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_396&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_396&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_396/m_axi_gmem_96_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_396/m_axi_gmem_96_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_396/m_axi_gmem_96_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_396/m_axi_gmem_96_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_396/m_axi_gmem_96_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_396/m_axi_gmem_96_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_396/m_axi_gmem_96_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_396/m_axi_gmem_96_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_396/m_axi_gmem_96_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_396/m_axi_gmem_96_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_396/m_axi_gmem_96_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_396/m_axi_gmem_96_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_396&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.224 seconds; current allocated memory: 2.097 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_397&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_397&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_397/m_axi_gmem_97_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_397/m_axi_gmem_97_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_397/m_axi_gmem_97_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_397/m_axi_gmem_97_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_397/m_axi_gmem_97_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_397/m_axi_gmem_97_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_397/m_axi_gmem_97_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_397/m_axi_gmem_97_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_397/m_axi_gmem_97_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_397/m_axi_gmem_97_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_397/m_axi_gmem_97_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_397/m_axi_gmem_97_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_397&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.172 seconds; current allocated memory: 2.100 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_398&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_398&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_398/m_axi_gmem_98_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_398/m_axi_gmem_98_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_398/m_axi_gmem_98_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_398/m_axi_gmem_98_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_398/m_axi_gmem_98_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_398/m_axi_gmem_98_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_398/m_axi_gmem_98_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_398/m_axi_gmem_98_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_398/m_axi_gmem_98_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_398/m_axi_gmem_98_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_398/m_axi_gmem_98_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_398/m_axi_gmem_98_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_398&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.185 seconds; current allocated memory: 2.103 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR_Pipeline_VITIS_LOOP_31_399&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;SABR_Pipeline_VITIS_LOOP_31_399&apos; pipeline &apos;VITIS_LOOP_31_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_399/m_axi_gmem_99_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_399/m_axi_gmem_99_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_399/m_axi_gmem_99_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_399/m_axi_gmem_99_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_399/m_axi_gmem_99_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_399/m_axi_gmem_99_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_399/m_axi_gmem_99_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_399/m_axi_gmem_99_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_399/m_axi_gmem_99_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_399/m_axi_gmem_99_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_399/m_axi_gmem_99_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;SABR_Pipeline_VITIS_LOOP_31_399/m_axi_gmem_99_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR_Pipeline_VITIS_LOOP_31_399&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.196 seconds; current allocated memory: 2.106 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SABR&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_0&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_1&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_2&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_3&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_4&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_5&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_6&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_7&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_8&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_9&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_10&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_11&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_12&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_13&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_14&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_15&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_16&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_17&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_18&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_19&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_20&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_21&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_22&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_23&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_24&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_25&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_26&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_27&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_28&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_29&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_30&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_31&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_32&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_33&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_34&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_35&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_36&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_37&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_38&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_39&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_40&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_41&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_42&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_43&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_44&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_45&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_46&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_47&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_48&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_49&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_50&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_51&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_52&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_53&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_54&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_55&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_56&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_57&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_58&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_59&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_60&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_61&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_62&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_63&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_64&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_65&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_66&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_67&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_68&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_69&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_70&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_71&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_72&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_73&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_74&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_75&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_76&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_77&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_78&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_79&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_80&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_81&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_82&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_83&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_84&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_85&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_86&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_87&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_88&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_89&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_90&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_91&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_92&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_93&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_94&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_95&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_96&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_97&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_98&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/gmem_99&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_0&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_1&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_2&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_3&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_4&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_5&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_6&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_7&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_8&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_9&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_10&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_11&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_12&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_13&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_14&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_15&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_16&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_17&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_18&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_19&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_20&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_21&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_22&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_23&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_24&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_25&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_26&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_27&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_28&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_29&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_30&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_31&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_32&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_33&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_34&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_35&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_36&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_37&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_38&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_39&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_40&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_41&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_42&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_43&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_44&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_45&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_46&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_47&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_48&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_49&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_50&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_51&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_52&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_53&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_54&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_55&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_56&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_57&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_58&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_59&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_60&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_61&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_62&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_63&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_64&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_65&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_66&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_67&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_68&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_69&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_70&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_71&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_72&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_73&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_74&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_75&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_76&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_77&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_78&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_79&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_80&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_81&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_82&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_83&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_84&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_85&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_86&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_87&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_88&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_89&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_90&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_91&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_92&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_93&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_94&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_95&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_96&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_97&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_98&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S_99&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_0&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_1&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_2&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_3&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_4&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_5&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_6&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_7&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_8&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_9&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_10&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_11&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_12&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_13&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_14&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_15&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_16&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_17&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_18&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_19&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_20&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_21&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_22&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_23&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_24&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_25&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_26&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_27&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_28&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_29&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_30&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_31&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_32&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_33&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_34&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_35&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_36&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_37&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_38&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_39&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_40&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_41&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_42&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_43&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_44&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_45&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_46&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_47&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_48&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_49&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_50&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_51&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_52&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_53&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_54&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_55&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_56&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_57&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_58&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_59&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_60&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_61&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_62&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_63&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_64&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_65&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_66&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_67&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_68&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_69&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_70&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_71&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_72&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_73&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_74&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_75&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_76&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_77&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_78&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_79&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_80&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_81&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_82&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_83&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_84&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_85&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_86&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_87&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_88&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_89&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_90&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_91&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_92&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_93&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_94&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_95&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_96&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_97&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_98&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/V_99&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/S0&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/r&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/sigma_init&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/alpha&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/beta&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/rho&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/T&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_0&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_1&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_2&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_3&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_4&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_5&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_6&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_7&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_8&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_9&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_10&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_11&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_12&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_13&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_14&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_15&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_16&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_17&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_18&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_19&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_20&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_21&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_22&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_23&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_24&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_25&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_26&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_27&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_28&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_29&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_30&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_31&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_32&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_33&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_34&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_35&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_36&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_37&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_38&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_39&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_40&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_41&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_42&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_43&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_44&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_45&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_46&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_47&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_48&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_49&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_50&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_51&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_52&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_53&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_54&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_55&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_56&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_57&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_58&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_59&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_60&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_61&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_62&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_63&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_64&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_65&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_66&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_67&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_68&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_69&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_70&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_71&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_72&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_73&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_74&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_75&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_76&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_77&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_78&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_79&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_80&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_81&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_82&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_83&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_84&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_85&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_86&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_87&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_88&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_89&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_90&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_91&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_92&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_93&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_94&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_95&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_96&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_97&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_98&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;SABR/random_increments_99&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;SABR&apos; to &apos;s_axilite &amp; ap_ctrl_chain&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;S_0&apos;, &apos;S_1&apos;, &apos;S_2&apos;, &apos;S_3&apos;, &apos;S_4&apos;, &apos;S_5&apos;, &apos;S_6&apos;, &apos;S_7&apos;, &apos;S_8&apos;, &apos;S_9&apos;, &apos;S_10&apos;, &apos;S_11&apos;, &apos;S_12&apos;, &apos;S_13&apos;, &apos;S_14&apos;, &apos;S_15&apos;, &apos;S_16&apos;, &apos;S_17&apos;, &apos;S_18&apos;, &apos;S_19&apos;, &apos;S_20&apos;, &apos;S_21&apos;, &apos;S_22&apos;, &apos;S_23&apos;, &apos;S_24&apos;, &apos;S_25&apos;, &apos;S_26&apos;, &apos;S_27&apos;, &apos;S_28&apos;, &apos;S_29&apos;, &apos;S_30&apos;, &apos;S_31&apos;, &apos;S_32&apos;, &apos;S_33&apos;, &apos;S_34&apos;, &apos;S_35&apos;, &apos;S_36&apos;, &apos;S_37&apos;, &apos;S_38&apos;, &apos;S_39&apos;, &apos;S_40&apos;, &apos;S_41&apos;, &apos;S_42&apos;, &apos;S_43&apos;, &apos;S_44&apos;, &apos;S_45&apos;, &apos;S_46&apos;, &apos;S_47&apos;, &apos;S_48&apos;, &apos;S_49&apos;, &apos;S_50&apos;, &apos;S_51&apos;, &apos;S_52&apos;, &apos;S_53&apos;, &apos;S_54&apos;, &apos;S_55&apos;, &apos;S_56&apos;, &apos;S_57&apos;, &apos;S_58&apos;, &apos;S_59&apos;, &apos;S_60&apos;, &apos;S_61&apos;, &apos;S_62&apos;, &apos;S_63&apos;, &apos;S_64&apos;, &apos;S_65&apos;, &apos;S_66&apos;, &apos;S_67&apos;, &apos;S_68&apos;, &apos;S_69&apos;, &apos;S_70&apos;, &apos;S_71&apos;, &apos;S_72&apos;, &apos;S_73&apos;, &apos;S_74&apos;, &apos;S_75&apos;, &apos;S_76&apos;, &apos;S_77&apos;, &apos;S_78&apos;, &apos;S_79&apos;, &apos;S_80&apos;, &apos;S_81&apos;, &apos;S_82&apos;, &apos;S_83&apos;, &apos;S_84&apos;, &apos;S_85&apos;, &apos;S_86&apos;, &apos;S_87&apos;, &apos;S_88&apos;, &apos;S_89&apos;, &apos;S_90&apos;, &apos;S_91&apos;, &apos;S_92&apos;, &apos;S_93&apos;, &apos;S_94&apos;, &apos;S_95&apos;, &apos;S_96&apos;, &apos;S_97&apos;, &apos;S_98&apos;, &apos;S_99&apos;, &apos;V_0&apos;, &apos;V_1&apos;, &apos;V_2&apos;, &apos;V_3&apos;, &apos;V_4&apos;, &apos;V_5&apos;, &apos;V_6&apos;, &apos;V_7&apos;, &apos;V_8&apos;, &apos;V_9&apos;, &apos;V_10&apos;, &apos;V_11&apos;, &apos;V_12&apos;, &apos;V_13&apos;, &apos;V_14&apos;, &apos;V_15&apos;, &apos;V_16&apos;, &apos;V_17&apos;, &apos;V_18&apos;, &apos;V_19&apos;, &apos;V_20&apos;, &apos;V_21&apos;, &apos;V_22&apos;, &apos;V_23&apos;, &apos;V_24&apos;, &apos;V_25&apos;, &apos;V_26&apos;, &apos;V_27&apos;, &apos;V_28&apos;, &apos;V_29&apos;, &apos;V_30&apos;, &apos;V_31&apos;, &apos;V_32&apos;, &apos;V_33&apos;, &apos;V_34&apos;, &apos;V_35&apos;, &apos;V_36&apos;, &apos;V_37&apos;, &apos;V_38&apos;, &apos;V_39&apos;, &apos;V_40&apos;, &apos;V_41&apos;, &apos;V_42&apos;, &apos;V_43&apos;, &apos;V_44&apos;, &apos;V_45&apos;, &apos;V_46&apos;, &apos;V_47&apos;, &apos;V_48&apos;, &apos;V_49&apos;, &apos;V_50&apos;, &apos;V_51&apos;, &apos;V_52&apos;, &apos;V_53&apos;, &apos;V_54&apos;, &apos;V_55&apos;, &apos;V_56&apos;, &apos;V_57&apos;, &apos;V_58&apos;, &apos;V_59&apos;, &apos;V_60&apos;, &apos;V_61&apos;, &apos;V_62&apos;, &apos;V_63&apos;, &apos;V_64&apos;, &apos;V_65&apos;, &apos;V_66&apos;, &apos;V_67&apos;, &apos;V_68&apos;, &apos;V_69&apos;, &apos;V_70&apos;, &apos;V_71&apos;, &apos;V_72&apos;, &apos;V_73&apos;, &apos;V_74&apos;, &apos;V_75&apos;, &apos;V_76&apos;, &apos;V_77&apos;, &apos;V_78&apos;, &apos;V_79&apos;, &apos;V_80&apos;, &apos;V_81&apos;, &apos;V_82&apos;, &apos;V_83&apos;, &apos;V_84&apos;, &apos;V_85&apos;, &apos;V_86&apos;, &apos;V_87&apos;, &apos;V_88&apos;, &apos;V_89&apos;, &apos;V_90&apos;, &apos;V_91&apos;, &apos;V_92&apos;, &apos;V_93&apos;, &apos;V_94&apos;, &apos;V_95&apos;, &apos;V_96&apos;, &apos;V_97&apos;, &apos;V_98&apos;, &apos;V_99&apos;, &apos;S0&apos;, &apos;r&apos;, &apos;sigma_init&apos;, &apos;alpha&apos;, &apos;beta&apos;, &apos;rho&apos;, &apos;T&apos;, &apos;random_increments_0&apos;, &apos;random_increments_1&apos;, &apos;random_increments_2&apos;, &apos;random_increments_3&apos;, &apos;random_increments_4&apos;, &apos;random_increments_5&apos;, &apos;random_increments_6&apos;, &apos;random_increments_7&apos;, &apos;random_increments_8&apos;, &apos;random_increments_9&apos;, &apos;random_increments_10&apos;, &apos;random_increments_11&apos;, &apos;random_increments_12&apos;, &apos;random_increments_13&apos;, &apos;random_increments_14&apos;, &apos;random_increments_15&apos;, &apos;random_increments_16&apos;, &apos;random_increments_17&apos;, &apos;random_increments_18&apos;, &apos;random_increments_19&apos;, &apos;random_increments_20&apos;, &apos;random_increments_21&apos;, &apos;random_increments_22&apos;, &apos;random_increments_23&apos;, &apos;random_increments_24&apos;, &apos;random_increments_25&apos;, &apos;random_increments_26&apos;, &apos;random_increments_27&apos;, &apos;random_increments_28&apos;, &apos;random_increments_29&apos;, &apos;random_increments_30&apos;, &apos;random_increments_31&apos;, &apos;random_increments_32&apos;, &apos;random_increments_33&apos;, &apos;random_increments_34&apos;, &apos;random_increments_35&apos;, &apos;random_increments_36&apos;, &apos;random_increments_37&apos;, &apos;random_increments_38&apos;, &apos;random_increments_39&apos;, &apos;random_increments_40&apos;, &apos;random_increments_41&apos;, &apos;random_increments_42&apos;, &apos;random_increments_43&apos;, &apos;random_increments_44&apos;, &apos;random_increments_45&apos;, &apos;random_increments_46&apos;, &apos;random_increments_47&apos;, &apos;random_increments_48&apos;, &apos;random_increments_49&apos;, &apos;random_increments_50&apos;, &apos;random_increments_51&apos;, &apos;random_increments_52&apos;, &apos;random_increments_53&apos;, &apos;random_increments_54&apos;, &apos;random_increments_55&apos;, &apos;random_increments_56&apos;, &apos;random_increments_57&apos;, &apos;random_increments_58&apos;, &apos;random_increments_59&apos;, &apos;random_increments_60&apos;, &apos;random_increments_61&apos;, &apos;random_increments_62&apos;, &apos;random_increments_63&apos;, &apos;random_increments_64&apos;, &apos;random_increments_65&apos;, &apos;random_increments_66&apos;, &apos;random_increments_67&apos;, &apos;random_increments_68&apos;, &apos;random_increments_69&apos;, &apos;random_increments_70&apos;, &apos;random_increments_71&apos;, &apos;random_increments_72&apos;, &apos;random_increments_73&apos;, &apos;random_increments_74&apos;, &apos;random_increments_75&apos;, &apos;random_increments_76&apos;, &apos;random_increments_77&apos;, &apos;random_increments_78&apos;, &apos;random_increments_79&apos;, &apos;random_increments_80&apos;, &apos;random_increments_81&apos;, &apos;random_increments_82&apos;, &apos;random_increments_83&apos;, &apos;random_increments_84&apos;, &apos;random_increments_85&apos;, &apos;random_increments_86&apos;, &apos;random_increments_87&apos;, &apos;random_increments_88&apos;, &apos;random_increments_89&apos;, &apos;random_increments_90&apos;, &apos;random_increments_91&apos;, &apos;random_increments_92&apos;, &apos;random_increments_93&apos;, &apos;random_increments_94&apos;, &apos;random_increments_95&apos;, &apos;random_increments_96&apos;, &apos;random_increments_97&apos;, &apos;random_increments_98&apos;, &apos;random_increments_99&apos; to AXI-Lite port control." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-104]" key="RTGEN_104_852" tag="" content="Estimated max fanout for &apos;SABR&apos; is 18864 from HDL expression: ((1&apos;b0 == ap_block_state2_io) &amp; (1&apos;b1 == ap_CS_fsm_state2))" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;ddiv_64ns_64ns_64_22_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dsqrt_64ns_64ns_64_21_no_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SABR&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 22 seconds. CPU system time: 1 seconds. Elapsed time: 24.102 seconds; current allocated memory: 2.198 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 7 seconds. CPU system time: 4 seconds. Elapsed time: 11.769 seconds; current allocated memory: 2.306 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1603]" key="HLS 200-1603" tag="VITIS_INTERFACE" content="Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 339 seconds. CPU system time: 14 seconds. Elapsed time: 359.143 seconds; current allocated memory: 2.423 GB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for SABR." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for SABR." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 142.05 MHz" resolution=""/>
</Messages>
