#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar  9 16:33:49 2023
# Process ID: 3232
# Current directory: D:/Verilog_file/lianxi_file/UART_RAM_TFT
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9136 D:\Verilog_file\lianxi_file\UART_RAM_TFT\UART_RAM_TFT.xpr
# Log file: D:/Verilog_file/lianxi_file/UART_RAM_TFT/vivado.log
# Journal file: D:/Verilog_file/lianxi_file/UART_RAM_TFT\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.xpr
INFO: [Project 1-313] Project file moved from 'D:/Verilog_file/ACX_720/25B_UART_RAM_TFT' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 771.289 ; gain = 144.875
update_compile_order -fileset sources_1
eINFO: [Device 21-403] Loading part xc7a35tfgg484-2
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Verilog_file/lianxi_file/UART_RAM_TFT/TEST_Picture.coe' provided. It will be converted relative to IP Instance files '../../../../TEST_Picture.coe'
set_property -dict [list CONFIG.Coe_File {D:/Verilog_file/lianxi_file/UART_RAM_TFT/TEST_Picture.coe}] [get_ips RAM]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Verilog_file/lianxi_file/UART_RAM_TFT/TEST_Picture.coe' provided. It will be converted relative to IP Instance files '../../../../TEST_Picture.coe'
generate_target all [get_files  D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM'...
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1070.129 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
reset_run RAM_synth_1
launch_runs -jobs 8 RAM_synth_1
[Thu Mar  9 16:36:10 2023] Launched RAM_synth_1...
Run output will be captured here: D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.runs/RAM_synth_1/runme.log
export_simulation -of_objects [get_files D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci] -directory D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.ip_user_files/sim_scripts -ip_user_files_dir D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.ip_user_files -ipstatic_source_dir D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modelsim_dlx64_10.6c/modelsim_vivado_file} {questa=D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/questa} {riviera=D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/riviera} {activehdl=D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/MMCM/MMCM.xci' is already up-to-date
[Thu Mar  9 16:37:38 2023] Launched RAM_synth_1, synth_1...
Run output will be captured here:
RAM_synth_1: D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.runs/RAM_synth_1/runme.log
synth_1: D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.runs/synth_1/runme.log
[Thu Mar  9 16:37:38 2023] Launched impl_1...
Run output will be captured here: D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/MMCM/MMCM.xci' is already up-to-date
[Thu Mar  9 16:40:47 2023] Launched synth_1...
Run output will be captured here: D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.runs/synth_1/runme.log
[Thu Mar  9 16:40:47 2023] Launched impl_1...
Run output will be captured here: D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08S16
set_property PROGRAM.FILE {D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/UART_RAM_TFT.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/UART_RAM_TFT.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Verilog_file/lianxi_file/UART_RAM_TFT/img2.coe' provided. It will be converted relative to IP Instance files '../../../../img2.coe'
set_property -dict [list CONFIG.Coe_File {D:/Verilog_file/lianxi_file/UART_RAM_TFT/img2.coe}] [get_ips RAM]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Verilog_file/lianxi_file/UART_RAM_TFT/img2.coe' provided. It will be converted relative to IP Instance files '../../../../img2.coe'
generate_target all [get_files  D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM'...
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2115.723 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all RAM] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP RAM, cache-ID = e0cae8c40d701e67; cache size = 8.044 MB.
catch { [ delete_ip_run [get_ips -all RAM] ] }
INFO: [Project 1-386] Moving file 'D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci' from fileset 'RAM' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci'
export_simulation -of_objects [get_files D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci] -directory D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.ip_user_files/sim_scripts -ip_user_files_dir D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.ip_user_files -ipstatic_source_dir D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modelsim_dlx64_10.6c/modelsim_vivado_file} {questa=D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/questa} {riviera=D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/riviera} {activehdl=D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/MMCM/MMCM.xci' is already up-to-date
[Thu Mar  9 16:45:12 2023] Launched synth_1...
Run output will be captured here: D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.runs/synth_1/runme.log
[Thu Mar  9 16:45:12 2023] Launched impl_1...
Run output will be captured here: D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08S16
set_property PROGRAM.FILE {D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/UART_RAM_TFT.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/UART_RAM_TFT.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Verilog_file/lianxi_file/UART_RAM_TFT/TEST_PICTURE.coe' provided. It will be converted relative to IP Instance files '../../../../TEST_PICTURE.coe'
set_property -dict [list CONFIG.Coe_File {D:/Verilog_file/lianxi_file/UART_RAM_TFT/TEST_PICTURE.coe}] [get_ips RAM]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Verilog_file/lianxi_file/UART_RAM_TFT/TEST_PICTURE.coe' provided. It will be converted relative to IP Instance files '../../../../TEST_PICTURE.coe'
generate_target all [get_files  D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM'...
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2118.824 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci]
launch_runs -jobs 8 RAM_synth_1
[Thu Mar  9 16:50:20 2023] Launched RAM_synth_1...
Run output will be captured here: D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.runs/RAM_synth_1/runme.log
export_simulation -of_objects [get_files D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci] -directory D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.ip_user_files/sim_scripts -ip_user_files_dir D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.ip_user_files -ipstatic_source_dir D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modelsim_dlx64_10.6c/modelsim_vivado_file} {questa=D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/questa} {riviera=D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/riviera} {activehdl=D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/MMCM/MMCM.xci' is already up-to-date
[Thu Mar  9 16:50:55 2023] Launched RAM_synth_1, synth_1...
Run output will be captured here:
RAM_synth_1: D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.runs/RAM_synth_1/runme.log
synth_1: D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.runs/synth_1/runme.log
[Thu Mar  9 16:50:55 2023] Launched impl_1...
Run output will be captured here: D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08S16
set_property PROGRAM.FILE {D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/UART_RAM_TFT.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Verilog_file/lianxi_file/UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/UART_RAM_TFT.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar  9 16:57:19 2023...
