// Generated by CIRCT unknown git version
module four_bit_adder(	// file.cleaned.mlir:2:3
  input  [3:0] A,	// file.cleaned.mlir:2:32
               B,	// file.cleaned.mlir:2:44
  output [4:0] SUM	// file.cleaned.mlir:2:57
);

  wire _op4_SUM;	// file.cleaned.mlir:33:32
  wire _op4_CARRY_OUT;	// file.cleaned.mlir:33:32
  wire _op3_SUM;	// file.cleaned.mlir:30:32
  wire _op3_CARRY_OUT;	// file.cleaned.mlir:30:32
  wire _op2_SUM;	// file.cleaned.mlir:27:32
  wire _op2_CARRY_OUT;	// file.cleaned.mlir:27:32
  wire _op1_SUM;	// file.cleaned.mlir:24:32
  wire _op1_CARRY_OUT;	// file.cleaned.mlir:24:32
  full_adder op1 (	// file.cleaned.mlir:24:32
    .A         (A[0]),	// file.cleaned.mlir:22:11
    .B         (B[0]),	// file.cleaned.mlir:23:11
    .CARRY_IN  (1'h0),	// file.cleaned.mlir:8:14
    .SUM       (_op1_SUM),
    .CARRY_OUT (_op1_CARRY_OUT)
  );	// file.cleaned.mlir:24:32
  full_adder op2 (	// file.cleaned.mlir:27:32
    .A         (A[1]),	// file.cleaned.mlir:25:11
    .B         (B[1]),	// file.cleaned.mlir:26:11
    .CARRY_IN  (_op1_CARRY_OUT),	// file.cleaned.mlir:24:32
    .SUM       (_op2_SUM),
    .CARRY_OUT (_op2_CARRY_OUT)
  );	// file.cleaned.mlir:27:32
  full_adder op3 (	// file.cleaned.mlir:30:32
    .A         (A[2]),	// file.cleaned.mlir:28:11
    .B         (B[2]),	// file.cleaned.mlir:29:11
    .CARRY_IN  (_op2_CARRY_OUT),	// file.cleaned.mlir:27:32
    .SUM       (_op3_SUM),
    .CARRY_OUT (_op3_CARRY_OUT)
  );	// file.cleaned.mlir:30:32
  full_adder op4 (	// file.cleaned.mlir:33:32
    .A         (A[3]),	// file.cleaned.mlir:31:11
    .B         (B[3]),	// file.cleaned.mlir:32:11
    .CARRY_IN  (_op3_CARRY_OUT),	// file.cleaned.mlir:30:32
    .SUM       (_op4_SUM),
    .CARRY_OUT (_op4_CARRY_OUT)
  );	// file.cleaned.mlir:33:32
  assign SUM =
    {_op4_CARRY_OUT, 4'h0}
    | ({1'h0, _op4_SUM, 3'h0}
       | ({2'h0, _op3_SUM, 2'h0} | ({3'h0, _op2_SUM, 1'h0} | {4'h0, _op1_SUM}) & 5'h1B)
       & 5'h17) & 5'hF;	// file.cleaned.mlir:3:14, :4:14, :5:15, :6:15, :7:15, :8:14, :9:14, :10:10, :11:10, :12:10, :13:10, :14:10, :15:10, :16:10, :17:10, :18:10, :19:10, :20:11, :21:11, :24:32, :27:32, :30:32, :33:32, :34:5
endmodule

module full_adder(	// file.cleaned.mlir:36:3
  input  A,	// file.cleaned.mlir:36:36
         B,	// file.cleaned.mlir:36:48
         CARRY_IN,	// file.cleaned.mlir:36:60
  output SUM,	// file.cleaned.mlir:36:80
         CARRY_OUT	// file.cleaned.mlir:36:94
);

  assign SUM = A ^ B ^ CARRY_IN;	// file.cleaned.mlir:38:10, :45:5
  assign CARRY_OUT = A & ~B & CARRY_IN | ~A & B & CARRY_IN | A & B;	// file.cleaned.mlir:39:10, :40:10, :41:10, :42:10, :43:10, :44:10, :45:5
endmodule

