<stg><name>CNN_Pipeline_loop_for_channel_gap_4</name>


<trans_list>

<trans id="724" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %out_index = alloca i32 1

]]></Node>
<StgValue><ssdm name="out_index"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:1 %store_ln101 = store i6 0, i6 %out_index

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %VITIS_LOOP_95_1.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
VITIS_LOOP_95_1.i:0 %z = load i6 %out_index

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_95_1.i:1 %icmp_ln92 = icmp_eq  i6 %z, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_95_1.i:2 %add_ln92 = add i6 %z, i6 1

]]></Node>
<StgValue><ssdm name="add_ln92"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_95_1.i:3 %br_ln92 = br i1 %icmp_ln92, void %VITIS_LOOP_95_1.i.split, void %loop_for_b_Dense_0.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="6">
<![CDATA[
VITIS_LOOP_95_1.i.split:4 %empty = trunc i6 %z

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
VITIS_LOOP_95_1.i.split:5 %p_shl = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %empty, i4 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_95_1.i.split:6 %p_shl62_cast = zext i9 %p_shl

]]></Node>
<StgValue><ssdm name="p_shl62_cast"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
VITIS_LOOP_95_1.i.split:7 %p_shl10 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %empty, i2 0

]]></Node>
<StgValue><ssdm name="p_shl10"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="7">
<![CDATA[
VITIS_LOOP_95_1.i.split:8 %p_shl63_cast = zext i7 %p_shl10

]]></Node>
<StgValue><ssdm name="p_shl63_cast"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:9 %empty_134 = add i10 %p_shl62_cast, i10 %p_shl63_cast

]]></Node>
<StgValue><ssdm name="empty_134"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:10 %zext_ln98 = zext i10 %empty_134

]]></Node>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_1.i.split:11 %OutPool3_addr = getelementptr i32 %OutPool3, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="OutPool3_addr"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:12 %OutPool3_load = load i10 %OutPool3_addr

]]></Node>
<StgValue><ssdm name="OutPool3_load"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:14 %or_ln97 = or i10 %empty_134, i10 1

]]></Node>
<StgValue><ssdm name="or_ln97"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:15 %zext_ln98_1 = zext i10 %or_ln97

]]></Node>
<StgValue><ssdm name="zext_ln98_1"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_1.i.split:16 %OutPool3_addr_1 = getelementptr i32 %OutPool3, i64 0, i64 %zext_ln98_1

]]></Node>
<StgValue><ssdm name="OutPool3_addr_1"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:17 %OutPool3_load_1 = load i10 %OutPool3_addr_1

]]></Node>
<StgValue><ssdm name="OutPool3_load_1"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:19 %or_ln97_1 = or i10 %empty_134, i10 2

]]></Node>
<StgValue><ssdm name="or_ln97_1"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:20 %zext_ln98_2 = zext i10 %or_ln97_1

]]></Node>
<StgValue><ssdm name="zext_ln98_2"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_1.i.split:21 %OutPool3_addr_2 = getelementptr i32 %OutPool3, i64 0, i64 %zext_ln98_2

]]></Node>
<StgValue><ssdm name="OutPool3_addr_2"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:22 %OutPool3_load_2 = load i10 %OutPool3_addr_2

]]></Node>
<StgValue><ssdm name="OutPool3_load_2"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:24 %or_ln97_2 = or i10 %empty_134, i10 3

]]></Node>
<StgValue><ssdm name="or_ln97_2"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:25 %zext_ln98_3 = zext i10 %or_ln97_2

]]></Node>
<StgValue><ssdm name="zext_ln98_3"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_1.i.split:26 %OutPool3_addr_3 = getelementptr i32 %OutPool3, i64 0, i64 %zext_ln98_3

]]></Node>
<StgValue><ssdm name="OutPool3_addr_3"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:27 %OutPool3_load_3 = load i10 %OutPool3_addr_3

]]></Node>
<StgValue><ssdm name="OutPool3_load_3"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:29 %add_ln97 = add i10 %empty_134, i10 4

]]></Node>
<StgValue><ssdm name="add_ln97"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:30 %zext_ln98_4 = zext i10 %add_ln97

]]></Node>
<StgValue><ssdm name="zext_ln98_4"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_1.i.split:31 %OutPool3_addr_4 = getelementptr i32 %OutPool3, i64 0, i64 %zext_ln98_4

]]></Node>
<StgValue><ssdm name="OutPool3_addr_4"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:32 %OutPool3_load_4 = load i10 %OutPool3_addr_4

]]></Node>
<StgValue><ssdm name="OutPool3_load_4"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:34 %add_ln97_1 = add i10 %empty_134, i10 5

]]></Node>
<StgValue><ssdm name="add_ln97_1"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:35 %zext_ln98_5 = zext i10 %add_ln97_1

]]></Node>
<StgValue><ssdm name="zext_ln98_5"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_1.i.split:36 %OutPool3_addr_5 = getelementptr i32 %OutPool3, i64 0, i64 %zext_ln98_5

]]></Node>
<StgValue><ssdm name="OutPool3_addr_5"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:37 %OutPool3_load_5 = load i10 %OutPool3_addr_5

]]></Node>
<StgValue><ssdm name="OutPool3_load_5"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:39 %add_ln97_2 = add i10 %empty_134, i10 6

]]></Node>
<StgValue><ssdm name="add_ln97_2"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:40 %zext_ln98_6 = zext i10 %add_ln97_2

]]></Node>
<StgValue><ssdm name="zext_ln98_6"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_1.i.split:41 %OutPool3_addr_6 = getelementptr i32 %OutPool3, i64 0, i64 %zext_ln98_6

]]></Node>
<StgValue><ssdm name="OutPool3_addr_6"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:42 %OutPool3_load_6 = load i10 %OutPool3_addr_6

]]></Node>
<StgValue><ssdm name="OutPool3_load_6"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:44 %add_ln97_3 = add i10 %empty_134, i10 7

]]></Node>
<StgValue><ssdm name="add_ln97_3"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:45 %zext_ln98_7 = zext i10 %add_ln97_3

]]></Node>
<StgValue><ssdm name="zext_ln98_7"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_1.i.split:46 %OutPool3_addr_7 = getelementptr i32 %OutPool3, i64 0, i64 %zext_ln98_7

]]></Node>
<StgValue><ssdm name="OutPool3_addr_7"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:47 %OutPool3_load_7 = load i10 %OutPool3_addr_7

]]></Node>
<StgValue><ssdm name="OutPool3_load_7"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:49 %add_ln97_4 = add i10 %empty_134, i10 8

]]></Node>
<StgValue><ssdm name="add_ln97_4"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:50 %zext_ln98_8 = zext i10 %add_ln97_4

]]></Node>
<StgValue><ssdm name="zext_ln98_8"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_1.i.split:51 %OutPool3_addr_8 = getelementptr i32 %OutPool3, i64 0, i64 %zext_ln98_8

]]></Node>
<StgValue><ssdm name="OutPool3_addr_8"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:52 %OutPool3_load_8 = load i10 %OutPool3_addr_8

]]></Node>
<StgValue><ssdm name="OutPool3_load_8"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:54 %add_ln97_5 = add i10 %empty_134, i10 9

]]></Node>
<StgValue><ssdm name="add_ln97_5"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:55 %zext_ln98_9 = zext i10 %add_ln97_5

]]></Node>
<StgValue><ssdm name="zext_ln98_9"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_1.i.split:56 %OutPool3_addr_9 = getelementptr i32 %OutPool3, i64 0, i64 %zext_ln98_9

]]></Node>
<StgValue><ssdm name="OutPool3_addr_9"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:57 %OutPool3_load_9 = load i10 %OutPool3_addr_9

]]></Node>
<StgValue><ssdm name="OutPool3_load_9"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:59 %add_ln97_6 = add i10 %empty_134, i10 10

]]></Node>
<StgValue><ssdm name="add_ln97_6"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:60 %zext_ln98_10 = zext i10 %add_ln97_6

]]></Node>
<StgValue><ssdm name="zext_ln98_10"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_1.i.split:61 %OutPool3_addr_10 = getelementptr i32 %OutPool3, i64 0, i64 %zext_ln98_10

]]></Node>
<StgValue><ssdm name="OutPool3_addr_10"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:62 %OutPool3_load_10 = load i10 %OutPool3_addr_10

]]></Node>
<StgValue><ssdm name="OutPool3_load_10"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:64 %add_ln97_7 = add i10 %empty_134, i10 11

]]></Node>
<StgValue><ssdm name="add_ln97_7"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:65 %zext_ln98_11 = zext i10 %add_ln97_7

]]></Node>
<StgValue><ssdm name="zext_ln98_11"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_1.i.split:66 %OutPool3_addr_11 = getelementptr i32 %OutPool3, i64 0, i64 %zext_ln98_11

]]></Node>
<StgValue><ssdm name="OutPool3_addr_11"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:67 %OutPool3_load_11 = load i10 %OutPool3_addr_11

]]></Node>
<StgValue><ssdm name="OutPool3_load_11"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:69 %add_ln97_8 = add i10 %empty_134, i10 12

]]></Node>
<StgValue><ssdm name="add_ln97_8"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:70 %zext_ln98_12 = zext i10 %add_ln97_8

]]></Node>
<StgValue><ssdm name="zext_ln98_12"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_1.i.split:71 %OutPool3_addr_12 = getelementptr i32 %OutPool3, i64 0, i64 %zext_ln98_12

]]></Node>
<StgValue><ssdm name="OutPool3_addr_12"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:72 %OutPool3_load_12 = load i10 %OutPool3_addr_12

]]></Node>
<StgValue><ssdm name="OutPool3_load_12"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:74 %add_ln97_9 = add i10 %empty_134, i10 13

]]></Node>
<StgValue><ssdm name="add_ln97_9"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:75 %zext_ln98_13 = zext i10 %add_ln97_9

]]></Node>
<StgValue><ssdm name="zext_ln98_13"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_1.i.split:76 %OutPool3_addr_13 = getelementptr i32 %OutPool3, i64 0, i64 %zext_ln98_13

]]></Node>
<StgValue><ssdm name="OutPool3_addr_13"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:77 %OutPool3_load_13 = load i10 %OutPool3_addr_13

]]></Node>
<StgValue><ssdm name="OutPool3_load_13"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:79 %add_ln97_10 = add i10 %empty_134, i10 14

]]></Node>
<StgValue><ssdm name="add_ln97_10"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:80 %zext_ln98_14 = zext i10 %add_ln97_10

]]></Node>
<StgValue><ssdm name="zext_ln98_14"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_1.i.split:81 %OutPool3_addr_14 = getelementptr i32 %OutPool3, i64 0, i64 %zext_ln98_14

]]></Node>
<StgValue><ssdm name="OutPool3_addr_14"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:82 %OutPool3_load_14 = load i10 %OutPool3_addr_14

]]></Node>
<StgValue><ssdm name="OutPool3_load_14"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:84 %add_ln97_11 = add i10 %empty_134, i10 15

]]></Node>
<StgValue><ssdm name="add_ln97_11"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:85 %zext_ln98_15 = zext i10 %add_ln97_11

]]></Node>
<StgValue><ssdm name="zext_ln98_15"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_1.i.split:86 %OutPool3_addr_15 = getelementptr i32 %OutPool3, i64 0, i64 %zext_ln98_15

]]></Node>
<StgValue><ssdm name="OutPool3_addr_15"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:87 %OutPool3_load_15 = load i10 %OutPool3_addr_15

]]></Node>
<StgValue><ssdm name="OutPool3_load_15"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_95_1.i.split:172 %store_ln101 = store i6 %add_ln92, i6 %out_index

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="215" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:12 %OutPool3_load = load i10 %OutPool3_addr

]]></Node>
<StgValue><ssdm name="OutPool3_load"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:17 %OutPool3_load_1 = load i10 %OutPool3_addr_1

]]></Node>
<StgValue><ssdm name="OutPool3_load_1"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:22 %OutPool3_load_2 = load i10 %OutPool3_addr_2

]]></Node>
<StgValue><ssdm name="OutPool3_load_2"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:27 %OutPool3_load_3 = load i10 %OutPool3_addr_3

]]></Node>
<StgValue><ssdm name="OutPool3_load_3"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:32 %OutPool3_load_4 = load i10 %OutPool3_addr_4

]]></Node>
<StgValue><ssdm name="OutPool3_load_4"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:37 %OutPool3_load_5 = load i10 %OutPool3_addr_5

]]></Node>
<StgValue><ssdm name="OutPool3_load_5"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:42 %OutPool3_load_6 = load i10 %OutPool3_addr_6

]]></Node>
<StgValue><ssdm name="OutPool3_load_6"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:47 %OutPool3_load_7 = load i10 %OutPool3_addr_7

]]></Node>
<StgValue><ssdm name="OutPool3_load_7"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:52 %OutPool3_load_8 = load i10 %OutPool3_addr_8

]]></Node>
<StgValue><ssdm name="OutPool3_load_8"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:57 %OutPool3_load_9 = load i10 %OutPool3_addr_9

]]></Node>
<StgValue><ssdm name="OutPool3_load_9"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:62 %OutPool3_load_10 = load i10 %OutPool3_addr_10

]]></Node>
<StgValue><ssdm name="OutPool3_load_10"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:67 %OutPool3_load_11 = load i10 %OutPool3_addr_11

]]></Node>
<StgValue><ssdm name="OutPool3_load_11"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:72 %OutPool3_load_12 = load i10 %OutPool3_addr_12

]]></Node>
<StgValue><ssdm name="OutPool3_load_12"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:77 %OutPool3_load_13 = load i10 %OutPool3_addr_13

]]></Node>
<StgValue><ssdm name="OutPool3_load_13"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:82 %OutPool3_load_14 = load i10 %OutPool3_addr_14

]]></Node>
<StgValue><ssdm name="OutPool3_load_14"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:87 %OutPool3_load_15 = load i10 %OutPool3_addr_15

]]></Node>
<StgValue><ssdm name="OutPool3_load_15"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:89 %add_ln97_12 = add i10 %empty_134, i10 16

]]></Node>
<StgValue><ssdm name="add_ln97_12"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:90 %zext_ln98_16 = zext i10 %add_ln97_12

]]></Node>
<StgValue><ssdm name="zext_ln98_16"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_1.i.split:91 %OutPool3_addr_16 = getelementptr i32 %OutPool3, i64 0, i64 %zext_ln98_16

]]></Node>
<StgValue><ssdm name="OutPool3_addr_16"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:92 %OutPool3_load_16 = load i10 %OutPool3_addr_16

]]></Node>
<StgValue><ssdm name="OutPool3_load_16"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:94 %add_ln97_13 = add i10 %empty_134, i10 17

]]></Node>
<StgValue><ssdm name="add_ln97_13"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:95 %zext_ln98_17 = zext i10 %add_ln97_13

]]></Node>
<StgValue><ssdm name="zext_ln98_17"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_1.i.split:96 %OutPool3_addr_17 = getelementptr i32 %OutPool3, i64 0, i64 %zext_ln98_17

]]></Node>
<StgValue><ssdm name="OutPool3_addr_17"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:97 %OutPool3_load_17 = load i10 %OutPool3_addr_17

]]></Node>
<StgValue><ssdm name="OutPool3_load_17"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:99 %add_ln97_14 = add i10 %empty_134, i10 18

]]></Node>
<StgValue><ssdm name="add_ln97_14"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:100 %zext_ln98_18 = zext i10 %add_ln97_14

]]></Node>
<StgValue><ssdm name="zext_ln98_18"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_1.i.split:101 %OutPool3_addr_18 = getelementptr i32 %OutPool3, i64 0, i64 %zext_ln98_18

]]></Node>
<StgValue><ssdm name="OutPool3_addr_18"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:102 %OutPool3_load_18 = load i10 %OutPool3_addr_18

]]></Node>
<StgValue><ssdm name="OutPool3_load_18"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:104 %add_ln97_15 = add i10 %empty_134, i10 19

]]></Node>
<StgValue><ssdm name="add_ln97_15"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:105 %zext_ln98_19 = zext i10 %add_ln97_15

]]></Node>
<StgValue><ssdm name="zext_ln98_19"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_1.i.split:106 %OutPool3_addr_19 = getelementptr i32 %OutPool3, i64 0, i64 %zext_ln98_19

]]></Node>
<StgValue><ssdm name="OutPool3_addr_19"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:107 %OutPool3_load_19 = load i10 %OutPool3_addr_19

]]></Node>
<StgValue><ssdm name="OutPool3_load_19"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:109 %add_ln97_16 = add i10 %empty_134, i10 20

]]></Node>
<StgValue><ssdm name="add_ln97_16"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:110 %zext_ln98_20 = zext i10 %add_ln97_16

]]></Node>
<StgValue><ssdm name="zext_ln98_20"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_1.i.split:111 %OutPool3_addr_20 = getelementptr i32 %OutPool3, i64 0, i64 %zext_ln98_20

]]></Node>
<StgValue><ssdm name="OutPool3_addr_20"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:112 %OutPool3_load_20 = load i10 %OutPool3_addr_20

]]></Node>
<StgValue><ssdm name="OutPool3_load_20"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:114 %add_ln97_17 = add i10 %empty_134, i10 21

]]></Node>
<StgValue><ssdm name="add_ln97_17"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:115 %zext_ln98_21 = zext i10 %add_ln97_17

]]></Node>
<StgValue><ssdm name="zext_ln98_21"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_1.i.split:116 %OutPool3_addr_21 = getelementptr i32 %OutPool3, i64 0, i64 %zext_ln98_21

]]></Node>
<StgValue><ssdm name="OutPool3_addr_21"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:117 %OutPool3_load_21 = load i10 %OutPool3_addr_21

]]></Node>
<StgValue><ssdm name="OutPool3_load_21"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:119 %add_ln97_18 = add i10 %empty_134, i10 22

]]></Node>
<StgValue><ssdm name="add_ln97_18"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:120 %zext_ln98_22 = zext i10 %add_ln97_18

]]></Node>
<StgValue><ssdm name="zext_ln98_22"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_1.i.split:121 %OutPool3_addr_22 = getelementptr i32 %OutPool3, i64 0, i64 %zext_ln98_22

]]></Node>
<StgValue><ssdm name="OutPool3_addr_22"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:122 %OutPool3_load_22 = load i10 %OutPool3_addr_22

]]></Node>
<StgValue><ssdm name="OutPool3_load_22"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:124 %add_ln97_19 = add i10 %empty_134, i10 23

]]></Node>
<StgValue><ssdm name="add_ln97_19"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:125 %zext_ln98_23 = zext i10 %add_ln97_19

]]></Node>
<StgValue><ssdm name="zext_ln98_23"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_1.i.split:126 %OutPool3_addr_23 = getelementptr i32 %OutPool3, i64 0, i64 %zext_ln98_23

]]></Node>
<StgValue><ssdm name="OutPool3_addr_23"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:127 %OutPool3_load_23 = load i10 %OutPool3_addr_23

]]></Node>
<StgValue><ssdm name="OutPool3_load_23"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:129 %add_ln97_20 = add i10 %empty_134, i10 24

]]></Node>
<StgValue><ssdm name="add_ln97_20"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:130 %zext_ln98_24 = zext i10 %add_ln97_20

]]></Node>
<StgValue><ssdm name="zext_ln98_24"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_1.i.split:131 %OutPool3_addr_24 = getelementptr i32 %OutPool3, i64 0, i64 %zext_ln98_24

]]></Node>
<StgValue><ssdm name="OutPool3_addr_24"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:132 %OutPool3_load_24 = load i10 %OutPool3_addr_24

]]></Node>
<StgValue><ssdm name="OutPool3_load_24"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:134 %add_ln97_21 = add i10 %empty_134, i10 25

]]></Node>
<StgValue><ssdm name="add_ln97_21"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:135 %zext_ln98_25 = zext i10 %add_ln97_21

]]></Node>
<StgValue><ssdm name="zext_ln98_25"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_1.i.split:136 %OutPool3_addr_25 = getelementptr i32 %OutPool3, i64 0, i64 %zext_ln98_25

]]></Node>
<StgValue><ssdm name="OutPool3_addr_25"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:137 %OutPool3_load_25 = load i10 %OutPool3_addr_25

]]></Node>
<StgValue><ssdm name="OutPool3_load_25"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:139 %add_ln97_22 = add i10 %empty_134, i10 26

]]></Node>
<StgValue><ssdm name="add_ln97_22"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:140 %zext_ln98_26 = zext i10 %add_ln97_22

]]></Node>
<StgValue><ssdm name="zext_ln98_26"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_1.i.split:141 %OutPool3_addr_26 = getelementptr i32 %OutPool3, i64 0, i64 %zext_ln98_26

]]></Node>
<StgValue><ssdm name="OutPool3_addr_26"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:142 %OutPool3_load_26 = load i10 %OutPool3_addr_26

]]></Node>
<StgValue><ssdm name="OutPool3_load_26"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:144 %add_ln97_23 = add i10 %empty_134, i10 27

]]></Node>
<StgValue><ssdm name="add_ln97_23"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:145 %zext_ln98_27 = zext i10 %add_ln97_23

]]></Node>
<StgValue><ssdm name="zext_ln98_27"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_1.i.split:146 %OutPool3_addr_27 = getelementptr i32 %OutPool3, i64 0, i64 %zext_ln98_27

]]></Node>
<StgValue><ssdm name="OutPool3_addr_27"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:147 %OutPool3_load_27 = load i10 %OutPool3_addr_27

]]></Node>
<StgValue><ssdm name="OutPool3_load_27"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:149 %add_ln97_24 = add i10 %empty_134, i10 28

]]></Node>
<StgValue><ssdm name="add_ln97_24"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:150 %zext_ln98_28 = zext i10 %add_ln97_24

]]></Node>
<StgValue><ssdm name="zext_ln98_28"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_1.i.split:151 %OutPool3_addr_28 = getelementptr i32 %OutPool3, i64 0, i64 %zext_ln98_28

]]></Node>
<StgValue><ssdm name="OutPool3_addr_28"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:152 %OutPool3_load_28 = load i10 %OutPool3_addr_28

]]></Node>
<StgValue><ssdm name="OutPool3_load_28"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:154 %add_ln97_25 = add i10 %empty_134, i10 29

]]></Node>
<StgValue><ssdm name="add_ln97_25"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:155 %zext_ln98_29 = zext i10 %add_ln97_25

]]></Node>
<StgValue><ssdm name="zext_ln98_29"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_1.i.split:156 %OutPool3_addr_29 = getelementptr i32 %OutPool3, i64 0, i64 %zext_ln98_29

]]></Node>
<StgValue><ssdm name="OutPool3_addr_29"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:157 %OutPool3_load_29 = load i10 %OutPool3_addr_29

]]></Node>
<StgValue><ssdm name="OutPool3_load_29"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:159 %add_ln97_26 = add i10 %empty_134, i10 30

]]></Node>
<StgValue><ssdm name="add_ln97_26"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:160 %zext_ln98_30 = zext i10 %add_ln97_26

]]></Node>
<StgValue><ssdm name="zext_ln98_30"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_1.i.split:161 %OutPool3_addr_30 = getelementptr i32 %OutPool3, i64 0, i64 %zext_ln98_30

]]></Node>
<StgValue><ssdm name="OutPool3_addr_30"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:162 %OutPool3_load_30 = load i10 %OutPool3_addr_30

]]></Node>
<StgValue><ssdm name="OutPool3_load_30"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:164 %add_ln97_27 = add i10 %empty_134, i10 31

]]></Node>
<StgValue><ssdm name="add_ln97_27"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:165 %zext_ln98_31 = zext i10 %add_ln97_27

]]></Node>
<StgValue><ssdm name="zext_ln98_31"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_1.i.split:166 %OutPool3_addr_31 = getelementptr i32 %OutPool3, i64 0, i64 %zext_ln98_31

]]></Node>
<StgValue><ssdm name="OutPool3_addr_31"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:167 %OutPool3_load_31 = load i10 %OutPool3_addr_31

]]></Node>
<StgValue><ssdm name="OutPool3_load_31"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="295" st_id="3" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:13 %pool_value = fadd i32 %OutPool3_load, i32 0

]]></Node>
<StgValue><ssdm name="pool_value"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:92 %OutPool3_load_16 = load i10 %OutPool3_addr_16

]]></Node>
<StgValue><ssdm name="OutPool3_load_16"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:97 %OutPool3_load_17 = load i10 %OutPool3_addr_17

]]></Node>
<StgValue><ssdm name="OutPool3_load_17"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:102 %OutPool3_load_18 = load i10 %OutPool3_addr_18

]]></Node>
<StgValue><ssdm name="OutPool3_load_18"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:107 %OutPool3_load_19 = load i10 %OutPool3_addr_19

]]></Node>
<StgValue><ssdm name="OutPool3_load_19"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:112 %OutPool3_load_20 = load i10 %OutPool3_addr_20

]]></Node>
<StgValue><ssdm name="OutPool3_load_20"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:117 %OutPool3_load_21 = load i10 %OutPool3_addr_21

]]></Node>
<StgValue><ssdm name="OutPool3_load_21"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:122 %OutPool3_load_22 = load i10 %OutPool3_addr_22

]]></Node>
<StgValue><ssdm name="OutPool3_load_22"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:127 %OutPool3_load_23 = load i10 %OutPool3_addr_23

]]></Node>
<StgValue><ssdm name="OutPool3_load_23"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:132 %OutPool3_load_24 = load i10 %OutPool3_addr_24

]]></Node>
<StgValue><ssdm name="OutPool3_load_24"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:137 %OutPool3_load_25 = load i10 %OutPool3_addr_25

]]></Node>
<StgValue><ssdm name="OutPool3_load_25"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:142 %OutPool3_load_26 = load i10 %OutPool3_addr_26

]]></Node>
<StgValue><ssdm name="OutPool3_load_26"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:147 %OutPool3_load_27 = load i10 %OutPool3_addr_27

]]></Node>
<StgValue><ssdm name="OutPool3_load_27"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:152 %OutPool3_load_28 = load i10 %OutPool3_addr_28

]]></Node>
<StgValue><ssdm name="OutPool3_load_28"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:157 %OutPool3_load_29 = load i10 %OutPool3_addr_29

]]></Node>
<StgValue><ssdm name="OutPool3_load_29"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:162 %OutPool3_load_30 = load i10 %OutPool3_addr_30

]]></Node>
<StgValue><ssdm name="OutPool3_load_30"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_95_1.i.split:167 %OutPool3_load_31 = load i10 %OutPool3_addr_31

]]></Node>
<StgValue><ssdm name="OutPool3_load_31"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="312" st_id="4" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:13 %pool_value = fadd i32 %OutPool3_load, i32 0

]]></Node>
<StgValue><ssdm name="pool_value"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="313" st_id="5" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:13 %pool_value = fadd i32 %OutPool3_load, i32 0

]]></Node>
<StgValue><ssdm name="pool_value"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="314" st_id="6" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:13 %pool_value = fadd i32 %OutPool3_load, i32 0

]]></Node>
<StgValue><ssdm name="pool_value"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="315" st_id="7" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:18 %pool_value_1 = fadd i32 %pool_value, i32 %OutPool3_load_1

]]></Node>
<StgValue><ssdm name="pool_value_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="316" st_id="8" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:18 %pool_value_1 = fadd i32 %pool_value, i32 %OutPool3_load_1

]]></Node>
<StgValue><ssdm name="pool_value_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="317" st_id="9" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:18 %pool_value_1 = fadd i32 %pool_value, i32 %OutPool3_load_1

]]></Node>
<StgValue><ssdm name="pool_value_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="318" st_id="10" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:18 %pool_value_1 = fadd i32 %pool_value, i32 %OutPool3_load_1

]]></Node>
<StgValue><ssdm name="pool_value_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="319" st_id="11" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:23 %pool_value_2 = fadd i32 %pool_value_1, i32 %OutPool3_load_2

]]></Node>
<StgValue><ssdm name="pool_value_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="320" st_id="12" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:23 %pool_value_2 = fadd i32 %pool_value_1, i32 %OutPool3_load_2

]]></Node>
<StgValue><ssdm name="pool_value_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="321" st_id="13" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:23 %pool_value_2 = fadd i32 %pool_value_1, i32 %OutPool3_load_2

]]></Node>
<StgValue><ssdm name="pool_value_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="322" st_id="14" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:23 %pool_value_2 = fadd i32 %pool_value_1, i32 %OutPool3_load_2

]]></Node>
<StgValue><ssdm name="pool_value_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="323" st_id="15" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:28 %pool_value_3 = fadd i32 %pool_value_2, i32 %OutPool3_load_3

]]></Node>
<StgValue><ssdm name="pool_value_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="324" st_id="16" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:28 %pool_value_3 = fadd i32 %pool_value_2, i32 %OutPool3_load_3

]]></Node>
<StgValue><ssdm name="pool_value_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="325" st_id="17" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:28 %pool_value_3 = fadd i32 %pool_value_2, i32 %OutPool3_load_3

]]></Node>
<StgValue><ssdm name="pool_value_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="326" st_id="18" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:28 %pool_value_3 = fadd i32 %pool_value_2, i32 %OutPool3_load_3

]]></Node>
<StgValue><ssdm name="pool_value_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="327" st_id="19" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:33 %pool_value_4 = fadd i32 %pool_value_3, i32 %OutPool3_load_4

]]></Node>
<StgValue><ssdm name="pool_value_4"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="328" st_id="20" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:33 %pool_value_4 = fadd i32 %pool_value_3, i32 %OutPool3_load_4

]]></Node>
<StgValue><ssdm name="pool_value_4"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="329" st_id="21" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:33 %pool_value_4 = fadd i32 %pool_value_3, i32 %OutPool3_load_4

]]></Node>
<StgValue><ssdm name="pool_value_4"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="330" st_id="22" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:33 %pool_value_4 = fadd i32 %pool_value_3, i32 %OutPool3_load_4

]]></Node>
<StgValue><ssdm name="pool_value_4"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="331" st_id="23" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:38 %pool_value_5 = fadd i32 %pool_value_4, i32 %OutPool3_load_5

]]></Node>
<StgValue><ssdm name="pool_value_5"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="332" st_id="24" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:38 %pool_value_5 = fadd i32 %pool_value_4, i32 %OutPool3_load_5

]]></Node>
<StgValue><ssdm name="pool_value_5"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="333" st_id="25" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:38 %pool_value_5 = fadd i32 %pool_value_4, i32 %OutPool3_load_5

]]></Node>
<StgValue><ssdm name="pool_value_5"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="334" st_id="26" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:38 %pool_value_5 = fadd i32 %pool_value_4, i32 %OutPool3_load_5

]]></Node>
<StgValue><ssdm name="pool_value_5"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="335" st_id="27" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:43 %pool_value_6 = fadd i32 %pool_value_5, i32 %OutPool3_load_6

]]></Node>
<StgValue><ssdm name="pool_value_6"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="336" st_id="28" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:43 %pool_value_6 = fadd i32 %pool_value_5, i32 %OutPool3_load_6

]]></Node>
<StgValue><ssdm name="pool_value_6"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="337" st_id="29" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:43 %pool_value_6 = fadd i32 %pool_value_5, i32 %OutPool3_load_6

]]></Node>
<StgValue><ssdm name="pool_value_6"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="338" st_id="30" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:43 %pool_value_6 = fadd i32 %pool_value_5, i32 %OutPool3_load_6

]]></Node>
<StgValue><ssdm name="pool_value_6"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="339" st_id="31" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:48 %pool_value_7 = fadd i32 %pool_value_6, i32 %OutPool3_load_7

]]></Node>
<StgValue><ssdm name="pool_value_7"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="340" st_id="32" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:48 %pool_value_7 = fadd i32 %pool_value_6, i32 %OutPool3_load_7

]]></Node>
<StgValue><ssdm name="pool_value_7"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="341" st_id="33" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:48 %pool_value_7 = fadd i32 %pool_value_6, i32 %OutPool3_load_7

]]></Node>
<StgValue><ssdm name="pool_value_7"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="342" st_id="34" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:48 %pool_value_7 = fadd i32 %pool_value_6, i32 %OutPool3_load_7

]]></Node>
<StgValue><ssdm name="pool_value_7"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="343" st_id="35" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:53 %pool_value_8 = fadd i32 %pool_value_7, i32 %OutPool3_load_8

]]></Node>
<StgValue><ssdm name="pool_value_8"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="344" st_id="36" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:53 %pool_value_8 = fadd i32 %pool_value_7, i32 %OutPool3_load_8

]]></Node>
<StgValue><ssdm name="pool_value_8"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="345" st_id="37" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:53 %pool_value_8 = fadd i32 %pool_value_7, i32 %OutPool3_load_8

]]></Node>
<StgValue><ssdm name="pool_value_8"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="346" st_id="38" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:53 %pool_value_8 = fadd i32 %pool_value_7, i32 %OutPool3_load_8

]]></Node>
<StgValue><ssdm name="pool_value_8"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="347" st_id="39" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:58 %pool_value_9 = fadd i32 %pool_value_8, i32 %OutPool3_load_9

]]></Node>
<StgValue><ssdm name="pool_value_9"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="348" st_id="40" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:58 %pool_value_9 = fadd i32 %pool_value_8, i32 %OutPool3_load_9

]]></Node>
<StgValue><ssdm name="pool_value_9"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="349" st_id="41" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:58 %pool_value_9 = fadd i32 %pool_value_8, i32 %OutPool3_load_9

]]></Node>
<StgValue><ssdm name="pool_value_9"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="350" st_id="42" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:58 %pool_value_9 = fadd i32 %pool_value_8, i32 %OutPool3_load_9

]]></Node>
<StgValue><ssdm name="pool_value_9"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="351" st_id="43" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:63 %pool_value_10 = fadd i32 %pool_value_9, i32 %OutPool3_load_10

]]></Node>
<StgValue><ssdm name="pool_value_10"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="352" st_id="44" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:63 %pool_value_10 = fadd i32 %pool_value_9, i32 %OutPool3_load_10

]]></Node>
<StgValue><ssdm name="pool_value_10"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="353" st_id="45" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:63 %pool_value_10 = fadd i32 %pool_value_9, i32 %OutPool3_load_10

]]></Node>
<StgValue><ssdm name="pool_value_10"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="354" st_id="46" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:63 %pool_value_10 = fadd i32 %pool_value_9, i32 %OutPool3_load_10

]]></Node>
<StgValue><ssdm name="pool_value_10"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="355" st_id="47" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:68 %pool_value_11 = fadd i32 %pool_value_10, i32 %OutPool3_load_11

]]></Node>
<StgValue><ssdm name="pool_value_11"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="356" st_id="48" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:68 %pool_value_11 = fadd i32 %pool_value_10, i32 %OutPool3_load_11

]]></Node>
<StgValue><ssdm name="pool_value_11"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="357" st_id="49" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:68 %pool_value_11 = fadd i32 %pool_value_10, i32 %OutPool3_load_11

]]></Node>
<StgValue><ssdm name="pool_value_11"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="358" st_id="50" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:68 %pool_value_11 = fadd i32 %pool_value_10, i32 %OutPool3_load_11

]]></Node>
<StgValue><ssdm name="pool_value_11"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="359" st_id="51" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:73 %pool_value_12 = fadd i32 %pool_value_11, i32 %OutPool3_load_12

]]></Node>
<StgValue><ssdm name="pool_value_12"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="360" st_id="52" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:73 %pool_value_12 = fadd i32 %pool_value_11, i32 %OutPool3_load_12

]]></Node>
<StgValue><ssdm name="pool_value_12"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="361" st_id="53" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:73 %pool_value_12 = fadd i32 %pool_value_11, i32 %OutPool3_load_12

]]></Node>
<StgValue><ssdm name="pool_value_12"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="362" st_id="54" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:73 %pool_value_12 = fadd i32 %pool_value_11, i32 %OutPool3_load_12

]]></Node>
<StgValue><ssdm name="pool_value_12"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="363" st_id="55" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:78 %pool_value_13 = fadd i32 %pool_value_12, i32 %OutPool3_load_13

]]></Node>
<StgValue><ssdm name="pool_value_13"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="364" st_id="56" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:78 %pool_value_13 = fadd i32 %pool_value_12, i32 %OutPool3_load_13

]]></Node>
<StgValue><ssdm name="pool_value_13"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="365" st_id="57" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:78 %pool_value_13 = fadd i32 %pool_value_12, i32 %OutPool3_load_13

]]></Node>
<StgValue><ssdm name="pool_value_13"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="366" st_id="58" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:78 %pool_value_13 = fadd i32 %pool_value_12, i32 %OutPool3_load_13

]]></Node>
<StgValue><ssdm name="pool_value_13"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="367" st_id="59" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:83 %pool_value_14 = fadd i32 %pool_value_13, i32 %OutPool3_load_14

]]></Node>
<StgValue><ssdm name="pool_value_14"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="368" st_id="60" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:83 %pool_value_14 = fadd i32 %pool_value_13, i32 %OutPool3_load_14

]]></Node>
<StgValue><ssdm name="pool_value_14"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="369" st_id="61" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:83 %pool_value_14 = fadd i32 %pool_value_13, i32 %OutPool3_load_14

]]></Node>
<StgValue><ssdm name="pool_value_14"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="370" st_id="62" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:83 %pool_value_14 = fadd i32 %pool_value_13, i32 %OutPool3_load_14

]]></Node>
<StgValue><ssdm name="pool_value_14"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="371" st_id="63" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:88 %pool_value_15 = fadd i32 %pool_value_14, i32 %OutPool3_load_15

]]></Node>
<StgValue><ssdm name="pool_value_15"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="372" st_id="64" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:88 %pool_value_15 = fadd i32 %pool_value_14, i32 %OutPool3_load_15

]]></Node>
<StgValue><ssdm name="pool_value_15"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="373" st_id="65" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:88 %pool_value_15 = fadd i32 %pool_value_14, i32 %OutPool3_load_15

]]></Node>
<StgValue><ssdm name="pool_value_15"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="374" st_id="66" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:88 %pool_value_15 = fadd i32 %pool_value_14, i32 %OutPool3_load_15

]]></Node>
<StgValue><ssdm name="pool_value_15"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">
</state>

<state id="68" st_id="69">

<operation id="375" st_id="68" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:93 %pool_value_16 = fadd i32 %pool_value_15, i32 %OutPool3_load_16

]]></Node>
<StgValue><ssdm name="pool_value_16"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="376" st_id="69" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:93 %pool_value_16 = fadd i32 %pool_value_15, i32 %OutPool3_load_16

]]></Node>
<StgValue><ssdm name="pool_value_16"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="377" st_id="70" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:93 %pool_value_16 = fadd i32 %pool_value_15, i32 %OutPool3_load_16

]]></Node>
<StgValue><ssdm name="pool_value_16"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="378" st_id="71" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:93 %pool_value_16 = fadd i32 %pool_value_15, i32 %OutPool3_load_16

]]></Node>
<StgValue><ssdm name="pool_value_16"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="379" st_id="72" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:98 %pool_value_17 = fadd i32 %pool_value_16, i32 %OutPool3_load_17

]]></Node>
<StgValue><ssdm name="pool_value_17"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="380" st_id="73" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:98 %pool_value_17 = fadd i32 %pool_value_16, i32 %OutPool3_load_17

]]></Node>
<StgValue><ssdm name="pool_value_17"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="381" st_id="74" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:98 %pool_value_17 = fadd i32 %pool_value_16, i32 %OutPool3_load_17

]]></Node>
<StgValue><ssdm name="pool_value_17"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="382" st_id="75" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:98 %pool_value_17 = fadd i32 %pool_value_16, i32 %OutPool3_load_17

]]></Node>
<StgValue><ssdm name="pool_value_17"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="383" st_id="76" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:103 %pool_value_18 = fadd i32 %pool_value_17, i32 %OutPool3_load_18

]]></Node>
<StgValue><ssdm name="pool_value_18"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="384" st_id="77" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:103 %pool_value_18 = fadd i32 %pool_value_17, i32 %OutPool3_load_18

]]></Node>
<StgValue><ssdm name="pool_value_18"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="385" st_id="78" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:103 %pool_value_18 = fadd i32 %pool_value_17, i32 %OutPool3_load_18

]]></Node>
<StgValue><ssdm name="pool_value_18"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="386" st_id="79" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:103 %pool_value_18 = fadd i32 %pool_value_17, i32 %OutPool3_load_18

]]></Node>
<StgValue><ssdm name="pool_value_18"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="387" st_id="80" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:108 %pool_value_19 = fadd i32 %pool_value_18, i32 %OutPool3_load_19

]]></Node>
<StgValue><ssdm name="pool_value_19"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="388" st_id="81" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:108 %pool_value_19 = fadd i32 %pool_value_18, i32 %OutPool3_load_19

]]></Node>
<StgValue><ssdm name="pool_value_19"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="389" st_id="82" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:108 %pool_value_19 = fadd i32 %pool_value_18, i32 %OutPool3_load_19

]]></Node>
<StgValue><ssdm name="pool_value_19"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="390" st_id="83" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:108 %pool_value_19 = fadd i32 %pool_value_18, i32 %OutPool3_load_19

]]></Node>
<StgValue><ssdm name="pool_value_19"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="391" st_id="84" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:113 %pool_value_20 = fadd i32 %pool_value_19, i32 %OutPool3_load_20

]]></Node>
<StgValue><ssdm name="pool_value_20"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="392" st_id="85" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:113 %pool_value_20 = fadd i32 %pool_value_19, i32 %OutPool3_load_20

]]></Node>
<StgValue><ssdm name="pool_value_20"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="393" st_id="86" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:113 %pool_value_20 = fadd i32 %pool_value_19, i32 %OutPool3_load_20

]]></Node>
<StgValue><ssdm name="pool_value_20"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="394" st_id="87" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:113 %pool_value_20 = fadd i32 %pool_value_19, i32 %OutPool3_load_20

]]></Node>
<StgValue><ssdm name="pool_value_20"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="395" st_id="88" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:118 %pool_value_21 = fadd i32 %pool_value_20, i32 %OutPool3_load_21

]]></Node>
<StgValue><ssdm name="pool_value_21"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="396" st_id="89" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:118 %pool_value_21 = fadd i32 %pool_value_20, i32 %OutPool3_load_21

]]></Node>
<StgValue><ssdm name="pool_value_21"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="397" st_id="90" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:118 %pool_value_21 = fadd i32 %pool_value_20, i32 %OutPool3_load_21

]]></Node>
<StgValue><ssdm name="pool_value_21"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="398" st_id="91" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:118 %pool_value_21 = fadd i32 %pool_value_20, i32 %OutPool3_load_21

]]></Node>
<StgValue><ssdm name="pool_value_21"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="399" st_id="92" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:123 %pool_value_22 = fadd i32 %pool_value_21, i32 %OutPool3_load_22

]]></Node>
<StgValue><ssdm name="pool_value_22"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="400" st_id="93" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:123 %pool_value_22 = fadd i32 %pool_value_21, i32 %OutPool3_load_22

]]></Node>
<StgValue><ssdm name="pool_value_22"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="401" st_id="94" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:123 %pool_value_22 = fadd i32 %pool_value_21, i32 %OutPool3_load_22

]]></Node>
<StgValue><ssdm name="pool_value_22"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="402" st_id="95" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:123 %pool_value_22 = fadd i32 %pool_value_21, i32 %OutPool3_load_22

]]></Node>
<StgValue><ssdm name="pool_value_22"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="403" st_id="96" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:128 %pool_value_23 = fadd i32 %pool_value_22, i32 %OutPool3_load_23

]]></Node>
<StgValue><ssdm name="pool_value_23"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="404" st_id="97" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:128 %pool_value_23 = fadd i32 %pool_value_22, i32 %OutPool3_load_23

]]></Node>
<StgValue><ssdm name="pool_value_23"/></StgValue>
</operation>
</state>

<state id="98" st_id="99">

<operation id="405" st_id="98" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:128 %pool_value_23 = fadd i32 %pool_value_22, i32 %OutPool3_load_23

]]></Node>
<StgValue><ssdm name="pool_value_23"/></StgValue>
</operation>
</state>

<state id="99" st_id="100">

<operation id="406" st_id="99" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:128 %pool_value_23 = fadd i32 %pool_value_22, i32 %OutPool3_load_23

]]></Node>
<StgValue><ssdm name="pool_value_23"/></StgValue>
</operation>
</state>

<state id="100" st_id="101">

<operation id="407" st_id="100" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:133 %pool_value_24 = fadd i32 %pool_value_23, i32 %OutPool3_load_24

]]></Node>
<StgValue><ssdm name="pool_value_24"/></StgValue>
</operation>
</state>

<state id="101" st_id="102">

<operation id="408" st_id="101" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:133 %pool_value_24 = fadd i32 %pool_value_23, i32 %OutPool3_load_24

]]></Node>
<StgValue><ssdm name="pool_value_24"/></StgValue>
</operation>
</state>

<state id="102" st_id="103">

<operation id="409" st_id="102" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:133 %pool_value_24 = fadd i32 %pool_value_23, i32 %OutPool3_load_24

]]></Node>
<StgValue><ssdm name="pool_value_24"/></StgValue>
</operation>
</state>

<state id="103" st_id="104">

<operation id="410" st_id="103" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:133 %pool_value_24 = fadd i32 %pool_value_23, i32 %OutPool3_load_24

]]></Node>
<StgValue><ssdm name="pool_value_24"/></StgValue>
</operation>
</state>

<state id="104" st_id="105">

<operation id="411" st_id="104" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:138 %pool_value_25 = fadd i32 %pool_value_24, i32 %OutPool3_load_25

]]></Node>
<StgValue><ssdm name="pool_value_25"/></StgValue>
</operation>
</state>

<state id="105" st_id="106">

<operation id="412" st_id="105" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:138 %pool_value_25 = fadd i32 %pool_value_24, i32 %OutPool3_load_25

]]></Node>
<StgValue><ssdm name="pool_value_25"/></StgValue>
</operation>
</state>

<state id="106" st_id="107">

<operation id="413" st_id="106" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:138 %pool_value_25 = fadd i32 %pool_value_24, i32 %OutPool3_load_25

]]></Node>
<StgValue><ssdm name="pool_value_25"/></StgValue>
</operation>
</state>

<state id="107" st_id="108">

<operation id="414" st_id="107" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:138 %pool_value_25 = fadd i32 %pool_value_24, i32 %OutPool3_load_25

]]></Node>
<StgValue><ssdm name="pool_value_25"/></StgValue>
</operation>
</state>

<state id="108" st_id="109">

<operation id="415" st_id="108" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:143 %pool_value_26 = fadd i32 %pool_value_25, i32 %OutPool3_load_26

]]></Node>
<StgValue><ssdm name="pool_value_26"/></StgValue>
</operation>
</state>

<state id="109" st_id="110">

<operation id="416" st_id="109" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:143 %pool_value_26 = fadd i32 %pool_value_25, i32 %OutPool3_load_26

]]></Node>
<StgValue><ssdm name="pool_value_26"/></StgValue>
</operation>
</state>

<state id="110" st_id="111">

<operation id="417" st_id="110" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:143 %pool_value_26 = fadd i32 %pool_value_25, i32 %OutPool3_load_26

]]></Node>
<StgValue><ssdm name="pool_value_26"/></StgValue>
</operation>
</state>

<state id="111" st_id="112">

<operation id="418" st_id="111" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:143 %pool_value_26 = fadd i32 %pool_value_25, i32 %OutPool3_load_26

]]></Node>
<StgValue><ssdm name="pool_value_26"/></StgValue>
</operation>
</state>

<state id="112" st_id="113">

<operation id="419" st_id="112" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:148 %pool_value_27 = fadd i32 %pool_value_26, i32 %OutPool3_load_27

]]></Node>
<StgValue><ssdm name="pool_value_27"/></StgValue>
</operation>
</state>

<state id="113" st_id="114">

<operation id="420" st_id="113" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:148 %pool_value_27 = fadd i32 %pool_value_26, i32 %OutPool3_load_27

]]></Node>
<StgValue><ssdm name="pool_value_27"/></StgValue>
</operation>
</state>

<state id="114" st_id="115">

<operation id="421" st_id="114" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:148 %pool_value_27 = fadd i32 %pool_value_26, i32 %OutPool3_load_27

]]></Node>
<StgValue><ssdm name="pool_value_27"/></StgValue>
</operation>
</state>

<state id="115" st_id="116">

<operation id="422" st_id="115" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:148 %pool_value_27 = fadd i32 %pool_value_26, i32 %OutPool3_load_27

]]></Node>
<StgValue><ssdm name="pool_value_27"/></StgValue>
</operation>
</state>

<state id="116" st_id="117">

<operation id="423" st_id="116" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:153 %pool_value_28 = fadd i32 %pool_value_27, i32 %OutPool3_load_28

]]></Node>
<StgValue><ssdm name="pool_value_28"/></StgValue>
</operation>
</state>

<state id="117" st_id="118">

<operation id="424" st_id="117" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:153 %pool_value_28 = fadd i32 %pool_value_27, i32 %OutPool3_load_28

]]></Node>
<StgValue><ssdm name="pool_value_28"/></StgValue>
</operation>
</state>

<state id="118" st_id="119">

<operation id="425" st_id="118" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:153 %pool_value_28 = fadd i32 %pool_value_27, i32 %OutPool3_load_28

]]></Node>
<StgValue><ssdm name="pool_value_28"/></StgValue>
</operation>
</state>

<state id="119" st_id="120">

<operation id="426" st_id="119" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:153 %pool_value_28 = fadd i32 %pool_value_27, i32 %OutPool3_load_28

]]></Node>
<StgValue><ssdm name="pool_value_28"/></StgValue>
</operation>
</state>

<state id="120" st_id="121">

<operation id="427" st_id="120" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:158 %pool_value_29 = fadd i32 %pool_value_28, i32 %OutPool3_load_29

]]></Node>
<StgValue><ssdm name="pool_value_29"/></StgValue>
</operation>
</state>

<state id="121" st_id="122">

<operation id="428" st_id="121" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:158 %pool_value_29 = fadd i32 %pool_value_28, i32 %OutPool3_load_29

]]></Node>
<StgValue><ssdm name="pool_value_29"/></StgValue>
</operation>
</state>

<state id="122" st_id="123">

<operation id="429" st_id="122" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:158 %pool_value_29 = fadd i32 %pool_value_28, i32 %OutPool3_load_29

]]></Node>
<StgValue><ssdm name="pool_value_29"/></StgValue>
</operation>
</state>

<state id="123" st_id="124">

<operation id="430" st_id="123" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:158 %pool_value_29 = fadd i32 %pool_value_28, i32 %OutPool3_load_29

]]></Node>
<StgValue><ssdm name="pool_value_29"/></StgValue>
</operation>
</state>

<state id="124" st_id="125">

<operation id="431" st_id="124" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:163 %pool_value_30 = fadd i32 %pool_value_29, i32 %OutPool3_load_30

]]></Node>
<StgValue><ssdm name="pool_value_30"/></StgValue>
</operation>
</state>

<state id="125" st_id="126">

<operation id="432" st_id="125" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:163 %pool_value_30 = fadd i32 %pool_value_29, i32 %OutPool3_load_30

]]></Node>
<StgValue><ssdm name="pool_value_30"/></StgValue>
</operation>
</state>

<state id="126" st_id="127">

<operation id="433" st_id="126" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:163 %pool_value_30 = fadd i32 %pool_value_29, i32 %OutPool3_load_30

]]></Node>
<StgValue><ssdm name="pool_value_30"/></StgValue>
</operation>
</state>

<state id="127" st_id="128">

<operation id="434" st_id="127" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:163 %pool_value_30 = fadd i32 %pool_value_29, i32 %OutPool3_load_30

]]></Node>
<StgValue><ssdm name="pool_value_30"/></StgValue>
</operation>
</state>

<state id="128" st_id="129">

<operation id="435" st_id="128" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:168 %pool_value_31 = fadd i32 %pool_value_30, i32 %OutPool3_load_31

]]></Node>
<StgValue><ssdm name="pool_value_31"/></StgValue>
</operation>
</state>

<state id="129" st_id="130">

<operation id="436" st_id="129" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:168 %pool_value_31 = fadd i32 %pool_value_30, i32 %OutPool3_load_31

]]></Node>
<StgValue><ssdm name="pool_value_31"/></StgValue>
</operation>
</state>

<state id="130" st_id="131">

<operation id="437" st_id="130" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:168 %pool_value_31 = fadd i32 %pool_value_30, i32 %OutPool3_load_31

]]></Node>
<StgValue><ssdm name="pool_value_31"/></StgValue>
</operation>
</state>

<state id="131" st_id="132">

<operation id="438" st_id="131" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:168 %pool_value_31 = fadd i32 %pool_value_30, i32 %OutPool3_load_31

]]></Node>
<StgValue><ssdm name="pool_value_31"/></StgValue>
</operation>
</state>

<state id="132" st_id="133">

<operation id="439" st_id="132" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:169 %Average = fmul i32 %pool_value_31, i32 0.03125

]]></Node>
<StgValue><ssdm name="Average"/></StgValue>
</operation>
</state>

<state id="133" st_id="134">

<operation id="440" st_id="133" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:169 %Average = fmul i32 %pool_value_31, i32 0.03125

]]></Node>
<StgValue><ssdm name="Average"/></StgValue>
</operation>

<operation id="449" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0">
<![CDATA[
loop_for_b_Dense_0.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="134" st_id="135">

<operation id="441" st_id="134" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_1.i.split:169 %Average = fmul i32 %pool_value_31, i32 0.03125

]]></Node>
<StgValue><ssdm name="Average"/></StgValue>
</operation>
</state>

<state id="135" st_id="136">

<operation id="442" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_95_1.i.split:0 %zext_ln92 = zext i6 %z

]]></Node>
<StgValue><ssdm name="zext_ln92"/></StgValue>
</operation>

<operation id="443" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_95_1.i.split:1 %specpipeline_ln92 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specpipeline_ln92"/></StgValue>
</operation>

<operation id="444" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_95_1.i.split:2 %speclooptripcount_ln92 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln92"/></StgValue>
</operation>

<operation id="445" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_95_1.i.split:3 %specloopname_ln92 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln92"/></StgValue>
</operation>

<operation id="446" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_1.i.split:170 %OutGAP4_addr = getelementptr i32 %OutGAP4, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="OutGAP4_addr"/></StgValue>
</operation>

<operation id="447" st_id="135" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_95_1.i.split:171 %store_ln102 = store i32 %Average, i5 %OutGAP4_addr

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="448" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_95_1.i.split:173 %br_ln92 = br void %VITIS_LOOP_95_1.i

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
