// Seed: 2949823227
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 (
    input tri  id_0,
    input wor  id_1,
    input tri1 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  wire id_5;
  wire id_6;
endmodule
module module_2 (
    input supply1 id_0
    , id_2
);
  generate
    assign id_2 = 1;
  endgenerate
endmodule
module module_3 (
    output tri1 id_0,
    input tri id_1,
    output tri0 id_2,
    input tri1 id_3,
    input wire id_4,
    input wor id_5,
    input wor id_6,
    input supply0 id_7,
    input wor id_8,
    input tri id_9,
    input tri id_10,
    input uwire id_11,
    input tri1 id_12,
    output wor id_13,
    input tri id_14,
    input tri1 id_15,
    input uwire id_16,
    input wor id_17,
    input wand id_18,
    output wor id_19,
    input tri1 id_20
);
  assign id_2 = 1;
  module_2 modCall_1 (id_20);
  assign modCall_1.id_0 = 0;
endmodule
