Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Nov  8 23:56:11 2021
| Host         : Aaron-Linux running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file vga_controller_timing_summary_routed.rpt -pb vga_controller_timing_summary_routed.pb -rpx vga_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_controller
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (14)
7. checking multiple_clock (80)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (80)
-------------------------------
 There are 80 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.956        0.000                      0                  175        0.114        0.000                      0                  175        2.000        0.000                       0                    86  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
i_clk                   {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.956        0.000                      0                  175        0.228        0.000                      0                  175        2.867        0.000                       0                    82  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.957        0.000                      0                  175        0.228        0.000                      0                  175        2.867        0.000                       0                    82  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.956        0.000                      0                  175        0.114        0.000                      0                  175  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.956        0.000                      0                  175        0.114        0.000                      0                  175  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.956ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.961ns (48.040%)  route 2.121ns (51.960%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 5.275 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858    -0.834    pixel_clk
    SLICE_X108Y86        FDRE                                         r  v_sync_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v_sync_counter_reg[4]/Q
                         net (fo=5, routed)           0.827     0.511    v_sync_counter_reg[4]
    SLICE_X106Y86        LUT2 (Prop_lut2_I0_O)        0.124     0.635 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     0.635    vga_red_reg[3]_i_43_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.185 r  vga_red_reg_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.185    vga_red_reg_reg[3]_i_26_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  vga_red_reg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.299    vga_red_reg_reg[3]_i_16_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.413    vga_red_reg_reg[3]_i_7_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.641 f  vga_red_reg_reg[3]_i_4/CO[2]
                         net (fo=1, routed)           0.729     2.370    vga_red2
    SLICE_X113Y89        LUT2 (Prop_lut2_I1_O)        0.313     2.683 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.565     3.248    vga_red_reg[3]_i_1_n_0
    SLICE_X112Y93        FDRE                                         r  vga_blue_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.686     5.275    pixel_clk
    SLICE_X112Y93        FDRE                                         r  vga_blue_reg_reg[2]/C
                         clock pessimism              0.567     5.842    
                         clock uncertainty           -0.114     5.728    
    SLICE_X112Y93        FDRE (Setup_fdre_C_R)       -0.524     5.204    vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.204    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             1.956ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[2]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.961ns (48.040%)  route 2.121ns (51.960%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 5.275 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858    -0.834    pixel_clk
    SLICE_X108Y86        FDRE                                         r  v_sync_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v_sync_counter_reg[4]/Q
                         net (fo=5, routed)           0.827     0.511    v_sync_counter_reg[4]
    SLICE_X106Y86        LUT2 (Prop_lut2_I0_O)        0.124     0.635 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     0.635    vga_red_reg[3]_i_43_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.185 r  vga_red_reg_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.185    vga_red_reg_reg[3]_i_26_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  vga_red_reg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.299    vga_red_reg_reg[3]_i_16_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.413    vga_red_reg_reg[3]_i_7_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.641 f  vga_red_reg_reg[3]_i_4/CO[2]
                         net (fo=1, routed)           0.729     2.370    vga_red2
    SLICE_X113Y89        LUT2 (Prop_lut2_I1_O)        0.313     2.683 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.565     3.248    vga_red_reg[3]_i_1_n_0
    SLICE_X112Y93        FDRE                                         r  vga_blue_reg_reg[2]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.686     5.275    pixel_clk
    SLICE_X112Y93        FDRE                                         r  vga_blue_reg_reg[2]_lopt_replica/C
                         clock pessimism              0.567     5.842    
                         clock uncertainty           -0.114     5.728    
    SLICE_X112Y93        FDRE (Setup_fdre_C_R)       -0.524     5.204    vga_blue_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.204    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             2.051ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.961ns (48.040%)  route 2.121ns (51.960%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 5.275 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858    -0.834    pixel_clk
    SLICE_X108Y86        FDRE                                         r  v_sync_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v_sync_counter_reg[4]/Q
                         net (fo=5, routed)           0.827     0.511    v_sync_counter_reg[4]
    SLICE_X106Y86        LUT2 (Prop_lut2_I0_O)        0.124     0.635 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     0.635    vga_red_reg[3]_i_43_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.185 r  vga_red_reg_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.185    vga_red_reg_reg[3]_i_26_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  vga_red_reg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.299    vga_red_reg_reg[3]_i_16_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.413    vga_red_reg_reg[3]_i_7_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.641 f  vga_red_reg_reg[3]_i_4/CO[2]
                         net (fo=1, routed)           0.729     2.370    vga_red2
    SLICE_X113Y89        LUT2 (Prop_lut2_I1_O)        0.313     2.683 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.565     3.248    vga_red_reg[3]_i_1_n_0
    SLICE_X113Y93        FDRE                                         r  vga_blue_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.686     5.275    pixel_clk
    SLICE_X113Y93        FDRE                                         r  vga_blue_reg_reg[3]/C
                         clock pessimism              0.567     5.842    
                         clock uncertainty           -0.114     5.728    
    SLICE_X113Y93        FDRE (Setup_fdre_C_R)       -0.429     5.299    vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.299    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                  2.051    

Slack (MET) :             2.051ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.961ns (48.040%)  route 2.121ns (51.960%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 5.275 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858    -0.834    pixel_clk
    SLICE_X108Y86        FDRE                                         r  v_sync_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v_sync_counter_reg[4]/Q
                         net (fo=5, routed)           0.827     0.511    v_sync_counter_reg[4]
    SLICE_X106Y86        LUT2 (Prop_lut2_I0_O)        0.124     0.635 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     0.635    vga_red_reg[3]_i_43_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.185 r  vga_red_reg_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.185    vga_red_reg_reg[3]_i_26_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  vga_red_reg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.299    vga_red_reg_reg[3]_i_16_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.413    vga_red_reg_reg[3]_i_7_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.641 f  vga_red_reg_reg[3]_i_4/CO[2]
                         net (fo=1, routed)           0.729     2.370    vga_red2
    SLICE_X113Y89        LUT2 (Prop_lut2_I1_O)        0.313     2.683 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.565     3.248    vga_red_reg[3]_i_1_n_0
    SLICE_X113Y93        FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.686     5.275    pixel_clk
    SLICE_X113Y93        FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.567     5.842    
                         clock uncertainty           -0.114     5.728    
    SLICE_X113Y93        FDRE (Setup_fdre_C_R)       -0.429     5.299    vga_blue_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.299    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                  2.051    

Slack (MET) :             2.051ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.961ns (48.040%)  route 2.121ns (51.960%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 5.275 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858    -0.834    pixel_clk
    SLICE_X108Y86        FDRE                                         r  v_sync_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v_sync_counter_reg[4]/Q
                         net (fo=5, routed)           0.827     0.511    v_sync_counter_reg[4]
    SLICE_X106Y86        LUT2 (Prop_lut2_I0_O)        0.124     0.635 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     0.635    vga_red_reg[3]_i_43_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.185 r  vga_red_reg_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.185    vga_red_reg_reg[3]_i_26_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  vga_red_reg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.299    vga_red_reg_reg[3]_i_16_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.413    vga_red_reg_reg[3]_i_7_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.641 f  vga_red_reg_reg[3]_i_4/CO[2]
                         net (fo=1, routed)           0.729     2.370    vga_red2
    SLICE_X113Y89        LUT2 (Prop_lut2_I1_O)        0.313     2.683 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.565     3.248    vga_red_reg[3]_i_1_n_0
    SLICE_X113Y93        FDRE                                         r  vga_red_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.686     5.275    pixel_clk
    SLICE_X113Y93        FDRE                                         r  vga_red_reg_reg[3]/C
                         clock pessimism              0.567     5.842    
                         clock uncertainty           -0.114     5.728    
    SLICE_X113Y93        FDRE (Setup_fdre_C_R)       -0.429     5.299    vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.299    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                  2.051    

Slack (MET) :             2.051ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.961ns (48.040%)  route 2.121ns (51.960%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 5.275 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858    -0.834    pixel_clk
    SLICE_X108Y86        FDRE                                         r  v_sync_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v_sync_counter_reg[4]/Q
                         net (fo=5, routed)           0.827     0.511    v_sync_counter_reg[4]
    SLICE_X106Y86        LUT2 (Prop_lut2_I0_O)        0.124     0.635 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     0.635    vga_red_reg[3]_i_43_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.185 r  vga_red_reg_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.185    vga_red_reg_reg[3]_i_26_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  vga_red_reg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.299    vga_red_reg_reg[3]_i_16_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.413    vga_red_reg_reg[3]_i_7_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.641 f  vga_red_reg_reg[3]_i_4/CO[2]
                         net (fo=1, routed)           0.729     2.370    vga_red2
    SLICE_X113Y89        LUT2 (Prop_lut2_I1_O)        0.313     2.683 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.565     3.248    vga_red_reg[3]_i_1_n_0
    SLICE_X113Y93        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.686     5.275    pixel_clk
    SLICE_X113Y93        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.567     5.842    
                         clock uncertainty           -0.114     5.728    
    SLICE_X113Y93        FDRE (Setup_fdre_C_R)       -0.429     5.299    vga_red_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.299    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                  2.051    

Slack (MET) :             2.196ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.890ns (22.959%)  route 2.987ns (77.041%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858    -0.834    pixel_clk
    SLICE_X108Y85        FDRE                                         r  v_sync_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -0.316 f  v_sync_counter_reg[0]/Q
                         net (fo=3, routed)           0.845     0.529    v_sync_counter_reg[0]
    SLICE_X106Y85        LUT6 (Prop_lut6_I2_O)        0.124     0.653 r  v_sync_counter[0]_i_9/O
                         net (fo=1, routed)           0.660     1.313    v_sync_counter[0]_i_9_n_0
    SLICE_X105Y86        LUT6 (Prop_lut6_I5_O)        0.124     1.437 r  v_sync_counter[0]_i_3/O
                         net (fo=1, routed)           0.641     2.077    v_sync_counter[0]_i_3_n_0
    SLICE_X109Y85        LUT6 (Prop_lut6_I0_O)        0.124     2.201 r  v_sync_counter[0]_i_1/O
                         net (fo=32, routed)          0.841     3.042    v_sync_counter0
    SLICE_X108Y88        FDRE                                         r  v_sync_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.680     5.269    pixel_clk
    SLICE_X108Y88        FDRE                                         r  v_sync_counter_reg[12]/C
                         clock pessimism              0.608     5.877    
                         clock uncertainty           -0.114     5.763    
    SLICE_X108Y88        FDRE (Setup_fdre_C_R)       -0.524     5.239    v_sync_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          5.239    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                  2.196    

Slack (MET) :             2.196ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.890ns (22.959%)  route 2.987ns (77.041%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858    -0.834    pixel_clk
    SLICE_X108Y85        FDRE                                         r  v_sync_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -0.316 f  v_sync_counter_reg[0]/Q
                         net (fo=3, routed)           0.845     0.529    v_sync_counter_reg[0]
    SLICE_X106Y85        LUT6 (Prop_lut6_I2_O)        0.124     0.653 r  v_sync_counter[0]_i_9/O
                         net (fo=1, routed)           0.660     1.313    v_sync_counter[0]_i_9_n_0
    SLICE_X105Y86        LUT6 (Prop_lut6_I5_O)        0.124     1.437 r  v_sync_counter[0]_i_3/O
                         net (fo=1, routed)           0.641     2.077    v_sync_counter[0]_i_3_n_0
    SLICE_X109Y85        LUT6 (Prop_lut6_I0_O)        0.124     2.201 r  v_sync_counter[0]_i_1/O
                         net (fo=32, routed)          0.841     3.042    v_sync_counter0
    SLICE_X108Y88        FDRE                                         r  v_sync_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.680     5.269    pixel_clk
    SLICE_X108Y88        FDRE                                         r  v_sync_counter_reg[13]/C
                         clock pessimism              0.608     5.877    
                         clock uncertainty           -0.114     5.763    
    SLICE_X108Y88        FDRE (Setup_fdre_C_R)       -0.524     5.239    v_sync_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          5.239    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                  2.196    

Slack (MET) :             2.196ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.890ns (22.959%)  route 2.987ns (77.041%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858    -0.834    pixel_clk
    SLICE_X108Y85        FDRE                                         r  v_sync_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -0.316 f  v_sync_counter_reg[0]/Q
                         net (fo=3, routed)           0.845     0.529    v_sync_counter_reg[0]
    SLICE_X106Y85        LUT6 (Prop_lut6_I2_O)        0.124     0.653 r  v_sync_counter[0]_i_9/O
                         net (fo=1, routed)           0.660     1.313    v_sync_counter[0]_i_9_n_0
    SLICE_X105Y86        LUT6 (Prop_lut6_I5_O)        0.124     1.437 r  v_sync_counter[0]_i_3/O
                         net (fo=1, routed)           0.641     2.077    v_sync_counter[0]_i_3_n_0
    SLICE_X109Y85        LUT6 (Prop_lut6_I0_O)        0.124     2.201 r  v_sync_counter[0]_i_1/O
                         net (fo=32, routed)          0.841     3.042    v_sync_counter0
    SLICE_X108Y88        FDRE                                         r  v_sync_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.680     5.269    pixel_clk
    SLICE_X108Y88        FDRE                                         r  v_sync_counter_reg[14]/C
                         clock pessimism              0.608     5.877    
                         clock uncertainty           -0.114     5.763    
    SLICE_X108Y88        FDRE (Setup_fdre_C_R)       -0.524     5.239    v_sync_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          5.239    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                  2.196    

Slack (MET) :             2.196ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.890ns (22.959%)  route 2.987ns (77.041%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858    -0.834    pixel_clk
    SLICE_X108Y85        FDRE                                         r  v_sync_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -0.316 f  v_sync_counter_reg[0]/Q
                         net (fo=3, routed)           0.845     0.529    v_sync_counter_reg[0]
    SLICE_X106Y85        LUT6 (Prop_lut6_I2_O)        0.124     0.653 r  v_sync_counter[0]_i_9/O
                         net (fo=1, routed)           0.660     1.313    v_sync_counter[0]_i_9_n_0
    SLICE_X105Y86        LUT6 (Prop_lut6_I5_O)        0.124     1.437 r  v_sync_counter[0]_i_3/O
                         net (fo=1, routed)           0.641     2.077    v_sync_counter[0]_i_3_n_0
    SLICE_X109Y85        LUT6 (Prop_lut6_I0_O)        0.124     2.201 r  v_sync_counter[0]_i_1/O
                         net (fo=32, routed)          0.841     3.042    v_sync_counter0
    SLICE_X108Y88        FDRE                                         r  v_sync_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.680     5.269    pixel_clk
    SLICE_X108Y88        FDRE                                         r  v_sync_counter_reg[15]/C
                         clock pessimism              0.608     5.877    
                         clock uncertainty           -0.114     5.763    
    SLICE_X108Y88        FDRE (Setup_fdre_C_R)       -0.524     5.239    v_sync_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          5.239    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                  2.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_delay_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.634    -0.574    pixel_clk
    SLICE_X113Y89        FDRE                                         r  h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  h_sync_reg_reg/Q
                         net (fo=1, routed)           0.170    -0.262    h_sync_reg
    SLICE_X113Y86        FDRE                                         r  h_sync_delay_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.903    -0.812    pixel_clk
    SLICE_X113Y86        FDRE                                         r  h_sync_delay_reg_reg/C
                         clock pessimism              0.252    -0.561    
    SLICE_X113Y86        FDRE (Hold_fdre_C_D)         0.070    -0.491    h_sync_delay_reg_reg
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.635    -0.573    pixel_clk
    SLICE_X112Y91        FDRE                                         r  h_sync_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  h_sync_counter_reg[31]/Q
                         net (fo=9, routed)           0.127    -0.282    h_sync_counter_reg_n_0_[31]
    SLICE_X112Y91        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.172 r  h_sync_counter_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.172    data0[31]
    SLICE_X112Y91        FDRE                                         r  h_sync_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.907    -0.808    pixel_clk
    SLICE_X112Y91        FDRE                                         r  h_sync_counter_reg[31]/C
                         clock pessimism              0.236    -0.573    
    SLICE_X112Y91        FDRE (Hold_fdre_C_D)         0.134    -0.439    h_sync_counter_reg[31]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 v_sync_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.631    -0.577    pixel_clk
    SLICE_X108Y85        FDRE                                         r  v_sync_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.164    -0.413 r  v_sync_counter_reg[2]/Q
                         net (fo=5, routed)           0.127    -0.286    v_sync_counter_reg[2]
    SLICE_X108Y85        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.176 r  v_sync_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.176    v_sync_counter_reg[0]_i_2_n_5
    SLICE_X108Y85        FDRE                                         r  v_sync_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.900    -0.815    pixel_clk
    SLICE_X108Y85        FDRE                                         r  v_sync_counter_reg[2]/C
                         clock pessimism              0.239    -0.577    
    SLICE_X108Y85        FDRE (Hold_fdre_C_D)         0.134    -0.443    v_sync_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 v_sync_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.631    -0.577    pixel_clk
    SLICE_X108Y86        FDRE                                         r  v_sync_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.413 r  v_sync_counter_reg[6]/Q
                         net (fo=7, routed)           0.127    -0.286    v_sync_counter_reg[6]
    SLICE_X108Y86        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.176 r  v_sync_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.176    v_sync_counter_reg[4]_i_1_n_5
    SLICE_X108Y86        FDRE                                         r  v_sync_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.900    -0.815    pixel_clk
    SLICE_X108Y86        FDRE                                         r  v_sync_counter_reg[6]/C
                         clock pessimism              0.239    -0.577    
    SLICE_X108Y86        FDRE (Hold_fdre_C_D)         0.134    -0.443    v_sync_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.632    -0.576    pixel_clk
    SLICE_X112Y84        FDRE                                         r  h_sync_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  h_sync_counter_reg[3]/Q
                         net (fo=6, routed)           0.127    -0.285    h_sync_counter_reg_n_0_[3]
    SLICE_X112Y84        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.175 r  h_sync_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.175    data0[3]
    SLICE_X112Y84        FDRE                                         r  h_sync_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.902    -0.813    pixel_clk
    SLICE_X112Y84        FDRE                                         r  h_sync_counter_reg[3]/C
                         clock pessimism              0.238    -0.576    
    SLICE_X112Y84        FDRE (Hold_fdre_C_D)         0.134    -0.442    h_sync_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.726%)  route 0.193ns (51.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.632    -0.576    pixel_clk
    SLICE_X113Y85        FDRE                                         r  h_sync_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  h_sync_counter_reg[0]/Q
                         net (fo=7, routed)           0.193    -0.242    h_sync_counter_reg_n_0_[0]
    SLICE_X113Y85        LUT1 (Prop_lut1_I0_O)        0.042    -0.200 r  h_sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    h_sync_counter[0]
    SLICE_X113Y85        FDRE                                         r  h_sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.903    -0.812    pixel_clk
    SLICE_X113Y85        FDRE                                         r  h_sync_counter_reg[0]/C
                         clock pessimism              0.237    -0.576    
    SLICE_X113Y85        FDRE (Hold_fdre_C_D)         0.105    -0.471    h_sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.506%)  route 0.138ns (33.494%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.633    -0.575    pixel_clk
    SLICE_X112Y87        FDRE                                         r  h_sync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y87        FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  h_sync_counter_reg[15]/Q
                         net (fo=6, routed)           0.138    -0.273    h_sync_counter_reg_n_0_[15]
    SLICE_X112Y87        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.163 r  h_sync_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.163    data0[15]
    SLICE_X112Y87        FDRE                                         r  h_sync_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.904    -0.811    pixel_clk
    SLICE_X112Y87        FDRE                                         r  h_sync_counter_reg[15]/C
                         clock pessimism              0.237    -0.575    
    SLICE_X112Y87        FDRE (Hold_fdre_C_D)         0.134    -0.441    h_sync_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.400%)  route 0.139ns (33.600%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.634    -0.574    pixel_clk
    SLICE_X112Y88        FDRE                                         r  h_sync_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  h_sync_counter_reg[19]/Q
                         net (fo=6, routed)           0.139    -0.271    h_sync_counter_reg_n_0_[19]
    SLICE_X112Y88        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.161 r  h_sync_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.161    data0[19]
    SLICE_X112Y88        FDRE                                         r  h_sync_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.906    -0.809    pixel_clk
    SLICE_X112Y88        FDRE                                         r  h_sync_counter_reg[19]/C
                         clock pessimism              0.236    -0.574    
    SLICE_X112Y88        FDRE (Hold_fdre_C_D)         0.134    -0.440    h_sync_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 v_sync_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.632    -0.576    pixel_clk
    SLICE_X108Y87        FDRE                                         r  v_sync_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  v_sync_counter_reg[10]/Q
                         net (fo=7, routed)           0.139    -0.273    v_sync_counter_reg[10]
    SLICE_X108Y87        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.163 r  v_sync_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.163    v_sync_counter_reg[8]_i_1_n_5
    SLICE_X108Y87        FDRE                                         r  v_sync_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.901    -0.814    pixel_clk
    SLICE_X108Y87        FDRE                                         r  v_sync_counter_reg[10]/C
                         clock pessimism              0.239    -0.576    
    SLICE_X108Y87        FDRE (Hold_fdre_C_D)         0.134    -0.442    v_sync_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.634    -0.574    pixel_clk
    SLICE_X112Y89        FDRE                                         r  h_sync_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y89        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  h_sync_counter_reg[23]/Q
                         net (fo=6, routed)           0.139    -0.271    h_sync_counter_reg_n_0_[23]
    SLICE_X112Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.161 r  h_sync_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.161    data0[23]
    SLICE_X112Y89        FDRE                                         r  h_sync_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.906    -0.809    pixel_clk
    SLICE_X112Y89        FDRE                                         r  h_sync_counter_reg[23]/C
                         clock pessimism              0.236    -0.574    
    SLICE_X112Y89        FDRE (Hold_fdre_C_D)         0.134    -0.440    h_sync_counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   clk_manager_instance/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X113Y85    h_sync_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X112Y86    h_sync_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X112Y86    h_sync_counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X112Y86    h_sync_counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X112Y87    h_sync_counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X112Y87    h_sync_counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X112Y87    h_sync_counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X112Y87    h_sync_counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X113Y85    h_sync_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y86    h_sync_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y86    h_sync_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y86    h_sync_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y87    h_sync_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y87    h_sync_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y87    h_sync_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y87    h_sync_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y88    h_sync_counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y88    h_sync_counter_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X113Y85    h_sync_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y86    h_sync_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y86    h_sync_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y86    h_sync_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y87    h_sync_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y87    h_sync_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y87    h_sync_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y87    h_sync_counter_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y84    h_sync_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y91    h_sync_counter_reg[29]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_manager_instance/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_manager_instance/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.961ns (48.040%)  route 2.121ns (51.960%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 5.275 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858    -0.834    pixel_clk
    SLICE_X108Y86        FDRE                                         r  v_sync_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v_sync_counter_reg[4]/Q
                         net (fo=5, routed)           0.827     0.511    v_sync_counter_reg[4]
    SLICE_X106Y86        LUT2 (Prop_lut2_I0_O)        0.124     0.635 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     0.635    vga_red_reg[3]_i_43_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.185 r  vga_red_reg_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.185    vga_red_reg_reg[3]_i_26_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  vga_red_reg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.299    vga_red_reg_reg[3]_i_16_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.413    vga_red_reg_reg[3]_i_7_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.641 f  vga_red_reg_reg[3]_i_4/CO[2]
                         net (fo=1, routed)           0.729     2.370    vga_red2
    SLICE_X113Y89        LUT2 (Prop_lut2_I1_O)        0.313     2.683 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.565     3.248    vga_red_reg[3]_i_1_n_0
    SLICE_X112Y93        FDRE                                         r  vga_blue_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.686     5.275    pixel_clk
    SLICE_X112Y93        FDRE                                         r  vga_blue_reg_reg[2]/C
                         clock pessimism              0.567     5.842    
                         clock uncertainty           -0.113     5.729    
    SLICE_X112Y93        FDRE (Setup_fdre_C_R)       -0.524     5.205    vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.205    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[2]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.961ns (48.040%)  route 2.121ns (51.960%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 5.275 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858    -0.834    pixel_clk
    SLICE_X108Y86        FDRE                                         r  v_sync_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v_sync_counter_reg[4]/Q
                         net (fo=5, routed)           0.827     0.511    v_sync_counter_reg[4]
    SLICE_X106Y86        LUT2 (Prop_lut2_I0_O)        0.124     0.635 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     0.635    vga_red_reg[3]_i_43_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.185 r  vga_red_reg_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.185    vga_red_reg_reg[3]_i_26_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  vga_red_reg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.299    vga_red_reg_reg[3]_i_16_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.413    vga_red_reg_reg[3]_i_7_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.641 f  vga_red_reg_reg[3]_i_4/CO[2]
                         net (fo=1, routed)           0.729     2.370    vga_red2
    SLICE_X113Y89        LUT2 (Prop_lut2_I1_O)        0.313     2.683 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.565     3.248    vga_red_reg[3]_i_1_n_0
    SLICE_X112Y93        FDRE                                         r  vga_blue_reg_reg[2]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.686     5.275    pixel_clk
    SLICE_X112Y93        FDRE                                         r  vga_blue_reg_reg[2]_lopt_replica/C
                         clock pessimism              0.567     5.842    
                         clock uncertainty           -0.113     5.729    
    SLICE_X112Y93        FDRE (Setup_fdre_C_R)       -0.524     5.205    vga_blue_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.205    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             2.052ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.961ns (48.040%)  route 2.121ns (51.960%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 5.275 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858    -0.834    pixel_clk
    SLICE_X108Y86        FDRE                                         r  v_sync_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v_sync_counter_reg[4]/Q
                         net (fo=5, routed)           0.827     0.511    v_sync_counter_reg[4]
    SLICE_X106Y86        LUT2 (Prop_lut2_I0_O)        0.124     0.635 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     0.635    vga_red_reg[3]_i_43_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.185 r  vga_red_reg_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.185    vga_red_reg_reg[3]_i_26_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  vga_red_reg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.299    vga_red_reg_reg[3]_i_16_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.413    vga_red_reg_reg[3]_i_7_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.641 f  vga_red_reg_reg[3]_i_4/CO[2]
                         net (fo=1, routed)           0.729     2.370    vga_red2
    SLICE_X113Y89        LUT2 (Prop_lut2_I1_O)        0.313     2.683 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.565     3.248    vga_red_reg[3]_i_1_n_0
    SLICE_X113Y93        FDRE                                         r  vga_blue_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.686     5.275    pixel_clk
    SLICE_X113Y93        FDRE                                         r  vga_blue_reg_reg[3]/C
                         clock pessimism              0.567     5.842    
                         clock uncertainty           -0.113     5.729    
    SLICE_X113Y93        FDRE (Setup_fdre_C_R)       -0.429     5.300    vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.300    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                  2.052    

Slack (MET) :             2.052ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.961ns (48.040%)  route 2.121ns (51.960%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 5.275 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858    -0.834    pixel_clk
    SLICE_X108Y86        FDRE                                         r  v_sync_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v_sync_counter_reg[4]/Q
                         net (fo=5, routed)           0.827     0.511    v_sync_counter_reg[4]
    SLICE_X106Y86        LUT2 (Prop_lut2_I0_O)        0.124     0.635 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     0.635    vga_red_reg[3]_i_43_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.185 r  vga_red_reg_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.185    vga_red_reg_reg[3]_i_26_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  vga_red_reg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.299    vga_red_reg_reg[3]_i_16_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.413    vga_red_reg_reg[3]_i_7_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.641 f  vga_red_reg_reg[3]_i_4/CO[2]
                         net (fo=1, routed)           0.729     2.370    vga_red2
    SLICE_X113Y89        LUT2 (Prop_lut2_I1_O)        0.313     2.683 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.565     3.248    vga_red_reg[3]_i_1_n_0
    SLICE_X113Y93        FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.686     5.275    pixel_clk
    SLICE_X113Y93        FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.567     5.842    
                         clock uncertainty           -0.113     5.729    
    SLICE_X113Y93        FDRE (Setup_fdre_C_R)       -0.429     5.300    vga_blue_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.300    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                  2.052    

Slack (MET) :             2.052ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.961ns (48.040%)  route 2.121ns (51.960%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 5.275 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858    -0.834    pixel_clk
    SLICE_X108Y86        FDRE                                         r  v_sync_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v_sync_counter_reg[4]/Q
                         net (fo=5, routed)           0.827     0.511    v_sync_counter_reg[4]
    SLICE_X106Y86        LUT2 (Prop_lut2_I0_O)        0.124     0.635 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     0.635    vga_red_reg[3]_i_43_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.185 r  vga_red_reg_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.185    vga_red_reg_reg[3]_i_26_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  vga_red_reg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.299    vga_red_reg_reg[3]_i_16_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.413    vga_red_reg_reg[3]_i_7_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.641 f  vga_red_reg_reg[3]_i_4/CO[2]
                         net (fo=1, routed)           0.729     2.370    vga_red2
    SLICE_X113Y89        LUT2 (Prop_lut2_I1_O)        0.313     2.683 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.565     3.248    vga_red_reg[3]_i_1_n_0
    SLICE_X113Y93        FDRE                                         r  vga_red_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.686     5.275    pixel_clk
    SLICE_X113Y93        FDRE                                         r  vga_red_reg_reg[3]/C
                         clock pessimism              0.567     5.842    
                         clock uncertainty           -0.113     5.729    
    SLICE_X113Y93        FDRE (Setup_fdre_C_R)       -0.429     5.300    vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.300    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                  2.052    

Slack (MET) :             2.052ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.961ns (48.040%)  route 2.121ns (51.960%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 5.275 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858    -0.834    pixel_clk
    SLICE_X108Y86        FDRE                                         r  v_sync_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v_sync_counter_reg[4]/Q
                         net (fo=5, routed)           0.827     0.511    v_sync_counter_reg[4]
    SLICE_X106Y86        LUT2 (Prop_lut2_I0_O)        0.124     0.635 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     0.635    vga_red_reg[3]_i_43_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.185 r  vga_red_reg_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.185    vga_red_reg_reg[3]_i_26_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  vga_red_reg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.299    vga_red_reg_reg[3]_i_16_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.413    vga_red_reg_reg[3]_i_7_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.641 f  vga_red_reg_reg[3]_i_4/CO[2]
                         net (fo=1, routed)           0.729     2.370    vga_red2
    SLICE_X113Y89        LUT2 (Prop_lut2_I1_O)        0.313     2.683 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.565     3.248    vga_red_reg[3]_i_1_n_0
    SLICE_X113Y93        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.686     5.275    pixel_clk
    SLICE_X113Y93        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.567     5.842    
                         clock uncertainty           -0.113     5.729    
    SLICE_X113Y93        FDRE (Setup_fdre_C_R)       -0.429     5.300    vga_red_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.300    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                  2.052    

Slack (MET) :             2.198ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.890ns (22.959%)  route 2.987ns (77.041%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858    -0.834    pixel_clk
    SLICE_X108Y85        FDRE                                         r  v_sync_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -0.316 f  v_sync_counter_reg[0]/Q
                         net (fo=3, routed)           0.845     0.529    v_sync_counter_reg[0]
    SLICE_X106Y85        LUT6 (Prop_lut6_I2_O)        0.124     0.653 r  v_sync_counter[0]_i_9/O
                         net (fo=1, routed)           0.660     1.313    v_sync_counter[0]_i_9_n_0
    SLICE_X105Y86        LUT6 (Prop_lut6_I5_O)        0.124     1.437 r  v_sync_counter[0]_i_3/O
                         net (fo=1, routed)           0.641     2.077    v_sync_counter[0]_i_3_n_0
    SLICE_X109Y85        LUT6 (Prop_lut6_I0_O)        0.124     2.201 r  v_sync_counter[0]_i_1/O
                         net (fo=32, routed)          0.841     3.042    v_sync_counter0
    SLICE_X108Y88        FDRE                                         r  v_sync_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.680     5.269    pixel_clk
    SLICE_X108Y88        FDRE                                         r  v_sync_counter_reg[12]/C
                         clock pessimism              0.608     5.877    
                         clock uncertainty           -0.113     5.764    
    SLICE_X108Y88        FDRE (Setup_fdre_C_R)       -0.524     5.240    v_sync_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          5.240    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                  2.198    

Slack (MET) :             2.198ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.890ns (22.959%)  route 2.987ns (77.041%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858    -0.834    pixel_clk
    SLICE_X108Y85        FDRE                                         r  v_sync_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -0.316 f  v_sync_counter_reg[0]/Q
                         net (fo=3, routed)           0.845     0.529    v_sync_counter_reg[0]
    SLICE_X106Y85        LUT6 (Prop_lut6_I2_O)        0.124     0.653 r  v_sync_counter[0]_i_9/O
                         net (fo=1, routed)           0.660     1.313    v_sync_counter[0]_i_9_n_0
    SLICE_X105Y86        LUT6 (Prop_lut6_I5_O)        0.124     1.437 r  v_sync_counter[0]_i_3/O
                         net (fo=1, routed)           0.641     2.077    v_sync_counter[0]_i_3_n_0
    SLICE_X109Y85        LUT6 (Prop_lut6_I0_O)        0.124     2.201 r  v_sync_counter[0]_i_1/O
                         net (fo=32, routed)          0.841     3.042    v_sync_counter0
    SLICE_X108Y88        FDRE                                         r  v_sync_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.680     5.269    pixel_clk
    SLICE_X108Y88        FDRE                                         r  v_sync_counter_reg[13]/C
                         clock pessimism              0.608     5.877    
                         clock uncertainty           -0.113     5.764    
    SLICE_X108Y88        FDRE (Setup_fdre_C_R)       -0.524     5.240    v_sync_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          5.240    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                  2.198    

Slack (MET) :             2.198ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.890ns (22.959%)  route 2.987ns (77.041%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858    -0.834    pixel_clk
    SLICE_X108Y85        FDRE                                         r  v_sync_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -0.316 f  v_sync_counter_reg[0]/Q
                         net (fo=3, routed)           0.845     0.529    v_sync_counter_reg[0]
    SLICE_X106Y85        LUT6 (Prop_lut6_I2_O)        0.124     0.653 r  v_sync_counter[0]_i_9/O
                         net (fo=1, routed)           0.660     1.313    v_sync_counter[0]_i_9_n_0
    SLICE_X105Y86        LUT6 (Prop_lut6_I5_O)        0.124     1.437 r  v_sync_counter[0]_i_3/O
                         net (fo=1, routed)           0.641     2.077    v_sync_counter[0]_i_3_n_0
    SLICE_X109Y85        LUT6 (Prop_lut6_I0_O)        0.124     2.201 r  v_sync_counter[0]_i_1/O
                         net (fo=32, routed)          0.841     3.042    v_sync_counter0
    SLICE_X108Y88        FDRE                                         r  v_sync_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.680     5.269    pixel_clk
    SLICE_X108Y88        FDRE                                         r  v_sync_counter_reg[14]/C
                         clock pessimism              0.608     5.877    
                         clock uncertainty           -0.113     5.764    
    SLICE_X108Y88        FDRE (Setup_fdre_C_R)       -0.524     5.240    v_sync_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          5.240    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                  2.198    

Slack (MET) :             2.198ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.890ns (22.959%)  route 2.987ns (77.041%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858    -0.834    pixel_clk
    SLICE_X108Y85        FDRE                                         r  v_sync_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -0.316 f  v_sync_counter_reg[0]/Q
                         net (fo=3, routed)           0.845     0.529    v_sync_counter_reg[0]
    SLICE_X106Y85        LUT6 (Prop_lut6_I2_O)        0.124     0.653 r  v_sync_counter[0]_i_9/O
                         net (fo=1, routed)           0.660     1.313    v_sync_counter[0]_i_9_n_0
    SLICE_X105Y86        LUT6 (Prop_lut6_I5_O)        0.124     1.437 r  v_sync_counter[0]_i_3/O
                         net (fo=1, routed)           0.641     2.077    v_sync_counter[0]_i_3_n_0
    SLICE_X109Y85        LUT6 (Prop_lut6_I0_O)        0.124     2.201 r  v_sync_counter[0]_i_1/O
                         net (fo=32, routed)          0.841     3.042    v_sync_counter0
    SLICE_X108Y88        FDRE                                         r  v_sync_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.680     5.269    pixel_clk
    SLICE_X108Y88        FDRE                                         r  v_sync_counter_reg[15]/C
                         clock pessimism              0.608     5.877    
                         clock uncertainty           -0.113     5.764    
    SLICE_X108Y88        FDRE (Setup_fdre_C_R)       -0.524     5.240    v_sync_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          5.240    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                  2.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_delay_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.634    -0.574    pixel_clk
    SLICE_X113Y89        FDRE                                         r  h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  h_sync_reg_reg/Q
                         net (fo=1, routed)           0.170    -0.262    h_sync_reg
    SLICE_X113Y86        FDRE                                         r  h_sync_delay_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.903    -0.812    pixel_clk
    SLICE_X113Y86        FDRE                                         r  h_sync_delay_reg_reg/C
                         clock pessimism              0.252    -0.561    
    SLICE_X113Y86        FDRE (Hold_fdre_C_D)         0.070    -0.491    h_sync_delay_reg_reg
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.635    -0.573    pixel_clk
    SLICE_X112Y91        FDRE                                         r  h_sync_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  h_sync_counter_reg[31]/Q
                         net (fo=9, routed)           0.127    -0.282    h_sync_counter_reg_n_0_[31]
    SLICE_X112Y91        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.172 r  h_sync_counter_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.172    data0[31]
    SLICE_X112Y91        FDRE                                         r  h_sync_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.907    -0.808    pixel_clk
    SLICE_X112Y91        FDRE                                         r  h_sync_counter_reg[31]/C
                         clock pessimism              0.236    -0.573    
    SLICE_X112Y91        FDRE (Hold_fdre_C_D)         0.134    -0.439    h_sync_counter_reg[31]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 v_sync_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.631    -0.577    pixel_clk
    SLICE_X108Y85        FDRE                                         r  v_sync_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.164    -0.413 r  v_sync_counter_reg[2]/Q
                         net (fo=5, routed)           0.127    -0.286    v_sync_counter_reg[2]
    SLICE_X108Y85        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.176 r  v_sync_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.176    v_sync_counter_reg[0]_i_2_n_5
    SLICE_X108Y85        FDRE                                         r  v_sync_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.900    -0.815    pixel_clk
    SLICE_X108Y85        FDRE                                         r  v_sync_counter_reg[2]/C
                         clock pessimism              0.239    -0.577    
    SLICE_X108Y85        FDRE (Hold_fdre_C_D)         0.134    -0.443    v_sync_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 v_sync_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.631    -0.577    pixel_clk
    SLICE_X108Y86        FDRE                                         r  v_sync_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.413 r  v_sync_counter_reg[6]/Q
                         net (fo=7, routed)           0.127    -0.286    v_sync_counter_reg[6]
    SLICE_X108Y86        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.176 r  v_sync_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.176    v_sync_counter_reg[4]_i_1_n_5
    SLICE_X108Y86        FDRE                                         r  v_sync_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.900    -0.815    pixel_clk
    SLICE_X108Y86        FDRE                                         r  v_sync_counter_reg[6]/C
                         clock pessimism              0.239    -0.577    
    SLICE_X108Y86        FDRE (Hold_fdre_C_D)         0.134    -0.443    v_sync_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.632    -0.576    pixel_clk
    SLICE_X112Y84        FDRE                                         r  h_sync_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  h_sync_counter_reg[3]/Q
                         net (fo=6, routed)           0.127    -0.285    h_sync_counter_reg_n_0_[3]
    SLICE_X112Y84        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.175 r  h_sync_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.175    data0[3]
    SLICE_X112Y84        FDRE                                         r  h_sync_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.902    -0.813    pixel_clk
    SLICE_X112Y84        FDRE                                         r  h_sync_counter_reg[3]/C
                         clock pessimism              0.238    -0.576    
    SLICE_X112Y84        FDRE (Hold_fdre_C_D)         0.134    -0.442    h_sync_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.726%)  route 0.193ns (51.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.632    -0.576    pixel_clk
    SLICE_X113Y85        FDRE                                         r  h_sync_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  h_sync_counter_reg[0]/Q
                         net (fo=7, routed)           0.193    -0.242    h_sync_counter_reg_n_0_[0]
    SLICE_X113Y85        LUT1 (Prop_lut1_I0_O)        0.042    -0.200 r  h_sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    h_sync_counter[0]
    SLICE_X113Y85        FDRE                                         r  h_sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.903    -0.812    pixel_clk
    SLICE_X113Y85        FDRE                                         r  h_sync_counter_reg[0]/C
                         clock pessimism              0.237    -0.576    
    SLICE_X113Y85        FDRE (Hold_fdre_C_D)         0.105    -0.471    h_sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.506%)  route 0.138ns (33.494%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.633    -0.575    pixel_clk
    SLICE_X112Y87        FDRE                                         r  h_sync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y87        FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  h_sync_counter_reg[15]/Q
                         net (fo=6, routed)           0.138    -0.273    h_sync_counter_reg_n_0_[15]
    SLICE_X112Y87        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.163 r  h_sync_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.163    data0[15]
    SLICE_X112Y87        FDRE                                         r  h_sync_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.904    -0.811    pixel_clk
    SLICE_X112Y87        FDRE                                         r  h_sync_counter_reg[15]/C
                         clock pessimism              0.237    -0.575    
    SLICE_X112Y87        FDRE (Hold_fdre_C_D)         0.134    -0.441    h_sync_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.400%)  route 0.139ns (33.600%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.634    -0.574    pixel_clk
    SLICE_X112Y88        FDRE                                         r  h_sync_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  h_sync_counter_reg[19]/Q
                         net (fo=6, routed)           0.139    -0.271    h_sync_counter_reg_n_0_[19]
    SLICE_X112Y88        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.161 r  h_sync_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.161    data0[19]
    SLICE_X112Y88        FDRE                                         r  h_sync_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.906    -0.809    pixel_clk
    SLICE_X112Y88        FDRE                                         r  h_sync_counter_reg[19]/C
                         clock pessimism              0.236    -0.574    
    SLICE_X112Y88        FDRE (Hold_fdre_C_D)         0.134    -0.440    h_sync_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 v_sync_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.632    -0.576    pixel_clk
    SLICE_X108Y87        FDRE                                         r  v_sync_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  v_sync_counter_reg[10]/Q
                         net (fo=7, routed)           0.139    -0.273    v_sync_counter_reg[10]
    SLICE_X108Y87        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.163 r  v_sync_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.163    v_sync_counter_reg[8]_i_1_n_5
    SLICE_X108Y87        FDRE                                         r  v_sync_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.901    -0.814    pixel_clk
    SLICE_X108Y87        FDRE                                         r  v_sync_counter_reg[10]/C
                         clock pessimism              0.239    -0.576    
    SLICE_X108Y87        FDRE (Hold_fdre_C_D)         0.134    -0.442    v_sync_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.634    -0.574    pixel_clk
    SLICE_X112Y89        FDRE                                         r  h_sync_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y89        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  h_sync_counter_reg[23]/Q
                         net (fo=6, routed)           0.139    -0.271    h_sync_counter_reg_n_0_[23]
    SLICE_X112Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.161 r  h_sync_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.161    data0[23]
    SLICE_X112Y89        FDRE                                         r  h_sync_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.906    -0.809    pixel_clk
    SLICE_X112Y89        FDRE                                         r  h_sync_counter_reg[23]/C
                         clock pessimism              0.236    -0.574    
    SLICE_X112Y89        FDRE (Hold_fdre_C_D)         0.134    -0.440    h_sync_counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   clk_manager_instance/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X113Y85    h_sync_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X112Y86    h_sync_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X112Y86    h_sync_counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X112Y86    h_sync_counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X112Y87    h_sync_counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X112Y87    h_sync_counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X112Y87    h_sync_counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X112Y87    h_sync_counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X113Y85    h_sync_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y86    h_sync_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y86    h_sync_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y86    h_sync_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y87    h_sync_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y87    h_sync_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y87    h_sync_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y87    h_sync_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y88    h_sync_counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y88    h_sync_counter_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X113Y85    h_sync_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y86    h_sync_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y86    h_sync_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y86    h_sync_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y87    h_sync_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y87    h_sync_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y87    h_sync_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y87    h_sync_counter_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y84    h_sync_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y91    h_sync_counter_reg[29]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_manager_instance/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_manager_instance/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.956ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.961ns (48.040%)  route 2.121ns (51.960%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 5.275 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858    -0.834    pixel_clk
    SLICE_X108Y86        FDRE                                         r  v_sync_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v_sync_counter_reg[4]/Q
                         net (fo=5, routed)           0.827     0.511    v_sync_counter_reg[4]
    SLICE_X106Y86        LUT2 (Prop_lut2_I0_O)        0.124     0.635 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     0.635    vga_red_reg[3]_i_43_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.185 r  vga_red_reg_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.185    vga_red_reg_reg[3]_i_26_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  vga_red_reg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.299    vga_red_reg_reg[3]_i_16_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.413    vga_red_reg_reg[3]_i_7_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.641 f  vga_red_reg_reg[3]_i_4/CO[2]
                         net (fo=1, routed)           0.729     2.370    vga_red2
    SLICE_X113Y89        LUT2 (Prop_lut2_I1_O)        0.313     2.683 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.565     3.248    vga_red_reg[3]_i_1_n_0
    SLICE_X112Y93        FDRE                                         r  vga_blue_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.686     5.275    pixel_clk
    SLICE_X112Y93        FDRE                                         r  vga_blue_reg_reg[2]/C
                         clock pessimism              0.567     5.842    
                         clock uncertainty           -0.114     5.728    
    SLICE_X112Y93        FDRE (Setup_fdre_C_R)       -0.524     5.204    vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.204    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             1.956ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[2]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.961ns (48.040%)  route 2.121ns (51.960%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 5.275 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858    -0.834    pixel_clk
    SLICE_X108Y86        FDRE                                         r  v_sync_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v_sync_counter_reg[4]/Q
                         net (fo=5, routed)           0.827     0.511    v_sync_counter_reg[4]
    SLICE_X106Y86        LUT2 (Prop_lut2_I0_O)        0.124     0.635 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     0.635    vga_red_reg[3]_i_43_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.185 r  vga_red_reg_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.185    vga_red_reg_reg[3]_i_26_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  vga_red_reg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.299    vga_red_reg_reg[3]_i_16_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.413    vga_red_reg_reg[3]_i_7_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.641 f  vga_red_reg_reg[3]_i_4/CO[2]
                         net (fo=1, routed)           0.729     2.370    vga_red2
    SLICE_X113Y89        LUT2 (Prop_lut2_I1_O)        0.313     2.683 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.565     3.248    vga_red_reg[3]_i_1_n_0
    SLICE_X112Y93        FDRE                                         r  vga_blue_reg_reg[2]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.686     5.275    pixel_clk
    SLICE_X112Y93        FDRE                                         r  vga_blue_reg_reg[2]_lopt_replica/C
                         clock pessimism              0.567     5.842    
                         clock uncertainty           -0.114     5.728    
    SLICE_X112Y93        FDRE (Setup_fdre_C_R)       -0.524     5.204    vga_blue_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.204    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             2.051ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.961ns (48.040%)  route 2.121ns (51.960%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 5.275 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858    -0.834    pixel_clk
    SLICE_X108Y86        FDRE                                         r  v_sync_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v_sync_counter_reg[4]/Q
                         net (fo=5, routed)           0.827     0.511    v_sync_counter_reg[4]
    SLICE_X106Y86        LUT2 (Prop_lut2_I0_O)        0.124     0.635 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     0.635    vga_red_reg[3]_i_43_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.185 r  vga_red_reg_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.185    vga_red_reg_reg[3]_i_26_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  vga_red_reg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.299    vga_red_reg_reg[3]_i_16_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.413    vga_red_reg_reg[3]_i_7_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.641 f  vga_red_reg_reg[3]_i_4/CO[2]
                         net (fo=1, routed)           0.729     2.370    vga_red2
    SLICE_X113Y89        LUT2 (Prop_lut2_I1_O)        0.313     2.683 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.565     3.248    vga_red_reg[3]_i_1_n_0
    SLICE_X113Y93        FDRE                                         r  vga_blue_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.686     5.275    pixel_clk
    SLICE_X113Y93        FDRE                                         r  vga_blue_reg_reg[3]/C
                         clock pessimism              0.567     5.842    
                         clock uncertainty           -0.114     5.728    
    SLICE_X113Y93        FDRE (Setup_fdre_C_R)       -0.429     5.299    vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.299    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                  2.051    

Slack (MET) :             2.051ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.961ns (48.040%)  route 2.121ns (51.960%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 5.275 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858    -0.834    pixel_clk
    SLICE_X108Y86        FDRE                                         r  v_sync_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v_sync_counter_reg[4]/Q
                         net (fo=5, routed)           0.827     0.511    v_sync_counter_reg[4]
    SLICE_X106Y86        LUT2 (Prop_lut2_I0_O)        0.124     0.635 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     0.635    vga_red_reg[3]_i_43_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.185 r  vga_red_reg_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.185    vga_red_reg_reg[3]_i_26_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  vga_red_reg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.299    vga_red_reg_reg[3]_i_16_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.413    vga_red_reg_reg[3]_i_7_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.641 f  vga_red_reg_reg[3]_i_4/CO[2]
                         net (fo=1, routed)           0.729     2.370    vga_red2
    SLICE_X113Y89        LUT2 (Prop_lut2_I1_O)        0.313     2.683 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.565     3.248    vga_red_reg[3]_i_1_n_0
    SLICE_X113Y93        FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.686     5.275    pixel_clk
    SLICE_X113Y93        FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.567     5.842    
                         clock uncertainty           -0.114     5.728    
    SLICE_X113Y93        FDRE (Setup_fdre_C_R)       -0.429     5.299    vga_blue_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.299    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                  2.051    

Slack (MET) :             2.051ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.961ns (48.040%)  route 2.121ns (51.960%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 5.275 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858    -0.834    pixel_clk
    SLICE_X108Y86        FDRE                                         r  v_sync_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v_sync_counter_reg[4]/Q
                         net (fo=5, routed)           0.827     0.511    v_sync_counter_reg[4]
    SLICE_X106Y86        LUT2 (Prop_lut2_I0_O)        0.124     0.635 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     0.635    vga_red_reg[3]_i_43_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.185 r  vga_red_reg_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.185    vga_red_reg_reg[3]_i_26_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  vga_red_reg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.299    vga_red_reg_reg[3]_i_16_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.413    vga_red_reg_reg[3]_i_7_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.641 f  vga_red_reg_reg[3]_i_4/CO[2]
                         net (fo=1, routed)           0.729     2.370    vga_red2
    SLICE_X113Y89        LUT2 (Prop_lut2_I1_O)        0.313     2.683 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.565     3.248    vga_red_reg[3]_i_1_n_0
    SLICE_X113Y93        FDRE                                         r  vga_red_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.686     5.275    pixel_clk
    SLICE_X113Y93        FDRE                                         r  vga_red_reg_reg[3]/C
                         clock pessimism              0.567     5.842    
                         clock uncertainty           -0.114     5.728    
    SLICE_X113Y93        FDRE (Setup_fdre_C_R)       -0.429     5.299    vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.299    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                  2.051    

Slack (MET) :             2.051ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.961ns (48.040%)  route 2.121ns (51.960%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 5.275 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858    -0.834    pixel_clk
    SLICE_X108Y86        FDRE                                         r  v_sync_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v_sync_counter_reg[4]/Q
                         net (fo=5, routed)           0.827     0.511    v_sync_counter_reg[4]
    SLICE_X106Y86        LUT2 (Prop_lut2_I0_O)        0.124     0.635 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     0.635    vga_red_reg[3]_i_43_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.185 r  vga_red_reg_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.185    vga_red_reg_reg[3]_i_26_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  vga_red_reg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.299    vga_red_reg_reg[3]_i_16_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.413    vga_red_reg_reg[3]_i_7_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.641 f  vga_red_reg_reg[3]_i_4/CO[2]
                         net (fo=1, routed)           0.729     2.370    vga_red2
    SLICE_X113Y89        LUT2 (Prop_lut2_I1_O)        0.313     2.683 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.565     3.248    vga_red_reg[3]_i_1_n_0
    SLICE_X113Y93        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.686     5.275    pixel_clk
    SLICE_X113Y93        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.567     5.842    
                         clock uncertainty           -0.114     5.728    
    SLICE_X113Y93        FDRE (Setup_fdre_C_R)       -0.429     5.299    vga_red_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.299    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                  2.051    

Slack (MET) :             2.196ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.890ns (22.959%)  route 2.987ns (77.041%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858    -0.834    pixel_clk
    SLICE_X108Y85        FDRE                                         r  v_sync_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -0.316 f  v_sync_counter_reg[0]/Q
                         net (fo=3, routed)           0.845     0.529    v_sync_counter_reg[0]
    SLICE_X106Y85        LUT6 (Prop_lut6_I2_O)        0.124     0.653 r  v_sync_counter[0]_i_9/O
                         net (fo=1, routed)           0.660     1.313    v_sync_counter[0]_i_9_n_0
    SLICE_X105Y86        LUT6 (Prop_lut6_I5_O)        0.124     1.437 r  v_sync_counter[0]_i_3/O
                         net (fo=1, routed)           0.641     2.077    v_sync_counter[0]_i_3_n_0
    SLICE_X109Y85        LUT6 (Prop_lut6_I0_O)        0.124     2.201 r  v_sync_counter[0]_i_1/O
                         net (fo=32, routed)          0.841     3.042    v_sync_counter0
    SLICE_X108Y88        FDRE                                         r  v_sync_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.680     5.269    pixel_clk
    SLICE_X108Y88        FDRE                                         r  v_sync_counter_reg[12]/C
                         clock pessimism              0.608     5.877    
                         clock uncertainty           -0.114     5.763    
    SLICE_X108Y88        FDRE (Setup_fdre_C_R)       -0.524     5.239    v_sync_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          5.239    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                  2.196    

Slack (MET) :             2.196ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.890ns (22.959%)  route 2.987ns (77.041%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858    -0.834    pixel_clk
    SLICE_X108Y85        FDRE                                         r  v_sync_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -0.316 f  v_sync_counter_reg[0]/Q
                         net (fo=3, routed)           0.845     0.529    v_sync_counter_reg[0]
    SLICE_X106Y85        LUT6 (Prop_lut6_I2_O)        0.124     0.653 r  v_sync_counter[0]_i_9/O
                         net (fo=1, routed)           0.660     1.313    v_sync_counter[0]_i_9_n_0
    SLICE_X105Y86        LUT6 (Prop_lut6_I5_O)        0.124     1.437 r  v_sync_counter[0]_i_3/O
                         net (fo=1, routed)           0.641     2.077    v_sync_counter[0]_i_3_n_0
    SLICE_X109Y85        LUT6 (Prop_lut6_I0_O)        0.124     2.201 r  v_sync_counter[0]_i_1/O
                         net (fo=32, routed)          0.841     3.042    v_sync_counter0
    SLICE_X108Y88        FDRE                                         r  v_sync_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.680     5.269    pixel_clk
    SLICE_X108Y88        FDRE                                         r  v_sync_counter_reg[13]/C
                         clock pessimism              0.608     5.877    
                         clock uncertainty           -0.114     5.763    
    SLICE_X108Y88        FDRE (Setup_fdre_C_R)       -0.524     5.239    v_sync_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          5.239    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                  2.196    

Slack (MET) :             2.196ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.890ns (22.959%)  route 2.987ns (77.041%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858    -0.834    pixel_clk
    SLICE_X108Y85        FDRE                                         r  v_sync_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -0.316 f  v_sync_counter_reg[0]/Q
                         net (fo=3, routed)           0.845     0.529    v_sync_counter_reg[0]
    SLICE_X106Y85        LUT6 (Prop_lut6_I2_O)        0.124     0.653 r  v_sync_counter[0]_i_9/O
                         net (fo=1, routed)           0.660     1.313    v_sync_counter[0]_i_9_n_0
    SLICE_X105Y86        LUT6 (Prop_lut6_I5_O)        0.124     1.437 r  v_sync_counter[0]_i_3/O
                         net (fo=1, routed)           0.641     2.077    v_sync_counter[0]_i_3_n_0
    SLICE_X109Y85        LUT6 (Prop_lut6_I0_O)        0.124     2.201 r  v_sync_counter[0]_i_1/O
                         net (fo=32, routed)          0.841     3.042    v_sync_counter0
    SLICE_X108Y88        FDRE                                         r  v_sync_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.680     5.269    pixel_clk
    SLICE_X108Y88        FDRE                                         r  v_sync_counter_reg[14]/C
                         clock pessimism              0.608     5.877    
                         clock uncertainty           -0.114     5.763    
    SLICE_X108Y88        FDRE (Setup_fdre_C_R)       -0.524     5.239    v_sync_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          5.239    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                  2.196    

Slack (MET) :             2.196ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.890ns (22.959%)  route 2.987ns (77.041%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858    -0.834    pixel_clk
    SLICE_X108Y85        FDRE                                         r  v_sync_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -0.316 f  v_sync_counter_reg[0]/Q
                         net (fo=3, routed)           0.845     0.529    v_sync_counter_reg[0]
    SLICE_X106Y85        LUT6 (Prop_lut6_I2_O)        0.124     0.653 r  v_sync_counter[0]_i_9/O
                         net (fo=1, routed)           0.660     1.313    v_sync_counter[0]_i_9_n_0
    SLICE_X105Y86        LUT6 (Prop_lut6_I5_O)        0.124     1.437 r  v_sync_counter[0]_i_3/O
                         net (fo=1, routed)           0.641     2.077    v_sync_counter[0]_i_3_n_0
    SLICE_X109Y85        LUT6 (Prop_lut6_I0_O)        0.124     2.201 r  v_sync_counter[0]_i_1/O
                         net (fo=32, routed)          0.841     3.042    v_sync_counter0
    SLICE_X108Y88        FDRE                                         r  v_sync_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.680     5.269    pixel_clk
    SLICE_X108Y88        FDRE                                         r  v_sync_counter_reg[15]/C
                         clock pessimism              0.608     5.877    
                         clock uncertainty           -0.114     5.763    
    SLICE_X108Y88        FDRE (Setup_fdre_C_R)       -0.524     5.239    v_sync_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          5.239    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                  2.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_delay_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.634    -0.574    pixel_clk
    SLICE_X113Y89        FDRE                                         r  h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  h_sync_reg_reg/Q
                         net (fo=1, routed)           0.170    -0.262    h_sync_reg
    SLICE_X113Y86        FDRE                                         r  h_sync_delay_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.903    -0.812    pixel_clk
    SLICE_X113Y86        FDRE                                         r  h_sync_delay_reg_reg/C
                         clock pessimism              0.252    -0.561    
                         clock uncertainty            0.114    -0.446    
    SLICE_X113Y86        FDRE (Hold_fdre_C_D)         0.070    -0.376    h_sync_delay_reg_reg
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.635    -0.573    pixel_clk
    SLICE_X112Y91        FDRE                                         r  h_sync_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  h_sync_counter_reg[31]/Q
                         net (fo=9, routed)           0.127    -0.282    h_sync_counter_reg_n_0_[31]
    SLICE_X112Y91        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.172 r  h_sync_counter_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.172    data0[31]
    SLICE_X112Y91        FDRE                                         r  h_sync_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.907    -0.808    pixel_clk
    SLICE_X112Y91        FDRE                                         r  h_sync_counter_reg[31]/C
                         clock pessimism              0.236    -0.573    
                         clock uncertainty            0.114    -0.458    
    SLICE_X112Y91        FDRE (Hold_fdre_C_D)         0.134    -0.324    h_sync_counter_reg[31]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 v_sync_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.631    -0.577    pixel_clk
    SLICE_X108Y85        FDRE                                         r  v_sync_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.164    -0.413 r  v_sync_counter_reg[2]/Q
                         net (fo=5, routed)           0.127    -0.286    v_sync_counter_reg[2]
    SLICE_X108Y85        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.176 r  v_sync_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.176    v_sync_counter_reg[0]_i_2_n_5
    SLICE_X108Y85        FDRE                                         r  v_sync_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.900    -0.815    pixel_clk
    SLICE_X108Y85        FDRE                                         r  v_sync_counter_reg[2]/C
                         clock pessimism              0.239    -0.577    
                         clock uncertainty            0.114    -0.462    
    SLICE_X108Y85        FDRE (Hold_fdre_C_D)         0.134    -0.328    v_sync_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 v_sync_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.631    -0.577    pixel_clk
    SLICE_X108Y86        FDRE                                         r  v_sync_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.413 r  v_sync_counter_reg[6]/Q
                         net (fo=7, routed)           0.127    -0.286    v_sync_counter_reg[6]
    SLICE_X108Y86        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.176 r  v_sync_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.176    v_sync_counter_reg[4]_i_1_n_5
    SLICE_X108Y86        FDRE                                         r  v_sync_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.900    -0.815    pixel_clk
    SLICE_X108Y86        FDRE                                         r  v_sync_counter_reg[6]/C
                         clock pessimism              0.239    -0.577    
                         clock uncertainty            0.114    -0.462    
    SLICE_X108Y86        FDRE (Hold_fdre_C_D)         0.134    -0.328    v_sync_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.632    -0.576    pixel_clk
    SLICE_X112Y84        FDRE                                         r  h_sync_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  h_sync_counter_reg[3]/Q
                         net (fo=6, routed)           0.127    -0.285    h_sync_counter_reg_n_0_[3]
    SLICE_X112Y84        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.175 r  h_sync_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.175    data0[3]
    SLICE_X112Y84        FDRE                                         r  h_sync_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.902    -0.813    pixel_clk
    SLICE_X112Y84        FDRE                                         r  h_sync_counter_reg[3]/C
                         clock pessimism              0.238    -0.576    
                         clock uncertainty            0.114    -0.461    
    SLICE_X112Y84        FDRE (Hold_fdre_C_D)         0.134    -0.327    h_sync_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.726%)  route 0.193ns (51.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.632    -0.576    pixel_clk
    SLICE_X113Y85        FDRE                                         r  h_sync_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  h_sync_counter_reg[0]/Q
                         net (fo=7, routed)           0.193    -0.242    h_sync_counter_reg_n_0_[0]
    SLICE_X113Y85        LUT1 (Prop_lut1_I0_O)        0.042    -0.200 r  h_sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    h_sync_counter[0]
    SLICE_X113Y85        FDRE                                         r  h_sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.903    -0.812    pixel_clk
    SLICE_X113Y85        FDRE                                         r  h_sync_counter_reg[0]/C
                         clock pessimism              0.237    -0.576    
                         clock uncertainty            0.114    -0.461    
    SLICE_X113Y85        FDRE (Hold_fdre_C_D)         0.105    -0.356    h_sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.506%)  route 0.138ns (33.494%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.633    -0.575    pixel_clk
    SLICE_X112Y87        FDRE                                         r  h_sync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y87        FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  h_sync_counter_reg[15]/Q
                         net (fo=6, routed)           0.138    -0.273    h_sync_counter_reg_n_0_[15]
    SLICE_X112Y87        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.163 r  h_sync_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.163    data0[15]
    SLICE_X112Y87        FDRE                                         r  h_sync_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.904    -0.811    pixel_clk
    SLICE_X112Y87        FDRE                                         r  h_sync_counter_reg[15]/C
                         clock pessimism              0.237    -0.575    
                         clock uncertainty            0.114    -0.460    
    SLICE_X112Y87        FDRE (Hold_fdre_C_D)         0.134    -0.326    h_sync_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.400%)  route 0.139ns (33.600%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.634    -0.574    pixel_clk
    SLICE_X112Y88        FDRE                                         r  h_sync_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  h_sync_counter_reg[19]/Q
                         net (fo=6, routed)           0.139    -0.271    h_sync_counter_reg_n_0_[19]
    SLICE_X112Y88        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.161 r  h_sync_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.161    data0[19]
    SLICE_X112Y88        FDRE                                         r  h_sync_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.906    -0.809    pixel_clk
    SLICE_X112Y88        FDRE                                         r  h_sync_counter_reg[19]/C
                         clock pessimism              0.236    -0.574    
                         clock uncertainty            0.114    -0.459    
    SLICE_X112Y88        FDRE (Hold_fdre_C_D)         0.134    -0.325    h_sync_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 v_sync_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.632    -0.576    pixel_clk
    SLICE_X108Y87        FDRE                                         r  v_sync_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  v_sync_counter_reg[10]/Q
                         net (fo=7, routed)           0.139    -0.273    v_sync_counter_reg[10]
    SLICE_X108Y87        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.163 r  v_sync_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.163    v_sync_counter_reg[8]_i_1_n_5
    SLICE_X108Y87        FDRE                                         r  v_sync_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.901    -0.814    pixel_clk
    SLICE_X108Y87        FDRE                                         r  v_sync_counter_reg[10]/C
                         clock pessimism              0.239    -0.576    
                         clock uncertainty            0.114    -0.461    
    SLICE_X108Y87        FDRE (Hold_fdre_C_D)         0.134    -0.327    v_sync_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.634    -0.574    pixel_clk
    SLICE_X112Y89        FDRE                                         r  h_sync_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y89        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  h_sync_counter_reg[23]/Q
                         net (fo=6, routed)           0.139    -0.271    h_sync_counter_reg_n_0_[23]
    SLICE_X112Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.161 r  h_sync_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.161    data0[23]
    SLICE_X112Y89        FDRE                                         r  h_sync_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.906    -0.809    pixel_clk
    SLICE_X112Y89        FDRE                                         r  h_sync_counter_reg[23]/C
                         clock pessimism              0.236    -0.574    
                         clock uncertainty            0.114    -0.459    
    SLICE_X112Y89        FDRE (Hold_fdre_C_D)         0.134    -0.325    h_sync_counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.165    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.956ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.961ns (48.040%)  route 2.121ns (51.960%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 5.275 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858    -0.834    pixel_clk
    SLICE_X108Y86        FDRE                                         r  v_sync_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v_sync_counter_reg[4]/Q
                         net (fo=5, routed)           0.827     0.511    v_sync_counter_reg[4]
    SLICE_X106Y86        LUT2 (Prop_lut2_I0_O)        0.124     0.635 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     0.635    vga_red_reg[3]_i_43_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.185 r  vga_red_reg_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.185    vga_red_reg_reg[3]_i_26_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  vga_red_reg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.299    vga_red_reg_reg[3]_i_16_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.413    vga_red_reg_reg[3]_i_7_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.641 f  vga_red_reg_reg[3]_i_4/CO[2]
                         net (fo=1, routed)           0.729     2.370    vga_red2
    SLICE_X113Y89        LUT2 (Prop_lut2_I1_O)        0.313     2.683 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.565     3.248    vga_red_reg[3]_i_1_n_0
    SLICE_X112Y93        FDRE                                         r  vga_blue_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.686     5.275    pixel_clk
    SLICE_X112Y93        FDRE                                         r  vga_blue_reg_reg[2]/C
                         clock pessimism              0.567     5.842    
                         clock uncertainty           -0.114     5.728    
    SLICE_X112Y93        FDRE (Setup_fdre_C_R)       -0.524     5.204    vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.204    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             1.956ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[2]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.961ns (48.040%)  route 2.121ns (51.960%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 5.275 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858    -0.834    pixel_clk
    SLICE_X108Y86        FDRE                                         r  v_sync_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v_sync_counter_reg[4]/Q
                         net (fo=5, routed)           0.827     0.511    v_sync_counter_reg[4]
    SLICE_X106Y86        LUT2 (Prop_lut2_I0_O)        0.124     0.635 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     0.635    vga_red_reg[3]_i_43_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.185 r  vga_red_reg_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.185    vga_red_reg_reg[3]_i_26_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  vga_red_reg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.299    vga_red_reg_reg[3]_i_16_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.413    vga_red_reg_reg[3]_i_7_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.641 f  vga_red_reg_reg[3]_i_4/CO[2]
                         net (fo=1, routed)           0.729     2.370    vga_red2
    SLICE_X113Y89        LUT2 (Prop_lut2_I1_O)        0.313     2.683 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.565     3.248    vga_red_reg[3]_i_1_n_0
    SLICE_X112Y93        FDRE                                         r  vga_blue_reg_reg[2]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.686     5.275    pixel_clk
    SLICE_X112Y93        FDRE                                         r  vga_blue_reg_reg[2]_lopt_replica/C
                         clock pessimism              0.567     5.842    
                         clock uncertainty           -0.114     5.728    
    SLICE_X112Y93        FDRE (Setup_fdre_C_R)       -0.524     5.204    vga_blue_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.204    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             2.051ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.961ns (48.040%)  route 2.121ns (51.960%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 5.275 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858    -0.834    pixel_clk
    SLICE_X108Y86        FDRE                                         r  v_sync_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v_sync_counter_reg[4]/Q
                         net (fo=5, routed)           0.827     0.511    v_sync_counter_reg[4]
    SLICE_X106Y86        LUT2 (Prop_lut2_I0_O)        0.124     0.635 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     0.635    vga_red_reg[3]_i_43_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.185 r  vga_red_reg_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.185    vga_red_reg_reg[3]_i_26_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  vga_red_reg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.299    vga_red_reg_reg[3]_i_16_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.413    vga_red_reg_reg[3]_i_7_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.641 f  vga_red_reg_reg[3]_i_4/CO[2]
                         net (fo=1, routed)           0.729     2.370    vga_red2
    SLICE_X113Y89        LUT2 (Prop_lut2_I1_O)        0.313     2.683 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.565     3.248    vga_red_reg[3]_i_1_n_0
    SLICE_X113Y93        FDRE                                         r  vga_blue_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.686     5.275    pixel_clk
    SLICE_X113Y93        FDRE                                         r  vga_blue_reg_reg[3]/C
                         clock pessimism              0.567     5.842    
                         clock uncertainty           -0.114     5.728    
    SLICE_X113Y93        FDRE (Setup_fdre_C_R)       -0.429     5.299    vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.299    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                  2.051    

Slack (MET) :             2.051ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.961ns (48.040%)  route 2.121ns (51.960%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 5.275 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858    -0.834    pixel_clk
    SLICE_X108Y86        FDRE                                         r  v_sync_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v_sync_counter_reg[4]/Q
                         net (fo=5, routed)           0.827     0.511    v_sync_counter_reg[4]
    SLICE_X106Y86        LUT2 (Prop_lut2_I0_O)        0.124     0.635 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     0.635    vga_red_reg[3]_i_43_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.185 r  vga_red_reg_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.185    vga_red_reg_reg[3]_i_26_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  vga_red_reg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.299    vga_red_reg_reg[3]_i_16_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.413    vga_red_reg_reg[3]_i_7_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.641 f  vga_red_reg_reg[3]_i_4/CO[2]
                         net (fo=1, routed)           0.729     2.370    vga_red2
    SLICE_X113Y89        LUT2 (Prop_lut2_I1_O)        0.313     2.683 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.565     3.248    vga_red_reg[3]_i_1_n_0
    SLICE_X113Y93        FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.686     5.275    pixel_clk
    SLICE_X113Y93        FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.567     5.842    
                         clock uncertainty           -0.114     5.728    
    SLICE_X113Y93        FDRE (Setup_fdre_C_R)       -0.429     5.299    vga_blue_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.299    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                  2.051    

Slack (MET) :             2.051ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.961ns (48.040%)  route 2.121ns (51.960%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 5.275 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858    -0.834    pixel_clk
    SLICE_X108Y86        FDRE                                         r  v_sync_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v_sync_counter_reg[4]/Q
                         net (fo=5, routed)           0.827     0.511    v_sync_counter_reg[4]
    SLICE_X106Y86        LUT2 (Prop_lut2_I0_O)        0.124     0.635 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     0.635    vga_red_reg[3]_i_43_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.185 r  vga_red_reg_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.185    vga_red_reg_reg[3]_i_26_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  vga_red_reg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.299    vga_red_reg_reg[3]_i_16_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.413    vga_red_reg_reg[3]_i_7_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.641 f  vga_red_reg_reg[3]_i_4/CO[2]
                         net (fo=1, routed)           0.729     2.370    vga_red2
    SLICE_X113Y89        LUT2 (Prop_lut2_I1_O)        0.313     2.683 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.565     3.248    vga_red_reg[3]_i_1_n_0
    SLICE_X113Y93        FDRE                                         r  vga_red_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.686     5.275    pixel_clk
    SLICE_X113Y93        FDRE                                         r  vga_red_reg_reg[3]/C
                         clock pessimism              0.567     5.842    
                         clock uncertainty           -0.114     5.728    
    SLICE_X113Y93        FDRE (Setup_fdre_C_R)       -0.429     5.299    vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.299    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                  2.051    

Slack (MET) :             2.051ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.961ns (48.040%)  route 2.121ns (51.960%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 5.275 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858    -0.834    pixel_clk
    SLICE_X108Y86        FDRE                                         r  v_sync_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v_sync_counter_reg[4]/Q
                         net (fo=5, routed)           0.827     0.511    v_sync_counter_reg[4]
    SLICE_X106Y86        LUT2 (Prop_lut2_I0_O)        0.124     0.635 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     0.635    vga_red_reg[3]_i_43_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.185 r  vga_red_reg_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.185    vga_red_reg_reg[3]_i_26_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  vga_red_reg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.299    vga_red_reg_reg[3]_i_16_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.413    vga_red_reg_reg[3]_i_7_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.641 f  vga_red_reg_reg[3]_i_4/CO[2]
                         net (fo=1, routed)           0.729     2.370    vga_red2
    SLICE_X113Y89        LUT2 (Prop_lut2_I1_O)        0.313     2.683 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.565     3.248    vga_red_reg[3]_i_1_n_0
    SLICE_X113Y93        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.686     5.275    pixel_clk
    SLICE_X113Y93        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.567     5.842    
                         clock uncertainty           -0.114     5.728    
    SLICE_X113Y93        FDRE (Setup_fdre_C_R)       -0.429     5.299    vga_red_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.299    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                  2.051    

Slack (MET) :             2.196ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.890ns (22.959%)  route 2.987ns (77.041%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858    -0.834    pixel_clk
    SLICE_X108Y85        FDRE                                         r  v_sync_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -0.316 f  v_sync_counter_reg[0]/Q
                         net (fo=3, routed)           0.845     0.529    v_sync_counter_reg[0]
    SLICE_X106Y85        LUT6 (Prop_lut6_I2_O)        0.124     0.653 r  v_sync_counter[0]_i_9/O
                         net (fo=1, routed)           0.660     1.313    v_sync_counter[0]_i_9_n_0
    SLICE_X105Y86        LUT6 (Prop_lut6_I5_O)        0.124     1.437 r  v_sync_counter[0]_i_3/O
                         net (fo=1, routed)           0.641     2.077    v_sync_counter[0]_i_3_n_0
    SLICE_X109Y85        LUT6 (Prop_lut6_I0_O)        0.124     2.201 r  v_sync_counter[0]_i_1/O
                         net (fo=32, routed)          0.841     3.042    v_sync_counter0
    SLICE_X108Y88        FDRE                                         r  v_sync_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.680     5.269    pixel_clk
    SLICE_X108Y88        FDRE                                         r  v_sync_counter_reg[12]/C
                         clock pessimism              0.608     5.877    
                         clock uncertainty           -0.114     5.763    
    SLICE_X108Y88        FDRE (Setup_fdre_C_R)       -0.524     5.239    v_sync_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          5.239    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                  2.196    

Slack (MET) :             2.196ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.890ns (22.959%)  route 2.987ns (77.041%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858    -0.834    pixel_clk
    SLICE_X108Y85        FDRE                                         r  v_sync_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -0.316 f  v_sync_counter_reg[0]/Q
                         net (fo=3, routed)           0.845     0.529    v_sync_counter_reg[0]
    SLICE_X106Y85        LUT6 (Prop_lut6_I2_O)        0.124     0.653 r  v_sync_counter[0]_i_9/O
                         net (fo=1, routed)           0.660     1.313    v_sync_counter[0]_i_9_n_0
    SLICE_X105Y86        LUT6 (Prop_lut6_I5_O)        0.124     1.437 r  v_sync_counter[0]_i_3/O
                         net (fo=1, routed)           0.641     2.077    v_sync_counter[0]_i_3_n_0
    SLICE_X109Y85        LUT6 (Prop_lut6_I0_O)        0.124     2.201 r  v_sync_counter[0]_i_1/O
                         net (fo=32, routed)          0.841     3.042    v_sync_counter0
    SLICE_X108Y88        FDRE                                         r  v_sync_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.680     5.269    pixel_clk
    SLICE_X108Y88        FDRE                                         r  v_sync_counter_reg[13]/C
                         clock pessimism              0.608     5.877    
                         clock uncertainty           -0.114     5.763    
    SLICE_X108Y88        FDRE (Setup_fdre_C_R)       -0.524     5.239    v_sync_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          5.239    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                  2.196    

Slack (MET) :             2.196ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.890ns (22.959%)  route 2.987ns (77.041%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858    -0.834    pixel_clk
    SLICE_X108Y85        FDRE                                         r  v_sync_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -0.316 f  v_sync_counter_reg[0]/Q
                         net (fo=3, routed)           0.845     0.529    v_sync_counter_reg[0]
    SLICE_X106Y85        LUT6 (Prop_lut6_I2_O)        0.124     0.653 r  v_sync_counter[0]_i_9/O
                         net (fo=1, routed)           0.660     1.313    v_sync_counter[0]_i_9_n_0
    SLICE_X105Y86        LUT6 (Prop_lut6_I5_O)        0.124     1.437 r  v_sync_counter[0]_i_3/O
                         net (fo=1, routed)           0.641     2.077    v_sync_counter[0]_i_3_n_0
    SLICE_X109Y85        LUT6 (Prop_lut6_I0_O)        0.124     2.201 r  v_sync_counter[0]_i_1/O
                         net (fo=32, routed)          0.841     3.042    v_sync_counter0
    SLICE_X108Y88        FDRE                                         r  v_sync_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.680     5.269    pixel_clk
    SLICE_X108Y88        FDRE                                         r  v_sync_counter_reg[14]/C
                         clock pessimism              0.608     5.877    
                         clock uncertainty           -0.114     5.763    
    SLICE_X108Y88        FDRE (Setup_fdre_C_R)       -0.524     5.239    v_sync_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          5.239    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                  2.196    

Slack (MET) :             2.196ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.890ns (22.959%)  route 2.987ns (77.041%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858    -0.834    pixel_clk
    SLICE_X108Y85        FDRE                                         r  v_sync_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -0.316 f  v_sync_counter_reg[0]/Q
                         net (fo=3, routed)           0.845     0.529    v_sync_counter_reg[0]
    SLICE_X106Y85        LUT6 (Prop_lut6_I2_O)        0.124     0.653 r  v_sync_counter[0]_i_9/O
                         net (fo=1, routed)           0.660     1.313    v_sync_counter[0]_i_9_n_0
    SLICE_X105Y86        LUT6 (Prop_lut6_I5_O)        0.124     1.437 r  v_sync_counter[0]_i_3/O
                         net (fo=1, routed)           0.641     2.077    v_sync_counter[0]_i_3_n_0
    SLICE_X109Y85        LUT6 (Prop_lut6_I0_O)        0.124     2.201 r  v_sync_counter[0]_i_1/O
                         net (fo=32, routed)          0.841     3.042    v_sync_counter0
    SLICE_X108Y88        FDRE                                         r  v_sync_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.680     5.269    pixel_clk
    SLICE_X108Y88        FDRE                                         r  v_sync_counter_reg[15]/C
                         clock pessimism              0.608     5.877    
                         clock uncertainty           -0.114     5.763    
    SLICE_X108Y88        FDRE (Setup_fdre_C_R)       -0.524     5.239    v_sync_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          5.239    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                  2.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_delay_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.634    -0.574    pixel_clk
    SLICE_X113Y89        FDRE                                         r  h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  h_sync_reg_reg/Q
                         net (fo=1, routed)           0.170    -0.262    h_sync_reg
    SLICE_X113Y86        FDRE                                         r  h_sync_delay_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.903    -0.812    pixel_clk
    SLICE_X113Y86        FDRE                                         r  h_sync_delay_reg_reg/C
                         clock pessimism              0.252    -0.561    
                         clock uncertainty            0.114    -0.446    
    SLICE_X113Y86        FDRE (Hold_fdre_C_D)         0.070    -0.376    h_sync_delay_reg_reg
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.635    -0.573    pixel_clk
    SLICE_X112Y91        FDRE                                         r  h_sync_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  h_sync_counter_reg[31]/Q
                         net (fo=9, routed)           0.127    -0.282    h_sync_counter_reg_n_0_[31]
    SLICE_X112Y91        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.172 r  h_sync_counter_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.172    data0[31]
    SLICE_X112Y91        FDRE                                         r  h_sync_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.907    -0.808    pixel_clk
    SLICE_X112Y91        FDRE                                         r  h_sync_counter_reg[31]/C
                         clock pessimism              0.236    -0.573    
                         clock uncertainty            0.114    -0.458    
    SLICE_X112Y91        FDRE (Hold_fdre_C_D)         0.134    -0.324    h_sync_counter_reg[31]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 v_sync_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.631    -0.577    pixel_clk
    SLICE_X108Y85        FDRE                                         r  v_sync_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.164    -0.413 r  v_sync_counter_reg[2]/Q
                         net (fo=5, routed)           0.127    -0.286    v_sync_counter_reg[2]
    SLICE_X108Y85        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.176 r  v_sync_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.176    v_sync_counter_reg[0]_i_2_n_5
    SLICE_X108Y85        FDRE                                         r  v_sync_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.900    -0.815    pixel_clk
    SLICE_X108Y85        FDRE                                         r  v_sync_counter_reg[2]/C
                         clock pessimism              0.239    -0.577    
                         clock uncertainty            0.114    -0.462    
    SLICE_X108Y85        FDRE (Hold_fdre_C_D)         0.134    -0.328    v_sync_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 v_sync_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.631    -0.577    pixel_clk
    SLICE_X108Y86        FDRE                                         r  v_sync_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.413 r  v_sync_counter_reg[6]/Q
                         net (fo=7, routed)           0.127    -0.286    v_sync_counter_reg[6]
    SLICE_X108Y86        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.176 r  v_sync_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.176    v_sync_counter_reg[4]_i_1_n_5
    SLICE_X108Y86        FDRE                                         r  v_sync_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.900    -0.815    pixel_clk
    SLICE_X108Y86        FDRE                                         r  v_sync_counter_reg[6]/C
                         clock pessimism              0.239    -0.577    
                         clock uncertainty            0.114    -0.462    
    SLICE_X108Y86        FDRE (Hold_fdre_C_D)         0.134    -0.328    v_sync_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.632    -0.576    pixel_clk
    SLICE_X112Y84        FDRE                                         r  h_sync_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  h_sync_counter_reg[3]/Q
                         net (fo=6, routed)           0.127    -0.285    h_sync_counter_reg_n_0_[3]
    SLICE_X112Y84        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.175 r  h_sync_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.175    data0[3]
    SLICE_X112Y84        FDRE                                         r  h_sync_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.902    -0.813    pixel_clk
    SLICE_X112Y84        FDRE                                         r  h_sync_counter_reg[3]/C
                         clock pessimism              0.238    -0.576    
                         clock uncertainty            0.114    -0.461    
    SLICE_X112Y84        FDRE (Hold_fdre_C_D)         0.134    -0.327    h_sync_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.726%)  route 0.193ns (51.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.632    -0.576    pixel_clk
    SLICE_X113Y85        FDRE                                         r  h_sync_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  h_sync_counter_reg[0]/Q
                         net (fo=7, routed)           0.193    -0.242    h_sync_counter_reg_n_0_[0]
    SLICE_X113Y85        LUT1 (Prop_lut1_I0_O)        0.042    -0.200 r  h_sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    h_sync_counter[0]
    SLICE_X113Y85        FDRE                                         r  h_sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.903    -0.812    pixel_clk
    SLICE_X113Y85        FDRE                                         r  h_sync_counter_reg[0]/C
                         clock pessimism              0.237    -0.576    
                         clock uncertainty            0.114    -0.461    
    SLICE_X113Y85        FDRE (Hold_fdre_C_D)         0.105    -0.356    h_sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.506%)  route 0.138ns (33.494%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.633    -0.575    pixel_clk
    SLICE_X112Y87        FDRE                                         r  h_sync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y87        FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  h_sync_counter_reg[15]/Q
                         net (fo=6, routed)           0.138    -0.273    h_sync_counter_reg_n_0_[15]
    SLICE_X112Y87        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.163 r  h_sync_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.163    data0[15]
    SLICE_X112Y87        FDRE                                         r  h_sync_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.904    -0.811    pixel_clk
    SLICE_X112Y87        FDRE                                         r  h_sync_counter_reg[15]/C
                         clock pessimism              0.237    -0.575    
                         clock uncertainty            0.114    -0.460    
    SLICE_X112Y87        FDRE (Hold_fdre_C_D)         0.134    -0.326    h_sync_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.400%)  route 0.139ns (33.600%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.634    -0.574    pixel_clk
    SLICE_X112Y88        FDRE                                         r  h_sync_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  h_sync_counter_reg[19]/Q
                         net (fo=6, routed)           0.139    -0.271    h_sync_counter_reg_n_0_[19]
    SLICE_X112Y88        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.161 r  h_sync_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.161    data0[19]
    SLICE_X112Y88        FDRE                                         r  h_sync_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.906    -0.809    pixel_clk
    SLICE_X112Y88        FDRE                                         r  h_sync_counter_reg[19]/C
                         clock pessimism              0.236    -0.574    
                         clock uncertainty            0.114    -0.459    
    SLICE_X112Y88        FDRE (Hold_fdre_C_D)         0.134    -0.325    h_sync_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 v_sync_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.632    -0.576    pixel_clk
    SLICE_X108Y87        FDRE                                         r  v_sync_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  v_sync_counter_reg[10]/Q
                         net (fo=7, routed)           0.139    -0.273    v_sync_counter_reg[10]
    SLICE_X108Y87        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.163 r  v_sync_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.163    v_sync_counter_reg[8]_i_1_n_5
    SLICE_X108Y87        FDRE                                         r  v_sync_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.901    -0.814    pixel_clk
    SLICE_X108Y87        FDRE                                         r  v_sync_counter_reg[10]/C
                         clock pessimism              0.239    -0.576    
                         clock uncertainty            0.114    -0.461    
    SLICE_X108Y87        FDRE (Hold_fdre_C_D)         0.134    -0.327    v_sync_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.634    -0.574    pixel_clk
    SLICE_X112Y89        FDRE                                         r  h_sync_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y89        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  h_sync_counter_reg[23]/Q
                         net (fo=6, routed)           0.139    -0.271    h_sync_counter_reg_n_0_[23]
    SLICE_X112Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.161 r  h_sync_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.161    data0[23]
    SLICE_X112Y89        FDRE                                         r  h_sync_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.906    -0.809    pixel_clk
    SLICE_X112Y89        FDRE                                         r  h_sync_counter_reg[23]/C
                         clock pessimism              0.236    -0.574    
                         clock uncertainty            0.114    -0.459    
    SLICE_X112Y89        FDRE (Hold_fdre_C_D)         0.134    -0.325    h_sync_counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.165    





