// Seed: 419724755
module module_0 (
    input tri0 id_0,
    input uwire id_1,
    input wand id_2,
    output supply1 id_3#(.id_20(1'd0)),
    input wire id_4,
    output wor id_5,
    input wor id_6,
    input supply0 id_7,
    input tri1 id_8,
    input supply0 id_9,
    output tri0 id_10,
    input wire id_11
    , id_21,
    output wire id_12,
    output wire id_13,
    input wire id_14,
    output tri0 id_15,
    input wor id_16,
    output supply0 id_17,
    input supply1 id_18
);
  assign id_21 = id_9;
endmodule
module static module_1 (
    input supply1 id_0,
    output wand id_1,
    output supply1 id_2,
    output supply1 id_3
    , id_18,
    output tri id_4,
    output wor id_5,
    input tri1 id_6,
    input tri id_7,
    input supply0 id_8,
    input wor id_9,
    output wire id_10
    , id_19,
    input wand id_11,
    output tri id_12,
    input uwire id_13,
    input supply0 id_14,
    inout uwire id_15,
    output wor id_16
    , id_20
);
  reg id_21, id_22;
  assign id_3 = 1;
  module_0(
      id_9,
      id_6,
      id_8,
      id_2,
      id_9,
      id_2,
      id_0,
      id_11,
      id_7,
      id_13,
      id_4,
      id_8,
      id_10,
      id_5,
      id_8,
      id_15,
      id_7,
      id_10,
      id_11
  );
  always if (id_11) id_21 <= id_19;
endmodule
