

================================================================
== Vitis HLS Report for 'compute'
================================================================
* Date:           Fri Jul 18 13:04:08 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.115 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6151|     6151|  61.510 us|  61.510 us|  6151|  6151|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------+-----------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |                           |                 |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
        |          Instance         |      Module     |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
        +---------------------------+-----------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |grp_read_input_func_fu_24  |read_input_func  |     4098|     4098|  40.980 us|  40.980 us|  4097|  4097|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_pooling_func_fu_32     |pooling_func     |     2050|     2050|  20.500 us|  20.500 us|  2049|  2049|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------+-----------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      1|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     120|    520|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|     74|    -|
|Register         |        -|    -|       7|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|     127|    595|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------+---------+----+----+-----+-----+
    |          Instance         |      Module     | BRAM_18K| DSP| FF | LUT | URAM|
    +---------------------------+-----------------+---------+----+----+-----+-----+
    |grp_pooling_func_fu_32     |pooling_func     |        0|   0|  81|  333|    0|
    |grp_read_input_func_fu_24  |read_input_func  |        0|   0|  39|  187|    0|
    +---------------------------+-----------------+---------+----+----+-----+-----+
    |Total                      |                 |        0|   0| 120|  520|    0|
    +---------------------------+-----------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |input_buf_U  |compute_input_buf_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    +-------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                      |        2|  0|   0|    0|  2048|   16|     1|        32768|
    +-------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   1|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   1|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  21|          5|    1|          5|
    |ap_done             |   9|          2|    1|          2|
    |input_buf_address0  |  13|          3|   11|         33|
    |input_buf_ce0       |  13|          3|    1|          3|
    |input_buf_ce1       |   9|          2|    1|          2|
    |input_buf_we0       |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  74|         17|   16|         47|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+---+----+-----+-----------+
    |                  Name                  | FF| LUT| Bits| Const Bits|
    +----------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                               |  4|   0|    4|          0|
    |ap_done_reg                             |  1|   0|    1|          0|
    |grp_pooling_func_fu_32_ap_start_reg     |  1|   0|    1|          0|
    |grp_read_input_func_fu_24_ap_start_reg  |  1|   0|    1|          0|
    +----------------------------------------+---+----+-----+-----------+
    |Total                                   |  7|   0|    7|          0|
    +----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|       compute|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|       compute|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|       compute|  return value|
|conv3_out_dout            |   in|   16|     ap_fifo|     conv3_out|       pointer|
|conv3_out_empty_n         |   in|    1|     ap_fifo|     conv3_out|       pointer|
|conv3_out_read            |  out|    1|     ap_fifo|     conv3_out|       pointer|
|conv3_out_num_data_valid  |   in|   12|     ap_fifo|     conv3_out|       pointer|
|conv3_out_fifo_cap        |   in|   12|     ap_fifo|     conv3_out|       pointer|
|output_s_din              |  out|   16|     ap_fifo|      output_s|       pointer|
|output_s_full_n           |   in|    1|     ap_fifo|      output_s|       pointer|
|output_s_write            |  out|    1|     ap_fifo|      output_s|       pointer|
|output_s_num_data_valid   |   in|   32|     ap_fifo|      output_s|       pointer|
|output_s_fifo_cap         |   in|   32|     ap_fifo|      output_s|       pointer|
+--------------------------+-----+-----+------------+--------------+--------------+

