Info (10281): Verilog HDL Declaration information at qsys_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/peter/quartus/de0-nano/sdram/DE0_NANO/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at qsys_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/peter/quartus/de0-nano/sdram/DE0_NANO/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at qsys_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/peter/quartus/de0-nano/sdram/DE0_NANO/qsys/synthesis/submodules/qsys_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at qsys_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/peter/quartus/de0-nano/sdram/DE0_NANO/qsys/synthesis/submodules/qsys_mm_interconnect_0_router.sv Line: 49
Warning (10236): Verilog HDL Implicit Net warning at DE0_NANO.v(139): created implicit net for "qsys_sdram_write_user_write_buffer" File: /home/peter/quartus/de0-nano/sdram/DE0_NANO/DE0_NANO.v Line: 139
Warning (10037): Verilog HDL or VHDL warning at qsys_sdram.v(316): conditional expression evaluates to a constant File: /home/peter/quartus/de0-nano/sdram/DE0_NANO/qsys/synthesis/submodules/qsys_sdram.v Line: 316
Warning (10037): Verilog HDL or VHDL warning at qsys_sdram.v(326): conditional expression evaluates to a constant File: /home/peter/quartus/de0-nano/sdram/DE0_NANO/qsys/synthesis/submodules/qsys_sdram.v Line: 326
Warning (10037): Verilog HDL or VHDL warning at qsys_sdram.v(336): conditional expression evaluates to a constant File: /home/peter/quartus/de0-nano/sdram/DE0_NANO/qsys/synthesis/submodules/qsys_sdram.v Line: 336
Warning (10037): Verilog HDL or VHDL warning at qsys_sdram.v(680): conditional expression evaluates to a constant File: /home/peter/quartus/de0-nano/sdram/DE0_NANO/qsys/synthesis/submodules/qsys_sdram.v Line: 680
