
ws2812b_stm32f103c8t6_v03.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a0a4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002b4  0800a1b0  0800a1b0  0001a1b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a464  0800a464  000201fc  2**0
                  CONTENTS
  4 .ARM          00000000  0800a464  0800a464  000201fc  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a464  0800a464  000201fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a464  0800a464  0001a464  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a468  0800a468  0001a468  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  0800a46c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000136c  200001fc  0800a668  000201fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001568  0800a668  00021568  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000198ea  00000000  00000000  00020225  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c20  00000000  00000000  00039b0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001190  00000000  00000000  0003d730  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fe8  00000000  00000000  0003e8c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b8ca  00000000  00000000  0003f8a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015253  00000000  00000000  0005b172  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008eb61  00000000  00000000  000703c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000fef26  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000051ac  00000000  00000000  000fef7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         00000024  00000000  00000000  00104128  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      0000004e  00000000  00000000  0010414c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200001fc 	.word	0x200001fc
 8000128:	00000000 	.word	0x00000000
 800012c:	0800a198 	.word	0x0800a198

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000200 	.word	0x20000200
 8000148:	0800a198 	.word	0x0800a198

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b084      	sub	sp, #16
 8000160:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000162:	f000 fcc5 	bl	8000af0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000166:	f000 f851 	bl	800020c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800016a:	f000 f93d 	bl	80003e8 <MX_GPIO_Init>
  MX_DMA_Init();
 800016e:	f000 f91d 	bl	80003ac <MX_DMA_Init>
  MX_TIM3_Init();
 8000172:	f000 f8a5 	bl	80002c0 <MX_TIM3_Init>
  MX_USB_DEVICE_Init();
 8000176:	f008 fa73 	bl	8008660 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  ws2812b_init();
 800017a:	f000 fbf3 	bl	8000964 <ws2812b_init>

  srand( (unsigned) time( NULL ));
 800017e:	2000      	movs	r0, #0
 8000180:	f009 f8c8 	bl	8009314 <time>
 8000184:	4603      	mov	r3, r0
 8000186:	4618      	mov	r0, r3
 8000188:	f009 f82e 	bl	80091e8 <srand>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	uint16_t volume = 128; // max 256
 800018c:	2380      	movs	r3, #128	; 0x80
 800018e:	817b      	strh	r3, [r7, #10]
	uint8_t r = gamma8[ rand() % volume ];
 8000190:	f009 f858 	bl	8009244 <rand>
 8000194:	4602      	mov	r2, r0
 8000196:	897b      	ldrh	r3, [r7, #10]
 8000198:	fb92 f1f3 	sdiv	r1, r2, r3
 800019c:	fb03 f301 	mul.w	r3, r3, r1
 80001a0:	1ad3      	subs	r3, r2, r3
 80001a2:	4a19      	ldr	r2, [pc, #100]	; (8000208 <main+0xac>)
 80001a4:	5cd3      	ldrb	r3, [r2, r3]
 80001a6:	727b      	strb	r3, [r7, #9]
	uint8_t g = gamma8[ rand() % volume ];
 80001a8:	f009 f84c 	bl	8009244 <rand>
 80001ac:	4602      	mov	r2, r0
 80001ae:	897b      	ldrh	r3, [r7, #10]
 80001b0:	fb92 f1f3 	sdiv	r1, r2, r3
 80001b4:	fb03 f301 	mul.w	r3, r3, r1
 80001b8:	1ad3      	subs	r3, r2, r3
 80001ba:	4a13      	ldr	r2, [pc, #76]	; (8000208 <main+0xac>)
 80001bc:	5cd3      	ldrb	r3, [r2, r3]
 80001be:	723b      	strb	r3, [r7, #8]
	uint8_t b = gamma8[ rand() % volume ];
 80001c0:	f009 f840 	bl	8009244 <rand>
 80001c4:	4602      	mov	r2, r0
 80001c6:	897b      	ldrh	r3, [r7, #10]
 80001c8:	fb92 f1f3 	sdiv	r1, r2, r3
 80001cc:	fb03 f301 	mul.w	r3, r3, r1
 80001d0:	1ad3      	subs	r3, r2, r3
 80001d2:	4a0d      	ldr	r2, [pc, #52]	; (8000208 <main+0xac>)
 80001d4:	5cd3      	ldrb	r3, [r2, r3]
 80001d6:	71fb      	strb	r3, [r7, #7]

	for( int led = 0; led < LED_N; led++ ) {
 80001d8:	2300      	movs	r3, #0
 80001da:	60fb      	str	r3, [r7, #12]
 80001dc:	e00f      	b.n	80001fe <main+0xa2>
	  ws2812b_set_color( led, r, g, b );
 80001de:	68f8      	ldr	r0, [r7, #12]
 80001e0:	79fb      	ldrb	r3, [r7, #7]
 80001e2:	7a3a      	ldrb	r2, [r7, #8]
 80001e4:	7a79      	ldrb	r1, [r7, #9]
 80001e6:	f000 fc27 	bl	8000a38 <ws2812b_set_color>
	  ws2812b_update();
 80001ea:	f000 fbeb 	bl	80009c4 <ws2812b_update>
	  send_queue_via_usb();
 80001ee:	f000 f979 	bl	80004e4 <send_queue_via_usb>
	  HAL_Delay( 100 );
 80001f2:	2064      	movs	r0, #100	; 0x64
 80001f4:	f000 fcde 	bl	8000bb4 <HAL_Delay>
	for( int led = 0; led < LED_N; led++ ) {
 80001f8:	68fb      	ldr	r3, [r7, #12]
 80001fa:	3301      	adds	r3, #1
 80001fc:	60fb      	str	r3, [r7, #12]
 80001fe:	68fb      	ldr	r3, [r7, #12]
 8000200:	2b07      	cmp	r3, #7
 8000202:	ddec      	ble.n	80001de <main+0x82>
  {
 8000204:	e7c2      	b.n	800018c <main+0x30>
 8000206:	bf00      	nop
 8000208:	0800a218 	.word	0x0800a218

0800020c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800020c:	b580      	push	{r7, lr}
 800020e:	b094      	sub	sp, #80	; 0x50
 8000210:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000212:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000216:	2228      	movs	r2, #40	; 0x28
 8000218:	2100      	movs	r1, #0
 800021a:	4618      	mov	r0, r3
 800021c:	f008 ff36 	bl	800908c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000220:	f107 0314 	add.w	r3, r7, #20
 8000224:	2200      	movs	r2, #0
 8000226:	601a      	str	r2, [r3, #0]
 8000228:	605a      	str	r2, [r3, #4]
 800022a:	609a      	str	r2, [r3, #8]
 800022c:	60da      	str	r2, [r3, #12]
 800022e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000230:	1d3b      	adds	r3, r7, #4
 8000232:	2200      	movs	r2, #0
 8000234:	601a      	str	r2, [r3, #0]
 8000236:	605a      	str	r2, [r3, #4]
 8000238:	609a      	str	r2, [r3, #8]
 800023a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800023c:	2301      	movs	r3, #1
 800023e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000240:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000244:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000246:	2300      	movs	r3, #0
 8000248:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800024a:	2301      	movs	r3, #1
 800024c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800024e:	2302      	movs	r3, #2
 8000250:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000252:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000256:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000258:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800025c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800025e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000262:	4618      	mov	r0, r3
 8000264:	f002 fe28 	bl	8002eb8 <HAL_RCC_OscConfig>
 8000268:	4603      	mov	r3, r0
 800026a:	2b00      	cmp	r3, #0
 800026c:	d001      	beq.n	8000272 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800026e:	f000 f9ab 	bl	80005c8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000272:	230f      	movs	r3, #15
 8000274:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000276:	2302      	movs	r3, #2
 8000278:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800027a:	2300      	movs	r3, #0
 800027c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800027e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000282:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000284:	2300      	movs	r3, #0
 8000286:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000288:	f107 0314 	add.w	r3, r7, #20
 800028c:	2102      	movs	r1, #2
 800028e:	4618      	mov	r0, r3
 8000290:	f003 f892 	bl	80033b8 <HAL_RCC_ClockConfig>
 8000294:	4603      	mov	r3, r0
 8000296:	2b00      	cmp	r3, #0
 8000298:	d001      	beq.n	800029e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800029a:	f000 f995 	bl	80005c8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800029e:	2310      	movs	r3, #16
 80002a0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 80002a2:	2300      	movs	r3, #0
 80002a4:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80002a6:	1d3b      	adds	r3, r7, #4
 80002a8:	4618      	mov	r0, r3
 80002aa:	f003 f9ed 	bl	8003688 <HAL_RCCEx_PeriphCLKConfig>
 80002ae:	4603      	mov	r3, r0
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	d001      	beq.n	80002b8 <SystemClock_Config+0xac>
  {
    Error_Handler();
 80002b4:	f000 f988 	bl	80005c8 <Error_Handler>
  }
}
 80002b8:	bf00      	nop
 80002ba:	3750      	adds	r7, #80	; 0x50
 80002bc:	46bd      	mov	sp, r7
 80002be:	bd80      	pop	{r7, pc}

080002c0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b08e      	sub	sp, #56	; 0x38
 80002c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80002c6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80002ca:	2200      	movs	r2, #0
 80002cc:	601a      	str	r2, [r3, #0]
 80002ce:	605a      	str	r2, [r3, #4]
 80002d0:	609a      	str	r2, [r3, #8]
 80002d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80002d4:	f107 0320 	add.w	r3, r7, #32
 80002d8:	2200      	movs	r2, #0
 80002da:	601a      	str	r2, [r3, #0]
 80002dc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80002de:	1d3b      	adds	r3, r7, #4
 80002e0:	2200      	movs	r2, #0
 80002e2:	601a      	str	r2, [r3, #0]
 80002e4:	605a      	str	r2, [r3, #4]
 80002e6:	609a      	str	r2, [r3, #8]
 80002e8:	60da      	str	r2, [r3, #12]
 80002ea:	611a      	str	r2, [r3, #16]
 80002ec:	615a      	str	r2, [r3, #20]
 80002ee:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80002f0:	4b2c      	ldr	r3, [pc, #176]	; (80003a4 <MX_TIM3_Init+0xe4>)
 80002f2:	4a2d      	ldr	r2, [pc, #180]	; (80003a8 <MX_TIM3_Init+0xe8>)
 80002f4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80002f6:	4b2b      	ldr	r3, [pc, #172]	; (80003a4 <MX_TIM3_Init+0xe4>)
 80002f8:	2200      	movs	r2, #0
 80002fa:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80002fc:	4b29      	ldr	r3, [pc, #164]	; (80003a4 <MX_TIM3_Init+0xe4>)
 80002fe:	2200      	movs	r2, #0
 8000300:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 89;
 8000302:	4b28      	ldr	r3, [pc, #160]	; (80003a4 <MX_TIM3_Init+0xe4>)
 8000304:	2259      	movs	r2, #89	; 0x59
 8000306:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000308:	4b26      	ldr	r3, [pc, #152]	; (80003a4 <MX_TIM3_Init+0xe4>)
 800030a:	2200      	movs	r2, #0
 800030c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800030e:	4b25      	ldr	r3, [pc, #148]	; (80003a4 <MX_TIM3_Init+0xe4>)
 8000310:	2200      	movs	r2, #0
 8000312:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000314:	4823      	ldr	r0, [pc, #140]	; (80003a4 <MX_TIM3_Init+0xe4>)
 8000316:	f003 fa6d 	bl	80037f4 <HAL_TIM_Base_Init>
 800031a:	4603      	mov	r3, r0
 800031c:	2b00      	cmp	r3, #0
 800031e:	d001      	beq.n	8000324 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8000320:	f000 f952 	bl	80005c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000324:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000328:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800032a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800032e:	4619      	mov	r1, r3
 8000330:	481c      	ldr	r0, [pc, #112]	; (80003a4 <MX_TIM3_Init+0xe4>)
 8000332:	f003 feb1 	bl	8004098 <HAL_TIM_ConfigClockSource>
 8000336:	4603      	mov	r3, r0
 8000338:	2b00      	cmp	r3, #0
 800033a:	d001      	beq.n	8000340 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 800033c:	f000 f944 	bl	80005c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000340:	4818      	ldr	r0, [pc, #96]	; (80003a4 <MX_TIM3_Init+0xe4>)
 8000342:	f003 faf1 	bl	8003928 <HAL_TIM_PWM_Init>
 8000346:	4603      	mov	r3, r0
 8000348:	2b00      	cmp	r3, #0
 800034a:	d001      	beq.n	8000350 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 800034c:	f000 f93c 	bl	80005c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000350:	2300      	movs	r3, #0
 8000352:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000354:	2300      	movs	r3, #0
 8000356:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000358:	f107 0320 	add.w	r3, r7, #32
 800035c:	4619      	mov	r1, r3
 800035e:	4811      	ldr	r0, [pc, #68]	; (80003a4 <MX_TIM3_Init+0xe4>)
 8000360:	f004 fb12 	bl	8004988 <HAL_TIMEx_MasterConfigSynchronization>
 8000364:	4603      	mov	r3, r0
 8000366:	2b00      	cmp	r3, #0
 8000368:	d001      	beq.n	800036e <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 800036a:	f000 f92d 	bl	80005c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800036e:	2360      	movs	r3, #96	; 0x60
 8000370:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000372:	2300      	movs	r3, #0
 8000374:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000376:	2300      	movs	r3, #0
 8000378:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800037a:	2300      	movs	r3, #0
 800037c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800037e:	1d3b      	adds	r3, r7, #4
 8000380:	2200      	movs	r2, #0
 8000382:	4619      	mov	r1, r3
 8000384:	4807      	ldr	r0, [pc, #28]	; (80003a4 <MX_TIM3_Init+0xe4>)
 8000386:	f003 fdc9 	bl	8003f1c <HAL_TIM_PWM_ConfigChannel>
 800038a:	4603      	mov	r3, r0
 800038c:	2b00      	cmp	r3, #0
 800038e:	d001      	beq.n	8000394 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8000390:	f000 f91a 	bl	80005c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000394:	4803      	ldr	r0, [pc, #12]	; (80003a4 <MX_TIM3_Init+0xe4>)
 8000396:	f000 f9a5 	bl	80006e4 <HAL_TIM_MspPostInit>

}
 800039a:	bf00      	nop
 800039c:	3738      	adds	r7, #56	; 0x38
 800039e:	46bd      	mov	sp, r7
 80003a0:	bd80      	pop	{r7, pc}
 80003a2:	bf00      	nop
 80003a4:	20000538 	.word	0x20000538
 80003a8:	40000400 	.word	0x40000400

080003ac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80003ac:	b580      	push	{r7, lr}
 80003ae:	b082      	sub	sp, #8
 80003b0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80003b2:	4b0c      	ldr	r3, [pc, #48]	; (80003e4 <MX_DMA_Init+0x38>)
 80003b4:	695b      	ldr	r3, [r3, #20]
 80003b6:	4a0b      	ldr	r2, [pc, #44]	; (80003e4 <MX_DMA_Init+0x38>)
 80003b8:	f043 0301 	orr.w	r3, r3, #1
 80003bc:	6153      	str	r3, [r2, #20]
 80003be:	4b09      	ldr	r3, [pc, #36]	; (80003e4 <MX_DMA_Init+0x38>)
 80003c0:	695b      	ldr	r3, [r3, #20]
 80003c2:	f003 0301 	and.w	r3, r3, #1
 80003c6:	607b      	str	r3, [r7, #4]
 80003c8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 80003ca:	2200      	movs	r2, #0
 80003cc:	2100      	movs	r1, #0
 80003ce:	2010      	movs	r0, #16
 80003d0:	f000 fceb 	bl	8000daa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80003d4:	2010      	movs	r0, #16
 80003d6:	f000 fd04 	bl	8000de2 <HAL_NVIC_EnableIRQ>

}
 80003da:	bf00      	nop
 80003dc:	3708      	adds	r7, #8
 80003de:	46bd      	mov	sp, r7
 80003e0:	bd80      	pop	{r7, pc}
 80003e2:	bf00      	nop
 80003e4:	40021000 	.word	0x40021000

080003e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003e8:	b580      	push	{r7, lr}
 80003ea:	b088      	sub	sp, #32
 80003ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003ee:	f107 0310 	add.w	r3, r7, #16
 80003f2:	2200      	movs	r2, #0
 80003f4:	601a      	str	r2, [r3, #0]
 80003f6:	605a      	str	r2, [r3, #4]
 80003f8:	609a      	str	r2, [r3, #8]
 80003fa:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003fc:	4b1e      	ldr	r3, [pc, #120]	; (8000478 <MX_GPIO_Init+0x90>)
 80003fe:	699b      	ldr	r3, [r3, #24]
 8000400:	4a1d      	ldr	r2, [pc, #116]	; (8000478 <MX_GPIO_Init+0x90>)
 8000402:	f043 0310 	orr.w	r3, r3, #16
 8000406:	6193      	str	r3, [r2, #24]
 8000408:	4b1b      	ldr	r3, [pc, #108]	; (8000478 <MX_GPIO_Init+0x90>)
 800040a:	699b      	ldr	r3, [r3, #24]
 800040c:	f003 0310 	and.w	r3, r3, #16
 8000410:	60fb      	str	r3, [r7, #12]
 8000412:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000414:	4b18      	ldr	r3, [pc, #96]	; (8000478 <MX_GPIO_Init+0x90>)
 8000416:	699b      	ldr	r3, [r3, #24]
 8000418:	4a17      	ldr	r2, [pc, #92]	; (8000478 <MX_GPIO_Init+0x90>)
 800041a:	f043 0320 	orr.w	r3, r3, #32
 800041e:	6193      	str	r3, [r2, #24]
 8000420:	4b15      	ldr	r3, [pc, #84]	; (8000478 <MX_GPIO_Init+0x90>)
 8000422:	699b      	ldr	r3, [r3, #24]
 8000424:	f003 0320 	and.w	r3, r3, #32
 8000428:	60bb      	str	r3, [r7, #8]
 800042a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800042c:	4b12      	ldr	r3, [pc, #72]	; (8000478 <MX_GPIO_Init+0x90>)
 800042e:	699b      	ldr	r3, [r3, #24]
 8000430:	4a11      	ldr	r2, [pc, #68]	; (8000478 <MX_GPIO_Init+0x90>)
 8000432:	f043 0304 	orr.w	r3, r3, #4
 8000436:	6193      	str	r3, [r2, #24]
 8000438:	4b0f      	ldr	r3, [pc, #60]	; (8000478 <MX_GPIO_Init+0x90>)
 800043a:	699b      	ldr	r3, [r3, #24]
 800043c:	f003 0304 	and.w	r3, r3, #4
 8000440:	607b      	str	r3, [r7, #4]
 8000442:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000444:	2200      	movs	r2, #0
 8000446:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800044a:	480c      	ldr	r0, [pc, #48]	; (800047c <MX_GPIO_Init+0x94>)
 800044c:	f001 f856 	bl	80014fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000450:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000454:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000456:	2301      	movs	r3, #1
 8000458:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800045a:	2300      	movs	r3, #0
 800045c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800045e:	2302      	movs	r3, #2
 8000460:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000462:	f107 0310 	add.w	r3, r7, #16
 8000466:	4619      	mov	r1, r3
 8000468:	4804      	ldr	r0, [pc, #16]	; (800047c <MX_GPIO_Init+0x94>)
 800046a:	f000 fec3 	bl	80011f4 <HAL_GPIO_Init>

}
 800046e:	bf00      	nop
 8000470:	3720      	adds	r7, #32
 8000472:	46bd      	mov	sp, r7
 8000474:	bd80      	pop	{r7, pc}
 8000476:	bf00      	nop
 8000478:	40021000 	.word	0x40021000
 800047c:	40011000 	.word	0x40011000

08000480 <usb_transmit_fs>:

/* USER CODE BEGIN 4 */

void usb_transmit_fs( uint8_t *txBuf, uint32_t buf_len ) {
 8000480:	b580      	push	{r7, lr}
 8000482:	b082      	sub	sp, #8
 8000484:	af00      	add	r7, sp, #0
 8000486:	6078      	str	r0, [r7, #4]
 8000488:	6039      	str	r1, [r7, #0]
	void wait_for_CDC_transmit_ready();
	CDC_Transmit_FS( txBuf, buf_len );
 800048a:	6839      	ldr	r1, [r7, #0]
 800048c:	6878      	ldr	r0, [r7, #4]
 800048e:	f008 f9e5 	bl	800885c <CDC_Transmit_FS>
//	while( CDC_Transmit_FS( txBuf, buf_len ) == USBD_BUSY ) { // USBD_OK
//		HAL_Delay( 1 );
//	}
}
 8000492:	bf00      	nop
 8000494:	3708      	adds	r7, #8
 8000496:	46bd      	mov	sp, r7
 8000498:	bd80      	pop	{r7, pc}
	...

0800049c <welcome>:

void welcome(void) {
 800049c:	b590      	push	{r4, r7, lr}
 800049e:	b083      	sub	sp, #12
 80004a0:	af00      	add	r7, sp, #0
	char *tmp_buf;
	tmp_buf = malloc( (strlen( info ) + strlen( prompt )) * sizeof( char ));
 80004a2:	480e      	ldr	r0, [pc, #56]	; (80004dc <welcome+0x40>)
 80004a4:	f7ff fe52 	bl	800014c <strlen>
 80004a8:	4604      	mov	r4, r0
 80004aa:	480d      	ldr	r0, [pc, #52]	; (80004e0 <welcome+0x44>)
 80004ac:	f7ff fe4e 	bl	800014c <strlen>
 80004b0:	4603      	mov	r3, r0
 80004b2:	4423      	add	r3, r4
 80004b4:	4618      	mov	r0, r3
 80004b6:	f008 fdd9 	bl	800906c <malloc>
 80004ba:	4603      	mov	r3, r0
 80004bc:	607b      	str	r3, [r7, #4]
	strcpy( tmp_buf, info );
 80004be:	4907      	ldr	r1, [pc, #28]	; (80004dc <welcome+0x40>)
 80004c0:	6878      	ldr	r0, [r7, #4]
 80004c2:	f008 ff1e 	bl	8009302 <strcpy>
	strcat( tmp_buf, prompt );
 80004c6:	4906      	ldr	r1, [pc, #24]	; (80004e0 <welcome+0x44>)
 80004c8:	6878      	ldr	r0, [r7, #4]
 80004ca:	f008 ff0b 	bl	80092e4 <strcat>
	write_to_future_send_via_usb( tmp_buf );
 80004ce:	6878      	ldr	r0, [r7, #4]
 80004d0:	f000 f844 	bl	800055c <write_to_future_send_via_usb>
//	usb_transmit_fs( info, strlen( info ));
//	usb_transmit_fs( prompt, strlen( prompt ));
}
 80004d4:	bf00      	nop
 80004d6:	370c      	adds	r7, #12
 80004d8:	46bd      	mov	sp, r7
 80004da:	bd90      	pop	{r4, r7, pc}
 80004dc:	20000008 	.word	0x20000008
 80004e0:	20000000 	.word	0x20000000

080004e4 <send_queue_via_usb>:
void get_command(void) {
	in_usb_buf_pos = 0;
	usb_transmit_fs( prompt, strlen( prompt ));
}

void send_queue_via_usb(void) {
 80004e4:	b590      	push	{r4, r7, lr}
 80004e6:	b083      	sub	sp, #12
 80004e8:	af00      	add	r7, sp, #0
	for( uint8_t loop = 0; loop < USB_INPUT_QUEUE_LEN; loop++ ) {
 80004ea:	2300      	movs	r3, #0
 80004ec:	71fb      	strb	r3, [r7, #7]
 80004ee:	e02b      	b.n	8000548 <send_queue_via_usb+0x64>
		if( output_usb_buffer[ loop ] && strlen( output_usb_buffer[ loop ]) > 0 ) {
 80004f0:	79fb      	ldrb	r3, [r7, #7]
 80004f2:	4a19      	ldr	r2, [pc, #100]	; (8000558 <send_queue_via_usb+0x74>)
 80004f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	d022      	beq.n	8000542 <send_queue_via_usb+0x5e>
 80004fc:	79fb      	ldrb	r3, [r7, #7]
 80004fe:	4a16      	ldr	r2, [pc, #88]	; (8000558 <send_queue_via_usb+0x74>)
 8000500:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000504:	781b      	ldrb	r3, [r3, #0]
 8000506:	2b00      	cmp	r3, #0
 8000508:	d01b      	beq.n	8000542 <send_queue_via_usb+0x5e>
			usb_transmit_fs( output_usb_buffer[ loop ], strlen( output_usb_buffer[ loop ]));
 800050a:	79fb      	ldrb	r3, [r7, #7]
 800050c:	4a12      	ldr	r2, [pc, #72]	; (8000558 <send_queue_via_usb+0x74>)
 800050e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8000512:	79fb      	ldrb	r3, [r7, #7]
 8000514:	4a10      	ldr	r2, [pc, #64]	; (8000558 <send_queue_via_usb+0x74>)
 8000516:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800051a:	4618      	mov	r0, r3
 800051c:	f7ff fe16 	bl	800014c <strlen>
 8000520:	4603      	mov	r3, r0
 8000522:	4619      	mov	r1, r3
 8000524:	4620      	mov	r0, r4
 8000526:	f7ff ffab 	bl	8000480 <usb_transmit_fs>
			free( output_usb_buffer[ loop ] );
 800052a:	79fb      	ldrb	r3, [r7, #7]
 800052c:	4a0a      	ldr	r2, [pc, #40]	; (8000558 <send_queue_via_usb+0x74>)
 800052e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000532:	4618      	mov	r0, r3
 8000534:	f008 fda2 	bl	800907c <free>
			output_usb_buffer[ loop ] = NULL;
 8000538:	79fb      	ldrb	r3, [r7, #7]
 800053a:	4a07      	ldr	r2, [pc, #28]	; (8000558 <send_queue_via_usb+0x74>)
 800053c:	2100      	movs	r1, #0
 800053e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for( uint8_t loop = 0; loop < USB_INPUT_QUEUE_LEN; loop++ ) {
 8000542:	79fb      	ldrb	r3, [r7, #7]
 8000544:	3301      	adds	r3, #1
 8000546:	71fb      	strb	r3, [r7, #7]
 8000548:	79fb      	ldrb	r3, [r7, #7]
 800054a:	2b03      	cmp	r3, #3
 800054c:	d9d0      	bls.n	80004f0 <send_queue_via_usb+0xc>
//	if( output_usb_buffer2 && strlen( output_usb_buffer2 ) > 0 ) {
//		usb_transmit_fs( output_usb_buffer2, strlen( output_usb_buffer2 ));
//		free( output_usb_buffer2 );
//		output_usb_buffer2 = NULL;
//	}
}
 800054e:	bf00      	nop
 8000550:	bf00      	nop
 8000552:	370c      	adds	r7, #12
 8000554:	46bd      	mov	sp, r7
 8000556:	bd90      	pop	{r4, r7, pc}
 8000558:	200005c4 	.word	0x200005c4

0800055c <write_to_future_send_via_usb>:

void write_to_future_send_via_usb( char *text_to_send ) {
 800055c:	b480      	push	{r7}
 800055e:	b085      	sub	sp, #20
 8000560:	af00      	add	r7, sp, #0
 8000562:	6078      	str	r0, [r7, #4]
	uint8_t loop = 0;
 8000564:	2300      	movs	r3, #0
 8000566:	73fb      	strb	r3, [r7, #15]

	while( loop < USB_INPUT_QUEUE_LEN && output_usb_buffer ) {
 8000568:	e002      	b.n	8000570 <write_to_future_send_via_usb+0x14>
		loop++;
 800056a:	7bfb      	ldrb	r3, [r7, #15]
 800056c:	3301      	adds	r3, #1
 800056e:	73fb      	strb	r3, [r7, #15]
	while( loop < USB_INPUT_QUEUE_LEN && output_usb_buffer ) {
 8000570:	7bfb      	ldrb	r3, [r7, #15]
 8000572:	2b03      	cmp	r3, #3
 8000574:	d9f9      	bls.n	800056a <write_to_future_send_via_usb+0xe>
	}
	if( loop < USB_INPUT_QUEUE_LEN ) {
 8000576:	7bfb      	ldrb	r3, [r7, #15]
 8000578:	2b03      	cmp	r3, #3
 800057a:	d804      	bhi.n	8000586 <write_to_future_send_via_usb+0x2a>
		output_usb_buffer[ loop ] = text_to_send;
 800057c:	7bfb      	ldrb	r3, [r7, #15]
 800057e:	4904      	ldr	r1, [pc, #16]	; (8000590 <write_to_future_send_via_usb+0x34>)
 8000580:	687a      	ldr	r2, [r7, #4]
 8000582:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	}
}
 8000586:	bf00      	nop
 8000588:	3714      	adds	r7, #20
 800058a:	46bd      	mov	sp, r7
 800058c:	bc80      	pop	{r7}
 800058e:	4770      	bx	lr
 8000590:	200005c4 	.word	0x200005c4

08000594 <send_prompt>:

void send_prompt(void) {
 8000594:	b580      	push	{r7, lr}
 8000596:	b082      	sub	sp, #8
 8000598:	af00      	add	r7, sp, #0
	char *tmp_buf;
	tmp_buf = malloc( strlen( prompt ) * sizeof( char ));
 800059a:	480a      	ldr	r0, [pc, #40]	; (80005c4 <send_prompt+0x30>)
 800059c:	f7ff fdd6 	bl	800014c <strlen>
 80005a0:	4603      	mov	r3, r0
 80005a2:	4618      	mov	r0, r3
 80005a4:	f008 fd62 	bl	800906c <malloc>
 80005a8:	4603      	mov	r3, r0
 80005aa:	607b      	str	r3, [r7, #4]
	strcpy( tmp_buf, prompt );
 80005ac:	4905      	ldr	r1, [pc, #20]	; (80005c4 <send_prompt+0x30>)
 80005ae:	6878      	ldr	r0, [r7, #4]
 80005b0:	f008 fea7 	bl	8009302 <strcpy>
	write_to_future_send_via_usb( tmp_buf );
 80005b4:	6878      	ldr	r0, [r7, #4]
 80005b6:	f7ff ffd1 	bl	800055c <write_to_future_send_via_usb>
}
 80005ba:	bf00      	nop
 80005bc:	3708      	adds	r7, #8
 80005be:	46bd      	mov	sp, r7
 80005c0:	bd80      	pop	{r7, pc}
 80005c2:	bf00      	nop
 80005c4:	20000000 	.word	0x20000000

080005c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005c8:	b480      	push	{r7}
 80005ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80005cc:	bf00      	nop
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bc80      	pop	{r7}
 80005d2:	4770      	bx	lr

080005d4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005d4:	b480      	push	{r7}
 80005d6:	b085      	sub	sp, #20
 80005d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80005da:	4b15      	ldr	r3, [pc, #84]	; (8000630 <HAL_MspInit+0x5c>)
 80005dc:	699b      	ldr	r3, [r3, #24]
 80005de:	4a14      	ldr	r2, [pc, #80]	; (8000630 <HAL_MspInit+0x5c>)
 80005e0:	f043 0301 	orr.w	r3, r3, #1
 80005e4:	6193      	str	r3, [r2, #24]
 80005e6:	4b12      	ldr	r3, [pc, #72]	; (8000630 <HAL_MspInit+0x5c>)
 80005e8:	699b      	ldr	r3, [r3, #24]
 80005ea:	f003 0301 	and.w	r3, r3, #1
 80005ee:	60bb      	str	r3, [r7, #8]
 80005f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005f2:	4b0f      	ldr	r3, [pc, #60]	; (8000630 <HAL_MspInit+0x5c>)
 80005f4:	69db      	ldr	r3, [r3, #28]
 80005f6:	4a0e      	ldr	r2, [pc, #56]	; (8000630 <HAL_MspInit+0x5c>)
 80005f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005fc:	61d3      	str	r3, [r2, #28]
 80005fe:	4b0c      	ldr	r3, [pc, #48]	; (8000630 <HAL_MspInit+0x5c>)
 8000600:	69db      	ldr	r3, [r3, #28]
 8000602:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000606:	607b      	str	r3, [r7, #4]
 8000608:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800060a:	4b0a      	ldr	r3, [pc, #40]	; (8000634 <HAL_MspInit+0x60>)
 800060c:	685b      	ldr	r3, [r3, #4]
 800060e:	60fb      	str	r3, [r7, #12]
 8000610:	68fb      	ldr	r3, [r7, #12]
 8000612:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000616:	60fb      	str	r3, [r7, #12]
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800061e:	60fb      	str	r3, [r7, #12]
 8000620:	4a04      	ldr	r2, [pc, #16]	; (8000634 <HAL_MspInit+0x60>)
 8000622:	68fb      	ldr	r3, [r7, #12]
 8000624:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000626:	bf00      	nop
 8000628:	3714      	adds	r7, #20
 800062a:	46bd      	mov	sp, r7
 800062c:	bc80      	pop	{r7}
 800062e:	4770      	bx	lr
 8000630:	40021000 	.word	0x40021000
 8000634:	40010000 	.word	0x40010000

08000638 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b084      	sub	sp, #16
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4a23      	ldr	r2, [pc, #140]	; (80006d4 <HAL_TIM_Base_MspInit+0x9c>)
 8000646:	4293      	cmp	r3, r2
 8000648:	d140      	bne.n	80006cc <HAL_TIM_Base_MspInit+0x94>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800064a:	4b23      	ldr	r3, [pc, #140]	; (80006d8 <HAL_TIM_Base_MspInit+0xa0>)
 800064c:	69db      	ldr	r3, [r3, #28]
 800064e:	4a22      	ldr	r2, [pc, #136]	; (80006d8 <HAL_TIM_Base_MspInit+0xa0>)
 8000650:	f043 0302 	orr.w	r3, r3, #2
 8000654:	61d3      	str	r3, [r2, #28]
 8000656:	4b20      	ldr	r3, [pc, #128]	; (80006d8 <HAL_TIM_Base_MspInit+0xa0>)
 8000658:	69db      	ldr	r3, [r3, #28]
 800065a:	f003 0302 	and.w	r3, r3, #2
 800065e:	60fb      	str	r3, [r7, #12]
 8000660:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 DMA Init */
    /* TIM3_CH1_TRIG Init */
    hdma_tim3_ch1_trig.Instance = DMA1_Channel6;
 8000662:	4b1e      	ldr	r3, [pc, #120]	; (80006dc <HAL_TIM_Base_MspInit+0xa4>)
 8000664:	4a1e      	ldr	r2, [pc, #120]	; (80006e0 <HAL_TIM_Base_MspInit+0xa8>)
 8000666:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000668:	4b1c      	ldr	r3, [pc, #112]	; (80006dc <HAL_TIM_Base_MspInit+0xa4>)
 800066a:	2210      	movs	r2, #16
 800066c:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 800066e:	4b1b      	ldr	r3, [pc, #108]	; (80006dc <HAL_TIM_Base_MspInit+0xa4>)
 8000670:	2200      	movs	r2, #0
 8000672:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 8000674:	4b19      	ldr	r3, [pc, #100]	; (80006dc <HAL_TIM_Base_MspInit+0xa4>)
 8000676:	2280      	movs	r2, #128	; 0x80
 8000678:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800067a:	4b18      	ldr	r3, [pc, #96]	; (80006dc <HAL_TIM_Base_MspInit+0xa4>)
 800067c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000680:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000682:	4b16      	ldr	r3, [pc, #88]	; (80006dc <HAL_TIM_Base_MspInit+0xa4>)
 8000684:	2200      	movs	r2, #0
 8000686:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
 8000688:	4b14      	ldr	r3, [pc, #80]	; (80006dc <HAL_TIM_Base_MspInit+0xa4>)
 800068a:	2200      	movs	r2, #0
 800068c:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_LOW;
 800068e:	4b13      	ldr	r3, [pc, #76]	; (80006dc <HAL_TIM_Base_MspInit+0xa4>)
 8000690:	2200      	movs	r2, #0
 8000692:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 8000694:	4811      	ldr	r0, [pc, #68]	; (80006dc <HAL_TIM_Base_MspInit+0xa4>)
 8000696:	f000 fbbf 	bl	8000e18 <HAL_DMA_Init>
 800069a:	4603      	mov	r3, r0
 800069c:	2b00      	cmp	r3, #0
 800069e:	d001      	beq.n	80006a4 <HAL_TIM_Base_MspInit+0x6c>
    {
      Error_Handler();
 80006a0:	f7ff ff92 	bl	80005c8 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	4a0d      	ldr	r2, [pc, #52]	; (80006dc <HAL_TIM_Base_MspInit+0xa4>)
 80006a8:	625a      	str	r2, [r3, #36]	; 0x24
 80006aa:	4a0c      	ldr	r2, [pc, #48]	; (80006dc <HAL_TIM_Base_MspInit+0xa4>)
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	6253      	str	r3, [r2, #36]	; 0x24
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	4a0a      	ldr	r2, [pc, #40]	; (80006dc <HAL_TIM_Base_MspInit+0xa4>)
 80006b4:	639a      	str	r2, [r3, #56]	; 0x38
 80006b6:	4a09      	ldr	r2, [pc, #36]	; (80006dc <HAL_TIM_Base_MspInit+0xa4>)
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	6253      	str	r3, [r2, #36]	; 0x24

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80006bc:	2200      	movs	r2, #0
 80006be:	2100      	movs	r1, #0
 80006c0:	201d      	movs	r0, #29
 80006c2:	f000 fb72 	bl	8000daa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80006c6:	201d      	movs	r0, #29
 80006c8:	f000 fb8b 	bl	8000de2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80006cc:	bf00      	nop
 80006ce:	3710      	adds	r7, #16
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	40000400 	.word	0x40000400
 80006d8:	40021000 	.word	0x40021000
 80006dc:	20000580 	.word	0x20000580
 80006e0:	4002006c 	.word	0x4002006c

080006e4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b088      	sub	sp, #32
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ec:	f107 0310 	add.w	r3, r7, #16
 80006f0:	2200      	movs	r2, #0
 80006f2:	601a      	str	r2, [r3, #0]
 80006f4:	605a      	str	r2, [r3, #4]
 80006f6:	609a      	str	r2, [r3, #8]
 80006f8:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	4a0f      	ldr	r2, [pc, #60]	; (800073c <HAL_TIM_MspPostInit+0x58>)
 8000700:	4293      	cmp	r3, r2
 8000702:	d117      	bne.n	8000734 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000704:	4b0e      	ldr	r3, [pc, #56]	; (8000740 <HAL_TIM_MspPostInit+0x5c>)
 8000706:	699b      	ldr	r3, [r3, #24]
 8000708:	4a0d      	ldr	r2, [pc, #52]	; (8000740 <HAL_TIM_MspPostInit+0x5c>)
 800070a:	f043 0304 	orr.w	r3, r3, #4
 800070e:	6193      	str	r3, [r2, #24]
 8000710:	4b0b      	ldr	r3, [pc, #44]	; (8000740 <HAL_TIM_MspPostInit+0x5c>)
 8000712:	699b      	ldr	r3, [r3, #24]
 8000714:	f003 0304 	and.w	r3, r3, #4
 8000718:	60fb      	str	r3, [r7, #12]
 800071a:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800071c:	2340      	movs	r3, #64	; 0x40
 800071e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000720:	2302      	movs	r3, #2
 8000722:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000724:	2303      	movs	r3, #3
 8000726:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000728:	f107 0310 	add.w	r3, r7, #16
 800072c:	4619      	mov	r1, r3
 800072e:	4805      	ldr	r0, [pc, #20]	; (8000744 <HAL_TIM_MspPostInit+0x60>)
 8000730:	f000 fd60 	bl	80011f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000734:	bf00      	nop
 8000736:	3720      	adds	r7, #32
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}
 800073c:	40000400 	.word	0x40000400
 8000740:	40021000 	.word	0x40021000
 8000744:	40010800 	.word	0x40010800

08000748 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800074c:	bf00      	nop
 800074e:	46bd      	mov	sp, r7
 8000750:	bc80      	pop	{r7}
 8000752:	4770      	bx	lr

08000754 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000754:	b480      	push	{r7}
 8000756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000758:	e7fe      	b.n	8000758 <HardFault_Handler+0x4>

0800075a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800075a:	b480      	push	{r7}
 800075c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800075e:	e7fe      	b.n	800075e <MemManage_Handler+0x4>

08000760 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000764:	e7fe      	b.n	8000764 <BusFault_Handler+0x4>

08000766 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000766:	b480      	push	{r7}
 8000768:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800076a:	e7fe      	b.n	800076a <UsageFault_Handler+0x4>

0800076c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800076c:	b480      	push	{r7}
 800076e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000770:	bf00      	nop
 8000772:	46bd      	mov	sp, r7
 8000774:	bc80      	pop	{r7}
 8000776:	4770      	bx	lr

08000778 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000778:	b480      	push	{r7}
 800077a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800077c:	bf00      	nop
 800077e:	46bd      	mov	sp, r7
 8000780:	bc80      	pop	{r7}
 8000782:	4770      	bx	lr

08000784 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000784:	b480      	push	{r7}
 8000786:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000788:	bf00      	nop
 800078a:	46bd      	mov	sp, r7
 800078c:	bc80      	pop	{r7}
 800078e:	4770      	bx	lr

08000790 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000794:	f000 f9f2 	bl	8000b7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000798:	bf00      	nop
 800079a:	bd80      	pop	{r7, pc}

0800079c <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 80007a0:	4802      	ldr	r0, [pc, #8]	; (80007ac <DMA1_Channel6_IRQHandler+0x10>)
 80007a2:	f000 fbf3 	bl	8000f8c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80007a6:	bf00      	nop
 80007a8:	bd80      	pop	{r7, pc}
 80007aa:	bf00      	nop
 80007ac:	20000580 	.word	0x20000580

080007b0 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80007b4:	4802      	ldr	r0, [pc, #8]	; (80007c0 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 80007b6:	f000 ffea 	bl	800178e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 80007ba:	bf00      	nop
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	bf00      	nop
 80007c0:	2000126c 	.word	0x2000126c

080007c4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80007c8:	4802      	ldr	r0, [pc, #8]	; (80007d4 <TIM3_IRQHandler+0x10>)
 80007ca:	f003 fa9f 	bl	8003d0c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80007ce:	bf00      	nop
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	20000538 	.word	0x20000538

080007d8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0
	return 1;
 80007dc:	2301      	movs	r3, #1
}
 80007de:	4618      	mov	r0, r3
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bc80      	pop	{r7}
 80007e4:	4770      	bx	lr

080007e6 <_kill>:

int _kill(int pid, int sig)
{
 80007e6:	b580      	push	{r7, lr}
 80007e8:	b082      	sub	sp, #8
 80007ea:	af00      	add	r7, sp, #0
 80007ec:	6078      	str	r0, [r7, #4]
 80007ee:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80007f0:	f008 fc12 	bl	8009018 <__errno>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2216      	movs	r2, #22
 80007f8:	601a      	str	r2, [r3, #0]
	return -1;
 80007fa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80007fe:	4618      	mov	r0, r3
 8000800:	3708      	adds	r7, #8
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}

08000806 <_exit>:

void _exit (int status)
{
 8000806:	b580      	push	{r7, lr}
 8000808:	b082      	sub	sp, #8
 800080a:	af00      	add	r7, sp, #0
 800080c:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800080e:	f04f 31ff 	mov.w	r1, #4294967295
 8000812:	6878      	ldr	r0, [r7, #4]
 8000814:	f7ff ffe7 	bl	80007e6 <_kill>
	while (1) {}		/* Make sure we hang here */
 8000818:	e7fe      	b.n	8000818 <_exit+0x12>

0800081a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800081a:	b580      	push	{r7, lr}
 800081c:	b086      	sub	sp, #24
 800081e:	af00      	add	r7, sp, #0
 8000820:	60f8      	str	r0, [r7, #12]
 8000822:	60b9      	str	r1, [r7, #8]
 8000824:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000826:	2300      	movs	r3, #0
 8000828:	617b      	str	r3, [r7, #20]
 800082a:	e00a      	b.n	8000842 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800082c:	f3af 8000 	nop.w
 8000830:	4601      	mov	r1, r0
 8000832:	68bb      	ldr	r3, [r7, #8]
 8000834:	1c5a      	adds	r2, r3, #1
 8000836:	60ba      	str	r2, [r7, #8]
 8000838:	b2ca      	uxtb	r2, r1
 800083a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800083c:	697b      	ldr	r3, [r7, #20]
 800083e:	3301      	adds	r3, #1
 8000840:	617b      	str	r3, [r7, #20]
 8000842:	697a      	ldr	r2, [r7, #20]
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	429a      	cmp	r2, r3
 8000848:	dbf0      	blt.n	800082c <_read+0x12>
	}

return len;
 800084a:	687b      	ldr	r3, [r7, #4]
}
 800084c:	4618      	mov	r0, r3
 800084e:	3718      	adds	r7, #24
 8000850:	46bd      	mov	sp, r7
 8000852:	bd80      	pop	{r7, pc}

08000854 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b086      	sub	sp, #24
 8000858:	af00      	add	r7, sp, #0
 800085a:	60f8      	str	r0, [r7, #12]
 800085c:	60b9      	str	r1, [r7, #8]
 800085e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000860:	2300      	movs	r3, #0
 8000862:	617b      	str	r3, [r7, #20]
 8000864:	e009      	b.n	800087a <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000866:	68bb      	ldr	r3, [r7, #8]
 8000868:	1c5a      	adds	r2, r3, #1
 800086a:	60ba      	str	r2, [r7, #8]
 800086c:	781b      	ldrb	r3, [r3, #0]
 800086e:	4618      	mov	r0, r3
 8000870:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000874:	697b      	ldr	r3, [r7, #20]
 8000876:	3301      	adds	r3, #1
 8000878:	617b      	str	r3, [r7, #20]
 800087a:	697a      	ldr	r2, [r7, #20]
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	429a      	cmp	r2, r3
 8000880:	dbf1      	blt.n	8000866 <_write+0x12>
	}
	return len;
 8000882:	687b      	ldr	r3, [r7, #4]
}
 8000884:	4618      	mov	r0, r3
 8000886:	3718      	adds	r7, #24
 8000888:	46bd      	mov	sp, r7
 800088a:	bd80      	pop	{r7, pc}

0800088c <_close>:

int _close(int file)
{
 800088c:	b480      	push	{r7}
 800088e:	b083      	sub	sp, #12
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
	return -1;
 8000894:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000898:	4618      	mov	r0, r3
 800089a:	370c      	adds	r7, #12
 800089c:	46bd      	mov	sp, r7
 800089e:	bc80      	pop	{r7}
 80008a0:	4770      	bx	lr

080008a2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80008a2:	b480      	push	{r7}
 80008a4:	b083      	sub	sp, #12
 80008a6:	af00      	add	r7, sp, #0
 80008a8:	6078      	str	r0, [r7, #4]
 80008aa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80008ac:	683b      	ldr	r3, [r7, #0]
 80008ae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80008b2:	605a      	str	r2, [r3, #4]
	return 0;
 80008b4:	2300      	movs	r3, #0
}
 80008b6:	4618      	mov	r0, r3
 80008b8:	370c      	adds	r7, #12
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bc80      	pop	{r7}
 80008be:	4770      	bx	lr

080008c0 <_isatty>:

int _isatty(int file)
{
 80008c0:	b480      	push	{r7}
 80008c2:	b083      	sub	sp, #12
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
	return 1;
 80008c8:	2301      	movs	r3, #1
}
 80008ca:	4618      	mov	r0, r3
 80008cc:	370c      	adds	r7, #12
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bc80      	pop	{r7}
 80008d2:	4770      	bx	lr

080008d4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80008d4:	b480      	push	{r7}
 80008d6:	b085      	sub	sp, #20
 80008d8:	af00      	add	r7, sp, #0
 80008da:	60f8      	str	r0, [r7, #12]
 80008dc:	60b9      	str	r1, [r7, #8]
 80008de:	607a      	str	r2, [r7, #4]
	return 0;
 80008e0:	2300      	movs	r3, #0
}
 80008e2:	4618      	mov	r0, r3
 80008e4:	3714      	adds	r7, #20
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bc80      	pop	{r7}
 80008ea:	4770      	bx	lr

080008ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b086      	sub	sp, #24
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80008f4:	4a14      	ldr	r2, [pc, #80]	; (8000948 <_sbrk+0x5c>)
 80008f6:	4b15      	ldr	r3, [pc, #84]	; (800094c <_sbrk+0x60>)
 80008f8:	1ad3      	subs	r3, r2, r3
 80008fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80008fc:	697b      	ldr	r3, [r7, #20]
 80008fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000900:	4b13      	ldr	r3, [pc, #76]	; (8000950 <_sbrk+0x64>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	2b00      	cmp	r3, #0
 8000906:	d102      	bne.n	800090e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000908:	4b11      	ldr	r3, [pc, #68]	; (8000950 <_sbrk+0x64>)
 800090a:	4a12      	ldr	r2, [pc, #72]	; (8000954 <_sbrk+0x68>)
 800090c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800090e:	4b10      	ldr	r3, [pc, #64]	; (8000950 <_sbrk+0x64>)
 8000910:	681a      	ldr	r2, [r3, #0]
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	4413      	add	r3, r2
 8000916:	693a      	ldr	r2, [r7, #16]
 8000918:	429a      	cmp	r2, r3
 800091a:	d207      	bcs.n	800092c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800091c:	f008 fb7c 	bl	8009018 <__errno>
 8000920:	4603      	mov	r3, r0
 8000922:	220c      	movs	r2, #12
 8000924:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000926:	f04f 33ff 	mov.w	r3, #4294967295
 800092a:	e009      	b.n	8000940 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800092c:	4b08      	ldr	r3, [pc, #32]	; (8000950 <_sbrk+0x64>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000932:	4b07      	ldr	r3, [pc, #28]	; (8000950 <_sbrk+0x64>)
 8000934:	681a      	ldr	r2, [r3, #0]
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	4413      	add	r3, r2
 800093a:	4a05      	ldr	r2, [pc, #20]	; (8000950 <_sbrk+0x64>)
 800093c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800093e:	68fb      	ldr	r3, [r7, #12]
}
 8000940:	4618      	mov	r0, r3
 8000942:	3718      	adds	r7, #24
 8000944:	46bd      	mov	sp, r7
 8000946:	bd80      	pop	{r7, pc}
 8000948:	20005000 	.word	0x20005000
 800094c:	00000400 	.word	0x00000400
 8000950:	20000218 	.word	0x20000218
 8000954:	20001568 	.word	0x20001568

08000958 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000958:	b480      	push	{r7}
 800095a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800095c:	bf00      	nop
 800095e:	46bd      	mov	sp, r7
 8000960:	bc80      	pop	{r7}
 8000962:	4770      	bx	lr

08000964 <ws2812b_init>:


static uint8_t led_buffer[RESET_LEN + 24 * LED_N + 1];

void ws2812b_init(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b082      	sub	sp, #8
 8000968:	af00      	add	r7, sp, #0
  int i;
  for (i = 0; i < RESET_LEN; i++)
 800096a:	2300      	movs	r3, #0
 800096c:	607b      	str	r3, [r7, #4]
 800096e:	e007      	b.n	8000980 <ws2812b_init+0x1c>
    led_buffer[i] = 0;
 8000970:	4a12      	ldr	r2, [pc, #72]	; (80009bc <ws2812b_init+0x58>)
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	4413      	add	r3, r2
 8000976:	2200      	movs	r2, #0
 8000978:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < RESET_LEN; i++)
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	3301      	adds	r3, #1
 800097e:	607b      	str	r3, [r7, #4]
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	2b2f      	cmp	r3, #47	; 0x2f
 8000984:	ddf4      	ble.n	8000970 <ws2812b_init+0xc>

  for (i = 0; i < 24 * LED_N; i++)
 8000986:	2300      	movs	r3, #0
 8000988:	607b      	str	r3, [r7, #4]
 800098a:	e007      	b.n	800099c <ws2812b_init+0x38>
    led_buffer[RESET_LEN + i] = BIT_0_TIME;
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	3330      	adds	r3, #48	; 0x30
 8000990:	4a0a      	ldr	r2, [pc, #40]	; (80009bc <ws2812b_init+0x58>)
 8000992:	2120      	movs	r1, #32
 8000994:	54d1      	strb	r1, [r2, r3]
  for (i = 0; i < 24 * LED_N; i++)
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	3301      	adds	r3, #1
 800099a:	607b      	str	r3, [r7, #4]
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	2bbf      	cmp	r3, #191	; 0xbf
 80009a0:	ddf4      	ble.n	800098c <ws2812b_init+0x28>

  led_buffer[RESET_LEN + 24 * LED_N] = 90; //100;
 80009a2:	4b06      	ldr	r3, [pc, #24]	; (80009bc <ws2812b_init+0x58>)
 80009a4:	225a      	movs	r2, #90	; 0x5a
 80009a6:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0

  HAL_TIM_Base_Start(&htim3);
 80009aa:	4805      	ldr	r0, [pc, #20]	; (80009c0 <ws2812b_init+0x5c>)
 80009ac:	f002 ff72 	bl	8003894 <HAL_TIM_Base_Start>
  ws2812b_update();
 80009b0:	f000 f808 	bl	80009c4 <ws2812b_update>
}
 80009b4:	bf00      	nop
 80009b6:	3708      	adds	r7, #8
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd80      	pop	{r7, pc}
 80009bc:	2000021c 	.word	0x2000021c
 80009c0:	20000538 	.word	0x20000538

080009c4 <ws2812b_update>:

void ws2812b_update(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_1, (uint32_t*)led_buffer, sizeof(led_buffer));
 80009c8:	23f1      	movs	r3, #241	; 0xf1
 80009ca:	4a03      	ldr	r2, [pc, #12]	; (80009d8 <ws2812b_update+0x14>)
 80009cc:	2100      	movs	r1, #0
 80009ce:	4803      	ldr	r0, [pc, #12]	; (80009dc <ws2812b_update+0x18>)
 80009d0:	f003 f802 	bl	80039d8 <HAL_TIM_PWM_Start_DMA>
}
 80009d4:	bf00      	nop
 80009d6:	bd80      	pop	{r7, pc}
 80009d8:	2000021c 	.word	0x2000021c
 80009dc:	20000538 	.word	0x20000538

080009e0 <set_byte>:
	while (HAL_TIM_GetChannelState(&htim3, TIM_CHANNEL_1) == HAL_TIM_CHANNEL_STATE_BUSY)
		{}
}

static void set_byte(uint32_t pos, uint8_t value)
{
 80009e0:	b480      	push	{r7}
 80009e2:	b085      	sub	sp, #20
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
 80009e8:	460b      	mov	r3, r1
 80009ea:	70fb      	strb	r3, [r7, #3]
  int i;
  for (i = 0; i < 8; i++) {
 80009ec:	2300      	movs	r3, #0
 80009ee:	60fb      	str	r3, [r7, #12]
 80009f0:	e016      	b.n	8000a20 <set_byte+0x40>
    if (value & 0x80) {
 80009f2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	da06      	bge.n	8000a08 <set_byte+0x28>
      led_buffer[pos + i] = BIT_1_TIME;
 80009fa:	68fa      	ldr	r2, [r7, #12]
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	4413      	add	r3, r2
 8000a00:	4a0c      	ldr	r2, [pc, #48]	; (8000a34 <set_byte+0x54>)
 8000a02:	2140      	movs	r1, #64	; 0x40
 8000a04:	54d1      	strb	r1, [r2, r3]
 8000a06:	e005      	b.n	8000a14 <set_byte+0x34>
    } else {
      led_buffer[pos + i] = BIT_0_TIME;
 8000a08:	68fa      	ldr	r2, [r7, #12]
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	4413      	add	r3, r2
 8000a0e:	4a09      	ldr	r2, [pc, #36]	; (8000a34 <set_byte+0x54>)
 8000a10:	2120      	movs	r1, #32
 8000a12:	54d1      	strb	r1, [r2, r3]
    }

    value <<= 1;
 8000a14:	78fb      	ldrb	r3, [r7, #3]
 8000a16:	005b      	lsls	r3, r3, #1
 8000a18:	70fb      	strb	r3, [r7, #3]
  for (i = 0; i < 8; i++) {
 8000a1a:	68fb      	ldr	r3, [r7, #12]
 8000a1c:	3301      	adds	r3, #1
 8000a1e:	60fb      	str	r3, [r7, #12]
 8000a20:	68fb      	ldr	r3, [r7, #12]
 8000a22:	2b07      	cmp	r3, #7
 8000a24:	dde5      	ble.n	80009f2 <set_byte+0x12>
  }
}
 8000a26:	bf00      	nop
 8000a28:	bf00      	nop
 8000a2a:	3714      	adds	r7, #20
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bc80      	pop	{r7}
 8000a30:	4770      	bx	lr
 8000a32:	bf00      	nop
 8000a34:	2000021c 	.word	0x2000021c

08000a38 <ws2812b_set_color>:

void ws2812b_set_color(uint32_t led, uint8_t red, uint8_t green, uint8_t blue)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b082      	sub	sp, #8
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
 8000a40:	4608      	mov	r0, r1
 8000a42:	4611      	mov	r1, r2
 8000a44:	461a      	mov	r2, r3
 8000a46:	4603      	mov	r3, r0
 8000a48:	70fb      	strb	r3, [r7, #3]
 8000a4a:	460b      	mov	r3, r1
 8000a4c:	70bb      	strb	r3, [r7, #2]
 8000a4e:	4613      	mov	r3, r2
 8000a50:	707b      	strb	r3, [r7, #1]
	if (led < LED_N)
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	2b07      	cmp	r3, #7
 8000a56:	d820      	bhi.n	8000a9a <ws2812b_set_color+0x62>
	{
		set_byte(RESET_LEN + 24 * led, green);
 8000a58:	687a      	ldr	r2, [r7, #4]
 8000a5a:	4613      	mov	r3, r2
 8000a5c:	005b      	lsls	r3, r3, #1
 8000a5e:	4413      	add	r3, r2
 8000a60:	00db      	lsls	r3, r3, #3
 8000a62:	3330      	adds	r3, #48	; 0x30
 8000a64:	78ba      	ldrb	r2, [r7, #2]
 8000a66:	4611      	mov	r1, r2
 8000a68:	4618      	mov	r0, r3
 8000a6a:	f7ff ffb9 	bl	80009e0 <set_byte>
		set_byte(RESET_LEN + 24 * led + 8, red);
 8000a6e:	687a      	ldr	r2, [r7, #4]
 8000a70:	4613      	mov	r3, r2
 8000a72:	005b      	lsls	r3, r3, #1
 8000a74:	4413      	add	r3, r2
 8000a76:	00db      	lsls	r3, r3, #3
 8000a78:	3338      	adds	r3, #56	; 0x38
 8000a7a:	78fa      	ldrb	r2, [r7, #3]
 8000a7c:	4611      	mov	r1, r2
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f7ff ffae 	bl	80009e0 <set_byte>
		set_byte(RESET_LEN + 24 * led + 16, blue);
 8000a84:	687a      	ldr	r2, [r7, #4]
 8000a86:	4613      	mov	r3, r2
 8000a88:	005b      	lsls	r3, r3, #1
 8000a8a:	4413      	add	r3, r2
 8000a8c:	00db      	lsls	r3, r3, #3
 8000a8e:	3340      	adds	r3, #64	; 0x40
 8000a90:	787a      	ldrb	r2, [r7, #1]
 8000a92:	4611      	mov	r1, r2
 8000a94:	4618      	mov	r0, r3
 8000a96:	f7ff ffa3 	bl	80009e0 <set_byte>
	}
}
 8000a9a:	bf00      	nop
 8000a9c:	3708      	adds	r7, #8
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
	...

08000aa4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000aa4:	480c      	ldr	r0, [pc, #48]	; (8000ad8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000aa6:	490d      	ldr	r1, [pc, #52]	; (8000adc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000aa8:	4a0d      	ldr	r2, [pc, #52]	; (8000ae0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000aaa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000aac:	e002      	b.n	8000ab4 <LoopCopyDataInit>

08000aae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000aae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ab0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ab2:	3304      	adds	r3, #4

08000ab4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ab4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ab6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ab8:	d3f9      	bcc.n	8000aae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000aba:	4a0a      	ldr	r2, [pc, #40]	; (8000ae4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000abc:	4c0a      	ldr	r4, [pc, #40]	; (8000ae8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000abe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ac0:	e001      	b.n	8000ac6 <LoopFillZerobss>

08000ac2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ac2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ac4:	3204      	adds	r2, #4

08000ac6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ac6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ac8:	d3fb      	bcc.n	8000ac2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000aca:	f7ff ff45 	bl	8000958 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000ace:	f008 faa9 	bl	8009024 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ad2:	f7ff fb43 	bl	800015c <main>
  bx lr
 8000ad6:	4770      	bx	lr
  ldr r0, =_sdata
 8000ad8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000adc:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 8000ae0:	0800a46c 	.word	0x0800a46c
  ldr r2, =_sbss
 8000ae4:	200001fc 	.word	0x200001fc
  ldr r4, =_ebss
 8000ae8:	20001568 	.word	0x20001568

08000aec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000aec:	e7fe      	b.n	8000aec <ADC1_2_IRQHandler>
	...

08000af0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000af4:	4b08      	ldr	r3, [pc, #32]	; (8000b18 <HAL_Init+0x28>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	4a07      	ldr	r2, [pc, #28]	; (8000b18 <HAL_Init+0x28>)
 8000afa:	f043 0310 	orr.w	r3, r3, #16
 8000afe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b00:	2003      	movs	r0, #3
 8000b02:	f000 f947 	bl	8000d94 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b06:	2000      	movs	r0, #0
 8000b08:	f000 f808 	bl	8000b1c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b0c:	f7ff fd62 	bl	80005d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b10:	2300      	movs	r3, #0
}
 8000b12:	4618      	mov	r0, r3
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	40022000 	.word	0x40022000

08000b1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b082      	sub	sp, #8
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b24:	4b12      	ldr	r3, [pc, #72]	; (8000b70 <HAL_InitTick+0x54>)
 8000b26:	681a      	ldr	r2, [r3, #0]
 8000b28:	4b12      	ldr	r3, [pc, #72]	; (8000b74 <HAL_InitTick+0x58>)
 8000b2a:	781b      	ldrb	r3, [r3, #0]
 8000b2c:	4619      	mov	r1, r3
 8000b2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b32:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b36:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	f000 f95f 	bl	8000dfe <HAL_SYSTICK_Config>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d001      	beq.n	8000b4a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b46:	2301      	movs	r3, #1
 8000b48:	e00e      	b.n	8000b68 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	2b0f      	cmp	r3, #15
 8000b4e:	d80a      	bhi.n	8000b66 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b50:	2200      	movs	r2, #0
 8000b52:	6879      	ldr	r1, [r7, #4]
 8000b54:	f04f 30ff 	mov.w	r0, #4294967295
 8000b58:	f000 f927 	bl	8000daa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b5c:	4a06      	ldr	r2, [pc, #24]	; (8000b78 <HAL_InitTick+0x5c>)
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b62:	2300      	movs	r3, #0
 8000b64:	e000      	b.n	8000b68 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b66:	2301      	movs	r3, #1
}
 8000b68:	4618      	mov	r0, r3
 8000b6a:	3708      	adds	r7, #8
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	2000001c 	.word	0x2000001c
 8000b74:	20000024 	.word	0x20000024
 8000b78:	20000020 	.word	0x20000020

08000b7c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b80:	4b05      	ldr	r3, [pc, #20]	; (8000b98 <HAL_IncTick+0x1c>)
 8000b82:	781b      	ldrb	r3, [r3, #0]
 8000b84:	461a      	mov	r2, r3
 8000b86:	4b05      	ldr	r3, [pc, #20]	; (8000b9c <HAL_IncTick+0x20>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	4413      	add	r3, r2
 8000b8c:	4a03      	ldr	r2, [pc, #12]	; (8000b9c <HAL_IncTick+0x20>)
 8000b8e:	6013      	str	r3, [r2, #0]
}
 8000b90:	bf00      	nop
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bc80      	pop	{r7}
 8000b96:	4770      	bx	lr
 8000b98:	20000024 	.word	0x20000024
 8000b9c:	200005d4 	.word	0x200005d4

08000ba0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ba4:	4b02      	ldr	r3, [pc, #8]	; (8000bb0 <HAL_GetTick+0x10>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
}
 8000ba8:	4618      	mov	r0, r3
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bc80      	pop	{r7}
 8000bae:	4770      	bx	lr
 8000bb0:	200005d4 	.word	0x200005d4

08000bb4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b084      	sub	sp, #16
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000bbc:	f7ff fff0 	bl	8000ba0 <HAL_GetTick>
 8000bc0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000bc6:	68fb      	ldr	r3, [r7, #12]
 8000bc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bcc:	d005      	beq.n	8000bda <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000bce:	4b0a      	ldr	r3, [pc, #40]	; (8000bf8 <HAL_Delay+0x44>)
 8000bd0:	781b      	ldrb	r3, [r3, #0]
 8000bd2:	461a      	mov	r2, r3
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	4413      	add	r3, r2
 8000bd8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000bda:	bf00      	nop
 8000bdc:	f7ff ffe0 	bl	8000ba0 <HAL_GetTick>
 8000be0:	4602      	mov	r2, r0
 8000be2:	68bb      	ldr	r3, [r7, #8]
 8000be4:	1ad3      	subs	r3, r2, r3
 8000be6:	68fa      	ldr	r2, [r7, #12]
 8000be8:	429a      	cmp	r2, r3
 8000bea:	d8f7      	bhi.n	8000bdc <HAL_Delay+0x28>
  {
  }
}
 8000bec:	bf00      	nop
 8000bee:	bf00      	nop
 8000bf0:	3710      	adds	r7, #16
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	20000024 	.word	0x20000024

08000bfc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	b085      	sub	sp, #20
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	f003 0307 	and.w	r3, r3, #7
 8000c0a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c0c:	4b0c      	ldr	r3, [pc, #48]	; (8000c40 <__NVIC_SetPriorityGrouping+0x44>)
 8000c0e:	68db      	ldr	r3, [r3, #12]
 8000c10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c12:	68ba      	ldr	r2, [r7, #8]
 8000c14:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c18:	4013      	ands	r3, r2
 8000c1a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c20:	68bb      	ldr	r3, [r7, #8]
 8000c22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c24:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c2e:	4a04      	ldr	r2, [pc, #16]	; (8000c40 <__NVIC_SetPriorityGrouping+0x44>)
 8000c30:	68bb      	ldr	r3, [r7, #8]
 8000c32:	60d3      	str	r3, [r2, #12]
}
 8000c34:	bf00      	nop
 8000c36:	3714      	adds	r7, #20
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bc80      	pop	{r7}
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop
 8000c40:	e000ed00 	.word	0xe000ed00

08000c44 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c44:	b480      	push	{r7}
 8000c46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c48:	4b04      	ldr	r3, [pc, #16]	; (8000c5c <__NVIC_GetPriorityGrouping+0x18>)
 8000c4a:	68db      	ldr	r3, [r3, #12]
 8000c4c:	0a1b      	lsrs	r3, r3, #8
 8000c4e:	f003 0307 	and.w	r3, r3, #7
}
 8000c52:	4618      	mov	r0, r3
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bc80      	pop	{r7}
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop
 8000c5c:	e000ed00 	.word	0xe000ed00

08000c60 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c60:	b480      	push	{r7}
 8000c62:	b083      	sub	sp, #12
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	4603      	mov	r3, r0
 8000c68:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	db0b      	blt.n	8000c8a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c72:	79fb      	ldrb	r3, [r7, #7]
 8000c74:	f003 021f 	and.w	r2, r3, #31
 8000c78:	4906      	ldr	r1, [pc, #24]	; (8000c94 <__NVIC_EnableIRQ+0x34>)
 8000c7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c7e:	095b      	lsrs	r3, r3, #5
 8000c80:	2001      	movs	r0, #1
 8000c82:	fa00 f202 	lsl.w	r2, r0, r2
 8000c86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000c8a:	bf00      	nop
 8000c8c:	370c      	adds	r7, #12
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bc80      	pop	{r7}
 8000c92:	4770      	bx	lr
 8000c94:	e000e100 	.word	0xe000e100

08000c98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	b083      	sub	sp, #12
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	6039      	str	r1, [r7, #0]
 8000ca2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ca4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	db0a      	blt.n	8000cc2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cac:	683b      	ldr	r3, [r7, #0]
 8000cae:	b2da      	uxtb	r2, r3
 8000cb0:	490c      	ldr	r1, [pc, #48]	; (8000ce4 <__NVIC_SetPriority+0x4c>)
 8000cb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cb6:	0112      	lsls	r2, r2, #4
 8000cb8:	b2d2      	uxtb	r2, r2
 8000cba:	440b      	add	r3, r1
 8000cbc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cc0:	e00a      	b.n	8000cd8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cc2:	683b      	ldr	r3, [r7, #0]
 8000cc4:	b2da      	uxtb	r2, r3
 8000cc6:	4908      	ldr	r1, [pc, #32]	; (8000ce8 <__NVIC_SetPriority+0x50>)
 8000cc8:	79fb      	ldrb	r3, [r7, #7]
 8000cca:	f003 030f 	and.w	r3, r3, #15
 8000cce:	3b04      	subs	r3, #4
 8000cd0:	0112      	lsls	r2, r2, #4
 8000cd2:	b2d2      	uxtb	r2, r2
 8000cd4:	440b      	add	r3, r1
 8000cd6:	761a      	strb	r2, [r3, #24]
}
 8000cd8:	bf00      	nop
 8000cda:	370c      	adds	r7, #12
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bc80      	pop	{r7}
 8000ce0:	4770      	bx	lr
 8000ce2:	bf00      	nop
 8000ce4:	e000e100 	.word	0xe000e100
 8000ce8:	e000ed00 	.word	0xe000ed00

08000cec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cec:	b480      	push	{r7}
 8000cee:	b089      	sub	sp, #36	; 0x24
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	60f8      	str	r0, [r7, #12]
 8000cf4:	60b9      	str	r1, [r7, #8]
 8000cf6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	f003 0307 	and.w	r3, r3, #7
 8000cfe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d00:	69fb      	ldr	r3, [r7, #28]
 8000d02:	f1c3 0307 	rsb	r3, r3, #7
 8000d06:	2b04      	cmp	r3, #4
 8000d08:	bf28      	it	cs
 8000d0a:	2304      	movcs	r3, #4
 8000d0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d0e:	69fb      	ldr	r3, [r7, #28]
 8000d10:	3304      	adds	r3, #4
 8000d12:	2b06      	cmp	r3, #6
 8000d14:	d902      	bls.n	8000d1c <NVIC_EncodePriority+0x30>
 8000d16:	69fb      	ldr	r3, [r7, #28]
 8000d18:	3b03      	subs	r3, #3
 8000d1a:	e000      	b.n	8000d1e <NVIC_EncodePriority+0x32>
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d20:	f04f 32ff 	mov.w	r2, #4294967295
 8000d24:	69bb      	ldr	r3, [r7, #24]
 8000d26:	fa02 f303 	lsl.w	r3, r2, r3
 8000d2a:	43da      	mvns	r2, r3
 8000d2c:	68bb      	ldr	r3, [r7, #8]
 8000d2e:	401a      	ands	r2, r3
 8000d30:	697b      	ldr	r3, [r7, #20]
 8000d32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d34:	f04f 31ff 	mov.w	r1, #4294967295
 8000d38:	697b      	ldr	r3, [r7, #20]
 8000d3a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d3e:	43d9      	mvns	r1, r3
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d44:	4313      	orrs	r3, r2
         );
}
 8000d46:	4618      	mov	r0, r3
 8000d48:	3724      	adds	r7, #36	; 0x24
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bc80      	pop	{r7}
 8000d4e:	4770      	bx	lr

08000d50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b082      	sub	sp, #8
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	3b01      	subs	r3, #1
 8000d5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000d60:	d301      	bcc.n	8000d66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d62:	2301      	movs	r3, #1
 8000d64:	e00f      	b.n	8000d86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d66:	4a0a      	ldr	r2, [pc, #40]	; (8000d90 <SysTick_Config+0x40>)
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	3b01      	subs	r3, #1
 8000d6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d6e:	210f      	movs	r1, #15
 8000d70:	f04f 30ff 	mov.w	r0, #4294967295
 8000d74:	f7ff ff90 	bl	8000c98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d78:	4b05      	ldr	r3, [pc, #20]	; (8000d90 <SysTick_Config+0x40>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d7e:	4b04      	ldr	r3, [pc, #16]	; (8000d90 <SysTick_Config+0x40>)
 8000d80:	2207      	movs	r2, #7
 8000d82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d84:	2300      	movs	r3, #0
}
 8000d86:	4618      	mov	r0, r3
 8000d88:	3708      	adds	r7, #8
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	e000e010 	.word	0xe000e010

08000d94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b082      	sub	sp, #8
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d9c:	6878      	ldr	r0, [r7, #4]
 8000d9e:	f7ff ff2d 	bl	8000bfc <__NVIC_SetPriorityGrouping>
}
 8000da2:	bf00      	nop
 8000da4:	3708      	adds	r7, #8
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}

08000daa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000daa:	b580      	push	{r7, lr}
 8000dac:	b086      	sub	sp, #24
 8000dae:	af00      	add	r7, sp, #0
 8000db0:	4603      	mov	r3, r0
 8000db2:	60b9      	str	r1, [r7, #8]
 8000db4:	607a      	str	r2, [r7, #4]
 8000db6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000db8:	2300      	movs	r3, #0
 8000dba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000dbc:	f7ff ff42 	bl	8000c44 <__NVIC_GetPriorityGrouping>
 8000dc0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dc2:	687a      	ldr	r2, [r7, #4]
 8000dc4:	68b9      	ldr	r1, [r7, #8]
 8000dc6:	6978      	ldr	r0, [r7, #20]
 8000dc8:	f7ff ff90 	bl	8000cec <NVIC_EncodePriority>
 8000dcc:	4602      	mov	r2, r0
 8000dce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dd2:	4611      	mov	r1, r2
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	f7ff ff5f 	bl	8000c98 <__NVIC_SetPriority>
}
 8000dda:	bf00      	nop
 8000ddc:	3718      	adds	r7, #24
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}

08000de2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000de2:	b580      	push	{r7, lr}
 8000de4:	b082      	sub	sp, #8
 8000de6:	af00      	add	r7, sp, #0
 8000de8:	4603      	mov	r3, r0
 8000dea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000dec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000df0:	4618      	mov	r0, r3
 8000df2:	f7ff ff35 	bl	8000c60 <__NVIC_EnableIRQ>
}
 8000df6:	bf00      	nop
 8000df8:	3708      	adds	r7, #8
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}

08000dfe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000dfe:	b580      	push	{r7, lr}
 8000e00:	b082      	sub	sp, #8
 8000e02:	af00      	add	r7, sp, #0
 8000e04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e06:	6878      	ldr	r0, [r7, #4]
 8000e08:	f7ff ffa2 	bl	8000d50 <SysTick_Config>
 8000e0c:	4603      	mov	r3, r0
}
 8000e0e:	4618      	mov	r0, r3
 8000e10:	3708      	adds	r7, #8
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
	...

08000e18 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b085      	sub	sp, #20
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000e20:	2300      	movs	r3, #0
 8000e22:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d101      	bne.n	8000e2e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000e2a:	2301      	movs	r3, #1
 8000e2c:	e043      	b.n	8000eb6 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	461a      	mov	r2, r3
 8000e34:	4b22      	ldr	r3, [pc, #136]	; (8000ec0 <HAL_DMA_Init+0xa8>)
 8000e36:	4413      	add	r3, r2
 8000e38:	4a22      	ldr	r2, [pc, #136]	; (8000ec4 <HAL_DMA_Init+0xac>)
 8000e3a:	fba2 2303 	umull	r2, r3, r2, r3
 8000e3e:	091b      	lsrs	r3, r3, #4
 8000e40:	009a      	lsls	r2, r3, #2
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	4a1f      	ldr	r2, [pc, #124]	; (8000ec8 <HAL_DMA_Init+0xb0>)
 8000e4a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	2202      	movs	r2, #2
 8000e50:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8000e62:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000e66:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000e70:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	68db      	ldr	r3, [r3, #12]
 8000e76:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000e7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	695b      	ldr	r3, [r3, #20]
 8000e82:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000e88:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	69db      	ldr	r3, [r3, #28]
 8000e8e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000e90:	68fa      	ldr	r2, [r7, #12]
 8000e92:	4313      	orrs	r3, r2
 8000e94:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	68fa      	ldr	r2, [r7, #12]
 8000e9c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	2201      	movs	r2, #1
 8000ea8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	2200      	movs	r2, #0
 8000eb0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8000eb4:	2300      	movs	r3, #0
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	3714      	adds	r7, #20
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bc80      	pop	{r7}
 8000ebe:	4770      	bx	lr
 8000ec0:	bffdfff8 	.word	0xbffdfff8
 8000ec4:	cccccccd 	.word	0xcccccccd
 8000ec8:	40020000 	.word	0x40020000

08000ecc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b086      	sub	sp, #24
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	60f8      	str	r0, [r7, #12]
 8000ed4:	60b9      	str	r1, [r7, #8]
 8000ed6:	607a      	str	r2, [r7, #4]
 8000ed8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000eda:	2300      	movs	r3, #0
 8000edc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000ee4:	2b01      	cmp	r3, #1
 8000ee6:	d101      	bne.n	8000eec <HAL_DMA_Start_IT+0x20>
 8000ee8:	2302      	movs	r3, #2
 8000eea:	e04a      	b.n	8000f82 <HAL_DMA_Start_IT+0xb6>
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	2201      	movs	r2, #1
 8000ef0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000efa:	2b01      	cmp	r3, #1
 8000efc:	d13a      	bne.n	8000f74 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	2202      	movs	r2, #2
 8000f02:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	2200      	movs	r2, #0
 8000f0a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	681a      	ldr	r2, [r3, #0]
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	f022 0201 	bic.w	r2, r2, #1
 8000f1a:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000f1c:	683b      	ldr	r3, [r7, #0]
 8000f1e:	687a      	ldr	r2, [r7, #4]
 8000f20:	68b9      	ldr	r1, [r7, #8]
 8000f22:	68f8      	ldr	r0, [r7, #12]
 8000f24:	f000 f938 	bl	8001198 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d008      	beq.n	8000f42 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	681a      	ldr	r2, [r3, #0]
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	f042 020e 	orr.w	r2, r2, #14
 8000f3e:	601a      	str	r2, [r3, #0]
 8000f40:	e00f      	b.n	8000f62 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000f42:	68fb      	ldr	r3, [r7, #12]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	681a      	ldr	r2, [r3, #0]
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	f022 0204 	bic.w	r2, r2, #4
 8000f50:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	681a      	ldr	r2, [r3, #0]
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	f042 020a 	orr.w	r2, r2, #10
 8000f60:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	681a      	ldr	r2, [r3, #0]
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	f042 0201 	orr.w	r2, r2, #1
 8000f70:	601a      	str	r2, [r3, #0]
 8000f72:	e005      	b.n	8000f80 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	2200      	movs	r2, #0
 8000f78:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8000f7c:	2302      	movs	r3, #2
 8000f7e:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8000f80:	7dfb      	ldrb	r3, [r7, #23]
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	3718      	adds	r7, #24
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
	...

08000f8c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b084      	sub	sp, #16
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fa8:	2204      	movs	r2, #4
 8000faa:	409a      	lsls	r2, r3
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	4013      	ands	r3, r2
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d04f      	beq.n	8001054 <HAL_DMA_IRQHandler+0xc8>
 8000fb4:	68bb      	ldr	r3, [r7, #8]
 8000fb6:	f003 0304 	and.w	r3, r3, #4
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d04a      	beq.n	8001054 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	f003 0320 	and.w	r3, r3, #32
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d107      	bne.n	8000fdc <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	681a      	ldr	r2, [r3, #0]
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	f022 0204 	bic.w	r2, r2, #4
 8000fda:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	4a66      	ldr	r2, [pc, #408]	; (800117c <HAL_DMA_IRQHandler+0x1f0>)
 8000fe2:	4293      	cmp	r3, r2
 8000fe4:	d029      	beq.n	800103a <HAL_DMA_IRQHandler+0xae>
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	4a65      	ldr	r2, [pc, #404]	; (8001180 <HAL_DMA_IRQHandler+0x1f4>)
 8000fec:	4293      	cmp	r3, r2
 8000fee:	d022      	beq.n	8001036 <HAL_DMA_IRQHandler+0xaa>
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4a63      	ldr	r2, [pc, #396]	; (8001184 <HAL_DMA_IRQHandler+0x1f8>)
 8000ff6:	4293      	cmp	r3, r2
 8000ff8:	d01a      	beq.n	8001030 <HAL_DMA_IRQHandler+0xa4>
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	4a62      	ldr	r2, [pc, #392]	; (8001188 <HAL_DMA_IRQHandler+0x1fc>)
 8001000:	4293      	cmp	r3, r2
 8001002:	d012      	beq.n	800102a <HAL_DMA_IRQHandler+0x9e>
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	4a60      	ldr	r2, [pc, #384]	; (800118c <HAL_DMA_IRQHandler+0x200>)
 800100a:	4293      	cmp	r3, r2
 800100c:	d00a      	beq.n	8001024 <HAL_DMA_IRQHandler+0x98>
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	4a5f      	ldr	r2, [pc, #380]	; (8001190 <HAL_DMA_IRQHandler+0x204>)
 8001014:	4293      	cmp	r3, r2
 8001016:	d102      	bne.n	800101e <HAL_DMA_IRQHandler+0x92>
 8001018:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800101c:	e00e      	b.n	800103c <HAL_DMA_IRQHandler+0xb0>
 800101e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001022:	e00b      	b.n	800103c <HAL_DMA_IRQHandler+0xb0>
 8001024:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001028:	e008      	b.n	800103c <HAL_DMA_IRQHandler+0xb0>
 800102a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800102e:	e005      	b.n	800103c <HAL_DMA_IRQHandler+0xb0>
 8001030:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001034:	e002      	b.n	800103c <HAL_DMA_IRQHandler+0xb0>
 8001036:	2340      	movs	r3, #64	; 0x40
 8001038:	e000      	b.n	800103c <HAL_DMA_IRQHandler+0xb0>
 800103a:	2304      	movs	r3, #4
 800103c:	4a55      	ldr	r2, [pc, #340]	; (8001194 <HAL_DMA_IRQHandler+0x208>)
 800103e:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001044:	2b00      	cmp	r3, #0
 8001046:	f000 8094 	beq.w	8001172 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800104e:	6878      	ldr	r0, [r7, #4]
 8001050:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001052:	e08e      	b.n	8001172 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001058:	2202      	movs	r2, #2
 800105a:	409a      	lsls	r2, r3
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	4013      	ands	r3, r2
 8001060:	2b00      	cmp	r3, #0
 8001062:	d056      	beq.n	8001112 <HAL_DMA_IRQHandler+0x186>
 8001064:	68bb      	ldr	r3, [r7, #8]
 8001066:	f003 0302 	and.w	r3, r3, #2
 800106a:	2b00      	cmp	r3, #0
 800106c:	d051      	beq.n	8001112 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f003 0320 	and.w	r3, r3, #32
 8001078:	2b00      	cmp	r3, #0
 800107a:	d10b      	bne.n	8001094 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	681a      	ldr	r2, [r3, #0]
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	f022 020a 	bic.w	r2, r2, #10
 800108a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	2201      	movs	r2, #1
 8001090:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4a38      	ldr	r2, [pc, #224]	; (800117c <HAL_DMA_IRQHandler+0x1f0>)
 800109a:	4293      	cmp	r3, r2
 800109c:	d029      	beq.n	80010f2 <HAL_DMA_IRQHandler+0x166>
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	4a37      	ldr	r2, [pc, #220]	; (8001180 <HAL_DMA_IRQHandler+0x1f4>)
 80010a4:	4293      	cmp	r3, r2
 80010a6:	d022      	beq.n	80010ee <HAL_DMA_IRQHandler+0x162>
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	4a35      	ldr	r2, [pc, #212]	; (8001184 <HAL_DMA_IRQHandler+0x1f8>)
 80010ae:	4293      	cmp	r3, r2
 80010b0:	d01a      	beq.n	80010e8 <HAL_DMA_IRQHandler+0x15c>
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	4a34      	ldr	r2, [pc, #208]	; (8001188 <HAL_DMA_IRQHandler+0x1fc>)
 80010b8:	4293      	cmp	r3, r2
 80010ba:	d012      	beq.n	80010e2 <HAL_DMA_IRQHandler+0x156>
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	4a32      	ldr	r2, [pc, #200]	; (800118c <HAL_DMA_IRQHandler+0x200>)
 80010c2:	4293      	cmp	r3, r2
 80010c4:	d00a      	beq.n	80010dc <HAL_DMA_IRQHandler+0x150>
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	4a31      	ldr	r2, [pc, #196]	; (8001190 <HAL_DMA_IRQHandler+0x204>)
 80010cc:	4293      	cmp	r3, r2
 80010ce:	d102      	bne.n	80010d6 <HAL_DMA_IRQHandler+0x14a>
 80010d0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80010d4:	e00e      	b.n	80010f4 <HAL_DMA_IRQHandler+0x168>
 80010d6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80010da:	e00b      	b.n	80010f4 <HAL_DMA_IRQHandler+0x168>
 80010dc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80010e0:	e008      	b.n	80010f4 <HAL_DMA_IRQHandler+0x168>
 80010e2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010e6:	e005      	b.n	80010f4 <HAL_DMA_IRQHandler+0x168>
 80010e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80010ec:	e002      	b.n	80010f4 <HAL_DMA_IRQHandler+0x168>
 80010ee:	2320      	movs	r3, #32
 80010f0:	e000      	b.n	80010f4 <HAL_DMA_IRQHandler+0x168>
 80010f2:	2302      	movs	r3, #2
 80010f4:	4a27      	ldr	r2, [pc, #156]	; (8001194 <HAL_DMA_IRQHandler+0x208>)
 80010f6:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	2200      	movs	r2, #0
 80010fc:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001104:	2b00      	cmp	r3, #0
 8001106:	d034      	beq.n	8001172 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800110c:	6878      	ldr	r0, [r7, #4]
 800110e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001110:	e02f      	b.n	8001172 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001116:	2208      	movs	r2, #8
 8001118:	409a      	lsls	r2, r3
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	4013      	ands	r3, r2
 800111e:	2b00      	cmp	r3, #0
 8001120:	d028      	beq.n	8001174 <HAL_DMA_IRQHandler+0x1e8>
 8001122:	68bb      	ldr	r3, [r7, #8]
 8001124:	f003 0308 	and.w	r3, r3, #8
 8001128:	2b00      	cmp	r3, #0
 800112a:	d023      	beq.n	8001174 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	681a      	ldr	r2, [r3, #0]
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	f022 020e 	bic.w	r2, r2, #14
 800113a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001144:	2101      	movs	r1, #1
 8001146:	fa01 f202 	lsl.w	r2, r1, r2
 800114a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2201      	movs	r2, #1
 8001150:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	2201      	movs	r2, #1
 8001156:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	2200      	movs	r2, #0
 800115e:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001166:	2b00      	cmp	r3, #0
 8001168:	d004      	beq.n	8001174 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800116e:	6878      	ldr	r0, [r7, #4]
 8001170:	4798      	blx	r3
    }
  }
  return;
 8001172:	bf00      	nop
 8001174:	bf00      	nop
}
 8001176:	3710      	adds	r7, #16
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	40020008 	.word	0x40020008
 8001180:	4002001c 	.word	0x4002001c
 8001184:	40020030 	.word	0x40020030
 8001188:	40020044 	.word	0x40020044
 800118c:	40020058 	.word	0x40020058
 8001190:	4002006c 	.word	0x4002006c
 8001194:	40020000 	.word	0x40020000

08001198 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001198:	b480      	push	{r7}
 800119a:	b085      	sub	sp, #20
 800119c:	af00      	add	r7, sp, #0
 800119e:	60f8      	str	r0, [r7, #12]
 80011a0:	60b9      	str	r1, [r7, #8]
 80011a2:	607a      	str	r2, [r7, #4]
 80011a4:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011ae:	2101      	movs	r1, #1
 80011b0:	fa01 f202 	lsl.w	r2, r1, r2
 80011b4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	683a      	ldr	r2, [r7, #0]
 80011bc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	685b      	ldr	r3, [r3, #4]
 80011c2:	2b10      	cmp	r3, #16
 80011c4:	d108      	bne.n	80011d8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	687a      	ldr	r2, [r7, #4]
 80011cc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	68ba      	ldr	r2, [r7, #8]
 80011d4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80011d6:	e007      	b.n	80011e8 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	68ba      	ldr	r2, [r7, #8]
 80011de:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	687a      	ldr	r2, [r7, #4]
 80011e6:	60da      	str	r2, [r3, #12]
}
 80011e8:	bf00      	nop
 80011ea:	3714      	adds	r7, #20
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bc80      	pop	{r7}
 80011f0:	4770      	bx	lr
	...

080011f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011f4:	b480      	push	{r7}
 80011f6:	b08b      	sub	sp, #44	; 0x2c
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
 80011fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80011fe:	2300      	movs	r3, #0
 8001200:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001202:	2300      	movs	r3, #0
 8001204:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001206:	e169      	b.n	80014dc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001208:	2201      	movs	r2, #1
 800120a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800120c:	fa02 f303 	lsl.w	r3, r2, r3
 8001210:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	69fa      	ldr	r2, [r7, #28]
 8001218:	4013      	ands	r3, r2
 800121a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800121c:	69ba      	ldr	r2, [r7, #24]
 800121e:	69fb      	ldr	r3, [r7, #28]
 8001220:	429a      	cmp	r2, r3
 8001222:	f040 8158 	bne.w	80014d6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	685b      	ldr	r3, [r3, #4]
 800122a:	4a9a      	ldr	r2, [pc, #616]	; (8001494 <HAL_GPIO_Init+0x2a0>)
 800122c:	4293      	cmp	r3, r2
 800122e:	d05e      	beq.n	80012ee <HAL_GPIO_Init+0xfa>
 8001230:	4a98      	ldr	r2, [pc, #608]	; (8001494 <HAL_GPIO_Init+0x2a0>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d875      	bhi.n	8001322 <HAL_GPIO_Init+0x12e>
 8001236:	4a98      	ldr	r2, [pc, #608]	; (8001498 <HAL_GPIO_Init+0x2a4>)
 8001238:	4293      	cmp	r3, r2
 800123a:	d058      	beq.n	80012ee <HAL_GPIO_Init+0xfa>
 800123c:	4a96      	ldr	r2, [pc, #600]	; (8001498 <HAL_GPIO_Init+0x2a4>)
 800123e:	4293      	cmp	r3, r2
 8001240:	d86f      	bhi.n	8001322 <HAL_GPIO_Init+0x12e>
 8001242:	4a96      	ldr	r2, [pc, #600]	; (800149c <HAL_GPIO_Init+0x2a8>)
 8001244:	4293      	cmp	r3, r2
 8001246:	d052      	beq.n	80012ee <HAL_GPIO_Init+0xfa>
 8001248:	4a94      	ldr	r2, [pc, #592]	; (800149c <HAL_GPIO_Init+0x2a8>)
 800124a:	4293      	cmp	r3, r2
 800124c:	d869      	bhi.n	8001322 <HAL_GPIO_Init+0x12e>
 800124e:	4a94      	ldr	r2, [pc, #592]	; (80014a0 <HAL_GPIO_Init+0x2ac>)
 8001250:	4293      	cmp	r3, r2
 8001252:	d04c      	beq.n	80012ee <HAL_GPIO_Init+0xfa>
 8001254:	4a92      	ldr	r2, [pc, #584]	; (80014a0 <HAL_GPIO_Init+0x2ac>)
 8001256:	4293      	cmp	r3, r2
 8001258:	d863      	bhi.n	8001322 <HAL_GPIO_Init+0x12e>
 800125a:	4a92      	ldr	r2, [pc, #584]	; (80014a4 <HAL_GPIO_Init+0x2b0>)
 800125c:	4293      	cmp	r3, r2
 800125e:	d046      	beq.n	80012ee <HAL_GPIO_Init+0xfa>
 8001260:	4a90      	ldr	r2, [pc, #576]	; (80014a4 <HAL_GPIO_Init+0x2b0>)
 8001262:	4293      	cmp	r3, r2
 8001264:	d85d      	bhi.n	8001322 <HAL_GPIO_Init+0x12e>
 8001266:	2b12      	cmp	r3, #18
 8001268:	d82a      	bhi.n	80012c0 <HAL_GPIO_Init+0xcc>
 800126a:	2b12      	cmp	r3, #18
 800126c:	d859      	bhi.n	8001322 <HAL_GPIO_Init+0x12e>
 800126e:	a201      	add	r2, pc, #4	; (adr r2, 8001274 <HAL_GPIO_Init+0x80>)
 8001270:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001274:	080012ef 	.word	0x080012ef
 8001278:	080012c9 	.word	0x080012c9
 800127c:	080012db 	.word	0x080012db
 8001280:	0800131d 	.word	0x0800131d
 8001284:	08001323 	.word	0x08001323
 8001288:	08001323 	.word	0x08001323
 800128c:	08001323 	.word	0x08001323
 8001290:	08001323 	.word	0x08001323
 8001294:	08001323 	.word	0x08001323
 8001298:	08001323 	.word	0x08001323
 800129c:	08001323 	.word	0x08001323
 80012a0:	08001323 	.word	0x08001323
 80012a4:	08001323 	.word	0x08001323
 80012a8:	08001323 	.word	0x08001323
 80012ac:	08001323 	.word	0x08001323
 80012b0:	08001323 	.word	0x08001323
 80012b4:	08001323 	.word	0x08001323
 80012b8:	080012d1 	.word	0x080012d1
 80012bc:	080012e5 	.word	0x080012e5
 80012c0:	4a79      	ldr	r2, [pc, #484]	; (80014a8 <HAL_GPIO_Init+0x2b4>)
 80012c2:	4293      	cmp	r3, r2
 80012c4:	d013      	beq.n	80012ee <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80012c6:	e02c      	b.n	8001322 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	68db      	ldr	r3, [r3, #12]
 80012cc:	623b      	str	r3, [r7, #32]
          break;
 80012ce:	e029      	b.n	8001324 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	68db      	ldr	r3, [r3, #12]
 80012d4:	3304      	adds	r3, #4
 80012d6:	623b      	str	r3, [r7, #32]
          break;
 80012d8:	e024      	b.n	8001324 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	68db      	ldr	r3, [r3, #12]
 80012de:	3308      	adds	r3, #8
 80012e0:	623b      	str	r3, [r7, #32]
          break;
 80012e2:	e01f      	b.n	8001324 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	68db      	ldr	r3, [r3, #12]
 80012e8:	330c      	adds	r3, #12
 80012ea:	623b      	str	r3, [r7, #32]
          break;
 80012ec:	e01a      	b.n	8001324 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	689b      	ldr	r3, [r3, #8]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d102      	bne.n	80012fc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80012f6:	2304      	movs	r3, #4
 80012f8:	623b      	str	r3, [r7, #32]
          break;
 80012fa:	e013      	b.n	8001324 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	689b      	ldr	r3, [r3, #8]
 8001300:	2b01      	cmp	r3, #1
 8001302:	d105      	bne.n	8001310 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001304:	2308      	movs	r3, #8
 8001306:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	69fa      	ldr	r2, [r7, #28]
 800130c:	611a      	str	r2, [r3, #16]
          break;
 800130e:	e009      	b.n	8001324 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001310:	2308      	movs	r3, #8
 8001312:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	69fa      	ldr	r2, [r7, #28]
 8001318:	615a      	str	r2, [r3, #20]
          break;
 800131a:	e003      	b.n	8001324 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800131c:	2300      	movs	r3, #0
 800131e:	623b      	str	r3, [r7, #32]
          break;
 8001320:	e000      	b.n	8001324 <HAL_GPIO_Init+0x130>
          break;
 8001322:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001324:	69bb      	ldr	r3, [r7, #24]
 8001326:	2bff      	cmp	r3, #255	; 0xff
 8001328:	d801      	bhi.n	800132e <HAL_GPIO_Init+0x13a>
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	e001      	b.n	8001332 <HAL_GPIO_Init+0x13e>
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	3304      	adds	r3, #4
 8001332:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001334:	69bb      	ldr	r3, [r7, #24]
 8001336:	2bff      	cmp	r3, #255	; 0xff
 8001338:	d802      	bhi.n	8001340 <HAL_GPIO_Init+0x14c>
 800133a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800133c:	009b      	lsls	r3, r3, #2
 800133e:	e002      	b.n	8001346 <HAL_GPIO_Init+0x152>
 8001340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001342:	3b08      	subs	r3, #8
 8001344:	009b      	lsls	r3, r3, #2
 8001346:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001348:	697b      	ldr	r3, [r7, #20]
 800134a:	681a      	ldr	r2, [r3, #0]
 800134c:	210f      	movs	r1, #15
 800134e:	693b      	ldr	r3, [r7, #16]
 8001350:	fa01 f303 	lsl.w	r3, r1, r3
 8001354:	43db      	mvns	r3, r3
 8001356:	401a      	ands	r2, r3
 8001358:	6a39      	ldr	r1, [r7, #32]
 800135a:	693b      	ldr	r3, [r7, #16]
 800135c:	fa01 f303 	lsl.w	r3, r1, r3
 8001360:	431a      	orrs	r2, r3
 8001362:	697b      	ldr	r3, [r7, #20]
 8001364:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	685b      	ldr	r3, [r3, #4]
 800136a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800136e:	2b00      	cmp	r3, #0
 8001370:	f000 80b1 	beq.w	80014d6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001374:	4b4d      	ldr	r3, [pc, #308]	; (80014ac <HAL_GPIO_Init+0x2b8>)
 8001376:	699b      	ldr	r3, [r3, #24]
 8001378:	4a4c      	ldr	r2, [pc, #304]	; (80014ac <HAL_GPIO_Init+0x2b8>)
 800137a:	f043 0301 	orr.w	r3, r3, #1
 800137e:	6193      	str	r3, [r2, #24]
 8001380:	4b4a      	ldr	r3, [pc, #296]	; (80014ac <HAL_GPIO_Init+0x2b8>)
 8001382:	699b      	ldr	r3, [r3, #24]
 8001384:	f003 0301 	and.w	r3, r3, #1
 8001388:	60bb      	str	r3, [r7, #8]
 800138a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800138c:	4a48      	ldr	r2, [pc, #288]	; (80014b0 <HAL_GPIO_Init+0x2bc>)
 800138e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001390:	089b      	lsrs	r3, r3, #2
 8001392:	3302      	adds	r3, #2
 8001394:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001398:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800139a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800139c:	f003 0303 	and.w	r3, r3, #3
 80013a0:	009b      	lsls	r3, r3, #2
 80013a2:	220f      	movs	r2, #15
 80013a4:	fa02 f303 	lsl.w	r3, r2, r3
 80013a8:	43db      	mvns	r3, r3
 80013aa:	68fa      	ldr	r2, [r7, #12]
 80013ac:	4013      	ands	r3, r2
 80013ae:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	4a40      	ldr	r2, [pc, #256]	; (80014b4 <HAL_GPIO_Init+0x2c0>)
 80013b4:	4293      	cmp	r3, r2
 80013b6:	d013      	beq.n	80013e0 <HAL_GPIO_Init+0x1ec>
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	4a3f      	ldr	r2, [pc, #252]	; (80014b8 <HAL_GPIO_Init+0x2c4>)
 80013bc:	4293      	cmp	r3, r2
 80013be:	d00d      	beq.n	80013dc <HAL_GPIO_Init+0x1e8>
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	4a3e      	ldr	r2, [pc, #248]	; (80014bc <HAL_GPIO_Init+0x2c8>)
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d007      	beq.n	80013d8 <HAL_GPIO_Init+0x1e4>
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	4a3d      	ldr	r2, [pc, #244]	; (80014c0 <HAL_GPIO_Init+0x2cc>)
 80013cc:	4293      	cmp	r3, r2
 80013ce:	d101      	bne.n	80013d4 <HAL_GPIO_Init+0x1e0>
 80013d0:	2303      	movs	r3, #3
 80013d2:	e006      	b.n	80013e2 <HAL_GPIO_Init+0x1ee>
 80013d4:	2304      	movs	r3, #4
 80013d6:	e004      	b.n	80013e2 <HAL_GPIO_Init+0x1ee>
 80013d8:	2302      	movs	r3, #2
 80013da:	e002      	b.n	80013e2 <HAL_GPIO_Init+0x1ee>
 80013dc:	2301      	movs	r3, #1
 80013de:	e000      	b.n	80013e2 <HAL_GPIO_Init+0x1ee>
 80013e0:	2300      	movs	r3, #0
 80013e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80013e4:	f002 0203 	and.w	r2, r2, #3
 80013e8:	0092      	lsls	r2, r2, #2
 80013ea:	4093      	lsls	r3, r2
 80013ec:	68fa      	ldr	r2, [r7, #12]
 80013ee:	4313      	orrs	r3, r2
 80013f0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80013f2:	492f      	ldr	r1, [pc, #188]	; (80014b0 <HAL_GPIO_Init+0x2bc>)
 80013f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013f6:	089b      	lsrs	r3, r3, #2
 80013f8:	3302      	adds	r3, #2
 80013fa:	68fa      	ldr	r2, [r7, #12]
 80013fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	685b      	ldr	r3, [r3, #4]
 8001404:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001408:	2b00      	cmp	r3, #0
 800140a:	d006      	beq.n	800141a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800140c:	4b2d      	ldr	r3, [pc, #180]	; (80014c4 <HAL_GPIO_Init+0x2d0>)
 800140e:	681a      	ldr	r2, [r3, #0]
 8001410:	492c      	ldr	r1, [pc, #176]	; (80014c4 <HAL_GPIO_Init+0x2d0>)
 8001412:	69bb      	ldr	r3, [r7, #24]
 8001414:	4313      	orrs	r3, r2
 8001416:	600b      	str	r3, [r1, #0]
 8001418:	e006      	b.n	8001428 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800141a:	4b2a      	ldr	r3, [pc, #168]	; (80014c4 <HAL_GPIO_Init+0x2d0>)
 800141c:	681a      	ldr	r2, [r3, #0]
 800141e:	69bb      	ldr	r3, [r7, #24]
 8001420:	43db      	mvns	r3, r3
 8001422:	4928      	ldr	r1, [pc, #160]	; (80014c4 <HAL_GPIO_Init+0x2d0>)
 8001424:	4013      	ands	r3, r2
 8001426:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001430:	2b00      	cmp	r3, #0
 8001432:	d006      	beq.n	8001442 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001434:	4b23      	ldr	r3, [pc, #140]	; (80014c4 <HAL_GPIO_Init+0x2d0>)
 8001436:	685a      	ldr	r2, [r3, #4]
 8001438:	4922      	ldr	r1, [pc, #136]	; (80014c4 <HAL_GPIO_Init+0x2d0>)
 800143a:	69bb      	ldr	r3, [r7, #24]
 800143c:	4313      	orrs	r3, r2
 800143e:	604b      	str	r3, [r1, #4]
 8001440:	e006      	b.n	8001450 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001442:	4b20      	ldr	r3, [pc, #128]	; (80014c4 <HAL_GPIO_Init+0x2d0>)
 8001444:	685a      	ldr	r2, [r3, #4]
 8001446:	69bb      	ldr	r3, [r7, #24]
 8001448:	43db      	mvns	r3, r3
 800144a:	491e      	ldr	r1, [pc, #120]	; (80014c4 <HAL_GPIO_Init+0x2d0>)
 800144c:	4013      	ands	r3, r2
 800144e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001458:	2b00      	cmp	r3, #0
 800145a:	d006      	beq.n	800146a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800145c:	4b19      	ldr	r3, [pc, #100]	; (80014c4 <HAL_GPIO_Init+0x2d0>)
 800145e:	689a      	ldr	r2, [r3, #8]
 8001460:	4918      	ldr	r1, [pc, #96]	; (80014c4 <HAL_GPIO_Init+0x2d0>)
 8001462:	69bb      	ldr	r3, [r7, #24]
 8001464:	4313      	orrs	r3, r2
 8001466:	608b      	str	r3, [r1, #8]
 8001468:	e006      	b.n	8001478 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800146a:	4b16      	ldr	r3, [pc, #88]	; (80014c4 <HAL_GPIO_Init+0x2d0>)
 800146c:	689a      	ldr	r2, [r3, #8]
 800146e:	69bb      	ldr	r3, [r7, #24]
 8001470:	43db      	mvns	r3, r3
 8001472:	4914      	ldr	r1, [pc, #80]	; (80014c4 <HAL_GPIO_Init+0x2d0>)
 8001474:	4013      	ands	r3, r2
 8001476:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	685b      	ldr	r3, [r3, #4]
 800147c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001480:	2b00      	cmp	r3, #0
 8001482:	d021      	beq.n	80014c8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001484:	4b0f      	ldr	r3, [pc, #60]	; (80014c4 <HAL_GPIO_Init+0x2d0>)
 8001486:	68da      	ldr	r2, [r3, #12]
 8001488:	490e      	ldr	r1, [pc, #56]	; (80014c4 <HAL_GPIO_Init+0x2d0>)
 800148a:	69bb      	ldr	r3, [r7, #24]
 800148c:	4313      	orrs	r3, r2
 800148e:	60cb      	str	r3, [r1, #12]
 8001490:	e021      	b.n	80014d6 <HAL_GPIO_Init+0x2e2>
 8001492:	bf00      	nop
 8001494:	10320000 	.word	0x10320000
 8001498:	10310000 	.word	0x10310000
 800149c:	10220000 	.word	0x10220000
 80014a0:	10210000 	.word	0x10210000
 80014a4:	10120000 	.word	0x10120000
 80014a8:	10110000 	.word	0x10110000
 80014ac:	40021000 	.word	0x40021000
 80014b0:	40010000 	.word	0x40010000
 80014b4:	40010800 	.word	0x40010800
 80014b8:	40010c00 	.word	0x40010c00
 80014bc:	40011000 	.word	0x40011000
 80014c0:	40011400 	.word	0x40011400
 80014c4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80014c8:	4b0b      	ldr	r3, [pc, #44]	; (80014f8 <HAL_GPIO_Init+0x304>)
 80014ca:	68da      	ldr	r2, [r3, #12]
 80014cc:	69bb      	ldr	r3, [r7, #24]
 80014ce:	43db      	mvns	r3, r3
 80014d0:	4909      	ldr	r1, [pc, #36]	; (80014f8 <HAL_GPIO_Init+0x304>)
 80014d2:	4013      	ands	r3, r2
 80014d4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80014d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014d8:	3301      	adds	r3, #1
 80014da:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	681a      	ldr	r2, [r3, #0]
 80014e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014e2:	fa22 f303 	lsr.w	r3, r2, r3
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	f47f ae8e 	bne.w	8001208 <HAL_GPIO_Init+0x14>
  }
}
 80014ec:	bf00      	nop
 80014ee:	bf00      	nop
 80014f0:	372c      	adds	r7, #44	; 0x2c
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bc80      	pop	{r7}
 80014f6:	4770      	bx	lr
 80014f8:	40010400 	.word	0x40010400

080014fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014fc:	b480      	push	{r7}
 80014fe:	b083      	sub	sp, #12
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
 8001504:	460b      	mov	r3, r1
 8001506:	807b      	strh	r3, [r7, #2]
 8001508:	4613      	mov	r3, r2
 800150a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800150c:	787b      	ldrb	r3, [r7, #1]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d003      	beq.n	800151a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001512:	887a      	ldrh	r2, [r7, #2]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001518:	e003      	b.n	8001522 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800151a:	887b      	ldrh	r3, [r7, #2]
 800151c:	041a      	lsls	r2, r3, #16
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	611a      	str	r2, [r3, #16]
}
 8001522:	bf00      	nop
 8001524:	370c      	adds	r7, #12
 8001526:	46bd      	mov	sp, r7
 8001528:	bc80      	pop	{r7}
 800152a:	4770      	bx	lr

0800152c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800152c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800152e:	b08b      	sub	sp, #44	; 0x2c
 8001530:	af06      	add	r7, sp, #24
 8001532:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d101      	bne.n	800153e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800153a:	2301      	movs	r3, #1
 800153c:	e0fd      	b.n	800173a <HAL_PCD_Init+0x20e>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8001544:	b2db      	uxtb	r3, r3
 8001546:	2b00      	cmp	r3, #0
 8001548:	d106      	bne.n	8001558 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	2200      	movs	r2, #0
 800154e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001552:	6878      	ldr	r0, [r7, #4]
 8001554:	f007 fab6 	bl	8008ac4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	2203      	movs	r2, #3
 800155c:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4618      	mov	r0, r3
 8001566:	f003 faa5 	bl	8004ab4 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	603b      	str	r3, [r7, #0]
 8001570:	687e      	ldr	r6, [r7, #4]
 8001572:	466d      	mov	r5, sp
 8001574:	f106 0410 	add.w	r4, r6, #16
 8001578:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800157a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800157c:	6823      	ldr	r3, [r4, #0]
 800157e:	602b      	str	r3, [r5, #0]
 8001580:	1d33      	adds	r3, r6, #4
 8001582:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001584:	6838      	ldr	r0, [r7, #0]
 8001586:	f003 fa6f 	bl	8004a68 <USB_CoreInit>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d005      	beq.n	800159c <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	2202      	movs	r2, #2
 8001594:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8001598:	2301      	movs	r3, #1
 800159a:	e0ce      	b.n	800173a <HAL_PCD_Init+0x20e>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	2100      	movs	r1, #0
 80015a2:	4618      	mov	r0, r3
 80015a4:	f003 faa0 	bl	8004ae8 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80015a8:	2300      	movs	r3, #0
 80015aa:	73fb      	strb	r3, [r7, #15]
 80015ac:	e04c      	b.n	8001648 <HAL_PCD_Init+0x11c>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80015ae:	7bfb      	ldrb	r3, [r7, #15]
 80015b0:	6879      	ldr	r1, [r7, #4]
 80015b2:	1c5a      	adds	r2, r3, #1
 80015b4:	4613      	mov	r3, r2
 80015b6:	009b      	lsls	r3, r3, #2
 80015b8:	4413      	add	r3, r2
 80015ba:	00db      	lsls	r3, r3, #3
 80015bc:	440b      	add	r3, r1
 80015be:	3301      	adds	r3, #1
 80015c0:	2201      	movs	r2, #1
 80015c2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80015c4:	7bfb      	ldrb	r3, [r7, #15]
 80015c6:	6879      	ldr	r1, [r7, #4]
 80015c8:	1c5a      	adds	r2, r3, #1
 80015ca:	4613      	mov	r3, r2
 80015cc:	009b      	lsls	r3, r3, #2
 80015ce:	4413      	add	r3, r2
 80015d0:	00db      	lsls	r3, r3, #3
 80015d2:	440b      	add	r3, r1
 80015d4:	7bfa      	ldrb	r2, [r7, #15]
 80015d6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80015d8:	7bfa      	ldrb	r2, [r7, #15]
 80015da:	7bfb      	ldrb	r3, [r7, #15]
 80015dc:	b298      	uxth	r0, r3
 80015de:	6879      	ldr	r1, [r7, #4]
 80015e0:	4613      	mov	r3, r2
 80015e2:	009b      	lsls	r3, r3, #2
 80015e4:	4413      	add	r3, r2
 80015e6:	00db      	lsls	r3, r3, #3
 80015e8:	440b      	add	r3, r1
 80015ea:	3336      	adds	r3, #54	; 0x36
 80015ec:	4602      	mov	r2, r0
 80015ee:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80015f0:	7bfb      	ldrb	r3, [r7, #15]
 80015f2:	6879      	ldr	r1, [r7, #4]
 80015f4:	1c5a      	adds	r2, r3, #1
 80015f6:	4613      	mov	r3, r2
 80015f8:	009b      	lsls	r3, r3, #2
 80015fa:	4413      	add	r3, r2
 80015fc:	00db      	lsls	r3, r3, #3
 80015fe:	440b      	add	r3, r1
 8001600:	3303      	adds	r3, #3
 8001602:	2200      	movs	r2, #0
 8001604:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001606:	7bfa      	ldrb	r2, [r7, #15]
 8001608:	6879      	ldr	r1, [r7, #4]
 800160a:	4613      	mov	r3, r2
 800160c:	009b      	lsls	r3, r3, #2
 800160e:	4413      	add	r3, r2
 8001610:	00db      	lsls	r3, r3, #3
 8001612:	440b      	add	r3, r1
 8001614:	3338      	adds	r3, #56	; 0x38
 8001616:	2200      	movs	r2, #0
 8001618:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800161a:	7bfa      	ldrb	r2, [r7, #15]
 800161c:	6879      	ldr	r1, [r7, #4]
 800161e:	4613      	mov	r3, r2
 8001620:	009b      	lsls	r3, r3, #2
 8001622:	4413      	add	r3, r2
 8001624:	00db      	lsls	r3, r3, #3
 8001626:	440b      	add	r3, r1
 8001628:	333c      	adds	r3, #60	; 0x3c
 800162a:	2200      	movs	r2, #0
 800162c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800162e:	7bfa      	ldrb	r2, [r7, #15]
 8001630:	6879      	ldr	r1, [r7, #4]
 8001632:	4613      	mov	r3, r2
 8001634:	009b      	lsls	r3, r3, #2
 8001636:	4413      	add	r3, r2
 8001638:	00db      	lsls	r3, r3, #3
 800163a:	440b      	add	r3, r1
 800163c:	3340      	adds	r3, #64	; 0x40
 800163e:	2200      	movs	r2, #0
 8001640:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001642:	7bfb      	ldrb	r3, [r7, #15]
 8001644:	3301      	adds	r3, #1
 8001646:	73fb      	strb	r3, [r7, #15]
 8001648:	7bfa      	ldrb	r2, [r7, #15]
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	429a      	cmp	r2, r3
 8001650:	d3ad      	bcc.n	80015ae <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001652:	2300      	movs	r3, #0
 8001654:	73fb      	strb	r3, [r7, #15]
 8001656:	e044      	b.n	80016e2 <HAL_PCD_Init+0x1b6>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001658:	7bfa      	ldrb	r2, [r7, #15]
 800165a:	6879      	ldr	r1, [r7, #4]
 800165c:	4613      	mov	r3, r2
 800165e:	009b      	lsls	r3, r3, #2
 8001660:	4413      	add	r3, r2
 8001662:	00db      	lsls	r3, r3, #3
 8001664:	440b      	add	r3, r1
 8001666:	f203 1369 	addw	r3, r3, #361	; 0x169
 800166a:	2200      	movs	r2, #0
 800166c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800166e:	7bfa      	ldrb	r2, [r7, #15]
 8001670:	6879      	ldr	r1, [r7, #4]
 8001672:	4613      	mov	r3, r2
 8001674:	009b      	lsls	r3, r3, #2
 8001676:	4413      	add	r3, r2
 8001678:	00db      	lsls	r3, r3, #3
 800167a:	440b      	add	r3, r1
 800167c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001680:	7bfa      	ldrb	r2, [r7, #15]
 8001682:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001684:	7bfa      	ldrb	r2, [r7, #15]
 8001686:	6879      	ldr	r1, [r7, #4]
 8001688:	4613      	mov	r3, r2
 800168a:	009b      	lsls	r3, r3, #2
 800168c:	4413      	add	r3, r2
 800168e:	00db      	lsls	r3, r3, #3
 8001690:	440b      	add	r3, r1
 8001692:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8001696:	2200      	movs	r2, #0
 8001698:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800169a:	7bfa      	ldrb	r2, [r7, #15]
 800169c:	6879      	ldr	r1, [r7, #4]
 800169e:	4613      	mov	r3, r2
 80016a0:	009b      	lsls	r3, r3, #2
 80016a2:	4413      	add	r3, r2
 80016a4:	00db      	lsls	r3, r3, #3
 80016a6:	440b      	add	r3, r1
 80016a8:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 80016ac:	2200      	movs	r2, #0
 80016ae:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80016b0:	7bfa      	ldrb	r2, [r7, #15]
 80016b2:	6879      	ldr	r1, [r7, #4]
 80016b4:	4613      	mov	r3, r2
 80016b6:	009b      	lsls	r3, r3, #2
 80016b8:	4413      	add	r3, r2
 80016ba:	00db      	lsls	r3, r3, #3
 80016bc:	440b      	add	r3, r1
 80016be:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 80016c2:	2200      	movs	r2, #0
 80016c4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80016c6:	7bfa      	ldrb	r2, [r7, #15]
 80016c8:	6879      	ldr	r1, [r7, #4]
 80016ca:	4613      	mov	r3, r2
 80016cc:	009b      	lsls	r3, r3, #2
 80016ce:	4413      	add	r3, r2
 80016d0:	00db      	lsls	r3, r3, #3
 80016d2:	440b      	add	r3, r1
 80016d4:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80016d8:	2200      	movs	r2, #0
 80016da:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80016dc:	7bfb      	ldrb	r3, [r7, #15]
 80016de:	3301      	adds	r3, #1
 80016e0:	73fb      	strb	r3, [r7, #15]
 80016e2:	7bfa      	ldrb	r2, [r7, #15]
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	429a      	cmp	r2, r3
 80016ea:	d3b5      	bcc.n	8001658 <HAL_PCD_Init+0x12c>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	603b      	str	r3, [r7, #0]
 80016f2:	687e      	ldr	r6, [r7, #4]
 80016f4:	466d      	mov	r5, sp
 80016f6:	f106 0410 	add.w	r4, r6, #16
 80016fa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016fc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016fe:	6823      	ldr	r3, [r4, #0]
 8001700:	602b      	str	r3, [r5, #0]
 8001702:	1d33      	adds	r3, r6, #4
 8001704:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001706:	6838      	ldr	r0, [r7, #0]
 8001708:	f003 f9fa 	bl	8004b00 <USB_DevInit>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d005      	beq.n	800171e <HAL_PCD_Init+0x1f2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	2202      	movs	r2, #2
 8001716:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 800171a:	2301      	movs	r3, #1
 800171c:	e00d      	b.n	800173a <HAL_PCD_Init+0x20e>
  }

  hpcd->USB_Address = 0U;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	2200      	movs	r2, #0
 8001722:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	2201      	movs	r2, #1
 800172a:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	4618      	mov	r0, r3
 8001734:	f005 fb6b 	bl	8006e0e <USB_DevDisconnect>

  return HAL_OK;
 8001738:	2300      	movs	r3, #0
}
 800173a:	4618      	mov	r0, r3
 800173c:	3714      	adds	r7, #20
 800173e:	46bd      	mov	sp, r7
 8001740:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001742 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001742:	b580      	push	{r7, lr}
 8001744:	b082      	sub	sp, #8
 8001746:	af00      	add	r7, sp, #0
 8001748:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8001750:	2b01      	cmp	r3, #1
 8001752:	d101      	bne.n	8001758 <HAL_PCD_Start+0x16>
 8001754:	2302      	movs	r3, #2
 8001756:	e016      	b.n	8001786 <HAL_PCD_Start+0x44>
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	2201      	movs	r2, #1
 800175c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4618      	mov	r0, r3
 8001766:	f003 f98f 	bl	8004a88 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 800176a:	2101      	movs	r1, #1
 800176c:	6878      	ldr	r0, [r7, #4]
 800176e:	f007 fc1c 	bl	8008faa <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	4618      	mov	r0, r3
 8001778:	f005 fb3f 	bl	8006dfa <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2200      	movs	r2, #0
 8001780:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8001784:	2300      	movs	r3, #0
}
 8001786:	4618      	mov	r0, r3
 8001788:	3708      	adds	r7, #8
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}

0800178e <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800178e:	b580      	push	{r7, lr}
 8001790:	b088      	sub	sp, #32
 8001792:	af00      	add	r7, sp, #0
 8001794:	6078      	str	r0, [r7, #4]
  uint16_t store_ep[8];
  uint8_t i;

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	4618      	mov	r0, r3
 800179c:	f005 fb41 	bl	8006e22 <USB_ReadInterrupts>
 80017a0:	4603      	mov	r3, r0
 80017a2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80017a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80017aa:	d102      	bne.n	80017b2 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80017ac:	6878      	ldr	r0, [r7, #4]
 80017ae:	f000 fb61 	bl	8001e74 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	4618      	mov	r0, r3
 80017b8:	f005 fb33 	bl	8006e22 <USB_ReadInterrupts>
 80017bc:	4603      	mov	r3, r0
 80017be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80017c6:	d112      	bne.n	80017ee <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80017d0:	b29a      	uxth	r2, r3
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80017da:	b292      	uxth	r2, r2
 80017dc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80017e0:	6878      	ldr	r0, [r7, #4]
 80017e2:	f007 f9ea 	bl	8008bba <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80017e6:	2100      	movs	r1, #0
 80017e8:	6878      	ldr	r0, [r7, #4]
 80017ea:	f000 f925 	bl	8001a38 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	4618      	mov	r0, r3
 80017f4:	f005 fb15 	bl	8006e22 <USB_ReadInterrupts>
 80017f8:	4603      	mov	r3, r0
 80017fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017fe:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001802:	d10b      	bne.n	800181c <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800180c:	b29a      	uxth	r2, r3
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001816:	b292      	uxth	r2, r2
 8001818:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	4618      	mov	r0, r3
 8001822:	f005 fafe 	bl	8006e22 <USB_ReadInterrupts>
 8001826:	4603      	mov	r3, r0
 8001828:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800182c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001830:	d10b      	bne.n	800184a <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800183a:	b29a      	uxth	r2, r3
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001844:	b292      	uxth	r2, r2
 8001846:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4618      	mov	r0, r3
 8001850:	f005 fae7 	bl	8006e22 <USB_ReadInterrupts>
 8001854:	4603      	mov	r3, r0
 8001856:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800185a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800185e:	d126      	bne.n	80018ae <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001868:	b29a      	uxth	r2, r3
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f022 0204 	bic.w	r2, r2, #4
 8001872:	b292      	uxth	r2, r2
 8001874:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001880:	b29a      	uxth	r2, r3
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f022 0208 	bic.w	r2, r2, #8
 800188a:	b292      	uxth	r2, r2
 800188c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8001890:	6878      	ldr	r0, [r7, #4]
 8001892:	f007 f9cb 	bl	8008c2c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800189e:	b29a      	uxth	r2, r3
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80018a8:	b292      	uxth	r2, r2
 80018aa:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4618      	mov	r0, r3
 80018b4:	f005 fab5 	bl	8006e22 <USB_ReadInterrupts>
 80018b8:	4603      	mov	r3, r0
 80018ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80018be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80018c2:	f040 8084 	bne.w	80019ce <HAL_PCD_IRQHandler+0x240>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint register */
    for (i = 0U; i < 8U; i++)
 80018c6:	2300      	movs	r3, #0
 80018c8:	77fb      	strb	r3, [r7, #31]
 80018ca:	e011      	b.n	80018f0 <HAL_PCD_IRQHandler+0x162>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	461a      	mov	r2, r3
 80018d2:	7ffb      	ldrb	r3, [r7, #31]
 80018d4:	009b      	lsls	r3, r3, #2
 80018d6:	441a      	add	r2, r3
 80018d8:	7ffb      	ldrb	r3, [r7, #31]
 80018da:	8812      	ldrh	r2, [r2, #0]
 80018dc:	b292      	uxth	r2, r2
 80018de:	005b      	lsls	r3, r3, #1
 80018e0:	f107 0120 	add.w	r1, r7, #32
 80018e4:	440b      	add	r3, r1
 80018e6:	f823 2c14 	strh.w	r2, [r3, #-20]
    for (i = 0U; i < 8U; i++)
 80018ea:	7ffb      	ldrb	r3, [r7, #31]
 80018ec:	3301      	adds	r3, #1
 80018ee:	77fb      	strb	r3, [r7, #31]
 80018f0:	7ffb      	ldrb	r3, [r7, #31]
 80018f2:	2b07      	cmp	r3, #7
 80018f4:	d9ea      	bls.n	80018cc <HAL_PCD_IRQHandler+0x13e>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80018fe:	b29a      	uxth	r2, r3
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f042 0201 	orr.w	r2, r2, #1
 8001908:	b292      	uxth	r2, r2
 800190a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001916:	b29a      	uxth	r2, r3
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f022 0201 	bic.w	r2, r2, #1
 8001920:	b292      	uxth	r2, r2
 8001922:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8001926:	bf00      	nop
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001930:	b29b      	uxth	r3, r3
 8001932:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001936:	2b00      	cmp	r3, #0
 8001938:	d0f6      	beq.n	8001928 <HAL_PCD_IRQHandler+0x19a>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001942:	b29a      	uxth	r2, r3
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800194c:	b292      	uxth	r2, r2
 800194e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8001952:	2300      	movs	r3, #0
 8001954:	77fb      	strb	r3, [r7, #31]
 8001956:	e010      	b.n	800197a <HAL_PCD_IRQHandler+0x1ec>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8001958:	7ffb      	ldrb	r3, [r7, #31]
 800195a:	687a      	ldr	r2, [r7, #4]
 800195c:	6812      	ldr	r2, [r2, #0]
 800195e:	4611      	mov	r1, r2
 8001960:	7ffa      	ldrb	r2, [r7, #31]
 8001962:	0092      	lsls	r2, r2, #2
 8001964:	440a      	add	r2, r1
 8001966:	005b      	lsls	r3, r3, #1
 8001968:	f107 0120 	add.w	r1, r7, #32
 800196c:	440b      	add	r3, r1
 800196e:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8001972:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8001974:	7ffb      	ldrb	r3, [r7, #31]
 8001976:	3301      	adds	r3, #1
 8001978:	77fb      	strb	r3, [r7, #31]
 800197a:	7ffb      	ldrb	r3, [r7, #31]
 800197c:	2b07      	cmp	r3, #7
 800197e:	d9eb      	bls.n	8001958 <HAL_PCD_IRQHandler+0x1ca>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001988:	b29a      	uxth	r2, r3
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f042 0208 	orr.w	r2, r2, #8
 8001992:	b292      	uxth	r2, r2
 8001994:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80019a0:	b29a      	uxth	r2, r3
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80019aa:	b292      	uxth	r2, r2
 80019ac:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80019b8:	b29a      	uxth	r2, r3
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f042 0204 	orr.w	r2, r2, #4
 80019c2:	b292      	uxth	r2, r2
 80019c4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80019c8:	6878      	ldr	r0, [r7, #4]
 80019ca:	f007 f915 	bl	8008bf8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	4618      	mov	r0, r3
 80019d4:	f005 fa25 	bl	8006e22 <USB_ReadInterrupts>
 80019d8:	4603      	mov	r3, r0
 80019da:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80019de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80019e2:	d10e      	bne.n	8001a02 <HAL_PCD_IRQHandler+0x274>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80019ec:	b29a      	uxth	r2, r3
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80019f6:	b292      	uxth	r2, r2
 80019f8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80019fc:	6878      	ldr	r0, [r7, #4]
 80019fe:	f007 f8ce 	bl	8008b9e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4618      	mov	r0, r3
 8001a08:	f005 fa0b 	bl	8006e22 <USB_ReadInterrupts>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001a16:	d10b      	bne.n	8001a30 <HAL_PCD_IRQHandler+0x2a2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001a20:	b29a      	uxth	r2, r3
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001a2a:	b292      	uxth	r2, r2
 8001a2c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8001a30:	bf00      	nop
 8001a32:	3720      	adds	r7, #32
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}

08001a38 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
 8001a40:	460b      	mov	r3, r1
 8001a42:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8001a4a:	2b01      	cmp	r3, #1
 8001a4c:	d101      	bne.n	8001a52 <HAL_PCD_SetAddress+0x1a>
 8001a4e:	2302      	movs	r3, #2
 8001a50:	e013      	b.n	8001a7a <HAL_PCD_SetAddress+0x42>
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	2201      	movs	r2, #1
 8001a56:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	78fa      	ldrb	r2, [r7, #3]
 8001a5e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	78fa      	ldrb	r2, [r7, #3]
 8001a68:	4611      	mov	r1, r2
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f005 f9b2 	bl	8006dd4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	2200      	movs	r2, #0
 8001a74:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8001a78:	2300      	movs	r3, #0
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3708      	adds	r7, #8
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}

08001a82 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001a82:	b580      	push	{r7, lr}
 8001a84:	b084      	sub	sp, #16
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	6078      	str	r0, [r7, #4]
 8001a8a:	4608      	mov	r0, r1
 8001a8c:	4611      	mov	r1, r2
 8001a8e:	461a      	mov	r2, r3
 8001a90:	4603      	mov	r3, r0
 8001a92:	70fb      	strb	r3, [r7, #3]
 8001a94:	460b      	mov	r3, r1
 8001a96:	803b      	strh	r3, [r7, #0]
 8001a98:	4613      	mov	r3, r2
 8001a9a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001aa0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	da0e      	bge.n	8001ac6 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001aa8:	78fb      	ldrb	r3, [r7, #3]
 8001aaa:	f003 0307 	and.w	r3, r3, #7
 8001aae:	1c5a      	adds	r2, r3, #1
 8001ab0:	4613      	mov	r3, r2
 8001ab2:	009b      	lsls	r3, r3, #2
 8001ab4:	4413      	add	r3, r2
 8001ab6:	00db      	lsls	r3, r3, #3
 8001ab8:	687a      	ldr	r2, [r7, #4]
 8001aba:	4413      	add	r3, r2
 8001abc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	2201      	movs	r2, #1
 8001ac2:	705a      	strb	r2, [r3, #1]
 8001ac4:	e00e      	b.n	8001ae4 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001ac6:	78fb      	ldrb	r3, [r7, #3]
 8001ac8:	f003 0207 	and.w	r2, r3, #7
 8001acc:	4613      	mov	r3, r2
 8001ace:	009b      	lsls	r3, r3, #2
 8001ad0:	4413      	add	r3, r2
 8001ad2:	00db      	lsls	r3, r3, #3
 8001ad4:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001ad8:	687a      	ldr	r2, [r7, #4]
 8001ada:	4413      	add	r3, r2
 8001adc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001ae4:	78fb      	ldrb	r3, [r7, #3]
 8001ae6:	f003 0307 	and.w	r3, r3, #7
 8001aea:	b2da      	uxtb	r2, r3
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8001af0:	883a      	ldrh	r2, [r7, #0]
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	78ba      	ldrb	r2, [r7, #2]
 8001afa:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	785b      	ldrb	r3, [r3, #1]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d004      	beq.n	8001b0e <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	b29a      	uxth	r2, r3
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001b0e:	78bb      	ldrb	r3, [r7, #2]
 8001b10:	2b02      	cmp	r3, #2
 8001b12:	d102      	bne.n	8001b1a <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	2200      	movs	r2, #0
 8001b18:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8001b20:	2b01      	cmp	r3, #1
 8001b22:	d101      	bne.n	8001b28 <HAL_PCD_EP_Open+0xa6>
 8001b24:	2302      	movs	r3, #2
 8001b26:	e00e      	b.n	8001b46 <HAL_PCD_EP_Open+0xc4>
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	68f9      	ldr	r1, [r7, #12]
 8001b36:	4618      	mov	r0, r3
 8001b38:	f003 f802 	bl	8004b40 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2200      	movs	r2, #0
 8001b40:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 8001b44:	7afb      	ldrb	r3, [r7, #11]
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	3710      	adds	r7, #16
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}

08001b4e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001b4e:	b580      	push	{r7, lr}
 8001b50:	b084      	sub	sp, #16
 8001b52:	af00      	add	r7, sp, #0
 8001b54:	6078      	str	r0, [r7, #4]
 8001b56:	460b      	mov	r3, r1
 8001b58:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001b5a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	da0e      	bge.n	8001b80 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001b62:	78fb      	ldrb	r3, [r7, #3]
 8001b64:	f003 0307 	and.w	r3, r3, #7
 8001b68:	1c5a      	adds	r2, r3, #1
 8001b6a:	4613      	mov	r3, r2
 8001b6c:	009b      	lsls	r3, r3, #2
 8001b6e:	4413      	add	r3, r2
 8001b70:	00db      	lsls	r3, r3, #3
 8001b72:	687a      	ldr	r2, [r7, #4]
 8001b74:	4413      	add	r3, r2
 8001b76:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	2201      	movs	r2, #1
 8001b7c:	705a      	strb	r2, [r3, #1]
 8001b7e:	e00e      	b.n	8001b9e <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001b80:	78fb      	ldrb	r3, [r7, #3]
 8001b82:	f003 0207 	and.w	r2, r3, #7
 8001b86:	4613      	mov	r3, r2
 8001b88:	009b      	lsls	r3, r3, #2
 8001b8a:	4413      	add	r3, r2
 8001b8c:	00db      	lsls	r3, r3, #3
 8001b8e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001b92:	687a      	ldr	r2, [r7, #4]
 8001b94:	4413      	add	r3, r2
 8001b96:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8001b9e:	78fb      	ldrb	r3, [r7, #3]
 8001ba0:	f003 0307 	and.w	r3, r3, #7
 8001ba4:	b2da      	uxtb	r2, r3
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8001bb0:	2b01      	cmp	r3, #1
 8001bb2:	d101      	bne.n	8001bb8 <HAL_PCD_EP_Close+0x6a>
 8001bb4:	2302      	movs	r3, #2
 8001bb6:	e00e      	b.n	8001bd6 <HAL_PCD_EP_Close+0x88>
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2201      	movs	r2, #1
 8001bbc:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	68f9      	ldr	r1, [r7, #12]
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f003 fb24 	bl	8005214 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2200      	movs	r2, #0
 8001bd0:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8001bd4:	2300      	movs	r3, #0
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	3710      	adds	r7, #16
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}

08001bde <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001bde:	b580      	push	{r7, lr}
 8001be0:	b086      	sub	sp, #24
 8001be2:	af00      	add	r7, sp, #0
 8001be4:	60f8      	str	r0, [r7, #12]
 8001be6:	607a      	str	r2, [r7, #4]
 8001be8:	603b      	str	r3, [r7, #0]
 8001bea:	460b      	mov	r3, r1
 8001bec:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001bee:	7afb      	ldrb	r3, [r7, #11]
 8001bf0:	f003 0207 	and.w	r2, r3, #7
 8001bf4:	4613      	mov	r3, r2
 8001bf6:	009b      	lsls	r3, r3, #2
 8001bf8:	4413      	add	r3, r2
 8001bfa:	00db      	lsls	r3, r3, #3
 8001bfc:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001c00:	68fa      	ldr	r2, [r7, #12]
 8001c02:	4413      	add	r3, r2
 8001c04:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001c06:	697b      	ldr	r3, [r7, #20]
 8001c08:	687a      	ldr	r2, [r7, #4]
 8001c0a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001c0c:	697b      	ldr	r3, [r7, #20]
 8001c0e:	683a      	ldr	r2, [r7, #0]
 8001c10:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001c12:	697b      	ldr	r3, [r7, #20]
 8001c14:	2200      	movs	r2, #0
 8001c16:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8001c18:	697b      	ldr	r3, [r7, #20]
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001c1e:	7afb      	ldrb	r3, [r7, #11]
 8001c20:	f003 0307 	and.w	r3, r3, #7
 8001c24:	b2da      	uxtb	r2, r3
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001c2a:	7afb      	ldrb	r3, [r7, #11]
 8001c2c:	f003 0307 	and.w	r3, r3, #7
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d106      	bne.n	8001c42 <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	6979      	ldr	r1, [r7, #20]
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f003 fcd6 	bl	80055ec <USB_EPStartXfer>
 8001c40:	e005      	b.n	8001c4e <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	6979      	ldr	r1, [r7, #20]
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f003 fccf 	bl	80055ec <USB_EPStartXfer>
  }

  return HAL_OK;
 8001c4e:	2300      	movs	r3, #0
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	3718      	adds	r7, #24
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}

08001c58 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b083      	sub	sp, #12
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
 8001c60:	460b      	mov	r3, r1
 8001c62:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001c64:	78fb      	ldrb	r3, [r7, #3]
 8001c66:	f003 0207 	and.w	r2, r3, #7
 8001c6a:	6879      	ldr	r1, [r7, #4]
 8001c6c:	4613      	mov	r3, r2
 8001c6e:	009b      	lsls	r3, r3, #2
 8001c70:	4413      	add	r3, r2
 8001c72:	00db      	lsls	r3, r3, #3
 8001c74:	440b      	add	r3, r1
 8001c76:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8001c7a:	681b      	ldr	r3, [r3, #0]
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	370c      	adds	r7, #12
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bc80      	pop	{r7}
 8001c84:	4770      	bx	lr

08001c86 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001c86:	b580      	push	{r7, lr}
 8001c88:	b086      	sub	sp, #24
 8001c8a:	af00      	add	r7, sp, #0
 8001c8c:	60f8      	str	r0, [r7, #12]
 8001c8e:	607a      	str	r2, [r7, #4]
 8001c90:	603b      	str	r3, [r7, #0]
 8001c92:	460b      	mov	r3, r1
 8001c94:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001c96:	7afb      	ldrb	r3, [r7, #11]
 8001c98:	f003 0307 	and.w	r3, r3, #7
 8001c9c:	1c5a      	adds	r2, r3, #1
 8001c9e:	4613      	mov	r3, r2
 8001ca0:	009b      	lsls	r3, r3, #2
 8001ca2:	4413      	add	r3, r2
 8001ca4:	00db      	lsls	r3, r3, #3
 8001ca6:	68fa      	ldr	r2, [r7, #12]
 8001ca8:	4413      	add	r3, r2
 8001caa:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001cac:	697b      	ldr	r3, [r7, #20]
 8001cae:	687a      	ldr	r2, [r7, #4]
 8001cb0:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001cb2:	697b      	ldr	r3, [r7, #20]
 8001cb4:	683a      	ldr	r2, [r7, #0]
 8001cb6:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8001cb8:	697b      	ldr	r3, [r7, #20]
 8001cba:	2201      	movs	r2, #1
 8001cbc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8001cc0:	697b      	ldr	r3, [r7, #20]
 8001cc2:	683a      	ldr	r2, [r7, #0]
 8001cc4:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8001cc6:	697b      	ldr	r3, [r7, #20]
 8001cc8:	2200      	movs	r2, #0
 8001cca:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8001ccc:	697b      	ldr	r3, [r7, #20]
 8001cce:	2201      	movs	r2, #1
 8001cd0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001cd2:	7afb      	ldrb	r3, [r7, #11]
 8001cd4:	f003 0307 	and.w	r3, r3, #7
 8001cd8:	b2da      	uxtb	r2, r3
 8001cda:	697b      	ldr	r3, [r7, #20]
 8001cdc:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001cde:	7afb      	ldrb	r3, [r7, #11]
 8001ce0:	f003 0307 	and.w	r3, r3, #7
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d106      	bne.n	8001cf6 <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	6979      	ldr	r1, [r7, #20]
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f003 fc7c 	bl	80055ec <USB_EPStartXfer>
 8001cf4:	e005      	b.n	8001d02 <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	6979      	ldr	r1, [r7, #20]
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f003 fc75 	bl	80055ec <USB_EPStartXfer>
  }

  return HAL_OK;
 8001d02:	2300      	movs	r3, #0
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	3718      	adds	r7, #24
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}

08001d0c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b084      	sub	sp, #16
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
 8001d14:	460b      	mov	r3, r1
 8001d16:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001d18:	78fb      	ldrb	r3, [r7, #3]
 8001d1a:	f003 0207 	and.w	r2, r3, #7
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	429a      	cmp	r2, r3
 8001d24:	d901      	bls.n	8001d2a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8001d26:	2301      	movs	r3, #1
 8001d28:	e04c      	b.n	8001dc4 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001d2a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	da0e      	bge.n	8001d50 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001d32:	78fb      	ldrb	r3, [r7, #3]
 8001d34:	f003 0307 	and.w	r3, r3, #7
 8001d38:	1c5a      	adds	r2, r3, #1
 8001d3a:	4613      	mov	r3, r2
 8001d3c:	009b      	lsls	r3, r3, #2
 8001d3e:	4413      	add	r3, r2
 8001d40:	00db      	lsls	r3, r3, #3
 8001d42:	687a      	ldr	r2, [r7, #4]
 8001d44:	4413      	add	r3, r2
 8001d46:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	2201      	movs	r2, #1
 8001d4c:	705a      	strb	r2, [r3, #1]
 8001d4e:	e00c      	b.n	8001d6a <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001d50:	78fa      	ldrb	r2, [r7, #3]
 8001d52:	4613      	mov	r3, r2
 8001d54:	009b      	lsls	r3, r3, #2
 8001d56:	4413      	add	r3, r2
 8001d58:	00db      	lsls	r3, r3, #3
 8001d5a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001d5e:	687a      	ldr	r2, [r7, #4]
 8001d60:	4413      	add	r3, r2
 8001d62:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	2200      	movs	r2, #0
 8001d68:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001d70:	78fb      	ldrb	r3, [r7, #3]
 8001d72:	f003 0307 	and.w	r3, r3, #7
 8001d76:	b2da      	uxtb	r2, r3
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8001d82:	2b01      	cmp	r3, #1
 8001d84:	d101      	bne.n	8001d8a <HAL_PCD_EP_SetStall+0x7e>
 8001d86:	2302      	movs	r3, #2
 8001d88:	e01c      	b.n	8001dc4 <HAL_PCD_EP_SetStall+0xb8>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2201      	movs	r2, #1
 8001d8e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	68f9      	ldr	r1, [r7, #12]
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f004 ff1e 	bl	8006bda <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001d9e:	78fb      	ldrb	r3, [r7, #3]
 8001da0:	f003 0307 	and.w	r3, r3, #7
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d108      	bne.n	8001dba <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681a      	ldr	r2, [r3, #0]
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8001db2:	4619      	mov	r1, r3
 8001db4:	4610      	mov	r0, r2
 8001db6:	f005 f843 	bl	8006e40 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8001dc2:	2300      	movs	r3, #0
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	3710      	adds	r7, #16
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}

08001dcc <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b084      	sub	sp, #16
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
 8001dd4:	460b      	mov	r3, r1
 8001dd6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001dd8:	78fb      	ldrb	r3, [r7, #3]
 8001dda:	f003 020f 	and.w	r2, r3, #15
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	429a      	cmp	r2, r3
 8001de4:	d901      	bls.n	8001dea <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8001de6:	2301      	movs	r3, #1
 8001de8:	e040      	b.n	8001e6c <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001dea:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	da0e      	bge.n	8001e10 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001df2:	78fb      	ldrb	r3, [r7, #3]
 8001df4:	f003 0307 	and.w	r3, r3, #7
 8001df8:	1c5a      	adds	r2, r3, #1
 8001dfa:	4613      	mov	r3, r2
 8001dfc:	009b      	lsls	r3, r3, #2
 8001dfe:	4413      	add	r3, r2
 8001e00:	00db      	lsls	r3, r3, #3
 8001e02:	687a      	ldr	r2, [r7, #4]
 8001e04:	4413      	add	r3, r2
 8001e06:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	705a      	strb	r2, [r3, #1]
 8001e0e:	e00e      	b.n	8001e2e <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001e10:	78fb      	ldrb	r3, [r7, #3]
 8001e12:	f003 0207 	and.w	r2, r3, #7
 8001e16:	4613      	mov	r3, r2
 8001e18:	009b      	lsls	r3, r3, #2
 8001e1a:	4413      	add	r3, r2
 8001e1c:	00db      	lsls	r3, r3, #3
 8001e1e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001e22:	687a      	ldr	r2, [r7, #4]
 8001e24:	4413      	add	r3, r2
 8001e26:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	2200      	movs	r2, #0
 8001e32:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001e34:	78fb      	ldrb	r3, [r7, #3]
 8001e36:	f003 0307 	and.w	r3, r3, #7
 8001e3a:	b2da      	uxtb	r2, r3
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8001e46:	2b01      	cmp	r3, #1
 8001e48:	d101      	bne.n	8001e4e <HAL_PCD_EP_ClrStall+0x82>
 8001e4a:	2302      	movs	r3, #2
 8001e4c:	e00e      	b.n	8001e6c <HAL_PCD_EP_ClrStall+0xa0>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2201      	movs	r2, #1
 8001e52:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	68f9      	ldr	r1, [r7, #12]
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f004 ff0c 	bl	8006c7a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2200      	movs	r2, #0
 8001e66:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8001e6a:	2300      	movs	r3, #0
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	3710      	adds	r7, #16
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}

08001e74 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b08e      	sub	sp, #56	; 0x38
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8001e7c:	e2ec      	b.n	8002458 <PCD_EP_ISR_Handler+0x5e4>
  {
    wIstr = hpcd->Instance->ISTR;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001e86:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8001e88:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001e8a:	b2db      	uxtb	r3, r3
 8001e8c:	f003 030f 	and.w	r3, r3, #15
 8001e90:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 8001e94:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	f040 8161 	bne.w	8002160 <PCD_EP_ISR_Handler+0x2ec>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8001e9e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001ea0:	f003 0310 	and.w	r3, r3, #16
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d152      	bne.n	8001f4e <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	881b      	ldrh	r3, [r3, #0]
 8001eae:	b29b      	uxth	r3, r3
 8001eb0:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8001eb4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001eb8:	81fb      	strh	r3, [r7, #14]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	89fb      	ldrh	r3, [r7, #14]
 8001ec0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001ec4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001ec8:	b29b      	uxth	r3, r3
 8001eca:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	3328      	adds	r3, #40	; 0x28
 8001ed0:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001eda:	b29b      	uxth	r3, r3
 8001edc:	461a      	mov	r2, r3
 8001ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	00db      	lsls	r3, r3, #3
 8001ee4:	4413      	add	r3, r2
 8001ee6:	3302      	adds	r3, #2
 8001ee8:	005b      	lsls	r3, r3, #1
 8001eea:	687a      	ldr	r2, [r7, #4]
 8001eec:	6812      	ldr	r2, [r2, #0]
 8001eee:	4413      	add	r3, r2
 8001ef0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001ef4:	881b      	ldrh	r3, [r3, #0]
 8001ef6:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001efc:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8001efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f00:	695a      	ldr	r2, [r3, #20]
 8001f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f04:	69db      	ldr	r3, [r3, #28]
 8001f06:	441a      	add	r2, r3
 8001f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f0a:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8001f0c:	2100      	movs	r1, #0
 8001f0e:	6878      	ldr	r0, [r7, #4]
 8001f10:	f006 fe2b 	bl	8008b6a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001f1a:	b2db      	uxtb	r3, r3
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	f000 829b 	beq.w	8002458 <PCD_EP_ISR_Handler+0x5e4>
 8001f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f24:	699b      	ldr	r3, [r3, #24]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	f040 8296 	bne.w	8002458 <PCD_EP_ISR_Handler+0x5e4>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001f32:	b2db      	uxtb	r3, r3
 8001f34:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001f38:	b2da      	uxtb	r2, r3
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	b292      	uxth	r2, r2
 8001f40:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2200      	movs	r2, #0
 8001f48:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8001f4c:	e284      	b.n	8002458 <PCD_EP_ISR_Handler+0x5e4>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001f54:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	881b      	ldrh	r3, [r3, #0]
 8001f5c:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8001f5e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001f60:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d034      	beq.n	8001fd2 <PCD_EP_ISR_Handler+0x15e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001f70:	b29b      	uxth	r3, r3
 8001f72:	461a      	mov	r2, r3
 8001f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f76:	781b      	ldrb	r3, [r3, #0]
 8001f78:	00db      	lsls	r3, r3, #3
 8001f7a:	4413      	add	r3, r2
 8001f7c:	3306      	adds	r3, #6
 8001f7e:	005b      	lsls	r3, r3, #1
 8001f80:	687a      	ldr	r2, [r7, #4]
 8001f82:	6812      	ldr	r2, [r2, #0]
 8001f84:	4413      	add	r3, r2
 8001f86:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001f8a:	881b      	ldrh	r3, [r3, #0]
 8001f8c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f92:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6818      	ldr	r0, [r3, #0]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8001f9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fa0:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8001fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fa4:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001fa6:	b29b      	uxth	r3, r3
 8001fa8:	f004 ff9a 	bl	8006ee0 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	881b      	ldrh	r3, [r3, #0]
 8001fb2:	b29a      	uxth	r2, r3
 8001fb4:	f640 738f 	movw	r3, #3983	; 0xf8f
 8001fb8:	4013      	ands	r3, r2
 8001fba:	823b      	strh	r3, [r7, #16]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	8a3a      	ldrh	r2, [r7, #16]
 8001fc2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001fc6:	b292      	uxth	r2, r2
 8001fc8:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8001fca:	6878      	ldr	r0, [r7, #4]
 8001fcc:	f006 fda0 	bl	8008b10 <HAL_PCD_SetupStageCallback>
 8001fd0:	e242      	b.n	8002458 <PCD_EP_ISR_Handler+0x5e4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001fd2:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	f280 823e 	bge.w	8002458 <PCD_EP_ISR_Handler+0x5e4>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	881b      	ldrh	r3, [r3, #0]
 8001fe2:	b29a      	uxth	r2, r3
 8001fe4:	f640 738f 	movw	r3, #3983	; 0xf8f
 8001fe8:	4013      	ands	r3, r2
 8001fea:	83bb      	strh	r3, [r7, #28]
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	8bba      	ldrh	r2, [r7, #28]
 8001ff2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001ff6:	b292      	uxth	r2, r2
 8001ff8:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002002:	b29b      	uxth	r3, r3
 8002004:	461a      	mov	r2, r3
 8002006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002008:	781b      	ldrb	r3, [r3, #0]
 800200a:	00db      	lsls	r3, r3, #3
 800200c:	4413      	add	r3, r2
 800200e:	3306      	adds	r3, #6
 8002010:	005b      	lsls	r3, r3, #1
 8002012:	687a      	ldr	r2, [r7, #4]
 8002014:	6812      	ldr	r2, [r2, #0]
 8002016:	4413      	add	r3, r2
 8002018:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800201c:	881b      	ldrh	r3, [r3, #0]
 800201e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002024:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8002026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002028:	69db      	ldr	r3, [r3, #28]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d019      	beq.n	8002062 <PCD_EP_ISR_Handler+0x1ee>
 800202e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002030:	695b      	ldr	r3, [r3, #20]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d015      	beq.n	8002062 <PCD_EP_ISR_Handler+0x1ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6818      	ldr	r0, [r3, #0]
 800203a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800203c:	6959      	ldr	r1, [r3, #20]
 800203e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002040:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8002042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002044:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002046:	b29b      	uxth	r3, r3
 8002048:	f004 ff4a 	bl	8006ee0 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800204c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800204e:	695a      	ldr	r2, [r3, #20]
 8002050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002052:	69db      	ldr	r3, [r3, #28]
 8002054:	441a      	add	r2, r3
 8002056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002058:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800205a:	2100      	movs	r1, #0
 800205c:	6878      	ldr	r0, [r7, #4]
 800205e:	f006 fd69 	bl	8008b34 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          if ((PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0) & USB_EP_SETUP) == 0U)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	881b      	ldrh	r3, [r3, #0]
 8002068:	b29b      	uxth	r3, r3
 800206a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800206e:	2b00      	cmp	r3, #0
 8002070:	f040 81f2 	bne.w	8002458 <PCD_EP_ISR_Handler+0x5e4>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	61bb      	str	r3, [r7, #24]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002082:	b29b      	uxth	r3, r3
 8002084:	461a      	mov	r2, r3
 8002086:	69bb      	ldr	r3, [r7, #24]
 8002088:	4413      	add	r3, r2
 800208a:	61bb      	str	r3, [r7, #24]
 800208c:	69bb      	ldr	r3, [r7, #24]
 800208e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8002092:	617b      	str	r3, [r7, #20]
 8002094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002096:	691b      	ldr	r3, [r3, #16]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d112      	bne.n	80020c2 <PCD_EP_ISR_Handler+0x24e>
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	881b      	ldrh	r3, [r3, #0]
 80020a0:	b29b      	uxth	r3, r3
 80020a2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80020a6:	b29a      	uxth	r2, r3
 80020a8:	697b      	ldr	r3, [r7, #20]
 80020aa:	801a      	strh	r2, [r3, #0]
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	881b      	ldrh	r3, [r3, #0]
 80020b0:	b29b      	uxth	r3, r3
 80020b2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80020b6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80020ba:	b29a      	uxth	r2, r3
 80020bc:	697b      	ldr	r3, [r7, #20]
 80020be:	801a      	strh	r2, [r3, #0]
 80020c0:	e02f      	b.n	8002122 <PCD_EP_ISR_Handler+0x2ae>
 80020c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020c4:	691b      	ldr	r3, [r3, #16]
 80020c6:	2b3e      	cmp	r3, #62	; 0x3e
 80020c8:	d813      	bhi.n	80020f2 <PCD_EP_ISR_Handler+0x27e>
 80020ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020cc:	691b      	ldr	r3, [r3, #16]
 80020ce:	085b      	lsrs	r3, r3, #1
 80020d0:	633b      	str	r3, [r7, #48]	; 0x30
 80020d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020d4:	691b      	ldr	r3, [r3, #16]
 80020d6:	f003 0301 	and.w	r3, r3, #1
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d002      	beq.n	80020e4 <PCD_EP_ISR_Handler+0x270>
 80020de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020e0:	3301      	adds	r3, #1
 80020e2:	633b      	str	r3, [r7, #48]	; 0x30
 80020e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020e6:	b29b      	uxth	r3, r3
 80020e8:	029b      	lsls	r3, r3, #10
 80020ea:	b29a      	uxth	r2, r3
 80020ec:	697b      	ldr	r3, [r7, #20]
 80020ee:	801a      	strh	r2, [r3, #0]
 80020f0:	e017      	b.n	8002122 <PCD_EP_ISR_Handler+0x2ae>
 80020f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020f4:	691b      	ldr	r3, [r3, #16]
 80020f6:	095b      	lsrs	r3, r3, #5
 80020f8:	633b      	str	r3, [r7, #48]	; 0x30
 80020fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020fc:	691b      	ldr	r3, [r3, #16]
 80020fe:	f003 031f 	and.w	r3, r3, #31
 8002102:	2b00      	cmp	r3, #0
 8002104:	d102      	bne.n	800210c <PCD_EP_ISR_Handler+0x298>
 8002106:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002108:	3b01      	subs	r3, #1
 800210a:	633b      	str	r3, [r7, #48]	; 0x30
 800210c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800210e:	b29b      	uxth	r3, r3
 8002110:	029b      	lsls	r3, r3, #10
 8002112:	b29b      	uxth	r3, r3
 8002114:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002118:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800211c:	b29a      	uxth	r2, r3
 800211e:	697b      	ldr	r3, [r7, #20]
 8002120:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	881b      	ldrh	r3, [r3, #0]
 8002128:	b29b      	uxth	r3, r3
 800212a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800212e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002132:	827b      	strh	r3, [r7, #18]
 8002134:	8a7b      	ldrh	r3, [r7, #18]
 8002136:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800213a:	827b      	strh	r3, [r7, #18]
 800213c:	8a7b      	ldrh	r3, [r7, #18]
 800213e:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8002142:	827b      	strh	r3, [r7, #18]
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681a      	ldr	r2, [r3, #0]
 8002148:	8a7b      	ldrh	r3, [r7, #18]
 800214a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800214e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002152:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002156:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800215a:	b29b      	uxth	r3, r3
 800215c:	8013      	strh	r3, [r2, #0]
 800215e:	e17b      	b.n	8002458 <PCD_EP_ISR_Handler+0x5e4>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	461a      	mov	r2, r3
 8002166:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800216a:	009b      	lsls	r3, r3, #2
 800216c:	4413      	add	r3, r2
 800216e:	881b      	ldrh	r3, [r3, #0]
 8002170:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002172:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8002176:	2b00      	cmp	r3, #0
 8002178:	f280 80ea 	bge.w	8002350 <PCD_EP_ISR_Handler+0x4dc>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	461a      	mov	r2, r3
 8002182:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002186:	009b      	lsls	r3, r3, #2
 8002188:	4413      	add	r3, r2
 800218a:	881b      	ldrh	r3, [r3, #0]
 800218c:	b29a      	uxth	r2, r3
 800218e:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002192:	4013      	ands	r3, r2
 8002194:	853b      	strh	r3, [r7, #40]	; 0x28
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	461a      	mov	r2, r3
 800219c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80021a0:	009b      	lsls	r3, r3, #2
 80021a2:	4413      	add	r3, r2
 80021a4:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80021a6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80021aa:	b292      	uxth	r2, r2
 80021ac:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80021ae:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 80021b2:	4613      	mov	r3, r2
 80021b4:	009b      	lsls	r3, r3, #2
 80021b6:	4413      	add	r3, r2
 80021b8:	00db      	lsls	r3, r3, #3
 80021ba:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80021be:	687a      	ldr	r2, [r7, #4]
 80021c0:	4413      	add	r3, r2
 80021c2:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80021c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021c6:	7b1b      	ldrb	r3, [r3, #12]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d122      	bne.n	8002212 <PCD_EP_ISR_Handler+0x39e>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80021d4:	b29b      	uxth	r3, r3
 80021d6:	461a      	mov	r2, r3
 80021d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021da:	781b      	ldrb	r3, [r3, #0]
 80021dc:	00db      	lsls	r3, r3, #3
 80021de:	4413      	add	r3, r2
 80021e0:	3306      	adds	r3, #6
 80021e2:	005b      	lsls	r3, r3, #1
 80021e4:	687a      	ldr	r2, [r7, #4]
 80021e6:	6812      	ldr	r2, [r2, #0]
 80021e8:	4413      	add	r3, r2
 80021ea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80021ee:	881b      	ldrh	r3, [r3, #0]
 80021f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80021f4:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 80021f6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	f000 8087 	beq.w	800230c <PCD_EP_ISR_Handler+0x498>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6818      	ldr	r0, [r3, #0]
 8002202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002204:	6959      	ldr	r1, [r3, #20]
 8002206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002208:	88da      	ldrh	r2, [r3, #6]
 800220a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800220c:	f004 fe68 	bl	8006ee0 <USB_ReadPMA>
 8002210:	e07c      	b.n	800230c <PCD_EP_ISR_Handler+0x498>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8002212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002214:	78db      	ldrb	r3, [r3, #3]
 8002216:	2b02      	cmp	r3, #2
 8002218:	d108      	bne.n	800222c <PCD_EP_ISR_Handler+0x3b8>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800221a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800221c:	461a      	mov	r2, r3
 800221e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002220:	6878      	ldr	r0, [r7, #4]
 8002222:	f000 f927 	bl	8002474 <HAL_PCD_EP_DB_Receive>
 8002226:	4603      	mov	r3, r0
 8002228:	86fb      	strh	r3, [r7, #54]	; 0x36
 800222a:	e06f      	b.n	800230c <PCD_EP_ISR_Handler+0x498>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	461a      	mov	r2, r3
 8002232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002234:	781b      	ldrb	r3, [r3, #0]
 8002236:	009b      	lsls	r3, r3, #2
 8002238:	4413      	add	r3, r2
 800223a:	881b      	ldrh	r3, [r3, #0]
 800223c:	b29b      	uxth	r3, r3
 800223e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002242:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002246:	847b      	strh	r3, [r7, #34]	; 0x22
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	461a      	mov	r2, r3
 800224e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002250:	781b      	ldrb	r3, [r3, #0]
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	441a      	add	r2, r3
 8002256:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002258:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800225c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002260:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002264:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002268:	b29b      	uxth	r3, r3
 800226a:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	461a      	mov	r2, r3
 8002272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002274:	781b      	ldrb	r3, [r3, #0]
 8002276:	009b      	lsls	r3, r3, #2
 8002278:	4413      	add	r3, r2
 800227a:	881b      	ldrh	r3, [r3, #0]
 800227c:	b29b      	uxth	r3, r3
 800227e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002282:	2b00      	cmp	r3, #0
 8002284:	d021      	beq.n	80022ca <PCD_EP_ISR_Handler+0x456>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800228e:	b29b      	uxth	r3, r3
 8002290:	461a      	mov	r2, r3
 8002292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002294:	781b      	ldrb	r3, [r3, #0]
 8002296:	00db      	lsls	r3, r3, #3
 8002298:	4413      	add	r3, r2
 800229a:	3302      	adds	r3, #2
 800229c:	005b      	lsls	r3, r3, #1
 800229e:	687a      	ldr	r2, [r7, #4]
 80022a0:	6812      	ldr	r2, [r2, #0]
 80022a2:	4413      	add	r3, r2
 80022a4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80022a8:	881b      	ldrh	r3, [r3, #0]
 80022aa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80022ae:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 80022b0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d02a      	beq.n	800230c <PCD_EP_ISR_Handler+0x498>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6818      	ldr	r0, [r3, #0]
 80022ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022bc:	6959      	ldr	r1, [r3, #20]
 80022be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022c0:	891a      	ldrh	r2, [r3, #8]
 80022c2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80022c4:	f004 fe0c 	bl	8006ee0 <USB_ReadPMA>
 80022c8:	e020      	b.n	800230c <PCD_EP_ISR_Handler+0x498>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80022d2:	b29b      	uxth	r3, r3
 80022d4:	461a      	mov	r2, r3
 80022d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022d8:	781b      	ldrb	r3, [r3, #0]
 80022da:	00db      	lsls	r3, r3, #3
 80022dc:	4413      	add	r3, r2
 80022de:	3306      	adds	r3, #6
 80022e0:	005b      	lsls	r3, r3, #1
 80022e2:	687a      	ldr	r2, [r7, #4]
 80022e4:	6812      	ldr	r2, [r2, #0]
 80022e6:	4413      	add	r3, r2
 80022e8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80022ec:	881b      	ldrh	r3, [r3, #0]
 80022ee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80022f2:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 80022f4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d008      	beq.n	800230c <PCD_EP_ISR_Handler+0x498>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6818      	ldr	r0, [r3, #0]
 80022fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002300:	6959      	ldr	r1, [r3, #20]
 8002302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002304:	895a      	ldrh	r2, [r3, #10]
 8002306:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002308:	f004 fdea 	bl	8006ee0 <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800230c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800230e:	69da      	ldr	r2, [r3, #28]
 8002310:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002312:	441a      	add	r2, r3
 8002314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002316:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8002318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800231a:	695a      	ldr	r2, [r3, #20]
 800231c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800231e:	441a      	add	r2, r3
 8002320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002322:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8002324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002326:	699b      	ldr	r3, [r3, #24]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d004      	beq.n	8002336 <PCD_EP_ISR_Handler+0x4c2>
 800232c:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800232e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002330:	691b      	ldr	r3, [r3, #16]
 8002332:	429a      	cmp	r2, r3
 8002334:	d206      	bcs.n	8002344 <PCD_EP_ISR_Handler+0x4d0>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8002336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002338:	781b      	ldrb	r3, [r3, #0]
 800233a:	4619      	mov	r1, r3
 800233c:	6878      	ldr	r0, [r7, #4]
 800233e:	f006 fbf9 	bl	8008b34 <HAL_PCD_DataOutStageCallback>
 8002342:	e005      	b.n	8002350 <PCD_EP_ISR_Handler+0x4dc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800234a:	4618      	mov	r0, r3
 800234c:	f003 f94e 	bl	80055ec <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8002350:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002352:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002356:	2b00      	cmp	r3, #0
 8002358:	d07e      	beq.n	8002458 <PCD_EP_ISR_Handler+0x5e4>
      {
        ep = &hpcd->IN_ep[epindex];
 800235a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800235e:	1c5a      	adds	r2, r3, #1
 8002360:	4613      	mov	r3, r2
 8002362:	009b      	lsls	r3, r3, #2
 8002364:	4413      	add	r3, r2
 8002366:	00db      	lsls	r3, r3, #3
 8002368:	687a      	ldr	r2, [r7, #4]
 800236a:	4413      	add	r3, r2
 800236c:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	461a      	mov	r2, r3
 8002374:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002378:	009b      	lsls	r3, r3, #2
 800237a:	4413      	add	r3, r2
 800237c:	881b      	ldrh	r3, [r3, #0]
 800237e:	b29b      	uxth	r3, r3
 8002380:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002384:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002388:	843b      	strh	r3, [r7, #32]
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	461a      	mov	r2, r3
 8002390:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002394:	009b      	lsls	r3, r3, #2
 8002396:	441a      	add	r2, r3
 8002398:	8c3b      	ldrh	r3, [r7, #32]
 800239a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800239e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80023a2:	b29b      	uxth	r3, r3
 80023a4:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk/isoc transaction Bulk Single Buffer Transaction */
        if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_CTRL) ||
 80023a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023a8:	78db      	ldrb	r3, [r3, #3]
 80023aa:	2b03      	cmp	r3, #3
 80023ac:	d00c      	beq.n	80023c8 <PCD_EP_ISR_Handler+0x554>
 80023ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023b0:	78db      	ldrb	r3, [r3, #3]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d008      	beq.n	80023c8 <PCD_EP_ISR_Handler+0x554>
           ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 80023b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023b8:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_CTRL) ||
 80023ba:	2b02      	cmp	r3, #2
 80023bc:	d146      	bne.n	800244c <PCD_EP_ISR_Handler+0x5d8>
           ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 80023be:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80023c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d141      	bne.n	800244c <PCD_EP_ISR_Handler+0x5d8>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80023d0:	b29b      	uxth	r3, r3
 80023d2:	461a      	mov	r2, r3
 80023d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	00db      	lsls	r3, r3, #3
 80023da:	4413      	add	r3, r2
 80023dc:	3302      	adds	r3, #2
 80023de:	005b      	lsls	r3, r3, #1
 80023e0:	687a      	ldr	r2, [r7, #4]
 80023e2:	6812      	ldr	r2, [r2, #0]
 80023e4:	4413      	add	r3, r2
 80023e6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80023ea:	881b      	ldrh	r3, [r3, #0]
 80023ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80023f0:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 80023f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023f4:	699a      	ldr	r2, [r3, #24]
 80023f6:	8bfb      	ldrh	r3, [r7, #30]
 80023f8:	429a      	cmp	r2, r3
 80023fa:	d906      	bls.n	800240a <PCD_EP_ISR_Handler+0x596>
          {
            ep->xfer_len -= TxByteNbre;
 80023fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023fe:	699a      	ldr	r2, [r3, #24]
 8002400:	8bfb      	ldrh	r3, [r7, #30]
 8002402:	1ad2      	subs	r2, r2, r3
 8002404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002406:	619a      	str	r2, [r3, #24]
 8002408:	e002      	b.n	8002410 <PCD_EP_ISR_Handler+0x59c>
          }
          else
          {
            ep->xfer_len = 0U;
 800240a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800240c:	2200      	movs	r2, #0
 800240e:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 8002410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002412:	699b      	ldr	r3, [r3, #24]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d106      	bne.n	8002426 <PCD_EP_ISR_Handler+0x5b2>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800241a:	781b      	ldrb	r3, [r3, #0]
 800241c:	4619      	mov	r1, r3
 800241e:	6878      	ldr	r0, [r7, #4]
 8002420:	f006 fba3 	bl	8008b6a <HAL_PCD_DataInStageCallback>
 8002424:	e018      	b.n	8002458 <PCD_EP_ISR_Handler+0x5e4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 8002426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002428:	695a      	ldr	r2, [r3, #20]
 800242a:	8bfb      	ldrh	r3, [r7, #30]
 800242c:	441a      	add	r2, r3
 800242e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002430:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 8002432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002434:	69da      	ldr	r2, [r3, #28]
 8002436:	8bfb      	ldrh	r3, [r7, #30]
 8002438:	441a      	add	r2, r3
 800243a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800243c:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002444:	4618      	mov	r0, r3
 8002446:	f003 f8d1 	bl	80055ec <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 800244a:	e005      	b.n	8002458 <PCD_EP_ISR_Handler+0x5e4>
          }
        }
        /* Double Buffer Iso/bulk IN (bulk transfer Len > Ep_Mps) */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800244c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800244e:	461a      	mov	r2, r3
 8002450:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002452:	6878      	ldr	r0, [r7, #4]
 8002454:	f000 f91b 	bl	800268e <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002460:	b29b      	uxth	r3, r3
 8002462:	b21b      	sxth	r3, r3
 8002464:	2b00      	cmp	r3, #0
 8002466:	f6ff ad0a 	blt.w	8001e7e <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800246a:	2300      	movs	r3, #0
}
 800246c:	4618      	mov	r0, r3
 800246e:	3738      	adds	r7, #56	; 0x38
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}

08002474 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b088      	sub	sp, #32
 8002478:	af00      	add	r7, sp, #0
 800247a:	60f8      	str	r0, [r7, #12]
 800247c:	60b9      	str	r1, [r7, #8]
 800247e:	4613      	mov	r3, r2
 8002480:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002482:	88fb      	ldrh	r3, [r7, #6]
 8002484:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002488:	2b00      	cmp	r3, #0
 800248a:	d07e      	beq.n	800258a <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002494:	b29b      	uxth	r3, r3
 8002496:	461a      	mov	r2, r3
 8002498:	68bb      	ldr	r3, [r7, #8]
 800249a:	781b      	ldrb	r3, [r3, #0]
 800249c:	00db      	lsls	r3, r3, #3
 800249e:	4413      	add	r3, r2
 80024a0:	3302      	adds	r3, #2
 80024a2:	005b      	lsls	r3, r3, #1
 80024a4:	68fa      	ldr	r2, [r7, #12]
 80024a6:	6812      	ldr	r2, [r2, #0]
 80024a8:	4413      	add	r3, r2
 80024aa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80024ae:	881b      	ldrh	r3, [r3, #0]
 80024b0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80024b4:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80024b6:	68bb      	ldr	r3, [r7, #8]
 80024b8:	699a      	ldr	r2, [r3, #24]
 80024ba:	8b7b      	ldrh	r3, [r7, #26]
 80024bc:	429a      	cmp	r2, r3
 80024be:	d306      	bcc.n	80024ce <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	699a      	ldr	r2, [r3, #24]
 80024c4:	8b7b      	ldrh	r3, [r7, #26]
 80024c6:	1ad2      	subs	r2, r2, r3
 80024c8:	68bb      	ldr	r3, [r7, #8]
 80024ca:	619a      	str	r2, [r3, #24]
 80024cc:	e002      	b.n	80024d4 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	2200      	movs	r2, #0
 80024d2:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80024d4:	68bb      	ldr	r3, [r7, #8]
 80024d6:	699b      	ldr	r3, [r3, #24]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d123      	bne.n	8002524 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	461a      	mov	r2, r3
 80024e2:	68bb      	ldr	r3, [r7, #8]
 80024e4:	781b      	ldrb	r3, [r3, #0]
 80024e6:	009b      	lsls	r3, r3, #2
 80024e8:	4413      	add	r3, r2
 80024ea:	881b      	ldrh	r3, [r3, #0]
 80024ec:	b29b      	uxth	r3, r3
 80024ee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80024f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80024f6:	833b      	strh	r3, [r7, #24]
 80024f8:	8b3b      	ldrh	r3, [r7, #24]
 80024fa:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80024fe:	833b      	strh	r3, [r7, #24]
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	461a      	mov	r2, r3
 8002506:	68bb      	ldr	r3, [r7, #8]
 8002508:	781b      	ldrb	r3, [r3, #0]
 800250a:	009b      	lsls	r3, r3, #2
 800250c:	441a      	add	r2, r3
 800250e:	8b3b      	ldrh	r3, [r7, #24]
 8002510:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002514:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002518:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800251c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002520:	b29b      	uxth	r3, r3
 8002522:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002524:	88fb      	ldrh	r3, [r7, #6]
 8002526:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800252a:	2b00      	cmp	r3, #0
 800252c:	d01f      	beq.n	800256e <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	461a      	mov	r2, r3
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	009b      	lsls	r3, r3, #2
 800253a:	4413      	add	r3, r2
 800253c:	881b      	ldrh	r3, [r3, #0]
 800253e:	b29b      	uxth	r3, r3
 8002540:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002544:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002548:	82fb      	strh	r3, [r7, #22]
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	461a      	mov	r2, r3
 8002550:	68bb      	ldr	r3, [r7, #8]
 8002552:	781b      	ldrb	r3, [r3, #0]
 8002554:	009b      	lsls	r3, r3, #2
 8002556:	441a      	add	r2, r3
 8002558:	8afb      	ldrh	r3, [r7, #22]
 800255a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800255e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002562:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002566:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800256a:	b29b      	uxth	r3, r3
 800256c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800256e:	8b7b      	ldrh	r3, [r7, #26]
 8002570:	2b00      	cmp	r3, #0
 8002572:	f000 8087 	beq.w	8002684 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	6818      	ldr	r0, [r3, #0]
 800257a:	68bb      	ldr	r3, [r7, #8]
 800257c:	6959      	ldr	r1, [r3, #20]
 800257e:	68bb      	ldr	r3, [r7, #8]
 8002580:	891a      	ldrh	r2, [r3, #8]
 8002582:	8b7b      	ldrh	r3, [r7, #26]
 8002584:	f004 fcac 	bl	8006ee0 <USB_ReadPMA>
 8002588:	e07c      	b.n	8002684 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002592:	b29b      	uxth	r3, r3
 8002594:	461a      	mov	r2, r3
 8002596:	68bb      	ldr	r3, [r7, #8]
 8002598:	781b      	ldrb	r3, [r3, #0]
 800259a:	00db      	lsls	r3, r3, #3
 800259c:	4413      	add	r3, r2
 800259e:	3306      	adds	r3, #6
 80025a0:	005b      	lsls	r3, r3, #1
 80025a2:	68fa      	ldr	r2, [r7, #12]
 80025a4:	6812      	ldr	r2, [r2, #0]
 80025a6:	4413      	add	r3, r2
 80025a8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80025ac:	881b      	ldrh	r3, [r3, #0]
 80025ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80025b2:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80025b4:	68bb      	ldr	r3, [r7, #8]
 80025b6:	699a      	ldr	r2, [r3, #24]
 80025b8:	8b7b      	ldrh	r3, [r7, #26]
 80025ba:	429a      	cmp	r2, r3
 80025bc:	d306      	bcc.n	80025cc <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 80025be:	68bb      	ldr	r3, [r7, #8]
 80025c0:	699a      	ldr	r2, [r3, #24]
 80025c2:	8b7b      	ldrh	r3, [r7, #26]
 80025c4:	1ad2      	subs	r2, r2, r3
 80025c6:	68bb      	ldr	r3, [r7, #8]
 80025c8:	619a      	str	r2, [r3, #24]
 80025ca:	e002      	b.n	80025d2 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	2200      	movs	r2, #0
 80025d0:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80025d2:	68bb      	ldr	r3, [r7, #8]
 80025d4:	699b      	ldr	r3, [r3, #24]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d123      	bne.n	8002622 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	461a      	mov	r2, r3
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	781b      	ldrb	r3, [r3, #0]
 80025e4:	009b      	lsls	r3, r3, #2
 80025e6:	4413      	add	r3, r2
 80025e8:	881b      	ldrh	r3, [r3, #0]
 80025ea:	b29b      	uxth	r3, r3
 80025ec:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80025f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025f4:	83fb      	strh	r3, [r7, #30]
 80025f6:	8bfb      	ldrh	r3, [r7, #30]
 80025f8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80025fc:	83fb      	strh	r3, [r7, #30]
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	461a      	mov	r2, r3
 8002604:	68bb      	ldr	r3, [r7, #8]
 8002606:	781b      	ldrb	r3, [r3, #0]
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	441a      	add	r2, r3
 800260c:	8bfb      	ldrh	r3, [r7, #30]
 800260e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002612:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002616:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800261a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800261e:	b29b      	uxth	r3, r3
 8002620:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8002622:	88fb      	ldrh	r3, [r7, #6]
 8002624:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002628:	2b00      	cmp	r3, #0
 800262a:	d11f      	bne.n	800266c <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	461a      	mov	r2, r3
 8002632:	68bb      	ldr	r3, [r7, #8]
 8002634:	781b      	ldrb	r3, [r3, #0]
 8002636:	009b      	lsls	r3, r3, #2
 8002638:	4413      	add	r3, r2
 800263a:	881b      	ldrh	r3, [r3, #0]
 800263c:	b29b      	uxth	r3, r3
 800263e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002642:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002646:	83bb      	strh	r3, [r7, #28]
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	461a      	mov	r2, r3
 800264e:	68bb      	ldr	r3, [r7, #8]
 8002650:	781b      	ldrb	r3, [r3, #0]
 8002652:	009b      	lsls	r3, r3, #2
 8002654:	441a      	add	r2, r3
 8002656:	8bbb      	ldrh	r3, [r7, #28]
 8002658:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800265c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002660:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002664:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002668:	b29b      	uxth	r3, r3
 800266a:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800266c:	8b7b      	ldrh	r3, [r7, #26]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d008      	beq.n	8002684 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	6818      	ldr	r0, [r3, #0]
 8002676:	68bb      	ldr	r3, [r7, #8]
 8002678:	6959      	ldr	r1, [r3, #20]
 800267a:	68bb      	ldr	r3, [r7, #8]
 800267c:	895a      	ldrh	r2, [r3, #10]
 800267e:	8b7b      	ldrh	r3, [r7, #26]
 8002680:	f004 fc2e 	bl	8006ee0 <USB_ReadPMA>
    }
  }

  return count;
 8002684:	8b7b      	ldrh	r3, [r7, #26]
}
 8002686:	4618      	mov	r0, r3
 8002688:	3720      	adds	r7, #32
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}

0800268e <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800268e:	b580      	push	{r7, lr}
 8002690:	b0a2      	sub	sp, #136	; 0x88
 8002692:	af00      	add	r7, sp, #0
 8002694:	60f8      	str	r0, [r7, #12]
 8002696:	60b9      	str	r1, [r7, #8]
 8002698:	4613      	mov	r3, r2
 800269a:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800269c:	88fb      	ldrh	r3, [r7, #6]
 800269e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	f000 81c7 	beq.w	8002a36 <HAL_PCD_EP_DB_Transmit+0x3a8>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80026b0:	b29b      	uxth	r3, r3
 80026b2:	461a      	mov	r2, r3
 80026b4:	68bb      	ldr	r3, [r7, #8]
 80026b6:	781b      	ldrb	r3, [r3, #0]
 80026b8:	00db      	lsls	r3, r3, #3
 80026ba:	4413      	add	r3, r2
 80026bc:	3302      	adds	r3, #2
 80026be:	005b      	lsls	r3, r3, #1
 80026c0:	68fa      	ldr	r2, [r7, #12]
 80026c2:	6812      	ldr	r2, [r2, #0]
 80026c4:	4413      	add	r3, r2
 80026c6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80026ca:	881b      	ldrh	r3, [r3, #0]
 80026cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80026d0:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len > TxByteNbre)
 80026d4:	68bb      	ldr	r3, [r7, #8]
 80026d6:	699a      	ldr	r2, [r3, #24]
 80026d8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80026dc:	429a      	cmp	r2, r3
 80026de:	d907      	bls.n	80026f0 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxByteNbre;
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	699a      	ldr	r2, [r3, #24]
 80026e4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80026e8:	1ad2      	subs	r2, r2, r3
 80026ea:	68bb      	ldr	r3, [r7, #8]
 80026ec:	619a      	str	r2, [r3, #24]
 80026ee:	e002      	b.n	80026f6 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	2200      	movs	r2, #0
 80026f4:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	699b      	ldr	r3, [r3, #24]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	f040 80b9 	bne.w	8002872 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	785b      	ldrb	r3, [r3, #1]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d126      	bne.n	8002756 <HAL_PCD_EP_DB_Transmit+0xc8>
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	62bb      	str	r3, [r7, #40]	; 0x28
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002716:	b29b      	uxth	r3, r3
 8002718:	461a      	mov	r2, r3
 800271a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800271c:	4413      	add	r3, r2
 800271e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	781b      	ldrb	r3, [r3, #0]
 8002724:	011a      	lsls	r2, r3, #4
 8002726:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002728:	4413      	add	r3, r2
 800272a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800272e:	627b      	str	r3, [r7, #36]	; 0x24
 8002730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002732:	881b      	ldrh	r3, [r3, #0]
 8002734:	b29b      	uxth	r3, r3
 8002736:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800273a:	b29a      	uxth	r2, r3
 800273c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800273e:	801a      	strh	r2, [r3, #0]
 8002740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002742:	881b      	ldrh	r3, [r3, #0]
 8002744:	b29b      	uxth	r3, r3
 8002746:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800274a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800274e:	b29a      	uxth	r2, r3
 8002750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002752:	801a      	strh	r2, [r3, #0]
 8002754:	e01a      	b.n	800278c <HAL_PCD_EP_DB_Transmit+0xfe>
 8002756:	68bb      	ldr	r3, [r7, #8]
 8002758:	785b      	ldrb	r3, [r3, #1]
 800275a:	2b01      	cmp	r3, #1
 800275c:	d116      	bne.n	800278c <HAL_PCD_EP_DB_Transmit+0xfe>
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	633b      	str	r3, [r7, #48]	; 0x30
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800276c:	b29b      	uxth	r3, r3
 800276e:	461a      	mov	r2, r3
 8002770:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002772:	4413      	add	r3, r2
 8002774:	633b      	str	r3, [r7, #48]	; 0x30
 8002776:	68bb      	ldr	r3, [r7, #8]
 8002778:	781b      	ldrb	r3, [r3, #0]
 800277a:	011a      	lsls	r2, r3, #4
 800277c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800277e:	4413      	add	r3, r2
 8002780:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002784:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002786:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002788:	2200      	movs	r2, #0
 800278a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	623b      	str	r3, [r7, #32]
 8002792:	68bb      	ldr	r3, [r7, #8]
 8002794:	785b      	ldrb	r3, [r3, #1]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d126      	bne.n	80027e8 <HAL_PCD_EP_DB_Transmit+0x15a>
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	61bb      	str	r3, [r7, #24]
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80027a8:	b29b      	uxth	r3, r3
 80027aa:	461a      	mov	r2, r3
 80027ac:	69bb      	ldr	r3, [r7, #24]
 80027ae:	4413      	add	r3, r2
 80027b0:	61bb      	str	r3, [r7, #24]
 80027b2:	68bb      	ldr	r3, [r7, #8]
 80027b4:	781b      	ldrb	r3, [r3, #0]
 80027b6:	011a      	lsls	r2, r3, #4
 80027b8:	69bb      	ldr	r3, [r7, #24]
 80027ba:	4413      	add	r3, r2
 80027bc:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80027c0:	617b      	str	r3, [r7, #20]
 80027c2:	697b      	ldr	r3, [r7, #20]
 80027c4:	881b      	ldrh	r3, [r3, #0]
 80027c6:	b29b      	uxth	r3, r3
 80027c8:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80027cc:	b29a      	uxth	r2, r3
 80027ce:	697b      	ldr	r3, [r7, #20]
 80027d0:	801a      	strh	r2, [r3, #0]
 80027d2:	697b      	ldr	r3, [r7, #20]
 80027d4:	881b      	ldrh	r3, [r3, #0]
 80027d6:	b29b      	uxth	r3, r3
 80027d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80027dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80027e0:	b29a      	uxth	r2, r3
 80027e2:	697b      	ldr	r3, [r7, #20]
 80027e4:	801a      	strh	r2, [r3, #0]
 80027e6:	e017      	b.n	8002818 <HAL_PCD_EP_DB_Transmit+0x18a>
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	785b      	ldrb	r3, [r3, #1]
 80027ec:	2b01      	cmp	r3, #1
 80027ee:	d113      	bne.n	8002818 <HAL_PCD_EP_DB_Transmit+0x18a>
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80027f8:	b29b      	uxth	r3, r3
 80027fa:	461a      	mov	r2, r3
 80027fc:	6a3b      	ldr	r3, [r7, #32]
 80027fe:	4413      	add	r3, r2
 8002800:	623b      	str	r3, [r7, #32]
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	781b      	ldrb	r3, [r3, #0]
 8002806:	011a      	lsls	r2, r3, #4
 8002808:	6a3b      	ldr	r3, [r7, #32]
 800280a:	4413      	add	r3, r2
 800280c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8002810:	61fb      	str	r3, [r7, #28]
 8002812:	69fb      	ldr	r3, [r7, #28]
 8002814:	2200      	movs	r2, #0
 8002816:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002818:	68bb      	ldr	r3, [r7, #8]
 800281a:	781b      	ldrb	r3, [r3, #0]
 800281c:	4619      	mov	r1, r3
 800281e:	68f8      	ldr	r0, [r7, #12]
 8002820:	f006 f9a3 	bl	8008b6a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002824:	88fb      	ldrh	r3, [r7, #6]
 8002826:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800282a:	2b00      	cmp	r3, #0
 800282c:	f000 82d4 	beq.w	8002dd8 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	461a      	mov	r2, r3
 8002836:	68bb      	ldr	r3, [r7, #8]
 8002838:	781b      	ldrb	r3, [r3, #0]
 800283a:	009b      	lsls	r3, r3, #2
 800283c:	4413      	add	r3, r2
 800283e:	881b      	ldrh	r3, [r3, #0]
 8002840:	b29b      	uxth	r3, r3
 8002842:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002846:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800284a:	827b      	strh	r3, [r7, #18]
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	461a      	mov	r2, r3
 8002852:	68bb      	ldr	r3, [r7, #8]
 8002854:	781b      	ldrb	r3, [r3, #0]
 8002856:	009b      	lsls	r3, r3, #2
 8002858:	441a      	add	r2, r3
 800285a:	8a7b      	ldrh	r3, [r7, #18]
 800285c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002860:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002864:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002868:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800286c:	b29b      	uxth	r3, r3
 800286e:	8013      	strh	r3, [r2, #0]
 8002870:	e2b2      	b.n	8002dd8 <HAL_PCD_EP_DB_Transmit+0x74a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002872:	88fb      	ldrh	r3, [r7, #6]
 8002874:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002878:	2b00      	cmp	r3, #0
 800287a:	d021      	beq.n	80028c0 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	461a      	mov	r2, r3
 8002882:	68bb      	ldr	r3, [r7, #8]
 8002884:	781b      	ldrb	r3, [r3, #0]
 8002886:	009b      	lsls	r3, r3, #2
 8002888:	4413      	add	r3, r2
 800288a:	881b      	ldrh	r3, [r3, #0]
 800288c:	b29b      	uxth	r3, r3
 800288e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002892:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002896:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	461a      	mov	r2, r3
 80028a0:	68bb      	ldr	r3, [r7, #8]
 80028a2:	781b      	ldrb	r3, [r3, #0]
 80028a4:	009b      	lsls	r3, r3, #2
 80028a6:	441a      	add	r2, r3
 80028a8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80028ac:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80028b0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80028b4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80028b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80028bc:	b29b      	uxth	r3, r3
 80028be:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80028c6:	2b01      	cmp	r3, #1
 80028c8:	f040 8286 	bne.w	8002dd8 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        ep->xfer_buff += TxByteNbre;
 80028cc:	68bb      	ldr	r3, [r7, #8]
 80028ce:	695a      	ldr	r2, [r3, #20]
 80028d0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80028d4:	441a      	add	r2, r3
 80028d6:	68bb      	ldr	r3, [r7, #8]
 80028d8:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 80028da:	68bb      	ldr	r3, [r7, #8]
 80028dc:	69da      	ldr	r2, [r3, #28]
 80028de:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80028e2:	441a      	add	r2, r3
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80028e8:	68bb      	ldr	r3, [r7, #8]
 80028ea:	6a1a      	ldr	r2, [r3, #32]
 80028ec:	68bb      	ldr	r3, [r7, #8]
 80028ee:	691b      	ldr	r3, [r3, #16]
 80028f0:	429a      	cmp	r2, r3
 80028f2:	d309      	bcc.n	8002908 <HAL_PCD_EP_DB_Transmit+0x27a>
        {
          len = ep->maxpacket;
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	691b      	ldr	r3, [r3, #16]
 80028f8:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 80028fa:	68bb      	ldr	r3, [r7, #8]
 80028fc:	6a1a      	ldr	r2, [r3, #32]
 80028fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002900:	1ad2      	subs	r2, r2, r3
 8002902:	68bb      	ldr	r3, [r7, #8]
 8002904:	621a      	str	r2, [r3, #32]
 8002906:	e015      	b.n	8002934 <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else if (ep->xfer_len_db == 0U)
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	6a1b      	ldr	r3, [r3, #32]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d107      	bne.n	8002920 <HAL_PCD_EP_DB_Transmit+0x292>
        {
          len = TxByteNbre;
 8002910:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002914:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 8002916:	68bb      	ldr	r3, [r7, #8]
 8002918:	2200      	movs	r2, #0
 800291a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800291e:	e009      	b.n	8002934 <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	2200      	movs	r2, #0
 8002924:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	6a1b      	ldr	r3, [r3, #32]
 800292c:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 800292e:	68bb      	ldr	r3, [r7, #8]
 8002930:	2200      	movs	r2, #0
 8002932:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	785b      	ldrb	r3, [r3, #1]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d155      	bne.n	80029e8 <HAL_PCD_EP_DB_Transmit+0x35a>
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	63bb      	str	r3, [r7, #56]	; 0x38
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800294a:	b29b      	uxth	r3, r3
 800294c:	461a      	mov	r2, r3
 800294e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002950:	4413      	add	r3, r2
 8002952:	63bb      	str	r3, [r7, #56]	; 0x38
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	781b      	ldrb	r3, [r3, #0]
 8002958:	011a      	lsls	r2, r3, #4
 800295a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800295c:	4413      	add	r3, r2
 800295e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002962:	637b      	str	r3, [r7, #52]	; 0x34
 8002964:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002966:	2b00      	cmp	r3, #0
 8002968:	d112      	bne.n	8002990 <HAL_PCD_EP_DB_Transmit+0x302>
 800296a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800296c:	881b      	ldrh	r3, [r3, #0]
 800296e:	b29b      	uxth	r3, r3
 8002970:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002974:	b29a      	uxth	r2, r3
 8002976:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002978:	801a      	strh	r2, [r3, #0]
 800297a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800297c:	881b      	ldrh	r3, [r3, #0]
 800297e:	b29b      	uxth	r3, r3
 8002980:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002984:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002988:	b29a      	uxth	r2, r3
 800298a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800298c:	801a      	strh	r2, [r3, #0]
 800298e:	e047      	b.n	8002a20 <HAL_PCD_EP_DB_Transmit+0x392>
 8002990:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002992:	2b3e      	cmp	r3, #62	; 0x3e
 8002994:	d811      	bhi.n	80029ba <HAL_PCD_EP_DB_Transmit+0x32c>
 8002996:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002998:	085b      	lsrs	r3, r3, #1
 800299a:	64bb      	str	r3, [r7, #72]	; 0x48
 800299c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800299e:	f003 0301 	and.w	r3, r3, #1
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d002      	beq.n	80029ac <HAL_PCD_EP_DB_Transmit+0x31e>
 80029a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80029a8:	3301      	adds	r3, #1
 80029aa:	64bb      	str	r3, [r7, #72]	; 0x48
 80029ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80029ae:	b29b      	uxth	r3, r3
 80029b0:	029b      	lsls	r3, r3, #10
 80029b2:	b29a      	uxth	r2, r3
 80029b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80029b6:	801a      	strh	r2, [r3, #0]
 80029b8:	e032      	b.n	8002a20 <HAL_PCD_EP_DB_Transmit+0x392>
 80029ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80029bc:	095b      	lsrs	r3, r3, #5
 80029be:	64bb      	str	r3, [r7, #72]	; 0x48
 80029c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80029c2:	f003 031f 	and.w	r3, r3, #31
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d102      	bne.n	80029d0 <HAL_PCD_EP_DB_Transmit+0x342>
 80029ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80029cc:	3b01      	subs	r3, #1
 80029ce:	64bb      	str	r3, [r7, #72]	; 0x48
 80029d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80029d2:	b29b      	uxth	r3, r3
 80029d4:	029b      	lsls	r3, r3, #10
 80029d6:	b29b      	uxth	r3, r3
 80029d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80029dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80029e0:	b29a      	uxth	r2, r3
 80029e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80029e4:	801a      	strh	r2, [r3, #0]
 80029e6:	e01b      	b.n	8002a20 <HAL_PCD_EP_DB_Transmit+0x392>
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	785b      	ldrb	r3, [r3, #1]
 80029ec:	2b01      	cmp	r3, #1
 80029ee:	d117      	bne.n	8002a20 <HAL_PCD_EP_DB_Transmit+0x392>
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	643b      	str	r3, [r7, #64]	; 0x40
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80029fe:	b29b      	uxth	r3, r3
 8002a00:	461a      	mov	r2, r3
 8002a02:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002a04:	4413      	add	r3, r2
 8002a06:	643b      	str	r3, [r7, #64]	; 0x40
 8002a08:	68bb      	ldr	r3, [r7, #8]
 8002a0a:	781b      	ldrb	r3, [r3, #0]
 8002a0c:	011a      	lsls	r2, r3, #4
 8002a0e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002a10:	4413      	add	r3, r2
 8002a12:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002a16:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002a18:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002a1a:	b29a      	uxth	r2, r3
 8002a1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002a1e:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	6818      	ldr	r0, [r3, #0]
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	6959      	ldr	r1, [r3, #20]
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	891a      	ldrh	r2, [r3, #8]
 8002a2c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002a2e:	b29b      	uxth	r3, r3
 8002a30:	f004 fa11 	bl	8006e56 <USB_WritePMA>
 8002a34:	e1d0      	b.n	8002dd8 <HAL_PCD_EP_DB_Transmit+0x74a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002a3e:	b29b      	uxth	r3, r3
 8002a40:	461a      	mov	r2, r3
 8002a42:	68bb      	ldr	r3, [r7, #8]
 8002a44:	781b      	ldrb	r3, [r3, #0]
 8002a46:	00db      	lsls	r3, r3, #3
 8002a48:	4413      	add	r3, r2
 8002a4a:	3306      	adds	r3, #6
 8002a4c:	005b      	lsls	r3, r3, #1
 8002a4e:	68fa      	ldr	r2, [r7, #12]
 8002a50:	6812      	ldr	r2, [r2, #0]
 8002a52:	4413      	add	r3, r2
 8002a54:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002a58:	881b      	ldrh	r3, [r3, #0]
 8002a5a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a5e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len >= TxByteNbre)
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	699a      	ldr	r2, [r3, #24]
 8002a66:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002a6a:	429a      	cmp	r2, r3
 8002a6c:	d307      	bcc.n	8002a7e <HAL_PCD_EP_DB_Transmit+0x3f0>
    {
      ep->xfer_len -= TxByteNbre;
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	699a      	ldr	r2, [r3, #24]
 8002a72:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002a76:	1ad2      	subs	r2, r2, r3
 8002a78:	68bb      	ldr	r3, [r7, #8]
 8002a7a:	619a      	str	r2, [r3, #24]
 8002a7c:	e002      	b.n	8002a84 <HAL_PCD_EP_DB_Transmit+0x3f6>
    }
    else
    {
      ep->xfer_len = 0U;
 8002a7e:	68bb      	ldr	r3, [r7, #8]
 8002a80:	2200      	movs	r2, #0
 8002a82:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	699b      	ldr	r3, [r3, #24]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	f040 80c4 	bne.w	8002c16 <HAL_PCD_EP_DB_Transmit+0x588>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002a8e:	68bb      	ldr	r3, [r7, #8]
 8002a90:	785b      	ldrb	r3, [r3, #1]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d126      	bne.n	8002ae4 <HAL_PCD_EP_DB_Transmit+0x456>
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002aa4:	b29b      	uxth	r3, r3
 8002aa6:	461a      	mov	r2, r3
 8002aa8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002aaa:	4413      	add	r3, r2
 8002aac:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	781b      	ldrb	r3, [r3, #0]
 8002ab2:	011a      	lsls	r2, r3, #4
 8002ab4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ab6:	4413      	add	r3, r2
 8002ab8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002abc:	66bb      	str	r3, [r7, #104]	; 0x68
 8002abe:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002ac0:	881b      	ldrh	r3, [r3, #0]
 8002ac2:	b29b      	uxth	r3, r3
 8002ac4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002ac8:	b29a      	uxth	r2, r3
 8002aca:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002acc:	801a      	strh	r2, [r3, #0]
 8002ace:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002ad0:	881b      	ldrh	r3, [r3, #0]
 8002ad2:	b29b      	uxth	r3, r3
 8002ad4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002ad8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002adc:	b29a      	uxth	r2, r3
 8002ade:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002ae0:	801a      	strh	r2, [r3, #0]
 8002ae2:	e01a      	b.n	8002b1a <HAL_PCD_EP_DB_Transmit+0x48c>
 8002ae4:	68bb      	ldr	r3, [r7, #8]
 8002ae6:	785b      	ldrb	r3, [r3, #1]
 8002ae8:	2b01      	cmp	r3, #1
 8002aea:	d116      	bne.n	8002b1a <HAL_PCD_EP_DB_Transmit+0x48c>
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	677b      	str	r3, [r7, #116]	; 0x74
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002afa:	b29b      	uxth	r3, r3
 8002afc:	461a      	mov	r2, r3
 8002afe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002b00:	4413      	add	r3, r2
 8002b02:	677b      	str	r3, [r7, #116]	; 0x74
 8002b04:	68bb      	ldr	r3, [r7, #8]
 8002b06:	781b      	ldrb	r3, [r3, #0]
 8002b08:	011a      	lsls	r2, r3, #4
 8002b0a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002b0c:	4413      	add	r3, r2
 8002b0e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002b12:	673b      	str	r3, [r7, #112]	; 0x70
 8002b14:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002b16:	2200      	movs	r2, #0
 8002b18:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	67bb      	str	r3, [r7, #120]	; 0x78
 8002b20:	68bb      	ldr	r3, [r7, #8]
 8002b22:	785b      	ldrb	r3, [r3, #1]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d12f      	bne.n	8002b88 <HAL_PCD_EP_DB_Transmit+0x4fa>
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002b38:	b29b      	uxth	r3, r3
 8002b3a:	461a      	mov	r2, r3
 8002b3c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002b40:	4413      	add	r3, r2
 8002b42:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002b46:	68bb      	ldr	r3, [r7, #8]
 8002b48:	781b      	ldrb	r3, [r3, #0]
 8002b4a:	011a      	lsls	r2, r3, #4
 8002b4c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002b50:	4413      	add	r3, r2
 8002b52:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8002b56:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002b5a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002b5e:	881b      	ldrh	r3, [r3, #0]
 8002b60:	b29b      	uxth	r3, r3
 8002b62:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002b66:	b29a      	uxth	r2, r3
 8002b68:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002b6c:	801a      	strh	r2, [r3, #0]
 8002b6e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002b72:	881b      	ldrh	r3, [r3, #0]
 8002b74:	b29b      	uxth	r3, r3
 8002b76:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002b7a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002b7e:	b29a      	uxth	r2, r3
 8002b80:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002b84:	801a      	strh	r2, [r3, #0]
 8002b86:	e017      	b.n	8002bb8 <HAL_PCD_EP_DB_Transmit+0x52a>
 8002b88:	68bb      	ldr	r3, [r7, #8]
 8002b8a:	785b      	ldrb	r3, [r3, #1]
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	d113      	bne.n	8002bb8 <HAL_PCD_EP_DB_Transmit+0x52a>
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002b98:	b29b      	uxth	r3, r3
 8002b9a:	461a      	mov	r2, r3
 8002b9c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002b9e:	4413      	add	r3, r2
 8002ba0:	67bb      	str	r3, [r7, #120]	; 0x78
 8002ba2:	68bb      	ldr	r3, [r7, #8]
 8002ba4:	781b      	ldrb	r3, [r3, #0]
 8002ba6:	011a      	lsls	r2, r3, #4
 8002ba8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002baa:	4413      	add	r3, r2
 8002bac:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8002bb0:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002bb2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	781b      	ldrb	r3, [r3, #0]
 8002bbc:	4619      	mov	r1, r3
 8002bbe:	68f8      	ldr	r0, [r7, #12]
 8002bc0:	f005 ffd3 	bl	8008b6a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002bc4:	88fb      	ldrh	r3, [r7, #6]
 8002bc6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	f040 8104 	bne.w	8002dd8 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	461a      	mov	r2, r3
 8002bd6:	68bb      	ldr	r3, [r7, #8]
 8002bd8:	781b      	ldrb	r3, [r3, #0]
 8002bda:	009b      	lsls	r3, r3, #2
 8002bdc:	4413      	add	r3, r2
 8002bde:	881b      	ldrh	r3, [r3, #0]
 8002be0:	b29b      	uxth	r3, r3
 8002be2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002be6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002bea:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	461a      	mov	r2, r3
 8002bf4:	68bb      	ldr	r3, [r7, #8]
 8002bf6:	781b      	ldrb	r3, [r3, #0]
 8002bf8:	009b      	lsls	r3, r3, #2
 8002bfa:	441a      	add	r2, r3
 8002bfc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8002c00:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002c04:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002c08:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002c0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c10:	b29b      	uxth	r3, r3
 8002c12:	8013      	strh	r3, [r2, #0]
 8002c14:	e0e0      	b.n	8002dd8 <HAL_PCD_EP_DB_Transmit+0x74a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002c16:	88fb      	ldrh	r3, [r7, #6]
 8002c18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d121      	bne.n	8002c64 <HAL_PCD_EP_DB_Transmit+0x5d6>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	461a      	mov	r2, r3
 8002c26:	68bb      	ldr	r3, [r7, #8]
 8002c28:	781b      	ldrb	r3, [r3, #0]
 8002c2a:	009b      	lsls	r3, r3, #2
 8002c2c:	4413      	add	r3, r2
 8002c2e:	881b      	ldrh	r3, [r3, #0]
 8002c30:	b29b      	uxth	r3, r3
 8002c32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002c36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c3a:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	461a      	mov	r2, r3
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	781b      	ldrb	r3, [r3, #0]
 8002c48:	009b      	lsls	r3, r3, #2
 8002c4a:	441a      	add	r2, r3
 8002c4c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8002c50:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002c54:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002c58:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002c5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c60:	b29b      	uxth	r3, r3
 8002c62:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002c64:	68bb      	ldr	r3, [r7, #8]
 8002c66:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002c6a:	2b01      	cmp	r3, #1
 8002c6c:	f040 80b4 	bne.w	8002dd8 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        ep->xfer_buff += TxByteNbre;
 8002c70:	68bb      	ldr	r3, [r7, #8]
 8002c72:	695a      	ldr	r2, [r3, #20]
 8002c74:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002c78:	441a      	add	r2, r3
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8002c7e:	68bb      	ldr	r3, [r7, #8]
 8002c80:	69da      	ldr	r2, [r3, #28]
 8002c82:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002c86:	441a      	add	r2, r3
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002c8c:	68bb      	ldr	r3, [r7, #8]
 8002c8e:	6a1a      	ldr	r2, [r3, #32]
 8002c90:	68bb      	ldr	r3, [r7, #8]
 8002c92:	691b      	ldr	r3, [r3, #16]
 8002c94:	429a      	cmp	r2, r3
 8002c96:	d309      	bcc.n	8002cac <HAL_PCD_EP_DB_Transmit+0x61e>
        {
          len = ep->maxpacket;
 8002c98:	68bb      	ldr	r3, [r7, #8]
 8002c9a:	691b      	ldr	r3, [r3, #16]
 8002c9c:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 8002c9e:	68bb      	ldr	r3, [r7, #8]
 8002ca0:	6a1a      	ldr	r2, [r3, #32]
 8002ca2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002ca4:	1ad2      	subs	r2, r2, r3
 8002ca6:	68bb      	ldr	r3, [r7, #8]
 8002ca8:	621a      	str	r2, [r3, #32]
 8002caa:	e015      	b.n	8002cd8 <HAL_PCD_EP_DB_Transmit+0x64a>
        }
        else if (ep->xfer_len_db == 0U)
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	6a1b      	ldr	r3, [r3, #32]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d107      	bne.n	8002cc4 <HAL_PCD_EP_DB_Transmit+0x636>
        {
          len = TxByteNbre;
 8002cb4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002cb8:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 8002cba:	68bb      	ldr	r3, [r7, #8]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002cc2:	e009      	b.n	8002cd8 <HAL_PCD_EP_DB_Transmit+0x64a>
        }
        else
        {
          len = ep->xfer_len_db;
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	6a1b      	ldr	r3, [r3, #32]
 8002cc8:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	667b      	str	r3, [r7, #100]	; 0x64
 8002cde:	68bb      	ldr	r3, [r7, #8]
 8002ce0:	785b      	ldrb	r3, [r3, #1]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d155      	bne.n	8002d92 <HAL_PCD_EP_DB_Transmit+0x704>
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002cf4:	b29b      	uxth	r3, r3
 8002cf6:	461a      	mov	r2, r3
 8002cf8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002cfa:	4413      	add	r3, r2
 8002cfc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002cfe:	68bb      	ldr	r3, [r7, #8]
 8002d00:	781b      	ldrb	r3, [r3, #0]
 8002d02:	011a      	lsls	r2, r3, #4
 8002d04:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002d06:	4413      	add	r3, r2
 8002d08:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8002d0c:	65bb      	str	r3, [r7, #88]	; 0x58
 8002d0e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d112      	bne.n	8002d3a <HAL_PCD_EP_DB_Transmit+0x6ac>
 8002d14:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002d16:	881b      	ldrh	r3, [r3, #0]
 8002d18:	b29b      	uxth	r3, r3
 8002d1a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002d1e:	b29a      	uxth	r2, r3
 8002d20:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002d22:	801a      	strh	r2, [r3, #0]
 8002d24:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002d26:	881b      	ldrh	r3, [r3, #0]
 8002d28:	b29b      	uxth	r3, r3
 8002d2a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002d2e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002d32:	b29a      	uxth	r2, r3
 8002d34:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002d36:	801a      	strh	r2, [r3, #0]
 8002d38:	e044      	b.n	8002dc4 <HAL_PCD_EP_DB_Transmit+0x736>
 8002d3a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002d3c:	2b3e      	cmp	r3, #62	; 0x3e
 8002d3e:	d811      	bhi.n	8002d64 <HAL_PCD_EP_DB_Transmit+0x6d6>
 8002d40:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002d42:	085b      	lsrs	r3, r3, #1
 8002d44:	657b      	str	r3, [r7, #84]	; 0x54
 8002d46:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002d48:	f003 0301 	and.w	r3, r3, #1
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d002      	beq.n	8002d56 <HAL_PCD_EP_DB_Transmit+0x6c8>
 8002d50:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002d52:	3301      	adds	r3, #1
 8002d54:	657b      	str	r3, [r7, #84]	; 0x54
 8002d56:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002d58:	b29b      	uxth	r3, r3
 8002d5a:	029b      	lsls	r3, r3, #10
 8002d5c:	b29a      	uxth	r2, r3
 8002d5e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002d60:	801a      	strh	r2, [r3, #0]
 8002d62:	e02f      	b.n	8002dc4 <HAL_PCD_EP_DB_Transmit+0x736>
 8002d64:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002d66:	095b      	lsrs	r3, r3, #5
 8002d68:	657b      	str	r3, [r7, #84]	; 0x54
 8002d6a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002d6c:	f003 031f 	and.w	r3, r3, #31
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d102      	bne.n	8002d7a <HAL_PCD_EP_DB_Transmit+0x6ec>
 8002d74:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002d76:	3b01      	subs	r3, #1
 8002d78:	657b      	str	r3, [r7, #84]	; 0x54
 8002d7a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002d7c:	b29b      	uxth	r3, r3
 8002d7e:	029b      	lsls	r3, r3, #10
 8002d80:	b29b      	uxth	r3, r3
 8002d82:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002d86:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002d8a:	b29a      	uxth	r2, r3
 8002d8c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002d8e:	801a      	strh	r2, [r3, #0]
 8002d90:	e018      	b.n	8002dc4 <HAL_PCD_EP_DB_Transmit+0x736>
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	785b      	ldrb	r3, [r3, #1]
 8002d96:	2b01      	cmp	r3, #1
 8002d98:	d114      	bne.n	8002dc4 <HAL_PCD_EP_DB_Transmit+0x736>
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002da2:	b29b      	uxth	r3, r3
 8002da4:	461a      	mov	r2, r3
 8002da6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002da8:	4413      	add	r3, r2
 8002daa:	667b      	str	r3, [r7, #100]	; 0x64
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	781b      	ldrb	r3, [r3, #0]
 8002db0:	011a      	lsls	r2, r3, #4
 8002db2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002db4:	4413      	add	r3, r2
 8002db6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8002dba:	663b      	str	r3, [r7, #96]	; 0x60
 8002dbc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002dbe:	b29a      	uxth	r2, r3
 8002dc0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002dc2:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	6818      	ldr	r0, [r3, #0]
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	6959      	ldr	r1, [r3, #20]
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	895a      	ldrh	r2, [r3, #10]
 8002dd0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002dd2:	b29b      	uxth	r3, r3
 8002dd4:	f004 f83f 	bl	8006e56 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	461a      	mov	r2, r3
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	781b      	ldrb	r3, [r3, #0]
 8002de2:	009b      	lsls	r3, r3, #2
 8002de4:	4413      	add	r3, r2
 8002de6:	881b      	ldrh	r3, [r3, #0]
 8002de8:	b29b      	uxth	r3, r3
 8002dea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002dee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002df2:	823b      	strh	r3, [r7, #16]
 8002df4:	8a3b      	ldrh	r3, [r7, #16]
 8002df6:	f083 0310 	eor.w	r3, r3, #16
 8002dfa:	823b      	strh	r3, [r7, #16]
 8002dfc:	8a3b      	ldrh	r3, [r7, #16]
 8002dfe:	f083 0320 	eor.w	r3, r3, #32
 8002e02:	823b      	strh	r3, [r7, #16]
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	461a      	mov	r2, r3
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	781b      	ldrb	r3, [r3, #0]
 8002e0e:	009b      	lsls	r3, r3, #2
 8002e10:	441a      	add	r2, r3
 8002e12:	8a3b      	ldrh	r3, [r7, #16]
 8002e14:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002e18:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002e1c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002e20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e24:	b29b      	uxth	r3, r3
 8002e26:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8002e28:	2300      	movs	r3, #0
}
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	3788      	adds	r7, #136	; 0x88
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}

08002e32 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8002e32:	b480      	push	{r7}
 8002e34:	b087      	sub	sp, #28
 8002e36:	af00      	add	r7, sp, #0
 8002e38:	60f8      	str	r0, [r7, #12]
 8002e3a:	607b      	str	r3, [r7, #4]
 8002e3c:	460b      	mov	r3, r1
 8002e3e:	817b      	strh	r3, [r7, #10]
 8002e40:	4613      	mov	r3, r2
 8002e42:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8002e44:	897b      	ldrh	r3, [r7, #10]
 8002e46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e4a:	b29b      	uxth	r3, r3
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d00b      	beq.n	8002e68 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002e50:	897b      	ldrh	r3, [r7, #10]
 8002e52:	f003 0307 	and.w	r3, r3, #7
 8002e56:	1c5a      	adds	r2, r3, #1
 8002e58:	4613      	mov	r3, r2
 8002e5a:	009b      	lsls	r3, r3, #2
 8002e5c:	4413      	add	r3, r2
 8002e5e:	00db      	lsls	r3, r3, #3
 8002e60:	68fa      	ldr	r2, [r7, #12]
 8002e62:	4413      	add	r3, r2
 8002e64:	617b      	str	r3, [r7, #20]
 8002e66:	e009      	b.n	8002e7c <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002e68:	897a      	ldrh	r2, [r7, #10]
 8002e6a:	4613      	mov	r3, r2
 8002e6c:	009b      	lsls	r3, r3, #2
 8002e6e:	4413      	add	r3, r2
 8002e70:	00db      	lsls	r3, r3, #3
 8002e72:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002e76:	68fa      	ldr	r2, [r7, #12]
 8002e78:	4413      	add	r3, r2
 8002e7a:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8002e7c:	893b      	ldrh	r3, [r7, #8]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d107      	bne.n	8002e92 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	2200      	movs	r2, #0
 8002e86:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	b29a      	uxth	r2, r3
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	80da      	strh	r2, [r3, #6]
 8002e90:	e00b      	b.n	8002eaa <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	2201      	movs	r2, #1
 8002e96:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	b29a      	uxth	r2, r3
 8002e9c:	697b      	ldr	r3, [r7, #20]
 8002e9e:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	0c1b      	lsrs	r3, r3, #16
 8002ea4:	b29a      	uxth	r2, r3
 8002ea6:	697b      	ldr	r3, [r7, #20]
 8002ea8:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 8002eaa:	2300      	movs	r3, #0
}
 8002eac:	4618      	mov	r0, r3
 8002eae:	371c      	adds	r7, #28
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bc80      	pop	{r7}
 8002eb4:	4770      	bx	lr
	...

08002eb8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b086      	sub	sp, #24
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d101      	bne.n	8002eca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	e26c      	b.n	80033a4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f003 0301 	and.w	r3, r3, #1
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	f000 8087 	beq.w	8002fe6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ed8:	4b92      	ldr	r3, [pc, #584]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	f003 030c 	and.w	r3, r3, #12
 8002ee0:	2b04      	cmp	r3, #4
 8002ee2:	d00c      	beq.n	8002efe <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002ee4:	4b8f      	ldr	r3, [pc, #572]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	f003 030c 	and.w	r3, r3, #12
 8002eec:	2b08      	cmp	r3, #8
 8002eee:	d112      	bne.n	8002f16 <HAL_RCC_OscConfig+0x5e>
 8002ef0:	4b8c      	ldr	r3, [pc, #560]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ef8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002efc:	d10b      	bne.n	8002f16 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002efe:	4b89      	ldr	r3, [pc, #548]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d06c      	beq.n	8002fe4 <HAL_RCC_OscConfig+0x12c>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d168      	bne.n	8002fe4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002f12:	2301      	movs	r3, #1
 8002f14:	e246      	b.n	80033a4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f1e:	d106      	bne.n	8002f2e <HAL_RCC_OscConfig+0x76>
 8002f20:	4b80      	ldr	r3, [pc, #512]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a7f      	ldr	r2, [pc, #508]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002f26:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f2a:	6013      	str	r3, [r2, #0]
 8002f2c:	e02e      	b.n	8002f8c <HAL_RCC_OscConfig+0xd4>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d10c      	bne.n	8002f50 <HAL_RCC_OscConfig+0x98>
 8002f36:	4b7b      	ldr	r3, [pc, #492]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a7a      	ldr	r2, [pc, #488]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002f3c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f40:	6013      	str	r3, [r2, #0]
 8002f42:	4b78      	ldr	r3, [pc, #480]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4a77      	ldr	r2, [pc, #476]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002f48:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f4c:	6013      	str	r3, [r2, #0]
 8002f4e:	e01d      	b.n	8002f8c <HAL_RCC_OscConfig+0xd4>
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f58:	d10c      	bne.n	8002f74 <HAL_RCC_OscConfig+0xbc>
 8002f5a:	4b72      	ldr	r3, [pc, #456]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a71      	ldr	r2, [pc, #452]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002f60:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f64:	6013      	str	r3, [r2, #0]
 8002f66:	4b6f      	ldr	r3, [pc, #444]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a6e      	ldr	r2, [pc, #440]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002f6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f70:	6013      	str	r3, [r2, #0]
 8002f72:	e00b      	b.n	8002f8c <HAL_RCC_OscConfig+0xd4>
 8002f74:	4b6b      	ldr	r3, [pc, #428]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a6a      	ldr	r2, [pc, #424]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002f7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f7e:	6013      	str	r3, [r2, #0]
 8002f80:	4b68      	ldr	r3, [pc, #416]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a67      	ldr	r2, [pc, #412]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002f86:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f8a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d013      	beq.n	8002fbc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f94:	f7fd fe04 	bl	8000ba0 <HAL_GetTick>
 8002f98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f9a:	e008      	b.n	8002fae <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f9c:	f7fd fe00 	bl	8000ba0 <HAL_GetTick>
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	693b      	ldr	r3, [r7, #16]
 8002fa4:	1ad3      	subs	r3, r2, r3
 8002fa6:	2b64      	cmp	r3, #100	; 0x64
 8002fa8:	d901      	bls.n	8002fae <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002faa:	2303      	movs	r3, #3
 8002fac:	e1fa      	b.n	80033a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fae:	4b5d      	ldr	r3, [pc, #372]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d0f0      	beq.n	8002f9c <HAL_RCC_OscConfig+0xe4>
 8002fba:	e014      	b.n	8002fe6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fbc:	f7fd fdf0 	bl	8000ba0 <HAL_GetTick>
 8002fc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fc2:	e008      	b.n	8002fd6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fc4:	f7fd fdec 	bl	8000ba0 <HAL_GetTick>
 8002fc8:	4602      	mov	r2, r0
 8002fca:	693b      	ldr	r3, [r7, #16]
 8002fcc:	1ad3      	subs	r3, r2, r3
 8002fce:	2b64      	cmp	r3, #100	; 0x64
 8002fd0:	d901      	bls.n	8002fd6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002fd2:	2303      	movs	r3, #3
 8002fd4:	e1e6      	b.n	80033a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fd6:	4b53      	ldr	r3, [pc, #332]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d1f0      	bne.n	8002fc4 <HAL_RCC_OscConfig+0x10c>
 8002fe2:	e000      	b.n	8002fe6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fe4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f003 0302 	and.w	r3, r3, #2
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d063      	beq.n	80030ba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ff2:	4b4c      	ldr	r3, [pc, #304]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	f003 030c 	and.w	r3, r3, #12
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d00b      	beq.n	8003016 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002ffe:	4b49      	ldr	r3, [pc, #292]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	f003 030c 	and.w	r3, r3, #12
 8003006:	2b08      	cmp	r3, #8
 8003008:	d11c      	bne.n	8003044 <HAL_RCC_OscConfig+0x18c>
 800300a:	4b46      	ldr	r3, [pc, #280]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003012:	2b00      	cmp	r3, #0
 8003014:	d116      	bne.n	8003044 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003016:	4b43      	ldr	r3, [pc, #268]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f003 0302 	and.w	r3, r3, #2
 800301e:	2b00      	cmp	r3, #0
 8003020:	d005      	beq.n	800302e <HAL_RCC_OscConfig+0x176>
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	691b      	ldr	r3, [r3, #16]
 8003026:	2b01      	cmp	r3, #1
 8003028:	d001      	beq.n	800302e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800302a:	2301      	movs	r3, #1
 800302c:	e1ba      	b.n	80033a4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800302e:	4b3d      	ldr	r3, [pc, #244]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	695b      	ldr	r3, [r3, #20]
 800303a:	00db      	lsls	r3, r3, #3
 800303c:	4939      	ldr	r1, [pc, #228]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 800303e:	4313      	orrs	r3, r2
 8003040:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003042:	e03a      	b.n	80030ba <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	691b      	ldr	r3, [r3, #16]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d020      	beq.n	800308e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800304c:	4b36      	ldr	r3, [pc, #216]	; (8003128 <HAL_RCC_OscConfig+0x270>)
 800304e:	2201      	movs	r2, #1
 8003050:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003052:	f7fd fda5 	bl	8000ba0 <HAL_GetTick>
 8003056:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003058:	e008      	b.n	800306c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800305a:	f7fd fda1 	bl	8000ba0 <HAL_GetTick>
 800305e:	4602      	mov	r2, r0
 8003060:	693b      	ldr	r3, [r7, #16]
 8003062:	1ad3      	subs	r3, r2, r3
 8003064:	2b02      	cmp	r3, #2
 8003066:	d901      	bls.n	800306c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003068:	2303      	movs	r3, #3
 800306a:	e19b      	b.n	80033a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800306c:	4b2d      	ldr	r3, [pc, #180]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f003 0302 	and.w	r3, r3, #2
 8003074:	2b00      	cmp	r3, #0
 8003076:	d0f0      	beq.n	800305a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003078:	4b2a      	ldr	r3, [pc, #168]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	695b      	ldr	r3, [r3, #20]
 8003084:	00db      	lsls	r3, r3, #3
 8003086:	4927      	ldr	r1, [pc, #156]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 8003088:	4313      	orrs	r3, r2
 800308a:	600b      	str	r3, [r1, #0]
 800308c:	e015      	b.n	80030ba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800308e:	4b26      	ldr	r3, [pc, #152]	; (8003128 <HAL_RCC_OscConfig+0x270>)
 8003090:	2200      	movs	r2, #0
 8003092:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003094:	f7fd fd84 	bl	8000ba0 <HAL_GetTick>
 8003098:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800309a:	e008      	b.n	80030ae <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800309c:	f7fd fd80 	bl	8000ba0 <HAL_GetTick>
 80030a0:	4602      	mov	r2, r0
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	1ad3      	subs	r3, r2, r3
 80030a6:	2b02      	cmp	r3, #2
 80030a8:	d901      	bls.n	80030ae <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80030aa:	2303      	movs	r3, #3
 80030ac:	e17a      	b.n	80033a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030ae:	4b1d      	ldr	r3, [pc, #116]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f003 0302 	and.w	r3, r3, #2
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d1f0      	bne.n	800309c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f003 0308 	and.w	r3, r3, #8
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d03a      	beq.n	800313c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	699b      	ldr	r3, [r3, #24]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d019      	beq.n	8003102 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030ce:	4b17      	ldr	r3, [pc, #92]	; (800312c <HAL_RCC_OscConfig+0x274>)
 80030d0:	2201      	movs	r2, #1
 80030d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030d4:	f7fd fd64 	bl	8000ba0 <HAL_GetTick>
 80030d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030da:	e008      	b.n	80030ee <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030dc:	f7fd fd60 	bl	8000ba0 <HAL_GetTick>
 80030e0:	4602      	mov	r2, r0
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	1ad3      	subs	r3, r2, r3
 80030e6:	2b02      	cmp	r3, #2
 80030e8:	d901      	bls.n	80030ee <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80030ea:	2303      	movs	r3, #3
 80030ec:	e15a      	b.n	80033a4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030ee:	4b0d      	ldr	r3, [pc, #52]	; (8003124 <HAL_RCC_OscConfig+0x26c>)
 80030f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030f2:	f003 0302 	and.w	r3, r3, #2
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d0f0      	beq.n	80030dc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80030fa:	2001      	movs	r0, #1
 80030fc:	f000 faa6 	bl	800364c <RCC_Delay>
 8003100:	e01c      	b.n	800313c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003102:	4b0a      	ldr	r3, [pc, #40]	; (800312c <HAL_RCC_OscConfig+0x274>)
 8003104:	2200      	movs	r2, #0
 8003106:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003108:	f7fd fd4a 	bl	8000ba0 <HAL_GetTick>
 800310c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800310e:	e00f      	b.n	8003130 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003110:	f7fd fd46 	bl	8000ba0 <HAL_GetTick>
 8003114:	4602      	mov	r2, r0
 8003116:	693b      	ldr	r3, [r7, #16]
 8003118:	1ad3      	subs	r3, r2, r3
 800311a:	2b02      	cmp	r3, #2
 800311c:	d908      	bls.n	8003130 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800311e:	2303      	movs	r3, #3
 8003120:	e140      	b.n	80033a4 <HAL_RCC_OscConfig+0x4ec>
 8003122:	bf00      	nop
 8003124:	40021000 	.word	0x40021000
 8003128:	42420000 	.word	0x42420000
 800312c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003130:	4b9e      	ldr	r3, [pc, #632]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 8003132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003134:	f003 0302 	and.w	r3, r3, #2
 8003138:	2b00      	cmp	r3, #0
 800313a:	d1e9      	bne.n	8003110 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f003 0304 	and.w	r3, r3, #4
 8003144:	2b00      	cmp	r3, #0
 8003146:	f000 80a6 	beq.w	8003296 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800314a:	2300      	movs	r3, #0
 800314c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800314e:	4b97      	ldr	r3, [pc, #604]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 8003150:	69db      	ldr	r3, [r3, #28]
 8003152:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d10d      	bne.n	8003176 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800315a:	4b94      	ldr	r3, [pc, #592]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 800315c:	69db      	ldr	r3, [r3, #28]
 800315e:	4a93      	ldr	r2, [pc, #588]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 8003160:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003164:	61d3      	str	r3, [r2, #28]
 8003166:	4b91      	ldr	r3, [pc, #580]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 8003168:	69db      	ldr	r3, [r3, #28]
 800316a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800316e:	60bb      	str	r3, [r7, #8]
 8003170:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003172:	2301      	movs	r3, #1
 8003174:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003176:	4b8e      	ldr	r3, [pc, #568]	; (80033b0 <HAL_RCC_OscConfig+0x4f8>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800317e:	2b00      	cmp	r3, #0
 8003180:	d118      	bne.n	80031b4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003182:	4b8b      	ldr	r3, [pc, #556]	; (80033b0 <HAL_RCC_OscConfig+0x4f8>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4a8a      	ldr	r2, [pc, #552]	; (80033b0 <HAL_RCC_OscConfig+0x4f8>)
 8003188:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800318c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800318e:	f7fd fd07 	bl	8000ba0 <HAL_GetTick>
 8003192:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003194:	e008      	b.n	80031a8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003196:	f7fd fd03 	bl	8000ba0 <HAL_GetTick>
 800319a:	4602      	mov	r2, r0
 800319c:	693b      	ldr	r3, [r7, #16]
 800319e:	1ad3      	subs	r3, r2, r3
 80031a0:	2b64      	cmp	r3, #100	; 0x64
 80031a2:	d901      	bls.n	80031a8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80031a4:	2303      	movs	r3, #3
 80031a6:	e0fd      	b.n	80033a4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031a8:	4b81      	ldr	r3, [pc, #516]	; (80033b0 <HAL_RCC_OscConfig+0x4f8>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d0f0      	beq.n	8003196 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	68db      	ldr	r3, [r3, #12]
 80031b8:	2b01      	cmp	r3, #1
 80031ba:	d106      	bne.n	80031ca <HAL_RCC_OscConfig+0x312>
 80031bc:	4b7b      	ldr	r3, [pc, #492]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 80031be:	6a1b      	ldr	r3, [r3, #32]
 80031c0:	4a7a      	ldr	r2, [pc, #488]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 80031c2:	f043 0301 	orr.w	r3, r3, #1
 80031c6:	6213      	str	r3, [r2, #32]
 80031c8:	e02d      	b.n	8003226 <HAL_RCC_OscConfig+0x36e>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	68db      	ldr	r3, [r3, #12]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d10c      	bne.n	80031ec <HAL_RCC_OscConfig+0x334>
 80031d2:	4b76      	ldr	r3, [pc, #472]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 80031d4:	6a1b      	ldr	r3, [r3, #32]
 80031d6:	4a75      	ldr	r2, [pc, #468]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 80031d8:	f023 0301 	bic.w	r3, r3, #1
 80031dc:	6213      	str	r3, [r2, #32]
 80031de:	4b73      	ldr	r3, [pc, #460]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 80031e0:	6a1b      	ldr	r3, [r3, #32]
 80031e2:	4a72      	ldr	r2, [pc, #456]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 80031e4:	f023 0304 	bic.w	r3, r3, #4
 80031e8:	6213      	str	r3, [r2, #32]
 80031ea:	e01c      	b.n	8003226 <HAL_RCC_OscConfig+0x36e>
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	68db      	ldr	r3, [r3, #12]
 80031f0:	2b05      	cmp	r3, #5
 80031f2:	d10c      	bne.n	800320e <HAL_RCC_OscConfig+0x356>
 80031f4:	4b6d      	ldr	r3, [pc, #436]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 80031f6:	6a1b      	ldr	r3, [r3, #32]
 80031f8:	4a6c      	ldr	r2, [pc, #432]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 80031fa:	f043 0304 	orr.w	r3, r3, #4
 80031fe:	6213      	str	r3, [r2, #32]
 8003200:	4b6a      	ldr	r3, [pc, #424]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 8003202:	6a1b      	ldr	r3, [r3, #32]
 8003204:	4a69      	ldr	r2, [pc, #420]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 8003206:	f043 0301 	orr.w	r3, r3, #1
 800320a:	6213      	str	r3, [r2, #32]
 800320c:	e00b      	b.n	8003226 <HAL_RCC_OscConfig+0x36e>
 800320e:	4b67      	ldr	r3, [pc, #412]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 8003210:	6a1b      	ldr	r3, [r3, #32]
 8003212:	4a66      	ldr	r2, [pc, #408]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 8003214:	f023 0301 	bic.w	r3, r3, #1
 8003218:	6213      	str	r3, [r2, #32]
 800321a:	4b64      	ldr	r3, [pc, #400]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 800321c:	6a1b      	ldr	r3, [r3, #32]
 800321e:	4a63      	ldr	r2, [pc, #396]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 8003220:	f023 0304 	bic.w	r3, r3, #4
 8003224:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	68db      	ldr	r3, [r3, #12]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d015      	beq.n	800325a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800322e:	f7fd fcb7 	bl	8000ba0 <HAL_GetTick>
 8003232:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003234:	e00a      	b.n	800324c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003236:	f7fd fcb3 	bl	8000ba0 <HAL_GetTick>
 800323a:	4602      	mov	r2, r0
 800323c:	693b      	ldr	r3, [r7, #16]
 800323e:	1ad3      	subs	r3, r2, r3
 8003240:	f241 3288 	movw	r2, #5000	; 0x1388
 8003244:	4293      	cmp	r3, r2
 8003246:	d901      	bls.n	800324c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003248:	2303      	movs	r3, #3
 800324a:	e0ab      	b.n	80033a4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800324c:	4b57      	ldr	r3, [pc, #348]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 800324e:	6a1b      	ldr	r3, [r3, #32]
 8003250:	f003 0302 	and.w	r3, r3, #2
 8003254:	2b00      	cmp	r3, #0
 8003256:	d0ee      	beq.n	8003236 <HAL_RCC_OscConfig+0x37e>
 8003258:	e014      	b.n	8003284 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800325a:	f7fd fca1 	bl	8000ba0 <HAL_GetTick>
 800325e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003260:	e00a      	b.n	8003278 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003262:	f7fd fc9d 	bl	8000ba0 <HAL_GetTick>
 8003266:	4602      	mov	r2, r0
 8003268:	693b      	ldr	r3, [r7, #16]
 800326a:	1ad3      	subs	r3, r2, r3
 800326c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003270:	4293      	cmp	r3, r2
 8003272:	d901      	bls.n	8003278 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003274:	2303      	movs	r3, #3
 8003276:	e095      	b.n	80033a4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003278:	4b4c      	ldr	r3, [pc, #304]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 800327a:	6a1b      	ldr	r3, [r3, #32]
 800327c:	f003 0302 	and.w	r3, r3, #2
 8003280:	2b00      	cmp	r3, #0
 8003282:	d1ee      	bne.n	8003262 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003284:	7dfb      	ldrb	r3, [r7, #23]
 8003286:	2b01      	cmp	r3, #1
 8003288:	d105      	bne.n	8003296 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800328a:	4b48      	ldr	r3, [pc, #288]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 800328c:	69db      	ldr	r3, [r3, #28]
 800328e:	4a47      	ldr	r2, [pc, #284]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 8003290:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003294:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	69db      	ldr	r3, [r3, #28]
 800329a:	2b00      	cmp	r3, #0
 800329c:	f000 8081 	beq.w	80033a2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032a0:	4b42      	ldr	r3, [pc, #264]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	f003 030c 	and.w	r3, r3, #12
 80032a8:	2b08      	cmp	r3, #8
 80032aa:	d061      	beq.n	8003370 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	69db      	ldr	r3, [r3, #28]
 80032b0:	2b02      	cmp	r3, #2
 80032b2:	d146      	bne.n	8003342 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032b4:	4b3f      	ldr	r3, [pc, #252]	; (80033b4 <HAL_RCC_OscConfig+0x4fc>)
 80032b6:	2200      	movs	r2, #0
 80032b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032ba:	f7fd fc71 	bl	8000ba0 <HAL_GetTick>
 80032be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032c0:	e008      	b.n	80032d4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032c2:	f7fd fc6d 	bl	8000ba0 <HAL_GetTick>
 80032c6:	4602      	mov	r2, r0
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	1ad3      	subs	r3, r2, r3
 80032cc:	2b02      	cmp	r3, #2
 80032ce:	d901      	bls.n	80032d4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80032d0:	2303      	movs	r3, #3
 80032d2:	e067      	b.n	80033a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032d4:	4b35      	ldr	r3, [pc, #212]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d1f0      	bne.n	80032c2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6a1b      	ldr	r3, [r3, #32]
 80032e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032e8:	d108      	bne.n	80032fc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80032ea:	4b30      	ldr	r3, [pc, #192]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 80032ec:	685b      	ldr	r3, [r3, #4]
 80032ee:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	492d      	ldr	r1, [pc, #180]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 80032f8:	4313      	orrs	r3, r2
 80032fa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80032fc:	4b2b      	ldr	r3, [pc, #172]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6a19      	ldr	r1, [r3, #32]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800330c:	430b      	orrs	r3, r1
 800330e:	4927      	ldr	r1, [pc, #156]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 8003310:	4313      	orrs	r3, r2
 8003312:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003314:	4b27      	ldr	r3, [pc, #156]	; (80033b4 <HAL_RCC_OscConfig+0x4fc>)
 8003316:	2201      	movs	r2, #1
 8003318:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800331a:	f7fd fc41 	bl	8000ba0 <HAL_GetTick>
 800331e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003320:	e008      	b.n	8003334 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003322:	f7fd fc3d 	bl	8000ba0 <HAL_GetTick>
 8003326:	4602      	mov	r2, r0
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	1ad3      	subs	r3, r2, r3
 800332c:	2b02      	cmp	r3, #2
 800332e:	d901      	bls.n	8003334 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003330:	2303      	movs	r3, #3
 8003332:	e037      	b.n	80033a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003334:	4b1d      	ldr	r3, [pc, #116]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800333c:	2b00      	cmp	r3, #0
 800333e:	d0f0      	beq.n	8003322 <HAL_RCC_OscConfig+0x46a>
 8003340:	e02f      	b.n	80033a2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003342:	4b1c      	ldr	r3, [pc, #112]	; (80033b4 <HAL_RCC_OscConfig+0x4fc>)
 8003344:	2200      	movs	r2, #0
 8003346:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003348:	f7fd fc2a 	bl	8000ba0 <HAL_GetTick>
 800334c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800334e:	e008      	b.n	8003362 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003350:	f7fd fc26 	bl	8000ba0 <HAL_GetTick>
 8003354:	4602      	mov	r2, r0
 8003356:	693b      	ldr	r3, [r7, #16]
 8003358:	1ad3      	subs	r3, r2, r3
 800335a:	2b02      	cmp	r3, #2
 800335c:	d901      	bls.n	8003362 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800335e:	2303      	movs	r3, #3
 8003360:	e020      	b.n	80033a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003362:	4b12      	ldr	r3, [pc, #72]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800336a:	2b00      	cmp	r3, #0
 800336c:	d1f0      	bne.n	8003350 <HAL_RCC_OscConfig+0x498>
 800336e:	e018      	b.n	80033a2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	69db      	ldr	r3, [r3, #28]
 8003374:	2b01      	cmp	r3, #1
 8003376:	d101      	bne.n	800337c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003378:	2301      	movs	r3, #1
 800337a:	e013      	b.n	80033a4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800337c:	4b0b      	ldr	r3, [pc, #44]	; (80033ac <HAL_RCC_OscConfig+0x4f4>)
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6a1b      	ldr	r3, [r3, #32]
 800338c:	429a      	cmp	r2, r3
 800338e:	d106      	bne.n	800339e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800339a:	429a      	cmp	r2, r3
 800339c:	d001      	beq.n	80033a2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	e000      	b.n	80033a4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80033a2:	2300      	movs	r3, #0
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	3718      	adds	r7, #24
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	40021000 	.word	0x40021000
 80033b0:	40007000 	.word	0x40007000
 80033b4:	42420060 	.word	0x42420060

080033b8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b084      	sub	sp, #16
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
 80033c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d101      	bne.n	80033cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033c8:	2301      	movs	r3, #1
 80033ca:	e0d0      	b.n	800356e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80033cc:	4b6a      	ldr	r3, [pc, #424]	; (8003578 <HAL_RCC_ClockConfig+0x1c0>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f003 0307 	and.w	r3, r3, #7
 80033d4:	683a      	ldr	r2, [r7, #0]
 80033d6:	429a      	cmp	r2, r3
 80033d8:	d910      	bls.n	80033fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033da:	4b67      	ldr	r3, [pc, #412]	; (8003578 <HAL_RCC_ClockConfig+0x1c0>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f023 0207 	bic.w	r2, r3, #7
 80033e2:	4965      	ldr	r1, [pc, #404]	; (8003578 <HAL_RCC_ClockConfig+0x1c0>)
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	4313      	orrs	r3, r2
 80033e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033ea:	4b63      	ldr	r3, [pc, #396]	; (8003578 <HAL_RCC_ClockConfig+0x1c0>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f003 0307 	and.w	r3, r3, #7
 80033f2:	683a      	ldr	r2, [r7, #0]
 80033f4:	429a      	cmp	r2, r3
 80033f6:	d001      	beq.n	80033fc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80033f8:	2301      	movs	r3, #1
 80033fa:	e0b8      	b.n	800356e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f003 0302 	and.w	r3, r3, #2
 8003404:	2b00      	cmp	r3, #0
 8003406:	d020      	beq.n	800344a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f003 0304 	and.w	r3, r3, #4
 8003410:	2b00      	cmp	r3, #0
 8003412:	d005      	beq.n	8003420 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003414:	4b59      	ldr	r3, [pc, #356]	; (800357c <HAL_RCC_ClockConfig+0x1c4>)
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	4a58      	ldr	r2, [pc, #352]	; (800357c <HAL_RCC_ClockConfig+0x1c4>)
 800341a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800341e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f003 0308 	and.w	r3, r3, #8
 8003428:	2b00      	cmp	r3, #0
 800342a:	d005      	beq.n	8003438 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800342c:	4b53      	ldr	r3, [pc, #332]	; (800357c <HAL_RCC_ClockConfig+0x1c4>)
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	4a52      	ldr	r2, [pc, #328]	; (800357c <HAL_RCC_ClockConfig+0x1c4>)
 8003432:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003436:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003438:	4b50      	ldr	r3, [pc, #320]	; (800357c <HAL_RCC_ClockConfig+0x1c4>)
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	689b      	ldr	r3, [r3, #8]
 8003444:	494d      	ldr	r1, [pc, #308]	; (800357c <HAL_RCC_ClockConfig+0x1c4>)
 8003446:	4313      	orrs	r3, r2
 8003448:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f003 0301 	and.w	r3, r3, #1
 8003452:	2b00      	cmp	r3, #0
 8003454:	d040      	beq.n	80034d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	2b01      	cmp	r3, #1
 800345c:	d107      	bne.n	800346e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800345e:	4b47      	ldr	r3, [pc, #284]	; (800357c <HAL_RCC_ClockConfig+0x1c4>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003466:	2b00      	cmp	r3, #0
 8003468:	d115      	bne.n	8003496 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800346a:	2301      	movs	r3, #1
 800346c:	e07f      	b.n	800356e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	2b02      	cmp	r3, #2
 8003474:	d107      	bne.n	8003486 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003476:	4b41      	ldr	r3, [pc, #260]	; (800357c <HAL_RCC_ClockConfig+0x1c4>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800347e:	2b00      	cmp	r3, #0
 8003480:	d109      	bne.n	8003496 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003482:	2301      	movs	r3, #1
 8003484:	e073      	b.n	800356e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003486:	4b3d      	ldr	r3, [pc, #244]	; (800357c <HAL_RCC_ClockConfig+0x1c4>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f003 0302 	and.w	r3, r3, #2
 800348e:	2b00      	cmp	r3, #0
 8003490:	d101      	bne.n	8003496 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003492:	2301      	movs	r3, #1
 8003494:	e06b      	b.n	800356e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003496:	4b39      	ldr	r3, [pc, #228]	; (800357c <HAL_RCC_ClockConfig+0x1c4>)
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	f023 0203 	bic.w	r2, r3, #3
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	4936      	ldr	r1, [pc, #216]	; (800357c <HAL_RCC_ClockConfig+0x1c4>)
 80034a4:	4313      	orrs	r3, r2
 80034a6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034a8:	f7fd fb7a 	bl	8000ba0 <HAL_GetTick>
 80034ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034ae:	e00a      	b.n	80034c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034b0:	f7fd fb76 	bl	8000ba0 <HAL_GetTick>
 80034b4:	4602      	mov	r2, r0
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	1ad3      	subs	r3, r2, r3
 80034ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80034be:	4293      	cmp	r3, r2
 80034c0:	d901      	bls.n	80034c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80034c2:	2303      	movs	r3, #3
 80034c4:	e053      	b.n	800356e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034c6:	4b2d      	ldr	r3, [pc, #180]	; (800357c <HAL_RCC_ClockConfig+0x1c4>)
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	f003 020c 	and.w	r2, r3, #12
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	429a      	cmp	r2, r3
 80034d6:	d1eb      	bne.n	80034b0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80034d8:	4b27      	ldr	r3, [pc, #156]	; (8003578 <HAL_RCC_ClockConfig+0x1c0>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f003 0307 	and.w	r3, r3, #7
 80034e0:	683a      	ldr	r2, [r7, #0]
 80034e2:	429a      	cmp	r2, r3
 80034e4:	d210      	bcs.n	8003508 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034e6:	4b24      	ldr	r3, [pc, #144]	; (8003578 <HAL_RCC_ClockConfig+0x1c0>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f023 0207 	bic.w	r2, r3, #7
 80034ee:	4922      	ldr	r1, [pc, #136]	; (8003578 <HAL_RCC_ClockConfig+0x1c0>)
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	4313      	orrs	r3, r2
 80034f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034f6:	4b20      	ldr	r3, [pc, #128]	; (8003578 <HAL_RCC_ClockConfig+0x1c0>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f003 0307 	and.w	r3, r3, #7
 80034fe:	683a      	ldr	r2, [r7, #0]
 8003500:	429a      	cmp	r2, r3
 8003502:	d001      	beq.n	8003508 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	e032      	b.n	800356e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f003 0304 	and.w	r3, r3, #4
 8003510:	2b00      	cmp	r3, #0
 8003512:	d008      	beq.n	8003526 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003514:	4b19      	ldr	r3, [pc, #100]	; (800357c <HAL_RCC_ClockConfig+0x1c4>)
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	68db      	ldr	r3, [r3, #12]
 8003520:	4916      	ldr	r1, [pc, #88]	; (800357c <HAL_RCC_ClockConfig+0x1c4>)
 8003522:	4313      	orrs	r3, r2
 8003524:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f003 0308 	and.w	r3, r3, #8
 800352e:	2b00      	cmp	r3, #0
 8003530:	d009      	beq.n	8003546 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003532:	4b12      	ldr	r3, [pc, #72]	; (800357c <HAL_RCC_ClockConfig+0x1c4>)
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	691b      	ldr	r3, [r3, #16]
 800353e:	00db      	lsls	r3, r3, #3
 8003540:	490e      	ldr	r1, [pc, #56]	; (800357c <HAL_RCC_ClockConfig+0x1c4>)
 8003542:	4313      	orrs	r3, r2
 8003544:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003546:	f000 f821 	bl	800358c <HAL_RCC_GetSysClockFreq>
 800354a:	4602      	mov	r2, r0
 800354c:	4b0b      	ldr	r3, [pc, #44]	; (800357c <HAL_RCC_ClockConfig+0x1c4>)
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	091b      	lsrs	r3, r3, #4
 8003552:	f003 030f 	and.w	r3, r3, #15
 8003556:	490a      	ldr	r1, [pc, #40]	; (8003580 <HAL_RCC_ClockConfig+0x1c8>)
 8003558:	5ccb      	ldrb	r3, [r1, r3]
 800355a:	fa22 f303 	lsr.w	r3, r2, r3
 800355e:	4a09      	ldr	r2, [pc, #36]	; (8003584 <HAL_RCC_ClockConfig+0x1cc>)
 8003560:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003562:	4b09      	ldr	r3, [pc, #36]	; (8003588 <HAL_RCC_ClockConfig+0x1d0>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4618      	mov	r0, r3
 8003568:	f7fd fad8 	bl	8000b1c <HAL_InitTick>

  return HAL_OK;
 800356c:	2300      	movs	r3, #0
}
 800356e:	4618      	mov	r0, r3
 8003570:	3710      	adds	r7, #16
 8003572:	46bd      	mov	sp, r7
 8003574:	bd80      	pop	{r7, pc}
 8003576:	bf00      	nop
 8003578:	40022000 	.word	0x40022000
 800357c:	40021000 	.word	0x40021000
 8003580:	0800a208 	.word	0x0800a208
 8003584:	2000001c 	.word	0x2000001c
 8003588:	20000020 	.word	0x20000020

0800358c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800358c:	b490      	push	{r4, r7}
 800358e:	b08a      	sub	sp, #40	; 0x28
 8003590:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003592:	4b2a      	ldr	r3, [pc, #168]	; (800363c <HAL_RCC_GetSysClockFreq+0xb0>)
 8003594:	1d3c      	adds	r4, r7, #4
 8003596:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003598:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800359c:	f240 2301 	movw	r3, #513	; 0x201
 80035a0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80035a2:	2300      	movs	r3, #0
 80035a4:	61fb      	str	r3, [r7, #28]
 80035a6:	2300      	movs	r3, #0
 80035a8:	61bb      	str	r3, [r7, #24]
 80035aa:	2300      	movs	r3, #0
 80035ac:	627b      	str	r3, [r7, #36]	; 0x24
 80035ae:	2300      	movs	r3, #0
 80035b0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80035b2:	2300      	movs	r3, #0
 80035b4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80035b6:	4b22      	ldr	r3, [pc, #136]	; (8003640 <HAL_RCC_GetSysClockFreq+0xb4>)
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80035bc:	69fb      	ldr	r3, [r7, #28]
 80035be:	f003 030c 	and.w	r3, r3, #12
 80035c2:	2b04      	cmp	r3, #4
 80035c4:	d002      	beq.n	80035cc <HAL_RCC_GetSysClockFreq+0x40>
 80035c6:	2b08      	cmp	r3, #8
 80035c8:	d003      	beq.n	80035d2 <HAL_RCC_GetSysClockFreq+0x46>
 80035ca:	e02d      	b.n	8003628 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80035cc:	4b1d      	ldr	r3, [pc, #116]	; (8003644 <HAL_RCC_GetSysClockFreq+0xb8>)
 80035ce:	623b      	str	r3, [r7, #32]
      break;
 80035d0:	e02d      	b.n	800362e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80035d2:	69fb      	ldr	r3, [r7, #28]
 80035d4:	0c9b      	lsrs	r3, r3, #18
 80035d6:	f003 030f 	and.w	r3, r3, #15
 80035da:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80035de:	4413      	add	r3, r2
 80035e0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80035e4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80035e6:	69fb      	ldr	r3, [r7, #28]
 80035e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d013      	beq.n	8003618 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80035f0:	4b13      	ldr	r3, [pc, #76]	; (8003640 <HAL_RCC_GetSysClockFreq+0xb4>)
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	0c5b      	lsrs	r3, r3, #17
 80035f6:	f003 0301 	and.w	r3, r3, #1
 80035fa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80035fe:	4413      	add	r3, r2
 8003600:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003604:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003606:	697b      	ldr	r3, [r7, #20]
 8003608:	4a0e      	ldr	r2, [pc, #56]	; (8003644 <HAL_RCC_GetSysClockFreq+0xb8>)
 800360a:	fb02 f203 	mul.w	r2, r2, r3
 800360e:	69bb      	ldr	r3, [r7, #24]
 8003610:	fbb2 f3f3 	udiv	r3, r2, r3
 8003614:	627b      	str	r3, [r7, #36]	; 0x24
 8003616:	e004      	b.n	8003622 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	4a0b      	ldr	r2, [pc, #44]	; (8003648 <HAL_RCC_GetSysClockFreq+0xbc>)
 800361c:	fb02 f303 	mul.w	r3, r2, r3
 8003620:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003624:	623b      	str	r3, [r7, #32]
      break;
 8003626:	e002      	b.n	800362e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003628:	4b06      	ldr	r3, [pc, #24]	; (8003644 <HAL_RCC_GetSysClockFreq+0xb8>)
 800362a:	623b      	str	r3, [r7, #32]
      break;
 800362c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800362e:	6a3b      	ldr	r3, [r7, #32]
}
 8003630:	4618      	mov	r0, r3
 8003632:	3728      	adds	r7, #40	; 0x28
 8003634:	46bd      	mov	sp, r7
 8003636:	bc90      	pop	{r4, r7}
 8003638:	4770      	bx	lr
 800363a:	bf00      	nop
 800363c:	0800a1b0 	.word	0x0800a1b0
 8003640:	40021000 	.word	0x40021000
 8003644:	007a1200 	.word	0x007a1200
 8003648:	003d0900 	.word	0x003d0900

0800364c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800364c:	b480      	push	{r7}
 800364e:	b085      	sub	sp, #20
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003654:	4b0a      	ldr	r3, [pc, #40]	; (8003680 <RCC_Delay+0x34>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a0a      	ldr	r2, [pc, #40]	; (8003684 <RCC_Delay+0x38>)
 800365a:	fba2 2303 	umull	r2, r3, r2, r3
 800365e:	0a5b      	lsrs	r3, r3, #9
 8003660:	687a      	ldr	r2, [r7, #4]
 8003662:	fb02 f303 	mul.w	r3, r2, r3
 8003666:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003668:	bf00      	nop
  }
  while (Delay --);
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	1e5a      	subs	r2, r3, #1
 800366e:	60fa      	str	r2, [r7, #12]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d1f9      	bne.n	8003668 <RCC_Delay+0x1c>
}
 8003674:	bf00      	nop
 8003676:	bf00      	nop
 8003678:	3714      	adds	r7, #20
 800367a:	46bd      	mov	sp, r7
 800367c:	bc80      	pop	{r7}
 800367e:	4770      	bx	lr
 8003680:	2000001c 	.word	0x2000001c
 8003684:	10624dd3 	.word	0x10624dd3

08003688 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b086      	sub	sp, #24
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003690:	2300      	movs	r3, #0
 8003692:	613b      	str	r3, [r7, #16]
 8003694:	2300      	movs	r3, #0
 8003696:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f003 0301 	and.w	r3, r3, #1
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d07d      	beq.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80036a4:	2300      	movs	r3, #0
 80036a6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036a8:	4b4f      	ldr	r3, [pc, #316]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036aa:	69db      	ldr	r3, [r3, #28]
 80036ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d10d      	bne.n	80036d0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036b4:	4b4c      	ldr	r3, [pc, #304]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036b6:	69db      	ldr	r3, [r3, #28]
 80036b8:	4a4b      	ldr	r2, [pc, #300]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036be:	61d3      	str	r3, [r2, #28]
 80036c0:	4b49      	ldr	r3, [pc, #292]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036c2:	69db      	ldr	r3, [r3, #28]
 80036c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036c8:	60bb      	str	r3, [r7, #8]
 80036ca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036cc:	2301      	movs	r3, #1
 80036ce:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036d0:	4b46      	ldr	r3, [pc, #280]	; (80037ec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d118      	bne.n	800370e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80036dc:	4b43      	ldr	r3, [pc, #268]	; (80037ec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a42      	ldr	r2, [pc, #264]	; (80037ec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80036e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036e6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036e8:	f7fd fa5a 	bl	8000ba0 <HAL_GetTick>
 80036ec:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036ee:	e008      	b.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036f0:	f7fd fa56 	bl	8000ba0 <HAL_GetTick>
 80036f4:	4602      	mov	r2, r0
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	1ad3      	subs	r3, r2, r3
 80036fa:	2b64      	cmp	r3, #100	; 0x64
 80036fc:	d901      	bls.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80036fe:	2303      	movs	r3, #3
 8003700:	e06d      	b.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003702:	4b3a      	ldr	r3, [pc, #232]	; (80037ec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800370a:	2b00      	cmp	r3, #0
 800370c:	d0f0      	beq.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800370e:	4b36      	ldr	r3, [pc, #216]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003710:	6a1b      	ldr	r3, [r3, #32]
 8003712:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003716:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d02e      	beq.n	800377c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003726:	68fa      	ldr	r2, [r7, #12]
 8003728:	429a      	cmp	r2, r3
 800372a:	d027      	beq.n	800377c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800372c:	4b2e      	ldr	r3, [pc, #184]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800372e:	6a1b      	ldr	r3, [r3, #32]
 8003730:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003734:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003736:	4b2e      	ldr	r3, [pc, #184]	; (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003738:	2201      	movs	r2, #1
 800373a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800373c:	4b2c      	ldr	r3, [pc, #176]	; (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800373e:	2200      	movs	r2, #0
 8003740:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003742:	4a29      	ldr	r2, [pc, #164]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	f003 0301 	and.w	r3, r3, #1
 800374e:	2b00      	cmp	r3, #0
 8003750:	d014      	beq.n	800377c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003752:	f7fd fa25 	bl	8000ba0 <HAL_GetTick>
 8003756:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003758:	e00a      	b.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800375a:	f7fd fa21 	bl	8000ba0 <HAL_GetTick>
 800375e:	4602      	mov	r2, r0
 8003760:	693b      	ldr	r3, [r7, #16]
 8003762:	1ad3      	subs	r3, r2, r3
 8003764:	f241 3288 	movw	r2, #5000	; 0x1388
 8003768:	4293      	cmp	r3, r2
 800376a:	d901      	bls.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800376c:	2303      	movs	r3, #3
 800376e:	e036      	b.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003770:	4b1d      	ldr	r3, [pc, #116]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003772:	6a1b      	ldr	r3, [r3, #32]
 8003774:	f003 0302 	and.w	r3, r3, #2
 8003778:	2b00      	cmp	r3, #0
 800377a:	d0ee      	beq.n	800375a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800377c:	4b1a      	ldr	r3, [pc, #104]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800377e:	6a1b      	ldr	r3, [r3, #32]
 8003780:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	4917      	ldr	r1, [pc, #92]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800378a:	4313      	orrs	r3, r2
 800378c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800378e:	7dfb      	ldrb	r3, [r7, #23]
 8003790:	2b01      	cmp	r3, #1
 8003792:	d105      	bne.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003794:	4b14      	ldr	r3, [pc, #80]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003796:	69db      	ldr	r3, [r3, #28]
 8003798:	4a13      	ldr	r2, [pc, #76]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800379a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800379e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f003 0302 	and.w	r3, r3, #2
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d008      	beq.n	80037be <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80037ac:	4b0e      	ldr	r3, [pc, #56]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	689b      	ldr	r3, [r3, #8]
 80037b8:	490b      	ldr	r1, [pc, #44]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037ba:	4313      	orrs	r3, r2
 80037bc:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 0310 	and.w	r3, r3, #16
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d008      	beq.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80037ca:	4b07      	ldr	r3, [pc, #28]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	68db      	ldr	r3, [r3, #12]
 80037d6:	4904      	ldr	r1, [pc, #16]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037d8:	4313      	orrs	r3, r2
 80037da:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80037dc:	2300      	movs	r3, #0
}
 80037de:	4618      	mov	r0, r3
 80037e0:	3718      	adds	r7, #24
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bd80      	pop	{r7, pc}
 80037e6:	bf00      	nop
 80037e8:	40021000 	.word	0x40021000
 80037ec:	40007000 	.word	0x40007000
 80037f0:	42420440 	.word	0x42420440

080037f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b082      	sub	sp, #8
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d101      	bne.n	8003806 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003802:	2301      	movs	r3, #1
 8003804:	e041      	b.n	800388a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800380c:	b2db      	uxtb	r3, r3
 800380e:	2b00      	cmp	r3, #0
 8003810:	d106      	bne.n	8003820 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2200      	movs	r2, #0
 8003816:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800381a:	6878      	ldr	r0, [r7, #4]
 800381c:	f7fc ff0c 	bl	8000638 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2202      	movs	r2, #2
 8003824:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	3304      	adds	r3, #4
 8003830:	4619      	mov	r1, r3
 8003832:	4610      	mov	r0, r2
 8003834:	f000 fe04 	bl	8004440 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2201      	movs	r2, #1
 800383c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2201      	movs	r2, #1
 8003844:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2201      	movs	r2, #1
 800384c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2201      	movs	r2, #1
 8003854:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2201      	movs	r2, #1
 800385c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2201      	movs	r2, #1
 8003864:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2201      	movs	r2, #1
 800386c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2201      	movs	r2, #1
 8003874:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2201      	movs	r2, #1
 800387c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2201      	movs	r2, #1
 8003884:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003888:	2300      	movs	r3, #0
}
 800388a:	4618      	mov	r0, r3
 800388c:	3708      	adds	r7, #8
 800388e:	46bd      	mov	sp, r7
 8003890:	bd80      	pop	{r7, pc}
	...

08003894 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003894:	b480      	push	{r7}
 8003896:	b085      	sub	sp, #20
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038a2:	b2db      	uxtb	r3, r3
 80038a4:	2b01      	cmp	r3, #1
 80038a6:	d001      	beq.n	80038ac <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80038a8:	2301      	movs	r3, #1
 80038aa:	e032      	b.n	8003912 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2202      	movs	r2, #2
 80038b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a18      	ldr	r2, [pc, #96]	; (800391c <HAL_TIM_Base_Start+0x88>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d00e      	beq.n	80038dc <HAL_TIM_Base_Start+0x48>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038c6:	d009      	beq.n	80038dc <HAL_TIM_Base_Start+0x48>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4a14      	ldr	r2, [pc, #80]	; (8003920 <HAL_TIM_Base_Start+0x8c>)
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d004      	beq.n	80038dc <HAL_TIM_Base_Start+0x48>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4a13      	ldr	r2, [pc, #76]	; (8003924 <HAL_TIM_Base_Start+0x90>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d111      	bne.n	8003900 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	689b      	ldr	r3, [r3, #8]
 80038e2:	f003 0307 	and.w	r3, r3, #7
 80038e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2b06      	cmp	r3, #6
 80038ec:	d010      	beq.n	8003910 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	681a      	ldr	r2, [r3, #0]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f042 0201 	orr.w	r2, r2, #1
 80038fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038fe:	e007      	b.n	8003910 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	681a      	ldr	r2, [r3, #0]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f042 0201 	orr.w	r2, r2, #1
 800390e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003910:	2300      	movs	r3, #0
}
 8003912:	4618      	mov	r0, r3
 8003914:	3714      	adds	r7, #20
 8003916:	46bd      	mov	sp, r7
 8003918:	bc80      	pop	{r7}
 800391a:	4770      	bx	lr
 800391c:	40012c00 	.word	0x40012c00
 8003920:	40000400 	.word	0x40000400
 8003924:	40000800 	.word	0x40000800

08003928 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b082      	sub	sp, #8
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d101      	bne.n	800393a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003936:	2301      	movs	r3, #1
 8003938:	e041      	b.n	80039be <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003940:	b2db      	uxtb	r3, r3
 8003942:	2b00      	cmp	r3, #0
 8003944:	d106      	bne.n	8003954 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2200      	movs	r2, #0
 800394a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800394e:	6878      	ldr	r0, [r7, #4]
 8003950:	f000 f839 	bl	80039c6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2202      	movs	r2, #2
 8003958:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	3304      	adds	r3, #4
 8003964:	4619      	mov	r1, r3
 8003966:	4610      	mov	r0, r2
 8003968:	f000 fd6a 	bl	8004440 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2201      	movs	r2, #1
 8003970:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2201      	movs	r2, #1
 8003978:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2201      	movs	r2, #1
 8003980:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2201      	movs	r2, #1
 8003988:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2201      	movs	r2, #1
 8003990:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2201      	movs	r2, #1
 8003998:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2201      	movs	r2, #1
 80039a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2201      	movs	r2, #1
 80039a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2201      	movs	r2, #1
 80039b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2201      	movs	r2, #1
 80039b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80039bc:	2300      	movs	r3, #0
}
 80039be:	4618      	mov	r0, r3
 80039c0:	3708      	adds	r7, #8
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}

080039c6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80039c6:	b480      	push	{r7}
 80039c8:	b083      	sub	sp, #12
 80039ca:	af00      	add	r7, sp, #0
 80039cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80039ce:	bf00      	nop
 80039d0:	370c      	adds	r7, #12
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bc80      	pop	{r7}
 80039d6:	4770      	bx	lr

080039d8 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b086      	sub	sp, #24
 80039dc:	af00      	add	r7, sp, #0
 80039de:	60f8      	str	r0, [r7, #12]
 80039e0:	60b9      	str	r1, [r7, #8]
 80039e2:	607a      	str	r2, [r7, #4]
 80039e4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 80039e6:	68bb      	ldr	r3, [r7, #8]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d109      	bne.n	8003a00 <HAL_TIM_PWM_Start_DMA+0x28>
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80039f2:	b2db      	uxtb	r3, r3
 80039f4:	2b02      	cmp	r3, #2
 80039f6:	bf0c      	ite	eq
 80039f8:	2301      	moveq	r3, #1
 80039fa:	2300      	movne	r3, #0
 80039fc:	b2db      	uxtb	r3, r3
 80039fe:	e022      	b.n	8003a46 <HAL_TIM_PWM_Start_DMA+0x6e>
 8003a00:	68bb      	ldr	r3, [r7, #8]
 8003a02:	2b04      	cmp	r3, #4
 8003a04:	d109      	bne.n	8003a1a <HAL_TIM_PWM_Start_DMA+0x42>
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003a0c:	b2db      	uxtb	r3, r3
 8003a0e:	2b02      	cmp	r3, #2
 8003a10:	bf0c      	ite	eq
 8003a12:	2301      	moveq	r3, #1
 8003a14:	2300      	movne	r3, #0
 8003a16:	b2db      	uxtb	r3, r3
 8003a18:	e015      	b.n	8003a46 <HAL_TIM_PWM_Start_DMA+0x6e>
 8003a1a:	68bb      	ldr	r3, [r7, #8]
 8003a1c:	2b08      	cmp	r3, #8
 8003a1e:	d109      	bne.n	8003a34 <HAL_TIM_PWM_Start_DMA+0x5c>
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003a26:	b2db      	uxtb	r3, r3
 8003a28:	2b02      	cmp	r3, #2
 8003a2a:	bf0c      	ite	eq
 8003a2c:	2301      	moveq	r3, #1
 8003a2e:	2300      	movne	r3, #0
 8003a30:	b2db      	uxtb	r3, r3
 8003a32:	e008      	b.n	8003a46 <HAL_TIM_PWM_Start_DMA+0x6e>
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a3a:	b2db      	uxtb	r3, r3
 8003a3c:	2b02      	cmp	r3, #2
 8003a3e:	bf0c      	ite	eq
 8003a40:	2301      	moveq	r3, #1
 8003a42:	2300      	movne	r3, #0
 8003a44:	b2db      	uxtb	r3, r3
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d001      	beq.n	8003a4e <HAL_TIM_PWM_Start_DMA+0x76>
  {
    return HAL_BUSY;
 8003a4a:	2302      	movs	r3, #2
 8003a4c:	e14e      	b.n	8003cec <HAL_TIM_PWM_Start_DMA+0x314>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8003a4e:	68bb      	ldr	r3, [r7, #8]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d109      	bne.n	8003a68 <HAL_TIM_PWM_Start_DMA+0x90>
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003a5a:	b2db      	uxtb	r3, r3
 8003a5c:	2b01      	cmp	r3, #1
 8003a5e:	bf0c      	ite	eq
 8003a60:	2301      	moveq	r3, #1
 8003a62:	2300      	movne	r3, #0
 8003a64:	b2db      	uxtb	r3, r3
 8003a66:	e022      	b.n	8003aae <HAL_TIM_PWM_Start_DMA+0xd6>
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	2b04      	cmp	r3, #4
 8003a6c:	d109      	bne.n	8003a82 <HAL_TIM_PWM_Start_DMA+0xaa>
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003a74:	b2db      	uxtb	r3, r3
 8003a76:	2b01      	cmp	r3, #1
 8003a78:	bf0c      	ite	eq
 8003a7a:	2301      	moveq	r3, #1
 8003a7c:	2300      	movne	r3, #0
 8003a7e:	b2db      	uxtb	r3, r3
 8003a80:	e015      	b.n	8003aae <HAL_TIM_PWM_Start_DMA+0xd6>
 8003a82:	68bb      	ldr	r3, [r7, #8]
 8003a84:	2b08      	cmp	r3, #8
 8003a86:	d109      	bne.n	8003a9c <HAL_TIM_PWM_Start_DMA+0xc4>
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003a8e:	b2db      	uxtb	r3, r3
 8003a90:	2b01      	cmp	r3, #1
 8003a92:	bf0c      	ite	eq
 8003a94:	2301      	moveq	r3, #1
 8003a96:	2300      	movne	r3, #0
 8003a98:	b2db      	uxtb	r3, r3
 8003a9a:	e008      	b.n	8003aae <HAL_TIM_PWM_Start_DMA+0xd6>
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003aa2:	b2db      	uxtb	r3, r3
 8003aa4:	2b01      	cmp	r3, #1
 8003aa6:	bf0c      	ite	eq
 8003aa8:	2301      	moveq	r3, #1
 8003aaa:	2300      	movne	r3, #0
 8003aac:	b2db      	uxtb	r3, r3
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d024      	beq.n	8003afc <HAL_TIM_PWM_Start_DMA+0x124>
  {
    if ((pData == NULL) && (Length > 0U))
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d104      	bne.n	8003ac2 <HAL_TIM_PWM_Start_DMA+0xea>
 8003ab8:	887b      	ldrh	r3, [r7, #2]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d001      	beq.n	8003ac2 <HAL_TIM_PWM_Start_DMA+0xea>
    {
      return HAL_ERROR;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	e114      	b.n	8003cec <HAL_TIM_PWM_Start_DMA+0x314>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ac2:	68bb      	ldr	r3, [r7, #8]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d104      	bne.n	8003ad2 <HAL_TIM_PWM_Start_DMA+0xfa>
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	2202      	movs	r2, #2
 8003acc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003ad0:	e016      	b.n	8003b00 <HAL_TIM_PWM_Start_DMA+0x128>
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	2b04      	cmp	r3, #4
 8003ad6:	d104      	bne.n	8003ae2 <HAL_TIM_PWM_Start_DMA+0x10a>
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	2202      	movs	r2, #2
 8003adc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003ae0:	e00e      	b.n	8003b00 <HAL_TIM_PWM_Start_DMA+0x128>
 8003ae2:	68bb      	ldr	r3, [r7, #8]
 8003ae4:	2b08      	cmp	r3, #8
 8003ae6:	d104      	bne.n	8003af2 <HAL_TIM_PWM_Start_DMA+0x11a>
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	2202      	movs	r2, #2
 8003aec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003af0:	e006      	b.n	8003b00 <HAL_TIM_PWM_Start_DMA+0x128>
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	2202      	movs	r2, #2
 8003af6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003afa:	e001      	b.n	8003b00 <HAL_TIM_PWM_Start_DMA+0x128>
    }
  }
  else
  {
    return HAL_ERROR;
 8003afc:	2301      	movs	r3, #1
 8003afe:	e0f5      	b.n	8003cec <HAL_TIM_PWM_Start_DMA+0x314>
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	2b0c      	cmp	r3, #12
 8003b04:	f200 80ae 	bhi.w	8003c64 <HAL_TIM_PWM_Start_DMA+0x28c>
 8003b08:	a201      	add	r2, pc, #4	; (adr r2, 8003b10 <HAL_TIM_PWM_Start_DMA+0x138>)
 8003b0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b0e:	bf00      	nop
 8003b10:	08003b45 	.word	0x08003b45
 8003b14:	08003c65 	.word	0x08003c65
 8003b18:	08003c65 	.word	0x08003c65
 8003b1c:	08003c65 	.word	0x08003c65
 8003b20:	08003b8d 	.word	0x08003b8d
 8003b24:	08003c65 	.word	0x08003c65
 8003b28:	08003c65 	.word	0x08003c65
 8003b2c:	08003c65 	.word	0x08003c65
 8003b30:	08003bd5 	.word	0x08003bd5
 8003b34:	08003c65 	.word	0x08003c65
 8003b38:	08003c65 	.word	0x08003c65
 8003b3c:	08003c65 	.word	0x08003c65
 8003b40:	08003c1d 	.word	0x08003c1d
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b48:	4a6a      	ldr	r2, [pc, #424]	; (8003cf4 <HAL_TIM_PWM_Start_DMA+0x31c>)
 8003b4a:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b50:	4a69      	ldr	r2, [pc, #420]	; (8003cf8 <HAL_TIM_PWM_Start_DMA+0x320>)
 8003b52:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b58:	4a68      	ldr	r2, [pc, #416]	; (8003cfc <HAL_TIM_PWM_Start_DMA+0x324>)
 8003b5a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8003b60:	6879      	ldr	r1, [r7, #4]
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	3334      	adds	r3, #52	; 0x34
 8003b68:	461a      	mov	r2, r3
 8003b6a:	887b      	ldrh	r3, [r7, #2]
 8003b6c:	f7fd f9ae 	bl	8000ecc <HAL_DMA_Start_IT>
 8003b70:	4603      	mov	r3, r0
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d001      	beq.n	8003b7a <HAL_TIM_PWM_Start_DMA+0x1a2>
                         Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003b76:	2301      	movs	r3, #1
 8003b78:	e0b8      	b.n	8003cec <HAL_TIM_PWM_Start_DMA+0x314>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	68da      	ldr	r2, [r3, #12]
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b88:	60da      	str	r2, [r3, #12]
      break;
 8003b8a:	e06c      	b.n	8003c66 <HAL_TIM_PWM_Start_DMA+0x28e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b90:	4a58      	ldr	r2, [pc, #352]	; (8003cf4 <HAL_TIM_PWM_Start_DMA+0x31c>)
 8003b92:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b98:	4a57      	ldr	r2, [pc, #348]	; (8003cf8 <HAL_TIM_PWM_Start_DMA+0x320>)
 8003b9a:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ba0:	4a56      	ldr	r2, [pc, #344]	; (8003cfc <HAL_TIM_PWM_Start_DMA+0x324>)
 8003ba2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8003ba8:	6879      	ldr	r1, [r7, #4]
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	3338      	adds	r3, #56	; 0x38
 8003bb0:	461a      	mov	r2, r3
 8003bb2:	887b      	ldrh	r3, [r7, #2]
 8003bb4:	f7fd f98a 	bl	8000ecc <HAL_DMA_Start_IT>
 8003bb8:	4603      	mov	r3, r0
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d001      	beq.n	8003bc2 <HAL_TIM_PWM_Start_DMA+0x1ea>
                         Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	e094      	b.n	8003cec <HAL_TIM_PWM_Start_DMA+0x314>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	68da      	ldr	r2, [r3, #12]
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003bd0:	60da      	str	r2, [r3, #12]
      break;
 8003bd2:	e048      	b.n	8003c66 <HAL_TIM_PWM_Start_DMA+0x28e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bd8:	4a46      	ldr	r2, [pc, #280]	; (8003cf4 <HAL_TIM_PWM_Start_DMA+0x31c>)
 8003bda:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003be0:	4a45      	ldr	r2, [pc, #276]	; (8003cf8 <HAL_TIM_PWM_Start_DMA+0x320>)
 8003be2:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003be8:	4a44      	ldr	r2, [pc, #272]	; (8003cfc <HAL_TIM_PWM_Start_DMA+0x324>)
 8003bea:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8003bf0:	6879      	ldr	r1, [r7, #4]
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	333c      	adds	r3, #60	; 0x3c
 8003bf8:	461a      	mov	r2, r3
 8003bfa:	887b      	ldrh	r3, [r7, #2]
 8003bfc:	f7fd f966 	bl	8000ecc <HAL_DMA_Start_IT>
 8003c00:	4603      	mov	r3, r0
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d001      	beq.n	8003c0a <HAL_TIM_PWM_Start_DMA+0x232>
                         Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003c06:	2301      	movs	r3, #1
 8003c08:	e070      	b.n	8003cec <HAL_TIM_PWM_Start_DMA+0x314>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	68da      	ldr	r2, [r3, #12]
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003c18:	60da      	str	r2, [r3, #12]
      break;
 8003c1a:	e024      	b.n	8003c66 <HAL_TIM_PWM_Start_DMA+0x28e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c20:	4a34      	ldr	r2, [pc, #208]	; (8003cf4 <HAL_TIM_PWM_Start_DMA+0x31c>)
 8003c22:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c28:	4a33      	ldr	r2, [pc, #204]	; (8003cf8 <HAL_TIM_PWM_Start_DMA+0x320>)
 8003c2a:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c30:	4a32      	ldr	r2, [pc, #200]	; (8003cfc <HAL_TIM_PWM_Start_DMA+0x324>)
 8003c32:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003c38:	6879      	ldr	r1, [r7, #4]
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	3340      	adds	r3, #64	; 0x40
 8003c40:	461a      	mov	r2, r3
 8003c42:	887b      	ldrh	r3, [r7, #2]
 8003c44:	f7fd f942 	bl	8000ecc <HAL_DMA_Start_IT>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d001      	beq.n	8003c52 <HAL_TIM_PWM_Start_DMA+0x27a>
                         Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e04c      	b.n	8003cec <HAL_TIM_PWM_Start_DMA+0x314>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	68da      	ldr	r2, [r3, #12]
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003c60:	60da      	str	r2, [r3, #12]
      break;
 8003c62:	e000      	b.n	8003c66 <HAL_TIM_PWM_Start_DMA+0x28e>
    }

    default:
      break;
 8003c64:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	2201      	movs	r2, #1
 8003c6c:	68b9      	ldr	r1, [r7, #8]
 8003c6e:	4618      	mov	r0, r3
 8003c70:	f000 fe66 	bl	8004940 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4a21      	ldr	r2, [pc, #132]	; (8003d00 <HAL_TIM_PWM_Start_DMA+0x328>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d107      	bne.n	8003c8e <HAL_TIM_PWM_Start_DMA+0x2b6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003c8c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4a1b      	ldr	r2, [pc, #108]	; (8003d00 <HAL_TIM_PWM_Start_DMA+0x328>)
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d00e      	beq.n	8003cb6 <HAL_TIM_PWM_Start_DMA+0x2de>
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ca0:	d009      	beq.n	8003cb6 <HAL_TIM_PWM_Start_DMA+0x2de>
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	4a17      	ldr	r2, [pc, #92]	; (8003d04 <HAL_TIM_PWM_Start_DMA+0x32c>)
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	d004      	beq.n	8003cb6 <HAL_TIM_PWM_Start_DMA+0x2de>
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a15      	ldr	r2, [pc, #84]	; (8003d08 <HAL_TIM_PWM_Start_DMA+0x330>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d111      	bne.n	8003cda <HAL_TIM_PWM_Start_DMA+0x302>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	689b      	ldr	r3, [r3, #8]
 8003cbc:	f003 0307 	and.w	r3, r3, #7
 8003cc0:	617b      	str	r3, [r7, #20]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cc2:	697b      	ldr	r3, [r7, #20]
 8003cc4:	2b06      	cmp	r3, #6
 8003cc6:	d010      	beq.n	8003cea <HAL_TIM_PWM_Start_DMA+0x312>
    {
      __HAL_TIM_ENABLE(htim);
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	681a      	ldr	r2, [r3, #0]
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f042 0201 	orr.w	r2, r2, #1
 8003cd6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cd8:	e007      	b.n	8003cea <HAL_TIM_PWM_Start_DMA+0x312>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	681a      	ldr	r2, [r3, #0]
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f042 0201 	orr.w	r2, r2, #1
 8003ce8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003cea:	2300      	movs	r3, #0
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	3718      	adds	r7, #24
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd80      	pop	{r7, pc}
 8003cf4:	08004331 	.word	0x08004331
 8003cf8:	080043d9 	.word	0x080043d9
 8003cfc:	0800429f 	.word	0x0800429f
 8003d00:	40012c00 	.word	0x40012c00
 8003d04:	40000400 	.word	0x40000400
 8003d08:	40000800 	.word	0x40000800

08003d0c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b082      	sub	sp, #8
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	691b      	ldr	r3, [r3, #16]
 8003d1a:	f003 0302 	and.w	r3, r3, #2
 8003d1e:	2b02      	cmp	r3, #2
 8003d20:	d122      	bne.n	8003d68 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	f003 0302 	and.w	r3, r3, #2
 8003d2c:	2b02      	cmp	r3, #2
 8003d2e:	d11b      	bne.n	8003d68 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f06f 0202 	mvn.w	r2, #2
 8003d38:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2201      	movs	r2, #1
 8003d3e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	699b      	ldr	r3, [r3, #24]
 8003d46:	f003 0303 	and.w	r3, r3, #3
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d003      	beq.n	8003d56 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003d4e:	6878      	ldr	r0, [r7, #4]
 8003d50:	f000 fa78 	bl	8004244 <HAL_TIM_IC_CaptureCallback>
 8003d54:	e005      	b.n	8003d62 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d56:	6878      	ldr	r0, [r7, #4]
 8003d58:	f000 fa6b 	bl	8004232 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d5c:	6878      	ldr	r0, [r7, #4]
 8003d5e:	f000 fa7a 	bl	8004256 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2200      	movs	r2, #0
 8003d66:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	691b      	ldr	r3, [r3, #16]
 8003d6e:	f003 0304 	and.w	r3, r3, #4
 8003d72:	2b04      	cmp	r3, #4
 8003d74:	d122      	bne.n	8003dbc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	68db      	ldr	r3, [r3, #12]
 8003d7c:	f003 0304 	and.w	r3, r3, #4
 8003d80:	2b04      	cmp	r3, #4
 8003d82:	d11b      	bne.n	8003dbc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f06f 0204 	mvn.w	r2, #4
 8003d8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2202      	movs	r2, #2
 8003d92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	699b      	ldr	r3, [r3, #24]
 8003d9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d003      	beq.n	8003daa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003da2:	6878      	ldr	r0, [r7, #4]
 8003da4:	f000 fa4e 	bl	8004244 <HAL_TIM_IC_CaptureCallback>
 8003da8:	e005      	b.n	8003db6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003daa:	6878      	ldr	r0, [r7, #4]
 8003dac:	f000 fa41 	bl	8004232 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003db0:	6878      	ldr	r0, [r7, #4]
 8003db2:	f000 fa50 	bl	8004256 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2200      	movs	r2, #0
 8003dba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	691b      	ldr	r3, [r3, #16]
 8003dc2:	f003 0308 	and.w	r3, r3, #8
 8003dc6:	2b08      	cmp	r3, #8
 8003dc8:	d122      	bne.n	8003e10 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	68db      	ldr	r3, [r3, #12]
 8003dd0:	f003 0308 	and.w	r3, r3, #8
 8003dd4:	2b08      	cmp	r3, #8
 8003dd6:	d11b      	bne.n	8003e10 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f06f 0208 	mvn.w	r2, #8
 8003de0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2204      	movs	r2, #4
 8003de6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	69db      	ldr	r3, [r3, #28]
 8003dee:	f003 0303 	and.w	r3, r3, #3
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d003      	beq.n	8003dfe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003df6:	6878      	ldr	r0, [r7, #4]
 8003df8:	f000 fa24 	bl	8004244 <HAL_TIM_IC_CaptureCallback>
 8003dfc:	e005      	b.n	8003e0a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003dfe:	6878      	ldr	r0, [r7, #4]
 8003e00:	f000 fa17 	bl	8004232 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e04:	6878      	ldr	r0, [r7, #4]
 8003e06:	f000 fa26 	bl	8004256 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	691b      	ldr	r3, [r3, #16]
 8003e16:	f003 0310 	and.w	r3, r3, #16
 8003e1a:	2b10      	cmp	r3, #16
 8003e1c:	d122      	bne.n	8003e64 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	68db      	ldr	r3, [r3, #12]
 8003e24:	f003 0310 	and.w	r3, r3, #16
 8003e28:	2b10      	cmp	r3, #16
 8003e2a:	d11b      	bne.n	8003e64 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f06f 0210 	mvn.w	r2, #16
 8003e34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2208      	movs	r2, #8
 8003e3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	69db      	ldr	r3, [r3, #28]
 8003e42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d003      	beq.n	8003e52 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e4a:	6878      	ldr	r0, [r7, #4]
 8003e4c:	f000 f9fa 	bl	8004244 <HAL_TIM_IC_CaptureCallback>
 8003e50:	e005      	b.n	8003e5e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e52:	6878      	ldr	r0, [r7, #4]
 8003e54:	f000 f9ed 	bl	8004232 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e58:	6878      	ldr	r0, [r7, #4]
 8003e5a:	f000 f9fc 	bl	8004256 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2200      	movs	r2, #0
 8003e62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	691b      	ldr	r3, [r3, #16]
 8003e6a:	f003 0301 	and.w	r3, r3, #1
 8003e6e:	2b01      	cmp	r3, #1
 8003e70:	d10e      	bne.n	8003e90 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	68db      	ldr	r3, [r3, #12]
 8003e78:	f003 0301 	and.w	r3, r3, #1
 8003e7c:	2b01      	cmp	r3, #1
 8003e7e:	d107      	bne.n	8003e90 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f06f 0201 	mvn.w	r2, #1
 8003e88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003e8a:	6878      	ldr	r0, [r7, #4]
 8003e8c:	f000 f9c8 	bl	8004220 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	691b      	ldr	r3, [r3, #16]
 8003e96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e9a:	2b80      	cmp	r3, #128	; 0x80
 8003e9c:	d10e      	bne.n	8003ebc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	68db      	ldr	r3, [r3, #12]
 8003ea4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ea8:	2b80      	cmp	r3, #128	; 0x80
 8003eaa:	d107      	bne.n	8003ebc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003eb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003eb6:	6878      	ldr	r0, [r7, #4]
 8003eb8:	f000 fdcd 	bl	8004a56 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	691b      	ldr	r3, [r3, #16]
 8003ec2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ec6:	2b40      	cmp	r3, #64	; 0x40
 8003ec8:	d10e      	bne.n	8003ee8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	68db      	ldr	r3, [r3, #12]
 8003ed0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ed4:	2b40      	cmp	r3, #64	; 0x40
 8003ed6:	d107      	bne.n	8003ee8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003ee0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003ee2:	6878      	ldr	r0, [r7, #4]
 8003ee4:	f000 f9c9 	bl	800427a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	691b      	ldr	r3, [r3, #16]
 8003eee:	f003 0320 	and.w	r3, r3, #32
 8003ef2:	2b20      	cmp	r3, #32
 8003ef4:	d10e      	bne.n	8003f14 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	68db      	ldr	r3, [r3, #12]
 8003efc:	f003 0320 	and.w	r3, r3, #32
 8003f00:	2b20      	cmp	r3, #32
 8003f02:	d107      	bne.n	8003f14 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f06f 0220 	mvn.w	r2, #32
 8003f0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003f0e:	6878      	ldr	r0, [r7, #4]
 8003f10:	f000 fd98 	bl	8004a44 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003f14:	bf00      	nop
 8003f16:	3708      	adds	r7, #8
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	bd80      	pop	{r7, pc}

08003f1c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b084      	sub	sp, #16
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	60f8      	str	r0, [r7, #12]
 8003f24:	60b9      	str	r1, [r7, #8]
 8003f26:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f2e:	2b01      	cmp	r3, #1
 8003f30:	d101      	bne.n	8003f36 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003f32:	2302      	movs	r3, #2
 8003f34:	e0ac      	b.n	8004090 <HAL_TIM_PWM_ConfigChannel+0x174>
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	2201      	movs	r2, #1
 8003f3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2b0c      	cmp	r3, #12
 8003f42:	f200 809f 	bhi.w	8004084 <HAL_TIM_PWM_ConfigChannel+0x168>
 8003f46:	a201      	add	r2, pc, #4	; (adr r2, 8003f4c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8003f48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f4c:	08003f81 	.word	0x08003f81
 8003f50:	08004085 	.word	0x08004085
 8003f54:	08004085 	.word	0x08004085
 8003f58:	08004085 	.word	0x08004085
 8003f5c:	08003fc1 	.word	0x08003fc1
 8003f60:	08004085 	.word	0x08004085
 8003f64:	08004085 	.word	0x08004085
 8003f68:	08004085 	.word	0x08004085
 8003f6c:	08004003 	.word	0x08004003
 8003f70:	08004085 	.word	0x08004085
 8003f74:	08004085 	.word	0x08004085
 8003f78:	08004085 	.word	0x08004085
 8003f7c:	08004043 	.word	0x08004043
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	68b9      	ldr	r1, [r7, #8]
 8003f86:	4618      	mov	r0, r3
 8003f88:	f000 fabc 	bl	8004504 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	699a      	ldr	r2, [r3, #24]
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f042 0208 	orr.w	r2, r2, #8
 8003f9a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	699a      	ldr	r2, [r3, #24]
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f022 0204 	bic.w	r2, r2, #4
 8003faa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	6999      	ldr	r1, [r3, #24]
 8003fb2:	68bb      	ldr	r3, [r7, #8]
 8003fb4:	691a      	ldr	r2, [r3, #16]
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	430a      	orrs	r2, r1
 8003fbc:	619a      	str	r2, [r3, #24]
      break;
 8003fbe:	e062      	b.n	8004086 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	68b9      	ldr	r1, [r7, #8]
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	f000 fb02 	bl	80045d0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	699a      	ldr	r2, [r3, #24]
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003fda:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	699a      	ldr	r2, [r3, #24]
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003fea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	6999      	ldr	r1, [r3, #24]
 8003ff2:	68bb      	ldr	r3, [r7, #8]
 8003ff4:	691b      	ldr	r3, [r3, #16]
 8003ff6:	021a      	lsls	r2, r3, #8
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	430a      	orrs	r2, r1
 8003ffe:	619a      	str	r2, [r3, #24]
      break;
 8004000:	e041      	b.n	8004086 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	68b9      	ldr	r1, [r7, #8]
 8004008:	4618      	mov	r0, r3
 800400a:	f000 fb4b 	bl	80046a4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	69da      	ldr	r2, [r3, #28]
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f042 0208 	orr.w	r2, r2, #8
 800401c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	69da      	ldr	r2, [r3, #28]
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f022 0204 	bic.w	r2, r2, #4
 800402c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	69d9      	ldr	r1, [r3, #28]
 8004034:	68bb      	ldr	r3, [r7, #8]
 8004036:	691a      	ldr	r2, [r3, #16]
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	430a      	orrs	r2, r1
 800403e:	61da      	str	r2, [r3, #28]
      break;
 8004040:	e021      	b.n	8004086 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	68b9      	ldr	r1, [r7, #8]
 8004048:	4618      	mov	r0, r3
 800404a:	f000 fb95 	bl	8004778 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	69da      	ldr	r2, [r3, #28]
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800405c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	69da      	ldr	r2, [r3, #28]
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800406c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	69d9      	ldr	r1, [r3, #28]
 8004074:	68bb      	ldr	r3, [r7, #8]
 8004076:	691b      	ldr	r3, [r3, #16]
 8004078:	021a      	lsls	r2, r3, #8
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	430a      	orrs	r2, r1
 8004080:	61da      	str	r2, [r3, #28]
      break;
 8004082:	e000      	b.n	8004086 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8004084:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	2200      	movs	r2, #0
 800408a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800408e:	2300      	movs	r3, #0
}
 8004090:	4618      	mov	r0, r3
 8004092:	3710      	adds	r7, #16
 8004094:	46bd      	mov	sp, r7
 8004096:	bd80      	pop	{r7, pc}

08004098 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b084      	sub	sp, #16
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
 80040a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040a8:	2b01      	cmp	r3, #1
 80040aa:	d101      	bne.n	80040b0 <HAL_TIM_ConfigClockSource+0x18>
 80040ac:	2302      	movs	r3, #2
 80040ae:	e0b3      	b.n	8004218 <HAL_TIM_ConfigClockSource+0x180>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2201      	movs	r2, #1
 80040b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2202      	movs	r2, #2
 80040bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	689b      	ldr	r3, [r3, #8]
 80040c6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80040ce:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80040d6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	68fa      	ldr	r2, [r7, #12]
 80040de:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80040e8:	d03e      	beq.n	8004168 <HAL_TIM_ConfigClockSource+0xd0>
 80040ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80040ee:	f200 8087 	bhi.w	8004200 <HAL_TIM_ConfigClockSource+0x168>
 80040f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040f6:	f000 8085 	beq.w	8004204 <HAL_TIM_ConfigClockSource+0x16c>
 80040fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040fe:	d87f      	bhi.n	8004200 <HAL_TIM_ConfigClockSource+0x168>
 8004100:	2b70      	cmp	r3, #112	; 0x70
 8004102:	d01a      	beq.n	800413a <HAL_TIM_ConfigClockSource+0xa2>
 8004104:	2b70      	cmp	r3, #112	; 0x70
 8004106:	d87b      	bhi.n	8004200 <HAL_TIM_ConfigClockSource+0x168>
 8004108:	2b60      	cmp	r3, #96	; 0x60
 800410a:	d050      	beq.n	80041ae <HAL_TIM_ConfigClockSource+0x116>
 800410c:	2b60      	cmp	r3, #96	; 0x60
 800410e:	d877      	bhi.n	8004200 <HAL_TIM_ConfigClockSource+0x168>
 8004110:	2b50      	cmp	r3, #80	; 0x50
 8004112:	d03c      	beq.n	800418e <HAL_TIM_ConfigClockSource+0xf6>
 8004114:	2b50      	cmp	r3, #80	; 0x50
 8004116:	d873      	bhi.n	8004200 <HAL_TIM_ConfigClockSource+0x168>
 8004118:	2b40      	cmp	r3, #64	; 0x40
 800411a:	d058      	beq.n	80041ce <HAL_TIM_ConfigClockSource+0x136>
 800411c:	2b40      	cmp	r3, #64	; 0x40
 800411e:	d86f      	bhi.n	8004200 <HAL_TIM_ConfigClockSource+0x168>
 8004120:	2b30      	cmp	r3, #48	; 0x30
 8004122:	d064      	beq.n	80041ee <HAL_TIM_ConfigClockSource+0x156>
 8004124:	2b30      	cmp	r3, #48	; 0x30
 8004126:	d86b      	bhi.n	8004200 <HAL_TIM_ConfigClockSource+0x168>
 8004128:	2b20      	cmp	r3, #32
 800412a:	d060      	beq.n	80041ee <HAL_TIM_ConfigClockSource+0x156>
 800412c:	2b20      	cmp	r3, #32
 800412e:	d867      	bhi.n	8004200 <HAL_TIM_ConfigClockSource+0x168>
 8004130:	2b00      	cmp	r3, #0
 8004132:	d05c      	beq.n	80041ee <HAL_TIM_ConfigClockSource+0x156>
 8004134:	2b10      	cmp	r3, #16
 8004136:	d05a      	beq.n	80041ee <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004138:	e062      	b.n	8004200 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6818      	ldr	r0, [r3, #0]
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	6899      	ldr	r1, [r3, #8]
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	685a      	ldr	r2, [r3, #4]
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	68db      	ldr	r3, [r3, #12]
 800414a:	f000 fbda 	bl	8004902 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	689b      	ldr	r3, [r3, #8]
 8004154:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800415c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	68fa      	ldr	r2, [r7, #12]
 8004164:	609a      	str	r2, [r3, #8]
      break;
 8004166:	e04e      	b.n	8004206 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6818      	ldr	r0, [r3, #0]
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	6899      	ldr	r1, [r3, #8]
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	685a      	ldr	r2, [r3, #4]
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	68db      	ldr	r3, [r3, #12]
 8004178:	f000 fbc3 	bl	8004902 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	689a      	ldr	r2, [r3, #8]
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800418a:	609a      	str	r2, [r3, #8]
      break;
 800418c:	e03b      	b.n	8004206 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6818      	ldr	r0, [r3, #0]
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	6859      	ldr	r1, [r3, #4]
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	68db      	ldr	r3, [r3, #12]
 800419a:	461a      	mov	r2, r3
 800419c:	f000 fb3a 	bl	8004814 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	2150      	movs	r1, #80	; 0x50
 80041a6:	4618      	mov	r0, r3
 80041a8:	f000 fb91 	bl	80048ce <TIM_ITRx_SetConfig>
      break;
 80041ac:	e02b      	b.n	8004206 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6818      	ldr	r0, [r3, #0]
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	6859      	ldr	r1, [r3, #4]
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	68db      	ldr	r3, [r3, #12]
 80041ba:	461a      	mov	r2, r3
 80041bc:	f000 fb58 	bl	8004870 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	2160      	movs	r1, #96	; 0x60
 80041c6:	4618      	mov	r0, r3
 80041c8:	f000 fb81 	bl	80048ce <TIM_ITRx_SetConfig>
      break;
 80041cc:	e01b      	b.n	8004206 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6818      	ldr	r0, [r3, #0]
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	6859      	ldr	r1, [r3, #4]
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	68db      	ldr	r3, [r3, #12]
 80041da:	461a      	mov	r2, r3
 80041dc:	f000 fb1a 	bl	8004814 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	2140      	movs	r1, #64	; 0x40
 80041e6:	4618      	mov	r0, r3
 80041e8:	f000 fb71 	bl	80048ce <TIM_ITRx_SetConfig>
      break;
 80041ec:	e00b      	b.n	8004206 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681a      	ldr	r2, [r3, #0]
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4619      	mov	r1, r3
 80041f8:	4610      	mov	r0, r2
 80041fa:	f000 fb68 	bl	80048ce <TIM_ITRx_SetConfig>
        break;
 80041fe:	e002      	b.n	8004206 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004200:	bf00      	nop
 8004202:	e000      	b.n	8004206 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004204:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2201      	movs	r2, #1
 800420a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2200      	movs	r2, #0
 8004212:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004216:	2300      	movs	r3, #0
}
 8004218:	4618      	mov	r0, r3
 800421a:	3710      	adds	r7, #16
 800421c:	46bd      	mov	sp, r7
 800421e:	bd80      	pop	{r7, pc}

08004220 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004220:	b480      	push	{r7}
 8004222:	b083      	sub	sp, #12
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004228:	bf00      	nop
 800422a:	370c      	adds	r7, #12
 800422c:	46bd      	mov	sp, r7
 800422e:	bc80      	pop	{r7}
 8004230:	4770      	bx	lr

08004232 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004232:	b480      	push	{r7}
 8004234:	b083      	sub	sp, #12
 8004236:	af00      	add	r7, sp, #0
 8004238:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800423a:	bf00      	nop
 800423c:	370c      	adds	r7, #12
 800423e:	46bd      	mov	sp, r7
 8004240:	bc80      	pop	{r7}
 8004242:	4770      	bx	lr

08004244 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004244:	b480      	push	{r7}
 8004246:	b083      	sub	sp, #12
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800424c:	bf00      	nop
 800424e:	370c      	adds	r7, #12
 8004250:	46bd      	mov	sp, r7
 8004252:	bc80      	pop	{r7}
 8004254:	4770      	bx	lr

08004256 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004256:	b480      	push	{r7}
 8004258:	b083      	sub	sp, #12
 800425a:	af00      	add	r7, sp, #0
 800425c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800425e:	bf00      	nop
 8004260:	370c      	adds	r7, #12
 8004262:	46bd      	mov	sp, r7
 8004264:	bc80      	pop	{r7}
 8004266:	4770      	bx	lr

08004268 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004268:	b480      	push	{r7}
 800426a:	b083      	sub	sp, #12
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8004270:	bf00      	nop
 8004272:	370c      	adds	r7, #12
 8004274:	46bd      	mov	sp, r7
 8004276:	bc80      	pop	{r7}
 8004278:	4770      	bx	lr

0800427a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800427a:	b480      	push	{r7}
 800427c:	b083      	sub	sp, #12
 800427e:	af00      	add	r7, sp, #0
 8004280:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004282:	bf00      	nop
 8004284:	370c      	adds	r7, #12
 8004286:	46bd      	mov	sp, r7
 8004288:	bc80      	pop	{r7}
 800428a:	4770      	bx	lr

0800428c <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800428c:	b480      	push	{r7}
 800428e:	b083      	sub	sp, #12
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8004294:	bf00      	nop
 8004296:	370c      	adds	r7, #12
 8004298:	46bd      	mov	sp, r7
 800429a:	bc80      	pop	{r7}
 800429c:	4770      	bx	lr

0800429e <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800429e:	b580      	push	{r7, lr}
 80042a0:	b084      	sub	sp, #16
 80042a2:	af00      	add	r7, sp, #0
 80042a4:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042aa:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042b0:	687a      	ldr	r2, [r7, #4]
 80042b2:	429a      	cmp	r2, r3
 80042b4:	d107      	bne.n	80042c6 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	2201      	movs	r2, #1
 80042ba:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2201      	movs	r2, #1
 80042c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80042c4:	e02a      	b.n	800431c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042ca:	687a      	ldr	r2, [r7, #4]
 80042cc:	429a      	cmp	r2, r3
 80042ce:	d107      	bne.n	80042e0 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	2202      	movs	r2, #2
 80042d4:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	2201      	movs	r2, #1
 80042da:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80042de:	e01d      	b.n	800431c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042e4:	687a      	ldr	r2, [r7, #4]
 80042e6:	429a      	cmp	r2, r3
 80042e8:	d107      	bne.n	80042fa <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	2204      	movs	r2, #4
 80042ee:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	2201      	movs	r2, #1
 80042f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80042f8:	e010      	b.n	800431c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042fe:	687a      	ldr	r2, [r7, #4]
 8004300:	429a      	cmp	r2, r3
 8004302:	d107      	bne.n	8004314 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	2208      	movs	r2, #8
 8004308:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	2201      	movs	r2, #1
 800430e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004312:	e003      	b.n	800431c <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2201      	movs	r2, #1
 8004318:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800431c:	68f8      	ldr	r0, [r7, #12]
 800431e:	f7ff ffb5 	bl	800428c <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	2200      	movs	r2, #0
 8004326:	771a      	strb	r2, [r3, #28]
}
 8004328:	bf00      	nop
 800432a:	3710      	adds	r7, #16
 800432c:	46bd      	mov	sp, r7
 800432e:	bd80      	pop	{r7, pc}

08004330 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b084      	sub	sp, #16
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800433c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004342:	687a      	ldr	r2, [r7, #4]
 8004344:	429a      	cmp	r2, r3
 8004346:	d10b      	bne.n	8004360 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	2201      	movs	r2, #1
 800434c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	699b      	ldr	r3, [r3, #24]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d136      	bne.n	80043c4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	2201      	movs	r2, #1
 800435a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800435e:	e031      	b.n	80043c4 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004364:	687a      	ldr	r2, [r7, #4]
 8004366:	429a      	cmp	r2, r3
 8004368:	d10b      	bne.n	8004382 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	2202      	movs	r2, #2
 800436e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	699b      	ldr	r3, [r3, #24]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d125      	bne.n	80043c4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	2201      	movs	r2, #1
 800437c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004380:	e020      	b.n	80043c4 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004386:	687a      	ldr	r2, [r7, #4]
 8004388:	429a      	cmp	r2, r3
 800438a:	d10b      	bne.n	80043a4 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	2204      	movs	r2, #4
 8004390:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	699b      	ldr	r3, [r3, #24]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d114      	bne.n	80043c4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	2201      	movs	r2, #1
 800439e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80043a2:	e00f      	b.n	80043c4 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043a8:	687a      	ldr	r2, [r7, #4]
 80043aa:	429a      	cmp	r2, r3
 80043ac:	d10a      	bne.n	80043c4 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	2208      	movs	r2, #8
 80043b2:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	699b      	ldr	r3, [r3, #24]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d103      	bne.n	80043c4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	2201      	movs	r2, #1
 80043c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043c4:	68f8      	ldr	r0, [r7, #12]
 80043c6:	f7ff ff46 	bl	8004256 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	2200      	movs	r2, #0
 80043ce:	771a      	strb	r2, [r3, #28]
}
 80043d0:	bf00      	nop
 80043d2:	3710      	adds	r7, #16
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bd80      	pop	{r7, pc}

080043d8 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b084      	sub	sp, #16
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043e4:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ea:	687a      	ldr	r2, [r7, #4]
 80043ec:	429a      	cmp	r2, r3
 80043ee:	d103      	bne.n	80043f8 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2201      	movs	r2, #1
 80043f4:	771a      	strb	r2, [r3, #28]
 80043f6:	e019      	b.n	800442c <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043fc:	687a      	ldr	r2, [r7, #4]
 80043fe:	429a      	cmp	r2, r3
 8004400:	d103      	bne.n	800440a <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2202      	movs	r2, #2
 8004406:	771a      	strb	r2, [r3, #28]
 8004408:	e010      	b.n	800442c <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800440e:	687a      	ldr	r2, [r7, #4]
 8004410:	429a      	cmp	r2, r3
 8004412:	d103      	bne.n	800441c <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	2204      	movs	r2, #4
 8004418:	771a      	strb	r2, [r3, #28]
 800441a:	e007      	b.n	800442c <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004420:	687a      	ldr	r2, [r7, #4]
 8004422:	429a      	cmp	r2, r3
 8004424:	d102      	bne.n	800442c <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	2208      	movs	r2, #8
 800442a:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800442c:	68f8      	ldr	r0, [r7, #12]
 800442e:	f7ff ff1b 	bl	8004268 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	2200      	movs	r2, #0
 8004436:	771a      	strb	r2, [r3, #28]
}
 8004438:	bf00      	nop
 800443a:	3710      	adds	r7, #16
 800443c:	46bd      	mov	sp, r7
 800443e:	bd80      	pop	{r7, pc}

08004440 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004440:	b480      	push	{r7}
 8004442:	b085      	sub	sp, #20
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
 8004448:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	4a29      	ldr	r2, [pc, #164]	; (80044f8 <TIM_Base_SetConfig+0xb8>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d00b      	beq.n	8004470 <TIM_Base_SetConfig+0x30>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800445e:	d007      	beq.n	8004470 <TIM_Base_SetConfig+0x30>
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	4a26      	ldr	r2, [pc, #152]	; (80044fc <TIM_Base_SetConfig+0xbc>)
 8004464:	4293      	cmp	r3, r2
 8004466:	d003      	beq.n	8004470 <TIM_Base_SetConfig+0x30>
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	4a25      	ldr	r2, [pc, #148]	; (8004500 <TIM_Base_SetConfig+0xc0>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d108      	bne.n	8004482 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004476:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	68fa      	ldr	r2, [r7, #12]
 800447e:	4313      	orrs	r3, r2
 8004480:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	4a1c      	ldr	r2, [pc, #112]	; (80044f8 <TIM_Base_SetConfig+0xb8>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d00b      	beq.n	80044a2 <TIM_Base_SetConfig+0x62>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004490:	d007      	beq.n	80044a2 <TIM_Base_SetConfig+0x62>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	4a19      	ldr	r2, [pc, #100]	; (80044fc <TIM_Base_SetConfig+0xbc>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d003      	beq.n	80044a2 <TIM_Base_SetConfig+0x62>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	4a18      	ldr	r2, [pc, #96]	; (8004500 <TIM_Base_SetConfig+0xc0>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d108      	bne.n	80044b4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	68db      	ldr	r3, [r3, #12]
 80044ae:	68fa      	ldr	r2, [r7, #12]
 80044b0:	4313      	orrs	r3, r2
 80044b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	695b      	ldr	r3, [r3, #20]
 80044be:	4313      	orrs	r3, r2
 80044c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	68fa      	ldr	r2, [r7, #12]
 80044c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	689a      	ldr	r2, [r3, #8]
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	681a      	ldr	r2, [r3, #0]
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	4a07      	ldr	r2, [pc, #28]	; (80044f8 <TIM_Base_SetConfig+0xb8>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d103      	bne.n	80044e8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	691a      	ldr	r2, [r3, #16]
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2201      	movs	r2, #1
 80044ec:	615a      	str	r2, [r3, #20]
}
 80044ee:	bf00      	nop
 80044f0:	3714      	adds	r7, #20
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bc80      	pop	{r7}
 80044f6:	4770      	bx	lr
 80044f8:	40012c00 	.word	0x40012c00
 80044fc:	40000400 	.word	0x40000400
 8004500:	40000800 	.word	0x40000800

08004504 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004504:	b480      	push	{r7}
 8004506:	b087      	sub	sp, #28
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
 800450c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6a1b      	ldr	r3, [r3, #32]
 8004512:	f023 0201 	bic.w	r2, r3, #1
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6a1b      	ldr	r3, [r3, #32]
 800451e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	699b      	ldr	r3, [r3, #24]
 800452a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004532:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	f023 0303 	bic.w	r3, r3, #3
 800453a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	68fa      	ldr	r2, [r7, #12]
 8004542:	4313      	orrs	r3, r2
 8004544:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004546:	697b      	ldr	r3, [r7, #20]
 8004548:	f023 0302 	bic.w	r3, r3, #2
 800454c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	689b      	ldr	r3, [r3, #8]
 8004552:	697a      	ldr	r2, [r7, #20]
 8004554:	4313      	orrs	r3, r2
 8004556:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	4a1c      	ldr	r2, [pc, #112]	; (80045cc <TIM_OC1_SetConfig+0xc8>)
 800455c:	4293      	cmp	r3, r2
 800455e:	d10c      	bne.n	800457a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004560:	697b      	ldr	r3, [r7, #20]
 8004562:	f023 0308 	bic.w	r3, r3, #8
 8004566:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	68db      	ldr	r3, [r3, #12]
 800456c:	697a      	ldr	r2, [r7, #20]
 800456e:	4313      	orrs	r3, r2
 8004570:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	f023 0304 	bic.w	r3, r3, #4
 8004578:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	4a13      	ldr	r2, [pc, #76]	; (80045cc <TIM_OC1_SetConfig+0xc8>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d111      	bne.n	80045a6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004582:	693b      	ldr	r3, [r7, #16]
 8004584:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004588:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004590:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	695b      	ldr	r3, [r3, #20]
 8004596:	693a      	ldr	r2, [r7, #16]
 8004598:	4313      	orrs	r3, r2
 800459a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	699b      	ldr	r3, [r3, #24]
 80045a0:	693a      	ldr	r2, [r7, #16]
 80045a2:	4313      	orrs	r3, r2
 80045a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	693a      	ldr	r2, [r7, #16]
 80045aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	68fa      	ldr	r2, [r7, #12]
 80045b0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	685a      	ldr	r2, [r3, #4]
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	697a      	ldr	r2, [r7, #20]
 80045be:	621a      	str	r2, [r3, #32]
}
 80045c0:	bf00      	nop
 80045c2:	371c      	adds	r7, #28
 80045c4:	46bd      	mov	sp, r7
 80045c6:	bc80      	pop	{r7}
 80045c8:	4770      	bx	lr
 80045ca:	bf00      	nop
 80045cc:	40012c00 	.word	0x40012c00

080045d0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80045d0:	b480      	push	{r7}
 80045d2:	b087      	sub	sp, #28
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
 80045d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6a1b      	ldr	r3, [r3, #32]
 80045de:	f023 0210 	bic.w	r2, r3, #16
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6a1b      	ldr	r3, [r3, #32]
 80045ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	685b      	ldr	r3, [r3, #4]
 80045f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	699b      	ldr	r3, [r3, #24]
 80045f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80045fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004606:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	021b      	lsls	r3, r3, #8
 800460e:	68fa      	ldr	r2, [r7, #12]
 8004610:	4313      	orrs	r3, r2
 8004612:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004614:	697b      	ldr	r3, [r7, #20]
 8004616:	f023 0320 	bic.w	r3, r3, #32
 800461a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	689b      	ldr	r3, [r3, #8]
 8004620:	011b      	lsls	r3, r3, #4
 8004622:	697a      	ldr	r2, [r7, #20]
 8004624:	4313      	orrs	r3, r2
 8004626:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	4a1d      	ldr	r2, [pc, #116]	; (80046a0 <TIM_OC2_SetConfig+0xd0>)
 800462c:	4293      	cmp	r3, r2
 800462e:	d10d      	bne.n	800464c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004636:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	68db      	ldr	r3, [r3, #12]
 800463c:	011b      	lsls	r3, r3, #4
 800463e:	697a      	ldr	r2, [r7, #20]
 8004640:	4313      	orrs	r3, r2
 8004642:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004644:	697b      	ldr	r3, [r7, #20]
 8004646:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800464a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	4a14      	ldr	r2, [pc, #80]	; (80046a0 <TIM_OC2_SetConfig+0xd0>)
 8004650:	4293      	cmp	r3, r2
 8004652:	d113      	bne.n	800467c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004654:	693b      	ldr	r3, [r7, #16]
 8004656:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800465a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800465c:	693b      	ldr	r3, [r7, #16]
 800465e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004662:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	695b      	ldr	r3, [r3, #20]
 8004668:	009b      	lsls	r3, r3, #2
 800466a:	693a      	ldr	r2, [r7, #16]
 800466c:	4313      	orrs	r3, r2
 800466e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	699b      	ldr	r3, [r3, #24]
 8004674:	009b      	lsls	r3, r3, #2
 8004676:	693a      	ldr	r2, [r7, #16]
 8004678:	4313      	orrs	r3, r2
 800467a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	693a      	ldr	r2, [r7, #16]
 8004680:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	68fa      	ldr	r2, [r7, #12]
 8004686:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	685a      	ldr	r2, [r3, #4]
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	697a      	ldr	r2, [r7, #20]
 8004694:	621a      	str	r2, [r3, #32]
}
 8004696:	bf00      	nop
 8004698:	371c      	adds	r7, #28
 800469a:	46bd      	mov	sp, r7
 800469c:	bc80      	pop	{r7}
 800469e:	4770      	bx	lr
 80046a0:	40012c00 	.word	0x40012c00

080046a4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80046a4:	b480      	push	{r7}
 80046a6:	b087      	sub	sp, #28
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
 80046ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6a1b      	ldr	r3, [r3, #32]
 80046b2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6a1b      	ldr	r3, [r3, #32]
 80046be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	685b      	ldr	r3, [r3, #4]
 80046c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	69db      	ldr	r3, [r3, #28]
 80046ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	f023 0303 	bic.w	r3, r3, #3
 80046da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	68fa      	ldr	r2, [r7, #12]
 80046e2:	4313      	orrs	r3, r2
 80046e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80046e6:	697b      	ldr	r3, [r7, #20]
 80046e8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80046ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	689b      	ldr	r3, [r3, #8]
 80046f2:	021b      	lsls	r3, r3, #8
 80046f4:	697a      	ldr	r2, [r7, #20]
 80046f6:	4313      	orrs	r3, r2
 80046f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	4a1d      	ldr	r2, [pc, #116]	; (8004774 <TIM_OC3_SetConfig+0xd0>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d10d      	bne.n	800471e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004708:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	68db      	ldr	r3, [r3, #12]
 800470e:	021b      	lsls	r3, r3, #8
 8004710:	697a      	ldr	r2, [r7, #20]
 8004712:	4313      	orrs	r3, r2
 8004714:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004716:	697b      	ldr	r3, [r7, #20]
 8004718:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800471c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	4a14      	ldr	r2, [pc, #80]	; (8004774 <TIM_OC3_SetConfig+0xd0>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d113      	bne.n	800474e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004726:	693b      	ldr	r3, [r7, #16]
 8004728:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800472c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800472e:	693b      	ldr	r3, [r7, #16]
 8004730:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004734:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	695b      	ldr	r3, [r3, #20]
 800473a:	011b      	lsls	r3, r3, #4
 800473c:	693a      	ldr	r2, [r7, #16]
 800473e:	4313      	orrs	r3, r2
 8004740:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	699b      	ldr	r3, [r3, #24]
 8004746:	011b      	lsls	r3, r3, #4
 8004748:	693a      	ldr	r2, [r7, #16]
 800474a:	4313      	orrs	r3, r2
 800474c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	693a      	ldr	r2, [r7, #16]
 8004752:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	68fa      	ldr	r2, [r7, #12]
 8004758:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	685a      	ldr	r2, [r3, #4]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	697a      	ldr	r2, [r7, #20]
 8004766:	621a      	str	r2, [r3, #32]
}
 8004768:	bf00      	nop
 800476a:	371c      	adds	r7, #28
 800476c:	46bd      	mov	sp, r7
 800476e:	bc80      	pop	{r7}
 8004770:	4770      	bx	lr
 8004772:	bf00      	nop
 8004774:	40012c00 	.word	0x40012c00

08004778 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004778:	b480      	push	{r7}
 800477a:	b087      	sub	sp, #28
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
 8004780:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6a1b      	ldr	r3, [r3, #32]
 8004786:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6a1b      	ldr	r3, [r3, #32]
 8004792:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	69db      	ldr	r3, [r3, #28]
 800479e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80047a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	021b      	lsls	r3, r3, #8
 80047b6:	68fa      	ldr	r2, [r7, #12]
 80047b8:	4313      	orrs	r3, r2
 80047ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80047bc:	693b      	ldr	r3, [r7, #16]
 80047be:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80047c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	689b      	ldr	r3, [r3, #8]
 80047c8:	031b      	lsls	r3, r3, #12
 80047ca:	693a      	ldr	r2, [r7, #16]
 80047cc:	4313      	orrs	r3, r2
 80047ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	4a0f      	ldr	r2, [pc, #60]	; (8004810 <TIM_OC4_SetConfig+0x98>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d109      	bne.n	80047ec <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80047d8:	697b      	ldr	r3, [r7, #20]
 80047da:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80047de:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	695b      	ldr	r3, [r3, #20]
 80047e4:	019b      	lsls	r3, r3, #6
 80047e6:	697a      	ldr	r2, [r7, #20]
 80047e8:	4313      	orrs	r3, r2
 80047ea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	697a      	ldr	r2, [r7, #20]
 80047f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	68fa      	ldr	r2, [r7, #12]
 80047f6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	685a      	ldr	r2, [r3, #4]
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	693a      	ldr	r2, [r7, #16]
 8004804:	621a      	str	r2, [r3, #32]
}
 8004806:	bf00      	nop
 8004808:	371c      	adds	r7, #28
 800480a:	46bd      	mov	sp, r7
 800480c:	bc80      	pop	{r7}
 800480e:	4770      	bx	lr
 8004810:	40012c00 	.word	0x40012c00

08004814 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004814:	b480      	push	{r7}
 8004816:	b087      	sub	sp, #28
 8004818:	af00      	add	r7, sp, #0
 800481a:	60f8      	str	r0, [r7, #12]
 800481c:	60b9      	str	r1, [r7, #8]
 800481e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	6a1b      	ldr	r3, [r3, #32]
 8004824:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	6a1b      	ldr	r3, [r3, #32]
 800482a:	f023 0201 	bic.w	r2, r3, #1
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	699b      	ldr	r3, [r3, #24]
 8004836:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800483e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	011b      	lsls	r3, r3, #4
 8004844:	693a      	ldr	r2, [r7, #16]
 8004846:	4313      	orrs	r3, r2
 8004848:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800484a:	697b      	ldr	r3, [r7, #20]
 800484c:	f023 030a 	bic.w	r3, r3, #10
 8004850:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004852:	697a      	ldr	r2, [r7, #20]
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	4313      	orrs	r3, r2
 8004858:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	693a      	ldr	r2, [r7, #16]
 800485e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	697a      	ldr	r2, [r7, #20]
 8004864:	621a      	str	r2, [r3, #32]
}
 8004866:	bf00      	nop
 8004868:	371c      	adds	r7, #28
 800486a:	46bd      	mov	sp, r7
 800486c:	bc80      	pop	{r7}
 800486e:	4770      	bx	lr

08004870 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004870:	b480      	push	{r7}
 8004872:	b087      	sub	sp, #28
 8004874:	af00      	add	r7, sp, #0
 8004876:	60f8      	str	r0, [r7, #12]
 8004878:	60b9      	str	r1, [r7, #8]
 800487a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	6a1b      	ldr	r3, [r3, #32]
 8004880:	f023 0210 	bic.w	r2, r3, #16
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	699b      	ldr	r3, [r3, #24]
 800488c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	6a1b      	ldr	r3, [r3, #32]
 8004892:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800489a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	031b      	lsls	r3, r3, #12
 80048a0:	697a      	ldr	r2, [r7, #20]
 80048a2:	4313      	orrs	r3, r2
 80048a4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80048a6:	693b      	ldr	r3, [r7, #16]
 80048a8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80048ac:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80048ae:	68bb      	ldr	r3, [r7, #8]
 80048b0:	011b      	lsls	r3, r3, #4
 80048b2:	693a      	ldr	r2, [r7, #16]
 80048b4:	4313      	orrs	r3, r2
 80048b6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	697a      	ldr	r2, [r7, #20]
 80048bc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	693a      	ldr	r2, [r7, #16]
 80048c2:	621a      	str	r2, [r3, #32]
}
 80048c4:	bf00      	nop
 80048c6:	371c      	adds	r7, #28
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bc80      	pop	{r7}
 80048cc:	4770      	bx	lr

080048ce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80048ce:	b480      	push	{r7}
 80048d0:	b085      	sub	sp, #20
 80048d2:	af00      	add	r7, sp, #0
 80048d4:	6078      	str	r0, [r7, #4]
 80048d6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	689b      	ldr	r3, [r3, #8]
 80048dc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048e4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80048e6:	683a      	ldr	r2, [r7, #0]
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	4313      	orrs	r3, r2
 80048ec:	f043 0307 	orr.w	r3, r3, #7
 80048f0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	68fa      	ldr	r2, [r7, #12]
 80048f6:	609a      	str	r2, [r3, #8]
}
 80048f8:	bf00      	nop
 80048fa:	3714      	adds	r7, #20
 80048fc:	46bd      	mov	sp, r7
 80048fe:	bc80      	pop	{r7}
 8004900:	4770      	bx	lr

08004902 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004902:	b480      	push	{r7}
 8004904:	b087      	sub	sp, #28
 8004906:	af00      	add	r7, sp, #0
 8004908:	60f8      	str	r0, [r7, #12]
 800490a:	60b9      	str	r1, [r7, #8]
 800490c:	607a      	str	r2, [r7, #4]
 800490e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	689b      	ldr	r3, [r3, #8]
 8004914:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004916:	697b      	ldr	r3, [r7, #20]
 8004918:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800491c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	021a      	lsls	r2, r3, #8
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	431a      	orrs	r2, r3
 8004926:	68bb      	ldr	r3, [r7, #8]
 8004928:	4313      	orrs	r3, r2
 800492a:	697a      	ldr	r2, [r7, #20]
 800492c:	4313      	orrs	r3, r2
 800492e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	697a      	ldr	r2, [r7, #20]
 8004934:	609a      	str	r2, [r3, #8]
}
 8004936:	bf00      	nop
 8004938:	371c      	adds	r7, #28
 800493a:	46bd      	mov	sp, r7
 800493c:	bc80      	pop	{r7}
 800493e:	4770      	bx	lr

08004940 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004940:	b480      	push	{r7}
 8004942:	b087      	sub	sp, #28
 8004944:	af00      	add	r7, sp, #0
 8004946:	60f8      	str	r0, [r7, #12]
 8004948:	60b9      	str	r1, [r7, #8]
 800494a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	f003 031f 	and.w	r3, r3, #31
 8004952:	2201      	movs	r2, #1
 8004954:	fa02 f303 	lsl.w	r3, r2, r3
 8004958:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	6a1a      	ldr	r2, [r3, #32]
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	43db      	mvns	r3, r3
 8004962:	401a      	ands	r2, r3
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	6a1a      	ldr	r2, [r3, #32]
 800496c:	68bb      	ldr	r3, [r7, #8]
 800496e:	f003 031f 	and.w	r3, r3, #31
 8004972:	6879      	ldr	r1, [r7, #4]
 8004974:	fa01 f303 	lsl.w	r3, r1, r3
 8004978:	431a      	orrs	r2, r3
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	621a      	str	r2, [r3, #32]
}
 800497e:	bf00      	nop
 8004980:	371c      	adds	r7, #28
 8004982:	46bd      	mov	sp, r7
 8004984:	bc80      	pop	{r7}
 8004986:	4770      	bx	lr

08004988 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004988:	b480      	push	{r7}
 800498a:	b085      	sub	sp, #20
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
 8004990:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004998:	2b01      	cmp	r3, #1
 800499a:	d101      	bne.n	80049a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800499c:	2302      	movs	r3, #2
 800499e:	e046      	b.n	8004a2e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2201      	movs	r2, #1
 80049a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2202      	movs	r2, #2
 80049ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	685b      	ldr	r3, [r3, #4]
 80049b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	689b      	ldr	r3, [r3, #8]
 80049be:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	68fa      	ldr	r2, [r7, #12]
 80049ce:	4313      	orrs	r3, r2
 80049d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	68fa      	ldr	r2, [r7, #12]
 80049d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	4a16      	ldr	r2, [pc, #88]	; (8004a38 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d00e      	beq.n	8004a02 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049ec:	d009      	beq.n	8004a02 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	4a12      	ldr	r2, [pc, #72]	; (8004a3c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80049f4:	4293      	cmp	r3, r2
 80049f6:	d004      	beq.n	8004a02 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	4a10      	ldr	r2, [pc, #64]	; (8004a40 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d10c      	bne.n	8004a1c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004a02:	68bb      	ldr	r3, [r7, #8]
 8004a04:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a08:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	68ba      	ldr	r2, [r7, #8]
 8004a10:	4313      	orrs	r3, r2
 8004a12:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	68ba      	ldr	r2, [r7, #8]
 8004a1a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2201      	movs	r2, #1
 8004a20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2200      	movs	r2, #0
 8004a28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004a2c:	2300      	movs	r3, #0
}
 8004a2e:	4618      	mov	r0, r3
 8004a30:	3714      	adds	r7, #20
 8004a32:	46bd      	mov	sp, r7
 8004a34:	bc80      	pop	{r7}
 8004a36:	4770      	bx	lr
 8004a38:	40012c00 	.word	0x40012c00
 8004a3c:	40000400 	.word	0x40000400
 8004a40:	40000800 	.word	0x40000800

08004a44 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004a44:	b480      	push	{r7}
 8004a46:	b083      	sub	sp, #12
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004a4c:	bf00      	nop
 8004a4e:	370c      	adds	r7, #12
 8004a50:	46bd      	mov	sp, r7
 8004a52:	bc80      	pop	{r7}
 8004a54:	4770      	bx	lr

08004a56 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004a56:	b480      	push	{r7}
 8004a58:	b083      	sub	sp, #12
 8004a5a:	af00      	add	r7, sp, #0
 8004a5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004a5e:	bf00      	nop
 8004a60:	370c      	adds	r7, #12
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bc80      	pop	{r7}
 8004a66:	4770      	bx	lr

08004a68 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004a68:	b084      	sub	sp, #16
 8004a6a:	b480      	push	{r7}
 8004a6c:	b083      	sub	sp, #12
 8004a6e:	af00      	add	r7, sp, #0
 8004a70:	6078      	str	r0, [r7, #4]
 8004a72:	f107 0014 	add.w	r0, r7, #20
 8004a76:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8004a7a:	2300      	movs	r3, #0
}
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	370c      	adds	r7, #12
 8004a80:	46bd      	mov	sp, r7
 8004a82:	bc80      	pop	{r7}
 8004a84:	b004      	add	sp, #16
 8004a86:	4770      	bx	lr

08004a88 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b085      	sub	sp, #20
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2200      	movs	r2, #0
 8004a94:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004a98:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8004a9c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	b29a      	uxth	r2, r3
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004aa8:	2300      	movs	r3, #0
}
 8004aaa:	4618      	mov	r0, r3
 8004aac:	3714      	adds	r7, #20
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bc80      	pop	{r7}
 8004ab2:	4770      	bx	lr

08004ab4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b085      	sub	sp, #20
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004abc:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8004ac0:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004ac8:	b29a      	uxth	r2, r3
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	b29b      	uxth	r3, r3
 8004ace:	43db      	mvns	r3, r3
 8004ad0:	b29b      	uxth	r3, r3
 8004ad2:	4013      	ands	r3, r2
 8004ad4:	b29a      	uxth	r2, r3
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004adc:	2300      	movs	r3, #0
}
 8004ade:	4618      	mov	r0, r3
 8004ae0:	3714      	adds	r7, #20
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	bc80      	pop	{r7}
 8004ae6:	4770      	bx	lr

08004ae8 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	b083      	sub	sp, #12
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
 8004af0:	460b      	mov	r3, r1
 8004af2:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8004af4:	2300      	movs	r3, #0
}
 8004af6:	4618      	mov	r0, r3
 8004af8:	370c      	adds	r7, #12
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bc80      	pop	{r7}
 8004afe:	4770      	bx	lr

08004b00 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004b00:	b084      	sub	sp, #16
 8004b02:	b480      	push	{r7}
 8004b04:	b083      	sub	sp, #12
 8004b06:	af00      	add	r7, sp, #0
 8004b08:	6078      	str	r0, [r7, #4]
 8004b0a:	f107 0014 	add.w	r0, r7, #20
 8004b0e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2201      	movs	r2, #1
 8004b16:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2200      	movs	r2, #0
 8004b26:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8004b32:	2300      	movs	r3, #0
}
 8004b34:	4618      	mov	r0, r3
 8004b36:	370c      	adds	r7, #12
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	bc80      	pop	{r7}
 8004b3c:	b004      	add	sp, #16
 8004b3e:	4770      	bx	lr

08004b40 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004b40:	b480      	push	{r7}
 8004b42:	b09b      	sub	sp, #108	; 0x6c
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
 8004b48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8004b50:	687a      	ldr	r2, [r7, #4]
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	781b      	ldrb	r3, [r3, #0]
 8004b56:	009b      	lsls	r3, r3, #2
 8004b58:	4413      	add	r3, r2
 8004b5a:	881b      	ldrh	r3, [r3, #0]
 8004b5c:	b29b      	uxth	r3, r3
 8004b5e:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8004b62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b66:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	78db      	ldrb	r3, [r3, #3]
 8004b6e:	2b03      	cmp	r3, #3
 8004b70:	d81f      	bhi.n	8004bb2 <USB_ActivateEndpoint+0x72>
 8004b72:	a201      	add	r2, pc, #4	; (adr r2, 8004b78 <USB_ActivateEndpoint+0x38>)
 8004b74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b78:	08004b89 	.word	0x08004b89
 8004b7c:	08004ba5 	.word	0x08004ba5
 8004b80:	08004bbb 	.word	0x08004bbb
 8004b84:	08004b97 	.word	0x08004b97
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8004b88:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8004b8c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004b90:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8004b94:	e012      	b.n	8004bbc <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8004b96:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8004b9a:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8004b9e:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8004ba2:	e00b      	b.n	8004bbc <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8004ba4:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8004ba8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004bac:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8004bb0:	e004      	b.n	8004bbc <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 8004bb8:	e000      	b.n	8004bbc <USB_ActivateEndpoint+0x7c>
      break;
 8004bba:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8004bbc:	687a      	ldr	r2, [r7, #4]
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	781b      	ldrb	r3, [r3, #0]
 8004bc2:	009b      	lsls	r3, r3, #2
 8004bc4:	441a      	add	r2, r3
 8004bc6:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8004bca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004bce:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004bd2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004bd6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004bda:	b29b      	uxth	r3, r3
 8004bdc:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8004bde:	687a      	ldr	r2, [r7, #4]
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	781b      	ldrb	r3, [r3, #0]
 8004be4:	009b      	lsls	r3, r3, #2
 8004be6:	4413      	add	r3, r2
 8004be8:	881b      	ldrh	r3, [r3, #0]
 8004bea:	b29b      	uxth	r3, r3
 8004bec:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004bf0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bf4:	b29a      	uxth	r2, r3
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	781b      	ldrb	r3, [r3, #0]
 8004bfa:	b29b      	uxth	r3, r3
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8004c02:	687a      	ldr	r2, [r7, #4]
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	781b      	ldrb	r3, [r3, #0]
 8004c08:	009b      	lsls	r3, r3, #2
 8004c0a:	441a      	add	r2, r3
 8004c0c:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8004c10:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004c14:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004c18:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004c1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c20:	b29b      	uxth	r3, r3
 8004c22:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	7b1b      	ldrb	r3, [r3, #12]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	f040 8149 	bne.w	8004ec0 <USB_ActivateEndpoint+0x380>
  {
    if (ep->is_in != 0U)
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	785b      	ldrb	r3, [r3, #1]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	f000 8084 	beq.w	8004d40 <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	617b      	str	r3, [r7, #20]
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004c42:	b29b      	uxth	r3, r3
 8004c44:	461a      	mov	r2, r3
 8004c46:	697b      	ldr	r3, [r7, #20]
 8004c48:	4413      	add	r3, r2
 8004c4a:	617b      	str	r3, [r7, #20]
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	781b      	ldrb	r3, [r3, #0]
 8004c50:	011a      	lsls	r2, r3, #4
 8004c52:	697b      	ldr	r3, [r7, #20]
 8004c54:	4413      	add	r3, r2
 8004c56:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004c5a:	613b      	str	r3, [r7, #16]
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	88db      	ldrh	r3, [r3, #6]
 8004c60:	085b      	lsrs	r3, r3, #1
 8004c62:	b29b      	uxth	r3, r3
 8004c64:	005b      	lsls	r3, r3, #1
 8004c66:	b29a      	uxth	r2, r3
 8004c68:	693b      	ldr	r3, [r7, #16]
 8004c6a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004c6c:	687a      	ldr	r2, [r7, #4]
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	781b      	ldrb	r3, [r3, #0]
 8004c72:	009b      	lsls	r3, r3, #2
 8004c74:	4413      	add	r3, r2
 8004c76:	881b      	ldrh	r3, [r3, #0]
 8004c78:	81fb      	strh	r3, [r7, #14]
 8004c7a:	89fb      	ldrh	r3, [r7, #14]
 8004c7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d01b      	beq.n	8004cbc <USB_ActivateEndpoint+0x17c>
 8004c84:	687a      	ldr	r2, [r7, #4]
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	781b      	ldrb	r3, [r3, #0]
 8004c8a:	009b      	lsls	r3, r3, #2
 8004c8c:	4413      	add	r3, r2
 8004c8e:	881b      	ldrh	r3, [r3, #0]
 8004c90:	b29b      	uxth	r3, r3
 8004c92:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c9a:	81bb      	strh	r3, [r7, #12]
 8004c9c:	687a      	ldr	r2, [r7, #4]
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	781b      	ldrb	r3, [r3, #0]
 8004ca2:	009b      	lsls	r3, r3, #2
 8004ca4:	441a      	add	r2, r3
 8004ca6:	89bb      	ldrh	r3, [r7, #12]
 8004ca8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004cac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004cb0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004cb4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004cb8:	b29b      	uxth	r3, r3
 8004cba:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	78db      	ldrb	r3, [r3, #3]
 8004cc0:	2b01      	cmp	r3, #1
 8004cc2:	d020      	beq.n	8004d06 <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004cc4:	687a      	ldr	r2, [r7, #4]
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	781b      	ldrb	r3, [r3, #0]
 8004cca:	009b      	lsls	r3, r3, #2
 8004ccc:	4413      	add	r3, r2
 8004cce:	881b      	ldrh	r3, [r3, #0]
 8004cd0:	b29b      	uxth	r3, r3
 8004cd2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004cd6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004cda:	813b      	strh	r3, [r7, #8]
 8004cdc:	893b      	ldrh	r3, [r7, #8]
 8004cde:	f083 0320 	eor.w	r3, r3, #32
 8004ce2:	813b      	strh	r3, [r7, #8]
 8004ce4:	687a      	ldr	r2, [r7, #4]
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	781b      	ldrb	r3, [r3, #0]
 8004cea:	009b      	lsls	r3, r3, #2
 8004cec:	441a      	add	r2, r3
 8004cee:	893b      	ldrh	r3, [r7, #8]
 8004cf0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004cf4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004cf8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004cfc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d00:	b29b      	uxth	r3, r3
 8004d02:	8013      	strh	r3, [r2, #0]
 8004d04:	e27f      	b.n	8005206 <USB_ActivateEndpoint+0x6c6>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004d06:	687a      	ldr	r2, [r7, #4]
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	781b      	ldrb	r3, [r3, #0]
 8004d0c:	009b      	lsls	r3, r3, #2
 8004d0e:	4413      	add	r3, r2
 8004d10:	881b      	ldrh	r3, [r3, #0]
 8004d12:	b29b      	uxth	r3, r3
 8004d14:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d18:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d1c:	817b      	strh	r3, [r7, #10]
 8004d1e:	687a      	ldr	r2, [r7, #4]
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	781b      	ldrb	r3, [r3, #0]
 8004d24:	009b      	lsls	r3, r3, #2
 8004d26:	441a      	add	r2, r3
 8004d28:	897b      	ldrh	r3, [r7, #10]
 8004d2a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004d2e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004d32:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004d36:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d3a:	b29b      	uxth	r3, r3
 8004d3c:	8013      	strh	r3, [r2, #0]
 8004d3e:	e262      	b.n	8005206 <USB_ActivateEndpoint+0x6c6>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004d4a:	b29b      	uxth	r3, r3
 8004d4c:	461a      	mov	r2, r3
 8004d4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d50:	4413      	add	r3, r2
 8004d52:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	781b      	ldrb	r3, [r3, #0]
 8004d58:	011a      	lsls	r2, r3, #4
 8004d5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d5c:	4413      	add	r3, r2
 8004d5e:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8004d62:	62bb      	str	r3, [r7, #40]	; 0x28
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	88db      	ldrh	r3, [r3, #6]
 8004d68:	085b      	lsrs	r3, r3, #1
 8004d6a:	b29b      	uxth	r3, r3
 8004d6c:	005b      	lsls	r3, r3, #1
 8004d6e:	b29a      	uxth	r2, r3
 8004d70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d72:	801a      	strh	r2, [r3, #0]

      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	627b      	str	r3, [r7, #36]	; 0x24
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004d7e:	b29b      	uxth	r3, r3
 8004d80:	461a      	mov	r2, r3
 8004d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d84:	4413      	add	r3, r2
 8004d86:	627b      	str	r3, [r7, #36]	; 0x24
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	781b      	ldrb	r3, [r3, #0]
 8004d8c:	011a      	lsls	r2, r3, #4
 8004d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d90:	4413      	add	r3, r2
 8004d92:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004d96:	623b      	str	r3, [r7, #32]
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	691b      	ldr	r3, [r3, #16]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d112      	bne.n	8004dc6 <USB_ActivateEndpoint+0x286>
 8004da0:	6a3b      	ldr	r3, [r7, #32]
 8004da2:	881b      	ldrh	r3, [r3, #0]
 8004da4:	b29b      	uxth	r3, r3
 8004da6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004daa:	b29a      	uxth	r2, r3
 8004dac:	6a3b      	ldr	r3, [r7, #32]
 8004dae:	801a      	strh	r2, [r3, #0]
 8004db0:	6a3b      	ldr	r3, [r7, #32]
 8004db2:	881b      	ldrh	r3, [r3, #0]
 8004db4:	b29b      	uxth	r3, r3
 8004db6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004dba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004dbe:	b29a      	uxth	r2, r3
 8004dc0:	6a3b      	ldr	r3, [r7, #32]
 8004dc2:	801a      	strh	r2, [r3, #0]
 8004dc4:	e02f      	b.n	8004e26 <USB_ActivateEndpoint+0x2e6>
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	691b      	ldr	r3, [r3, #16]
 8004dca:	2b3e      	cmp	r3, #62	; 0x3e
 8004dcc:	d813      	bhi.n	8004df6 <USB_ActivateEndpoint+0x2b6>
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	691b      	ldr	r3, [r3, #16]
 8004dd2:	085b      	lsrs	r3, r3, #1
 8004dd4:	663b      	str	r3, [r7, #96]	; 0x60
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	691b      	ldr	r3, [r3, #16]
 8004dda:	f003 0301 	and.w	r3, r3, #1
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d002      	beq.n	8004de8 <USB_ActivateEndpoint+0x2a8>
 8004de2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004de4:	3301      	adds	r3, #1
 8004de6:	663b      	str	r3, [r7, #96]	; 0x60
 8004de8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004dea:	b29b      	uxth	r3, r3
 8004dec:	029b      	lsls	r3, r3, #10
 8004dee:	b29a      	uxth	r2, r3
 8004df0:	6a3b      	ldr	r3, [r7, #32]
 8004df2:	801a      	strh	r2, [r3, #0]
 8004df4:	e017      	b.n	8004e26 <USB_ActivateEndpoint+0x2e6>
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	691b      	ldr	r3, [r3, #16]
 8004dfa:	095b      	lsrs	r3, r3, #5
 8004dfc:	663b      	str	r3, [r7, #96]	; 0x60
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	691b      	ldr	r3, [r3, #16]
 8004e02:	f003 031f 	and.w	r3, r3, #31
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d102      	bne.n	8004e10 <USB_ActivateEndpoint+0x2d0>
 8004e0a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004e0c:	3b01      	subs	r3, #1
 8004e0e:	663b      	str	r3, [r7, #96]	; 0x60
 8004e10:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004e12:	b29b      	uxth	r3, r3
 8004e14:	029b      	lsls	r3, r3, #10
 8004e16:	b29b      	uxth	r3, r3
 8004e18:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004e1c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004e20:	b29a      	uxth	r2, r3
 8004e22:	6a3b      	ldr	r3, [r7, #32]
 8004e24:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004e26:	687a      	ldr	r2, [r7, #4]
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	781b      	ldrb	r3, [r3, #0]
 8004e2c:	009b      	lsls	r3, r3, #2
 8004e2e:	4413      	add	r3, r2
 8004e30:	881b      	ldrh	r3, [r3, #0]
 8004e32:	83fb      	strh	r3, [r7, #30]
 8004e34:	8bfb      	ldrh	r3, [r7, #30]
 8004e36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d01b      	beq.n	8004e76 <USB_ActivateEndpoint+0x336>
 8004e3e:	687a      	ldr	r2, [r7, #4]
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	781b      	ldrb	r3, [r3, #0]
 8004e44:	009b      	lsls	r3, r3, #2
 8004e46:	4413      	add	r3, r2
 8004e48:	881b      	ldrh	r3, [r3, #0]
 8004e4a:	b29b      	uxth	r3, r3
 8004e4c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e50:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e54:	83bb      	strh	r3, [r7, #28]
 8004e56:	687a      	ldr	r2, [r7, #4]
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	781b      	ldrb	r3, [r3, #0]
 8004e5c:	009b      	lsls	r3, r3, #2
 8004e5e:	441a      	add	r2, r3
 8004e60:	8bbb      	ldrh	r3, [r7, #28]
 8004e62:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004e66:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004e6a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004e6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004e72:	b29b      	uxth	r3, r3
 8004e74:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004e76:	687a      	ldr	r2, [r7, #4]
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	781b      	ldrb	r3, [r3, #0]
 8004e7c:	009b      	lsls	r3, r3, #2
 8004e7e:	4413      	add	r3, r2
 8004e80:	881b      	ldrh	r3, [r3, #0]
 8004e82:	b29b      	uxth	r3, r3
 8004e84:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004e88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e8c:	837b      	strh	r3, [r7, #26]
 8004e8e:	8b7b      	ldrh	r3, [r7, #26]
 8004e90:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8004e94:	837b      	strh	r3, [r7, #26]
 8004e96:	8b7b      	ldrh	r3, [r7, #26]
 8004e98:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8004e9c:	837b      	strh	r3, [r7, #26]
 8004e9e:	687a      	ldr	r2, [r7, #4]
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	781b      	ldrb	r3, [r3, #0]
 8004ea4:	009b      	lsls	r3, r3, #2
 8004ea6:	441a      	add	r2, r3
 8004ea8:	8b7b      	ldrh	r3, [r7, #26]
 8004eaa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004eae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004eb2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004eb6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004eba:	b29b      	uxth	r3, r3
 8004ebc:	8013      	strh	r3, [r2, #0]
 8004ebe:	e1a2      	b.n	8005206 <USB_ActivateEndpoint+0x6c6>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8004ec0:	687a      	ldr	r2, [r7, #4]
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	781b      	ldrb	r3, [r3, #0]
 8004ec6:	009b      	lsls	r3, r3, #2
 8004ec8:	4413      	add	r3, r2
 8004eca:	881b      	ldrh	r3, [r3, #0]
 8004ecc:	b29b      	uxth	r3, r3
 8004ece:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ed2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ed6:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 8004eda:	687a      	ldr	r2, [r7, #4]
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	781b      	ldrb	r3, [r3, #0]
 8004ee0:	009b      	lsls	r3, r3, #2
 8004ee2:	441a      	add	r2, r3
 8004ee4:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8004ee8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004eec:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004ef0:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8004ef4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004ef8:	b29b      	uxth	r3, r3
 8004efa:	8013      	strh	r3, [r2, #0]

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	65bb      	str	r3, [r7, #88]	; 0x58
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004f06:	b29b      	uxth	r3, r3
 8004f08:	461a      	mov	r2, r3
 8004f0a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004f0c:	4413      	add	r3, r2
 8004f0e:	65bb      	str	r3, [r7, #88]	; 0x58
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	781b      	ldrb	r3, [r3, #0]
 8004f14:	011a      	lsls	r2, r3, #4
 8004f16:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004f18:	4413      	add	r3, r2
 8004f1a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004f1e:	657b      	str	r3, [r7, #84]	; 0x54
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	891b      	ldrh	r3, [r3, #8]
 8004f24:	085b      	lsrs	r3, r3, #1
 8004f26:	b29b      	uxth	r3, r3
 8004f28:	005b      	lsls	r3, r3, #1
 8004f2a:	b29a      	uxth	r2, r3
 8004f2c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004f2e:	801a      	strh	r2, [r3, #0]
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	653b      	str	r3, [r7, #80]	; 0x50
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004f3a:	b29b      	uxth	r3, r3
 8004f3c:	461a      	mov	r2, r3
 8004f3e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004f40:	4413      	add	r3, r2
 8004f42:	653b      	str	r3, [r7, #80]	; 0x50
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	781b      	ldrb	r3, [r3, #0]
 8004f48:	011a      	lsls	r2, r3, #4
 8004f4a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004f4c:	4413      	add	r3, r2
 8004f4e:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8004f52:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	895b      	ldrh	r3, [r3, #10]
 8004f58:	085b      	lsrs	r3, r3, #1
 8004f5a:	b29b      	uxth	r3, r3
 8004f5c:	005b      	lsls	r3, r3, #1
 8004f5e:	b29a      	uxth	r2, r3
 8004f60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f62:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	785b      	ldrb	r3, [r3, #1]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	f040 8091 	bne.w	8005090 <USB_ActivateEndpoint+0x550>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004f6e:	687a      	ldr	r2, [r7, #4]
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	781b      	ldrb	r3, [r3, #0]
 8004f74:	009b      	lsls	r3, r3, #2
 8004f76:	4413      	add	r3, r2
 8004f78:	881b      	ldrh	r3, [r3, #0]
 8004f7a:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8004f7c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8004f7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d01b      	beq.n	8004fbe <USB_ActivateEndpoint+0x47e>
 8004f86:	687a      	ldr	r2, [r7, #4]
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	781b      	ldrb	r3, [r3, #0]
 8004f8c:	009b      	lsls	r3, r3, #2
 8004f8e:	4413      	add	r3, r2
 8004f90:	881b      	ldrh	r3, [r3, #0]
 8004f92:	b29b      	uxth	r3, r3
 8004f94:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f9c:	877b      	strh	r3, [r7, #58]	; 0x3a
 8004f9e:	687a      	ldr	r2, [r7, #4]
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	781b      	ldrb	r3, [r3, #0]
 8004fa4:	009b      	lsls	r3, r3, #2
 8004fa6:	441a      	add	r2, r3
 8004fa8:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8004faa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004fae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004fb2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004fb6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004fba:	b29b      	uxth	r3, r3
 8004fbc:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004fbe:	687a      	ldr	r2, [r7, #4]
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	781b      	ldrb	r3, [r3, #0]
 8004fc4:	009b      	lsls	r3, r3, #2
 8004fc6:	4413      	add	r3, r2
 8004fc8:	881b      	ldrh	r3, [r3, #0]
 8004fca:	873b      	strh	r3, [r7, #56]	; 0x38
 8004fcc:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004fce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d01b      	beq.n	800500e <USB_ActivateEndpoint+0x4ce>
 8004fd6:	687a      	ldr	r2, [r7, #4]
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	781b      	ldrb	r3, [r3, #0]
 8004fdc:	009b      	lsls	r3, r3, #2
 8004fde:	4413      	add	r3, r2
 8004fe0:	881b      	ldrh	r3, [r3, #0]
 8004fe2:	b29b      	uxth	r3, r3
 8004fe4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004fe8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fec:	86fb      	strh	r3, [r7, #54]	; 0x36
 8004fee:	687a      	ldr	r2, [r7, #4]
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	781b      	ldrb	r3, [r3, #0]
 8004ff4:	009b      	lsls	r3, r3, #2
 8004ff6:	441a      	add	r2, r3
 8004ff8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004ffa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004ffe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005002:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005006:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800500a:	b29b      	uxth	r3, r3
 800500c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800500e:	687a      	ldr	r2, [r7, #4]
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	781b      	ldrb	r3, [r3, #0]
 8005014:	009b      	lsls	r3, r3, #2
 8005016:	4413      	add	r3, r2
 8005018:	881b      	ldrh	r3, [r3, #0]
 800501a:	b29b      	uxth	r3, r3
 800501c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005020:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005024:	86bb      	strh	r3, [r7, #52]	; 0x34
 8005026:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8005028:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800502c:	86bb      	strh	r3, [r7, #52]	; 0x34
 800502e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8005030:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005034:	86bb      	strh	r3, [r7, #52]	; 0x34
 8005036:	687a      	ldr	r2, [r7, #4]
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	781b      	ldrb	r3, [r3, #0]
 800503c:	009b      	lsls	r3, r3, #2
 800503e:	441a      	add	r2, r3
 8005040:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8005042:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005046:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800504a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800504e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005052:	b29b      	uxth	r3, r3
 8005054:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005056:	687a      	ldr	r2, [r7, #4]
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	781b      	ldrb	r3, [r3, #0]
 800505c:	009b      	lsls	r3, r3, #2
 800505e:	4413      	add	r3, r2
 8005060:	881b      	ldrh	r3, [r3, #0]
 8005062:	b29b      	uxth	r3, r3
 8005064:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005068:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800506c:	867b      	strh	r3, [r7, #50]	; 0x32
 800506e:	687a      	ldr	r2, [r7, #4]
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	781b      	ldrb	r3, [r3, #0]
 8005074:	009b      	lsls	r3, r3, #2
 8005076:	441a      	add	r2, r3
 8005078:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800507a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800507e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005082:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005086:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800508a:	b29b      	uxth	r3, r3
 800508c:	8013      	strh	r3, [r2, #0]
 800508e:	e0ba      	b.n	8005206 <USB_ActivateEndpoint+0x6c6>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005090:	687a      	ldr	r2, [r7, #4]
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	781b      	ldrb	r3, [r3, #0]
 8005096:	009b      	lsls	r3, r3, #2
 8005098:	4413      	add	r3, r2
 800509a:	881b      	ldrh	r3, [r3, #0]
 800509c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 80050a0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80050a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d01d      	beq.n	80050e8 <USB_ActivateEndpoint+0x5a8>
 80050ac:	687a      	ldr	r2, [r7, #4]
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	781b      	ldrb	r3, [r3, #0]
 80050b2:	009b      	lsls	r3, r3, #2
 80050b4:	4413      	add	r3, r2
 80050b6:	881b      	ldrh	r3, [r3, #0]
 80050b8:	b29b      	uxth	r3, r3
 80050ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80050be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050c2:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 80050c6:	687a      	ldr	r2, [r7, #4]
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	781b      	ldrb	r3, [r3, #0]
 80050cc:	009b      	lsls	r3, r3, #2
 80050ce:	441a      	add	r2, r3
 80050d0:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80050d4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80050d8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80050dc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80050e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80050e4:	b29b      	uxth	r3, r3
 80050e6:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80050e8:	687a      	ldr	r2, [r7, #4]
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	781b      	ldrb	r3, [r3, #0]
 80050ee:	009b      	lsls	r3, r3, #2
 80050f0:	4413      	add	r3, r2
 80050f2:	881b      	ldrh	r3, [r3, #0]
 80050f4:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 80050f8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80050fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005100:	2b00      	cmp	r3, #0
 8005102:	d01d      	beq.n	8005140 <USB_ActivateEndpoint+0x600>
 8005104:	687a      	ldr	r2, [r7, #4]
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	781b      	ldrb	r3, [r3, #0]
 800510a:	009b      	lsls	r3, r3, #2
 800510c:	4413      	add	r3, r2
 800510e:	881b      	ldrh	r3, [r3, #0]
 8005110:	b29b      	uxth	r3, r3
 8005112:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005116:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800511a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800511e:	687a      	ldr	r2, [r7, #4]
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	781b      	ldrb	r3, [r3, #0]
 8005124:	009b      	lsls	r3, r3, #2
 8005126:	441a      	add	r2, r3
 8005128:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800512c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005130:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005134:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005138:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800513c:	b29b      	uxth	r3, r3
 800513e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	78db      	ldrb	r3, [r3, #3]
 8005144:	2b01      	cmp	r3, #1
 8005146:	d024      	beq.n	8005192 <USB_ActivateEndpoint+0x652>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005148:	687a      	ldr	r2, [r7, #4]
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	781b      	ldrb	r3, [r3, #0]
 800514e:	009b      	lsls	r3, r3, #2
 8005150:	4413      	add	r3, r2
 8005152:	881b      	ldrh	r3, [r3, #0]
 8005154:	b29b      	uxth	r3, r3
 8005156:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800515a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800515e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8005162:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8005166:	f083 0320 	eor.w	r3, r3, #32
 800516a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800516e:	687a      	ldr	r2, [r7, #4]
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	781b      	ldrb	r3, [r3, #0]
 8005174:	009b      	lsls	r3, r3, #2
 8005176:	441a      	add	r2, r3
 8005178:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800517c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005180:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005184:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005188:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800518c:	b29b      	uxth	r3, r3
 800518e:	8013      	strh	r3, [r2, #0]
 8005190:	e01d      	b.n	80051ce <USB_ActivateEndpoint+0x68e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005192:	687a      	ldr	r2, [r7, #4]
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	781b      	ldrb	r3, [r3, #0]
 8005198:	009b      	lsls	r3, r3, #2
 800519a:	4413      	add	r3, r2
 800519c:	881b      	ldrh	r3, [r3, #0]
 800519e:	b29b      	uxth	r3, r3
 80051a0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80051a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80051a8:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 80051ac:	687a      	ldr	r2, [r7, #4]
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	781b      	ldrb	r3, [r3, #0]
 80051b2:	009b      	lsls	r3, r3, #2
 80051b4:	441a      	add	r2, r3
 80051b6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80051ba:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80051be:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80051c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80051c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80051ca:	b29b      	uxth	r3, r3
 80051cc:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80051ce:	687a      	ldr	r2, [r7, #4]
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	781b      	ldrb	r3, [r3, #0]
 80051d4:	009b      	lsls	r3, r3, #2
 80051d6:	4413      	add	r3, r2
 80051d8:	881b      	ldrh	r3, [r3, #0]
 80051da:	b29b      	uxth	r3, r3
 80051dc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80051e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051e4:	87fb      	strh	r3, [r7, #62]	; 0x3e
 80051e6:	687a      	ldr	r2, [r7, #4]
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	781b      	ldrb	r3, [r3, #0]
 80051ec:	009b      	lsls	r3, r3, #2
 80051ee:	441a      	add	r2, r3
 80051f0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80051f2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80051f6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80051fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80051fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005202:	b29b      	uxth	r3, r3
 8005204:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 8005206:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800520a:	4618      	mov	r0, r3
 800520c:	376c      	adds	r7, #108	; 0x6c
 800520e:	46bd      	mov	sp, r7
 8005210:	bc80      	pop	{r7}
 8005212:	4770      	bx	lr

08005214 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005214:	b480      	push	{r7}
 8005216:	b08d      	sub	sp, #52	; 0x34
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
 800521c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	7b1b      	ldrb	r3, [r3, #12]
 8005222:	2b00      	cmp	r3, #0
 8005224:	f040 808e 	bne.w	8005344 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	785b      	ldrb	r3, [r3, #1]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d044      	beq.n	80052ba <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005230:	687a      	ldr	r2, [r7, #4]
 8005232:	683b      	ldr	r3, [r7, #0]
 8005234:	781b      	ldrb	r3, [r3, #0]
 8005236:	009b      	lsls	r3, r3, #2
 8005238:	4413      	add	r3, r2
 800523a:	881b      	ldrh	r3, [r3, #0]
 800523c:	81bb      	strh	r3, [r7, #12]
 800523e:	89bb      	ldrh	r3, [r7, #12]
 8005240:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005244:	2b00      	cmp	r3, #0
 8005246:	d01b      	beq.n	8005280 <USB_DeactivateEndpoint+0x6c>
 8005248:	687a      	ldr	r2, [r7, #4]
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	781b      	ldrb	r3, [r3, #0]
 800524e:	009b      	lsls	r3, r3, #2
 8005250:	4413      	add	r3, r2
 8005252:	881b      	ldrh	r3, [r3, #0]
 8005254:	b29b      	uxth	r3, r3
 8005256:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800525a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800525e:	817b      	strh	r3, [r7, #10]
 8005260:	687a      	ldr	r2, [r7, #4]
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	781b      	ldrb	r3, [r3, #0]
 8005266:	009b      	lsls	r3, r3, #2
 8005268:	441a      	add	r2, r3
 800526a:	897b      	ldrh	r3, [r7, #10]
 800526c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005270:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005274:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005278:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800527c:	b29b      	uxth	r3, r3
 800527e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005280:	687a      	ldr	r2, [r7, #4]
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	781b      	ldrb	r3, [r3, #0]
 8005286:	009b      	lsls	r3, r3, #2
 8005288:	4413      	add	r3, r2
 800528a:	881b      	ldrh	r3, [r3, #0]
 800528c:	b29b      	uxth	r3, r3
 800528e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005292:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005296:	813b      	strh	r3, [r7, #8]
 8005298:	687a      	ldr	r2, [r7, #4]
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	781b      	ldrb	r3, [r3, #0]
 800529e:	009b      	lsls	r3, r3, #2
 80052a0:	441a      	add	r2, r3
 80052a2:	893b      	ldrh	r3, [r7, #8]
 80052a4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80052a8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80052ac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80052b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80052b4:	b29b      	uxth	r3, r3
 80052b6:	8013      	strh	r3, [r2, #0]
 80052b8:	e192      	b.n	80055e0 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80052ba:	687a      	ldr	r2, [r7, #4]
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	781b      	ldrb	r3, [r3, #0]
 80052c0:	009b      	lsls	r3, r3, #2
 80052c2:	4413      	add	r3, r2
 80052c4:	881b      	ldrh	r3, [r3, #0]
 80052c6:	827b      	strh	r3, [r7, #18]
 80052c8:	8a7b      	ldrh	r3, [r7, #18]
 80052ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d01b      	beq.n	800530a <USB_DeactivateEndpoint+0xf6>
 80052d2:	687a      	ldr	r2, [r7, #4]
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	781b      	ldrb	r3, [r3, #0]
 80052d8:	009b      	lsls	r3, r3, #2
 80052da:	4413      	add	r3, r2
 80052dc:	881b      	ldrh	r3, [r3, #0]
 80052de:	b29b      	uxth	r3, r3
 80052e0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80052e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052e8:	823b      	strh	r3, [r7, #16]
 80052ea:	687a      	ldr	r2, [r7, #4]
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	781b      	ldrb	r3, [r3, #0]
 80052f0:	009b      	lsls	r3, r3, #2
 80052f2:	441a      	add	r2, r3
 80052f4:	8a3b      	ldrh	r3, [r7, #16]
 80052f6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80052fa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80052fe:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005302:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005306:	b29b      	uxth	r3, r3
 8005308:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800530a:	687a      	ldr	r2, [r7, #4]
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	781b      	ldrb	r3, [r3, #0]
 8005310:	009b      	lsls	r3, r3, #2
 8005312:	4413      	add	r3, r2
 8005314:	881b      	ldrh	r3, [r3, #0]
 8005316:	b29b      	uxth	r3, r3
 8005318:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800531c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005320:	81fb      	strh	r3, [r7, #14]
 8005322:	687a      	ldr	r2, [r7, #4]
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	781b      	ldrb	r3, [r3, #0]
 8005328:	009b      	lsls	r3, r3, #2
 800532a:	441a      	add	r2, r3
 800532c:	89fb      	ldrh	r3, [r7, #14]
 800532e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005332:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005336:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800533a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800533e:	b29b      	uxth	r3, r3
 8005340:	8013      	strh	r3, [r2, #0]
 8005342:	e14d      	b.n	80055e0 <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	785b      	ldrb	r3, [r3, #1]
 8005348:	2b00      	cmp	r3, #0
 800534a:	f040 80a5 	bne.w	8005498 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800534e:	687a      	ldr	r2, [r7, #4]
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	781b      	ldrb	r3, [r3, #0]
 8005354:	009b      	lsls	r3, r3, #2
 8005356:	4413      	add	r3, r2
 8005358:	881b      	ldrh	r3, [r3, #0]
 800535a:	843b      	strh	r3, [r7, #32]
 800535c:	8c3b      	ldrh	r3, [r7, #32]
 800535e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005362:	2b00      	cmp	r3, #0
 8005364:	d01b      	beq.n	800539e <USB_DeactivateEndpoint+0x18a>
 8005366:	687a      	ldr	r2, [r7, #4]
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	781b      	ldrb	r3, [r3, #0]
 800536c:	009b      	lsls	r3, r3, #2
 800536e:	4413      	add	r3, r2
 8005370:	881b      	ldrh	r3, [r3, #0]
 8005372:	b29b      	uxth	r3, r3
 8005374:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005378:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800537c:	83fb      	strh	r3, [r7, #30]
 800537e:	687a      	ldr	r2, [r7, #4]
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	781b      	ldrb	r3, [r3, #0]
 8005384:	009b      	lsls	r3, r3, #2
 8005386:	441a      	add	r2, r3
 8005388:	8bfb      	ldrh	r3, [r7, #30]
 800538a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800538e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005392:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005396:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800539a:	b29b      	uxth	r3, r3
 800539c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800539e:	687a      	ldr	r2, [r7, #4]
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	781b      	ldrb	r3, [r3, #0]
 80053a4:	009b      	lsls	r3, r3, #2
 80053a6:	4413      	add	r3, r2
 80053a8:	881b      	ldrh	r3, [r3, #0]
 80053aa:	83bb      	strh	r3, [r7, #28]
 80053ac:	8bbb      	ldrh	r3, [r7, #28]
 80053ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d01b      	beq.n	80053ee <USB_DeactivateEndpoint+0x1da>
 80053b6:	687a      	ldr	r2, [r7, #4]
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	781b      	ldrb	r3, [r3, #0]
 80053bc:	009b      	lsls	r3, r3, #2
 80053be:	4413      	add	r3, r2
 80053c0:	881b      	ldrh	r3, [r3, #0]
 80053c2:	b29b      	uxth	r3, r3
 80053c4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80053c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053cc:	837b      	strh	r3, [r7, #26]
 80053ce:	687a      	ldr	r2, [r7, #4]
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	781b      	ldrb	r3, [r3, #0]
 80053d4:	009b      	lsls	r3, r3, #2
 80053d6:	441a      	add	r2, r3
 80053d8:	8b7b      	ldrh	r3, [r7, #26]
 80053da:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80053de:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80053e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80053e6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80053ea:	b29b      	uxth	r3, r3
 80053ec:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80053ee:	687a      	ldr	r2, [r7, #4]
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	781b      	ldrb	r3, [r3, #0]
 80053f4:	009b      	lsls	r3, r3, #2
 80053f6:	4413      	add	r3, r2
 80053f8:	881b      	ldrh	r3, [r3, #0]
 80053fa:	b29b      	uxth	r3, r3
 80053fc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005400:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005404:	833b      	strh	r3, [r7, #24]
 8005406:	687a      	ldr	r2, [r7, #4]
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	781b      	ldrb	r3, [r3, #0]
 800540c:	009b      	lsls	r3, r3, #2
 800540e:	441a      	add	r2, r3
 8005410:	8b3b      	ldrh	r3, [r7, #24]
 8005412:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005416:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800541a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800541e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005422:	b29b      	uxth	r3, r3
 8005424:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005426:	687a      	ldr	r2, [r7, #4]
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	781b      	ldrb	r3, [r3, #0]
 800542c:	009b      	lsls	r3, r3, #2
 800542e:	4413      	add	r3, r2
 8005430:	881b      	ldrh	r3, [r3, #0]
 8005432:	b29b      	uxth	r3, r3
 8005434:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005438:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800543c:	82fb      	strh	r3, [r7, #22]
 800543e:	687a      	ldr	r2, [r7, #4]
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	781b      	ldrb	r3, [r3, #0]
 8005444:	009b      	lsls	r3, r3, #2
 8005446:	441a      	add	r2, r3
 8005448:	8afb      	ldrh	r3, [r7, #22]
 800544a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800544e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005452:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005456:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800545a:	b29b      	uxth	r3, r3
 800545c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800545e:	687a      	ldr	r2, [r7, #4]
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	781b      	ldrb	r3, [r3, #0]
 8005464:	009b      	lsls	r3, r3, #2
 8005466:	4413      	add	r3, r2
 8005468:	881b      	ldrh	r3, [r3, #0]
 800546a:	b29b      	uxth	r3, r3
 800546c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005470:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005474:	82bb      	strh	r3, [r7, #20]
 8005476:	687a      	ldr	r2, [r7, #4]
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	781b      	ldrb	r3, [r3, #0]
 800547c:	009b      	lsls	r3, r3, #2
 800547e:	441a      	add	r2, r3
 8005480:	8abb      	ldrh	r3, [r7, #20]
 8005482:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005486:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800548a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800548e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005492:	b29b      	uxth	r3, r3
 8005494:	8013      	strh	r3, [r2, #0]
 8005496:	e0a3      	b.n	80055e0 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005498:	687a      	ldr	r2, [r7, #4]
 800549a:	683b      	ldr	r3, [r7, #0]
 800549c:	781b      	ldrb	r3, [r3, #0]
 800549e:	009b      	lsls	r3, r3, #2
 80054a0:	4413      	add	r3, r2
 80054a2:	881b      	ldrh	r3, [r3, #0]
 80054a4:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80054a6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80054a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d01b      	beq.n	80054e8 <USB_DeactivateEndpoint+0x2d4>
 80054b0:	687a      	ldr	r2, [r7, #4]
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	781b      	ldrb	r3, [r3, #0]
 80054b6:	009b      	lsls	r3, r3, #2
 80054b8:	4413      	add	r3, r2
 80054ba:	881b      	ldrh	r3, [r3, #0]
 80054bc:	b29b      	uxth	r3, r3
 80054be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80054c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054c6:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80054c8:	687a      	ldr	r2, [r7, #4]
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	781b      	ldrb	r3, [r3, #0]
 80054ce:	009b      	lsls	r3, r3, #2
 80054d0:	441a      	add	r2, r3
 80054d2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80054d4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80054d8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80054dc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80054e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80054e4:	b29b      	uxth	r3, r3
 80054e6:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80054e8:	687a      	ldr	r2, [r7, #4]
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	781b      	ldrb	r3, [r3, #0]
 80054ee:	009b      	lsls	r3, r3, #2
 80054f0:	4413      	add	r3, r2
 80054f2:	881b      	ldrh	r3, [r3, #0]
 80054f4:	857b      	strh	r3, [r7, #42]	; 0x2a
 80054f6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80054f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d01b      	beq.n	8005538 <USB_DeactivateEndpoint+0x324>
 8005500:	687a      	ldr	r2, [r7, #4]
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	781b      	ldrb	r3, [r3, #0]
 8005506:	009b      	lsls	r3, r3, #2
 8005508:	4413      	add	r3, r2
 800550a:	881b      	ldrh	r3, [r3, #0]
 800550c:	b29b      	uxth	r3, r3
 800550e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005512:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005516:	853b      	strh	r3, [r7, #40]	; 0x28
 8005518:	687a      	ldr	r2, [r7, #4]
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	781b      	ldrb	r3, [r3, #0]
 800551e:	009b      	lsls	r3, r3, #2
 8005520:	441a      	add	r2, r3
 8005522:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005524:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005528:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800552c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005530:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005534:	b29b      	uxth	r3, r3
 8005536:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8005538:	687a      	ldr	r2, [r7, #4]
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	781b      	ldrb	r3, [r3, #0]
 800553e:	009b      	lsls	r3, r3, #2
 8005540:	4413      	add	r3, r2
 8005542:	881b      	ldrh	r3, [r3, #0]
 8005544:	b29b      	uxth	r3, r3
 8005546:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800554a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800554e:	84fb      	strh	r3, [r7, #38]	; 0x26
 8005550:	687a      	ldr	r2, [r7, #4]
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	781b      	ldrb	r3, [r3, #0]
 8005556:	009b      	lsls	r3, r3, #2
 8005558:	441a      	add	r2, r3
 800555a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800555c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005560:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005564:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005568:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800556c:	b29b      	uxth	r3, r3
 800556e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005570:	687a      	ldr	r2, [r7, #4]
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	781b      	ldrb	r3, [r3, #0]
 8005576:	009b      	lsls	r3, r3, #2
 8005578:	4413      	add	r3, r2
 800557a:	881b      	ldrh	r3, [r3, #0]
 800557c:	b29b      	uxth	r3, r3
 800557e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005582:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005586:	84bb      	strh	r3, [r7, #36]	; 0x24
 8005588:	687a      	ldr	r2, [r7, #4]
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	781b      	ldrb	r3, [r3, #0]
 800558e:	009b      	lsls	r3, r3, #2
 8005590:	441a      	add	r2, r3
 8005592:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005594:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005598:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800559c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80055a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80055a4:	b29b      	uxth	r3, r3
 80055a6:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80055a8:	687a      	ldr	r2, [r7, #4]
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	781b      	ldrb	r3, [r3, #0]
 80055ae:	009b      	lsls	r3, r3, #2
 80055b0:	4413      	add	r3, r2
 80055b2:	881b      	ldrh	r3, [r3, #0]
 80055b4:	b29b      	uxth	r3, r3
 80055b6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80055ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055be:	847b      	strh	r3, [r7, #34]	; 0x22
 80055c0:	687a      	ldr	r2, [r7, #4]
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	781b      	ldrb	r3, [r3, #0]
 80055c6:	009b      	lsls	r3, r3, #2
 80055c8:	441a      	add	r2, r3
 80055ca:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80055cc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80055d0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80055d4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80055d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80055dc:	b29b      	uxth	r3, r3
 80055de:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80055e0:	2300      	movs	r3, #0
}
 80055e2:	4618      	mov	r0, r3
 80055e4:	3734      	adds	r7, #52	; 0x34
 80055e6:	46bd      	mov	sp, r7
 80055e8:	bc80      	pop	{r7}
 80055ea:	4770      	bx	lr

080055ec <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b0cc      	sub	sp, #304	; 0x130
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	1d3b      	adds	r3, r7, #4
 80055f4:	6018      	str	r0, [r3, #0]
 80055f6:	463b      	mov	r3, r7
 80055f8:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80055fa:	463b      	mov	r3, r7
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	785b      	ldrb	r3, [r3, #1]
 8005600:	2b01      	cmp	r3, #1
 8005602:	f040 872e 	bne.w	8006462 <USB_EPStartXfer+0xe76>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8005606:	463b      	mov	r3, r7
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	699a      	ldr	r2, [r3, #24]
 800560c:	463b      	mov	r3, r7
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	691b      	ldr	r3, [r3, #16]
 8005612:	429a      	cmp	r2, r3
 8005614:	d905      	bls.n	8005622 <USB_EPStartXfer+0x36>
    {
      len = ep->maxpacket;
 8005616:	463b      	mov	r3, r7
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	691b      	ldr	r3, [r3, #16]
 800561c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8005620:	e004      	b.n	800562c <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 8005622:	463b      	mov	r3, r7
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	699b      	ldr	r3, [r3, #24]
 8005628:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800562c:	463b      	mov	r3, r7
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	7b1b      	ldrb	r3, [r3, #12]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d134      	bne.n	80056a0 <USB_EPStartXfer+0xb4>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8005636:	463b      	mov	r3, r7
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	6959      	ldr	r1, [r3, #20]
 800563c:	463b      	mov	r3, r7
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	88da      	ldrh	r2, [r3, #6]
 8005642:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005646:	b29b      	uxth	r3, r3
 8005648:	1d38      	adds	r0, r7, #4
 800564a:	6800      	ldr	r0, [r0, #0]
 800564c:	f001 fc03 	bl	8006e56 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8005650:	f107 0310 	add.w	r3, r7, #16
 8005654:	1d3a      	adds	r2, r7, #4
 8005656:	6812      	ldr	r2, [r2, #0]
 8005658:	601a      	str	r2, [r3, #0]
 800565a:	1d3b      	adds	r3, r7, #4
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005662:	b29b      	uxth	r3, r3
 8005664:	4619      	mov	r1, r3
 8005666:	f107 0310 	add.w	r3, r7, #16
 800566a:	f107 0210 	add.w	r2, r7, #16
 800566e:	6812      	ldr	r2, [r2, #0]
 8005670:	440a      	add	r2, r1
 8005672:	601a      	str	r2, [r3, #0]
 8005674:	463b      	mov	r3, r7
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	781b      	ldrb	r3, [r3, #0]
 800567a:	011a      	lsls	r2, r3, #4
 800567c:	f107 0310 	add.w	r3, r7, #16
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	4413      	add	r3, r2
 8005684:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8005688:	f107 030c 	add.w	r3, r7, #12
 800568c:	601a      	str	r2, [r3, #0]
 800568e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005692:	b29a      	uxth	r2, r3
 8005694:	f107 030c 	add.w	r3, r7, #12
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	801a      	strh	r2, [r3, #0]
 800569c:	f000 beac 	b.w	80063f8 <USB_EPStartXfer+0xe0c>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80056a0:	463b      	mov	r3, r7
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	78db      	ldrb	r3, [r3, #3]
 80056a6:	2b02      	cmp	r3, #2
 80056a8:	f040 838c 	bne.w	8005dc4 <USB_EPStartXfer+0x7d8>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80056ac:	463b      	mov	r3, r7
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	6a1a      	ldr	r2, [r3, #32]
 80056b2:	463b      	mov	r3, r7
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	691b      	ldr	r3, [r3, #16]
 80056b8:	429a      	cmp	r2, r3
 80056ba:	f240 8330 	bls.w	8005d1e <USB_EPStartXfer+0x732>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 80056be:	1d3b      	adds	r3, r7, #4
 80056c0:	681a      	ldr	r2, [r3, #0]
 80056c2:	463b      	mov	r3, r7
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	781b      	ldrb	r3, [r3, #0]
 80056c8:	009b      	lsls	r3, r3, #2
 80056ca:	4413      	add	r3, r2
 80056cc:	881b      	ldrh	r3, [r3, #0]
 80056ce:	b29b      	uxth	r3, r3
 80056d0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80056d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056d8:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 80056dc:	1d3b      	adds	r3, r7, #4
 80056de:	681a      	ldr	r2, [r3, #0]
 80056e0:	463b      	mov	r3, r7
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	781b      	ldrb	r3, [r3, #0]
 80056e6:	009b      	lsls	r3, r3, #2
 80056e8:	441a      	add	r2, r3
 80056ea:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80056ee:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80056f2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80056f6:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 80056fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80056fe:	b29b      	uxth	r3, r3
 8005700:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8005702:	463b      	mov	r3, r7
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	6a1a      	ldr	r2, [r3, #32]
 8005708:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800570c:	1ad2      	subs	r2, r2, r3
 800570e:	463b      	mov	r3, r7
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8005714:	1d3b      	adds	r3, r7, #4
 8005716:	681a      	ldr	r2, [r3, #0]
 8005718:	463b      	mov	r3, r7
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	781b      	ldrb	r3, [r3, #0]
 800571e:	009b      	lsls	r3, r3, #2
 8005720:	4413      	add	r3, r2
 8005722:	881b      	ldrh	r3, [r3, #0]
 8005724:	b29b      	uxth	r3, r3
 8005726:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800572a:	2b00      	cmp	r3, #0
 800572c:	f000 819e 	beq.w	8005a6c <USB_EPStartXfer+0x480>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005730:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005734:	1d3a      	adds	r2, r7, #4
 8005736:	6812      	ldr	r2, [r2, #0]
 8005738:	601a      	str	r2, [r3, #0]
 800573a:	463b      	mov	r3, r7
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	785b      	ldrb	r3, [r3, #1]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d17a      	bne.n	800583a <USB_EPStartXfer+0x24e>
 8005744:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005748:	1d3a      	adds	r2, r7, #4
 800574a:	6812      	ldr	r2, [r2, #0]
 800574c:	601a      	str	r2, [r3, #0]
 800574e:	1d3b      	adds	r3, r7, #4
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005756:	b29b      	uxth	r3, r3
 8005758:	4619      	mov	r1, r3
 800575a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800575e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8005762:	6812      	ldr	r2, [r2, #0]
 8005764:	440a      	add	r2, r1
 8005766:	601a      	str	r2, [r3, #0]
 8005768:	463b      	mov	r3, r7
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	781b      	ldrb	r3, [r3, #0]
 800576e:	011a      	lsls	r2, r3, #4
 8005770:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4413      	add	r3, r2
 8005778:	f203 420c 	addw	r2, r3, #1036	; 0x40c
 800577c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005780:	601a      	str	r2, [r3, #0]
 8005782:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005786:	2b00      	cmp	r3, #0
 8005788:	d11a      	bne.n	80057c0 <USB_EPStartXfer+0x1d4>
 800578a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	881b      	ldrh	r3, [r3, #0]
 8005792:	b29b      	uxth	r3, r3
 8005794:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005798:	b29a      	uxth	r2, r3
 800579a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	801a      	strh	r2, [r3, #0]
 80057a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	881b      	ldrh	r3, [r3, #0]
 80057aa:	b29b      	uxth	r3, r3
 80057ac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80057b0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80057b4:	b29a      	uxth	r2, r3
 80057b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	801a      	strh	r2, [r3, #0]
 80057be:	e062      	b.n	8005886 <USB_EPStartXfer+0x29a>
 80057c0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80057c4:	2b3e      	cmp	r3, #62	; 0x3e
 80057c6:	d819      	bhi.n	80057fc <USB_EPStartXfer+0x210>
 80057c8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80057cc:	085b      	lsrs	r3, r3, #1
 80057ce:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80057d2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80057d6:	f003 0301 	and.w	r3, r3, #1
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d004      	beq.n	80057e8 <USB_EPStartXfer+0x1fc>
 80057de:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80057e2:	3301      	adds	r3, #1
 80057e4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80057e8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80057ec:	b29b      	uxth	r3, r3
 80057ee:	029b      	lsls	r3, r3, #10
 80057f0:	b29a      	uxth	r2, r3
 80057f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	801a      	strh	r2, [r3, #0]
 80057fa:	e044      	b.n	8005886 <USB_EPStartXfer+0x29a>
 80057fc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005800:	095b      	lsrs	r3, r3, #5
 8005802:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8005806:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800580a:	f003 031f 	and.w	r3, r3, #31
 800580e:	2b00      	cmp	r3, #0
 8005810:	d104      	bne.n	800581c <USB_EPStartXfer+0x230>
 8005812:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005816:	3b01      	subs	r3, #1
 8005818:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800581c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005820:	b29b      	uxth	r3, r3
 8005822:	029b      	lsls	r3, r3, #10
 8005824:	b29b      	uxth	r3, r3
 8005826:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800582a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800582e:	b29a      	uxth	r2, r3
 8005830:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	801a      	strh	r2, [r3, #0]
 8005838:	e025      	b.n	8005886 <USB_EPStartXfer+0x29a>
 800583a:	463b      	mov	r3, r7
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	785b      	ldrb	r3, [r3, #1]
 8005840:	2b01      	cmp	r3, #1
 8005842:	d120      	bne.n	8005886 <USB_EPStartXfer+0x29a>
 8005844:	1d3b      	adds	r3, r7, #4
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800584c:	b29b      	uxth	r3, r3
 800584e:	4619      	mov	r1, r3
 8005850:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005854:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8005858:	6812      	ldr	r2, [r2, #0]
 800585a:	440a      	add	r2, r1
 800585c:	601a      	str	r2, [r3, #0]
 800585e:	463b      	mov	r3, r7
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	781b      	ldrb	r3, [r3, #0]
 8005864:	011a      	lsls	r2, r3, #4
 8005866:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	4413      	add	r3, r2
 800586e:	f203 420c 	addw	r2, r3, #1036	; 0x40c
 8005872:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005876:	601a      	str	r2, [r3, #0]
 8005878:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800587c:	b29a      	uxth	r2, r3
 800587e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8005886:	463b      	mov	r3, r7
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	895b      	ldrh	r3, [r3, #10]
 800588c:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005890:	463b      	mov	r3, r7
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	6959      	ldr	r1, [r3, #20]
 8005896:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800589a:	b29b      	uxth	r3, r3
 800589c:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 80058a0:	1d38      	adds	r0, r7, #4
 80058a2:	6800      	ldr	r0, [r0, #0]
 80058a4:	f001 fad7 	bl	8006e56 <USB_WritePMA>
            ep->xfer_buff += len;
 80058a8:	463b      	mov	r3, r7
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	695a      	ldr	r2, [r3, #20]
 80058ae:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80058b2:	441a      	add	r2, r3
 80058b4:	463b      	mov	r3, r7
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80058ba:	463b      	mov	r3, r7
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	6a1a      	ldr	r2, [r3, #32]
 80058c0:	463b      	mov	r3, r7
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	691b      	ldr	r3, [r3, #16]
 80058c6:	429a      	cmp	r2, r3
 80058c8:	d909      	bls.n	80058de <USB_EPStartXfer+0x2f2>
            {
              ep->xfer_len_db -= len;
 80058ca:	463b      	mov	r3, r7
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	6a1a      	ldr	r2, [r3, #32]
 80058d0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80058d4:	1ad2      	subs	r2, r2, r3
 80058d6:	463b      	mov	r3, r7
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	621a      	str	r2, [r3, #32]
 80058dc:	e008      	b.n	80058f0 <USB_EPStartXfer+0x304>
            }
            else
            {
              len = ep->xfer_len_db;
 80058de:	463b      	mov	r3, r7
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	6a1b      	ldr	r3, [r3, #32]
 80058e4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
              ep->xfer_len_db = 0U;
 80058e8:	463b      	mov	r3, r7
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	2200      	movs	r2, #0
 80058ee:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80058f0:	463b      	mov	r3, r7
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	785b      	ldrb	r3, [r3, #1]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d17a      	bne.n	80059f0 <USB_EPStartXfer+0x404>
 80058fa:	f107 0318 	add.w	r3, r7, #24
 80058fe:	1d3a      	adds	r2, r7, #4
 8005900:	6812      	ldr	r2, [r2, #0]
 8005902:	601a      	str	r2, [r3, #0]
 8005904:	1d3b      	adds	r3, r7, #4
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800590c:	b29b      	uxth	r3, r3
 800590e:	4619      	mov	r1, r3
 8005910:	f107 0318 	add.w	r3, r7, #24
 8005914:	f107 0218 	add.w	r2, r7, #24
 8005918:	6812      	ldr	r2, [r2, #0]
 800591a:	440a      	add	r2, r1
 800591c:	601a      	str	r2, [r3, #0]
 800591e:	463b      	mov	r3, r7
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	781b      	ldrb	r3, [r3, #0]
 8005924:	011a      	lsls	r2, r3, #4
 8005926:	f107 0318 	add.w	r3, r7, #24
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	4413      	add	r3, r2
 800592e:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8005932:	f107 0314 	add.w	r3, r7, #20
 8005936:	601a      	str	r2, [r3, #0]
 8005938:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800593c:	2b00      	cmp	r3, #0
 800593e:	d11a      	bne.n	8005976 <USB_EPStartXfer+0x38a>
 8005940:	f107 0314 	add.w	r3, r7, #20
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	881b      	ldrh	r3, [r3, #0]
 8005948:	b29b      	uxth	r3, r3
 800594a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800594e:	b29a      	uxth	r2, r3
 8005950:	f107 0314 	add.w	r3, r7, #20
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	801a      	strh	r2, [r3, #0]
 8005958:	f107 0314 	add.w	r3, r7, #20
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	881b      	ldrh	r3, [r3, #0]
 8005960:	b29b      	uxth	r3, r3
 8005962:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005966:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800596a:	b29a      	uxth	r2, r3
 800596c:	f107 0314 	add.w	r3, r7, #20
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	801a      	strh	r2, [r3, #0]
 8005974:	e067      	b.n	8005a46 <USB_EPStartXfer+0x45a>
 8005976:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800597a:	2b3e      	cmp	r3, #62	; 0x3e
 800597c:	d819      	bhi.n	80059b2 <USB_EPStartXfer+0x3c6>
 800597e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005982:	085b      	lsrs	r3, r3, #1
 8005984:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8005988:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800598c:	f003 0301 	and.w	r3, r3, #1
 8005990:	2b00      	cmp	r3, #0
 8005992:	d004      	beq.n	800599e <USB_EPStartXfer+0x3b2>
 8005994:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8005998:	3301      	adds	r3, #1
 800599a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800599e:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80059a2:	b29b      	uxth	r3, r3
 80059a4:	029b      	lsls	r3, r3, #10
 80059a6:	b29a      	uxth	r2, r3
 80059a8:	f107 0314 	add.w	r3, r7, #20
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	801a      	strh	r2, [r3, #0]
 80059b0:	e049      	b.n	8005a46 <USB_EPStartXfer+0x45a>
 80059b2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80059b6:	095b      	lsrs	r3, r3, #5
 80059b8:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80059bc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80059c0:	f003 031f 	and.w	r3, r3, #31
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d104      	bne.n	80059d2 <USB_EPStartXfer+0x3e6>
 80059c8:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80059cc:	3b01      	subs	r3, #1
 80059ce:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80059d2:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80059d6:	b29b      	uxth	r3, r3
 80059d8:	029b      	lsls	r3, r3, #10
 80059da:	b29b      	uxth	r3, r3
 80059dc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80059e0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80059e4:	b29a      	uxth	r2, r3
 80059e6:	f107 0314 	add.w	r3, r7, #20
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	801a      	strh	r2, [r3, #0]
 80059ee:	e02a      	b.n	8005a46 <USB_EPStartXfer+0x45a>
 80059f0:	463b      	mov	r3, r7
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	785b      	ldrb	r3, [r3, #1]
 80059f6:	2b01      	cmp	r3, #1
 80059f8:	d125      	bne.n	8005a46 <USB_EPStartXfer+0x45a>
 80059fa:	f107 0320 	add.w	r3, r7, #32
 80059fe:	1d3a      	adds	r2, r7, #4
 8005a00:	6812      	ldr	r2, [r2, #0]
 8005a02:	601a      	str	r2, [r3, #0]
 8005a04:	1d3b      	adds	r3, r7, #4
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005a0c:	b29b      	uxth	r3, r3
 8005a0e:	4619      	mov	r1, r3
 8005a10:	f107 0320 	add.w	r3, r7, #32
 8005a14:	f107 0220 	add.w	r2, r7, #32
 8005a18:	6812      	ldr	r2, [r2, #0]
 8005a1a:	440a      	add	r2, r1
 8005a1c:	601a      	str	r2, [r3, #0]
 8005a1e:	463b      	mov	r3, r7
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	781b      	ldrb	r3, [r3, #0]
 8005a24:	011a      	lsls	r2, r3, #4
 8005a26:	f107 0320 	add.w	r3, r7, #32
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4413      	add	r3, r2
 8005a2e:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8005a32:	f107 031c 	add.w	r3, r7, #28
 8005a36:	601a      	str	r2, [r3, #0]
 8005a38:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005a3c:	b29a      	uxth	r2, r3
 8005a3e:	f107 031c 	add.w	r3, r7, #28
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8005a46:	463b      	mov	r3, r7
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	891b      	ldrh	r3, [r3, #8]
 8005a4c:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005a50:	463b      	mov	r3, r7
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	6959      	ldr	r1, [r3, #20]
 8005a56:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005a5a:	b29b      	uxth	r3, r3
 8005a5c:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8005a60:	1d38      	adds	r0, r7, #4
 8005a62:	6800      	ldr	r0, [r0, #0]
 8005a64:	f001 f9f7 	bl	8006e56 <USB_WritePMA>
 8005a68:	f000 bcc6 	b.w	80063f8 <USB_EPStartXfer+0xe0c>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005a6c:	463b      	mov	r3, r7
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	785b      	ldrb	r3, [r3, #1]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d164      	bne.n	8005b40 <USB_EPStartXfer+0x554>
 8005a76:	1d3b      	adds	r3, r7, #4
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	64bb      	str	r3, [r7, #72]	; 0x48
 8005a7c:	1d3b      	adds	r3, r7, #4
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005a84:	b29b      	uxth	r3, r3
 8005a86:	461a      	mov	r2, r3
 8005a88:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a8a:	4413      	add	r3, r2
 8005a8c:	64bb      	str	r3, [r7, #72]	; 0x48
 8005a8e:	463b      	mov	r3, r7
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	781b      	ldrb	r3, [r3, #0]
 8005a94:	011a      	lsls	r2, r3, #4
 8005a96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a98:	4413      	add	r3, r2
 8005a9a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005a9e:	647b      	str	r3, [r7, #68]	; 0x44
 8005aa0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d112      	bne.n	8005ace <USB_EPStartXfer+0x4e2>
 8005aa8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005aaa:	881b      	ldrh	r3, [r3, #0]
 8005aac:	b29b      	uxth	r3, r3
 8005aae:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005ab2:	b29a      	uxth	r2, r3
 8005ab4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005ab6:	801a      	strh	r2, [r3, #0]
 8005ab8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005aba:	881b      	ldrh	r3, [r3, #0]
 8005abc:	b29b      	uxth	r3, r3
 8005abe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005ac2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005ac6:	b29a      	uxth	r2, r3
 8005ac8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005aca:	801a      	strh	r2, [r3, #0]
 8005acc:	e057      	b.n	8005b7e <USB_EPStartXfer+0x592>
 8005ace:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005ad2:	2b3e      	cmp	r3, #62	; 0x3e
 8005ad4:	d817      	bhi.n	8005b06 <USB_EPStartXfer+0x51a>
 8005ad6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005ada:	085b      	lsrs	r3, r3, #1
 8005adc:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8005ae0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005ae4:	f003 0301 	and.w	r3, r3, #1
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d004      	beq.n	8005af6 <USB_EPStartXfer+0x50a>
 8005aec:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8005af0:	3301      	adds	r3, #1
 8005af2:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8005af6:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8005afa:	b29b      	uxth	r3, r3
 8005afc:	029b      	lsls	r3, r3, #10
 8005afe:	b29a      	uxth	r2, r3
 8005b00:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005b02:	801a      	strh	r2, [r3, #0]
 8005b04:	e03b      	b.n	8005b7e <USB_EPStartXfer+0x592>
 8005b06:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005b0a:	095b      	lsrs	r3, r3, #5
 8005b0c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8005b10:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005b14:	f003 031f 	and.w	r3, r3, #31
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d104      	bne.n	8005b26 <USB_EPStartXfer+0x53a>
 8005b1c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8005b20:	3b01      	subs	r3, #1
 8005b22:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8005b26:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8005b2a:	b29b      	uxth	r3, r3
 8005b2c:	029b      	lsls	r3, r3, #10
 8005b2e:	b29b      	uxth	r3, r3
 8005b30:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005b34:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005b38:	b29a      	uxth	r2, r3
 8005b3a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005b3c:	801a      	strh	r2, [r3, #0]
 8005b3e:	e01e      	b.n	8005b7e <USB_EPStartXfer+0x592>
 8005b40:	463b      	mov	r3, r7
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	785b      	ldrb	r3, [r3, #1]
 8005b46:	2b01      	cmp	r3, #1
 8005b48:	d119      	bne.n	8005b7e <USB_EPStartXfer+0x592>
 8005b4a:	1d3b      	adds	r3, r7, #4
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	653b      	str	r3, [r7, #80]	; 0x50
 8005b50:	1d3b      	adds	r3, r7, #4
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005b58:	b29b      	uxth	r3, r3
 8005b5a:	461a      	mov	r2, r3
 8005b5c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005b5e:	4413      	add	r3, r2
 8005b60:	653b      	str	r3, [r7, #80]	; 0x50
 8005b62:	463b      	mov	r3, r7
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	781b      	ldrb	r3, [r3, #0]
 8005b68:	011a      	lsls	r2, r3, #4
 8005b6a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005b6c:	4413      	add	r3, r2
 8005b6e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005b72:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b74:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005b78:	b29a      	uxth	r2, r3
 8005b7a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b7c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8005b7e:	463b      	mov	r3, r7
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	891b      	ldrh	r3, [r3, #8]
 8005b84:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005b88:	463b      	mov	r3, r7
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	6959      	ldr	r1, [r3, #20]
 8005b8e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005b92:	b29b      	uxth	r3, r3
 8005b94:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8005b98:	1d38      	adds	r0, r7, #4
 8005b9a:	6800      	ldr	r0, [r0, #0]
 8005b9c:	f001 f95b 	bl	8006e56 <USB_WritePMA>
            ep->xfer_buff += len;
 8005ba0:	463b      	mov	r3, r7
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	695a      	ldr	r2, [r3, #20]
 8005ba6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005baa:	441a      	add	r2, r3
 8005bac:	463b      	mov	r3, r7
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8005bb2:	463b      	mov	r3, r7
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	6a1a      	ldr	r2, [r3, #32]
 8005bb8:	463b      	mov	r3, r7
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	691b      	ldr	r3, [r3, #16]
 8005bbe:	429a      	cmp	r2, r3
 8005bc0:	d909      	bls.n	8005bd6 <USB_EPStartXfer+0x5ea>
            {
              ep->xfer_len_db -= len;
 8005bc2:	463b      	mov	r3, r7
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	6a1a      	ldr	r2, [r3, #32]
 8005bc8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005bcc:	1ad2      	subs	r2, r2, r3
 8005bce:	463b      	mov	r3, r7
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	621a      	str	r2, [r3, #32]
 8005bd4:	e008      	b.n	8005be8 <USB_EPStartXfer+0x5fc>
            }
            else
            {
              len = ep->xfer_len_db;
 8005bd6:	463b      	mov	r3, r7
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	6a1b      	ldr	r3, [r3, #32]
 8005bdc:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
              ep->xfer_len_db = 0U;
 8005be0:	463b      	mov	r3, r7
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	2200      	movs	r2, #0
 8005be6:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005be8:	1d3b      	adds	r3, r7, #4
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	643b      	str	r3, [r7, #64]	; 0x40
 8005bee:	463b      	mov	r3, r7
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	785b      	ldrb	r3, [r3, #1]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d164      	bne.n	8005cc2 <USB_EPStartXfer+0x6d6>
 8005bf8:	1d3b      	adds	r3, r7, #4
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	63bb      	str	r3, [r7, #56]	; 0x38
 8005bfe:	1d3b      	adds	r3, r7, #4
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005c06:	b29b      	uxth	r3, r3
 8005c08:	461a      	mov	r2, r3
 8005c0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c0c:	4413      	add	r3, r2
 8005c0e:	63bb      	str	r3, [r7, #56]	; 0x38
 8005c10:	463b      	mov	r3, r7
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	781b      	ldrb	r3, [r3, #0]
 8005c16:	011a      	lsls	r2, r3, #4
 8005c18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c1a:	4413      	add	r3, r2
 8005c1c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005c20:	637b      	str	r3, [r7, #52]	; 0x34
 8005c22:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d112      	bne.n	8005c50 <USB_EPStartXfer+0x664>
 8005c2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c2c:	881b      	ldrh	r3, [r3, #0]
 8005c2e:	b29b      	uxth	r3, r3
 8005c30:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005c34:	b29a      	uxth	r2, r3
 8005c36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c38:	801a      	strh	r2, [r3, #0]
 8005c3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c3c:	881b      	ldrh	r3, [r3, #0]
 8005c3e:	b29b      	uxth	r3, r3
 8005c40:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005c44:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005c48:	b29a      	uxth	r2, r3
 8005c4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c4c:	801a      	strh	r2, [r3, #0]
 8005c4e:	e054      	b.n	8005cfa <USB_EPStartXfer+0x70e>
 8005c50:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005c54:	2b3e      	cmp	r3, #62	; 0x3e
 8005c56:	d817      	bhi.n	8005c88 <USB_EPStartXfer+0x69c>
 8005c58:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005c5c:	085b      	lsrs	r3, r3, #1
 8005c5e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8005c62:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005c66:	f003 0301 	and.w	r3, r3, #1
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d004      	beq.n	8005c78 <USB_EPStartXfer+0x68c>
 8005c6e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8005c72:	3301      	adds	r3, #1
 8005c74:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8005c78:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8005c7c:	b29b      	uxth	r3, r3
 8005c7e:	029b      	lsls	r3, r3, #10
 8005c80:	b29a      	uxth	r2, r3
 8005c82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c84:	801a      	strh	r2, [r3, #0]
 8005c86:	e038      	b.n	8005cfa <USB_EPStartXfer+0x70e>
 8005c88:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005c8c:	095b      	lsrs	r3, r3, #5
 8005c8e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8005c92:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005c96:	f003 031f 	and.w	r3, r3, #31
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d104      	bne.n	8005ca8 <USB_EPStartXfer+0x6bc>
 8005c9e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8005ca2:	3b01      	subs	r3, #1
 8005ca4:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8005ca8:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8005cac:	b29b      	uxth	r3, r3
 8005cae:	029b      	lsls	r3, r3, #10
 8005cb0:	b29b      	uxth	r3, r3
 8005cb2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005cb6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005cba:	b29a      	uxth	r2, r3
 8005cbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005cbe:	801a      	strh	r2, [r3, #0]
 8005cc0:	e01b      	b.n	8005cfa <USB_EPStartXfer+0x70e>
 8005cc2:	463b      	mov	r3, r7
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	785b      	ldrb	r3, [r3, #1]
 8005cc8:	2b01      	cmp	r3, #1
 8005cca:	d116      	bne.n	8005cfa <USB_EPStartXfer+0x70e>
 8005ccc:	1d3b      	adds	r3, r7, #4
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005cd4:	b29b      	uxth	r3, r3
 8005cd6:	461a      	mov	r2, r3
 8005cd8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005cda:	4413      	add	r3, r2
 8005cdc:	643b      	str	r3, [r7, #64]	; 0x40
 8005cde:	463b      	mov	r3, r7
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	781b      	ldrb	r3, [r3, #0]
 8005ce4:	011a      	lsls	r2, r3, #4
 8005ce6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005ce8:	4413      	add	r3, r2
 8005cea:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005cee:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005cf0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005cf4:	b29a      	uxth	r2, r3
 8005cf6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005cf8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8005cfa:	463b      	mov	r3, r7
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	895b      	ldrh	r3, [r3, #10]
 8005d00:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005d04:	463b      	mov	r3, r7
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	6959      	ldr	r1, [r3, #20]
 8005d0a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005d0e:	b29b      	uxth	r3, r3
 8005d10:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8005d14:	1d38      	adds	r0, r7, #4
 8005d16:	6800      	ldr	r0, [r0, #0]
 8005d18:	f001 f89d 	bl	8006e56 <USB_WritePMA>
 8005d1c:	e36c      	b.n	80063f8 <USB_EPStartXfer+0xe0c>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8005d1e:	463b      	mov	r3, r7
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	6a1b      	ldr	r3, [r3, #32]
 8005d24:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 8005d28:	1d3b      	adds	r3, r7, #4
 8005d2a:	681a      	ldr	r2, [r3, #0]
 8005d2c:	463b      	mov	r3, r7
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	781b      	ldrb	r3, [r3, #0]
 8005d32:	009b      	lsls	r3, r3, #2
 8005d34:	4413      	add	r3, r2
 8005d36:	881b      	ldrh	r3, [r3, #0]
 8005d38:	b29b      	uxth	r3, r3
 8005d3a:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8005d3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d42:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8005d46:	1d3b      	adds	r3, r7, #4
 8005d48:	681a      	ldr	r2, [r3, #0]
 8005d4a:	463b      	mov	r3, r7
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	781b      	ldrb	r3, [r3, #0]
 8005d50:	009b      	lsls	r3, r3, #2
 8005d52:	441a      	add	r2, r3
 8005d54:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8005d58:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005d5c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005d60:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005d64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d68:	b29b      	uxth	r3, r3
 8005d6a:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8005d6c:	1d3b      	adds	r3, r7, #4
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005d72:	1d3b      	adds	r3, r7, #4
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005d7a:	b29b      	uxth	r3, r3
 8005d7c:	461a      	mov	r2, r3
 8005d7e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005d80:	4413      	add	r3, r2
 8005d82:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005d84:	463b      	mov	r3, r7
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	781b      	ldrb	r3, [r3, #0]
 8005d8a:	011a      	lsls	r2, r3, #4
 8005d8c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005d8e:	4413      	add	r3, r2
 8005d90:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005d94:	65bb      	str	r3, [r7, #88]	; 0x58
 8005d96:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005d9a:	b29a      	uxth	r2, r3
 8005d9c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005d9e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8005da0:	463b      	mov	r3, r7
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	891b      	ldrh	r3, [r3, #8]
 8005da6:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005daa:	463b      	mov	r3, r7
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	6959      	ldr	r1, [r3, #20]
 8005db0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005db4:	b29b      	uxth	r3, r3
 8005db6:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8005dba:	1d38      	adds	r0, r7, #4
 8005dbc:	6800      	ldr	r0, [r0, #0]
 8005dbe:	f001 f84a 	bl	8006e56 <USB_WritePMA>
 8005dc2:	e319      	b.n	80063f8 <USB_EPStartXfer+0xe0c>

      /* manage isochronous double buffer IN mode */
      else
      {
        /* enable double buffer */
        PCD_SET_EP_DBUF(USBx, ep->num);
 8005dc4:	1d3b      	adds	r3, r7, #4
 8005dc6:	681a      	ldr	r2, [r3, #0]
 8005dc8:	463b      	mov	r3, r7
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	781b      	ldrb	r3, [r3, #0]
 8005dce:	009b      	lsls	r3, r3, #2
 8005dd0:	4413      	add	r3, r2
 8005dd2:	881b      	ldrh	r3, [r3, #0]
 8005dd4:	b29b      	uxth	r3, r3
 8005dd6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005dda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005dde:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
 8005de2:	1d3b      	adds	r3, r7, #4
 8005de4:	681a      	ldr	r2, [r3, #0]
 8005de6:	463b      	mov	r3, r7
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	781b      	ldrb	r3, [r3, #0]
 8005dec:	009b      	lsls	r3, r3, #2
 8005dee:	441a      	add	r2, r3
 8005df0:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 8005df4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005df8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005dfc:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8005e00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e04:	b29b      	uxth	r3, r3
 8005e06:	8013      	strh	r3, [r2, #0]

        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8005e08:	463b      	mov	r3, r7
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	6a1a      	ldr	r2, [r3, #32]
 8005e0e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005e12:	1ad2      	subs	r2, r2, r3
 8005e14:	463b      	mov	r3, r7
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8005e1a:	1d3b      	adds	r3, r7, #4
 8005e1c:	681a      	ldr	r2, [r3, #0]
 8005e1e:	463b      	mov	r3, r7
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	781b      	ldrb	r3, [r3, #0]
 8005e24:	009b      	lsls	r3, r3, #2
 8005e26:	4413      	add	r3, r2
 8005e28:	881b      	ldrh	r3, [r3, #0]
 8005e2a:	b29b      	uxth	r3, r3
 8005e2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	f000 8162 	beq.w	80060fa <USB_EPStartXfer+0xb0e>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005e36:	1d3b      	adds	r3, r7, #4
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005e3e:	463b      	mov	r3, r7
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	785b      	ldrb	r3, [r3, #1]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d164      	bne.n	8005f12 <USB_EPStartXfer+0x926>
 8005e48:	1d3b      	adds	r3, r7, #4
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	67bb      	str	r3, [r7, #120]	; 0x78
 8005e4e:	1d3b      	adds	r3, r7, #4
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005e56:	b29b      	uxth	r3, r3
 8005e58:	461a      	mov	r2, r3
 8005e5a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005e5c:	4413      	add	r3, r2
 8005e5e:	67bb      	str	r3, [r7, #120]	; 0x78
 8005e60:	463b      	mov	r3, r7
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	781b      	ldrb	r3, [r3, #0]
 8005e66:	011a      	lsls	r2, r3, #4
 8005e68:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005e6a:	4413      	add	r3, r2
 8005e6c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005e70:	677b      	str	r3, [r7, #116]	; 0x74
 8005e72:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d112      	bne.n	8005ea0 <USB_EPStartXfer+0x8b4>
 8005e7a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005e7c:	881b      	ldrh	r3, [r3, #0]
 8005e7e:	b29b      	uxth	r3, r3
 8005e80:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005e84:	b29a      	uxth	r2, r3
 8005e86:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005e88:	801a      	strh	r2, [r3, #0]
 8005e8a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005e8c:	881b      	ldrh	r3, [r3, #0]
 8005e8e:	b29b      	uxth	r3, r3
 8005e90:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005e94:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005e98:	b29a      	uxth	r2, r3
 8005e9a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005e9c:	801a      	strh	r2, [r3, #0]
 8005e9e:	e057      	b.n	8005f50 <USB_EPStartXfer+0x964>
 8005ea0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005ea4:	2b3e      	cmp	r3, #62	; 0x3e
 8005ea6:	d817      	bhi.n	8005ed8 <USB_EPStartXfer+0x8ec>
 8005ea8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005eac:	085b      	lsrs	r3, r3, #1
 8005eae:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8005eb2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005eb6:	f003 0301 	and.w	r3, r3, #1
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d004      	beq.n	8005ec8 <USB_EPStartXfer+0x8dc>
 8005ebe:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8005ec2:	3301      	adds	r3, #1
 8005ec4:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8005ec8:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8005ecc:	b29b      	uxth	r3, r3
 8005ece:	029b      	lsls	r3, r3, #10
 8005ed0:	b29a      	uxth	r2, r3
 8005ed2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005ed4:	801a      	strh	r2, [r3, #0]
 8005ed6:	e03b      	b.n	8005f50 <USB_EPStartXfer+0x964>
 8005ed8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005edc:	095b      	lsrs	r3, r3, #5
 8005ede:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8005ee2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005ee6:	f003 031f 	and.w	r3, r3, #31
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d104      	bne.n	8005ef8 <USB_EPStartXfer+0x90c>
 8005eee:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8005ef2:	3b01      	subs	r3, #1
 8005ef4:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8005ef8:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8005efc:	b29b      	uxth	r3, r3
 8005efe:	029b      	lsls	r3, r3, #10
 8005f00:	b29b      	uxth	r3, r3
 8005f02:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005f06:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005f0a:	b29a      	uxth	r2, r3
 8005f0c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005f0e:	801a      	strh	r2, [r3, #0]
 8005f10:	e01e      	b.n	8005f50 <USB_EPStartXfer+0x964>
 8005f12:	463b      	mov	r3, r7
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	785b      	ldrb	r3, [r3, #1]
 8005f18:	2b01      	cmp	r3, #1
 8005f1a:	d119      	bne.n	8005f50 <USB_EPStartXfer+0x964>
 8005f1c:	1d3b      	adds	r3, r7, #4
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005f24:	b29b      	uxth	r3, r3
 8005f26:	461a      	mov	r2, r3
 8005f28:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005f2c:	4413      	add	r3, r2
 8005f2e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005f32:	463b      	mov	r3, r7
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	781b      	ldrb	r3, [r3, #0]
 8005f38:	011a      	lsls	r2, r3, #4
 8005f3a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005f3e:	4413      	add	r3, r2
 8005f40:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005f44:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005f46:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005f4a:	b29a      	uxth	r2, r3
 8005f4c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005f4e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8005f50:	463b      	mov	r3, r7
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	895b      	ldrh	r3, [r3, #10]
 8005f56:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005f5a:	463b      	mov	r3, r7
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	6959      	ldr	r1, [r3, #20]
 8005f60:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005f64:	b29b      	uxth	r3, r3
 8005f66:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8005f6a:	1d38      	adds	r0, r7, #4
 8005f6c:	6800      	ldr	r0, [r0, #0]
 8005f6e:	f000 ff72 	bl	8006e56 <USB_WritePMA>
          ep->xfer_buff += len;
 8005f72:	463b      	mov	r3, r7
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	695a      	ldr	r2, [r3, #20]
 8005f78:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005f7c:	441a      	add	r2, r3
 8005f7e:	463b      	mov	r3, r7
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 8005f84:	463b      	mov	r3, r7
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	6a1a      	ldr	r2, [r3, #32]
 8005f8a:	463b      	mov	r3, r7
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	691b      	ldr	r3, [r3, #16]
 8005f90:	429a      	cmp	r2, r3
 8005f92:	d909      	bls.n	8005fa8 <USB_EPStartXfer+0x9bc>
          {
            ep->xfer_len_db -= len;
 8005f94:	463b      	mov	r3, r7
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	6a1a      	ldr	r2, [r3, #32]
 8005f9a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005f9e:	1ad2      	subs	r2, r2, r3
 8005fa0:	463b      	mov	r3, r7
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	621a      	str	r2, [r3, #32]
 8005fa6:	e008      	b.n	8005fba <USB_EPStartXfer+0x9ce>
          }
          else
          {
            len = ep->xfer_len_db;
 8005fa8:	463b      	mov	r3, r7
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	6a1b      	ldr	r3, [r3, #32]
 8005fae:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
            ep->xfer_len_db = 0U;
 8005fb2:	463b      	mov	r3, r7
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 8005fba:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	f000 821a 	beq.w	80063f8 <USB_EPStartXfer+0xe0c>
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005fc4:	463b      	mov	r3, r7
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	785b      	ldrb	r3, [r3, #1]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d164      	bne.n	8006098 <USB_EPStartXfer+0xaac>
 8005fce:	1d3b      	adds	r3, r7, #4
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	66bb      	str	r3, [r7, #104]	; 0x68
 8005fd4:	1d3b      	adds	r3, r7, #4
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005fdc:	b29b      	uxth	r3, r3
 8005fde:	461a      	mov	r2, r3
 8005fe0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005fe2:	4413      	add	r3, r2
 8005fe4:	66bb      	str	r3, [r7, #104]	; 0x68
 8005fe6:	463b      	mov	r3, r7
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	781b      	ldrb	r3, [r3, #0]
 8005fec:	011a      	lsls	r2, r3, #4
 8005fee:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005ff0:	4413      	add	r3, r2
 8005ff2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005ff6:	667b      	str	r3, [r7, #100]	; 0x64
 8005ff8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d112      	bne.n	8006026 <USB_EPStartXfer+0xa3a>
 8006000:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006002:	881b      	ldrh	r3, [r3, #0]
 8006004:	b29b      	uxth	r3, r3
 8006006:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800600a:	b29a      	uxth	r2, r3
 800600c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800600e:	801a      	strh	r2, [r3, #0]
 8006010:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006012:	881b      	ldrh	r3, [r3, #0]
 8006014:	b29b      	uxth	r3, r3
 8006016:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800601a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800601e:	b29a      	uxth	r2, r3
 8006020:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006022:	801a      	strh	r2, [r3, #0]
 8006024:	e057      	b.n	80060d6 <USB_EPStartXfer+0xaea>
 8006026:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800602a:	2b3e      	cmp	r3, #62	; 0x3e
 800602c:	d817      	bhi.n	800605e <USB_EPStartXfer+0xa72>
 800602e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006032:	085b      	lsrs	r3, r3, #1
 8006034:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8006038:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800603c:	f003 0301 	and.w	r3, r3, #1
 8006040:	2b00      	cmp	r3, #0
 8006042:	d004      	beq.n	800604e <USB_EPStartXfer+0xa62>
 8006044:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006048:	3301      	adds	r3, #1
 800604a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800604e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006052:	b29b      	uxth	r3, r3
 8006054:	029b      	lsls	r3, r3, #10
 8006056:	b29a      	uxth	r2, r3
 8006058:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800605a:	801a      	strh	r2, [r3, #0]
 800605c:	e03b      	b.n	80060d6 <USB_EPStartXfer+0xaea>
 800605e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006062:	095b      	lsrs	r3, r3, #5
 8006064:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8006068:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800606c:	f003 031f 	and.w	r3, r3, #31
 8006070:	2b00      	cmp	r3, #0
 8006072:	d104      	bne.n	800607e <USB_EPStartXfer+0xa92>
 8006074:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006078:	3b01      	subs	r3, #1
 800607a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800607e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006082:	b29b      	uxth	r3, r3
 8006084:	029b      	lsls	r3, r3, #10
 8006086:	b29b      	uxth	r3, r3
 8006088:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800608c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006090:	b29a      	uxth	r2, r3
 8006092:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006094:	801a      	strh	r2, [r3, #0]
 8006096:	e01e      	b.n	80060d6 <USB_EPStartXfer+0xaea>
 8006098:	463b      	mov	r3, r7
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	785b      	ldrb	r3, [r3, #1]
 800609e:	2b01      	cmp	r3, #1
 80060a0:	d119      	bne.n	80060d6 <USB_EPStartXfer+0xaea>
 80060a2:	1d3b      	adds	r3, r7, #4
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	673b      	str	r3, [r7, #112]	; 0x70
 80060a8:	1d3b      	adds	r3, r7, #4
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80060b0:	b29b      	uxth	r3, r3
 80060b2:	461a      	mov	r2, r3
 80060b4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80060b6:	4413      	add	r3, r2
 80060b8:	673b      	str	r3, [r7, #112]	; 0x70
 80060ba:	463b      	mov	r3, r7
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	781b      	ldrb	r3, [r3, #0]
 80060c0:	011a      	lsls	r2, r3, #4
 80060c2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80060c4:	4413      	add	r3, r2
 80060c6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80060ca:	66fb      	str	r3, [r7, #108]	; 0x6c
 80060cc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80060d0:	b29a      	uxth	r2, r3
 80060d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060d4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80060d6:	463b      	mov	r3, r7
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	891b      	ldrh	r3, [r3, #8]
 80060dc:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80060e0:	463b      	mov	r3, r7
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	6959      	ldr	r1, [r3, #20]
 80060e6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80060ea:	b29b      	uxth	r3, r3
 80060ec:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 80060f0:	1d38      	adds	r0, r7, #4
 80060f2:	6800      	ldr	r0, [r0, #0]
 80060f4:	f000 feaf 	bl	8006e56 <USB_WritePMA>
 80060f8:	e17e      	b.n	80063f8 <USB_EPStartXfer+0xe0c>
          }
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80060fa:	463b      	mov	r3, r7
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	785b      	ldrb	r3, [r3, #1]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d16f      	bne.n	80061e4 <USB_EPStartXfer+0xbf8>
 8006104:	1d3b      	adds	r3, r7, #4
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800610c:	1d3b      	adds	r3, r7, #4
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006114:	b29b      	uxth	r3, r3
 8006116:	461a      	mov	r2, r3
 8006118:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800611c:	4413      	add	r3, r2
 800611e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006122:	463b      	mov	r3, r7
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	781b      	ldrb	r3, [r3, #0]
 8006128:	011a      	lsls	r2, r3, #4
 800612a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800612e:	4413      	add	r3, r2
 8006130:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006134:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006138:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800613c:	2b00      	cmp	r3, #0
 800613e:	d116      	bne.n	800616e <USB_EPStartXfer+0xb82>
 8006140:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006144:	881b      	ldrh	r3, [r3, #0]
 8006146:	b29b      	uxth	r3, r3
 8006148:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800614c:	b29a      	uxth	r2, r3
 800614e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006152:	801a      	strh	r2, [r3, #0]
 8006154:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006158:	881b      	ldrh	r3, [r3, #0]
 800615a:	b29b      	uxth	r3, r3
 800615c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006160:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006164:	b29a      	uxth	r2, r3
 8006166:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800616a:	801a      	strh	r2, [r3, #0]
 800616c:	e05f      	b.n	800622e <USB_EPStartXfer+0xc42>
 800616e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006172:	2b3e      	cmp	r3, #62	; 0x3e
 8006174:	d818      	bhi.n	80061a8 <USB_EPStartXfer+0xbbc>
 8006176:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800617a:	085b      	lsrs	r3, r3, #1
 800617c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8006180:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006184:	f003 0301 	and.w	r3, r3, #1
 8006188:	2b00      	cmp	r3, #0
 800618a:	d004      	beq.n	8006196 <USB_EPStartXfer+0xbaa>
 800618c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8006190:	3301      	adds	r3, #1
 8006192:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8006196:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800619a:	b29b      	uxth	r3, r3
 800619c:	029b      	lsls	r3, r3, #10
 800619e:	b29a      	uxth	r2, r3
 80061a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80061a4:	801a      	strh	r2, [r3, #0]
 80061a6:	e042      	b.n	800622e <USB_EPStartXfer+0xc42>
 80061a8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80061ac:	095b      	lsrs	r3, r3, #5
 80061ae:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80061b2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80061b6:	f003 031f 	and.w	r3, r3, #31
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d104      	bne.n	80061c8 <USB_EPStartXfer+0xbdc>
 80061be:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80061c2:	3b01      	subs	r3, #1
 80061c4:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80061c8:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80061cc:	b29b      	uxth	r3, r3
 80061ce:	029b      	lsls	r3, r3, #10
 80061d0:	b29b      	uxth	r3, r3
 80061d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80061d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80061da:	b29a      	uxth	r2, r3
 80061dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80061e0:	801a      	strh	r2, [r3, #0]
 80061e2:	e024      	b.n	800622e <USB_EPStartXfer+0xc42>
 80061e4:	463b      	mov	r3, r7
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	785b      	ldrb	r3, [r3, #1]
 80061ea:	2b01      	cmp	r3, #1
 80061ec:	d11f      	bne.n	800622e <USB_EPStartXfer+0xc42>
 80061ee:	1d3b      	adds	r3, r7, #4
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80061f6:	1d3b      	adds	r3, r7, #4
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80061fe:	b29b      	uxth	r3, r3
 8006200:	461a      	mov	r2, r3
 8006202:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8006206:	4413      	add	r3, r2
 8006208:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800620c:	463b      	mov	r3, r7
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	781b      	ldrb	r3, [r3, #0]
 8006212:	011a      	lsls	r2, r3, #4
 8006214:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8006218:	4413      	add	r3, r2
 800621a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800621e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006222:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006226:	b29a      	uxth	r2, r3
 8006228:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800622c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800622e:	463b      	mov	r3, r7
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	891b      	ldrh	r3, [r3, #8]
 8006234:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006238:	463b      	mov	r3, r7
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	6959      	ldr	r1, [r3, #20]
 800623e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006242:	b29b      	uxth	r3, r3
 8006244:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8006248:	1d38      	adds	r0, r7, #4
 800624a:	6800      	ldr	r0, [r0, #0]
 800624c:	f000 fe03 	bl	8006e56 <USB_WritePMA>
          ep->xfer_buff += len;
 8006250:	463b      	mov	r3, r7
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	695a      	ldr	r2, [r3, #20]
 8006256:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800625a:	441a      	add	r2, r3
 800625c:	463b      	mov	r3, r7
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 8006262:	463b      	mov	r3, r7
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	6a1a      	ldr	r2, [r3, #32]
 8006268:	463b      	mov	r3, r7
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	691b      	ldr	r3, [r3, #16]
 800626e:	429a      	cmp	r2, r3
 8006270:	d909      	bls.n	8006286 <USB_EPStartXfer+0xc9a>
          {
            ep->xfer_len_db -= len;
 8006272:	463b      	mov	r3, r7
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	6a1a      	ldr	r2, [r3, #32]
 8006278:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800627c:	1ad2      	subs	r2, r2, r3
 800627e:	463b      	mov	r3, r7
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	621a      	str	r2, [r3, #32]
 8006284:	e008      	b.n	8006298 <USB_EPStartXfer+0xcac>
          }
          else
          {
            len = ep->xfer_len_db;
 8006286:	463b      	mov	r3, r7
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	6a1b      	ldr	r3, [r3, #32]
 800628c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
            ep->xfer_len_db = 0U;
 8006290:	463b      	mov	r3, r7
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	2200      	movs	r2, #0
 8006296:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 8006298:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800629c:	2b00      	cmp	r3, #0
 800629e:	f000 80ab 	beq.w	80063f8 <USB_EPStartXfer+0xe0c>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80062a2:	1d3b      	adds	r3, r7, #4
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80062aa:	463b      	mov	r3, r7
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	785b      	ldrb	r3, [r3, #1]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d16f      	bne.n	8006394 <USB_EPStartXfer+0xda8>
 80062b4:	1d3b      	adds	r3, r7, #4
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80062bc:	1d3b      	adds	r3, r7, #4
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80062c4:	b29b      	uxth	r3, r3
 80062c6:	461a      	mov	r2, r3
 80062c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80062cc:	4413      	add	r3, r2
 80062ce:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80062d2:	463b      	mov	r3, r7
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	781b      	ldrb	r3, [r3, #0]
 80062d8:	011a      	lsls	r2, r3, #4
 80062da:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80062de:	4413      	add	r3, r2
 80062e0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80062e4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80062e8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d116      	bne.n	800631e <USB_EPStartXfer+0xd32>
 80062f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80062f4:	881b      	ldrh	r3, [r3, #0]
 80062f6:	b29b      	uxth	r3, r3
 80062f8:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80062fc:	b29a      	uxth	r2, r3
 80062fe:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006302:	801a      	strh	r2, [r3, #0]
 8006304:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006308:	881b      	ldrh	r3, [r3, #0]
 800630a:	b29b      	uxth	r3, r3
 800630c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006310:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006314:	b29a      	uxth	r2, r3
 8006316:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800631a:	801a      	strh	r2, [r3, #0]
 800631c:	e05b      	b.n	80063d6 <USB_EPStartXfer+0xdea>
 800631e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006322:	2b3e      	cmp	r3, #62	; 0x3e
 8006324:	d818      	bhi.n	8006358 <USB_EPStartXfer+0xd6c>
 8006326:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800632a:	085b      	lsrs	r3, r3, #1
 800632c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8006330:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006334:	f003 0301 	and.w	r3, r3, #1
 8006338:	2b00      	cmp	r3, #0
 800633a:	d004      	beq.n	8006346 <USB_EPStartXfer+0xd5a>
 800633c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006340:	3301      	adds	r3, #1
 8006342:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8006346:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800634a:	b29b      	uxth	r3, r3
 800634c:	029b      	lsls	r3, r3, #10
 800634e:	b29a      	uxth	r2, r3
 8006350:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006354:	801a      	strh	r2, [r3, #0]
 8006356:	e03e      	b.n	80063d6 <USB_EPStartXfer+0xdea>
 8006358:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800635c:	095b      	lsrs	r3, r3, #5
 800635e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8006362:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006366:	f003 031f 	and.w	r3, r3, #31
 800636a:	2b00      	cmp	r3, #0
 800636c:	d104      	bne.n	8006378 <USB_EPStartXfer+0xd8c>
 800636e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006372:	3b01      	subs	r3, #1
 8006374:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8006378:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800637c:	b29b      	uxth	r3, r3
 800637e:	029b      	lsls	r3, r3, #10
 8006380:	b29b      	uxth	r3, r3
 8006382:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006386:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800638a:	b29a      	uxth	r2, r3
 800638c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006390:	801a      	strh	r2, [r3, #0]
 8006392:	e020      	b.n	80063d6 <USB_EPStartXfer+0xdea>
 8006394:	463b      	mov	r3, r7
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	785b      	ldrb	r3, [r3, #1]
 800639a:	2b01      	cmp	r3, #1
 800639c:	d11b      	bne.n	80063d6 <USB_EPStartXfer+0xdea>
 800639e:	1d3b      	adds	r3, r7, #4
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80063a6:	b29b      	uxth	r3, r3
 80063a8:	461a      	mov	r2, r3
 80063aa:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80063ae:	4413      	add	r3, r2
 80063b0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80063b4:	463b      	mov	r3, r7
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	781b      	ldrb	r3, [r3, #0]
 80063ba:	011a      	lsls	r2, r3, #4
 80063bc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80063c0:	4413      	add	r3, r2
 80063c2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80063c6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80063ca:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80063ce:	b29a      	uxth	r2, r3
 80063d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80063d4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80063d6:	463b      	mov	r3, r7
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	895b      	ldrh	r3, [r3, #10]
 80063dc:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80063e0:	463b      	mov	r3, r7
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	6959      	ldr	r1, [r3, #20]
 80063e6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80063ea:	b29b      	uxth	r3, r3
 80063ec:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 80063f0:	1d38      	adds	r0, r7, #4
 80063f2:	6800      	ldr	r0, [r0, #0]
 80063f4:	f000 fd2f 	bl	8006e56 <USB_WritePMA>
          }
        }
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80063f8:	1d3b      	adds	r3, r7, #4
 80063fa:	681a      	ldr	r2, [r3, #0]
 80063fc:	463b      	mov	r3, r7
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	781b      	ldrb	r3, [r3, #0]
 8006402:	009b      	lsls	r3, r3, #2
 8006404:	4413      	add	r3, r2
 8006406:	881b      	ldrh	r3, [r3, #0]
 8006408:	b29b      	uxth	r3, r3
 800640a:	f107 020a 	add.w	r2, r7, #10
 800640e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006412:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006416:	8013      	strh	r3, [r2, #0]
 8006418:	f107 030a 	add.w	r3, r7, #10
 800641c:	f107 020a 	add.w	r2, r7, #10
 8006420:	8812      	ldrh	r2, [r2, #0]
 8006422:	f082 0210 	eor.w	r2, r2, #16
 8006426:	801a      	strh	r2, [r3, #0]
 8006428:	f107 030a 	add.w	r3, r7, #10
 800642c:	f107 020a 	add.w	r2, r7, #10
 8006430:	8812      	ldrh	r2, [r2, #0]
 8006432:	f082 0220 	eor.w	r2, r2, #32
 8006436:	801a      	strh	r2, [r3, #0]
 8006438:	1d3b      	adds	r3, r7, #4
 800643a:	681a      	ldr	r2, [r3, #0]
 800643c:	463b      	mov	r3, r7
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	781b      	ldrb	r3, [r3, #0]
 8006442:	009b      	lsls	r3, r3, #2
 8006444:	441a      	add	r2, r3
 8006446:	f107 030a 	add.w	r3, r7, #10
 800644a:	881b      	ldrh	r3, [r3, #0]
 800644c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006450:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006454:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006458:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800645c:	b29b      	uxth	r3, r3
 800645e:	8013      	strh	r3, [r2, #0]
 8006460:	e3b5      	b.n	8006bce <USB_EPStartXfer+0x15e2>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8006462:	463b      	mov	r3, r7
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	7b1b      	ldrb	r3, [r3, #12]
 8006468:	2b00      	cmp	r3, #0
 800646a:	f040 8090 	bne.w	800658e <USB_EPStartXfer+0xfa2>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800646e:	463b      	mov	r3, r7
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	699a      	ldr	r2, [r3, #24]
 8006474:	463b      	mov	r3, r7
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	691b      	ldr	r3, [r3, #16]
 800647a:	429a      	cmp	r2, r3
 800647c:	d90e      	bls.n	800649c <USB_EPStartXfer+0xeb0>
      {
        len = ep->maxpacket;
 800647e:	463b      	mov	r3, r7
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	691b      	ldr	r3, [r3, #16]
 8006484:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
        ep->xfer_len -= len;
 8006488:	463b      	mov	r3, r7
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	699a      	ldr	r2, [r3, #24]
 800648e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006492:	1ad2      	subs	r2, r2, r3
 8006494:	463b      	mov	r3, r7
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	619a      	str	r2, [r3, #24]
 800649a:	e008      	b.n	80064ae <USB_EPStartXfer+0xec2>
      }
      else
      {
        len = ep->xfer_len;
 800649c:	463b      	mov	r3, r7
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	699b      	ldr	r3, [r3, #24]
 80064a2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
        ep->xfer_len = 0U;
 80064a6:	463b      	mov	r3, r7
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	2200      	movs	r2, #0
 80064ac:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 80064ae:	1d3b      	adds	r3, r7, #4
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80064b6:	1d3b      	adds	r3, r7, #4
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80064be:	b29b      	uxth	r3, r3
 80064c0:	461a      	mov	r2, r3
 80064c2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80064c6:	4413      	add	r3, r2
 80064c8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80064cc:	463b      	mov	r3, r7
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	781b      	ldrb	r3, [r3, #0]
 80064d2:	011a      	lsls	r2, r3, #4
 80064d4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80064d8:	4413      	add	r3, r2
 80064da:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80064de:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80064e2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d116      	bne.n	8006518 <USB_EPStartXfer+0xf2c>
 80064ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80064ee:	881b      	ldrh	r3, [r3, #0]
 80064f0:	b29b      	uxth	r3, r3
 80064f2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80064f6:	b29a      	uxth	r2, r3
 80064f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80064fc:	801a      	strh	r2, [r3, #0]
 80064fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006502:	881b      	ldrh	r3, [r3, #0]
 8006504:	b29b      	uxth	r3, r3
 8006506:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800650a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800650e:	b29a      	uxth	r2, r3
 8006510:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006514:	801a      	strh	r2, [r3, #0]
 8006516:	e32c      	b.n	8006b72 <USB_EPStartXfer+0x1586>
 8006518:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800651c:	2b3e      	cmp	r3, #62	; 0x3e
 800651e:	d818      	bhi.n	8006552 <USB_EPStartXfer+0xf66>
 8006520:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006524:	085b      	lsrs	r3, r3, #1
 8006526:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800652a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800652e:	f003 0301 	and.w	r3, r3, #1
 8006532:	2b00      	cmp	r3, #0
 8006534:	d004      	beq.n	8006540 <USB_EPStartXfer+0xf54>
 8006536:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800653a:	3301      	adds	r3, #1
 800653c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8006540:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006544:	b29b      	uxth	r3, r3
 8006546:	029b      	lsls	r3, r3, #10
 8006548:	b29a      	uxth	r2, r3
 800654a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800654e:	801a      	strh	r2, [r3, #0]
 8006550:	e30f      	b.n	8006b72 <USB_EPStartXfer+0x1586>
 8006552:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006556:	095b      	lsrs	r3, r3, #5
 8006558:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800655c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006560:	f003 031f 	and.w	r3, r3, #31
 8006564:	2b00      	cmp	r3, #0
 8006566:	d104      	bne.n	8006572 <USB_EPStartXfer+0xf86>
 8006568:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800656c:	3b01      	subs	r3, #1
 800656e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8006572:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006576:	b29b      	uxth	r3, r3
 8006578:	029b      	lsls	r3, r3, #10
 800657a:	b29b      	uxth	r3, r3
 800657c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006580:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006584:	b29a      	uxth	r2, r3
 8006586:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800658a:	801a      	strh	r2, [r3, #0]
 800658c:	e2f1      	b.n	8006b72 <USB_EPStartXfer+0x1586>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800658e:	463b      	mov	r3, r7
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	78db      	ldrb	r3, [r3, #3]
 8006594:	2b02      	cmp	r3, #2
 8006596:	f040 818f 	bne.w	80068b8 <USB_EPStartXfer+0x12cc>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800659a:	463b      	mov	r3, r7
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	785b      	ldrb	r3, [r3, #1]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d175      	bne.n	8006690 <USB_EPStartXfer+0x10a4>
 80065a4:	1d3b      	adds	r3, r7, #4
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80065ac:	1d3b      	adds	r3, r7, #4
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80065b4:	b29b      	uxth	r3, r3
 80065b6:	461a      	mov	r2, r3
 80065b8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80065bc:	4413      	add	r3, r2
 80065be:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80065c2:	463b      	mov	r3, r7
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	781b      	ldrb	r3, [r3, #0]
 80065c8:	011a      	lsls	r2, r3, #4
 80065ca:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80065ce:	4413      	add	r3, r2
 80065d0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80065d4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80065d8:	463b      	mov	r3, r7
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	691b      	ldr	r3, [r3, #16]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d116      	bne.n	8006610 <USB_EPStartXfer+0x1024>
 80065e2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80065e6:	881b      	ldrh	r3, [r3, #0]
 80065e8:	b29b      	uxth	r3, r3
 80065ea:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80065ee:	b29a      	uxth	r2, r3
 80065f0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80065f4:	801a      	strh	r2, [r3, #0]
 80065f6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80065fa:	881b      	ldrh	r3, [r3, #0]
 80065fc:	b29b      	uxth	r3, r3
 80065fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006602:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006606:	b29a      	uxth	r2, r3
 8006608:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800660c:	801a      	strh	r2, [r3, #0]
 800660e:	e065      	b.n	80066dc <USB_EPStartXfer+0x10f0>
 8006610:	463b      	mov	r3, r7
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	691b      	ldr	r3, [r3, #16]
 8006616:	2b3e      	cmp	r3, #62	; 0x3e
 8006618:	d81a      	bhi.n	8006650 <USB_EPStartXfer+0x1064>
 800661a:	463b      	mov	r3, r7
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	691b      	ldr	r3, [r3, #16]
 8006620:	085b      	lsrs	r3, r3, #1
 8006622:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8006626:	463b      	mov	r3, r7
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	691b      	ldr	r3, [r3, #16]
 800662c:	f003 0301 	and.w	r3, r3, #1
 8006630:	2b00      	cmp	r3, #0
 8006632:	d004      	beq.n	800663e <USB_EPStartXfer+0x1052>
 8006634:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006638:	3301      	adds	r3, #1
 800663a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800663e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006642:	b29b      	uxth	r3, r3
 8006644:	029b      	lsls	r3, r3, #10
 8006646:	b29a      	uxth	r2, r3
 8006648:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800664c:	801a      	strh	r2, [r3, #0]
 800664e:	e045      	b.n	80066dc <USB_EPStartXfer+0x10f0>
 8006650:	463b      	mov	r3, r7
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	691b      	ldr	r3, [r3, #16]
 8006656:	095b      	lsrs	r3, r3, #5
 8006658:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800665c:	463b      	mov	r3, r7
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	691b      	ldr	r3, [r3, #16]
 8006662:	f003 031f 	and.w	r3, r3, #31
 8006666:	2b00      	cmp	r3, #0
 8006668:	d104      	bne.n	8006674 <USB_EPStartXfer+0x1088>
 800666a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800666e:	3b01      	subs	r3, #1
 8006670:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8006674:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006678:	b29b      	uxth	r3, r3
 800667a:	029b      	lsls	r3, r3, #10
 800667c:	b29b      	uxth	r3, r3
 800667e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006682:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006686:	b29a      	uxth	r2, r3
 8006688:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800668c:	801a      	strh	r2, [r3, #0]
 800668e:	e025      	b.n	80066dc <USB_EPStartXfer+0x10f0>
 8006690:	463b      	mov	r3, r7
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	785b      	ldrb	r3, [r3, #1]
 8006696:	2b01      	cmp	r3, #1
 8006698:	d120      	bne.n	80066dc <USB_EPStartXfer+0x10f0>
 800669a:	1d3b      	adds	r3, r7, #4
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80066a2:	1d3b      	adds	r3, r7, #4
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80066aa:	b29b      	uxth	r3, r3
 80066ac:	461a      	mov	r2, r3
 80066ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80066b2:	4413      	add	r3, r2
 80066b4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80066b8:	463b      	mov	r3, r7
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	781b      	ldrb	r3, [r3, #0]
 80066be:	011a      	lsls	r2, r3, #4
 80066c0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80066c4:	4413      	add	r3, r2
 80066c6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80066ca:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80066ce:	463b      	mov	r3, r7
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	691b      	ldr	r3, [r3, #16]
 80066d4:	b29a      	uxth	r2, r3
 80066d6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80066da:	801a      	strh	r2, [r3, #0]
 80066dc:	1d3b      	adds	r3, r7, #4
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80066e4:	463b      	mov	r3, r7
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	785b      	ldrb	r3, [r3, #1]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d175      	bne.n	80067da <USB_EPStartXfer+0x11ee>
 80066ee:	1d3b      	adds	r3, r7, #4
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80066f6:	1d3b      	adds	r3, r7, #4
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80066fe:	b29b      	uxth	r3, r3
 8006700:	461a      	mov	r2, r3
 8006702:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006706:	4413      	add	r3, r2
 8006708:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800670c:	463b      	mov	r3, r7
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	781b      	ldrb	r3, [r3, #0]
 8006712:	011a      	lsls	r2, r3, #4
 8006714:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006718:	4413      	add	r3, r2
 800671a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800671e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006722:	463b      	mov	r3, r7
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	691b      	ldr	r3, [r3, #16]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d116      	bne.n	800675a <USB_EPStartXfer+0x116e>
 800672c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006730:	881b      	ldrh	r3, [r3, #0]
 8006732:	b29b      	uxth	r3, r3
 8006734:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006738:	b29a      	uxth	r2, r3
 800673a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800673e:	801a      	strh	r2, [r3, #0]
 8006740:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006744:	881b      	ldrh	r3, [r3, #0]
 8006746:	b29b      	uxth	r3, r3
 8006748:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800674c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006750:	b29a      	uxth	r2, r3
 8006752:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006756:	801a      	strh	r2, [r3, #0]
 8006758:	e061      	b.n	800681e <USB_EPStartXfer+0x1232>
 800675a:	463b      	mov	r3, r7
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	691b      	ldr	r3, [r3, #16]
 8006760:	2b3e      	cmp	r3, #62	; 0x3e
 8006762:	d81a      	bhi.n	800679a <USB_EPStartXfer+0x11ae>
 8006764:	463b      	mov	r3, r7
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	691b      	ldr	r3, [r3, #16]
 800676a:	085b      	lsrs	r3, r3, #1
 800676c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8006770:	463b      	mov	r3, r7
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	691b      	ldr	r3, [r3, #16]
 8006776:	f003 0301 	and.w	r3, r3, #1
 800677a:	2b00      	cmp	r3, #0
 800677c:	d004      	beq.n	8006788 <USB_EPStartXfer+0x119c>
 800677e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8006782:	3301      	adds	r3, #1
 8006784:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8006788:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800678c:	b29b      	uxth	r3, r3
 800678e:	029b      	lsls	r3, r3, #10
 8006790:	b29a      	uxth	r2, r3
 8006792:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006796:	801a      	strh	r2, [r3, #0]
 8006798:	e041      	b.n	800681e <USB_EPStartXfer+0x1232>
 800679a:	463b      	mov	r3, r7
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	691b      	ldr	r3, [r3, #16]
 80067a0:	095b      	lsrs	r3, r3, #5
 80067a2:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80067a6:	463b      	mov	r3, r7
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	691b      	ldr	r3, [r3, #16]
 80067ac:	f003 031f 	and.w	r3, r3, #31
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d104      	bne.n	80067be <USB_EPStartXfer+0x11d2>
 80067b4:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80067b8:	3b01      	subs	r3, #1
 80067ba:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80067be:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80067c2:	b29b      	uxth	r3, r3
 80067c4:	029b      	lsls	r3, r3, #10
 80067c6:	b29b      	uxth	r3, r3
 80067c8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80067cc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80067d0:	b29a      	uxth	r2, r3
 80067d2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80067d6:	801a      	strh	r2, [r3, #0]
 80067d8:	e021      	b.n	800681e <USB_EPStartXfer+0x1232>
 80067da:	463b      	mov	r3, r7
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	785b      	ldrb	r3, [r3, #1]
 80067e0:	2b01      	cmp	r3, #1
 80067e2:	d11c      	bne.n	800681e <USB_EPStartXfer+0x1232>
 80067e4:	1d3b      	adds	r3, r7, #4
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80067ec:	b29b      	uxth	r3, r3
 80067ee:	461a      	mov	r2, r3
 80067f0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80067f4:	4413      	add	r3, r2
 80067f6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80067fa:	463b      	mov	r3, r7
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	781b      	ldrb	r3, [r3, #0]
 8006800:	011a      	lsls	r2, r3, #4
 8006802:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006806:	4413      	add	r3, r2
 8006808:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800680c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006810:	463b      	mov	r3, r7
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	691b      	ldr	r3, [r3, #16]
 8006816:	b29a      	uxth	r2, r3
 8006818:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800681c:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800681e:	463b      	mov	r3, r7
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	69db      	ldr	r3, [r3, #28]
 8006824:	2b00      	cmp	r3, #0
 8006826:	f000 81a4 	beq.w	8006b72 <USB_EPStartXfer+0x1586>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800682a:	1d3b      	adds	r3, r7, #4
 800682c:	681a      	ldr	r2, [r3, #0]
 800682e:	463b      	mov	r3, r7
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	781b      	ldrb	r3, [r3, #0]
 8006834:	009b      	lsls	r3, r3, #2
 8006836:	4413      	add	r3, r2
 8006838:	881b      	ldrh	r3, [r3, #0]
 800683a:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800683e:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8006842:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006846:	2b00      	cmp	r3, #0
 8006848:	d005      	beq.n	8006856 <USB_EPStartXfer+0x126a>
 800684a:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 800684e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006852:	2b00      	cmp	r3, #0
 8006854:	d10d      	bne.n	8006872 <USB_EPStartXfer+0x1286>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8006856:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 800685a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800685e:	2b00      	cmp	r3, #0
 8006860:	f040 8187 	bne.w	8006b72 <USB_EPStartXfer+0x1586>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8006864:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8006868:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800686c:	2b00      	cmp	r3, #0
 800686e:	f040 8180 	bne.w	8006b72 <USB_EPStartXfer+0x1586>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 8006872:	1d3b      	adds	r3, r7, #4
 8006874:	681a      	ldr	r2, [r3, #0]
 8006876:	463b      	mov	r3, r7
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	781b      	ldrb	r3, [r3, #0]
 800687c:	009b      	lsls	r3, r3, #2
 800687e:	4413      	add	r3, r2
 8006880:	881b      	ldrh	r3, [r3, #0]
 8006882:	b29b      	uxth	r3, r3
 8006884:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006888:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800688c:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
 8006890:	1d3b      	adds	r3, r7, #4
 8006892:	681a      	ldr	r2, [r3, #0]
 8006894:	463b      	mov	r3, r7
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	781b      	ldrb	r3, [r3, #0]
 800689a:	009b      	lsls	r3, r3, #2
 800689c:	441a      	add	r2, r3
 800689e:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 80068a2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80068a6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80068aa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80068ae:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80068b2:	b29b      	uxth	r3, r3
 80068b4:	8013      	strh	r3, [r2, #0]
 80068b6:	e15c      	b.n	8006b72 <USB_EPStartXfer+0x1586>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80068b8:	463b      	mov	r3, r7
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	78db      	ldrb	r3, [r3, #3]
 80068be:	2b01      	cmp	r3, #1
 80068c0:	f040 8155 	bne.w	8006b6e <USB_EPStartXfer+0x1582>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 80068c4:	463b      	mov	r3, r7
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	699a      	ldr	r2, [r3, #24]
 80068ca:	463b      	mov	r3, r7
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	691b      	ldr	r3, [r3, #16]
 80068d0:	429a      	cmp	r2, r3
 80068d2:	d90e      	bls.n	80068f2 <USB_EPStartXfer+0x1306>
        {
          len = ep->maxpacket;
 80068d4:	463b      	mov	r3, r7
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	691b      	ldr	r3, [r3, #16]
 80068da:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
          ep->xfer_len -= len;
 80068de:	463b      	mov	r3, r7
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	699a      	ldr	r2, [r3, #24]
 80068e4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80068e8:	1ad2      	subs	r2, r2, r3
 80068ea:	463b      	mov	r3, r7
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	619a      	str	r2, [r3, #24]
 80068f0:	e008      	b.n	8006904 <USB_EPStartXfer+0x1318>
        }
        else
        {
          len = ep->xfer_len;
 80068f2:	463b      	mov	r3, r7
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	699b      	ldr	r3, [r3, #24]
 80068f8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
          ep->xfer_len = 0U;
 80068fc:	463b      	mov	r3, r7
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	2200      	movs	r2, #0
 8006902:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8006904:	463b      	mov	r3, r7
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	785b      	ldrb	r3, [r3, #1]
 800690a:	2b00      	cmp	r3, #0
 800690c:	d16f      	bne.n	80069ee <USB_EPStartXfer+0x1402>
 800690e:	1d3b      	adds	r3, r7, #4
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8006916:	1d3b      	adds	r3, r7, #4
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800691e:	b29b      	uxth	r3, r3
 8006920:	461a      	mov	r2, r3
 8006922:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8006926:	4413      	add	r3, r2
 8006928:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800692c:	463b      	mov	r3, r7
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	781b      	ldrb	r3, [r3, #0]
 8006932:	011a      	lsls	r2, r3, #4
 8006934:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8006938:	4413      	add	r3, r2
 800693a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800693e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006942:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006946:	2b00      	cmp	r3, #0
 8006948:	d116      	bne.n	8006978 <USB_EPStartXfer+0x138c>
 800694a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800694e:	881b      	ldrh	r3, [r3, #0]
 8006950:	b29b      	uxth	r3, r3
 8006952:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006956:	b29a      	uxth	r2, r3
 8006958:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800695c:	801a      	strh	r2, [r3, #0]
 800695e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006962:	881b      	ldrh	r3, [r3, #0]
 8006964:	b29b      	uxth	r3, r3
 8006966:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800696a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800696e:	b29a      	uxth	r2, r3
 8006970:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006974:	801a      	strh	r2, [r3, #0]
 8006976:	e05f      	b.n	8006a38 <USB_EPStartXfer+0x144c>
 8006978:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800697c:	2b3e      	cmp	r3, #62	; 0x3e
 800697e:	d818      	bhi.n	80069b2 <USB_EPStartXfer+0x13c6>
 8006980:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006984:	085b      	lsrs	r3, r3, #1
 8006986:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800698a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800698e:	f003 0301 	and.w	r3, r3, #1
 8006992:	2b00      	cmp	r3, #0
 8006994:	d004      	beq.n	80069a0 <USB_EPStartXfer+0x13b4>
 8006996:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800699a:	3301      	adds	r3, #1
 800699c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80069a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80069a4:	b29b      	uxth	r3, r3
 80069a6:	029b      	lsls	r3, r3, #10
 80069a8:	b29a      	uxth	r2, r3
 80069aa:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80069ae:	801a      	strh	r2, [r3, #0]
 80069b0:	e042      	b.n	8006a38 <USB_EPStartXfer+0x144c>
 80069b2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80069b6:	095b      	lsrs	r3, r3, #5
 80069b8:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80069bc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80069c0:	f003 031f 	and.w	r3, r3, #31
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d104      	bne.n	80069d2 <USB_EPStartXfer+0x13e6>
 80069c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80069cc:	3b01      	subs	r3, #1
 80069ce:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80069d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80069d6:	b29b      	uxth	r3, r3
 80069d8:	029b      	lsls	r3, r3, #10
 80069da:	b29b      	uxth	r3, r3
 80069dc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80069e0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80069e4:	b29a      	uxth	r2, r3
 80069e6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80069ea:	801a      	strh	r2, [r3, #0]
 80069ec:	e024      	b.n	8006a38 <USB_EPStartXfer+0x144c>
 80069ee:	463b      	mov	r3, r7
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	785b      	ldrb	r3, [r3, #1]
 80069f4:	2b01      	cmp	r3, #1
 80069f6:	d11f      	bne.n	8006a38 <USB_EPStartXfer+0x144c>
 80069f8:	1d3b      	adds	r3, r7, #4
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8006a00:	1d3b      	adds	r3, r7, #4
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006a08:	b29b      	uxth	r3, r3
 8006a0a:	461a      	mov	r2, r3
 8006a0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a10:	4413      	add	r3, r2
 8006a12:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8006a16:	463b      	mov	r3, r7
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	781b      	ldrb	r3, [r3, #0]
 8006a1c:	011a      	lsls	r2, r3, #4
 8006a1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a22:	4413      	add	r3, r2
 8006a24:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006a28:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8006a2c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006a30:	b29a      	uxth	r2, r3
 8006a32:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8006a36:	801a      	strh	r2, [r3, #0]
 8006a38:	1d3b      	adds	r3, r7, #4
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006a40:	463b      	mov	r3, r7
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	785b      	ldrb	r3, [r3, #1]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d16f      	bne.n	8006b2a <USB_EPStartXfer+0x153e>
 8006a4a:	1d3b      	adds	r3, r7, #4
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8006a52:	1d3b      	adds	r3, r7, #4
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006a5a:	b29b      	uxth	r3, r3
 8006a5c:	461a      	mov	r2, r3
 8006a5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006a62:	4413      	add	r3, r2
 8006a64:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8006a68:	463b      	mov	r3, r7
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	781b      	ldrb	r3, [r3, #0]
 8006a6e:	011a      	lsls	r2, r3, #4
 8006a70:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006a74:	4413      	add	r3, r2
 8006a76:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006a7a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006a7e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d116      	bne.n	8006ab4 <USB_EPStartXfer+0x14c8>
 8006a86:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006a8a:	881b      	ldrh	r3, [r3, #0]
 8006a8c:	b29b      	uxth	r3, r3
 8006a8e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006a92:	b29a      	uxth	r2, r3
 8006a94:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006a98:	801a      	strh	r2, [r3, #0]
 8006a9a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006a9e:	881b      	ldrh	r3, [r3, #0]
 8006aa0:	b29b      	uxth	r3, r3
 8006aa2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006aa6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006aaa:	b29a      	uxth	r2, r3
 8006aac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006ab0:	801a      	strh	r2, [r3, #0]
 8006ab2:	e05e      	b.n	8006b72 <USB_EPStartXfer+0x1586>
 8006ab4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006ab8:	2b3e      	cmp	r3, #62	; 0x3e
 8006aba:	d818      	bhi.n	8006aee <USB_EPStartXfer+0x1502>
 8006abc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006ac0:	085b      	lsrs	r3, r3, #1
 8006ac2:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8006ac6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006aca:	f003 0301 	and.w	r3, r3, #1
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d004      	beq.n	8006adc <USB_EPStartXfer+0x14f0>
 8006ad2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006ad6:	3301      	adds	r3, #1
 8006ad8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8006adc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006ae0:	b29b      	uxth	r3, r3
 8006ae2:	029b      	lsls	r3, r3, #10
 8006ae4:	b29a      	uxth	r2, r3
 8006ae6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006aea:	801a      	strh	r2, [r3, #0]
 8006aec:	e041      	b.n	8006b72 <USB_EPStartXfer+0x1586>
 8006aee:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006af2:	095b      	lsrs	r3, r3, #5
 8006af4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8006af8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006afc:	f003 031f 	and.w	r3, r3, #31
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d104      	bne.n	8006b0e <USB_EPStartXfer+0x1522>
 8006b04:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006b08:	3b01      	subs	r3, #1
 8006b0a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8006b0e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006b12:	b29b      	uxth	r3, r3
 8006b14:	029b      	lsls	r3, r3, #10
 8006b16:	b29b      	uxth	r3, r3
 8006b18:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006b1c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006b20:	b29a      	uxth	r2, r3
 8006b22:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006b26:	801a      	strh	r2, [r3, #0]
 8006b28:	e023      	b.n	8006b72 <USB_EPStartXfer+0x1586>
 8006b2a:	463b      	mov	r3, r7
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	785b      	ldrb	r3, [r3, #1]
 8006b30:	2b01      	cmp	r3, #1
 8006b32:	d11e      	bne.n	8006b72 <USB_EPStartXfer+0x1586>
 8006b34:	1d3b      	adds	r3, r7, #4
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006b3c:	b29b      	uxth	r3, r3
 8006b3e:	461a      	mov	r2, r3
 8006b40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b44:	4413      	add	r3, r2
 8006b46:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006b4a:	463b      	mov	r3, r7
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	781b      	ldrb	r3, [r3, #0]
 8006b50:	011a      	lsls	r2, r3, #4
 8006b52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b56:	4413      	add	r3, r2
 8006b58:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006b5c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006b60:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006b64:	b29a      	uxth	r2, r3
 8006b66:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b6a:	801a      	strh	r2, [r3, #0]
 8006b6c:	e001      	b.n	8006b72 <USB_EPStartXfer+0x1586>
      }
      else
      {
        return HAL_ERROR;
 8006b6e:	2301      	movs	r3, #1
 8006b70:	e02e      	b.n	8006bd0 <USB_EPStartXfer+0x15e4>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006b72:	1d3b      	adds	r3, r7, #4
 8006b74:	681a      	ldr	r2, [r3, #0]
 8006b76:	463b      	mov	r3, r7
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	781b      	ldrb	r3, [r3, #0]
 8006b7c:	009b      	lsls	r3, r3, #2
 8006b7e:	4413      	add	r3, r2
 8006b80:	881b      	ldrh	r3, [r3, #0]
 8006b82:	b29b      	uxth	r3, r3
 8006b84:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006b88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b8c:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 8006b90:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8006b94:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8006b98:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 8006b9c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8006ba0:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006ba4:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 8006ba8:	1d3b      	adds	r3, r7, #4
 8006baa:	681a      	ldr	r2, [r3, #0]
 8006bac:	463b      	mov	r3, r7
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	781b      	ldrb	r3, [r3, #0]
 8006bb2:	009b      	lsls	r3, r3, #2
 8006bb4:	441a      	add	r2, r3
 8006bb6:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8006bba:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006bbe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006bc2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006bc6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006bca:	b29b      	uxth	r3, r3
 8006bcc:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8006bce:	2300      	movs	r3, #0
}
 8006bd0:	4618      	mov	r0, r3
 8006bd2:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	bd80      	pop	{r7, pc}

08006bda <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006bda:	b480      	push	{r7}
 8006bdc:	b085      	sub	sp, #20
 8006bde:	af00      	add	r7, sp, #0
 8006be0:	6078      	str	r0, [r7, #4]
 8006be2:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	785b      	ldrb	r3, [r3, #1]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d020      	beq.n	8006c2e <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8006bec:	687a      	ldr	r2, [r7, #4]
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	781b      	ldrb	r3, [r3, #0]
 8006bf2:	009b      	lsls	r3, r3, #2
 8006bf4:	4413      	add	r3, r2
 8006bf6:	881b      	ldrh	r3, [r3, #0]
 8006bf8:	b29b      	uxth	r3, r3
 8006bfa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006bfe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006c02:	81bb      	strh	r3, [r7, #12]
 8006c04:	89bb      	ldrh	r3, [r7, #12]
 8006c06:	f083 0310 	eor.w	r3, r3, #16
 8006c0a:	81bb      	strh	r3, [r7, #12]
 8006c0c:	687a      	ldr	r2, [r7, #4]
 8006c0e:	683b      	ldr	r3, [r7, #0]
 8006c10:	781b      	ldrb	r3, [r3, #0]
 8006c12:	009b      	lsls	r3, r3, #2
 8006c14:	441a      	add	r2, r3
 8006c16:	89bb      	ldrh	r3, [r7, #12]
 8006c18:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006c1c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006c20:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006c24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006c28:	b29b      	uxth	r3, r3
 8006c2a:	8013      	strh	r3, [r2, #0]
 8006c2c:	e01f      	b.n	8006c6e <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8006c2e:	687a      	ldr	r2, [r7, #4]
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	781b      	ldrb	r3, [r3, #0]
 8006c34:	009b      	lsls	r3, r3, #2
 8006c36:	4413      	add	r3, r2
 8006c38:	881b      	ldrh	r3, [r3, #0]
 8006c3a:	b29b      	uxth	r3, r3
 8006c3c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006c40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c44:	81fb      	strh	r3, [r7, #14]
 8006c46:	89fb      	ldrh	r3, [r7, #14]
 8006c48:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8006c4c:	81fb      	strh	r3, [r7, #14]
 8006c4e:	687a      	ldr	r2, [r7, #4]
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	781b      	ldrb	r3, [r3, #0]
 8006c54:	009b      	lsls	r3, r3, #2
 8006c56:	441a      	add	r2, r3
 8006c58:	89fb      	ldrh	r3, [r7, #14]
 8006c5a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006c5e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006c62:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006c66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006c6a:	b29b      	uxth	r3, r3
 8006c6c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8006c6e:	2300      	movs	r3, #0
}
 8006c70:	4618      	mov	r0, r3
 8006c72:	3714      	adds	r7, #20
 8006c74:	46bd      	mov	sp, r7
 8006c76:	bc80      	pop	{r7}
 8006c78:	4770      	bx	lr

08006c7a <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006c7a:	b480      	push	{r7}
 8006c7c:	b087      	sub	sp, #28
 8006c7e:	af00      	add	r7, sp, #0
 8006c80:	6078      	str	r0, [r7, #4]
 8006c82:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	7b1b      	ldrb	r3, [r3, #12]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	f040 809d 	bne.w	8006dc8 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	785b      	ldrb	r3, [r3, #1]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d04c      	beq.n	8006d30 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006c96:	687a      	ldr	r2, [r7, #4]
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	781b      	ldrb	r3, [r3, #0]
 8006c9c:	009b      	lsls	r3, r3, #2
 8006c9e:	4413      	add	r3, r2
 8006ca0:	881b      	ldrh	r3, [r3, #0]
 8006ca2:	823b      	strh	r3, [r7, #16]
 8006ca4:	8a3b      	ldrh	r3, [r7, #16]
 8006ca6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d01b      	beq.n	8006ce6 <USB_EPClearStall+0x6c>
 8006cae:	687a      	ldr	r2, [r7, #4]
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	781b      	ldrb	r3, [r3, #0]
 8006cb4:	009b      	lsls	r3, r3, #2
 8006cb6:	4413      	add	r3, r2
 8006cb8:	881b      	ldrh	r3, [r3, #0]
 8006cba:	b29b      	uxth	r3, r3
 8006cbc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006cc0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cc4:	81fb      	strh	r3, [r7, #14]
 8006cc6:	687a      	ldr	r2, [r7, #4]
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	781b      	ldrb	r3, [r3, #0]
 8006ccc:	009b      	lsls	r3, r3, #2
 8006cce:	441a      	add	r2, r3
 8006cd0:	89fb      	ldrh	r3, [r7, #14]
 8006cd2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006cd6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006cda:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006cde:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006ce2:	b29b      	uxth	r3, r3
 8006ce4:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006ce6:	683b      	ldr	r3, [r7, #0]
 8006ce8:	78db      	ldrb	r3, [r3, #3]
 8006cea:	2b01      	cmp	r3, #1
 8006cec:	d06c      	beq.n	8006dc8 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006cee:	687a      	ldr	r2, [r7, #4]
 8006cf0:	683b      	ldr	r3, [r7, #0]
 8006cf2:	781b      	ldrb	r3, [r3, #0]
 8006cf4:	009b      	lsls	r3, r3, #2
 8006cf6:	4413      	add	r3, r2
 8006cf8:	881b      	ldrh	r3, [r3, #0]
 8006cfa:	b29b      	uxth	r3, r3
 8006cfc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d00:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d04:	81bb      	strh	r3, [r7, #12]
 8006d06:	89bb      	ldrh	r3, [r7, #12]
 8006d08:	f083 0320 	eor.w	r3, r3, #32
 8006d0c:	81bb      	strh	r3, [r7, #12]
 8006d0e:	687a      	ldr	r2, [r7, #4]
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	781b      	ldrb	r3, [r3, #0]
 8006d14:	009b      	lsls	r3, r3, #2
 8006d16:	441a      	add	r2, r3
 8006d18:	89bb      	ldrh	r3, [r7, #12]
 8006d1a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006d1e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006d22:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006d26:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006d2a:	b29b      	uxth	r3, r3
 8006d2c:	8013      	strh	r3, [r2, #0]
 8006d2e:	e04b      	b.n	8006dc8 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006d30:	687a      	ldr	r2, [r7, #4]
 8006d32:	683b      	ldr	r3, [r7, #0]
 8006d34:	781b      	ldrb	r3, [r3, #0]
 8006d36:	009b      	lsls	r3, r3, #2
 8006d38:	4413      	add	r3, r2
 8006d3a:	881b      	ldrh	r3, [r3, #0]
 8006d3c:	82fb      	strh	r3, [r7, #22]
 8006d3e:	8afb      	ldrh	r3, [r7, #22]
 8006d40:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d01b      	beq.n	8006d80 <USB_EPClearStall+0x106>
 8006d48:	687a      	ldr	r2, [r7, #4]
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	781b      	ldrb	r3, [r3, #0]
 8006d4e:	009b      	lsls	r3, r3, #2
 8006d50:	4413      	add	r3, r2
 8006d52:	881b      	ldrh	r3, [r3, #0]
 8006d54:	b29b      	uxth	r3, r3
 8006d56:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d5e:	82bb      	strh	r3, [r7, #20]
 8006d60:	687a      	ldr	r2, [r7, #4]
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	781b      	ldrb	r3, [r3, #0]
 8006d66:	009b      	lsls	r3, r3, #2
 8006d68:	441a      	add	r2, r3
 8006d6a:	8abb      	ldrh	r3, [r7, #20]
 8006d6c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006d70:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006d74:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006d78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006d7c:	b29b      	uxth	r3, r3
 8006d7e:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006d80:	687a      	ldr	r2, [r7, #4]
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	781b      	ldrb	r3, [r3, #0]
 8006d86:	009b      	lsls	r3, r3, #2
 8006d88:	4413      	add	r3, r2
 8006d8a:	881b      	ldrh	r3, [r3, #0]
 8006d8c:	b29b      	uxth	r3, r3
 8006d8e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006d92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d96:	827b      	strh	r3, [r7, #18]
 8006d98:	8a7b      	ldrh	r3, [r7, #18]
 8006d9a:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8006d9e:	827b      	strh	r3, [r7, #18]
 8006da0:	8a7b      	ldrh	r3, [r7, #18]
 8006da2:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006da6:	827b      	strh	r3, [r7, #18]
 8006da8:	687a      	ldr	r2, [r7, #4]
 8006daa:	683b      	ldr	r3, [r7, #0]
 8006dac:	781b      	ldrb	r3, [r3, #0]
 8006dae:	009b      	lsls	r3, r3, #2
 8006db0:	441a      	add	r2, r3
 8006db2:	8a7b      	ldrh	r3, [r7, #18]
 8006db4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006db8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006dbc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006dc0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006dc4:	b29b      	uxth	r3, r3
 8006dc6:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8006dc8:	2300      	movs	r3, #0
}
 8006dca:	4618      	mov	r0, r3
 8006dcc:	371c      	adds	r7, #28
 8006dce:	46bd      	mov	sp, r7
 8006dd0:	bc80      	pop	{r7}
 8006dd2:	4770      	bx	lr

08006dd4 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8006dd4:	b480      	push	{r7}
 8006dd6:	b083      	sub	sp, #12
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
 8006ddc:	460b      	mov	r3, r1
 8006dde:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8006de0:	78fb      	ldrb	r3, [r7, #3]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d103      	bne.n	8006dee <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	2280      	movs	r2, #128	; 0x80
 8006dea:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8006dee:	2300      	movs	r3, #0
}
 8006df0:	4618      	mov	r0, r3
 8006df2:	370c      	adds	r7, #12
 8006df4:	46bd      	mov	sp, r7
 8006df6:	bc80      	pop	{r7}
 8006df8:	4770      	bx	lr

08006dfa <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8006dfa:	b480      	push	{r7}
 8006dfc:	b083      	sub	sp, #12
 8006dfe:	af00      	add	r7, sp, #0
 8006e00:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8006e02:	2300      	movs	r3, #0
}
 8006e04:	4618      	mov	r0, r3
 8006e06:	370c      	adds	r7, #12
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	bc80      	pop	{r7}
 8006e0c:	4770      	bx	lr

08006e0e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8006e0e:	b480      	push	{r7}
 8006e10:	b083      	sub	sp, #12
 8006e12:	af00      	add	r7, sp, #0
 8006e14:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8006e16:	2300      	movs	r3, #0
}
 8006e18:	4618      	mov	r0, r3
 8006e1a:	370c      	adds	r7, #12
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	bc80      	pop	{r7}
 8006e20:	4770      	bx	lr

08006e22 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8006e22:	b480      	push	{r7}
 8006e24:	b085      	sub	sp, #20
 8006e26:	af00      	add	r7, sp, #0
 8006e28:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006e30:	b29b      	uxth	r3, r3
 8006e32:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8006e34:	68fb      	ldr	r3, [r7, #12]
}
 8006e36:	4618      	mov	r0, r3
 8006e38:	3714      	adds	r7, #20
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	bc80      	pop	{r7}
 8006e3e:	4770      	bx	lr

08006e40 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8006e40:	b480      	push	{r7}
 8006e42:	b083      	sub	sp, #12
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	6078      	str	r0, [r7, #4]
 8006e48:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8006e4a:	2300      	movs	r3, #0
}
 8006e4c:	4618      	mov	r0, r3
 8006e4e:	370c      	adds	r7, #12
 8006e50:	46bd      	mov	sp, r7
 8006e52:	bc80      	pop	{r7}
 8006e54:	4770      	bx	lr

08006e56 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8006e56:	b480      	push	{r7}
 8006e58:	b08d      	sub	sp, #52	; 0x34
 8006e5a:	af00      	add	r7, sp, #0
 8006e5c:	60f8      	str	r0, [r7, #12]
 8006e5e:	60b9      	str	r1, [r7, #8]
 8006e60:	4611      	mov	r1, r2
 8006e62:	461a      	mov	r2, r3
 8006e64:	460b      	mov	r3, r1
 8006e66:	80fb      	strh	r3, [r7, #6]
 8006e68:	4613      	mov	r3, r2
 8006e6a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8006e6c:	88bb      	ldrh	r3, [r7, #4]
 8006e6e:	3301      	adds	r3, #1
 8006e70:	085b      	lsrs	r3, r3, #1
 8006e72:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8006e78:	68bb      	ldr	r3, [r7, #8]
 8006e7a:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8006e7c:	88fb      	ldrh	r3, [r7, #6]
 8006e7e:	005a      	lsls	r2, r3, #1
 8006e80:	69fb      	ldr	r3, [r7, #28]
 8006e82:	4413      	add	r3, r2
 8006e84:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006e88:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 8006e8a:	6a3b      	ldr	r3, [r7, #32]
 8006e8c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006e8e:	e01e      	b.n	8006ece <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 8006e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e92:	781b      	ldrb	r3, [r3, #0]
 8006e94:	61bb      	str	r3, [r7, #24]
    pBuf++;
 8006e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e98:	3301      	adds	r3, #1
 8006e9a:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8006e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e9e:	781b      	ldrb	r3, [r3, #0]
 8006ea0:	b29b      	uxth	r3, r3
 8006ea2:	021b      	lsls	r3, r3, #8
 8006ea4:	b29b      	uxth	r3, r3
 8006ea6:	461a      	mov	r2, r3
 8006ea8:	69bb      	ldr	r3, [r7, #24]
 8006eaa:	4313      	orrs	r3, r2
 8006eac:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 8006eae:	697b      	ldr	r3, [r7, #20]
 8006eb0:	b29a      	uxth	r2, r3
 8006eb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006eb4:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8006eb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006eb8:	3302      	adds	r3, #2
 8006eba:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 8006ebc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ebe:	3302      	adds	r3, #2
 8006ec0:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 8006ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ec4:	3301      	adds	r3, #1
 8006ec6:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 8006ec8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006eca:	3b01      	subs	r3, #1
 8006ecc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006ece:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d1dd      	bne.n	8006e90 <USB_WritePMA+0x3a>
  }
}
 8006ed4:	bf00      	nop
 8006ed6:	bf00      	nop
 8006ed8:	3734      	adds	r7, #52	; 0x34
 8006eda:	46bd      	mov	sp, r7
 8006edc:	bc80      	pop	{r7}
 8006ede:	4770      	bx	lr

08006ee0 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8006ee0:	b480      	push	{r7}
 8006ee2:	b08b      	sub	sp, #44	; 0x2c
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	60f8      	str	r0, [r7, #12]
 8006ee8:	60b9      	str	r1, [r7, #8]
 8006eea:	4611      	mov	r1, r2
 8006eec:	461a      	mov	r2, r3
 8006eee:	460b      	mov	r3, r1
 8006ef0:	80fb      	strh	r3, [r7, #6]
 8006ef2:	4613      	mov	r3, r2
 8006ef4:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8006ef6:	88bb      	ldrh	r3, [r7, #4]
 8006ef8:	085b      	lsrs	r3, r3, #1
 8006efa:	b29b      	uxth	r3, r3
 8006efc:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8006f02:	68bb      	ldr	r3, [r7, #8]
 8006f04:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8006f06:	88fb      	ldrh	r3, [r7, #6]
 8006f08:	005a      	lsls	r2, r3, #1
 8006f0a:	697b      	ldr	r3, [r7, #20]
 8006f0c:	4413      	add	r3, r2
 8006f0e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006f12:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8006f14:	69bb      	ldr	r3, [r7, #24]
 8006f16:	627b      	str	r3, [r7, #36]	; 0x24
 8006f18:	e01b      	b.n	8006f52 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8006f1a:	6a3b      	ldr	r3, [r7, #32]
 8006f1c:	881b      	ldrh	r3, [r3, #0]
 8006f1e:	b29b      	uxth	r3, r3
 8006f20:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8006f22:	6a3b      	ldr	r3, [r7, #32]
 8006f24:	3302      	adds	r3, #2
 8006f26:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8006f28:	693b      	ldr	r3, [r7, #16]
 8006f2a:	b2da      	uxtb	r2, r3
 8006f2c:	69fb      	ldr	r3, [r7, #28]
 8006f2e:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8006f30:	69fb      	ldr	r3, [r7, #28]
 8006f32:	3301      	adds	r3, #1
 8006f34:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8006f36:	693b      	ldr	r3, [r7, #16]
 8006f38:	0a1b      	lsrs	r3, r3, #8
 8006f3a:	b2da      	uxtb	r2, r3
 8006f3c:	69fb      	ldr	r3, [r7, #28]
 8006f3e:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8006f40:	69fb      	ldr	r3, [r7, #28]
 8006f42:	3301      	adds	r3, #1
 8006f44:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8006f46:	6a3b      	ldr	r3, [r7, #32]
 8006f48:	3302      	adds	r3, #2
 8006f4a:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 8006f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f4e:	3b01      	subs	r3, #1
 8006f50:	627b      	str	r3, [r7, #36]	; 0x24
 8006f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d1e0      	bne.n	8006f1a <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8006f58:	88bb      	ldrh	r3, [r7, #4]
 8006f5a:	f003 0301 	and.w	r3, r3, #1
 8006f5e:	b29b      	uxth	r3, r3
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d007      	beq.n	8006f74 <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 8006f64:	6a3b      	ldr	r3, [r7, #32]
 8006f66:	881b      	ldrh	r3, [r3, #0]
 8006f68:	b29b      	uxth	r3, r3
 8006f6a:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8006f6c:	693b      	ldr	r3, [r7, #16]
 8006f6e:	b2da      	uxtb	r2, r3
 8006f70:	69fb      	ldr	r3, [r7, #28]
 8006f72:	701a      	strb	r2, [r3, #0]
  }
}
 8006f74:	bf00      	nop
 8006f76:	372c      	adds	r7, #44	; 0x2c
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	bc80      	pop	{r7}
 8006f7c:	4770      	bx	lr

08006f7e <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006f7e:	b580      	push	{r7, lr}
 8006f80:	b084      	sub	sp, #16
 8006f82:	af00      	add	r7, sp, #0
 8006f84:	6078      	str	r0, [r7, #4]
 8006f86:	460b      	mov	r3, r1
 8006f88:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	7c1b      	ldrb	r3, [r3, #16]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d115      	bne.n	8006fc2 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006f96:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006f9a:	2202      	movs	r2, #2
 8006f9c:	2181      	movs	r1, #129	; 0x81
 8006f9e:	6878      	ldr	r0, [r7, #4]
 8006fa0:	f001 fec7 	bl	8008d32 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2201      	movs	r2, #1
 8006fa8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006faa:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006fae:	2202      	movs	r2, #2
 8006fb0:	2101      	movs	r1, #1
 8006fb2:	6878      	ldr	r0, [r7, #4]
 8006fb4:	f001 febd 	bl	8008d32 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	2201      	movs	r2, #1
 8006fbc:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8006fc0:	e012      	b.n	8006fe8 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006fc2:	2340      	movs	r3, #64	; 0x40
 8006fc4:	2202      	movs	r2, #2
 8006fc6:	2181      	movs	r1, #129	; 0x81
 8006fc8:	6878      	ldr	r0, [r7, #4]
 8006fca:	f001 feb2 	bl	8008d32 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	2201      	movs	r2, #1
 8006fd2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006fd4:	2340      	movs	r3, #64	; 0x40
 8006fd6:	2202      	movs	r2, #2
 8006fd8:	2101      	movs	r1, #1
 8006fda:	6878      	ldr	r0, [r7, #4]
 8006fdc:	f001 fea9 	bl	8008d32 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2201      	movs	r2, #1
 8006fe4:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006fe8:	2308      	movs	r3, #8
 8006fea:	2203      	movs	r2, #3
 8006fec:	2182      	movs	r1, #130	; 0x82
 8006fee:	6878      	ldr	r0, [r7, #4]
 8006ff0:	f001 fe9f 	bl	8008d32 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2201      	movs	r2, #1
 8006ff8:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006ffa:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8006ffe:	f001 ffbf 	bl	8008f80 <USBD_static_malloc>
 8007002:	4602      	mov	r2, r0
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007010:	2b00      	cmp	r3, #0
 8007012:	d102      	bne.n	800701a <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8007014:	2301      	movs	r3, #1
 8007016:	73fb      	strb	r3, [r7, #15]
 8007018:	e026      	b.n	8007068 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007020:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800702c:	68bb      	ldr	r3, [r7, #8]
 800702e:	2200      	movs	r2, #0
 8007030:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8007034:	68bb      	ldr	r3, [r7, #8]
 8007036:	2200      	movs	r2, #0
 8007038:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	7c1b      	ldrb	r3, [r3, #16]
 8007040:	2b00      	cmp	r3, #0
 8007042:	d109      	bne.n	8007058 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800704a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800704e:	2101      	movs	r1, #1
 8007050:	6878      	ldr	r0, [r7, #4]
 8007052:	f001 ff5f 	bl	8008f14 <USBD_LL_PrepareReceive>
 8007056:	e007      	b.n	8007068 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800705e:	2340      	movs	r3, #64	; 0x40
 8007060:	2101      	movs	r1, #1
 8007062:	6878      	ldr	r0, [r7, #4]
 8007064:	f001 ff56 	bl	8008f14 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8007068:	7bfb      	ldrb	r3, [r7, #15]
}
 800706a:	4618      	mov	r0, r3
 800706c:	3710      	adds	r7, #16
 800706e:	46bd      	mov	sp, r7
 8007070:	bd80      	pop	{r7, pc}

08007072 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007072:	b580      	push	{r7, lr}
 8007074:	b084      	sub	sp, #16
 8007076:	af00      	add	r7, sp, #0
 8007078:	6078      	str	r0, [r7, #4]
 800707a:	460b      	mov	r3, r1
 800707c:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800707e:	2300      	movs	r3, #0
 8007080:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8007082:	2181      	movs	r1, #129	; 0x81
 8007084:	6878      	ldr	r0, [r7, #4]
 8007086:	f001 fe7a 	bl	8008d7e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	2200      	movs	r2, #0
 800708e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8007090:	2101      	movs	r1, #1
 8007092:	6878      	ldr	r0, [r7, #4]
 8007094:	f001 fe73 	bl	8008d7e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2200      	movs	r2, #0
 800709c:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80070a0:	2182      	movs	r1, #130	; 0x82
 80070a2:	6878      	ldr	r0, [r7, #4]
 80070a4:	f001 fe6b 	bl	8008d7e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2200      	movs	r2, #0
 80070ac:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d00e      	beq.n	80070d6 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80070be:	685b      	ldr	r3, [r3, #4]
 80070c0:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80070c8:	4618      	mov	r0, r3
 80070ca:	f001 ff65 	bl	8008f98 <USBD_static_free>
    pdev->pClassData = NULL;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	2200      	movs	r2, #0
 80070d2:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 80070d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80070d8:	4618      	mov	r0, r3
 80070da:	3710      	adds	r7, #16
 80070dc:	46bd      	mov	sp, r7
 80070de:	bd80      	pop	{r7, pc}

080070e0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80070e0:	b580      	push	{r7, lr}
 80070e2:	b086      	sub	sp, #24
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	6078      	str	r0, [r7, #4]
 80070e8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80070f0:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 80070f2:	2300      	movs	r3, #0
 80070f4:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 80070f6:	2300      	movs	r3, #0
 80070f8:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 80070fa:	2300      	movs	r3, #0
 80070fc:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80070fe:	683b      	ldr	r3, [r7, #0]
 8007100:	781b      	ldrb	r3, [r3, #0]
 8007102:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007106:	2b00      	cmp	r3, #0
 8007108:	d039      	beq.n	800717e <USBD_CDC_Setup+0x9e>
 800710a:	2b20      	cmp	r3, #32
 800710c:	d17f      	bne.n	800720e <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800710e:	683b      	ldr	r3, [r7, #0]
 8007110:	88db      	ldrh	r3, [r3, #6]
 8007112:	2b00      	cmp	r3, #0
 8007114:	d029      	beq.n	800716a <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8007116:	683b      	ldr	r3, [r7, #0]
 8007118:	781b      	ldrb	r3, [r3, #0]
 800711a:	b25b      	sxtb	r3, r3
 800711c:	2b00      	cmp	r3, #0
 800711e:	da11      	bge.n	8007144 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007126:	689b      	ldr	r3, [r3, #8]
 8007128:	683a      	ldr	r2, [r7, #0]
 800712a:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800712c:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800712e:	683a      	ldr	r2, [r7, #0]
 8007130:	88d2      	ldrh	r2, [r2, #6]
 8007132:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007134:	6939      	ldr	r1, [r7, #16]
 8007136:	683b      	ldr	r3, [r7, #0]
 8007138:	88db      	ldrh	r3, [r3, #6]
 800713a:	461a      	mov	r2, r3
 800713c:	6878      	ldr	r0, [r7, #4]
 800713e:	f001 fa0a 	bl	8008556 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8007142:	e06b      	b.n	800721c <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8007144:	683b      	ldr	r3, [r7, #0]
 8007146:	785a      	ldrb	r2, [r3, #1]
 8007148:	693b      	ldr	r3, [r7, #16]
 800714a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800714e:	683b      	ldr	r3, [r7, #0]
 8007150:	88db      	ldrh	r3, [r3, #6]
 8007152:	b2da      	uxtb	r2, r3
 8007154:	693b      	ldr	r3, [r7, #16]
 8007156:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800715a:	6939      	ldr	r1, [r7, #16]
 800715c:	683b      	ldr	r3, [r7, #0]
 800715e:	88db      	ldrh	r3, [r3, #6]
 8007160:	461a      	mov	r2, r3
 8007162:	6878      	ldr	r0, [r7, #4]
 8007164:	f001 fa25 	bl	80085b2 <USBD_CtlPrepareRx>
      break;
 8007168:	e058      	b.n	800721c <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007170:	689b      	ldr	r3, [r3, #8]
 8007172:	683a      	ldr	r2, [r7, #0]
 8007174:	7850      	ldrb	r0, [r2, #1]
 8007176:	2200      	movs	r2, #0
 8007178:	6839      	ldr	r1, [r7, #0]
 800717a:	4798      	blx	r3
      break;
 800717c:	e04e      	b.n	800721c <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800717e:	683b      	ldr	r3, [r7, #0]
 8007180:	785b      	ldrb	r3, [r3, #1]
 8007182:	2b0b      	cmp	r3, #11
 8007184:	d02e      	beq.n	80071e4 <USBD_CDC_Setup+0x104>
 8007186:	2b0b      	cmp	r3, #11
 8007188:	dc38      	bgt.n	80071fc <USBD_CDC_Setup+0x11c>
 800718a:	2b00      	cmp	r3, #0
 800718c:	d002      	beq.n	8007194 <USBD_CDC_Setup+0xb4>
 800718e:	2b0a      	cmp	r3, #10
 8007190:	d014      	beq.n	80071bc <USBD_CDC_Setup+0xdc>
 8007192:	e033      	b.n	80071fc <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800719a:	2b03      	cmp	r3, #3
 800719c:	d107      	bne.n	80071ae <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800719e:	f107 030c 	add.w	r3, r7, #12
 80071a2:	2202      	movs	r2, #2
 80071a4:	4619      	mov	r1, r3
 80071a6:	6878      	ldr	r0, [r7, #4]
 80071a8:	f001 f9d5 	bl	8008556 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80071ac:	e02e      	b.n	800720c <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 80071ae:	6839      	ldr	r1, [r7, #0]
 80071b0:	6878      	ldr	r0, [r7, #4]
 80071b2:	f001 f966 	bl	8008482 <USBD_CtlError>
            ret = USBD_FAIL;
 80071b6:	2302      	movs	r3, #2
 80071b8:	75fb      	strb	r3, [r7, #23]
          break;
 80071ba:	e027      	b.n	800720c <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80071c2:	2b03      	cmp	r3, #3
 80071c4:	d107      	bne.n	80071d6 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 80071c6:	f107 030f 	add.w	r3, r7, #15
 80071ca:	2201      	movs	r2, #1
 80071cc:	4619      	mov	r1, r3
 80071ce:	6878      	ldr	r0, [r7, #4]
 80071d0:	f001 f9c1 	bl	8008556 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80071d4:	e01a      	b.n	800720c <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 80071d6:	6839      	ldr	r1, [r7, #0]
 80071d8:	6878      	ldr	r0, [r7, #4]
 80071da:	f001 f952 	bl	8008482 <USBD_CtlError>
            ret = USBD_FAIL;
 80071de:	2302      	movs	r3, #2
 80071e0:	75fb      	strb	r3, [r7, #23]
          break;
 80071e2:	e013      	b.n	800720c <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80071ea:	2b03      	cmp	r3, #3
 80071ec:	d00d      	beq.n	800720a <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 80071ee:	6839      	ldr	r1, [r7, #0]
 80071f0:	6878      	ldr	r0, [r7, #4]
 80071f2:	f001 f946 	bl	8008482 <USBD_CtlError>
            ret = USBD_FAIL;
 80071f6:	2302      	movs	r3, #2
 80071f8:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80071fa:	e006      	b.n	800720a <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 80071fc:	6839      	ldr	r1, [r7, #0]
 80071fe:	6878      	ldr	r0, [r7, #4]
 8007200:	f001 f93f 	bl	8008482 <USBD_CtlError>
          ret = USBD_FAIL;
 8007204:	2302      	movs	r3, #2
 8007206:	75fb      	strb	r3, [r7, #23]
          break;
 8007208:	e000      	b.n	800720c <USBD_CDC_Setup+0x12c>
          break;
 800720a:	bf00      	nop
      }
      break;
 800720c:	e006      	b.n	800721c <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800720e:	6839      	ldr	r1, [r7, #0]
 8007210:	6878      	ldr	r0, [r7, #4]
 8007212:	f001 f936 	bl	8008482 <USBD_CtlError>
      ret = USBD_FAIL;
 8007216:	2302      	movs	r3, #2
 8007218:	75fb      	strb	r3, [r7, #23]
      break;
 800721a:	bf00      	nop
  }

  return ret;
 800721c:	7dfb      	ldrb	r3, [r7, #23]
}
 800721e:	4618      	mov	r0, r3
 8007220:	3718      	adds	r7, #24
 8007222:	46bd      	mov	sp, r7
 8007224:	bd80      	pop	{r7, pc}

08007226 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007226:	b580      	push	{r7, lr}
 8007228:	b084      	sub	sp, #16
 800722a:	af00      	add	r7, sp, #0
 800722c:	6078      	str	r0, [r7, #4]
 800722e:	460b      	mov	r3, r1
 8007230:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007238:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007240:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007248:	2b00      	cmp	r3, #0
 800724a:	d03a      	beq.n	80072c2 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800724c:	78fa      	ldrb	r2, [r7, #3]
 800724e:	6879      	ldr	r1, [r7, #4]
 8007250:	4613      	mov	r3, r2
 8007252:	009b      	lsls	r3, r3, #2
 8007254:	4413      	add	r3, r2
 8007256:	009b      	lsls	r3, r3, #2
 8007258:	440b      	add	r3, r1
 800725a:	331c      	adds	r3, #28
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d029      	beq.n	80072b6 <USBD_CDC_DataIn+0x90>
 8007262:	78fa      	ldrb	r2, [r7, #3]
 8007264:	6879      	ldr	r1, [r7, #4]
 8007266:	4613      	mov	r3, r2
 8007268:	009b      	lsls	r3, r3, #2
 800726a:	4413      	add	r3, r2
 800726c:	009b      	lsls	r3, r3, #2
 800726e:	440b      	add	r3, r1
 8007270:	331c      	adds	r3, #28
 8007272:	681a      	ldr	r2, [r3, #0]
 8007274:	78f9      	ldrb	r1, [r7, #3]
 8007276:	68b8      	ldr	r0, [r7, #8]
 8007278:	460b      	mov	r3, r1
 800727a:	009b      	lsls	r3, r3, #2
 800727c:	440b      	add	r3, r1
 800727e:	00db      	lsls	r3, r3, #3
 8007280:	4403      	add	r3, r0
 8007282:	3338      	adds	r3, #56	; 0x38
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	fbb2 f1f3 	udiv	r1, r2, r3
 800728a:	fb03 f301 	mul.w	r3, r3, r1
 800728e:	1ad3      	subs	r3, r2, r3
 8007290:	2b00      	cmp	r3, #0
 8007292:	d110      	bne.n	80072b6 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8007294:	78fa      	ldrb	r2, [r7, #3]
 8007296:	6879      	ldr	r1, [r7, #4]
 8007298:	4613      	mov	r3, r2
 800729a:	009b      	lsls	r3, r3, #2
 800729c:	4413      	add	r3, r2
 800729e:	009b      	lsls	r3, r3, #2
 80072a0:	440b      	add	r3, r1
 80072a2:	331c      	adds	r3, #28
 80072a4:	2200      	movs	r2, #0
 80072a6:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80072a8:	78f9      	ldrb	r1, [r7, #3]
 80072aa:	2300      	movs	r3, #0
 80072ac:	2200      	movs	r2, #0
 80072ae:	6878      	ldr	r0, [r7, #4]
 80072b0:	f001 fe0d 	bl	8008ece <USBD_LL_Transmit>
 80072b4:	e003      	b.n	80072be <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	2200      	movs	r2, #0
 80072ba:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 80072be:	2300      	movs	r3, #0
 80072c0:	e000      	b.n	80072c4 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 80072c2:	2302      	movs	r3, #2
  }
}
 80072c4:	4618      	mov	r0, r3
 80072c6:	3710      	adds	r7, #16
 80072c8:	46bd      	mov	sp, r7
 80072ca:	bd80      	pop	{r7, pc}

080072cc <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80072cc:	b580      	push	{r7, lr}
 80072ce:	b084      	sub	sp, #16
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	6078      	str	r0, [r7, #4]
 80072d4:	460b      	mov	r3, r1
 80072d6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80072de:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80072e0:	78fb      	ldrb	r3, [r7, #3]
 80072e2:	4619      	mov	r1, r3
 80072e4:	6878      	ldr	r0, [r7, #4]
 80072e6:	f001 fe38 	bl	8008f5a <USBD_LL_GetRxDataSize>
 80072ea:	4602      	mov	r2, r0
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d00d      	beq.n	8007318 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007302:	68db      	ldr	r3, [r3, #12]
 8007304:	68fa      	ldr	r2, [r7, #12]
 8007306:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800730a:	68fa      	ldr	r2, [r7, #12]
 800730c:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8007310:	4611      	mov	r1, r2
 8007312:	4798      	blx	r3

    return USBD_OK;
 8007314:	2300      	movs	r3, #0
 8007316:	e000      	b.n	800731a <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8007318:	2302      	movs	r3, #2
  }
}
 800731a:	4618      	mov	r0, r3
 800731c:	3710      	adds	r7, #16
 800731e:	46bd      	mov	sp, r7
 8007320:	bd80      	pop	{r7, pc}

08007322 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007322:	b580      	push	{r7, lr}
 8007324:	b084      	sub	sp, #16
 8007326:	af00      	add	r7, sp, #0
 8007328:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007330:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007338:	2b00      	cmp	r3, #0
 800733a:	d015      	beq.n	8007368 <USBD_CDC_EP0_RxReady+0x46>
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8007342:	2bff      	cmp	r3, #255	; 0xff
 8007344:	d010      	beq.n	8007368 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800734c:	689b      	ldr	r3, [r3, #8]
 800734e:	68fa      	ldr	r2, [r7, #12]
 8007350:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8007354:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8007356:	68fa      	ldr	r2, [r7, #12]
 8007358:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800735c:	b292      	uxth	r2, r2
 800735e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	22ff      	movs	r2, #255	; 0xff
 8007364:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8007368:	2300      	movs	r3, #0
}
 800736a:	4618      	mov	r0, r3
 800736c:	3710      	adds	r7, #16
 800736e:	46bd      	mov	sp, r7
 8007370:	bd80      	pop	{r7, pc}
	...

08007374 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007374:	b480      	push	{r7}
 8007376:	b083      	sub	sp, #12
 8007378:	af00      	add	r7, sp, #0
 800737a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2243      	movs	r2, #67	; 0x43
 8007380:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8007382:	4b03      	ldr	r3, [pc, #12]	; (8007390 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8007384:	4618      	mov	r0, r3
 8007386:	370c      	adds	r7, #12
 8007388:	46bd      	mov	sp, r7
 800738a:	bc80      	pop	{r7}
 800738c:	4770      	bx	lr
 800738e:	bf00      	nop
 8007390:	200000b0 	.word	0x200000b0

08007394 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007394:	b480      	push	{r7}
 8007396:	b083      	sub	sp, #12
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2243      	movs	r2, #67	; 0x43
 80073a0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 80073a2:	4b03      	ldr	r3, [pc, #12]	; (80073b0 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80073a4:	4618      	mov	r0, r3
 80073a6:	370c      	adds	r7, #12
 80073a8:	46bd      	mov	sp, r7
 80073aa:	bc80      	pop	{r7}
 80073ac:	4770      	bx	lr
 80073ae:	bf00      	nop
 80073b0:	2000006c 	.word	0x2000006c

080073b4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80073b4:	b480      	push	{r7}
 80073b6:	b083      	sub	sp, #12
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2243      	movs	r2, #67	; 0x43
 80073c0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 80073c2:	4b03      	ldr	r3, [pc, #12]	; (80073d0 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80073c4:	4618      	mov	r0, r3
 80073c6:	370c      	adds	r7, #12
 80073c8:	46bd      	mov	sp, r7
 80073ca:	bc80      	pop	{r7}
 80073cc:	4770      	bx	lr
 80073ce:	bf00      	nop
 80073d0:	200000f4 	.word	0x200000f4

080073d4 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80073d4:	b480      	push	{r7}
 80073d6:	b083      	sub	sp, #12
 80073d8:	af00      	add	r7, sp, #0
 80073da:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	220a      	movs	r2, #10
 80073e0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 80073e2:	4b03      	ldr	r3, [pc, #12]	; (80073f0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80073e4:	4618      	mov	r0, r3
 80073e6:	370c      	adds	r7, #12
 80073e8:	46bd      	mov	sp, r7
 80073ea:	bc80      	pop	{r7}
 80073ec:	4770      	bx	lr
 80073ee:	bf00      	nop
 80073f0:	20000028 	.word	0x20000028

080073f4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 80073f4:	b480      	push	{r7}
 80073f6:	b085      	sub	sp, #20
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
 80073fc:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 80073fe:	2302      	movs	r3, #2
 8007400:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8007402:	683b      	ldr	r3, [r7, #0]
 8007404:	2b00      	cmp	r3, #0
 8007406:	d005      	beq.n	8007414 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	683a      	ldr	r2, [r7, #0]
 800740c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8007410:	2300      	movs	r3, #0
 8007412:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8007414:	7bfb      	ldrb	r3, [r7, #15]
}
 8007416:	4618      	mov	r0, r3
 8007418:	3714      	adds	r7, #20
 800741a:	46bd      	mov	sp, r7
 800741c:	bc80      	pop	{r7}
 800741e:	4770      	bx	lr

08007420 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8007420:	b480      	push	{r7}
 8007422:	b087      	sub	sp, #28
 8007424:	af00      	add	r7, sp, #0
 8007426:	60f8      	str	r0, [r7, #12]
 8007428:	60b9      	str	r1, [r7, #8]
 800742a:	4613      	mov	r3, r2
 800742c:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007434:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8007436:	697b      	ldr	r3, [r7, #20]
 8007438:	68ba      	ldr	r2, [r7, #8]
 800743a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800743e:	88fa      	ldrh	r2, [r7, #6]
 8007440:	697b      	ldr	r3, [r7, #20]
 8007442:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8007446:	2300      	movs	r3, #0
}
 8007448:	4618      	mov	r0, r3
 800744a:	371c      	adds	r7, #28
 800744c:	46bd      	mov	sp, r7
 800744e:	bc80      	pop	{r7}
 8007450:	4770      	bx	lr

08007452 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8007452:	b480      	push	{r7}
 8007454:	b085      	sub	sp, #20
 8007456:	af00      	add	r7, sp, #0
 8007458:	6078      	str	r0, [r7, #4]
 800745a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007462:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	683a      	ldr	r2, [r7, #0]
 8007468:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800746c:	2300      	movs	r3, #0
}
 800746e:	4618      	mov	r0, r3
 8007470:	3714      	adds	r7, #20
 8007472:	46bd      	mov	sp, r7
 8007474:	bc80      	pop	{r7}
 8007476:	4770      	bx	lr

08007478 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007478:	b580      	push	{r7, lr}
 800747a:	b084      	sub	sp, #16
 800747c:	af00      	add	r7, sp, #0
 800747e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007486:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800748e:	2b00      	cmp	r3, #0
 8007490:	d01c      	beq.n	80074cc <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007498:	2b00      	cmp	r3, #0
 800749a:	d115      	bne.n	80074c8 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	2201      	movs	r2, #1
 80074a0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 80074ba:	b29b      	uxth	r3, r3
 80074bc:	2181      	movs	r1, #129	; 0x81
 80074be:	6878      	ldr	r0, [r7, #4]
 80074c0:	f001 fd05 	bl	8008ece <USBD_LL_Transmit>

      return USBD_OK;
 80074c4:	2300      	movs	r3, #0
 80074c6:	e002      	b.n	80074ce <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 80074c8:	2301      	movs	r3, #1
 80074ca:	e000      	b.n	80074ce <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 80074cc:	2302      	movs	r3, #2
  }
}
 80074ce:	4618      	mov	r0, r3
 80074d0:	3710      	adds	r7, #16
 80074d2:	46bd      	mov	sp, r7
 80074d4:	bd80      	pop	{r7, pc}

080074d6 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80074d6:	b580      	push	{r7, lr}
 80074d8:	b084      	sub	sp, #16
 80074da:	af00      	add	r7, sp, #0
 80074dc:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80074e4:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d017      	beq.n	8007520 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	7c1b      	ldrb	r3, [r3, #16]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d109      	bne.n	800750c <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80074fe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007502:	2101      	movs	r1, #1
 8007504:	6878      	ldr	r0, [r7, #4]
 8007506:	f001 fd05 	bl	8008f14 <USBD_LL_PrepareReceive>
 800750a:	e007      	b.n	800751c <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007512:	2340      	movs	r3, #64	; 0x40
 8007514:	2101      	movs	r1, #1
 8007516:	6878      	ldr	r0, [r7, #4]
 8007518:	f001 fcfc 	bl	8008f14 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800751c:	2300      	movs	r3, #0
 800751e:	e000      	b.n	8007522 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8007520:	2302      	movs	r3, #2
  }
}
 8007522:	4618      	mov	r0, r3
 8007524:	3710      	adds	r7, #16
 8007526:	46bd      	mov	sp, r7
 8007528:	bd80      	pop	{r7, pc}

0800752a <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800752a:	b580      	push	{r7, lr}
 800752c:	b084      	sub	sp, #16
 800752e:	af00      	add	r7, sp, #0
 8007530:	60f8      	str	r0, [r7, #12]
 8007532:	60b9      	str	r1, [r7, #8]
 8007534:	4613      	mov	r3, r2
 8007536:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	2b00      	cmp	r3, #0
 800753c:	d101      	bne.n	8007542 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800753e:	2302      	movs	r3, #2
 8007540:	e01a      	b.n	8007578 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007548:	2b00      	cmp	r3, #0
 800754a:	d003      	beq.n	8007554 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	2200      	movs	r2, #0
 8007550:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007554:	68bb      	ldr	r3, [r7, #8]
 8007556:	2b00      	cmp	r3, #0
 8007558:	d003      	beq.n	8007562 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	68ba      	ldr	r2, [r7, #8]
 800755e:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	2201      	movs	r2, #1
 8007566:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	79fa      	ldrb	r2, [r7, #7]
 800756e:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8007570:	68f8      	ldr	r0, [r7, #12]
 8007572:	f001 fb69 	bl	8008c48 <USBD_LL_Init>

  return USBD_OK;
 8007576:	2300      	movs	r3, #0
}
 8007578:	4618      	mov	r0, r3
 800757a:	3710      	adds	r7, #16
 800757c:	46bd      	mov	sp, r7
 800757e:	bd80      	pop	{r7, pc}

08007580 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007580:	b480      	push	{r7}
 8007582:	b085      	sub	sp, #20
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
 8007588:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800758a:	2300      	movs	r3, #0
 800758c:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800758e:	683b      	ldr	r3, [r7, #0]
 8007590:	2b00      	cmp	r3, #0
 8007592:	d006      	beq.n	80075a2 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	683a      	ldr	r2, [r7, #0]
 8007598:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800759c:	2300      	movs	r3, #0
 800759e:	73fb      	strb	r3, [r7, #15]
 80075a0:	e001      	b.n	80075a6 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 80075a2:	2302      	movs	r3, #2
 80075a4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80075a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80075a8:	4618      	mov	r0, r3
 80075aa:	3714      	adds	r7, #20
 80075ac:	46bd      	mov	sp, r7
 80075ae:	bc80      	pop	{r7}
 80075b0:	4770      	bx	lr

080075b2 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 80075b2:	b580      	push	{r7, lr}
 80075b4:	b082      	sub	sp, #8
 80075b6:	af00      	add	r7, sp, #0
 80075b8:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 80075ba:	6878      	ldr	r0, [r7, #4]
 80075bc:	f001 fb9e 	bl	8008cfc <USBD_LL_Start>

  return USBD_OK;
 80075c0:	2300      	movs	r3, #0
}
 80075c2:	4618      	mov	r0, r3
 80075c4:	3708      	adds	r7, #8
 80075c6:	46bd      	mov	sp, r7
 80075c8:	bd80      	pop	{r7, pc}

080075ca <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80075ca:	b480      	push	{r7}
 80075cc:	b083      	sub	sp, #12
 80075ce:	af00      	add	r7, sp, #0
 80075d0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80075d2:	2300      	movs	r3, #0
}
 80075d4:	4618      	mov	r0, r3
 80075d6:	370c      	adds	r7, #12
 80075d8:	46bd      	mov	sp, r7
 80075da:	bc80      	pop	{r7}
 80075dc:	4770      	bx	lr

080075de <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80075de:	b580      	push	{r7, lr}
 80075e0:	b084      	sub	sp, #16
 80075e2:	af00      	add	r7, sp, #0
 80075e4:	6078      	str	r0, [r7, #4]
 80075e6:	460b      	mov	r3, r1
 80075e8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80075ea:	2302      	movs	r3, #2
 80075ec:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d00c      	beq.n	8007612 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	78fa      	ldrb	r2, [r7, #3]
 8007602:	4611      	mov	r1, r2
 8007604:	6878      	ldr	r0, [r7, #4]
 8007606:	4798      	blx	r3
 8007608:	4603      	mov	r3, r0
 800760a:	2b00      	cmp	r3, #0
 800760c:	d101      	bne.n	8007612 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800760e:	2300      	movs	r3, #0
 8007610:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8007612:	7bfb      	ldrb	r3, [r7, #15]
}
 8007614:	4618      	mov	r0, r3
 8007616:	3710      	adds	r7, #16
 8007618:	46bd      	mov	sp, r7
 800761a:	bd80      	pop	{r7, pc}

0800761c <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800761c:	b580      	push	{r7, lr}
 800761e:	b082      	sub	sp, #8
 8007620:	af00      	add	r7, sp, #0
 8007622:	6078      	str	r0, [r7, #4]
 8007624:	460b      	mov	r3, r1
 8007626:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800762e:	685b      	ldr	r3, [r3, #4]
 8007630:	78fa      	ldrb	r2, [r7, #3]
 8007632:	4611      	mov	r1, r2
 8007634:	6878      	ldr	r0, [r7, #4]
 8007636:	4798      	blx	r3

  return USBD_OK;
 8007638:	2300      	movs	r3, #0
}
 800763a:	4618      	mov	r0, r3
 800763c:	3708      	adds	r7, #8
 800763e:	46bd      	mov	sp, r7
 8007640:	bd80      	pop	{r7, pc}

08007642 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007642:	b580      	push	{r7, lr}
 8007644:	b082      	sub	sp, #8
 8007646:	af00      	add	r7, sp, #0
 8007648:	6078      	str	r0, [r7, #4]
 800764a:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007652:	6839      	ldr	r1, [r7, #0]
 8007654:	4618      	mov	r0, r3
 8007656:	f000 fed8 	bl	800840a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	2201      	movs	r2, #1
 800765e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8007668:	461a      	mov	r2, r3
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8007676:	f003 031f 	and.w	r3, r3, #31
 800767a:	2b02      	cmp	r3, #2
 800767c:	d016      	beq.n	80076ac <USBD_LL_SetupStage+0x6a>
 800767e:	2b02      	cmp	r3, #2
 8007680:	d81c      	bhi.n	80076bc <USBD_LL_SetupStage+0x7a>
 8007682:	2b00      	cmp	r3, #0
 8007684:	d002      	beq.n	800768c <USBD_LL_SetupStage+0x4a>
 8007686:	2b01      	cmp	r3, #1
 8007688:	d008      	beq.n	800769c <USBD_LL_SetupStage+0x5a>
 800768a:	e017      	b.n	80076bc <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007692:	4619      	mov	r1, r3
 8007694:	6878      	ldr	r0, [r7, #4]
 8007696:	f000 f9cb 	bl	8007a30 <USBD_StdDevReq>
      break;
 800769a:	e01a      	b.n	80076d2 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80076a2:	4619      	mov	r1, r3
 80076a4:	6878      	ldr	r0, [r7, #4]
 80076a6:	f000 fa2d 	bl	8007b04 <USBD_StdItfReq>
      break;
 80076aa:	e012      	b.n	80076d2 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80076b2:	4619      	mov	r1, r3
 80076b4:	6878      	ldr	r0, [r7, #4]
 80076b6:	f000 fa6d 	bl	8007b94 <USBD_StdEPReq>
      break;
 80076ba:	e00a      	b.n	80076d2 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80076c2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80076c6:	b2db      	uxtb	r3, r3
 80076c8:	4619      	mov	r1, r3
 80076ca:	6878      	ldr	r0, [r7, #4]
 80076cc:	f001 fb76 	bl	8008dbc <USBD_LL_StallEP>
      break;
 80076d0:	bf00      	nop
  }

  return USBD_OK;
 80076d2:	2300      	movs	r3, #0
}
 80076d4:	4618      	mov	r0, r3
 80076d6:	3708      	adds	r7, #8
 80076d8:	46bd      	mov	sp, r7
 80076da:	bd80      	pop	{r7, pc}

080076dc <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80076dc:	b580      	push	{r7, lr}
 80076de:	b086      	sub	sp, #24
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	60f8      	str	r0, [r7, #12]
 80076e4:	460b      	mov	r3, r1
 80076e6:	607a      	str	r2, [r7, #4]
 80076e8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80076ea:	7afb      	ldrb	r3, [r7, #11]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d14b      	bne.n	8007788 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80076f6:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80076fe:	2b03      	cmp	r3, #3
 8007700:	d134      	bne.n	800776c <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8007702:	697b      	ldr	r3, [r7, #20]
 8007704:	68da      	ldr	r2, [r3, #12]
 8007706:	697b      	ldr	r3, [r7, #20]
 8007708:	691b      	ldr	r3, [r3, #16]
 800770a:	429a      	cmp	r2, r3
 800770c:	d919      	bls.n	8007742 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800770e:	697b      	ldr	r3, [r7, #20]
 8007710:	68da      	ldr	r2, [r3, #12]
 8007712:	697b      	ldr	r3, [r7, #20]
 8007714:	691b      	ldr	r3, [r3, #16]
 8007716:	1ad2      	subs	r2, r2, r3
 8007718:	697b      	ldr	r3, [r7, #20]
 800771a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800771c:	697b      	ldr	r3, [r7, #20]
 800771e:	68da      	ldr	r2, [r3, #12]
 8007720:	697b      	ldr	r3, [r7, #20]
 8007722:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8007724:	429a      	cmp	r2, r3
 8007726:	d203      	bcs.n	8007730 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007728:	697b      	ldr	r3, [r7, #20]
 800772a:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800772c:	b29b      	uxth	r3, r3
 800772e:	e002      	b.n	8007736 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007730:	697b      	ldr	r3, [r7, #20]
 8007732:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8007734:	b29b      	uxth	r3, r3
 8007736:	461a      	mov	r2, r3
 8007738:	6879      	ldr	r1, [r7, #4]
 800773a:	68f8      	ldr	r0, [r7, #12]
 800773c:	f000 ff57 	bl	80085ee <USBD_CtlContinueRx>
 8007740:	e038      	b.n	80077b4 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007748:	691b      	ldr	r3, [r3, #16]
 800774a:	2b00      	cmp	r3, #0
 800774c:	d00a      	beq.n	8007764 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007754:	2b03      	cmp	r3, #3
 8007756:	d105      	bne.n	8007764 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800775e:	691b      	ldr	r3, [r3, #16]
 8007760:	68f8      	ldr	r0, [r7, #12]
 8007762:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8007764:	68f8      	ldr	r0, [r7, #12]
 8007766:	f000 ff54 	bl	8008612 <USBD_CtlSendStatus>
 800776a:	e023      	b.n	80077b4 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007772:	2b05      	cmp	r3, #5
 8007774:	d11e      	bne.n	80077b4 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	2200      	movs	r2, #0
 800777a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800777e:	2100      	movs	r1, #0
 8007780:	68f8      	ldr	r0, [r7, #12]
 8007782:	f001 fb1b 	bl	8008dbc <USBD_LL_StallEP>
 8007786:	e015      	b.n	80077b4 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800778e:	699b      	ldr	r3, [r3, #24]
 8007790:	2b00      	cmp	r3, #0
 8007792:	d00d      	beq.n	80077b0 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800779a:	2b03      	cmp	r3, #3
 800779c:	d108      	bne.n	80077b0 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80077a4:	699b      	ldr	r3, [r3, #24]
 80077a6:	7afa      	ldrb	r2, [r7, #11]
 80077a8:	4611      	mov	r1, r2
 80077aa:	68f8      	ldr	r0, [r7, #12]
 80077ac:	4798      	blx	r3
 80077ae:	e001      	b.n	80077b4 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80077b0:	2302      	movs	r3, #2
 80077b2:	e000      	b.n	80077b6 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 80077b4:	2300      	movs	r3, #0
}
 80077b6:	4618      	mov	r0, r3
 80077b8:	3718      	adds	r7, #24
 80077ba:	46bd      	mov	sp, r7
 80077bc:	bd80      	pop	{r7, pc}

080077be <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80077be:	b580      	push	{r7, lr}
 80077c0:	b086      	sub	sp, #24
 80077c2:	af00      	add	r7, sp, #0
 80077c4:	60f8      	str	r0, [r7, #12]
 80077c6:	460b      	mov	r3, r1
 80077c8:	607a      	str	r2, [r7, #4]
 80077ca:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80077cc:	7afb      	ldrb	r3, [r7, #11]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d17f      	bne.n	80078d2 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	3314      	adds	r3, #20
 80077d6:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80077de:	2b02      	cmp	r3, #2
 80077e0:	d15c      	bne.n	800789c <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 80077e2:	697b      	ldr	r3, [r7, #20]
 80077e4:	68da      	ldr	r2, [r3, #12]
 80077e6:	697b      	ldr	r3, [r7, #20]
 80077e8:	691b      	ldr	r3, [r3, #16]
 80077ea:	429a      	cmp	r2, r3
 80077ec:	d915      	bls.n	800781a <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 80077ee:	697b      	ldr	r3, [r7, #20]
 80077f0:	68da      	ldr	r2, [r3, #12]
 80077f2:	697b      	ldr	r3, [r7, #20]
 80077f4:	691b      	ldr	r3, [r3, #16]
 80077f6:	1ad2      	subs	r2, r2, r3
 80077f8:	697b      	ldr	r3, [r7, #20]
 80077fa:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 80077fc:	697b      	ldr	r3, [r7, #20]
 80077fe:	68db      	ldr	r3, [r3, #12]
 8007800:	b29b      	uxth	r3, r3
 8007802:	461a      	mov	r2, r3
 8007804:	6879      	ldr	r1, [r7, #4]
 8007806:	68f8      	ldr	r0, [r7, #12]
 8007808:	f000 fec1 	bl	800858e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800780c:	2300      	movs	r3, #0
 800780e:	2200      	movs	r2, #0
 8007810:	2100      	movs	r1, #0
 8007812:	68f8      	ldr	r0, [r7, #12]
 8007814:	f001 fb7e 	bl	8008f14 <USBD_LL_PrepareReceive>
 8007818:	e04e      	b.n	80078b8 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800781a:	697b      	ldr	r3, [r7, #20]
 800781c:	689b      	ldr	r3, [r3, #8]
 800781e:	697a      	ldr	r2, [r7, #20]
 8007820:	6912      	ldr	r2, [r2, #16]
 8007822:	fbb3 f1f2 	udiv	r1, r3, r2
 8007826:	fb02 f201 	mul.w	r2, r2, r1
 800782a:	1a9b      	subs	r3, r3, r2
 800782c:	2b00      	cmp	r3, #0
 800782e:	d11c      	bne.n	800786a <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8007830:	697b      	ldr	r3, [r7, #20]
 8007832:	689a      	ldr	r2, [r3, #8]
 8007834:	697b      	ldr	r3, [r7, #20]
 8007836:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8007838:	429a      	cmp	r2, r3
 800783a:	d316      	bcc.n	800786a <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800783c:	697b      	ldr	r3, [r7, #20]
 800783e:	689a      	ldr	r2, [r3, #8]
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007846:	429a      	cmp	r2, r3
 8007848:	d20f      	bcs.n	800786a <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800784a:	2200      	movs	r2, #0
 800784c:	2100      	movs	r1, #0
 800784e:	68f8      	ldr	r0, [r7, #12]
 8007850:	f000 fe9d 	bl	800858e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	2200      	movs	r2, #0
 8007858:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800785c:	2300      	movs	r3, #0
 800785e:	2200      	movs	r2, #0
 8007860:	2100      	movs	r1, #0
 8007862:	68f8      	ldr	r0, [r7, #12]
 8007864:	f001 fb56 	bl	8008f14 <USBD_LL_PrepareReceive>
 8007868:	e026      	b.n	80078b8 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007870:	68db      	ldr	r3, [r3, #12]
 8007872:	2b00      	cmp	r3, #0
 8007874:	d00a      	beq.n	800788c <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800787c:	2b03      	cmp	r3, #3
 800787e:	d105      	bne.n	800788c <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007886:	68db      	ldr	r3, [r3, #12]
 8007888:	68f8      	ldr	r0, [r7, #12]
 800788a:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800788c:	2180      	movs	r1, #128	; 0x80
 800788e:	68f8      	ldr	r0, [r7, #12]
 8007890:	f001 fa94 	bl	8008dbc <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8007894:	68f8      	ldr	r0, [r7, #12]
 8007896:	f000 fecf 	bl	8008638 <USBD_CtlReceiveStatus>
 800789a:	e00d      	b.n	80078b8 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80078a2:	2b04      	cmp	r3, #4
 80078a4:	d004      	beq.n	80078b0 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d103      	bne.n	80078b8 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 80078b0:	2180      	movs	r1, #128	; 0x80
 80078b2:	68f8      	ldr	r0, [r7, #12]
 80078b4:	f001 fa82 	bl	8008dbc <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80078be:	2b01      	cmp	r3, #1
 80078c0:	d11d      	bne.n	80078fe <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 80078c2:	68f8      	ldr	r0, [r7, #12]
 80078c4:	f7ff fe81 	bl	80075ca <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	2200      	movs	r2, #0
 80078cc:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80078d0:	e015      	b.n	80078fe <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80078d8:	695b      	ldr	r3, [r3, #20]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d00d      	beq.n	80078fa <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 80078e4:	2b03      	cmp	r3, #3
 80078e6:	d108      	bne.n	80078fa <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80078ee:	695b      	ldr	r3, [r3, #20]
 80078f0:	7afa      	ldrb	r2, [r7, #11]
 80078f2:	4611      	mov	r1, r2
 80078f4:	68f8      	ldr	r0, [r7, #12]
 80078f6:	4798      	blx	r3
 80078f8:	e001      	b.n	80078fe <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80078fa:	2302      	movs	r3, #2
 80078fc:	e000      	b.n	8007900 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 80078fe:	2300      	movs	r3, #0
}
 8007900:	4618      	mov	r0, r3
 8007902:	3718      	adds	r7, #24
 8007904:	46bd      	mov	sp, r7
 8007906:	bd80      	pop	{r7, pc}

08007908 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b082      	sub	sp, #8
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007910:	2340      	movs	r3, #64	; 0x40
 8007912:	2200      	movs	r2, #0
 8007914:	2100      	movs	r1, #0
 8007916:	6878      	ldr	r0, [r7, #4]
 8007918:	f001 fa0b 	bl	8008d32 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2201      	movs	r2, #1
 8007920:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	2240      	movs	r2, #64	; 0x40
 8007928:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800792c:	2340      	movs	r3, #64	; 0x40
 800792e:	2200      	movs	r2, #0
 8007930:	2180      	movs	r1, #128	; 0x80
 8007932:	6878      	ldr	r0, [r7, #4]
 8007934:	f001 f9fd 	bl	8008d32 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	2201      	movs	r2, #1
 800793c:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	2240      	movs	r2, #64	; 0x40
 8007942:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	2201      	movs	r2, #1
 8007948:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	2200      	movs	r2, #0
 8007950:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	2200      	movs	r2, #0
 8007958:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	2200      	movs	r2, #0
 800795e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007968:	2b00      	cmp	r3, #0
 800796a:	d009      	beq.n	8007980 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007972:	685b      	ldr	r3, [r3, #4]
 8007974:	687a      	ldr	r2, [r7, #4]
 8007976:	6852      	ldr	r2, [r2, #4]
 8007978:	b2d2      	uxtb	r2, r2
 800797a:	4611      	mov	r1, r2
 800797c:	6878      	ldr	r0, [r7, #4]
 800797e:	4798      	blx	r3
  }

  return USBD_OK;
 8007980:	2300      	movs	r3, #0
}
 8007982:	4618      	mov	r0, r3
 8007984:	3708      	adds	r7, #8
 8007986:	46bd      	mov	sp, r7
 8007988:	bd80      	pop	{r7, pc}

0800798a <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800798a:	b480      	push	{r7}
 800798c:	b083      	sub	sp, #12
 800798e:	af00      	add	r7, sp, #0
 8007990:	6078      	str	r0, [r7, #4]
 8007992:	460b      	mov	r3, r1
 8007994:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	78fa      	ldrb	r2, [r7, #3]
 800799a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800799c:	2300      	movs	r3, #0
}
 800799e:	4618      	mov	r0, r3
 80079a0:	370c      	adds	r7, #12
 80079a2:	46bd      	mov	sp, r7
 80079a4:	bc80      	pop	{r7}
 80079a6:	4770      	bx	lr

080079a8 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80079a8:	b480      	push	{r7}
 80079aa:	b083      	sub	sp, #12
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	2204      	movs	r2, #4
 80079c0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80079c4:	2300      	movs	r3, #0
}
 80079c6:	4618      	mov	r0, r3
 80079c8:	370c      	adds	r7, #12
 80079ca:	46bd      	mov	sp, r7
 80079cc:	bc80      	pop	{r7}
 80079ce:	4770      	bx	lr

080079d0 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80079d0:	b480      	push	{r7}
 80079d2:	b083      	sub	sp, #12
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80079de:	2b04      	cmp	r3, #4
 80079e0:	d105      	bne.n	80079ee <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80079ee:	2300      	movs	r3, #0
}
 80079f0:	4618      	mov	r0, r3
 80079f2:	370c      	adds	r7, #12
 80079f4:	46bd      	mov	sp, r7
 80079f6:	bc80      	pop	{r7}
 80079f8:	4770      	bx	lr

080079fa <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80079fa:	b580      	push	{r7, lr}
 80079fc:	b082      	sub	sp, #8
 80079fe:	af00      	add	r7, sp, #0
 8007a00:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007a08:	2b03      	cmp	r3, #3
 8007a0a:	d10b      	bne.n	8007a24 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007a12:	69db      	ldr	r3, [r3, #28]
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d005      	beq.n	8007a24 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007a1e:	69db      	ldr	r3, [r3, #28]
 8007a20:	6878      	ldr	r0, [r7, #4]
 8007a22:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007a24:	2300      	movs	r3, #0
}
 8007a26:	4618      	mov	r0, r3
 8007a28:	3708      	adds	r7, #8
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	bd80      	pop	{r7, pc}
	...

08007a30 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8007a30:	b580      	push	{r7, lr}
 8007a32:	b084      	sub	sp, #16
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
 8007a38:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	781b      	ldrb	r3, [r3, #0]
 8007a42:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007a46:	2b40      	cmp	r3, #64	; 0x40
 8007a48:	d005      	beq.n	8007a56 <USBD_StdDevReq+0x26>
 8007a4a:	2b40      	cmp	r3, #64	; 0x40
 8007a4c:	d84f      	bhi.n	8007aee <USBD_StdDevReq+0xbe>
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d009      	beq.n	8007a66 <USBD_StdDevReq+0x36>
 8007a52:	2b20      	cmp	r3, #32
 8007a54:	d14b      	bne.n	8007aee <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007a5c:	689b      	ldr	r3, [r3, #8]
 8007a5e:	6839      	ldr	r1, [r7, #0]
 8007a60:	6878      	ldr	r0, [r7, #4]
 8007a62:	4798      	blx	r3
      break;
 8007a64:	e048      	b.n	8007af8 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007a66:	683b      	ldr	r3, [r7, #0]
 8007a68:	785b      	ldrb	r3, [r3, #1]
 8007a6a:	2b09      	cmp	r3, #9
 8007a6c:	d839      	bhi.n	8007ae2 <USBD_StdDevReq+0xb2>
 8007a6e:	a201      	add	r2, pc, #4	; (adr r2, 8007a74 <USBD_StdDevReq+0x44>)
 8007a70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a74:	08007ac5 	.word	0x08007ac5
 8007a78:	08007ad9 	.word	0x08007ad9
 8007a7c:	08007ae3 	.word	0x08007ae3
 8007a80:	08007acf 	.word	0x08007acf
 8007a84:	08007ae3 	.word	0x08007ae3
 8007a88:	08007aa7 	.word	0x08007aa7
 8007a8c:	08007a9d 	.word	0x08007a9d
 8007a90:	08007ae3 	.word	0x08007ae3
 8007a94:	08007abb 	.word	0x08007abb
 8007a98:	08007ab1 	.word	0x08007ab1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007a9c:	6839      	ldr	r1, [r7, #0]
 8007a9e:	6878      	ldr	r0, [r7, #4]
 8007aa0:	f000 f9dc 	bl	8007e5c <USBD_GetDescriptor>
          break;
 8007aa4:	e022      	b.n	8007aec <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007aa6:	6839      	ldr	r1, [r7, #0]
 8007aa8:	6878      	ldr	r0, [r7, #4]
 8007aaa:	f000 fb3f 	bl	800812c <USBD_SetAddress>
          break;
 8007aae:	e01d      	b.n	8007aec <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8007ab0:	6839      	ldr	r1, [r7, #0]
 8007ab2:	6878      	ldr	r0, [r7, #4]
 8007ab4:	f000 fb7e 	bl	80081b4 <USBD_SetConfig>
          break;
 8007ab8:	e018      	b.n	8007aec <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007aba:	6839      	ldr	r1, [r7, #0]
 8007abc:	6878      	ldr	r0, [r7, #4]
 8007abe:	f000 fc07 	bl	80082d0 <USBD_GetConfig>
          break;
 8007ac2:	e013      	b.n	8007aec <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007ac4:	6839      	ldr	r1, [r7, #0]
 8007ac6:	6878      	ldr	r0, [r7, #4]
 8007ac8:	f000 fc37 	bl	800833a <USBD_GetStatus>
          break;
 8007acc:	e00e      	b.n	8007aec <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007ace:	6839      	ldr	r1, [r7, #0]
 8007ad0:	6878      	ldr	r0, [r7, #4]
 8007ad2:	f000 fc65 	bl	80083a0 <USBD_SetFeature>
          break;
 8007ad6:	e009      	b.n	8007aec <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007ad8:	6839      	ldr	r1, [r7, #0]
 8007ada:	6878      	ldr	r0, [r7, #4]
 8007adc:	f000 fc74 	bl	80083c8 <USBD_ClrFeature>
          break;
 8007ae0:	e004      	b.n	8007aec <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8007ae2:	6839      	ldr	r1, [r7, #0]
 8007ae4:	6878      	ldr	r0, [r7, #4]
 8007ae6:	f000 fccc 	bl	8008482 <USBD_CtlError>
          break;
 8007aea:	bf00      	nop
      }
      break;
 8007aec:	e004      	b.n	8007af8 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8007aee:	6839      	ldr	r1, [r7, #0]
 8007af0:	6878      	ldr	r0, [r7, #4]
 8007af2:	f000 fcc6 	bl	8008482 <USBD_CtlError>
      break;
 8007af6:	bf00      	nop
  }

  return ret;
 8007af8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007afa:	4618      	mov	r0, r3
 8007afc:	3710      	adds	r7, #16
 8007afe:	46bd      	mov	sp, r7
 8007b00:	bd80      	pop	{r7, pc}
 8007b02:	bf00      	nop

08007b04 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8007b04:	b580      	push	{r7, lr}
 8007b06:	b084      	sub	sp, #16
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	6078      	str	r0, [r7, #4]
 8007b0c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007b0e:	2300      	movs	r3, #0
 8007b10:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007b12:	683b      	ldr	r3, [r7, #0]
 8007b14:	781b      	ldrb	r3, [r3, #0]
 8007b16:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007b1a:	2b40      	cmp	r3, #64	; 0x40
 8007b1c:	d005      	beq.n	8007b2a <USBD_StdItfReq+0x26>
 8007b1e:	2b40      	cmp	r3, #64	; 0x40
 8007b20:	d82e      	bhi.n	8007b80 <USBD_StdItfReq+0x7c>
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d001      	beq.n	8007b2a <USBD_StdItfReq+0x26>
 8007b26:	2b20      	cmp	r3, #32
 8007b28:	d12a      	bne.n	8007b80 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007b30:	3b01      	subs	r3, #1
 8007b32:	2b02      	cmp	r3, #2
 8007b34:	d81d      	bhi.n	8007b72 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007b36:	683b      	ldr	r3, [r7, #0]
 8007b38:	889b      	ldrh	r3, [r3, #4]
 8007b3a:	b2db      	uxtb	r3, r3
 8007b3c:	2b01      	cmp	r3, #1
 8007b3e:	d813      	bhi.n	8007b68 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007b46:	689b      	ldr	r3, [r3, #8]
 8007b48:	6839      	ldr	r1, [r7, #0]
 8007b4a:	6878      	ldr	r0, [r7, #4]
 8007b4c:	4798      	blx	r3
 8007b4e:	4603      	mov	r3, r0
 8007b50:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007b52:	683b      	ldr	r3, [r7, #0]
 8007b54:	88db      	ldrh	r3, [r3, #6]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d110      	bne.n	8007b7c <USBD_StdItfReq+0x78>
 8007b5a:	7bfb      	ldrb	r3, [r7, #15]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d10d      	bne.n	8007b7c <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8007b60:	6878      	ldr	r0, [r7, #4]
 8007b62:	f000 fd56 	bl	8008612 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007b66:	e009      	b.n	8007b7c <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8007b68:	6839      	ldr	r1, [r7, #0]
 8007b6a:	6878      	ldr	r0, [r7, #4]
 8007b6c:	f000 fc89 	bl	8008482 <USBD_CtlError>
          break;
 8007b70:	e004      	b.n	8007b7c <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 8007b72:	6839      	ldr	r1, [r7, #0]
 8007b74:	6878      	ldr	r0, [r7, #4]
 8007b76:	f000 fc84 	bl	8008482 <USBD_CtlError>
          break;
 8007b7a:	e000      	b.n	8007b7e <USBD_StdItfReq+0x7a>
          break;
 8007b7c:	bf00      	nop
      }
      break;
 8007b7e:	e004      	b.n	8007b8a <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8007b80:	6839      	ldr	r1, [r7, #0]
 8007b82:	6878      	ldr	r0, [r7, #4]
 8007b84:	f000 fc7d 	bl	8008482 <USBD_CtlError>
      break;
 8007b88:	bf00      	nop
  }

  return USBD_OK;
 8007b8a:	2300      	movs	r3, #0
}
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	3710      	adds	r7, #16
 8007b90:	46bd      	mov	sp, r7
 8007b92:	bd80      	pop	{r7, pc}

08007b94 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8007b94:	b580      	push	{r7, lr}
 8007b96:	b084      	sub	sp, #16
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	6078      	str	r0, [r7, #4]
 8007b9c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8007b9e:	2300      	movs	r3, #0
 8007ba0:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8007ba2:	683b      	ldr	r3, [r7, #0]
 8007ba4:	889b      	ldrh	r3, [r3, #4]
 8007ba6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007ba8:	683b      	ldr	r3, [r7, #0]
 8007baa:	781b      	ldrb	r3, [r3, #0]
 8007bac:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007bb0:	2b40      	cmp	r3, #64	; 0x40
 8007bb2:	d007      	beq.n	8007bc4 <USBD_StdEPReq+0x30>
 8007bb4:	2b40      	cmp	r3, #64	; 0x40
 8007bb6:	f200 8146 	bhi.w	8007e46 <USBD_StdEPReq+0x2b2>
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d00a      	beq.n	8007bd4 <USBD_StdEPReq+0x40>
 8007bbe:	2b20      	cmp	r3, #32
 8007bc0:	f040 8141 	bne.w	8007e46 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007bca:	689b      	ldr	r3, [r3, #8]
 8007bcc:	6839      	ldr	r1, [r7, #0]
 8007bce:	6878      	ldr	r0, [r7, #4]
 8007bd0:	4798      	blx	r3
      break;
 8007bd2:	e13d      	b.n	8007e50 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8007bd4:	683b      	ldr	r3, [r7, #0]
 8007bd6:	781b      	ldrb	r3, [r3, #0]
 8007bd8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007bdc:	2b20      	cmp	r3, #32
 8007bde:	d10a      	bne.n	8007bf6 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007be6:	689b      	ldr	r3, [r3, #8]
 8007be8:	6839      	ldr	r1, [r7, #0]
 8007bea:	6878      	ldr	r0, [r7, #4]
 8007bec:	4798      	blx	r3
 8007bee:	4603      	mov	r3, r0
 8007bf0:	73fb      	strb	r3, [r7, #15]

        return ret;
 8007bf2:	7bfb      	ldrb	r3, [r7, #15]
 8007bf4:	e12d      	b.n	8007e52 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 8007bf6:	683b      	ldr	r3, [r7, #0]
 8007bf8:	785b      	ldrb	r3, [r3, #1]
 8007bfa:	2b03      	cmp	r3, #3
 8007bfc:	d007      	beq.n	8007c0e <USBD_StdEPReq+0x7a>
 8007bfe:	2b03      	cmp	r3, #3
 8007c00:	f300 811b 	bgt.w	8007e3a <USBD_StdEPReq+0x2a6>
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d072      	beq.n	8007cee <USBD_StdEPReq+0x15a>
 8007c08:	2b01      	cmp	r3, #1
 8007c0a:	d03a      	beq.n	8007c82 <USBD_StdEPReq+0xee>
 8007c0c:	e115      	b.n	8007e3a <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007c14:	2b02      	cmp	r3, #2
 8007c16:	d002      	beq.n	8007c1e <USBD_StdEPReq+0x8a>
 8007c18:	2b03      	cmp	r3, #3
 8007c1a:	d015      	beq.n	8007c48 <USBD_StdEPReq+0xb4>
 8007c1c:	e02b      	b.n	8007c76 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007c1e:	7bbb      	ldrb	r3, [r7, #14]
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d00c      	beq.n	8007c3e <USBD_StdEPReq+0xaa>
 8007c24:	7bbb      	ldrb	r3, [r7, #14]
 8007c26:	2b80      	cmp	r3, #128	; 0x80
 8007c28:	d009      	beq.n	8007c3e <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8007c2a:	7bbb      	ldrb	r3, [r7, #14]
 8007c2c:	4619      	mov	r1, r3
 8007c2e:	6878      	ldr	r0, [r7, #4]
 8007c30:	f001 f8c4 	bl	8008dbc <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8007c34:	2180      	movs	r1, #128	; 0x80
 8007c36:	6878      	ldr	r0, [r7, #4]
 8007c38:	f001 f8c0 	bl	8008dbc <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007c3c:	e020      	b.n	8007c80 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8007c3e:	6839      	ldr	r1, [r7, #0]
 8007c40:	6878      	ldr	r0, [r7, #4]
 8007c42:	f000 fc1e 	bl	8008482 <USBD_CtlError>
              break;
 8007c46:	e01b      	b.n	8007c80 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007c48:	683b      	ldr	r3, [r7, #0]
 8007c4a:	885b      	ldrh	r3, [r3, #2]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d10e      	bne.n	8007c6e <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8007c50:	7bbb      	ldrb	r3, [r7, #14]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d00b      	beq.n	8007c6e <USBD_StdEPReq+0xda>
 8007c56:	7bbb      	ldrb	r3, [r7, #14]
 8007c58:	2b80      	cmp	r3, #128	; 0x80
 8007c5a:	d008      	beq.n	8007c6e <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007c5c:	683b      	ldr	r3, [r7, #0]
 8007c5e:	88db      	ldrh	r3, [r3, #6]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d104      	bne.n	8007c6e <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8007c64:	7bbb      	ldrb	r3, [r7, #14]
 8007c66:	4619      	mov	r1, r3
 8007c68:	6878      	ldr	r0, [r7, #4]
 8007c6a:	f001 f8a7 	bl	8008dbc <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8007c6e:	6878      	ldr	r0, [r7, #4]
 8007c70:	f000 fccf 	bl	8008612 <USBD_CtlSendStatus>

              break;
 8007c74:	e004      	b.n	8007c80 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 8007c76:	6839      	ldr	r1, [r7, #0]
 8007c78:	6878      	ldr	r0, [r7, #4]
 8007c7a:	f000 fc02 	bl	8008482 <USBD_CtlError>
              break;
 8007c7e:	bf00      	nop
          }
          break;
 8007c80:	e0e0      	b.n	8007e44 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007c88:	2b02      	cmp	r3, #2
 8007c8a:	d002      	beq.n	8007c92 <USBD_StdEPReq+0xfe>
 8007c8c:	2b03      	cmp	r3, #3
 8007c8e:	d015      	beq.n	8007cbc <USBD_StdEPReq+0x128>
 8007c90:	e026      	b.n	8007ce0 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007c92:	7bbb      	ldrb	r3, [r7, #14]
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d00c      	beq.n	8007cb2 <USBD_StdEPReq+0x11e>
 8007c98:	7bbb      	ldrb	r3, [r7, #14]
 8007c9a:	2b80      	cmp	r3, #128	; 0x80
 8007c9c:	d009      	beq.n	8007cb2 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8007c9e:	7bbb      	ldrb	r3, [r7, #14]
 8007ca0:	4619      	mov	r1, r3
 8007ca2:	6878      	ldr	r0, [r7, #4]
 8007ca4:	f001 f88a 	bl	8008dbc <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8007ca8:	2180      	movs	r1, #128	; 0x80
 8007caa:	6878      	ldr	r0, [r7, #4]
 8007cac:	f001 f886 	bl	8008dbc <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007cb0:	e01c      	b.n	8007cec <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8007cb2:	6839      	ldr	r1, [r7, #0]
 8007cb4:	6878      	ldr	r0, [r7, #4]
 8007cb6:	f000 fbe4 	bl	8008482 <USBD_CtlError>
              break;
 8007cba:	e017      	b.n	8007cec <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007cbc:	683b      	ldr	r3, [r7, #0]
 8007cbe:	885b      	ldrh	r3, [r3, #2]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d112      	bne.n	8007cea <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007cc4:	7bbb      	ldrb	r3, [r7, #14]
 8007cc6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d004      	beq.n	8007cd8 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8007cce:	7bbb      	ldrb	r3, [r7, #14]
 8007cd0:	4619      	mov	r1, r3
 8007cd2:	6878      	ldr	r0, [r7, #4]
 8007cd4:	f001 f891 	bl	8008dfa <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8007cd8:	6878      	ldr	r0, [r7, #4]
 8007cda:	f000 fc9a 	bl	8008612 <USBD_CtlSendStatus>
              }
              break;
 8007cde:	e004      	b.n	8007cea <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8007ce0:	6839      	ldr	r1, [r7, #0]
 8007ce2:	6878      	ldr	r0, [r7, #4]
 8007ce4:	f000 fbcd 	bl	8008482 <USBD_CtlError>
              break;
 8007ce8:	e000      	b.n	8007cec <USBD_StdEPReq+0x158>
              break;
 8007cea:	bf00      	nop
          }
          break;
 8007cec:	e0aa      	b.n	8007e44 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007cf4:	2b02      	cmp	r3, #2
 8007cf6:	d002      	beq.n	8007cfe <USBD_StdEPReq+0x16a>
 8007cf8:	2b03      	cmp	r3, #3
 8007cfa:	d032      	beq.n	8007d62 <USBD_StdEPReq+0x1ce>
 8007cfc:	e097      	b.n	8007e2e <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007cfe:	7bbb      	ldrb	r3, [r7, #14]
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d007      	beq.n	8007d14 <USBD_StdEPReq+0x180>
 8007d04:	7bbb      	ldrb	r3, [r7, #14]
 8007d06:	2b80      	cmp	r3, #128	; 0x80
 8007d08:	d004      	beq.n	8007d14 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 8007d0a:	6839      	ldr	r1, [r7, #0]
 8007d0c:	6878      	ldr	r0, [r7, #4]
 8007d0e:	f000 fbb8 	bl	8008482 <USBD_CtlError>
                break;
 8007d12:	e091      	b.n	8007e38 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007d14:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	da0b      	bge.n	8007d34 <USBD_StdEPReq+0x1a0>
 8007d1c:	7bbb      	ldrb	r3, [r7, #14]
 8007d1e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007d22:	4613      	mov	r3, r2
 8007d24:	009b      	lsls	r3, r3, #2
 8007d26:	4413      	add	r3, r2
 8007d28:	009b      	lsls	r3, r3, #2
 8007d2a:	3310      	adds	r3, #16
 8007d2c:	687a      	ldr	r2, [r7, #4]
 8007d2e:	4413      	add	r3, r2
 8007d30:	3304      	adds	r3, #4
 8007d32:	e00b      	b.n	8007d4c <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007d34:	7bbb      	ldrb	r3, [r7, #14]
 8007d36:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007d3a:	4613      	mov	r3, r2
 8007d3c:	009b      	lsls	r3, r3, #2
 8007d3e:	4413      	add	r3, r2
 8007d40:	009b      	lsls	r3, r3, #2
 8007d42:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8007d46:	687a      	ldr	r2, [r7, #4]
 8007d48:	4413      	add	r3, r2
 8007d4a:	3304      	adds	r3, #4
 8007d4c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007d4e:	68bb      	ldr	r3, [r7, #8]
 8007d50:	2200      	movs	r2, #0
 8007d52:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8007d54:	68bb      	ldr	r3, [r7, #8]
 8007d56:	2202      	movs	r2, #2
 8007d58:	4619      	mov	r1, r3
 8007d5a:	6878      	ldr	r0, [r7, #4]
 8007d5c:	f000 fbfb 	bl	8008556 <USBD_CtlSendData>
              break;
 8007d60:	e06a      	b.n	8007e38 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007d62:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	da11      	bge.n	8007d8e <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007d6a:	7bbb      	ldrb	r3, [r7, #14]
 8007d6c:	f003 020f 	and.w	r2, r3, #15
 8007d70:	6879      	ldr	r1, [r7, #4]
 8007d72:	4613      	mov	r3, r2
 8007d74:	009b      	lsls	r3, r3, #2
 8007d76:	4413      	add	r3, r2
 8007d78:	009b      	lsls	r3, r3, #2
 8007d7a:	440b      	add	r3, r1
 8007d7c:	3318      	adds	r3, #24
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d117      	bne.n	8007db4 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8007d84:	6839      	ldr	r1, [r7, #0]
 8007d86:	6878      	ldr	r0, [r7, #4]
 8007d88:	f000 fb7b 	bl	8008482 <USBD_CtlError>
                  break;
 8007d8c:	e054      	b.n	8007e38 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007d8e:	7bbb      	ldrb	r3, [r7, #14]
 8007d90:	f003 020f 	and.w	r2, r3, #15
 8007d94:	6879      	ldr	r1, [r7, #4]
 8007d96:	4613      	mov	r3, r2
 8007d98:	009b      	lsls	r3, r3, #2
 8007d9a:	4413      	add	r3, r2
 8007d9c:	009b      	lsls	r3, r3, #2
 8007d9e:	440b      	add	r3, r1
 8007da0:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d104      	bne.n	8007db4 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8007daa:	6839      	ldr	r1, [r7, #0]
 8007dac:	6878      	ldr	r0, [r7, #4]
 8007dae:	f000 fb68 	bl	8008482 <USBD_CtlError>
                  break;
 8007db2:	e041      	b.n	8007e38 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007db4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	da0b      	bge.n	8007dd4 <USBD_StdEPReq+0x240>
 8007dbc:	7bbb      	ldrb	r3, [r7, #14]
 8007dbe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007dc2:	4613      	mov	r3, r2
 8007dc4:	009b      	lsls	r3, r3, #2
 8007dc6:	4413      	add	r3, r2
 8007dc8:	009b      	lsls	r3, r3, #2
 8007dca:	3310      	adds	r3, #16
 8007dcc:	687a      	ldr	r2, [r7, #4]
 8007dce:	4413      	add	r3, r2
 8007dd0:	3304      	adds	r3, #4
 8007dd2:	e00b      	b.n	8007dec <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007dd4:	7bbb      	ldrb	r3, [r7, #14]
 8007dd6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007dda:	4613      	mov	r3, r2
 8007ddc:	009b      	lsls	r3, r3, #2
 8007dde:	4413      	add	r3, r2
 8007de0:	009b      	lsls	r3, r3, #2
 8007de2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8007de6:	687a      	ldr	r2, [r7, #4]
 8007de8:	4413      	add	r3, r2
 8007dea:	3304      	adds	r3, #4
 8007dec:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007dee:	7bbb      	ldrb	r3, [r7, #14]
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d002      	beq.n	8007dfa <USBD_StdEPReq+0x266>
 8007df4:	7bbb      	ldrb	r3, [r7, #14]
 8007df6:	2b80      	cmp	r3, #128	; 0x80
 8007df8:	d103      	bne.n	8007e02 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 8007dfa:	68bb      	ldr	r3, [r7, #8]
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	601a      	str	r2, [r3, #0]
 8007e00:	e00e      	b.n	8007e20 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8007e02:	7bbb      	ldrb	r3, [r7, #14]
 8007e04:	4619      	mov	r1, r3
 8007e06:	6878      	ldr	r0, [r7, #4]
 8007e08:	f001 f816 	bl	8008e38 <USBD_LL_IsStallEP>
 8007e0c:	4603      	mov	r3, r0
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d003      	beq.n	8007e1a <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8007e12:	68bb      	ldr	r3, [r7, #8]
 8007e14:	2201      	movs	r2, #1
 8007e16:	601a      	str	r2, [r3, #0]
 8007e18:	e002      	b.n	8007e20 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 8007e1a:	68bb      	ldr	r3, [r7, #8]
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8007e20:	68bb      	ldr	r3, [r7, #8]
 8007e22:	2202      	movs	r2, #2
 8007e24:	4619      	mov	r1, r3
 8007e26:	6878      	ldr	r0, [r7, #4]
 8007e28:	f000 fb95 	bl	8008556 <USBD_CtlSendData>
              break;
 8007e2c:	e004      	b.n	8007e38 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8007e2e:	6839      	ldr	r1, [r7, #0]
 8007e30:	6878      	ldr	r0, [r7, #4]
 8007e32:	f000 fb26 	bl	8008482 <USBD_CtlError>
              break;
 8007e36:	bf00      	nop
          }
          break;
 8007e38:	e004      	b.n	8007e44 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 8007e3a:	6839      	ldr	r1, [r7, #0]
 8007e3c:	6878      	ldr	r0, [r7, #4]
 8007e3e:	f000 fb20 	bl	8008482 <USBD_CtlError>
          break;
 8007e42:	bf00      	nop
      }
      break;
 8007e44:	e004      	b.n	8007e50 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 8007e46:	6839      	ldr	r1, [r7, #0]
 8007e48:	6878      	ldr	r0, [r7, #4]
 8007e4a:	f000 fb1a 	bl	8008482 <USBD_CtlError>
      break;
 8007e4e:	bf00      	nop
  }

  return ret;
 8007e50:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e52:	4618      	mov	r0, r3
 8007e54:	3710      	adds	r7, #16
 8007e56:	46bd      	mov	sp, r7
 8007e58:	bd80      	pop	{r7, pc}
	...

08007e5c <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	b084      	sub	sp, #16
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
 8007e64:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007e66:	2300      	movs	r3, #0
 8007e68:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8007e6e:	2300      	movs	r3, #0
 8007e70:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8007e72:	683b      	ldr	r3, [r7, #0]
 8007e74:	885b      	ldrh	r3, [r3, #2]
 8007e76:	0a1b      	lsrs	r3, r3, #8
 8007e78:	b29b      	uxth	r3, r3
 8007e7a:	3b01      	subs	r3, #1
 8007e7c:	2b06      	cmp	r3, #6
 8007e7e:	f200 8128 	bhi.w	80080d2 <USBD_GetDescriptor+0x276>
 8007e82:	a201      	add	r2, pc, #4	; (adr r2, 8007e88 <USBD_GetDescriptor+0x2c>)
 8007e84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e88:	08007ea5 	.word	0x08007ea5
 8007e8c:	08007ebd 	.word	0x08007ebd
 8007e90:	08007efd 	.word	0x08007efd
 8007e94:	080080d3 	.word	0x080080d3
 8007e98:	080080d3 	.word	0x080080d3
 8007e9c:	08008073 	.word	0x08008073
 8007ea0:	0800809f 	.word	0x0800809f
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	687a      	ldr	r2, [r7, #4]
 8007eae:	7c12      	ldrb	r2, [r2, #16]
 8007eb0:	f107 0108 	add.w	r1, r7, #8
 8007eb4:	4610      	mov	r0, r2
 8007eb6:	4798      	blx	r3
 8007eb8:	60f8      	str	r0, [r7, #12]
      break;
 8007eba:	e112      	b.n	80080e2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	7c1b      	ldrb	r3, [r3, #16]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d10d      	bne.n	8007ee0 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007eca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ecc:	f107 0208 	add.w	r2, r7, #8
 8007ed0:	4610      	mov	r0, r2
 8007ed2:	4798      	blx	r3
 8007ed4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	3301      	adds	r3, #1
 8007eda:	2202      	movs	r2, #2
 8007edc:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007ede:	e100      	b.n	80080e2 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007ee6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ee8:	f107 0208 	add.w	r2, r7, #8
 8007eec:	4610      	mov	r0, r2
 8007eee:	4798      	blx	r3
 8007ef0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	3301      	adds	r3, #1
 8007ef6:	2202      	movs	r2, #2
 8007ef8:	701a      	strb	r2, [r3, #0]
      break;
 8007efa:	e0f2      	b.n	80080e2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007efc:	683b      	ldr	r3, [r7, #0]
 8007efe:	885b      	ldrh	r3, [r3, #2]
 8007f00:	b2db      	uxtb	r3, r3
 8007f02:	2b05      	cmp	r3, #5
 8007f04:	f200 80ac 	bhi.w	8008060 <USBD_GetDescriptor+0x204>
 8007f08:	a201      	add	r2, pc, #4	; (adr r2, 8007f10 <USBD_GetDescriptor+0xb4>)
 8007f0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f0e:	bf00      	nop
 8007f10:	08007f29 	.word	0x08007f29
 8007f14:	08007f5d 	.word	0x08007f5d
 8007f18:	08007f91 	.word	0x08007f91
 8007f1c:	08007fc5 	.word	0x08007fc5
 8007f20:	08007ff9 	.word	0x08007ff9
 8007f24:	0800802d 	.word	0x0800802d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007f2e:	685b      	ldr	r3, [r3, #4]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d00b      	beq.n	8007f4c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007f3a:	685b      	ldr	r3, [r3, #4]
 8007f3c:	687a      	ldr	r2, [r7, #4]
 8007f3e:	7c12      	ldrb	r2, [r2, #16]
 8007f40:	f107 0108 	add.w	r1, r7, #8
 8007f44:	4610      	mov	r0, r2
 8007f46:	4798      	blx	r3
 8007f48:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007f4a:	e091      	b.n	8008070 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007f4c:	6839      	ldr	r1, [r7, #0]
 8007f4e:	6878      	ldr	r0, [r7, #4]
 8007f50:	f000 fa97 	bl	8008482 <USBD_CtlError>
            err++;
 8007f54:	7afb      	ldrb	r3, [r7, #11]
 8007f56:	3301      	adds	r3, #1
 8007f58:	72fb      	strb	r3, [r7, #11]
          break;
 8007f5a:	e089      	b.n	8008070 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007f62:	689b      	ldr	r3, [r3, #8]
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d00b      	beq.n	8007f80 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007f6e:	689b      	ldr	r3, [r3, #8]
 8007f70:	687a      	ldr	r2, [r7, #4]
 8007f72:	7c12      	ldrb	r2, [r2, #16]
 8007f74:	f107 0108 	add.w	r1, r7, #8
 8007f78:	4610      	mov	r0, r2
 8007f7a:	4798      	blx	r3
 8007f7c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007f7e:	e077      	b.n	8008070 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007f80:	6839      	ldr	r1, [r7, #0]
 8007f82:	6878      	ldr	r0, [r7, #4]
 8007f84:	f000 fa7d 	bl	8008482 <USBD_CtlError>
            err++;
 8007f88:	7afb      	ldrb	r3, [r7, #11]
 8007f8a:	3301      	adds	r3, #1
 8007f8c:	72fb      	strb	r3, [r7, #11]
          break;
 8007f8e:	e06f      	b.n	8008070 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007f96:	68db      	ldr	r3, [r3, #12]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d00b      	beq.n	8007fb4 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007fa2:	68db      	ldr	r3, [r3, #12]
 8007fa4:	687a      	ldr	r2, [r7, #4]
 8007fa6:	7c12      	ldrb	r2, [r2, #16]
 8007fa8:	f107 0108 	add.w	r1, r7, #8
 8007fac:	4610      	mov	r0, r2
 8007fae:	4798      	blx	r3
 8007fb0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007fb2:	e05d      	b.n	8008070 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007fb4:	6839      	ldr	r1, [r7, #0]
 8007fb6:	6878      	ldr	r0, [r7, #4]
 8007fb8:	f000 fa63 	bl	8008482 <USBD_CtlError>
            err++;
 8007fbc:	7afb      	ldrb	r3, [r7, #11]
 8007fbe:	3301      	adds	r3, #1
 8007fc0:	72fb      	strb	r3, [r7, #11]
          break;
 8007fc2:	e055      	b.n	8008070 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007fca:	691b      	ldr	r3, [r3, #16]
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d00b      	beq.n	8007fe8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007fd6:	691b      	ldr	r3, [r3, #16]
 8007fd8:	687a      	ldr	r2, [r7, #4]
 8007fda:	7c12      	ldrb	r2, [r2, #16]
 8007fdc:	f107 0108 	add.w	r1, r7, #8
 8007fe0:	4610      	mov	r0, r2
 8007fe2:	4798      	blx	r3
 8007fe4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007fe6:	e043      	b.n	8008070 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007fe8:	6839      	ldr	r1, [r7, #0]
 8007fea:	6878      	ldr	r0, [r7, #4]
 8007fec:	f000 fa49 	bl	8008482 <USBD_CtlError>
            err++;
 8007ff0:	7afb      	ldrb	r3, [r7, #11]
 8007ff2:	3301      	adds	r3, #1
 8007ff4:	72fb      	strb	r3, [r7, #11]
          break;
 8007ff6:	e03b      	b.n	8008070 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007ffe:	695b      	ldr	r3, [r3, #20]
 8008000:	2b00      	cmp	r3, #0
 8008002:	d00b      	beq.n	800801c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800800a:	695b      	ldr	r3, [r3, #20]
 800800c:	687a      	ldr	r2, [r7, #4]
 800800e:	7c12      	ldrb	r2, [r2, #16]
 8008010:	f107 0108 	add.w	r1, r7, #8
 8008014:	4610      	mov	r0, r2
 8008016:	4798      	blx	r3
 8008018:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800801a:	e029      	b.n	8008070 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800801c:	6839      	ldr	r1, [r7, #0]
 800801e:	6878      	ldr	r0, [r7, #4]
 8008020:	f000 fa2f 	bl	8008482 <USBD_CtlError>
            err++;
 8008024:	7afb      	ldrb	r3, [r7, #11]
 8008026:	3301      	adds	r3, #1
 8008028:	72fb      	strb	r3, [r7, #11]
          break;
 800802a:	e021      	b.n	8008070 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008032:	699b      	ldr	r3, [r3, #24]
 8008034:	2b00      	cmp	r3, #0
 8008036:	d00b      	beq.n	8008050 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800803e:	699b      	ldr	r3, [r3, #24]
 8008040:	687a      	ldr	r2, [r7, #4]
 8008042:	7c12      	ldrb	r2, [r2, #16]
 8008044:	f107 0108 	add.w	r1, r7, #8
 8008048:	4610      	mov	r0, r2
 800804a:	4798      	blx	r3
 800804c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800804e:	e00f      	b.n	8008070 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008050:	6839      	ldr	r1, [r7, #0]
 8008052:	6878      	ldr	r0, [r7, #4]
 8008054:	f000 fa15 	bl	8008482 <USBD_CtlError>
            err++;
 8008058:	7afb      	ldrb	r3, [r7, #11]
 800805a:	3301      	adds	r3, #1
 800805c:	72fb      	strb	r3, [r7, #11]
          break;
 800805e:	e007      	b.n	8008070 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8008060:	6839      	ldr	r1, [r7, #0]
 8008062:	6878      	ldr	r0, [r7, #4]
 8008064:	f000 fa0d 	bl	8008482 <USBD_CtlError>
          err++;
 8008068:	7afb      	ldrb	r3, [r7, #11]
 800806a:	3301      	adds	r3, #1
 800806c:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800806e:	e038      	b.n	80080e2 <USBD_GetDescriptor+0x286>
 8008070:	e037      	b.n	80080e2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	7c1b      	ldrb	r3, [r3, #16]
 8008076:	2b00      	cmp	r3, #0
 8008078:	d109      	bne.n	800808e <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008080:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008082:	f107 0208 	add.w	r2, r7, #8
 8008086:	4610      	mov	r0, r2
 8008088:	4798      	blx	r3
 800808a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800808c:	e029      	b.n	80080e2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800808e:	6839      	ldr	r1, [r7, #0]
 8008090:	6878      	ldr	r0, [r7, #4]
 8008092:	f000 f9f6 	bl	8008482 <USBD_CtlError>
        err++;
 8008096:	7afb      	ldrb	r3, [r7, #11]
 8008098:	3301      	adds	r3, #1
 800809a:	72fb      	strb	r3, [r7, #11]
      break;
 800809c:	e021      	b.n	80080e2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	7c1b      	ldrb	r3, [r3, #16]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d10d      	bne.n	80080c2 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80080ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80080ae:	f107 0208 	add.w	r2, r7, #8
 80080b2:	4610      	mov	r0, r2
 80080b4:	4798      	blx	r3
 80080b6:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	3301      	adds	r3, #1
 80080bc:	2207      	movs	r2, #7
 80080be:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80080c0:	e00f      	b.n	80080e2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80080c2:	6839      	ldr	r1, [r7, #0]
 80080c4:	6878      	ldr	r0, [r7, #4]
 80080c6:	f000 f9dc 	bl	8008482 <USBD_CtlError>
        err++;
 80080ca:	7afb      	ldrb	r3, [r7, #11]
 80080cc:	3301      	adds	r3, #1
 80080ce:	72fb      	strb	r3, [r7, #11]
      break;
 80080d0:	e007      	b.n	80080e2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80080d2:	6839      	ldr	r1, [r7, #0]
 80080d4:	6878      	ldr	r0, [r7, #4]
 80080d6:	f000 f9d4 	bl	8008482 <USBD_CtlError>
      err++;
 80080da:	7afb      	ldrb	r3, [r7, #11]
 80080dc:	3301      	adds	r3, #1
 80080de:	72fb      	strb	r3, [r7, #11]
      break;
 80080e0:	bf00      	nop
  }

  if (err != 0U)
 80080e2:	7afb      	ldrb	r3, [r7, #11]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d11c      	bne.n	8008122 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 80080e8:	893b      	ldrh	r3, [r7, #8]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d011      	beq.n	8008112 <USBD_GetDescriptor+0x2b6>
 80080ee:	683b      	ldr	r3, [r7, #0]
 80080f0:	88db      	ldrh	r3, [r3, #6]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d00d      	beq.n	8008112 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 80080f6:	683b      	ldr	r3, [r7, #0]
 80080f8:	88da      	ldrh	r2, [r3, #6]
 80080fa:	893b      	ldrh	r3, [r7, #8]
 80080fc:	4293      	cmp	r3, r2
 80080fe:	bf28      	it	cs
 8008100:	4613      	movcs	r3, r2
 8008102:	b29b      	uxth	r3, r3
 8008104:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008106:	893b      	ldrh	r3, [r7, #8]
 8008108:	461a      	mov	r2, r3
 800810a:	68f9      	ldr	r1, [r7, #12]
 800810c:	6878      	ldr	r0, [r7, #4]
 800810e:	f000 fa22 	bl	8008556 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8008112:	683b      	ldr	r3, [r7, #0]
 8008114:	88db      	ldrh	r3, [r3, #6]
 8008116:	2b00      	cmp	r3, #0
 8008118:	d104      	bne.n	8008124 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800811a:	6878      	ldr	r0, [r7, #4]
 800811c:	f000 fa79 	bl	8008612 <USBD_CtlSendStatus>
 8008120:	e000      	b.n	8008124 <USBD_GetDescriptor+0x2c8>
    return;
 8008122:	bf00      	nop
    }
  }
}
 8008124:	3710      	adds	r7, #16
 8008126:	46bd      	mov	sp, r7
 8008128:	bd80      	pop	{r7, pc}
 800812a:	bf00      	nop

0800812c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800812c:	b580      	push	{r7, lr}
 800812e:	b084      	sub	sp, #16
 8008130:	af00      	add	r7, sp, #0
 8008132:	6078      	str	r0, [r7, #4]
 8008134:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008136:	683b      	ldr	r3, [r7, #0]
 8008138:	889b      	ldrh	r3, [r3, #4]
 800813a:	2b00      	cmp	r3, #0
 800813c:	d130      	bne.n	80081a0 <USBD_SetAddress+0x74>
 800813e:	683b      	ldr	r3, [r7, #0]
 8008140:	88db      	ldrh	r3, [r3, #6]
 8008142:	2b00      	cmp	r3, #0
 8008144:	d12c      	bne.n	80081a0 <USBD_SetAddress+0x74>
 8008146:	683b      	ldr	r3, [r7, #0]
 8008148:	885b      	ldrh	r3, [r3, #2]
 800814a:	2b7f      	cmp	r3, #127	; 0x7f
 800814c:	d828      	bhi.n	80081a0 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800814e:	683b      	ldr	r3, [r7, #0]
 8008150:	885b      	ldrh	r3, [r3, #2]
 8008152:	b2db      	uxtb	r3, r3
 8008154:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008158:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008160:	2b03      	cmp	r3, #3
 8008162:	d104      	bne.n	800816e <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8008164:	6839      	ldr	r1, [r7, #0]
 8008166:	6878      	ldr	r0, [r7, #4]
 8008168:	f000 f98b 	bl	8008482 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800816c:	e01d      	b.n	80081aa <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	7bfa      	ldrb	r2, [r7, #15]
 8008172:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008176:	7bfb      	ldrb	r3, [r7, #15]
 8008178:	4619      	mov	r1, r3
 800817a:	6878      	ldr	r0, [r7, #4]
 800817c:	f000 fe88 	bl	8008e90 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8008180:	6878      	ldr	r0, [r7, #4]
 8008182:	f000 fa46 	bl	8008612 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008186:	7bfb      	ldrb	r3, [r7, #15]
 8008188:	2b00      	cmp	r3, #0
 800818a:	d004      	beq.n	8008196 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	2202      	movs	r2, #2
 8008190:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008194:	e009      	b.n	80081aa <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	2201      	movs	r2, #1
 800819a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800819e:	e004      	b.n	80081aa <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80081a0:	6839      	ldr	r1, [r7, #0]
 80081a2:	6878      	ldr	r0, [r7, #4]
 80081a4:	f000 f96d 	bl	8008482 <USBD_CtlError>
  }
}
 80081a8:	bf00      	nop
 80081aa:	bf00      	nop
 80081ac:	3710      	adds	r7, #16
 80081ae:	46bd      	mov	sp, r7
 80081b0:	bd80      	pop	{r7, pc}
	...

080081b4 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80081b4:	b580      	push	{r7, lr}
 80081b6:	b082      	sub	sp, #8
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	6078      	str	r0, [r7, #4]
 80081bc:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80081be:	683b      	ldr	r3, [r7, #0]
 80081c0:	885b      	ldrh	r3, [r3, #2]
 80081c2:	b2da      	uxtb	r2, r3
 80081c4:	4b41      	ldr	r3, [pc, #260]	; (80082cc <USBD_SetConfig+0x118>)
 80081c6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80081c8:	4b40      	ldr	r3, [pc, #256]	; (80082cc <USBD_SetConfig+0x118>)
 80081ca:	781b      	ldrb	r3, [r3, #0]
 80081cc:	2b01      	cmp	r3, #1
 80081ce:	d904      	bls.n	80081da <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 80081d0:	6839      	ldr	r1, [r7, #0]
 80081d2:	6878      	ldr	r0, [r7, #4]
 80081d4:	f000 f955 	bl	8008482 <USBD_CtlError>
 80081d8:	e075      	b.n	80082c6 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80081e0:	2b02      	cmp	r3, #2
 80081e2:	d002      	beq.n	80081ea <USBD_SetConfig+0x36>
 80081e4:	2b03      	cmp	r3, #3
 80081e6:	d023      	beq.n	8008230 <USBD_SetConfig+0x7c>
 80081e8:	e062      	b.n	80082b0 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 80081ea:	4b38      	ldr	r3, [pc, #224]	; (80082cc <USBD_SetConfig+0x118>)
 80081ec:	781b      	ldrb	r3, [r3, #0]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d01a      	beq.n	8008228 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 80081f2:	4b36      	ldr	r3, [pc, #216]	; (80082cc <USBD_SetConfig+0x118>)
 80081f4:	781b      	ldrb	r3, [r3, #0]
 80081f6:	461a      	mov	r2, r3
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	2203      	movs	r2, #3
 8008200:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008204:	4b31      	ldr	r3, [pc, #196]	; (80082cc <USBD_SetConfig+0x118>)
 8008206:	781b      	ldrb	r3, [r3, #0]
 8008208:	4619      	mov	r1, r3
 800820a:	6878      	ldr	r0, [r7, #4]
 800820c:	f7ff f9e7 	bl	80075de <USBD_SetClassConfig>
 8008210:	4603      	mov	r3, r0
 8008212:	2b02      	cmp	r3, #2
 8008214:	d104      	bne.n	8008220 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8008216:	6839      	ldr	r1, [r7, #0]
 8008218:	6878      	ldr	r0, [r7, #4]
 800821a:	f000 f932 	bl	8008482 <USBD_CtlError>
            return;
 800821e:	e052      	b.n	80082c6 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8008220:	6878      	ldr	r0, [r7, #4]
 8008222:	f000 f9f6 	bl	8008612 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008226:	e04e      	b.n	80082c6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008228:	6878      	ldr	r0, [r7, #4]
 800822a:	f000 f9f2 	bl	8008612 <USBD_CtlSendStatus>
        break;
 800822e:	e04a      	b.n	80082c6 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8008230:	4b26      	ldr	r3, [pc, #152]	; (80082cc <USBD_SetConfig+0x118>)
 8008232:	781b      	ldrb	r3, [r3, #0]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d112      	bne.n	800825e <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	2202      	movs	r2, #2
 800823c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8008240:	4b22      	ldr	r3, [pc, #136]	; (80082cc <USBD_SetConfig+0x118>)
 8008242:	781b      	ldrb	r3, [r3, #0]
 8008244:	461a      	mov	r2, r3
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800824a:	4b20      	ldr	r3, [pc, #128]	; (80082cc <USBD_SetConfig+0x118>)
 800824c:	781b      	ldrb	r3, [r3, #0]
 800824e:	4619      	mov	r1, r3
 8008250:	6878      	ldr	r0, [r7, #4]
 8008252:	f7ff f9e3 	bl	800761c <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8008256:	6878      	ldr	r0, [r7, #4]
 8008258:	f000 f9db 	bl	8008612 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800825c:	e033      	b.n	80082c6 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800825e:	4b1b      	ldr	r3, [pc, #108]	; (80082cc <USBD_SetConfig+0x118>)
 8008260:	781b      	ldrb	r3, [r3, #0]
 8008262:	461a      	mov	r2, r3
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	685b      	ldr	r3, [r3, #4]
 8008268:	429a      	cmp	r2, r3
 800826a:	d01d      	beq.n	80082a8 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	685b      	ldr	r3, [r3, #4]
 8008270:	b2db      	uxtb	r3, r3
 8008272:	4619      	mov	r1, r3
 8008274:	6878      	ldr	r0, [r7, #4]
 8008276:	f7ff f9d1 	bl	800761c <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800827a:	4b14      	ldr	r3, [pc, #80]	; (80082cc <USBD_SetConfig+0x118>)
 800827c:	781b      	ldrb	r3, [r3, #0]
 800827e:	461a      	mov	r2, r3
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008284:	4b11      	ldr	r3, [pc, #68]	; (80082cc <USBD_SetConfig+0x118>)
 8008286:	781b      	ldrb	r3, [r3, #0]
 8008288:	4619      	mov	r1, r3
 800828a:	6878      	ldr	r0, [r7, #4]
 800828c:	f7ff f9a7 	bl	80075de <USBD_SetClassConfig>
 8008290:	4603      	mov	r3, r0
 8008292:	2b02      	cmp	r3, #2
 8008294:	d104      	bne.n	80082a0 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8008296:	6839      	ldr	r1, [r7, #0]
 8008298:	6878      	ldr	r0, [r7, #4]
 800829a:	f000 f8f2 	bl	8008482 <USBD_CtlError>
            return;
 800829e:	e012      	b.n	80082c6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80082a0:	6878      	ldr	r0, [r7, #4]
 80082a2:	f000 f9b6 	bl	8008612 <USBD_CtlSendStatus>
        break;
 80082a6:	e00e      	b.n	80082c6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80082a8:	6878      	ldr	r0, [r7, #4]
 80082aa:	f000 f9b2 	bl	8008612 <USBD_CtlSendStatus>
        break;
 80082ae:	e00a      	b.n	80082c6 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 80082b0:	6839      	ldr	r1, [r7, #0]
 80082b2:	6878      	ldr	r0, [r7, #4]
 80082b4:	f000 f8e5 	bl	8008482 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 80082b8:	4b04      	ldr	r3, [pc, #16]	; (80082cc <USBD_SetConfig+0x118>)
 80082ba:	781b      	ldrb	r3, [r3, #0]
 80082bc:	4619      	mov	r1, r3
 80082be:	6878      	ldr	r0, [r7, #4]
 80082c0:	f7ff f9ac 	bl	800761c <USBD_ClrClassConfig>
        break;
 80082c4:	bf00      	nop
    }
  }
}
 80082c6:	3708      	adds	r7, #8
 80082c8:	46bd      	mov	sp, r7
 80082ca:	bd80      	pop	{r7, pc}
 80082cc:	2000030d 	.word	0x2000030d

080082d0 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80082d0:	b580      	push	{r7, lr}
 80082d2:	b082      	sub	sp, #8
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	6078      	str	r0, [r7, #4]
 80082d8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80082da:	683b      	ldr	r3, [r7, #0]
 80082dc:	88db      	ldrh	r3, [r3, #6]
 80082de:	2b01      	cmp	r3, #1
 80082e0:	d004      	beq.n	80082ec <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80082e2:	6839      	ldr	r1, [r7, #0]
 80082e4:	6878      	ldr	r0, [r7, #4]
 80082e6:	f000 f8cc 	bl	8008482 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80082ea:	e022      	b.n	8008332 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80082f2:	2b02      	cmp	r3, #2
 80082f4:	dc02      	bgt.n	80082fc <USBD_GetConfig+0x2c>
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	dc03      	bgt.n	8008302 <USBD_GetConfig+0x32>
 80082fa:	e015      	b.n	8008328 <USBD_GetConfig+0x58>
 80082fc:	2b03      	cmp	r3, #3
 80082fe:	d00b      	beq.n	8008318 <USBD_GetConfig+0x48>
 8008300:	e012      	b.n	8008328 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	2200      	movs	r2, #0
 8008306:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	3308      	adds	r3, #8
 800830c:	2201      	movs	r2, #1
 800830e:	4619      	mov	r1, r3
 8008310:	6878      	ldr	r0, [r7, #4]
 8008312:	f000 f920 	bl	8008556 <USBD_CtlSendData>
        break;
 8008316:	e00c      	b.n	8008332 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	3304      	adds	r3, #4
 800831c:	2201      	movs	r2, #1
 800831e:	4619      	mov	r1, r3
 8008320:	6878      	ldr	r0, [r7, #4]
 8008322:	f000 f918 	bl	8008556 <USBD_CtlSendData>
        break;
 8008326:	e004      	b.n	8008332 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8008328:	6839      	ldr	r1, [r7, #0]
 800832a:	6878      	ldr	r0, [r7, #4]
 800832c:	f000 f8a9 	bl	8008482 <USBD_CtlError>
        break;
 8008330:	bf00      	nop
}
 8008332:	bf00      	nop
 8008334:	3708      	adds	r7, #8
 8008336:	46bd      	mov	sp, r7
 8008338:	bd80      	pop	{r7, pc}

0800833a <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800833a:	b580      	push	{r7, lr}
 800833c:	b082      	sub	sp, #8
 800833e:	af00      	add	r7, sp, #0
 8008340:	6078      	str	r0, [r7, #4]
 8008342:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800834a:	3b01      	subs	r3, #1
 800834c:	2b02      	cmp	r3, #2
 800834e:	d81e      	bhi.n	800838e <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008350:	683b      	ldr	r3, [r7, #0]
 8008352:	88db      	ldrh	r3, [r3, #6]
 8008354:	2b02      	cmp	r3, #2
 8008356:	d004      	beq.n	8008362 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8008358:	6839      	ldr	r1, [r7, #0]
 800835a:	6878      	ldr	r0, [r7, #4]
 800835c:	f000 f891 	bl	8008482 <USBD_CtlError>
        break;
 8008360:	e01a      	b.n	8008398 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	2201      	movs	r2, #1
 8008366:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800836e:	2b00      	cmp	r3, #0
 8008370:	d005      	beq.n	800837e <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	68db      	ldr	r3, [r3, #12]
 8008376:	f043 0202 	orr.w	r2, r3, #2
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	330c      	adds	r3, #12
 8008382:	2202      	movs	r2, #2
 8008384:	4619      	mov	r1, r3
 8008386:	6878      	ldr	r0, [r7, #4]
 8008388:	f000 f8e5 	bl	8008556 <USBD_CtlSendData>
      break;
 800838c:	e004      	b.n	8008398 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800838e:	6839      	ldr	r1, [r7, #0]
 8008390:	6878      	ldr	r0, [r7, #4]
 8008392:	f000 f876 	bl	8008482 <USBD_CtlError>
      break;
 8008396:	bf00      	nop
  }
}
 8008398:	bf00      	nop
 800839a:	3708      	adds	r7, #8
 800839c:	46bd      	mov	sp, r7
 800839e:	bd80      	pop	{r7, pc}

080083a0 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80083a0:	b580      	push	{r7, lr}
 80083a2:	b082      	sub	sp, #8
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	6078      	str	r0, [r7, #4]
 80083a8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80083aa:	683b      	ldr	r3, [r7, #0]
 80083ac:	885b      	ldrh	r3, [r3, #2]
 80083ae:	2b01      	cmp	r3, #1
 80083b0:	d106      	bne.n	80083c0 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	2201      	movs	r2, #1
 80083b6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 80083ba:	6878      	ldr	r0, [r7, #4]
 80083bc:	f000 f929 	bl	8008612 <USBD_CtlSendStatus>
  }
}
 80083c0:	bf00      	nop
 80083c2:	3708      	adds	r7, #8
 80083c4:	46bd      	mov	sp, r7
 80083c6:	bd80      	pop	{r7, pc}

080083c8 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80083c8:	b580      	push	{r7, lr}
 80083ca:	b082      	sub	sp, #8
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	6078      	str	r0, [r7, #4]
 80083d0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80083d8:	3b01      	subs	r3, #1
 80083da:	2b02      	cmp	r3, #2
 80083dc:	d80b      	bhi.n	80083f6 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80083de:	683b      	ldr	r3, [r7, #0]
 80083e0:	885b      	ldrh	r3, [r3, #2]
 80083e2:	2b01      	cmp	r3, #1
 80083e4:	d10c      	bne.n	8008400 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	2200      	movs	r2, #0
 80083ea:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 80083ee:	6878      	ldr	r0, [r7, #4]
 80083f0:	f000 f90f 	bl	8008612 <USBD_CtlSendStatus>
      }
      break;
 80083f4:	e004      	b.n	8008400 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 80083f6:	6839      	ldr	r1, [r7, #0]
 80083f8:	6878      	ldr	r0, [r7, #4]
 80083fa:	f000 f842 	bl	8008482 <USBD_CtlError>
      break;
 80083fe:	e000      	b.n	8008402 <USBD_ClrFeature+0x3a>
      break;
 8008400:	bf00      	nop
  }
}
 8008402:	bf00      	nop
 8008404:	3708      	adds	r7, #8
 8008406:	46bd      	mov	sp, r7
 8008408:	bd80      	pop	{r7, pc}

0800840a <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800840a:	b480      	push	{r7}
 800840c:	b083      	sub	sp, #12
 800840e:	af00      	add	r7, sp, #0
 8008410:	6078      	str	r0, [r7, #4]
 8008412:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8008414:	683b      	ldr	r3, [r7, #0]
 8008416:	781a      	ldrb	r2, [r3, #0]
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800841c:	683b      	ldr	r3, [r7, #0]
 800841e:	785a      	ldrb	r2, [r3, #1]
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8008424:	683b      	ldr	r3, [r7, #0]
 8008426:	3302      	adds	r3, #2
 8008428:	781b      	ldrb	r3, [r3, #0]
 800842a:	b29a      	uxth	r2, r3
 800842c:	683b      	ldr	r3, [r7, #0]
 800842e:	3303      	adds	r3, #3
 8008430:	781b      	ldrb	r3, [r3, #0]
 8008432:	b29b      	uxth	r3, r3
 8008434:	021b      	lsls	r3, r3, #8
 8008436:	b29b      	uxth	r3, r3
 8008438:	4413      	add	r3, r2
 800843a:	b29a      	uxth	r2, r3
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8008440:	683b      	ldr	r3, [r7, #0]
 8008442:	3304      	adds	r3, #4
 8008444:	781b      	ldrb	r3, [r3, #0]
 8008446:	b29a      	uxth	r2, r3
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	3305      	adds	r3, #5
 800844c:	781b      	ldrb	r3, [r3, #0]
 800844e:	b29b      	uxth	r3, r3
 8008450:	021b      	lsls	r3, r3, #8
 8008452:	b29b      	uxth	r3, r3
 8008454:	4413      	add	r3, r2
 8008456:	b29a      	uxth	r2, r3
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800845c:	683b      	ldr	r3, [r7, #0]
 800845e:	3306      	adds	r3, #6
 8008460:	781b      	ldrb	r3, [r3, #0]
 8008462:	b29a      	uxth	r2, r3
 8008464:	683b      	ldr	r3, [r7, #0]
 8008466:	3307      	adds	r3, #7
 8008468:	781b      	ldrb	r3, [r3, #0]
 800846a:	b29b      	uxth	r3, r3
 800846c:	021b      	lsls	r3, r3, #8
 800846e:	b29b      	uxth	r3, r3
 8008470:	4413      	add	r3, r2
 8008472:	b29a      	uxth	r2, r3
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	80da      	strh	r2, [r3, #6]

}
 8008478:	bf00      	nop
 800847a:	370c      	adds	r7, #12
 800847c:	46bd      	mov	sp, r7
 800847e:	bc80      	pop	{r7}
 8008480:	4770      	bx	lr

08008482 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8008482:	b580      	push	{r7, lr}
 8008484:	b082      	sub	sp, #8
 8008486:	af00      	add	r7, sp, #0
 8008488:	6078      	str	r0, [r7, #4]
 800848a:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800848c:	2180      	movs	r1, #128	; 0x80
 800848e:	6878      	ldr	r0, [r7, #4]
 8008490:	f000 fc94 	bl	8008dbc <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8008494:	2100      	movs	r1, #0
 8008496:	6878      	ldr	r0, [r7, #4]
 8008498:	f000 fc90 	bl	8008dbc <USBD_LL_StallEP>
}
 800849c:	bf00      	nop
 800849e:	3708      	adds	r7, #8
 80084a0:	46bd      	mov	sp, r7
 80084a2:	bd80      	pop	{r7, pc}

080084a4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80084a4:	b580      	push	{r7, lr}
 80084a6:	b086      	sub	sp, #24
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	60f8      	str	r0, [r7, #12]
 80084ac:	60b9      	str	r1, [r7, #8]
 80084ae:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80084b0:	2300      	movs	r3, #0
 80084b2:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d032      	beq.n	8008520 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 80084ba:	68f8      	ldr	r0, [r7, #12]
 80084bc:	f000 f834 	bl	8008528 <USBD_GetLen>
 80084c0:	4603      	mov	r3, r0
 80084c2:	3301      	adds	r3, #1
 80084c4:	b29b      	uxth	r3, r3
 80084c6:	005b      	lsls	r3, r3, #1
 80084c8:	b29a      	uxth	r2, r3
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 80084ce:	7dfb      	ldrb	r3, [r7, #23]
 80084d0:	1c5a      	adds	r2, r3, #1
 80084d2:	75fa      	strb	r2, [r7, #23]
 80084d4:	461a      	mov	r2, r3
 80084d6:	68bb      	ldr	r3, [r7, #8]
 80084d8:	4413      	add	r3, r2
 80084da:	687a      	ldr	r2, [r7, #4]
 80084dc:	7812      	ldrb	r2, [r2, #0]
 80084de:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 80084e0:	7dfb      	ldrb	r3, [r7, #23]
 80084e2:	1c5a      	adds	r2, r3, #1
 80084e4:	75fa      	strb	r2, [r7, #23]
 80084e6:	461a      	mov	r2, r3
 80084e8:	68bb      	ldr	r3, [r7, #8]
 80084ea:	4413      	add	r3, r2
 80084ec:	2203      	movs	r2, #3
 80084ee:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 80084f0:	e012      	b.n	8008518 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	1c5a      	adds	r2, r3, #1
 80084f6:	60fa      	str	r2, [r7, #12]
 80084f8:	7dfa      	ldrb	r2, [r7, #23]
 80084fa:	1c51      	adds	r1, r2, #1
 80084fc:	75f9      	strb	r1, [r7, #23]
 80084fe:	4611      	mov	r1, r2
 8008500:	68ba      	ldr	r2, [r7, #8]
 8008502:	440a      	add	r2, r1
 8008504:	781b      	ldrb	r3, [r3, #0]
 8008506:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8008508:	7dfb      	ldrb	r3, [r7, #23]
 800850a:	1c5a      	adds	r2, r3, #1
 800850c:	75fa      	strb	r2, [r7, #23]
 800850e:	461a      	mov	r2, r3
 8008510:	68bb      	ldr	r3, [r7, #8]
 8008512:	4413      	add	r3, r2
 8008514:	2200      	movs	r2, #0
 8008516:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	781b      	ldrb	r3, [r3, #0]
 800851c:	2b00      	cmp	r3, #0
 800851e:	d1e8      	bne.n	80084f2 <USBD_GetString+0x4e>
    }
  }
}
 8008520:	bf00      	nop
 8008522:	3718      	adds	r7, #24
 8008524:	46bd      	mov	sp, r7
 8008526:	bd80      	pop	{r7, pc}

08008528 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008528:	b480      	push	{r7}
 800852a:	b085      	sub	sp, #20
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008530:	2300      	movs	r3, #0
 8008532:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8008534:	e005      	b.n	8008542 <USBD_GetLen+0x1a>
  {
    len++;
 8008536:	7bfb      	ldrb	r3, [r7, #15]
 8008538:	3301      	adds	r3, #1
 800853a:	73fb      	strb	r3, [r7, #15]
    buf++;
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	3301      	adds	r3, #1
 8008540:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	781b      	ldrb	r3, [r3, #0]
 8008546:	2b00      	cmp	r3, #0
 8008548:	d1f5      	bne.n	8008536 <USBD_GetLen+0xe>
  }

  return len;
 800854a:	7bfb      	ldrb	r3, [r7, #15]
}
 800854c:	4618      	mov	r0, r3
 800854e:	3714      	adds	r7, #20
 8008550:	46bd      	mov	sp, r7
 8008552:	bc80      	pop	{r7}
 8008554:	4770      	bx	lr

08008556 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8008556:	b580      	push	{r7, lr}
 8008558:	b084      	sub	sp, #16
 800855a:	af00      	add	r7, sp, #0
 800855c:	60f8      	str	r0, [r7, #12]
 800855e:	60b9      	str	r1, [r7, #8]
 8008560:	4613      	mov	r3, r2
 8008562:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	2202      	movs	r2, #2
 8008568:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800856c:	88fa      	ldrh	r2, [r7, #6]
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8008572:	88fa      	ldrh	r2, [r7, #6]
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008578:	88fb      	ldrh	r3, [r7, #6]
 800857a:	68ba      	ldr	r2, [r7, #8]
 800857c:	2100      	movs	r1, #0
 800857e:	68f8      	ldr	r0, [r7, #12]
 8008580:	f000 fca5 	bl	8008ece <USBD_LL_Transmit>

  return USBD_OK;
 8008584:	2300      	movs	r3, #0
}
 8008586:	4618      	mov	r0, r3
 8008588:	3710      	adds	r7, #16
 800858a:	46bd      	mov	sp, r7
 800858c:	bd80      	pop	{r7, pc}

0800858e <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800858e:	b580      	push	{r7, lr}
 8008590:	b084      	sub	sp, #16
 8008592:	af00      	add	r7, sp, #0
 8008594:	60f8      	str	r0, [r7, #12]
 8008596:	60b9      	str	r1, [r7, #8]
 8008598:	4613      	mov	r3, r2
 800859a:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800859c:	88fb      	ldrh	r3, [r7, #6]
 800859e:	68ba      	ldr	r2, [r7, #8]
 80085a0:	2100      	movs	r1, #0
 80085a2:	68f8      	ldr	r0, [r7, #12]
 80085a4:	f000 fc93 	bl	8008ece <USBD_LL_Transmit>

  return USBD_OK;
 80085a8:	2300      	movs	r3, #0
}
 80085aa:	4618      	mov	r0, r3
 80085ac:	3710      	adds	r7, #16
 80085ae:	46bd      	mov	sp, r7
 80085b0:	bd80      	pop	{r7, pc}

080085b2 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 80085b2:	b580      	push	{r7, lr}
 80085b4:	b084      	sub	sp, #16
 80085b6:	af00      	add	r7, sp, #0
 80085b8:	60f8      	str	r0, [r7, #12]
 80085ba:	60b9      	str	r1, [r7, #8]
 80085bc:	4613      	mov	r3, r2
 80085be:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	2203      	movs	r2, #3
 80085c4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80085c8:	88fa      	ldrh	r2, [r7, #6]
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 80085d0:	88fa      	ldrh	r2, [r7, #6]
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80085d8:	88fb      	ldrh	r3, [r7, #6]
 80085da:	68ba      	ldr	r2, [r7, #8]
 80085dc:	2100      	movs	r1, #0
 80085de:	68f8      	ldr	r0, [r7, #12]
 80085e0:	f000 fc98 	bl	8008f14 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80085e4:	2300      	movs	r3, #0
}
 80085e6:	4618      	mov	r0, r3
 80085e8:	3710      	adds	r7, #16
 80085ea:	46bd      	mov	sp, r7
 80085ec:	bd80      	pop	{r7, pc}

080085ee <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 80085ee:	b580      	push	{r7, lr}
 80085f0:	b084      	sub	sp, #16
 80085f2:	af00      	add	r7, sp, #0
 80085f4:	60f8      	str	r0, [r7, #12]
 80085f6:	60b9      	str	r1, [r7, #8]
 80085f8:	4613      	mov	r3, r2
 80085fa:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80085fc:	88fb      	ldrh	r3, [r7, #6]
 80085fe:	68ba      	ldr	r2, [r7, #8]
 8008600:	2100      	movs	r1, #0
 8008602:	68f8      	ldr	r0, [r7, #12]
 8008604:	f000 fc86 	bl	8008f14 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008608:	2300      	movs	r3, #0
}
 800860a:	4618      	mov	r0, r3
 800860c:	3710      	adds	r7, #16
 800860e:	46bd      	mov	sp, r7
 8008610:	bd80      	pop	{r7, pc}

08008612 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008612:	b580      	push	{r7, lr}
 8008614:	b082      	sub	sp, #8
 8008616:	af00      	add	r7, sp, #0
 8008618:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	2204      	movs	r2, #4
 800861e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008622:	2300      	movs	r3, #0
 8008624:	2200      	movs	r2, #0
 8008626:	2100      	movs	r1, #0
 8008628:	6878      	ldr	r0, [r7, #4]
 800862a:	f000 fc50 	bl	8008ece <USBD_LL_Transmit>

  return USBD_OK;
 800862e:	2300      	movs	r3, #0
}
 8008630:	4618      	mov	r0, r3
 8008632:	3708      	adds	r7, #8
 8008634:	46bd      	mov	sp, r7
 8008636:	bd80      	pop	{r7, pc}

08008638 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008638:	b580      	push	{r7, lr}
 800863a:	b082      	sub	sp, #8
 800863c:	af00      	add	r7, sp, #0
 800863e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	2205      	movs	r2, #5
 8008644:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008648:	2300      	movs	r3, #0
 800864a:	2200      	movs	r2, #0
 800864c:	2100      	movs	r1, #0
 800864e:	6878      	ldr	r0, [r7, #4]
 8008650:	f000 fc60 	bl	8008f14 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008654:	2300      	movs	r3, #0
}
 8008656:	4618      	mov	r0, r3
 8008658:	3708      	adds	r7, #8
 800865a:	46bd      	mov	sp, r7
 800865c:	bd80      	pop	{r7, pc}
	...

08008660 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008660:	b580      	push	{r7, lr}
 8008662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008664:	2200      	movs	r2, #0
 8008666:	4912      	ldr	r1, [pc, #72]	; (80086b0 <MX_USB_DEVICE_Init+0x50>)
 8008668:	4812      	ldr	r0, [pc, #72]	; (80086b4 <MX_USB_DEVICE_Init+0x54>)
 800866a:	f7fe ff5e 	bl	800752a <USBD_Init>
 800866e:	4603      	mov	r3, r0
 8008670:	2b00      	cmp	r3, #0
 8008672:	d001      	beq.n	8008678 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008674:	f7f7 ffa8 	bl	80005c8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008678:	490f      	ldr	r1, [pc, #60]	; (80086b8 <MX_USB_DEVICE_Init+0x58>)
 800867a:	480e      	ldr	r0, [pc, #56]	; (80086b4 <MX_USB_DEVICE_Init+0x54>)
 800867c:	f7fe ff80 	bl	8007580 <USBD_RegisterClass>
 8008680:	4603      	mov	r3, r0
 8008682:	2b00      	cmp	r3, #0
 8008684:	d001      	beq.n	800868a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008686:	f7f7 ff9f 	bl	80005c8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800868a:	490c      	ldr	r1, [pc, #48]	; (80086bc <MX_USB_DEVICE_Init+0x5c>)
 800868c:	4809      	ldr	r0, [pc, #36]	; (80086b4 <MX_USB_DEVICE_Init+0x54>)
 800868e:	f7fe feb1 	bl	80073f4 <USBD_CDC_RegisterInterface>
 8008692:	4603      	mov	r3, r0
 8008694:	2b00      	cmp	r3, #0
 8008696:	d001      	beq.n	800869c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008698:	f7f7 ff96 	bl	80005c8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800869c:	4805      	ldr	r0, [pc, #20]	; (80086b4 <MX_USB_DEVICE_Init+0x54>)
 800869e:	f7fe ff88 	bl	80075b2 <USBD_Start>
 80086a2:	4603      	mov	r3, r0
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d001      	beq.n	80086ac <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80086a8:	f7f7 ff8e 	bl	80005c8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80086ac:	bf00      	nop
 80086ae:	bd80      	pop	{r7, pc}
 80086b0:	20000148 	.word	0x20000148
 80086b4:	200005d8 	.word	0x200005d8
 80086b8:	20000034 	.word	0x20000034
 80086bc:	20000138 	.word	0x20000138

080086c0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80086c0:	b580      	push	{r7, lr}
 80086c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80086c4:	2200      	movs	r2, #0
 80086c6:	4909      	ldr	r1, [pc, #36]	; (80086ec <CDC_Init_FS+0x2c>)
 80086c8:	4809      	ldr	r0, [pc, #36]	; (80086f0 <CDC_Init_FS+0x30>)
 80086ca:	f7fe fea9 	bl	8007420 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80086ce:	4909      	ldr	r1, [pc, #36]	; (80086f4 <CDC_Init_FS+0x34>)
 80086d0:	4807      	ldr	r0, [pc, #28]	; (80086f0 <CDC_Init_FS+0x30>)
 80086d2:	f7fe febe 	bl	8007452 <USBD_CDC_SetRxBuffer>

  if( hUsbDeviceFS.dev_state == USBD_STATE_CONFIGURED ) {
 80086d6:	4b06      	ldr	r3, [pc, #24]	; (80086f0 <CDC_Init_FS+0x30>)
 80086d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80086dc:	2b03      	cmp	r3, #3
 80086de:	d101      	bne.n	80086e4 <CDC_Init_FS+0x24>
	  welcome();
 80086e0:	f7f7 fedc 	bl	800049c <welcome>
  }

  return (USBD_OK);
 80086e4:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80086e6:	4618      	mov	r0, r3
 80086e8:	bd80      	pop	{r7, pc}
 80086ea:	bf00      	nop
 80086ec:	20000c84 	.word	0x20000c84
 80086f0:	200005d8 	.word	0x200005d8
 80086f4:	2000089c 	.word	0x2000089c

080086f8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80086f8:	b480      	push	{r7}
 80086fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80086fc:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80086fe:	4618      	mov	r0, r3
 8008700:	46bd      	mov	sp, r7
 8008702:	bc80      	pop	{r7}
 8008704:	4770      	bx	lr
	...

08008708 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008708:	b480      	push	{r7}
 800870a:	b083      	sub	sp, #12
 800870c:	af00      	add	r7, sp, #0
 800870e:	4603      	mov	r3, r0
 8008710:	6039      	str	r1, [r7, #0]
 8008712:	71fb      	strb	r3, [r7, #7]
 8008714:	4613      	mov	r3, r2
 8008716:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008718:	79fb      	ldrb	r3, [r7, #7]
 800871a:	2b23      	cmp	r3, #35	; 0x23
 800871c:	d84a      	bhi.n	80087b4 <CDC_Control_FS+0xac>
 800871e:	a201      	add	r2, pc, #4	; (adr r2, 8008724 <CDC_Control_FS+0x1c>)
 8008720:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008724:	080087b5 	.word	0x080087b5
 8008728:	080087b5 	.word	0x080087b5
 800872c:	080087b5 	.word	0x080087b5
 8008730:	080087b5 	.word	0x080087b5
 8008734:	080087b5 	.word	0x080087b5
 8008738:	080087b5 	.word	0x080087b5
 800873c:	080087b5 	.word	0x080087b5
 8008740:	080087b5 	.word	0x080087b5
 8008744:	080087b5 	.word	0x080087b5
 8008748:	080087b5 	.word	0x080087b5
 800874c:	080087b5 	.word	0x080087b5
 8008750:	080087b5 	.word	0x080087b5
 8008754:	080087b5 	.word	0x080087b5
 8008758:	080087b5 	.word	0x080087b5
 800875c:	080087b5 	.word	0x080087b5
 8008760:	080087b5 	.word	0x080087b5
 8008764:	080087b5 	.word	0x080087b5
 8008768:	080087b5 	.word	0x080087b5
 800876c:	080087b5 	.word	0x080087b5
 8008770:	080087b5 	.word	0x080087b5
 8008774:	080087b5 	.word	0x080087b5
 8008778:	080087b5 	.word	0x080087b5
 800877c:	080087b5 	.word	0x080087b5
 8008780:	080087b5 	.word	0x080087b5
 8008784:	080087b5 	.word	0x080087b5
 8008788:	080087b5 	.word	0x080087b5
 800878c:	080087b5 	.word	0x080087b5
 8008790:	080087b5 	.word	0x080087b5
 8008794:	080087b5 	.word	0x080087b5
 8008798:	080087b5 	.word	0x080087b5
 800879c:	080087b5 	.word	0x080087b5
 80087a0:	080087b5 	.word	0x080087b5
 80087a4:	080087b5 	.word	0x080087b5
 80087a8:	080087b5 	.word	0x080087b5
 80087ac:	080087b5 	.word	0x080087b5
 80087b0:	080087b5 	.word	0x080087b5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80087b4:	bf00      	nop
  }

  return (USBD_OK);
 80087b6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80087b8:	4618      	mov	r0, r3
 80087ba:	370c      	adds	r7, #12
 80087bc:	46bd      	mov	sp, r7
 80087be:	bc80      	pop	{r7}
 80087c0:	4770      	bx	lr
 80087c2:	bf00      	nop

080087c4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80087c4:	b580      	push	{r7, lr}
 80087c6:	b086      	sub	sp, #24
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
 80087cc:	6039      	str	r1, [r7, #0]
//	for( uint32_t loop = 0; loop < *Len - start_pos; loop ++ ) {
//		Buf[ loop ] = Buf[ loop + start_pos ];
//	}
//	CDC_Transmit_FS( Buf, *Len - start_pos );
	uint8_t *out_buf;
	out_buf = malloc(*Len * sizeof( uint8_t ));
 80087ce:	683b      	ldr	r3, [r7, #0]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	4618      	mov	r0, r3
 80087d4:	f000 fc4a 	bl	800906c <malloc>
 80087d8:	4603      	mov	r3, r0
 80087da:	60fb      	str	r3, [r7, #12]
	uint32_t out_buf_len = 0;
 80087dc:	2300      	movs	r3, #0
 80087de:	617b      	str	r3, [r7, #20]
	for( uint32_t loop = 0; loop < *Len; loop++ ) {
 80087e0:	2300      	movs	r3, #0
 80087e2:	613b      	str	r3, [r7, #16]
 80087e4:	e019      	b.n	800881a <CDC_Receive_FS+0x56>
		out_buf[ out_buf_len++ ] = Buf[ loop ];
 80087e6:	687a      	ldr	r2, [r7, #4]
 80087e8:	693b      	ldr	r3, [r7, #16]
 80087ea:	441a      	add	r2, r3
 80087ec:	697b      	ldr	r3, [r7, #20]
 80087ee:	1c59      	adds	r1, r3, #1
 80087f0:	6179      	str	r1, [r7, #20]
 80087f2:	68f9      	ldr	r1, [r7, #12]
 80087f4:	440b      	add	r3, r1
 80087f6:	7812      	ldrb	r2, [r2, #0]
 80087f8:	701a      	strb	r2, [r3, #0]
		if( Buf[ loop ] == '\r' ) {
 80087fa:	687a      	ldr	r2, [r7, #4]
 80087fc:	693b      	ldr	r3, [r7, #16]
 80087fe:	4413      	add	r3, r2
 8008800:	781b      	ldrb	r3, [r3, #0]
 8008802:	2b0d      	cmp	r3, #13
 8008804:	d106      	bne.n	8008814 <CDC_Receive_FS+0x50>
			out_buf[ out_buf_len++ ] = '\n';
 8008806:	697b      	ldr	r3, [r7, #20]
 8008808:	1c5a      	adds	r2, r3, #1
 800880a:	617a      	str	r2, [r7, #20]
 800880c:	68fa      	ldr	r2, [r7, #12]
 800880e:	4413      	add	r3, r2
 8008810:	220a      	movs	r2, #10
 8008812:	701a      	strb	r2, [r3, #0]
	for( uint32_t loop = 0; loop < *Len; loop++ ) {
 8008814:	693b      	ldr	r3, [r7, #16]
 8008816:	3301      	adds	r3, #1
 8008818:	613b      	str	r3, [r7, #16]
 800881a:	683b      	ldr	r3, [r7, #0]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	693a      	ldr	r2, [r7, #16]
 8008820:	429a      	cmp	r2, r3
 8008822:	d3e0      	bcc.n	80087e6 <CDC_Receive_FS+0x22>
		}
	}
	usb_transmit_fs( out_buf, out_buf_len );
 8008824:	6979      	ldr	r1, [r7, #20]
 8008826:	68f8      	ldr	r0, [r7, #12]
 8008828:	f7f7 fe2a 	bl	8000480 <usb_transmit_fs>
	free( out_buf );
 800882c:	68f8      	ldr	r0, [r7, #12]
 800882e:	f000 fc25 	bl	800907c <free>
	if( Buf[ 0 ] == '\r' ) {
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	781b      	ldrb	r3, [r3, #0]
 8008836:	2b0d      	cmp	r3, #13
 8008838:	d101      	bne.n	800883e <CDC_Receive_FS+0x7a>
		send_prompt();
 800883a:	f7f7 feab 	bl	8000594 <send_prompt>
	}

  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800883e:	6879      	ldr	r1, [r7, #4]
 8008840:	4805      	ldr	r0, [pc, #20]	; (8008858 <CDC_Receive_FS+0x94>)
 8008842:	f7fe fe06 	bl	8007452 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8008846:	4804      	ldr	r0, [pc, #16]	; (8008858 <CDC_Receive_FS+0x94>)
 8008848:	f7fe fe45 	bl	80074d6 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800884c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800884e:	4618      	mov	r0, r3
 8008850:	3718      	adds	r7, #24
 8008852:	46bd      	mov	sp, r7
 8008854:	bd80      	pop	{r7, pc}
 8008856:	bf00      	nop
 8008858:	200005d8 	.word	0x200005d8

0800885c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800885c:	b580      	push	{r7, lr}
 800885e:	b084      	sub	sp, #16
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]
 8008864:	460b      	mov	r3, r1
 8008866:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8008868:	2300      	movs	r3, #0
 800886a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800886c:	4b0d      	ldr	r3, [pc, #52]	; (80088a4 <CDC_Transmit_FS+0x48>)
 800886e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008872:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8008874:	68bb      	ldr	r3, [r7, #8]
 8008876:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800887a:	2b00      	cmp	r3, #0
 800887c:	d001      	beq.n	8008882 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800887e:	2301      	movs	r3, #1
 8008880:	e00b      	b.n	800889a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8008882:	887b      	ldrh	r3, [r7, #2]
 8008884:	461a      	mov	r2, r3
 8008886:	6879      	ldr	r1, [r7, #4]
 8008888:	4806      	ldr	r0, [pc, #24]	; (80088a4 <CDC_Transmit_FS+0x48>)
 800888a:	f7fe fdc9 	bl	8007420 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800888e:	4805      	ldr	r0, [pc, #20]	; (80088a4 <CDC_Transmit_FS+0x48>)
 8008890:	f7fe fdf2 	bl	8007478 <USBD_CDC_TransmitPacket>
 8008894:	4603      	mov	r3, r0
 8008896:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8008898:	7bfb      	ldrb	r3, [r7, #15]
}
 800889a:	4618      	mov	r0, r3
 800889c:	3710      	adds	r7, #16
 800889e:	46bd      	mov	sp, r7
 80088a0:	bd80      	pop	{r7, pc}
 80088a2:	bf00      	nop
 80088a4:	200005d8 	.word	0x200005d8

080088a8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80088a8:	b480      	push	{r7}
 80088aa:	b083      	sub	sp, #12
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	4603      	mov	r3, r0
 80088b0:	6039      	str	r1, [r7, #0]
 80088b2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80088b4:	683b      	ldr	r3, [r7, #0]
 80088b6:	2212      	movs	r2, #18
 80088b8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80088ba:	4b03      	ldr	r3, [pc, #12]	; (80088c8 <USBD_FS_DeviceDescriptor+0x20>)
}
 80088bc:	4618      	mov	r0, r3
 80088be:	370c      	adds	r7, #12
 80088c0:	46bd      	mov	sp, r7
 80088c2:	bc80      	pop	{r7}
 80088c4:	4770      	bx	lr
 80088c6:	bf00      	nop
 80088c8:	20000164 	.word	0x20000164

080088cc <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80088cc:	b480      	push	{r7}
 80088ce:	b083      	sub	sp, #12
 80088d0:	af00      	add	r7, sp, #0
 80088d2:	4603      	mov	r3, r0
 80088d4:	6039      	str	r1, [r7, #0]
 80088d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80088d8:	683b      	ldr	r3, [r7, #0]
 80088da:	2204      	movs	r2, #4
 80088dc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80088de:	4b03      	ldr	r3, [pc, #12]	; (80088ec <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80088e0:	4618      	mov	r0, r3
 80088e2:	370c      	adds	r7, #12
 80088e4:	46bd      	mov	sp, r7
 80088e6:	bc80      	pop	{r7}
 80088e8:	4770      	bx	lr
 80088ea:	bf00      	nop
 80088ec:	20000178 	.word	0x20000178

080088f0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80088f0:	b580      	push	{r7, lr}
 80088f2:	b082      	sub	sp, #8
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	4603      	mov	r3, r0
 80088f8:	6039      	str	r1, [r7, #0]
 80088fa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80088fc:	79fb      	ldrb	r3, [r7, #7]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d105      	bne.n	800890e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008902:	683a      	ldr	r2, [r7, #0]
 8008904:	4907      	ldr	r1, [pc, #28]	; (8008924 <USBD_FS_ProductStrDescriptor+0x34>)
 8008906:	4808      	ldr	r0, [pc, #32]	; (8008928 <USBD_FS_ProductStrDescriptor+0x38>)
 8008908:	f7ff fdcc 	bl	80084a4 <USBD_GetString>
 800890c:	e004      	b.n	8008918 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800890e:	683a      	ldr	r2, [r7, #0]
 8008910:	4904      	ldr	r1, [pc, #16]	; (8008924 <USBD_FS_ProductStrDescriptor+0x34>)
 8008912:	4805      	ldr	r0, [pc, #20]	; (8008928 <USBD_FS_ProductStrDescriptor+0x38>)
 8008914:	f7ff fdc6 	bl	80084a4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008918:	4b02      	ldr	r3, [pc, #8]	; (8008924 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800891a:	4618      	mov	r0, r3
 800891c:	3708      	adds	r7, #8
 800891e:	46bd      	mov	sp, r7
 8008920:	bd80      	pop	{r7, pc}
 8008922:	bf00      	nop
 8008924:	2000106c 	.word	0x2000106c
 8008928:	0800a1c0 	.word	0x0800a1c0

0800892c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800892c:	b580      	push	{r7, lr}
 800892e:	b082      	sub	sp, #8
 8008930:	af00      	add	r7, sp, #0
 8008932:	4603      	mov	r3, r0
 8008934:	6039      	str	r1, [r7, #0]
 8008936:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008938:	683a      	ldr	r2, [r7, #0]
 800893a:	4904      	ldr	r1, [pc, #16]	; (800894c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800893c:	4804      	ldr	r0, [pc, #16]	; (8008950 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800893e:	f7ff fdb1 	bl	80084a4 <USBD_GetString>
  return USBD_StrDesc;
 8008942:	4b02      	ldr	r3, [pc, #8]	; (800894c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008944:	4618      	mov	r0, r3
 8008946:	3708      	adds	r7, #8
 8008948:	46bd      	mov	sp, r7
 800894a:	bd80      	pop	{r7, pc}
 800894c:	2000106c 	.word	0x2000106c
 8008950:	0800a1d8 	.word	0x0800a1d8

08008954 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008954:	b580      	push	{r7, lr}
 8008956:	b082      	sub	sp, #8
 8008958:	af00      	add	r7, sp, #0
 800895a:	4603      	mov	r3, r0
 800895c:	6039      	str	r1, [r7, #0]
 800895e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008960:	683b      	ldr	r3, [r7, #0]
 8008962:	221a      	movs	r2, #26
 8008964:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008966:	f000 f843 	bl	80089f0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800896a:	4b02      	ldr	r3, [pc, #8]	; (8008974 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800896c:	4618      	mov	r0, r3
 800896e:	3708      	adds	r7, #8
 8008970:	46bd      	mov	sp, r7
 8008972:	bd80      	pop	{r7, pc}
 8008974:	2000017c 	.word	0x2000017c

08008978 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008978:	b580      	push	{r7, lr}
 800897a:	b082      	sub	sp, #8
 800897c:	af00      	add	r7, sp, #0
 800897e:	4603      	mov	r3, r0
 8008980:	6039      	str	r1, [r7, #0]
 8008982:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008984:	79fb      	ldrb	r3, [r7, #7]
 8008986:	2b00      	cmp	r3, #0
 8008988:	d105      	bne.n	8008996 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800898a:	683a      	ldr	r2, [r7, #0]
 800898c:	4907      	ldr	r1, [pc, #28]	; (80089ac <USBD_FS_ConfigStrDescriptor+0x34>)
 800898e:	4808      	ldr	r0, [pc, #32]	; (80089b0 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008990:	f7ff fd88 	bl	80084a4 <USBD_GetString>
 8008994:	e004      	b.n	80089a0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008996:	683a      	ldr	r2, [r7, #0]
 8008998:	4904      	ldr	r1, [pc, #16]	; (80089ac <USBD_FS_ConfigStrDescriptor+0x34>)
 800899a:	4805      	ldr	r0, [pc, #20]	; (80089b0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800899c:	f7ff fd82 	bl	80084a4 <USBD_GetString>
  }
  return USBD_StrDesc;
 80089a0:	4b02      	ldr	r3, [pc, #8]	; (80089ac <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80089a2:	4618      	mov	r0, r3
 80089a4:	3708      	adds	r7, #8
 80089a6:	46bd      	mov	sp, r7
 80089a8:	bd80      	pop	{r7, pc}
 80089aa:	bf00      	nop
 80089ac:	2000106c 	.word	0x2000106c
 80089b0:	0800a1ec 	.word	0x0800a1ec

080089b4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80089b4:	b580      	push	{r7, lr}
 80089b6:	b082      	sub	sp, #8
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	4603      	mov	r3, r0
 80089bc:	6039      	str	r1, [r7, #0]
 80089be:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80089c0:	79fb      	ldrb	r3, [r7, #7]
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d105      	bne.n	80089d2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80089c6:	683a      	ldr	r2, [r7, #0]
 80089c8:	4907      	ldr	r1, [pc, #28]	; (80089e8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80089ca:	4808      	ldr	r0, [pc, #32]	; (80089ec <USBD_FS_InterfaceStrDescriptor+0x38>)
 80089cc:	f7ff fd6a 	bl	80084a4 <USBD_GetString>
 80089d0:	e004      	b.n	80089dc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80089d2:	683a      	ldr	r2, [r7, #0]
 80089d4:	4904      	ldr	r1, [pc, #16]	; (80089e8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80089d6:	4805      	ldr	r0, [pc, #20]	; (80089ec <USBD_FS_InterfaceStrDescriptor+0x38>)
 80089d8:	f7ff fd64 	bl	80084a4 <USBD_GetString>
  }
  return USBD_StrDesc;
 80089dc:	4b02      	ldr	r3, [pc, #8]	; (80089e8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80089de:	4618      	mov	r0, r3
 80089e0:	3708      	adds	r7, #8
 80089e2:	46bd      	mov	sp, r7
 80089e4:	bd80      	pop	{r7, pc}
 80089e6:	bf00      	nop
 80089e8:	2000106c 	.word	0x2000106c
 80089ec:	0800a1f8 	.word	0x0800a1f8

080089f0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80089f0:	b580      	push	{r7, lr}
 80089f2:	b084      	sub	sp, #16
 80089f4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80089f6:	4b0f      	ldr	r3, [pc, #60]	; (8008a34 <Get_SerialNum+0x44>)
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80089fc:	4b0e      	ldr	r3, [pc, #56]	; (8008a38 <Get_SerialNum+0x48>)
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008a02:	4b0e      	ldr	r3, [pc, #56]	; (8008a3c <Get_SerialNum+0x4c>)
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8008a08:	68fa      	ldr	r2, [r7, #12]
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	4413      	add	r3, r2
 8008a0e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d009      	beq.n	8008a2a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8008a16:	2208      	movs	r2, #8
 8008a18:	4909      	ldr	r1, [pc, #36]	; (8008a40 <Get_SerialNum+0x50>)
 8008a1a:	68f8      	ldr	r0, [r7, #12]
 8008a1c:	f000 f814 	bl	8008a48 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008a20:	2204      	movs	r2, #4
 8008a22:	4908      	ldr	r1, [pc, #32]	; (8008a44 <Get_SerialNum+0x54>)
 8008a24:	68b8      	ldr	r0, [r7, #8]
 8008a26:	f000 f80f 	bl	8008a48 <IntToUnicode>
  }
}
 8008a2a:	bf00      	nop
 8008a2c:	3710      	adds	r7, #16
 8008a2e:	46bd      	mov	sp, r7
 8008a30:	bd80      	pop	{r7, pc}
 8008a32:	bf00      	nop
 8008a34:	1ffff7e8 	.word	0x1ffff7e8
 8008a38:	1ffff7ec 	.word	0x1ffff7ec
 8008a3c:	1ffff7f0 	.word	0x1ffff7f0
 8008a40:	2000017e 	.word	0x2000017e
 8008a44:	2000018e 	.word	0x2000018e

08008a48 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008a48:	b480      	push	{r7}
 8008a4a:	b087      	sub	sp, #28
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	60f8      	str	r0, [r7, #12]
 8008a50:	60b9      	str	r1, [r7, #8]
 8008a52:	4613      	mov	r3, r2
 8008a54:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8008a56:	2300      	movs	r3, #0
 8008a58:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8008a5a:	2300      	movs	r3, #0
 8008a5c:	75fb      	strb	r3, [r7, #23]
 8008a5e:	e027      	b.n	8008ab0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	0f1b      	lsrs	r3, r3, #28
 8008a64:	2b09      	cmp	r3, #9
 8008a66:	d80b      	bhi.n	8008a80 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	0f1b      	lsrs	r3, r3, #28
 8008a6c:	b2da      	uxtb	r2, r3
 8008a6e:	7dfb      	ldrb	r3, [r7, #23]
 8008a70:	005b      	lsls	r3, r3, #1
 8008a72:	4619      	mov	r1, r3
 8008a74:	68bb      	ldr	r3, [r7, #8]
 8008a76:	440b      	add	r3, r1
 8008a78:	3230      	adds	r2, #48	; 0x30
 8008a7a:	b2d2      	uxtb	r2, r2
 8008a7c:	701a      	strb	r2, [r3, #0]
 8008a7e:	e00a      	b.n	8008a96 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	0f1b      	lsrs	r3, r3, #28
 8008a84:	b2da      	uxtb	r2, r3
 8008a86:	7dfb      	ldrb	r3, [r7, #23]
 8008a88:	005b      	lsls	r3, r3, #1
 8008a8a:	4619      	mov	r1, r3
 8008a8c:	68bb      	ldr	r3, [r7, #8]
 8008a8e:	440b      	add	r3, r1
 8008a90:	3237      	adds	r2, #55	; 0x37
 8008a92:	b2d2      	uxtb	r2, r2
 8008a94:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	011b      	lsls	r3, r3, #4
 8008a9a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008a9c:	7dfb      	ldrb	r3, [r7, #23]
 8008a9e:	005b      	lsls	r3, r3, #1
 8008aa0:	3301      	adds	r3, #1
 8008aa2:	68ba      	ldr	r2, [r7, #8]
 8008aa4:	4413      	add	r3, r2
 8008aa6:	2200      	movs	r2, #0
 8008aa8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008aaa:	7dfb      	ldrb	r3, [r7, #23]
 8008aac:	3301      	adds	r3, #1
 8008aae:	75fb      	strb	r3, [r7, #23]
 8008ab0:	7dfa      	ldrb	r2, [r7, #23]
 8008ab2:	79fb      	ldrb	r3, [r7, #7]
 8008ab4:	429a      	cmp	r2, r3
 8008ab6:	d3d3      	bcc.n	8008a60 <IntToUnicode+0x18>
  }
}
 8008ab8:	bf00      	nop
 8008aba:	bf00      	nop
 8008abc:	371c      	adds	r7, #28
 8008abe:	46bd      	mov	sp, r7
 8008ac0:	bc80      	pop	{r7}
 8008ac2:	4770      	bx	lr

08008ac4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008ac4:	b580      	push	{r7, lr}
 8008ac6:	b084      	sub	sp, #16
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	4a0d      	ldr	r2, [pc, #52]	; (8008b08 <HAL_PCD_MspInit+0x44>)
 8008ad2:	4293      	cmp	r3, r2
 8008ad4:	d113      	bne.n	8008afe <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8008ad6:	4b0d      	ldr	r3, [pc, #52]	; (8008b0c <HAL_PCD_MspInit+0x48>)
 8008ad8:	69db      	ldr	r3, [r3, #28]
 8008ada:	4a0c      	ldr	r2, [pc, #48]	; (8008b0c <HAL_PCD_MspInit+0x48>)
 8008adc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8008ae0:	61d3      	str	r3, [r2, #28]
 8008ae2:	4b0a      	ldr	r3, [pc, #40]	; (8008b0c <HAL_PCD_MspInit+0x48>)
 8008ae4:	69db      	ldr	r3, [r3, #28]
 8008ae6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008aea:	60fb      	str	r3, [r7, #12]
 8008aec:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8008aee:	2200      	movs	r2, #0
 8008af0:	2100      	movs	r1, #0
 8008af2:	2014      	movs	r0, #20
 8008af4:	f7f8 f959 	bl	8000daa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8008af8:	2014      	movs	r0, #20
 8008afa:	f7f8 f972 	bl	8000de2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8008afe:	bf00      	nop
 8008b00:	3710      	adds	r7, #16
 8008b02:	46bd      	mov	sp, r7
 8008b04:	bd80      	pop	{r7, pc}
 8008b06:	bf00      	nop
 8008b08:	40005c00 	.word	0x40005c00
 8008b0c:	40021000 	.word	0x40021000

08008b10 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008b10:	b580      	push	{r7, lr}
 8008b12:	b082      	sub	sp, #8
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8008b24:	4619      	mov	r1, r3
 8008b26:	4610      	mov	r0, r2
 8008b28:	f7fe fd8b 	bl	8007642 <USBD_LL_SetupStage>
}
 8008b2c:	bf00      	nop
 8008b2e:	3708      	adds	r7, #8
 8008b30:	46bd      	mov	sp, r7
 8008b32:	bd80      	pop	{r7, pc}

08008b34 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008b34:	b580      	push	{r7, lr}
 8008b36:	b082      	sub	sp, #8
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
 8008b3c:	460b      	mov	r3, r1
 8008b3e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 8008b46:	78fa      	ldrb	r2, [r7, #3]
 8008b48:	6879      	ldr	r1, [r7, #4]
 8008b4a:	4613      	mov	r3, r2
 8008b4c:	009b      	lsls	r3, r3, #2
 8008b4e:	4413      	add	r3, r2
 8008b50:	00db      	lsls	r3, r3, #3
 8008b52:	440b      	add	r3, r1
 8008b54:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8008b58:	681a      	ldr	r2, [r3, #0]
 8008b5a:	78fb      	ldrb	r3, [r7, #3]
 8008b5c:	4619      	mov	r1, r3
 8008b5e:	f7fe fdbd 	bl	80076dc <USBD_LL_DataOutStage>
}
 8008b62:	bf00      	nop
 8008b64:	3708      	adds	r7, #8
 8008b66:	46bd      	mov	sp, r7
 8008b68:	bd80      	pop	{r7, pc}

08008b6a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008b6a:	b580      	push	{r7, lr}
 8008b6c:	b082      	sub	sp, #8
 8008b6e:	af00      	add	r7, sp, #0
 8008b70:	6078      	str	r0, [r7, #4]
 8008b72:	460b      	mov	r3, r1
 8008b74:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 8008b7c:	78fa      	ldrb	r2, [r7, #3]
 8008b7e:	6879      	ldr	r1, [r7, #4]
 8008b80:	4613      	mov	r3, r2
 8008b82:	009b      	lsls	r3, r3, #2
 8008b84:	4413      	add	r3, r2
 8008b86:	00db      	lsls	r3, r3, #3
 8008b88:	440b      	add	r3, r1
 8008b8a:	333c      	adds	r3, #60	; 0x3c
 8008b8c:	681a      	ldr	r2, [r3, #0]
 8008b8e:	78fb      	ldrb	r3, [r7, #3]
 8008b90:	4619      	mov	r1, r3
 8008b92:	f7fe fe14 	bl	80077be <USBD_LL_DataInStage>
}
 8008b96:	bf00      	nop
 8008b98:	3708      	adds	r7, #8
 8008b9a:	46bd      	mov	sp, r7
 8008b9c:	bd80      	pop	{r7, pc}

08008b9e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008b9e:	b580      	push	{r7, lr}
 8008ba0:	b082      	sub	sp, #8
 8008ba2:	af00      	add	r7, sp, #0
 8008ba4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8008bac:	4618      	mov	r0, r3
 8008bae:	f7fe ff24 	bl	80079fa <USBD_LL_SOF>
}
 8008bb2:	bf00      	nop
 8008bb4:	3708      	adds	r7, #8
 8008bb6:	46bd      	mov	sp, r7
 8008bb8:	bd80      	pop	{r7, pc}

08008bba <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008bba:	b580      	push	{r7, lr}
 8008bbc:	b084      	sub	sp, #16
 8008bbe:	af00      	add	r7, sp, #0
 8008bc0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008bc2:	2301      	movs	r3, #1
 8008bc4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	689b      	ldr	r3, [r3, #8]
 8008bca:	2b02      	cmp	r3, #2
 8008bcc:	d001      	beq.n	8008bd2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8008bce:	f7f7 fcfb 	bl	80005c8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8008bd8:	7bfa      	ldrb	r2, [r7, #15]
 8008bda:	4611      	mov	r1, r2
 8008bdc:	4618      	mov	r0, r3
 8008bde:	f7fe fed4 	bl	800798a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8008be8:	4618      	mov	r0, r3
 8008bea:	f7fe fe8d 	bl	8007908 <USBD_LL_Reset>
}
 8008bee:	bf00      	nop
 8008bf0:	3710      	adds	r7, #16
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	bd80      	pop	{r7, pc}
	...

08008bf8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	b082      	sub	sp, #8
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8008c06:	4618      	mov	r0, r3
 8008c08:	f7fe fece 	bl	80079a8 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	699b      	ldr	r3, [r3, #24]
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d005      	beq.n	8008c20 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008c14:	4b04      	ldr	r3, [pc, #16]	; (8008c28 <HAL_PCD_SuspendCallback+0x30>)
 8008c16:	691b      	ldr	r3, [r3, #16]
 8008c18:	4a03      	ldr	r2, [pc, #12]	; (8008c28 <HAL_PCD_SuspendCallback+0x30>)
 8008c1a:	f043 0306 	orr.w	r3, r3, #6
 8008c1e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008c20:	bf00      	nop
 8008c22:	3708      	adds	r7, #8
 8008c24:	46bd      	mov	sp, r7
 8008c26:	bd80      	pop	{r7, pc}
 8008c28:	e000ed00 	.word	0xe000ed00

08008c2c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c2c:	b580      	push	{r7, lr}
 8008c2e:	b082      	sub	sp, #8
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8008c3a:	4618      	mov	r0, r3
 8008c3c:	f7fe fec8 	bl	80079d0 <USBD_LL_Resume>
}
 8008c40:	bf00      	nop
 8008c42:	3708      	adds	r7, #8
 8008c44:	46bd      	mov	sp, r7
 8008c46:	bd80      	pop	{r7, pc}

08008c48 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008c48:	b580      	push	{r7, lr}
 8008c4a:	b082      	sub	sp, #8
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8008c50:	4a28      	ldr	r2, [pc, #160]	; (8008cf4 <USBD_LL_Init+0xac>)
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	4a26      	ldr	r2, [pc, #152]	; (8008cf4 <USBD_LL_Init+0xac>)
 8008c5c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 8008c60:	4b24      	ldr	r3, [pc, #144]	; (8008cf4 <USBD_LL_Init+0xac>)
 8008c62:	4a25      	ldr	r2, [pc, #148]	; (8008cf8 <USBD_LL_Init+0xb0>)
 8008c64:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8008c66:	4b23      	ldr	r3, [pc, #140]	; (8008cf4 <USBD_LL_Init+0xac>)
 8008c68:	2208      	movs	r2, #8
 8008c6a:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8008c6c:	4b21      	ldr	r3, [pc, #132]	; (8008cf4 <USBD_LL_Init+0xac>)
 8008c6e:	2202      	movs	r2, #2
 8008c70:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8008c72:	4b20      	ldr	r3, [pc, #128]	; (8008cf4 <USBD_LL_Init+0xac>)
 8008c74:	2200      	movs	r2, #0
 8008c76:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8008c78:	4b1e      	ldr	r3, [pc, #120]	; (8008cf4 <USBD_LL_Init+0xac>)
 8008c7a:	2200      	movs	r2, #0
 8008c7c:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8008c7e:	4b1d      	ldr	r3, [pc, #116]	; (8008cf4 <USBD_LL_Init+0xac>)
 8008c80:	2200      	movs	r2, #0
 8008c82:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8008c84:	481b      	ldr	r0, [pc, #108]	; (8008cf4 <USBD_LL_Init+0xac>)
 8008c86:	f7f8 fc51 	bl	800152c <HAL_PCD_Init>
 8008c8a:	4603      	mov	r3, r0
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d001      	beq.n	8008c94 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8008c90:	f7f7 fc9a 	bl	80005c8 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008c9a:	2318      	movs	r3, #24
 8008c9c:	2200      	movs	r2, #0
 8008c9e:	2100      	movs	r1, #0
 8008ca0:	f7fa f8c7 	bl	8002e32 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008caa:	2358      	movs	r3, #88	; 0x58
 8008cac:	2200      	movs	r2, #0
 8008cae:	2180      	movs	r1, #128	; 0x80
 8008cb0:	f7fa f8bf 	bl	8002e32 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008cba:	23c0      	movs	r3, #192	; 0xc0
 8008cbc:	2200      	movs	r2, #0
 8008cbe:	2181      	movs	r1, #129	; 0x81
 8008cc0:	f7fa f8b7 	bl	8002e32 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008cca:	f44f 7388 	mov.w	r3, #272	; 0x110
 8008cce:	2200      	movs	r2, #0
 8008cd0:	2101      	movs	r1, #1
 8008cd2:	f7fa f8ae 	bl	8002e32 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008cdc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008ce0:	2200      	movs	r2, #0
 8008ce2:	2182      	movs	r1, #130	; 0x82
 8008ce4:	f7fa f8a5 	bl	8002e32 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8008ce8:	2300      	movs	r3, #0
}
 8008cea:	4618      	mov	r0, r3
 8008cec:	3708      	adds	r7, #8
 8008cee:	46bd      	mov	sp, r7
 8008cf0:	bd80      	pop	{r7, pc}
 8008cf2:	bf00      	nop
 8008cf4:	2000126c 	.word	0x2000126c
 8008cf8:	40005c00 	.word	0x40005c00

08008cfc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008cfc:	b580      	push	{r7, lr}
 8008cfe:	b084      	sub	sp, #16
 8008d00:	af00      	add	r7, sp, #0
 8008d02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008d04:	2300      	movs	r3, #0
 8008d06:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008d08:	2300      	movs	r3, #0
 8008d0a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008d12:	4618      	mov	r0, r3
 8008d14:	f7f8 fd15 	bl	8001742 <HAL_PCD_Start>
 8008d18:	4603      	mov	r3, r0
 8008d1a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008d1c:	7bfb      	ldrb	r3, [r7, #15]
 8008d1e:	4618      	mov	r0, r3
 8008d20:	f000 f94e 	bl	8008fc0 <USBD_Get_USB_Status>
 8008d24:	4603      	mov	r3, r0
 8008d26:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008d28:	7bbb      	ldrb	r3, [r7, #14]
}
 8008d2a:	4618      	mov	r0, r3
 8008d2c:	3710      	adds	r7, #16
 8008d2e:	46bd      	mov	sp, r7
 8008d30:	bd80      	pop	{r7, pc}

08008d32 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008d32:	b580      	push	{r7, lr}
 8008d34:	b084      	sub	sp, #16
 8008d36:	af00      	add	r7, sp, #0
 8008d38:	6078      	str	r0, [r7, #4]
 8008d3a:	4608      	mov	r0, r1
 8008d3c:	4611      	mov	r1, r2
 8008d3e:	461a      	mov	r2, r3
 8008d40:	4603      	mov	r3, r0
 8008d42:	70fb      	strb	r3, [r7, #3]
 8008d44:	460b      	mov	r3, r1
 8008d46:	70bb      	strb	r3, [r7, #2]
 8008d48:	4613      	mov	r3, r2
 8008d4a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008d4c:	2300      	movs	r3, #0
 8008d4e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008d50:	2300      	movs	r3, #0
 8008d52:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008d5a:	78bb      	ldrb	r3, [r7, #2]
 8008d5c:	883a      	ldrh	r2, [r7, #0]
 8008d5e:	78f9      	ldrb	r1, [r7, #3]
 8008d60:	f7f8 fe8f 	bl	8001a82 <HAL_PCD_EP_Open>
 8008d64:	4603      	mov	r3, r0
 8008d66:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008d68:	7bfb      	ldrb	r3, [r7, #15]
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	f000 f928 	bl	8008fc0 <USBD_Get_USB_Status>
 8008d70:	4603      	mov	r3, r0
 8008d72:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008d74:	7bbb      	ldrb	r3, [r7, #14]
}
 8008d76:	4618      	mov	r0, r3
 8008d78:	3710      	adds	r7, #16
 8008d7a:	46bd      	mov	sp, r7
 8008d7c:	bd80      	pop	{r7, pc}

08008d7e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008d7e:	b580      	push	{r7, lr}
 8008d80:	b084      	sub	sp, #16
 8008d82:	af00      	add	r7, sp, #0
 8008d84:	6078      	str	r0, [r7, #4]
 8008d86:	460b      	mov	r3, r1
 8008d88:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008d8a:	2300      	movs	r3, #0
 8008d8c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008d8e:	2300      	movs	r3, #0
 8008d90:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008d98:	78fa      	ldrb	r2, [r7, #3]
 8008d9a:	4611      	mov	r1, r2
 8008d9c:	4618      	mov	r0, r3
 8008d9e:	f7f8 fed6 	bl	8001b4e <HAL_PCD_EP_Close>
 8008da2:	4603      	mov	r3, r0
 8008da4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008da6:	7bfb      	ldrb	r3, [r7, #15]
 8008da8:	4618      	mov	r0, r3
 8008daa:	f000 f909 	bl	8008fc0 <USBD_Get_USB_Status>
 8008dae:	4603      	mov	r3, r0
 8008db0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008db2:	7bbb      	ldrb	r3, [r7, #14]
}
 8008db4:	4618      	mov	r0, r3
 8008db6:	3710      	adds	r7, #16
 8008db8:	46bd      	mov	sp, r7
 8008dba:	bd80      	pop	{r7, pc}

08008dbc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008dbc:	b580      	push	{r7, lr}
 8008dbe:	b084      	sub	sp, #16
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	6078      	str	r0, [r7, #4]
 8008dc4:	460b      	mov	r3, r1
 8008dc6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008dc8:	2300      	movs	r3, #0
 8008dca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008dcc:	2300      	movs	r3, #0
 8008dce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008dd6:	78fa      	ldrb	r2, [r7, #3]
 8008dd8:	4611      	mov	r1, r2
 8008dda:	4618      	mov	r0, r3
 8008ddc:	f7f8 ff96 	bl	8001d0c <HAL_PCD_EP_SetStall>
 8008de0:	4603      	mov	r3, r0
 8008de2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008de4:	7bfb      	ldrb	r3, [r7, #15]
 8008de6:	4618      	mov	r0, r3
 8008de8:	f000 f8ea 	bl	8008fc0 <USBD_Get_USB_Status>
 8008dec:	4603      	mov	r3, r0
 8008dee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008df0:	7bbb      	ldrb	r3, [r7, #14]
}
 8008df2:	4618      	mov	r0, r3
 8008df4:	3710      	adds	r7, #16
 8008df6:	46bd      	mov	sp, r7
 8008df8:	bd80      	pop	{r7, pc}

08008dfa <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008dfa:	b580      	push	{r7, lr}
 8008dfc:	b084      	sub	sp, #16
 8008dfe:	af00      	add	r7, sp, #0
 8008e00:	6078      	str	r0, [r7, #4]
 8008e02:	460b      	mov	r3, r1
 8008e04:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008e06:	2300      	movs	r3, #0
 8008e08:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008e14:	78fa      	ldrb	r2, [r7, #3]
 8008e16:	4611      	mov	r1, r2
 8008e18:	4618      	mov	r0, r3
 8008e1a:	f7f8 ffd7 	bl	8001dcc <HAL_PCD_EP_ClrStall>
 8008e1e:	4603      	mov	r3, r0
 8008e20:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008e22:	7bfb      	ldrb	r3, [r7, #15]
 8008e24:	4618      	mov	r0, r3
 8008e26:	f000 f8cb 	bl	8008fc0 <USBD_Get_USB_Status>
 8008e2a:	4603      	mov	r3, r0
 8008e2c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008e2e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008e30:	4618      	mov	r0, r3
 8008e32:	3710      	adds	r7, #16
 8008e34:	46bd      	mov	sp, r7
 8008e36:	bd80      	pop	{r7, pc}

08008e38 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008e38:	b480      	push	{r7}
 8008e3a:	b085      	sub	sp, #20
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	6078      	str	r0, [r7, #4]
 8008e40:	460b      	mov	r3, r1
 8008e42:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008e4a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008e4c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	da0c      	bge.n	8008e6e <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008e54:	78fb      	ldrb	r3, [r7, #3]
 8008e56:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008e5a:	68f9      	ldr	r1, [r7, #12]
 8008e5c:	1c5a      	adds	r2, r3, #1
 8008e5e:	4613      	mov	r3, r2
 8008e60:	009b      	lsls	r3, r3, #2
 8008e62:	4413      	add	r3, r2
 8008e64:	00db      	lsls	r3, r3, #3
 8008e66:	440b      	add	r3, r1
 8008e68:	3302      	adds	r3, #2
 8008e6a:	781b      	ldrb	r3, [r3, #0]
 8008e6c:	e00b      	b.n	8008e86 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008e6e:	78fb      	ldrb	r3, [r7, #3]
 8008e70:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008e74:	68f9      	ldr	r1, [r7, #12]
 8008e76:	4613      	mov	r3, r2
 8008e78:	009b      	lsls	r3, r3, #2
 8008e7a:	4413      	add	r3, r2
 8008e7c:	00db      	lsls	r3, r3, #3
 8008e7e:	440b      	add	r3, r1
 8008e80:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 8008e84:	781b      	ldrb	r3, [r3, #0]
  }
}
 8008e86:	4618      	mov	r0, r3
 8008e88:	3714      	adds	r7, #20
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	bc80      	pop	{r7}
 8008e8e:	4770      	bx	lr

08008e90 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8008e90:	b580      	push	{r7, lr}
 8008e92:	b084      	sub	sp, #16
 8008e94:	af00      	add	r7, sp, #0
 8008e96:	6078      	str	r0, [r7, #4]
 8008e98:	460b      	mov	r3, r1
 8008e9a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008e9c:	2300      	movs	r3, #0
 8008e9e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008ea0:	2300      	movs	r3, #0
 8008ea2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008eaa:	78fa      	ldrb	r2, [r7, #3]
 8008eac:	4611      	mov	r1, r2
 8008eae:	4618      	mov	r0, r3
 8008eb0:	f7f8 fdc2 	bl	8001a38 <HAL_PCD_SetAddress>
 8008eb4:	4603      	mov	r3, r0
 8008eb6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008eb8:	7bfb      	ldrb	r3, [r7, #15]
 8008eba:	4618      	mov	r0, r3
 8008ebc:	f000 f880 	bl	8008fc0 <USBD_Get_USB_Status>
 8008ec0:	4603      	mov	r3, r0
 8008ec2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008ec4:	7bbb      	ldrb	r3, [r7, #14]
}
 8008ec6:	4618      	mov	r0, r3
 8008ec8:	3710      	adds	r7, #16
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	bd80      	pop	{r7, pc}

08008ece <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8008ece:	b580      	push	{r7, lr}
 8008ed0:	b086      	sub	sp, #24
 8008ed2:	af00      	add	r7, sp, #0
 8008ed4:	60f8      	str	r0, [r7, #12]
 8008ed6:	607a      	str	r2, [r7, #4]
 8008ed8:	461a      	mov	r2, r3
 8008eda:	460b      	mov	r3, r1
 8008edc:	72fb      	strb	r3, [r7, #11]
 8008ede:	4613      	mov	r3, r2
 8008ee0:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008ee2:	2300      	movs	r3, #0
 8008ee4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008ee6:	2300      	movs	r3, #0
 8008ee8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008ef0:	893b      	ldrh	r3, [r7, #8]
 8008ef2:	7af9      	ldrb	r1, [r7, #11]
 8008ef4:	687a      	ldr	r2, [r7, #4]
 8008ef6:	f7f8 fec6 	bl	8001c86 <HAL_PCD_EP_Transmit>
 8008efa:	4603      	mov	r3, r0
 8008efc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008efe:	7dfb      	ldrb	r3, [r7, #23]
 8008f00:	4618      	mov	r0, r3
 8008f02:	f000 f85d 	bl	8008fc0 <USBD_Get_USB_Status>
 8008f06:	4603      	mov	r3, r0
 8008f08:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008f0a:	7dbb      	ldrb	r3, [r7, #22]
}
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	3718      	adds	r7, #24
 8008f10:	46bd      	mov	sp, r7
 8008f12:	bd80      	pop	{r7, pc}

08008f14 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8008f14:	b580      	push	{r7, lr}
 8008f16:	b086      	sub	sp, #24
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	60f8      	str	r0, [r7, #12]
 8008f1c:	607a      	str	r2, [r7, #4]
 8008f1e:	461a      	mov	r2, r3
 8008f20:	460b      	mov	r3, r1
 8008f22:	72fb      	strb	r3, [r7, #11]
 8008f24:	4613      	mov	r3, r2
 8008f26:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008f28:	2300      	movs	r3, #0
 8008f2a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008f36:	893b      	ldrh	r3, [r7, #8]
 8008f38:	7af9      	ldrb	r1, [r7, #11]
 8008f3a:	687a      	ldr	r2, [r7, #4]
 8008f3c:	f7f8 fe4f 	bl	8001bde <HAL_PCD_EP_Receive>
 8008f40:	4603      	mov	r3, r0
 8008f42:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008f44:	7dfb      	ldrb	r3, [r7, #23]
 8008f46:	4618      	mov	r0, r3
 8008f48:	f000 f83a 	bl	8008fc0 <USBD_Get_USB_Status>
 8008f4c:	4603      	mov	r3, r0
 8008f4e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008f50:	7dbb      	ldrb	r3, [r7, #22]
}
 8008f52:	4618      	mov	r0, r3
 8008f54:	3718      	adds	r7, #24
 8008f56:	46bd      	mov	sp, r7
 8008f58:	bd80      	pop	{r7, pc}

08008f5a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008f5a:	b580      	push	{r7, lr}
 8008f5c:	b082      	sub	sp, #8
 8008f5e:	af00      	add	r7, sp, #0
 8008f60:	6078      	str	r0, [r7, #4]
 8008f62:	460b      	mov	r3, r1
 8008f64:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008f6c:	78fa      	ldrb	r2, [r7, #3]
 8008f6e:	4611      	mov	r1, r2
 8008f70:	4618      	mov	r0, r3
 8008f72:	f7f8 fe71 	bl	8001c58 <HAL_PCD_EP_GetRxCount>
 8008f76:	4603      	mov	r3, r0
}
 8008f78:	4618      	mov	r0, r3
 8008f7a:	3708      	adds	r7, #8
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	bd80      	pop	{r7, pc}

08008f80 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8008f80:	b480      	push	{r7}
 8008f82:	b083      	sub	sp, #12
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8008f88:	4b02      	ldr	r3, [pc, #8]	; (8008f94 <USBD_static_malloc+0x14>)
}
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	370c      	adds	r7, #12
 8008f8e:	46bd      	mov	sp, r7
 8008f90:	bc80      	pop	{r7}
 8008f92:	4770      	bx	lr
 8008f94:	20000310 	.word	0x20000310

08008f98 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8008f98:	b480      	push	{r7}
 8008f9a:	b083      	sub	sp, #12
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	6078      	str	r0, [r7, #4]

}
 8008fa0:	bf00      	nop
 8008fa2:	370c      	adds	r7, #12
 8008fa4:	46bd      	mov	sp, r7
 8008fa6:	bc80      	pop	{r7}
 8008fa8:	4770      	bx	lr

08008faa <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008faa:	b480      	push	{r7}
 8008fac:	b083      	sub	sp, #12
 8008fae:	af00      	add	r7, sp, #0
 8008fb0:	6078      	str	r0, [r7, #4]
 8008fb2:	460b      	mov	r3, r1
 8008fb4:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 8008fb6:	bf00      	nop
 8008fb8:	370c      	adds	r7, #12
 8008fba:	46bd      	mov	sp, r7
 8008fbc:	bc80      	pop	{r7}
 8008fbe:	4770      	bx	lr

08008fc0 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008fc0:	b480      	push	{r7}
 8008fc2:	b085      	sub	sp, #20
 8008fc4:	af00      	add	r7, sp, #0
 8008fc6:	4603      	mov	r3, r0
 8008fc8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008fca:	2300      	movs	r3, #0
 8008fcc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008fce:	79fb      	ldrb	r3, [r7, #7]
 8008fd0:	2b03      	cmp	r3, #3
 8008fd2:	d817      	bhi.n	8009004 <USBD_Get_USB_Status+0x44>
 8008fd4:	a201      	add	r2, pc, #4	; (adr r2, 8008fdc <USBD_Get_USB_Status+0x1c>)
 8008fd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fda:	bf00      	nop
 8008fdc:	08008fed 	.word	0x08008fed
 8008fe0:	08008ff3 	.word	0x08008ff3
 8008fe4:	08008ff9 	.word	0x08008ff9
 8008fe8:	08008fff 	.word	0x08008fff
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8008fec:	2300      	movs	r3, #0
 8008fee:	73fb      	strb	r3, [r7, #15]
    break;
 8008ff0:	e00b      	b.n	800900a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008ff2:	2302      	movs	r3, #2
 8008ff4:	73fb      	strb	r3, [r7, #15]
    break;
 8008ff6:	e008      	b.n	800900a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008ff8:	2301      	movs	r3, #1
 8008ffa:	73fb      	strb	r3, [r7, #15]
    break;
 8008ffc:	e005      	b.n	800900a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008ffe:	2302      	movs	r3, #2
 8009000:	73fb      	strb	r3, [r7, #15]
    break;
 8009002:	e002      	b.n	800900a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009004:	2302      	movs	r3, #2
 8009006:	73fb      	strb	r3, [r7, #15]
    break;
 8009008:	bf00      	nop
  }
  return usb_status;
 800900a:	7bfb      	ldrb	r3, [r7, #15]
}
 800900c:	4618      	mov	r0, r3
 800900e:	3714      	adds	r7, #20
 8009010:	46bd      	mov	sp, r7
 8009012:	bc80      	pop	{r7}
 8009014:	4770      	bx	lr
 8009016:	bf00      	nop

08009018 <__errno>:
 8009018:	4b01      	ldr	r3, [pc, #4]	; (8009020 <__errno+0x8>)
 800901a:	6818      	ldr	r0, [r3, #0]
 800901c:	4770      	bx	lr
 800901e:	bf00      	nop
 8009020:	20000198 	.word	0x20000198

08009024 <__libc_init_array>:
 8009024:	b570      	push	{r4, r5, r6, lr}
 8009026:	2600      	movs	r6, #0
 8009028:	4d0c      	ldr	r5, [pc, #48]	; (800905c <__libc_init_array+0x38>)
 800902a:	4c0d      	ldr	r4, [pc, #52]	; (8009060 <__libc_init_array+0x3c>)
 800902c:	1b64      	subs	r4, r4, r5
 800902e:	10a4      	asrs	r4, r4, #2
 8009030:	42a6      	cmp	r6, r4
 8009032:	d109      	bne.n	8009048 <__libc_init_array+0x24>
 8009034:	f001 f8b0 	bl	800a198 <_init>
 8009038:	2600      	movs	r6, #0
 800903a:	4d0a      	ldr	r5, [pc, #40]	; (8009064 <__libc_init_array+0x40>)
 800903c:	4c0a      	ldr	r4, [pc, #40]	; (8009068 <__libc_init_array+0x44>)
 800903e:	1b64      	subs	r4, r4, r5
 8009040:	10a4      	asrs	r4, r4, #2
 8009042:	42a6      	cmp	r6, r4
 8009044:	d105      	bne.n	8009052 <__libc_init_array+0x2e>
 8009046:	bd70      	pop	{r4, r5, r6, pc}
 8009048:	f855 3b04 	ldr.w	r3, [r5], #4
 800904c:	4798      	blx	r3
 800904e:	3601      	adds	r6, #1
 8009050:	e7ee      	b.n	8009030 <__libc_init_array+0xc>
 8009052:	f855 3b04 	ldr.w	r3, [r5], #4
 8009056:	4798      	blx	r3
 8009058:	3601      	adds	r6, #1
 800905a:	e7f2      	b.n	8009042 <__libc_init_array+0x1e>
 800905c:	0800a464 	.word	0x0800a464
 8009060:	0800a464 	.word	0x0800a464
 8009064:	0800a464 	.word	0x0800a464
 8009068:	0800a468 	.word	0x0800a468

0800906c <malloc>:
 800906c:	4b02      	ldr	r3, [pc, #8]	; (8009078 <malloc+0xc>)
 800906e:	4601      	mov	r1, r0
 8009070:	6818      	ldr	r0, [r3, #0]
 8009072:	f000 b85f 	b.w	8009134 <_malloc_r>
 8009076:	bf00      	nop
 8009078:	20000198 	.word	0x20000198

0800907c <free>:
 800907c:	4b02      	ldr	r3, [pc, #8]	; (8009088 <free+0xc>)
 800907e:	4601      	mov	r1, r0
 8009080:	6818      	ldr	r0, [r3, #0]
 8009082:	f000 b80b 	b.w	800909c <_free_r>
 8009086:	bf00      	nop
 8009088:	20000198 	.word	0x20000198

0800908c <memset>:
 800908c:	4603      	mov	r3, r0
 800908e:	4402      	add	r2, r0
 8009090:	4293      	cmp	r3, r2
 8009092:	d100      	bne.n	8009096 <memset+0xa>
 8009094:	4770      	bx	lr
 8009096:	f803 1b01 	strb.w	r1, [r3], #1
 800909a:	e7f9      	b.n	8009090 <memset+0x4>

0800909c <_free_r>:
 800909c:	b538      	push	{r3, r4, r5, lr}
 800909e:	4605      	mov	r5, r0
 80090a0:	2900      	cmp	r1, #0
 80090a2:	d043      	beq.n	800912c <_free_r+0x90>
 80090a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80090a8:	1f0c      	subs	r4, r1, #4
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	bfb8      	it	lt
 80090ae:	18e4      	addlt	r4, r4, r3
 80090b0:	f000 f98c 	bl	80093cc <__malloc_lock>
 80090b4:	4a1e      	ldr	r2, [pc, #120]	; (8009130 <_free_r+0x94>)
 80090b6:	6813      	ldr	r3, [r2, #0]
 80090b8:	4610      	mov	r0, r2
 80090ba:	b933      	cbnz	r3, 80090ca <_free_r+0x2e>
 80090bc:	6063      	str	r3, [r4, #4]
 80090be:	6014      	str	r4, [r2, #0]
 80090c0:	4628      	mov	r0, r5
 80090c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80090c6:	f000 b987 	b.w	80093d8 <__malloc_unlock>
 80090ca:	42a3      	cmp	r3, r4
 80090cc:	d90a      	bls.n	80090e4 <_free_r+0x48>
 80090ce:	6821      	ldr	r1, [r4, #0]
 80090d0:	1862      	adds	r2, r4, r1
 80090d2:	4293      	cmp	r3, r2
 80090d4:	bf01      	itttt	eq
 80090d6:	681a      	ldreq	r2, [r3, #0]
 80090d8:	685b      	ldreq	r3, [r3, #4]
 80090da:	1852      	addeq	r2, r2, r1
 80090dc:	6022      	streq	r2, [r4, #0]
 80090de:	6063      	str	r3, [r4, #4]
 80090e0:	6004      	str	r4, [r0, #0]
 80090e2:	e7ed      	b.n	80090c0 <_free_r+0x24>
 80090e4:	461a      	mov	r2, r3
 80090e6:	685b      	ldr	r3, [r3, #4]
 80090e8:	b10b      	cbz	r3, 80090ee <_free_r+0x52>
 80090ea:	42a3      	cmp	r3, r4
 80090ec:	d9fa      	bls.n	80090e4 <_free_r+0x48>
 80090ee:	6811      	ldr	r1, [r2, #0]
 80090f0:	1850      	adds	r0, r2, r1
 80090f2:	42a0      	cmp	r0, r4
 80090f4:	d10b      	bne.n	800910e <_free_r+0x72>
 80090f6:	6820      	ldr	r0, [r4, #0]
 80090f8:	4401      	add	r1, r0
 80090fa:	1850      	adds	r0, r2, r1
 80090fc:	4283      	cmp	r3, r0
 80090fe:	6011      	str	r1, [r2, #0]
 8009100:	d1de      	bne.n	80090c0 <_free_r+0x24>
 8009102:	6818      	ldr	r0, [r3, #0]
 8009104:	685b      	ldr	r3, [r3, #4]
 8009106:	4401      	add	r1, r0
 8009108:	6011      	str	r1, [r2, #0]
 800910a:	6053      	str	r3, [r2, #4]
 800910c:	e7d8      	b.n	80090c0 <_free_r+0x24>
 800910e:	d902      	bls.n	8009116 <_free_r+0x7a>
 8009110:	230c      	movs	r3, #12
 8009112:	602b      	str	r3, [r5, #0]
 8009114:	e7d4      	b.n	80090c0 <_free_r+0x24>
 8009116:	6820      	ldr	r0, [r4, #0]
 8009118:	1821      	adds	r1, r4, r0
 800911a:	428b      	cmp	r3, r1
 800911c:	bf01      	itttt	eq
 800911e:	6819      	ldreq	r1, [r3, #0]
 8009120:	685b      	ldreq	r3, [r3, #4]
 8009122:	1809      	addeq	r1, r1, r0
 8009124:	6021      	streq	r1, [r4, #0]
 8009126:	6063      	str	r3, [r4, #4]
 8009128:	6054      	str	r4, [r2, #4]
 800912a:	e7c9      	b.n	80090c0 <_free_r+0x24>
 800912c:	bd38      	pop	{r3, r4, r5, pc}
 800912e:	bf00      	nop
 8009130:	20000530 	.word	0x20000530

08009134 <_malloc_r>:
 8009134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009136:	1ccd      	adds	r5, r1, #3
 8009138:	f025 0503 	bic.w	r5, r5, #3
 800913c:	3508      	adds	r5, #8
 800913e:	2d0c      	cmp	r5, #12
 8009140:	bf38      	it	cc
 8009142:	250c      	movcc	r5, #12
 8009144:	2d00      	cmp	r5, #0
 8009146:	4606      	mov	r6, r0
 8009148:	db01      	blt.n	800914e <_malloc_r+0x1a>
 800914a:	42a9      	cmp	r1, r5
 800914c:	d903      	bls.n	8009156 <_malloc_r+0x22>
 800914e:	230c      	movs	r3, #12
 8009150:	6033      	str	r3, [r6, #0]
 8009152:	2000      	movs	r0, #0
 8009154:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009156:	f000 f939 	bl	80093cc <__malloc_lock>
 800915a:	4921      	ldr	r1, [pc, #132]	; (80091e0 <_malloc_r+0xac>)
 800915c:	680a      	ldr	r2, [r1, #0]
 800915e:	4614      	mov	r4, r2
 8009160:	b99c      	cbnz	r4, 800918a <_malloc_r+0x56>
 8009162:	4f20      	ldr	r7, [pc, #128]	; (80091e4 <_malloc_r+0xb0>)
 8009164:	683b      	ldr	r3, [r7, #0]
 8009166:	b923      	cbnz	r3, 8009172 <_malloc_r+0x3e>
 8009168:	4621      	mov	r1, r4
 800916a:	4630      	mov	r0, r6
 800916c:	f000 f8aa 	bl	80092c4 <_sbrk_r>
 8009170:	6038      	str	r0, [r7, #0]
 8009172:	4629      	mov	r1, r5
 8009174:	4630      	mov	r0, r6
 8009176:	f000 f8a5 	bl	80092c4 <_sbrk_r>
 800917a:	1c43      	adds	r3, r0, #1
 800917c:	d123      	bne.n	80091c6 <_malloc_r+0x92>
 800917e:	230c      	movs	r3, #12
 8009180:	4630      	mov	r0, r6
 8009182:	6033      	str	r3, [r6, #0]
 8009184:	f000 f928 	bl	80093d8 <__malloc_unlock>
 8009188:	e7e3      	b.n	8009152 <_malloc_r+0x1e>
 800918a:	6823      	ldr	r3, [r4, #0]
 800918c:	1b5b      	subs	r3, r3, r5
 800918e:	d417      	bmi.n	80091c0 <_malloc_r+0x8c>
 8009190:	2b0b      	cmp	r3, #11
 8009192:	d903      	bls.n	800919c <_malloc_r+0x68>
 8009194:	6023      	str	r3, [r4, #0]
 8009196:	441c      	add	r4, r3
 8009198:	6025      	str	r5, [r4, #0]
 800919a:	e004      	b.n	80091a6 <_malloc_r+0x72>
 800919c:	6863      	ldr	r3, [r4, #4]
 800919e:	42a2      	cmp	r2, r4
 80091a0:	bf0c      	ite	eq
 80091a2:	600b      	streq	r3, [r1, #0]
 80091a4:	6053      	strne	r3, [r2, #4]
 80091a6:	4630      	mov	r0, r6
 80091a8:	f000 f916 	bl	80093d8 <__malloc_unlock>
 80091ac:	f104 000b 	add.w	r0, r4, #11
 80091b0:	1d23      	adds	r3, r4, #4
 80091b2:	f020 0007 	bic.w	r0, r0, #7
 80091b6:	1ac2      	subs	r2, r0, r3
 80091b8:	d0cc      	beq.n	8009154 <_malloc_r+0x20>
 80091ba:	1a1b      	subs	r3, r3, r0
 80091bc:	50a3      	str	r3, [r4, r2]
 80091be:	e7c9      	b.n	8009154 <_malloc_r+0x20>
 80091c0:	4622      	mov	r2, r4
 80091c2:	6864      	ldr	r4, [r4, #4]
 80091c4:	e7cc      	b.n	8009160 <_malloc_r+0x2c>
 80091c6:	1cc4      	adds	r4, r0, #3
 80091c8:	f024 0403 	bic.w	r4, r4, #3
 80091cc:	42a0      	cmp	r0, r4
 80091ce:	d0e3      	beq.n	8009198 <_malloc_r+0x64>
 80091d0:	1a21      	subs	r1, r4, r0
 80091d2:	4630      	mov	r0, r6
 80091d4:	f000 f876 	bl	80092c4 <_sbrk_r>
 80091d8:	3001      	adds	r0, #1
 80091da:	d1dd      	bne.n	8009198 <_malloc_r+0x64>
 80091dc:	e7cf      	b.n	800917e <_malloc_r+0x4a>
 80091de:	bf00      	nop
 80091e0:	20000530 	.word	0x20000530
 80091e4:	20000534 	.word	0x20000534

080091e8 <srand>:
 80091e8:	b538      	push	{r3, r4, r5, lr}
 80091ea:	4b10      	ldr	r3, [pc, #64]	; (800922c <srand+0x44>)
 80091ec:	4604      	mov	r4, r0
 80091ee:	681d      	ldr	r5, [r3, #0]
 80091f0:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80091f2:	b9b3      	cbnz	r3, 8009222 <srand+0x3a>
 80091f4:	2018      	movs	r0, #24
 80091f6:	f7ff ff39 	bl	800906c <malloc>
 80091fa:	4602      	mov	r2, r0
 80091fc:	63a8      	str	r0, [r5, #56]	; 0x38
 80091fe:	b920      	cbnz	r0, 800920a <srand+0x22>
 8009200:	2142      	movs	r1, #66	; 0x42
 8009202:	4b0b      	ldr	r3, [pc, #44]	; (8009230 <srand+0x48>)
 8009204:	480b      	ldr	r0, [pc, #44]	; (8009234 <srand+0x4c>)
 8009206:	f000 f89f 	bl	8009348 <__assert_func>
 800920a:	490b      	ldr	r1, [pc, #44]	; (8009238 <srand+0x50>)
 800920c:	4b0b      	ldr	r3, [pc, #44]	; (800923c <srand+0x54>)
 800920e:	e9c0 1300 	strd	r1, r3, [r0]
 8009212:	4b0b      	ldr	r3, [pc, #44]	; (8009240 <srand+0x58>)
 8009214:	2100      	movs	r1, #0
 8009216:	6083      	str	r3, [r0, #8]
 8009218:	230b      	movs	r3, #11
 800921a:	8183      	strh	r3, [r0, #12]
 800921c:	2001      	movs	r0, #1
 800921e:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8009222:	2200      	movs	r2, #0
 8009224:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8009226:	611c      	str	r4, [r3, #16]
 8009228:	615a      	str	r2, [r3, #20]
 800922a:	bd38      	pop	{r3, r4, r5, pc}
 800922c:	20000198 	.word	0x20000198
 8009230:	0800a31c 	.word	0x0800a31c
 8009234:	0800a333 	.word	0x0800a333
 8009238:	abcd330e 	.word	0xabcd330e
 800923c:	e66d1234 	.word	0xe66d1234
 8009240:	0005deec 	.word	0x0005deec

08009244 <rand>:
 8009244:	4b17      	ldr	r3, [pc, #92]	; (80092a4 <rand+0x60>)
 8009246:	b510      	push	{r4, lr}
 8009248:	681c      	ldr	r4, [r3, #0]
 800924a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800924c:	b9b3      	cbnz	r3, 800927c <rand+0x38>
 800924e:	2018      	movs	r0, #24
 8009250:	f7ff ff0c 	bl	800906c <malloc>
 8009254:	4602      	mov	r2, r0
 8009256:	63a0      	str	r0, [r4, #56]	; 0x38
 8009258:	b920      	cbnz	r0, 8009264 <rand+0x20>
 800925a:	214e      	movs	r1, #78	; 0x4e
 800925c:	4b12      	ldr	r3, [pc, #72]	; (80092a8 <rand+0x64>)
 800925e:	4813      	ldr	r0, [pc, #76]	; (80092ac <rand+0x68>)
 8009260:	f000 f872 	bl	8009348 <__assert_func>
 8009264:	4912      	ldr	r1, [pc, #72]	; (80092b0 <rand+0x6c>)
 8009266:	4b13      	ldr	r3, [pc, #76]	; (80092b4 <rand+0x70>)
 8009268:	e9c0 1300 	strd	r1, r3, [r0]
 800926c:	4b12      	ldr	r3, [pc, #72]	; (80092b8 <rand+0x74>)
 800926e:	2100      	movs	r1, #0
 8009270:	6083      	str	r3, [r0, #8]
 8009272:	230b      	movs	r3, #11
 8009274:	8183      	strh	r3, [r0, #12]
 8009276:	2001      	movs	r0, #1
 8009278:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800927c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800927e:	480f      	ldr	r0, [pc, #60]	; (80092bc <rand+0x78>)
 8009280:	690a      	ldr	r2, [r1, #16]
 8009282:	694b      	ldr	r3, [r1, #20]
 8009284:	4350      	muls	r0, r2
 8009286:	4c0e      	ldr	r4, [pc, #56]	; (80092c0 <rand+0x7c>)
 8009288:	fb04 0003 	mla	r0, r4, r3, r0
 800928c:	fba2 3404 	umull	r3, r4, r2, r4
 8009290:	1c5a      	adds	r2, r3, #1
 8009292:	4404      	add	r4, r0
 8009294:	f144 0000 	adc.w	r0, r4, #0
 8009298:	e9c1 2004 	strd	r2, r0, [r1, #16]
 800929c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80092a0:	bd10      	pop	{r4, pc}
 80092a2:	bf00      	nop
 80092a4:	20000198 	.word	0x20000198
 80092a8:	0800a31c 	.word	0x0800a31c
 80092ac:	0800a333 	.word	0x0800a333
 80092b0:	abcd330e 	.word	0xabcd330e
 80092b4:	e66d1234 	.word	0xe66d1234
 80092b8:	0005deec 	.word	0x0005deec
 80092bc:	5851f42d 	.word	0x5851f42d
 80092c0:	4c957f2d 	.word	0x4c957f2d

080092c4 <_sbrk_r>:
 80092c4:	b538      	push	{r3, r4, r5, lr}
 80092c6:	2300      	movs	r3, #0
 80092c8:	4d05      	ldr	r5, [pc, #20]	; (80092e0 <_sbrk_r+0x1c>)
 80092ca:	4604      	mov	r4, r0
 80092cc:	4608      	mov	r0, r1
 80092ce:	602b      	str	r3, [r5, #0]
 80092d0:	f7f7 fb0c 	bl	80008ec <_sbrk>
 80092d4:	1c43      	adds	r3, r0, #1
 80092d6:	d102      	bne.n	80092de <_sbrk_r+0x1a>
 80092d8:	682b      	ldr	r3, [r5, #0]
 80092da:	b103      	cbz	r3, 80092de <_sbrk_r+0x1a>
 80092dc:	6023      	str	r3, [r4, #0]
 80092de:	bd38      	pop	{r3, r4, r5, pc}
 80092e0:	20001558 	.word	0x20001558

080092e4 <strcat>:
 80092e4:	4602      	mov	r2, r0
 80092e6:	b510      	push	{r4, lr}
 80092e8:	7814      	ldrb	r4, [r2, #0]
 80092ea:	4613      	mov	r3, r2
 80092ec:	3201      	adds	r2, #1
 80092ee:	2c00      	cmp	r4, #0
 80092f0:	d1fa      	bne.n	80092e8 <strcat+0x4>
 80092f2:	3b01      	subs	r3, #1
 80092f4:	f811 2b01 	ldrb.w	r2, [r1], #1
 80092f8:	f803 2f01 	strb.w	r2, [r3, #1]!
 80092fc:	2a00      	cmp	r2, #0
 80092fe:	d1f9      	bne.n	80092f4 <strcat+0x10>
 8009300:	bd10      	pop	{r4, pc}

08009302 <strcpy>:
 8009302:	4603      	mov	r3, r0
 8009304:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009308:	f803 2b01 	strb.w	r2, [r3], #1
 800930c:	2a00      	cmp	r2, #0
 800930e:	d1f9      	bne.n	8009304 <strcpy+0x2>
 8009310:	4770      	bx	lr
	...

08009314 <time>:
 8009314:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009316:	4b0b      	ldr	r3, [pc, #44]	; (8009344 <time+0x30>)
 8009318:	4604      	mov	r4, r0
 800931a:	2200      	movs	r2, #0
 800931c:	4669      	mov	r1, sp
 800931e:	6818      	ldr	r0, [r3, #0]
 8009320:	f000 f842 	bl	80093a8 <_gettimeofday_r>
 8009324:	2800      	cmp	r0, #0
 8009326:	da05      	bge.n	8009334 <time+0x20>
 8009328:	f04f 32ff 	mov.w	r2, #4294967295
 800932c:	f04f 33ff 	mov.w	r3, #4294967295
 8009330:	e9cd 2300 	strd	r2, r3, [sp]
 8009334:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009338:	b10c      	cbz	r4, 800933e <time+0x2a>
 800933a:	e9c4 0100 	strd	r0, r1, [r4]
 800933e:	b004      	add	sp, #16
 8009340:	bd10      	pop	{r4, pc}
 8009342:	bf00      	nop
 8009344:	20000198 	.word	0x20000198

08009348 <__assert_func>:
 8009348:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800934a:	4614      	mov	r4, r2
 800934c:	461a      	mov	r2, r3
 800934e:	4b09      	ldr	r3, [pc, #36]	; (8009374 <__assert_func+0x2c>)
 8009350:	4605      	mov	r5, r0
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	68d8      	ldr	r0, [r3, #12]
 8009356:	b14c      	cbz	r4, 800936c <__assert_func+0x24>
 8009358:	4b07      	ldr	r3, [pc, #28]	; (8009378 <__assert_func+0x30>)
 800935a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800935e:	9100      	str	r1, [sp, #0]
 8009360:	462b      	mov	r3, r5
 8009362:	4906      	ldr	r1, [pc, #24]	; (800937c <__assert_func+0x34>)
 8009364:	f000 f80e 	bl	8009384 <fiprintf>
 8009368:	f000 fbea 	bl	8009b40 <abort>
 800936c:	4b04      	ldr	r3, [pc, #16]	; (8009380 <__assert_func+0x38>)
 800936e:	461c      	mov	r4, r3
 8009370:	e7f3      	b.n	800935a <__assert_func+0x12>
 8009372:	bf00      	nop
 8009374:	20000198 	.word	0x20000198
 8009378:	0800a392 	.word	0x0800a392
 800937c:	0800a39f 	.word	0x0800a39f
 8009380:	0800a3cd 	.word	0x0800a3cd

08009384 <fiprintf>:
 8009384:	b40e      	push	{r1, r2, r3}
 8009386:	b503      	push	{r0, r1, lr}
 8009388:	4601      	mov	r1, r0
 800938a:	ab03      	add	r3, sp, #12
 800938c:	4805      	ldr	r0, [pc, #20]	; (80093a4 <fiprintf+0x20>)
 800938e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009392:	6800      	ldr	r0, [r0, #0]
 8009394:	9301      	str	r3, [sp, #4]
 8009396:	f000 f84d 	bl	8009434 <_vfiprintf_r>
 800939a:	b002      	add	sp, #8
 800939c:	f85d eb04 	ldr.w	lr, [sp], #4
 80093a0:	b003      	add	sp, #12
 80093a2:	4770      	bx	lr
 80093a4:	20000198 	.word	0x20000198

080093a8 <_gettimeofday_r>:
 80093a8:	b538      	push	{r3, r4, r5, lr}
 80093aa:	2300      	movs	r3, #0
 80093ac:	4d06      	ldr	r5, [pc, #24]	; (80093c8 <_gettimeofday_r+0x20>)
 80093ae:	4604      	mov	r4, r0
 80093b0:	4608      	mov	r0, r1
 80093b2:	4611      	mov	r1, r2
 80093b4:	602b      	str	r3, [r5, #0]
 80093b6:	f000 fee7 	bl	800a188 <_gettimeofday>
 80093ba:	1c43      	adds	r3, r0, #1
 80093bc:	d102      	bne.n	80093c4 <_gettimeofday_r+0x1c>
 80093be:	682b      	ldr	r3, [r5, #0]
 80093c0:	b103      	cbz	r3, 80093c4 <_gettimeofday_r+0x1c>
 80093c2:	6023      	str	r3, [r4, #0]
 80093c4:	bd38      	pop	{r3, r4, r5, pc}
 80093c6:	bf00      	nop
 80093c8:	20001558 	.word	0x20001558

080093cc <__malloc_lock>:
 80093cc:	4801      	ldr	r0, [pc, #4]	; (80093d4 <__malloc_lock+0x8>)
 80093ce:	f000 bd77 	b.w	8009ec0 <__retarget_lock_acquire_recursive>
 80093d2:	bf00      	nop
 80093d4:	20001560 	.word	0x20001560

080093d8 <__malloc_unlock>:
 80093d8:	4801      	ldr	r0, [pc, #4]	; (80093e0 <__malloc_unlock+0x8>)
 80093da:	f000 bd72 	b.w	8009ec2 <__retarget_lock_release_recursive>
 80093de:	bf00      	nop
 80093e0:	20001560 	.word	0x20001560

080093e4 <__sfputc_r>:
 80093e4:	6893      	ldr	r3, [r2, #8]
 80093e6:	b410      	push	{r4}
 80093e8:	3b01      	subs	r3, #1
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	6093      	str	r3, [r2, #8]
 80093ee:	da07      	bge.n	8009400 <__sfputc_r+0x1c>
 80093f0:	6994      	ldr	r4, [r2, #24]
 80093f2:	42a3      	cmp	r3, r4
 80093f4:	db01      	blt.n	80093fa <__sfputc_r+0x16>
 80093f6:	290a      	cmp	r1, #10
 80093f8:	d102      	bne.n	8009400 <__sfputc_r+0x1c>
 80093fa:	bc10      	pop	{r4}
 80093fc:	f000 bae0 	b.w	80099c0 <__swbuf_r>
 8009400:	6813      	ldr	r3, [r2, #0]
 8009402:	1c58      	adds	r0, r3, #1
 8009404:	6010      	str	r0, [r2, #0]
 8009406:	7019      	strb	r1, [r3, #0]
 8009408:	4608      	mov	r0, r1
 800940a:	bc10      	pop	{r4}
 800940c:	4770      	bx	lr

0800940e <__sfputs_r>:
 800940e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009410:	4606      	mov	r6, r0
 8009412:	460f      	mov	r7, r1
 8009414:	4614      	mov	r4, r2
 8009416:	18d5      	adds	r5, r2, r3
 8009418:	42ac      	cmp	r4, r5
 800941a:	d101      	bne.n	8009420 <__sfputs_r+0x12>
 800941c:	2000      	movs	r0, #0
 800941e:	e007      	b.n	8009430 <__sfputs_r+0x22>
 8009420:	463a      	mov	r2, r7
 8009422:	4630      	mov	r0, r6
 8009424:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009428:	f7ff ffdc 	bl	80093e4 <__sfputc_r>
 800942c:	1c43      	adds	r3, r0, #1
 800942e:	d1f3      	bne.n	8009418 <__sfputs_r+0xa>
 8009430:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009434 <_vfiprintf_r>:
 8009434:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009438:	460d      	mov	r5, r1
 800943a:	4614      	mov	r4, r2
 800943c:	4698      	mov	r8, r3
 800943e:	4606      	mov	r6, r0
 8009440:	b09d      	sub	sp, #116	; 0x74
 8009442:	b118      	cbz	r0, 800944c <_vfiprintf_r+0x18>
 8009444:	6983      	ldr	r3, [r0, #24]
 8009446:	b90b      	cbnz	r3, 800944c <_vfiprintf_r+0x18>
 8009448:	f000 fc9c 	bl	8009d84 <__sinit>
 800944c:	4b89      	ldr	r3, [pc, #548]	; (8009674 <_vfiprintf_r+0x240>)
 800944e:	429d      	cmp	r5, r3
 8009450:	d11b      	bne.n	800948a <_vfiprintf_r+0x56>
 8009452:	6875      	ldr	r5, [r6, #4]
 8009454:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009456:	07d9      	lsls	r1, r3, #31
 8009458:	d405      	bmi.n	8009466 <_vfiprintf_r+0x32>
 800945a:	89ab      	ldrh	r3, [r5, #12]
 800945c:	059a      	lsls	r2, r3, #22
 800945e:	d402      	bmi.n	8009466 <_vfiprintf_r+0x32>
 8009460:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009462:	f000 fd2d 	bl	8009ec0 <__retarget_lock_acquire_recursive>
 8009466:	89ab      	ldrh	r3, [r5, #12]
 8009468:	071b      	lsls	r3, r3, #28
 800946a:	d501      	bpl.n	8009470 <_vfiprintf_r+0x3c>
 800946c:	692b      	ldr	r3, [r5, #16]
 800946e:	b9eb      	cbnz	r3, 80094ac <_vfiprintf_r+0x78>
 8009470:	4629      	mov	r1, r5
 8009472:	4630      	mov	r0, r6
 8009474:	f000 faf6 	bl	8009a64 <__swsetup_r>
 8009478:	b1c0      	cbz	r0, 80094ac <_vfiprintf_r+0x78>
 800947a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800947c:	07dc      	lsls	r4, r3, #31
 800947e:	d50e      	bpl.n	800949e <_vfiprintf_r+0x6a>
 8009480:	f04f 30ff 	mov.w	r0, #4294967295
 8009484:	b01d      	add	sp, #116	; 0x74
 8009486:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800948a:	4b7b      	ldr	r3, [pc, #492]	; (8009678 <_vfiprintf_r+0x244>)
 800948c:	429d      	cmp	r5, r3
 800948e:	d101      	bne.n	8009494 <_vfiprintf_r+0x60>
 8009490:	68b5      	ldr	r5, [r6, #8]
 8009492:	e7df      	b.n	8009454 <_vfiprintf_r+0x20>
 8009494:	4b79      	ldr	r3, [pc, #484]	; (800967c <_vfiprintf_r+0x248>)
 8009496:	429d      	cmp	r5, r3
 8009498:	bf08      	it	eq
 800949a:	68f5      	ldreq	r5, [r6, #12]
 800949c:	e7da      	b.n	8009454 <_vfiprintf_r+0x20>
 800949e:	89ab      	ldrh	r3, [r5, #12]
 80094a0:	0598      	lsls	r0, r3, #22
 80094a2:	d4ed      	bmi.n	8009480 <_vfiprintf_r+0x4c>
 80094a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80094a6:	f000 fd0c 	bl	8009ec2 <__retarget_lock_release_recursive>
 80094aa:	e7e9      	b.n	8009480 <_vfiprintf_r+0x4c>
 80094ac:	2300      	movs	r3, #0
 80094ae:	9309      	str	r3, [sp, #36]	; 0x24
 80094b0:	2320      	movs	r3, #32
 80094b2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80094b6:	2330      	movs	r3, #48	; 0x30
 80094b8:	f04f 0901 	mov.w	r9, #1
 80094bc:	f8cd 800c 	str.w	r8, [sp, #12]
 80094c0:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8009680 <_vfiprintf_r+0x24c>
 80094c4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80094c8:	4623      	mov	r3, r4
 80094ca:	469a      	mov	sl, r3
 80094cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80094d0:	b10a      	cbz	r2, 80094d6 <_vfiprintf_r+0xa2>
 80094d2:	2a25      	cmp	r2, #37	; 0x25
 80094d4:	d1f9      	bne.n	80094ca <_vfiprintf_r+0x96>
 80094d6:	ebba 0b04 	subs.w	fp, sl, r4
 80094da:	d00b      	beq.n	80094f4 <_vfiprintf_r+0xc0>
 80094dc:	465b      	mov	r3, fp
 80094de:	4622      	mov	r2, r4
 80094e0:	4629      	mov	r1, r5
 80094e2:	4630      	mov	r0, r6
 80094e4:	f7ff ff93 	bl	800940e <__sfputs_r>
 80094e8:	3001      	adds	r0, #1
 80094ea:	f000 80aa 	beq.w	8009642 <_vfiprintf_r+0x20e>
 80094ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80094f0:	445a      	add	r2, fp
 80094f2:	9209      	str	r2, [sp, #36]	; 0x24
 80094f4:	f89a 3000 	ldrb.w	r3, [sl]
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	f000 80a2 	beq.w	8009642 <_vfiprintf_r+0x20e>
 80094fe:	2300      	movs	r3, #0
 8009500:	f04f 32ff 	mov.w	r2, #4294967295
 8009504:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009508:	f10a 0a01 	add.w	sl, sl, #1
 800950c:	9304      	str	r3, [sp, #16]
 800950e:	9307      	str	r3, [sp, #28]
 8009510:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009514:	931a      	str	r3, [sp, #104]	; 0x68
 8009516:	4654      	mov	r4, sl
 8009518:	2205      	movs	r2, #5
 800951a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800951e:	4858      	ldr	r0, [pc, #352]	; (8009680 <_vfiprintf_r+0x24c>)
 8009520:	f000 fd34 	bl	8009f8c <memchr>
 8009524:	9a04      	ldr	r2, [sp, #16]
 8009526:	b9d8      	cbnz	r0, 8009560 <_vfiprintf_r+0x12c>
 8009528:	06d1      	lsls	r1, r2, #27
 800952a:	bf44      	itt	mi
 800952c:	2320      	movmi	r3, #32
 800952e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009532:	0713      	lsls	r3, r2, #28
 8009534:	bf44      	itt	mi
 8009536:	232b      	movmi	r3, #43	; 0x2b
 8009538:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800953c:	f89a 3000 	ldrb.w	r3, [sl]
 8009540:	2b2a      	cmp	r3, #42	; 0x2a
 8009542:	d015      	beq.n	8009570 <_vfiprintf_r+0x13c>
 8009544:	4654      	mov	r4, sl
 8009546:	2000      	movs	r0, #0
 8009548:	f04f 0c0a 	mov.w	ip, #10
 800954c:	9a07      	ldr	r2, [sp, #28]
 800954e:	4621      	mov	r1, r4
 8009550:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009554:	3b30      	subs	r3, #48	; 0x30
 8009556:	2b09      	cmp	r3, #9
 8009558:	d94e      	bls.n	80095f8 <_vfiprintf_r+0x1c4>
 800955a:	b1b0      	cbz	r0, 800958a <_vfiprintf_r+0x156>
 800955c:	9207      	str	r2, [sp, #28]
 800955e:	e014      	b.n	800958a <_vfiprintf_r+0x156>
 8009560:	eba0 0308 	sub.w	r3, r0, r8
 8009564:	fa09 f303 	lsl.w	r3, r9, r3
 8009568:	4313      	orrs	r3, r2
 800956a:	46a2      	mov	sl, r4
 800956c:	9304      	str	r3, [sp, #16]
 800956e:	e7d2      	b.n	8009516 <_vfiprintf_r+0xe2>
 8009570:	9b03      	ldr	r3, [sp, #12]
 8009572:	1d19      	adds	r1, r3, #4
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	9103      	str	r1, [sp, #12]
 8009578:	2b00      	cmp	r3, #0
 800957a:	bfbb      	ittet	lt
 800957c:	425b      	neglt	r3, r3
 800957e:	f042 0202 	orrlt.w	r2, r2, #2
 8009582:	9307      	strge	r3, [sp, #28]
 8009584:	9307      	strlt	r3, [sp, #28]
 8009586:	bfb8      	it	lt
 8009588:	9204      	strlt	r2, [sp, #16]
 800958a:	7823      	ldrb	r3, [r4, #0]
 800958c:	2b2e      	cmp	r3, #46	; 0x2e
 800958e:	d10c      	bne.n	80095aa <_vfiprintf_r+0x176>
 8009590:	7863      	ldrb	r3, [r4, #1]
 8009592:	2b2a      	cmp	r3, #42	; 0x2a
 8009594:	d135      	bne.n	8009602 <_vfiprintf_r+0x1ce>
 8009596:	9b03      	ldr	r3, [sp, #12]
 8009598:	3402      	adds	r4, #2
 800959a:	1d1a      	adds	r2, r3, #4
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	9203      	str	r2, [sp, #12]
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	bfb8      	it	lt
 80095a4:	f04f 33ff 	movlt.w	r3, #4294967295
 80095a8:	9305      	str	r3, [sp, #20]
 80095aa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009690 <_vfiprintf_r+0x25c>
 80095ae:	2203      	movs	r2, #3
 80095b0:	4650      	mov	r0, sl
 80095b2:	7821      	ldrb	r1, [r4, #0]
 80095b4:	f000 fcea 	bl	8009f8c <memchr>
 80095b8:	b140      	cbz	r0, 80095cc <_vfiprintf_r+0x198>
 80095ba:	2340      	movs	r3, #64	; 0x40
 80095bc:	eba0 000a 	sub.w	r0, r0, sl
 80095c0:	fa03 f000 	lsl.w	r0, r3, r0
 80095c4:	9b04      	ldr	r3, [sp, #16]
 80095c6:	3401      	adds	r4, #1
 80095c8:	4303      	orrs	r3, r0
 80095ca:	9304      	str	r3, [sp, #16]
 80095cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095d0:	2206      	movs	r2, #6
 80095d2:	482c      	ldr	r0, [pc, #176]	; (8009684 <_vfiprintf_r+0x250>)
 80095d4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80095d8:	f000 fcd8 	bl	8009f8c <memchr>
 80095dc:	2800      	cmp	r0, #0
 80095de:	d03f      	beq.n	8009660 <_vfiprintf_r+0x22c>
 80095e0:	4b29      	ldr	r3, [pc, #164]	; (8009688 <_vfiprintf_r+0x254>)
 80095e2:	bb1b      	cbnz	r3, 800962c <_vfiprintf_r+0x1f8>
 80095e4:	9b03      	ldr	r3, [sp, #12]
 80095e6:	3307      	adds	r3, #7
 80095e8:	f023 0307 	bic.w	r3, r3, #7
 80095ec:	3308      	adds	r3, #8
 80095ee:	9303      	str	r3, [sp, #12]
 80095f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095f2:	443b      	add	r3, r7
 80095f4:	9309      	str	r3, [sp, #36]	; 0x24
 80095f6:	e767      	b.n	80094c8 <_vfiprintf_r+0x94>
 80095f8:	460c      	mov	r4, r1
 80095fa:	2001      	movs	r0, #1
 80095fc:	fb0c 3202 	mla	r2, ip, r2, r3
 8009600:	e7a5      	b.n	800954e <_vfiprintf_r+0x11a>
 8009602:	2300      	movs	r3, #0
 8009604:	f04f 0c0a 	mov.w	ip, #10
 8009608:	4619      	mov	r1, r3
 800960a:	3401      	adds	r4, #1
 800960c:	9305      	str	r3, [sp, #20]
 800960e:	4620      	mov	r0, r4
 8009610:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009614:	3a30      	subs	r2, #48	; 0x30
 8009616:	2a09      	cmp	r2, #9
 8009618:	d903      	bls.n	8009622 <_vfiprintf_r+0x1ee>
 800961a:	2b00      	cmp	r3, #0
 800961c:	d0c5      	beq.n	80095aa <_vfiprintf_r+0x176>
 800961e:	9105      	str	r1, [sp, #20]
 8009620:	e7c3      	b.n	80095aa <_vfiprintf_r+0x176>
 8009622:	4604      	mov	r4, r0
 8009624:	2301      	movs	r3, #1
 8009626:	fb0c 2101 	mla	r1, ip, r1, r2
 800962a:	e7f0      	b.n	800960e <_vfiprintf_r+0x1da>
 800962c:	ab03      	add	r3, sp, #12
 800962e:	9300      	str	r3, [sp, #0]
 8009630:	462a      	mov	r2, r5
 8009632:	4630      	mov	r0, r6
 8009634:	4b15      	ldr	r3, [pc, #84]	; (800968c <_vfiprintf_r+0x258>)
 8009636:	a904      	add	r1, sp, #16
 8009638:	f3af 8000 	nop.w
 800963c:	4607      	mov	r7, r0
 800963e:	1c78      	adds	r0, r7, #1
 8009640:	d1d6      	bne.n	80095f0 <_vfiprintf_r+0x1bc>
 8009642:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009644:	07d9      	lsls	r1, r3, #31
 8009646:	d405      	bmi.n	8009654 <_vfiprintf_r+0x220>
 8009648:	89ab      	ldrh	r3, [r5, #12]
 800964a:	059a      	lsls	r2, r3, #22
 800964c:	d402      	bmi.n	8009654 <_vfiprintf_r+0x220>
 800964e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009650:	f000 fc37 	bl	8009ec2 <__retarget_lock_release_recursive>
 8009654:	89ab      	ldrh	r3, [r5, #12]
 8009656:	065b      	lsls	r3, r3, #25
 8009658:	f53f af12 	bmi.w	8009480 <_vfiprintf_r+0x4c>
 800965c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800965e:	e711      	b.n	8009484 <_vfiprintf_r+0x50>
 8009660:	ab03      	add	r3, sp, #12
 8009662:	9300      	str	r3, [sp, #0]
 8009664:	462a      	mov	r2, r5
 8009666:	4630      	mov	r0, r6
 8009668:	4b08      	ldr	r3, [pc, #32]	; (800968c <_vfiprintf_r+0x258>)
 800966a:	a904      	add	r1, sp, #16
 800966c:	f000 f882 	bl	8009774 <_printf_i>
 8009670:	e7e4      	b.n	800963c <_vfiprintf_r+0x208>
 8009672:	bf00      	nop
 8009674:	0800a424 	.word	0x0800a424
 8009678:	0800a444 	.word	0x0800a444
 800967c:	0800a404 	.word	0x0800a404
 8009680:	0800a3ce 	.word	0x0800a3ce
 8009684:	0800a3d8 	.word	0x0800a3d8
 8009688:	00000000 	.word	0x00000000
 800968c:	0800940f 	.word	0x0800940f
 8009690:	0800a3d4 	.word	0x0800a3d4

08009694 <_printf_common>:
 8009694:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009698:	4616      	mov	r6, r2
 800969a:	4699      	mov	r9, r3
 800969c:	688a      	ldr	r2, [r1, #8]
 800969e:	690b      	ldr	r3, [r1, #16]
 80096a0:	4607      	mov	r7, r0
 80096a2:	4293      	cmp	r3, r2
 80096a4:	bfb8      	it	lt
 80096a6:	4613      	movlt	r3, r2
 80096a8:	6033      	str	r3, [r6, #0]
 80096aa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80096ae:	460c      	mov	r4, r1
 80096b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80096b4:	b10a      	cbz	r2, 80096ba <_printf_common+0x26>
 80096b6:	3301      	adds	r3, #1
 80096b8:	6033      	str	r3, [r6, #0]
 80096ba:	6823      	ldr	r3, [r4, #0]
 80096bc:	0699      	lsls	r1, r3, #26
 80096be:	bf42      	ittt	mi
 80096c0:	6833      	ldrmi	r3, [r6, #0]
 80096c2:	3302      	addmi	r3, #2
 80096c4:	6033      	strmi	r3, [r6, #0]
 80096c6:	6825      	ldr	r5, [r4, #0]
 80096c8:	f015 0506 	ands.w	r5, r5, #6
 80096cc:	d106      	bne.n	80096dc <_printf_common+0x48>
 80096ce:	f104 0a19 	add.w	sl, r4, #25
 80096d2:	68e3      	ldr	r3, [r4, #12]
 80096d4:	6832      	ldr	r2, [r6, #0]
 80096d6:	1a9b      	subs	r3, r3, r2
 80096d8:	42ab      	cmp	r3, r5
 80096da:	dc28      	bgt.n	800972e <_printf_common+0x9a>
 80096dc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80096e0:	1e13      	subs	r3, r2, #0
 80096e2:	6822      	ldr	r2, [r4, #0]
 80096e4:	bf18      	it	ne
 80096e6:	2301      	movne	r3, #1
 80096e8:	0692      	lsls	r2, r2, #26
 80096ea:	d42d      	bmi.n	8009748 <_printf_common+0xb4>
 80096ec:	4649      	mov	r1, r9
 80096ee:	4638      	mov	r0, r7
 80096f0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80096f4:	47c0      	blx	r8
 80096f6:	3001      	adds	r0, #1
 80096f8:	d020      	beq.n	800973c <_printf_common+0xa8>
 80096fa:	6823      	ldr	r3, [r4, #0]
 80096fc:	68e5      	ldr	r5, [r4, #12]
 80096fe:	f003 0306 	and.w	r3, r3, #6
 8009702:	2b04      	cmp	r3, #4
 8009704:	bf18      	it	ne
 8009706:	2500      	movne	r5, #0
 8009708:	6832      	ldr	r2, [r6, #0]
 800970a:	f04f 0600 	mov.w	r6, #0
 800970e:	68a3      	ldr	r3, [r4, #8]
 8009710:	bf08      	it	eq
 8009712:	1aad      	subeq	r5, r5, r2
 8009714:	6922      	ldr	r2, [r4, #16]
 8009716:	bf08      	it	eq
 8009718:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800971c:	4293      	cmp	r3, r2
 800971e:	bfc4      	itt	gt
 8009720:	1a9b      	subgt	r3, r3, r2
 8009722:	18ed      	addgt	r5, r5, r3
 8009724:	341a      	adds	r4, #26
 8009726:	42b5      	cmp	r5, r6
 8009728:	d11a      	bne.n	8009760 <_printf_common+0xcc>
 800972a:	2000      	movs	r0, #0
 800972c:	e008      	b.n	8009740 <_printf_common+0xac>
 800972e:	2301      	movs	r3, #1
 8009730:	4652      	mov	r2, sl
 8009732:	4649      	mov	r1, r9
 8009734:	4638      	mov	r0, r7
 8009736:	47c0      	blx	r8
 8009738:	3001      	adds	r0, #1
 800973a:	d103      	bne.n	8009744 <_printf_common+0xb0>
 800973c:	f04f 30ff 	mov.w	r0, #4294967295
 8009740:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009744:	3501      	adds	r5, #1
 8009746:	e7c4      	b.n	80096d2 <_printf_common+0x3e>
 8009748:	2030      	movs	r0, #48	; 0x30
 800974a:	18e1      	adds	r1, r4, r3
 800974c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009750:	1c5a      	adds	r2, r3, #1
 8009752:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009756:	4422      	add	r2, r4
 8009758:	3302      	adds	r3, #2
 800975a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800975e:	e7c5      	b.n	80096ec <_printf_common+0x58>
 8009760:	2301      	movs	r3, #1
 8009762:	4622      	mov	r2, r4
 8009764:	4649      	mov	r1, r9
 8009766:	4638      	mov	r0, r7
 8009768:	47c0      	blx	r8
 800976a:	3001      	adds	r0, #1
 800976c:	d0e6      	beq.n	800973c <_printf_common+0xa8>
 800976e:	3601      	adds	r6, #1
 8009770:	e7d9      	b.n	8009726 <_printf_common+0x92>
	...

08009774 <_printf_i>:
 8009774:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009778:	460c      	mov	r4, r1
 800977a:	7e27      	ldrb	r7, [r4, #24]
 800977c:	4691      	mov	r9, r2
 800977e:	2f78      	cmp	r7, #120	; 0x78
 8009780:	4680      	mov	r8, r0
 8009782:	469a      	mov	sl, r3
 8009784:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009786:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800978a:	d807      	bhi.n	800979c <_printf_i+0x28>
 800978c:	2f62      	cmp	r7, #98	; 0x62
 800978e:	d80a      	bhi.n	80097a6 <_printf_i+0x32>
 8009790:	2f00      	cmp	r7, #0
 8009792:	f000 80d9 	beq.w	8009948 <_printf_i+0x1d4>
 8009796:	2f58      	cmp	r7, #88	; 0x58
 8009798:	f000 80a4 	beq.w	80098e4 <_printf_i+0x170>
 800979c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80097a0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80097a4:	e03a      	b.n	800981c <_printf_i+0xa8>
 80097a6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80097aa:	2b15      	cmp	r3, #21
 80097ac:	d8f6      	bhi.n	800979c <_printf_i+0x28>
 80097ae:	a001      	add	r0, pc, #4	; (adr r0, 80097b4 <_printf_i+0x40>)
 80097b0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80097b4:	0800980d 	.word	0x0800980d
 80097b8:	08009821 	.word	0x08009821
 80097bc:	0800979d 	.word	0x0800979d
 80097c0:	0800979d 	.word	0x0800979d
 80097c4:	0800979d 	.word	0x0800979d
 80097c8:	0800979d 	.word	0x0800979d
 80097cc:	08009821 	.word	0x08009821
 80097d0:	0800979d 	.word	0x0800979d
 80097d4:	0800979d 	.word	0x0800979d
 80097d8:	0800979d 	.word	0x0800979d
 80097dc:	0800979d 	.word	0x0800979d
 80097e0:	0800992f 	.word	0x0800992f
 80097e4:	08009851 	.word	0x08009851
 80097e8:	08009911 	.word	0x08009911
 80097ec:	0800979d 	.word	0x0800979d
 80097f0:	0800979d 	.word	0x0800979d
 80097f4:	08009951 	.word	0x08009951
 80097f8:	0800979d 	.word	0x0800979d
 80097fc:	08009851 	.word	0x08009851
 8009800:	0800979d 	.word	0x0800979d
 8009804:	0800979d 	.word	0x0800979d
 8009808:	08009919 	.word	0x08009919
 800980c:	680b      	ldr	r3, [r1, #0]
 800980e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009812:	1d1a      	adds	r2, r3, #4
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	600a      	str	r2, [r1, #0]
 8009818:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800981c:	2301      	movs	r3, #1
 800981e:	e0a4      	b.n	800996a <_printf_i+0x1f6>
 8009820:	6825      	ldr	r5, [r4, #0]
 8009822:	6808      	ldr	r0, [r1, #0]
 8009824:	062e      	lsls	r6, r5, #24
 8009826:	f100 0304 	add.w	r3, r0, #4
 800982a:	d50a      	bpl.n	8009842 <_printf_i+0xce>
 800982c:	6805      	ldr	r5, [r0, #0]
 800982e:	600b      	str	r3, [r1, #0]
 8009830:	2d00      	cmp	r5, #0
 8009832:	da03      	bge.n	800983c <_printf_i+0xc8>
 8009834:	232d      	movs	r3, #45	; 0x2d
 8009836:	426d      	negs	r5, r5
 8009838:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800983c:	230a      	movs	r3, #10
 800983e:	485e      	ldr	r0, [pc, #376]	; (80099b8 <_printf_i+0x244>)
 8009840:	e019      	b.n	8009876 <_printf_i+0x102>
 8009842:	f015 0f40 	tst.w	r5, #64	; 0x40
 8009846:	6805      	ldr	r5, [r0, #0]
 8009848:	600b      	str	r3, [r1, #0]
 800984a:	bf18      	it	ne
 800984c:	b22d      	sxthne	r5, r5
 800984e:	e7ef      	b.n	8009830 <_printf_i+0xbc>
 8009850:	680b      	ldr	r3, [r1, #0]
 8009852:	6825      	ldr	r5, [r4, #0]
 8009854:	1d18      	adds	r0, r3, #4
 8009856:	6008      	str	r0, [r1, #0]
 8009858:	0628      	lsls	r0, r5, #24
 800985a:	d501      	bpl.n	8009860 <_printf_i+0xec>
 800985c:	681d      	ldr	r5, [r3, #0]
 800985e:	e002      	b.n	8009866 <_printf_i+0xf2>
 8009860:	0669      	lsls	r1, r5, #25
 8009862:	d5fb      	bpl.n	800985c <_printf_i+0xe8>
 8009864:	881d      	ldrh	r5, [r3, #0]
 8009866:	2f6f      	cmp	r7, #111	; 0x6f
 8009868:	bf0c      	ite	eq
 800986a:	2308      	moveq	r3, #8
 800986c:	230a      	movne	r3, #10
 800986e:	4852      	ldr	r0, [pc, #328]	; (80099b8 <_printf_i+0x244>)
 8009870:	2100      	movs	r1, #0
 8009872:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009876:	6866      	ldr	r6, [r4, #4]
 8009878:	2e00      	cmp	r6, #0
 800987a:	bfa8      	it	ge
 800987c:	6821      	ldrge	r1, [r4, #0]
 800987e:	60a6      	str	r6, [r4, #8]
 8009880:	bfa4      	itt	ge
 8009882:	f021 0104 	bicge.w	r1, r1, #4
 8009886:	6021      	strge	r1, [r4, #0]
 8009888:	b90d      	cbnz	r5, 800988e <_printf_i+0x11a>
 800988a:	2e00      	cmp	r6, #0
 800988c:	d04d      	beq.n	800992a <_printf_i+0x1b6>
 800988e:	4616      	mov	r6, r2
 8009890:	fbb5 f1f3 	udiv	r1, r5, r3
 8009894:	fb03 5711 	mls	r7, r3, r1, r5
 8009898:	5dc7      	ldrb	r7, [r0, r7]
 800989a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800989e:	462f      	mov	r7, r5
 80098a0:	42bb      	cmp	r3, r7
 80098a2:	460d      	mov	r5, r1
 80098a4:	d9f4      	bls.n	8009890 <_printf_i+0x11c>
 80098a6:	2b08      	cmp	r3, #8
 80098a8:	d10b      	bne.n	80098c2 <_printf_i+0x14e>
 80098aa:	6823      	ldr	r3, [r4, #0]
 80098ac:	07df      	lsls	r7, r3, #31
 80098ae:	d508      	bpl.n	80098c2 <_printf_i+0x14e>
 80098b0:	6923      	ldr	r3, [r4, #16]
 80098b2:	6861      	ldr	r1, [r4, #4]
 80098b4:	4299      	cmp	r1, r3
 80098b6:	bfde      	ittt	le
 80098b8:	2330      	movle	r3, #48	; 0x30
 80098ba:	f806 3c01 	strble.w	r3, [r6, #-1]
 80098be:	f106 36ff 	addle.w	r6, r6, #4294967295
 80098c2:	1b92      	subs	r2, r2, r6
 80098c4:	6122      	str	r2, [r4, #16]
 80098c6:	464b      	mov	r3, r9
 80098c8:	4621      	mov	r1, r4
 80098ca:	4640      	mov	r0, r8
 80098cc:	f8cd a000 	str.w	sl, [sp]
 80098d0:	aa03      	add	r2, sp, #12
 80098d2:	f7ff fedf 	bl	8009694 <_printf_common>
 80098d6:	3001      	adds	r0, #1
 80098d8:	d14c      	bne.n	8009974 <_printf_i+0x200>
 80098da:	f04f 30ff 	mov.w	r0, #4294967295
 80098de:	b004      	add	sp, #16
 80098e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098e4:	4834      	ldr	r0, [pc, #208]	; (80099b8 <_printf_i+0x244>)
 80098e6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80098ea:	680e      	ldr	r6, [r1, #0]
 80098ec:	6823      	ldr	r3, [r4, #0]
 80098ee:	f856 5b04 	ldr.w	r5, [r6], #4
 80098f2:	061f      	lsls	r7, r3, #24
 80098f4:	600e      	str	r6, [r1, #0]
 80098f6:	d514      	bpl.n	8009922 <_printf_i+0x1ae>
 80098f8:	07d9      	lsls	r1, r3, #31
 80098fa:	bf44      	itt	mi
 80098fc:	f043 0320 	orrmi.w	r3, r3, #32
 8009900:	6023      	strmi	r3, [r4, #0]
 8009902:	b91d      	cbnz	r5, 800990c <_printf_i+0x198>
 8009904:	6823      	ldr	r3, [r4, #0]
 8009906:	f023 0320 	bic.w	r3, r3, #32
 800990a:	6023      	str	r3, [r4, #0]
 800990c:	2310      	movs	r3, #16
 800990e:	e7af      	b.n	8009870 <_printf_i+0xfc>
 8009910:	6823      	ldr	r3, [r4, #0]
 8009912:	f043 0320 	orr.w	r3, r3, #32
 8009916:	6023      	str	r3, [r4, #0]
 8009918:	2378      	movs	r3, #120	; 0x78
 800991a:	4828      	ldr	r0, [pc, #160]	; (80099bc <_printf_i+0x248>)
 800991c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009920:	e7e3      	b.n	80098ea <_printf_i+0x176>
 8009922:	065e      	lsls	r6, r3, #25
 8009924:	bf48      	it	mi
 8009926:	b2ad      	uxthmi	r5, r5
 8009928:	e7e6      	b.n	80098f8 <_printf_i+0x184>
 800992a:	4616      	mov	r6, r2
 800992c:	e7bb      	b.n	80098a6 <_printf_i+0x132>
 800992e:	680b      	ldr	r3, [r1, #0]
 8009930:	6826      	ldr	r6, [r4, #0]
 8009932:	1d1d      	adds	r5, r3, #4
 8009934:	6960      	ldr	r0, [r4, #20]
 8009936:	600d      	str	r5, [r1, #0]
 8009938:	0635      	lsls	r5, r6, #24
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	d501      	bpl.n	8009942 <_printf_i+0x1ce>
 800993e:	6018      	str	r0, [r3, #0]
 8009940:	e002      	b.n	8009948 <_printf_i+0x1d4>
 8009942:	0671      	lsls	r1, r6, #25
 8009944:	d5fb      	bpl.n	800993e <_printf_i+0x1ca>
 8009946:	8018      	strh	r0, [r3, #0]
 8009948:	2300      	movs	r3, #0
 800994a:	4616      	mov	r6, r2
 800994c:	6123      	str	r3, [r4, #16]
 800994e:	e7ba      	b.n	80098c6 <_printf_i+0x152>
 8009950:	680b      	ldr	r3, [r1, #0]
 8009952:	1d1a      	adds	r2, r3, #4
 8009954:	600a      	str	r2, [r1, #0]
 8009956:	681e      	ldr	r6, [r3, #0]
 8009958:	2100      	movs	r1, #0
 800995a:	4630      	mov	r0, r6
 800995c:	6862      	ldr	r2, [r4, #4]
 800995e:	f000 fb15 	bl	8009f8c <memchr>
 8009962:	b108      	cbz	r0, 8009968 <_printf_i+0x1f4>
 8009964:	1b80      	subs	r0, r0, r6
 8009966:	6060      	str	r0, [r4, #4]
 8009968:	6863      	ldr	r3, [r4, #4]
 800996a:	6123      	str	r3, [r4, #16]
 800996c:	2300      	movs	r3, #0
 800996e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009972:	e7a8      	b.n	80098c6 <_printf_i+0x152>
 8009974:	4632      	mov	r2, r6
 8009976:	4649      	mov	r1, r9
 8009978:	4640      	mov	r0, r8
 800997a:	6923      	ldr	r3, [r4, #16]
 800997c:	47d0      	blx	sl
 800997e:	3001      	adds	r0, #1
 8009980:	d0ab      	beq.n	80098da <_printf_i+0x166>
 8009982:	6823      	ldr	r3, [r4, #0]
 8009984:	079b      	lsls	r3, r3, #30
 8009986:	d413      	bmi.n	80099b0 <_printf_i+0x23c>
 8009988:	68e0      	ldr	r0, [r4, #12]
 800998a:	9b03      	ldr	r3, [sp, #12]
 800998c:	4298      	cmp	r0, r3
 800998e:	bfb8      	it	lt
 8009990:	4618      	movlt	r0, r3
 8009992:	e7a4      	b.n	80098de <_printf_i+0x16a>
 8009994:	2301      	movs	r3, #1
 8009996:	4632      	mov	r2, r6
 8009998:	4649      	mov	r1, r9
 800999a:	4640      	mov	r0, r8
 800999c:	47d0      	blx	sl
 800999e:	3001      	adds	r0, #1
 80099a0:	d09b      	beq.n	80098da <_printf_i+0x166>
 80099a2:	3501      	adds	r5, #1
 80099a4:	68e3      	ldr	r3, [r4, #12]
 80099a6:	9903      	ldr	r1, [sp, #12]
 80099a8:	1a5b      	subs	r3, r3, r1
 80099aa:	42ab      	cmp	r3, r5
 80099ac:	dcf2      	bgt.n	8009994 <_printf_i+0x220>
 80099ae:	e7eb      	b.n	8009988 <_printf_i+0x214>
 80099b0:	2500      	movs	r5, #0
 80099b2:	f104 0619 	add.w	r6, r4, #25
 80099b6:	e7f5      	b.n	80099a4 <_printf_i+0x230>
 80099b8:	0800a3df 	.word	0x0800a3df
 80099bc:	0800a3f0 	.word	0x0800a3f0

080099c0 <__swbuf_r>:
 80099c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099c2:	460e      	mov	r6, r1
 80099c4:	4614      	mov	r4, r2
 80099c6:	4605      	mov	r5, r0
 80099c8:	b118      	cbz	r0, 80099d2 <__swbuf_r+0x12>
 80099ca:	6983      	ldr	r3, [r0, #24]
 80099cc:	b90b      	cbnz	r3, 80099d2 <__swbuf_r+0x12>
 80099ce:	f000 f9d9 	bl	8009d84 <__sinit>
 80099d2:	4b21      	ldr	r3, [pc, #132]	; (8009a58 <__swbuf_r+0x98>)
 80099d4:	429c      	cmp	r4, r3
 80099d6:	d12b      	bne.n	8009a30 <__swbuf_r+0x70>
 80099d8:	686c      	ldr	r4, [r5, #4]
 80099da:	69a3      	ldr	r3, [r4, #24]
 80099dc:	60a3      	str	r3, [r4, #8]
 80099de:	89a3      	ldrh	r3, [r4, #12]
 80099e0:	071a      	lsls	r2, r3, #28
 80099e2:	d52f      	bpl.n	8009a44 <__swbuf_r+0x84>
 80099e4:	6923      	ldr	r3, [r4, #16]
 80099e6:	b36b      	cbz	r3, 8009a44 <__swbuf_r+0x84>
 80099e8:	6923      	ldr	r3, [r4, #16]
 80099ea:	6820      	ldr	r0, [r4, #0]
 80099ec:	b2f6      	uxtb	r6, r6
 80099ee:	1ac0      	subs	r0, r0, r3
 80099f0:	6963      	ldr	r3, [r4, #20]
 80099f2:	4637      	mov	r7, r6
 80099f4:	4283      	cmp	r3, r0
 80099f6:	dc04      	bgt.n	8009a02 <__swbuf_r+0x42>
 80099f8:	4621      	mov	r1, r4
 80099fa:	4628      	mov	r0, r5
 80099fc:	f000 f92e 	bl	8009c5c <_fflush_r>
 8009a00:	bb30      	cbnz	r0, 8009a50 <__swbuf_r+0x90>
 8009a02:	68a3      	ldr	r3, [r4, #8]
 8009a04:	3001      	adds	r0, #1
 8009a06:	3b01      	subs	r3, #1
 8009a08:	60a3      	str	r3, [r4, #8]
 8009a0a:	6823      	ldr	r3, [r4, #0]
 8009a0c:	1c5a      	adds	r2, r3, #1
 8009a0e:	6022      	str	r2, [r4, #0]
 8009a10:	701e      	strb	r6, [r3, #0]
 8009a12:	6963      	ldr	r3, [r4, #20]
 8009a14:	4283      	cmp	r3, r0
 8009a16:	d004      	beq.n	8009a22 <__swbuf_r+0x62>
 8009a18:	89a3      	ldrh	r3, [r4, #12]
 8009a1a:	07db      	lsls	r3, r3, #31
 8009a1c:	d506      	bpl.n	8009a2c <__swbuf_r+0x6c>
 8009a1e:	2e0a      	cmp	r6, #10
 8009a20:	d104      	bne.n	8009a2c <__swbuf_r+0x6c>
 8009a22:	4621      	mov	r1, r4
 8009a24:	4628      	mov	r0, r5
 8009a26:	f000 f919 	bl	8009c5c <_fflush_r>
 8009a2a:	b988      	cbnz	r0, 8009a50 <__swbuf_r+0x90>
 8009a2c:	4638      	mov	r0, r7
 8009a2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a30:	4b0a      	ldr	r3, [pc, #40]	; (8009a5c <__swbuf_r+0x9c>)
 8009a32:	429c      	cmp	r4, r3
 8009a34:	d101      	bne.n	8009a3a <__swbuf_r+0x7a>
 8009a36:	68ac      	ldr	r4, [r5, #8]
 8009a38:	e7cf      	b.n	80099da <__swbuf_r+0x1a>
 8009a3a:	4b09      	ldr	r3, [pc, #36]	; (8009a60 <__swbuf_r+0xa0>)
 8009a3c:	429c      	cmp	r4, r3
 8009a3e:	bf08      	it	eq
 8009a40:	68ec      	ldreq	r4, [r5, #12]
 8009a42:	e7ca      	b.n	80099da <__swbuf_r+0x1a>
 8009a44:	4621      	mov	r1, r4
 8009a46:	4628      	mov	r0, r5
 8009a48:	f000 f80c 	bl	8009a64 <__swsetup_r>
 8009a4c:	2800      	cmp	r0, #0
 8009a4e:	d0cb      	beq.n	80099e8 <__swbuf_r+0x28>
 8009a50:	f04f 37ff 	mov.w	r7, #4294967295
 8009a54:	e7ea      	b.n	8009a2c <__swbuf_r+0x6c>
 8009a56:	bf00      	nop
 8009a58:	0800a424 	.word	0x0800a424
 8009a5c:	0800a444 	.word	0x0800a444
 8009a60:	0800a404 	.word	0x0800a404

08009a64 <__swsetup_r>:
 8009a64:	4b32      	ldr	r3, [pc, #200]	; (8009b30 <__swsetup_r+0xcc>)
 8009a66:	b570      	push	{r4, r5, r6, lr}
 8009a68:	681d      	ldr	r5, [r3, #0]
 8009a6a:	4606      	mov	r6, r0
 8009a6c:	460c      	mov	r4, r1
 8009a6e:	b125      	cbz	r5, 8009a7a <__swsetup_r+0x16>
 8009a70:	69ab      	ldr	r3, [r5, #24]
 8009a72:	b913      	cbnz	r3, 8009a7a <__swsetup_r+0x16>
 8009a74:	4628      	mov	r0, r5
 8009a76:	f000 f985 	bl	8009d84 <__sinit>
 8009a7a:	4b2e      	ldr	r3, [pc, #184]	; (8009b34 <__swsetup_r+0xd0>)
 8009a7c:	429c      	cmp	r4, r3
 8009a7e:	d10f      	bne.n	8009aa0 <__swsetup_r+0x3c>
 8009a80:	686c      	ldr	r4, [r5, #4]
 8009a82:	89a3      	ldrh	r3, [r4, #12]
 8009a84:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009a88:	0719      	lsls	r1, r3, #28
 8009a8a:	d42c      	bmi.n	8009ae6 <__swsetup_r+0x82>
 8009a8c:	06dd      	lsls	r5, r3, #27
 8009a8e:	d411      	bmi.n	8009ab4 <__swsetup_r+0x50>
 8009a90:	2309      	movs	r3, #9
 8009a92:	6033      	str	r3, [r6, #0]
 8009a94:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009a98:	f04f 30ff 	mov.w	r0, #4294967295
 8009a9c:	81a3      	strh	r3, [r4, #12]
 8009a9e:	e03e      	b.n	8009b1e <__swsetup_r+0xba>
 8009aa0:	4b25      	ldr	r3, [pc, #148]	; (8009b38 <__swsetup_r+0xd4>)
 8009aa2:	429c      	cmp	r4, r3
 8009aa4:	d101      	bne.n	8009aaa <__swsetup_r+0x46>
 8009aa6:	68ac      	ldr	r4, [r5, #8]
 8009aa8:	e7eb      	b.n	8009a82 <__swsetup_r+0x1e>
 8009aaa:	4b24      	ldr	r3, [pc, #144]	; (8009b3c <__swsetup_r+0xd8>)
 8009aac:	429c      	cmp	r4, r3
 8009aae:	bf08      	it	eq
 8009ab0:	68ec      	ldreq	r4, [r5, #12]
 8009ab2:	e7e6      	b.n	8009a82 <__swsetup_r+0x1e>
 8009ab4:	0758      	lsls	r0, r3, #29
 8009ab6:	d512      	bpl.n	8009ade <__swsetup_r+0x7a>
 8009ab8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009aba:	b141      	cbz	r1, 8009ace <__swsetup_r+0x6a>
 8009abc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009ac0:	4299      	cmp	r1, r3
 8009ac2:	d002      	beq.n	8009aca <__swsetup_r+0x66>
 8009ac4:	4630      	mov	r0, r6
 8009ac6:	f7ff fae9 	bl	800909c <_free_r>
 8009aca:	2300      	movs	r3, #0
 8009acc:	6363      	str	r3, [r4, #52]	; 0x34
 8009ace:	89a3      	ldrh	r3, [r4, #12]
 8009ad0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009ad4:	81a3      	strh	r3, [r4, #12]
 8009ad6:	2300      	movs	r3, #0
 8009ad8:	6063      	str	r3, [r4, #4]
 8009ada:	6923      	ldr	r3, [r4, #16]
 8009adc:	6023      	str	r3, [r4, #0]
 8009ade:	89a3      	ldrh	r3, [r4, #12]
 8009ae0:	f043 0308 	orr.w	r3, r3, #8
 8009ae4:	81a3      	strh	r3, [r4, #12]
 8009ae6:	6923      	ldr	r3, [r4, #16]
 8009ae8:	b94b      	cbnz	r3, 8009afe <__swsetup_r+0x9a>
 8009aea:	89a3      	ldrh	r3, [r4, #12]
 8009aec:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009af0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009af4:	d003      	beq.n	8009afe <__swsetup_r+0x9a>
 8009af6:	4621      	mov	r1, r4
 8009af8:	4630      	mov	r0, r6
 8009afa:	f000 fa07 	bl	8009f0c <__smakebuf_r>
 8009afe:	89a0      	ldrh	r0, [r4, #12]
 8009b00:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009b04:	f010 0301 	ands.w	r3, r0, #1
 8009b08:	d00a      	beq.n	8009b20 <__swsetup_r+0xbc>
 8009b0a:	2300      	movs	r3, #0
 8009b0c:	60a3      	str	r3, [r4, #8]
 8009b0e:	6963      	ldr	r3, [r4, #20]
 8009b10:	425b      	negs	r3, r3
 8009b12:	61a3      	str	r3, [r4, #24]
 8009b14:	6923      	ldr	r3, [r4, #16]
 8009b16:	b943      	cbnz	r3, 8009b2a <__swsetup_r+0xc6>
 8009b18:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009b1c:	d1ba      	bne.n	8009a94 <__swsetup_r+0x30>
 8009b1e:	bd70      	pop	{r4, r5, r6, pc}
 8009b20:	0781      	lsls	r1, r0, #30
 8009b22:	bf58      	it	pl
 8009b24:	6963      	ldrpl	r3, [r4, #20]
 8009b26:	60a3      	str	r3, [r4, #8]
 8009b28:	e7f4      	b.n	8009b14 <__swsetup_r+0xb0>
 8009b2a:	2000      	movs	r0, #0
 8009b2c:	e7f7      	b.n	8009b1e <__swsetup_r+0xba>
 8009b2e:	bf00      	nop
 8009b30:	20000198 	.word	0x20000198
 8009b34:	0800a424 	.word	0x0800a424
 8009b38:	0800a444 	.word	0x0800a444
 8009b3c:	0800a404 	.word	0x0800a404

08009b40 <abort>:
 8009b40:	2006      	movs	r0, #6
 8009b42:	b508      	push	{r3, lr}
 8009b44:	f000 fa58 	bl	8009ff8 <raise>
 8009b48:	2001      	movs	r0, #1
 8009b4a:	f7f6 fe5c 	bl	8000806 <_exit>
	...

08009b50 <__sflush_r>:
 8009b50:	898a      	ldrh	r2, [r1, #12]
 8009b52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b56:	4605      	mov	r5, r0
 8009b58:	0710      	lsls	r0, r2, #28
 8009b5a:	460c      	mov	r4, r1
 8009b5c:	d458      	bmi.n	8009c10 <__sflush_r+0xc0>
 8009b5e:	684b      	ldr	r3, [r1, #4]
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	dc05      	bgt.n	8009b70 <__sflush_r+0x20>
 8009b64:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	dc02      	bgt.n	8009b70 <__sflush_r+0x20>
 8009b6a:	2000      	movs	r0, #0
 8009b6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b70:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009b72:	2e00      	cmp	r6, #0
 8009b74:	d0f9      	beq.n	8009b6a <__sflush_r+0x1a>
 8009b76:	2300      	movs	r3, #0
 8009b78:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009b7c:	682f      	ldr	r7, [r5, #0]
 8009b7e:	602b      	str	r3, [r5, #0]
 8009b80:	d032      	beq.n	8009be8 <__sflush_r+0x98>
 8009b82:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009b84:	89a3      	ldrh	r3, [r4, #12]
 8009b86:	075a      	lsls	r2, r3, #29
 8009b88:	d505      	bpl.n	8009b96 <__sflush_r+0x46>
 8009b8a:	6863      	ldr	r3, [r4, #4]
 8009b8c:	1ac0      	subs	r0, r0, r3
 8009b8e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009b90:	b10b      	cbz	r3, 8009b96 <__sflush_r+0x46>
 8009b92:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009b94:	1ac0      	subs	r0, r0, r3
 8009b96:	2300      	movs	r3, #0
 8009b98:	4602      	mov	r2, r0
 8009b9a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009b9c:	4628      	mov	r0, r5
 8009b9e:	6a21      	ldr	r1, [r4, #32]
 8009ba0:	47b0      	blx	r6
 8009ba2:	1c43      	adds	r3, r0, #1
 8009ba4:	89a3      	ldrh	r3, [r4, #12]
 8009ba6:	d106      	bne.n	8009bb6 <__sflush_r+0x66>
 8009ba8:	6829      	ldr	r1, [r5, #0]
 8009baa:	291d      	cmp	r1, #29
 8009bac:	d82c      	bhi.n	8009c08 <__sflush_r+0xb8>
 8009bae:	4a2a      	ldr	r2, [pc, #168]	; (8009c58 <__sflush_r+0x108>)
 8009bb0:	40ca      	lsrs	r2, r1
 8009bb2:	07d6      	lsls	r6, r2, #31
 8009bb4:	d528      	bpl.n	8009c08 <__sflush_r+0xb8>
 8009bb6:	2200      	movs	r2, #0
 8009bb8:	6062      	str	r2, [r4, #4]
 8009bba:	6922      	ldr	r2, [r4, #16]
 8009bbc:	04d9      	lsls	r1, r3, #19
 8009bbe:	6022      	str	r2, [r4, #0]
 8009bc0:	d504      	bpl.n	8009bcc <__sflush_r+0x7c>
 8009bc2:	1c42      	adds	r2, r0, #1
 8009bc4:	d101      	bne.n	8009bca <__sflush_r+0x7a>
 8009bc6:	682b      	ldr	r3, [r5, #0]
 8009bc8:	b903      	cbnz	r3, 8009bcc <__sflush_r+0x7c>
 8009bca:	6560      	str	r0, [r4, #84]	; 0x54
 8009bcc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009bce:	602f      	str	r7, [r5, #0]
 8009bd0:	2900      	cmp	r1, #0
 8009bd2:	d0ca      	beq.n	8009b6a <__sflush_r+0x1a>
 8009bd4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009bd8:	4299      	cmp	r1, r3
 8009bda:	d002      	beq.n	8009be2 <__sflush_r+0x92>
 8009bdc:	4628      	mov	r0, r5
 8009bde:	f7ff fa5d 	bl	800909c <_free_r>
 8009be2:	2000      	movs	r0, #0
 8009be4:	6360      	str	r0, [r4, #52]	; 0x34
 8009be6:	e7c1      	b.n	8009b6c <__sflush_r+0x1c>
 8009be8:	6a21      	ldr	r1, [r4, #32]
 8009bea:	2301      	movs	r3, #1
 8009bec:	4628      	mov	r0, r5
 8009bee:	47b0      	blx	r6
 8009bf0:	1c41      	adds	r1, r0, #1
 8009bf2:	d1c7      	bne.n	8009b84 <__sflush_r+0x34>
 8009bf4:	682b      	ldr	r3, [r5, #0]
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d0c4      	beq.n	8009b84 <__sflush_r+0x34>
 8009bfa:	2b1d      	cmp	r3, #29
 8009bfc:	d001      	beq.n	8009c02 <__sflush_r+0xb2>
 8009bfe:	2b16      	cmp	r3, #22
 8009c00:	d101      	bne.n	8009c06 <__sflush_r+0xb6>
 8009c02:	602f      	str	r7, [r5, #0]
 8009c04:	e7b1      	b.n	8009b6a <__sflush_r+0x1a>
 8009c06:	89a3      	ldrh	r3, [r4, #12]
 8009c08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c0c:	81a3      	strh	r3, [r4, #12]
 8009c0e:	e7ad      	b.n	8009b6c <__sflush_r+0x1c>
 8009c10:	690f      	ldr	r7, [r1, #16]
 8009c12:	2f00      	cmp	r7, #0
 8009c14:	d0a9      	beq.n	8009b6a <__sflush_r+0x1a>
 8009c16:	0793      	lsls	r3, r2, #30
 8009c18:	bf18      	it	ne
 8009c1a:	2300      	movne	r3, #0
 8009c1c:	680e      	ldr	r6, [r1, #0]
 8009c1e:	bf08      	it	eq
 8009c20:	694b      	ldreq	r3, [r1, #20]
 8009c22:	eba6 0807 	sub.w	r8, r6, r7
 8009c26:	600f      	str	r7, [r1, #0]
 8009c28:	608b      	str	r3, [r1, #8]
 8009c2a:	f1b8 0f00 	cmp.w	r8, #0
 8009c2e:	dd9c      	ble.n	8009b6a <__sflush_r+0x1a>
 8009c30:	4643      	mov	r3, r8
 8009c32:	463a      	mov	r2, r7
 8009c34:	4628      	mov	r0, r5
 8009c36:	6a21      	ldr	r1, [r4, #32]
 8009c38:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009c3a:	47b0      	blx	r6
 8009c3c:	2800      	cmp	r0, #0
 8009c3e:	dc06      	bgt.n	8009c4e <__sflush_r+0xfe>
 8009c40:	89a3      	ldrh	r3, [r4, #12]
 8009c42:	f04f 30ff 	mov.w	r0, #4294967295
 8009c46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c4a:	81a3      	strh	r3, [r4, #12]
 8009c4c:	e78e      	b.n	8009b6c <__sflush_r+0x1c>
 8009c4e:	4407      	add	r7, r0
 8009c50:	eba8 0800 	sub.w	r8, r8, r0
 8009c54:	e7e9      	b.n	8009c2a <__sflush_r+0xda>
 8009c56:	bf00      	nop
 8009c58:	20400001 	.word	0x20400001

08009c5c <_fflush_r>:
 8009c5c:	b538      	push	{r3, r4, r5, lr}
 8009c5e:	690b      	ldr	r3, [r1, #16]
 8009c60:	4605      	mov	r5, r0
 8009c62:	460c      	mov	r4, r1
 8009c64:	b913      	cbnz	r3, 8009c6c <_fflush_r+0x10>
 8009c66:	2500      	movs	r5, #0
 8009c68:	4628      	mov	r0, r5
 8009c6a:	bd38      	pop	{r3, r4, r5, pc}
 8009c6c:	b118      	cbz	r0, 8009c76 <_fflush_r+0x1a>
 8009c6e:	6983      	ldr	r3, [r0, #24]
 8009c70:	b90b      	cbnz	r3, 8009c76 <_fflush_r+0x1a>
 8009c72:	f000 f887 	bl	8009d84 <__sinit>
 8009c76:	4b14      	ldr	r3, [pc, #80]	; (8009cc8 <_fflush_r+0x6c>)
 8009c78:	429c      	cmp	r4, r3
 8009c7a:	d11b      	bne.n	8009cb4 <_fflush_r+0x58>
 8009c7c:	686c      	ldr	r4, [r5, #4]
 8009c7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d0ef      	beq.n	8009c66 <_fflush_r+0xa>
 8009c86:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009c88:	07d0      	lsls	r0, r2, #31
 8009c8a:	d404      	bmi.n	8009c96 <_fflush_r+0x3a>
 8009c8c:	0599      	lsls	r1, r3, #22
 8009c8e:	d402      	bmi.n	8009c96 <_fflush_r+0x3a>
 8009c90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009c92:	f000 f915 	bl	8009ec0 <__retarget_lock_acquire_recursive>
 8009c96:	4628      	mov	r0, r5
 8009c98:	4621      	mov	r1, r4
 8009c9a:	f7ff ff59 	bl	8009b50 <__sflush_r>
 8009c9e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009ca0:	4605      	mov	r5, r0
 8009ca2:	07da      	lsls	r2, r3, #31
 8009ca4:	d4e0      	bmi.n	8009c68 <_fflush_r+0xc>
 8009ca6:	89a3      	ldrh	r3, [r4, #12]
 8009ca8:	059b      	lsls	r3, r3, #22
 8009caa:	d4dd      	bmi.n	8009c68 <_fflush_r+0xc>
 8009cac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009cae:	f000 f908 	bl	8009ec2 <__retarget_lock_release_recursive>
 8009cb2:	e7d9      	b.n	8009c68 <_fflush_r+0xc>
 8009cb4:	4b05      	ldr	r3, [pc, #20]	; (8009ccc <_fflush_r+0x70>)
 8009cb6:	429c      	cmp	r4, r3
 8009cb8:	d101      	bne.n	8009cbe <_fflush_r+0x62>
 8009cba:	68ac      	ldr	r4, [r5, #8]
 8009cbc:	e7df      	b.n	8009c7e <_fflush_r+0x22>
 8009cbe:	4b04      	ldr	r3, [pc, #16]	; (8009cd0 <_fflush_r+0x74>)
 8009cc0:	429c      	cmp	r4, r3
 8009cc2:	bf08      	it	eq
 8009cc4:	68ec      	ldreq	r4, [r5, #12]
 8009cc6:	e7da      	b.n	8009c7e <_fflush_r+0x22>
 8009cc8:	0800a424 	.word	0x0800a424
 8009ccc:	0800a444 	.word	0x0800a444
 8009cd0:	0800a404 	.word	0x0800a404

08009cd4 <std>:
 8009cd4:	2300      	movs	r3, #0
 8009cd6:	b510      	push	{r4, lr}
 8009cd8:	4604      	mov	r4, r0
 8009cda:	e9c0 3300 	strd	r3, r3, [r0]
 8009cde:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009ce2:	6083      	str	r3, [r0, #8]
 8009ce4:	8181      	strh	r1, [r0, #12]
 8009ce6:	6643      	str	r3, [r0, #100]	; 0x64
 8009ce8:	81c2      	strh	r2, [r0, #14]
 8009cea:	6183      	str	r3, [r0, #24]
 8009cec:	4619      	mov	r1, r3
 8009cee:	2208      	movs	r2, #8
 8009cf0:	305c      	adds	r0, #92	; 0x5c
 8009cf2:	f7ff f9cb 	bl	800908c <memset>
 8009cf6:	4b05      	ldr	r3, [pc, #20]	; (8009d0c <std+0x38>)
 8009cf8:	6224      	str	r4, [r4, #32]
 8009cfa:	6263      	str	r3, [r4, #36]	; 0x24
 8009cfc:	4b04      	ldr	r3, [pc, #16]	; (8009d10 <std+0x3c>)
 8009cfe:	62a3      	str	r3, [r4, #40]	; 0x28
 8009d00:	4b04      	ldr	r3, [pc, #16]	; (8009d14 <std+0x40>)
 8009d02:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009d04:	4b04      	ldr	r3, [pc, #16]	; (8009d18 <std+0x44>)
 8009d06:	6323      	str	r3, [r4, #48]	; 0x30
 8009d08:	bd10      	pop	{r4, pc}
 8009d0a:	bf00      	nop
 8009d0c:	0800a031 	.word	0x0800a031
 8009d10:	0800a053 	.word	0x0800a053
 8009d14:	0800a08b 	.word	0x0800a08b
 8009d18:	0800a0af 	.word	0x0800a0af

08009d1c <_cleanup_r>:
 8009d1c:	4901      	ldr	r1, [pc, #4]	; (8009d24 <_cleanup_r+0x8>)
 8009d1e:	f000 b8af 	b.w	8009e80 <_fwalk_reent>
 8009d22:	bf00      	nop
 8009d24:	08009c5d 	.word	0x08009c5d

08009d28 <__sfmoreglue>:
 8009d28:	b570      	push	{r4, r5, r6, lr}
 8009d2a:	2568      	movs	r5, #104	; 0x68
 8009d2c:	1e4a      	subs	r2, r1, #1
 8009d2e:	4355      	muls	r5, r2
 8009d30:	460e      	mov	r6, r1
 8009d32:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009d36:	f7ff f9fd 	bl	8009134 <_malloc_r>
 8009d3a:	4604      	mov	r4, r0
 8009d3c:	b140      	cbz	r0, 8009d50 <__sfmoreglue+0x28>
 8009d3e:	2100      	movs	r1, #0
 8009d40:	e9c0 1600 	strd	r1, r6, [r0]
 8009d44:	300c      	adds	r0, #12
 8009d46:	60a0      	str	r0, [r4, #8]
 8009d48:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009d4c:	f7ff f99e 	bl	800908c <memset>
 8009d50:	4620      	mov	r0, r4
 8009d52:	bd70      	pop	{r4, r5, r6, pc}

08009d54 <__sfp_lock_acquire>:
 8009d54:	4801      	ldr	r0, [pc, #4]	; (8009d5c <__sfp_lock_acquire+0x8>)
 8009d56:	f000 b8b3 	b.w	8009ec0 <__retarget_lock_acquire_recursive>
 8009d5a:	bf00      	nop
 8009d5c:	20001564 	.word	0x20001564

08009d60 <__sfp_lock_release>:
 8009d60:	4801      	ldr	r0, [pc, #4]	; (8009d68 <__sfp_lock_release+0x8>)
 8009d62:	f000 b8ae 	b.w	8009ec2 <__retarget_lock_release_recursive>
 8009d66:	bf00      	nop
 8009d68:	20001564 	.word	0x20001564

08009d6c <__sinit_lock_acquire>:
 8009d6c:	4801      	ldr	r0, [pc, #4]	; (8009d74 <__sinit_lock_acquire+0x8>)
 8009d6e:	f000 b8a7 	b.w	8009ec0 <__retarget_lock_acquire_recursive>
 8009d72:	bf00      	nop
 8009d74:	2000155f 	.word	0x2000155f

08009d78 <__sinit_lock_release>:
 8009d78:	4801      	ldr	r0, [pc, #4]	; (8009d80 <__sinit_lock_release+0x8>)
 8009d7a:	f000 b8a2 	b.w	8009ec2 <__retarget_lock_release_recursive>
 8009d7e:	bf00      	nop
 8009d80:	2000155f 	.word	0x2000155f

08009d84 <__sinit>:
 8009d84:	b510      	push	{r4, lr}
 8009d86:	4604      	mov	r4, r0
 8009d88:	f7ff fff0 	bl	8009d6c <__sinit_lock_acquire>
 8009d8c:	69a3      	ldr	r3, [r4, #24]
 8009d8e:	b11b      	cbz	r3, 8009d98 <__sinit+0x14>
 8009d90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d94:	f7ff bff0 	b.w	8009d78 <__sinit_lock_release>
 8009d98:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009d9c:	6523      	str	r3, [r4, #80]	; 0x50
 8009d9e:	4b13      	ldr	r3, [pc, #76]	; (8009dec <__sinit+0x68>)
 8009da0:	4a13      	ldr	r2, [pc, #76]	; (8009df0 <__sinit+0x6c>)
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	62a2      	str	r2, [r4, #40]	; 0x28
 8009da6:	42a3      	cmp	r3, r4
 8009da8:	bf08      	it	eq
 8009daa:	2301      	moveq	r3, #1
 8009dac:	4620      	mov	r0, r4
 8009dae:	bf08      	it	eq
 8009db0:	61a3      	streq	r3, [r4, #24]
 8009db2:	f000 f81f 	bl	8009df4 <__sfp>
 8009db6:	6060      	str	r0, [r4, #4]
 8009db8:	4620      	mov	r0, r4
 8009dba:	f000 f81b 	bl	8009df4 <__sfp>
 8009dbe:	60a0      	str	r0, [r4, #8]
 8009dc0:	4620      	mov	r0, r4
 8009dc2:	f000 f817 	bl	8009df4 <__sfp>
 8009dc6:	2200      	movs	r2, #0
 8009dc8:	2104      	movs	r1, #4
 8009dca:	60e0      	str	r0, [r4, #12]
 8009dcc:	6860      	ldr	r0, [r4, #4]
 8009dce:	f7ff ff81 	bl	8009cd4 <std>
 8009dd2:	2201      	movs	r2, #1
 8009dd4:	2109      	movs	r1, #9
 8009dd6:	68a0      	ldr	r0, [r4, #8]
 8009dd8:	f7ff ff7c 	bl	8009cd4 <std>
 8009ddc:	2202      	movs	r2, #2
 8009dde:	2112      	movs	r1, #18
 8009de0:	68e0      	ldr	r0, [r4, #12]
 8009de2:	f7ff ff77 	bl	8009cd4 <std>
 8009de6:	2301      	movs	r3, #1
 8009de8:	61a3      	str	r3, [r4, #24]
 8009dea:	e7d1      	b.n	8009d90 <__sinit+0xc>
 8009dec:	0800a318 	.word	0x0800a318
 8009df0:	08009d1d 	.word	0x08009d1d

08009df4 <__sfp>:
 8009df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009df6:	4607      	mov	r7, r0
 8009df8:	f7ff ffac 	bl	8009d54 <__sfp_lock_acquire>
 8009dfc:	4b1e      	ldr	r3, [pc, #120]	; (8009e78 <__sfp+0x84>)
 8009dfe:	681e      	ldr	r6, [r3, #0]
 8009e00:	69b3      	ldr	r3, [r6, #24]
 8009e02:	b913      	cbnz	r3, 8009e0a <__sfp+0x16>
 8009e04:	4630      	mov	r0, r6
 8009e06:	f7ff ffbd 	bl	8009d84 <__sinit>
 8009e0a:	3648      	adds	r6, #72	; 0x48
 8009e0c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009e10:	3b01      	subs	r3, #1
 8009e12:	d503      	bpl.n	8009e1c <__sfp+0x28>
 8009e14:	6833      	ldr	r3, [r6, #0]
 8009e16:	b30b      	cbz	r3, 8009e5c <__sfp+0x68>
 8009e18:	6836      	ldr	r6, [r6, #0]
 8009e1a:	e7f7      	b.n	8009e0c <__sfp+0x18>
 8009e1c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009e20:	b9d5      	cbnz	r5, 8009e58 <__sfp+0x64>
 8009e22:	4b16      	ldr	r3, [pc, #88]	; (8009e7c <__sfp+0x88>)
 8009e24:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009e28:	60e3      	str	r3, [r4, #12]
 8009e2a:	6665      	str	r5, [r4, #100]	; 0x64
 8009e2c:	f000 f847 	bl	8009ebe <__retarget_lock_init_recursive>
 8009e30:	f7ff ff96 	bl	8009d60 <__sfp_lock_release>
 8009e34:	2208      	movs	r2, #8
 8009e36:	4629      	mov	r1, r5
 8009e38:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009e3c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009e40:	6025      	str	r5, [r4, #0]
 8009e42:	61a5      	str	r5, [r4, #24]
 8009e44:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009e48:	f7ff f920 	bl	800908c <memset>
 8009e4c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009e50:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009e54:	4620      	mov	r0, r4
 8009e56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e58:	3468      	adds	r4, #104	; 0x68
 8009e5a:	e7d9      	b.n	8009e10 <__sfp+0x1c>
 8009e5c:	2104      	movs	r1, #4
 8009e5e:	4638      	mov	r0, r7
 8009e60:	f7ff ff62 	bl	8009d28 <__sfmoreglue>
 8009e64:	4604      	mov	r4, r0
 8009e66:	6030      	str	r0, [r6, #0]
 8009e68:	2800      	cmp	r0, #0
 8009e6a:	d1d5      	bne.n	8009e18 <__sfp+0x24>
 8009e6c:	f7ff ff78 	bl	8009d60 <__sfp_lock_release>
 8009e70:	230c      	movs	r3, #12
 8009e72:	603b      	str	r3, [r7, #0]
 8009e74:	e7ee      	b.n	8009e54 <__sfp+0x60>
 8009e76:	bf00      	nop
 8009e78:	0800a318 	.word	0x0800a318
 8009e7c:	ffff0001 	.word	0xffff0001

08009e80 <_fwalk_reent>:
 8009e80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e84:	4606      	mov	r6, r0
 8009e86:	4688      	mov	r8, r1
 8009e88:	2700      	movs	r7, #0
 8009e8a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009e8e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009e92:	f1b9 0901 	subs.w	r9, r9, #1
 8009e96:	d505      	bpl.n	8009ea4 <_fwalk_reent+0x24>
 8009e98:	6824      	ldr	r4, [r4, #0]
 8009e9a:	2c00      	cmp	r4, #0
 8009e9c:	d1f7      	bne.n	8009e8e <_fwalk_reent+0xe>
 8009e9e:	4638      	mov	r0, r7
 8009ea0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ea4:	89ab      	ldrh	r3, [r5, #12]
 8009ea6:	2b01      	cmp	r3, #1
 8009ea8:	d907      	bls.n	8009eba <_fwalk_reent+0x3a>
 8009eaa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009eae:	3301      	adds	r3, #1
 8009eb0:	d003      	beq.n	8009eba <_fwalk_reent+0x3a>
 8009eb2:	4629      	mov	r1, r5
 8009eb4:	4630      	mov	r0, r6
 8009eb6:	47c0      	blx	r8
 8009eb8:	4307      	orrs	r7, r0
 8009eba:	3568      	adds	r5, #104	; 0x68
 8009ebc:	e7e9      	b.n	8009e92 <_fwalk_reent+0x12>

08009ebe <__retarget_lock_init_recursive>:
 8009ebe:	4770      	bx	lr

08009ec0 <__retarget_lock_acquire_recursive>:
 8009ec0:	4770      	bx	lr

08009ec2 <__retarget_lock_release_recursive>:
 8009ec2:	4770      	bx	lr

08009ec4 <__swhatbuf_r>:
 8009ec4:	b570      	push	{r4, r5, r6, lr}
 8009ec6:	460e      	mov	r6, r1
 8009ec8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ecc:	4614      	mov	r4, r2
 8009ece:	2900      	cmp	r1, #0
 8009ed0:	461d      	mov	r5, r3
 8009ed2:	b096      	sub	sp, #88	; 0x58
 8009ed4:	da07      	bge.n	8009ee6 <__swhatbuf_r+0x22>
 8009ed6:	2300      	movs	r3, #0
 8009ed8:	602b      	str	r3, [r5, #0]
 8009eda:	89b3      	ldrh	r3, [r6, #12]
 8009edc:	061a      	lsls	r2, r3, #24
 8009ede:	d410      	bmi.n	8009f02 <__swhatbuf_r+0x3e>
 8009ee0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009ee4:	e00e      	b.n	8009f04 <__swhatbuf_r+0x40>
 8009ee6:	466a      	mov	r2, sp
 8009ee8:	f000 f908 	bl	800a0fc <_fstat_r>
 8009eec:	2800      	cmp	r0, #0
 8009eee:	dbf2      	blt.n	8009ed6 <__swhatbuf_r+0x12>
 8009ef0:	9a01      	ldr	r2, [sp, #4]
 8009ef2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009ef6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009efa:	425a      	negs	r2, r3
 8009efc:	415a      	adcs	r2, r3
 8009efe:	602a      	str	r2, [r5, #0]
 8009f00:	e7ee      	b.n	8009ee0 <__swhatbuf_r+0x1c>
 8009f02:	2340      	movs	r3, #64	; 0x40
 8009f04:	2000      	movs	r0, #0
 8009f06:	6023      	str	r3, [r4, #0]
 8009f08:	b016      	add	sp, #88	; 0x58
 8009f0a:	bd70      	pop	{r4, r5, r6, pc}

08009f0c <__smakebuf_r>:
 8009f0c:	898b      	ldrh	r3, [r1, #12]
 8009f0e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009f10:	079d      	lsls	r5, r3, #30
 8009f12:	4606      	mov	r6, r0
 8009f14:	460c      	mov	r4, r1
 8009f16:	d507      	bpl.n	8009f28 <__smakebuf_r+0x1c>
 8009f18:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009f1c:	6023      	str	r3, [r4, #0]
 8009f1e:	6123      	str	r3, [r4, #16]
 8009f20:	2301      	movs	r3, #1
 8009f22:	6163      	str	r3, [r4, #20]
 8009f24:	b002      	add	sp, #8
 8009f26:	bd70      	pop	{r4, r5, r6, pc}
 8009f28:	466a      	mov	r2, sp
 8009f2a:	ab01      	add	r3, sp, #4
 8009f2c:	f7ff ffca 	bl	8009ec4 <__swhatbuf_r>
 8009f30:	9900      	ldr	r1, [sp, #0]
 8009f32:	4605      	mov	r5, r0
 8009f34:	4630      	mov	r0, r6
 8009f36:	f7ff f8fd 	bl	8009134 <_malloc_r>
 8009f3a:	b948      	cbnz	r0, 8009f50 <__smakebuf_r+0x44>
 8009f3c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f40:	059a      	lsls	r2, r3, #22
 8009f42:	d4ef      	bmi.n	8009f24 <__smakebuf_r+0x18>
 8009f44:	f023 0303 	bic.w	r3, r3, #3
 8009f48:	f043 0302 	orr.w	r3, r3, #2
 8009f4c:	81a3      	strh	r3, [r4, #12]
 8009f4e:	e7e3      	b.n	8009f18 <__smakebuf_r+0xc>
 8009f50:	4b0d      	ldr	r3, [pc, #52]	; (8009f88 <__smakebuf_r+0x7c>)
 8009f52:	62b3      	str	r3, [r6, #40]	; 0x28
 8009f54:	89a3      	ldrh	r3, [r4, #12]
 8009f56:	6020      	str	r0, [r4, #0]
 8009f58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009f5c:	81a3      	strh	r3, [r4, #12]
 8009f5e:	9b00      	ldr	r3, [sp, #0]
 8009f60:	6120      	str	r0, [r4, #16]
 8009f62:	6163      	str	r3, [r4, #20]
 8009f64:	9b01      	ldr	r3, [sp, #4]
 8009f66:	b15b      	cbz	r3, 8009f80 <__smakebuf_r+0x74>
 8009f68:	4630      	mov	r0, r6
 8009f6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009f6e:	f000 f8d7 	bl	800a120 <_isatty_r>
 8009f72:	b128      	cbz	r0, 8009f80 <__smakebuf_r+0x74>
 8009f74:	89a3      	ldrh	r3, [r4, #12]
 8009f76:	f023 0303 	bic.w	r3, r3, #3
 8009f7a:	f043 0301 	orr.w	r3, r3, #1
 8009f7e:	81a3      	strh	r3, [r4, #12]
 8009f80:	89a0      	ldrh	r0, [r4, #12]
 8009f82:	4305      	orrs	r5, r0
 8009f84:	81a5      	strh	r5, [r4, #12]
 8009f86:	e7cd      	b.n	8009f24 <__smakebuf_r+0x18>
 8009f88:	08009d1d 	.word	0x08009d1d

08009f8c <memchr>:
 8009f8c:	4603      	mov	r3, r0
 8009f8e:	b510      	push	{r4, lr}
 8009f90:	b2c9      	uxtb	r1, r1
 8009f92:	4402      	add	r2, r0
 8009f94:	4293      	cmp	r3, r2
 8009f96:	4618      	mov	r0, r3
 8009f98:	d101      	bne.n	8009f9e <memchr+0x12>
 8009f9a:	2000      	movs	r0, #0
 8009f9c:	e003      	b.n	8009fa6 <memchr+0x1a>
 8009f9e:	7804      	ldrb	r4, [r0, #0]
 8009fa0:	3301      	adds	r3, #1
 8009fa2:	428c      	cmp	r4, r1
 8009fa4:	d1f6      	bne.n	8009f94 <memchr+0x8>
 8009fa6:	bd10      	pop	{r4, pc}

08009fa8 <_raise_r>:
 8009fa8:	291f      	cmp	r1, #31
 8009faa:	b538      	push	{r3, r4, r5, lr}
 8009fac:	4604      	mov	r4, r0
 8009fae:	460d      	mov	r5, r1
 8009fb0:	d904      	bls.n	8009fbc <_raise_r+0x14>
 8009fb2:	2316      	movs	r3, #22
 8009fb4:	6003      	str	r3, [r0, #0]
 8009fb6:	f04f 30ff 	mov.w	r0, #4294967295
 8009fba:	bd38      	pop	{r3, r4, r5, pc}
 8009fbc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009fbe:	b112      	cbz	r2, 8009fc6 <_raise_r+0x1e>
 8009fc0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009fc4:	b94b      	cbnz	r3, 8009fda <_raise_r+0x32>
 8009fc6:	4620      	mov	r0, r4
 8009fc8:	f000 f830 	bl	800a02c <_getpid_r>
 8009fcc:	462a      	mov	r2, r5
 8009fce:	4601      	mov	r1, r0
 8009fd0:	4620      	mov	r0, r4
 8009fd2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009fd6:	f000 b817 	b.w	800a008 <_kill_r>
 8009fda:	2b01      	cmp	r3, #1
 8009fdc:	d00a      	beq.n	8009ff4 <_raise_r+0x4c>
 8009fde:	1c59      	adds	r1, r3, #1
 8009fe0:	d103      	bne.n	8009fea <_raise_r+0x42>
 8009fe2:	2316      	movs	r3, #22
 8009fe4:	6003      	str	r3, [r0, #0]
 8009fe6:	2001      	movs	r0, #1
 8009fe8:	e7e7      	b.n	8009fba <_raise_r+0x12>
 8009fea:	2400      	movs	r4, #0
 8009fec:	4628      	mov	r0, r5
 8009fee:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009ff2:	4798      	blx	r3
 8009ff4:	2000      	movs	r0, #0
 8009ff6:	e7e0      	b.n	8009fba <_raise_r+0x12>

08009ff8 <raise>:
 8009ff8:	4b02      	ldr	r3, [pc, #8]	; (800a004 <raise+0xc>)
 8009ffa:	4601      	mov	r1, r0
 8009ffc:	6818      	ldr	r0, [r3, #0]
 8009ffe:	f7ff bfd3 	b.w	8009fa8 <_raise_r>
 800a002:	bf00      	nop
 800a004:	20000198 	.word	0x20000198

0800a008 <_kill_r>:
 800a008:	b538      	push	{r3, r4, r5, lr}
 800a00a:	2300      	movs	r3, #0
 800a00c:	4d06      	ldr	r5, [pc, #24]	; (800a028 <_kill_r+0x20>)
 800a00e:	4604      	mov	r4, r0
 800a010:	4608      	mov	r0, r1
 800a012:	4611      	mov	r1, r2
 800a014:	602b      	str	r3, [r5, #0]
 800a016:	f7f6 fbe6 	bl	80007e6 <_kill>
 800a01a:	1c43      	adds	r3, r0, #1
 800a01c:	d102      	bne.n	800a024 <_kill_r+0x1c>
 800a01e:	682b      	ldr	r3, [r5, #0]
 800a020:	b103      	cbz	r3, 800a024 <_kill_r+0x1c>
 800a022:	6023      	str	r3, [r4, #0]
 800a024:	bd38      	pop	{r3, r4, r5, pc}
 800a026:	bf00      	nop
 800a028:	20001558 	.word	0x20001558

0800a02c <_getpid_r>:
 800a02c:	f7f6 bbd4 	b.w	80007d8 <_getpid>

0800a030 <__sread>:
 800a030:	b510      	push	{r4, lr}
 800a032:	460c      	mov	r4, r1
 800a034:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a038:	f000 f894 	bl	800a164 <_read_r>
 800a03c:	2800      	cmp	r0, #0
 800a03e:	bfab      	itete	ge
 800a040:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a042:	89a3      	ldrhlt	r3, [r4, #12]
 800a044:	181b      	addge	r3, r3, r0
 800a046:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a04a:	bfac      	ite	ge
 800a04c:	6563      	strge	r3, [r4, #84]	; 0x54
 800a04e:	81a3      	strhlt	r3, [r4, #12]
 800a050:	bd10      	pop	{r4, pc}

0800a052 <__swrite>:
 800a052:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a056:	461f      	mov	r7, r3
 800a058:	898b      	ldrh	r3, [r1, #12]
 800a05a:	4605      	mov	r5, r0
 800a05c:	05db      	lsls	r3, r3, #23
 800a05e:	460c      	mov	r4, r1
 800a060:	4616      	mov	r6, r2
 800a062:	d505      	bpl.n	800a070 <__swrite+0x1e>
 800a064:	2302      	movs	r3, #2
 800a066:	2200      	movs	r2, #0
 800a068:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a06c:	f000 f868 	bl	800a140 <_lseek_r>
 800a070:	89a3      	ldrh	r3, [r4, #12]
 800a072:	4632      	mov	r2, r6
 800a074:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a078:	81a3      	strh	r3, [r4, #12]
 800a07a:	4628      	mov	r0, r5
 800a07c:	463b      	mov	r3, r7
 800a07e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a082:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a086:	f000 b817 	b.w	800a0b8 <_write_r>

0800a08a <__sseek>:
 800a08a:	b510      	push	{r4, lr}
 800a08c:	460c      	mov	r4, r1
 800a08e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a092:	f000 f855 	bl	800a140 <_lseek_r>
 800a096:	1c43      	adds	r3, r0, #1
 800a098:	89a3      	ldrh	r3, [r4, #12]
 800a09a:	bf15      	itete	ne
 800a09c:	6560      	strne	r0, [r4, #84]	; 0x54
 800a09e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a0a2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a0a6:	81a3      	strheq	r3, [r4, #12]
 800a0a8:	bf18      	it	ne
 800a0aa:	81a3      	strhne	r3, [r4, #12]
 800a0ac:	bd10      	pop	{r4, pc}

0800a0ae <__sclose>:
 800a0ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a0b2:	f000 b813 	b.w	800a0dc <_close_r>
	...

0800a0b8 <_write_r>:
 800a0b8:	b538      	push	{r3, r4, r5, lr}
 800a0ba:	4604      	mov	r4, r0
 800a0bc:	4608      	mov	r0, r1
 800a0be:	4611      	mov	r1, r2
 800a0c0:	2200      	movs	r2, #0
 800a0c2:	4d05      	ldr	r5, [pc, #20]	; (800a0d8 <_write_r+0x20>)
 800a0c4:	602a      	str	r2, [r5, #0]
 800a0c6:	461a      	mov	r2, r3
 800a0c8:	f7f6 fbc4 	bl	8000854 <_write>
 800a0cc:	1c43      	adds	r3, r0, #1
 800a0ce:	d102      	bne.n	800a0d6 <_write_r+0x1e>
 800a0d0:	682b      	ldr	r3, [r5, #0]
 800a0d2:	b103      	cbz	r3, 800a0d6 <_write_r+0x1e>
 800a0d4:	6023      	str	r3, [r4, #0]
 800a0d6:	bd38      	pop	{r3, r4, r5, pc}
 800a0d8:	20001558 	.word	0x20001558

0800a0dc <_close_r>:
 800a0dc:	b538      	push	{r3, r4, r5, lr}
 800a0de:	2300      	movs	r3, #0
 800a0e0:	4d05      	ldr	r5, [pc, #20]	; (800a0f8 <_close_r+0x1c>)
 800a0e2:	4604      	mov	r4, r0
 800a0e4:	4608      	mov	r0, r1
 800a0e6:	602b      	str	r3, [r5, #0]
 800a0e8:	f7f6 fbd0 	bl	800088c <_close>
 800a0ec:	1c43      	adds	r3, r0, #1
 800a0ee:	d102      	bne.n	800a0f6 <_close_r+0x1a>
 800a0f0:	682b      	ldr	r3, [r5, #0]
 800a0f2:	b103      	cbz	r3, 800a0f6 <_close_r+0x1a>
 800a0f4:	6023      	str	r3, [r4, #0]
 800a0f6:	bd38      	pop	{r3, r4, r5, pc}
 800a0f8:	20001558 	.word	0x20001558

0800a0fc <_fstat_r>:
 800a0fc:	b538      	push	{r3, r4, r5, lr}
 800a0fe:	2300      	movs	r3, #0
 800a100:	4d06      	ldr	r5, [pc, #24]	; (800a11c <_fstat_r+0x20>)
 800a102:	4604      	mov	r4, r0
 800a104:	4608      	mov	r0, r1
 800a106:	4611      	mov	r1, r2
 800a108:	602b      	str	r3, [r5, #0]
 800a10a:	f7f6 fbca 	bl	80008a2 <_fstat>
 800a10e:	1c43      	adds	r3, r0, #1
 800a110:	d102      	bne.n	800a118 <_fstat_r+0x1c>
 800a112:	682b      	ldr	r3, [r5, #0]
 800a114:	b103      	cbz	r3, 800a118 <_fstat_r+0x1c>
 800a116:	6023      	str	r3, [r4, #0]
 800a118:	bd38      	pop	{r3, r4, r5, pc}
 800a11a:	bf00      	nop
 800a11c:	20001558 	.word	0x20001558

0800a120 <_isatty_r>:
 800a120:	b538      	push	{r3, r4, r5, lr}
 800a122:	2300      	movs	r3, #0
 800a124:	4d05      	ldr	r5, [pc, #20]	; (800a13c <_isatty_r+0x1c>)
 800a126:	4604      	mov	r4, r0
 800a128:	4608      	mov	r0, r1
 800a12a:	602b      	str	r3, [r5, #0]
 800a12c:	f7f6 fbc8 	bl	80008c0 <_isatty>
 800a130:	1c43      	adds	r3, r0, #1
 800a132:	d102      	bne.n	800a13a <_isatty_r+0x1a>
 800a134:	682b      	ldr	r3, [r5, #0]
 800a136:	b103      	cbz	r3, 800a13a <_isatty_r+0x1a>
 800a138:	6023      	str	r3, [r4, #0]
 800a13a:	bd38      	pop	{r3, r4, r5, pc}
 800a13c:	20001558 	.word	0x20001558

0800a140 <_lseek_r>:
 800a140:	b538      	push	{r3, r4, r5, lr}
 800a142:	4604      	mov	r4, r0
 800a144:	4608      	mov	r0, r1
 800a146:	4611      	mov	r1, r2
 800a148:	2200      	movs	r2, #0
 800a14a:	4d05      	ldr	r5, [pc, #20]	; (800a160 <_lseek_r+0x20>)
 800a14c:	602a      	str	r2, [r5, #0]
 800a14e:	461a      	mov	r2, r3
 800a150:	f7f6 fbc0 	bl	80008d4 <_lseek>
 800a154:	1c43      	adds	r3, r0, #1
 800a156:	d102      	bne.n	800a15e <_lseek_r+0x1e>
 800a158:	682b      	ldr	r3, [r5, #0]
 800a15a:	b103      	cbz	r3, 800a15e <_lseek_r+0x1e>
 800a15c:	6023      	str	r3, [r4, #0]
 800a15e:	bd38      	pop	{r3, r4, r5, pc}
 800a160:	20001558 	.word	0x20001558

0800a164 <_read_r>:
 800a164:	b538      	push	{r3, r4, r5, lr}
 800a166:	4604      	mov	r4, r0
 800a168:	4608      	mov	r0, r1
 800a16a:	4611      	mov	r1, r2
 800a16c:	2200      	movs	r2, #0
 800a16e:	4d05      	ldr	r5, [pc, #20]	; (800a184 <_read_r+0x20>)
 800a170:	602a      	str	r2, [r5, #0]
 800a172:	461a      	mov	r2, r3
 800a174:	f7f6 fb51 	bl	800081a <_read>
 800a178:	1c43      	adds	r3, r0, #1
 800a17a:	d102      	bne.n	800a182 <_read_r+0x1e>
 800a17c:	682b      	ldr	r3, [r5, #0]
 800a17e:	b103      	cbz	r3, 800a182 <_read_r+0x1e>
 800a180:	6023      	str	r3, [r4, #0]
 800a182:	bd38      	pop	{r3, r4, r5, pc}
 800a184:	20001558 	.word	0x20001558

0800a188 <_gettimeofday>:
 800a188:	2258      	movs	r2, #88	; 0x58
 800a18a:	4b02      	ldr	r3, [pc, #8]	; (800a194 <_gettimeofday+0xc>)
 800a18c:	f04f 30ff 	mov.w	r0, #4294967295
 800a190:	601a      	str	r2, [r3, #0]
 800a192:	4770      	bx	lr
 800a194:	20001558 	.word	0x20001558

0800a198 <_init>:
 800a198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a19a:	bf00      	nop
 800a19c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a19e:	bc08      	pop	{r3}
 800a1a0:	469e      	mov	lr, r3
 800a1a2:	4770      	bx	lr

0800a1a4 <_fini>:
 800a1a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1a6:	bf00      	nop
 800a1a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a1aa:	bc08      	pop	{r3}
 800a1ac:	469e      	mov	lr, r3
 800a1ae:	4770      	bx	lr
