Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date         : Thu Apr 09 15:15:47 2015
| Host         : nfxz-pc running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_chip_test_control_sets_placed.rpt
| Design       : CPU_chip_test
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    23 |
| Minimum Number of register sites lost to control set restrictions |    36 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              90 |           49 |
| No           | No                    | Yes                    |              16 |            4 |
| No           | Yes                   | No                     |              10 |            8 |
| Yes          | No                    | No                     |              80 |           46 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------+--------------------------------------------+---------------------------------------------+------------------+----------------+
|             Clock Signal             |                Enable Signal               |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+--------------------------------------+--------------------------------------------+---------------------------------------------+------------------+----------------+
| ~sw_IBUF[0]                          |                                            |                                             |                1 |              1 |
|  sn/n_0_tmp_reg[10]                  |                                            |                                             |                1 |              3 |
|  clk_IBUF_BUFG                       | cpu_test/a_fsm/O2[15]                      |                                             |                2 |              6 |
| ~nclk_BUFG                           |                                            |                                             |                6 |              7 |
|  nclk_BUFG                           | cpu_test/m_fsm/n_0_TMP[7]_i_1              |                                             |                6 |              8 |
| ~nclk_BUFG                           | cpu_test/m_fsm/E[0]                        |                                             |                5 |              8 |
| ~nclk_BUFG                           | cpu_test/m_fsm/n_0_A[7]_i_2                | cpu_test/m_fsm/n_0_A[7]_i_1                 |                8 |              8 |
| ~nclk_BUFG                           | cpu_test/m_fsm/n_0_SP[7]_i_1               |                                             |                4 |              8 |
| ~nclk_BUFG                           | cpu_test/m_fsm/n_0_X[7]_i_2                | cpu_test/m_fsm/n_0_X[7]_i_1                 |                8 |              8 |
| ~nclk_BUFG                           | cpu_test/m_fsm/n_0_Y[7]_i_2                | cpu_test/m_fsm/n_0_Y[7]_i_1                 |                6 |              8 |
| ~nclk_BUFG                           | cpu_test/a_fsm/n_0_PC[15]_i_1              |                                             |                6 |              8 |
| ~nclk_BUFG                           | cpu_test/a_fsm/n_0_PC[7]_i_1               |                                             |                4 |              8 |
| ~nclk_BUFG                           | cpu_test/a_fsm/n_0_TMP_ADDR[15]_i_1        |                                             |                4 |              8 |
| ~nclk_BUFG                           | cpu_test/a_fsm/n_0_TMP_ADDR[7]_i_1         |                                             |                4 |              8 |
| ~nclk_BUFG                           | cpu_test/a_fsm/n_0_TMP_INDRECT_ADDR[7]_i_1 |                                             |                6 |              8 |
| ~nclk_BUFG                           | cpu_test/a_fsm/n_0_TMP_INDRECT_ADDR[7]_i_1 | cpu_test/a_fsm/n_0_TMP_INDRECT_ADDR[15]_i_1 |                2 |              8 |
|  cpu_test/m_fsm/n_0_dout_reg[7]_i_2  |                                            |                                             |                3 |              8 |
|  nclk_BUFG                           |                                            | sw_IBUF[15]                                 |                8 |             10 |
|  nclk_BUFG                           | cpu_test/m_fsm/n_0_NUM[9]_i_1              |                                             |                5 |             10 |
|  clk_IBUF_BUFG                       |                                            |                                             |                4 |             14 |
|  cpu_test/m_fsm/E[0]                 |                                            | sw_IBUF[15]                                 |                4 |             16 |
|  cpu_test/a_fsm/n_0_ADDR_reg[15]_i_2 |                                            |                                             |               12 |             16 |
|  nclk_BUFG                           |                                            |                                             |               22 |             41 |
+--------------------------------------+--------------------------------------------+---------------------------------------------+------------------+----------------+


