#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Feb 16 15:10:38 2024
# Process ID: 28108
# Current directory: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12932 D:\three_verilog\Eth_lwip\HW\Lwip_server_hw\Lwip_server_hw.xpr
# Log file: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/vivado.log
# Journal file: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw\vivado.jou
# Running On: LAPTOP-H1858A6E, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16828 MB
#-----------------------------------------------------------
start_gui
open_project D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name DMA_Loop_top_v1_0_project -directory D:/three_verilog/fpga_IP_define/DMA_Loop/DMA_Loop_top_v1_0_project d:/three_verilog/fpga_IP_define/DMA_Loop/prj/DMA_Loop/hdl/component.xml
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip [get_ips  {AXI_ILA as_rdata_w64x2048_r16x8192 wdata_w64x1024_r64x1024}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {AXI_ILA as_rdata_w64x2048_r16x8192 wdata_w64x1024_r64x1024}] -no_script -sync -force -quiet
generate_target all [get_files  {d:/three_verilog/fpga_IP_define/DMA_Loop/prj/DMA_Loop/hdl/src/AXI_ILA/AXI_ILA.xci d:/three_verilog/fpga_IP_define/DMA_Loop/prj/DMA_Loop/hdl/src/as_rdata_w64x2048_r16x8192/as_rdata_w64x2048_r16x8192.xci d:/three_verilog/fpga_IP_define/DMA_Loop/prj/DMA_Loop/hdl/src/wdata_w64x1024_r64x1024/wdata_w64x1024_r64x1024.xci}]
export_ip_user_files -of_objects [get_files d:/three_verilog/fpga_IP_define/DMA_Loop/prj/DMA_Loop/hdl/src/AXI_ILA/AXI_ILA.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files d:/three_verilog/fpga_IP_define/DMA_Loop/prj/DMA_Loop/hdl/src/as_rdata_w64x2048_r16x8192/as_rdata_w64x2048_r16x8192.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files d:/three_verilog/fpga_IP_define/DMA_Loop/prj/DMA_Loop/hdl/src/wdata_w64x1024_r64x1024/wdata_w64x1024_r64x1024.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/three_verilog/fpga_IP_define/DMA_Loop/prj/DMA_Loop/hdl/src/AXI_ILA/AXI_ILA.xci] -directory d:/three_verilog/fpga_ip_define/dma_loop/dma_loop_top_v1_0_project/DMA_Loop_top_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir d:/three_verilog/fpga_ip_define/dma_loop/dma_loop_top_v1_0_project/DMA_Loop_top_v1_0_project.ip_user_files -ipstatic_source_dir d:/three_verilog/fpga_ip_define/dma_loop/dma_loop_top_v1_0_project/DMA_Loop_top_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/three_verilog/fpga_ip_define/dma_loop/dma_loop_top_v1_0_project/DMA_Loop_top_v1_0_project.cache/compile_simlib/modelsim} {questa=d:/three_verilog/fpga_ip_define/dma_loop/dma_loop_top_v1_0_project/DMA_Loop_top_v1_0_project.cache/compile_simlib/questa} {riviera=d:/three_verilog/fpga_ip_define/dma_loop/dma_loop_top_v1_0_project/DMA_Loop_top_v1_0_project.cache/compile_simlib/riviera} {activehdl=d:/three_verilog/fpga_ip_define/dma_loop/dma_loop_top_v1_0_project/DMA_Loop_top_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files d:/three_verilog/fpga_IP_define/DMA_Loop/prj/DMA_Loop/hdl/src/as_rdata_w64x2048_r16x8192/as_rdata_w64x2048_r16x8192.xci] -directory d:/three_verilog/fpga_ip_define/dma_loop/dma_loop_top_v1_0_project/DMA_Loop_top_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir d:/three_verilog/fpga_ip_define/dma_loop/dma_loop_top_v1_0_project/DMA_Loop_top_v1_0_project.ip_user_files -ipstatic_source_dir d:/three_verilog/fpga_ip_define/dma_loop/dma_loop_top_v1_0_project/DMA_Loop_top_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/three_verilog/fpga_ip_define/dma_loop/dma_loop_top_v1_0_project/DMA_Loop_top_v1_0_project.cache/compile_simlib/modelsim} {questa=d:/three_verilog/fpga_ip_define/dma_loop/dma_loop_top_v1_0_project/DMA_Loop_top_v1_0_project.cache/compile_simlib/questa} {riviera=d:/three_verilog/fpga_ip_define/dma_loop/dma_loop_top_v1_0_project/DMA_Loop_top_v1_0_project.cache/compile_simlib/riviera} {activehdl=d:/three_verilog/fpga_ip_define/dma_loop/dma_loop_top_v1_0_project/DMA_Loop_top_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files d:/three_verilog/fpga_IP_define/DMA_Loop/prj/DMA_Loop/hdl/src/wdata_w64x1024_r64x1024/wdata_w64x1024_r64x1024.xci] -directory d:/three_verilog/fpga_ip_define/dma_loop/dma_loop_top_v1_0_project/DMA_Loop_top_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir d:/three_verilog/fpga_ip_define/dma_loop/dma_loop_top_v1_0_project/DMA_Loop_top_v1_0_project.ip_user_files -ipstatic_source_dir d:/three_verilog/fpga_ip_define/dma_loop/dma_loop_top_v1_0_project/DMA_Loop_top_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/three_verilog/fpga_ip_define/dma_loop/dma_loop_top_v1_0_project/DMA_Loop_top_v1_0_project.cache/compile_simlib/modelsim} {questa=d:/three_verilog/fpga_ip_define/dma_loop/dma_loop_top_v1_0_project/DMA_Loop_top_v1_0_project.cache/compile_simlib/questa} {riviera=d:/three_verilog/fpga_ip_define/dma_loop/dma_loop_top_v1_0_project/DMA_Loop_top_v1_0_project.cache/compile_simlib/riviera} {activehdl=d:/three_verilog/fpga_ip_define/dma_loop/dma_loop_top_v1_0_project/DMA_Loop_top_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
set_property core_revision 10 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/three_verilog/fpga_IP_define
ipx::edit_ip_in_project -upgrade true -name axilite_reg_deepth256_v1_0_project -directory D:/three_verilog/fpga_IP_define/buffer_axilite_w32d256/axilite_reg_deepth256_v1_0_project d:/three_verilog/fpga_IP_define/buffer_axilite_w32d256/axilite_reg_deepth256_1_0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 6 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/three_verilog/fpga_IP_define
ipx::edit_ip_in_project -upgrade true -name HDMI_Para_Cut_v1_0_project -directory D:/three_verilog/fpga_IP_define/HDMI_Para_Cut/HDMI_Para_Cut_v1_0_project d:/three_verilog/fpga_IP_define/HDMI_Para_Cut/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 7 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/three_verilog/fpga_IP_define
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_DMA_Loop_top_0_0 design_1_axilite_reg_deepth256_0_0 design_1_HDMI_Para_Cut_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_DMA_Loop_top_0_0 design_1_axilite_reg_deepth256_0_0 design_1_HDMI_Para_Cut_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axilite_reg_deepth256_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_HDMI_Para_Cut_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_DMA_Loop_top_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
export_ip_user_files -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_DMA_Loop_top_0_0_synth_1 design_1_HDMI_Para_Cut_0_0_synth_1 design_1_axilite_reg_deepth256_0_0_synth_1 -jobs 20
wait_on_run design_1_DMA_Loop_top_0_0_synth_1
wait_on_run design_1_HDMI_Para_Cut_0_0_synth_1
wait_on_run design_1_axilite_reg_deepth256_0_0_synth_1
export_simulation -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/sim_scripts -ip_user_files_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files -ipstatic_source_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/modelsim} {questa=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/questa} {riviera=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/riviera} {activehdl=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
ipx::edit_ip_in_project -upgrade true -name HDMI_Para_Cut_v1_0_project -directory D:/three_verilog/fpga_IP_define/HDMI_Para_Cut/HDMI_Para_Cut_v1_0_project d:/three_verilog/fpga_IP_define/HDMI_Para_Cut/component.xml
update_compile_order -fileset sources_1
set_property core_revision 8 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/three_verilog/fpga_IP_define
upgrade_ip -vlnv xilinx.com:user:HDMI_Para_Cut:1.0 [get_ips  design_1_HDMI_Para_Cut_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_HDMI_Para_Cut_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:HDMI_Para_Cut:1.0 [get_ips  design_1_HDMI_Para_Cut_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_HDMI_Para_Cut_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_target all [get_files  D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
report_ip_status -name ip_status 
write_hw_platform -fixed -include_bit -force -file D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/design_1_wrapper.xsa
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/DMA_Loop_top_0/inst/axi_araddr} {design_1_i/DMA_Loop_top_0/inst/axi_arvalid} {design_1_i/DMA_Loop_top_0/inst/D_rd_burst_times} {design_1_i/DMA_Loop_top_0/inst/D_Total_Frame_Offset} {design_1_i/DMA_Loop_top_0/inst/I_Post_de} {design_1_i/DMA_Loop_top_0/inst/I_D_Size} {design_1_i/DMA_Loop_top_0/inst/I_Post_vs} {design_1_i/DMA_Loop_top_0/inst/I_rd_start} {design_1_i/DMA_Loop_top_0/inst/I_wr_index} {design_1_i/DMA_Loop_top_0/inst/M_AXI_ARREADY} {design_1_i/DMA_Loop_top_0/inst/O_Post_data} {design_1_i/DMA_Loop_top_0/inst/rd_start_cycle} {design_1_i/DMA_Loop_top_0/inst/rd_index_ptr} {design_1_i/DMA_Loop_top_0/inst/rd_brust_start} {design_1_i/DMA_Loop_top_0/inst/rd_brust_Req} {design_1_i/DMA_Loop_top_0/inst/rd_brust_now} {design_1_i/DMA_Loop_top_0/inst/rd_brust_end} {design_1_i/DMA_Loop_top_0/inst/rd_base_addr} {design_1_i/DMA_Loop_top_0/inst/Post_vcnt} {design_1_i/DMA_Loop_top_0/inst/Post_hcnt} {design_1_i/DMA_Loop_top_0/inst/O_Post_Start} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
open_bd_design {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd}
save_wave_config {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
open_bd_design {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd}
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes design_1_i/DMA_Loop_top_0/inst/I_Post_vs -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/DMA_Loop_top_0/inst/I_Post_vs -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes design_1_i/DMA_Loop_top_0/inst/rd_brust_Req -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/DMA_Loop_top_0/inst/rd_brust_Req -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
set_property TRIGGER_COMPARE_VALUE eq32'hXXX9_F800 [get_hw_probes design_1_i/DMA_Loop_top_0/inst/axi_araddr -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
set_property TRIGGER_COMPARE_VALUE eq32'h0000_0000 [get_hw_probes design_1_i/DMA_Loop_top_0/inst/axi_araddr -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
save_wave_config {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:DMA_Loop_top:1.0 [get_ips  design_1_DMA_Loop_top_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_DMA_Loop_top_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_DMA_Loop_top_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
export_ip_user_files -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_DMA_Loop_top_0_0_synth_1 -jobs 20
wait_on_run design_1_DMA_Loop_top_0_0_synth_1
export_simulation -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/sim_scripts -ip_user_files_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files -ipstatic_source_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/modelsim} {questa=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/questa} {riviera=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/riviera} {activehdl=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
report_ip_status -name ip_status 
write_hw_platform -fixed -include_bit -force -file D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/design_1_wrapper.xsa
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
set_property TRIGGER_COMPARE_VALUE eq32'hXXXX_XXXX [get_hw_probes design_1_i/DMA_Loop_top_0/inst/axi_araddr -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
set_property TRIGGER_COMPARE_VALUE eq12'u0 [get_hw_probes design_1_i/DMA_Loop_top_0/inst/Post_vcnt -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
set_property TRIGGER_COMPARE_VALUE eq12'u512 [get_hw_probes design_1_i/DMA_Loop_top_0/inst/Post_vcnt -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
set_property TRIGGER_COMPARE_VALUE eq12'hXXX [get_hw_probes design_1_i/DMA_Loop_top_0/inst/Post_vcnt -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes design_1_i/DMA_Loop_top_0/inst/I_Post_vs -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
save_wave_config {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
ipx::edit_ip_in_project -upgrade true -name HDMI_Para_Cut_v1_0_project -directory D:/three_verilog/fpga_IP_define/HDMI_Para_Cut/HDMI_Para_Cut_v1_0_project d:/three_verilog/fpga_IP_define/HDMI_Para_Cut/component.xml
update_compile_order -fileset sources_1
add_files -norecurse D:/three_verilog/fpga_IP_define/HDMI/testbench/uitpg.v
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 9 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/three_verilog/fpga_IP_define
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:HDMI_Para_Cut:1.0 [get_ips  design_1_HDMI_Para_Cut_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_HDMI_Para_Cut_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_HDMI_Para_Cut_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
export_ip_user_files -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_HDMI_Para_Cut_0_0_synth_1 -jobs 20
wait_on_run design_1_HDMI_Para_Cut_0_0_synth_1
export_simulation -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/sim_scripts -ip_user_files_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files -ipstatic_source_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/modelsim} {questa=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/questa} {riviera=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/riviera} {activehdl=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
report_ip_status -name ip_status 
write_hw_platform -fixed -include_bit -force -file D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/design_1_wrapper.xsa
ipx::edit_ip_in_project -upgrade true -name HDMI_Para_Cut_v1_0_project -directory D:/three_verilog/fpga_IP_define/HDMI_Para_Cut/HDMI_Para_Cut_v1_0_project d:/three_verilog/fpga_IP_define/HDMI_Para_Cut/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project Lwip_server_hw
ipx::edit_ip_in_project -upgrade true -name DMA_Loop_top_v1_0_project -directory D:/three_verilog/fpga_IP_define/DMA_Loop/DMA_Loop_top_v1_0_project d:/three_verilog/fpga_IP_define/DMA_Loop/prj/DMA_Loop/hdl/component.xml
update_compile_order -fileset sources_1
set_property -dict [list \
  CONFIG.C_NUM_OF_PROBES {22} \
  CONFIG.C_PROBE21_WIDTH {16} \
] [get_ips AXI_ILA]
generate_target all [get_files  d:/three_verilog/fpga_IP_define/DMA_Loop/prj/DMA_Loop/hdl/src/AXI_ILA/AXI_ILA.xci]
export_ip_user_files -of_objects [get_files d:/three_verilog/fpga_IP_define/DMA_Loop/prj/DMA_Loop/hdl/src/AXI_ILA/AXI_ILA.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/three_verilog/fpga_IP_define/DMA_Loop/prj/DMA_Loop/hdl/src/AXI_ILA/AXI_ILA.xci] -directory d:/three_verilog/fpga_ip_define/dma_loop/dma_loop_top_v1_0_project/DMA_Loop_top_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir d:/three_verilog/fpga_ip_define/dma_loop/dma_loop_top_v1_0_project/DMA_Loop_top_v1_0_project.ip_user_files -ipstatic_source_dir d:/three_verilog/fpga_ip_define/dma_loop/dma_loop_top_v1_0_project/DMA_Loop_top_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/three_verilog/fpga_ip_define/dma_loop/dma_loop_top_v1_0_project/DMA_Loop_top_v1_0_project.cache/compile_simlib/modelsim} {questa=d:/three_verilog/fpga_ip_define/dma_loop/dma_loop_top_v1_0_project/DMA_Loop_top_v1_0_project.cache/compile_simlib/questa} {riviera=d:/three_verilog/fpga_ip_define/dma_loop/dma_loop_top_v1_0_project/DMA_Loop_top_v1_0_project.cache/compile_simlib/riviera} {activehdl=d:/three_verilog/fpga_ip_define/dma_loop/dma_loop_top_v1_0_project/DMA_Loop_top_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 11 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/three_verilog/fpga_IP_define
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name HDMI_ILA -dir d:/three_verilog/fpga_IP_define/HDMI_Para_Cut/src
set_property -dict [list \
  CONFIG.C_DATA_DEPTH {4096} \
  CONFIG.C_NUM_OF_PROBES {10} \
  CONFIG.C_PROBE0_WIDTH {12} \
  CONFIG.C_PROBE1_WIDTH {12} \
  CONFIG.C_PROBE5_WIDTH {12} \
  CONFIG.C_PROBE6_WIDTH {12} \
  CONFIG.C_PROBE7_WIDTH {4} \
  CONFIG.C_PROBE8_WIDTH {16} \
  CONFIG.C_PROBE9_WIDTH {8} \
] [get_ips HDMI_ILA]
generate_target {instantiation_template} [get_files d:/three_verilog/fpga_IP_define/HDMI_Para_Cut/src/HDMI_ILA/HDMI_ILA.xci]
generate_target all [get_files  d:/three_verilog/fpga_IP_define/HDMI_Para_Cut/src/HDMI_ILA/HDMI_ILA.xci]
catch { config_ip_cache -export [get_ips -all HDMI_ILA] }
export_ip_user_files -of_objects [get_files d:/three_verilog/fpga_IP_define/HDMI_Para_Cut/src/HDMI_ILA/HDMI_ILA.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/three_verilog/fpga_IP_define/HDMI_Para_Cut/src/HDMI_ILA/HDMI_ILA.xci]
launch_runs HDMI_ILA_synth_1 -jobs 20
wait_on_run HDMI_ILA_synth_1
export_simulation -of_objects [get_files d:/three_verilog/fpga_IP_define/HDMI_Para_Cut/src/HDMI_ILA/HDMI_ILA.xci] -directory d:/three_verilog/fpga_ip_define/hdmi_para_cut/hdmi_para_cut_v1_0_project/HDMI_Para_Cut_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir d:/three_verilog/fpga_ip_define/hdmi_para_cut/hdmi_para_cut_v1_0_project/HDMI_Para_Cut_v1_0_project.ip_user_files -ipstatic_source_dir d:/three_verilog/fpga_ip_define/hdmi_para_cut/hdmi_para_cut_v1_0_project/HDMI_Para_Cut_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/three_verilog/fpga_ip_define/hdmi_para_cut/hdmi_para_cut_v1_0_project/HDMI_Para_Cut_v1_0_project.cache/compile_simlib/modelsim} {questa=d:/three_verilog/fpga_ip_define/hdmi_para_cut/hdmi_para_cut_v1_0_project/HDMI_Para_Cut_v1_0_project.cache/compile_simlib/questa} {riviera=d:/three_verilog/fpga_ip_define/hdmi_para_cut/hdmi_para_cut_v1_0_project/HDMI_Para_Cut_v1_0_project.cache/compile_simlib/riviera} {activehdl=d:/three_verilog/fpga_ip_define/hdmi_para_cut/hdmi_para_cut_v1_0_project/HDMI_Para_Cut_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 10 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  {design_1_DMA_Loop_top_0_0 design_1_HDMI_Para_Cut_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_DMA_Loop_top_0_0 design_1_HDMI_Para_Cut_0_0}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:DMA_Loop_top:1.0 [get_ips  design_1_DMA_Loop_top_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_DMA_Loop_top_0_0] -no_script -sync -force -quiet
ipx::edit_ip_in_project -upgrade true -name HDMI_Para_Cut_v1_0_project -directory D:/three_verilog/fpga_IP_define/HDMI_Para_Cut/HDMI_Para_Cut_v1_0_project d:/three_verilog/fpga_IP_define/HDMI_Para_Cut/component.xml
update_compile_order -fileset sources_1
set_property core_revision 11 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/three_verilog/fpga_IP_define
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:HDMI_Para_Cut:1.0 [get_ips  design_1_HDMI_Para_Cut_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_HDMI_Para_Cut_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_HDMI_Para_Cut_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_DMA_Loop_top_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
export_ip_user_files -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_DMA_Loop_top_0_0_synth_1 design_1_HDMI_Para_Cut_0_0_synth_1 -jobs 20
wait_on_run design_1_DMA_Loop_top_0_0_synth_1
wait_on_run design_1_HDMI_Para_Cut_0_0_synth_1
export_simulation -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/sim_scripts -ip_user_files_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files -ipstatic_source_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/modelsim} {questa=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/questa} {riviera=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/riviera} {activehdl=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
reset_run design_1_DMA_Loop_top_0_0_synth_1
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
