============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Apr 11 2022  10:50:26 pm
  Module:                 z80_top_direct_n
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-4115 ps) Setup Check with Pin data_pins__dout_reg[2]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) data_pins__dout_reg[2]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      62                  
     Required Time:=    4938                  
      Launch Clock:-       0                  
         Data Path:-    9053                  
             Slack:=   -4115                  

#-----------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C            -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q            -       C->Q  R     DFRRX4        10 121.4   273   406     406 
  g5247/Q                        -       A->Q  F     NA3X4          6  52.5   155   108     514 
  g5217/Q                        -       A->Q  R     INX2           4  31.1   103    88     602 
  g5146/Q                        -       B->Q  R     AND3X2         7  55.0   246   238     840 
  execute__g35594/Q              -       A->Q  F     INX1           7  48.5   232   179    1019 
  execute__g35336/Q              -       A->Q  R     NO2X1          4  30.1   373   254    1272 
  execute__g108291/Q             -       A->Q  F     NO2X1          2  18.0   152   116    1388 
  execute__g108231/Q             -       A->Q  R     INX1           2  16.4   111    94    1482 
  execute__g107752/Q             -       C->Q  F     AN21X1         2  14.8   190    74    1555 
  execute__g107603/Q             -       B->Q  F     AND2X1         2  17.6   102   201    1757 
  execute__g107507/Q             -       B->Q  R     NA2I1X1        2  16.2   182   132    1888 
  execute__g107302/Q             -       D->Q  F     NO6X1          1   9.0    71   212    2100 
  execute__g107212/Q             -       B->Q  F     AND6X1         1   8.8    92   183    2284 
  execute__g107152/Q             -       D->Q  R     NA6X2          4  30.5   144   274    2558 
  g5051/Q                        -       AN->Q R     NO2I1X1        2  18.7   254   205    2763 
  g5039/Q                        -       A->Q  F     NA2X1          2  18.6   157   115    2878 
  g5032/Q                        -       A->Q  R     INX1           1   9.9    85    74    2952 
  g5022/Q                        -       A->Q  F     NA2X1          4  27.2   171   117    3069 
  g5007/Q                        -       A->Q  R     NO2X1          8  62.8   701   418    3486 
  reg_file__b2v_latch_ix_lo_g2/Q -       E->Q  R     BTHX1         13 134.1   738   521    4007 
  g4979/Q                        -       A->Q  F     INX2           2  28.2   183   112    4119 
  reg_file__g149/Q               -       A->Q  R     ITHX1          3  37.3   500   196    4315 
  g4977/Q                        -       A->Q  F     INX1           2  28.2   340   211    4526 
  sw2__g10/Q                     -       A->Q  R     ITHX1          5  39.7   500   229    4755 
  alu_/g725/Q                    -       A->Q  F     NA2X2          1  12.3   136    67    4822 
  alu_/g722/Q                    -       A->Q  R     NA2X2          1  14.9   108    88    4910 
  alu_/g74/Q                     -       A->Q  R     BTLX4          6  68.5   500   182    5092 
  alu_/g15/Q                     -       A->Q  R     BTLX8          5  52.3   500   161    5253 
  sw2__g3/Q                      -       A->Q  R     BTHX8          4  58.2   500   155    5408 
  sw1__g11/Q                     -       A->Q  R     BTLX12        11 109.2   500   152    5560 
  alu_/g717/Q                    -       B->Q  F     NO2I1X4        1  14.9   117    42    5602 
  alu_/g1/Q                      -       A->Q  F     BTHX4          6  65.2   500   190    5791 
  alu_/g9/Q                      -       A->Q  F     BTHX8          5  50.0   500   222    6013 
  alu_/g715/Q                    -       B->Q  R     NA2I1X4        1  16.8   139   155    6168 
  alu_/g714/Q                    -       A->Q  F     INX2           1  12.7    54    44    6213 
  alu_/g707/Q                    -       A->Q  R     NO3X2          1  15.6   200   102    6315 
  alu_/g75/Q                     -       A->Q  F     ITLX8          3  54.7   500   183    6498 
  alu_/g16/Q                     -       A->Q  F     BTHX8          5  48.5   500   291    6789 
  sw2__g4/Q                      -       A->Q  F     BTLX8          4  59.9   500   279    7068 
  sw1__g12/Q                     -       A->Q  F     BTLX12        13 103.2   500   301    7368 
  alu_/g700/Q                    -       A->Q  R     NO3X4          1  30.0   234   202    7570 
  alu_/g3/Q                      -       A->Q  R     BTHX12         5  63.0   500   135    7705 
  alu_/g11/Q                     -       A->Q  R     BTHX8          5  56.4   500   160    7866 
  alu_/g682/Q                    -       B->Q  F     NA2I1X4        1  17.8   110    52    7918 
  alu_/g671/Q                    -       B->Q  R     NA3I1X4        1  30.0   138   102    8019 
  alu_/g69/Q                     -       A->Q  R     BTHX12         5  70.2   500   132    8152 
  alu_/g10/Q                     -       A->Q  R     BTHX8          5  52.7   500   159    8310 
  g4900/Q                        -       A->Q  F     INX4           1  15.9   214    39    8349 
  sw2__g6/Q                      -       A->Q  R     ITHX1          4  47.5   500   230    8580 
  g4873/Q                        -       A->Q  F     INX2           1  15.9   236    70    8650 
  sw1__g14/Q                     -       A->Q  R     ITHX1          3  34.7   500   198    8848 
  g4792/Q                        -       A->Q  F     INX2           1  11.2   176    53    8901 
  g4718/Q                        -       A->Q  R     ON21X1         1   9.6   215   152    9053 
  data_pins__dout_reg[2]/D       -       -     R     DFFQX1         1     -     -     0    9053 
#-----------------------------------------------------------------------------------------------



Path 2: VIOLATED (-3530 ps) Setup Check with Pin alu_/op2_high_reg[0]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op2_high_reg[0]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      60                  
     Required Time:=    4940                  
      Launch Clock:-       0                  
         Data Path:-    8470                  
             Slack:=   -3530                  

#-----------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C            -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q            -       C->Q  R     DFRRX4        10 121.4   273   406     406 
  g5247/Q                        -       A->Q  F     NA3X4          6  52.5   155   108     514 
  g5217/Q                        -       A->Q  R     INX2           4  31.1   103    88     602 
  g5146/Q                        -       B->Q  R     AND3X2         7  55.0   246   238     840 
  execute__g35594/Q              -       A->Q  F     INX1           7  48.5   232   179    1019 
  execute__g35336/Q              -       A->Q  R     NO2X1          4  30.1   373   254    1272 
  execute__g108291/Q             -       A->Q  F     NO2X1          2  18.0   152   116    1388 
  execute__g108231/Q             -       A->Q  R     INX1           2  16.4   111    94    1482 
  execute__g107752/Q             -       C->Q  F     AN21X1         2  14.8   190    74    1555 
  execute__g107603/Q             -       B->Q  F     AND2X1         2  17.6   102   201    1757 
  execute__g107507/Q             -       B->Q  R     NA2I1X1        2  16.2   182   132    1888 
  execute__g107302/Q             -       D->Q  F     NO6X1          1   9.0    71   212    2100 
  execute__g107212/Q             -       B->Q  F     AND6X1         1   8.8    92   183    2284 
  execute__g107152/Q             -       D->Q  R     NA6X2          4  30.5   144   274    2558 
  g5051/Q                        -       AN->Q R     NO2I1X1        2  18.7   254   205    2763 
  g5039/Q                        -       A->Q  F     NA2X1          2  18.6   157   115    2878 
  g5032/Q                        -       A->Q  R     INX1           1   9.9    85    74    2952 
  g5022/Q                        -       A->Q  F     NA2X1          4  27.2   171   117    3069 
  g5007/Q                        -       A->Q  R     NO2X1          8  62.8   701   418    3486 
  reg_file__b2v_latch_ix_lo_g2/Q -       E->Q  R     BTHX1         13 134.1   738   521    4007 
  g4979/Q                        -       A->Q  F     INX2           2  28.2   183   112    4119 
  reg_file__g149/Q               -       A->Q  R     ITHX1          3  37.3   500   196    4315 
  g4977/Q                        -       A->Q  F     INX1           2  28.2   340   211    4526 
  sw2__g10/Q                     -       A->Q  R     ITHX1          5  39.7   500   229    4755 
  alu_/g725/Q                    -       A->Q  F     NA2X2          1  12.3   136    67    4822 
  alu_/g722/Q                    -       A->Q  R     NA2X2          1  14.9   108    88    4910 
  alu_/g74/Q                     -       A->Q  R     BTLX4          6  68.5   500   182    5092 
  alu_/g15/Q                     -       A->Q  R     BTLX8          5  52.3   500   161    5253 
  sw2__g3/Q                      -       A->Q  R     BTHX8          4  58.2   500   155    5408 
  sw1__g11/Q                     -       A->Q  R     BTLX12        11 109.2   500   152    5560 
  alu_/g717/Q                    -       B->Q  F     NO2I1X4        1  14.9   117    42    5602 
  alu_/g1/Q                      -       A->Q  F     BTHX4          6  65.2   500   190    5791 
  alu_/g9/Q                      -       A->Q  F     BTHX8          5  50.0   500   222    6013 
  alu_/g715/Q                    -       B->Q  R     NA2I1X4        1  16.8   139   155    6168 
  alu_/g714/Q                    -       A->Q  F     INX2           1  12.7    54    44    6213 
  alu_/g707/Q                    -       A->Q  R     NO3X2          1  15.6   200   102    6315 
  alu_/g75/Q                     -       A->Q  F     ITLX8          3  54.7   500   183    6498 
  alu_/g16/Q                     -       A->Q  F     BTHX8          5  48.5   500   291    6789 
  sw2__g4/Q                      -       A->Q  F     BTLX8          4  59.9   500   279    7068 
  sw1__g12/Q                     -       A->Q  F     BTLX12        13 103.2   500   301    7368 
  alu_/g700/Q                    -       A->Q  R     NO3X4          1  30.0   234   202    7570 
  alu_/g3/Q                      -       A->Q  R     BTHX12         5  63.0   500   135    7705 
  alu_/g11/Q                     -       A->Q  R     BTHX8          5  56.4   500   160    7866 
  alu_/g687/Q                    -       A->Q  F     NA2X4          1  16.8   126    54    7920 
  alu_/g686/Q                    -       A->Q  R     INX2           1  18.1    71    61    7981 
  alu_/g670/Q                    -       B->Q  F     NO2I1X4        1  17.7    62    37    8018 
  alu_/g71/Q                     -       A->Q  R     ITHX12         5  58.6   500   187    8205 
  alu_/g630/Q                    -       A->Q  F     AN21X1         1   9.8   179   139    8344 
  alu_/g614/Q                    -       A->Q  R     NO2X1          1   9.6   178   126    8470 
  alu_/op2_high_reg[0]/D         -       -     R     DFFQX1         1     -     -     0    8470 
#-----------------------------------------------------------------------------------------------



Path 3: VIOLATED (-3530 ps) Setup Check with Pin alu_/op1_low_reg[0]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op1_low_reg[0]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      60                  
     Required Time:=    4940                  
      Launch Clock:-       0                  
         Data Path:-    8470                  
             Slack:=   -3530                  

#-----------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C            -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q            -       C->Q  R     DFRRX4        10 121.4   273   406     406 
  g5247/Q                        -       A->Q  F     NA3X4          6  52.5   155   108     514 
  g5217/Q                        -       A->Q  R     INX2           4  31.1   103    88     602 
  g5146/Q                        -       B->Q  R     AND3X2         7  55.0   246   238     840 
  execute__g35594/Q              -       A->Q  F     INX1           7  48.5   232   179    1019 
  execute__g35336/Q              -       A->Q  R     NO2X1          4  30.1   373   254    1272 
  execute__g108291/Q             -       A->Q  F     NO2X1          2  18.0   152   116    1388 
  execute__g108231/Q             -       A->Q  R     INX1           2  16.4   111    94    1482 
  execute__g107752/Q             -       C->Q  F     AN21X1         2  14.8   190    74    1555 
  execute__g107603/Q             -       B->Q  F     AND2X1         2  17.6   102   201    1757 
  execute__g107507/Q             -       B->Q  R     NA2I1X1        2  16.2   182   132    1888 
  execute__g107302/Q             -       D->Q  F     NO6X1          1   9.0    71   212    2100 
  execute__g107212/Q             -       B->Q  F     AND6X1         1   8.8    92   183    2284 
  execute__g107152/Q             -       D->Q  R     NA6X2          4  30.5   144   274    2558 
  g5051/Q                        -       AN->Q R     NO2I1X1        2  18.7   254   205    2763 
  g5039/Q                        -       A->Q  F     NA2X1          2  18.6   157   115    2878 
  g5032/Q                        -       A->Q  R     INX1           1   9.9    85    74    2952 
  g5022/Q                        -       A->Q  F     NA2X1          4  27.2   171   117    3069 
  g5007/Q                        -       A->Q  R     NO2X1          8  62.8   701   418    3486 
  reg_file__b2v_latch_ix_lo_g2/Q -       E->Q  R     BTHX1         13 134.1   738   521    4007 
  g4979/Q                        -       A->Q  F     INX2           2  28.2   183   112    4119 
  reg_file__g149/Q               -       A->Q  R     ITHX1          3  37.3   500   196    4315 
  g4977/Q                        -       A->Q  F     INX1           2  28.2   340   211    4526 
  sw2__g10/Q                     -       A->Q  R     ITHX1          5  39.7   500   229    4755 
  alu_/g725/Q                    -       A->Q  F     NA2X2          1  12.3   136    67    4822 
  alu_/g722/Q                    -       A->Q  R     NA2X2          1  14.9   108    88    4910 
  alu_/g74/Q                     -       A->Q  R     BTLX4          6  68.5   500   182    5092 
  alu_/g15/Q                     -       A->Q  R     BTLX8          5  52.3   500   161    5253 
  sw2__g3/Q                      -       A->Q  R     BTHX8          4  58.2   500   155    5408 
  sw1__g11/Q                     -       A->Q  R     BTLX12        11 109.2   500   152    5560 
  alu_/g717/Q                    -       B->Q  F     NO2I1X4        1  14.9   117    42    5602 
  alu_/g1/Q                      -       A->Q  F     BTHX4          6  65.2   500   190    5791 
  alu_/g9/Q                      -       A->Q  F     BTHX8          5  50.0   500   222    6013 
  alu_/g715/Q                    -       B->Q  R     NA2I1X4        1  16.8   139   155    6168 
  alu_/g714/Q                    -       A->Q  F     INX2           1  12.7    54    44    6213 
  alu_/g707/Q                    -       A->Q  R     NO3X2          1  15.6   200   102    6315 
  alu_/g75/Q                     -       A->Q  F     ITLX8          3  54.7   500   183    6498 
  alu_/g16/Q                     -       A->Q  F     BTHX8          5  48.5   500   291    6789 
  sw2__g4/Q                      -       A->Q  F     BTLX8          4  59.9   500   279    7068 
  sw1__g12/Q                     -       A->Q  F     BTLX12        13 103.2   500   301    7368 
  alu_/g700/Q                    -       A->Q  R     NO3X4          1  30.0   234   202    7570 
  alu_/g3/Q                      -       A->Q  R     BTHX12         5  63.0   500   135    7705 
  alu_/g11/Q                     -       A->Q  R     BTHX8          5  56.4   500   160    7866 
  alu_/g687/Q                    -       A->Q  F     NA2X4          1  16.8   126    54    7920 
  alu_/g686/Q                    -       A->Q  R     INX2           1  18.1    71    61    7981 
  alu_/g670/Q                    -       B->Q  F     NO2I1X4        1  17.7    62    37    8018 
  alu_/g71/Q                     -       A->Q  R     ITHX12         5  58.6   500   187    8205 
  alu_/g629/Q                    -       A->Q  F     AN21X1         1   9.8   179   139    8344 
  alu_/g613/Q                    -       A->Q  R     NO2X1          1   9.6   176   126    8470 
  alu_/op1_low_reg[0]/D          -       -     R     DFFQX1         1     -     -     0    8470 
#-----------------------------------------------------------------------------------------------



Path 4: VIOLATED (-3425 ps) Setup Check with Pin alu_/op2_low_reg[0]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op2_low_reg[0]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     -42                  
     Required Time:=    5042                  
      Launch Clock:-       0                  
         Data Path:-    8467                  
             Slack:=   -3425                  

#-----------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C            -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q            -       C->Q  R     DFRRX4        10 121.4   273   406     406 
  g5247/Q                        -       A->Q  F     NA3X4          6  52.5   155   108     514 
  g5217/Q                        -       A->Q  R     INX2           4  31.1   103    88     602 
  g5146/Q                        -       B->Q  R     AND3X2         7  55.0   246   238     840 
  execute__g35594/Q              -       A->Q  F     INX1           7  48.5   232   179    1019 
  execute__g35336/Q              -       A->Q  R     NO2X1          4  30.1   373   254    1272 
  execute__g108291/Q             -       A->Q  F     NO2X1          2  18.0   152   116    1388 
  execute__g108231/Q             -       A->Q  R     INX1           2  16.4   111    94    1482 
  execute__g107752/Q             -       C->Q  F     AN21X1         2  14.8   190    74    1555 
  execute__g107603/Q             -       B->Q  F     AND2X1         2  17.6   102   201    1757 
  execute__g107507/Q             -       B->Q  R     NA2I1X1        2  16.2   182   132    1888 
  execute__g107302/Q             -       D->Q  F     NO6X1          1   9.0    71   212    2100 
  execute__g107212/Q             -       B->Q  F     AND6X1         1   8.8    92   183    2284 
  execute__g107152/Q             -       D->Q  R     NA6X2          4  30.5   144   274    2558 
  g5051/Q                        -       AN->Q R     NO2I1X1        2  18.7   254   205    2763 
  g5039/Q                        -       A->Q  F     NA2X1          2  18.6   157   115    2878 
  g5032/Q                        -       A->Q  R     INX1           1   9.9    85    74    2952 
  g5022/Q                        -       A->Q  F     NA2X1          4  27.2   171   117    3069 
  g5007/Q                        -       A->Q  R     NO2X1          8  62.8   701   418    3486 
  reg_file__b2v_latch_ix_lo_g2/Q -       E->Q  R     BTHX1         13 134.1   738   521    4007 
  g4979/Q                        -       A->Q  F     INX2           2  28.2   183   112    4119 
  reg_file__g149/Q               -       A->Q  R     ITHX1          3  37.3   500   196    4315 
  g4977/Q                        -       A->Q  F     INX1           2  28.2   340   211    4526 
  sw2__g10/Q                     -       A->Q  R     ITHX1          5  39.7   500   229    4755 
  alu_/g725/Q                    -       A->Q  F     NA2X2          1  12.3   136    67    4822 
  alu_/g722/Q                    -       A->Q  R     NA2X2          1  14.9   108    88    4910 
  alu_/g74/Q                     -       A->Q  R     BTLX4          6  68.5   500   182    5092 
  alu_/g15/Q                     -       A->Q  R     BTLX8          5  52.3   500   161    5253 
  sw2__g3/Q                      -       A->Q  R     BTHX8          4  58.2   500   155    5408 
  sw1__g11/Q                     -       A->Q  R     BTLX12        11 109.2   500   152    5560 
  alu_/g717/Q                    -       B->Q  F     NO2I1X4        1  14.9   117    42    5602 
  alu_/g1/Q                      -       A->Q  F     BTHX4          6  65.2   500   190    5791 
  alu_/g9/Q                      -       A->Q  F     BTHX8          5  50.0   500   222    6013 
  alu_/g715/Q                    -       B->Q  R     NA2I1X4        1  16.8   139   155    6168 
  alu_/g714/Q                    -       A->Q  F     INX2           1  12.7    54    44    6213 
  alu_/g707/Q                    -       A->Q  R     NO3X2          1  15.6   200   102    6315 
  alu_/g75/Q                     -       A->Q  F     ITLX8          3  54.7   500   183    6498 
  alu_/g16/Q                     -       A->Q  F     BTHX8          5  48.5   500   291    6789 
  sw2__g4/Q                      -       A->Q  F     BTLX8          4  59.9   500   279    7068 
  sw1__g12/Q                     -       A->Q  F     BTLX12        13 103.2   500   301    7368 
  alu_/g700/Q                    -       A->Q  R     NO3X4          1  30.0   234   202    7570 
  alu_/g3/Q                      -       A->Q  R     BTHX12         5  63.0   500   135    7705 
  alu_/g11/Q                     -       A->Q  R     BTHX8          5  56.4   500   160    7866 
  alu_/g687/Q                    -       A->Q  F     NA2X4          1  16.8   126    54    7920 
  alu_/g686/Q                    -       A->Q  R     INX2           1  18.1    71    61    7981 
  alu_/g670/Q                    -       B->Q  F     NO2I1X4        1  17.7    62    37    8018 
  alu_/g71/Q                     -       A->Q  R     ITHX12         5  58.6   500   187    8205 
  alu_/g631/Q                    -       A->Q  F     AN21X1         1   9.8   182   139    8344 
  alu_/g615/Q                    -       A->Q  R     NO2X1          1   8.9   171   123    8467 
  alu_/op2_low_reg[0]/D          -       -     R     DFFQX0         1     -     -     0    8467 
#-----------------------------------------------------------------------------------------------



Path 5: VIOLATED (-3417 ps) Setup Check with Pin alu_/op2_low_reg[2]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op2_low_reg[2]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      61                  
     Required Time:=    4939                  
      Launch Clock:-       0                  
         Data Path:-    8356                  
             Slack:=   -3417                  

#-----------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C            -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q            -       C->Q  R     DFRRX4        10 121.4   273   406     406 
  g5247/Q                        -       A->Q  F     NA3X4          6  52.5   155   108     514 
  g5217/Q                        -       A->Q  R     INX2           4  31.1   103    88     602 
  g5146/Q                        -       B->Q  R     AND3X2         7  55.0   246   238     840 
  execute__g35594/Q              -       A->Q  F     INX1           7  48.5   232   179    1019 
  execute__g35336/Q              -       A->Q  R     NO2X1          4  30.1   373   254    1272 
  execute__g108291/Q             -       A->Q  F     NO2X1          2  18.0   152   116    1388 
  execute__g108231/Q             -       A->Q  R     INX1           2  16.4   111    94    1482 
  execute__g107752/Q             -       C->Q  F     AN21X1         2  14.8   190    74    1555 
  execute__g107603/Q             -       B->Q  F     AND2X1         2  17.6   102   201    1757 
  execute__g107507/Q             -       B->Q  R     NA2I1X1        2  16.2   182   132    1888 
  execute__g107302/Q             -       D->Q  F     NO6X1          1   9.0    71   212    2100 
  execute__g107212/Q             -       B->Q  F     AND6X1         1   8.8    92   183    2284 
  execute__g107152/Q             -       D->Q  R     NA6X2          4  30.5   144   274    2558 
  g5051/Q                        -       AN->Q R     NO2I1X1        2  18.7   254   205    2763 
  g5039/Q                        -       A->Q  F     NA2X1          2  18.6   157   115    2878 
  g5032/Q                        -       A->Q  R     INX1           1   9.9    85    74    2952 
  g5022/Q                        -       A->Q  F     NA2X1          4  27.2   171   117    3069 
  g5007/Q                        -       A->Q  R     NO2X1          8  62.8   701   418    3486 
  reg_file__b2v_latch_ix_lo_g2/Q -       E->Q  R     BTHX1         13 134.1   738   521    4007 
  g4979/Q                        -       A->Q  F     INX2           2  28.2   183   112    4119 
  reg_file__g149/Q               -       A->Q  R     ITHX1          3  37.3   500   196    4315 
  g4977/Q                        -       A->Q  F     INX1           2  28.2   340   211    4526 
  sw2__g10/Q                     -       A->Q  R     ITHX1          5  39.7   500   229    4755 
  alu_/g725/Q                    -       A->Q  F     NA2X2          1  12.3   136    67    4822 
  alu_/g722/Q                    -       A->Q  R     NA2X2          1  14.9   108    88    4910 
  alu_/g74/Q                     -       A->Q  R     BTLX4          6  68.5   500   182    5092 
  alu_/g15/Q                     -       A->Q  R     BTLX8          5  52.3   500   161    5253 
  sw2__g3/Q                      -       A->Q  R     BTHX8          4  58.2   500   155    5408 
  sw1__g11/Q                     -       A->Q  R     BTLX12        11 109.2   500   152    5560 
  alu_/g717/Q                    -       B->Q  F     NO2I1X4        1  14.9   117    42    5602 
  alu_/g1/Q                      -       A->Q  F     BTHX4          6  65.2   500   190    5791 
  alu_/g9/Q                      -       A->Q  F     BTHX8          5  50.0   500   222    6013 
  alu_/g715/Q                    -       B->Q  R     NA2I1X4        1  16.8   139   155    6168 
  alu_/g714/Q                    -       A->Q  F     INX2           1  12.7    54    44    6213 
  alu_/g707/Q                    -       A->Q  R     NO3X2          1  15.6   200   102    6315 
  alu_/g75/Q                     -       A->Q  F     ITLX8          3  54.7   500   183    6498 
  alu_/g16/Q                     -       A->Q  F     BTHX8          5  48.5   500   291    6789 
  sw2__g4/Q                      -       A->Q  F     BTLX8          4  59.9   500   279    7068 
  sw1__g12/Q                     -       A->Q  F     BTLX12        13 103.2   500   301    7368 
  alu_/g700/Q                    -       A->Q  R     NO3X4          1  30.0   234   202    7570 
  alu_/g3/Q                      -       A->Q  R     BTHX12         5  63.0   500   135    7705 
  alu_/g11/Q                     -       A->Q  R     BTHX8          5  56.4   500   160    7866 
  alu_/g682/Q                    -       B->Q  F     NA2I1X4        1  17.8   110    52    7918 
  alu_/g671/Q                    -       B->Q  R     NA3I1X4        1  30.0   138   102    8019 
  alu_/g69/Q                     -       A->Q  R     BTHX12         5  70.2   500   132    8152 
  alu_/g636/Q                    -       A->Q  F     NA2X2          1  10.7   131    62    8213 
  alu_/g618/Q                    -       A->Q  R     AN21X1         1   9.6   208   142    8355 
  alu_/op2_low_reg[2]/D          -       -     R     DFFQX1         1     -     -     0    8356 
#-----------------------------------------------------------------------------------------------



Path 6: VIOLATED (-3416 ps) Setup Check with Pin alu_/op2_high_reg[2]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op2_high_reg[2]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      61                  
     Required Time:=    4939                  
      Launch Clock:-       0                  
         Data Path:-    8354                  
             Slack:=   -3416                  

#-----------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C            -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q            -       C->Q  R     DFRRX4        10 121.4   273   406     406 
  g5247/Q                        -       A->Q  F     NA3X4          6  52.5   155   108     514 
  g5217/Q                        -       A->Q  R     INX2           4  31.1   103    88     602 
  g5146/Q                        -       B->Q  R     AND3X2         7  55.0   246   238     840 
  execute__g35594/Q              -       A->Q  F     INX1           7  48.5   232   179    1019 
  execute__g35336/Q              -       A->Q  R     NO2X1          4  30.1   373   254    1272 
  execute__g108291/Q             -       A->Q  F     NO2X1          2  18.0   152   116    1388 
  execute__g108231/Q             -       A->Q  R     INX1           2  16.4   111    94    1482 
  execute__g107752/Q             -       C->Q  F     AN21X1         2  14.8   190    74    1555 
  execute__g107603/Q             -       B->Q  F     AND2X1         2  17.6   102   201    1757 
  execute__g107507/Q             -       B->Q  R     NA2I1X1        2  16.2   182   132    1888 
  execute__g107302/Q             -       D->Q  F     NO6X1          1   9.0    71   212    2100 
  execute__g107212/Q             -       B->Q  F     AND6X1         1   8.8    92   183    2284 
  execute__g107152/Q             -       D->Q  R     NA6X2          4  30.5   144   274    2558 
  g5051/Q                        -       AN->Q R     NO2I1X1        2  18.7   254   205    2763 
  g5039/Q                        -       A->Q  F     NA2X1          2  18.6   157   115    2878 
  g5032/Q                        -       A->Q  R     INX1           1   9.9    85    74    2952 
  g5022/Q                        -       A->Q  F     NA2X1          4  27.2   171   117    3069 
  g5007/Q                        -       A->Q  R     NO2X1          8  62.8   701   418    3486 
  reg_file__b2v_latch_ix_lo_g2/Q -       E->Q  R     BTHX1         13 134.1   738   521    4007 
  g4979/Q                        -       A->Q  F     INX2           2  28.2   183   112    4119 
  reg_file__g149/Q               -       A->Q  R     ITHX1          3  37.3   500   196    4315 
  g4977/Q                        -       A->Q  F     INX1           2  28.2   340   211    4526 
  sw2__g10/Q                     -       A->Q  R     ITHX1          5  39.7   500   229    4755 
  alu_/g725/Q                    -       A->Q  F     NA2X2          1  12.3   136    67    4822 
  alu_/g722/Q                    -       A->Q  R     NA2X2          1  14.9   108    88    4910 
  alu_/g74/Q                     -       A->Q  R     BTLX4          6  68.5   500   182    5092 
  alu_/g15/Q                     -       A->Q  R     BTLX8          5  52.3   500   161    5253 
  sw2__g3/Q                      -       A->Q  R     BTHX8          4  58.2   500   155    5408 
  sw1__g11/Q                     -       A->Q  R     BTLX12        11 109.2   500   152    5560 
  alu_/g717/Q                    -       B->Q  F     NO2I1X4        1  14.9   117    42    5602 
  alu_/g1/Q                      -       A->Q  F     BTHX4          6  65.2   500   190    5791 
  alu_/g9/Q                      -       A->Q  F     BTHX8          5  50.0   500   222    6013 
  alu_/g715/Q                    -       B->Q  R     NA2I1X4        1  16.8   139   155    6168 
  alu_/g714/Q                    -       A->Q  F     INX2           1  12.7    54    44    6213 
  alu_/g707/Q                    -       A->Q  R     NO3X2          1  15.6   200   102    6315 
  alu_/g75/Q                     -       A->Q  F     ITLX8          3  54.7   500   183    6498 
  alu_/g16/Q                     -       A->Q  F     BTHX8          5  48.5   500   291    6789 
  sw2__g4/Q                      -       A->Q  F     BTLX8          4  59.9   500   279    7068 
  sw1__g12/Q                     -       A->Q  F     BTLX12        13 103.2   500   301    7368 
  alu_/g700/Q                    -       A->Q  R     NO3X4          1  30.0   234   202    7570 
  alu_/g3/Q                      -       A->Q  R     BTHX12         5  63.0   500   135    7705 
  alu_/g11/Q                     -       A->Q  R     BTHX8          5  56.4   500   160    7866 
  alu_/g682/Q                    -       B->Q  F     NA2I1X4        1  17.8   110    52    7918 
  alu_/g671/Q                    -       B->Q  R     NA3I1X4        1  30.0   138   102    8019 
  alu_/g69/Q                     -       A->Q  R     BTHX12         5  70.2   500   132    8152 
  alu_/g635/Q                    -       A->Q  F     NA2X2          1  10.7   124    62    8213 
  alu_/g617/Q                    -       A->Q  R     AN21X1         1   9.6   208   141    8354 
  alu_/op2_high_reg[2]/D         -       -     R     DFFQX1         1     -     -     0    8354 
#-----------------------------------------------------------------------------------------------



Path 7: VIOLATED (-3416 ps) Setup Check with Pin alu_/op1_low_reg[2]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op1_low_reg[2]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      61                  
     Required Time:=    4939                  
      Launch Clock:-       0                  
         Data Path:-    8354                  
             Slack:=   -3416                  

#-----------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C            -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q            -       C->Q  R     DFRRX4        10 121.4   273   406     406 
  g5247/Q                        -       A->Q  F     NA3X4          6  52.5   155   108     514 
  g5217/Q                        -       A->Q  R     INX2           4  31.1   103    88     602 
  g5146/Q                        -       B->Q  R     AND3X2         7  55.0   246   238     840 
  execute__g35594/Q              -       A->Q  F     INX1           7  48.5   232   179    1019 
  execute__g35336/Q              -       A->Q  R     NO2X1          4  30.1   373   254    1272 
  execute__g108291/Q             -       A->Q  F     NO2X1          2  18.0   152   116    1388 
  execute__g108231/Q             -       A->Q  R     INX1           2  16.4   111    94    1482 
  execute__g107752/Q             -       C->Q  F     AN21X1         2  14.8   190    74    1555 
  execute__g107603/Q             -       B->Q  F     AND2X1         2  17.6   102   201    1757 
  execute__g107507/Q             -       B->Q  R     NA2I1X1        2  16.2   182   132    1888 
  execute__g107302/Q             -       D->Q  F     NO6X1          1   9.0    71   212    2100 
  execute__g107212/Q             -       B->Q  F     AND6X1         1   8.8    92   183    2284 
  execute__g107152/Q             -       D->Q  R     NA6X2          4  30.5   144   274    2558 
  g5051/Q                        -       AN->Q R     NO2I1X1        2  18.7   254   205    2763 
  g5039/Q                        -       A->Q  F     NA2X1          2  18.6   157   115    2878 
  g5032/Q                        -       A->Q  R     INX1           1   9.9    85    74    2952 
  g5022/Q                        -       A->Q  F     NA2X1          4  27.2   171   117    3069 
  g5007/Q                        -       A->Q  R     NO2X1          8  62.8   701   418    3486 
  reg_file__b2v_latch_ix_lo_g2/Q -       E->Q  R     BTHX1         13 134.1   738   521    4007 
  g4979/Q                        -       A->Q  F     INX2           2  28.2   183   112    4119 
  reg_file__g149/Q               -       A->Q  R     ITHX1          3  37.3   500   196    4315 
  g4977/Q                        -       A->Q  F     INX1           2  28.2   340   211    4526 
  sw2__g10/Q                     -       A->Q  R     ITHX1          5  39.7   500   229    4755 
  alu_/g725/Q                    -       A->Q  F     NA2X2          1  12.3   136    67    4822 
  alu_/g722/Q                    -       A->Q  R     NA2X2          1  14.9   108    88    4910 
  alu_/g74/Q                     -       A->Q  R     BTLX4          6  68.5   500   182    5092 
  alu_/g15/Q                     -       A->Q  R     BTLX8          5  52.3   500   161    5253 
  sw2__g3/Q                      -       A->Q  R     BTHX8          4  58.2   500   155    5408 
  sw1__g11/Q                     -       A->Q  R     BTLX12        11 109.2   500   152    5560 
  alu_/g717/Q                    -       B->Q  F     NO2I1X4        1  14.9   117    42    5602 
  alu_/g1/Q                      -       A->Q  F     BTHX4          6  65.2   500   190    5791 
  alu_/g9/Q                      -       A->Q  F     BTHX8          5  50.0   500   222    6013 
  alu_/g715/Q                    -       B->Q  R     NA2I1X4        1  16.8   139   155    6168 
  alu_/g714/Q                    -       A->Q  F     INX2           1  12.7    54    44    6213 
  alu_/g707/Q                    -       A->Q  R     NO3X2          1  15.6   200   102    6315 
  alu_/g75/Q                     -       A->Q  F     ITLX8          3  54.7   500   183    6498 
  alu_/g16/Q                     -       A->Q  F     BTHX8          5  48.5   500   291    6789 
  sw2__g4/Q                      -       A->Q  F     BTLX8          4  59.9   500   279    7068 
  sw1__g12/Q                     -       A->Q  F     BTLX12        13 103.2   500   301    7368 
  alu_/g700/Q                    -       A->Q  R     NO3X4          1  30.0   234   202    7570 
  alu_/g3/Q                      -       A->Q  R     BTHX12         5  63.0   500   135    7705 
  alu_/g11/Q                     -       A->Q  R     BTHX8          5  56.4   500   160    7866 
  alu_/g682/Q                    -       B->Q  F     NA2I1X4        1  17.8   110    52    7918 
  alu_/g671/Q                    -       B->Q  R     NA3I1X4        1  30.0   138   102    8019 
  alu_/g69/Q                     -       A->Q  R     BTHX12         5  70.2   500   132    8152 
  alu_/g634/Q                    -       A->Q  F     NA2X2          1  10.7   124    62    8213 
  alu_/g616/Q                    -       A->Q  R     AN21X1         1   9.6   207   141    8354 
  alu_/op1_low_reg[2]/D          -       -     R     DFFQX1         1     -     -     0    8354 
#-----------------------------------------------------------------------------------------------



Path 8: VIOLATED (-3200 ps) Setup Check with Pin alu_/op1_low_reg[3]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (F) alu_/op1_low_reg[3]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     182                  
     Required Time:=    4818                  
      Launch Clock:-       0                  
         Data Path:-    8018                  
             Slack:=   -3200                  

#-----------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C            -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q            -       C->Q  R     DFRRX4        10 121.4   273   406     406 
  g5247/Q                        -       A->Q  F     NA3X4          6  52.5   155   108     514 
  g5217/Q                        -       A->Q  R     INX2           4  31.1   103    88     602 
  g5146/Q                        -       B->Q  R     AND3X2         7  55.0   246   238     840 
  execute__g35594/Q              -       A->Q  F     INX1           7  48.5   232   179    1019 
  execute__g35336/Q              -       A->Q  R     NO2X1          4  30.1   373   254    1272 
  execute__g108291/Q             -       A->Q  F     NO2X1          2  18.0   152   116    1388 
  execute__g108231/Q             -       A->Q  R     INX1           2  16.4   111    94    1482 
  execute__g107752/Q             -       C->Q  F     AN21X1         2  14.8   190    74    1555 
  execute__g107603/Q             -       B->Q  F     AND2X1         2  17.6   102   201    1757 
  execute__g107507/Q             -       B->Q  R     NA2I1X1        2  16.2   182   132    1888 
  execute__g107302/Q             -       D->Q  F     NO6X1          1   9.0    71   212    2100 
  execute__g107212/Q             -       B->Q  F     AND6X1         1   8.8    92   183    2284 
  execute__g107152/Q             -       D->Q  R     NA6X2          4  30.5   144   274    2558 
  g5051/Q                        -       AN->Q R     NO2I1X1        2  18.7   254   205    2763 
  g5039/Q                        -       A->Q  F     NA2X1          2  18.6   157   115    2878 
  g5032/Q                        -       A->Q  R     INX1           1   9.9    85    74    2952 
  g5022/Q                        -       A->Q  F     NA2X1          4  27.2   171   117    3069 
  g5007/Q                        -       A->Q  R     NO2X1          8  62.8   701   418    3486 
  reg_file__b2v_latch_ix_lo_g2/Q -       E->Q  R     BTHX1         13 134.1   738   521    4007 
  g4979/Q                        -       A->Q  F     INX2           2  28.2   183   112    4119 
  reg_file__g149/Q               -       A->Q  R     ITHX1          3  37.3   500   196    4315 
  g4977/Q                        -       A->Q  F     INX1           2  28.2   340   211    4526 
  sw2__g10/Q                     -       A->Q  R     ITHX1          5  39.7   500   229    4755 
  alu_/g725/Q                    -       A->Q  F     NA2X2          1  12.3   136    67    4822 
  alu_/g722/Q                    -       A->Q  R     NA2X2          1  14.9   108    88    4910 
  alu_/g74/Q                     -       A->Q  R     BTLX4          6  68.5   500   182    5092 
  alu_/g15/Q                     -       A->Q  R     BTLX8          5  52.3   500   161    5253 
  sw2__g3/Q                      -       A->Q  R     BTHX8          4  58.2   500   155    5408 
  sw1__g11/Q                     -       A->Q  R     BTLX12        11 109.2   500   152    5560 
  alu_/g717/Q                    -       B->Q  F     NO2I1X4        1  14.9   117    42    5602 
  alu_/g1/Q                      -       A->Q  F     BTHX4          6  65.2   500   190    5791 
  alu_/g9/Q                      -       A->Q  F     BTHX8          5  50.0   500   222    6013 
  alu_/g715/Q                    -       B->Q  R     NA2I1X4        1  16.8   139   155    6168 
  alu_/g714/Q                    -       A->Q  F     INX2           1  12.7    54    44    6213 
  alu_/g707/Q                    -       A->Q  R     NO3X2          1  15.6   200   102    6315 
  alu_/g75/Q                     -       A->Q  F     ITLX8          3  54.7   500   183    6498 
  alu_/g16/Q                     -       A->Q  F     BTHX8          5  48.5   500   291    6789 
  sw2__g4/Q                      -       A->Q  F     BTLX8          4  59.9   500   279    7068 
  sw1__g12/Q                     -       A->Q  F     BTLX12        13 103.2   500   301    7368 
  alu_/g674/Q                    -       A->Q  R     NA3X2          1  15.9   197   178    7546 
  alu_/g5/Q                      -       A->Q  F     ITHX1          4  53.4   500   144    7690 
  alu_/g632/Q                    -       A->Q  R     AN21X1         1   9.8   263   255    7945 
  alu_/g620/Q                    -       A->Q  F     NO2X1          1   9.6   156    73    8018 
  alu_/op1_low_reg[3]/D          -       -     F     DFFQX1         1     -     -     0    8018 
#-----------------------------------------------------------------------------------------------



Path 9: VIOLATED (-3200 ps) Setup Check with Pin alu_/op2_high_reg[3]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (F) alu_/op2_high_reg[3]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     182                  
     Required Time:=    4818                  
      Launch Clock:-       0                  
         Data Path:-    8018                  
             Slack:=   -3200                  

#-----------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C            -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q            -       C->Q  R     DFRRX4        10 121.4   273   406     406 
  g5247/Q                        -       A->Q  F     NA3X4          6  52.5   155   108     514 
  g5217/Q                        -       A->Q  R     INX2           4  31.1   103    88     602 
  g5146/Q                        -       B->Q  R     AND3X2         7  55.0   246   238     840 
  execute__g35594/Q              -       A->Q  F     INX1           7  48.5   232   179    1019 
  execute__g35336/Q              -       A->Q  R     NO2X1          4  30.1   373   254    1272 
  execute__g108291/Q             -       A->Q  F     NO2X1          2  18.0   152   116    1388 
  execute__g108231/Q             -       A->Q  R     INX1           2  16.4   111    94    1482 
  execute__g107752/Q             -       C->Q  F     AN21X1         2  14.8   190    74    1555 
  execute__g107603/Q             -       B->Q  F     AND2X1         2  17.6   102   201    1757 
  execute__g107507/Q             -       B->Q  R     NA2I1X1        2  16.2   182   132    1888 
  execute__g107302/Q             -       D->Q  F     NO6X1          1   9.0    71   212    2100 
  execute__g107212/Q             -       B->Q  F     AND6X1         1   8.8    92   183    2284 
  execute__g107152/Q             -       D->Q  R     NA6X2          4  30.5   144   274    2558 
  g5051/Q                        -       AN->Q R     NO2I1X1        2  18.7   254   205    2763 
  g5039/Q                        -       A->Q  F     NA2X1          2  18.6   157   115    2878 
  g5032/Q                        -       A->Q  R     INX1           1   9.9    85    74    2952 
  g5022/Q                        -       A->Q  F     NA2X1          4  27.2   171   117    3069 
  g5007/Q                        -       A->Q  R     NO2X1          8  62.8   701   418    3486 
  reg_file__b2v_latch_ix_lo_g2/Q -       E->Q  R     BTHX1         13 134.1   738   521    4007 
  g4979/Q                        -       A->Q  F     INX2           2  28.2   183   112    4119 
  reg_file__g149/Q               -       A->Q  R     ITHX1          3  37.3   500   196    4315 
  g4977/Q                        -       A->Q  F     INX1           2  28.2   340   211    4526 
  sw2__g10/Q                     -       A->Q  R     ITHX1          5  39.7   500   229    4755 
  alu_/g725/Q                    -       A->Q  F     NA2X2          1  12.3   136    67    4822 
  alu_/g722/Q                    -       A->Q  R     NA2X2          1  14.9   108    88    4910 
  alu_/g74/Q                     -       A->Q  R     BTLX4          6  68.5   500   182    5092 
  alu_/g15/Q                     -       A->Q  R     BTLX8          5  52.3   500   161    5253 
  sw2__g3/Q                      -       A->Q  R     BTHX8          4  58.2   500   155    5408 
  sw1__g11/Q                     -       A->Q  R     BTLX12        11 109.2   500   152    5560 
  alu_/g717/Q                    -       B->Q  F     NO2I1X4        1  14.9   117    42    5602 
  alu_/g1/Q                      -       A->Q  F     BTHX4          6  65.2   500   190    5791 
  alu_/g9/Q                      -       A->Q  F     BTHX8          5  50.0   500   222    6013 
  alu_/g715/Q                    -       B->Q  R     NA2I1X4        1  16.8   139   155    6168 
  alu_/g714/Q                    -       A->Q  F     INX2           1  12.7    54    44    6213 
  alu_/g707/Q                    -       A->Q  R     NO3X2          1  15.6   200   102    6315 
  alu_/g75/Q                     -       A->Q  F     ITLX8          3  54.7   500   183    6498 
  alu_/g16/Q                     -       A->Q  F     BTHX8          5  48.5   500   291    6789 
  sw2__g4/Q                      -       A->Q  F     BTLX8          4  59.9   500   279    7068 
  sw1__g12/Q                     -       A->Q  F     BTLX12        13 103.2   500   301    7368 
  alu_/g674/Q                    -       A->Q  R     NA3X2          1  15.9   197   178    7546 
  alu_/g5/Q                      -       A->Q  F     ITHX1          4  53.4   500   144    7690 
  alu_/g633/Q                    -       A->Q  R     AN21X1         1   9.8   263   255    7945 
  alu_/g619/Q                    -       A->Q  F     NO2X1          1   9.6   156    73    8018 
  alu_/op2_high_reg[3]/D         -       -     F     DFFQX1         1     -     -     0    8018 
#-----------------------------------------------------------------------------------------------



Path 10: VIOLATED (-3155 ps) Setup Check with Pin alu_/op1_high_reg[3]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (F) alu_/op1_high_reg[3]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     185                  
     Required Time:=    4815                  
      Launch Clock:-       0                  
         Data Path:-    7970                  
             Slack:=   -3155                  

#-----------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C            -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q            -       C->Q  R     DFRRX4        10 121.4   273   406     406 
  g5247/Q                        -       A->Q  F     NA3X4          6  52.5   155   108     514 
  g5217/Q                        -       A->Q  R     INX2           4  31.1   103    88     602 
  g5146/Q                        -       B->Q  R     AND3X2         7  55.0   246   238     840 
  execute__g35594/Q              -       A->Q  F     INX1           7  48.5   232   179    1019 
  execute__g35336/Q              -       A->Q  R     NO2X1          4  30.1   373   254    1272 
  execute__g108291/Q             -       A->Q  F     NO2X1          2  18.0   152   116    1388 
  execute__g108231/Q             -       A->Q  R     INX1           2  16.4   111    94    1482 
  execute__g107752/Q             -       C->Q  F     AN21X1         2  14.8   190    74    1555 
  execute__g107603/Q             -       B->Q  F     AND2X1         2  17.6   102   201    1757 
  execute__g107507/Q             -       B->Q  R     NA2I1X1        2  16.2   182   132    1888 
  execute__g107302/Q             -       D->Q  F     NO6X1          1   9.0    71   212    2100 
  execute__g107212/Q             -       B->Q  F     AND6X1         1   8.8    92   183    2284 
  execute__g107152/Q             -       D->Q  R     NA6X2          4  30.5   144   274    2558 
  g5051/Q                        -       AN->Q R     NO2I1X1        2  18.7   254   205    2763 
  g5039/Q                        -       A->Q  F     NA2X1          2  18.6   157   115    2878 
  g5032/Q                        -       A->Q  R     INX1           1   9.9    85    74    2952 
  g5022/Q                        -       A->Q  F     NA2X1          4  27.2   171   117    3069 
  g5007/Q                        -       A->Q  R     NO2X1          8  62.8   701   418    3486 
  reg_file__b2v_latch_ix_lo_g2/Q -       E->Q  R     BTHX1         13 134.1   738   521    4007 
  g4979/Q                        -       A->Q  F     INX2           2  28.2   183   112    4119 
  reg_file__g149/Q               -       A->Q  R     ITHX1          3  37.3   500   196    4315 
  g4977/Q                        -       A->Q  F     INX1           2  28.2   340   211    4526 
  sw2__g10/Q                     -       A->Q  R     ITHX1          5  39.7   500   229    4755 
  alu_/g725/Q                    -       A->Q  F     NA2X2          1  12.3   136    67    4822 
  alu_/g722/Q                    -       A->Q  R     NA2X2          1  14.9   108    88    4910 
  alu_/g74/Q                     -       A->Q  R     BTLX4          6  68.5   500   182    5092 
  alu_/g15/Q                     -       A->Q  R     BTLX8          5  52.3   500   161    5253 
  sw2__g3/Q                      -       A->Q  R     BTHX8          4  58.2   500   155    5408 
  sw1__g11/Q                     -       A->Q  R     BTLX12        11 109.2   500   152    5560 
  alu_/g717/Q                    -       B->Q  F     NO2I1X4        1  14.9   117    42    5602 
  alu_/g1/Q                      -       A->Q  F     BTHX4          6  65.2   500   190    5791 
  alu_/g9/Q                      -       A->Q  F     BTHX8          5  50.0   500   222    6013 
  alu_/g715/Q                    -       B->Q  R     NA2I1X4        1  16.8   139   155    6168 
  alu_/g714/Q                    -       A->Q  F     INX2           1  12.7    54    44    6213 
  alu_/g707/Q                    -       A->Q  R     NO3X2          1  15.6   200   102    6315 
  alu_/g75/Q                     -       A->Q  F     ITLX8          3  54.7   500   183    6498 
  alu_/g16/Q                     -       A->Q  F     BTHX8          5  48.5   500   291    6789 
  sw2__g4/Q                      -       A->Q  F     BTLX8          4  59.9   500   279    7068 
  sw1__g12/Q                     -       A->Q  F     BTLX12        13 103.2   500   301    7368 
  alu_/g674/Q                    -       A->Q  R     NA3X2          1  15.9   197   178    7546 
  alu_/g5/Q                      -       A->Q  F     ITHX1          4  53.4   500   144    7690 
  alu_/g666/Q                    -       A->Q  R     INX2           3  28.9   218   203    7893 
  alu_/g624/Q                    -       A->Q  F     NO3X1          1   9.6   178    76    7970 
  alu_/op1_high_reg[3]/D         -       -     F     DFFQX1         1     -     -     0    7970 
#-----------------------------------------------------------------------------------------------



Path 11: VIOLATED (-3015 ps) Setup Check with Pin alu_/op2_low_reg[1]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op2_low_reg[1]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      61                  
     Required Time:=    4939                  
      Launch Clock:-       0                  
         Data Path:-    7953                  
             Slack:=   -3015                  

#-----------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C            -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q            -       C->Q  R     DFRRX4        10 121.4   273   406     406 
  g5247/Q                        -       A->Q  F     NA3X4          6  52.5   155   108     514 
  g5217/Q                        -       A->Q  R     INX2           4  31.1   103    88     602 
  g5146/Q                        -       B->Q  R     AND3X2         7  55.0   246   238     840 
  execute__g35594/Q              -       A->Q  F     INX1           7  48.5   232   179    1019 
  execute__g35336/Q              -       A->Q  R     NO2X1          4  30.1   373   254    1272 
  execute__g108291/Q             -       A->Q  F     NO2X1          2  18.0   152   116    1388 
  execute__g108231/Q             -       A->Q  R     INX1           2  16.4   111    94    1482 
  execute__g107752/Q             -       C->Q  F     AN21X1         2  14.8   190    74    1555 
  execute__g107603/Q             -       B->Q  F     AND2X1         2  17.6   102   201    1757 
  execute__g107507/Q             -       B->Q  R     NA2I1X1        2  16.2   182   132    1888 
  execute__g107302/Q             -       D->Q  F     NO6X1          1   9.0    71   212    2100 
  execute__g107212/Q             -       B->Q  F     AND6X1         1   8.8    92   183    2284 
  execute__g107152/Q             -       D->Q  R     NA6X2          4  30.5   144   274    2558 
  g5051/Q                        -       AN->Q R     NO2I1X1        2  18.7   254   205    2763 
  g5039/Q                        -       A->Q  F     NA2X1          2  18.6   157   115    2878 
  g5032/Q                        -       A->Q  R     INX1           1   9.9    85    74    2952 
  g5022/Q                        -       A->Q  F     NA2X1          4  27.2   171   117    3069 
  g5007/Q                        -       A->Q  R     NO2X1          8  62.8   701   418    3486 
  reg_file__b2v_latch_ix_lo_g2/Q -       E->Q  R     BTHX1         13 134.1   738   521    4007 
  g4979/Q                        -       A->Q  F     INX2           2  28.2   183   112    4119 
  reg_file__g149/Q               -       A->Q  R     ITHX1          3  37.3   500   196    4315 
  g4977/Q                        -       A->Q  F     INX1           2  28.2   340   211    4526 
  sw2__g10/Q                     -       A->Q  R     ITHX1          5  39.7   500   229    4755 
  alu_/g725/Q                    -       A->Q  F     NA2X2          1  12.3   136    67    4822 
  alu_/g722/Q                    -       A->Q  R     NA2X2          1  14.9   108    88    4910 
  alu_/g74/Q                     -       A->Q  R     BTLX4          6  68.5   500   182    5092 
  alu_/g15/Q                     -       A->Q  R     BTLX8          5  52.3   500   161    5253 
  sw2__g3/Q                      -       A->Q  R     BTHX8          4  58.2   500   155    5408 
  sw1__g11/Q                     -       A->Q  R     BTLX12        11 109.2   500   152    5560 
  alu_/g717/Q                    -       B->Q  F     NO2I1X4        1  14.9   117    42    5602 
  alu_/g1/Q                      -       A->Q  F     BTHX4          6  65.2   500   190    5791 
  alu_/g9/Q                      -       A->Q  F     BTHX8          5  50.0   500   222    6013 
  alu_/g715/Q                    -       B->Q  R     NA2I1X4        1  16.8   139   155    6168 
  alu_/g714/Q                    -       A->Q  F     INX2           1  12.7    54    44    6213 
  alu_/g707/Q                    -       A->Q  R     NO3X2          1  15.6   200   102    6315 
  alu_/g75/Q                     -       A->Q  F     ITLX8          3  54.7   500   183    6498 
  alu_/g16/Q                     -       A->Q  F     BTHX8          5  48.5   500   291    6789 
  sw2__g4/Q                      -       A->Q  F     BTLX8          4  59.9   500   279    7068 
  sw1__g12/Q                     -       A->Q  F     BTLX12        13 103.2   500   301    7368 
  alu_/g700/Q                    -       A->Q  R     NO3X4          1  30.0   234   202    7570 
  alu_/g3/Q                      -       A->Q  R     BTHX12         5  63.0   500   135    7705 
  alu_/g639/Q                    -       A->Q  F     NA2X1          1  10.7   164   101    7806 
  alu_/g623/Q                    -       A->Q  R     AN21X1         1   9.6   208   147    7953 
  alu_/op2_low_reg[1]/D          -       -     R     DFFQX1         1     -     -     0    7953 
#-----------------------------------------------------------------------------------------------



Path 12: VIOLATED (-3014 ps) Setup Check with Pin alu_/op2_high_reg[1]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op2_high_reg[1]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      61                  
     Required Time:=    4939                  
      Launch Clock:-       0                  
         Data Path:-    7953                  
             Slack:=   -3014                  

#-----------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C            -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q            -       C->Q  R     DFRRX4        10 121.4   273   406     406 
  g5247/Q                        -       A->Q  F     NA3X4          6  52.5   155   108     514 
  g5217/Q                        -       A->Q  R     INX2           4  31.1   103    88     602 
  g5146/Q                        -       B->Q  R     AND3X2         7  55.0   246   238     840 
  execute__g35594/Q              -       A->Q  F     INX1           7  48.5   232   179    1019 
  execute__g35336/Q              -       A->Q  R     NO2X1          4  30.1   373   254    1272 
  execute__g108291/Q             -       A->Q  F     NO2X1          2  18.0   152   116    1388 
  execute__g108231/Q             -       A->Q  R     INX1           2  16.4   111    94    1482 
  execute__g107752/Q             -       C->Q  F     AN21X1         2  14.8   190    74    1555 
  execute__g107603/Q             -       B->Q  F     AND2X1         2  17.6   102   201    1757 
  execute__g107507/Q             -       B->Q  R     NA2I1X1        2  16.2   182   132    1888 
  execute__g107302/Q             -       D->Q  F     NO6X1          1   9.0    71   212    2100 
  execute__g107212/Q             -       B->Q  F     AND6X1         1   8.8    92   183    2284 
  execute__g107152/Q             -       D->Q  R     NA6X2          4  30.5   144   274    2558 
  g5051/Q                        -       AN->Q R     NO2I1X1        2  18.7   254   205    2763 
  g5039/Q                        -       A->Q  F     NA2X1          2  18.6   157   115    2878 
  g5032/Q                        -       A->Q  R     INX1           1   9.9    85    74    2952 
  g5022/Q                        -       A->Q  F     NA2X1          4  27.2   171   117    3069 
  g5007/Q                        -       A->Q  R     NO2X1          8  62.8   701   418    3486 
  reg_file__b2v_latch_ix_lo_g2/Q -       E->Q  R     BTHX1         13 134.1   738   521    4007 
  g4979/Q                        -       A->Q  F     INX2           2  28.2   183   112    4119 
  reg_file__g149/Q               -       A->Q  R     ITHX1          3  37.3   500   196    4315 
  g4977/Q                        -       A->Q  F     INX1           2  28.2   340   211    4526 
  sw2__g10/Q                     -       A->Q  R     ITHX1          5  39.7   500   229    4755 
  alu_/g725/Q                    -       A->Q  F     NA2X2          1  12.3   136    67    4822 
  alu_/g722/Q                    -       A->Q  R     NA2X2          1  14.9   108    88    4910 
  alu_/g74/Q                     -       A->Q  R     BTLX4          6  68.5   500   182    5092 
  alu_/g15/Q                     -       A->Q  R     BTLX8          5  52.3   500   161    5253 
  sw2__g3/Q                      -       A->Q  R     BTHX8          4  58.2   500   155    5408 
  sw1__g11/Q                     -       A->Q  R     BTLX12        11 109.2   500   152    5560 
  alu_/g717/Q                    -       B->Q  F     NO2I1X4        1  14.9   117    42    5602 
  alu_/g1/Q                      -       A->Q  F     BTHX4          6  65.2   500   190    5791 
  alu_/g9/Q                      -       A->Q  F     BTHX8          5  50.0   500   222    6013 
  alu_/g715/Q                    -       B->Q  R     NA2I1X4        1  16.8   139   155    6168 
  alu_/g714/Q                    -       A->Q  F     INX2           1  12.7    54    44    6213 
  alu_/g707/Q                    -       A->Q  R     NO3X2          1  15.6   200   102    6315 
  alu_/g75/Q                     -       A->Q  F     ITLX8          3  54.7   500   183    6498 
  alu_/g16/Q                     -       A->Q  F     BTHX8          5  48.5   500   291    6789 
  sw2__g4/Q                      -       A->Q  F     BTLX8          4  59.9   500   279    7068 
  sw1__g12/Q                     -       A->Q  F     BTLX12        13 103.2   500   301    7368 
  alu_/g700/Q                    -       A->Q  R     NO3X4          1  30.0   234   202    7570 
  alu_/g3/Q                      -       A->Q  R     BTHX12         5  63.0   500   135    7705 
  alu_/g638/Q                    -       A->Q  F     NA2X1          1  10.7   162   101    7806 
  alu_/g622/Q                    -       A->Q  R     AN21X1         1   9.6   208   147    7953 
  alu_/op2_high_reg[1]/D         -       -     R     DFFQX1         1     -     -     0    7953 
#-----------------------------------------------------------------------------------------------



Path 13: VIOLATED (-3014 ps) Setup Check with Pin alu_/op1_low_reg[1]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op1_low_reg[1]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      61                  
     Required Time:=    4939                  
      Launch Clock:-       0                  
         Data Path:-    7953                  
             Slack:=   -3014                  

#-----------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C            -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q            -       C->Q  R     DFRRX4        10 121.4   273   406     406 
  g5247/Q                        -       A->Q  F     NA3X4          6  52.5   155   108     514 
  g5217/Q                        -       A->Q  R     INX2           4  31.1   103    88     602 
  g5146/Q                        -       B->Q  R     AND3X2         7  55.0   246   238     840 
  execute__g35594/Q              -       A->Q  F     INX1           7  48.5   232   179    1019 
  execute__g35336/Q              -       A->Q  R     NO2X1          4  30.1   373   254    1272 
  execute__g108291/Q             -       A->Q  F     NO2X1          2  18.0   152   116    1388 
  execute__g108231/Q             -       A->Q  R     INX1           2  16.4   111    94    1482 
  execute__g107752/Q             -       C->Q  F     AN21X1         2  14.8   190    74    1555 
  execute__g107603/Q             -       B->Q  F     AND2X1         2  17.6   102   201    1757 
  execute__g107507/Q             -       B->Q  R     NA2I1X1        2  16.2   182   132    1888 
  execute__g107302/Q             -       D->Q  F     NO6X1          1   9.0    71   212    2100 
  execute__g107212/Q             -       B->Q  F     AND6X1         1   8.8    92   183    2284 
  execute__g107152/Q             -       D->Q  R     NA6X2          4  30.5   144   274    2558 
  g5051/Q                        -       AN->Q R     NO2I1X1        2  18.7   254   205    2763 
  g5039/Q                        -       A->Q  F     NA2X1          2  18.6   157   115    2878 
  g5032/Q                        -       A->Q  R     INX1           1   9.9    85    74    2952 
  g5022/Q                        -       A->Q  F     NA2X1          4  27.2   171   117    3069 
  g5007/Q                        -       A->Q  R     NO2X1          8  62.8   701   418    3486 
  reg_file__b2v_latch_ix_lo_g2/Q -       E->Q  R     BTHX1         13 134.1   738   521    4007 
  g4979/Q                        -       A->Q  F     INX2           2  28.2   183   112    4119 
  reg_file__g149/Q               -       A->Q  R     ITHX1          3  37.3   500   196    4315 
  g4977/Q                        -       A->Q  F     INX1           2  28.2   340   211    4526 
  sw2__g10/Q                     -       A->Q  R     ITHX1          5  39.7   500   229    4755 
  alu_/g725/Q                    -       A->Q  F     NA2X2          1  12.3   136    67    4822 
  alu_/g722/Q                    -       A->Q  R     NA2X2          1  14.9   108    88    4910 
  alu_/g74/Q                     -       A->Q  R     BTLX4          6  68.5   500   182    5092 
  alu_/g15/Q                     -       A->Q  R     BTLX8          5  52.3   500   161    5253 
  sw2__g3/Q                      -       A->Q  R     BTHX8          4  58.2   500   155    5408 
  sw1__g11/Q                     -       A->Q  R     BTLX12        11 109.2   500   152    5560 
  alu_/g717/Q                    -       B->Q  F     NO2I1X4        1  14.9   117    42    5602 
  alu_/g1/Q                      -       A->Q  F     BTHX4          6  65.2   500   190    5791 
  alu_/g9/Q                      -       A->Q  F     BTHX8          5  50.0   500   222    6013 
  alu_/g715/Q                    -       B->Q  R     NA2I1X4        1  16.8   139   155    6168 
  alu_/g714/Q                    -       A->Q  F     INX2           1  12.7    54    44    6213 
  alu_/g707/Q                    -       A->Q  R     NO3X2          1  15.6   200   102    6315 
  alu_/g75/Q                     -       A->Q  F     ITLX8          3  54.7   500   183    6498 
  alu_/g16/Q                     -       A->Q  F     BTHX8          5  48.5   500   291    6789 
  sw2__g4/Q                      -       A->Q  F     BTLX8          4  59.9   500   279    7068 
  sw1__g12/Q                     -       A->Q  F     BTLX12        13 103.2   500   301    7368 
  alu_/g700/Q                    -       A->Q  R     NO3X4          1  30.0   234   202    7570 
  alu_/g3/Q                      -       A->Q  R     BTHX12         5  63.0   500   135    7705 
  alu_/g637/Q                    -       A->Q  F     NA2X1          1  10.7   162   101    7806 
  alu_/g621/Q                    -       A->Q  R     AN21X1         1   9.6   207   147    7953 
  alu_/op1_low_reg[1]/D          -       -     R     DFFQX1         1     -     -     0    7953 
#-----------------------------------------------------------------------------------------------



Path 14: VIOLATED (-2765 ps) Setup Check with Pin data_pins__dout_reg[4]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (F) data_pins__dout_reg[4]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     180                  
     Required Time:=    4820                  
      Launch Clock:-       0                  
         Data Path:-    7586                  
             Slack:=   -2765                  

#-----------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C            -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q            -       C->Q  R     DFRRX4        10 121.4   273   406     406 
  g5247/Q                        -       A->Q  F     NA3X4          6  52.5   155   108     514 
  g5217/Q                        -       A->Q  R     INX2           4  31.1   103    88     602 
  g5146/Q                        -       B->Q  R     AND3X2         7  55.0   246   238     840 
  execute__g35594/Q              -       A->Q  F     INX1           7  48.5   232   179    1019 
  execute__g35336/Q              -       A->Q  R     NO2X1          4  30.1   373   254    1272 
  execute__g108291/Q             -       A->Q  F     NO2X1          2  18.0   152   116    1388 
  execute__g108231/Q             -       A->Q  R     INX1           2  16.4   111    94    1482 
  execute__g107752/Q             -       C->Q  F     AN21X1         2  14.8   190    74    1555 
  execute__g107603/Q             -       B->Q  F     AND2X1         2  17.6   102   201    1757 
  execute__g107507/Q             -       B->Q  R     NA2I1X1        2  16.2   182   132    1888 
  execute__g107302/Q             -       D->Q  F     NO6X1          1   9.0    71   212    2100 
  execute__g107212/Q             -       B->Q  F     AND6X1         1   8.8    92   183    2284 
  execute__g107152/Q             -       D->Q  R     NA6X2          4  30.5   144   274    2558 
  g5051/Q                        -       AN->Q R     NO2I1X1        2  18.7   254   205    2763 
  g5039/Q                        -       A->Q  F     NA2X1          2  18.6   157   115    2878 
  g5032/Q                        -       A->Q  R     INX1           1   9.9    85    74    2952 
  g5022/Q                        -       A->Q  F     NA2X1          4  27.2   171   117    3069 
  g5007/Q                        -       A->Q  R     NO2X1          8  62.8   701   418    3486 
  reg_file__b2v_latch_ix_lo_g2/Q -       E->Q  R     BTHX1         13 134.1   738   521    4007 
  g4979/Q                        -       A->Q  F     INX2           2  28.2   183   112    4119 
  reg_file__g149/Q               -       A->Q  R     ITHX1          3  37.3   500   196    4315 
  g4977/Q                        -       A->Q  F     INX1           2  28.2   340   211    4526 
  sw2__g10/Q                     -       A->Q  R     ITHX1          5  39.7   500   229    4755 
  alu_/g725/Q                    -       A->Q  F     NA2X2          1  12.3   136    67    4822 
  alu_/g722/Q                    -       A->Q  R     NA2X2          1  14.9   108    88    4910 
  alu_/g74/Q                     -       A->Q  R     BTLX4          6  68.5   500   182    5092 
  alu_/g15/Q                     -       A->Q  R     BTLX8          5  52.3   500   161    5253 
  sw2__g3/Q                      -       A->Q  R     BTHX8          4  58.2   500   155    5408 
  sw1__g11/Q                     -       A->Q  R     BTLX12        11 109.2   500   152    5560 
  alu_/g717/Q                    -       B->Q  F     NO2I1X4        1  14.9   117    42    5602 
  alu_/g1/Q                      -       A->Q  F     BTHX4          6  65.2   500   190    5791 
  alu_/g9/Q                      -       A->Q  F     BTHX8          5  50.0   500   222    6013 
  alu_/g715/Q                    -       B->Q  R     NA2I1X4        1  16.8   139   155    6168 
  alu_/g714/Q                    -       A->Q  F     INX2           1  12.7    54    44    6213 
  alu_/g707/Q                    -       A->Q  R     NO3X2          1  15.6   200   102    6315 
  alu_/g75/Q                     -       A->Q  F     ITLX8          3  54.7   500   183    6498 
  alu_/g16/Q                     -       A->Q  F     BTHX8          5  48.5   500   291    6789 
  sw2__g4/Q                      -       A->Q  F     BTLX8          4  59.9   500   279    7068 
  sw1__g12/Q                     -       A->Q  F     BTLX12        13 103.2   500   301    7368 
  g4961/Q                        -       A->Q  R     INX1           1  11.2   145   135    7504 
  g4726/Q                        -       A->Q  F     ON21X1         1   9.6   142    82    7586 
  data_pins__dout_reg[4]/D       -       -     F     DFFQX1         1     -     -     0    7586 
#-----------------------------------------------------------------------------------------------



Path 15: VIOLATED (-2021 ps) Setup Check with Pin data_pins__dout_reg[3]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (F) data_pins__dout_reg[3]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     184                  
     Required Time:=    4816                  
      Launch Clock:-       0                  
         Data Path:-    6836                  
             Slack:=   -2021                  

#-----------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C            -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q            -       C->Q  R     DFRRX4        10 121.4   273   406     406 
  g5247/Q                        -       A->Q  F     NA3X4          6  52.5   155   108     514 
  g5217/Q                        -       A->Q  R     INX2           4  31.1   103    88     602 
  g5146/Q                        -       B->Q  R     AND3X2         7  55.0   246   238     840 
  execute__g35594/Q              -       A->Q  F     INX1           7  48.5   232   179    1019 
  execute__g35336/Q              -       A->Q  R     NO2X1          4  30.1   373   254    1272 
  execute__g108291/Q             -       A->Q  F     NO2X1          2  18.0   152   116    1388 
  execute__g108231/Q             -       A->Q  R     INX1           2  16.4   111    94    1482 
  execute__g107752/Q             -       C->Q  F     AN21X1         2  14.8   190    74    1555 
  execute__g107603/Q             -       B->Q  F     AND2X1         2  17.6   102   201    1757 
  execute__g107507/Q             -       B->Q  R     NA2I1X1        2  16.2   182   132    1888 
  execute__g107302/Q             -       D->Q  F     NO6X1          1   9.0    71   212    2100 
  execute__g107212/Q             -       B->Q  F     AND6X1         1   8.8    92   183    2284 
  execute__g107152/Q             -       D->Q  R     NA6X2          4  30.5   144   274    2558 
  g5051/Q                        -       AN->Q R     NO2I1X1        2  18.7   254   205    2763 
  g5039/Q                        -       A->Q  F     NA2X1          2  18.6   157   115    2878 
  g5032/Q                        -       A->Q  R     INX1           1   9.9    85    74    2952 
  g5022/Q                        -       A->Q  F     NA2X1          4  27.2   171   117    3069 
  g5007/Q                        -       A->Q  R     NO2X1          8  62.8   701   418    3486 
  reg_file__b2v_latch_ix_lo_g2/Q -       E->Q  R     BTHX1         13 134.1   738   521    4007 
  g4979/Q                        -       A->Q  F     INX2           2  28.2   183   112    4119 
  reg_file__g149/Q               -       A->Q  R     ITHX1          3  37.3   500   196    4315 
  g4977/Q                        -       A->Q  F     INX1           2  28.2   340   211    4526 
  sw2__g10/Q                     -       A->Q  R     ITHX1          5  39.7   500   229    4755 
  alu_/g725/Q                    -       A->Q  F     NA2X2          1  12.3   136    67    4822 
  alu_/g722/Q                    -       A->Q  R     NA2X2          1  14.9   108    88    4910 
  alu_/g74/Q                     -       A->Q  R     BTLX4          6  68.5   500   182    5092 
  alu_/g15/Q                     -       A->Q  R     BTLX8          5  52.3   500   161    5253 
  sw2__g3/Q                      -       A->Q  R     BTHX8          4  58.2   500   155    5408 
  sw1__g11/Q                     -       A->Q  R     BTLX12        11 109.2   500   152    5560 
  alu_/g717/Q                    -       B->Q  F     NO2I1X4        1  14.9   117    42    5602 
  alu_/g1/Q                      -       A->Q  F     BTHX4          6  65.2   500   190    5791 
  alu_/g9/Q                      -       A->Q  F     BTHX8          5  50.0   500   222    6013 
  sw2__g5/Q                      -       A->Q  F     BTHX2          4  59.9   500   317    6330 
  sw1__g13/Q                     -       A->Q  F     BTHX12         9  87.3   500   297    6627 
  g4962/Q                        -       A->Q  R     INX2           2  17.6   124   115    6743 
  g4729/Q                        -       A->Q  F     ON22X1         1   9.6   172    94    6836 
  data_pins__dout_reg[3]/D       -       -     F     DFFQX1         1     -     -     0    6836 
#-----------------------------------------------------------------------------------------------



Path 16: VIOLATED (-1943 ps) Setup Check with Pin alu_/op1_high_reg[0]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op1_high_reg[0]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      62                  
     Required Time:=    4938                  
      Launch Clock:-       0                  
         Data Path:-    6881                  
             Slack:=   -1943                  

#-------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C             -       -      R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q             -       C->Q   R     DFRRX4        10 121.4   273   406     406 
  g5247/Q                         -       A->Q   F     NA3X4          6  52.5   155   108     514 
  g5217/Q                         -       A->Q   R     INX2           4  31.1   103    88     602 
  g5146/Q                         -       B->Q   R     AND3X2         7  55.0   246   238     840 
  execute__g35594/Q               -       A->Q   F     INX1           7  48.5   232   179    1019 
  execute__g35336/Q               -       A->Q   R     NO2X1          4  30.1   373   254    1272 
  execute__g108291/Q              -       A->Q   F     NO2X1          2  18.0   152   116    1388 
  execute__g108231/Q              -       A->Q   R     INX1           2  16.4   111    94    1482 
  execute__g107752/Q              -       C->Q   F     AN21X1         2  14.8   190    74    1555 
  execute__g107603/Q              -       B->Q   F     AND2X1         2  17.6   102   201    1757 
  execute__g107507/Q              -       B->Q   R     NA2I1X1        2  16.2   182   132    1888 
  execute__g107302/Q              -       D->Q   F     NO6X1          1   9.0    71   212    2100 
  execute__g107212/Q              -       B->Q   F     AND6X1         1   8.8    92   183    2284 
  execute__g107152/Q              -       D->Q   R     NA6X2          4  30.5   144   274    2558 
  g5051/Q                         -       AN->Q  R     NO2I1X1        2  18.7   254   205    2763 
  g5050/Q                         -       A->Q   F     INX1           1  12.4   103    80    2843 
  g5047/Q                         -       A->Q   R     NO2X2          3  27.8   194   127    2970 
  g5045/Q                         -       A->Q   F     INX1           2  19.0   115    94    3064 
  g5038/Q                         -       IN0->Q R     MU2IX1         1   9.9   216   150    3214 
  g5018/Q                         -       A->Q   F     NA2X1          4  32.4   223   155    3369 
  g5001/Q                         -       A->Q   R     NO2X2          8  62.8   378   254    3624 
  reg_file__b2v_latch_hl2_lo_g2/Q -       E->Q   F     BTHX2         13 134.1   500   315    3938 
  g4979/Q                         -       A->Q   R     INX2           2  28.2   156   145    4083 
  reg_file__g149/Q                -       A->Q   F     ITHX1          3  37.3   500   113    4196 
  g4977/Q                         -       A->Q   R     INX1           2  28.2   257   238    4435 
  sw2__g10/Q                      -       A->Q   F     ITHX1          5  39.7   500   127    4562 
  alu_/g725/Q                     -       A->Q   R     NA2X2          1  12.3   146   153    4715 
  alu_/g722/Q                     -       A->Q   F     NA2X2          1  14.9    86    60    4774 
  alu_/g74/Q                      -       A->Q   F     BTLX4          6  68.5   500   180    4955 
  alu_/g15/Q                      -       A->Q   F     BTLX8          5  52.3   500   221    5175 
  sw2__g3/Q                       -       A->Q   F     BTHX8          4  58.2   500   288    5464 
  sw1__g11/Q                      -       A->Q   F     BTLX12        11 109.2   500   299    5763 
  alu_/g717/Q                     -       B->Q   R     NO2I1X4        1  14.9   140   143    5906 
  alu_/g1/Q                       -       A->Q   R     BTHX4          6  65.2   500   177    6083 
  alu_/g9/Q                       -       A->Q   R     BTHX8          5  50.0   500   157    6240 
  alu_/g715/Q                     -       B->Q   F     NA2I1X4        1  16.8   109    51    6291 
  alu_/g714/Q                     -       A->Q   R     INX2           1  12.7    57    50    6341 
  alu_/g707/Q                     -       A->Q   F     NO3X2          1  15.6   100    49    6390 
  alu_/g75/Q                      -       A->Q   R     ITLX8          3  54.7   500   211    6601 
  alu_/g706/Q                     -       A->Q   F     INX2           3  22.5   289   100    6701 
  alu_/g625/Q                     -       A->Q   R     NO3X1          1   9.6   248   180    6880 
  alu_/op1_high_reg[0]/D          -       -      R     DFFQX1         1     -     -     0    6881 
#-------------------------------------------------------------------------------------------------



Path 17: VIOLATED (-1866 ps) Setup Check with Pin alu_flags__SYNTHESIZED_WIRE_39_reg/C->D
          Group: C2C
     Startpoint: (F) alu_/op2_low_reg[0]/CN
          Clock: (F) CLK
       Endpoint: (F) alu_flags__SYNTHESIZED_WIRE_39_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000         5000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000         5000     
                                              
             Setup:-     138                  
     Required Time:=    9862                  
      Launch Clock:-    5000                  
         Data Path:-    6728                  
             Slack:=   -1866                  

#------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                             (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------
  alu_/op2_low_reg[0]/CN               -       -      F     (arrival)      4     -     0     -    5000 
  alu_/op2_low_reg[0]/Q                -       CN->Q  F     DFFQX0         3  25.1   366   656    5656 
  alu_/g791/Q                          -       A->Q   R     INX1           1  10.6   123   114    5771 
  alu_/g786/Q                          -       IN1->Q F     MU4IX2         4  32.2   107   301    6072 
  alu_/g785/Q                          -       A->Q   R     INX1           1  15.0    97    80    6152 
  alu_/g782/Q                          -       B->Q   F     NA2X2          1  15.0   125    58    6210 
  alu_/g779/Q                          -       B->Q   R     NA2X2          1  18.7   126   107    6316 
  alu_/g773/Q                          -       A->Q   F     NA3X4          2  26.8   108    66    6383 
  alu_/g766/Q                          -       A->Q   R     NA2X4          2  21.2   103    72    6455 
  alu_/g759/Q                          -       A->Q   F     NO2X2          1  12.7    85    48    6503 
  alu_/g752/Q                          -       A->Q   R     NO3X2          2  25.2   267   142    6645 
  alu_/g750/Q                          -       A->Q   F     NO2X4          3  27.5   120    59    6704 
  alu_/g747/Q                          -       A->Q   R     NA2X2          1  18.7   133    93    6797 
  alu_/g745/Q                          -       A->Q   F     NA3X4          2  21.1   102    61    6858 
  alu_/g742/Q                          -       A->Q   R     NA2X2          1  18.0   123    87    6945 
  alu_/g737/Q                          -       A->Q   F     NA2X4          1  18.0    66    47    6992 
  alu_/g735/Q                          -       A->Q   R     NA2X4          3  29.7   124    71    7063 
  alu_/g46/Q                           -       A->Q   R     BTLX4          5  55.9   500   173    7236 
  alu_/g729/Q                          -       A->Q   F     INX2           1  15.9   260    70    7305 
  alu_/g14/Q                           -       A->Q   R     ITLX1          5  39.7   500   214    7519 
  alu_/g725/Q                          -       A->Q   F     NA2X2          1  12.3   136    67    7586 
  alu_/g722/Q                          -       A->Q   R     NA2X2          1  14.9   108    88    7674 
  alu_/g74/Q                           -       A->Q   R     BTLX4          6  68.5   500   182    7856 
  alu_/g15/Q                           -       A->Q   R     BTLX8          5  52.3   500   161    8017 
  sw2__g3/Q                            -       A->Q   R     BTHX8          4  58.2   500   155    8172 
  sw1__g11/Q                           -       A->Q   R     BTLX12        11 109.2   500   152    8324 
  alu_/g717/Q                          -       B->Q   F     NO2I1X4        1  14.9   117    42    8366 
  alu_/g1/Q                            -       A->Q   F     BTHX4          6  65.2   500   190    8555 
  alu_/g9/Q                            -       A->Q   F     BTHX8          5  50.0   500   222    8777 
  alu_/g715/Q                          -       B->Q   R     NA2I1X4        1  16.8   139   155    8932 
  alu_/g714/Q                          -       A->Q   F     INX2           1  12.7    54    44    8977 
  alu_/g707/Q                          -       A->Q   R     NO3X2          1  15.6   200   102    9079 
  alu_/g75/Q                           -       A->Q   F     ITLX8          3  54.7   500   183    9262 
  alu_/g16/Q                           -       A->Q   F     BTHX8          5  48.5   500   291    9553 
  sw2__g4/Q                            -       A->Q   F     BTLX8          4  59.9   500   279    9832 
  sw1__g12/Q                           -       A->Q   F     BTLX12        13 103.2   500   301   10132 
  alu_/g700/Q                          -       A->Q   R     NO3X4          1  30.0   234   202   10334 
  alu_/g3/Q                            -       A->Q   R     BTHX12         5  63.0   500   135   10469 
  alu_/g11/Q                           -       A->Q   R     BTHX8          5  56.4   500   160   10630 
  alu_/g687/Q                          -       A->Q   F     NA2X4          1  16.8   126    54   10684 
  alu_/g686/Q                          -       A->Q   R     INX2           1  18.1    71    61   10745 
  alu_/g670/Q                          -       B->Q   F     NO2I1X4        1  17.7    62    37   10782 
  alu_/g71/Q                           -       A->Q   R     ITHX12         5  58.6   500   187   10969 
  alu_/g667/Q                          -       A->Q   F     INX1           1  10.1   133    88   11057 
  alu_/g660/Q                          -       A->Q   F     AND6X2         1   9.9    75   155   11212 
  g4890/Q                              -       A->Q   R     NA2X1          1   9.9   160    87   11299 
  g4879/Q                              -       A->Q   F     NA2X1          2  16.2   131    94   11393 
  g4823/Q                              -       A->Q   R     NA2X1          1  10.6   135   104   11498 
  g4796/Q                              -       B->Q   F     NA2X1          1   9.9    90    69   11567 
  g4759/Q                              -       A->Q   R     NA2X1          1   9.9   138    91   11658 
  g4721/Q                              -       A->Q   F     NA2X1          1   9.7    91    70   11728 
  alu_flags__SYNTHESIZED_WIRE_39_reg/D -       -      F     DFRQX1         1     -     -     0   11728 
#------------------------------------------------------------------------------------------------------



Path 18: VIOLATED (-1839 ps) Setup Check with Pin ir__opcode_reg[2]/C->D
          Group: C2C
     Startpoint: (F) alu_/op2_low_reg[0]/CN
          Clock: (F) CLK
       Endpoint: (R) ir__opcode_reg[2]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000         5000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000         5000     
                                              
             Setup:-     227                  
     Required Time:=    9773                  
      Launch Clock:-    5000                  
         Data Path:-    6612                  
             Slack:=   -1839                  

#----------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  alu_/op2_low_reg[0]/CN -       -      F     (arrival)      4     -     0     -    5000 
  alu_/op2_low_reg[0]/Q  -       CN->Q  F     DFFQX0         3  25.1   366   656    5656 
  alu_/g791/Q            -       A->Q   R     INX1           1  10.6   123   114    5771 
  alu_/g786/Q            -       IN1->Q F     MU4IX2         4  32.2   107   301    6072 
  alu_/g785/Q            -       A->Q   R     INX1           1  15.0    97    80    6152 
  alu_/g782/Q            -       B->Q   F     NA2X2          1  15.0   125    58    6210 
  alu_/g779/Q            -       B->Q   R     NA2X2          1  18.7   126   107    6316 
  alu_/g773/Q            -       A->Q   F     NA3X4          2  26.8   108    66    6383 
  alu_/g766/Q            -       A->Q   R     NA2X4          2  21.2   103    72    6455 
  alu_/g759/Q            -       A->Q   F     NO2X2          1  12.7    85    48    6503 
  alu_/g752/Q            -       A->Q   R     NO3X2          2  25.2   267   142    6645 
  alu_/g750/Q            -       A->Q   F     NO2X4          3  27.5   120    59    6704 
  alu_/g747/Q            -       A->Q   R     NA2X2          1  18.7   133    93    6797 
  alu_/g745/Q            -       A->Q   F     NA3X4          2  21.1   102    61    6858 
  alu_/g742/Q            -       A->Q   R     NA2X2          1  18.0   123    87    6945 
  alu_/g737/Q            -       A->Q   F     NA2X4          1  18.0    66    47    6992 
  alu_/g735/Q            -       A->Q   R     NA2X4          3  29.7   124    71    7063 
  alu_/g46/Q             -       A->Q   R     BTLX4          5  55.9   500   173    7236 
  alu_/g729/Q            -       A->Q   F     INX2           1  15.9   260    70    7305 
  alu_/g14/Q             -       A->Q   R     ITLX1          5  39.7   500   214    7519 
  alu_/g725/Q            -       A->Q   F     NA2X2          1  12.3   136    67    7586 
  alu_/g722/Q            -       A->Q   R     NA2X2          1  14.9   108    88    7674 
  alu_/g74/Q             -       A->Q   R     BTLX4          6  68.5   500   182    7856 
  alu_/g15/Q             -       A->Q   R     BTLX8          5  52.3   500   161    8017 
  sw2__g3/Q              -       A->Q   R     BTHX8          4  58.2   500   155    8172 
  sw1__g11/Q             -       A->Q   R     BTLX12        11 109.2   500   152    8324 
  alu_/g717/Q            -       B->Q   F     NO2I1X4        1  14.9   117    42    8366 
  alu_/g1/Q              -       A->Q   F     BTHX4          6  65.2   500   190    8555 
  alu_/g9/Q              -       A->Q   F     BTHX8          5  50.0   500   222    8777 
  alu_/g715/Q            -       B->Q   R     NA2I1X4        1  16.8   139   155    8932 
  alu_/g714/Q            -       A->Q   F     INX2           1  12.7    54    44    8977 
  alu_/g707/Q            -       A->Q   R     NO3X2          1  15.6   200   102    9079 
  alu_/g75/Q             -       A->Q   F     ITLX8          3  54.7   500   183    9262 
  alu_/g16/Q             -       A->Q   F     BTHX8          5  48.5   500   291    9553 
  sw2__g4/Q              -       A->Q   F     BTLX8          4  59.9   500   279    9832 
  sw1__g12/Q             -       A->Q   F     BTLX12        13 103.2   500   301   10132 
  alu_/g700/Q            -       A->Q   R     NO3X4          1  30.0   234   202   10334 
  alu_/g3/Q              -       A->Q   R     BTHX12         5  63.0   500   135   10469 
  alu_/g11/Q             -       A->Q   R     BTHX8          5  56.4   500   160   10630 
  alu_/g682/Q            -       B->Q   F     NA2I1X4        1  17.8   110    52   10682 
  alu_/g671/Q            -       B->Q   R     NA3I1X4        1  30.0   138   102   10783 
  alu_/g69/Q             -       A->Q   R     BTHX12         5  70.2   500   132   10916 
  alu_/g10/Q             -       A->Q   R     BTHX8          5  52.7   500   159   11074 
  g4900/Q                -       A->Q   F     INX4           1  15.9   214    39   11113 
  sw2__g6/Q              -       A->Q   R     ITHX1          4  47.5   500   230   11344 
  g4873/Q                -       A->Q   F     INX2           1  15.9   236    70   11414 
  sw1__g14/Q             -       A->Q   R     ITHX1          3  34.7   500   198   11612 
  ir__opcode_reg[2]/D    -       -      R     DFRRX4         3     -     -     0   11612 
#----------------------------------------------------------------------------------------



Path 19: VIOLATED (-1823 ps) Setup Check with Pin alu_flags__DFFE_inst_latch_pf_reg/C->D
          Group: C2C
     Startpoint: (F) alu_/op2_low_reg[0]/CN
          Clock: (F) CLK
       Endpoint: (R) alu_flags__DFFE_inst_latch_pf_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000         5000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000         5000     
                                              
             Setup:-     127                  
     Required Time:=    9873                  
      Launch Clock:-    5000                  
         Data Path:-    6696                  
             Slack:=   -1823                  

#-----------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                            (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------
  alu_/op2_low_reg[0]/CN              -       -      F     (arrival)      4     -     0     -    5000 
  alu_/op2_low_reg[0]/Q               -       CN->Q  F     DFFQX0         3  25.1   366   656    5656 
  alu_/g791/Q                         -       A->Q   R     INX1           1  10.6   123   114    5771 
  alu_/g786/Q                         -       IN1->Q F     MU4IX2         4  32.2   107   301    6072 
  alu_/g785/Q                         -       A->Q   R     INX1           1  15.0    97    80    6152 
  alu_/g782/Q                         -       B->Q   F     NA2X2          1  15.0   125    58    6210 
  alu_/g779/Q                         -       B->Q   R     NA2X2          1  18.7   126   107    6316 
  alu_/g773/Q                         -       A->Q   F     NA3X4          2  26.8   108    66    6383 
  alu_/g766/Q                         -       A->Q   R     NA2X4          2  21.2   103    72    6455 
  alu_/g759/Q                         -       A->Q   F     NO2X2          1  12.7    85    48    6503 
  alu_/g752/Q                         -       A->Q   R     NO3X2          2  25.2   267   142    6645 
  alu_/g750/Q                         -       A->Q   F     NO2X4          3  27.5   120    59    6704 
  alu_/g747/Q                         -       A->Q   R     NA2X2          1  18.7   133    93    6797 
  alu_/g745/Q                         -       A->Q   F     NA3X4          2  21.1   102    61    6858 
  alu_/g742/Q                         -       A->Q   R     NA2X2          1  18.0   123    87    6945 
  alu_/g737/Q                         -       A->Q   F     NA2X4          1  18.0    66    47    6992 
  alu_/g735/Q                         -       A->Q   R     NA2X4          3  29.7   124    71    7063 
  alu_/g46/Q                          -       A->Q   R     BTLX4          5  55.9   500   173    7236 
  alu_/g729/Q                         -       A->Q   F     INX2           1  15.9   260    70    7305 
  alu_/g14/Q                          -       A->Q   R     ITLX1          5  39.7   500   214    7519 
  alu_/g725/Q                         -       A->Q   F     NA2X2          1  12.3   136    67    7586 
  alu_/g722/Q                         -       A->Q   R     NA2X2          1  14.9   108    88    7674 
  alu_/g74/Q                          -       A->Q   R     BTLX4          6  68.5   500   182    7856 
  alu_/g15/Q                          -       A->Q   R     BTLX8          5  52.3   500   161    8017 
  sw2__g3/Q                           -       A->Q   R     BTHX8          4  58.2   500   155    8172 
  sw1__g11/Q                          -       A->Q   R     BTLX12        11 109.2   500   152    8324 
  alu_/g717/Q                         -       B->Q   F     NO2I1X4        1  14.9   117    42    8366 
  alu_/g1/Q                           -       A->Q   F     BTHX4          6  65.2   500   190    8555 
  alu_/g9/Q                           -       A->Q   F     BTHX8          5  50.0   500   222    8777 
  alu_/g715/Q                         -       B->Q   R     NA2I1X4        1  16.8   139   155    8932 
  alu_/g714/Q                         -       A->Q   F     INX2           1  12.7    54    44    8977 
  alu_/g707/Q                         -       A->Q   R     NO3X2          1  15.6   200   102    9079 
  alu_/g75/Q                          -       A->Q   F     ITLX8          3  54.7   500   183    9262 
  alu_/g16/Q                          -       A->Q   F     BTHX8          5  48.5   500   291    9553 
  sw2__g4/Q                           -       A->Q   F     BTLX8          4  59.9   500   279    9832 
  sw1__g12/Q                          -       A->Q   F     BTLX12        13 103.2   500   301   10132 
  alu_/g700/Q                         -       A->Q   R     NO3X4          1  30.0   234   202   10334 
  alu_/g3/Q                           -       A->Q   R     BTHX12         5  63.0   500   135   10469 
  alu_/g11/Q                          -       A->Q   R     BTHX8          5  56.4   500   160   10630 
  alu_/g682/Q                         -       B->Q   F     NA2I1X4        1  17.8   110    52   10682 
  alu_/g671/Q                         -       B->Q   R     NA3I1X4        1  30.0   138   102   10783 
  alu_/g69/Q                          -       A->Q   R     BTHX12         5  70.2   500   132   10916 
  alu_/g10/Q                          -       A->Q   R     BTHX8          5  52.7   500   159   11074 
  g4900/Q                             -       A->Q   F     INX4           1  15.9   214    39   11113 
  sw2__g6/Q                           -       A->Q   R     ITHX1          4  47.5   500   230   11344 
  g4795/Q                             -       A->Q   F     AN21X1         1  10.6   349   178   11521 
  g4719/Q                             -       A->Q   R     ON22X1         1   9.7   258   175   11696 
  alu_flags__DFFE_inst_latch_pf_reg/D -       -      R     DFRQX1         1     -     -     0   11696 
#-----------------------------------------------------------------------------------------------------



Path 20: VIOLATED (-1754 ps) Setup Check with Pin alu_flags__DFFE_inst_latch_cf2_reg/C->D
          Group: C2C
     Startpoint: (F) alu_/op2_low_reg[0]/CN
          Clock: (F) CLK
       Endpoint: (R) alu_flags__DFFE_inst_latch_cf2_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000         5000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000         5000     
                                              
             Setup:-     125                  
     Required Time:=    9875                  
      Launch Clock:-    5000                  
         Data Path:-    6629                  
             Slack:=   -1754                  

#------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                             (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------
  alu_/op2_low_reg[0]/CN               -       -      F     (arrival)      4     -     0     -    5000 
  alu_/op2_low_reg[0]/Q                -       CN->Q  F     DFFQX0         3  25.1   366   656    5656 
  alu_/g791/Q                          -       A->Q   R     INX1           1  10.6   123   114    5771 
  alu_/g786/Q                          -       IN1->Q F     MU4IX2         4  32.2   107   301    6072 
  alu_/g785/Q                          -       A->Q   R     INX1           1  15.0    97    80    6152 
  alu_/g782/Q                          -       B->Q   F     NA2X2          1  15.0   125    58    6210 
  alu_/g779/Q                          -       B->Q   R     NA2X2          1  18.7   126   107    6316 
  alu_/g773/Q                          -       A->Q   F     NA3X4          2  26.8   108    66    6383 
  alu_/g766/Q                          -       A->Q   R     NA2X4          2  21.2   103    72    6455 
  alu_/g759/Q                          -       A->Q   F     NO2X2          1  12.7    85    48    6503 
  alu_/g752/Q                          -       A->Q   R     NO3X2          2  25.2   267   142    6645 
  alu_/g750/Q                          -       A->Q   F     NO2X4          3  27.5   120    59    6704 
  alu_/g747/Q                          -       A->Q   R     NA2X2          1  18.7   133    93    6797 
  alu_/g745/Q                          -       A->Q   F     NA3X4          2  21.1   102    61    6858 
  alu_/g742/Q                          -       A->Q   R     NA2X2          1  18.0   123    87    6945 
  alu_/g737/Q                          -       A->Q   F     NA2X4          1  18.0    66    47    6992 
  alu_/g735/Q                          -       A->Q   R     NA2X4          3  29.7   124    71    7063 
  alu_/g46/Q                           -       A->Q   R     BTLX4          5  55.9   500   173    7236 
  alu_/g729/Q                          -       A->Q   F     INX2           1  15.9   260    70    7305 
  alu_/g14/Q                           -       A->Q   R     ITLX1          5  39.7   500   214    7519 
  alu_/g725/Q                          -       A->Q   F     NA2X2          1  12.3   136    67    7586 
  alu_/g722/Q                          -       A->Q   R     NA2X2          1  14.9   108    88    7674 
  alu_/g74/Q                           -       A->Q   R     BTLX4          6  68.5   500   182    7856 
  alu_/g15/Q                           -       A->Q   R     BTLX8          5  52.3   500   161    8017 
  sw2__g3/Q                            -       A->Q   R     BTHX8          4  58.2   500   155    8172 
  sw1__g11/Q                           -       A->Q   R     BTLX12        11 109.2   500   152    8324 
  alu_/g717/Q                          -       B->Q   F     NO2I1X4        1  14.9   117    42    8366 
  alu_/g1/Q                            -       A->Q   F     BTHX4          6  65.2   500   190    8555 
  alu_/g9/Q                            -       A->Q   F     BTHX8          5  50.0   500   222    8777 
  alu_/g715/Q                          -       B->Q   R     NA2I1X4        1  16.8   139   155    8932 
  alu_/g714/Q                          -       A->Q   F     INX2           1  12.7    54    44    8977 
  alu_/g707/Q                          -       A->Q   R     NO3X2          1  15.6   200   102    9079 
  alu_/g75/Q                           -       A->Q   F     ITLX8          3  54.7   500   183    9262 
  alu_/g16/Q                           -       A->Q   F     BTHX8          5  48.5   500   291    9553 
  sw2__g4/Q                            -       A->Q   F     BTLX8          4  59.9   500   279    9832 
  sw1__g12/Q                           -       A->Q   F     BTLX12        13 103.2   500   301   10132 
  alu_/g700/Q                          -       A->Q   R     NO3X4          1  30.0   234   202   10334 
  alu_/g3/Q                            -       A->Q   R     BTHX12         5  63.0   500   135   10469 
  alu_/g11/Q                           -       A->Q   R     BTHX8          5  56.4   500   160   10630 
  alu_/g687/Q                          -       A->Q   F     NA2X4          1  16.8   126    54   10684 
  alu_/g686/Q                          -       A->Q   R     INX2           1  18.1    71    61   10745 
  alu_/g670/Q                          -       B->Q   F     NO2I1X4        1  17.7    62    37   10782 
  alu_/g71/Q                           -       A->Q   R     ITHX12         5  58.6   500   187   10969 
  alu_/g12/Q                           -       A->Q   R     BTLX4          6  43.1   500   181   11150 
  g4876/Q                              -       IN1->Q F     MU2IX1         1   9.8   167   121   11271 
  g4832/Q                              -       A->Q   R     NO2X1          1   9.8   168   124   11395 
  g4801/Q                              -       A->Q   F     NO2X1          1  11.2   223    70   11465 
  g4720/Q                              -       A->Q   R     ON21X1         1   9.7   202   164   11629 
  alu_flags__DFFE_inst_latch_cf2_reg/D -       -      R     DFRQX1         1     -     -     0   11629 
#------------------------------------------------------------------------------------------------------



Path 21: VIOLATED (-1392 ps) Setup Check with Pin alu_/op2_low_reg[3]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op2_low_reg[3]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      61                  
     Required Time:=    4939                  
      Launch Clock:-       0                  
         Data Path:-    6331                  
             Slack:=   -1392                  

#-------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C             -       -      R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q             -       C->Q   R     DFRRX4        10 121.4   273   406     406 
  g5247/Q                         -       A->Q   F     NA3X4          6  52.5   155   108     514 
  g5217/Q                         -       A->Q   R     INX2           4  31.1   103    88     602 
  g5146/Q                         -       B->Q   R     AND3X2         7  55.0   246   238     840 
  execute__g35594/Q               -       A->Q   F     INX1           7  48.5   232   179    1019 
  execute__g35336/Q               -       A->Q   R     NO2X1          4  30.1   373   254    1272 
  execute__g108291/Q              -       A->Q   F     NO2X1          2  18.0   152   116    1388 
  execute__g108231/Q              -       A->Q   R     INX1           2  16.4   111    94    1482 
  execute__g107752/Q              -       C->Q   F     AN21X1         2  14.8   190    74    1555 
  execute__g107603/Q              -       B->Q   F     AND2X1         2  17.6   102   201    1757 
  execute__g107507/Q              -       B->Q   R     NA2I1X1        2  16.2   182   132    1888 
  execute__g107302/Q              -       D->Q   F     NO6X1          1   9.0    71   212    2100 
  execute__g107212/Q              -       B->Q   F     AND6X1         1   8.8    92   183    2284 
  execute__g107152/Q              -       D->Q   R     NA6X2          4  30.5   144   274    2558 
  g5051/Q                         -       AN->Q  R     NO2I1X1        2  18.7   254   205    2763 
  g5050/Q                         -       A->Q   F     INX1           1  12.4   103    80    2843 
  g5047/Q                         -       A->Q   R     NO2X2          3  27.8   194   127    2970 
  g5045/Q                         -       A->Q   F     INX1           2  19.0   115    94    3064 
  g5038/Q                         -       IN0->Q R     MU2IX1         1   9.9   216   150    3214 
  g5018/Q                         -       A->Q   F     NA2X1          4  32.4   223   155    3369 
  g5001/Q                         -       A->Q   R     NO2X2          8  62.8   378   254    3624 
  reg_file__b2v_latch_hl2_lo_g2/Q -       E->Q   F     BTHX2         13 134.1   500   315    3938 
  g4979/Q                         -       A->Q   R     INX2           2  28.2   156   145    4083 
  reg_file__g149/Q                -       A->Q   F     ITHX1          3  37.3   500   113    4196 
  g4977/Q                         -       A->Q   R     INX1           2  28.2   257   238    4435 
  sw2__g10/Q                      -       A->Q   F     ITHX1          5  39.7   500   127    4562 
  alu_/g725/Q                     -       A->Q   R     NA2X2          1  12.3   146   153    4715 
  alu_/g722/Q                     -       A->Q   F     NA2X2          1  14.9    86    60    4774 
  alu_/g74/Q                      -       A->Q   F     BTLX4          6  68.5   500   180    4955 
  alu_/g15/Q                      -       A->Q   F     BTLX8          5  52.3   500   221    5175 
  sw2__g3/Q                       -       A->Q   F     BTHX8          4  58.2   500   288    5464 
  sw1__g11/Q                      -       A->Q   F     BTLX12        11 109.2   500   299    5763 
  alu_/g717/Q                     -       B->Q   R     NO2I1X4        1  14.9   140   143    5906 
  alu_/g1/Q                       -       A->Q   R     BTHX4          6  65.2   500   177    6083 
  alu_/g644/Q                     -       A->Q   F     NA2X1          1  10.7   164   101    6184 
  alu_/g626/Q                     -       A->Q   R     AN21X1         1   9.6   208   147    6331 
  alu_/op2_low_reg[3]/D           -       -      R     DFFQX1         1     -     -     0    6331 
#-------------------------------------------------------------------------------------------------



Path 22: VIOLATED (-1160 ps) Setup Check with Pin data_pins__dout_reg[5]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (F) data_pins__dout_reg[5]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     180                  
     Required Time:=    4820                  
      Launch Clock:-       0                  
         Data Path:-    5980                  
             Slack:=   -1160                  

#-------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C             -       -      R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q             -       C->Q   R     DFRRX4        10 121.4   273   406     406 
  g5247/Q                         -       A->Q   F     NA3X4          6  52.5   155   108     514 
  g5217/Q                         -       A->Q   R     INX2           4  31.1   103    88     602 
  g5146/Q                         -       B->Q   R     AND3X2         7  55.0   246   238     840 
  execute__g35594/Q               -       A->Q   F     INX1           7  48.5   232   179    1019 
  execute__g35336/Q               -       A->Q   R     NO2X1          4  30.1   373   254    1272 
  execute__g108291/Q              -       A->Q   F     NO2X1          2  18.0   152   116    1388 
  execute__g108231/Q              -       A->Q   R     INX1           2  16.4   111    94    1482 
  execute__g107752/Q              -       C->Q   F     AN21X1         2  14.8   190    74    1555 
  execute__g107603/Q              -       B->Q   F     AND2X1         2  17.6   102   201    1757 
  execute__g107507/Q              -       B->Q   R     NA2I1X1        2  16.2   182   132    1888 
  execute__g107302/Q              -       D->Q   F     NO6X1          1   9.0    71   212    2100 
  execute__g107212/Q              -       B->Q   F     AND6X1         1   8.8    92   183    2284 
  execute__g107152/Q              -       D->Q   R     NA6X2          4  30.5   144   274    2558 
  g5051/Q                         -       AN->Q  R     NO2I1X1        2  18.7   254   205    2763 
  g5050/Q                         -       A->Q   F     INX1           1  12.4   103    80    2843 
  g5047/Q                         -       A->Q   R     NO2X2          3  27.8   194   127    2970 
  g5045/Q                         -       A->Q   F     INX1           2  19.0   115    94    3064 
  g5038/Q                         -       IN0->Q R     MU2IX1         1   9.9   216   150    3214 
  g5018/Q                         -       A->Q   F     NA2X1          4  32.4   223   155    3369 
  g5001/Q                         -       A->Q   R     NO2X2          8  62.8   378   254    3624 
  reg_file__b2v_latch_hl2_lo_g2/Q -       E->Q   F     BTHX2         13 134.1   500   315    3938 
  g4979/Q                         -       A->Q   R     INX2           2  28.2   156   145    4083 
  reg_file__g149/Q                -       A->Q   F     ITHX1          3  37.3   500   113    4196 
  g4977/Q                         -       A->Q   R     INX1           2  28.2   257   238    4435 
  sw2__g10/Q                      -       A->Q   F     ITHX1          5  39.7   500   127    4562 
  alu_/g725/Q                     -       A->Q   R     NA2X2          1  12.3   146   153    4715 
  alu_/g722/Q                     -       A->Q   F     NA2X2          1  14.9    86    60    4774 
  alu_/g74/Q                      -       A->Q   F     BTLX4          6  68.5   500   180    4955 
  alu_/g15/Q                      -       A->Q   F     BTLX8          5  52.3   500   221    5175 
  sw2__g3/Q                       -       A->Q   F     BTHX8          4  58.2   500   288    5464 
  sw1__g11/Q                      -       A->Q   F     BTLX12        11 109.2   500   299    5763 
  g4969/Q                         -       A->Q   R     INX1           1  11.2   145   135    5898 
  g4730/Q                         -       A->Q   F     ON21X1         1   9.6   142    82    5980 
  data_pins__dout_reg[5]/D        -       -      F     DFFQX1         1     -     -     0    5980 
#-------------------------------------------------------------------------------------------------



Path 23: VIOLATED (-1098 ps) Setup Check with Pin alu_flags__DFFE_inst_latch_nf_reg/C->D
          Group: C2C
     Startpoint: (F) alu_/op2_low_reg[0]/CN
          Clock: (F) CLK
       Endpoint: (F) alu_flags__DFFE_inst_latch_nf_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000         5000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000         5000     
                                              
             Setup:-     142                  
     Required Time:=    9858                  
      Launch Clock:-    5000                  
         Data Path:-    5955                  
             Slack:=   -1098                  

#-----------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                            (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------
  alu_/op2_low_reg[0]/CN              -       -      F     (arrival)      4     -     0     -    5000 
  alu_/op2_low_reg[0]/Q               -       CN->Q  F     DFFQX0         3  25.1   366   656    5656 
  alu_/g791/Q                         -       A->Q   R     INX1           1  10.6   123   114    5771 
  alu_/g786/Q                         -       IN1->Q F     MU4IX2         4  32.2   107   301    6072 
  alu_/g785/Q                         -       A->Q   R     INX1           1  15.0    97    80    6152 
  alu_/g782/Q                         -       B->Q   F     NA2X2          1  15.0   125    58    6210 
  alu_/g779/Q                         -       B->Q   R     NA2X2          1  18.7   126   107    6316 
  alu_/g773/Q                         -       A->Q   F     NA3X4          2  26.8   108    66    6383 
  alu_/g766/Q                         -       A->Q   R     NA2X4          2  21.2   103    72    6455 
  alu_/g759/Q                         -       A->Q   F     NO2X2          1  12.7    85    48    6503 
  alu_/g752/Q                         -       A->Q   R     NO3X2          2  25.2   267   142    6645 
  alu_/g750/Q                         -       A->Q   F     NO2X4          3  27.5   120    59    6704 
  alu_/g747/Q                         -       A->Q   R     NA2X2          1  18.7   133    93    6797 
  alu_/g745/Q                         -       A->Q   F     NA3X4          2  21.1   102    61    6858 
  alu_/g742/Q                         -       A->Q   R     NA2X2          1  18.0   123    87    6945 
  alu_/g737/Q                         -       A->Q   F     NA2X4          1  18.0    66    47    6992 
  alu_/g735/Q                         -       A->Q   R     NA2X4          3  29.7   124    71    7063 
  alu_/g46/Q                          -       A->Q   R     BTLX4          5  55.9   500   173    7236 
  alu_/g729/Q                         -       A->Q   F     INX2           1  15.9   260    70    7305 
  alu_/g14/Q                          -       A->Q   R     ITLX1          5  39.7   500   214    7519 
  alu_/g725/Q                         -       A->Q   F     NA2X2          1  12.3   136    67    7586 
  alu_/g722/Q                         -       A->Q   R     NA2X2          1  14.9   108    88    7674 
  alu_/g74/Q                          -       A->Q   R     BTLX4          6  68.5   500   182    7856 
  alu_/g15/Q                          -       A->Q   R     BTLX8          5  52.3   500   161    8017 
  sw2__g3/Q                           -       A->Q   R     BTHX8          4  58.2   500   155    8172 
  sw1__g11/Q                          -       A->Q   R     BTLX12        11 109.2   500   152    8324 
  alu_/g717/Q                         -       B->Q   F     NO2I1X4        1  14.9   117    42    8366 
  alu_/g1/Q                           -       A->Q   F     BTHX4          6  65.2   500   190    8555 
  alu_/g9/Q                           -       A->Q   F     BTHX8          5  50.0   500   222    8777 
  alu_/g715/Q                         -       B->Q   R     NA2I1X4        1  16.8   139   155    8932 
  alu_/g714/Q                         -       A->Q   F     INX2           1  12.7    54    44    8977 
  alu_/g707/Q                         -       A->Q   R     NO3X2          1  15.6   200   102    9079 
  alu_/g75/Q                          -       A->Q   F     ITLX8          3  54.7   500   183    9262 
  alu_/g16/Q                          -       A->Q   F     BTHX8          5  48.5   500   291    9553 
  sw2__g4/Q                           -       A->Q   F     BTLX8          4  59.9   500   279    9832 
  sw1__g12/Q                          -       A->Q   F     BTLX12        13 103.2   500   301   10132 
  alu_/g674/Q                         -       A->Q   R     NA3X2          1  15.9   197   178   10310 
  alu_/g5/Q                           -       A->Q   F     ITHX1          4  53.4   500   144   10454 
  g3694/Q                             -       A->Q   R     INX1           1   9.8   192   179   10633 
  g4893/Q                             -       A->Q   F     NO2X1          2  16.3   107    87   10720 
  g4825/Q                             -       A->Q   R     NO3X1          1  11.5   257   147   10867 
  g4722/Q                             -       C->Q   F     ON31X1         1   9.7   122    88   10955 
  alu_flags__DFFE_inst_latch_nf_reg/D -       -      F     DFRQX1         1     -     -     0   10955 
#-----------------------------------------------------------------------------------------------------



Path 24: VIOLATED (-1064 ps) Setup Check with Pin alu_flags__DFFE_inst_latch_sf_reg/C->D
          Group: C2C
     Startpoint: (F) alu_/op2_low_reg[0]/CN
          Clock: (F) CLK
       Endpoint: (F) alu_flags__DFFE_inst_latch_sf_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000         5000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000         5000     
                                              
             Setup:-     143                  
     Required Time:=    9857                  
      Launch Clock:-    5000                  
         Data Path:-    5921                  
             Slack:=   -1064                  

#-----------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                            (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------
  alu_/op2_low_reg[0]/CN              -       -      F     (arrival)      4     -     0     -    5000 
  alu_/op2_low_reg[0]/Q               -       CN->Q  F     DFFQX0         3  25.1   366   656    5656 
  alu_/g791/Q                         -       A->Q   R     INX1           1  10.6   123   114    5771 
  alu_/g786/Q                         -       IN1->Q F     MU4IX2         4  32.2   107   301    6072 
  alu_/g785/Q                         -       A->Q   R     INX1           1  15.0    97    80    6152 
  alu_/g782/Q                         -       B->Q   F     NA2X2          1  15.0   125    58    6210 
  alu_/g779/Q                         -       B->Q   R     NA2X2          1  18.7   126   107    6316 
  alu_/g773/Q                         -       A->Q   F     NA3X4          2  26.8   108    66    6383 
  alu_/g766/Q                         -       A->Q   R     NA2X4          2  21.2   103    72    6455 
  alu_/g759/Q                         -       A->Q   F     NO2X2          1  12.7    85    48    6503 
  alu_/g752/Q                         -       A->Q   R     NO3X2          2  25.2   267   142    6645 
  alu_/g750/Q                         -       A->Q   F     NO2X4          3  27.5   120    59    6704 
  alu_/g747/Q                         -       A->Q   R     NA2X2          1  18.7   133    93    6797 
  alu_/g745/Q                         -       A->Q   F     NA3X4          2  21.1   102    61    6858 
  alu_/g742/Q                         -       A->Q   R     NA2X2          1  18.0   123    87    6945 
  alu_/g737/Q                         -       A->Q   F     NA2X4          1  18.0    66    47    6992 
  alu_/g735/Q                         -       A->Q   R     NA2X4          3  29.7   124    71    7063 
  alu_/g46/Q                          -       A->Q   R     BTLX4          5  55.9   500   173    7236 
  alu_/g729/Q                         -       A->Q   F     INX2           1  15.9   260    70    7305 
  alu_/g14/Q                          -       A->Q   R     ITLX1          5  39.7   500   214    7519 
  alu_/g725/Q                         -       A->Q   F     NA2X2          1  12.3   136    67    7586 
  alu_/g722/Q                         -       A->Q   R     NA2X2          1  14.9   108    88    7674 
  alu_/g74/Q                          -       A->Q   R     BTLX4          6  68.5   500   182    7856 
  alu_/g15/Q                          -       A->Q   R     BTLX8          5  52.3   500   161    8017 
  sw2__g3/Q                           -       A->Q   R     BTHX8          4  58.2   500   155    8172 
  sw1__g11/Q                          -       A->Q   R     BTLX12        11 109.2   500   152    8324 
  alu_/g717/Q                         -       B->Q   F     NO2I1X4        1  14.9   117    42    8366 
  alu_/g1/Q                           -       A->Q   F     BTHX4          6  65.2   500   190    8555 
  alu_/g9/Q                           -       A->Q   F     BTHX8          5  50.0   500   222    8777 
  alu_/g715/Q                         -       B->Q   R     NA2I1X4        1  16.8   139   155    8932 
  alu_/g714/Q                         -       A->Q   F     INX2           1  12.7    54    44    8977 
  alu_/g707/Q                         -       A->Q   R     NO3X2          1  15.6   200   102    9079 
  alu_/g75/Q                          -       A->Q   F     ITLX8          3  54.7   500   183    9262 
  alu_/g16/Q                          -       A->Q   F     BTHX8          5  48.5   500   291    9553 
  sw2__g4/Q                           -       A->Q   F     BTLX8          4  59.9   500   279    9832 
  sw1__g12/Q                          -       A->Q   F     BTLX12        13 103.2   500   301   10132 
  alu_/g674/Q                         -       A->Q   R     NA3X2          1  15.9   197   178   10310 
  alu_/g5/Q                           -       A->Q   F     ITHX1          4  53.4   500   144   10454 
  g3694/Q                             -       A->Q   R     INX1           1   9.8   192   179   10633 
  g4893/Q                             -       A->Q   F     NO2X1          2  16.3   107    87   10720 
  g4797/Q                             -       A->Q   R     NO2X1          1  11.2   174   118   10838 
  g4723/Q                             -       A->Q   F     ON21X1         1   9.5   108    83   10921 
  alu_flags__DFFE_inst_latch_sf_reg/D -       -      F     DFRRQX1        1     -     -     0   10921 
#-----------------------------------------------------------------------------------------------------



Path 25: VIOLATED (-869 ps) Setup Check with Pin data_pins__dout_reg[1]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) data_pins__dout_reg[1]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      64                  
     Required Time:=    4936                  
      Launch Clock:-       0                  
         Data Path:-    5804                  
             Slack:=    -869                  

#-------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C             -       -      R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q             -       C->Q   R     DFRRX4        10 121.4   273   406     406 
  g5247/Q                         -       A->Q   F     NA3X4          6  52.5   155   108     514 
  g5217/Q                         -       A->Q   R     INX2           4  31.1   103    88     602 
  g5146/Q                         -       B->Q   R     AND3X2         7  55.0   246   238     840 
  execute__g35594/Q               -       A->Q   F     INX1           7  48.5   232   179    1019 
  execute__g35336/Q               -       A->Q   R     NO2X1          4  30.1   373   254    1272 
  execute__g108291/Q              -       A->Q   F     NO2X1          2  18.0   152   116    1388 
  execute__g108231/Q              -       A->Q   R     INX1           2  16.4   111    94    1482 
  execute__g107752/Q              -       C->Q   F     AN21X1         2  14.8   190    74    1555 
  execute__g107603/Q              -       B->Q   F     AND2X1         2  17.6   102   201    1757 
  execute__g107507/Q              -       B->Q   R     NA2I1X1        2  16.2   182   132    1888 
  execute__g107302/Q              -       D->Q   F     NO6X1          1   9.0    71   212    2100 
  execute__g107212/Q              -       B->Q   F     AND6X1         1   8.8    92   183    2284 
  execute__g107152/Q              -       D->Q   R     NA6X2          4  30.5   144   274    2558 
  g5051/Q                         -       AN->Q  R     NO2I1X1        2  18.7   254   205    2763 
  g5050/Q                         -       A->Q   F     INX1           1  12.4   103    80    2843 
  g5047/Q                         -       A->Q   R     NO2X2          3  27.8   194   127    2970 
  g5045/Q                         -       A->Q   F     INX1           2  19.0   115    94    3064 
  g5038/Q                         -       IN0->Q R     MU2IX1         1   9.9   216   150    3214 
  g5018/Q                         -       A->Q   F     NA2X1          4  32.4   223   155    3369 
  g5001/Q                         -       A->Q   R     NO2X2          8  62.8   378   254    3624 
  reg_file__b2v_latch_hl2_lo_g7/Q -       E->Q   R     BTHX1         13 129.7   714   497    4121 
  g4958/Q                         -       A->Q   F     INX1           2  21.2   218   150    4271 
  reg_file__g154/Q                -       A->Q   R     ITHX0          3  36.6  1280   765    5036 
  g4956/Q                         -       A->Q   F     INX1           2  28.2   337   210    5245 
  sw1__g15/Q                      -       A->Q   R     ITHX1          3  26.1   500   190    5435 
  g4737/Q                         -       A->Q   R     AO22X0         1   9.6   308   370    5804 
  data_pins__dout_reg[1]/D        -       -      R     DFFQX1         1     -     -     0    5804 
#-------------------------------------------------------------------------------------------------



Path 26: VIOLATED (-869 ps) Setup Check with Pin data_pins__dout_reg[7]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) data_pins__dout_reg[7]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      64                  
     Required Time:=    4936                  
      Launch Clock:-       0                  
         Data Path:-    5804                  
             Slack:=    -869                  

#-------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C             -       -      R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q             -       C->Q   R     DFRRX4        10 121.4   273   406     406 
  g5247/Q                         -       A->Q   F     NA3X4          6  52.5   155   108     514 
  g5217/Q                         -       A->Q   R     INX2           4  31.1   103    88     602 
  g5146/Q                         -       B->Q   R     AND3X2         7  55.0   246   238     840 
  execute__g35594/Q               -       A->Q   F     INX1           7  48.5   232   179    1019 
  execute__g35336/Q               -       A->Q   R     NO2X1          4  30.1   373   254    1272 
  execute__g108291/Q              -       A->Q   F     NO2X1          2  18.0   152   116    1388 
  execute__g108231/Q              -       A->Q   R     INX1           2  16.4   111    94    1482 
  execute__g107752/Q              -       C->Q   F     AN21X1         2  14.8   190    74    1555 
  execute__g107603/Q              -       B->Q   F     AND2X1         2  17.6   102   201    1757 
  execute__g107507/Q              -       B->Q   R     NA2I1X1        2  16.2   182   132    1888 
  execute__g107302/Q              -       D->Q   F     NO6X1          1   9.0    71   212    2100 
  execute__g107212/Q              -       B->Q   F     AND6X1         1   8.8    92   183    2284 
  execute__g107152/Q              -       D->Q   R     NA6X2          4  30.5   144   274    2558 
  g5051/Q                         -       AN->Q  R     NO2I1X1        2  18.7   254   205    2763 
  g5050/Q                         -       A->Q   F     INX1           1  12.4   103    80    2843 
  g5047/Q                         -       A->Q   R     NO2X2          3  27.8   194   127    2970 
  g5045/Q                         -       A->Q   F     INX1           2  19.0   115    94    3064 
  g5038/Q                         -       IN0->Q R     MU2IX1         1   9.9   216   150    3214 
  g5018/Q                         -       A->Q   F     NA2X1          4  32.4   223   155    3369 
  g5001/Q                         -       A->Q   R     NO2X2          8  62.8   378   254    3624 
  reg_file__b2v_latch_hl2_lo_g1/Q -       E->Q   R     BTHX1         13 129.7   714   497    4121 
  g4931/Q                         -       A->Q   F     INX1           2  21.2   218   150    4271 
  reg_file__g148/Q                -       A->Q   R     ITHX0          3  36.6  1280   765    5036 
  g4927/Q                         -       A->Q   F     INX1           2  28.2   337   210    5245 
  sw1__g9/Q                       -       A->Q   R     ITHX1          3  26.1   500   190    5435 
  g4742/Q                         -       A->Q   R     AO22X0         1   9.6   308   370    5804 
  data_pins__dout_reg[7]/D        -       -      R     DFFQX1         1     -     -     0    5804 
#-------------------------------------------------------------------------------------------------



Path 27: VIOLATED (-851 ps) Setup Check with Pin data_pins__dout_reg[0]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) data_pins__dout_reg[0]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      64                  
     Required Time:=    4936                  
      Launch Clock:-       0                  
         Data Path:-    5787                  
             Slack:=    -851                  

#-------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C             -       -      R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q             -       C->Q   R     DFRRX4        10 121.4   273   406     406 
  g5247/Q                         -       A->Q   F     NA3X4          6  52.5   155   108     514 
  g5217/Q                         -       A->Q   R     INX2           4  31.1   103    88     602 
  g5146/Q                         -       B->Q   R     AND3X2         7  55.0   246   238     840 
  execute__g35594/Q               -       A->Q   F     INX1           7  48.5   232   179    1019 
  execute__g35336/Q               -       A->Q   R     NO2X1          4  30.1   373   254    1272 
  execute__g108291/Q              -       A->Q   F     NO2X1          2  18.0   152   116    1388 
  execute__g108231/Q              -       A->Q   R     INX1           2  16.4   111    94    1482 
  execute__g107752/Q              -       C->Q   F     AN21X1         2  14.8   190    74    1555 
  execute__g107603/Q              -       B->Q   F     AND2X1         2  17.6   102   201    1757 
  execute__g107507/Q              -       B->Q   R     NA2I1X1        2  16.2   182   132    1888 
  execute__g107302/Q              -       D->Q   F     NO6X1          1   9.0    71   212    2100 
  execute__g107212/Q              -       B->Q   F     AND6X1         1   8.8    92   183    2284 
  execute__g107152/Q              -       D->Q   R     NA6X2          4  30.5   144   274    2558 
  g5051/Q                         -       AN->Q  R     NO2I1X1        2  18.7   254   205    2763 
  g5050/Q                         -       A->Q   F     INX1           1  12.4   103    80    2843 
  g5047/Q                         -       A->Q   R     NO2X2          3  27.8   194   127    2970 
  g5045/Q                         -       A->Q   F     INX1           2  19.0   115    94    3064 
  g5038/Q                         -       IN0->Q R     MU2IX1         1   9.9   216   150    3214 
  g5018/Q                         -       A->Q   F     NA2X1          4  32.4   223   155    3369 
  g5001/Q                         -       A->Q   R     NO2X2          8  62.8   378   254    3624 
  reg_file__b2v_latch_hl2_lo_g8/Q -       E->Q   R     BTHX1         13 129.7   714   497    4121 
  g4933/Q                         -       A->Q   F     INX1           2  21.2   218   150    4271 
  reg_file__g155/Q                -       A->Q   R     ITHX0          3  35.7  1251   749    5020 
  g4928/Q                         -       A->Q   F     INX1           2  28.2   333   208    5228 
  sw1__g16/Q                      -       A->Q   R     ITHX1          3  26.1   500   189    5417 
  g4741/Q                         -       A->Q   R     AO22X0         1   9.6   308   370    5787 
  data_pins__dout_reg[0]/D        -       -      R     DFFQX1         1     -     -     0    5787 
#-------------------------------------------------------------------------------------------------



Path 28: VIOLATED (-720 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[15]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[3]/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[15]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     172                  
     Required Time:=    4828                  
      Launch Clock:-       0                  
         Data Path:-    5547                  
             Slack:=    -720                  

#--------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  ir__opcode_reg[3]/C                     -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[3]/Q                     -       C->Q   R     DFRRX4        10 85.9   210   368     368 
  g5403/Q                                 -       A->Q   F     INX2           2 30.0   100    81     448 
  g5398/Q                                 -       A->Q   R     INX2           5 60.2   158   113     561 
  g5397/Q                                 -       A->Q   F     INX4           4 60.0    90    75     637 
  g5396/Q                                 -       A->Q   R     INX4           6 53.1    82    66     703 
  g5114/Q                                 -       D->Q   F     NO4X4          5 48.5    76   195     898 
  execute__g35413/Q                       -       B->Q   R     NA2X1          5 38.0   352   216    1114 
  execute__g35386/Q                       -       A->Q   F     INX1           7 53.4   262   213    1328 
  execute__g108329/Q                      -       A->Q   R     INX1           3 23.5   162   139    1466 
  execute__g107710/Q                      -       B->Q   F     NO2I1X1        1 10.9    92    79    1545 
  execute__g107470/Q                      -       B->Q   R     NO2X1          3 24.7   317   201    1746 
  execute__g107333/Q                      -       A->Q   R     AND3X2         3 27.2   143   197    1943 
  execute__g107295/Q                      -       A->Q   R     AND2X4         2 17.5    64   105    2048 
  execute__g107228/Q                      -       A->Q   F     NA3X1          2 21.5   195   115    2164 
  execute__g107183/Q                      -       A->Q   R     NO3X2          2 17.2   216   141    2304 
  execute__g107165/Q                      -       A->Q   F     NA2X1          2 18.2   147   108    2412 
  execute__g107150/Q                      -       A->Q   R     NO2X2          2 17.0   145   108    2520 
  execute__g107139/Q                      -       A->Q   F     NA2X1          2 17.5   130    96    2617 
  execute__g107134/Q                      -       A->Q   R     INX1           1  9.8    80    69    2686 
  execute__g107130/Q                      -       C->Q   F     ON21X1         2 14.9   163    98    2784 
  execute__g107124/Q                      -       A->Q   R     NO2X1          2 17.5   243   167    2951 
  execute__g107119/Q                      -       A->Q   F     NA2X1          3 25.2   186   136    3087 
  execute__g107116/Q                      -       C->Q   R     AN21X1         3 25.7   362   242    3329 
  execute__g107106/Q                      -       B->Q   F     AN221X1        1 12.3   220   178    3507 
  execute__g107104/Q                      -       A->Q   R     NA2X2          4 27.6   174   138    3646 
  address_latch__g630/Q                   -       D->Q   F     NA6I2X2        2 18.6    73   269    3915 
  address_latch__g629/Q                   -       A->Q   R     INX1           3 22.1   127    90    4004 
  address_latch__g623/Q                   -       B->Q   F     NA5I1X2        3 28.5    93   229    4234 
  address_latch__g618/Q                   -       A->Q   R     NO3X2          2 19.4   246   123    4357 
  address_latch__g610/Q                   -       A->Q   F     NA2X1          1 13.1   154    94    4450 
  address_latch__g598/Q                   -       A->Q   F     EN2X1          2 19.6   171   216    4667 
  address_latch__g589/Q                   -       A->Q   R     INX1           1 15.9   113    96    4763 
  address_latch__g6/Q                     -       A->Q   F     ITHX1          4 36.6   500   107    4870 
  address_latch__g565/Q                   -       A->Q   F     AND2X1         2 16.6   107   293    5163 
  address_latch__g551/Q                   -       IN0->Q F     MU2X2          1  9.4    77   179    5342 
  address_latch__g530/Q                   -       IN0->Q F     MU2X1          1  9.6   101   205    5547 
  address_pins__DFFE_apin_latch_reg[15]/D -       -      F     DFFX1          1    -     -     0    5547 
#--------------------------------------------------------------------------------------------------------



Path 29: VIOLATED (-703 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[9]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) address_pins__DFFE_apin_latch_reg[9]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      57                  
     Required Time:=    4943                  
      Launch Clock:-       0                  
         Data Path:-    5646                  
             Slack:=    -703                  

#--------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C                    -       -      R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q                    -       C->Q   R     DFRRX4        10 121.4   273   406     406 
  g5247/Q                                -       A->Q   F     NA3X4          6  52.5   155   108     514 
  g5217/Q                                -       A->Q   R     INX2           4  31.1   103    88     602 
  g5146/Q                                -       B->Q   R     AND3X2         7  55.0   246   238     840 
  execute__g35594/Q                      -       A->Q   F     INX1           7  48.5   232   179    1019 
  execute__g35336/Q                      -       A->Q   R     NO2X1          4  30.1   373   254    1272 
  execute__g108291/Q                     -       A->Q   F     NO2X1          2  18.0   152   116    1388 
  execute__g108231/Q                     -       A->Q   R     INX1           2  16.4   111    94    1482 
  execute__g107752/Q                     -       C->Q   F     AN21X1         2  14.8   190    74    1555 
  execute__g107603/Q                     -       B->Q   F     AND2X1         2  17.6   102   201    1757 
  execute__g107507/Q                     -       B->Q   R     NA2I1X1        2  16.2   182   132    1888 
  execute__g107438/Q                     -       A->Q   F     NO2X1          3  20.2   131    96    1984 
  execute__g107311/Q                     -       B->Q   F     AND3X1         2  14.3    98   194    2179 
  execute__g107187/Q                     -       D->Q   F     AND6X1         1   8.7    92   182    2361 
  execute__g107153/Q                     -       D->Q   R     NA6I1X1        9  68.3   569   494    2855 
  g5000/Q                                -       A->Q   F     INX2          14 104.6   298   239    3094 
  g4987/Q                                -       B->Q   R     NO3X1          8  62.8   917   567    3661 
  reg_file__b2v_latch_ix_hi_g7/Q         -       E->Q   R     BTHX1         13 129.7   716   514    4175 
  g4957/Q                                -       A->Q   F     INX1           2  21.2   218   150    4325 
  reg_file__g146/Q                       -       A->Q   R     ITHX0          4  36.7  1283   766    5092 
  address_latch__g570/Q                  -       AN->Q  R     NO2I1X1        2  15.3   254   202    5293 
  address_latch__g556/Q                  -       IN0->Q R     MU2X1          1   9.4   127   181    5474 
  address_latch__g536/Q                  -       IN0->Q R     MU2X1          1   9.6   128   171    5646 
  address_pins__DFFE_apin_latch_reg[9]/D -       -      R     DFFX1          1     -     -     0    5646 
#--------------------------------------------------------------------------------------------------------



Path 30: VIOLATED (-703 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[11]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) address_pins__DFFE_apin_latch_reg[11]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      57                  
     Required Time:=    4943                  
      Launch Clock:-       0                  
         Data Path:-    5646                  
             Slack:=    -703                  

#---------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C                     -       -      R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q                     -       C->Q   R     DFRRX4        10 121.4   273   406     406 
  g5247/Q                                 -       A->Q   F     NA3X4          6  52.5   155   108     514 
  g5217/Q                                 -       A->Q   R     INX2           4  31.1   103    88     602 
  g5146/Q                                 -       B->Q   R     AND3X2         7  55.0   246   238     840 
  execute__g35594/Q                       -       A->Q   F     INX1           7  48.5   232   179    1019 
  execute__g35336/Q                       -       A->Q   R     NO2X1          4  30.1   373   254    1272 
  execute__g108291/Q                      -       A->Q   F     NO2X1          2  18.0   152   116    1388 
  execute__g108231/Q                      -       A->Q   R     INX1           2  16.4   111    94    1482 
  execute__g107752/Q                      -       C->Q   F     AN21X1         2  14.8   190    74    1555 
  execute__g107603/Q                      -       B->Q   F     AND2X1         2  17.6   102   201    1757 
  execute__g107507/Q                      -       B->Q   R     NA2I1X1        2  16.2   182   132    1888 
  execute__g107438/Q                      -       A->Q   F     NO2X1          3  20.2   131    96    1984 
  execute__g107311/Q                      -       B->Q   F     AND3X1         2  14.3    98   194    2179 
  execute__g107187/Q                      -       D->Q   F     AND6X1         1   8.7    92   182    2361 
  execute__g107153/Q                      -       D->Q   R     NA6I1X1        9  68.3   569   494    2855 
  g5000/Q                                 -       A->Q   F     INX2          14 104.6   298   239    3094 
  g4987/Q                                 -       B->Q   R     NO3X1          8  62.8   917   567    3661 
  reg_file__b2v_latch_ix_hi_g5/Q          -       E->Q   R     BTHX1         13 129.7   716   514    4175 
  g4968/Q                                 -       A->Q   F     INX1           2  21.2   218   150    4325 
  reg_file__g144/Q                        -       A->Q   R     ITHX0          4  36.7  1283   766    5092 
  address_latch__g569/Q                   -       AN->Q  R     NO2I1X1        2  15.3   254   202    5293 
  address_latch__g554/Q                   -       IN0->Q R     MU2X1          1   9.4   127   181    5474 
  address_latch__g534/Q                   -       IN0->Q R     MU2X1          1   9.6   128   171    5646 
  address_pins__DFFE_apin_latch_reg[11]/D -       -      R     DFFX1          1     -     -     0    5646 
#---------------------------------------------------------------------------------------------------------



Path 31: VIOLATED (-666 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[12]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) address_pins__DFFE_apin_latch_reg[12]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      57                  
     Required Time:=    4943                  
      Launch Clock:-       0                  
         Data Path:-    5608                  
             Slack:=    -666                  

#---------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C                     -       -      R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q                     -       C->Q   R     DFRRX4        10 121.4   273   406     406 
  g5247/Q                                 -       A->Q   F     NA3X4          6  52.5   155   108     514 
  g5217/Q                                 -       A->Q   R     INX2           4  31.1   103    88     602 
  g5146/Q                                 -       B->Q   R     AND3X2         7  55.0   246   238     840 
  execute__g35594/Q                       -       A->Q   F     INX1           7  48.5   232   179    1019 
  execute__g35336/Q                       -       A->Q   R     NO2X1          4  30.1   373   254    1272 
  execute__g108291/Q                      -       A->Q   F     NO2X1          2  18.0   152   116    1388 
  execute__g108231/Q                      -       A->Q   R     INX1           2  16.4   111    94    1482 
  execute__g107752/Q                      -       C->Q   F     AN21X1         2  14.8   190    74    1555 
  execute__g107603/Q                      -       B->Q   F     AND2X1         2  17.6   102   201    1757 
  execute__g107507/Q                      -       B->Q   R     NA2I1X1        2  16.2   182   132    1888 
  execute__g107438/Q                      -       A->Q   F     NO2X1          3  20.2   131    96    1984 
  execute__g107311/Q                      -       B->Q   F     AND3X1         2  14.3    98   194    2179 
  execute__g107187/Q                      -       D->Q   F     AND6X1         1   8.7    92   182    2361 
  execute__g107153/Q                      -       D->Q   R     NA6I1X1        9  68.3   569   494    2855 
  g5000/Q                                 -       A->Q   F     INX2          14 104.6   298   239    3094 
  g4987/Q                                 -       B->Q   R     NO3X1          8  62.8   917   567    3661 
  reg_file__b2v_latch_ix_hi_g4/Q          -       E->Q   R     BTHX1         13 129.7   716   514    4175 
  g4966/Q                                 -       A->Q   F     INX1           2  14.2   186   118    4293 
  reg_file__g143/Q                        -       A->Q   R     ITHX0          4  36.7  1283   761    5054 
  address_latch__g567/Q                   -       AN->Q  R     NO2I1X1        2  15.3   254   202    5256 
  address_latch__g555/Q                   -       IN0->Q R     MU2X1          1   9.4   127   181    5437 
  address_latch__g535/Q                   -       IN0->Q R     MU2X1          1   9.6   128   171    5608 
  address_pins__DFFE_apin_latch_reg[12]/D -       -      R     DFFX1          1     -     -     0    5608 
#---------------------------------------------------------------------------------------------------------



Path 32: VIOLATED (-666 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[10]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) address_pins__DFFE_apin_latch_reg[10]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      57                  
     Required Time:=    4943                  
      Launch Clock:-       0                  
         Data Path:-    5608                  
             Slack:=    -666                  

#---------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C                     -       -      R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q                     -       C->Q   R     DFRRX4        10 121.4   273   406     406 
  g5247/Q                                 -       A->Q   F     NA3X4          6  52.5   155   108     514 
  g5217/Q                                 -       A->Q   R     INX2           4  31.1   103    88     602 
  g5146/Q                                 -       B->Q   R     AND3X2         7  55.0   246   238     840 
  execute__g35594/Q                       -       A->Q   F     INX1           7  48.5   232   179    1019 
  execute__g35336/Q                       -       A->Q   R     NO2X1          4  30.1   373   254    1272 
  execute__g108291/Q                      -       A->Q   F     NO2X1          2  18.0   152   116    1388 
  execute__g108231/Q                      -       A->Q   R     INX1           2  16.4   111    94    1482 
  execute__g107752/Q                      -       C->Q   F     AN21X1         2  14.8   190    74    1555 
  execute__g107603/Q                      -       B->Q   F     AND2X1         2  17.6   102   201    1757 
  execute__g107507/Q                      -       B->Q   R     NA2I1X1        2  16.2   182   132    1888 
  execute__g107438/Q                      -       A->Q   F     NO2X1          3  20.2   131    96    1984 
  execute__g107311/Q                      -       B->Q   F     AND3X1         2  14.3    98   194    2179 
  execute__g107187/Q                      -       D->Q   F     AND6X1         1   8.7    92   182    2361 
  execute__g107153/Q                      -       D->Q   R     NA6I1X1        9  68.3   569   494    2855 
  g5000/Q                                 -       A->Q   F     INX2          14 104.6   298   239    3094 
  g4987/Q                                 -       B->Q   R     NO3X1          8  62.8   917   567    3661 
  reg_file__b2v_latch_ix_hi_g6/Q          -       E->Q   R     BTHX1         13 129.7   716   514    4175 
  g4935/Q                                 -       A->Q   F     INX1           2  14.2   186   118    4293 
  reg_file__g145/Q                        -       A->Q   R     ITHX0          4  36.7  1283   761    5054 
  address_latch__g568/Q                   -       AN->Q  R     NO2I1X1        2  15.3   254   202    5256 
  address_latch__g547/Q                   -       IN0->Q R     MU2X1          1   9.4   127   181    5437 
  address_latch__g533/Q                   -       IN0->Q R     MU2X1          1   9.6   128   171    5608 
  address_pins__DFFE_apin_latch_reg[10]/D -       -      R     DFFX1          1     -     -     0    5608 
#---------------------------------------------------------------------------------------------------------



Path 33: VIOLATED (-656 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[13]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) address_pins__DFFE_apin_latch_reg[13]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      57                  
     Required Time:=    4943                  
      Launch Clock:-       0                  
         Data Path:-    5599                  
             Slack:=    -656                  

#---------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C                     -       -      R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q                     -       C->Q   R     DFRRX4        10 121.4   273   406     406 
  g5247/Q                                 -       A->Q   F     NA3X4          6  52.5   155   108     514 
  g5217/Q                                 -       A->Q   R     INX2           4  31.1   103    88     602 
  g5146/Q                                 -       B->Q   R     AND3X2         7  55.0   246   238     840 
  execute__g35594/Q                       -       A->Q   F     INX1           7  48.5   232   179    1019 
  execute__g35336/Q                       -       A->Q   R     NO2X1          4  30.1   373   254    1272 
  execute__g108291/Q                      -       A->Q   F     NO2X1          2  18.0   152   116    1388 
  execute__g108231/Q                      -       A->Q   R     INX1           2  16.4   111    94    1482 
  execute__g107752/Q                      -       C->Q   F     AN21X1         2  14.8   190    74    1555 
  execute__g107603/Q                      -       B->Q   F     AND2X1         2  17.6   102   201    1757 
  execute__g107507/Q                      -       B->Q   R     NA2I1X1        2  16.2   182   132    1888 
  execute__g107438/Q                      -       A->Q   F     NO2X1          3  20.2   131    96    1984 
  execute__g107311/Q                      -       B->Q   F     AND3X1         2  14.3    98   194    2179 
  execute__g107187/Q                      -       D->Q   F     AND6X1         1   8.7    92   182    2361 
  execute__g107153/Q                      -       D->Q   R     NA6I1X1        9  68.3   569   494    2855 
  g5000/Q                                 -       A->Q   F     INX2          14 104.6   298   239    3094 
  g4987/Q                                 -       B->Q   R     NO3X1          8  62.8   917   567    3661 
  reg_file__b2v_latch_ix_hi_g3/Q          -       E->Q   R     BTHX1         13 129.7   716   514    4175 
  g4976/Q                                 -       A->Q   F     INX1           2  21.2   218   150    4325 
  reg_file__g142/Q                        -       A->Q   R     ITHX0          4  36.6  1280   765    5090 
  address_latch__g566/Q                   -       A->Q   R     AND2X1         2  15.3   169   164    5254 
  address_latch__g553/Q                   -       IN0->Q R     MU2X1          1   9.4   127   174    5427 
  address_latch__g532/Q                   -       IN0->Q R     MU2X1          1   9.6   128   171    5599 
  address_pins__DFFE_apin_latch_reg[13]/D -       -      R     DFFX1          1     -     -     0    5599 
#---------------------------------------------------------------------------------------------------------



Path 34: VIOLATED (-656 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[14]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) address_pins__DFFE_apin_latch_reg[14]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      57                  
     Required Time:=    4943                  
      Launch Clock:-       0                  
         Data Path:-    5599                  
             Slack:=    -656                  

#---------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C                     -       -      R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q                     -       C->Q   R     DFRRX4        10 121.4   273   406     406 
  g5247/Q                                 -       A->Q   F     NA3X4          6  52.5   155   108     514 
  g5217/Q                                 -       A->Q   R     INX2           4  31.1   103    88     602 
  g5146/Q                                 -       B->Q   R     AND3X2         7  55.0   246   238     840 
  execute__g35594/Q                       -       A->Q   F     INX1           7  48.5   232   179    1019 
  execute__g35336/Q                       -       A->Q   R     NO2X1          4  30.1   373   254    1272 
  execute__g108291/Q                      -       A->Q   F     NO2X1          2  18.0   152   116    1388 
  execute__g108231/Q                      -       A->Q   R     INX1           2  16.4   111    94    1482 
  execute__g107752/Q                      -       C->Q   F     AN21X1         2  14.8   190    74    1555 
  execute__g107603/Q                      -       B->Q   F     AND2X1         2  17.6   102   201    1757 
  execute__g107507/Q                      -       B->Q   R     NA2I1X1        2  16.2   182   132    1888 
  execute__g107438/Q                      -       A->Q   F     NO2X1          3  20.2   131    96    1984 
  execute__g107311/Q                      -       B->Q   F     AND3X1         2  14.3    98   194    2179 
  execute__g107187/Q                      -       D->Q   F     AND6X1         1   8.7    92   182    2361 
  execute__g107153/Q                      -       D->Q   R     NA6I1X1        9  68.3   569   494    2855 
  g5000/Q                                 -       A->Q   F     INX2          14 104.6   298   239    3094 
  g4987/Q                                 -       B->Q   R     NO3X1          8  62.8   917   567    3661 
  reg_file__b2v_latch_ix_hi_g2/Q          -       E->Q   R     BTHX1         13 129.7   716   514    4175 
  g4978/Q                                 -       A->Q   F     INX1           2  21.2   218   150    4325 
  reg_file__g141/Q                        -       A->Q   R     ITHX0          4  36.6  1280   765    5090 
  address_latch__g578/Q                   -       A->Q   R     AND2X1         2  15.3   169   164    5254 
  address_latch__g552/Q                   -       IN0->Q R     MU2X1          1   9.4   127   174    5427 
  address_latch__g531/Q                   -       IN0->Q R     MU2X1          1   9.6   128   171    5599 
  address_pins__DFFE_apin_latch_reg[14]/D -       -      R     DFFX1          1     -     -     0    5599 
#---------------------------------------------------------------------------------------------------------



Path 35: VIOLATED (-577 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[4]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[3]/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[4]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     172                  
     Required Time:=    4828                  
      Launch Clock:-       0                  
         Data Path:-    5405                  
             Slack:=    -577                  

#-------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  ir__opcode_reg[3]/C                    -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[3]/Q                    -       C->Q   R     DFRRX4        10 85.9   210   368     368 
  g5403/Q                                -       A->Q   F     INX2           2 30.0   100    81     448 
  g5398/Q                                -       A->Q   R     INX2           5 60.2   158   113     561 
  g5397/Q                                -       A->Q   F     INX4           4 60.0    90    75     637 
  g5396/Q                                -       A->Q   R     INX4           6 53.1    82    66     703 
  g5114/Q                                -       D->Q   F     NO4X4          5 48.5    76   195     898 
  execute__g35413/Q                      -       B->Q   R     NA2X1          5 38.0   352   216    1114 
  execute__g35386/Q                      -       A->Q   F     INX1           7 53.4   262   213    1328 
  execute__g108329/Q                     -       A->Q   R     INX1           3 23.5   162   139    1466 
  execute__g107710/Q                     -       B->Q   F     NO2I1X1        1 10.9    92    79    1545 
  execute__g107470/Q                     -       B->Q   R     NO2X1          3 24.7   317   201    1746 
  execute__g107333/Q                     -       A->Q   R     AND3X2         3 27.2   143   197    1943 
  execute__g107295/Q                     -       A->Q   R     AND2X4         2 17.5    64   105    2048 
  execute__g107228/Q                     -       A->Q   F     NA3X1          2 21.5   195   115    2164 
  execute__g107183/Q                     -       A->Q   R     NO3X2          2 17.2   216   141    2304 
  execute__g107165/Q                     -       A->Q   F     NA2X1          2 18.2   147   108    2412 
  execute__g107150/Q                     -       A->Q   R     NO2X2          2 17.0   145   108    2520 
  execute__g107139/Q                     -       A->Q   F     NA2X1          2 17.5   130    96    2617 
  execute__g107134/Q                     -       A->Q   R     INX1           1  9.8    80    69    2686 
  execute__g107130/Q                     -       C->Q   F     ON21X1         2 14.9   163    98    2784 
  execute__g107124/Q                     -       A->Q   R     NO2X1          2 17.5   243   167    2951 
  execute__g107119/Q                     -       A->Q   F     NA2X1          3 25.2   186   136    3087 
  execute__g107116/Q                     -       C->Q   R     AN21X1         3 25.7   362   242    3329 
  execute__g107106/Q                     -       B->Q   F     AN221X1        1 12.3   220   178    3507 
  execute__g107104/Q                     -       A->Q   R     NA2X2          4 27.6   174   138    3646 
  address_latch__g622/Q                  -       A->Q   F     NA3X1          3 20.7   295   130    3776 
  address_latch__g620/Q                  -       A->Q   F     OR3X1          3 20.8   146   297    4073 
  address_latch__g602/Q                  -       A->Q   F     EN2X0          2 15.0   218   275    4348 
  address_latch__g17/Q                   -       A->Q   F     BTHX1          4 36.7   500   302    4650 
  address_latch__g575/Q                  -       AN->Q  F     NO2I1X1        2 15.3   224   313    4963 
  address_latch__g561/Q                  -       IN0->Q F     MU2X1          1  9.4   100   232    5194 
  address_latch__g540/Q                  -       IN0->Q F     MU2X1          1  9.6   101   210    5404 
  address_pins__DFFE_apin_latch_reg[4]/D -       -      F     DFFX1          1    -     -     0    5405 
#-------------------------------------------------------------------------------------------------------



Path 36: VIOLATED (-560 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[5]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) address_pins__DFFE_apin_latch_reg[5]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      63                  
     Required Time:=    4937                  
      Launch Clock:-       0                  
         Data Path:-    5497                  
             Slack:=    -560                  

#--------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C                    -       -      R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q                    -       C->Q   R     DFRRX4        10 121.4   273   406     406 
  g5247/Q                                -       A->Q   F     NA3X4          6  52.5   155   108     514 
  g5217/Q                                -       A->Q   R     INX2           4  31.1   103    88     602 
  g5146/Q                                -       B->Q   R     AND3X2         7  55.0   246   238     840 
  execute__g35594/Q                      -       A->Q   F     INX1           7  48.5   232   179    1019 
  execute__g35336/Q                      -       A->Q   R     NO2X1          4  30.1   373   254    1272 
  execute__g108291/Q                     -       A->Q   F     NO2X1          2  18.0   152   116    1388 
  execute__g108231/Q                     -       A->Q   R     INX1           2  16.4   111    94    1482 
  execute__g107752/Q                     -       C->Q   F     AN21X1         2  14.8   190    74    1555 
  execute__g107603/Q                     -       B->Q   F     AND2X1         2  17.6   102   201    1757 
  execute__g107507/Q                     -       B->Q   R     NA2I1X1        2  16.2   182   132    1888 
  execute__g107302/Q                     -       D->Q   F     NO6X1          1   9.0    71   212    2100 
  execute__g107212/Q                     -       B->Q   F     AND6X1         1   8.8    92   183    2284 
  execute__g107152/Q                     -       D->Q   R     NA6X2          4  30.5   144   274    2558 
  g5051/Q                                -       AN->Q  R     NO2I1X1        2  18.7   254   205    2763 
  g5050/Q                                -       A->Q   F     INX1           1  12.4   103    80    2843 
  g5047/Q                                -       A->Q   R     NO2X2          3  27.8   194   127    2970 
  g5045/Q                                -       A->Q   F     INX1           2  19.0   115    94    3064 
  g5038/Q                                -       IN0->Q R     MU2IX1         1   9.9   216   150    3214 
  g5018/Q                                -       A->Q   F     NA2X1          4  32.4   223   155    3369 
  g5001/Q                                -       A->Q   R     NO2X2          8  62.8   378   254    3624 
  reg_file__b2v_latch_hl2_lo_g3/Q        -       E->Q   R     BTHX1         13 129.7   714   497    4121 
  g4973/Q                                -       A->Q   F     INX1           2  14.2   186   118    4239 
  reg_file__g126/Q                       -       A->Q   R     ITHX0          4  36.7  1283   761    5000 
  address_latch__g573/Q                  -       AN->Q  R     NO2I1X1        2  17.2   271   212    5212 
  address_latch__g559/Q                  -       IN0->Q F     MU2IX1         1  11.3   262   112    5324 
  address_latch__g537/Q                  -       IN0->Q R     MU2IX1         1   9.6   301   173    5497 
  address_pins__DFFE_apin_latch_reg[5]/D -       -      R     DFFX1          1     -     -     0    5497 
#--------------------------------------------------------------------------------------------------------



Path 37: VIOLATED (-559 ps) Setup Check with Pin interrupts__im2_reg/C->D
          Group: C2C
     Startpoint: (F) alu_/op2_low_reg[0]/CN
          Clock: (F) CLK
       Endpoint: (F) interrupts__im2_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000         5000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000         5000     
                                              
             Setup:-     146                  
     Required Time:=    9854                  
      Launch Clock:-    5000                  
         Data Path:-    5414                  
             Slack:=    -559                  

#----------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  alu_/op2_low_reg[0]/CN -       -      F     (arrival)      4     -     0     -    5000 
  alu_/op2_low_reg[0]/Q  -       CN->Q  F     DFFQX0         3  25.1   366   656    5656 
  alu_/g791/Q            -       A->Q   R     INX1           1  10.6   123   114    5771 
  alu_/g786/Q            -       IN1->Q F     MU4IX2         4  32.2   107   301    6072 
  alu_/g785/Q            -       A->Q   R     INX1           1  15.0    97    80    6152 
  alu_/g782/Q            -       B->Q   F     NA2X2          1  15.0   125    58    6210 
  alu_/g779/Q            -       B->Q   R     NA2X2          1  18.7   126   107    6316 
  alu_/g773/Q            -       A->Q   F     NA3X4          2  26.8   108    66    6383 
  alu_/g766/Q            -       A->Q   R     NA2X4          2  21.2   103    72    6455 
  alu_/g759/Q            -       A->Q   F     NO2X2          1  12.7    85    48    6503 
  alu_/g752/Q            -       A->Q   R     NO3X2          2  25.2   267   142    6645 
  alu_/g750/Q            -       A->Q   F     NO2X4          3  27.5   120    59    6704 
  alu_/g747/Q            -       A->Q   R     NA2X2          1  18.7   133    93    6797 
  alu_/g745/Q            -       A->Q   F     NA3X4          2  21.1   102    61    6858 
  alu_/g742/Q            -       A->Q   R     NA2X2          1  18.0   123    87    6945 
  alu_/g737/Q            -       A->Q   F     NA2X4          1  18.0    66    47    6992 
  alu_/g735/Q            -       A->Q   R     NA2X4          3  29.7   124    71    7063 
  alu_/g46/Q             -       A->Q   R     BTLX4          5  55.9   500   173    7236 
  alu_/g729/Q            -       A->Q   F     INX2           1  15.9   260    70    7305 
  alu_/g14/Q             -       A->Q   R     ITLX1          5  39.7   500   214    7519 
  alu_/g725/Q            -       A->Q   F     NA2X2          1  12.3   136    67    7586 
  alu_/g722/Q            -       A->Q   R     NA2X2          1  14.9   108    88    7674 
  alu_/g74/Q             -       A->Q   R     BTLX4          6  68.5   500   182    7856 
  alu_/g15/Q             -       A->Q   R     BTLX8          5  52.3   500   161    8017 
  sw2__g3/Q              -       A->Q   R     BTHX8          4  58.2   500   155    8172 
  sw1__g11/Q             -       A->Q   R     BTLX12        11 109.2   500   152    8324 
  alu_/g717/Q            -       B->Q   F     NO2I1X4        1  14.9   117    42    8366 
  alu_/g1/Q              -       A->Q   F     BTHX4          6  65.2   500   190    8555 
  alu_/g9/Q              -       A->Q   F     BTHX8          5  50.0   500   222    8777 
  alu_/g715/Q            -       B->Q   R     NA2I1X4        1  16.8   139   155    8932 
  alu_/g714/Q            -       A->Q   F     INX2           1  12.7    54    44    8977 
  alu_/g707/Q            -       A->Q   R     NO3X2          1  15.6   200   102    9079 
  alu_/g75/Q             -       A->Q   F     ITLX8          3  54.7   500   183    9262 
  alu_/g16/Q             -       A->Q   F     BTHX8          5  48.5   500   291    9553 
  sw2__g4/Q              -       A->Q   F     BTLX8          4  59.9   500   279    9832 
  sw1__g12/Q             -       A->Q   F     BTLX12        13 103.2   500   301   10132 
  g4753/Q                -       A->Q   R     NA3X1          1   9.9   214   205   10337 
  g4725/Q                -       A->Q   F     NA2X1          1   9.5   126    76   10413 
  interrupts__im2_reg/D  -       -      F     DFRRQX1        1     -     -     0   10414 
#----------------------------------------------------------------------------------------



Path 38: VIOLATED (-558 ps) Setup Check with Pin interrupts__im1_reg/C->D
          Group: C2C
     Startpoint: (F) alu_/op2_low_reg[0]/CN
          Clock: (F) CLK
       Endpoint: (F) interrupts__im1_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000         5000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000         5000     
                                              
             Setup:-     146                  
     Required Time:=    9854                  
      Launch Clock:-    5000                  
         Data Path:-    5412                  
             Slack:=    -558                  

#----------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  alu_/op2_low_reg[0]/CN -       -      F     (arrival)      4     -     0     -    5000 
  alu_/op2_low_reg[0]/Q  -       CN->Q  F     DFFQX0         3  25.1   366   656    5656 
  alu_/g791/Q            -       A->Q   R     INX1           1  10.6   123   114    5771 
  alu_/g786/Q            -       IN1->Q F     MU4IX2         4  32.2   107   301    6072 
  alu_/g785/Q            -       A->Q   R     INX1           1  15.0    97    80    6152 
  alu_/g782/Q            -       B->Q   F     NA2X2          1  15.0   125    58    6210 
  alu_/g779/Q            -       B->Q   R     NA2X2          1  18.7   126   107    6316 
  alu_/g773/Q            -       A->Q   F     NA3X4          2  26.8   108    66    6383 
  alu_/g766/Q            -       A->Q   R     NA2X4          2  21.2   103    72    6455 
  alu_/g759/Q            -       A->Q   F     NO2X2          1  12.7    85    48    6503 
  alu_/g752/Q            -       A->Q   R     NO3X2          2  25.2   267   142    6645 
  alu_/g750/Q            -       A->Q   F     NO2X4          3  27.5   120    59    6704 
  alu_/g747/Q            -       A->Q   R     NA2X2          1  18.7   133    93    6797 
  alu_/g745/Q            -       A->Q   F     NA3X4          2  21.1   102    61    6858 
  alu_/g742/Q            -       A->Q   R     NA2X2          1  18.0   123    87    6945 
  alu_/g737/Q            -       A->Q   F     NA2X4          1  18.0    66    47    6992 
  alu_/g735/Q            -       A->Q   R     NA2X4          3  29.7   124    71    7063 
  alu_/g46/Q             -       A->Q   R     BTLX4          5  55.9   500   173    7236 
  alu_/g729/Q            -       A->Q   F     INX2           1  15.9   260    70    7305 
  alu_/g14/Q             -       A->Q   R     ITLX1          5  39.7   500   214    7519 
  alu_/g725/Q            -       A->Q   F     NA2X2          1  12.3   136    67    7586 
  alu_/g722/Q            -       A->Q   R     NA2X2          1  14.9   108    88    7674 
  alu_/g74/Q             -       A->Q   R     BTLX4          6  68.5   500   182    7856 
  alu_/g15/Q             -       A->Q   R     BTLX8          5  52.3   500   161    8017 
  sw2__g3/Q              -       A->Q   R     BTHX8          4  58.2   500   155    8172 
  sw1__g11/Q             -       A->Q   R     BTLX12        11 109.2   500   152    8324 
  alu_/g717/Q            -       B->Q   F     NO2I1X4        1  14.9   117    42    8366 
  alu_/g1/Q              -       A->Q   F     BTHX4          6  65.2   500   190    8555 
  alu_/g9/Q              -       A->Q   F     BTHX8          5  50.0   500   222    8777 
  alu_/g715/Q            -       B->Q   R     NA2I1X4        1  16.8   139   155    8932 
  alu_/g714/Q            -       A->Q   F     INX2           1  12.7    54    44    8977 
  alu_/g707/Q            -       A->Q   R     NO3X2          1  15.6   200   102    9079 
  alu_/g75/Q             -       A->Q   F     ITLX8          3  54.7   500   183    9262 
  alu_/g16/Q             -       A->Q   F     BTHX8          5  48.5   500   291    9553 
  sw2__g4/Q              -       A->Q   F     BTLX8          4  59.9   500   279    9832 
  sw1__g12/Q             -       A->Q   F     BTLX12        13 103.2   500   301   10132 
  g4752/Q                -       A->Q   R     NA3X1          1   9.9   204   205   10337 
  g4724/Q                -       A->Q   F     NA2X1          1   9.5   126    75   10412 
  interrupts__im1_reg/D  -       -      F     DFRRQX1        1     -     -     0   10412 
#----------------------------------------------------------------------------------------



Path 39: VIOLATED (-542 ps) Setup Check with Pin alu_flags__DFFE_inst_latch_hf_reg/C->D
          Group: C2C
     Startpoint: (F) alu_/op2_low_reg[0]/CN
          Clock: (F) CLK
       Endpoint: (F) alu_flags__DFFE_inst_latch_hf_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000         5000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000         5000     
                                              
             Setup:-     146                  
     Required Time:=    9854                  
      Launch Clock:-    5000                  
         Data Path:-    5397                  
             Slack:=    -542                  

#-----------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                            (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------
  alu_/op2_low_reg[0]/CN              -       -      F     (arrival)      4     -     0     -    5000 
  alu_/op2_low_reg[0]/Q               -       CN->Q  F     DFFQX0         3  25.1   366   656    5656 
  alu_/g791/Q                         -       A->Q   R     INX1           1  10.6   123   114    5771 
  alu_/g786/Q                         -       IN1->Q F     MU4IX2         4  32.2   107   301    6072 
  alu_/g785/Q                         -       A->Q   R     INX1           1  15.0    97    80    6152 
  alu_/g782/Q                         -       B->Q   F     NA2X2          1  15.0   125    58    6210 
  alu_/g779/Q                         -       B->Q   R     NA2X2          1  18.7   126   107    6316 
  alu_/g773/Q                         -       A->Q   F     NA3X4          2  26.8   108    66    6383 
  alu_/g766/Q                         -       A->Q   R     NA2X4          2  21.2   103    72    6455 
  alu_/g759/Q                         -       A->Q   F     NO2X2          1  12.7    85    48    6503 
  alu_/g752/Q                         -       A->Q   R     NO3X2          2  25.2   267   142    6645 
  alu_/g750/Q                         -       A->Q   F     NO2X4          3  27.5   120    59    6704 
  alu_/g747/Q                         -       A->Q   R     NA2X2          1  18.7   133    93    6797 
  alu_/g745/Q                         -       A->Q   F     NA3X4          2  21.1   102    61    6858 
  alu_/g742/Q                         -       A->Q   R     NA2X2          1  18.0   123    87    6945 
  alu_/g737/Q                         -       A->Q   F     NA2X4          1  18.0    66    47    6992 
  alu_/g735/Q                         -       A->Q   R     NA2X4          3  29.7   124    71    7063 
  alu_/g46/Q                          -       A->Q   R     BTLX4          5  55.9   500   173    7236 
  alu_/g729/Q                         -       A->Q   F     INX2           1  15.9   260    70    7305 
  alu_/g14/Q                          -       A->Q   R     ITLX1          5  39.7   500   214    7519 
  alu_/g725/Q                         -       A->Q   F     NA2X2          1  12.3   136    67    7586 
  alu_/g722/Q                         -       A->Q   R     NA2X2          1  14.9   108    88    7674 
  alu_/g74/Q                          -       A->Q   R     BTLX4          6  68.5   500   182    7856 
  alu_/g15/Q                          -       A->Q   R     BTLX8          5  52.3   500   161    8017 
  sw2__g3/Q                           -       A->Q   R     BTHX8          4  58.2   500   155    8172 
  sw1__g11/Q                          -       A->Q   R     BTLX12        11 109.2   500   152    8324 
  alu_/g717/Q                         -       B->Q   F     NO2I1X4        1  14.9   117    42    8366 
  alu_/g1/Q                           -       A->Q   F     BTHX4          6  65.2   500   190    8555 
  alu_/g9/Q                           -       A->Q   F     BTHX8          5  50.0   500   222    8777 
  alu_/g715/Q                         -       B->Q   R     NA2I1X4        1  16.8   139   155    8932 
  alu_/g714/Q                         -       A->Q   F     INX2           1  12.7    54    44    8977 
  alu_/g707/Q                         -       A->Q   R     NO3X2          1  15.6   200   102    9079 
  alu_/g75/Q                          -       A->Q   F     ITLX8          3  54.7   500   183    9262 
  alu_/g16/Q                          -       A->Q   F     BTHX8          5  48.5   500   291    9553 
  sw2__g4/Q                           -       A->Q   F     BTLX8          4  59.9   500   279    9832 
  g4826/Q                             -       A->Q   R     NA2X1          1   9.9   253   273   10104 
  g4803/Q                             -       A->Q   F     NA2X1          2  18.7   157   115   10220 
  g4754/Q                             -       A->Q   R     NA2X1          1   9.9   136   108   10327 
  g4727/Q                             -       A->Q   F     NA2X1          1   9.5   126    69   10397 
  alu_flags__DFFE_inst_latch_hf_reg/D -       -      F     DFRRQX1        1     -     -     0   10397 
#-----------------------------------------------------------------------------------------------------



Path 40: VIOLATED (-529 ps) Setup Check with Pin alu_flags__flags_hf2_reg/C->D
          Group: C2C
     Startpoint: (F) alu_/op2_low_reg[0]/CN
          Clock: (F) CLK
       Endpoint: (F) alu_flags__flags_hf2_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000         5000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000         5000     
                                              
             Setup:-     145                  
     Required Time:=    9855                  
      Launch Clock:-    5000                  
         Data Path:-    5384                  
             Slack:=    -529                  

#--------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                   (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------
  alu_/op2_low_reg[0]/CN     -       -      F     (arrival)      4     -     0     -    5000 
  alu_/op2_low_reg[0]/Q      -       CN->Q  F     DFFQX0         3  25.1   366   656    5656 
  alu_/g791/Q                -       A->Q   R     INX1           1  10.6   123   114    5771 
  alu_/g786/Q                -       IN1->Q F     MU4IX2         4  32.2   107   301    6072 
  alu_/g785/Q                -       A->Q   R     INX1           1  15.0    97    80    6152 
  alu_/g782/Q                -       B->Q   F     NA2X2          1  15.0   125    58    6210 
  alu_/g779/Q                -       B->Q   R     NA2X2          1  18.7   126   107    6316 
  alu_/g773/Q                -       A->Q   F     NA3X4          2  26.8   108    66    6383 
  alu_/g766/Q                -       A->Q   R     NA2X4          2  21.2   103    72    6455 
  alu_/g759/Q                -       A->Q   F     NO2X2          1  12.7    85    48    6503 
  alu_/g752/Q                -       A->Q   R     NO3X2          2  25.2   267   142    6645 
  alu_/g750/Q                -       A->Q   F     NO2X4          3  27.5   120    59    6704 
  alu_/g747/Q                -       A->Q   R     NA2X2          1  18.7   133    93    6797 
  alu_/g745/Q                -       A->Q   F     NA3X4          2  21.1   102    61    6858 
  alu_/g742/Q                -       A->Q   R     NA2X2          1  18.0   123    87    6945 
  alu_/g737/Q                -       A->Q   F     NA2X4          1  18.0    66    47    6992 
  alu_/g735/Q                -       A->Q   R     NA2X4          3  29.7   124    71    7063 
  alu_/g46/Q                 -       A->Q   R     BTLX4          5  55.9   500   173    7236 
  alu_/g729/Q                -       A->Q   F     INX2           1  15.9   260    70    7305 
  alu_/g14/Q                 -       A->Q   R     ITLX1          5  39.7   500   214    7519 
  alu_/g725/Q                -       A->Q   F     NA2X2          1  12.3   136    67    7586 
  alu_/g722/Q                -       A->Q   R     NA2X2          1  14.9   108    88    7674 
  alu_/g74/Q                 -       A->Q   R     BTLX4          6  68.5   500   182    7856 
  alu_/g15/Q                 -       A->Q   R     BTLX8          5  52.3   500   161    8017 
  sw2__g3/Q                  -       A->Q   R     BTHX8          4  58.2   500   155    8172 
  sw1__g11/Q                 -       A->Q   R     BTLX12        11 109.2   500   152    8324 
  alu_/g717/Q                -       B->Q   F     NO2I1X4        1  14.9   117    42    8366 
  alu_/g1/Q                  -       A->Q   F     BTHX4          6  65.2   500   190    8555 
  alu_/g9/Q                  -       A->Q   F     BTHX8          5  50.0   500   222    8777 
  alu_/g715/Q                -       B->Q   R     NA2I1X4        1  16.8   139   155    8932 
  alu_/g714/Q                -       A->Q   F     INX2           1  12.7    54    44    8977 
  alu_/g707/Q                -       A->Q   R     NO3X2          1  15.6   200   102    9079 
  alu_/g75/Q                 -       A->Q   F     ITLX8          3  54.7   500   183    9262 
  alu_/g16/Q                 -       A->Q   F     BTHX8          5  48.5   500   291    9553 
  sw2__g4/Q                  -       A->Q   F     BTLX8          4  59.9   500   279    9832 
  g4826/Q                    -       A->Q   R     NA2X1          1   9.9   253   273   10104 
  g4803/Q                    -       A->Q   F     NA2X1          2  18.7   157   115   10220 
  g4791/Q                    -       A->Q   R     INX1           1  10.6    88    76   10296 
  g4728/Q                    -       A->Q   F     ON22X1         1   9.7   136    88   10384 
  alu_flags__flags_hf2_reg/D -       -      F     DFRQX1         1     -     -     0   10384 
#--------------------------------------------------------------------------------------------



Path 41: VIOLATED (-503 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[8]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[3]/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[8]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     172                  
     Required Time:=    4828                  
      Launch Clock:-       0                  
         Data Path:-    5331                  
             Slack:=    -503                  

#-------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  ir__opcode_reg[3]/C                    -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[3]/Q                    -       C->Q   R     DFRRX4        10 85.9   210   368     368 
  g5403/Q                                -       A->Q   F     INX2           2 30.0   100    81     448 
  g5398/Q                                -       A->Q   R     INX2           5 60.2   158   113     561 
  g5397/Q                                -       A->Q   F     INX4           4 60.0    90    75     637 
  g5396/Q                                -       A->Q   R     INX4           6 53.1    82    66     703 
  g5114/Q                                -       D->Q   F     NO4X4          5 48.5    76   195     898 
  execute__g35413/Q                      -       B->Q   R     NA2X1          5 38.0   352   216    1114 
  execute__g35386/Q                      -       A->Q   F     INX1           7 53.4   262   213    1328 
  execute__g108329/Q                     -       A->Q   R     INX1           3 23.5   162   139    1466 
  execute__g107710/Q                     -       B->Q   F     NO2I1X1        1 10.9    92    79    1545 
  execute__g107470/Q                     -       B->Q   R     NO2X1          3 24.7   317   201    1746 
  execute__g107333/Q                     -       A->Q   R     AND3X2         3 27.2   143   197    1943 
  execute__g107295/Q                     -       A->Q   R     AND2X4         2 17.5    64   105    2048 
  execute__g107228/Q                     -       A->Q   F     NA3X1          2 21.5   195   115    2164 
  execute__g107183/Q                     -       A->Q   R     NO3X2          2 17.2   216   141    2304 
  execute__g107165/Q                     -       A->Q   F     NA2X1          2 18.2   147   108    2412 
  execute__g107150/Q                     -       A->Q   R     NO2X2          2 17.0   145   108    2520 
  execute__g107139/Q                     -       A->Q   F     NA2X1          2 17.5   130    96    2617 
  execute__g107134/Q                     -       A->Q   R     INX1           1  9.8    80    69    2686 
  execute__g107130/Q                     -       C->Q   F     ON21X1         2 14.9   163    98    2784 
  execute__g107124/Q                     -       A->Q   R     NO2X1          2 17.5   243   167    2951 
  execute__g107119/Q                     -       A->Q   F     NA2X1          3 25.2   186   136    3087 
  execute__g107116/Q                     -       C->Q   R     AN21X1         3 25.7   362   242    3329 
  execute__g107106/Q                     -       B->Q   F     AN221X1        1 12.3   220   178    3507 
  execute__g107104/Q                     -       A->Q   R     NA2X2          4 27.6   174   138    3646 
  address_latch__g630/Q                  -       D->Q   F     NA6I2X2        2 18.6    73   269    3915 
  address_latch__g629/Q                  -       A->Q   R     INX1           3 22.1   127    90    4004 
  address_latch__g616/Q                  -       A->Q   F     NA2X1          1 13.1   216    80    4085 
  address_latch__g607/Q                  -       A->Q   F     EN2X1          2 15.0   149   217    4302 
  address_latch__g13/Q                   -       A->Q   F     BTHX1          4 36.7   500   283    4585 
  address_latch__g571/Q                  -       AN->Q  F     NO2I1X1        2 15.3   224   304    4889 
  address_latch__g557/Q                  -       IN0->Q F     MU2X1          1  9.4   100   232    5121 
  address_latch__g538/Q                  -       IN0->Q F     MU2X1          1  9.6   101   210    5331 
  address_pins__DFFE_apin_latch_reg[8]/D -       -      F     DFFX1          1    -     -     0    5331 
#-------------------------------------------------------------------------------------------------------



Path 42: VIOLATED (-490 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[3]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[3]/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[3]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     172                  
     Required Time:=    4828                  
      Launch Clock:-       0                  
         Data Path:-    5317                  
             Slack:=    -490                  

#-------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  ir__opcode_reg[3]/C                    -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[3]/Q                    -       C->Q   R     DFRRX4        10 85.9   210   368     368 
  g5403/Q                                -       A->Q   F     INX2           2 30.0   100    81     448 
  g5398/Q                                -       A->Q   R     INX2           5 60.2   158   113     561 
  g5397/Q                                -       A->Q   F     INX4           4 60.0    90    75     637 
  g5396/Q                                -       A->Q   R     INX4           6 53.1    82    66     703 
  g5114/Q                                -       D->Q   F     NO4X4          5 48.5    76   195     898 
  execute__g35413/Q                      -       B->Q   R     NA2X1          5 38.0   352   216    1114 
  execute__g35386/Q                      -       A->Q   F     INX1           7 53.4   262   213    1328 
  execute__g108329/Q                     -       A->Q   R     INX1           3 23.5   162   139    1466 
  execute__g107710/Q                     -       B->Q   F     NO2I1X1        1 10.9    92    79    1545 
  execute__g107470/Q                     -       B->Q   R     NO2X1          3 24.7   317   201    1746 
  execute__g107333/Q                     -       A->Q   R     AND3X2         3 27.2   143   197    1943 
  execute__g107295/Q                     -       A->Q   R     AND2X4         2 17.5    64   105    2048 
  execute__g107228/Q                     -       A->Q   F     NA3X1          2 21.5   195   115    2164 
  execute__g107183/Q                     -       A->Q   R     NO3X2          2 17.2   216   141    2304 
  execute__g107165/Q                     -       A->Q   F     NA2X1          2 18.2   147   108    2412 
  execute__g107150/Q                     -       A->Q   R     NO2X2          2 17.0   145   108    2520 
  execute__g107139/Q                     -       A->Q   F     NA2X1          2 17.5   130    96    2617 
  execute__g107134/Q                     -       A->Q   R     INX1           1  9.8    80    69    2686 
  execute__g107130/Q                     -       C->Q   F     ON21X1         2 14.9   163    98    2784 
  execute__g107124/Q                     -       A->Q   R     NO2X1          2 17.5   243   167    2951 
  execute__g107119/Q                     -       A->Q   F     NA2X1          3 25.2   186   136    3087 
  execute__g107116/Q                     -       C->Q   R     AN21X1         3 25.7   362   242    3329 
  execute__g107106/Q                     -       B->Q   F     AN221X1        1 12.3   220   178    3507 
  execute__g107104/Q                     -       A->Q   R     NA2X2          4 27.6   174   138    3646 
  address_latch__g622/Q                  -       A->Q   F     NA3X1          3 20.7   295   130    3776 
  address_latch__g613/Q                  -       A->Q   F     OR2X1          1  9.8    87   227    4003 
  address_latch__g603/Q                  -       A->Q   F     EN2X0          2 15.0   218   258    4261 
  address_latch__g18/Q                   -       A->Q   F     BTHX1          4 36.7   500   302    4563 
  address_latch__g576/Q                  -       AN->Q  F     NO2I1X1        2 15.3   224   313    4876 
  address_latch__g550/Q                  -       IN0->Q F     MU2X1          1  9.4   100   232    5107 
  address_latch__g541/Q                  -       IN0->Q F     MU2X1          1  9.6   101   210    5317 
  address_pins__DFFE_apin_latch_reg[3]/D -       -      F     DFFX1          1    -     -     0    5317 
#-------------------------------------------------------------------------------------------------------



Path 43: VIOLATED (-466 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[7]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[3]/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[7]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     172                  
     Required Time:=    4828                  
      Launch Clock:-       0                  
         Data Path:-    5294                  
             Slack:=    -466                  

#-------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  ir__opcode_reg[3]/C                    -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[3]/Q                    -       C->Q   R     DFRRX4        10 85.9   210   368     368 
  g5403/Q                                -       A->Q   F     INX2           2 30.0   100    81     448 
  g5398/Q                                -       A->Q   R     INX2           5 60.2   158   113     561 
  g5397/Q                                -       A->Q   F     INX4           4 60.0    90    75     637 
  g5396/Q                                -       A->Q   R     INX4           6 53.1    82    66     703 
  g5114/Q                                -       D->Q   F     NO4X4          5 48.5    76   195     898 
  execute__g35413/Q                      -       B->Q   R     NA2X1          5 38.0   352   216    1114 
  execute__g35386/Q                      -       A->Q   F     INX1           7 53.4   262   213    1328 
  execute__g108329/Q                     -       A->Q   R     INX1           3 23.5   162   139    1466 
  execute__g107710/Q                     -       B->Q   F     NO2I1X1        1 10.9    92    79    1545 
  execute__g107470/Q                     -       B->Q   R     NO2X1          3 24.7   317   201    1746 
  execute__g107333/Q                     -       A->Q   R     AND3X2         3 27.2   143   197    1943 
  execute__g107295/Q                     -       A->Q   R     AND2X4         2 17.5    64   105    2048 
  execute__g107228/Q                     -       A->Q   F     NA3X1          2 21.5   195   115    2164 
  execute__g107183/Q                     -       A->Q   R     NO3X2          2 17.2   216   141    2304 
  execute__g107165/Q                     -       A->Q   F     NA2X1          2 18.2   147   108    2412 
  execute__g107150/Q                     -       A->Q   R     NO2X2          2 17.0   145   108    2520 
  execute__g107139/Q                     -       A->Q   F     NA2X1          2 17.5   130    96    2617 
  execute__g107134/Q                     -       A->Q   R     INX1           1  9.8    80    69    2686 
  execute__g107130/Q                     -       C->Q   F     ON21X1         2 14.9   163    98    2784 
  execute__g107124/Q                     -       A->Q   R     NO2X1          2 17.5   243   167    2951 
  execute__g107119/Q                     -       A->Q   F     NA2X1          3 25.2   186   136    3087 
  execute__g107116/Q                     -       C->Q   R     AN21X1         3 25.7   362   242    3329 
  execute__g107106/Q                     -       B->Q   F     AN221X1        1 12.3   220   178    3507 
  execute__g107104/Q                     -       A->Q   R     NA2X2          4 27.6   174   138    3646 
  address_latch__g630/Q                  -       D->Q   F     NA6I2X2        2 18.6    73   269    3915 
  address_latch__g608/Q                  -       A->Q   F     EN2X0          2 14.6   214   252    4167 
  address_latch__g14/Q                   -       A->Q   F     BTHX1          4 36.7   500   301    4468 
  address_latch__g574/Q                  -       AN->Q  F     NO2I1X1        2 14.8   222   311    4779 
  address_latch__g560/Q                  -       IN0->Q F     MU2X0          1  9.4   176   290    5070 
  address_latch__g539/Q                  -       IN0->Q F     MU2X1          1  9.6   101   224    5293 
  address_pins__DFFE_apin_latch_reg[7]/D -       -      F     DFFX1          1    -     -     0    5294 
#-------------------------------------------------------------------------------------------------------



Path 44: VIOLATED (-420 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[6]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[3]/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[6]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     196                  
     Required Time:=    4804                  
      Launch Clock:-       0                  
         Data Path:-    5224                  
             Slack:=    -420                  

#-------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  ir__opcode_reg[3]/C                    -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[3]/Q                    -       C->Q   R     DFRRX4        10 85.9   210   368     368 
  g5403/Q                                -       A->Q   F     INX2           2 30.0   100    81     448 
  g5398/Q                                -       A->Q   R     INX2           5 60.2   158   113     561 
  g5397/Q                                -       A->Q   F     INX4           4 60.0    90    75     637 
  g5396/Q                                -       A->Q   R     INX4           6 53.1    82    66     703 
  g5114/Q                                -       D->Q   F     NO4X4          5 48.5    76   195     898 
  execute__g35413/Q                      -       B->Q   R     NA2X1          5 38.0   352   216    1114 
  execute__g35386/Q                      -       A->Q   F     INX1           7 53.4   262   213    1328 
  execute__g108329/Q                     -       A->Q   R     INX1           3 23.5   162   139    1466 
  execute__g107710/Q                     -       B->Q   F     NO2I1X1        1 10.9    92    79    1545 
  execute__g107470/Q                     -       B->Q   R     NO2X1          3 24.7   317   201    1746 
  execute__g107333/Q                     -       A->Q   R     AND3X2         3 27.2   143   197    1943 
  execute__g107295/Q                     -       A->Q   R     AND2X4         2 17.5    64   105    2048 
  execute__g107228/Q                     -       A->Q   F     NA3X1          2 21.5   195   115    2164 
  execute__g107183/Q                     -       A->Q   R     NO3X2          2 17.2   216   141    2304 
  execute__g107165/Q                     -       A->Q   F     NA2X1          2 18.2   147   108    2412 
  execute__g107150/Q                     -       A->Q   R     NO2X2          2 17.0   145   108    2520 
  execute__g107139/Q                     -       A->Q   F     NA2X1          2 17.5   130    96    2617 
  execute__g107134/Q                     -       A->Q   R     INX1           1  9.8    80    69    2686 
  execute__g107130/Q                     -       C->Q   F     ON21X1         2 14.9   163    98    2784 
  execute__g107124/Q                     -       A->Q   R     NO2X1          2 17.5   243   167    2951 
  execute__g107119/Q                     -       A->Q   F     NA2X1          3 25.2   186   136    3087 
  execute__g107116/Q                     -       C->Q   R     AN21X1         3 25.7   362   242    3329 
  execute__g107106/Q                     -       B->Q   F     AN221X1        1 12.3   220   178    3507 
  execute__g107104/Q                     -       A->Q   R     NA2X2          4 27.6   174   138    3646 
  address_latch__g622/Q                  -       A->Q   F     NA3X1          3 20.7   295   130    3776 
  address_latch__g620/Q                  -       A->Q   F     OR3X1          3 20.8   146   297    4073 
  address_latch__g617/Q                  -       AN->Q  F     NA2I1X1        1 13.1   123   180    4254 
  address_latch__g597/Q                  -       A->Q   R     EN2X1          2 24.7   342   233    4486 
  address_latch__g15/Q                   -       A->Q   F     ITHX1          4 36.7   500   131    4618 
  address_latch__g572/Q                  -       AN->Q  F     NO2I1X1        2 17.2   233   318    4936 
  address_latch__g558/Q                  -       IN0->Q R     MU2IX1         1 11.3   317   178    5113 
  address_latch__g529/Q                  -       IN0->Q F     MU2IX1         1  9.6   253   110    5224 
  address_pins__DFFE_apin_latch_reg[6]/D -       -      F     DFFX1          1    -     -     0    5224 
#-------------------------------------------------------------------------------------------------------



Path 45: VIOLATED (-383 ps) Setup Check with Pin alu_/op1_high_reg[1]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op1_high_reg[1]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      62                  
     Required Time:=    4938                  
      Launch Clock:-       0                  
         Data Path:-    5321                  
             Slack:=    -383                  

#-----------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C            -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q            -       C->Q  R     DFRRX4        10 121.4   273   406     406 
  g5247/Q                        -       A->Q  F     NA3X4          6  52.5   155   108     514 
  g5217/Q                        -       A->Q  R     INX2           4  31.1   103    88     602 
  g5146/Q                        -       B->Q  R     AND3X2         7  55.0   246   238     840 
  execute__g35594/Q              -       A->Q  F     INX1           7  48.5   232   179    1019 
  execute__g35336/Q              -       A->Q  R     NO2X1          4  30.1   373   254    1272 
  execute__g108291/Q             -       A->Q  F     NO2X1          2  18.0   152   116    1388 
  execute__g108231/Q             -       A->Q  R     INX1           2  16.4   111    94    1482 
  execute__g107752/Q             -       C->Q  F     AN21X1         2  14.8   190    74    1555 
  execute__g107603/Q             -       B->Q  F     AND2X1         2  17.6   102   201    1757 
  execute__g107507/Q             -       B->Q  R     NA2I1X1        2  16.2   182   132    1888 
  execute__g107302/Q             -       D->Q  F     NO6X1          1   9.0    71   212    2100 
  execute__g107212/Q             -       B->Q  F     AND6X1         1   8.8    92   183    2284 
  execute__g107152/Q             -       D->Q  R     NA6X2          4  30.5   144   274    2558 
  g5051/Q                        -       AN->Q R     NO2I1X1        2  18.7   254   205    2763 
  g5039/Q                        -       A->Q  F     NA2X1          2  18.6   157   115    2878 
  g5032/Q                        -       A->Q  R     INX1           1   9.9    85    74    2952 
  g5022/Q                        -       A->Q  F     NA2X1          4  27.2   171   117    3069 
  g5007/Q                        -       A->Q  R     NO2X1          8  62.8   701   418    3486 
  reg_file__b2v_latch_ix_lo_g2/Q -       E->Q  R     BTHX1         13 134.1   738   521    4007 
  g4979/Q                        -       A->Q  F     INX2           2  28.2   183   112    4119 
  reg_file__g149/Q               -       A->Q  R     ITHX1          3  37.3   500   196    4315 
  g4977/Q                        -       A->Q  F     INX1           2  28.2   340   211    4526 
  sw2__g10/Q                     -       A->Q  R     ITHX1          5  39.7   500   229    4755 
  alu_/g725/Q                    -       A->Q  F     NA2X2          1  12.3   136    67    4822 
  alu_/g722/Q                    -       A->Q  R     NA2X2          1  14.9   108    88    4910 
  alu_/g74/Q                     -       A->Q  R     BTLX4          6  68.5   500   182    5092 
  alu_/g721/Q                    -       A->Q  F     INX1           1  10.1   133    88    5180 
  alu_/g627/Q                    -       A->Q  R     NO3X1          1   9.6   244   141    5321 
  alu_/op1_high_reg[1]/D         -       -     R     DFFQX1         1     -     -     0    5321 
#-----------------------------------------------------------------------------------------------



Path 46: VIOLATED (-371 ps) Setup Check with Pin ir__opcode_reg[4]/C->D
          Group: C2C
     Startpoint: (F) alu_/op2_low_reg[0]/CN
          Clock: (F) CLK
       Endpoint: (F) ir__opcode_reg[4]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000         5000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000         5000     
                                              
             Setup:-     239                  
     Required Time:=    9761                  
      Launch Clock:-    5000                  
         Data Path:-    5132                  
             Slack:=    -371                  

#----------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  alu_/op2_low_reg[0]/CN -       -      F     (arrival)      4     -     0     -    5000 
  alu_/op2_low_reg[0]/Q  -       CN->Q  F     DFFQX0         3  25.1   366   656    5656 
  alu_/g791/Q            -       A->Q   R     INX1           1  10.6   123   114    5771 
  alu_/g786/Q            -       IN1->Q F     MU4IX2         4  32.2   107   301    6072 
  alu_/g785/Q            -       A->Q   R     INX1           1  15.0    97    80    6152 
  alu_/g782/Q            -       B->Q   F     NA2X2          1  15.0   125    58    6210 
  alu_/g779/Q            -       B->Q   R     NA2X2          1  18.7   126   107    6316 
  alu_/g773/Q            -       A->Q   F     NA3X4          2  26.8   108    66    6383 
  alu_/g766/Q            -       A->Q   R     NA2X4          2  21.2   103    72    6455 
  alu_/g759/Q            -       A->Q   F     NO2X2          1  12.7    85    48    6503 
  alu_/g752/Q            -       A->Q   R     NO3X2          2  25.2   267   142    6645 
  alu_/g750/Q            -       A->Q   F     NO2X4          3  27.5   120    59    6704 
  alu_/g747/Q            -       A->Q   R     NA2X2          1  18.7   133    93    6797 
  alu_/g745/Q            -       A->Q   F     NA3X4          2  21.1   102    61    6858 
  alu_/g742/Q            -       A->Q   R     NA2X2          1  18.0   123    87    6945 
  alu_/g737/Q            -       A->Q   F     NA2X4          1  18.0    66    47    6992 
  alu_/g735/Q            -       A->Q   R     NA2X4          3  29.7   124    71    7063 
  alu_/g46/Q             -       A->Q   R     BTLX4          5  55.9   500   173    7236 
  alu_/g729/Q            -       A->Q   F     INX2           1  15.9   260    70    7305 
  alu_/g14/Q             -       A->Q   R     ITLX1          5  39.7   500   214    7519 
  alu_/g725/Q            -       A->Q   F     NA2X2          1  12.3   136    67    7586 
  alu_/g722/Q            -       A->Q   R     NA2X2          1  14.9   108    88    7674 
  alu_/g74/Q             -       A->Q   R     BTLX4          6  68.5   500   182    7856 
  alu_/g15/Q             -       A->Q   R     BTLX8          5  52.3   500   161    8017 
  sw2__g3/Q              -       A->Q   R     BTHX8          4  58.2   500   155    8172 
  sw1__g11/Q             -       A->Q   R     BTLX12        11 109.2   500   152    8324 
  alu_/g717/Q            -       B->Q   F     NO2I1X4        1  14.9   117    42    8366 
  alu_/g1/Q              -       A->Q   F     BTHX4          6  65.2   500   190    8555 
  alu_/g9/Q              -       A->Q   F     BTHX8          5  50.0   500   222    8777 
  alu_/g715/Q            -       B->Q   R     NA2I1X4        1  16.8   139   155    8932 
  alu_/g714/Q            -       A->Q   F     INX2           1  12.7    54    44    8977 
  alu_/g707/Q            -       A->Q   R     NO3X2          1  15.6   200   102    9079 
  alu_/g75/Q             -       A->Q   F     ITLX8          3  54.7   500   183    9262 
  alu_/g16/Q             -       A->Q   F     BTHX8          5  48.5   500   291    9553 
  sw2__g4/Q              -       A->Q   F     BTLX8          4  59.9   500   279    9832 
  sw1__g12/Q             -       A->Q   F     BTLX12        13 103.2   500   301   10132 
  ir__opcode_reg[4]/D    -       -      F     DFRRX4        13     -     -     0   10132 
#----------------------------------------------------------------------------------------



Path 47: VIOLATED (-353 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[2]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[2]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     172                  
     Required Time:=    4828                  
      Launch Clock:-       0                  
         Data Path:-    5181                  
             Slack:=    -353                  

#--------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C                    -       -      R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q                    -       C->Q   R     DFRRX4        10 121.4   273   406     406 
  g5247/Q                                -       A->Q   F     NA3X4          6  52.5   155   108     514 
  g5217/Q                                -       A->Q   R     INX2           4  31.1   103    88     602 
  g5146/Q                                -       B->Q   R     AND3X2         7  55.0   246   238     840 
  execute__g35594/Q                      -       A->Q   F     INX1           7  48.5   232   179    1019 
  execute__g35336/Q                      -       A->Q   R     NO2X1          4  30.1   373   254    1272 
  execute__g108291/Q                     -       A->Q   F     NO2X1          2  18.0   152   116    1388 
  execute__g108231/Q                     -       A->Q   R     INX1           2  16.4   111    94    1482 
  execute__g107752/Q                     -       C->Q   F     AN21X1         2  14.8   190    74    1555 
  execute__g107603/Q                     -       B->Q   F     AND2X1         2  17.6   102   201    1757 
  execute__g107507/Q                     -       B->Q   R     NA2I1X1        2  16.2   182   132    1888 
  execute__g107302/Q                     -       D->Q   F     NO6X1          1   9.0    71   212    2100 
  execute__g107212/Q                     -       B->Q   F     AND6X1         1   8.8    92   183    2284 
  execute__g107152/Q                     -       D->Q   R     NA6X2          4  30.5   144   274    2558 
  g5051/Q                                -       AN->Q  R     NO2I1X1        2  18.7   254   205    2763 
  g5050/Q                                -       A->Q   F     INX1           1  12.4   103    80    2843 
  g5047/Q                                -       A->Q   R     NO2X2          3  27.8   194   127    2970 
  g5045/Q                                -       A->Q   F     INX1           2  19.0   115    94    3064 
  g5038/Q                                -       IN0->Q R     MU2IX1         1   9.9   216   150    3214 
  g5018/Q                                -       A->Q   F     NA2X1          4  32.4   223   155    3369 
  g5001/Q                                -       A->Q   R     NO2X2          8  62.8   378   254    3624 
  reg_file__b2v_latch_hl2_lo_g6/Q        -       E->Q   F     BTHX1         13 129.7   500   438    4061 
  g4932/Q                                -       A->Q   R     INX1           2  21.2   193   179    4240 
  reg_file__g129/Q                       -       A->Q   F     ITHX1          4  36.7   500   116    4356 
  address_latch__g577/Q                  -       AN->Q  F     NO2I1X1        2  14.8   222   311    4667 
  address_latch__g549/Q                  -       IN0->Q F     MU2X0          1   9.4   176   290    4957 
  address_latch__g542/Q                  -       IN0->Q F     MU2X1          1   9.6   101   224    5181 
  address_pins__DFFE_apin_latch_reg[2]/D -       -      F     DFFX1          1     -     -     0    5181 
#--------------------------------------------------------------------------------------------------------



Path 48: VIOLATED (-348 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[0]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[3]/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[0]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     172                  
     Required Time:=    4828                  
      Launch Clock:-       0                  
         Data Path:-    5175                  
             Slack:=    -348                  

#-------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  ir__opcode_reg[3]/C                    -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[3]/Q                    -       C->Q   R     DFRRX4        10 85.9   210   368     368 
  g5403/Q                                -       A->Q   F     INX2           2 30.0   100    81     448 
  g5398/Q                                -       A->Q   R     INX2           5 60.2   158   113     561 
  g5397/Q                                -       A->Q   F     INX4           4 60.0    90    75     637 
  g5396/Q                                -       A->Q   R     INX4           6 53.1    82    66     703 
  g5114/Q                                -       D->Q   F     NO4X4          5 48.5    76   195     898 
  execute__g35413/Q                      -       B->Q   R     NA2X1          5 38.0   352   216    1114 
  execute__g35386/Q                      -       A->Q   F     INX1           7 53.4   262   213    1328 
  execute__g108329/Q                     -       A->Q   R     INX1           3 23.5   162   139    1466 
  execute__g107710/Q                     -       B->Q   F     NO2I1X1        1 10.9    92    79    1545 
  execute__g107470/Q                     -       B->Q   R     NO2X1          3 24.7   317   201    1746 
  execute__g107333/Q                     -       A->Q   R     AND3X2         3 27.2   143   197    1943 
  execute__g107295/Q                     -       A->Q   R     AND2X4         2 17.5    64   105    2048 
  execute__g107228/Q                     -       A->Q   F     NA3X1          2 21.5   195   115    2164 
  execute__g107183/Q                     -       A->Q   R     NO3X2          2 17.2   216   141    2304 
  execute__g107165/Q                     -       A->Q   F     NA2X1          2 18.2   147   108    2412 
  execute__g107150/Q                     -       A->Q   R     NO2X2          2 17.0   145   108    2520 
  execute__g107139/Q                     -       A->Q   F     NA2X1          2 17.5   130    96    2617 
  execute__g107134/Q                     -       A->Q   R     INX1           1  9.8    80    69    2686 
  execute__g107130/Q                     -       C->Q   F     ON21X1         2 14.9   163    98    2784 
  execute__g107124/Q                     -       A->Q   R     NO2X1          2 17.5   243   167    2951 
  execute__g107119/Q                     -       A->Q   F     NA2X1          3 25.2   186   136    3087 
  execute__g107116/Q                     -       C->Q   R     AN21X1         3 25.7   362   242    3329 
  execute__g107106/Q                     -       B->Q   F     AN221X1        1 12.3   220   178    3507 
  execute__g107104/Q                     -       A->Q   R     NA2X2          4 27.6   174   138    3646 
  address_latch__g606/Q                  -       A->Q   R     EN2X0          2 18.0   738   474    4120 
  address_latch__g21/Q                   -       A->Q   F     ITHX2          4 36.6   500   282    4401 
  address_latch__g580/Q                  -       A->Q   F     AND2X1         2 14.8   100   283    4684 
  address_latch__g562/Q                  -       IN0->Q F     MU2X0          1  9.4   176   267    4951 
  address_latch__g544/Q                  -       IN0->Q F     MU2X1          1  9.6   101   224    5175 
  address_pins__DFFE_apin_latch_reg[0]/D -       -      F     DFFX1          1    -     -     0    5175 
#-------------------------------------------------------------------------------------------------------



Path 49: VIOLATED (-224 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[1]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[3]/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[1]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     196                  
     Required Time:=    4804                  
      Launch Clock:-       0                  
         Data Path:-    5028                  
             Slack:=    -224                  

#-------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  ir__opcode_reg[3]/C                    -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[3]/Q                    -       C->Q   R     DFRRX4        10 85.9   210   368     368 
  g5403/Q                                -       A->Q   F     INX2           2 30.0   100    81     448 
  g5398/Q                                -       A->Q   R     INX2           5 60.2   158   113     561 
  g5397/Q                                -       A->Q   F     INX4           4 60.0    90    75     637 
  g5396/Q                                -       A->Q   R     INX4           6 53.1    82    66     703 
  g5114/Q                                -       D->Q   F     NO4X4          5 48.5    76   195     898 
  execute__g35413/Q                      -       B->Q   R     NA2X1          5 38.0   352   216    1114 
  execute__g35386/Q                      -       A->Q   F     INX1           7 53.4   262   213    1328 
  execute__g108329/Q                     -       A->Q   R     INX1           3 23.5   162   139    1466 
  execute__g107710/Q                     -       B->Q   F     NO2I1X1        1 10.9    92    79    1545 
  execute__g107470/Q                     -       B->Q   R     NO2X1          3 24.7   317   201    1746 
  execute__g107333/Q                     -       A->Q   R     AND3X2         3 27.2   143   197    1943 
  execute__g107295/Q                     -       A->Q   R     AND2X4         2 17.5    64   105    2048 
  execute__g107228/Q                     -       A->Q   F     NA3X1          2 21.5   195   115    2164 
  execute__g107183/Q                     -       A->Q   R     NO3X2          2 17.2   216   141    2304 
  execute__g107165/Q                     -       A->Q   F     NA2X1          2 18.2   147   108    2412 
  execute__g107150/Q                     -       A->Q   R     NO2X2          2 17.0   145   108    2520 
  execute__g107139/Q                     -       A->Q   F     NA2X1          2 17.5   130    96    2617 
  execute__g107134/Q                     -       A->Q   R     INX1           1  9.8    80    69    2686 
  execute__g107130/Q                     -       C->Q   F     ON21X1         2 14.9   163    98    2784 
  execute__g107124/Q                     -       A->Q   R     NO2X1          2 17.5   243   167    2951 
  execute__g107119/Q                     -       A->Q   F     NA2X1          3 25.2   186   136    3087 
  execute__g107116/Q                     -       C->Q   R     AN21X1         3 25.7   362   242    3329 
  execute__g107106/Q                     -       B->Q   F     AN221X1        1 12.3   220   178    3507 
  execute__g107104/Q                     -       A->Q   R     NA2X2          4 27.6   174   138    3646 
  address_latch__g614/Q                  -       A->Q   F     NA2X1          1 10.4   203    76    3722 
  address_latch__g605/Q                  -       B->Q   R     EN2X0          2 18.0   738   468    4190 
  address_latch__g20/Q                   -       A->Q   F     ITHX2          4 36.6   500   282    4472 
  address_latch__g579/Q                  -       A->Q   F     AND2X1         2 17.2   108   289    4761 
  address_latch__g548/Q                  -       IN0->Q R     MU2IX1         1 11.3   317   156    4918 
  address_latch__g543/Q                  -       IN0->Q F     MU2IX1         1  9.6   253   110    5028 
  address_pins__DFFE_apin_latch_reg[1]/D -       -      F     DFFX1          1    -     -     0    5028 
#-------------------------------------------------------------------------------------------------------



Path 50: VIOLATED (-183 ps) Setup Check with Pin data_pins__dout_reg[6]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (F) data_pins__dout_reg[6]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     187                  
     Required Time:=    4813                  
      Launch Clock:-       0                  
         Data Path:-    4996                  
             Slack:=    -183                  

#-------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C             -       -      R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q             -       C->Q   R     DFRRX4        10 121.4   273   406     406 
  g5247/Q                         -       A->Q   F     NA3X4          6  52.5   155   108     514 
  g5217/Q                         -       A->Q   R     INX2           4  31.1   103    88     602 
  g5146/Q                         -       B->Q   R     AND3X2         7  55.0   246   238     840 
  execute__g35594/Q               -       A->Q   F     INX1           7  48.5   232   179    1019 
  execute__g35336/Q               -       A->Q   R     NO2X1          4  30.1   373   254    1272 
  execute__g108291/Q              -       A->Q   F     NO2X1          2  18.0   152   116    1388 
  execute__g108231/Q              -       A->Q   R     INX1           2  16.4   111    94    1482 
  execute__g107752/Q              -       C->Q   F     AN21X1         2  14.8   190    74    1555 
  execute__g107603/Q              -       B->Q   F     AND2X1         2  17.6   102   201    1757 
  execute__g107507/Q              -       B->Q   R     NA2I1X1        2  16.2   182   132    1888 
  execute__g107302/Q              -       D->Q   F     NO6X1          1   9.0    71   212    2100 
  execute__g107212/Q              -       B->Q   F     AND6X1         1   8.8    92   183    2284 
  execute__g107152/Q              -       D->Q   R     NA6X2          4  30.5   144   274    2558 
  g5051/Q                         -       AN->Q  R     NO2I1X1        2  18.7   254   205    2763 
  g5050/Q                         -       A->Q   F     INX1           1  12.4   103    80    2843 
  g5047/Q                         -       A->Q   R     NO2X2          3  27.8   194   127    2970 
  g5045/Q                         -       A->Q   F     INX1           2  19.0   115    94    3064 
  g5038/Q                         -       IN0->Q R     MU2IX1         1   9.9   216   150    3214 
  g5018/Q                         -       A->Q   F     NA2X1          4  32.4   223   155    3369 
  g5001/Q                         -       A->Q   R     NO2X2          8  62.8   378   254    3624 
  reg_file__b2v_latch_hl2_lo_g2/Q -       E->Q   F     BTHX2         13 134.1   500   315    3938 
  g4979/Q                         -       A->Q   R     INX2           2  28.2   156   145    4083 
  reg_file__g149/Q                -       A->Q   F     ITHX1          3  37.3   500   113    4196 
  g4977/Q                         -       A->Q   R     INX1           2  28.2   257   238    4435 
  sw1__g10/Q                      -       A->Q   F     ITHX1          3  26.1   500   104    4538 
  g4740/Q                         -       A->Q   F     AO22X0         1   9.6   190   458    4996 
  data_pins__dout_reg[6]/D        -       -      F     DFFQX1         1     -     -     0    4996 
#-------------------------------------------------------------------------------------------------

