--
-- VHDL ARCHITECTURE ECE411.TRISTATE1_L.UNTITLED
--
-- CREATED:
--          BY - HERSTAD.STDT (EESN26.EWS.UIUC.EDU)
--          AT - 14:38:51 03/31/03
--
-- GENERATED BY MENTOR GRAPHICS' HDL DESIGNER(TM) 2001.5 (BUILD 170)
--
-- HDS INTERFACE_START
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;
LIBRARY ECE411;
USE ECE411.LC3B_TYPES.ALL;

ENTITY TRISTATE1_H IS
PORT( 
	A  : IN     STD_LOGIC;
	EN : IN     STD_LOGIC;
	F  : OUT    STD_LOGIC
);
-- DECLARATIONS
END TRISTATE1_H ;

-- HDS INTERFACE_END
ARCHITECTURE UNTITLED OF TRISTATE1_H IS
BEGIN
	TRISTATE: PROCESS(A, EN) -- LOW ENABLE
	VARIABLE STATE : STD_LOGIC;
	BEGIN
		CASE EN IS
			WHEN '1' => STATE := A;
			WHEN '0' => STATE := 'Z';
			WHEN OTHERS => STATE := 'X';
		END CASE;
		F <= STATE AFTER DELAY_LOGIC;
	END PROCESS TRISTATE;
END UNTITLED;

