{"sections":[],"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing\/Expression"]]},"metadata":{"role":"symbol","externalID":"s:11VHDLParsing10ExpressionO12VHDLMachinesE5afterAcD14AfterStatementV_tcfc","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"("},{"kind":"externalParam","text":"after"},{"kind":"text","text":": "},{"preciseIdentifier":"s:12VHDLMachines14AfterStatementV","kind":"typeIdentifier","text":"AfterStatement"},{"kind":"text","text":")"}],"roleHeading":"Initializer","symbolKind":"init","extendedModule":"VHDLParsing","title":"init(after:)","modules":[{"name":"VHDLMachines","relatedModules":["VHDLParsing"]}]},"kind":"symbol","schemaVersion":{"patch":0,"minor":3,"major":0},"primaryContentSections":[{"declarations":[{"tokens":[{"kind":"keyword","text":"init"},{"text":"(","kind":"text"},{"text":"after","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"AfterStatement","preciseIdentifier":"s:12VHDLMachines14AfterStatementV","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/AfterStatement","kind":"typeIdentifier"},{"text":")","kind":"text"}],"languages":["swift"],"platforms":["Linux"]}],"kind":"declarations"},{"kind":"parameters","parameters":[{"content":[{"type":"paragraph","inlineContent":[{"text":"The statement to convert.","type":"text"}]}],"name":"after"}]}],"abstract":[{"type":"text","text":"Convert an "},{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/AfterStatement","type":"reference","isActive":true},{"type":"text","text":" into an "},{"code":"Expression","type":"codeVoice"},{"type":"text","text":"."}],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmachines\/vhdlparsing\/expression\/init(after:)"]}],"identifier":{"url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing\/Expression\/init(after:)","interfaceLanguage":"swift"},"references":{"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/VHDLParsing/Expression/init(after:)":{"fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"("},{"kind":"externalParam","text":"after"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"AfterStatement","preciseIdentifier":"s:12VHDLMachines14AfterStatementV"},{"kind":"text","text":")"}],"title":"init(after:)","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing\/Expression\/init(after:)","url":"\/documentation\/vhdlmachines\/vhdlparsing\/expression\/init(after:)","kind":"symbol","abstract":[{"type":"text","text":"Convert an "},{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/AfterStatement","type":"reference","isActive":true},{"type":"text","text":" into an "},{"type":"codeVoice","code":"Expression"},{"type":"text","text":"."}]},"doc://VHDLMachines/documentation/VHDLMachines/VHDLParsing/Expression":{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing\/Expression","type":"topic","kind":"symbol","fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"text":"Expression","preciseIdentifier":"s:11VHDLParsing10ExpressionO","kind":"identifier"}],"navigatorTitle":[{"text":"Expression","kind":"identifier"}],"role":"symbol","title":"Expression","url":"\/documentation\/vhdlmachines\/vhdlparsing\/expression","abstract":[{"text":"Add conversion init.","type":"text"}]},"doc://VHDLMachines/documentation/VHDLMachines/VHDLParsing":{"title":"VHDLParsing","url":"\/documentation\/vhdlmachines\/vhdlparsing","abstract":[],"role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing","kind":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines/AfterStatement":{"type":"topic","navigatorTitle":[{"kind":"identifier","text":"AfterStatement"}],"role":"symbol","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/AfterStatement","kind":"symbol","abstract":[{"type":"text","text":"An after statement found commonly on "},{"code":"LLFSM","type":"codeVoice"},{"type":"text","text":" transitions."}],"url":"\/documentation\/vhdlmachines\/afterstatement","title":"AfterStatement","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"AfterStatement"}]}}}