/local/xilinx/Vivado/2019.1/ids_lite/ISE/verilog/src/glbl.v
../../../vsrc/rv32_defines.svh
../../lib/utils/utils.sv
../../lib/utils/rv32_utils.sv
../../../synthesis/pito_barreled/rv32_core_synth.v
./core_tester.sv