;buildInfoPackage: chisel3, version: 3.0-SNAPSHOT, scalaVersion: 2.11.7, sbtVersion: 0.13.11, builtAtString: 2017-02-17 20:06:28.152, builtAtMillis: 1487361988152
circuit Decorder : 
  module Decorder : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip IR : UInt<32>, flip br_eq : UInt<1>, flip br_lt : UInt<1>, flip br_ltu : UInt<1>, flip DataMem_rdy : UInt<1>, BUS_A_sel : UInt<1>, BUS_B_sel : UInt<2>, WB_sel : UInt<2>, BRJMP_sel : UInt<1>, JBType_sel : UInt<1>, WEN_RegFile : UInt<1>, Mem_rd : UInt<1>, Mem_wr_valid : UInt<1>, ALU_func : UInt<4>, IR_skip_Mux_sel : UInt<1>}
    
    io is invalid
    io is invalid
    node _T_32 = bits(io.IR, 6, 6) @[Decorder.scala 25:25]
    node _T_34 = eq(_T_32, UInt<1>("h00")) @[Decorder.scala 25:19]
    node _T_35 = bits(io.IR, 5, 5) @[Decorder.scala 25:37]
    node _T_36 = and(_T_34, _T_35) @[Decorder.scala 25:29]
    node _T_37 = bits(io.IR, 4, 4) @[Decorder.scala 25:49]
    node rs2 = and(_T_36, _T_37) @[Decorder.scala 25:41]
    node _T_38 = bits(io.IR, 5, 5) @[Decorder.scala 26:20]
    node _T_40 = eq(_T_38, UInt<1>("h00")) @[Decorder.scala 26:14]
    node _T_41 = bits(io.IR, 2, 2) @[Decorder.scala 26:33]
    node _T_43 = eq(_T_41, UInt<1>("h00")) @[Decorder.scala 26:27]
    node _T_44 = and(_T_40, _T_43) @[Decorder.scala 26:24]
    node _T_45 = bits(io.IR, 4, 4) @[Decorder.scala 26:48]
    node _T_47 = eq(_T_45, UInt<1>("h00")) @[Decorder.scala 26:42]
    node _T_48 = bits(io.IR, 3, 3) @[Decorder.scala 26:61]
    node _T_50 = eq(_T_48, UInt<1>("h00")) @[Decorder.scala 26:55]
    node _T_51 = and(_T_47, _T_50) @[Decorder.scala 26:52]
    node _T_52 = bits(io.IR, 2, 2) @[Decorder.scala 26:73]
    node _T_53 = and(_T_51, _T_52) @[Decorder.scala 26:65]
    node i = or(_T_44, _T_53) @[Decorder.scala 26:38]
    node _T_54 = bits(io.IR, 6, 6) @[Decorder.scala 27:19]
    node _T_56 = eq(_T_54, UInt<1>("h00")) @[Decorder.scala 27:13]
    node _T_57 = bits(io.IR, 5, 5) @[Decorder.scala 27:31]
    node _T_58 = and(_T_56, _T_57) @[Decorder.scala 27:23]
    node _T_59 = bits(io.IR, 4, 4) @[Decorder.scala 27:44]
    node _T_61 = eq(_T_59, UInt<1>("h00")) @[Decorder.scala 27:38]
    node s = and(_T_58, _T_61) @[Decorder.scala 27:35]
    node _T_62 = bits(io.IR, 5, 5) @[Decorder.scala 28:21]
    node _T_64 = eq(_T_62, UInt<1>("h00")) @[Decorder.scala 28:15]
    node _T_65 = bits(io.IR, 3, 3) @[Decorder.scala 28:34]
    node _T_67 = eq(_T_65, UInt<1>("h00")) @[Decorder.scala 28:28]
    node _T_68 = and(_T_64, _T_67) @[Decorder.scala 28:25]
    node _T_69 = bits(io.IR, 2, 2) @[Decorder.scala 28:46]
    node pcb = and(_T_68, _T_69) @[Decorder.scala 28:38]
    node _T_70 = bits(io.IR, 6, 6) @[Decorder.scala 30:22]
    node _T_72 = eq(_T_70, UInt<1>("h00")) @[Decorder.scala 30:16]
    node _T_73 = bits(io.IR, 2, 2) @[Decorder.scala 30:35]
    node _T_75 = eq(_T_73, UInt<1>("h00")) @[Decorder.scala 30:29]
    node _T_76 = and(_T_72, _T_75) @[Decorder.scala 30:26]
    node _T_77 = bits(io.IR, 4, 4) @[Decorder.scala 30:50]
    node _T_79 = eq(_T_77, UInt<1>("h00")) @[Decorder.scala 30:44]
    node _T_80 = bits(io.IR, 3, 3) @[Decorder.scala 30:63]
    node _T_82 = eq(_T_80, UInt<1>("h00")) @[Decorder.scala 30:57]
    node _T_83 = and(_T_79, _T_82) @[Decorder.scala 30:54]
    node _T_84 = bits(io.IR, 2, 2) @[Decorder.scala 30:75]
    node _T_85 = and(_T_83, _T_84) @[Decorder.scala 30:67]
    node rs1 = or(_T_76, _T_85) @[Decorder.scala 30:40]
    node _T_86 = bits(io.IR, 4, 4) @[Decorder.scala 31:18]
    node _T_87 = bits(io.IR, 2, 2) @[Decorder.scala 31:30]
    node u = and(_T_86, _T_87) @[Decorder.scala 31:22]
    node _T_88 = bits(io.IR, 3, 3) @[Decorder.scala 33:22]
    node _T_90 = eq(_T_88, UInt<1>("h00")) @[Decorder.scala 33:16]
    node _T_91 = bits(io.IR, 2, 2) @[Decorder.scala 33:34]
    node _T_92 = and(_T_90, _T_91) @[Decorder.scala 33:26]
    node _T_93 = bits(io.IR, 6, 6) @[Decorder.scala 33:49]
    node _T_95 = eq(_T_93, UInt<1>("h00")) @[Decorder.scala 33:43]
    node _T_96 = bits(io.IR, 4, 4) @[Decorder.scala 33:61]
    node _T_97 = and(_T_95, _T_96) @[Decorder.scala 33:53]
    node alu = or(_T_92, _T_97) @[Decorder.scala 33:39]
    node _T_98 = bits(io.IR, 5, 5) @[Decorder.scala 34:21]
    node _T_100 = eq(_T_98, UInt<1>("h00")) @[Decorder.scala 34:15]
    node _T_101 = bits(io.IR, 4, 4) @[Decorder.scala 34:34]
    node _T_103 = eq(_T_101, UInt<1>("h00")) @[Decorder.scala 34:28]
    node _T_104 = and(_T_100, _T_103) @[Decorder.scala 34:25]
    node _T_105 = bits(io.IR, 3, 3) @[Decorder.scala 34:47]
    node _T_107 = eq(_T_105, UInt<1>("h00")) @[Decorder.scala 34:41]
    node mem = and(_T_104, _T_107) @[Decorder.scala 34:38]
    node _T_108 = bits(io.IR, 5, 5) @[Decorder.scala 35:21]
    node _T_109 = bits(io.IR, 3, 3) @[Decorder.scala 35:33]
    node pcwb = and(_T_108, _T_109) @[Decorder.scala 35:25]
    node _T_110 = bits(io.IR, 5, 5) @[Decorder.scala 36:24]
    node _T_111 = bits(io.IR, 3, 3) @[Decorder.scala 36:36]
    node _T_112 = and(_T_110, _T_111) @[Decorder.scala 36:28]
    node _T_113 = bits(io.IR, 6, 6) @[Decorder.scala 36:50]
    node _T_114 = bits(io.IR, 4, 4) @[Decorder.scala 36:63]
    node _T_116 = eq(_T_114, UInt<1>("h00")) @[Decorder.scala 36:57]
    node _T_117 = and(_T_113, _T_116) @[Decorder.scala 36:54]
    node _T_118 = bits(io.IR, 2, 2) @[Decorder.scala 36:76]
    node _T_120 = eq(_T_118, UInt<1>("h00")) @[Decorder.scala 36:70]
    node _T_121 = and(_T_117, _T_120) @[Decorder.scala 36:67]
    node br_jmp = or(_T_112, _T_121) @[Decorder.scala 36:41]
    node _T_122 = bits(io.IR, 4, 4) @[Decorder.scala 37:22]
    node _T_124 = eq(_T_122, UInt<1>("h00")) @[Decorder.scala 37:16]
    node _T_125 = bits(io.IR, 3, 3) @[Decorder.scala 37:35]
    node _T_127 = eq(_T_125, UInt<1>("h00")) @[Decorder.scala 37:29]
    node _T_128 = and(_T_124, _T_127) @[Decorder.scala 37:26]
    node _T_129 = bits(io.IR, 2, 2) @[Decorder.scala 37:47]
    node jalr = and(_T_128, _T_129) @[Decorder.scala 37:39]
    node _T_130 = bits(io.IR, 5, 5) @[Decorder.scala 38:21]
    node _T_131 = bits(io.IR, 3, 3) @[Decorder.scala 38:33]
    node jtyp = and(_T_130, _T_131) @[Decorder.scala 38:25]
    node _T_132 = bits(io.IR, 6, 6) @[Decorder.scala 39:21]
    node _T_133 = bits(io.IR, 4, 4) @[Decorder.scala 39:34]
    node _T_135 = eq(_T_133, UInt<1>("h00")) @[Decorder.scala 39:28]
    node _T_136 = and(_T_132, _T_135) @[Decorder.scala 39:25]
    node _T_137 = bits(io.IR, 2, 2) @[Decorder.scala 39:47]
    node _T_139 = eq(_T_137, UInt<1>("h00")) @[Decorder.scala 39:41]
    node btyp = and(_T_136, _T_139) @[Decorder.scala 39:38]
    node func3 = bits(io.IR, 14, 12) @[Decorder.scala 41:22]
    when rs2 : @[Decorder.scala 50:16]
      io.BUS_B_sel <= UInt<2>("h03") @[Decorder.scala 51:22]
      skip @[Decorder.scala 50:16]
    when i : @[Decorder.scala 53:14]
      io.BUS_B_sel <= UInt<2>("h02") @[Decorder.scala 54:22]
      skip @[Decorder.scala 53:14]
    when s : @[Decorder.scala 56:14]
      io.BUS_B_sel <= UInt<2>("h01") @[Decorder.scala 57:22]
      skip @[Decorder.scala 56:14]
    when pcb : @[Decorder.scala 59:16]
      io.BUS_B_sel <= UInt<2>("h00") @[Decorder.scala 60:22]
      skip @[Decorder.scala 59:16]
    when rs1 : @[Decorder.scala 64:16]
      io.BUS_A_sel <= UInt<1>("h00") @[Decorder.scala 65:22]
      skip @[Decorder.scala 64:16]
    when u : @[Decorder.scala 67:14]
      io.BUS_A_sel <= UInt<1>("h01") @[Decorder.scala 68:22]
      skip @[Decorder.scala 67:14]
    when alu : @[Decorder.scala 71:16]
      io.WB_sel <= UInt<2>("h01") @[Decorder.scala 72:19]
      skip @[Decorder.scala 71:16]
    when mem : @[Decorder.scala 74:16]
      io.WB_sel <= UInt<2>("h00") @[Decorder.scala 75:19]
      skip @[Decorder.scala 74:16]
    when pcwb : @[Decorder.scala 77:17]
      io.WB_sel <= UInt<2>("h02") @[Decorder.scala 78:19]
      skip @[Decorder.scala 77:17]
    when br_jmp : @[Decorder.scala 81:18]
      io.BRJMP_sel <= UInt<1>("h00") @[Decorder.scala 82:22]
      skip @[Decorder.scala 81:18]
    when jalr : @[Decorder.scala 84:16]
      io.BRJMP_sel <= UInt<1>("h01") @[Decorder.scala 85:22]
      skip @[Decorder.scala 84:16]
    when jtyp : @[Decorder.scala 88:16]
      io.JBType_sel <= UInt<1>("h00") @[Decorder.scala 89:23]
      skip @[Decorder.scala 88:16]
    when btyp : @[Decorder.scala 91:16]
      io.JBType_sel <= UInt<1>("h01") @[Decorder.scala 92:23]
      skip @[Decorder.scala 91:16]
    node _T_153 = eq(func3, UInt<3>("h00")) @[Decorder.scala 96:26]
    node _T_155 = eq(io.br_eq, UInt<1>("h01")) @[Decorder.scala 96:53]
    node _T_156 = and(_T_153, _T_155) @[Decorder.scala 96:40]
    node _T_157 = eq(func3, UInt<3>("h01")) @[Decorder.scala 96:78]
    node _T_159 = eq(io.br_eq, UInt<1>("h00")) @[Decorder.scala 96:105]
    node _T_160 = and(_T_157, _T_159) @[Decorder.scala 96:92]
    node _T_161 = or(_T_156, _T_160) @[Decorder.scala 96:68]
    node _T_162 = eq(func3, UInt<3>("h04")) @[Decorder.scala 96:130]
    node _T_164 = eq(io.br_lt, UInt<1>("h01")) @[Decorder.scala 96:157]
    node _T_165 = and(_T_162, _T_164) @[Decorder.scala 96:144]
    node _T_166 = or(_T_161, _T_165) @[Decorder.scala 96:120]
    node _T_167 = eq(func3, UInt<3>("h05")) @[Decorder.scala 96:182]
    node _T_169 = eq(io.br_lt, UInt<1>("h00")) @[Decorder.scala 96:209]
    node _T_170 = and(_T_167, _T_169) @[Decorder.scala 96:196]
    node _T_171 = or(_T_166, _T_170) @[Decorder.scala 96:172]
    node _T_172 = eq(func3, UInt<3>("h06")) @[Decorder.scala 96:234]
    node _T_174 = eq(io.br_ltu, UInt<1>("h01")) @[Decorder.scala 96:263]
    node _T_175 = and(_T_172, _T_174) @[Decorder.scala 96:249]
    node _T_176 = or(_T_171, _T_175) @[Decorder.scala 96:224]
    node _T_177 = eq(func3, UInt<3>("h05")) @[Decorder.scala 96:288]
    node _T_179 = eq(io.br_ltu, UInt<1>("h00")) @[Decorder.scala 96:316]
    node _T_180 = and(_T_177, _T_179) @[Decorder.scala 96:302]
    node branch = or(_T_176, _T_180) @[Decorder.scala 96:278]
    node _T_181 = bits(io.IR, 6, 6) @[Decorder.scala 98:25]
    node _T_182 = bits(io.IR, 2, 2) @[Decorder.scala 98:37]
    node jmp_jalr = and(_T_181, _T_182) @[Decorder.scala 98:29]
    node _T_183 = bits(io.IR, 6, 6) @[Decorder.scala 99:19]
    node _T_184 = bits(io.IR, 4, 4) @[Decorder.scala 99:32]
    node _T_186 = eq(_T_184, UInt<1>("h00")) @[Decorder.scala 99:26]
    node _T_187 = and(_T_183, _T_186) @[Decorder.scala 99:23]
    node _T_188 = bits(io.IR, 2, 2) @[Decorder.scala 99:45]
    node _T_190 = eq(_T_188, UInt<1>("h00")) @[Decorder.scala 99:39]
    node br = and(_T_187, _T_190) @[Decorder.scala 99:36]
    node _T_191 = bits(io.IR, 6, 6) @[Decorder.scala 118:30]
    node _T_193 = eq(_T_191, UInt<1>("h00")) @[Decorder.scala 118:24]
    node _T_194 = bits(io.IR, 4, 4) @[Decorder.scala 118:42]
    node _T_195 = and(_T_193, _T_194) @[Decorder.scala 118:34]
    node _T_196 = bits(io.IR, 3, 3) @[Decorder.scala 118:55]
    node _T_198 = eq(_T_196, UInt<1>("h00")) @[Decorder.scala 118:49]
    node _T_199 = and(_T_195, _T_198) @[Decorder.scala 118:46]
    node _T_200 = bits(io.IR, 6, 6) @[Decorder.scala 118:70]
    node _T_202 = eq(_T_200, UInt<1>("h00")) @[Decorder.scala 118:64]
    node _T_203 = bits(io.IR, 5, 5) @[Decorder.scala 118:83]
    node _T_205 = eq(_T_203, UInt<1>("h00")) @[Decorder.scala 118:77]
    node _T_206 = and(_T_202, _T_205) @[Decorder.scala 118:74]
    node _T_207 = bits(io.IR, 3, 3) @[Decorder.scala 118:96]
    node _T_209 = eq(_T_207, UInt<1>("h00")) @[Decorder.scala 118:90]
    node _T_210 = and(_T_206, _T_209) @[Decorder.scala 118:87]
    node _T_211 = bits(io.IR, 2, 2) @[Decorder.scala 118:109]
    node _T_213 = eq(_T_211, UInt<1>("h00")) @[Decorder.scala 118:103]
    node _T_214 = and(_T_210, _T_213) @[Decorder.scala 118:100]
    node _T_215 = or(_T_199, _T_214) @[Decorder.scala 118:60]
    node _T_216 = bits(io.IR, 6, 6) @[Decorder.scala 118:123]
    node _T_217 = bits(io.IR, 5, 5) @[Decorder.scala 118:135]
    node _T_218 = and(_T_216, _T_217) @[Decorder.scala 118:127]
    node _T_219 = bits(io.IR, 4, 4) @[Decorder.scala 118:148]
    node _T_221 = eq(_T_219, UInt<1>("h00")) @[Decorder.scala 118:142]
    node _T_222 = and(_T_218, _T_221) @[Decorder.scala 118:139]
    node _T_223 = bits(io.IR, 2, 2) @[Decorder.scala 118:161]
    node _T_225 = eq(_T_223, UInt<1>("h00")) @[Decorder.scala 118:155]
    node _T_226 = and(_T_222, _T_225) @[Decorder.scala 118:152]
    node _T_227 = or(_T_215, _T_226) @[Decorder.scala 118:114]
    io.WEN_RegFile <= _T_227 @[Decorder.scala 118:20]
    node _T_228 = bits(io.IR, 5, 5) @[Decorder.scala 120:24]
    node _T_230 = eq(_T_228, UInt<1>("h00")) @[Decorder.scala 120:18]
    node _T_231 = bits(io.IR, 4, 4) @[Decorder.scala 120:37]
    node _T_233 = eq(_T_231, UInt<1>("h00")) @[Decorder.scala 120:31]
    node _T_234 = and(_T_230, _T_233) @[Decorder.scala 120:28]
    node _T_235 = bits(io.IR, 3, 3) @[Decorder.scala 120:50]
    node _T_237 = eq(_T_235, UInt<1>("h00")) @[Decorder.scala 120:44]
    node _T_238 = and(_T_234, _T_237) @[Decorder.scala 120:41]
    io.Mem_rd <= _T_238 @[Decorder.scala 120:15]
    node _T_239 = bits(io.IR, 6, 6) @[Decorder.scala 121:30]
    node _T_241 = eq(_T_239, UInt<1>("h00")) @[Decorder.scala 121:24]
    node _T_242 = bits(io.IR, 5, 5) @[Decorder.scala 121:42]
    node _T_243 = and(_T_241, _T_242) @[Decorder.scala 121:34]
    node _T_244 = bits(io.IR, 4, 4) @[Decorder.scala 121:55]
    node _T_246 = eq(_T_244, UInt<1>("h00")) @[Decorder.scala 121:49]
    node _T_247 = and(_T_243, _T_246) @[Decorder.scala 121:46]
    io.Mem_wr_valid <= _T_247 @[Decorder.scala 121:21]
    node _T_248 = bits(io.IR, 6, 6) @[Decorder.scala 123:33]
    node _T_250 = eq(_T_248, UInt<1>("h00")) @[Decorder.scala 123:27]
    node _T_251 = bits(io.IR, 5, 5) @[Decorder.scala 123:45]
    node _T_252 = and(_T_250, _T_251) @[Decorder.scala 123:37]
    node _T_253 = bits(io.IR, 4, 4) @[Decorder.scala 123:57]
    node _T_254 = and(_T_252, _T_253) @[Decorder.scala 123:49]
    node _T_255 = bits(io.IR, 2, 2) @[Decorder.scala 123:70]
    node _T_257 = eq(_T_255, UInt<1>("h00")) @[Decorder.scala 123:64]
    node _T_258 = and(_T_254, _T_257) @[Decorder.scala 123:61]
    node _T_259 = bits(io.IR, 14, 14) @[Decorder.scala 123:83]
    node _T_261 = eq(_T_259, UInt<1>("h00")) @[Decorder.scala 123:77]
    node _T_262 = and(_T_258, _T_261) @[Decorder.scala 123:74]
    node _T_263 = bits(io.IR, 13, 13) @[Decorder.scala 123:96]
    node _T_264 = and(_T_262, _T_263) @[Decorder.scala 123:88]
    node _T_265 = bits(io.IR, 30, 30) @[Decorder.scala 123:110]
    node ALU_func4_bit = or(_T_264, _T_265) @[Decorder.scala 123:102]
    node _T_266 = bits(io.IR, 6, 6) @[Decorder.scala 126:17]
    node _T_268 = eq(_T_266, UInt<1>("h00")) @[Decorder.scala 126:11]
    node _T_269 = bits(io.IR, 4, 4) @[Decorder.scala 126:29]
    node _T_270 = and(_T_268, _T_269) @[Decorder.scala 126:21]
    node _T_271 = bits(io.IR, 2, 2) @[Decorder.scala 126:42]
    node _T_273 = eq(_T_271, UInt<1>("h00")) @[Decorder.scala 126:36]
    node _T_274 = and(_T_270, _T_273) @[Decorder.scala 126:33]
    when _T_274 : @[Decorder.scala 126:46]
      when ALU_func4_bit : @[Decorder.scala 127:30]
        node _T_276 = bits(io.IR, 14, 12) @[Decorder.scala 128:47]
        node _T_277 = cat(UInt<1>("h01"), _T_276) @[Cat.scala 30:58]
        io.ALU_func <= _T_277 @[Decorder.scala 128:25]
        skip @[Decorder.scala 127:30]
      node _T_279 = eq(ALU_func4_bit, UInt<1>("h00")) @[Decorder.scala 127:30]
      when _T_279 : @[Decorder.scala 129:21]
        node _T_281 = bits(io.IR, 14, 12) @[Decorder.scala 130:47]
        node _T_282 = cat(UInt<1>("h00"), _T_281) @[Cat.scala 30:58]
        io.ALU_func <= _T_282 @[Decorder.scala 130:25]
        skip @[Decorder.scala 129:21]
      skip @[Decorder.scala 126:46]
    node _T_284 = eq(_T_274, UInt<1>("h00")) @[Decorder.scala 126:46]
    when _T_284 : @[Decorder.scala 132:17]
      io.ALU_func <= UInt<4>("h00") @[Decorder.scala 133:21]
      skip @[Decorder.scala 132:17]
    node _T_286 = and(br, branch) @[Decorder.scala 136:31]
    io.IR_skip_Mux_sel <= _T_286 @[Decorder.scala 136:24]
    
