![nand_gate](https://github.com/SaikrishnaLingam/Circuit-Design-using-OpenLane-SKY130PDK-VLSI-/assets/96728983/f98b48d1-f5f0-40c8-a2a4-95e228c9b9ed)![full_subtractor](https://github.com/SaikrishnaLingam/Circuit-Design-using-OpenLane-SKY130PDK-VLSI-/assets/96728983/5bdf787b-c22e-49f5-9401-a276c45245b0)# Circuit-Design-using-OpenLane-SKY130PDK-VLSI-
These are different circuit designs made using the open-source automated RTL to GDSII flow, i.e. OpenLane, using SKY130 PDK, which is a 130nm process design kit (PDK) provided by SkyWater Technology Foundry

Running these designs in colab requires you to first download 'requirements-dev.txt' file and upload it into Google Colab. Then restart the runtime and run each cell one after the other.

Here are all the designs made in this repo:
**1. 4x1 Multiplexer
![4x1_multiplexer](https://github.com/SaikrishnaLingam/Circuit-Design-using-OpenLane-SKY130PDK-VLSI-/assets/96728983/dc7ddd25-ea31-4df7-a828-d400ec7eb074)
2. 4 Bit Ripple Carry Adder
![4-bit-ripple-carry-adder](https://github.com/SaikrishnaLingam/Circuit-Design-using-OpenLane-SKY130PDK-VLSI-/assets/96728983/843d3437-9529-44c6-8263-a1faad9565e1)
3. Half Adder
![half_adder](https://github.com/SaikrishnaLingam/Circuit-Design-using-OpenLane-SKY130PDK-VLSI-/assets/96728983/5cc6ce72-6ac5-4265-89fb-78c12fe9777d)
4. SR Latch
![sr_latch](https://github.com/SaikrishnaLingam/Circuit-Design-using-OpenLane-SKY130PDK-VLSI-/assets/96728983/7029b679-4df6-4396-a739-c9391375a921)
5. Half Subtractor
![half_subtractor](https://github.com/SaikrishnaLingam/Circuit-Design-using-OpenLane-SKY130PDK-VLSI-/assets/96728983/347cc4bf-75a0-428a-b7bd-71d7b2718f00)   
6. Full Subtractor
![full_subtractor](https://github.com/SaikrishnaLingam/Circuit-Design-using-OpenLane-SKY130PDK-VLSI-/assets/96728983/9c28007f-6cbc-4ab0-b8a0-f55b2b7b9b41)
7. AND Gate
![and_gate](https://github.com/SaikrishnaLingam/Circuit-Design-using-OpenLane-SKY130PDK-VLSI-/assets/96728983/2b13f352-7456-42b5-a789-a85adef0b49b)
8. OR Gate
![or_gate](https://github.com/SaikrishnaLingam/Circuit-Design-using-OpenLane-SKY130PDK-VLSI-/assets/96728983/d9abe113-88c5-4f1f-b196-0de65f95ff5c)
9. NOT Gate
![not_gate](https://github.com/SaikrishnaLingam/Circuit-Design-using-OpenLane-SKY130PDK-VLSI-/assets/96728983/bb5de539-add8-4554-a323-c92e0490eb7b)
10. NAND Gate
![nand_gate](https://github.com/SaikrishnaLingam/Circuit-Design-using-OpenLane-SKY130PDK-VLSI-/assets/96728983/20e28efb-559e-4958-bdf4-2f070c481546)
11. XOR Gate
![xor_gate](https://github.com/SaikrishnaLingam/Circuit-Design-using-OpenLane-SKY130PDK-VLSI-/assets/96728983/c81d5e27-b283-453a-860c-dba94e53b8d9) 
12. JK Flip Flop**
![jkflipflop](https://github.com/SaikrishnaLingam/Circuit-Design-using-OpenLane-SKY130PDK-VLSI-/assets/96728983/ed5d2628-d339-4590-a195-158544ba5128) 
