v 4
file . "implementation.vhdl" "05ca38d7fca570f6dc1157b14b92968ea9aa6232" "20250722174555.504":
  entity implementation at 1( 0) + 0 on 59;
  architecture structural of implementation at 31( 1010) + 0 on 60;
file . "pre_processing/input_pre_processing.vhdl" "331be08c798c1eb4531d9b9c3d8e4b522bf0faa6" "20250722174555.401":
  entity input_pre_processing at 1( 0) + 0 on 55;
  architecture behavioral of input_pre_processing at 23( 670) + 0 on 56;
file . "queue/queue.vhdl" "0e44e1e2966c57fe392e5155a63463b0ad418480" "20250722174555.299":
  entity queue at 1( 0) + 0 on 51;
  architecture behavioral of queue at 41( 1065) + 0 on 52;
file . "llc/x_input_stream_entity.vhdl" "7554a6a449ffbefad3e013ffcb49785b19ae1d1f" "20250722174555.125":
  entity x_input_stream_entity at 1( 0) + 0 on 47;
  architecture behavioral of x_input_stream_entity at 24( 558) + 0 on 48;
file . "llc/y_input_stream_entity.vhdl" "be8ff774e49014f2cfd674b37439b8effa5bcac9" "20250722174554.950":
  entity y_input_stream_entity at 1( 0) + 0 on 43;
  architecture behavioral of y_input_stream_entity at 24( 558) + 0 on 44;
file . "llc/low_level_controller.vhdl" "0d3e13190f80dec2d0dd0a9757cdd31d9150b874" "20250722174554.769":
  entity low_level_controller at 1( 0) + 0 on 39;
  architecture mixed of low_level_controller at 35( 850) + 0 on 40;
file . "llc/evaluator.vhdl" "ddb0ec2232bd84a9f9938495067339de85e6e934" "20250722174554.589":
  entity evaluator at 1( 0) + 0 on 35;
  architecture mixed of evaluator at 46( 1191) + 0 on 36;
file . "llc/f_output_stream_entity.vhdl" "8c30057208840802135280388d5014318fb9f346" "20250722174554.406":
  entity f_output_stream_entity at 1( 0) + 0 on 31;
  architecture behavioral of f_output_stream_entity at 31( 706) + 0 on 32;
file . "hlc/time_unit.vhdl" "0d2361b4c77963ba87339db5070c27014f4d48b1" "20250722174554.213":
  entity time_unit at 1( 0) + 0 on 27;
  architecture behavioral of time_unit at 13( 228) + 0 on 28;
file . "hlc/scheduler.vhdl" "f89cc49d653b35199c1ed1b652177b902cc22956" "20250722174554.112":
  entity scheduler at 1( 0) + 0 on 23;
  architecture behavioral of scheduler at 26( 618) + 0 on 24;
file . "hlc/check_new_input.vhdl" "0372bc4d5f396e0a5fc13de56eb7c4171e9214b0" "20250722174553.940":
  entity check_new_input at 1( 0) + 0 on 19;
  architecture behavioral of check_new_input at 14( 266) + 0 on 20;
file . "hlc/hl_qinterface.vhdl" "735e60cf70041197be8c0fdafcc1d757bc544f4e" "20250722174553.773":
  entity hlqinterface at 1( 0) + 0 on 15;
  architecture behavioral of hlqinterface at 50( 1265) + 0 on 16;
file . "my_array_package.vhdl" "3d61f698155627714a2abc59d9c87daf7a038737" "20250722174553.602":
  package array_type_pkg at 1( 0) + 0 on 11 body;
  package body array_type_pkg at 26( 1377) + 0 on 12;
file . "my_math_package.vhdl" "688f5ee99530b4bd8b0dd7201a9fc94ac53674a7" "20250722174553.686":
  package my_math_pkg at 1( 0) + 0 on 13 body;
  package body my_math_pkg at 14( 438) + 0 on 14;
file . "hlc/high_level_controller.vhdl" "6da3822e51b111f60da8d130839c81821d709a33" "20250722174553.857":
  entity high_level_controller at 1( 0) + 0 on 17;
  architecture mixed of high_level_controller at 33( 943) + 0 on 18;
file . "hlc/event_delay.vhdl" "71d04c22c07aa544f9d4376a8556596070298f71" "20250722174554.026":
  entity event_delay at 1( 0) + 0 on 21;
  architecture behavioral of event_delay at 29( 746) + 0 on 22;
file . "hlc/extInterface.vhdl" "04ee1e0ac77d3ad545f0d7c1427cc3852ef494f1" "20250722174554.196":
  entity extinterface at 1( 0) + 0 on 25;
  architecture behavioral of extinterface at 26( 676) + 0 on 26;
file . "llc/a_output_stream_entity.vhdl" "308f8a2f8bddbefdaae63b666090d2317e20de34" "20250722174554.301":
  entity a_output_stream_entity at 1( 0) + 0 on 29;
  architecture behavioral of a_output_stream_entity at 31( 706) + 0 on 30;
file . "llc/c_output_stream_entity.vhdl" "0c65b2e26d93785dd4c84bcbdb43ee0f75a05813" "20250722174554.495":
  entity c_output_stream_entity at 1( 0) + 0 on 33;
  architecture behavioral of c_output_stream_entity at 34( 846) + 0 on 34;
file . "llc/d_output_stream_entity.vhdl" "fe119e864b31d8074fae283310d8a17f14151697" "20250722174554.679":
  entity d_output_stream_entity at 1( 0) + 0 on 37;
  architecture behavioral of d_output_stream_entity at 31( 729) + 0 on 38;
file . "llc/e_output_stream_entity.vhdl" "dfb16554934fcb42b75d952d85372717cf47c305" "20250722174554.864":
  entity e_output_stream_entity at 1( 0) + 0 on 41;
  architecture behavioral of e_output_stream_entity at 32( 758) + 0 on 42;
file . "llc/b_output_stream_entity.vhdl" "b02e91bc56707aacbc01831a8c6e06f1d957cbad" "20250722174555.038":
  entity b_output_stream_entity at 1( 0) + 0 on 45;
  architecture behavioral of b_output_stream_entity at 34( 844) + 0 on 46;
file . "llc/g_output_stream_entity.vhdl" "699d4eb5840531796f99d01656decb58ffa5b776" "20250722174555.212":
  entity g_output_stream_entity at 1( 0) + 0 on 49;
  architecture behavioral of g_output_stream_entity at 29( 675) + 0 on 50;
file . "monitor.vhdl" "eb02986f6998419b72447e73d26b9c3c5c01ded8" "20250722174555.382":
  entity monitor at 1( 0) + 0 on 53;
  architecture mixed of monitor at 30( 1002) + 0 on 54;
file . "pre_processing/clock_pre_processing.vhdl" "f79bdce42c8045e867f60590ddcd0a419cf6a4fb" "20250722174555.420":
  entity clock_pre_processing at 1( 0) + 0 on 57;
  architecture behaviour of clock_pre_processing at 15( 275) + 0 on 58;
