// Seed: 4273072560
module module_0 #(
    parameter id_4 = 32'd11
) (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire _id_4;
  ;
  parameter integer id_5 = "";
  wire [-1 : (  id_4  )] id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd53
) (
    _id_1[(-1'b0) : id_1?1 : id_1]
);
  output logic [7:0] _id_1;
  logic id_2[(  1  ) : 1 'b0];
  ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 #(
    parameter id_3 = 32'd51,
    parameter id_8 = 32'd44
) (
    id_1[id_3 : id_3],
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire _id_3;
  inout wire id_2;
  inout logic [7:0] id_1;
  wire _id_8;
  rpmos (id_6, 1, 1, id_2, -1);
  reg   id_9;
  logic id_10 = id_9;
  initial id_9 <= id_9 + id_9;
  xor primCall (id_6, id_1, id_12, id_4, id_11, id_2, id_5, id_9, id_13);
  logic id_11;
  wire [id_8 : 1 'b0] id_12;
  assign id_11 = 1;
  wire id_13;
  module_0 modCall_1 (
      id_12,
      id_6,
      id_10
  );
endmodule
