# Whitebeard
Implementation of a minimal ISA (Instruction Set Architecture) on an FPGA development board using Quartus, capable of running the classic video game **Pong** using a **VGA output** and **keyboard controls**.

## Project Description
This project was built to run Pong on a **Cyclone III FPGA board**.
The board that was used is a **DE0 development board**, with the **EP3C16F484C6** chip.

## Development Tools
- [Quartus 13.1 Web Edition for Windows](https://www.intel.com/content/www/us/en/software-kit/666221/intel-quartus-ii-web-edition-design-software-version-13-1-for-windows.html)
- [Quartus 13.1 Web Edition for Linux](https://www.intel.com/content/www/us/en/software-kit/666220/intel-quartus-ii-web-edition-design-software-version-13-1-for-linux.html)
- ModelSim Altera 10.1d (Quartus II 13.1)

## Documentation
- [DE0 User Manual](https://rti.etf.bg.ac.rs/rti/oo1pot/labvezbe/DE0_User_manual.pdf)
- [DE0 Schematic View](https://rti.etf.bg.ac.rs/rti/oo1pot/labvezbe/DE0_Release.pdf)
- [Cyclone III Device Handbook](https://rti.etf.bg.ac.rs/rti/oo1pot/labvezbe/cyclone3_handbook.pdf)
- [FLASH Memory Datasheet](https://drive.google.com/file/d/1N4sfprwZjRgsw0-3SGrq-AtTMiCxAl2F/view?usp=sharing)
- [SDRAM Datasheet](https://drive.google.com/file/d/18L_YbFxDdZSEclByalRgubR4NX7yKTNQ/view?usp=sharing)

### Computer Architecture project - Summer of 2022.
