// Seed: 3746525782
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output tri id_1;
  tri0 id_3 = -1;
  assign id_1 = id_2 ? 1'b0 != id_2 > -1 : id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output logic [7:0] id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3[-1] = id_1 == id_1;
  bit  id_4;
  wire id_5;
  always @(posedge id_5 or negedge (id_5 + id_1)) begin : LABEL_0
    id_4 <= 1;
  end
  module_0 modCall_1 (
      id_1,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
