// Seed: 509634944
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    input tri id_2,
    output wand id_3,
    input supply0 id_4,
    input tri1 id_5
);
  parameter id_7 = -1;
  wire  id_8 = id_4;
  logic id_9 = -1'b0;
  id_10 :
  assert property (@(posedge id_10 or 1) id_10)
  else;
endmodule
module module_1 (
    input  tri0 id_0,
    input  wire id_1,
    input  wire id_2,
    input  tri0 id_3,
    output tri1 id_4,
    output wor  id_5
);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_5,
      id_0,
      id_3
  );
  assign modCall_1.id_2 = 0;
endmodule
