// Seed: 1127898425
module module_0;
  tri0 id_1 = -1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1
);
  supply1 id_3;
  module_0 modCall_1 ();
  wire id_4;
  assign id_3 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13#(
        .id_14(id_15),
        .id_16(id_17),
        .id_18(1'b0),
        .id_19({id_7, -1, id_7, -1}),
        .id_20(id_19)
    ),
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always
  `define pp_26 0
  wire id_27;
  module_0 modCall_1 ();
endmodule
