{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 13 22:02:49 2019 " "Info: Processing started: Sun Oct 13 22:02:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HW -c HW --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HW -c HW --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -832 -1200 -1032 -816 "clock" "" } } } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register Instr_Reg:inst3\|Instr15_0\[1\] register Banco_reg:inst10\|Reg30\[28\] 125.25 MHz 7.984 ns Internal " "Info: Clock \"clock\" has Internal fmax of 125.25 MHz between source register \"Instr_Reg:inst3\|Instr15_0\[1\]\" and destination register \"Banco_reg:inst10\|Reg30\[28\]\" (period= 7.984 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.784 ns + Longest register register " "Info: + Longest register to register delay is 7.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instr_Reg:inst3\|Instr15_0\[1\] 1 REG LCFF_X23_Y18_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y18_N25; Fanout = 3; REG Node = 'Instr_Reg:inst3\|Instr15_0\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr_Reg:inst3|Instr15_0[1] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.569 ns) + CELL(0.357 ns) 0.926 ns Ula32:inst1\|carry_temp\[1\]~14 2 COMB LCCOMB_X22_Y18_N14 1 " "Info: 2: + IC(0.569 ns) + CELL(0.357 ns) = 0.926 ns; Loc. = LCCOMB_X22_Y18_N14; Fanout = 1; COMB Node = 'Ula32:inst1\|carry_temp\[1\]~14'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.926 ns" { Instr_Reg:inst3|Instr15_0[1] Ula32:inst1|carry_temp[1]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.196 ns) + CELL(0.053 ns) 1.175 ns Ula32:inst1\|carry_temp\[1\]~0 3 COMB LCCOMB_X22_Y18_N26 3 " "Info: 3: + IC(0.196 ns) + CELL(0.053 ns) = 1.175 ns; Loc. = LCCOMB_X22_Y18_N26; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.249 ns" { Ula32:inst1|carry_temp[1]~14 Ula32:inst1|carry_temp[1]~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.272 ns) 1.710 ns Ula32:inst1\|carry_temp\[3\]~39 4 COMB LCCOMB_X22_Y18_N30 3 " "Info: 4: + IC(0.263 ns) + CELL(0.272 ns) = 1.710 ns; Loc. = LCCOMB_X22_Y18_N30; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[3\]~39'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.535 ns" { Ula32:inst1|carry_temp[1]~0 Ula32:inst1|carry_temp[3]~39 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 1.980 ns Ula32:inst1\|carry_temp\[5\]~35 5 COMB LCCOMB_X22_Y18_N8 3 " "Info: 5: + IC(0.217 ns) + CELL(0.053 ns) = 1.980 ns; Loc. = LCCOMB_X22_Y18_N8; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[5\]~35'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.270 ns" { Ula32:inst1|carry_temp[3]~39 Ula32:inst1|carry_temp[5]~35 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.053 ns) 2.346 ns Ula32:inst1\|carry_temp\[7\]~31 6 COMB LCCOMB_X22_Y18_N20 3 " "Info: 6: + IC(0.313 ns) + CELL(0.053 ns) = 2.346 ns; Loc. = LCCOMB_X22_Y18_N20; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[7\]~31'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.366 ns" { Ula32:inst1|carry_temp[5]~35 Ula32:inst1|carry_temp[7]~31 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.053 ns) 2.631 ns Ula32:inst1\|carry_temp\[9\]~27 7 COMB LCCOMB_X22_Y18_N0 3 " "Info: 7: + IC(0.232 ns) + CELL(0.053 ns) = 2.631 ns; Loc. = LCCOMB_X22_Y18_N0; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[9\]~27'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.285 ns" { Ula32:inst1|carry_temp[7]~31 Ula32:inst1|carry_temp[9]~27 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.533 ns) + CELL(0.053 ns) 3.217 ns Ula32:inst1\|carry_temp\[11\]~23 8 COMB LCCOMB_X18_Y18_N8 3 " "Info: 8: + IC(0.533 ns) + CELL(0.053 ns) = 3.217 ns; Loc. = LCCOMB_X18_Y18_N8; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[11\]~23'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.586 ns" { Ula32:inst1|carry_temp[9]~27 Ula32:inst1|carry_temp[11]~23 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.053 ns) 3.568 ns Ula32:inst1\|carry_temp\[13\]~19 9 COMB LCCOMB_X18_Y18_N4 3 " "Info: 9: + IC(0.298 ns) + CELL(0.053 ns) = 3.568 ns; Loc. = LCCOMB_X18_Y18_N4; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[13\]~19'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.351 ns" { Ula32:inst1|carry_temp[11]~23 Ula32:inst1|carry_temp[13]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 3.846 ns Ula32:inst1\|carry_temp\[15\]~15 10 COMB LCCOMB_X18_Y18_N16 3 " "Info: 10: + IC(0.225 ns) + CELL(0.053 ns) = 3.846 ns; Loc. = LCCOMB_X18_Y18_N16; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[15\]~15'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:inst1|carry_temp[13]~19 Ula32:inst1|carry_temp[15]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.053 ns) 4.122 ns Ula32:inst1\|carry_temp\[17\]~1 11 COMB LCCOMB_X18_Y18_N0 3 " "Info: 11: + IC(0.223 ns) + CELL(0.053 ns) = 4.122 ns; Loc. = LCCOMB_X18_Y18_N0; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[17\]~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.276 ns" { Ula32:inst1|carry_temp[15]~15 Ula32:inst1|carry_temp[17]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.053 ns) 4.399 ns Ula32:inst1\|carry_temp\[19\]~2 12 COMB LCCOMB_X18_Y18_N26 3 " "Info: 12: + IC(0.224 ns) + CELL(0.053 ns) = 4.399 ns; Loc. = LCCOMB_X18_Y18_N26; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[19\]~2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.277 ns" { Ula32:inst1|carry_temp[17]~1 Ula32:inst1|carry_temp[19]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 4.667 ns Ula32:inst1\|carry_temp\[21\]~3 13 COMB LCCOMB_X18_Y18_N30 3 " "Info: 13: + IC(0.215 ns) + CELL(0.053 ns) = 4.667 ns; Loc. = LCCOMB_X18_Y18_N30; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[21\]~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:inst1|carry_temp[19]~2 Ula32:inst1|carry_temp[21]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.480 ns) + CELL(0.053 ns) 5.200 ns Ula32:inst1\|carry_temp\[23\]~4 14 COMB LCCOMB_X14_Y18_N10 3 " "Info: 14: + IC(0.480 ns) + CELL(0.053 ns) = 5.200 ns; Loc. = LCCOMB_X14_Y18_N10; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[23\]~4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.533 ns" { Ula32:inst1|carry_temp[21]~3 Ula32:inst1|carry_temp[23]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 5.478 ns Ula32:inst1\|carry_temp\[25\]~5 15 COMB LCCOMB_X14_Y18_N14 3 " "Info: 15: + IC(0.225 ns) + CELL(0.053 ns) = 5.478 ns; Loc. = LCCOMB_X14_Y18_N14; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[25\]~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:inst1|carry_temp[23]~4 Ula32:inst1|carry_temp[25]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 5.756 ns Ula32:inst1\|carry_temp\[27\]~6 16 COMB LCCOMB_X14_Y18_N20 3 " "Info: 16: + IC(0.225 ns) + CELL(0.053 ns) = 5.756 ns; Loc. = LCCOMB_X14_Y18_N20; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[27\]~6'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:inst1|carry_temp[25]~5 Ula32:inst1|carry_temp[27]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.053 ns) 6.424 ns Ula32:inst1\|soma_temp\[28\] 17 COMB LCCOMB_X14_Y17_N20 34 " "Info: 17: + IC(0.615 ns) + CELL(0.053 ns) = 6.424 ns; Loc. = LCCOMB_X14_Y17_N20; Fanout = 34; COMB Node = 'Ula32:inst1\|soma_temp\[28\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.668 ns" { Ula32:inst1|carry_temp[27]~6 Ula32:inst1|soma_temp[28] } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.309 ns) 7.784 ns Banco_reg:inst10\|Reg30\[28\] 18 REG LCFF_X13_Y19_N19 2 " "Info: 18: + IC(1.051 ns) + CELL(0.309 ns) = 7.784 ns; Loc. = LCFF_X13_Y19_N19; Fanout = 2; REG Node = 'Banco_reg:inst10\|Reg30\[28\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.360 ns" { Ula32:inst1|soma_temp[28] Banco_reg:inst10|Reg30[28] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.680 ns ( 21.58 % ) " "Info: Total cell delay = 1.680 ns ( 21.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.104 ns ( 78.42 % ) " "Info: Total interconnect delay = 6.104 ns ( 78.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.784 ns" { Instr_Reg:inst3|Instr15_0[1] Ula32:inst1|carry_temp[1]~14 Ula32:inst1|carry_temp[1]~0 Ula32:inst1|carry_temp[3]~39 Ula32:inst1|carry_temp[5]~35 Ula32:inst1|carry_temp[7]~31 Ula32:inst1|carry_temp[9]~27 Ula32:inst1|carry_temp[11]~23 Ula32:inst1|carry_temp[13]~19 Ula32:inst1|carry_temp[15]~15 Ula32:inst1|carry_temp[17]~1 Ula32:inst1|carry_temp[19]~2 Ula32:inst1|carry_temp[21]~3 Ula32:inst1|carry_temp[23]~4 Ula32:inst1|carry_temp[25]~5 Ula32:inst1|carry_temp[27]~6 Ula32:inst1|soma_temp[28] Banco_reg:inst10|Reg30[28] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.784 ns" { Instr_Reg:inst3|Instr15_0[1] {} Ula32:inst1|carry_temp[1]~14 {} Ula32:inst1|carry_temp[1]~0 {} Ula32:inst1|carry_temp[3]~39 {} Ula32:inst1|carry_temp[5]~35 {} Ula32:inst1|carry_temp[7]~31 {} Ula32:inst1|carry_temp[9]~27 {} Ula32:inst1|carry_temp[11]~23 {} Ula32:inst1|carry_temp[13]~19 {} Ula32:inst1|carry_temp[15]~15 {} Ula32:inst1|carry_temp[17]~1 {} Ula32:inst1|carry_temp[19]~2 {} Ula32:inst1|carry_temp[21]~3 {} Ula32:inst1|carry_temp[23]~4 {} Ula32:inst1|carry_temp[25]~5 {} Ula32:inst1|carry_temp[27]~6 {} Ula32:inst1|soma_temp[28] {} Banco_reg:inst10|Reg30[28] {} } { 0.000ns 0.569ns 0.196ns 0.263ns 0.217ns 0.313ns 0.232ns 0.533ns 0.298ns 0.225ns 0.223ns 0.224ns 0.215ns 0.480ns 0.225ns 0.225ns 0.615ns 1.051ns } { 0.000ns 0.357ns 0.053ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.016 ns - Smallest " "Info: - Smallest clock skew is -0.016 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.453 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -832 -1200 -1032 -816 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1289 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1289; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -832 -1200 -1032 -816 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.618 ns) 2.453 ns Banco_reg:inst10\|Reg30\[28\] 3 REG LCFF_X13_Y19_N19 2 " "Info: 3: + IC(0.638 ns) + CELL(0.618 ns) = 2.453 ns; Loc. = LCFF_X13_Y19_N19; Fanout = 2; REG Node = 'Banco_reg:inst10\|Reg30\[28\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.256 ns" { clock~clkctrl Banco_reg:inst10|Reg30[28] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.01 % ) " "Info: Total cell delay = 1.472 ns ( 60.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.981 ns ( 39.99 % ) " "Info: Total interconnect delay = 0.981 ns ( 39.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.453 ns" { clock clock~clkctrl Banco_reg:inst10|Reg30[28] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.453 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:inst10|Reg30[28] {} } { 0.000ns 0.000ns 0.343ns 0.638ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.469 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -832 -1200 -1032 -816 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1289 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1289; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -832 -1200 -1032 -816 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 2.469 ns Instr_Reg:inst3\|Instr15_0\[1\] 3 REG LCFF_X23_Y18_N25 3 " "Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X23_Y18_N25; Fanout = 3; REG Node = 'Instr_Reg:inst3\|Instr15_0\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.272 ns" { clock~clkctrl Instr_Reg:inst3|Instr15_0[1] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.62 % ) " "Info: Total cell delay = 1.472 ns ( 59.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 40.38 % ) " "Info: Total interconnect delay = 0.997 ns ( 40.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.469 ns" { clock clock~clkctrl Instr_Reg:inst3|Instr15_0[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.469 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:inst3|Instr15_0[1] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.453 ns" { clock clock~clkctrl Banco_reg:inst10|Reg30[28] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.453 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:inst10|Reg30[28] {} } { 0.000ns 0.000ns 0.343ns 0.638ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.469 ns" { clock clock~clkctrl Instr_Reg:inst3|Instr15_0[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.469 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:inst3|Instr15_0[1] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.784 ns" { Instr_Reg:inst3|Instr15_0[1] Ula32:inst1|carry_temp[1]~14 Ula32:inst1|carry_temp[1]~0 Ula32:inst1|carry_temp[3]~39 Ula32:inst1|carry_temp[5]~35 Ula32:inst1|carry_temp[7]~31 Ula32:inst1|carry_temp[9]~27 Ula32:inst1|carry_temp[11]~23 Ula32:inst1|carry_temp[13]~19 Ula32:inst1|carry_temp[15]~15 Ula32:inst1|carry_temp[17]~1 Ula32:inst1|carry_temp[19]~2 Ula32:inst1|carry_temp[21]~3 Ula32:inst1|carry_temp[23]~4 Ula32:inst1|carry_temp[25]~5 Ula32:inst1|carry_temp[27]~6 Ula32:inst1|soma_temp[28] Banco_reg:inst10|Reg30[28] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.784 ns" { Instr_Reg:inst3|Instr15_0[1] {} Ula32:inst1|carry_temp[1]~14 {} Ula32:inst1|carry_temp[1]~0 {} Ula32:inst1|carry_temp[3]~39 {} Ula32:inst1|carry_temp[5]~35 {} Ula32:inst1|carry_temp[7]~31 {} Ula32:inst1|carry_temp[9]~27 {} Ula32:inst1|carry_temp[11]~23 {} Ula32:inst1|carry_temp[13]~19 {} Ula32:inst1|carry_temp[15]~15 {} Ula32:inst1|carry_temp[17]~1 {} Ula32:inst1|carry_temp[19]~2 {} Ula32:inst1|carry_temp[21]~3 {} Ula32:inst1|carry_temp[23]~4 {} Ula32:inst1|carry_temp[25]~5 {} Ula32:inst1|carry_temp[27]~6 {} Ula32:inst1|soma_temp[28] {} Banco_reg:inst10|Reg30[28] {} } { 0.000ns 0.569ns 0.196ns 0.263ns 0.217ns 0.313ns 0.232ns 0.533ns 0.298ns 0.225ns 0.223ns 0.224ns 0.215ns 0.480ns 0.225ns 0.225ns 0.615ns 1.051ns } { 0.000ns 0.357ns 0.053ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.309ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.453 ns" { clock clock~clkctrl Banco_reg:inst10|Reg30[28] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.453 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:inst10|Reg30[28] {} } { 0.000ns 0.000ns 0.343ns 0.638ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.469 ns" { clock clock~clkctrl Instr_Reg:inst3|Instr15_0[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.469 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:inst3|Instr15_0[1] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock ULA_Out\[30\] Instr_Reg:inst3\|Instr15_0\[1\] 12.998 ns register " "Info: tco from clock \"clock\" to destination pin \"ULA_Out\[30\]\" through register \"Instr_Reg:inst3\|Instr15_0\[1\]\" is 12.998 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.469 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -832 -1200 -1032 -816 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1289 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1289; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -832 -1200 -1032 -816 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 2.469 ns Instr_Reg:inst3\|Instr15_0\[1\] 3 REG LCFF_X23_Y18_N25 3 " "Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X23_Y18_N25; Fanout = 3; REG Node = 'Instr_Reg:inst3\|Instr15_0\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.272 ns" { clock~clkctrl Instr_Reg:inst3|Instr15_0[1] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.62 % ) " "Info: Total cell delay = 1.472 ns ( 59.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 40.38 % ) " "Info: Total interconnect delay = 0.997 ns ( 40.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.469 ns" { clock clock~clkctrl Instr_Reg:inst3|Instr15_0[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.469 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:inst3|Instr15_0[1] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.435 ns + Longest register pin " "Info: + Longest register to pin delay is 10.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instr_Reg:inst3\|Instr15_0\[1\] 1 REG LCFF_X23_Y18_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y18_N25; Fanout = 3; REG Node = 'Instr_Reg:inst3\|Instr15_0\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr_Reg:inst3|Instr15_0[1] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.569 ns) + CELL(0.357 ns) 0.926 ns Ula32:inst1\|carry_temp\[1\]~14 2 COMB LCCOMB_X22_Y18_N14 1 " "Info: 2: + IC(0.569 ns) + CELL(0.357 ns) = 0.926 ns; Loc. = LCCOMB_X22_Y18_N14; Fanout = 1; COMB Node = 'Ula32:inst1\|carry_temp\[1\]~14'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.926 ns" { Instr_Reg:inst3|Instr15_0[1] Ula32:inst1|carry_temp[1]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.196 ns) + CELL(0.053 ns) 1.175 ns Ula32:inst1\|carry_temp\[1\]~0 3 COMB LCCOMB_X22_Y18_N26 3 " "Info: 3: + IC(0.196 ns) + CELL(0.053 ns) = 1.175 ns; Loc. = LCCOMB_X22_Y18_N26; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.249 ns" { Ula32:inst1|carry_temp[1]~14 Ula32:inst1|carry_temp[1]~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.272 ns) 1.710 ns Ula32:inst1\|carry_temp\[3\]~39 4 COMB LCCOMB_X22_Y18_N30 3 " "Info: 4: + IC(0.263 ns) + CELL(0.272 ns) = 1.710 ns; Loc. = LCCOMB_X22_Y18_N30; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[3\]~39'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.535 ns" { Ula32:inst1|carry_temp[1]~0 Ula32:inst1|carry_temp[3]~39 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 1.980 ns Ula32:inst1\|carry_temp\[5\]~35 5 COMB LCCOMB_X22_Y18_N8 3 " "Info: 5: + IC(0.217 ns) + CELL(0.053 ns) = 1.980 ns; Loc. = LCCOMB_X22_Y18_N8; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[5\]~35'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.270 ns" { Ula32:inst1|carry_temp[3]~39 Ula32:inst1|carry_temp[5]~35 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.053 ns) 2.346 ns Ula32:inst1\|carry_temp\[7\]~31 6 COMB LCCOMB_X22_Y18_N20 3 " "Info: 6: + IC(0.313 ns) + CELL(0.053 ns) = 2.346 ns; Loc. = LCCOMB_X22_Y18_N20; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[7\]~31'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.366 ns" { Ula32:inst1|carry_temp[5]~35 Ula32:inst1|carry_temp[7]~31 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.053 ns) 2.631 ns Ula32:inst1\|carry_temp\[9\]~27 7 COMB LCCOMB_X22_Y18_N0 3 " "Info: 7: + IC(0.232 ns) + CELL(0.053 ns) = 2.631 ns; Loc. = LCCOMB_X22_Y18_N0; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[9\]~27'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.285 ns" { Ula32:inst1|carry_temp[7]~31 Ula32:inst1|carry_temp[9]~27 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.533 ns) + CELL(0.053 ns) 3.217 ns Ula32:inst1\|carry_temp\[11\]~23 8 COMB LCCOMB_X18_Y18_N8 3 " "Info: 8: + IC(0.533 ns) + CELL(0.053 ns) = 3.217 ns; Loc. = LCCOMB_X18_Y18_N8; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[11\]~23'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.586 ns" { Ula32:inst1|carry_temp[9]~27 Ula32:inst1|carry_temp[11]~23 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.053 ns) 3.568 ns Ula32:inst1\|carry_temp\[13\]~19 9 COMB LCCOMB_X18_Y18_N4 3 " "Info: 9: + IC(0.298 ns) + CELL(0.053 ns) = 3.568 ns; Loc. = LCCOMB_X18_Y18_N4; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[13\]~19'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.351 ns" { Ula32:inst1|carry_temp[11]~23 Ula32:inst1|carry_temp[13]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 3.846 ns Ula32:inst1\|carry_temp\[15\]~15 10 COMB LCCOMB_X18_Y18_N16 3 " "Info: 10: + IC(0.225 ns) + CELL(0.053 ns) = 3.846 ns; Loc. = LCCOMB_X18_Y18_N16; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[15\]~15'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:inst1|carry_temp[13]~19 Ula32:inst1|carry_temp[15]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.053 ns) 4.122 ns Ula32:inst1\|carry_temp\[17\]~1 11 COMB LCCOMB_X18_Y18_N0 3 " "Info: 11: + IC(0.223 ns) + CELL(0.053 ns) = 4.122 ns; Loc. = LCCOMB_X18_Y18_N0; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[17\]~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.276 ns" { Ula32:inst1|carry_temp[15]~15 Ula32:inst1|carry_temp[17]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.053 ns) 4.399 ns Ula32:inst1\|carry_temp\[19\]~2 12 COMB LCCOMB_X18_Y18_N26 3 " "Info: 12: + IC(0.224 ns) + CELL(0.053 ns) = 4.399 ns; Loc. = LCCOMB_X18_Y18_N26; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[19\]~2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.277 ns" { Ula32:inst1|carry_temp[17]~1 Ula32:inst1|carry_temp[19]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 4.667 ns Ula32:inst1\|carry_temp\[21\]~3 13 COMB LCCOMB_X18_Y18_N30 3 " "Info: 13: + IC(0.215 ns) + CELL(0.053 ns) = 4.667 ns; Loc. = LCCOMB_X18_Y18_N30; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[21\]~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:inst1|carry_temp[19]~2 Ula32:inst1|carry_temp[21]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.480 ns) + CELL(0.053 ns) 5.200 ns Ula32:inst1\|carry_temp\[23\]~4 14 COMB LCCOMB_X14_Y18_N10 3 " "Info: 14: + IC(0.480 ns) + CELL(0.053 ns) = 5.200 ns; Loc. = LCCOMB_X14_Y18_N10; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[23\]~4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.533 ns" { Ula32:inst1|carry_temp[21]~3 Ula32:inst1|carry_temp[23]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 5.478 ns Ula32:inst1\|carry_temp\[25\]~5 15 COMB LCCOMB_X14_Y18_N14 3 " "Info: 15: + IC(0.225 ns) + CELL(0.053 ns) = 5.478 ns; Loc. = LCCOMB_X14_Y18_N14; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[25\]~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:inst1|carry_temp[23]~4 Ula32:inst1|carry_temp[25]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 5.756 ns Ula32:inst1\|carry_temp\[27\]~6 16 COMB LCCOMB_X14_Y18_N20 3 " "Info: 16: + IC(0.225 ns) + CELL(0.053 ns) = 5.756 ns; Loc. = LCCOMB_X14_Y18_N20; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[27\]~6'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:inst1|carry_temp[25]~5 Ula32:inst1|carry_temp[27]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 6.034 ns Ula32:inst1\|carry_temp\[29\]~7 17 COMB LCCOMB_X14_Y18_N4 2 " "Info: 17: + IC(0.225 ns) + CELL(0.053 ns) = 6.034 ns; Loc. = LCCOMB_X14_Y18_N4; Fanout = 2; COMB Node = 'Ula32:inst1\|carry_temp\[29\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:inst1|carry_temp[27]~6 Ula32:inst1|carry_temp[29]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 6.302 ns Ula32:inst1\|soma_temp\[30\] 18 COMB LCCOMB_X14_Y18_N0 34 " "Info: 18: + IC(0.215 ns) + CELL(0.053 ns) = 6.302 ns; Loc. = LCCOMB_X14_Y18_N0; Fanout = 34; COMB Node = 'Ula32:inst1\|soma_temp\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:inst1|carry_temp[29]~7 Ula32:inst1|soma_temp[30] } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.151 ns) + CELL(1.982 ns) 10.435 ns ULA_Out\[30\] 19 PIN PIN_B17 0 " "Info: 19: + IC(2.151 ns) + CELL(1.982 ns) = 10.435 ns; Loc. = PIN_B17; Fanout = 0; PIN Node = 'ULA_Out\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.133 ns" { Ula32:inst1|soma_temp[30] ULA_Out[30] } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -312 1792 1968 -296 "ULA_Out\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.406 ns ( 32.64 % ) " "Info: Total cell delay = 3.406 ns ( 32.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.029 ns ( 67.36 % ) " "Info: Total interconnect delay = 7.029 ns ( 67.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "10.435 ns" { Instr_Reg:inst3|Instr15_0[1] Ula32:inst1|carry_temp[1]~14 Ula32:inst1|carry_temp[1]~0 Ula32:inst1|carry_temp[3]~39 Ula32:inst1|carry_temp[5]~35 Ula32:inst1|carry_temp[7]~31 Ula32:inst1|carry_temp[9]~27 Ula32:inst1|carry_temp[11]~23 Ula32:inst1|carry_temp[13]~19 Ula32:inst1|carry_temp[15]~15 Ula32:inst1|carry_temp[17]~1 Ula32:inst1|carry_temp[19]~2 Ula32:inst1|carry_temp[21]~3 Ula32:inst1|carry_temp[23]~4 Ula32:inst1|carry_temp[25]~5 Ula32:inst1|carry_temp[27]~6 Ula32:inst1|carry_temp[29]~7 Ula32:inst1|soma_temp[30] ULA_Out[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "10.435 ns" { Instr_Reg:inst3|Instr15_0[1] {} Ula32:inst1|carry_temp[1]~14 {} Ula32:inst1|carry_temp[1]~0 {} Ula32:inst1|carry_temp[3]~39 {} Ula32:inst1|carry_temp[5]~35 {} Ula32:inst1|carry_temp[7]~31 {} Ula32:inst1|carry_temp[9]~27 {} Ula32:inst1|carry_temp[11]~23 {} Ula32:inst1|carry_temp[13]~19 {} Ula32:inst1|carry_temp[15]~15 {} Ula32:inst1|carry_temp[17]~1 {} Ula32:inst1|carry_temp[19]~2 {} Ula32:inst1|carry_temp[21]~3 {} Ula32:inst1|carry_temp[23]~4 {} Ula32:inst1|carry_temp[25]~5 {} Ula32:inst1|carry_temp[27]~6 {} Ula32:inst1|carry_temp[29]~7 {} Ula32:inst1|soma_temp[30] {} ULA_Out[30] {} } { 0.000ns 0.569ns 0.196ns 0.263ns 0.217ns 0.313ns 0.232ns 0.533ns 0.298ns 0.225ns 0.223ns 0.224ns 0.215ns 0.480ns 0.225ns 0.225ns 0.225ns 0.215ns 2.151ns } { 0.000ns 0.357ns 0.053ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.469 ns" { clock clock~clkctrl Instr_Reg:inst3|Instr15_0[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.469 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:inst3|Instr15_0[1] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "10.435 ns" { Instr_Reg:inst3|Instr15_0[1] Ula32:inst1|carry_temp[1]~14 Ula32:inst1|carry_temp[1]~0 Ula32:inst1|carry_temp[3]~39 Ula32:inst1|carry_temp[5]~35 Ula32:inst1|carry_temp[7]~31 Ula32:inst1|carry_temp[9]~27 Ula32:inst1|carry_temp[11]~23 Ula32:inst1|carry_temp[13]~19 Ula32:inst1|carry_temp[15]~15 Ula32:inst1|carry_temp[17]~1 Ula32:inst1|carry_temp[19]~2 Ula32:inst1|carry_temp[21]~3 Ula32:inst1|carry_temp[23]~4 Ula32:inst1|carry_temp[25]~5 Ula32:inst1|carry_temp[27]~6 Ula32:inst1|carry_temp[29]~7 Ula32:inst1|soma_temp[30] ULA_Out[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "10.435 ns" { Instr_Reg:inst3|Instr15_0[1] {} Ula32:inst1|carry_temp[1]~14 {} Ula32:inst1|carry_temp[1]~0 {} Ula32:inst1|carry_temp[3]~39 {} Ula32:inst1|carry_temp[5]~35 {} Ula32:inst1|carry_temp[7]~31 {} Ula32:inst1|carry_temp[9]~27 {} Ula32:inst1|carry_temp[11]~23 {} Ula32:inst1|carry_temp[13]~19 {} Ula32:inst1|carry_temp[15]~15 {} Ula32:inst1|carry_temp[17]~1 {} Ula32:inst1|carry_temp[19]~2 {} Ula32:inst1|carry_temp[21]~3 {} Ula32:inst1|carry_temp[23]~4 {} Ula32:inst1|carry_temp[25]~5 {} Ula32:inst1|carry_temp[27]~6 {} Ula32:inst1|carry_temp[29]~7 {} Ula32:inst1|soma_temp[30] {} ULA_Out[30] {} } { 0.000ns 0.569ns 0.196ns 0.263ns 0.217ns 0.313ns 0.232ns 0.533ns 0.298ns 0.225ns 0.223ns 0.224ns 0.215ns 0.480ns 0.225ns 0.225ns 0.225ns 0.215ns 2.151ns } { 0.000ns 0.357ns 0.053ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4386 " "Info: Peak virtual memory: 4386 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 13 22:02:52 2019 " "Info: Processing ended: Sun Oct 13 22:02:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
