# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../s4InfoAtelier4.srcs/sources_1/imports/design/background_buffer_2.vhd" \
"../../../../s4InfoAtelier4.srcs/sim_1/imports/simulation/tb_background_buffer.vhd" \

# Do not sort compile order
nosort
