--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Aug 02 08:11:25 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets laser_pulse_c]
            207 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 973.381ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFESR  C              \pulse_counter/internal_count__i0  (from laser_pulse_c +)
   Destination:    SB_DFFESR  D              \pulse_counter/internal_count__i15  (to laser_pulse_c +)

   Delay:                  26.486ns  (26.0% logic, 74.0% route), 17 logic levels.

 Constraint Details:

     26.486ns data_path \pulse_counter/internal_count__i0 to \pulse_counter/internal_count__i15 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 973.381ns

 Path Details: \pulse_counter/internal_count__i0 to \pulse_counter/internal_count__i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \pulse_counter/internal_count__i0 (from laser_pulse_c)
Route         3   e 1.339                                  \pulse_counter/internal_count[0]
LUT4        ---     0.408             I0 to CO             \pulse_counter/add_22_2
Route         2   e 1.158                                  \pulse_counter/n425
LUT4        ---     0.408             CI to CO             \pulse_counter/add_22_3
Route         2   e 1.158                                  \pulse_counter/n426
LUT4        ---     0.408             CI to CO             \pulse_counter/add_22_4
Route         2   e 1.158                                  \pulse_counter/n427
LUT4        ---     0.408             CI to CO             \pulse_counter/add_22_5
Route         2   e 1.158                                  \pulse_counter/n428
LUT4        ---     0.408             CI to CO             \pulse_counter/add_22_6
Route         2   e 1.158                                  \pulse_counter/n429
LUT4        ---     0.408             CI to CO             \pulse_counter/add_22_7
Route         2   e 1.158                                  \pulse_counter/n430
LUT4        ---     0.408             CI to CO             \pulse_counter/add_22_8
Route         2   e 1.158                                  \pulse_counter/n431
LUT4        ---     0.408             CI to CO             \pulse_counter/add_22_9
Route         2   e 1.158                                  \pulse_counter/n432
LUT4        ---     0.408             CI to CO             \pulse_counter/add_22_10
Route         2   e 1.158                                  \pulse_counter/n433
LUT4        ---     0.408             CI to CO             \pulse_counter/add_22_11
Route         2   e 1.158                                  \pulse_counter/n434
LUT4        ---     0.408             CI to CO             \pulse_counter/add_22_12
Route         2   e 1.158                                  \pulse_counter/n435
LUT4        ---     0.408             CI to CO             \pulse_counter/add_22_13
Route         2   e 1.158                                  \pulse_counter/n436
LUT4        ---     0.408             CI to CO             \pulse_counter/add_22_14
Route         2   e 1.158                                  \pulse_counter/n437
LUT4        ---     0.408             CI to CO             \pulse_counter/add_22_15
Route         2   e 1.158                                  \pulse_counter/n438
LUT4        ---     0.408             CI to CO             \pulse_counter/add_22_16
Route         1   e 1.020                                  \pulse_counter/n439
LUT4        ---     0.408             I3 to O              \pulse_counter/add_22_17_lut
Route         1   e 1.020                                  \pulse_counter/n134
                  --------
                   26.486  (26.0% logic, 74.0% route), 17 logic levels.


Passed:  The following path meets requirements by 974.809ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFESR  C              \pulse_counter/internal_count__i0  (from laser_pulse_c +)
   Destination:    SB_DFFESR  D              \pulse_counter/internal_count__i14  (to laser_pulse_c +)

   Delay:                  25.058ns  (25.9% logic, 74.1% route), 16 logic levels.

 Constraint Details:

     25.058ns data_path \pulse_counter/internal_count__i0 to \pulse_counter/internal_count__i14 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 974.809ns

 Path Details: \pulse_counter/internal_count__i0 to \pulse_counter/internal_count__i14

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \pulse_counter/internal_count__i0 (from laser_pulse_c)
Route         3   e 1.339                                  \pulse_counter/internal_count[0]
LUT4        ---     0.408             I0 to CO             \pulse_counter/add_22_2
Route         2   e 1.158                                  \pulse_counter/n425
LUT4        ---     0.408             CI to CO             \pulse_counter/add_22_3
Route         2   e 1.158                                  \pulse_counter/n426
LUT4        ---     0.408             CI to CO             \pulse_counter/add_22_4
Route         2   e 1.158                                  \pulse_counter/n427
LUT4        ---     0.408             CI to CO             \pulse_counter/add_22_5
Route         2   e 1.158                                  \pulse_counter/n428
LUT4        ---     0.408             CI to CO             \pulse_counter/add_22_6
Route         2   e 1.158                                  \pulse_counter/n429
LUT4        ---     0.408             CI to CO             \pulse_counter/add_22_7
Route         2   e 1.158                                  \pulse_counter/n430
LUT4        ---     0.408             CI to CO             \pulse_counter/add_22_8
Route         2   e 1.158                                  \pulse_counter/n431
LUT4        ---     0.408             CI to CO             \pulse_counter/add_22_9
Route         2   e 1.158                                  \pulse_counter/n432
LUT4        ---     0.408             CI to CO             \pulse_counter/add_22_10
Route         2   e 1.158                                  \pulse_counter/n433
LUT4        ---     0.408             CI to CO             \pulse_counter/add_22_11
Route         2   e 1.158                                  \pulse_counter/n434
LUT4        ---     0.408             CI to CO             \pulse_counter/add_22_12
Route         2   e 1.158                                  \pulse_counter/n435
LUT4        ---     0.408             CI to CO             \pulse_counter/add_22_13
Route         2   e 1.158                                  \pulse_counter/n436
LUT4        ---     0.408             CI to CO             \pulse_counter/add_22_14
Route         2   e 1.158                                  \pulse_counter/n437
LUT4        ---     0.408             CI to CO             \pulse_counter/add_22_15
Route         2   e 1.158                                  \pulse_counter/n438
LUT4        ---     0.408             I3 to O              \pulse_counter/add_22_16_lut
Route         1   e 1.020                                  \pulse_counter/n135
                  --------
                   25.058  (25.9% logic, 74.1% route), 16 logic levels.


Passed:  The following path meets requirements by 974.947ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFESR  C              \pulse_counter/internal_count__i1  (from laser_pulse_c +)
   Destination:    SB_DFFESR  D              \pulse_counter/internal_count__i15  (to laser_pulse_c +)

   Delay:                  24.920ns  (26.0% logic, 74.0% route), 16 logic levels.

 Constraint Details:

     24.920ns data_path \pulse_counter/internal_count__i1 to \pulse_counter/internal_count__i15 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 974.947ns

 Path Details: \pulse_counter/internal_count__i1 to \pulse_counter/internal_count__i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \pulse_counter/internal_count__i1 (from laser_pulse_c)
Route         3   e 1.339                                  \pulse_counter/internal_count[1]
LUT4        ---     0.408             I0 to CO             \pulse_counter/add_22_3
Route         2   e 1.158                                  \pulse_counter/n426
LUT4        ---     0.408             CI to CO             \pulse_counter/add_22_4
Route         2   e 1.158                                  \pulse_counter/n427
LUT4        ---     0.408             CI to CO             \pulse_counter/add_22_5
Route         2   e 1.158                                  \pulse_counter/n428
LUT4        ---     0.408             CI to CO             \pulse_counter/add_22_6
Route         2   e 1.158                                  \pulse_counter/n429
LUT4        ---     0.408             CI to CO             \pulse_counter/add_22_7
Route         2   e 1.158                                  \pulse_counter/n430
LUT4        ---     0.408             CI to CO             \pulse_counter/add_22_8
Route         2   e 1.158                                  \pulse_counter/n431
LUT4        ---     0.408             CI to CO             \pulse_counter/add_22_9
Route         2   e 1.158                                  \pulse_counter/n432
LUT4        ---     0.408             CI to CO             \pulse_counter/add_22_10
Route         2   e 1.158                                  \pulse_counter/n433
LUT4        ---     0.408             CI to CO             \pulse_counter/add_22_11
Route         2   e 1.158                                  \pulse_counter/n434
LUT4        ---     0.408             CI to CO             \pulse_counter/add_22_12
Route         2   e 1.158                                  \pulse_counter/n435
LUT4        ---     0.408             CI to CO             \pulse_counter/add_22_13
Route         2   e 1.158                                  \pulse_counter/n436
LUT4        ---     0.408             CI to CO             \pulse_counter/add_22_14
Route         2   e 1.158                                  \pulse_counter/n437
LUT4        ---     0.408             CI to CO             \pulse_counter/add_22_15
Route         2   e 1.158                                  \pulse_counter/n438
LUT4        ---     0.408             CI to CO             \pulse_counter/add_22_16
Route         1   e 1.020                                  \pulse_counter/n439
LUT4        ---     0.408             I3 to O              \pulse_counter/add_22_17_lut
Route         1   e 1.020                                  \pulse_counter/n134
                  --------
                   24.920  (26.0% logic, 74.0% route), 16 logic levels.

Report: 26.619 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets sr_clk_c]
            30 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 996.733ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFF     C              \divider_sr/shifted_data_i14  (from sr_clk_c +)
   Destination:    SB_DFF     D              \divider_sr/shifted_data_i15  (to sr_clk_c +)

   Delay:                   3.134ns  (24.7% logic, 75.3% route), 2 logic levels.

 Constraint Details:

      3.134ns data_path \divider_sr/shifted_data_i14 to \divider_sr/shifted_data_i15 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 996.733ns

 Path Details: \divider_sr/shifted_data_i14 to \divider_sr/shifted_data_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \divider_sr/shifted_data_i14 (from sr_clk_c)
Route         3   e 1.339                                  shifted_data[14]
LUT4        ---     0.408             I2 to O              i243_4_lut
Route         1   e 1.020                                  n253
                  --------
                    3.134  (24.7% logic, 75.3% route), 2 logic levels.


Passed:  The following path meets requirements by 996.733ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFF     C              \divider_sr/shifted_data_i14  (from sr_clk_c +)
   Destination:    SB_DFF     D              \divider_sr/shifted_data_i14  (to sr_clk_c +)

   Delay:                   3.134ns  (24.7% logic, 75.3% route), 2 logic levels.

 Constraint Details:

      3.134ns data_path \divider_sr/shifted_data_i14 to \divider_sr/shifted_data_i14 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 996.733ns

 Path Details: \divider_sr/shifted_data_i14 to \divider_sr/shifted_data_i14

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \divider_sr/shifted_data_i14 (from sr_clk_c)
Route         3   e 1.339                                  shifted_data[14]
LUT4        ---     0.408             I1 to O              i246_4_lut
Route         1   e 1.020                                  n256
                  --------
                    3.134  (24.7% logic, 75.3% route), 2 logic levels.


Passed:  The following path meets requirements by 996.733ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFF     C              \divider_sr/shifted_data_i13  (from sr_clk_c +)
   Destination:    SB_DFF     D              \divider_sr/shifted_data_i14  (to sr_clk_c +)

   Delay:                   3.134ns  (24.7% logic, 75.3% route), 2 logic levels.

 Constraint Details:

      3.134ns data_path \divider_sr/shifted_data_i13 to \divider_sr/shifted_data_i14 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 996.733ns

 Path Details: \divider_sr/shifted_data_i13 to \divider_sr/shifted_data_i14

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \divider_sr/shifted_data_i13 (from sr_clk_c)
Route         3   e 1.339                                  shifted_data[13]
LUT4        ---     0.408             I2 to O              i246_4_lut
Route         1   e 1.020                                  n256
                  --------
                    3.134  (24.7% logic, 75.3% route), 2 logic levels.

Report: 3.267 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets laser_pulse_c]           |  1000.000 ns|    26.619 ns|    17  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets sr_clk_c]                |  1000.000 ns|     3.267 ns|     2  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  237 paths, 110 nets, and 239 connections (63.2% coverage)


Peak memory: 37212160 bytes, TRCE: 569344 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
