$date
	Wed Mar  3 21:46:32 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module register_8_tb $end
$var reg 1 ! clk $end
$upscope $end
$scope module register_8_tb $end
$var reg 1 " clr $end
$upscope $end
$scope module register_8_tb $end
$var reg 1 # en $end
$upscope $end
$scope module register_8_tb $end
$var reg 1 $ load $end
$upscope $end
$scope module register_8_tb $end
$var reg 8 % data_in [7:0] $end
$upscope $end
$scope module register_8_tb $end
$var wire 8 & data_out [7:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
b11111111 %
1$
1#
0"
0!
$end
#5
b11111111 &
1!
#10
0!
0$
#15
1!
#20
0!
b0 %
#25
1!
#30
0!
0#
#35
bz &
1!
#40
0!
1#
#45
b11111111 &
1!
#50
0!
1"
#55
b0 &
1!
#60
0!
0"
#65
1!
#70
0!
#75
1!
#80
0!
#85
1!
#90
0!
#95
1!
#100
0!
#105
1!
#110
0!
#115
1!
#120
0!
#125
1!
#130
0!
#135
1!
#140
0!
#145
1!
#150
0!
#155
1!
#160
0!
#165
1!
#170
0!
#175
1!
#180
0!
#185
1!
#190
0!
#195
1!
#200
0!
#205
1!
#210
0!
#215
1!
#220
0!
#225
1!
#230
0!
#235
1!
#240
0!
#245
1!
#250
0!
