INF	INF	INF	INF	INF	alignment-faults
1.013	0.981	1.011	0.987	1.001	branches
0.993	1.025	0.975	0.987	1.001	branch-misses
0.981	1.046	0.966	1.002	1.002	branch-miss-pct
1.000	1.000	1.000	1.000	1.000	bus-cycles
0.865	1.048	0.804	1.135	1.197	cache-misses
0.859	1.049	0.798	1.141	1.203	cache-miss-pct
1.007	0.999	1.007	0.995	0.995	cache-references
1.008	0.972	1.004	0.975	0.973	context-switches
0.991	1.005	0.989	1.000	1.003	cycles
1.009	0.915	0.957	0.853	0.934	dTLB-load-misses
0.988	0.877	0.895	0.815	0.840	dTLB-load-miss-pct
1.016	1.039	1.067	1.045	1.107	dTLB-loads
1.000	1.000	1.000	1.000	1.000	dTLB-store-misses
1.000	1.000	1.000	1.000	1.000	dTLB-stores
0.582	0.567	0.270	0.454	0.351	faults
0.998	1.004	1.000	1.001	1.003	GHz
1.013	0.986	1.016	0.991	1.001	instructions
1.024	0.984	1.032	0.992	1.000	ipc
1.403	1.528	1.270	1.861	1.214	iTLB-load-misses
1.430	1.520	1.220	1.979	1.241	iTLB-load-miss-pct
0.980	1.004	1.040	0.939	0.978	iTLB-loads
0.953	0.959	1.026	0.962	0.981	L1-dcache-load-misses
0.952	0.980	1.017	0.985	0.997	L1-dcache-load-miss-pct
1.001	0.979	1.010	0.976	0.983	L1-dcache-loads
1.000	1.000	1.000	1.000	1.000	L1-dcache-stores
0.867	0.991	1.000	0.858	0.823	L1-icache-load-miss-pct
1.004	1.002	1.002	0.987	0.991	L1-icache-loads
0.866	0.992	0.999	0.842	0.813	L1-icache-loads-misses
1.000	1.000	1.000	1.000	1.000	LLC-load-misses
1.000	1.000	1.000	1.000	1.000	LLC-loads
1.000	1.000	1.000	1.000	1.000	LLC-prefetches
1.000	1.000	1.000	1.000	1.000	LLC-store-misses
1.000	1.000	1.000	1.000	1.000	LLC-stores
1.143	1.857	1.000	1.000	1.286	major-faults
1.000	4.500	1.000	3.500	2.000	migratons
0.569	0.537	0.253	0.441	0.329	minor-faults
1.021	1.002	1.020	1.012	1.013	stalled-cycles-backend
1.269	1.491	1.181	1.656	1.299	stalled-cycles-frontend
