#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Sat Dec  8 18:04:11 2018
# Process ID: 5612
# Current directory: C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1780 C:\Users\NMLEM1\Desktop\Segmentation+detectionCentre\ZYBO_HDMI_MGA\project_1\project_1.xpr
# Log file: C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/vivado.log
# Journal file: C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Programs/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 906.211 ; gain = 176.039
update_compile_order -fileset sources_1
reset_run impl_1
launch_runs impl_1 -jobs 8
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset(rst) and /dvi2rgb_0/aRst(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset(rst) and /dvi2rgb_0/pRst(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /count_pos/not_1bit_0/S(undef) and /count_pos/column_counter1/RESET(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /count_pos/not_1bit_0/S(undef) and /count_pos/ligne_counter1/RESET(rst)
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=TEST2_dvi2rgb_0_0_PixelClk 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=TEST2_dvi2rgb_0_0_PixelClk 
WARNING: [BD 41-927] Following properties on pin /ColorDetection_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=TEST2_dvi2rgb_0_0_PixelClk 
WARNING: [BD 41-927] Following properties on pin /FSM_mesure_mouvement_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=TEST2_dvi2rgb_0_0_PixelClk 
WARNING: [BD 41-927] Following properties on pin /count_pos/column_counter1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=TEST2_dvi2rgb_0_0_PixelClk 
WARNING: [BD 41-927] Following properties on pin /count_pos/ligne_counter1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=TEST2_dvi2rgb_0_0_PixelClk 
Wrote  : <C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/TEST2.bd> 
VHDL Output written to : C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/synth/TEST2.vhd
VHDL Output written to : C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/sim/TEST2.vhd
VHDL Output written to : C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/hdl/TEST2_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_pos/adapt_input_ouput_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_pos/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_pos/xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_pos/column_counter1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_pos/ligne_counter1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_pos/not_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ColorDetection_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FSM_mesure_mouvement_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/hw_handoff/TEST2.hwh
Generated Block Design Tcl file C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/hw_handoff/TEST2_bd.tcl
Generated Hardware Definition File C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/synth/TEST2.hwdef
[Sat Dec  8 18:05:32 2018] Launched TEST2_FSM_mesure_mouvement_0_0_synth_1, synth_1...
Run output will be captured here:
TEST2_FSM_mesure_mouvement_0_0_synth_1: C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/TEST2_FSM_mesure_mouvement_0_0_synth_1/runme.log
synth_1: C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/runme.log
[Sat Dec  8 18:05:32 2018] Launched impl_1...
Run output will be captured here: C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1094.172 ; gain = 127.684
open_bd_design {C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/TEST2.bd}
Adding cell -- xilinx.com:ip:xlconstant:1.1 - VDD
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- digilentinc.com:ip:dvi2rgb:1.8 - dvi2rgb_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:module_ref:ColorDetection:1.0 - ColorDetection_0
Adding cell -- xilinx.com:module_ref:FSM_mesure_mouvement:1.0 - FSM_mesure_mouvement_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset(rst) and /dvi2rgb_0/aRst(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset(rst) and /dvi2rgb_0/pRst(undef)
Adding cell -- xilinx.com:module_ref:adapt_input_ouput:1.0 - adapt_input_ouput_3
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:module_ref:counter_autoreload:1.0 - column_counter1
Adding cell -- xilinx.com:module_ref:counter_autoreload:1.0 - ligne_counter1
Adding cell -- xilinx.com:module_ref:not_1bit:1.0 - not_1bit_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /count_pos/not_1bit_0/S(undef) and /count_pos/column_counter1/RESET(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /count_pos/not_1bit_0/S(undef) and /count_pos/ligne_counter1/RESET(rst)
Successfully read diagram <TEST2> from BD file <C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/TEST2.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1175.406 ; gain = 81.234
update_module_reference TEST2_FSM_mesure_mouvement_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'RESET' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RESET'.
WARNING: [IP_Flow 19-3153] Bus Interface 'CLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/repo'.
Upgrading 'C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/TEST2.bd'
INFO: [IP_Flow 19-1972] Upgraded TEST2_FSM_mesure_mouvement_0_0 from FSM_mesure_mouvement_v1_0 1.0 to FSM_mesure_mouvement_v1_0 1.0
Wrote  : <C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/TEST2.bd> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1202.184 ; gain = 0.191
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=TEST2_dvi2rgb_0_0_PixelClk 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=TEST2_dvi2rgb_0_0_PixelClk 
WARNING: [BD 41-927] Following properties on pin /ColorDetection_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=TEST2_dvi2rgb_0_0_PixelClk 
WARNING: [BD 41-927] Following properties on pin /count_pos/column_counter1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=TEST2_dvi2rgb_0_0_PixelClk 
WARNING: [BD 41-927] Following properties on pin /count_pos/ligne_counter1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=TEST2_dvi2rgb_0_0_PixelClk 
Wrote  : <C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/TEST2.bd> 
VHDL Output written to : C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/synth/TEST2.vhd
VHDL Output written to : C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/sim/TEST2.vhd
VHDL Output written to : C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/hdl/TEST2_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_pos/adapt_input_ouput_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_pos/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_pos/xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_pos/column_counter1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_pos/ligne_counter1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_pos/not_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ColorDetection_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FSM_mesure_mouvement_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/hw_handoff/TEST2.hwh
Generated Block Design Tcl file C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/hw_handoff/TEST2_bd.tcl
Generated Hardware Definition File C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/synth/TEST2.hwdef
[Sat Dec  8 18:08:42 2018] Launched TEST2_FSM_mesure_mouvement_0_0_synth_1...
Run output will be captured here: C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/TEST2_FSM_mesure_mouvement_0_0_synth_1/runme.log
[Sat Dec  8 18:08:42 2018] Launched synth_1...
Run output will be captured here: C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1249.137 ; gain = 43.332
update_module_reference TEST2_FSM_mesure_mouvement_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'RESET' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RESET'.
WARNING: [IP_Flow 19-3153] Bus Interface 'CLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/repo'.
Upgrading 'C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/TEST2.bd'
INFO: [IP_Flow 19-1972] Upgraded TEST2_FSM_mesure_mouvement_0_0 from FSM_mesure_mouvement_v1_0 1.0 to FSM_mesure_mouvement_v1_0 1.0
Wrote  : <C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/TEST2.bd> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1257.594 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=TEST2_dvi2rgb_0_0_PixelClk 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=TEST2_dvi2rgb_0_0_PixelClk 
WARNING: [BD 41-927] Following properties on pin /ColorDetection_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=TEST2_dvi2rgb_0_0_PixelClk 
WARNING: [BD 41-927] Following properties on pin /count_pos/column_counter1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=TEST2_dvi2rgb_0_0_PixelClk 
WARNING: [BD 41-927] Following properties on pin /count_pos/ligne_counter1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=TEST2_dvi2rgb_0_0_PixelClk 
Wrote  : <C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/TEST2.bd> 
VHDL Output written to : C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/synth/TEST2.vhd
VHDL Output written to : C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/sim/TEST2.vhd
VHDL Output written to : C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/hdl/TEST2_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_pos/adapt_input_ouput_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_pos/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_pos/xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_pos/column_counter1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_pos/ligne_counter1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_pos/not_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ColorDetection_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FSM_mesure_mouvement_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/hw_handoff/TEST2.hwh
Generated Block Design Tcl file C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/hw_handoff/TEST2_bd.tcl
Generated Hardware Definition File C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/synth/TEST2.hwdef
[Sat Dec  8 18:11:00 2018] Launched TEST2_FSM_mesure_mouvement_0_0_synth_1...
Run output will be captured here: C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/TEST2_FSM_mesure_mouvement_0_0_synth_1/runme.log
[Sat Dec  8 18:11:00 2018] Launched synth_1...
Run output will be captured here: C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1309.215 ; gain = 51.621
update_module_reference TEST2_FSM_mesure_mouvement_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'RESET' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RESET'.
WARNING: [IP_Flow 19-3153] Bus Interface 'CLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/repo'.
Upgrading 'C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/TEST2.bd'
INFO: [IP_Flow 19-1972] Upgraded TEST2_FSM_mesure_mouvement_0_0 from FSM_mesure_mouvement_v1_0 1.0 to FSM_mesure_mouvement_v1_0 1.0
Wrote  : <C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/TEST2.bd> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1328.574 ; gain = 3.613
launch_runs impl_1 -jobs 8
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=TEST2_dvi2rgb_0_0_PixelClk 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=TEST2_dvi2rgb_0_0_PixelClk 
WARNING: [BD 41-927] Following properties on pin /ColorDetection_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=TEST2_dvi2rgb_0_0_PixelClk 
WARNING: [BD 41-927] Following properties on pin /count_pos/column_counter1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=TEST2_dvi2rgb_0_0_PixelClk 
WARNING: [BD 41-927] Following properties on pin /count_pos/ligne_counter1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=TEST2_dvi2rgb_0_0_PixelClk 
Wrote  : <C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/TEST2.bd> 
VHDL Output written to : C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/synth/TEST2.vhd
VHDL Output written to : C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/sim/TEST2.vhd
VHDL Output written to : C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/hdl/TEST2_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_pos/adapt_input_ouput_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_pos/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_pos/xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_pos/column_counter1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_pos/ligne_counter1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_pos/not_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ColorDetection_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FSM_mesure_mouvement_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/hw_handoff/TEST2.hwh
Generated Block Design Tcl file C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/hw_handoff/TEST2_bd.tcl
Generated Hardware Definition File C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/synth/TEST2.hwdef
[Sat Dec  8 18:16:36 2018] Launched TEST2_FSM_mesure_mouvement_0_0_synth_1, synth_1...
Run output will be captured here:
TEST2_FSM_mesure_mouvement_0_0_synth_1: C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/TEST2_FSM_mesure_mouvement_0_0_synth_1/runme.log
synth_1: C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/runme.log
[Sat Dec  8 18:16:36 2018] Launched impl_1...
Run output will be captured here: C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1382.430 ; gain = 44.781
update_module_reference TEST2_FSM_mesure_mouvement_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'RESET' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RESET'.
WARNING: [IP_Flow 19-3153] Bus Interface 'CLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/repo'.
Upgrading 'C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/TEST2.bd'
INFO: [IP_Flow 19-1972] Upgraded TEST2_FSM_mesure_mouvement_0_0 from FSM_mesure_mouvement_v1_0 1.0 to FSM_mesure_mouvement_v1_0 1.0
Wrote  : <C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/TEST2.bd> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1389.695 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=TEST2_dvi2rgb_0_0_PixelClk 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=TEST2_dvi2rgb_0_0_PixelClk 
WARNING: [BD 41-927] Following properties on pin /ColorDetection_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=TEST2_dvi2rgb_0_0_PixelClk 
WARNING: [BD 41-927] Following properties on pin /count_pos/column_counter1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=TEST2_dvi2rgb_0_0_PixelClk 
WARNING: [BD 41-927] Following properties on pin /count_pos/ligne_counter1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=TEST2_dvi2rgb_0_0_PixelClk 
Wrote  : <C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/TEST2.bd> 
VHDL Output written to : C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/synth/TEST2.vhd
VHDL Output written to : C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/sim/TEST2.vhd
VHDL Output written to : C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/hdl/TEST2_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_pos/adapt_input_ouput_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_pos/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_pos/xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_pos/column_counter1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_pos/ligne_counter1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_pos/not_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ColorDetection_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FSM_mesure_mouvement_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/hw_handoff/TEST2.hwh
Generated Block Design Tcl file C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/hw_handoff/TEST2_bd.tcl
Generated Hardware Definition File C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/synth/TEST2.hwdef
[Sat Dec  8 18:18:35 2018] Launched TEST2_FSM_mesure_mouvement_0_0_synth_1...
Run output will be captured here: C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/TEST2_FSM_mesure_mouvement_0_0_synth_1/runme.log
[Sat Dec  8 18:18:35 2018] Launched synth_1...
Run output will be captured here: C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1441.871 ; gain = 44.352
reset_run TEST2_FSM_mesure_mouvement_0_0_synth_1
update_module_reference TEST2_FSM_mesure_mouvement_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'RESET' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RESET'.
WARNING: [IP_Flow 19-3153] Bus Interface 'CLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/repo'.
Upgrading 'C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/TEST2.bd'
INFO: [IP_Flow 19-1972] Upgraded TEST2_FSM_mesure_mouvement_0_0 from FSM_mesure_mouvement_v1_0 1.0 to FSM_mesure_mouvement_v1_0 1.0
WARNING: [IP_Flow 19-4706] Upgraded port 'xMoy' width 12 differs from original width 11
WARNING: [IP_Flow 19-4706] Upgraded port 'yMoy' width 12 differs from original width 11
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'TEST2_FSM_mesure_mouvement_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'TEST2_FSM_mesure_mouvement_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/TEST2.bd> 
update_module_reference TEST2_FSM_mesure_mouvement_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'RESET' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RESET'.
WARNING: [IP_Flow 19-3153] Bus Interface 'CLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/repo'.
Upgrading 'C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/TEST2.bd'
INFO: [IP_Flow 19-1972] Upgraded TEST2_FSM_mesure_mouvement_0_0 from FSM_mesure_mouvement_v1_0 1.0 to FSM_mesure_mouvement_v1_0 1.0
WARNING: [IP_Flow 19-4706] Upgraded port 'xMoy' width 11 differs from original width 12
WARNING: [IP_Flow 19-4706] Upgraded port 'yMoy' width 11 differs from original width 12
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'TEST2_FSM_mesure_mouvement_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'TEST2_FSM_mesure_mouvement_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/TEST2.bd> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1464.977 ; gain = 5.344
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=TEST2_dvi2rgb_0_0_PixelClk 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=TEST2_dvi2rgb_0_0_PixelClk 
WARNING: [BD 41-927] Following properties on pin /ColorDetection_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=TEST2_dvi2rgb_0_0_PixelClk 
WARNING: [BD 41-927] Following properties on pin /count_pos/column_counter1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=TEST2_dvi2rgb_0_0_PixelClk 
WARNING: [BD 41-927] Following properties on pin /count_pos/ligne_counter1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=TEST2_dvi2rgb_0_0_PixelClk 
Wrote  : <C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/TEST2.bd> 
VHDL Output written to : C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/synth/TEST2.vhd
VHDL Output written to : C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/sim/TEST2.vhd
VHDL Output written to : C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/hdl/TEST2_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_pos/adapt_input_ouput_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_pos/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_pos/xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_pos/column_counter1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_pos/ligne_counter1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_pos/not_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ColorDetection_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FSM_mesure_mouvement_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/hw_handoff/TEST2.hwh
Generated Block Design Tcl file C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/hw_handoff/TEST2_bd.tcl
Generated Hardware Definition File C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/TEST2/synth/TEST2.hwdef
[Sat Dec  8 18:24:31 2018] Launched TEST2_FSM_mesure_mouvement_0_0_synth_1...
Run output will be captured here: C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/TEST2_FSM_mesure_mouvement_0_0_synth_1/runme.log
[Sat Dec  8 18:24:31 2018] Launched synth_1...
Run output will be captured here: C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1518.152 ; gain = 39.621
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec  8 18:25:10 2018...
