ADC0_clock_init,FUNC_0
CLK_init_osc,FUNC_1
CLK_reset_time,FUNC_2
CLK_set_gclk_freq,FUNC_3
DBGC,FUNC_4
DC_CLK_ENABLE_TIMEBASE_BEGIN,VAR_0
DC_CLK_ENABLE_TIMEBASE_COMPLETE,VAR_1
DC_CLK_ENABLE_TIMEBASE_EVSYS_BEGIN,VAR_2
DC_CLK_ENABLE_TIMEBASE_EVSYS_COMPLETE,VAR_3
DC_CLK_ENABLE_TIMEBASE_TC0_BEGIN,VAR_4
DC_CLK_ENABLE_TIMEBASE_TC0_COMPLETE,VAR_5
DC_CLK_ENABLE_TIMEBASE_TC0_SYNC_DISABLE,VAR_6
DC_CLK_ENABLE_TIMEBASE_TC0_SYNC_SWRST_1,VAR_7
DC_CLK_ENABLE_TIMEBASE_TC0_SYNC_SWRST_2,VAR_8
DC_CLK_ENABLE_TIMEBASE_TC4_BEGIN,VAR_9
DC_CLK_ENABLE_TIMEBASE_TC4_COMPLETE,VAR_10
DC_CLK_ENABLE_TIMEBASE_TC4_SYNC_CC0,VAR_11
DC_CLK_ENABLE_TIMEBASE_TC4_SYNC_CLTRB,VAR_12
DC_CLK_ENABLE_TIMEBASE_TC4_SYNC_DISABLE,VAR_13
DC_CLK_ENABLE_TIMEBASE_TC4_SYNC_SWRST_1,VAR_14
DC_CLK_ENABLE_TIMEBASE_TC4_SYNC_SWRST_2,VAR_15
EVSYS,VAR_16
EVSYS_CHANNEL_EDGSEL_RISING_EDGE_Val,VAR_17
EVSYS_CHANNEL_PATH_SYNCHRONOUS_Val,VAR_18
EVSYS_GCLK_ID_0,VAR_19
EVSYS_ID_GEN_TC4_MCX_0,VAR_20
EVSYS_ID_USER_PORT_EV_0,VAR_21
FREQ_TC45_DEFAULT,VAR_22
GCLK,VAR_23
GEN_TC45,VAR_24
MCLK,VAR_25
NVIC_EnableIRQ,FUNC_5
TC0,VAR_26
TC0_GCLK_ID,VAR_27
TC1_GCLK_ID,VAR_28
TC4,VAR_29
TC4_GCLK_ID,VAR_30
TC4_IRQn,VAR_31
CLK_enable_timebase,FUNC_6
pgclk,VAR_32
pmclk,VAR_33
ptc4,VAR_34
ptc0,VAR_35
pevsys,VAR_36
