<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 597</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:18px;font-family:Times;color:#000000;}
	.ft04{font-size:14px;font-family:Times;color:#0860a8;}
	.ft05{font-size:12px;font-family:Times;color:#0860a8;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page597-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce597.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:761px;white-space:nowrap" class="ft00">Vol. 3B&#160;17-23</p>
<p style="position:absolute;top:47px;left:425px;white-space:nowrap" class="ft01">DEBUG, BRANCH&#160;PROFILE, TSC, AND RESOURCE MONITORING FEATURES</p>
<p style="position:absolute;top:100px;left:69px;white-space:nowrap" class="ft02">5.&#160;Write&#160;an interrupt&#160;service routine&#160;to handle&#160;the&#160;interrupt.&#160;Se<a href="o_fe12b1e2a880e0ce-598.html">e Section 17.4.9.5,&#160;“Writing the DS Interrupt&#160;</a></p>
<p style="position:absolute;top:117px;left:95px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-598.html">Service Routine.”</a></p>
<p style="position:absolute;top:141px;left:69px;white-space:nowrap" class="ft02">The following&#160;restrictions&#160;should be applied&#160;to the&#160;DS save&#160;area.</p>
<p style="position:absolute;top:163px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:163px;left:95px;white-space:nowrap" class="ft06">The&#160;three&#160;DS save&#160;area&#160;sections should&#160;be allocated&#160;from a&#160;non-paged pool, and&#160;marked&#160;accessed and dirty.&#160;It&#160;<br/>is the&#160;responsibility of&#160;the&#160;operating system&#160;to&#160;keep&#160;the pages&#160;that contain the&#160;buffer present&#160;and to&#160;mark&#160;<br/>them&#160;accessed&#160;and dirty.&#160;The implication&#160;is that&#160;the&#160;operating&#160;system cannot do&#160;“lazy” page-table entry&#160;<br/>propagation for these pages.</p>
<p style="position:absolute;top:235px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:235px;left:95px;white-space:nowrap" class="ft06">The DS save area can be larger&#160;than&#160;a page, but&#160;the&#160;pages must be mapped&#160;to contiguous&#160;linear addresses.&#160;<br/>The&#160;buffer may share&#160;a page,&#160;so it&#160;need&#160;not be&#160;aligned on&#160;a&#160;4-KByte boundary.&#160;For&#160;performance&#160;reasons,&#160;the&#160;<br/>base&#160;of the buffer must be&#160;aligned&#160;on&#160;a doubleword boundary and should be&#160;aligned on a cache line&#160;boundary.&#160;</p>
<p style="position:absolute;top:290px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:291px;left:95px;white-space:nowrap" class="ft06">It&#160;is recommended that&#160;the buffer&#160;size&#160;for the&#160;BTS&#160;buffer&#160;and the&#160;PEBS&#160;buffer&#160;be&#160;an integer&#160;multiple of the&#160;<br/>corresponding record sizes.</p>
<p style="position:absolute;top:329px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:330px;left:95px;white-space:nowrap" class="ft06">The&#160;precise event records buffer should&#160;be large&#160;enough&#160;to hold the number of precise event&#160;records that can&#160;<br/>occur while&#160;waiting for the&#160;interrupt&#160;to be&#160;serviced.</p>
<p style="position:absolute;top:368px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:369px;left:95px;white-space:nowrap" class="ft06">The&#160;DS save&#160;area&#160;should&#160;be in kernel space.&#160;It must&#160;not be&#160;on&#160;the same page as code, to&#160;avoid triggering self-<br/>modifying code&#160;actions.</p>
<p style="position:absolute;top:407px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:408px;left:95px;white-space:nowrap" class="ft06">There&#160;are no&#160;memory type restrictions on&#160;the&#160;buffers,&#160;although it&#160;is recommended that&#160;the buffers&#160;be&#160;<br/>designated&#160;as WB&#160;memory type for performance&#160;considerations.</p>
<p style="position:absolute;top:446px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:447px;left:95px;white-space:nowrap" class="ft06">Either the&#160;system must be&#160;prevented from entering A20M&#160;mode&#160;while&#160;DS save area&#160;is&#160;active, or&#160;bit 20&#160;of&#160;all&#160;<br/>addresses within buffer&#160;bounds must be 0.</p>
<p style="position:absolute;top:485px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:486px;left:95px;white-space:nowrap" class="ft06">Pages&#160;that contain buffers&#160;must&#160;be&#160;mapped to&#160;the same&#160;physical&#160;addresses for all&#160;processes,&#160;such that any&#160;<br/>change to&#160;control register CR3&#160;will not&#160;change the&#160;DS addresses.&#160;</p>
<p style="position:absolute;top:524px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:525px;left:95px;white-space:nowrap" class="ft06">The DS&#160;save&#160;area is&#160;expected&#160;to&#160;used&#160;only&#160;on&#160;systems&#160;with&#160;an enabled&#160;APIC. The LVT&#160;Performance&#160;Counter&#160;<br/>entry in&#160;the APCI must be initialized to&#160;use&#160;an interrupt gate instead of the trap gate.</p>
<p style="position:absolute;top:586px;left:69px;white-space:nowrap" class="ft04">17.4.9.3 &#160;&#160;Setting&#160;Up the BTS&#160;Buffer</p>
<p style="position:absolute;top:614px;left:69px;white-space:nowrap" class="ft06">Three flags&#160;in&#160;the&#160;MSR_DEBUGCTLA&#160;MS<a href="o_fe12b1e2a880e0ce-597.html">R (see Table&#160;17-5),</a>&#160;IA32_DEBUGCTL&#160;(see<a href="o_fe12b1e2a880e0ce-586.html">&#160;Figure&#160;17-3),</a>&#160;or&#160;<br/>MSR_DEBUGC<a href="o_fe12b1e2a880e0ce-611.html">TLB (see Figure&#160;17-16) control the&#160;</a>generation&#160;of branch&#160;records&#160;and storing of them&#160;in&#160;the BTS&#160;<br/>buffer;&#160;these are&#160;TR, BTS,&#160;and&#160;BTINT.&#160;The TR&#160;flag&#160;enables the&#160;generation of BTMs. The BTS&#160;flag determines&#160;<br/>whether the&#160;BTMs are&#160;sent out&#160;on&#160;the system&#160;bus (clear) or stored&#160;in&#160;the BTS buffer (set).&#160;BTMs cannot be simul-<br/>taneously sent to&#160;the&#160;system&#160;bus&#160;and&#160;logged in&#160;the BTS&#160;buffer.&#160;The BTINT&#160;flag enables&#160;the generation of&#160;an&#160;inter-<br/>rupt&#160;when&#160;the BTS buffer is&#160;full.&#160;When this flag&#160;is clear,&#160;the&#160;BTS&#160;buffer&#160;is a&#160;circular buffer.</p>
<p style="position:absolute;top:865px;left:69px;white-space:nowrap" class="ft07">The&#160;following procedure&#160;describes&#160;how to&#160;set&#160;up&#160;a&#160;DS Save area&#160;to&#160;collect branch records in&#160;the&#160;BTS&#160;buffer:<br/>1.&#160;Place values&#160;in the&#160;BTS&#160;buffer&#160;base,&#160;BTS&#160;index,&#160;BTS&#160;absolute maximum, and&#160;BTS interrupt threshold&#160;fields&#160;of&#160;</p>
<p style="position:absolute;top:905px;left:95px;white-space:nowrap" class="ft02">the&#160;DS buffer management&#160;area&#160;to set&#160;up&#160;the BTS&#160;buffer in memory.</p>
<p style="position:absolute;top:929px;left:69px;white-space:nowrap" class="ft02">2.&#160;Set the&#160;TR&#160;and BTS&#160;flags&#160;in the&#160;IA32_DEBUGCTL&#160;for Intel Core Solo and&#160;Intel Core&#160;Duo processors or&#160;later&#160;</p>
<p style="position:absolute;top:946px;left:95px;white-space:nowrap" class="ft06">processors (or MSR_DEBUGCTLA MSR&#160;for&#160;processors&#160;based&#160;on Intel&#160;NetBurst Microarchitecture; or&#160;<br/>MSR_DEBUGCTLB for Pentium M processors).</p>
<p style="position:absolute;top:986px;left:69px;white-space:nowrap" class="ft02">3.&#160;Clear the&#160;BTINT&#160;flag&#160;in the&#160;corresponding IA32_DEBUGCTL&#160;(or MSR_DEBUGCTLA&#160;MSR;&#160;or MSR_DEBUGCTLB)&#160;</p>
<p style="position:absolute;top:1003px;left:95px;white-space:nowrap" class="ft02">if a&#160;circular BTS&#160;buffer is&#160;desired.</p>
<p style="position:absolute;top:714px;left:298px;white-space:nowrap" class="ft05">Table 17-5.&#160;&#160;&#160;IA32_DEBUGCTL Flag&#160;Encodings&#160;</p>
<p style="position:absolute;top:735px;left:76px;white-space:nowrap" class="ft02">TR</p>
<p style="position:absolute;top:735px;left:163px;white-space:nowrap" class="ft02">BTS</p>
<p style="position:absolute;top:735px;left:249px;white-space:nowrap" class="ft02">BTINT</p>
<p style="position:absolute;top:735px;left:342px;white-space:nowrap" class="ft02">Description</p>
<p style="position:absolute;top:758px;left:76px;white-space:nowrap" class="ft02">0</p>
<p style="position:absolute;top:758px;left:163px;white-space:nowrap" class="ft02">X</p>
<p style="position:absolute;top:758px;left:249px;white-space:nowrap" class="ft02">X</p>
<p style="position:absolute;top:758px;left:342px;white-space:nowrap" class="ft02">Branch trace messages (BTMs)&#160;off</p>
<p style="position:absolute;top:780px;left:76px;white-space:nowrap" class="ft02">1</p>
<p style="position:absolute;top:780px;left:163px;white-space:nowrap" class="ft02">0</p>
<p style="position:absolute;top:780px;left:249px;white-space:nowrap" class="ft02">X</p>
<p style="position:absolute;top:780px;left:342px;white-space:nowrap" class="ft02">Generate&#160;BTMs</p>
<p style="position:absolute;top:803px;left:76px;white-space:nowrap" class="ft02">1</p>
<p style="position:absolute;top:803px;left:163px;white-space:nowrap" class="ft02">1</p>
<p style="position:absolute;top:803px;left:249px;white-space:nowrap" class="ft02">0</p>
<p style="position:absolute;top:803px;left:342px;white-space:nowrap" class="ft02">Store&#160;BTMs in the BTS buffer,&#160;used&#160;here&#160;as a circular&#160;buffer</p>
<p style="position:absolute;top:825px;left:76px;white-space:nowrap" class="ft02">1</p>
<p style="position:absolute;top:825px;left:163px;white-space:nowrap" class="ft02">1</p>
<p style="position:absolute;top:825px;left:249px;white-space:nowrap" class="ft02">1</p>
<p style="position:absolute;top:825px;left:342px;white-space:nowrap" class="ft02">Store&#160;BTMs in&#160;the BTS&#160;buffer, and generate&#160;an interrupt when the buffer is nearly full</p>
</div>
</body>
</html>
