#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri Apr 12 18:19:56 2019
# Process ID: 27585
# Current directory: /home/dual/cs5170403/COL216/COL216_Assn_8/COL216_Assn_8.runs/synth_1
# Command line: vivado -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: /home/dual/cs5170403/COL216/COL216_Assn_8/COL216_Assn_8.runs/synth_1/main.vds
# Journal file: /home/dual/cs5170403/COL216/COL216_Assn_8/COL216_Assn_8.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27648 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1080.793 ; gain = 158.086 ; free physical = 1996 ; free virtual = 12763
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [/home/dual/cs5170403/COL216/COL216_Assn_8/COL216_Assn_8.srcs/sources_1/imports/COL216_Assn_7/data_path_new.vhd:19]
INFO: [Synth 8-3491] module 'unified_memory' declared at '/home/dual/cs5170403/COL216/COL216_Assn_8/COL216_Assn_8.runs/synth_1/.Xil/Vivado-27585-sabarmati/realtime/unified_memory_stub.v:6' bound to instance 'data_memory' of component 'unified_memory' [/home/dual/cs5170403/COL216/COL216_Assn_8/COL216_Assn_8.srcs/sources_1/imports/COL216_Assn_7/data_path_new.vhd:111]
INFO: [Synth 8-638] synthesizing module 'unified_memory' [/home/dual/cs5170403/COL216/COL216_Assn_8/COL216_Assn_8.runs/synth_1/.Xil/Vivado-27585-sabarmati/realtime/unified_memory_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'unified_memory' (1#1) [/home/dual/cs5170403/COL216/COL216_Assn_8/COL216_Assn_8.runs/synth_1/.Xil/Vivado-27585-sabarmati/realtime/unified_memory_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'alu' [/home/dual/cs5170403/COL216/COL216_Assn_8/COL216_Assn_8.srcs/sources_1/imports/COL216_Assn_7/ALU_new.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'alu' (2#1) [/home/dual/cs5170403/COL216/COL216_Assn_8/COL216_Assn_8.srcs/sources_1/imports/COL216_Assn_7/ALU_new.vhd:21]
INFO: [Synth 8-638] synthesizing module 'shifter' [/home/dual/cs5170403/COL216/COL216_Assn_8/COL216_Assn_8.srcs/sources_1/imports/COL216_Assn_8/shifter.vhf:17]
INFO: [Synth 8-256] done synthesizing module 'shifter' (3#1) [/home/dual/cs5170403/COL216/COL216_Assn_8/COL216_Assn_8.srcs/sources_1/imports/COL216_Assn_8/shifter.vhf:17]
INFO: [Synth 8-638] synthesizing module 'instr_decoder' [/home/dual/cs5170403/COL216/COL216_Assn_8/COL216_Assn_8.srcs/sources_1/imports/Imported files from Assn7/instr_decoder.vhf:35]
WARNING: [Synth 8-3848] Net sh_reg in module/entity instr_decoder does not have driver. [/home/dual/cs5170403/COL216/COL216_Assn_8/COL216_Assn_8.srcs/sources_1/imports/Imported files from Assn7/instr_decoder.vhf:31]
INFO: [Synth 8-256] done synthesizing module 'instr_decoder' (4#1) [/home/dual/cs5170403/COL216/COL216_Assn_8/COL216_Assn_8.srcs/sources_1/imports/Imported files from Assn7/instr_decoder.vhf:35]
INFO: [Synth 8-638] synthesizing module 'control_fsm' [/home/dual/cs5170403/COL216/COL216_Assn_8/COL216_Assn_8.srcs/sources_1/imports/Imported files from Assn7/control_state_fsm.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'control_fsm' (5#1) [/home/dual/cs5170403/COL216/COL216_Assn_8/COL216_Assn_8.srcs/sources_1/imports/Imported files from Assn7/control_state_fsm.vhd:25]
INFO: [Synth 8-638] synthesizing module 'debouncer' [/home/dual/cs5170403/COL216/COL216_Assn_8/COL216_Assn_8.srcs/sources_1/imports/Imported files from Assn7/debouncer.vhf:14]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [/home/dual/cs5170403/COL216/COL216_Assn_8/COL216_Assn_8.srcs/sources_1/imports/Imported files from Assn7/clock_divider.vhf:13]
WARNING: [Synth 8-614] signal 'temp' is read in the process but is not in the sensitivity list [/home/dual/cs5170403/COL216/COL216_Assn_8/COL216_Assn_8.srcs/sources_1/imports/Imported files from Assn7/clock_divider.vhf:20]
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (6#1) [/home/dual/cs5170403/COL216/COL216_Assn_8/COL216_Assn_8.srcs/sources_1/imports/Imported files from Assn7/clock_divider.vhf:13]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (7#1) [/home/dual/cs5170403/COL216/COL216_Assn_8/COL216_Assn_8.srcs/sources_1/imports/Imported files from Assn7/debouncer.vhf:14]
INFO: [Synth 8-638] synthesizing module 'exec_state_fsm' [/home/dual/cs5170403/COL216/COL216_Assn_8/COL216_Assn_8.srcs/sources_1/imports/Imported files from Assn7/exec_state_fsm.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'exec_state_fsm' (8#1) [/home/dual/cs5170403/COL216/COL216_Assn_8/COL216_Assn_8.srcs/sources_1/imports/Imported files from Assn7/exec_state_fsm.vhd:23]
INFO: [Synth 8-638] synthesizing module 'reg_file' [/home/dual/cs5170403/COL216/COL216_Assn_8/COL216_Assn_8.srcs/sources_1/imports/COL216_Assn_7/register_file.vhd:29]
WARNING: [Synth 8-614] signal 'start' is read in the process but is not in the sensitivity list [/home/dual/cs5170403/COL216/COL216_Assn_8/COL216_Assn_8.srcs/sources_1/imports/COL216_Assn_7/register_file.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (9#1) [/home/dual/cs5170403/COL216/COL216_Assn_8/COL216_Assn_8.srcs/sources_1/imports/COL216_Assn_7/register_file.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'main' (10#1) [/home/dual/cs5170403/COL216/COL216_Assn_8/COL216_Assn_8.srcs/sources_1/imports/COL216_Assn_7/data_path_new.vhd:19]
WARNING: [Synth 8-3331] design instr_decoder has unconnected port sh_reg[3]
WARNING: [Synth 8-3331] design instr_decoder has unconnected port sh_reg[2]
WARNING: [Synth 8-3331] design instr_decoder has unconnected port sh_reg[1]
WARNING: [Synth 8-3331] design instr_decoder has unconnected port sh_reg[0]
WARNING: [Synth 8-3331] design alu has unconnected port flags_in[2]
WARNING: [Synth 8-3331] design alu has unconnected port flags_in[1]
WARNING: [Synth 8-3331] design alu has unconnected port flags_in[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1122.262 ; gain = 199.555 ; free physical = 1954 ; free virtual = 12722
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1122.262 ; gain = 199.555 ; free physical = 1953 ; free virtual = 12721
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unified_memory' instantiated as 'data_memory' [/home/dual/cs5170403/COL216/COL216_Assn_8/COL216_Assn_8.srcs/sources_1/imports/COL216_Assn_7/data_path_new.vhd:111]
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dual/cs5170403/COL216/COL216_Assn_8/COL216_Assn_8.runs/synth_1/.Xil/Vivado-27585-sabarmati/dcp/unified_memory_in_context.xdc] for cell 'data_memory'
Finished Parsing XDC File [/home/dual/cs5170403/COL216/COL216_Assn_8/COL216_Assn_8.runs/synth_1/.Xil/Vivado-27585-sabarmati/dcp/unified_memory_in_context.xdc] for cell 'data_memory'
Parsing XDC File [/home/dual/cs5170403/COL216/COL216_Assn_8/COL216_Assn_8.srcs/constrs_1/imports/COL216_Assn_7/assn_7.xdc]
Finished Parsing XDC File [/home/dual/cs5170403/COL216/COL216_Assn_8/COL216_Assn_8.srcs/constrs_1/imports/COL216_Assn_7/assn_7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dual/cs5170403/COL216/COL216_Assn_8/COL216_Assn_8.srcs/constrs_1/imports/COL216_Assn_7/assn_7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1491.008 ; gain = 0.000 ; free physical = 1784 ; free virtual = 12552
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'data_memory' at clock pin 'clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1491.008 ; gain = 568.301 ; free physical = 1782 ; free virtual = 12550
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1491.008 ; gain = 568.301 ; free physical = 1782 ; free virtual = 12550
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1491.008 ; gain = 568.301 ; free physical = 1782 ; free virtual = 12550
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'control_state_reg' in module 'control_fsm'
INFO: [Synth 8-5544] ROM "control_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "control_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "control_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "p" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'exec_state_reg' in module 'exec_state_fsm'
INFO: [Synth 8-5544] ROM "exec_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'Creg_reg' and it is trimmed from '32' to '5' bits. [/home/dual/cs5170403/COL216/COL216_Assn_8/COL216_Assn_8.srcs/sources_1/imports/COL216_Assn_7/data_path_new.vhd:336]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   fetch |                    0000000000001 |                             0001
                  decode |                    0000000000010 |                             0010
                    addr |                    0000000000100 |                             0110
                  mem_wr |                    0000000001000 |                             1010
                  mem_rd |                    0000000010000 |                             1011
                  mem2rf |                    0000000100000 |                             1100
                     brn |                    0000001000000 |                             0111
                reg_read |                    0000010000000 |                             0100
                   shift |                    0000100000000 |                             0101
                   arith |                    0001000000000 |                             0011
                  res2rf |                    0010000000000 |                             1001
                    halt |                    0100000000000 |                             1000
                  iSTATE |                    1000000000000 |                             0000
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'control_state_reg' using encoding 'one-hot' in module 'control_fsm'
WARNING: [Synth 8-327] inferring latch for variable 'temp_reg' [/home/dual/cs5170403/COL216/COL216_Assn_8/COL216_Assn_8.srcs/sources_1/imports/Imported files from Assn7/clock_divider.vhf:18]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 initial |                              000 |                              000
                    cont |                              001 |                              011
                 onestep |                              010 |                              010
                oneinstr |                              011 |                              001
                    done |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'exec_state_reg' using encoding 'sequential' in module 'exec_state_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1491.008 ; gain = 568.301 ; free physical = 1768 ; free virtual = 12536
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 2     
	   4 Input     32 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 11    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 27    
	   2 Input     16 Bit        Muxes := 22    
	  16 Input     13 Bit        Muxes := 1     
	  22 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     16 Bit        Muxes := 22    
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 2     
	   4 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
Module shifter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
Module instr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	  22 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
Module control_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input     13 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module exec_state_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module reg_file 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "debounce1/clock_div/p" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "debounce1/clock_div/temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "debounce2/clock_div/p" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "debounce2/clock_div/temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "debounce3/clock_div/p" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "debounce3/clock_div/temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "debounce4/clock_div/p" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "debounce4/clock_div/temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design instr_decoder has unconnected port sh_reg[3]
WARNING: [Synth 8-3331] design instr_decoder has unconnected port sh_reg[2]
WARNING: [Synth 8-3331] design instr_decoder has unconnected port sh_reg[1]
WARNING: [Synth 8-3331] design instr_decoder has unconnected port sh_reg[0]
WARNING: [Synth 8-3331] design alu has unconnected port flags_in[2]
WARNING: [Synth 8-3331] design alu has unconnected port flags_in[1]
WARNING: [Synth 8-3331] design alu has unconnected port flags_in[0]
WARNING: [Synth 8-3332] Sequential element (v_reg) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (n_reg) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1491.008 ; gain = 568.301 ; free physical = 1731 ; free virtual = 12498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------+-----------+----------------------+---------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives    | 
+------------+------------+-----------+----------------------+---------------+
|reg_file    | reg_reg    | Implied   | 16 x 32              | RAM32M x 18   | 
+------------+------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1491.008 ; gain = 568.301 ; free physical = 1697 ; free virtual = 12464
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1510.781 ; gain = 588.074 ; free physical = 1636 ; free virtual = 12403
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1537.805 ; gain = 615.098 ; free physical = 1610 ; free virtual = 12376
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1537.805 ; gain = 615.098 ; free physical = 1610 ; free virtual = 12376
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1537.805 ; gain = 615.098 ; free physical = 1609 ; free virtual = 12376
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1537.805 ; gain = 615.098 ; free physical = 1609 ; free virtual = 12376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1537.805 ; gain = 615.098 ; free physical = 1609 ; free virtual = 12376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1537.805 ; gain = 615.098 ; free physical = 1609 ; free virtual = 12376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1537.805 ; gain = 615.098 ; free physical = 1609 ; free virtual = 12376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |unified_memory |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |unified_memory |     1|
|2     |BUFG           |     1|
|3     |CARRY4         |    80|
|4     |LUT1           |   166|
|5     |LUT2           |   170|
|6     |LUT3           |   105|
|7     |LUT4           |   194|
|8     |LUT5           |   185|
|9     |LUT6           |   554|
|10    |MUXF7          |    58|
|11    |MUXF8          |    16|
|12    |RAM32M         |    18|
|13    |FDCE           |    47|
|14    |FDPE           |     2|
|15    |FDRE           |   331|
|16    |LD             |     4|
|17    |LDC            |     1|
|18    |IBUF           |    21|
|19    |OBUF           |    16|
+------+---------------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |  2001|
|2     |  control_state_fsm |control_fsm     |  1185|
|3     |  debounce1         |debouncer       |    84|
|4     |    clock_div       |clock_divider_5 |    83|
|5     |  debounce2         |debouncer_0     |    84|
|6     |    clock_div       |clock_divider_4 |    83|
|7     |  debounce3         |debouncer_1     |    86|
|8     |    clock_div       |clock_divider_3 |    83|
|9     |  debounce4         |debouncer_2     |    84|
|10    |    clock_div       |clock_divider   |    83|
|11    |  exec_fsm          |exec_state_fsm  |    15|
|12    |  register_file     |reg_file        |   109|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1537.805 ; gain = 615.098 ; free physical = 1609 ; free virtual = 12376
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1537.805 ; gain = 155.266 ; free physical = 1609 ; free virtual = 12376
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1537.812 ; gain = 615.105 ; free physical = 1610 ; free virtual = 12377
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 124 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  LD => LDCE: 4 instances
  LDC => LDCE: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 18 instances

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1569.820 ; gain = 568.609 ; free physical = 1611 ; free virtual = 12377
INFO: [Common 17-1381] The checkpoint '/home/dual/cs5170403/COL216/COL216_Assn_8/COL216_Assn_8.runs/synth_1/main.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1593.832 ; gain = 0.000 ; free physical = 1608 ; free virtual = 12375
INFO: [Common 17-206] Exiting Vivado at Fri Apr 12 18:20:37 2019...
