// Auto-generated by OpenLane
module shifter(
`ifdef USE_POWER_PINS
  inout VPWR,
  inout VGND,
`endif
  input clk,
  input reset,
  input[15:0] input_pc,
  output[239:0] output_ai
);
endmodule
