// Seed: 1826424522
module module_0 (
    input tri1 id_0,
    output wire id_1,
    output wor id_2,
    output tri id_3,
    output supply1 id_4,
    output wire id_5,
    input uwire id_6,
    input wire id_7,
    output supply0 id_8,
    input supply0 id_9
    , id_11
);
  assign id_2 = 1 != 1;
endmodule
module module_1 (
    output logic id_0,
    input wor id_1,
    input tri1 id_2
    , id_11,
    output tri0 id_3,
    output tri1 id_4,
    input supply1 id_5,
    input tri0 id_6,
    output tri0 id_7,
    input wire id_8,
    input wand id_9
);
  wire id_12;
  final $display(id_9);
  always @(id_7++
  or negedge id_8)
  begin
    id_0 = #1 "";
  end
  module_0(
      id_5, id_4, id_4, id_4, id_7, id_7, id_5, id_9, id_3, id_8
  );
endmodule
