[2025-09-17 11:13:14] START suite=qualcomm_srv trace=srv560_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv560_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2603094 heartbeat IPC: 3.842 cumulative IPC: 3.842 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5039997 heartbeat IPC: 4.104 cumulative IPC: 3.968 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5039997 cumulative IPC: 3.968 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5039997 cumulative IPC: 3.968 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 13559507 heartbeat IPC: 1.174 cumulative IPC: 1.174 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 22048067 heartbeat IPC: 1.178 cumulative IPC: 1.176 (Simulation time: 00 hr 03 min 36 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 30659133 heartbeat IPC: 1.161 cumulative IPC: 1.171 (Simulation time: 00 hr 04 min 45 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 39085303 heartbeat IPC: 1.187 cumulative IPC: 1.175 (Simulation time: 00 hr 05 min 54 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 47509051 heartbeat IPC: 1.187 cumulative IPC: 1.177 (Simulation time: 00 hr 07 min 01 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 55946191 heartbeat IPC: 1.185 cumulative IPC: 1.179 (Simulation time: 00 hr 08 min 04 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 64521690 heartbeat IPC: 1.166 cumulative IPC: 1.177 (Simulation time: 00 hr 09 min 12 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 73076563 heartbeat IPC: 1.169 cumulative IPC: 1.176 (Simulation time: 00 hr 10 min 24 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv560_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000017 cycles: 81320787 heartbeat IPC: 1.213 cumulative IPC: 1.18 (Simulation time: 00 hr 11 min 29 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 84548205 cumulative IPC: 1.183 (Simulation time: 00 hr 12 min 37 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 84548205 cumulative IPC: 1.183 (Simulation time: 00 hr 12 min 37 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv560_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.183 instructions: 100000001 cycles: 84548205
CPU 0 Branch Prediction Accuracy: 91.46% MPKI: 15.07 Average ROB Occupancy at Mispredict: 27.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2829
BRANCH_INDIRECT: 0.4186
BRANCH_CONDITIONAL: 12.68
BRANCH_DIRECT_CALL: 0.711
BRANCH_INDIRECT_CALL: 0.5142
BRANCH_RETURN: 0.4648


====Backend Stall Breakdown====
ROB_STALL: 115031
LQ_STALL: 0
SQ_STALL: 551867


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 107.69444
REPLAY_LOAD: 60.496452
NON_REPLAY_LOAD: 11.770472

== Total ==
ADDR_TRANS: 11631
REPLAY_LOAD: 8530
NON_REPLAY_LOAD: 94870

== Counts ==
ADDR_TRANS: 108
REPLAY_LOAD: 141
NON_REPLAY_LOAD: 8060

cpu0->cpu0_STLB TOTAL        ACCESS:    1765511 HIT:    1759644 MISS:       5867 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1765511 HIT:    1759644 MISS:       5867 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 171.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7688422 HIT:    6769641 MISS:     918781 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6223643 HIT:    5462520 MISS:     761123 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     539480 HIT:     403776 MISS:     135704 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     914621 HIT:     901620 MISS:      13001 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10678 HIT:       1725 MISS:       8953 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.68 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14407892 HIT:    8062990 MISS:    6344902 MSHR_MERGE:    1518767
cpu0->cpu0_L1I LOAD         ACCESS:   14407892 HIT:    8062990 MISS:    6344902 MSHR_MERGE:    1518767
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.51 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29928499 HIT:   26602577 MISS:    3325922 MSHR_MERGE:    1378240
cpu0->cpu0_L1D LOAD         ACCESS:   16902339 HIT:   15165098 MISS:    1737241 MSHR_MERGE:     339721
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13014037 HIT:   11436047 MISS:    1577990 MSHR_MERGE:    1038506
cpu0->cpu0_L1D TRANSLATION  ACCESS:      12123 HIT:       1432 MISS:      10691 MSHR_MERGE:         13
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.99 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12056881 HIT:   10327475 MISS:    1729406 MSHR_MERGE:     872726
cpu0->cpu0_ITLB LOAD         ACCESS:   12056881 HIT:   10327475 MISS:    1729406 MSHR_MERGE:     872726
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.122 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28299062 HIT:   27087096 MISS:    1211966 MSHR_MERGE:     303135
cpu0->cpu0_DTLB LOAD         ACCESS:   28299062 HIT:   27087096 MISS:    1211966 MSHR_MERGE:     303135
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.998 cycles
cpu0->LLC TOTAL        ACCESS:    1103132 HIT:    1037049 MISS:      66083 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     761121 HIT:     736857 MISS:      24264 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     135704 HIT:      98267 MISS:      37437 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     197354 HIT:     197054 MISS:        300 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8953 HIT:       4871 MISS:       4082 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 115.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3379
  ROW_BUFFER_MISS:      62398
  AVG DBUS CONGESTED CYCLE: 3.61
Channel 0 WQ ROW_BUFFER_HIT:       1582
  ROW_BUFFER_MISS:      32053
  FULL:          0
Channel 0 REFRESHES ISSUED:       7046

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       538346       415320        71305         4577
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3          169          653          186
  STLB miss resolved @ L2C                0          369          369          944          154
  STLB miss resolved @ LLC                0          271          535         2567          926
  STLB miss resolved @ MEM                0            2          297         1987         2166

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             156571        50819      1157533       104111          551
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          104          295           49
  STLB miss resolved @ L2C                0          197          122          320            5
  STLB miss resolved @ LLC                0          102          334          658           95
  STLB miss resolved @ MEM                0            1           98          305          125
[2025-09-17 11:25:51] END   suite=qualcomm_srv trace=srv560_ap (rc=0)
