This folder contains:

- script.do, script necessary to simulate VHDL implementation;

- fp_samples.hex, file of inputs for testbench;

- results.hex, file of simulation's output.