Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 13.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
This Encounter release has been compiled with OA version 22.43-p014.

*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2013.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v13.13-s017_1 (64bit) 07/30/2013 13:03 (Linux 2.6)
@(#)CDS: NanoRoute v13.13-s005 NR130716-1135/13_10-UB (database version 2.30, 190.4.1) {superthreading v1.19}
@(#)CDS: CeltIC v13.13-s001_1 (64bit) 07/19/2013 04:50:05 (Linux 2.6.18-194.el5)
@(#)CDS: AAE 13.13-e003 (64bit) 07/30/2013 (Linux 2.6.18-194.el5)
@(#)CDS: CTE 13.13-s004_1 (64bit) Jul 30 2013 05:44:27 (Linux 2.6.18-194.el5)
@(#)CDS: CPE v13.13-s001
@(#)CDS: IQRC/TQRC 12.1.1-s225 (64bit) Wed Jun 12 20:28:41 PDT 2013 (Linux 2.6.18-194.el5)
--- Starting "Encounter v13.13-s017_1" on Tue Nov 18 15:48:15 2014 (mem=140.3M) ---
--- Running on lab2-23 (x86_64 w/Linux 2.6.32-431.el6.x86_64) ---
This version was compiled on Tue Jul 30 13:03:02 PDT 2013.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
*** Memory pool thread-safe mode activated.
<CMD> setImportMode -treatUndefinedCellAsBbox 0 -keepEmptyModule 1
**ERROR: (ENCSYT-16095):	couldn't read file "Default.view": no such file or directory
<CMD> set init_verilog controller_struct.v
<CMD> set init_lef_file Lib6710_08.lef
<CMD> set init_mmmc_file mmmc.tcl
<CMD> set init_import_mode {-treatUndefinedCellAsBbox 0 -keepEmptyModule 1 }
<CMD> set init_gnd_net gnd!
<CMD> set init_pwr_net vdd!
<CMD> set init_verilog controller_struct.v
<CMD> set init_lef_file Lib6710_08.lef
<CMD> set init_mmmc_file mmmc.tcl
<CMD> set init_import_mode {-treatUndefinedCellAsBbox 0 -keepEmptyModule 1 }
<CMD> set init_gnd_net gnd!
<CMD> set init_pwr_net vdd!
<CMD> create_library_set -name typical_lib \
   -timing {Lib6710_08.lib}
<CMD> create_constraint_mode -name typical_constraint \
   -sdc_files {controller.sdc}
<CMD> create_rc_corner -name typical_rc\
   -preRoute_res {1.0} \
   -preRoute_cap {1.0} \
   -preRoute_clkres {0.0} \
   -preRoute_clkcap {0.0} \
   -postRoute_res {1.0} \
   -postRoute_cap {1.0} \
   -postRoute_xcap {1.0} \
   -postRoute_clkres {0.0} \
   -postRoute_clkcap {0.0}
<CMD> create_delay_corner -name typical_corner \
   -library_set {typical_lib} \
   -rc_corner {typical_rc}
<CMD> create_analysis_view -name typical_view \
   -constraint_mode {typical_constraint} \
   -delay_corner {typical_corner}
<CMD> set_analysis_view -setup {typical_view} -hold {typical_view}
<CMD> init_design
**ERROR: (TCLCMD-989):	cannot open SDC file 'controller.sdc' for mode 'typical_constraint'
<CMD> create_library_set -name typical_lib \
   -timing {Lib6710_08.lib}
<CMD> create_constraint_mode -name typical_constraint \
   -sdc_files {controller.sdc}
<CMD> create_rc_corner -name typical_rc\
   -preRoute_res {1.0} \
   -preRoute_cap {1.0} \
   -preRoute_clkres {0.0} \
   -preRoute_clkcap {0.0} \
   -postRoute_res {1.0} \
   -postRoute_cap {1.0} \
   -postRoute_xcap {1.0} \
   -postRoute_clkres {0.0} \
   -postRoute_clkcap {0.0}
<CMD> create_delay_corner -name typical_corner \
   -library_set {typical_lib} \
   -rc_corner {typical_rc}
<CMD> create_analysis_view -name typical_view \
   -constraint_mode {typical_constraint} \
   -delay_corner {typical_corner}
<CMD> set_analysis_view -setup {typical_view} -hold {typical_view}
<CMD> init_design
**ERROR: (TCLCMD-989):	cannot open SDC file 'controller.sdc' for mode 'typical_constraint'
<CMD> create_library_set -name typical_lib \
   -timing {Lib6710_08.lib}
<CMD> create_constraint_mode -name typical_constraint \
   -sdc_files {controller.sdc}
<CMD> create_rc_corner -name typical_rc\
   -preRoute_res {1.0} \
   -preRoute_cap {1.0} \
   -preRoute_clkres {0.0} \
   -preRoute_clkcap {0.0} \
   -postRoute_res {1.0} \
   -postRoute_cap {1.0} \
   -postRoute_xcap {1.0} \
   -postRoute_clkres {0.0} \
   -postRoute_clkcap {0.0}
<CMD> create_delay_corner -name typical_corner \
   -library_set {typical_lib} \
   -rc_corner {typical_rc}
<CMD> create_analysis_view -name typical_view \
   -constraint_mode {typical_constraint} \
   -delay_corner {typical_corner}
<CMD> set_analysis_view -setup {typical_view} -hold {typical_view}
<CMD> init_design
**ERROR: (TCLCMD-989):	cannot open SDC file 'controller.sdc' for mode 'typical_constraint'
<CMD> create_library_set -name typical_lib \
   -timing {Lib6710_08.lib}
<CMD> create_constraint_mode -name typical_constraint \
   -sdc_files {controller.sdc}
<CMD> create_rc_corner -name typical_rc\
   -preRoute_res {1.0} \
   -preRoute_cap {1.0} \
   -preRoute_clkres {0.0} \
   -preRoute_clkcap {0.0} \
   -postRoute_res {1.0} \
   -postRoute_cap {1.0} \
   -postRoute_xcap {1.0} \
   -postRoute_clkres {0.0} \
   -postRoute_clkcap {0.0}
<CMD> create_delay_corner -name typical_corner \
   -library_set {typical_lib} \
   -rc_corner {typical_rc}
<CMD> create_analysis_view -name typical_view \
   -constraint_mode {typical_constraint} \
   -delay_corner {typical_corner}
<CMD> set_analysis_view -setup {typical_view} -hold {typical_view}
<CMD> init_design
**ERROR: (TCLCMD-989):	cannot open SDC file 'controller.sdc' for mode 'typical_constraint'
<CMD> create_library_set -name typical_lib \
   -timing {Lib6710_08.lib}
<CMD> create_constraint_mode -name typical_constraint \
   -sdc_files {controller.sdc}
<CMD> create_rc_corner -name typical_rc\
   -preRoute_res {1.0} \
   -preRoute_cap {1.0} \
   -preRoute_clkres {0.0} \
   -preRoute_clkcap {0.0} \
   -postRoute_res {1.0} \
   -postRoute_cap {1.0} \
   -postRoute_xcap {1.0} \
   -postRoute_clkres {0.0} \
   -postRoute_clkcap {0.0}
<CMD> create_delay_corner -name typical_corner \
   -library_set {typical_lib} \
   -rc_corner {typical_rc}
<CMD> create_analysis_view -name typical_view \
   -constraint_mode {typical_constraint} \
   -delay_corner {typical_corner}
<CMD> set_analysis_view -setup {typical_view} -hold {typical_view}
<CMD> init_design
**ERROR: (TCLCMD-989):	cannot open SDC file 'controller.sdc' for mode 'typical_constraint'
<CMD> create_library_set -name typical_lib \
   -timing {Lib6710_08.lib}
<CMD> create_constraint_mode -name typical_constraint \
   -sdc_files {controller.sdc}
<CMD> create_rc_corner -name typical_rc\
   -preRoute_res {1.0} \
   -preRoute_cap {1.0} \
   -preRoute_clkres {0.0} \
   -preRoute_clkcap {0.0} \
   -postRoute_res {1.0} \
   -postRoute_cap {1.0} \
   -postRoute_xcap {1.0} \
   -postRoute_clkres {0.0} \
   -postRoute_clkcap {0.0}
<CMD> create_delay_corner -name typical_corner \
   -library_set {typical_lib} \
   -rc_corner {typical_rc}
<CMD> create_analysis_view -name typical_view \
   -constraint_mode {typical_constraint} \
   -delay_corner {typical_corner}
<CMD> set_analysis_view -setup {typical_view} -hold {typical_view}
<CMD> init_design
**ERROR: (TCLCMD-989):	cannot open SDC file 'controller.sdc' for mode 'typical_constraint'
<CMD> set init_top_cell controller
<CMD> create_library_set -name typical_lib \
   -timing {Lib6710_08.lib}
<CMD> create_constraint_mode -name typical_constraint \
   -sdc_files {controller.sdc}
<CMD> create_rc_corner -name typical_rc\
   -preRoute_res {1.0} \
   -preRoute_cap {1.0} \
   -preRoute_clkres {0.0} \
   -preRoute_clkcap {0.0} \
   -postRoute_res {1.0} \
   -postRoute_cap {1.0} \
   -postRoute_xcap {1.0} \
   -postRoute_clkres {0.0} \
   -postRoute_clkcap {0.0}
<CMD> create_delay_corner -name typical_corner \
   -library_set {typical_lib} \
   -rc_corner {typical_rc}
<CMD> create_analysis_view -name typical_view \
   -constraint_mode {typical_constraint} \
   -delay_corner {typical_corner}
<CMD> set_analysis_view -setup {typical_view} -hold {typical_view}
<CMD> init_design
**ERROR: (TCLCMD-989):	cannot open SDC file 'controller.sdc' for mode 'typical_constraint'
<CMD> set init_design_settop 0
<CMD> set init_top_cell controller
<CMD> create_library_set -name typical_lib \
   -timing {Lib6710_08.lib}
<CMD> create_constraint_mode -name typical_constraint \
   -sdc_files {controller.sdc}
<CMD> create_rc_corner -name typical_rc\
   -preRoute_res {1.0} \
   -preRoute_cap {1.0} \
   -preRoute_clkres {0.0} \
   -preRoute_clkcap {0.0} \
   -postRoute_res {1.0} \
   -postRoute_cap {1.0} \
   -postRoute_xcap {1.0} \
   -postRoute_clkres {0.0} \
   -postRoute_clkcap {0.0}
<CMD> create_delay_corner -name typical_corner \
   -library_set {typical_lib} \
   -rc_corner {typical_rc}
<CMD> create_analysis_view -name typical_view \
   -constraint_mode {typical_constraint} \
   -delay_corner {typical_corner}
<CMD> set_analysis_view -setup {typical_view} -hold {typical_view}
<CMD> init_design
**ERROR: (TCLCMD-989):	cannot open SDC file 'controller.sdc' for mode 'typical_constraint'
<CMD> set init_design_settop 0
<CMD> set init_top_cell controller
<CMD> create_library_set -name typical_lib \
   -timing {Lib6710_08.lib}
<CMD> create_constraint_mode -name typical_constraint \
   -sdc_files {controller_struct.sdc}
<CMD> create_rc_corner -name typical_rc\
   -preRoute_res {1.0} \
   -preRoute_cap {1.0} \
   -preRoute_clkres {0.0} \
   -preRoute_clkcap {0.0} \
   -postRoute_res {1.0} \
   -postRoute_cap {1.0} \
   -postRoute_xcap {1.0} \
   -postRoute_clkres {0.0} \
   -postRoute_clkcap {0.0}
<CMD> create_delay_corner -name typical_corner \
   -library_set {typical_lib} \
   -rc_corner {typical_rc}
<CMD> create_analysis_view -name typical_view \
   -constraint_mode {typical_constraint} \
   -delay_corner {typical_corner}
<CMD> set_analysis_view -setup {typical_view} -hold {typical_view}
<CMD> init_design

Loading LEF file Lib6710_08.lef...
Set DBUPerIGU to M2 pitch 2400.

viaInitial starts at Tue Nov 18 15:52:43 2014
viaInitial ends at Tue Nov 18 15:52:43 2014
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'controller_struct.v'
Module DFF2 not defined.  Created automatically.
**WARN: (ENCVL-346):	Module DFF2 is not defined in LEF files.  It will be treated as an empty module.

*** Memory Usage v#1 (Current mem = 640.891M, initial mem = 140.254M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=640.9M) ***
Set top cell to controller.
Reading typical_lib timing library '/home/nathan/5710/libfiles/11-17/Lib6710_08.lib' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'CLK' of cell 'DFF2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'CLRB' of cell 'DFF2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'DFF2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFF2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QB' of cell 'DFF2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'INV1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INV1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'INVX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INVX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'INVX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INVX4' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
**WARN: (ENCTS-414):	There is mismatch in pin direction for the pin 'CLK' of cell 'DFF2' specified in LEF or Verilog, and the timing library. The timing library value will be used.
**WARN: (ENCTS-414):	There is mismatch in pin direction for the pin 'CLRB' of cell 'DFF2' specified in LEF or Verilog, and the timing library. The timing library value will be used.
**WARN: (ENCTS-414):	There is mismatch in pin direction for the pin 'D' of cell 'DFF2' specified in LEF or Verilog, and the timing library. The timing library value will be used.
**WARN: (ENCTS-414):	There is mismatch in pin direction for the pin 'Q' of cell 'DFF2' specified in LEF or Verilog, and the timing library. The timing library value will be used.
**WARN: (ENCTS-414):	There is mismatch in pin direction for the pin 'QB' of cell 'DFF2' specified in LEF or Verilog, and the timing library. The timing library value will be used.
Read 16 cells in library 'Lib6710_08' 
Ignored 1 cells in library 'Lib6710_08' because they are not defined in the LEF file, and they are not used in the Verilog netlist.
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.63min, fe_real=4.52min, fe_mem=646.2M) ***

{DETAILMESSAGE}Starting recursive module instantiation check.
No recursion found.
Term dir updated for 4 vinsts of 1 cells.
Building hierarchical netlist for Cell controller ...
*** Netlist is unique.
**WARN: (ENCREPO-102):	Instance state_reg_1_ of the cell DFF2 has no physical library or has wrong dimension values (<=0).
Type 'man ENCREPO-102' for more detail.
**WARN: (ENCREPO-102):	Instance state_reg_3_ of the cell DFF2 has no physical library or has wrong dimension values (<=0).
Type 'man ENCREPO-102' for more detail.
**WARN: (ENCREPO-102):	Instance state_reg_2_ of the cell DFF2 has no physical library or has wrong dimension values (<=0).
Type 'man ENCREPO-102' for more detail.
**WARN: (ENCREPO-102):	Instance state_reg_0_ of the cell DFF2 has no physical library or has wrong dimension values (<=0).
Type 'man ENCREPO-102' for more detail.
** info: there are 23 modules.
** info: there are 147 stdCell insts.
**WARN: (ENCREPO-103):	There are 4 instances (1 cells) with no dimension defined.

*** Memory Usage v#1 (Current mem = 657.879M, initial mem = 140.254M) ***
*info: set bottom ioPad orient R0
Adjusting Core to Left to: 31.2000.
**WARN: (ENCFP-3961):	techSite 'dbl_core' has no related Cells, So Cannnot calculated VDDonbotom attributes. Need correct LEF file
**WARN: (ENCFP-3961):	techSite 'IO' has no related Cells, So Cannnot calculated VDDonbotom attributes. Need correct LEF file
**WARN: (ENCFP-3961):	techSite 'corner' has no related Cells, So Cannnot calculated VDDonbotom attributes. Need correct LEF file
Generated pitch 2.4 in metal3 is different from 3 defined in technology file in unpreferred direction.
Generated pitch 3 in metal2 is different from 2.4 defined in technology file in unpreferred direction.
Generated pitch 2.4 in metal1 is different from 3 defined in technology file in unpreferred direction.
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Input Pin Transition Delay as 0.1 ps.
**WARN: (ENCCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
Set CTS cells: BUFX4 INVX4
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file.
**WARN: (ENCEXT-2775):	Via resistance between layer M0 and M1 is assigned 4 Ohms.
**WARN: (ENCEXT-2777):	Via resistance between layer M1 and M2 is not defined in the cap table. LEF value 0.9 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M2 and M3 is not defined in the cap table. LEF value 0.8 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M1 is not defined in the cap table. LEF value 0.085 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M2 is not defined in the cap table. LEF value 0.085 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M3 is not defined in the cap table. LEF value 0.055 will be used.
Summary of Active RC-Corners : 
 
 Analysis View: typical_view
    RC-Corner Name        : typical_rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
CTE reading timing constraint file 'controller_struct.sdc' ...
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File controller_struct.sdc, Line 37).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 8 of File controller_struct.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=296.4M, current mem=669.1M)
Total number of combinational cells: 15
Total number of sequential cells: 0
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX4 BUFX8
Total number of usable buffers: 2
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV1 INVX4 INVX2 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
WARN: No Power Domain Created at this stage, default max voltage is 0
<CMD> panCenter 46.861 76.792
<CMD> set sprCreateIeRingNets {}
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingWidth 1.0
<CMD> set sprCreateIeRingSpacing 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> addRing -center 1 -stacked_via_top_layer metal3 -around core -jog_distance 1.5 -threshold 1.5 -stacked_via_bottom_layer metal1 -layer {bottom metal1 top metal1 right metal2 left metal2} -width 9.9 -spacing 1.8 -offset 1.5

**ERROR: (ENCPP-190):	The net 'VDD' does not exist in design.
**ERROR: (ENCPP-1):	Error: Invalid net names specified. 
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 671.5M) ***
<CMD> addRing -center 1 -stacked_via_top_layer metal3 -around core -jog_distance 1.5 -threshold 1.5 -nets {vdd! gnd!} -stacked_via_bottom_layer metal1 -layer {bottom metal1 top metal1 right metal2 left metal2} -width 9.9 -spacing 1.8 -offset 1.5

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 671.7M) ***
<CMD> addRing -center 1 -stacked_via_top_layer metal3 -around core -jog_distance 1.5 -threshold 1.5 -nets {vdd! gnd!} -stacked_via_bottom_layer metal1 -layer {bottom metal1 top metal1 right metal2 left metal2} -width 9.9 -spacing 1.8 -offset 1.5

*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 671.7M) ***
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r .5 0.715501 31.2 30.0 30.0 30.0
Generated pitch 2.4 in metal3 is different from 3 defined in technology file in unpreferred direction.
Generated pitch 3 in metal2 is different from 2.4 defined in technology file in unpreferred direction.
Generated pitch 2.4 in metal1 is different from 3 defined in technology file in unpreferred direction.
**WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 0.488334237656 0.73103 31.2 30.0 30.0 30.0
Generated pitch 2.4 in metal3 is different from 3 defined in technology file in unpreferred direction.
Generated pitch 3 in metal2 is different from 2.4 defined in technology file in unpreferred direction.
Generated pitch 2.4 in metal1 is different from 3 defined in technology file in unpreferred direction.
**WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> panCenter 204.504 154.911
<CMD> panCenter 194.910 85.591
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 0.6 0.747166 31.2 30.0 30.0 30.0
Generated pitch 2.4 in metal3 is different from 3 defined in technology file in unpreferred direction.
Generated pitch 3 in metal2 is different from 2.4 defined in technology file in unpreferred direction.
Generated pitch 2.4 in metal1 is different from 3 defined in technology file in unpreferred direction.
**WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 0.510204081633 0.763769 31.2 30.0 30.0 30.0
Generated pitch 2.4 in metal3 is different from 3 defined in technology file in unpreferred direction.
Generated pitch 3 in metal2 is different from 2.4 defined in technology file in unpreferred direction.
Generated pitch 2.4 in metal1 is different from 3 defined in technology file in unpreferred direction.
**WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 0.6 0.780404 31.2 30.0 30.0 30.0
Generated pitch 2.4 in metal3 is different from 3 defined in technology file in unpreferred direction.
Generated pitch 3 in metal2 is different from 2.4 defined in technology file in unpreferred direction.
Generated pitch 2.4 in metal1 is different from 3 defined in technology file in unpreferred direction.
**WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 0.532859680284 0.797684 31.2 30.0 30.0 30.0
Generated pitch 2.4 in metal3 is different from 3 defined in technology file in unpreferred direction.
Generated pitch 3 in metal2 is different from 2.4 defined in technology file in unpreferred direction.
Generated pitch 2.4 in metal1 is different from 3 defined in technology file in unpreferred direction.
**WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 0.348499515973 0.815155 31.2 30.0 30.0 30.0
Generated pitch 2.4 in metal3 is different from 3 defined in technology file in unpreferred direction.
Generated pitch 3 in metal2 is different from 2.4 defined in technology file in unpreferred direction.
Generated pitch 2.4 in metal1 is different from 3 defined in technology file in unpreferred direction.
**WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 0.200371057514 0.833203 31.2 30.0 30.0 30.0
Generated pitch 2.4 in metal3 is different from 3 defined in technology file in unpreferred direction.
Generated pitch 3 in metal2 is different from 2.4 defined in technology file in unpreferred direction.
Generated pitch 2.4 in metal1 is different from 3 defined in technology file in unpreferred direction.
**WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r .6 0.851636 31.2 30.0 30.0 30.0
Generated pitch 2.4 in metal3 is different from 3 defined in technology file in unpreferred direction.
Generated pitch 3 in metal2 is different from 2.4 defined in technology file in unpreferred direction.
Generated pitch 2.4 in metal1 is different from 3 defined in technology file in unpreferred direction.
**WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> addRing -center 1 -stacked_via_top_layer metal3 -around core -jog_distance 1.5 -threshold 1.5 -nets {vdd! gnd!} -stacked_via_bottom_layer metal1 -layer {bottom metal1 top metal1 right metal2 left metal2} -width 9.9 -spacing 1.8 -offset 1.5

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 672.3M) ***
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -d 293.4 195.0 31.2 30.0 30.0 30.0
Generated pitch 2.4 in metal3 is different from 3 defined in technology file in unpreferred direction.
Generated pitch 3 in metal2 is different from 2.4 defined in technology file in unpreferred direction.
Generated pitch 2.4 in metal1 is different from 3 defined in technology file in unpreferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -d 293.4 195.0 31.2 30.0 30.0 30.0
Generated pitch 2.4 in metal3 is different from 3 defined in technology file in unpreferred direction.
Generated pitch 3 in metal2 is different from 2.4 defined in technology file in unpreferred direction.
Generated pitch 2.4 in metal1 is different from 3 defined in technology file in unpreferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -d 293.4 195.0 31.2 30.0 30.0 30.0
Generated pitch 2.4 in metal3 is different from 3 defined in technology file in unpreferred direction.
Generated pitch 3 in metal2 is different from 2.4 defined in technology file in unpreferred direction.
Generated pitch 2.4 in metal1 is different from 3 defined in technology file in unpreferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -d 293.4 195.0 31.2 30.0 30.0 30.0
Generated pitch 2.4 in metal3 is different from 3 defined in technology file in unpreferred direction.
Generated pitch 3 in metal2 is different from 2.4 defined in technology file in unpreferred direction.
Generated pitch 2.4 in metal1 is different from 3 defined in technology file in unpreferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> getIoFlowFlag
<CMD> selectWire 16.5000 169.2000 276.6000 179.1000 1 vdd!
<CMD> set sprCreateIeStripeNets {}
<CMD> set sprCreateIeStripeLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeSpacing 2.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> addStripe -block_ring_top_layer_limit metal3 -max_same_layer_jog_length 3.0 -padcore_ring_bottom_layer_limit metal1 -set_to_set_distance 99 -stacked_via_top_layer metal3 -padcore_ring_top_layer_limit metal3 -spacing 1.8 -xleft_offset 75 -merge_stripes_value 1.5 -layer metal2 -block_ring_bottom_layer_limit metal1 -width 4.8 -nets {vdd! gnd!} -stacked_via_bottom_layer metal1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 4 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 673.7M) ***
<CMD> addStripe -block_ring_top_layer_limit metal3 -max_same_layer_jog_length 3.0 -padcore_ring_bottom_layer_limit metal1 -set_to_set_distance 99 -stacked_via_top_layer metal3 -padcore_ring_top_layer_limit metal3 -spacing 1.8 -xleft_offset 75 -merge_stripes_value 1.5 -layer metal2 -block_ring_bottom_layer_limit metal1 -width 4.8 -nets {vdd! gnd!} -stacked_via_bottom_layer metal1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
**WARN: (ENCPP-170):	The power planner failed to create a wire at (108.60, 15.90) (108.60, 179.10).
**WARN: (ENCPP-170):	The power planner failed to create a wire at (207.60, 15.90) (207.60, 179.10).
**WARN: (ENCPP-170):	The power planner failed to create a wire at (115.20, 4.20) (115.20, 190.80).
**WARN: (ENCPP-170):	The power planner failed to create a wire at (214.20, 4.20) (214.20, 190.80).
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 673.7M) ***
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The variable rdagUseDefaultDelayLimit was set to 101. This is less than the default 1000 and may result in inaccurate results for high fanout nets. To change the variable, run command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.22928 path_group
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 685.5M, InitMEM = 685.5M)
siFlow : Timing analysis mode is single, using late cdB files
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man ENCTS-403' for more detail.
AAE_THRD: End delay calculation. (MEM=709.113 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 709.1M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 21 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#1 (mem=709.1M)" ...
Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
**WARN: (ENCTRN-1101):	Could not determine power-rail locations in cells, using GNDOnBtm.
**WARN: (ENCTRN-1102):	Could not determine power-rail locations of some cells.
	Forcing all single height cell pwr-rail setting to GND-on-bottom.
**ERROR: (ENCSP-281):	Physical library for inst 'state_reg_1_' of cell type 'DFF2' is not defined.
**ERROR: (ENCSP-281):	Physical library for inst 'state_reg_3_' of cell type 'DFF2' is not defined.
**ERROR: (ENCSP-281):	Physical library for inst 'state_reg_2_' of cell type 'DFF2' is not defined.
**ERROR: (ENCSP-281):	Physical library for inst 'state_reg_0_' of cell type 'DFF2' is not defined.
#std cell=126 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=136 #term=366 #term/net=2.69, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=27
stdCell: 0 single + 122 double + 4 multi
Total standard cell length = 0.8751 (mm), area = 0.0242 (mm^2)
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Average module density = 0.877.
Density for the design = 0.877.
       = stdcell_area 373 sites (24153 um^2) / alloc_area 425 sites (27540 um^2).
Pin Density = 0.982.
            = total # of pins 366 / total Instance area 373.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 709.1M
Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 709.1M
Iteration  3: Total net bbox = 4.358e+00 (3.61e+00 7.51e-01)
              Est.  stn bbox = 4.358e+00 (3.61e+00 7.51e-01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 709.1M
Iteration  4: Total net bbox = 4.105e+03 (2.83e+03 1.28e+03)
              Est.  stn bbox = 4.105e+03 (2.83e+03 1.28e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 709.1M
Iteration  5: Total net bbox = 4.593e+03 (2.91e+03 1.69e+03)
              Est.  stn bbox = 4.593e+03 (2.91e+03 1.69e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 709.1M
Iteration  6: Total net bbox = 6.325e+03 (3.33e+03 2.99e+03)
              Est.  stn bbox = 6.566e+03 (3.47e+03 3.10e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 709.1M
*** cost = 6.325e+03 (3.33e+03 2.99e+03) (cpu for global=0:00:00.0) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=709.2MB) @(0:01:34 - 0:01:34).
move report: preRPlace moves 122 insts, mean move: 34.11 um, max move: 227.43 um
	max move on inst (U132): (242.68, 98.14) --> (84.00, 29.40)
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U154' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U155' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U134' (Cell BUFX4).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U144' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U239' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U199' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U247' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U162' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U168' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U190' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U261' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U246' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U182' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U245' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U211' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U242' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U251' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U194' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U250' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.154e+04 = 6.841e+03 H + 4.698e+03 V
wire length = 7.806e+03 = 4.193e+03 H + 3.613e+03 V
Placement tweakage ends.
move report: tweak moves 122 insts, mean move: 53.16 um, max move: 249.60 um
	max move on inst (U132): (84.00, 29.40) --> (252.00, 111.00)
Clock gating cells determined by native netlist tracing.
Wire length optimization begins.
Wire length optimization ends. (0:00:00.0)
move report: xdp moves 86 insts, mean move: 14.91 um, max move: 56.40 um
	max move on inst (U183): (98.40, 57.00) --> (96.00, 111.00)
[CPU] RefinePlace/WireLenOpt (cpu=0:00:00.0, real=0:00:00.0, mem=709.2MB) @(0:01:34 - 0:01:34).
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U199' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (EMS-63):	Message <ENCSP-2020> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the setMessageLimit <number> command.
The message limit can be removed by using the unsetMessageLimit command.
Note that setting a very large number using the setMessageLimit command
or removing the message limit using the unsetMessageLimit command can
significantly increase the log file size.
To suppress a message, use the suppressMessage command.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=709.2MB) @(0:01:34 - 0:01:34).
**ERROR: (ENCSP-2021):	Could not legalize <172> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 71 insts, mean move: 19.95 um, max move: 169.20 um
	max move on inst (U246): (134.40, 57.00) --> (249.60, 111.00)
move report: overall moves 122 insts, mean move: 54.55 um, max move: 219.36 um
	max move on inst (U156): (61.25, 100.01) --> (237.60, 57.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       219.36 um
  inst (U156) with max move: (61.253, 100.011) -> (237.6, 57)
  mean    (X+Y) =        54.55 um
Total instances flipped for WireLenOpt: 16
Total instances moved : 122
*** cpu=0:00:00.1   mem=709.2M  mem(used)=0.1M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=709.2MB) @(0:01:34 - 0:01:34).
Total net length = 8.996e+03 (5.489e+03 3.506e+03) (ext = 2.615e+03)
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=709.2M) ***
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
default core: bins with density >  0.75 =  100 % ( 1 / 1 )
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
*** Starting trialRoute (mem=710.2M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -noPinGuide

routingBox: (0 0) (293400 195000)
coreBox:    (31200 30000) (263400 165000)

Phase 1a route (0:00:00.0 711.5M):
Est net length = 7.935e+03um = 5.448e+03H + 2.487e+03V
Usage: (39.1%H 49.9%V) = (6.509e+03um 1.048e+04um) = (534 388)
Obstruct: 7 = 0 (0.0%H) + 7 (4.8%V)
Overflow: 73 = 59 (40.19% H) + 14 (10.00% V)
Number obstruct path=2 reroute=0

Phase 1b route (0:00:00.0 714.0M):
Usage: (39.6%H 50.1%V) = (6.581e+03um 1.053e+04um) = (540 390)
Overflow: 74 = 59 (40.29% H) + 14 (10.30% V)

Phase 1c route (0:00:00.0 714.0M):
Usage: (39.6%H 50.3%V) = (6.581e+03um 1.056e+04um) = (540 391)
Overflow: 71 = 55 (37.69% H) + 15 (11.01% V)

Phase 1d route (0:00:00.0 714.0M):
Usage: (39.6%H 50.3%V) = (6.581e+03um 1.056e+04um) = (540 391)
Overflow: 63 = 54 (36.51% H) + 9 (6.43% V)

Phase 1a-1d Overflow: 36.51% H + 6.43% V (0:00:00.0 714.0M)


Phase 1e route (0:00:00.0 714.6M):
Usage: (40.8%H 59.6%V) = (6.800e+03um 1.255e+04um) = (557 464)
Overflow: 12 = 4 (3.00% H) + 7 (5.30% V)

Phase 1f route (0:00:00.0 714.6M):
Usage: (40.8%H 59.9%V) = (6.800e+03um 1.261e+04um) = (557 466)
Overflow: 8 = 2 (1.64% H) + 6 (4.29% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	1	 0.68%	0	 0.00%
 -1:	1	 0.68%	6	 4.29%
--------------------------------------
  0:	15	10.20%	39	27.86%
  1:	20	13.61%	17	12.14%
  2:	12	 8.16%	18	12.86%
  3:	9	 6.12%	9	 6.43%
  4:	4	 2.72%	19	13.57%
  5:	85	57.82%	32	22.86%


Phase 1e-1f Overflow: 1.64% H + 4.29% V (0:00:00.0 714.6M)

Global route (cpu=0.0s real=0.0s 712.1M)


*** After '-updateRemainTrks' operation: 

Usage: (40.8%H 59.9%V) = (6.800e+03um 1.261e+04um) = (557 466)
Overflow: 8 = 2 (1.64% H) + 6 (4.29% V)

Phase 1l Overflow: 1.64% H + 4.29% V (0:00:00.0 714.6M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	1	 0.68%	0	 0.00%
 -1:	1	 0.68%	6	 4.29%
--------------------------------------
  0:	15	10.20%	39	27.86%
  1:	20	13.61%	17	12.14%
  2:	12	 8.16%	18	12.86%
  3:	9	 6.12%	9	 6.43%
  4:	4	 2.72%	19	13.57%
  5:	85	57.82%	32	22.86%


*** Completed Phase 1 route (0:00:00.0 710.2M) ***


Total length: 1.138e+04um, number of vias: 607
M1(H) length: 6.756e+01um, number of vias: 335
M2(V) length: 5.647e+03um, number of vias: 272
M3(H) length: 5.665e+03um
*** Completed Phase 2 route (0:00:00.0 710.2M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=710.2M) ***
Peak Memory Usage was 710.2M 
*** Finished trialRoute (cpu=0:00:00.0 mem=710.2M) ***

CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Trial Route Overflow 1.642322(H) 4.285714(V).
Start repairing congestion with level 5.
congAuto 1st round: bin height 4 and width 4
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Iteration  3: Total net bbox = 4.951e+03 (2.78e+03 2.17e+03)
              Est.  stn bbox = 4.951e+03 (2.78e+03 2.17e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 710.2M
Iteration  4: Total net bbox = 6.051e+03 (3.65e+03 2.40e+03)
              Est.  stn bbox = 6.051e+03 (3.65e+03 2.40e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 710.2M
Iteration  5: Total net bbox = 6.150e+03 (3.59e+03 2.56e+03)
              Est.  stn bbox = 6.150e+03 (3.59e+03 2.56e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 710.2M
Iteration  6: Total net bbox = 6.473e+03 (3.75e+03 2.72e+03)
              Est.  stn bbox = 6.473e+03 (3.75e+03 2.72e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 710.2M
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=710.2MB) @(0:01:34 - 0:01:34).
move report: preRPlace moves 122 insts, mean move: 32.01 um, max move: 233.40 um
	max move on inst (U132): (249.60, 111.00) --> (97.80, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.109e+04 = 6.283e+03 H + 4.808e+03 V
wire length = 9.502e+03 = 4.694e+03 H + 4.808e+03 V
Placement tweakage ends.
move report: tweak moves 88 insts, mean move: 20.03 um, max move: 156.00 um
	max move on inst (U134): (97.80, 29.40) --> (253.80, 29.40)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=710.2MB) @(0:01:34 - 0:01:34).
**ERROR: (ENCSP-2021):	Could not legalize <85> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 122 insts, mean move: 40.82 um, max move: 175.80 um
	max move on inst (U154): (97.80, 83.40) --> (247.20, 57.00)
move report: overall moves 117 insts, mean move: 44.98 um, max move: 190.20 um
	max move on inst (U154): (84.00, 84.00) --> (247.20, 57.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       190.20 um
  inst (U154) with max move: (84, 84) -> (247.2, 57)
  mean    (X+Y) =        44.98 um
Total instances flipped for WireLenOpt: 9
Total instances moved : 117
*** cpu=0:00:00.0   mem=710.2M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=710.2MB) @(0:01:34 - 0:01:34).
Total net length = 1.077e+04 (6.491e+03 4.281e+03) (ext = 2.620e+03)
*** Starting trialRoute (mem=710.2M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -noPinGuide

routingBox: (0 0) (293400 195000)
coreBox:    (31200 30000) (263400 165000)

Phase 1a route (0:00:00.0 711.5M):
Est net length = 1.014e+04um = 6.463e+03H + 3.675e+03V
Usage: (46.7%H 58.1%V) = (7.816e+03um 1.148e+04um) = (638 425)
Obstruct: 8 = 0 (0.0%H) + 8 (5.4%V)
Overflow: 97 = 68 (46.36% H) + 29 (20.63% V)
Number obstruct path=1 reroute=0

Phase 1b route (0:00:00.0 714.0M):
Usage: (46.7%H 58.1%V) = (7.804e+03um 1.148e+04um) = (637 425)
Overflow: 93 = 64 (43.56% H) + 29 (20.83% V)

Phase 1c route (0:00:00.0 714.0M):
Usage: (46.7%H 58.1%V) = (7.804e+03um 1.148e+04um) = (637 425)
Overflow: 92 = 63 (42.68% H) + 29 (20.83% V)

Phase 1d route (0:00:00.0 714.0M):
Usage: (47.0%H 58.3%V) = (7.867e+03um 1.151e+04um) = (642 426)
Overflow: 74 = 50 (33.80% H) + 24 (17.42% V)

Phase 1a-1d Overflow: 33.80% H + 17.42% V (0:00:00.0 714.0M)


Phase 1e route (0:00:00.0 714.6M):
Usage: (48.1%H 66.3%V) = (8.074e+03um 1.314e+04um) = (657 485)
Overflow: 39 = 6 (4.08% H) + 33 (23.90% V)

Phase 1f route (0:00:00.0 714.6M):
Usage: (50.0%H 67.3%V) = (8.429e+03um 1.335e+04um) = (683 492)
Overflow: 26 = 5 (3.40% H) + 21 (15.41% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.72%
 -1:	5	 3.40%	20	14.39%
--------------------------------------
  0:	18	12.24%	38	27.34%
  1:	12	 8.16%	17	12.23%
  2:	17	11.56%	13	 9.35%
  3:	13	 8.84%	6	 4.32%
  4:	16	10.88%	18	12.95%
  5:	66	44.90%	26	18.71%


Phase 1e-1f Overflow: 3.40% H + 15.41% V (0:00:00.0 714.6M)

Global route (cpu=0.0s real=0.0s 712.1M)


*** After '-updateRemainTrks' operation: 

Usage: (50.0%H 67.3%V) = (8.429e+03um 1.335e+04um) = (683 492)
Overflow: 26 = 5 (3.40% H) + 21 (15.41% V)

Phase 1l Overflow: 3.40% H + 15.41% V (0:00:00.0 714.6M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.72%
 -1:	5	 3.40%	20	14.39%
--------------------------------------
  0:	18	12.24%	38	27.34%
  1:	12	 8.16%	17	12.23%
  2:	17	11.56%	13	 9.35%
  3:	13	 8.84%	6	 4.32%
  4:	16	10.88%	18	12.95%
  5:	66	44.90%	26	18.71%


*** Completed Phase 1 route (0:00:00.0 710.2M) ***


Total length: 1.375e+04um, number of vias: 649
M1(H) length: 6.082e+01um, number of vias: 337
M2(V) length: 6.800e+03um, number of vias: 312
M3(H) length: 6.885e+03um
*** Completed Phase 2 route (0:00:00.0 710.2M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=710.2M) ***
Peak Memory Usage was 710.2M 
*** Finished trialRoute (cpu=0:00:00.0 mem=710.2M) ***

congAuto2 2nd round: bin height 2 and width 2
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Iteration  4: Total net bbox = 6.061e+03 (3.68e+03 2.38e+03)
              Est.  stn bbox = 6.061e+03 (3.68e+03 2.38e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 710.2M
Iteration  5: Total net bbox = 6.186e+03 (3.65e+03 2.54e+03)
              Est.  stn bbox = 6.186e+03 (3.65e+03 2.54e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 710.2M
Iteration  6: Total net bbox = 6.512e+03 (3.88e+03 2.63e+03)
              Est.  stn bbox = 6.512e+03 (3.88e+03 2.63e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 710.2M
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (EMS-63):	Message <ENCSP-305> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the setMessageLimit <number> command.
The message limit can be removed by using the unsetMessageLimit command.
Note that setting a very large number using the setMessageLimit command
or removing the message limit using the unsetMessageLimit command can
significantly increase the log file size.
To suppress a message, use the suppressMessage command.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=710.3MB) @(0:01:34 - 0:01:34).
move report: preRPlace moves 122 insts, mean move: 47.53 um, max move: 203.40 um
	max move on inst (U249): (235.20, 84.00) --> (86.40, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.245e+04 = 7.711e+03 H + 4.737e+03 V
wire length = 1.202e+04 = 7.286e+03 H + 4.737e+03 V
Placement tweakage ends.
move report: tweak moves 33 insts, mean move: 10.65 um, max move: 33.60 um
	max move on inst (U120): (144.00, 83.40) --> (177.60, 83.40)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=710.3MB) @(0:01:34 - 0:01:34).
**ERROR: (ENCSP-2021):	Could not legalize <85> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 122 insts, mean move: 43.53 um, max move: 232.80 um
	max move on inst (U226): (97.80, 29.40) --> (249.00, 111.00)
move report: overall moves 121 insts, mean move: 60.07 um, max move: 225.00 um
	max move on inst (U170): (84.00, 30.00) --> (228.00, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       225.00 um
  inst (U170) with max move: (84, 30) -> (228, 111)
  mean    (X+Y) =        60.07 um
Total instances flipped for WireLenOpt: 9
Total instances moved : 121
*** cpu=0:00:00.0   mem=710.3M  mem(used)=0.1M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=710.3MB) @(0:01:34 - 0:01:34).
Total net length = 1.419e+04 (9.464e+03 4.727e+03) (ext = 3.403e+03)
*** Starting trialRoute (mem=710.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -noPinGuide

routingBox: (0 0) (293400 195000)
coreBox:    (31200 30000) (263400 165000)

Phase 1a route (0:00:00.0 711.6M):
Est net length = 1.356e+04um = 9.376e+03H + 4.188e+03V
Usage: (64.8%H 62.4%V) = (1.087e+04um 1.232e+04um) = (884 456)
Obstruct: 8 = 0 (0.0%H) + 8 (5.4%V)
Overflow: 160 = 118 (80.32% H) + 42 (30.13% V)
Number obstruct path=1 reroute=0

Phase 1b route (0:00:00.0 714.1M):
Usage: (64.7%H 62.2%V) = (1.084e+04um 1.229e+04um) = (883 455)
Overflow: 158 = 118 (80.31% H) + 40 (29.02% V)

Phase 1c route (0:00:00.0 714.1M):
Usage: (64.7%H 62.5%V) = (1.084e+04um 1.235e+04um) = (883 457)
Overflow: 159 = 118 (80.31% H) + 41 (29.78% V)

Phase 1d route (0:00:00.0 714.1M):
Usage: (65.3%H 63.1%V) = (1.093e+04um 1.246e+04um) = (892 461)
Overflow: 143 = 105 (71.38% H) + 38 (27.62% V)

Phase 1a-1d Overflow: 71.38% H + 27.62% V (0:00:00.0 714.1M)


Phase 1e route (0:00:00.0 714.7M):
Usage: (68.4%H 84.3%V) = (1.154e+04um 1.680e+04um) = (934 616)
Overflow: 87 = 31 (21.22% H) + 56 (40.37% V)

Phase 1f route (0:00:00.0 714.7M):
Usage: (69.5%H 82.9%V) = (1.183e+04um 1.651e+04um) = (948 606)
Overflow: 67 = 22 (15.30% H) + 45 (32.09% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	2	 1.44%
 -2:	6	 4.08%	10	 7.19%
 -1:	14	 9.52%	27	19.42%
--------------------------------------
  0:	25	17.01%	34	24.46%
  1:	17	11.56%	22	15.83%
  2:	20	13.61%	11	 7.91%
  3:	13	 8.84%	12	 8.63%
  4:	12	 8.16%	9	 6.47%
  5:	40	27.21%	12	 8.63%


Phase 1e-1f Overflow: 15.30% H + 32.09% V (0:00:00.0 714.7M)

Global route (cpu=0.0s real=0.0s 712.2M)


*** After '-updateRemainTrks' operation: 

Usage: (69.5%H 82.9%V) = (1.183e+04um 1.651e+04um) = (948 606)
Overflow: 67 = 22 (15.30% H) + 45 (32.09% V)

Phase 1l Overflow: 15.30% H + 32.09% V (0:00:00.0 714.7M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	2	 1.44%
 -2:	6	 4.08%	10	 7.19%
 -1:	14	 9.52%	27	19.42%
--------------------------------------
  0:	25	17.01%	34	24.46%
  1:	17	11.56%	22	15.83%
  2:	20	13.61%	11	 7.91%
  3:	13	 8.84%	12	 8.63%
  4:	12	 8.16%	9	 6.47%
  5:	40	27.21%	12	 8.63%


*** Completed Phase 1 route (0:00:00.0 710.3M) ***


Total length: 1.957e+04um, number of vias: 697
M1(H) length: 7.020e+01um, number of vias: 337
M2(V) length: 9.517e+03um, number of vias: 360
M3(H) length: 9.979e+03um
*** Completed Phase 2 route (0:00:00.0 710.3M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=710.3M) ***
Peak Memory Usage was 710.3M 
*** Finished trialRoute (cpu=0:00:00.0 mem=710.3M) ***

End of congRepair (cpu=0:00:00.3, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 710.3M **
<CMD> getOpCond -max
max: typical
<CMD> getOpCond -max
max: typical
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
GigaOpt running with 1 threads.
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 710.6M, totSessionCpu=0:01:49 **
setTrialRouteMode -fixAirConnect true
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clockPropagation forcedIdeal.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=711.1M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=712.1M) ***

Extraction called for design 'controller' of instances=126 and nets=138 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 712.113M)
Found active setup analysis view typical_view
Found active hold analysis view typical_view
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=718.824 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -13.724 |
|           TNS (ns):| -86.594 |
|    Violating Paths:|   17    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.508   |      2 (2)       |
|   max_tran     |      4 (8)       |   -3.911   |      8 (16)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 87.701%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 719.1M, totSessionCpu=0:01:49 **
** INFO : this run is activating placeOpt flow focusing on WNS only...
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
*** Starting optimizing excluded clock nets MEM= 719.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 719.2M) ***
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
*info: There are 2 candidate Buffer cells
*info: There are 3 candidate Inverter cells
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 717.6M, totSessionCpu=0:01:49 **
Begin: GigaOpt Reclaim Optimization
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Info: 1 clock net  excluded from IPO operation.
Reclaim Optimization WNS Slack -13.724  TNS Slack -86.594 Density 87.70
** reclaim pass 0 (0.0) : commits = 0
**Info (ENCSP-259): Instance U121 was not on the placement grid.
It has been moved from (97650,57000) to (97800,57000).
** reclaim pass 1 (0.0) : commits = 2
** reclaim pass 2 (0.0) : commits = 0
Reclaim Optimization End WNS Slack -13.622  TNS Slack -85.750 Density 87.20

** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 2 **
--------------------------------------------------------------
|                                   | Total     | Sequential |
--------------------------------------------------------------
| Num insts resized                 |       2  |       0    |
| Num insts Downsized               |       2  |       0    |
| Num insts Samesized               |       0  |       0    |
| Num insts Upsized                 |       0  |       0    |
--------------------------------------------------------------
Executing incremental physical updates
Executing incremental physical updates
** Finished Reclaim (cpu = 0:00:00.1) (real = 0:00:00.0) **
End: GigaOpt Reclaim Optimization
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 734.6M, totSessionCpu=0:01:49 **
Begin: GigaOpt DRV Optimization
Begin: Processing multi-driver nets
Info: 1 clock net  excluded from IPO operation.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=732.6M) ***
End: Processing multi-driver nets
Info: 1 clock net  excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     9   |    26   |     3   |      3  |     0   |     0   |     0   |     0   | -13.62 |  87.20  |            |           |
|     3   |     6   |     1   |      1  |     0   |     0   |     0   |     0   | -4.86 |  89.55  |   0:00:00.0|     778.7M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=778.7M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 737.6M, totSessionCpu=0:01:49 **
Begin: GigaOpt High fanout net optimization
Info: 1 clock net  excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Iter 1: high fanout nets: 0 density 89.549675
End: GigaOpt High fanout net optimization
Begin: GigaOpt Global Optimization
Info: 1 clock net  excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -4.864  TNS Slack -29.279 
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -4.864| -29.279|    89.55%|   0:00:00.0|  778.0M|typical_view| default | state_reg_2_/D
|  -4.864| -29.279|    89.55%|   0:00:01.0|  778.5M|typical_view| default | state_reg_2_/D
|  -4.372| -23.900|    89.55%|   0:00:00.0|  779.0M|typical_view| default | state_reg_2_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=778.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=778.7M) ***
** GigaOpt Global Opt End WNS Slack -4.372  TNS Slack -23.900 
End: GigaOpt Global Optimization
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 735.6M, totSessionCpu=0:01:49 **
*** Timing NOT met, worst failing slack is -4.372
*** Check timing (0:00:00.0)
Begin: GigaOpt Reclaim Optimization
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Info: 1 clock net  excluded from IPO operation.
Reclaim Optimization WNS Slack -4.372  TNS Slack -23.900 Density 89.55
** reclaim pass 0 (0.0) : commits = 0
** reclaim pass 1 (0.0) : commits = 0
Reclaim Optimization End WNS Slack -4.372  TNS Slack -23.900 Density 89.55

** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
--------------------------------------------------------------
|                                   | Total     | Sequential |
--------------------------------------------------------------
| Num insts resized                 |       0  |       0    |
| Num insts Downsized               |       0  |       0    |
| Num insts Samesized               |       0  |       0    |
| Num insts Upsized                 |       0  |       0    |
--------------------------------------------------------------
Executing incremental physical updates
Executing incremental physical updates
** Finished Reclaim (cpu = 0:00:00.1) (real = 0:00:00.0) **
End: GigaOpt Reclaim Optimization
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 735.6M, totSessionCpu=0:01:49 **
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 125 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
default core: bins with density >  0.75 =  100 % ( 1 / 1 )
RPlace IncrNP: Rollback Lev = -5
RPlace: Density =1.448673, incremental np is triggered.
default core: bins with density >  0.75 =  100 % ( 1 / 1 )
RPlace postIncrNP: Density = 1.448673 -> 1.369027.
RPlace postIncrNP Info: Density distribution changes:
[1.10+      ] :	 1 (1.00%) -> 1 (1.00%)
[1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[0.85 - 0.90] :	 0 (0.00%) -> 0 (0.00%)
[0.80 - 0.85] :	 0 (0.00%) -> 0 (0.00%)
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
[CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=735.6MB) @(0:01:49 - 0:01:49).
move report: incrNP moves 125 insts, mean move: 66.82 um, max move: 205.20 um
	max move on inst (U190): (237.60, 111.00) --> (86.40, 57.00)
Starting refinePlace ...
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=735.6MB) @(0:01:49 - 0:01:49).
move report: preRPlace moves 125 insts, mean move: 37.83 um, max move: 183.00 um
	max move on inst (U134): (254.40, 57.00) --> (97.80, 83.40)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.203e+04 = 7.155e+03 H + 4.875e+03 V
wire length = 1.080e+04 = 5.923e+03 H + 4.875e+03 V
Placement tweakage ends.
move report: tweak moves 75 insts, mean move: 16.21 um, max move: 62.40 um
	max move on inst (U141): (55.20, 83.40) --> (117.60, 83.40)
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U253' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U140' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U141' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U154' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U155' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U246' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U259' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U146' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U239' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U261' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U255' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U245' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U199' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U182' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U124' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U211' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U244' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U250' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U186' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=735.6MB) @(0:01:49 - 0:01:49).
**ERROR: (ENCSP-2021):	Could not legalize <87> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 125 insts, mean move: 39.09 um, max move: 192.00 um
	max move on inst (U251): (117.60, 29.40) --> (228.00, 111.00)
move report: overall moves 123 insts, mean move: 44.37 um, max move: 188.40 um
	max move on inst (U208): (31.20, 57.00) --> (165.60, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       215.40 um
  inst (U208) with max move: (31.2, 30) -> (165.6, 111)
  mean    (X+Y) =        70.01 um
Total instances flipped for WireLenOpt: 7
Total instances moved : 117
*** cpu=0:00:00.1   mem=735.6M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=735.6MB) @(0:01:49 - 0:01:49).
Total net length = 1.167e+04 (6.900e+03 4.766e+03) (ext = 3.125e+03)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Starting trialRoute (mem=735.6M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (293400 195000)
coreBox:    (31200 30000) (263400 165000)

Phase 1a route (0:00:00.0 736.9M):
Est net length = 1.106e+04um = 6.766e+03H + 4.296e+03V
Usage: (48.1%H 61.5%V) = (8.064e+03um 1.224e+04um) = (657 453)
Obstruct: 8 = 0 (0.0%H) + 8 (5.4%V)
Overflow: 117 = 78 (52.86% H) + 40 (28.50% V)

Phase 1b route (0:00:00.0 739.4M):
Usage: (47.9%H 61.3%V) = (8.010e+03um 1.221e+04um) = (654 452)
Overflow: 118 = 79 (53.65% H) + 39 (28.37% V)

Phase 1c route (0:00:00.0 739.4M):
Usage: (47.9%H 61.3%V) = (8.010e+03um 1.221e+04um) = (654 452)
Overflow: 118 = 79 (53.65% H) + 39 (28.37% V)

Phase 1d route (0:00:00.0 739.4M):
Usage: (48.6%H 62.1%V) = (8.136e+03um 1.237e+04um) = (663 458)
Overflow: 91 = 56 (38.41% H) + 35 (24.86% V)

Phase 1a-1d Overflow: 38.41% H + 24.86% V (0:00:00.0 739.4M)


Phase 1e route (0:00:00.0 740.1M):
Usage: (50.8%H 74.4%V) = (8.549e+03um 1.488e+04um) = (693 548)
Overflow: 54 = 5 (3.68% H) + 48 (34.74% V)

Phase 1f route (0:00:00.0 740.1M):
Usage: (54.1%H 73.5%V) = (9.166e+03um 1.474e+04um) = (739 542)
Overflow: 39 = 5 (3.68% H) + 33 (23.97% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	1	 0.68%	8	 5.76%
 -1:	4	 2.72%	22	15.83%
--------------------------------------
  0:	20	13.61%	38	27.34%
  1:	17	11.56%	14	10.07%
  2:	14	 9.52%	10	 7.19%
  3:	14	 9.52%	9	 6.47%
  4:	13	 8.84%	18	12.95%
  5:	64	43.54%	20	14.39%


Phase 1e-1f Overflow: 3.68% H + 23.97% V (0:00:00.0 740.1M)

Global route (cpu=0.0s real=0.0s 737.6M)


*** After '-updateRemainTrks' operation: 

Usage: (54.1%H 73.5%V) = (9.166e+03um 1.474e+04um) = (739 542)
Overflow: 39 = 5 (3.68% H) + 33 (23.97% V)

Phase 1l Overflow: 3.68% H + 23.97% V (0:00:00.0 740.1M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	1	 0.68%	8	 5.76%
 -1:	4	 2.72%	22	15.83%
--------------------------------------
  0:	20	13.61%	38	27.34%
  1:	17	11.56%	14	10.07%
  2:	14	 9.52%	10	 7.19%
  3:	14	 9.52%	9	 6.47%
  4:	13	 8.84%	18	12.95%
  5:	64	43.54%	20	14.39%


*** Completed Phase 1 route (0:00:00.0 735.6M) ***


Total length: 1.562e+04um, number of vias: 653
M1(H) length: 5.002e+01um, number of vias: 340
M2(V) length: 8.091e+03um, number of vias: 313
M3(H) length: 7.480e+03um
*** Completed Phase 2 route (0:00:00.0 735.6M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=735.6M) ***
Peak Memory Usage was 735.6M 
*** Finished trialRoute (cpu=0:00:00.0 mem=735.6M) ***

Extraction called for design 'controller' of instances=129 and nets=141 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 735.621M)
Trial Route Overflow 3.6831384778(H) 23.9666967619(V)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Start repairing congestion with level 5.
Iteration  3: Total net bbox = 4.966e+03 (2.78e+03 2.18e+03)
              Est.  stn bbox = 4.966e+03 (2.78e+03 2.18e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 735.6M
Iteration  4: Total net bbox = 6.033e+03 (3.63e+03 2.40e+03)
              Est.  stn bbox = 6.033e+03 (3.63e+03 2.40e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 735.6M
Iteration  5: Total net bbox = 6.122e+03 (3.58e+03 2.55e+03)
              Est.  stn bbox = 6.122e+03 (3.58e+03 2.55e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 735.6M
Iteration  6: Total net bbox = 6.478e+03 (3.76e+03 2.72e+03)
              Est.  stn bbox = 6.478e+03 (3.76e+03 2.72e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 735.6M
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 125 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=735.7MB) @(0:01:50 - 0:01:50).
move report: preRPlace moves 125 insts, mean move: 33.37 um, max move: 180.60 um
	max move on inst (U140): (252.00, 57.00) --> (97.80, 83.40)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.106e+04 = 6.637e+03 H + 4.426e+03 V
wire length = 9.339e+03 = 4.914e+03 H + 4.426e+03 V
Placement tweakage ends.
move report: tweak moves 83 insts, mean move: 20.88 um, max move: 149.40 um
	max move on inst (U135): (97.80, 29.40) --> (247.20, 29.40)
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U155' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=735.7MB) @(0:01:50 - 0:01:50).
**ERROR: (ENCSP-2021):	Could not legalize <90> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 125 insts, mean move: 39.50 um, max move: 175.80 um
	max move on inst (U121): (97.80, 83.40) --> (247.20, 57.00)
move report: overall moves 121 insts, mean move: 43.02 um, max move: 171.00 um
	max move on inst (U154): (84.00, 84.00) --> (228.00, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       171.00 um
  inst (U154) with max move: (84, 84) -> (228, 111)
  mean    (X+Y) =        43.02 um
Total instances flipped for WireLenOpt: 3
Total instances moved : 121
*** cpu=0:00:00.0   mem=735.7M  mem(used)=0.1M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=735.7MB) @(0:01:50 - 0:01:50).
Total net length = 1.004e+04 (6.113e+03 3.926e+03) (ext = 2.582e+03)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).
*** Starting trialRoute (mem=735.7M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (293400 195000)
coreBox:    (31200 30000) (263400 165000)

Phase 1a route (0:00:00.0 737.0M):
Est net length = 9.310e+03um = 6.040e+03H + 3.270e+03V
Usage: (43.7%H 57.1%V) = (7.322e+03um 1.140e+04um) = (596 422)
Obstruct: 7 = 0 (0.0%H) + 7 (4.8%V)
Overflow: 85 = 56 (38.39% H) + 28 (20.07% V)
Number obstruct path=2 reroute=0

Phase 1b route (0:00:00.0 739.5M):
Usage: (43.8%H 57.1%V) = (7.328e+03um 1.140e+04um) = (598 422)
Overflow: 85 = 55 (37.53% H) + 30 (21.39% V)

Phase 1c route (0:00:00.0 739.5M):
Usage: (43.9%H 57.1%V) = (7.340e+03um 1.140e+04um) = (599 422)
Overflow: 84 = 55 (37.11% H) + 30 (21.39% V)

Phase 1d route (0:00:00.0 739.5M):
Usage: (44.1%H 57.6%V) = (7.381e+03um 1.151e+04um) = (602 426)
Overflow: 67 = 45 (30.69% H) + 22 (15.45% V)

Phase 1a-1d Overflow: 30.69% H + 15.45% V (0:00:00.0 739.5M)


Phase 1e route (0:00:00.0 740.1M):
Usage: (45.2%H 64.1%V) = (7.562e+03um 1.282e+04um) = (617 474)
Overflow: 31 = 5 (3.40% H) + 26 (18.45% V)

Phase 1f route (0:00:00.0 740.1M):
Usage: (46.4%H 63.6%V) = (7.806e+03um 1.273e+04um) = (634 470)
Overflow: 23 = 3 (2.32% H) + 19 (13.87% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	1	 0.68%	1	 0.71%
 -1:	2	 1.36%	18	12.86%
--------------------------------------
  0:	21	14.29%	38	27.14%
  1:	22	14.97%	11	 7.86%
  2:	10	 6.80%	14	10.00%
  3:	7	 4.76%	15	10.71%
  4:	7	 4.76%	12	 8.57%
  5:	77	52.38%	31	22.14%


Phase 1e-1f Overflow: 2.32% H + 13.87% V (0:00:00.0 740.1M)

Global route (cpu=0.0s real=0.0s 737.6M)


*** After '-updateRemainTrks' operation: 

Usage: (46.4%H 63.6%V) = (7.806e+03um 1.273e+04um) = (634 470)
Overflow: 23 = 3 (2.32% H) + 19 (13.87% V)

Phase 1l Overflow: 2.32% H + 13.87% V (0:00:00.0 740.1M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	1	 0.68%	1	 0.71%
 -1:	2	 1.36%	18	12.86%
--------------------------------------
  0:	21	14.29%	38	27.14%
  1:	22	14.97%	11	 7.86%
  2:	10	 6.80%	14	10.00%
  3:	7	 4.76%	15	10.71%
  4:	7	 4.76%	12	 8.57%
  5:	77	52.38%	31	22.14%


*** Completed Phase 1 route (0:00:00.0 735.7M) ***


Total length: 1.218e+04um, number of vias: 654
M1(H) length: 5.259e+01um, number of vias: 340
M2(V) length: 5.878e+03um, number of vias: 314
M3(H) length: 6.245e+03um
*** Completed Phase 2 route (0:00:00.0 735.7M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=735.7M) ***
Peak Memory Usage was 735.7M 
*** Finished trialRoute (cpu=0:00:00.0 mem=735.7M) ***

Extraction called for design 'controller' of instances=129 and nets=141 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 735.688M)
Found active setup analysis view typical_view
Found active hold analysis view typical_view
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=720.684 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=735.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.355  |
|           TNS (ns):| -21.060 |
|    Violating Paths:|   11    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.550%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 720.9M, totSessionCpu=0:01:50 **
*** Timing NOT met, worst failing slack is -3.355
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -3.355 TNS Slack -21.060 Density 89.55
Optimizer WNS Pass 0
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.355| -21.060|    89.55%|   0:00:00.0|  778.7M|typical_view| default | state_reg_3_/D
|  -3.068| -20.773|    89.55%|   0:00:00.0|  783.4M|typical_view| default | state_reg_3_/D
|  -3.068| -20.519|    88.77%|   0:00:00.0|  783.4M|typical_view| default | state_reg_3_/D
|  -2.957| -20.192|    88.77%|   0:00:00.0|  783.4M|typical_view| default | state_reg_3_/D
|  -2.863| -20.208|    88.77%|   0:00:00.0|  783.4M|typical_view| default | state_reg_3_/D
|  -2.852| -20.198|    88.77%|   0:00:00.0|  783.4M|typical_view| default | state_reg_3_/D
|  -2.852| -20.066|    88.77%|   0:00:01.0|  786.7M|typical_view| default | state_reg_3_/D
|  -2.852| -20.066|    88.77%|   0:00:00.0|  786.4M|typical_view| default | state_reg_3_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=786.4M) ***
** GigaOpt Optimizer WNS Slack -2.852 TNS Slack -20.066 Density 88.77
*** Starting refinePlace (0:01:51 mem=786.7M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 124 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=786.7MB) @(0:01:51 - 0:01:51).
move report: preRPlace moves 124 insts, mean move: 38.13 um, max move: 167.40 um
	max move on inst (U141): (237.60, 57.00) --> (97.80, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=786.7MB) @(0:01:51 - 0:01:51).
**ERROR: (ENCSP-2021):	Could not legalize <87> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 124 insts, mean move: 39.38 um, max move: 157.20 um
	max move on inst (U250): (117.60, 29.40) --> (247.20, 57.00)
move report: overall moves 100 insts, mean move: 31.97 um, max move: 154.80 um
	max move on inst (U214): (127.20, 57.00) --> (228.00, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       154.80 um
  inst (U214) with max move: (127.2, 57) -> (228, 111)
  mean    (X+Y) =        31.97 um
Total instances moved : 100
*** cpu=0:00:00.1   mem=786.7M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=786.7MB) @(0:01:51 - 0:01:51).
*** maximum move = 154.8um ***
*** Finished refinePlace (0:01:51 mem=786.7M) ***
*** Finished re-routing un-routed nets (786.7M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=786.7M) ***
** GigaOpt Optimizer WNS Slack -2.895 TNS Slack -20.498 Density 88.77
Recovering Place ECO bump
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -2.895| -20.498|    88.77%|   0:00:00.0|  786.4M|typical_view| default | state_reg_3_/D
|  -2.895| -20.498|    88.77%|   0:00:00.0|  786.7M|typical_view| default | state_reg_3_/D
|  -2.895| -20.498|    88.77%|   0:00:01.0|  786.4M|typical_view| default | state_reg_3_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=786.4M) ***
Optimizer WNS Pass 1
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -2.895| -20.498|    88.77%|   0:00:00.0|  786.4M|typical_view| default | state_reg_3_/D
|  -2.895| -20.498|    88.77%|   0:00:00.0|  786.7M|typical_view| default | state_reg_3_/D
|  -2.895| -20.498|    88.77%|   0:00:00.0|  786.4M|typical_view| default | state_reg_3_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.7 real=0:00:00.0 mem=786.4M) ***
** GigaOpt Optimizer WNS Slack -2.895 TNS Slack -20.498 Density 88.77
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -2.895| -20.498|    88.77%|   0:00:00.0|  786.4M|typical_view| default | state_reg_3_/D
|  -2.895| -20.498|    88.77%|   0:00:00.0|  786.7M|typical_view| default | state_reg_3_/D
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Global Optimization Step (cpu=0:00:00.0 real=0:00:00.0 mem=786.4M) ***
*** Starting refinePlace (0:01:52 mem=786.7M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 124 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=786.7MB) @(0:01:52 - 0:01:52).
move report: preRPlace moves 124 insts, mean move: 59.49 um, max move: 268.80 um
	max move on inst (U176): (31.20, 111.00) --> (218.40, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=786.7MB) @(0:01:52 - 0:01:52).
**ERROR: (ENCSP-2021):	Could not legalize <87> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 124 insts, mean move: 32.58 um, max move: 146.40 um
	max move on inst (U138): (163.20, 29.40) --> (228.00, 111.00)
move report: overall moves 102 insts, mean move: 58.39 um, max move: 268.20 um
	max move on inst (U176): (31.20, 111.00) --> (218.40, 30.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       268.20 um
  inst (U176) with max move: (31.2, 111) -> (218.4, 30)
  mean    (X+Y) =        58.39 um
Total instances moved : 102
*** cpu=0:00:00.1   mem=786.7M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=786.7MB) @(0:01:52 - 0:01:52).
*** maximum move = 268.2um ***
*** Finished refinePlace (0:01:52 mem=786.7M) ***
*** Finished re-routing un-routed nets (786.7M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:01.0 mem=786.7M) ***
** GigaOpt Optimizer WNS Slack -3.271 TNS Slack -24.222 Density 88.77
Recovering Place ECO bump
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.271| -24.222|    88.77%|   0:00:00.0|  786.4M|typical_view| default | state_reg_1_/D
|  -3.271| -24.222|    88.77%|   0:00:00.0|  786.7M|typical_view| default | state_reg_1_/D
|  -2.957| -23.263|    88.78%|   0:00:00.0|  786.7M|typical_view| default | state_reg_1_/D
|  -2.926| -23.140|    88.78%|   0:00:00.0|  786.7M|typical_view| default | state_reg_1_/D
|  -2.926| -23.140|    88.78%|   0:00:00.0|  786.4M|typical_view| default | state_reg_1_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=786.4M) ***
*** Starting refinePlace (0:01:53 mem=786.7M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 124 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=786.7MB) @(0:01:53 - 0:01:53).
**ERROR: (ENCSP-2021):	Could not legalize <87> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 9 insts, mean move: 48.13 um, max move: 95.40 um
	max move on inst (U120): (33.60, 30.00) --> (48.00, 111.00)
move report: overall moves 9 insts, mean move: 48.13 um, max move: 95.40 um
	max move on inst (U120): (33.60, 30.00) --> (48.00, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        95.40 um
  inst (U120) with max move: (33.6, 30) -> (48, 111)
  mean    (X+Y) =        48.13 um
Total instances moved : 9
*** cpu=0:00:00.0   mem=786.7M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=786.7MB) @(0:01:53 - 0:01:53).
*** maximum move = 95.4um ***
*** Finished refinePlace (0:01:53 mem=786.7M) ***
*** Finished re-routing un-routed nets (786.7M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=786.7M) ***
** GigaOpt Optimizer WNS Slack -2.926 TNS Slack -23.391 Density 88.78

*** Finish pre-CTS Setup Fixing (cpu=0:00:03.0 real=0:00:03.0 mem=786.4M) ***

End: GigaOpt Optimization in WNS mode
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     Summary (cpu=0.05min real=0.05min mem=737.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.926  |
|           TNS (ns):| -23.391 |
|    Violating Paths:|   11    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.006   |      1 (1)       |
|   max_tran     |      2 (4)       |   -0.078   |      2 (4)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.783%
Routing Overflow: 2.32% H and 13.87% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 737.1M, totSessionCpu=0:01:53 **
GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=735.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.926  |
|           TNS (ns):| -23.391 |
|    Violating Paths:|   11    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.006   |      1 (1)       |
|   max_tran     |      2 (4)       |   -0.078   |      2 (4)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.783%
Routing Overflow: 2.32% H and 13.87% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 735.1M, totSessionCpu=0:01:53 **
Begin: GigaOpt harden opt
Info: 1 clock net  excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
End: GigaOpt harden opt
*** Timing NOT met, worst failing slack is -2.926
*** Check timing (0:00:00.0)
Begin: GigaOpt Reclaim Optimization
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Info: 1 clock net  excluded from IPO operation.
Reclaim Optimization WNS Slack -2.926  TNS Slack -23.391 Density 88.78
** reclaim pass 0 (0.0) : commits = 0
** reclaim pass 1 (0.0) : commits = 0
Reclaim Optimization End WNS Slack -2.926  TNS Slack -23.391 Density 88.78

** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
--------------------------------------------------------------
|                                   | Total     | Sequential |
--------------------------------------------------------------
| Num insts resized                 |       0  |       0    |
| Num insts Downsized               |       0  |       0    |
| Num insts Samesized               |       0  |       0    |
| Num insts Upsized                 |       0  |       0    |
--------------------------------------------------------------
Executing incremental physical updates
Executing incremental physical updates
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 124 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=737.2MB) @(0:01:53 - 0:01:53).
move report: preRPlace moves 124 insts, mean move: 56.94 um, max move: 225.60 um
	max move on inst (U144): (194.40, 111.00) --> (50.40, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 2.010e+04 = 1.266e+04 H + 7.442e+03 V
wire length = 1.974e+04 = 1.230e+04 H + 7.442e+03 V
Placement tweakage ends.
move report: tweak moves 20 insts, mean move: 13.80 um, max move: 35.40 um
	max move on inst (U170): (253.80, 29.40) --> (218.40, 29.40)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=737.2MB) @(0:01:53 - 0:01:53).
**ERROR: (ENCSP-2021):	Could not legalize <85> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 124 insts, mean move: 38.37 um, max move: 156.00 um
	max move on inst (U124): (120.00, 137.40) --> (249.60, 111.00)
move report: overall moves 120 insts, mean move: 37.19 um, max move: 179.40 um
	max move on inst (U137): (196.80, 30.00) --> (98.40, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       179.40 um
  inst (U137) with max move: (196.8, 30) -> (98.4, 111)
  mean    (X+Y) =        37.19 um
Total instances flipped for WireLenOpt: 17
Total instances moved : 120
*** cpu=0:00:00.1   mem=737.2M  mem(used)=0.1M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=737.2MB) @(0:01:53 - 0:01:53).
** Finished Reclaim (cpu = 0:00:00.1) (real = 0:00:00.0) **
End: GigaOpt Reclaim Optimization
*** Starting trialRoute (mem=737.2M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (293400 195000)
coreBox:    (31200 30000) (263400 165000)

Phase 1a route (0:00:00.0 738.5M):
Est net length = 1.744e+04um = 1.204e+04H + 5.403e+03V
Usage: (81.1%H 69.1%V) = (1.361e+04um 1.358e+04um) = (1107 503)
Obstruct: 8 = 0 (0.0%H) + 8 (5.4%V)
Overflow: 215 = 155 (105.27% H) + 60 (43.35% V)
Number obstruct path=1 reroute=0

Phase 1b route (0:00:00.0 741.0M):
Usage: (81.2%H 69.2%V) = (1.363e+04um 1.361e+04um) = (1108 504)
Overflow: 216 = 154 (105.02% H) + 61 (44.01% V)

Phase 1c route (0:00:00.0 741.0M):
Usage: (81.2%H 69.2%V) = (1.363e+04um 1.361e+04um) = (1108 504)
Overflow: 216 = 154 (105.02% H) + 61 (44.01% V)

Phase 1d route (0:00:00.0 741.0M):
Usage: (82.8%H 71.8%V) = (1.389e+04um 1.413e+04um) = (1130 523)
Overflow: 221 = 160 (108.57% H) + 62 (44.43% V)

Phase 1a-1d Overflow: 108.57% H + 44.43% V (0:00:00.0 741.0M)


**WARN: (ENCTR-4429):	Too congested. Giving up phase1 prematurely.
If you want to try harder then use the 'tryHarder' option.
Congestion numbers will be somewhat higher than usual.

Usage: (82.8%H 71.8%V) = (1.389e+04um 1.413e+04um) = (1130 523)
Overflow: 221 = 160 (108.57% H) + 62 (44.43% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	44	29.93%	2	 1.44%
 -4:	3	 2.04%	3	 2.16%
 -3:	5	 3.40%	5	 3.60%
 -2:	2	 1.36%	16	11.51%
 -1:	3	 2.04%	20	14.39%
--------------------------------------
  0:	7	 4.76%	13	 9.35%
  1:	1	 0.68%	11	 7.91%
  2:	2	 1.36%	16	11.51%
  3:	5	 3.40%	1	 0.72%
  4:	0	 0.00%	12	 8.63%
  5:	75	51.02%	40	28.78%
Overflow: 108.57% H + 44.43% V (0:00:00.0 741.0M)

Usage: (82.8%H 71.8%V) = (1.389e+04um 1.413e+04um) = (1130 523)
Overflow: 221 = 160 (108.57% H) + 62 (44.43% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	44	29.93%	2	 1.44%
 -4:	3	 2.04%	3	 2.16%
 -3:	5	 3.40%	5	 3.60%
 -2:	2	 1.36%	16	11.51%
 -1:	3	 2.04%	20	14.39%
--------------------------------------
  0:	7	 4.76%	13	 9.35%
  1:	1	 0.68%	11	 7.91%
  2:	2	 1.36%	16	11.51%
  3:	5	 3.40%	1	 0.72%
  4:	0	 0.00%	12	 8.63%
  5:	75	51.02%	40	28.78%

Global route (cpu=0.0s real=0.0s 738.5M)


*** After '-updateRemainTrks' operation: 

Usage: (82.8%H 71.8%V) = (1.389e+04um 1.413e+04um) = (1130 523)
Overflow: 221 = 160 (108.57% H) + 62 (44.43% V)

Phase 1l Overflow: 108.57% H + 44.43% V (0:00:00.0 741.0M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	44	29.93%	2	 1.44%
 -4:	3	 2.04%	3	 2.16%
 -3:	5	 3.40%	5	 3.60%
 -2:	2	 1.36%	16	11.51%
 -1:	3	 2.04%	20	14.39%
--------------------------------------
  0:	7	 4.76%	13	 9.35%
  1:	1	 0.68%	11	 7.91%
  2:	2	 1.36%	16	11.51%
  3:	5	 3.40%	1	 0.72%
  4:	0	 0.00%	12	 8.63%
  5:	75	51.02%	40	28.78%


*** Completed Phase 1 route (0:00:00.0 737.2M) ***


Total length: 1.982e+04um, number of vias: 724
M1(H) length: 4.839e+01um, number of vias: 340
M2(V) length: 7.610e+03um, number of vias: 384
M3(H) length: 1.216e+04um
*** Completed Phase 2 route (0:00:00.0 737.2M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=737.2M) ***
Peak Memory Usage was 737.2M 
*** Finished trialRoute (cpu=0:00:00.0 mem=737.2M) ***

Extraction called for design 'controller' of instances=128 and nets=140 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 737.188M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 733.5M, InitMEM = 733.5M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=722.199 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 722.2M) ***
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=722.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.669  |
|           TNS (ns):| -29.255 |
|    Violating Paths:|   13    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.005   |      1 (1)       |
|   max_tran     |      2 (4)       |   -0.071   |      2 (4)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.783%
Routing Overflow: 108.57% H and 44.43% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 722.4M, totSessionCpu=0:01:53 **
Trial Route Overflow 108.567184068(H) 44.4315158207(V)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Start repairing congestion with level 3.
Iteration  4: Total net bbox = 6.081e+03 (3.66e+03 2.42e+03)
              Est.  stn bbox = 6.081e+03 (3.66e+03 2.42e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 722.4M
Iteration  5: Total net bbox = 6.128e+03 (3.57e+03 2.56e+03)
              Est.  stn bbox = 6.128e+03 (3.57e+03 2.56e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 722.4M
Iteration  6: Total net bbox = 6.449e+03 (3.73e+03 2.72e+03)
              Est.  stn bbox = 6.449e+03 (3.73e+03 2.72e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 722.4M
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 124 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=722.4MB) @(0:01:53 - 0:01:53).
move report: preRPlace moves 124 insts, mean move: 31.16 um, max move: 180.60 um
	max move on inst (U140): (252.00, 57.00) --> (97.80, 83.40)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.111e+04 = 6.629e+03 H + 4.484e+03 V
wire length = 9.444e+03 = 4.961e+03 H + 4.484e+03 V
Placement tweakage ends.
move report: tweak moves 83 insts, mean move: 20.07 um, max move: 95.10 um
	max move on inst (U123): (100.20, 83.40) --> (195.30, 83.40)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=722.4MB) @(0:01:53 - 0:01:53).
**ERROR: (ENCSP-2021):	Could not legalize <87> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 124 insts, mean move: 41.50 um, max move: 175.80 um
	max move on inst (U154): (97.80, 83.40) --> (247.20, 57.00)
move report: overall moves 119 insts, mean move: 50.49 um, max move: 190.80 um
	max move on inst (U168): (91.20, 57.00) --> (228.00, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       190.80 um
  inst (U168) with max move: (91.2, 57) -> (228, 111)
  mean    (X+Y) =        50.49 um
Total instances flipped for WireLenOpt: 5
Total instances moved : 119
*** cpu=0:00:00.0   mem=722.4M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=722.4MB) @(0:01:53 - 0:01:53).
Total net length = 1.086e+04 (6.090e+03 4.771e+03) (ext = 2.378e+03)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).
*** Starting trialRoute (mem=722.4M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (293400 195000)
coreBox:    (31200 30000) (263400 165000)

Phase 1a route (0:00:00.0 723.7M):
Est net length = 1.012e+04um = 5.961e+03H + 4.161e+03V
Usage: (43.2%H 59.8%V) = (7.189e+03um 1.183e+04um) = (589 438)
Obstruct: 7 = 0 (0.0%H) + 7 (4.8%V)
Overflow: 84 = 54 (36.75% H) + 30 (21.57% V)
Number obstruct path=1 reroute=0

Phase 1b route (0:00:00.0 726.2M):
Usage: (43.2%H 59.9%V) = (7.189e+03um 1.186e+04um) = (589 439)
Overflow: 83 = 52 (35.67% H) + 30 (21.74% V)

Phase 1c route (0:00:00.0 726.2M):
Usage: (43.2%H 59.9%V) = (7.189e+03um 1.186e+04um) = (589 439)
Overflow: 82 = 52 (35.16% H) + 30 (21.74% V)

Phase 1d route (0:00:00.0 726.2M):
Usage: (43.5%H 60.3%V) = (7.251e+03um 1.194e+04um) = (594 442)
Overflow: 66 = 36 (24.70% H) + 29 (21.06% V)

Phase 1a-1d Overflow: 24.70% H + 21.06% V (0:00:00.0 726.2M)


Phase 1e route (0:00:00.0 726.9M):
Usage: (44.0%H 64.9%V) = (7.334e+03um 1.290e+04um) = (601 476)
Overflow: 33 = 4 (2.72% H) + 29 (20.40% V)

Phase 1f route (0:00:00.0 726.9M):
Usage: (45.8%H 64.7%V) = (7.728e+03um 1.283e+04um) = (625 474)
Overflow: 27 = 5 (3.40% H) + 22 (15.59% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 1.43%
 -1:	5	 3.40%	19	13.57%
--------------------------------------
  0:	15	10.20%	40	28.57%
  1:	18	12.24%	7	 5.00%
  2:	8	 5.44%	19	13.57%
  3:	9	 6.12%	7	 5.00%
  4:	17	11.56%	16	11.43%
  5:	75	51.02%	30	21.43%


Phase 1e-1f Overflow: 3.40% H + 15.59% V (0:00:00.0 726.9M)

Global route (cpu=0.0s real=0.0s 724.4M)


*** After '-updateRemainTrks' operation: 

Usage: (45.8%H 64.7%V) = (7.728e+03um 1.283e+04um) = (625 474)
Overflow: 27 = 5 (3.40% H) + 22 (15.59% V)

Phase 1l Overflow: 3.40% H + 15.59% V (0:00:00.0 726.9M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 1.43%
 -1:	5	 3.40%	19	13.57%
--------------------------------------
  0:	15	10.20%	40	28.57%
  1:	18	12.24%	7	 5.00%
  2:	8	 5.44%	19	13.57%
  3:	9	 6.12%	7	 5.00%
  4:	17	11.56%	16	11.43%
  5:	75	51.02%	30	21.43%


*** Completed Phase 1 route (0:00:00.0 722.4M) ***


Total length: 1.280e+04um, number of vias: 636
M1(H) length: 5.333e+01um, number of vias: 341
M2(V) length: 6.537e+03um, number of vias: 295
M3(H) length: 6.214e+03um
*** Completed Phase 2 route (0:00:00.0 722.4M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=722.4M) ***
Peak Memory Usage was 722.4M 
*** Finished trialRoute (cpu=0:00:00.0 mem=722.4M) ***

Extraction called for design 'controller' of instances=128 and nets=140 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 722.438M)
Found active setup analysis view typical_view
Found active hold analysis view typical_view
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=722.184 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=721.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.050  |
|           TNS (ns):| -19.961 |
|    Violating Paths:|   12    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.783%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 722.4M, totSessionCpu=0:01:53 **
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     3   |     6   |     1   |      1  |     0   |     0   |     0   |     0   | -3.05 |  88.78  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -3.05 |  89.56  |   0:00:00.0|     781.9M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -3.05 |  89.56  |   0:00:00.0|     781.9M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=781.9M) ***

*** Starting refinePlace (0:01:53 mem=782.2M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 125 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=782.3MB) @(0:01:53 - 0:01:53).
move report: preRPlace moves 125 insts, mean move: 41.57 um, max move: 169.20 um
	max move on inst (U140): (239.40, 57.00) --> (97.80, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=782.3MB) @(0:01:53 - 0:01:53).
**ERROR: (ENCSP-2021):	Could not legalize <87> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 125 insts, mean move: 42.23 um, max move: 192.00 um
	max move on inst (U245): (117.60, 29.40) --> (228.00, 111.00)
move report: overall moves 94 insts, mean move: 44.30 um, max move: 165.00 um
	max move on inst (U199): (134.40, 30.00) --> (218.40, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       165.00 um
  inst (U199) with max move: (134.4, 30) -> (218.4, 111)
  mean    (X+Y) =        44.30 um
Total instances moved : 94
*** cpu=0:00:00.1   mem=782.3M  mem(used)=0.1M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=782.3MB) @(0:01:53 - 0:01:53).
*** maximum move = 165.0um ***
*** Finished refinePlace (0:01:53 mem=782.3M) ***
*** Finished re-routing un-routed nets (782.3M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=782.3M) ***
End: GigaOpt DRV Optimization
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     Summary (cpu=0.00min real=0.02min mem=739.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.050  |
|           TNS (ns):| -20.018 |
|    Violating Paths:|   12    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.565%
Routing Overflow: 3.40% H and 15.59% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 739.4M, totSessionCpu=0:01:53 **
*** Timing NOT met, worst failing slack is -3.050
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -3.050 TNS Slack -20.018 Density 89.56
Optimizer WNS Pass 0
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.050| -20.018|    89.56%|   0:00:00.0|  780.1M|typical_view| default | state_reg_3_/D
|  -3.050| -20.018|    89.56%|   0:00:00.0|  782.6M|typical_view| default | state_reg_3_/D
|  -3.050| -19.813|    89.56%|   0:00:00.0|  784.6M|typical_view| default | state_reg_3_/D
|  -3.050| -19.813|    89.56%|   0:00:01.0|  784.6M|typical_view| default | state_reg_3_/D
|  -3.050| -19.813|    89.56%|   0:00:00.0|  784.4M|typical_view| default | state_reg_3_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=784.4M) ***
** GigaOpt Optimizer WNS Slack -3.050 TNS Slack -19.813 Density 89.56
*** Starting refinePlace (0:01:54 mem=784.6M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 125 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=784.6MB) @(0:01:54 - 0:01:54).
move report: preRPlace moves 125 insts, mean move: 42.59 um, max move: 156.60 um
	max move on inst (U161): (228.00, 57.00) --> (97.80, 83.40)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=784.6MB) @(0:01:54 - 0:01:54).
**ERROR: (ENCSP-2021):	Could not legalize <87> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 125 insts, mean move: 39.54 um, max move: 210.00 um
	max move on inst (U254): (117.60, 137.40) --> (247.20, 57.00)
move report: overall moves 84 insts, mean move: 37.26 um, max move: 154.80 um
	max move on inst (U254): (146.40, 111.00) --> (247.20, 57.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       154.80 um
  inst (U254) with max move: (146.4, 111) -> (247.2, 57)
  mean    (X+Y) =        37.26 um
Total instances moved : 84
*** cpu=0:00:00.1   mem=784.6M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=784.6MB) @(0:01:54 - 0:01:54).
*** maximum move = 154.8um ***
*** Finished refinePlace (0:01:54 mem=784.6M) ***
*** Finished re-routing un-routed nets (784.6M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=784.6M) ***
** GigaOpt Optimizer WNS Slack -3.239 TNS Slack -20.542 Density 89.56
Recovering Place ECO bump
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.239| -20.542|    89.56%|   0:00:00.0|  784.4M|typical_view| default | state_reg_2_/D
|  -3.239| -20.542|    89.56%|   0:00:00.0|  784.6M|typical_view| default | state_reg_2_/D
|  -3.050| -20.249|    89.58%|   0:00:00.0|  784.6M|typical_view| default | state_reg_3_/D
|  -3.050| -20.249|    89.58%|   0:00:00.0|  784.4M|typical_view| default | state_reg_3_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=784.4M) ***
** GigaOpt Optimizer WNS Slack -3.050 TNS Slack -20.249 Density 89.58
Optimizer WNS Pass 1
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.050| -20.249|    89.58%|   0:00:00.0|  784.4M|typical_view| default | state_reg_3_/D
|  -3.050| -20.249|    89.58%|   0:00:00.0|  784.6M|typical_view| default | state_reg_3_/D
|  -3.050| -19.898|    89.58%|   0:00:01.0|  784.7M|typical_view| default | state_reg_3_/D
|  -3.050| -19.898|    89.58%|   0:00:00.0|  784.7M|typical_view| default | state_reg_3_/D
|  -3.050| -19.898|    89.58%|   0:00:00.0|  784.4M|typical_view| default | state_reg_3_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=784.4M) ***
** GigaOpt Optimizer WNS Slack -3.050 TNS Slack -19.898 Density 89.58
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.050| -19.898|    89.58%|   0:00:00.0|  784.4M|typical_view| default | state_reg_3_/D
|  -3.050| -19.826|    89.58%|   0:00:00.0|  784.7M|typical_view| default | state_reg_3_/D
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Global Optimization Step (cpu=0:00:00.0 real=0:00:00.0 mem=784.4M) ***
*** Starting refinePlace (0:01:56 mem=784.7M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 125 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=784.7MB) @(0:01:56 - 0:01:56).
move report: preRPlace moves 125 insts, mean move: 38.78 um, max move: 122.40 um
	max move on inst (U141): (91.20, 111.00) --> (50.40, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=784.7MB) @(0:01:56 - 0:01:56).
**ERROR: (ENCSP-2021):	Could not legalize <87> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 125 insts, mean move: 36.81 um, max move: 198.00 um
	max move on inst (U251): (129.60, 137.40) --> (247.20, 57.00)
move report: overall moves 81 insts, mean move: 30.68 um, max move: 138.00 um
	max move on inst (U251): (163.20, 111.00) --> (247.20, 57.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       138.00 um
  inst (U251) with max move: (163.2, 111) -> (247.2, 57)
  mean    (X+Y) =        30.68 um
Total instances moved : 81
*** cpu=0:00:00.1   mem=784.7M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=784.7MB) @(0:01:56 - 0:01:56).
*** maximum move = 138.0um ***
*** Finished refinePlace (0:01:56 mem=784.7M) ***
*** Finished re-routing un-routed nets (784.7M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=784.7M) ***
** GigaOpt Optimizer WNS Slack -3.589 TNS Slack -20.816 Density 89.58
Recovering Place ECO bump
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.589| -20.816|    89.58%|   0:00:00.0|  784.4M|typical_view| default | state_reg_3_/D
|  -3.589| -20.816|    89.58%|   0:00:00.0|  784.7M|typical_view| default | state_reg_3_/D
|  -3.589| -20.816|    89.58%|   0:00:01.0|  784.4M|typical_view| default | state_reg_3_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=784.4M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:03.0 real=0:00:03.0 mem=784.4M) ***

End: GigaOpt Optimization in WNS mode
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     Summary (cpu=0.05min real=0.05min mem=737.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.589  |
|           TNS (ns):| -20.816 |
|    Violating Paths:|   12    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.580%
Routing Overflow: 3.40% H and 15.59% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 737.6M, totSessionCpu=0:01:56 **
GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=735.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.589  |
|           TNS (ns):| -20.816 |
|    Violating Paths:|   12    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.580%
Routing Overflow: 3.40% H and 15.59% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 735.6M, totSessionCpu=0:01:56 **
Begin: GigaOpt harden opt
Info: 1 clock net  excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
End: GigaOpt harden opt
*** Starting trialRoute (mem=737.6M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (293400 195000)
coreBox:    (31200 30000) (263400 165000)

Phase 1a route (0:00:00.0 738.8M):
Est net length = 1.720e+04um = 1.218e+04H + 5.025e+03V
Usage: (82.3%H 67.8%V) = (1.374e+04um 1.348e+04um) = (1123 499)
Obstruct: 7 = 0 (0.0%H) + 7 (4.8%V)
Overflow: 211 = 161 (109.47% H) + 50 (35.90% V)
Number obstruct path=2 reroute=0

Phase 1b route (0:00:00.0 741.3M):
Usage: (82.1%H 67.8%V) = (1.370e+04um 1.348e+04um) = (1121 499)
Overflow: 212 = 161 (109.46% H) + 51 (36.46% V)

Phase 1c route (0:00:00.0 741.3M):
Usage: (82.1%H 67.8%V) = (1.370e+04um 1.348e+04um) = (1121 499)
Overflow: 212 = 161 (109.46% H) + 51 (36.46% V)

Phase 1d route (0:00:00.0 741.3M):
Usage: (83.0%H 69.0%V) = (1.387e+04um 1.372e+04um) = (1133 508)
Overflow: 220 = 167 (113.28% H) + 54 (38.25% V)

Phase 1a-1d Overflow: 113.28% H + 38.25% V (0:00:00.0 741.3M)


**WARN: (ENCTR-4429):	Too congested. Giving up phase1 prematurely.
If you want to try harder then use the 'tryHarder' option.
Congestion numbers will be somewhat higher than usual.

Usage: (83.0%H 69.0%V) = (1.387e+04um 1.372e+04um) = (1133 508)
Overflow: 220 = 167 (113.28% H) + 54 (38.25% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	45	30.61%	1	 0.71%
 -4:	5	 3.40%	2	 1.43%
 -3:	6	 4.08%	4	 2.86%
 -2:	5	 3.40%	13	 9.29%
 -1:	2	 1.36%	22	15.71%
--------------------------------------
  0:	3	 2.04%	15	10.71%
  1:	2	 1.36%	14	10.00%
  2:	1	 0.68%	14	10.00%
  3:	3	 2.04%	5	 3.57%
  4:	0	 0.00%	9	 6.43%
  5:	75	51.02%	41	29.29%
Overflow: 113.28% H + 38.25% V (0:00:00.0 741.3M)

Usage: (83.0%H 69.0%V) = (1.387e+04um 1.372e+04um) = (1133 508)
Overflow: 220 = 167 (113.28% H) + 54 (38.25% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	45	30.61%	1	 0.71%
 -4:	5	 3.40%	2	 1.43%
 -3:	6	 4.08%	4	 2.86%
 -2:	5	 3.40%	13	 9.29%
 -1:	2	 1.36%	22	15.71%
--------------------------------------
  0:	3	 2.04%	15	10.71%
  1:	2	 1.36%	14	10.00%
  2:	1	 0.68%	14	10.00%
  3:	3	 2.04%	5	 3.57%
  4:	0	 0.00%	9	 6.43%
  5:	75	51.02%	41	29.29%

Global route (cpu=0.0s real=0.0s 738.8M)


*** After '-updateRemainTrks' operation: 

Usage: (83.0%H 69.0%V) = (1.387e+04um 1.372e+04um) = (1133 508)
Overflow: 220 = 167 (113.28% H) + 54 (38.25% V)

Phase 1l Overflow: 113.28% H + 38.25% V (0:00:00.0 741.3M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	45	30.61%	1	 0.71%
 -4:	5	 3.40%	2	 1.43%
 -3:	6	 4.08%	4	 2.86%
 -2:	5	 3.40%	13	 9.29%
 -1:	2	 1.36%	22	15.71%
--------------------------------------
  0:	3	 2.04%	15	10.71%
  1:	2	 1.36%	14	10.00%
  2:	1	 0.68%	14	10.00%
  3:	3	 2.04%	5	 3.57%
  4:	0	 0.00%	9	 6.43%
  5:	75	51.02%	41	29.29%


*** Completed Phase 1 route (0:00:00.0 737.6M) ***


Total length: 1.954e+04um, number of vias: 707
M1(H) length: 4.553e+01um, number of vias: 341
M2(V) length: 7.244e+03um, number of vias: 366
M3(H) length: 1.225e+04um
*** Completed Phase 2 route (0:00:00.0 737.6M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=737.6M) ***
Peak Memory Usage was 737.6M 
*** Finished trialRoute (cpu=0:00:00.0 mem=737.6M) ***

Extraction called for design 'controller' of instances=129 and nets=141 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 737.566M)
*** Starting delays update (0:01:56 mem=737.3M) ***
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=722.434 CPU=0:00:00.0 REAL=0:00:00.0)
*** Finished delays update (0:01:56 mem=722.7M) ***
Begin: GigaOpt Reclaim Optimization
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Info: 1 clock net  excluded from IPO operation.
Reclaim Optimization WNS Slack -3.712  TNS Slack -24.712 Density 89.58
** reclaim pass 0 (0.0) : commits = 0
Reclaim Optimization End WNS Slack -3.712  TNS Slack -24.712 Density 89.58

** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
--------------------------------------------------------------
|                                   | Total     | Sequential |
--------------------------------------------------------------
| Num insts resized                 |       0  |       0    |
| Num insts Downsized               |       0  |       0    |
| Num insts Samesized               |       0  |       0    |
| Num insts Upsized                 |       0  |       0    |
--------------------------------------------------------------
** Finished Reclaim (cpu = 0:00:00.0) (real = 0:00:00.0) **
End: GigaOpt Reclaim Optimization
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     2   |     4   |     0   |      0  |     0   |     0   |     0   |     0   | -3.71 |  89.58  |            |           |
|     2   |     4   |     0   |      0  |     0   |     0   |     0   |     0   | -3.71 |  89.58  |   0:00:00.0|     778.0M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=778.0M) ***

End: GigaOpt DRV Optimization
Design WNS changes after trial route: -3.58940005302 -> -3.71210002899 (bump = 0.12269997597)
Begin: all path group post-eco optimization
Info: 1 clock net  excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -3.712 TNS Slack -24.712 Density 89.58
Optimizer WNS Pass 0
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.712| -24.712|    89.58%|   0:00:00.0|  780.0M|typical_view| default | state_reg_3_/D
|  -3.712| -24.712|    89.58%|   0:00:00.0|  783.8M|typical_view| default | state_reg_3_/D
|  -3.712| -24.712|    89.58%|   0:00:00.0|  783.4M|typical_view| default | state_reg_3_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=783.4M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=783.4M) ***

End: all path group post-eco optimization
Design WNS changes after post-eco optimization: -3.58940005302 -> -3.71210002899 (bump = 0.12269997597)
Slack bump threshold to trigger post-eco optimization with non-placement-legal moves: 0.2664
*** Steiner Routed Nets: 0.0%; Threshold: 6; Threshold for Hold: 6
*** Starting trialRoute (mem=737.6M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=737.6M) ***

Skipping all path lef-safe eco optimization
Extraction called for design 'controller' of instances=129 and nets=141 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 737.938M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 733.8M, InitMEM = 733.7M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=722.547 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 722.5M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 722.5M, totSessionCpu=0:01:57 **
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.712  | -3.712  | -3.381  | -2.621  |  2.703  |   N/A   |
|           TNS (ns):| -24.712 | -10.874 | -10.477 | -12.301 |  0.000  |   N/A   |
|    Violating Paths:|   13    |    4    |    4    |    9    |    0    |   N/A   |
|          All Paths:|   22    |    4    |    4    |   18    |    1    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.580%
Routing Overflow: 113.28% H and 38.25% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 722.5M, totSessionCpu=0:01:57 **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clockPropagation forcedIdeal.
*** Finished optDesign ***
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 724.8M, totSessionCpu=0:01:59 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=724.7M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=724.7M) ***

Found active setup analysis view typical_view
Found active hold analysis view typical_view
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.712  |
|           TNS (ns):| -24.712 |
|    Violating Paths:|   13    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.580%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 725.0M, totSessionCpu=0:01:59 **
** INFO : this run is activating placeOpt flow focusing on WNS only...
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
*** Starting optimizing excluded clock nets MEM= 725.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 725.0M) ***
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 723.1M, totSessionCpu=0:01:59 **
Begin: GigaOpt Reclaim Optimization
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Info: 1 clock net  excluded from IPO operation.
Reclaim Optimization WNS Slack -3.712  TNS Slack -24.712 Density 89.58
** reclaim pass 0 (0.0) : commits = 0
** reclaim pass 1 (0.0) : commits = 0
Reclaim Optimization End WNS Slack -3.712  TNS Slack -24.712 Density 89.58

** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
--------------------------------------------------------------
|                                   | Total     | Sequential |
--------------------------------------------------------------
| Num insts resized                 |       0  |       0    |
| Num insts Downsized               |       0  |       0    |
| Num insts Samesized               |       0  |       0    |
| Num insts Upsized                 |       0  |       0    |
--------------------------------------------------------------
Executing incremental physical updates
Executing incremental physical updates
** Finished Reclaim (cpu = 0:00:00.1) (real = 0:00:00.0) **
End: GigaOpt Reclaim Optimization
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 738.4M, totSessionCpu=0:01:59 **
Begin: GigaOpt DRV Optimization
Begin: Processing multi-driver nets
Info: 1 clock net  excluded from IPO operation.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=736.4M) ***
End: Processing multi-driver nets
Info: 1 clock net  excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     2   |     4   |     0   |      0  |     0   |     0   |     0   |     0   | -3.71 |  89.58  |            |           |
|     1   |     1   |     0   |      0  |     0   |     0   |     0   |     0   | -3.71 |  91.14  |   0:00:00.0|     781.0M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=781.0M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 740.4M, totSessionCpu=0:01:59 **
Begin: GigaOpt High fanout net optimization
Info: 1 clock net  excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Iter 1: high fanout nets: 0 density 91.143135
End: GigaOpt High fanout net optimization
Begin: GigaOpt Global Optimization
Info: 1 clock net  excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -3.712  TNS Slack -24.868 
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.712| -24.868|    91.14%|   0:00:00.0|  780.5M|typical_view| default | state_reg_3_/D
|  -3.712| -24.868|    91.14%|   0:00:00.0|  780.9M|typical_view| default | state_reg_3_/D
|  -3.712| -24.364|    91.14%|   0:00:00.0|  781.4M|typical_view| default | state_reg_3_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=781.1M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=781.1M) ***
** GigaOpt Global Opt End WNS Slack -3.712  TNS Slack -24.364 
End: GigaOpt Global Optimization
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 738.4M, totSessionCpu=0:01:59 **
*** Timing NOT met, worst failing slack is -3.712
*** Check timing (0:00:00.0)
Begin: GigaOpt Reclaim Optimization
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Info: 1 clock net  excluded from IPO operation.
Reclaim Optimization WNS Slack -3.712  TNS Slack -24.364 Density 91.14
** reclaim pass 0 (0.0) : commits = 0
** reclaim pass 1 (0.0) : commits = 0
Reclaim Optimization End WNS Slack -3.712  TNS Slack -24.364 Density 91.14

** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
--------------------------------------------------------------
|                                   | Total     | Sequential |
--------------------------------------------------------------
| Num insts resized                 |       0  |       0    |
| Num insts Downsized               |       0  |       0    |
| Num insts Samesized               |       0  |       0    |
| Num insts Upsized                 |       0  |       0    |
--------------------------------------------------------------
Executing incremental physical updates
Executing incremental physical updates
** Finished Reclaim (cpu = 0:00:00.1) (real = 0:00:00.0) **
End: GigaOpt Reclaim Optimization
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 738.4M, totSessionCpu=0:01:59 **
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 127 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
default core: bins with density >  0.75 =  100 % ( 1 / 1 )
RPlace IncrNP: Rollback Lev = -5
RPlace: Density =1.462832, incremental np is triggered.
default core: bins with density >  0.75 =  100 % ( 1 / 1 )
RPlace postIncrNP: Density = 1.462832 -> 1.378761.
RPlace postIncrNP Info: Density distribution changes:
[1.10+      ] :	 1 (1.00%) -> 1 (1.00%)
[1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[0.85 - 0.90] :	 0 (0.00%) -> 0 (0.00%)
[0.80 - 0.85] :	 0 (0.00%) -> 0 (0.00%)
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
[CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=738.4MB) @(0:01:59 - 0:01:59).
move report: incrNP moves 124 insts, mean move: 80.88 um, max move: 209.40 um
	max move on inst (U138): (60.00, 57.00) --> (242.40, 30.00)
Starting refinePlace ...
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=738.4MB) @(0:01:59 - 0:01:59).
move report: preRPlace moves 127 insts, mean move: 33.07 um, max move: 184.20 um
	max move on inst (U140): (254.40, 57.00) --> (97.80, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.037e+04 = 5.913e+03 H + 4.459e+03 V
wire length = 9.193e+03 = 4.734e+03 H + 4.459e+03 V
Placement tweakage ends.
move report: tweak moves 80 insts, mean move: 16.92 um, max move: 57.60 um
	max move on inst (U134): (196.20, 29.40) --> (253.80, 29.40)
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U151' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U154' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U155' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U199' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U244' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U259' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U146' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U182' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U239' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U255' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U138' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U211' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U189' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U261' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'FE_OFC1_state_1_' (Cell BUFX4).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U143' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U162' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U243' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'FE_OFC3_n197' (Cell BUFX4).
Type 'man ENCSP-2020' for more detail.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=738.4MB) @(0:01:59 - 0:01:59).
**ERROR: (ENCSP-2021):	Could not legalize <91> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 127 insts, mean move: 37.93 um, max move: 213.60 um
	max move on inst (U250): (117.60, 29.40) --> (249.60, 111.00)
move report: overall moves 124 insts, mean move: 40.45 um, max move: 165.00 um
	max move on inst (U250): (165.60, 30.00) --> (249.60, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       191.40 um
  inst (U253) with max move: (247.2, 30) -> (136.8, 111)
  mean    (X+Y) =        70.30 um
Total instances flipped for WireLenOpt: 7
Total instances moved : 121
*** cpu=0:00:00.1   mem=738.4M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=738.4MB) @(0:01:59 - 0:01:59).
Total net length = 1.020e+04 (5.786e+03 4.419e+03) (ext = 3.017e+03)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Starting trialRoute (mem=738.4M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (293400 195000)
coreBox:    (31200 30000) (263400 165000)

Phase 1a route (0:00:00.0 739.7M):
Est net length = 9.364e+03um = 5.635e+03H + 3.729e+03V
Usage: (41.3%H 59.6%V) = (6.908e+03um 1.200e+04um) = (564 444)
Obstruct: 7 = 0 (0.0%H) + 7 (4.8%V)
Overflow: 91 = 55 (37.66% H) + 35 (25.20% V)

Phase 1b route (0:00:00.0 742.2M):
Usage: (41.2%H 59.6%V) = (6.884e+03um 1.200e+04um) = (562 444)
Overflow: 90 = 57 (38.52% H) + 34 (24.07% V)

Phase 1c route (0:00:00.0 742.2M):
Usage: (41.2%H 59.9%V) = (6.884e+03um 1.205e+04um) = (562 446)
Overflow: 91 = 57 (38.52% H) + 34 (24.36% V)

Phase 1d route (0:00:00.0 742.2M):
Usage: (41.5%H 60.0%V) = (6.944e+03um 1.208e+04um) = (567 447)
Overflow: 64 = 37 (25.25% H) + 27 (19.55% V)

Phase 1a-1d Overflow: 25.25% H + 19.55% V (0:00:00.0 742.2M)


Phase 1e route (0:00:00.0 742.8M):
Usage: (43.2%H 66.0%V) = (7.220e+03um 1.333e+04um) = (589 492)
Overflow: 36 = 4 (2.72% H) + 32 (22.79% V)

Phase 1f route (0:00:00.0 742.8M):
Usage: (44.0%H 65.2%V) = (7.369e+03um 1.316e+04um) = (601 486)
Overflow: 24 = 1 (0.68% H) + 23 (16.60% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 2.14%
 -1:	1	 0.68%	19	13.57%
--------------------------------------
  0:	17	11.56%	38	27.14%
  1:	21	14.29%	8	 5.71%
  2:	7	 4.76%	16	11.43%
  3:	13	 8.84%	9	 6.43%
  4:	8	 5.44%	19	13.57%
  5:	80	54.42%	28	20.00%


Phase 1e-1f Overflow: 0.68% H + 16.60% V (0:00:00.0 742.8M)

Global route (cpu=0.0s real=0.0s 740.3M)


*** After '-updateRemainTrks' operation: 

Usage: (44.0%H 65.2%V) = (7.369e+03um 1.316e+04um) = (601 486)
Overflow: 24 = 1 (0.68% H) + 23 (16.60% V)

Phase 1l Overflow: 0.68% H + 16.60% V (0:00:00.0 742.8M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 2.14%
 -1:	1	 0.68%	19	13.57%
--------------------------------------
  0:	17	11.56%	38	27.14%
  1:	21	14.29%	8	 5.71%
  2:	7	 4.76%	16	11.43%
  3:	13	 8.84%	9	 6.43%
  4:	8	 5.44%	19	13.57%
  5:	80	54.42%	28	20.00%


*** Completed Phase 1 route (0:00:00.0 738.4M) ***


Total length: 1.242e+04um, number of vias: 640
M1(H) length: 3.763e+01um, number of vias: 344
M2(V) length: 6.419e+03um, number of vias: 296
M3(H) length: 5.968e+03um
*** Completed Phase 2 route (0:00:00.0 738.4M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=738.4M) ***
Peak Memory Usage was 738.4M 
*** Finished trialRoute (cpu=0:00:00.0 mem=738.4M) ***

Extraction called for design 'controller' of instances=131 and nets=143 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 738.387M)
Trial Route Overflow 0.680272108844(H) 16.6018862051(V)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Start repairing congestion with level 5.
Iteration  3: Total net bbox = 4.984e+03 (2.79e+03 2.19e+03)
              Est.  stn bbox = 4.984e+03 (2.79e+03 2.19e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 738.0M
Iteration  4: Total net bbox = 6.061e+03 (3.66e+03 2.40e+03)
              Est.  stn bbox = 6.061e+03 (3.66e+03 2.40e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 738.0M
Iteration  5: Total net bbox = 6.148e+03 (3.57e+03 2.57e+03)
              Est.  stn bbox = 6.148e+03 (3.57e+03 2.57e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 738.0M
Iteration  6: Total net bbox = 6.455e+03 (3.73e+03 2.73e+03)
              Est.  stn bbox = 6.455e+03 (3.73e+03 2.73e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 738.0M
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 127 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=738.0MB) @(0:01:59 - 0:01:59).
move report: preRPlace moves 127 insts, mean move: 48.97 um, max move: 205.20 um
	max move on inst (U229): (249.60, 84.00) --> (97.80, 137.40)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.276e+04 = 8.036e+03 H + 4.720e+03 V
wire length = 1.076e+04 = 6.037e+03 H + 4.720e+03 V
Placement tweakage ends.
move report: tweak moves 87 insts, mean move: 23.64 um, max move: 130.20 um
	max move on inst (U221): (100.20, 83.40) --> (230.40, 83.40)
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U132' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=738.0MB) @(0:01:59 - 0:01:59).
**ERROR: (ENCSP-2021):	Could not legalize <91> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 127 insts, mean move: 44.65 um, max move: 223.20 um
	max move on inst (U189): (97.80, 29.40) --> (239.40, 111.00)
move report: overall moves 124 insts, mean move: 58.77 um, max move: 205.80 um
	max move on inst (U132): (249.60, 111.00) --> (97.80, 57.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       205.80 um
  inst (U132) with max move: (249.6, 111) -> (97.8, 57)
  mean    (X+Y) =        58.77 um
Total instances flipped for WireLenOpt: 9
Total instances moved : 124
*** cpu=0:00:00.1   mem=738.0M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=738.0MB) @(0:01:59 - 0:01:59).
Total net length = 1.354e+04 (8.550e+03 4.991e+03) (ext = 3.345e+03)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).
*** Starting trialRoute (mem=738.0M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (293400 195000)
coreBox:    (31200 30000) (263400 165000)

Phase 1a route (0:00:00.0 739.3M):
Est net length = 1.299e+04um = 8.451e+03H + 4.539e+03V
Usage: (58.4%H 63.5%V) = (9.794e+03um 1.270e+04um) = (797 470)
Obstruct: 9 = 0 (0.0%H) + 9 (6.1%V)
Overflow: 145 = 101 (68.83% H) + 43 (31.49% V)
Number obstruct path=1 reroute=0

Phase 1b route (0:00:00.0 741.8M):
Usage: (58.3%H 63.4%V) = (9.764e+03um 1.267e+04um) = (796 469)
Overflow: 144 = 102 (69.53% H) + 42 (30.62% V)

Phase 1c route (0:00:00.0 741.8M):
Usage: (58.3%H 63.4%V) = (9.764e+03um 1.267e+04um) = (796 469)
Overflow: 144 = 101 (68.92% H) + 42 (30.62% V)

Phase 1d route (0:00:00.0 741.8M):
Usage: (59.0%H 64.5%V) = (9.911e+03um 1.289e+04um) = (806 477)
Overflow: 125 = 87 (58.96% H) + 38 (27.63% V)

Phase 1a-1d Overflow: 58.96% H + 27.63% V (0:00:00.0 741.8M)


Phase 1e route (0:00:00.0 742.4M):
Usage: (63.5%H 82.7%V) = (1.071e+04um 1.669e+04um) = (867 612)
Overflow: 68 = 19 (12.74% H) + 49 (35.35% V)

Phase 1f route (0:00:00.0 742.4M):
Usage: (66.1%H 81.9%V) = (1.116e+04um 1.653e+04um) = (902 606)
Overflow: 59 = 15 (10.47% H) + 44 (31.72% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.72%
 -3:	1	 0.68%	2	 1.45%
 -2:	4	 2.72%	8	 5.80%
 -1:	8	 5.44%	27	19.57%
--------------------------------------
  0:	22	14.97%	37	26.81%
  1:	20	13.61%	17	12.32%
  2:	14	 9.52%	8	 5.80%
  3:	19	12.93%	10	 7.25%
  4:	15	10.20%	17	12.32%
  5:	44	29.93%	11	 7.97%


Phase 1e-1f Overflow: 10.47% H + 31.72% V (0:00:00.0 742.4M)

Global route (cpu=0.0s real=0.0s 739.9M)


*** After '-updateRemainTrks' operation: 

Usage: (66.1%H 81.9%V) = (1.116e+04um 1.653e+04um) = (902 606)
Overflow: 59 = 15 (10.47% H) + 44 (31.72% V)

Phase 1l Overflow: 10.47% H + 31.72% V (0:00:00.0 742.4M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.72%
 -3:	1	 0.68%	2	 1.45%
 -2:	4	 2.72%	8	 5.80%
 -1:	8	 5.44%	27	19.57%
--------------------------------------
  0:	22	14.97%	37	26.81%
  1:	20	13.61%	17	12.32%
  2:	14	 9.52%	8	 5.80%
  3:	19	12.93%	10	 7.25%
  4:	15	10.20%	17	12.32%
  5:	44	29.93%	11	 7.97%


*** Completed Phase 1 route (0:00:00.0 738.0M) ***


Total length: 1.891e+04um, number of vias: 684
M1(H) length: 3.183e+01um, number of vias: 346
M2(V) length: 9.502e+03um, number of vias: 338
M3(H) length: 9.381e+03um
*** Completed Phase 2 route (0:00:00.0 738.0M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=738.0M) ***
Peak Memory Usage was 738.0M 
*** Finished trialRoute (cpu=0:00:00.0 mem=738.0M) ***

Extraction called for design 'controller' of instances=131 and nets=143 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 738.004M)
Found active setup analysis view typical_view
Found active hold analysis view typical_view
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=723 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
     Summary (cpu=0.01min real=0.00min mem=738.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -4.214  |
|           TNS (ns):| -25.939 |
|    Violating Paths:|   13    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.015   |      1 (1)       |
|   max_tran     |      2 (3)       |   -0.186   |      2 (3)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.143%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 723.3M, totSessionCpu=0:01:59 **
*** Timing NOT met, worst failing slack is -4.214
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -4.214 TNS Slack -25.939 Density 91.14
Optimizer WNS Pass 0
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -4.214| -25.939|    91.14%|   0:00:00.0|  780.7M|typical_view| default | state_reg_1_/D
|  -3.917| -25.642|    90.36%|   0:00:00.0|  785.6M|typical_view| default | state_reg_1_/D
|  -3.917| -25.642|    90.36%|   0:00:01.0|  787.1M|typical_view| default | state_reg_1_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=787.1M) ***
** GigaOpt Optimizer WNS Slack -3.917 TNS Slack -25.642 Density 90.36
*** Starting refinePlace (0:02:00 mem=787.4M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 126 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=787.4MB) @(0:02:00 - 0:02:00).
move report: preRPlace moves 126 insts, mean move: 60.62 um, max move: 214.80 um
	max move on inst (U207): (31.20, 57.00) --> (218.40, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=787.4MB) @(0:02:00 - 0:02:00).
**ERROR: (ENCSP-2021):	Could not legalize <89> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 126 insts, mean move: 34.26 um, max move: 144.00 um
	max move on inst (U254): (120.00, 137.40) --> (237.60, 111.00)
move report: overall moves 107 insts, mean move: 61.41 um, max move: 214.20 um
	max move on inst (U207): (31.20, 57.00) --> (218.40, 30.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       214.20 um
  inst (U207) with max move: (31.2, 57) -> (218.4, 30)
  mean    (X+Y) =        61.41 um
Total instances moved : 107
*** cpu=0:00:00.1   mem=787.4M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=787.4MB) @(0:02:00 - 0:02:00).
*** maximum move = 214.2um ***
*** Finished refinePlace (0:02:00 mem=787.4M) ***
*** Finished re-routing un-routed nets (787.4M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=787.4M) ***
** GigaOpt Optimizer WNS Slack -3.562 TNS Slack -24.137 Density 90.36
Optimizer WNS Pass 1
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.562| -24.137|    90.36%|   0:00:00.0|  787.1M|typical_view| default | state_reg_2_/D
|  -3.227| -23.649|    90.36%|   0:00:00.0|  788.4M|typical_view| default | state_reg_3_/D
|  -3.227| -23.518|    90.36%|   0:00:01.0|  788.4M|typical_view| default | state_reg_3_/D
|  -3.227| -23.518|    90.36%|   0:00:00.0|  788.4M|typical_view| default | state_reg_3_/D
|  -3.227| -23.518|    90.36%|   0:00:00.0|  788.1M|typical_view| default | state_reg_3_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=788.1M) ***
** GigaOpt Optimizer WNS Slack -3.227 TNS Slack -23.518 Density 90.36
*** Starting refinePlace (0:02:02 mem=788.4M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 126 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=788.4MB) @(0:02:02 - 0:02:02).
move report: preRPlace moves 126 insts, mean move: 51.81 um, max move: 218.40 um
	max move on inst (U149): (218.40, 111.00) --> (81.60, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=788.4MB) @(0:02:02 - 0:02:02).
**ERROR: (ENCSP-2021):	Could not legalize <89> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 126 insts, mean move: 37.35 um, max move: 156.00 um
	max move on inst (U126): (117.60, 137.40) --> (247.20, 111.00)
move report: overall moves 108 insts, mean move: 40.11 um, max move: 144.00 um
	max move on inst (U216): (35.40, 30.00) --> (98.40, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       144.00 um
  inst (U216) with max move: (35.4, 30) -> (98.4, 111)
  mean    (X+Y) =        40.11 um
Total instances moved : 108
*** cpu=0:00:00.1   mem=788.4M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=788.4MB) @(0:02:02 - 0:02:02).
*** maximum move = 144.0um ***
*** Finished refinePlace (0:02:02 mem=788.4M) ***
*** Finished re-routing un-routed nets (788.4M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=788.4M) ***
** GigaOpt Optimizer WNS Slack -3.227 TNS Slack -22.586 Density 90.36
Optimizer WNS Pass 2
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.227| -22.586|    90.36%|   0:00:00.0|  788.1M|typical_view| default | state_reg_3_/D
|  -3.227| -22.586|    90.36%|   0:00:00.0|  788.4M|typical_view| default | state_reg_3_/D
|  -3.227| -22.586|    90.36%|   0:00:00.0|  788.1M|typical_view| default | state_reg_3_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.9 real=0:00:00.0 mem=788.1M) ***
** GigaOpt Optimizer WNS Slack -3.227 TNS Slack -22.586 Density 90.36
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.227| -22.586|    90.36%|   0:00:00.0|  788.1M|typical_view| default | state_reg_3_/D
|  -3.227| -22.586|    90.36%|   0:00:00.0|  788.4M|typical_view| default | state_reg_3_/D
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Global Optimization Step (cpu=0:00:00.0 real=0:00:00.0 mem=788.1M) ***
*** Starting refinePlace (0:02:03 mem=788.4M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 126 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=788.4MB) @(0:02:03 - 0:02:03).
move report: preRPlace moves 126 insts, mean move: 39.26 um, max move: 117.60 um
	max move on inst (U144): (79.20, 111.00) --> (43.20, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=788.4MB) @(0:02:03 - 0:02:03).
**ERROR: (ENCSP-2021):	Could not legalize <88> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 126 insts, mean move: 38.30 um, max move: 156.00 um
	max move on inst (U161): (117.60, 137.40) --> (247.20, 111.00)
move report: overall moves 93 insts, mean move: 33.45 um, max move: 135.60 um
	max move on inst (U186): (146.40, 57.00) --> (228.00, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       135.60 um
  inst (U186) with max move: (146.4, 57) -> (228, 111)
  mean    (X+Y) =        33.45 um
Total instances moved : 93
*** cpu=0:00:00.1   mem=788.4M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=788.4MB) @(0:02:03 - 0:02:03).
*** maximum move = 135.6um ***
*** Finished refinePlace (0:02:03 mem=788.4M) ***
*** Finished re-routing un-routed nets (788.4M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=788.4M) ***
** GigaOpt Optimizer WNS Slack -3.227 TNS Slack -22.111 Density 90.36

*** Finish pre-CTS Setup Fixing (cpu=0:00:03.2 real=0:00:03.0 mem=788.1M) ***

End: GigaOpt Optimization in WNS mode
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     Summary (cpu=0.05min real=0.05min mem=739.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.227  |
|           TNS (ns):| -22.111 |
|    Violating Paths:|   10    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.361%
Routing Overflow: 10.47% H and 31.72% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 739.5M, totSessionCpu=0:02:03 **
GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=737.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.227  |
|           TNS (ns):| -22.111 |
|    Violating Paths:|   10    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.361%
Routing Overflow: 10.47% H and 31.72% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 737.5M, totSessionCpu=0:02:03 **
Begin: GigaOpt harden opt
Info: 1 clock net  excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
End: GigaOpt harden opt
*** Timing NOT met, worst failing slack is -3.227
*** Check timing (0:00:00.0)
Begin: GigaOpt Reclaim Optimization
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Info: 1 clock net  excluded from IPO operation.
Reclaim Optimization WNS Slack -3.227  TNS Slack -22.111 Density 90.36
** reclaim pass 0 (0.0) : commits = 0
** reclaim pass 1 (0.0) : commits = 0
Reclaim Optimization End WNS Slack -3.227  TNS Slack -22.111 Density 90.36

** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
--------------------------------------------------------------
|                                   | Total     | Sequential |
--------------------------------------------------------------
| Num insts resized                 |       0  |       0    |
| Num insts Downsized               |       0  |       0    |
| Num insts Samesized               |       0  |       0    |
| Num insts Upsized                 |       0  |       0    |
--------------------------------------------------------------
Executing incremental physical updates
Executing incremental physical updates
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 126 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=739.5MB) @(0:02:03 - 0:02:03).
move report: preRPlace moves 126 insts, mean move: 59.19 um, max move: 268.80 um
	max move on inst (U191): (31.20, 111.00) --> (218.40, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 2.233e+04 = 1.347e+04 H + 8.859e+03 V
wire length = 2.183e+04 = 1.297e+04 H + 8.859e+03 V
Placement tweakage ends.
move report: tweak moves 27 insts, mean move: 12.31 um, max move: 45.60 um
	max move on inst (U241): (148.80, 29.40) --> (194.40, 29.40)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=739.5MB) @(0:02:03 - 0:02:03).
**ERROR: (ENCSP-2021):	Could not legalize <88> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 126 insts, mean move: 37.03 um, max move: 199.80 um
	max move on inst (U248): (175.20, 29.40) --> (57.00, 111.00)
move report: overall moves 120 insts, mean move: 54.87 um, max move: 274.80 um
	max move on inst (U175): (31.20, 111.00) --> (252.00, 57.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       274.80 um
  inst (U175) with max move: (31.2, 111) -> (252, 57)
  mean    (X+Y) =        54.87 um
Total instances flipped for WireLenOpt: 17
Total instances moved : 120
*** cpu=0:00:00.1   mem=739.5M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=739.5MB) @(0:02:03 - 0:02:03).
** Finished Reclaim (cpu = 0:00:00.1) (real = 0:00:00.0) **
End: GigaOpt Reclaim Optimization
*** Starting trialRoute (mem=739.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (293400 195000)
coreBox:    (31200 30000) (263400 165000)

Phase 1a route (0:00:00.0 740.8M):
Est net length = 2.046e+04um = 1.352e+04H + 6.942e+03V
Usage: (90.3%H 74.0%V) = (1.516e+04um 1.507e+04um) = (1232 558)
Obstruct: 7 = 0 (0.0%H) + 7 (4.8%V)
Overflow: 243 = 176 (119.80% H) + 66 (47.46% V)

Phase 1b route (0:00:00.0 743.3M):
Usage: (90.0%H 74.0%V) = (1.511e+04um 1.507e+04um) = (1228 558)
Overflow: 243 = 176 (119.52% H) + 68 (48.26% V)

Phase 1c route (0:00:00.0 743.3M):
Usage: (90.0%H 74.3%V) = (1.511e+04um 1.513e+04um) = (1228 560)
Overflow: 243 = 175 (118.96% H) + 68 (48.76% V)

Phase 1d route (0:00:00.0 743.3M):
Usage: (91.3%H 76.8%V) = (1.536e+04um 1.564e+04um) = (1246 579)
Overflow: 259 = 189 (128.56% H) + 70 (50.30% V)

Phase 1a-1d Overflow: 128.56% H + 50.30% V (0:00:00.0 743.3M)


**WARN: (ENCTR-4429):	Too congested. Giving up phase1 prematurely.
If you want to try harder then use the 'tryHarder' option.
Congestion numbers will be somewhat higher than usual.

Usage: (91.3%H 76.8%V) = (1.536e+04um 1.564e+04um) = (1246 579)
Overflow: 259 = 189 (128.56% H) + 70 (50.30% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	55	37.41%	9	 6.43%
 -4:	4	 2.72%	4	 2.86%
 -3:	2	 1.36%	5	 3.57%
 -2:	1	 0.68%	12	 8.57%
 -1:	3	 2.04%	13	 9.29%
--------------------------------------
  0:	1	 0.68%	15	10.71%
  1:	2	 1.36%	12	 8.57%
  2:	2	 1.36%	15	10.71%
  3:	1	 0.68%	2	 1.43%
  4:	2	 1.36%	8	 5.71%
  5:	74	50.34%	45	32.14%
Overflow: 128.56% H + 50.30% V (0:00:00.0 743.3M)

Usage: (91.3%H 76.8%V) = (1.536e+04um 1.564e+04um) = (1246 579)
Overflow: 259 = 189 (128.56% H) + 70 (50.30% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	55	37.41%	9	 6.43%
 -4:	4	 2.72%	4	 2.86%
 -3:	2	 1.36%	5	 3.57%
 -2:	1	 0.68%	12	 8.57%
 -1:	3	 2.04%	13	 9.29%
--------------------------------------
  0:	1	 0.68%	15	10.71%
  1:	2	 1.36%	12	 8.57%
  2:	2	 1.36%	15	10.71%
  3:	1	 0.68%	2	 1.43%
  4:	2	 1.36%	8	 5.71%
  5:	74	50.34%	45	32.14%

Global route (cpu=0.0s real=0.0s 740.8M)


*** After '-updateRemainTrks' operation: 

Usage: (91.3%H 76.8%V) = (1.536e+04um 1.564e+04um) = (1246 579)
Overflow: 259 = 189 (128.56% H) + 70 (50.30% V)

Phase 1l Overflow: 128.56% H + 50.30% V (0:00:00.0 743.3M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	55	37.41%	9	 6.43%
 -4:	4	 2.72%	4	 2.86%
 -3:	2	 1.36%	5	 3.57%
 -2:	1	 0.68%	12	 8.57%
 -1:	3	 2.04%	13	 9.29%
--------------------------------------
  0:	1	 0.68%	15	10.71%
  1:	2	 1.36%	12	 8.57%
  2:	2	 1.36%	15	10.71%
  3:	1	 0.68%	2	 1.43%
  4:	2	 1.36%	8	 5.71%
  5:	74	50.34%	45	32.14%


*** Completed Phase 1 route (0:00:00.0 739.5M) ***


Total length: 2.264e+04um, number of vias: 718
M1(H) length: 2.823e+01um, number of vias: 345
M2(V) length: 8.982e+03um, number of vias: 373
M3(H) length: 1.362e+04um
*** Completed Phase 2 route (0:00:00.0 739.5M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=739.5M) ***
Peak Memory Usage was 739.5M 
*** Finished trialRoute (cpu=0:00:00.0 mem=739.5M) ***

Extraction called for design 'controller' of instances=130 and nets=142 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 739.516M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 735.3M, InitMEM = 735.3M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=724 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 724.0M) ***
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=724.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.989  |
|           TNS (ns):| -25.346 |
|    Violating Paths:|   12    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.361%
Routing Overflow: 128.56% H and 50.30% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 724.4M, totSessionCpu=0:02:03 **
Trial Route Overflow 128.560159884(H) 50.2997474069(V)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Start repairing congestion with level 3.
Iteration  4: Total net bbox = 6.101e+03 (3.68e+03 2.42e+03)
              Est.  stn bbox = 6.101e+03 (3.68e+03 2.42e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 724.4M
Iteration  5: Total net bbox = 6.200e+03 (3.61e+03 2.59e+03)
              Est.  stn bbox = 6.200e+03 (3.61e+03 2.59e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 724.4M
Iteration  6: Total net bbox = 6.387e+03 (3.74e+03 2.65e+03)
              Est.  stn bbox = 6.387e+03 (3.74e+03 2.65e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 724.4M
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 126 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=724.4MB) @(0:02:03 - 0:02:03).
move report: preRPlace moves 126 insts, mean move: 49.44 um, max move: 229.80 um
	max move on inst (U125): (153.60, 30.00) --> (31.20, 137.40)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.260e+04 = 8.181e+03 H + 4.418e+03 V
wire length = 1.031e+04 = 5.894e+03 H + 4.418e+03 V
Placement tweakage ends.
move report: tweak moves 87 insts, mean move: 23.42 um, max move: 127.95 um
	max move on inst (U221): (100.20, 83.40) --> (228.15, 83.40)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=724.4MB) @(0:02:03 - 0:02:03).
**ERROR: (ENCSP-2021):	Could not legalize <89> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 126 insts, mean move: 44.24 um, max move: 221.40 um
	max move on inst (U250): (97.80, 29.40) --> (237.60, 111.00)
move report: overall moves 124 insts, mean move: 63.07 um, max move: 210.60 um
	max move on inst (U247): (98.40, 30.00) --> (228.00, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       210.60 um
  inst (U247) with max move: (98.4, 30) -> (228, 111)
  mean    (X+Y) =        63.07 um
Total instances flipped for WireLenOpt: 4
Total instances moved : 124
*** cpu=0:00:00.0   mem=724.4M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=724.4MB) @(0:02:03 - 0:02:03).
Total net length = 1.220e+04 (7.745e+03 4.453e+03) (ext = 3.441e+03)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).
*** Starting trialRoute (mem=724.4M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (293400 195000)
coreBox:    (31200 30000) (263400 165000)

Phase 1a route (0:00:00.0 725.6M):
Est net length = 1.138e+04um = 7.652e+03H + 3.729e+03V
Usage: (54.1%H 60.0%V) = (9.073e+03um 1.205e+04um) = (738 446)
Obstruct: 8 = 0 (0.0%H) + 8 (5.4%V)
Overflow: 125 = 89 (60.44% H) + 36 (25.65% V)
Number obstruct path=4 reroute=0

Phase 1b route (0:00:00.0 728.2M):
Usage: (54.6%H 60.0%V) = (9.138e+03um 1.205e+04um) = (745 446)
Overflow: 127 = 90 (61.51% H) + 37 (26.29% V)

Phase 1c route (0:00:00.0 728.2M):
Usage: (54.5%H 59.9%V) = (9.126e+03um 1.202e+04um) = (744 445)
Overflow: 127 = 91 (61.64% H) + 36 (26.06% V)

Phase 1d route (0:00:00.0 728.2M):
Usage: (54.9%H 60.2%V) = (9.200e+03um 1.208e+04um) = (750 447)
Overflow: 103 = 77 (52.13% H) + 26 (18.95% V)

Phase 1a-1d Overflow: 52.13% H + 18.95% V (0:00:00.0 728.2M)


Phase 1e route (0:00:00.0 728.8M):
Usage: (57.7%H 77.9%V) = (9.670e+03um 1.578e+04um) = (787 579)
Overflow: 63 = 16 (10.77% H) + 47 (33.72% V)

Phase 1f route (0:00:00.0 728.8M):
Usage: (59.2%H 76.7%V) = (1.005e+04um 1.553e+04um) = (808 570)
Overflow: 42 = 5 (3.68% H) + 36 (26.06% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.72%
 -2:	1	 0.68%	6	 4.32%
 -1:	4	 2.72%	26	18.71%
--------------------------------------
  0:	17	11.56%	37	26.62%
  1:	25	17.01%	13	 9.35%
  2:	24	16.33%	13	 9.35%
  3:	18	12.24%	11	 7.91%
  4:	3	 2.04%	18	12.95%
  5:	55	37.41%	14	10.07%


Phase 1e-1f Overflow: 3.68% H + 26.06% V (0:00:00.0 728.8M)

Global route (cpu=0.0s real=0.0s 726.3M)


*** After '-updateRemainTrks' operation: 

Usage: (59.2%H 76.7%V) = (1.005e+04um 1.553e+04um) = (808 570)
Overflow: 42 = 5 (3.68% H) + 36 (26.06% V)

Phase 1l Overflow: 3.68% H + 26.06% V (0:00:00.0 728.8M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.72%
 -2:	1	 0.68%	6	 4.32%
 -1:	4	 2.72%	26	18.71%
--------------------------------------
  0:	17	11.56%	37	26.62%
  1:	25	17.01%	13	 9.35%
  2:	24	16.33%	13	 9.35%
  3:	18	12.24%	11	 7.91%
  4:	3	 2.04%	18	12.95%
  5:	55	37.41%	14	10.07%


*** Completed Phase 1 route (0:00:00.0 724.4M) ***


Total length: 1.674e+04um, number of vias: 683
M1(H) length: 2.876e+01um, number of vias: 344
M2(V) length: 8.356e+03um, number of vias: 339
M3(H) length: 8.354e+03um
*** Completed Phase 2 route (0:00:00.0 724.4M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=724.4M) ***
Peak Memory Usage was 724.4M 
*** Finished trialRoute (cpu=0:00:00.0 mem=724.4M) ***

Extraction called for design 'controller' of instances=130 and nets=142 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 724.379M)
Found active setup analysis view typical_view
Found active hold analysis view typical_view
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=724.125 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=723.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.920  |
|           TNS (ns):| -25.266 |
|    Violating Paths:|   12    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.361%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 724.4M, totSessionCpu=0:02:03 **
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     4   |     9   |     2   |      2  |     0   |     0   |     0   |     0   | -3.92 |  90.36  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -2.79 |  91.65  |   0:00:00.0|     783.8M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -2.79 |  91.65  |   0:00:00.0|     783.8M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=783.8M) ***

*** Starting refinePlace (0:02:03 mem=784.0M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 127 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=784.0MB) @(0:02:03 - 0:02:03).
move report: preRPlace moves 127 insts, mean move: 34.56 um, max move: 143.40 um
	max move on inst (U191): (54.60, 57.00) --> (117.60, 137.40)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=784.0MB) @(0:02:03 - 0:02:03).
**ERROR: (ENCSP-2021):	Could not legalize <91> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 127 insts, mean move: 35.70 um, max move: 192.00 um
	max move on inst (U253): (117.60, 29.40) --> (228.00, 111.00)
move report: overall moves 98 insts, mean move: 34.78 um, max move: 191.40 um
	max move on inst (U253): (117.60, 30.00) --> (228.00, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       191.40 um
  inst (U253) with max move: (117.6, 30) -> (228, 111)
  mean    (X+Y) =        34.78 um
Total instances moved : 98
*** cpu=0:00:00.1   mem=784.0M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=784.0MB) @(0:02:03 - 0:02:03).
*** maximum move = 191.4um ***
*** Finished refinePlace (0:02:03 mem=784.0M) ***
*** Finished re-routing un-routed nets (784.0M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=784.0M) ***
End: GigaOpt DRV Optimization
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=741.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.946  |
|           TNS (ns):| -19.635 |
|    Violating Paths:|   10    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.654%
Routing Overflow: 3.68% H and 26.06% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 741.5M, totSessionCpu=0:02:03 **
*** Timing NOT met, worst failing slack is -2.946
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -2.946 TNS Slack -19.635 Density 91.65
Optimizer WNS Pass 0
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -2.946| -19.635|    91.65%|   0:00:00.0|  781.7M|typical_view| default | state_reg_2_/D
|  -2.794| -19.408|    91.65%|   0:00:00.0|  783.7M|typical_view| default | state_reg_1_/D
|  -2.794| -19.127|    91.65%|   0:00:01.0|  789.4M|typical_view| default | state_reg_1_/D
|  -2.774| -18.907|    90.87%|   0:00:00.0|  789.4M|typical_view| default | pcen
|  -2.672| -17.877|    90.87%|   0:00:00.0|  789.4M|typical_view| default | state_reg_2_/D
|  -2.623| -17.829|    90.87%|   0:00:00.0|  789.4M|typical_view| default | state_reg_2_/D
|  -2.602| -17.808|    90.87%|   0:00:01.0|  789.5M|typical_view| default | state_reg_2_/D
|  -2.602| -17.805|    90.87%|   0:00:00.0|  789.5M|typical_view| default | state_reg_2_/D
|  -2.602| -17.805|    90.87%|   0:00:01.0|  789.2M|typical_view| default | state_reg_2_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:02.9 real=0:00:03.0 mem=789.2M) ***
** GigaOpt Optimizer WNS Slack -2.602 TNS Slack -17.805 Density 90.87
*** Starting refinePlace (0:02:06 mem=789.5M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 126 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=789.5MB) @(0:02:06 - 0:02:06).
move report: preRPlace moves 126 insts, mean move: 44.08 um, max move: 201.60 um
	max move on inst (U161): (175.20, 111.00) --> (55.20, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=789.5MB) @(0:02:06 - 0:02:06).
**ERROR: (ENCSP-2021):	Could not legalize <90> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 126 insts, mean move: 39.20 um, max move: 211.20 um
	max move on inst (U227): (117.60, 29.40) --> (247.20, 111.00)
move report: overall moves 98 insts, mean move: 45.92 um, max move: 213.00 um
	max move on inst (U135): (249.60, 30.00) --> (117.60, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       213.00 um
  inst (U135) with max move: (249.6, 30) -> (117.6, 111)
  mean    (X+Y) =        45.92 um
Total instances moved : 98
*** cpu=0:00:00.1   mem=789.5M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=789.5MB) @(0:02:06 - 0:02:06).
*** maximum move = 213.0um ***
*** Finished refinePlace (0:02:06 mem=789.5M) ***
*** Finished re-routing un-routed nets (789.5M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=789.5M) ***
** GigaOpt Optimizer WNS Slack -2.788 TNS Slack -19.832 Density 90.87
Recovering Place ECO bump
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -2.788| -19.832|    90.87%|   0:00:00.0|  789.2M|typical_view| default | pcen
|  -2.788| -19.832|    90.87%|   0:00:00.0|  789.5M|typical_view| default | pcen
|  -2.742| -19.693|    90.87%|   0:00:00.0|  789.5M|typical_view| default | pcen
|  -2.685| -19.577|    90.87%|   0:00:00.0|  789.5M|typical_view| default | pcen
|  -2.685| -19.577|    90.87%|   0:00:00.0|  789.2M|typical_view| default | pcen
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=789.2M) ***
** GigaOpt Optimizer WNS Slack -2.685 TNS Slack -19.577 Density 90.87
Optimizer WNS Pass 1
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -2.685| -19.577|    90.87%|   0:00:00.0|  789.2M|typical_view| default | pcen
|  -2.685| -19.577|    90.87%|   0:00:00.0|  789.5M|typical_view| default | pcen
|  -2.685| -19.577|    90.87%|   0:00:01.0|  789.2M|typical_view| default | pcen
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=789.2M) ***
** GigaOpt Optimizer WNS Slack -2.685 TNS Slack -19.577 Density 90.87
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -2.685| -19.577|    90.87%|   0:00:00.0|  789.2M|typical_view| default | pcen
|  -2.685| -19.577|    90.87%|   0:00:00.0|  789.5M|typical_view| default | pcen
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Global Optimization Step (cpu=0:00:00.0 real=0:00:00.0 mem=789.2M) ***
*** Starting refinePlace (0:02:07 mem=789.5M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 126 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=789.5MB) @(0:02:07 - 0:02:08).
move report: preRPlace moves 126 insts, mean move: 35.72 um, max move: 97.20 um
	max move on inst (U134): (194.40, 30.00) --> (97.80, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=789.5MB) @(0:02:08 - 0:02:08).
**ERROR: (ENCSP-2021):	Could not legalize <89> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 126 insts, mean move: 38.49 um, max move: 156.00 um
	max move on inst (U170): (117.60, 137.40) --> (247.20, 111.00)
move report: overall moves 88 insts, mean move: 43.07 um, max move: 172.20 um
	max move on inst (U255): (119.40, 57.00) --> (237.60, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       172.20 um
  inst (U255) with max move: (119.4, 57) -> (237.6, 111)
  mean    (X+Y) =        43.07 um
Total instances moved : 88
*** cpu=0:00:00.1   mem=789.5M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=789.5MB) @(0:02:07 - 0:02:08).
*** maximum move = 172.2um ***
*** Finished refinePlace (0:02:08 mem=789.5M) ***
*** Finished re-routing un-routed nets (789.5M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=789.5M) ***
** GigaOpt Optimizer WNS Slack -2.770 TNS Slack -20.077 Density 90.87
Recovering Place ECO bump
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -2.770| -20.077|    90.87%|   0:00:00.0|  789.2M|typical_view| default | state_reg_2_/D
|  -2.770| -20.077|    90.87%|   0:00:00.0|  789.5M|typical_view| default | state_reg_2_/D
|  -2.770| -20.077|    90.87%|   0:00:01.0|  789.2M|typical_view| default | state_reg_2_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=789.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:04.5 real=0:00:05.0 mem=789.2M) ***

End: GigaOpt Optimization in WNS mode
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     Summary (cpu=0.08min real=0.08min mem=739.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.770  |
|           TNS (ns):| -20.077 |
|    Violating Paths:|   10    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.873%
Routing Overflow: 3.68% H and 26.06% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 739.5M, totSessionCpu=0:02:08 **
Effort level <high> specified for reg2reg path_group
PathGroup: High Effort PathGroup WNS Optimization

PathGroup: Active High Effort Path Groups Optimization
	reg2reg

Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.

PathGroup: Active High Effort Path Groups Optimization
	reg2reg

** GigaOpt Optimizer WNS Slack -2.770 TNS Slack -8.336 Density 90.87
Optimizer WNS Pass 0
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -2.770|  -8.336|    90.87%|   0:00:00.0|  780.9M|typical_view| reg2reg | state_reg_2_/D
|  -2.770|  -8.336|    90.87%|   0:00:00.0|  781.2M|typical_view| reg2reg | state_reg_2_/D
|  -2.770|  -8.336|    90.87%|   0:00:01.0|  787.0M|typical_view| reg2reg | state_reg_2_/D
|  -2.770|  -8.336|    90.87%|   0:00:00.0|  786.7M|typical_view| reg2reg | state_reg_2_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:01.4 real=0:00:01.0 mem=786.7M) ***
** GigaOpt Optimizer WNS Slack -2.770 TNS Slack -8.336 Density 90.87
*** Starting refinePlace (0:02:09 mem=787.0M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 126 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=787.0MB) @(0:02:09 - 0:02:09).
move report: preRPlace moves 126 insts, mean move: 35.74 um, max move: 149.40 um
	max move on inst (U138): (165.60, 111.00) --> (97.80, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=787.0MB) @(0:02:09 - 0:02:09).
**ERROR: (ENCSP-2021):	Could not legalize <91> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 126 insts, mean move: 36.58 um, max move: 156.00 um
	max move on inst (U156): (117.60, 137.40) --> (247.20, 111.00)
move report: overall moves 72 insts, mean move: 35.09 um, max move: 138.00 um
	max move on inst (U189): (134.40, 57.00) --> (218.40, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       138.00 um
  inst (U189) with max move: (134.4, 57) -> (218.4, 111)
  mean    (X+Y) =        35.09 um
Total instances moved : 72
*** cpu=0:00:00.1   mem=787.0M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=787.0MB) @(0:02:09 - 0:02:09).
*** maximum move = 138.0um ***
*** Finished refinePlace (0:02:09 mem=787.0M) ***
*** Finished re-routing un-routed nets (787.0M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=787.0M) ***
** GigaOpt Optimizer WNS Slack -3.433 TNS Slack -9.338 Density 90.87
Recovering Place ECO bump
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.433|  -9.338|    90.87%|   0:00:00.0|  786.7M|typical_view| reg2reg | state_reg_2_/D
|  -3.433|  -9.338|    90.87%|   0:00:00.0|  787.0M|typical_view| reg2reg | state_reg_2_/D
|  -3.433|  -9.338|    90.87%|   0:00:01.0|  786.7M|typical_view| reg2reg | state_reg_2_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=786.7M) ***
Optimizer WNS Pass 1
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.433|  -9.338|    90.87%|   0:00:00.0|  786.7M|typical_view| reg2reg | state_reg_2_/D
|  -3.433|  -9.338|    90.87%|   0:00:00.0|  787.0M|typical_view| reg2reg | state_reg_2_/D
|  -3.433|  -9.338|    90.87%|   0:00:00.0|  786.7M|typical_view| reg2reg | state_reg_2_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.8 real=0:00:00.0 mem=786.7M) ***
** GigaOpt Optimizer WNS Slack -3.433 TNS Slack -9.338 Density 90.87
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.433|  -9.338|    90.87%|   0:00:00.0|  786.7M|typical_view| reg2reg | state_reg_2_/D
|  -3.433|  -9.338|    90.87%|   0:00:00.0|  787.0M|typical_view| reg2reg | state_reg_2_/D
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Global Optimization Step (cpu=0:00:00.0 real=0:00:00.0 mem=786.7M) ***
*** Starting refinePlace (0:02:11 mem=787.0M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 126 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:01.0, mem=787.0MB) @(0:02:11 - 0:02:11).
move report: preRPlace moves 126 insts, mean move: 35.42 um, max move: 123.60 um
	max move on inst (U138): (189.60, 57.00) --> (93.60, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=787.0MB) @(0:02:11 - 0:02:11).
**ERROR: (ENCSP-2021):	Could not legalize <91> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 126 insts, mean move: 36.06 um, max move: 156.00 um
	max move on inst (U226): (117.60, 137.40) --> (247.20, 111.00)
move report: overall moves 80 insts, mean move: 30.41 um, max move: 126.00 um
	max move on inst (U138): (189.60, 57.00) --> (117.60, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       126.00 um
  inst (U138) with max move: (189.6, 57) -> (117.6, 111)
  mean    (X+Y) =        30.41 um
Total instances moved : 80
*** cpu=0:00:00.1   mem=787.0M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=787.0MB) @(0:02:11 - 0:02:11).
*** maximum move = 126.0um ***
*** Finished refinePlace (0:02:11 mem=787.0M) ***
*** Finished re-routing un-routed nets (787.0M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:01.0 mem=787.0M) ***
** GigaOpt Optimizer WNS Slack -3.204 TNS Slack -8.628 Density 90.87

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.8 real=0:00:03.0 mem=786.7M) ***

End: GigaOpt Optimization in WNS mode
Found active setup analysis view typical_view
Found active hold analysis view typical_view

PathGroup: Intermediate summary table below may not contain the
design worst slack. Timing will be extracted from the following
list of pathgroups that are currently being optimized:
	reg2reg


------------------------------------------------------------
     Summary (cpu=0.05min real=0.05min mem=739.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.204  |
|           TNS (ns):| -8.628  |
|    Violating Paths:|    4    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.002   |      1 (1)       |
|   max_tran     |      2 (4)       |   -0.048   |      2 (4)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.873%
Routing Overflow: 3.68% H and 26.06% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 739.5M, totSessionCpu=0:02:11 **
PathGroup: High Effort PathGroup TNS Optimization
GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
Found active setup analysis view typical_view
Found active hold analysis view typical_view

PathGroup: Intermediate summary table below may not contain the
design worst slack. Timing will be extracted from the following
list of pathgroups that are currently being optimized:
	reg2reg


------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=737.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.204  |
|           TNS (ns):| -8.628  |
|    Violating Paths:|    4    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.002   |      1 (1)       |
|   max_tran     |      2 (4)       |   -0.048   |      2 (4)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.873%
Routing Overflow: 3.68% H and 26.06% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 737.5M, totSessionCpu=0:02:11 **
Begin: GigaOpt harden opt
Info: 1 clock net  excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
End: GigaOpt harden opt
*** Starting trialRoute (mem=739.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (293400 195000)
coreBox:    (31200 30000) (263400 165000)

Phase 1a route (0:00:00.0 740.8M):
Est net length = 2.046e+04um = 1.417e+04H + 6.294e+03V
Usage: (94.7%H 73.4%V) = (1.585e+04um 1.477e+04um) = (1292 547)
Obstruct: 7 = 0 (0.0%H) + 7 (4.8%V)
Overflow: 255 = 188 (128.10% H) + 67 (47.66% V)
Number obstruct path=3 reroute=0

Phase 1b route (0:00:00.0 743.3M):
Usage: (94.9%H 73.6%V) = (1.589e+04um 1.480e+04um) = (1295 548)
Overflow: 254 = 188 (128.19% H) + 65 (46.74% V)

Phase 1c route (0:00:00.0 743.3M):
Usage: (94.9%H 74.1%V) = (1.589e+04um 1.491e+04um) = (1295 552)
Overflow: 253 = 187 (127.17% H) + 66 (47.39% V)

Phase 1d route (0:00:00.0 743.3M):
Usage: (96.1%H 76.8%V) = (1.612e+04um 1.545e+04um) = (1312 572)
Overflow: 276 = 202 (137.57% H) + 74 (52.80% V)

Phase 1a-1d Overflow: 137.57% H + 52.80% V (0:00:00.0 743.3M)


**WARN: (ENCTR-4429):	Too congested. Giving up phase1 prematurely.
If you want to try harder then use the 'tryHarder' option.
Congestion numbers will be somewhat higher than usual.

Usage: (96.1%H 76.8%V) = (1.612e+04um 1.545e+04um) = (1312 572)
Overflow: 276 = 202 (137.57% H) + 74 (52.80% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	53	36.05%	5	 3.57%
 -4:	6	 4.08%	6	 4.29%
 -3:	3	 2.04%	10	 7.14%
 -2:	4	 2.72%	14	10.00%
 -1:	4	 2.72%	13	 9.29%
--------------------------------------
  0:	2	 1.36%	16	11.43%
  1:	0	 0.00%	7	 5.00%
  2:	1	 0.68%	14	10.00%
  3:	2	 1.36%	4	 2.86%
  4:	0	 0.00%	8	 5.71%
  5:	72	48.98%	43	30.71%
Overflow: 137.57% H + 52.80% V (0:00:00.0 743.3M)

Usage: (96.1%H 76.8%V) = (1.612e+04um 1.545e+04um) = (1312 572)
Overflow: 276 = 202 (137.57% H) + 74 (52.80% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	53	36.05%	5	 3.57%
 -4:	6	 4.08%	6	 4.29%
 -3:	3	 2.04%	10	 7.14%
 -2:	4	 2.72%	14	10.00%
 -1:	4	 2.72%	13	 9.29%
--------------------------------------
  0:	2	 1.36%	16	11.43%
  1:	0	 0.00%	7	 5.00%
  2:	1	 0.68%	14	10.00%
  3:	2	 1.36%	4	 2.86%
  4:	0	 0.00%	8	 5.71%
  5:	72	48.98%	43	30.71%

Global route (cpu=0.0s real=0.0s 740.8M)


*** After '-updateRemainTrks' operation: 

Usage: (96.1%H 76.8%V) = (1.612e+04um 1.545e+04um) = (1312 572)
Overflow: 276 = 202 (137.57% H) + 74 (52.80% V)

Phase 1l Overflow: 137.57% H + 52.80% V (0:00:00.0 743.3M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	53	36.05%	5	 3.57%
 -4:	6	 4.08%	6	 4.29%
 -3:	3	 2.04%	10	 7.14%
 -2:	4	 2.72%	14	10.00%
 -1:	4	 2.72%	13	 9.29%
--------------------------------------
  0:	2	 1.36%	16	11.43%
  1:	0	 0.00%	7	 5.00%
  2:	1	 0.68%	14	10.00%
  3:	2	 1.36%	4	 2.86%
  4:	0	 0.00%	8	 5.71%
  5:	72	48.98%	43	30.71%


*** Completed Phase 1 route (0:00:00.0 739.5M) ***


Total length: 2.271e+04um, number of vias: 746
M1(H) length: 2.516e+01um, number of vias: 345
M2(V) length: 8.438e+03um, number of vias: 401
M3(H) length: 1.425e+04um
*** Completed Phase 2 route (0:00:00.0 739.5M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=739.5M) ***
Peak Memory Usage was 739.5M 
*** Finished trialRoute (cpu=0:00:00.0 mem=739.5M) ***

Extraction called for design 'controller' of instances=130 and nets=142 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 739.516M)
*** Starting delays update (0:02:11 mem=739.0M) ***
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=724.141 CPU=0:00:00.0 REAL=0:00:00.0)
*** Finished delays update (0:02:11 mem=724.4M) ***
Begin: GigaOpt Reclaim Optimization
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Info: 1 clock net  excluded from IPO operation.
Reclaim Optimization WNS Slack -3.605  TNS Slack -22.044 Density 90.87
** reclaim pass 0 (0.0) : commits = 0
Reclaim Optimization End WNS Slack -3.605  TNS Slack -22.044 Density 90.87

** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
--------------------------------------------------------------
|                                   | Total     | Sequential |
--------------------------------------------------------------
| Num insts resized                 |       0  |       0    |
| Num insts Downsized               |       0  |       0    |
| Num insts Samesized               |       0  |       0    |
| Num insts Upsized                 |       0  |       0    |
--------------------------------------------------------------
** Finished Reclaim (cpu = 0:00:00.0) (real = 0:00:00.0) **
End: GigaOpt Reclaim Optimization
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     5   |     9   |     2   |      2  |     0   |     0   |     0   |     0   | -3.61 |  90.87  |            |           |
|     5   |     9   |     2   |      2  |     0   |     0   |     0   |     0   | -3.61 |  90.87  |   0:00:00.0|     778.6M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=778.6M) ***

End: GigaOpt DRV Optimization
Design WNS changes after trial route: -3.20359992981 -> -3.60540008545 (bump = 0.40180015564)
Begin: all path group post-eco optimization
Info: 1 clock net  excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -3.605 TNS Slack -22.044 Density 90.87
Optimizer WNS Pass 0
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.605| -22.044|    90.87%|   0:00:00.0|  780.8M|typical_view| default | state_reg_2_/D
|  -3.605| -22.044|    90.87%|   0:00:00.0|  781.1M|typical_view| default | state_reg_2_/D
|  -3.319| -21.758|    90.89%|   0:00:00.0|  782.2M|typical_view| reg2reg | state_reg_2_/D
|  -3.114| -20.180|    90.92%|   0:00:00.0|  782.2M|typical_view| reg2reg | state_reg_1_/D
|  -3.114| -20.180|    90.92%|   0:00:00.0|  783.8M|typical_view| reg2reg | state_reg_1_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=783.8M) ***
** GigaOpt Optimizer WNS Slack -3.114 TNS Slack -20.180 Density 90.92
*** Starting refinePlace (0:02:11 mem=784.1M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 126 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=784.1MB) @(0:02:11 - 0:02:11).
**ERROR: (ENCSP-2021):	Could not legalize <90> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 15 insts, mean move: 73.36 um, max move: 177.00 um
	max move on inst (U241): (151.20, 30.00) --> (247.20, 111.00)
move report: overall moves 15 insts, mean move: 73.36 um, max move: 177.00 um
	max move on inst (U241): (151.20, 30.00) --> (247.20, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       177.00 um
  inst (U241) with max move: (151.2, 30) -> (247.2, 111)
  mean    (X+Y) =        73.36 um
Total instances moved : 15
*** cpu=0:00:00.0   mem=784.1M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=784.1MB) @(0:02:11 - 0:02:11).
*** maximum move = 177.0um ***
*** Finished refinePlace (0:02:11 mem=784.1M) ***
*** Finished re-routing un-routed nets (784.1M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=784.1M) ***
** GigaOpt Optimizer WNS Slack -3.114 TNS Slack -19.493 Density 90.92

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=783.8M) ***

End: all path group post-eco optimization
Design WNS changes after post-eco optimization: -3.20359992981 -> -3.1142001152 (bump = -0.08939981461)
Slack bump threshold to trigger post-eco optimization with non-placement-legal moves: 0.2664
*** Steiner Routed Nets: 4.28571428571%; Threshold: 6; Threshold for Hold: 6
*** Starting trialRoute (mem=739.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=739.3M) ***

Skipping all path lef-safe eco optimization
Extraction called for design 'controller' of instances=130 and nets=142 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 739.516M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 735.4M, InitMEM = 735.4M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=724.141 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 724.1M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 724.1M, totSessionCpu=0:02:11 **
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.114  | -3.114  | -3.064  | -1.862  |  3.046  |   N/A   |
|           TNS (ns):| -19.490 | -9.089  | -8.908  | -8.386  |  0.000  |   N/A   |
|    Violating Paths:|   11    |    4    |    4    |    7    |    0    |   N/A   |
|          All Paths:|   22    |    4    |    4    |   18    |    1    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.918%
Routing Overflow: 137.57% H and 52.80% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 724.1M, totSessionCpu=0:02:11 **
*** Finished optDesign ***
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix controller_preCTS -outDir timingReports
**WARN: (ENCEXT-3493):	Design extraction status is reset when the setExtractRCMode command is called. Either re-generate the parasitic data by calling the extractRC command or run the spefIn command to read the parasitic data.
Type 'man ENCEXT-3493' for more detail.
*** Starting trialRoute (mem=722.2M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=722.2M) ***

Extraction called for design 'controller' of instances=130 and nets=142 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 722.180M)
Found active setup analysis view typical_view
Found active hold analysis view typical_view
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=722.242 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.114  | -3.114  | -3.064  | -1.862  |  3.046  |   N/A   |
|           TNS (ns):| -19.490 | -9.089  | -8.908  | -8.386  |  0.000  |   N/A   |
|    Violating Paths:|   11    |    4    |    4    |    7    |    0    |   N/A   |
|          All Paths:|   22    |    4    |    4    |   18    |    1    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.918%
Routing Overflow: 137.57% H and 52.80% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.15 sec
Total Real time: 0.0 sec
Total Memory Usage: 722.179688 Mbytes
<CMD> createClockTreeSpec -bufferList {BUFX4 INVX4} -file Clock.ctstch
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -bufferList BUFX4 INVX4 -file Clock.ctstch 
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: typical_view.
*Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
Analyzing useful skew ...
INFO: Include DontTouch Net from EDI DB.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
RC Information for View typical_view :
Est. Cap                : 0.178203(V=0.182691 H=0.173714) (ff/um) [0.000178203]
Est. Res                : 0.0655556(V=0.0944444 H=0.0366667)(ohm/um) [6.55556e-05]
Est. Via Res            : 0.8(ohm) [0.9]
Est. Via Cap            : 0.548595(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.185(ff/um) res=0.0944(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.183(ff/um) res=0.0944(ohm/um) viaRes=0.9(ohm) viaCap=0.454044(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.174(ff/um) res=0.0367(ohm/um) viaRes=0.8(ohm) viaCap=0.548595(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
RC Information for View typical_view :
Est. Cap                : 0.178203(V=0.182691 H=0.173714) (ff/um) [0.000178203]
Est. Res                : 0.0655556(V=0.0944444 H=0.0366667)(ohm/um) [6.55556e-05]
Est. Via Res            : 0.8(ohm) [0.9]
Est. Via Cap            : 0.548595(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.185(ff/um) res=0.0944(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.183(ff/um) res=0.0944(ohm/um) viaRes=0.9(ohm) viaCap=0.454044(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.174(ff/um) res=0.0367(ohm/um) viaRes=0.8(ohm) viaCap=0.548595(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 typical_view
Default Analysis Views is typical_view


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=733.5M) ***
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=732.6M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
-engine ck                              # enums={ck ccopt}, default=ck
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 732.6M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
RC Information for View typical_view :
Est. Cap                : 0.178203(V=0.182691 H=0.173714) (ff/um) [0.000178203]
Est. Res                : 0.0655556(V=0.0944444 H=0.0366667)(ohm/um) [6.55556e-05]
Est. Via Res            : 0.8(ohm) [0.9]
Est. Via Cap            : 0.548595(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.185(ff/um) res=0.0944(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.183(ff/um) res=0.0944(ohm/um) viaRes=0.9(ohm) viaCap=0.454044(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.174(ff/um) res=0.0367(ohm/um) viaRes=0.8(ohm) viaCap=0.548595(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
RC Information for View typical_view :
Est. Cap                : 0.178203(V=0.182691 H=0.173714) (ff/um) [0.000178203]
Est. Res                : 0.0655556(V=0.0944444 H=0.0366667)(ohm/um) [6.55556e-05]
Est. Via Res            : 0.8(ohm) [0.9]
Est. Via Cap            : 0.548595(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.185(ff/um) res=0.0944(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.183(ff/um) res=0.0944(ohm/um) viaRes=0.9(ohm) viaCap=0.454044(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.174(ff/um) res=0.0367(ohm/um) viaRes=0.8(ohm) viaCap=0.548595(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 typical_view
Default Analysis Views is typical_view


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=732.9M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**Info (ENCSP-259): Instance state_reg_1_ was not on the placement grid.
It has been moved from (129089,111698) to (127200,111000).
**Info (ENCSP-259): Instance state_reg_3_ was not on the placement grid.
It has been moved from (121638,114394) to (120000,111000).
**Info (ENCSP-259): Instance state_reg_2_ was not on the placement grid.
It has been moved from (112195,109151) to (110400,84000).
**Info (ENCSP-259): Instance state_reg_0_ was not on the placement grid.
It has been moved from (105775,102676) to (105600,84000).
*** Changed status on (4) instances, and (0) nets in Clock clk.
*** End changeClockStatus (cpu=0:00:00.0, real=0:00:00.0, mem=733.0M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
List of dont use cells: 
List of dont touch cells: 
List of valid cells: INVX4 BUFX4 
*** Removed (0) buffers and (0) inverters in Clock clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 734.094M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=733.2M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...
List of dont use cells: 
List of dont touch cells: 
List of valid cells: INVX4 BUFX4 
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
***** Allocate Placement Memory Finished (MEM: 734.742M)

Start to trace clock trees ...
*** Begin Tracer (mem=734.7M) ***
Tracing Clock clk ...

Reconvergent mux Check for spec:clk 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=734.9M) ***
***** Allocate Obstruction Memory  Finished (MEM: 734.883M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          enabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          enabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          enabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          81(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          3480(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          148.7(ps) (derived from BUFX4)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



Max Cap Limit Checks
============================================================

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock clk has a maximum of 0 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================

Max placement distance Checks Finished, CPU=0:00:00.0 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.0 
============================================================

Attribute settings check 
============================================================

Following standard cells instances have FIXED placement
---------------------------------------------------------

Following instances are marked as DontTouch
+------------------------------------------------------------------------------------------+---------------------------------------+
| Instance                                                                                 | Analysis Views                        |
+------------------------------------------------------------------------------------------+---------------------------------------+
+------------------------------------------------------------------------------------------+---------------------------------------+

Following Cells are marked as DontUse in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontUse in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Attribute settings check Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

Weak Cell Checks
============================================================


Weak Cell Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0
Check root input transition                       :          0
Check pin capacitance                             :          0
Check multiple path through MUX                   :          0
Check gating depth                                :          0
Check placement near clock pins                   :          0
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0
clock gating checks                               :          0
MacroModel checks                                 :          0

Switching off Advanced RC Correlation modes in AAE mode.

#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled
Wire resistance check                             :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          480(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          480(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          3480(um) (default)
5) Wire resistance check
   Allowed resistance deviation                   :          0.2 (default)
   Resistance threshold                           :          16 Ohm (user set)
   Net length threshold for resistance checks     :          480 um (derived 200*M2 layer pitch)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          148.7(ps) (derived from BUFX4)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          4.875000(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (clk) Structure
Max. Skew           : 200(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (INVX4) (BUFX4) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 4
Nr.          Rising  Sync Pins  : 0
Nr. Inverter Rising  Sync Pins  : 4
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
Nr. Unsync Pins                 : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clk)
Output_Net: (clk)   
**** CK_START: TopDown Tree Construction for clk (4-leaf) (mem=734.9M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 3 topdown clustering. 
Trig. Edge Skew=0[191,192*] trVio=S84(339)ps N4 B0 G1 A0(0.0) L[1,1] score=33656 cpu=0:00:00.0 mem=735M 

**** CK_END: TopDown Tree Construction for clk (cpu=0:00:00.1, real=0:00:00.0, mem=734.9M)



**** CK_START: Update Database (mem=734.9M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=734.9M)

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 4.875000 microns (5% of max driving distance).

***** Start Refine Placement.....
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=728.2MB) @(0:02:31 - 0:02:31).
move report: preRPlace moves 126 insts, mean move: 43.48 um, max move: 166.20 um
	max move on inst (U240): (237.60, 57.00) --> (97.80, 83.40)
wireLenOptFixPriorityInst 0 inst fixed
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U250' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'FE_OFC4_pcsource_0_' (Cell BUFX4).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U252' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U167' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'FE_OFC6_n203' (Cell BUFX4).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U189' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U248' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'FE_OFC1_state_1_' (Cell BUFX4).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U146' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U243' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U154' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U165' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U251' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U171' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U255' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U241' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U249' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U181' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U245' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=728.2MB) @(0:02:31 - 0:02:31).
**ERROR: (ENCSP-2021):	Could not legalize <89> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 126 insts, mean move: 35.76 um, max move: 133.20 um
	max move on inst (U184): (141.60, 83.40) --> (247.20, 111.00)
move report: overall moves 83 insts, mean move: 34.36 um, max move: 179.40 um
	max move on inst (U239): (194.40, 30.00) --> (96.00, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       179.40 um
  inst (U239) with max move: (194.4, 30) -> (96, 111)
  mean    (X+Y) =        34.36 um
Total instances moved : 83
*** cpu=0:00:00.1   mem=728.2M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=728.2MB) @(0:02:31 - 0:02:31).
***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 728.168M)
**WARN: (ENCCK-6323):	The placement of U239 was moved by 179.4 microns during refinePlace. Original location : (194.4, 30), Refined location : (96, 111)
**WARN: (ENCCK-6323):	The placement of U241 was moved by 133.8 microns during refinePlace. Original location : (247.2, 111), Refined location : (194.4, 30)
**WARN: (ENCCK-6323):	The placement of U184 was moved by 121.2 microns during refinePlace. Original location : (180, 57), Refined location : (247.2, 111)
**WARN: (ENCCK-6323):	The placement of U134 was moved by 94.8 microns during refinePlace. Original location : (96, 111), Refined location : (136.8, 57)
**WARN: (ENCCK-6323):	The placement of U244 was moved by 94.2 microns during refinePlace. Original location : (160.8, 30), Refined location : (228, 57)
**WARN: (ENCCK-6323):	The placement of U138 was moved by 92.4 microns during refinePlace. Original location : (117.6, 111), Refined location : (156, 57)
**WARN: (ENCCK-6323):	The placement of U181 was moved by 87.6 microns during refinePlace. Original location : (228, 111), Refined location : (194.4, 57)
**WARN: (ENCCK-6323):	The placement of U247 was moved by 84.6 microns during refinePlace. Original location : (180, 30), Refined location : (237.6, 57)
**WARN: (ENCCK-6323):	The placement of U246 was moved by 75.6 microns during refinePlace. Original location : (127.2, 57), Refined location : (148.8, 111)
**WARN: (ENCCK-6323):	The placement of U243 was moved by 70.2 microns during refinePlace. Original location : (218.4, 57), Refined location : (175.2, 30)
**WARN: (ENCCK-6324):	More than 10 instances moved during refinePlace by a value exceeding threshold value of 4.875 microns.
Refer to file "CTS_RP_MOVE.txt" for complete detail.


**INFO: Total instances moved beyond threshold limit during refinePlace are 75...

**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

Refine place movement check finished, CPU=0:00:00.1 
============================================================

**** Clock Tree clk Stat ****
Total Clock Level	: 1
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  state_reg_1_/CLK  state_reg_3_/CLK  state_reg_2_/CLK  state_reg_0_/CLK )
Level 1 (Total=4	Sink=4)
Total Sinks		: 4

# Analysis View: typical_view
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 4
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): state_reg_0_/CLK 191.6(ps)
Min trig. edge delay at sink(R): state_reg_3_/CLK 191.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 191.2~191.6(ps)        0~10(ps)            
Fall Phase Delay               : 191.7~192(ps)          0~10(ps)            
Trig. Edge Skew                : 0.4(ps)                200(ps)             
Rise Skew                      : 0.4(ps)                
Fall Skew                      : 0.3(ps)                
Max. Rise Buffer Tran.         : 0(ps)                  200(ps)             
Max. Fall Buffer Tran.         : 0(ps)                  200(ps)             
Max. Rise Sink Tran.           : 284.2(ps)              200(ps)             
Max. Fall Sink Tran.           : 284.9(ps)              200(ps)             
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 284.2(ps)              0(ps)               
Min. Fall Sink Tran.           : 284.9(ps)              0(ps)               

view typical_view : skew = 0.4ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.0)


Switching to the default view 'typical_view'...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
Reducing the latency of clock tree 'clk' in 'typical_view' view ...

Calculating pre-route downstream delay for clock tree 'clk'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
MaxTriggerDelay: 191.6 (ps)
MinTriggerDelay: 191.2 (ps)
Skew: 0.4 (ps)
*** Finished Latency Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=728.2M) ***
Reducing the skew of clock tree 'clk' in 'typical_view' view ...

MaxTriggerDelay: 191.6 (ps)
MinTriggerDelay: 191.2 (ps)
Skew: 0.4 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=728.2M) ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
deleted 0 standard cell(s).
moved 0 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:00.0 real=0:00:00.0 mem=728.2M) ***

**** Clock Tree clk Stat ****
Total Clock Level	: 1
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  state_reg_1_/CLK  state_reg_3_/CLK  state_reg_2_/CLK  state_reg_0_/CLK )
Level 1 (Total=4	Sink=4)
Total Sinks		: 4

# Analysis View: typical_view
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 4
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): state_reg_0_/CLK 191.6(ps)
Min trig. edge delay at sink(R): state_reg_3_/CLK 191.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 191.2~191.6(ps)        0~10(ps)            
Fall Phase Delay               : 191.7~192(ps)          0~10(ps)            
Trig. Edge Skew                : 0.4(ps)                200(ps)             
Rise Skew                      : 0.4(ps)                
Fall Skew                      : 0.3(ps)                
Max. Rise Buffer Tran.         : 0(ps)                  200(ps)             
Max. Fall Buffer Tran.         : 0(ps)                  200(ps)             
Max. Rise Sink Tran.           : 284.2(ps)              200(ps)             
Max. Fall Sink Tran.           : 284.9(ps)              200(ps)             
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 284.2(ps)              0(ps)               
Min. Fall Sink Tran.           : 284.9(ps)              0(ps)               

view typical_view : skew = 0.4ps (required = 200ps)


Generating Clock Analysis Report clock_report/clock.report ....
Clock Analysis (CPU Time 0:00:00.0)


*** ckSynthesis Opt Latency (cpu=0:00:00.0 real=0:00:00.0 mem=728.2M) ***
***** Start Refine Placement.....
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=728.2MB) @(0:02:31 - 0:02:32).
move report: preRPlace moves 126 insts, mean move: 35.77 um, max move: 111.00 um
	max move on inst (U127): (33.00, 111.00) --> (117.60, 137.40)
wireLenOptFixPriorityInst 0 inst fixed
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U177' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=728.2MB) @(0:02:32 - 0:02:32).
**ERROR: (ENCSP-2021):	Could not legalize <88> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 126 insts, mean move: 37.84 um, max move: 182.40 um
	max move on inst (U243): (136.80, 29.40) --> (237.60, 111.00)
move report: overall moves 66 insts, mean move: 33.92 um, max move: 143.40 um
	max move on inst (U243): (175.20, 30.00) --> (237.60, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       143.40 um
  inst (U243) with max move: (175.2, 30) -> (237.6, 111)
  mean    (X+Y) =        33.92 um
Total instances moved : 66
*** cpu=0:00:00.1   mem=728.2M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=728.2MB) @(0:02:31 - 0:02:32).
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 728.168M)

**** Clock Tree clk Stat ****
Total Clock Level	: 1
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  state_reg_1_/CLK  state_reg_3_/CLK  state_reg_2_/CLK  state_reg_0_/CLK )
Level 1 (Total=4	Sink=4)
Total Sinks		: 4

# Analysis View: typical_view
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 4
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): state_reg_0_/CLK 191.6(ps)
Min trig. edge delay at sink(R): state_reg_3_/CLK 191.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 191.2~191.6(ps)        0~10(ps)            
Fall Phase Delay               : 191.7~192(ps)          0~10(ps)            
Trig. Edge Skew                : 0.4(ps)                200(ps)             
Rise Skew                      : 0.4(ps)                
Fall Skew                      : 0.3(ps)                
Max. Rise Buffer Tran.         : 0(ps)                  200(ps)             
Max. Fall Buffer Tran.         : 0(ps)                  200(ps)             
Max. Rise Sink Tran.           : 284.2(ps)              200(ps)             
Max. Fall Sink Tran.           : 284.9(ps)              200(ps)             
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 284.2(ps)              0(ps)               
Min. Fall Sink Tran.           : 284.9(ps)              0(ps)               

view typical_view : skew = 0.4ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.0)



globalDetailRoute

#Start globalDetailRoute on Tue Nov 18 16:03:30 2014
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 728.00 (Mb)
#WARNING (NRDB-166) Boundary for CELL_VIEW DFF2,abstract is not properly defined. To fix the problem, properly define the SIZE of the corresponding MACRO in the library.
#WARNING (NRDB-733) PIN CLK in CELL_VIEW DFF2,abstract does not have physical port.
#WARNING (NRDB-733) PIN CLRB in CELL_VIEW DFF2,abstract does not have physical port.
#WARNING (NRDB-733) PIN D in CELL_VIEW DFF2,abstract does not have physical port.
#WARNING (NRDB-733) PIN Q in CELL_VIEW DFF2,abstract does not have physical port.
#WARNING (NRDB-733) PIN QB in CELL_VIEW DFF2,abstract does not have physical port.
Initializing multi-corner resistance tables ...
#WARNING (NRDB-2005) SPECIAL_NET vdd! has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd! has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-629) NanoRoute cannot route PIN Q of INST state_reg_0_ from NET state[0], as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN QB of INST state_reg_1_ from NET state[1], as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN QB of INST state_reg_2_ from NET state[2], as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN QB of INST state_reg_3_ from NET state[3], as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN QB of INST state_reg_0_ from NET n151, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN D of INST state_reg_0_ from NET n102, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN D of INST state_reg_1_ from NET n20, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLRB of INST state_reg_1_ from NET n7, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLRB of INST state_reg_3_ from NET n7, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLRB of INST state_reg_2_ from NET n7, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLRB of INST state_reg_0_ from NET n7, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN D of INST state_reg_3_ from NET n3, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN D of INST state_reg_2_ from NET n1, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLK of INST state_reg_1_ from NET clk, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLK of INST state_reg_3_ from NET clk, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLK of INST state_reg_2_ from NET clk, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLK of INST state_reg_0_ from NET clk, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 742.00 (Mb)
#NanoRoute Version v13.13-s005 NR130716-1135/13_10-UB
#Start routing data preparation.
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 743.00 (Mb)
#Merging special wires...
#reading routing guides ......
#WARNING (NRGR-21) Selected nets are already detail routed or no nets are selected.
#start post global routing...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 743.00 (Mb)
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.00 (Mb)
#Total memory = 743.00 (Mb)
#Peak memory = 777.00 (Mb)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 744.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 744.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 0 um.
#Total half perimeter of net bounding box = 0 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 0 um.
#Total wire length on LAYER metal3 = 0 um.
#Total number of vias = 0
#Up-Via Summary (total 0):
#           
#-----------------------
#-----------------------
#                     0 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 743.00 (Mb)
#Peak memory = 777.00 (Mb)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 743.00 (Mb)
#Peak memory = 777.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 743.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 741.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 13.00 (Mb)
#Total memory = 741.00 (Mb)
#Peak memory = 777.00 (Mb)
#Number of warnings = 27
#Total number of warnings = 27
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov 18 16:03:30 2014
#
*** Look For Un-Routed Clock Tree Net ***

Routing correlation check
============================================================

Min length threshold value is :: 480 microns

Allowed deviation from route guide is 50%


Routing correlation check finished, CPU=0:00:00.0 
============================================================

Wire resistance checks
============================================================
**WARN: (ENCCK-6351):	Clock clk has not been routed yet. Wire resistance checks do not work without clock routing.

Wire resistance checks Finished, CPU=0:00:00.0 
============================================================

**** Clock Tree clk Stat ****
Total Clock Level	: 1
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  state_reg_1_/CLK  state_reg_3_/CLK  state_reg_2_/CLK  state_reg_0_/CLK )
Level 1 (Total=4	Sink=4)
Total Sinks		: 4

# Analysis View: typical_view
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 4
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): state_reg_0_/CLK 191.6(ps)
Min trig. edge delay at sink(R): state_reg_3_/CLK 191.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 191.2~191.6(ps)        0~10(ps)            
Fall Phase Delay               : 191.7~192(ps)          0~10(ps)            
Trig. Edge Skew                : 0.4(ps)                200(ps)             
Rise Skew                      : 0.4(ps)                
Fall Skew                      : 0.3(ps)                
Max. Rise Buffer Tran.         : 0(ps)                  200(ps)             
Max. Fall Buffer Tran.         : 0(ps)                  200(ps)             
Max. Rise Sink Tran.           : 284.2(ps)              200(ps)             
Max. Fall Sink Tran.           : 284.9(ps)              200(ps)             
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 284.2(ps)              0(ps)               
Min. Fall Sink Tran.           : 284.9(ps)              0(ps)               

view typical_view : skew = 0.4ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.0)


setting up for view 'typical_view'...
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Selecting the worst MMMC view of clock tree 'clk' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=741.5M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=741.5M) ***

None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'typical_view' ...
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

*** None of the buffer chains at roots are modified by the fine-tune process.

*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

**** Clock Tree clk Stat ****
Total Clock Level	: 1
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  state_reg_1_/CLK  state_reg_3_/CLK  state_reg_2_/CLK  state_reg_0_/CLK )
Level 1 (Total=4	Sink=4)
Total Sinks		: 4

# Analysis View: typical_view
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 4
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): state_reg_0_/CLK 191.6(ps)
Min trig. edge delay at sink(R): state_reg_3_/CLK 191.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 191.2~191.6(ps)        0~10(ps)            
Fall Phase Delay               : 191.7~192(ps)          0~10(ps)            
Trig. Edge Skew                : 0.4(ps)                200(ps)             
Rise Skew                      : 0.4(ps)                
Fall Skew                      : 0.3(ps)                
Max. Rise Buffer Tran.         : 0(ps)                  200(ps)             
Max. Fall Buffer Tran.         : 0(ps)                  200(ps)             
Max. Rise Sink Tran.           : 284.2(ps)              200(ps)             
Max. Fall Sink Tran.           : 284.9(ps)              200(ps)             
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 284.2(ps)              0(ps)               
Min. Fall Sink Tran.           : 284.9(ps)              0(ps)               

view typical_view : skew = 0.4ps (required = 200ps)


Clock clk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide controller.rguide ....
Clock Analysis (CPU Time 0:00:00.0)


**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          75
Check route layer follows preference              :          0
Check route follows guide                         :          0
clock gating checks                               :          0
Wire resistance checks                            :          0

*** End ckSynthesis (cpu=0:00:00.4, real=0:00:01.0, mem=740.6M) ***
<clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
<clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly -report clock_report/clock.postCTS.report
Redoing specifyClockTree ...
Checking spec file integrity...
List of dont use cells: 
List of dont touch cells: 
List of valid cells: INVX4 BUFX4 
Extraction called for design 'controller' of instances=130 and nets=142 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 741.348M)
ERROR: net clk in clock tree clk is not routed
**ERROR: (ENCCK-181):	Clock tree clk is not ready to do post-route ECO since some clock nets are not routed yet.

Usage: ckECO [-help] [-area] [-clk <string>] [-dontFixAddedBuffers]
             [-fixDRVOnly] [-localSkew] [-num <integer>] [-reduceTNS <string>]
             [-report <string>] [-spreadTriggerEdgeDelay]
             [-useSpecFileCellsOnly]
             [-preRoute  | -clkRouteOnly  | -postRoute  | -postCTS ]

-help                     # Prints out the command usage
-area                     # (bool, optional)
-clk <string>             #   (string, optional)
-clkRouteOnly             # (bool, optional)
-dontFixAddedBuffers      # (bool, optional)
-fixDRVOnly               # (bool, optional)
-localSkew                # (bool, optional)
-num <integer>            # (int, optional)
-postCTS                  # (bool, optional)
-postRoute                # (bool, optional)
-preRoute                 # (bool, optional)
-reduceTNS <string>       # [ none | hold ]  (string, optional)
-report <string>          # (string, optional)
-spreadTriggerEdgeDelay   # (bool, optional)
-useSpecFileCellsOnly     # (bool, optional)


**ERROR: (ENCSYC-194):	Incorrect usage for command 'ckECO'.
**ERROR: (ENCCK-9000):	**clockDesign ... cpu = 0:00:00, real = 0:00:01, mem = 740.6M **
<CMD> setDrawView place
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> panCenter 146.405 112.810
<CMD> panCenter 150.130 111.807
<CMD> fit
<CMD> displayClockPhaseDelay -preRoute
Redoing specifyClockTree ...
Checking spec file integrity...

displayClockPhaseDelay Option :  -preRoute 
<CMD> displayClockPhaseDelay -preRoute
Redoing specifyClockTree ...
Checking spec file integrity...

displayClockPhaseDelay Option :  -preRoute 
<CMD> displayClockPhaseDelay -preRoute
Redoing specifyClockTree ...
Checking spec file integrity...

displayClockPhaseDelay Option :  -preRoute 
<CMD> displayClockPhaseDelay -preRoute
Redoing specifyClockTree ...
Checking spec file integrity...

displayClockPhaseDelay Option :  -preRoute 
<CMD> displayClockPhaseDelay -preRoute
Redoing specifyClockTree ...
Checking spec file integrity...

displayClockPhaseDelay Option :  -preRoute 
<CMD> displayClockPhaseDelay -preRoute
Redoing specifyClockTree ...
Checking spec file integrity...

displayClockPhaseDelay Option :  -preRoute 
<CMD> displayClockPhaseDelay -preRoute
Redoing specifyClockTree ...
Checking spec file integrity...

displayClockPhaseDelay Option :  -preRoute 
<CMD> displayClockPhaseDelay -preRoute
Redoing specifyClockTree ...
Checking spec file integrity...

displayClockPhaseDelay Option :  -preRoute 
<CMD> displayClockTree -skew -allLevel -preRoute
Redoing specifyClockTree ...
Checking spec file integrity...
displayClockTree Option :  -skew -allLevel -preRoute 
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
-engine ck                              # enums={ck ccopt}, default=ck
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 741.0M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
RC Information for View typical_view :
Est. Cap                : 0.178203(V=0.182691 H=0.173714) (ff/um) [0.000178203]
Est. Res                : 0.0655556(V=0.0944444 H=0.0366667)(ohm/um) [6.55556e-05]
Est. Via Res            : 0.8(ohm) [0.9]
Est. Via Cap            : 0.548595(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.185(ff/um) res=0.0944(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.183(ff/um) res=0.0944(ohm/um) viaRes=0.9(ohm) viaCap=0.454044(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.174(ff/um) res=0.0367(ohm/um) viaRes=0.8(ohm) viaCap=0.548595(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
RC Information for View typical_view :
Est. Cap                : 0.178203(V=0.182691 H=0.173714) (ff/um) [0.000178203]
Est. Res                : 0.0655556(V=0.0944444 H=0.0366667)(ohm/um) [6.55556e-05]
Est. Via Res            : 0.8(ohm) [0.9]
Est. Via Cap            : 0.548595(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.185(ff/um) res=0.0944(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.183(ff/um) res=0.0944(ohm/um) viaRes=0.9(ohm) viaCap=0.454044(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.174(ff/um) res=0.0367(ohm/um) viaRes=0.8(ohm) viaCap=0.548595(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 typical_view
Default Analysis Views is typical_view


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:01.0, mem=740.9M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**Info (ENCSP-259): Instance state_reg_1_ was not on the placement grid.
It has been moved from (293400,0) to (259200,30000).
**Info (ENCSP-259): Instance state_reg_3_ was not on the placement grid.
It has been moved from (293400,0) to (259200,30000).
**Info (ENCSP-259): Instance state_reg_2_ was not on the placement grid.
It has been moved from (293400,0) to (259200,30000).
**Info (ENCSP-259): Instance state_reg_0_ was not on the placement grid.
It has been moved from (293400,0) to (259200,30000).
*** Changed status on (4) instances, and (0) nets in Clock clk.
*** End changeClockStatus (cpu=0:00:00.0, real=0:00:00.0, mem=741.1M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
List of dont use cells: 
List of dont touch cells: 
List of valid cells: INVX4 BUFX4 
*** Removed (0) buffers and (0) inverters in Clock clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 741.965M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=741.1M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...
List of dont use cells: 
List of dont touch cells: 
List of valid cells: INVX4 BUFX4 
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
***** Allocate Placement Memory Finished (MEM: 742.102M)

Start to trace clock trees ...
*** Begin Tracer (mem=742.1M) ***
Tracing Clock clk ...

Reconvergent mux Check for spec:clk 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=742.3M) ***
***** Allocate Obstruction Memory  Finished (MEM: 742.242M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          disabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          enabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          disabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          81(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          3480(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          148.7(ps) (derived from BUFX4)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



Max Cap Limit Checks
============================================================

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock clk has a maximum of 0 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================

Max placement distance Checks Finished, CPU=0:00:00.0 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0(disabled)
Check root input transition                       :          0
Check pin capacitance                             :          0
Check multiple path through MUX                   :          0
Check gating depth                                :          0
Check placement near clock pins                   :          0
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0(disabled)
clock gating checks                               :          0
MacroModel checks                                 :          0

Switching off Advanced RC Correlation modes in AAE mode.

#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled
Wire resistance check                             :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          480(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          480(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          3480(um) (default)
5) Wire resistance check
   Allowed resistance deviation                   :          0.2 (default)
   Resistance threshold                           :          16 Ohm (user set)
   Net length threshold for resistance checks     :          480 um (derived 200*M2 layer pitch)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          148.7(ps) (derived from BUFX4)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          4.875000(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (clk) Structure
Max. Skew           : 200(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (INVX4) (BUFX4) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 4
Nr.          Rising  Sync Pins  : 0
Nr. Inverter Rising  Sync Pins  : 4
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
Nr. Unsync Pins                 : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clk)
Output_Net: (clk)   
**** CK_START: TopDown Tree Construction for clk (4-leaf) (mem=742.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=0[684,684*] N4 B4 G1 A4(4.0) L[3,3] C0/2 score=76420 cpu=0:00:00.0 mem=742M 

**** CK_END: TopDown Tree Construction for clk (cpu=0:00:00.2, real=0:00:00.0, mem=742.2M)



**** CK_START: Update Database (mem=742.2M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=742.2M)

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 4.875000 microns (5% of max driving distance).

***** Start Refine Placement.....
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=742.2MB) @(0:02:45 - 0:02:45).
move report: preRPlace moves 130 insts, mean move: 44.81 um, max move: 247.20 um
	max move on inst (U126): (218.40, 111.00) --> (52.80, 29.40)
wireLenOptFixPriorityInst 4 inst fixed
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U162' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U246' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U138' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U238' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U211' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U167' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U146' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'FE_OFC6_n203' (Cell BUFX4).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U241' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U194' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U214' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U251' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U184' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U171' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U249' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U165' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U229' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U135' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U245' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=742.2MB) @(0:02:45 - 0:02:45).
**ERROR: (ENCSP-2021):	Could not legalize <93> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 130 insts, mean move: 34.82 um, max move: 206.40 um
	max move on inst (U240): (122.40, 29.40) --> (247.20, 111.00)
move report: overall moves 89 insts, mean move: 38.70 um, max move: 170.40 um
	max move on inst (U126): (218.40, 111.00) --> (48.00, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       170.40 um
  inst (U126) with max move: (218.4, 111) -> (48, 111)
  mean    (X+Y) =        38.70 um
Total instances moved : 89
*** cpu=0:00:00.1   mem=742.2M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=742.2MB) @(0:02:45 - 0:02:45).
***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 742.242M)
**WARN: (ENCCK-6323):	The placement of U126 was moved by 170.4 microns during refinePlace. Original location : (218.4, 111), Refined location : (48, 111)
**WARN: (ENCCK-6323):	The placement of U222 was moved by 166.2 microns during refinePlace. Original location : (220.2, 57), Refined location : (81, 30)
**WARN: (ENCCK-6323):	The placement of U240 was moved by 162.6 microns during refinePlace. Original location : (165.6, 30), Refined location : (247.2, 111)
**WARN: (ENCCK-6323):	The placement of U121 was moved by 140.4 microns during refinePlace. Original location : (252, 111), Refined location : (165.6, 57)
**WARN: (ENCCK-6323):	The placement of U130 was moved by 130.8 microns during refinePlace. Original location : (252, 111), Refined location : (175.2, 57)
**WARN: (ENCCK-6323):	The placement of FE_OFC1_state_1_ was moved by 126 microns during refinePlace. Original location : (228, 111), Refined location : (156, 57)
**WARN: (ENCCK-6323):	The placement of FE_OFC4_pcsource_0_ was moved by 126 microns during refinePlace. Original location : (168, 111), Refined location : (96, 57)
**WARN: (ENCCK-6323):	The placement of U189 was moved by 106.8 microns during refinePlace. Original location : (247.2, 111), Refined location : (194.4, 57)
**WARN: (ENCCK-6323):	The placement of U203 was moved by 99.6 microns during refinePlace. Original location : (31.2, 111), Refined location : (76.8, 57)
**WARN: (ENCCK-6323):	The placement of U194 was moved by 97.2 microns during refinePlace. Original location : (194.4, 111), Refined location : (151.2, 57)
**WARN: (ENCCK-6324):	More than 10 instances moved during refinePlace by a value exceeding threshold value of 4.875 microns.
Refer to file "CTS_RP_MOVE.txt" for complete detail.


**INFO: Total instances moved beyond threshold limit during refinePlace are 75...

**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

Refine place movement check finished, CPU=0:00:00.1 
============================================================

**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A  clk__L1_I1/A )
Level 3 (Total=4	Sink=4)
Level 2 (Total=2	Sink=0	INVX4=2)
Level 1 (Total=2	Sink=0	INVX4=2)
Total Sinks		: 4

# Analysis View: typical_view
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 4
Nr. of Buffer                  : 4
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): state_reg_0_/CLK 689(ps)
Min trig. edge delay at sink(R): state_reg_2_/CLK 686.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 686.2~689(ps)          0~10(ps)            
Fall Phase Delay               : 701.4~704.2(ps)        0~10(ps)            
Trig. Edge Skew                : 2.8(ps)                200(ps)             
Rise Skew                      : 2.8(ps)                
Fall Skew                      : 2.8(ps)                
Max. Rise Buffer Tran.         : 90.3(ps)               200(ps)             
Max. Fall Buffer Tran.         : 88.1(ps)               200(ps)             
Max. Rise Sink Tran.           : 154(ps)                200(ps)             
Max. Fall Sink Tran.           : 153.1(ps)              200(ps)             
Min. Rise Buffer Tran.         : 90.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 88.1(ps)               0(ps)               
Min. Rise Sink Tran.           : 152.4(ps)              0(ps)               
Min. Fall Sink Tran.           : 151.5(ps)              0(ps)               

view typical_view : skew = 2.8ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.0)


Switching to the default view 'typical_view'...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
Reducing the latency of clock tree 'clk' in 'typical_view' view ...

Calculating pre-route downstream delay for clock tree 'clk'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
MaxTriggerDelay: 689 (ps)
MinTriggerDelay: 686.2 (ps)
Skew: 2.8 (ps)
*** Finished Latency Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=742.2M) ***
Reducing the skew of clock tree 'clk' in 'typical_view' view ...

MaxTriggerDelay: 689 (ps)
MinTriggerDelay: 686.2 (ps)
Skew: 2.8 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=742.2M) ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
deleted 0 standard cell(s).
moved 0 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:00.0 real=0:00:00.0 mem=742.2M) ***

**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A  clk__L1_I1/A )
Level 3 (Total=4	Sink=4)
Level 2 (Total=2	Sink=0	INVX4=2)
Level 1 (Total=2	Sink=0	INVX4=2)
Total Sinks		: 4

# Analysis View: typical_view
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 4
Nr. of Buffer                  : 4
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): state_reg_0_/CLK 689(ps)
Min trig. edge delay at sink(R): state_reg_2_/CLK 686.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 686.2~689(ps)          0~10(ps)            
Fall Phase Delay               : 701.4~704.2(ps)        0~10(ps)            
Trig. Edge Skew                : 2.8(ps)                200(ps)             
Rise Skew                      : 2.8(ps)                
Fall Skew                      : 2.8(ps)                
Max. Rise Buffer Tran.         : 90.3(ps)               200(ps)             
Max. Fall Buffer Tran.         : 88.1(ps)               200(ps)             
Max. Rise Sink Tran.           : 154(ps)                200(ps)             
Max. Fall Sink Tran.           : 153.1(ps)              200(ps)             
Min. Rise Buffer Tran.         : 90.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 88.1(ps)               0(ps)               
Min. Rise Sink Tran.           : 152.4(ps)              0(ps)               
Min. Fall Sink Tran.           : 151.5(ps)              0(ps)               

view typical_view : skew = 2.8ps (required = 200ps)


Generating Clock Analysis Report clock_report/clock.report ....
Clock Analysis (CPU Time 0:00:00.0)


*** ckSynthesis Opt Latency (cpu=0:00:00.0 real=0:00:00.0 mem=742.2M) ***
***** Start Refine Placement.....
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=742.3MB) @(0:02:45 - 0:02:45).
move report: preRPlace moves 130 insts, mean move: 37.86 um, max move: 105.00 um
	max move on inst (U130): (175.20, 57.00) --> (97.80, 29.40)
wireLenOptFixPriorityInst 4 inst fixed
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U214' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=742.3MB) @(0:02:45 - 0:02:45).
**ERROR: (ENCSP-2021):	Could not legalize <93> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 130 insts, mean move: 34.98 um, max move: 156.00 um
	max move on inst (U211): (117.60, 137.40) --> (247.20, 111.00)
move report: overall moves 84 insts, mean move: 32.21 um, max move: 140.40 um
	max move on inst (U238): (132.00, 57.00) --> (218.40, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       140.40 um
  inst (U238) with max move: (132, 57) -> (218.4, 111)
  mean    (X+Y) =        32.21 um
Total instances moved : 84
*** cpu=0:00:00.1   mem=742.3M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=742.3MB) @(0:02:45 - 0:02:45).
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 742.273M)

**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A  clk__L1_I1/A )
Level 3 (Total=4	Sink=4)
Level 2 (Total=2	Sink=0	INVX4=2)
Level 1 (Total=2	Sink=0	INVX4=2)
Total Sinks		: 4

# Analysis View: typical_view
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 4
Nr. of Buffer                  : 4
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): state_reg_0_/CLK 690.6(ps)
Min trig. edge delay at sink(R): state_reg_2_/CLK 688.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 688.2~690.6(ps)        0~10(ps)            
Fall Phase Delay               : 702.5~705.7(ps)        0~10(ps)            
Trig. Edge Skew                : 2.4(ps)                200(ps)             
Rise Skew                      : 2.4(ps)                
Fall Skew                      : 3.2(ps)                
Max. Rise Buffer Tran.         : 92.1(ps)               200(ps)             
Max. Fall Buffer Tran.         : 89.9(ps)               200(ps)             
Max. Rise Sink Tran.           : 155.6(ps)              200(ps)             
Max. Fall Sink Tran.           : 154.7(ps)              200(ps)             
Min. Rise Buffer Tran.         : 90.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 88.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 152.1(ps)              0(ps)               
Min. Fall Sink Tran.           : 151.1(ps)              0(ps)               

view typical_view : skew = 2.4ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.0)



globalDetailRoute

#Start globalDetailRoute on Tue Nov 18 16:04:41 2014
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 742.00 (Mb)
Initializing multi-corner resistance tables ...
#WARNING (NRDB-2005) SPECIAL_NET vdd! has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd! has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-629) NanoRoute cannot route PIN Q of INST state_reg_0_ from NET state[0], as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN QB of INST state_reg_1_ from NET state[1], as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN QB of INST state_reg_2_ from NET state[2], as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN QB of INST state_reg_3_ from NET state[3], as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN QB of INST state_reg_0_ from NET n151, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN D of INST state_reg_0_ from NET n102, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN D of INST state_reg_1_ from NET n20, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLRB of INST state_reg_1_ from NET n7, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLRB of INST state_reg_3_ from NET n7, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLRB of INST state_reg_2_ from NET n7, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLRB of INST state_reg_0_ from NET n7, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN D of INST state_reg_3_ from NET n3, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN D of INST state_reg_2_ from NET n1, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLK of INST state_reg_2_ from NET clk__L2_N0, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLK of INST state_reg_3_ from NET clk__L2_N0, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLK of INST state_reg_0_ from NET clk__L2_N1, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLK of INST state_reg_1_ from NET clk__L2_N1, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 744.00 (Mb)
#NanoRoute Version v13.13-s005 NR130716-1135/13_10-UB
#Start routing data preparation.
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 744.00 (Mb)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Tue Nov 18 16:04:41 2014
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Nov 18 16:04:41 2014
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H          65           0          24     0.00%
#  Metal 2        V         105          17          24     0.00%
#  Metal 3        H          65           0          24     0.00%
#  --------------------------------------------------------------
#  Total                    235       4.64%  72     0.00%
#
#  5 nets (3.42%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 744.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 744.00 (Mb)
#
#start global routing iteration 2...
#There are 3 nets routed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 744.00 (Mb)
#
#start global routing iteration 3...
#There are 3 nets routed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 744.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 244 um.
#Total half perimeter of net bounding box = 330 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 97 um.
#Total wire length on LAYER metal3 = 147 um.
#Total number of vias = 9
#Up-Via Summary (total 9):
#           
#-----------------------
#  Metal 1            5
#  Metal 2            4
#-----------------------
#                     9 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#There are 3 nets routed.
#start post global routing...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 744.00 (Mb)
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 744.00 (Mb)
#Peak memory = 777.00 (Mb)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 747.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 747.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 303 um.
#Total half perimeter of net bounding box = 330 um.
#Total wire length on LAYER metal1 = 13 um.
#Total wire length on LAYER metal2 = 151 um.
#Total wire length on LAYER metal3 = 139 um.
#Total number of vias = 14
#Up-Via Summary (total 14):
#           
#-----------------------
#  Metal 1            8
#  Metal 2            6
#-----------------------
#                    14 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.00 (Mb)
#Total memory = 746.00 (Mb)
#Peak memory = 777.00 (Mb)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.00 (Mb)
#Total memory = 746.00 (Mb)
#Peak memory = 777.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 746.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 744.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.00 (Mb)
#Total memory = 744.00 (Mb)
#Peak memory = 777.00 (Mb)
#Number of warnings = 20
#Total number of warnings = 47
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov 18 16:04:41 2014
#
*** Look For Un-Routed Clock Tree Net ***

Routing correlation check
============================================================

Min length threshold value is :: 480 microns

Allowed deviation from route guide is 50%


Routing correlation check finished, CPU=0:00:00.0 
============================================================

Wire resistance checks
============================================================
**WARN: (ENCCK-6351):	Clock clk has not been routed yet. Wire resistance checks do not work without clock routing.

Wire resistance checks Finished, CPU=0:00:00.0 
============================================================

**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A  clk__L1_I1/A )
Level 3 (Total=4	Sink=4)
Level 2 (Total=2	Sink=0	INVX4=2)
Level 1 (Total=2	Sink=0	INVX4=2)
Total Sinks		: 4

# Analysis View: typical_view
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 4
Nr. of Buffer                  : 4
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): state_reg_0_/CLK 696.9(ps)
Min trig. edge delay at sink(R): state_reg_2_/CLK 689.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 689.2~696.9(ps)        0~10(ps)            
Fall Phase Delay               : 703.9~711.8(ps)        0~10(ps)            
Trig. Edge Skew                : 7.7(ps)                200(ps)             
Rise Skew                      : 7.7(ps)                
Fall Skew                      : 7.9(ps)                
Max. Rise Buffer Tran.         : 92.2(ps)               200(ps)             
Max. Fall Buffer Tran.         : 90(ps)                 200(ps)             
Max. Rise Sink Tran.           : 155.8(ps)              200(ps)             
Max. Fall Sink Tran.           : 154.8(ps)              200(ps)             
Min. Rise Buffer Tran.         : 91.7(ps)               0(ps)               
Min. Fall Buffer Tran.         : 89.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 152(ps)                0(ps)               
Min. Fall Sink Tran.           : 151.1(ps)              0(ps)               

view typical_view : skew = 7.7ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.0)


setting up for view 'typical_view'...
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Selecting the worst MMMC view of clock tree 'clk' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=744.3M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=744.3M) ***

None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'typical_view' ...
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

*** None of the buffer chains at roots are modified by the fine-tune process.

*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A  clk__L1_I1/A )
Level 3 (Total=4	Sink=4)
Level 2 (Total=2	Sink=0	INVX4=2)
Level 1 (Total=2	Sink=0	INVX4=2)
Total Sinks		: 4

# Analysis View: typical_view
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 4
Nr. of Buffer                  : 4
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): state_reg_0_/CLK 696.9(ps)
Min trig. edge delay at sink(R): state_reg_2_/CLK 689.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 689.2~696.9(ps)        0~10(ps)            
Fall Phase Delay               : 703.9~711.8(ps)        0~10(ps)            
Trig. Edge Skew                : 7.7(ps)                200(ps)             
Rise Skew                      : 7.7(ps)                
Fall Skew                      : 7.9(ps)                
Max. Rise Buffer Tran.         : 92.2(ps)               200(ps)             
Max. Fall Buffer Tran.         : 90(ps)                 200(ps)             
Max. Rise Sink Tran.           : 155.8(ps)              200(ps)             
Max. Fall Sink Tran.           : 154.8(ps)              200(ps)             
Min. Rise Buffer Tran.         : 91.7(ps)               0(ps)               
Min. Fall Buffer Tran.         : 89.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 152(ps)                0(ps)               
Min. Fall Sink Tran.           : 151.1(ps)              0(ps)               

view typical_view : skew = 7.7ps (required = 200ps)


Clock clk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide controller.rguide ....
Clock Analysis (CPU Time 0:00:00.0)


**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          75
Check route layer follows preference              :          0
Check route follows guide                         :          0
clock gating checks                               :          0
Wire resistance checks                            :          0

*** End ckSynthesis (cpu=0:00:00.5, real=0:00:00.0, mem=743.3M) ***
<clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
<clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly -report clock_report/clock.postCTS.report
Redoing specifyClockTree ...
Checking spec file integrity...
List of dont use cells: 
List of dont touch cells: 
List of valid cells: INVX4 BUFX4 
Extraction called for design 'controller' of instances=134 and nets=146 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 744.234M)
ERROR: net clk__L2_N0 in clock tree clk is not routed
**ERROR: (ENCCK-181):	Clock tree clk is not ready to do post-route ECO since some clock nets are not routed yet.

Usage: ckECO [-help] [-area] [-clk <string>] [-dontFixAddedBuffers]
             [-fixDRVOnly] [-localSkew] [-num <integer>] [-reduceTNS <string>]
             [-report <string>] [-spreadTriggerEdgeDelay]
             [-useSpecFileCellsOnly]
             [-preRoute  | -clkRouteOnly  | -postRoute  | -postCTS ]

-help                     # Prints out the command usage
-area                     # (bool, optional)
-clk <string>             #   (string, optional)
-clkRouteOnly             # (bool, optional)
-dontFixAddedBuffers      # (bool, optional)
-fixDRVOnly               # (bool, optional)
-localSkew                # (bool, optional)
-num <integer>            # (int, optional)
-postCTS                  # (bool, optional)
-postRoute                # (bool, optional)
-preRoute                 # (bool, optional)
-reduceTNS <string>       # [ none | hold ]  (string, optional)
-report <string>          # (string, optional)
-spreadTriggerEdgeDelay   # (bool, optional)
-useSpecFileCellsOnly     # (bool, optional)


**ERROR: (ENCSYC-194):	Incorrect usage for command 'ckECO'.
**ERROR: (ENCCK-9000):	**clockDesign ... cpu = 0:00:01, real = 0:00:01, mem = 743.3M **
<CMD> zoomBox 182.237 92.318 310.006 11.244
<CMD> panCenter 165.383 74.671
<CMD> fit
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 747.9M, totSessionCpu=0:02:57 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=747.8M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Start to check current routing status for nets...
Net FE_OFN0_n198 is not routed.
All nets will be rerouted.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 3
There are 5 nets with 1 extra space.
routingBox: (0 0) (293400 195000)
coreBox:    (31200 30000) (263400 165000)
There are 3 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 749.0M):
Est net length = 2.173e+04um = 1.525e+04H + 6.483e+03V
Usage: (104.1%H 78.4%V) = (1.741e+04um 1.582e+04um) = (1421 585)
Obstruct: 7 = 0 (0.0%H) + 7 (4.8%V)
Overflow: 286 = 210 (143.10% H) + 75 (53.78% V)

Phase 1b route (0:00:00.0 751.5M):
Usage: (104.1%H 78.6%V) = (1.743e+04um 1.584e+04um) = (1421 586)
Overflow: 287 = 211 (143.29% H) + 76 (54.60% V)

Phase 1c route (0:00:00.0 751.5M):
Usage: (104.1%H 78.8%V) = (1.743e+04um 1.590e+04um) = (1421 588)
Overflow: 285 = 208 (141.76% H) + 77 (55.02% V)

Phase 1d route (0:00:00.0 751.5M):
Usage: (105.2%H 81.1%V) = (1.762e+04um 1.636e+04um) = (1436 605)
Overflow: 305 = 222 (151.16% H) + 83 (59.05% V)

Phase 1a-1d Overflow: 151.16% H + 59.05% V (0:00:00.0 751.5M)


**WARN: (ENCTR-4429):	Too congested. Giving up phase1 prematurely.
If you want to try harder then use the 'tryHarder' option.
Congestion numbers will be somewhat higher than usual.

Usage: (105.2%H 81.1%V) = (1.762e+04um 1.636e+04um) = (1436 605)
Overflow: 305 = 222 (151.16% H) + 83 (59.05% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	66	44.90%	7	 5.00%
 -4:	0	 0.00%	4	 2.86%
 -3:	2	 1.36%	15	10.71%
 -2:	1	 0.68%	15	10.71%
 -1:	1	 0.68%	11	 7.86%
--------------------------------------
  0:	1	 0.68%	12	 8.57%
  1:	3	 2.04%	9	 6.43%
  2:	1	 0.68%	16	11.43%
  3:	0	 0.00%	2	 1.43%
  4:	0	 0.00%	8	 5.71%
  5:	72	48.98%	41	29.29%
Overflow: 151.16% H + 59.05% V (0:00:00.0 751.5M)

Usage: (105.2%H 81.1%V) = (1.762e+04um 1.636e+04um) = (1436 605)
Overflow: 305 = 222 (151.16% H) + 83 (59.05% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	66	44.90%	7	 5.00%
 -4:	0	 0.00%	4	 2.86%
 -3:	2	 1.36%	15	10.71%
 -2:	1	 0.68%	15	10.71%
 -1:	1	 0.68%	11	 7.86%
--------------------------------------
  0:	1	 0.68%	12	 8.57%
  1:	3	 2.04%	9	 6.43%
  2:	1	 0.68%	16	11.43%
  3:	0	 0.00%	2	 1.43%
  4:	0	 0.00%	8	 5.71%
  5:	72	48.98%	41	29.29%

Global route (cpu=0.0s real=0.0s 749.0M)
There are 3 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (107.5%H 84.6%V) = (1.801e+04um 1.708e+04um) = (1468 631)
Overflow: 312 = 224 (152.69% H) + 87 (62.21% V)

Phase 1l Overflow: 152.69% H + 62.21% V (0:00:00.0 751.5M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	67	45.58%	9	 6.43%
 -4:	0	 0.00%	4	 2.86%
 -3:	1	 0.68%	14	10.00%
 -2:	1	 0.68%	15	10.71%
 -1:	1	 0.68%	11	 7.86%
--------------------------------------
  0:	1	 0.68%	13	 9.29%
  1:	3	 2.04%	9	 6.43%
  2:	1	 0.68%	14	10.00%
  3:	0	 0.00%	4	 2.86%
  4:	0	 0.00%	6	 4.29%
  5:	72	48.98%	41	29.29%


*** Completed Phase 1 route (0:00:00.0 747.8M) ***


Total length: 2.426e+04um, number of vias: 752
M1(H) length: 3.840e+01um, number of vias: 350
M2(V) length: 8.709e+03um, number of vias: 402
M3(H) length: 1.551e+04um
*** Completed Phase 2 route (0:00:00.0 747.8M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=747.8M) ***
Peak Memory Usage was 747.8M 
*** Finished trialRoute (cpu=0:00:00.0 mem=747.8M) ***

Initializing multi-corner resistance tables ...
Extraction called for design 'controller' of instances=134 and nets=146 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 747.770M)
Found active setup analysis view typical_view
Found active hold analysis view typical_view
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=754.422 CPU=0:00:00.0 REAL=0:00:01.0)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.832  |
|           TNS (ns):| -27.398 |
|    Violating Paths:|   17    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.441%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 754.7M, totSessionCpu=0:02:57 **
** INFO : this run is activating placeOpt flow focusing on WNS only...
*** Starting optimizing excluded clock nets MEM= 755.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 755.1M) ***
*** Starting optimizing excluded clock nets MEM= 755.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 755.1M) ***
Begin: GigaOpt Reclaim Optimization
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Info: 3 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
Reclaim Optimization WNS Slack -3.832  TNS Slack -27.398 Density 96.44
** reclaim pass 0 (0.0) : commits = 0
** reclaim pass 1 (0.0) : commits = 0
Reclaim Optimization End WNS Slack -3.832  TNS Slack -27.398 Density 96.44

** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
--------------------------------------------------------------
|                                   | Total     | Sequential |
--------------------------------------------------------------
| Num insts resized                 |       0  |       0    |
| Num insts Downsized               |       0  |       0    |
| Num insts Samesized               |       0  |       0    |
| Num insts Upsized                 |       0  |       0    |
--------------------------------------------------------------
Executing incremental physical updates
Executing incremental physical updates
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 130 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=768.2MB) @(0:02:57 - 0:02:57).
move report: preRPlace moves 126 insts, mean move: 38.08 um, max move: 221.40 um
	max move on inst (U164): (237.60, 111.00) --> (97.80, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 2.437e+04 = 1.562e+04 H + 8.756e+03 V
wire length = 2.313e+04 = 1.437e+04 H + 8.756e+03 V
Placement tweakage ends.
move report: tweak moves 67 insts, mean move: 14.86 um, max move: 74.40 um
	max move on inst (U147): (175.20, 29.40) --> (249.60, 29.40)
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U194' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U181' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'FE_OFC4_pcsource_0_' (Cell BUFX4).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U154' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U171' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U244' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U165' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U229' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U243' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U130' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U241' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U261' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U195' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U251' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U245' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U167' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U149' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U168' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U248' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=768.2MB) @(0:02:57 - 0:02:57).
**ERROR: (ENCSP-2021):	Could not legalize <92> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 126 insts, mean move: 37.45 um, max move: 182.40 um
	max move on inst (U249): (117.60, 29.40) --> (218.40, 111.00)
move report: overall moves 112 insts, mean move: 29.76 um, max move: 167.40 um
	max move on inst (U249): (132.00, 30.00) --> (218.40, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       167.40 um
  inst (U249) with max move: (132, 30) -> (218.4, 111)
  mean    (X+Y) =        29.76 um
Total instances flipped for WireLenOpt: 12
Total instances moved : 112
*** cpu=0:00:00.1   mem=768.2M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=768.2MB) @(0:02:57 - 0:02:57).
** Finished Reclaim (cpu = 0:00:00.1) (real = 0:00:00.0) **
End: GigaOpt Reclaim Optimization
*** Starting trialRoute (mem=768.2M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 3
There are 5 nets with 1 extra space.
routingBox: (0 0) (293400 195000)
coreBox:    (31200 30000) (263400 165000)
There are 3 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 769.5M):
Est net length = 2.113e+04um = 1.470e+04H + 6.429e+03V
Usage: (100.3%H 76.6%V) = (1.679e+04um 1.560e+04um) = (1369 577)
Obstruct: 7 = 0 (0.0%H) + 7 (4.8%V)
Overflow: 268 = 199 (135.20% H) + 69 (49.51% V)

Phase 1b route (0:00:00.0 772.0M):
Usage: (100.3%H 76.8%V) = (1.681e+04um 1.563e+04um) = (1369 578)
Overflow: 268 = 198 (134.90% H) + 69 (49.51% V)

Phase 1c route (0:00:00.0 772.0M):
Usage: (100.3%H 77.3%V) = (1.681e+04um 1.574e+04um) = (1369 582)
Overflow: 270 = 198 (134.90% H) + 71 (50.86% V)

Phase 1d route (0:00:00.0 772.0M):
Usage: (101.1%H 78.5%V) = (1.694e+04um 1.598e+04um) = (1380 591)
Overflow: 281 = 209 (141.98% H) + 73 (51.90% V)

Phase 1a-1d Overflow: 141.98% H + 51.90% V (0:00:00.0 772.0M)


**WARN: (ENCTR-4429):	Too congested. Giving up phase1 prematurely.
If you want to try harder then use the 'tryHarder' option.
Congestion numbers will be somewhat higher than usual.

Usage: (101.1%H 78.5%V) = (1.694e+04um 1.598e+04um) = (1380 591)
Overflow: 281 = 209 (141.98% H) + 73 (51.90% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	60	40.82%	9	 6.43%
 -4:	4	 2.72%	3	 2.14%
 -3:	1	 0.68%	9	 6.43%
 -2:	1	 0.68%	9	 6.43%
 -1:	1	 0.68%	18	12.86%
--------------------------------------
  0:	1	 0.68%	15	10.71%
  1:	1	 0.68%	9	 6.43%
  2:	3	 2.04%	17	12.14%
  3:	0	 0.00%	3	 2.14%
  4:	2	 1.36%	7	 5.00%
  5:	73	49.66%	41	29.29%
Overflow: 141.98% H + 51.90% V (0:00:00.0 772.0M)

Usage: (101.1%H 78.5%V) = (1.694e+04um 1.598e+04um) = (1380 591)
Overflow: 281 = 209 (141.98% H) + 73 (51.90% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	60	40.82%	9	 6.43%
 -4:	4	 2.72%	3	 2.14%
 -3:	1	 0.68%	9	 6.43%
 -2:	1	 0.68%	9	 6.43%
 -1:	1	 0.68%	18	12.86%
--------------------------------------
  0:	1	 0.68%	15	10.71%
  1:	1	 0.68%	9	 6.43%
  2:	3	 2.04%	17	12.14%
  3:	0	 0.00%	3	 2.14%
  4:	2	 1.36%	7	 5.00%
  5:	73	49.66%	41	29.29%

Global route (cpu=0.0s real=0.0s 769.5M)
There are 3 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (103.4%H 81.9%V) = (1.733e+04um 1.671e+04um) = (1412 617)
Overflow: 288 = 211 (143.48% H) + 77 (54.79% V)

Phase 1l Overflow: 143.48% H + 54.79% V (0:00:00.0 772.0M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	61	41.50%	11	 7.86%
 -4:	3	 2.04%	2	 1.43%
 -3:	1	 0.68%	9	 6.43%
 -2:	1	 0.68%	11	 7.86%
 -1:	1	 0.68%	15	10.71%
--------------------------------------
  0:	1	 0.68%	17	12.14%
  1:	1	 0.68%	9	 6.43%
  2:	3	 2.04%	15	10.71%
  3:	0	 0.00%	5	 3.57%
  4:	3	 2.04%	5	 3.57%
  5:	72	48.98%	41	29.29%


*** Completed Phase 1 route (0:00:00.0 768.2M) ***


Total length: 2.377e+04um, number of vias: 726
M1(H) length: 3.600e+01um, number of vias: 350
M2(V) length: 8.802e+03um, number of vias: 376
M3(H) length: 1.493e+04um
*** Completed Phase 2 route (0:00:00.0 768.2M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=768.2M) ***
Peak Memory Usage was 768.2M 
*** Finished trialRoute (cpu=0:00:00.0 mem=768.2M) ***

Extraction called for design 'controller' of instances=134 and nets=146 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 768.219M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 764.0M, InitMEM = 764.0M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=752.703 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 752.7M) ***
Found active setup analysis view typical_view
Found active hold analysis view typical_view
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=753.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.805  |
|           TNS (ns):| -27.602 |
|    Violating Paths:|   14    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      2 (4)       |   -0.007   |      2 (4)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.441%
Routing Overflow: 143.48% H and 54.79% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 753.0M, totSessionCpu=0:02:57 **
Begin: GigaOpt DRV Optimization
Begin: Processing multi-driver nets
Info: 3 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=750.9M) ***
End: Processing multi-driver nets
Info: 3 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     5   |    10   |     3   |      3  |     0   |     0   |     0   |     0   | -3.81 |  96.44  |            |           |
|     5   |    10   |     3   |      3  |     0   |     0   |     0   |     0   | -3.81 |  96.44  |   0:00:00.0|     809.5M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=809.5M) ***

End: GigaOpt DRV Optimization
Found active setup analysis view typical_view
Found active hold analysis view typical_view
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=770.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.805  |
|           TNS (ns):| -27.602 |
|    Violating Paths:|   14    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      2 (4)       |   -0.007   |      2 (4)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.441%
Routing Overflow: 143.48% H and 54.79% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 770.2M, totSessionCpu=0:02:57 **
Begin: GigaOpt Optimization in WNS mode
Info: 3 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 5 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 3 nets with fixed/cover wires excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -3.805 TNS Slack -27.602 Density 96.44
Optimizer WNS Pass 0
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.805| -27.602|    96.44%|   0:00:00.0|  809.6M|typical_view| default | state_reg_1_/D
|  -3.805| -27.473|    96.44%|   0:00:00.0|  812.0M|typical_view| default | state_reg_1_/D
|  -3.805| -27.473|    96.44%|   0:00:00.0|  811.9M|typical_view| default | state_reg_1_/D
|  -3.805| -27.473|    96.44%|   0:00:00.0|  811.6M|typical_view| default | state_reg_1_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.6 real=0:00:00.0 mem=811.6M) ***
** GigaOpt Optimizer WNS Slack -3.805 TNS Slack -27.473 Density 96.44
*** Starting refinePlace (0:02:58 mem=811.9M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 130 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:01.0, mem=811.9MB) @(0:02:58 - 0:02:58).
move report: preRPlace moves 126 insts, mean move: 34.90 um, max move: 148.20 um
	max move on inst (U239): (218.40, 111.00) --> (97.80, 83.40)
wireLenOptFixPriorityInst 0 inst fixed
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U181' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=811.9MB) @(0:02:58 - 0:02:58).
**ERROR: (ENCSP-2021):	Could not legalize <93> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 126 insts, mean move: 36.74 um, max move: 156.00 um
	max move on inst (U171): (117.60, 137.40) --> (247.20, 111.00)
move report: overall moves 92 insts, mean move: 23.87 um, max move: 124.80 um
	max move on inst (U244): (129.00, 30.00) --> (172.80, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       124.80 um
  inst (U244) with max move: (129, 30) -> (172.8, 111)
  mean    (X+Y) =        23.87 um
Total instances moved : 92
*** cpu=0:00:00.1   mem=811.9M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=811.9MB) @(0:02:58 - 0:02:58).
*** maximum move = 124.8um ***
*** Finished refinePlace (0:02:58 mem=811.9M) ***
*** Finished re-routing un-routed nets (811.9M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:01.0 mem=811.9M) ***
** GigaOpt Optimizer WNS Slack -3.805 TNS Slack -27.473 Density 96.44
Optimizer WNS Pass 1
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.805| -27.473|    96.44%|   0:00:00.0|  811.6M|typical_view| default | state_reg_1_/D
|  -3.805| -27.473|    96.44%|   0:00:00.0|  811.9M|typical_view| default | state_reg_1_/D
|  -3.805| -27.473|    96.44%|   0:00:00.0|  811.6M|typical_view| default | state_reg_1_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=811.6M) ***
** GigaOpt Optimizer WNS Slack -3.805 TNS Slack -27.473 Density 96.44
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.805| -27.473|    96.44%|   0:00:00.0|  811.6M|typical_view| default | state_reg_1_/D
|  -3.805| -27.473|    96.44%|   0:00:00.0|  811.9M|typical_view| default | state_reg_1_/D
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Global Optimization Step (cpu=0:00:00.0 real=0:00:00.0 mem=811.6M) ***
*** Starting refinePlace (0:02:59 mem=811.9M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 130 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=811.9MB) @(0:02:59 - 0:02:59).
move report: preRPlace moves 126 insts, mean move: 33.70 um, max move: 136.80 um
	max move on inst (U161): (117.60, 111.00) --> (62.40, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=811.9MB) @(0:02:59 - 0:02:59).
**ERROR: (ENCSP-2021):	Could not legalize <93> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 126 insts, mean move: 37.38 um, max move: 156.00 um
	max move on inst (U203): (117.60, 137.40) --> (247.20, 111.00)
move report: overall moves 65 insts, mean move: 34.80 um, max move: 140.40 um
	max move on inst (U179): (40.80, 111.00) --> (127.20, 57.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       140.40 um
  inst (U179) with max move: (40.8, 111) -> (127.2, 57)
  mean    (X+Y) =        34.80 um
Total instances moved : 65
*** cpu=0:00:00.1   mem=811.9M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=811.9MB) @(0:02:59 - 0:02:59).
*** maximum move = 140.4um ***
*** Finished refinePlace (0:02:59 mem=811.9M) ***
*** Finished re-routing un-routed nets (811.9M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=811.9M) ***
** GigaOpt Optimizer WNS Slack -3.805 TNS Slack -27.837 Density 96.44

*** Finish post-CTS Setup Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=811.6M) ***

End: GigaOpt Optimization in WNS mode
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=768.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.805  |
|           TNS (ns):| -27.837 |
|    Violating Paths:|   14    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      2 (4)       |   -0.007   |      2 (4)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.441%
Routing Overflow: 143.48% H and 54.79% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 768.3M, totSessionCpu=0:02:59 **
GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=766.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.805  |
|           TNS (ns):| -27.837 |
|    Violating Paths:|   14    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      2 (4)       |   -0.007   |      2 (4)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.441%
Routing Overflow: 143.48% H and 54.79% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 766.3M, totSessionCpu=0:02:59 **
Begin: GigaOpt harden opt
Info: 3 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 5 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 3 nets with fixed/cover wires excluded.
End: GigaOpt harden opt
*** Starting trialRoute (mem=768.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 3
There are 5 nets with 1 extra space.
routingBox: (0 0) (293400 195000)
coreBox:    (31200 30000) (263400 165000)
There are 3 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 769.5M):
Est net length = 2.271e+04um = 1.593e+04H + 6.780e+03V
Usage: (108.0%H 78.5%V) = (1.806e+04um 1.609e+04um) = (1474 595)
Obstruct: 7 = 0 (0.0%H) + 7 (4.8%V)
Overflow: 280 = 210 (142.53% H) + 71 (50.51% V)

Phase 1b route (0:00:00.0 772.1M):
Usage: (107.6%H 78.5%V) = (1.800e+04um 1.609e+04um) = (1469 595)
Overflow: 282 = 210 (142.59% H) + 72 (51.48% V)

Phase 1c route (0:00:00.0 772.1M):
Usage: (107.7%H 79.0%V) = (1.801e+04um 1.620e+04um) = (1470 599)
Overflow: 287 = 209 (142.13% H) + 78 (55.48% V)

Phase 1d route (0:00:00.0 772.1M):
Usage: (108.9%H 80.6%V) = (1.822e+04um 1.652e+04um) = (1487 611)
Overflow: 305 = 226 (153.51% H) + 80 (56.84% V)

Phase 1a-1d Overflow: 153.51% H + 56.84% V (0:00:00.0 772.1M)


**WARN: (ENCTR-4429):	Too congested. Giving up phase1 prematurely.
If you want to try harder then use the 'tryHarder' option.
Congestion numbers will be somewhat higher than usual.

Usage: (108.9%H 80.6%V) = (1.822e+04um 1.652e+04um) = (1487 611)
Overflow: 305 = 226 (153.51% H) + 80 (56.84% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	61	41.50%	9	 6.43%
 -4:	3	 2.04%	7	 5.00%
 -3:	2	 1.36%	11	 7.86%
 -2:	1	 0.68%	9	 6.43%
 -1:	2	 1.36%	12	 8.57%
--------------------------------------
  0:	1	 0.68%	11	 7.86%
  1:	1	 0.68%	12	 8.57%
  2:	2	 1.36%	16	11.43%
  3:	0	 0.00%	3	 2.14%
  4:	1	 0.68%	10	 7.14%
  5:	73	49.66%	40	28.57%
Overflow: 153.51% H + 56.84% V (0:00:00.0 772.1M)

Usage: (108.9%H 80.6%V) = (1.822e+04um 1.652e+04um) = (1487 611)
Overflow: 305 = 226 (153.51% H) + 80 (56.84% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	61	41.50%	9	 6.43%
 -4:	3	 2.04%	7	 5.00%
 -3:	2	 1.36%	11	 7.86%
 -2:	1	 0.68%	9	 6.43%
 -1:	2	 1.36%	12	 8.57%
--------------------------------------
  0:	1	 0.68%	11	 7.86%
  1:	1	 0.68%	12	 8.57%
  2:	2	 1.36%	16	11.43%
  3:	0	 0.00%	3	 2.14%
  4:	1	 0.68%	10	 7.14%
  5:	73	49.66%	40	28.57%

Global route (cpu=0.0s real=0.0s 769.5M)
There are 3 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (111.3%H 84.0%V) = (1.861e+04um 1.724e+04um) = (1519 637)
Overflow: 311 = 228 (154.77% H) + 83 (59.41% V)

Phase 1l Overflow: 154.77% H + 59.41% V (0:00:00.0 772.1M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	61	41.50%	12	 8.57%
 -4:	3	 2.04%	7	 5.00%
 -3:	2	 1.36%	9	 6.43%
 -2:	1	 0.68%	9	 6.43%
 -1:	2	 1.36%	11	 7.86%
--------------------------------------
  0:	1	 0.68%	13	 9.29%
  1:	1	 0.68%	13	 9.29%
  2:	2	 1.36%	13	 9.29%
  3:	0	 0.00%	5	 3.57%
  4:	1	 0.68%	8	 5.71%
  5:	73	49.66%	40	28.57%


*** Completed Phase 1 route (0:00:00.0 768.3M) ***


Total length: 2.528e+04um, number of vias: 740
M1(H) length: 3.600e+01um, number of vias: 349
M2(V) length: 8.961e+03um, number of vias: 391
M3(H) length: 1.628e+04um
*** Completed Phase 2 route (0:00:00.0 768.3M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=768.3M) ***
Peak Memory Usage was 768.3M 
*** Finished trialRoute (cpu=0:00:00.0 mem=768.3M) ***

Extraction called for design 'controller' of instances=134 and nets=146 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 768.281M)
*** Starting delays update (0:02:59 mem=767.9M) ***
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=752.895 CPU=0:00:00.0 REAL=0:00:00.0)
*** Finished delays update (0:02:59 mem=753.1M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 3 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     5   |    10   |     3   |      3  |     0   |     0   |     0   |     0   | -3.89 |  96.44  |            |           |
|     5   |    10   |     3   |      3  |     0   |     0   |     0   |     0   | -3.89 |  96.44  |   0:00:00.0|     807.7M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=807.7M) ***

End: GigaOpt DRV Optimization
Design WNS changes after trial route: -3.80539989471 -> -3.88860011101 (bump = 0.0832002163)
Begin: all path group post-eco optimization
Info: 3 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 5 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 3 nets with fixed/cover wires excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -3.889 TNS Slack -28.898 Density 96.44
Optimizer WNS Pass 0
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.889| -28.898|    96.44%|   0:00:00.0|  809.5M|typical_view| default | state_reg_2_/D
|  -3.889| -28.898|    96.44%|   0:00:00.0|  810.0M|typical_view| default | state_reg_2_/D
|  -3.884| -29.674|    96.46%|   0:00:00.0|  813.9M|typical_view| default | state_reg_1_/D
|  -3.741| -29.514|    96.47%|   0:00:01.0|  813.9M|typical_view| default | state_reg_2_/D
**Info (ENCSP-259): Instance U214 was not on the placement grid.
It has been moved from (182400,111000) to (184050,111000).
|  -3.702| -30.390|    96.49%|   0:00:00.0|  813.9M|typical_view| default | state_reg_1_/D
|  -3.702| -30.390|    96.49%|   0:00:00.0|  813.6M|typical_view| default | state_reg_1_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=813.6M) ***
** GigaOpt Optimizer WNS Slack -3.702 TNS Slack -30.390 Density 96.49
*** Starting refinePlace (0:02:59 mem=813.9M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 130 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=813.9MB) @(0:02:59 - 0:02:59).
**ERROR: (ENCSP-2021):	Could not legalize <92> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 17 insts, mean move: 58.52 um, max move: 162.60 um
	max move on inst (U131): (146.40, 30.00) --> (228.00, 111.00)
move report: overall moves 17 insts, mean move: 58.52 um, max move: 162.60 um
	max move on inst (U131): (146.40, 30.00) --> (228.00, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       162.60 um
  inst (U131) with max move: (146.4, 30) -> (228, 111)
  mean    (X+Y) =        58.52 um
Total instances moved : 17
*** cpu=0:00:00.0   mem=813.9M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=813.9MB) @(0:02:59 - 0:02:59).
*** maximum move = 162.6um ***
*** Finished refinePlace (0:02:59 mem=813.9M) ***
*** Finished re-routing un-routed nets (813.9M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=813.9M) ***
** GigaOpt Optimizer WNS Slack -3.690 TNS Slack -30.353 Density 96.49

*** Finish post-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=813.6M) ***

End: all path group post-eco optimization
Design WNS changes after post-eco optimization: -3.80539989471 -> -3.68959999084 (bump = -0.11579990387)
Slack bump threshold to trigger post-eco optimization with non-placement-legal moves: 0.2664
*** Steiner Routed Nets: 2.08333333333%; Threshold: 6; Threshold for Hold: 6
*** Starting trialRoute (mem=768.0M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=768.0M) ***

Skipping all path lef-safe eco optimization
Extraction called for design 'controller' of instances=134 and nets=146 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 768.410M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 764.2M, InitMEM = 764.2M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=752.895 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 752.9M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 752.9M, totSessionCpu=0:02:59 **
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.690  | -3.690  | -3.541  | -3.018  |  2.816  |   N/A   |
|           TNS (ns):| -30.354 | -11.389 | -9.791  | -17.602 |  0.000  |   N/A   |
|    Violating Paths:|   16    |    4    |    4    |   12    |    0    |   N/A   |
|          All Paths:|   22    |    4    |    4    |   18    |    1    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.487%
Routing Overflow: 154.77% H and 59.41% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 752.9M, totSessionCpu=0:02:59 **
*** Finished optDesign ***
<CMD> setDrawView place
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix controller_postCTS -outDir timingReports
**WARN: (ENCEXT-3493):	Design extraction status is reset when the setExtractRCMode command is called. Either re-generate the parasitic data by calling the extractRC command or run the spefIn command to read the parasitic data.
Type 'man ENCEXT-3493' for more detail.
*** Starting trialRoute (mem=750.7M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=750.7M) ***

Extraction called for design 'controller' of instances=134 and nets=146 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 750.840M)
Found active setup analysis view typical_view
Found active hold analysis view typical_view
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=750.902 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.690  | -3.690  | -3.541  | -3.018  |  2.816  |   N/A   |
|           TNS (ns):| -30.354 | -11.389 | -9.791  | -17.602 |  0.000  |   N/A   |
|    Violating Paths:|   16    |    4    |    4    |   12    |    0    |   N/A   |
|          All Paths:|   22    |    4    |    4    |   18    |    1    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.487%
Routing Overflow: 154.77% H and 59.41% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.15 sec
Total Real time: 0.0 sec
Total Memory Usage: 750.839844 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 755.2M, totSessionCpu=0:03:13 **
#Created 23 library cell signatures
#Created 146 NETS and 0 SPECIALNETS signatures
#Created 135 instance signatures
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Begin checking placement ... (start mem=765.2M, init mem=765.2M)
Row Orientation Violation:	15
Overlapping with other instance:	115
Placement Blockage Violation:	1
*info: Placed = 126
*info: Unplaced = 0
Placement Density:96.24%(25581/26581)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=765.2M)
**WARN: (ENCOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
setExtractRCMode -engine postRoute -coupled false
**WARN: (ENCEXT-3493):	Design extraction status is reset when the setExtractRCMode command is called. Either re-generate the parasitic data by calling the extractRC command or run the spefIn command to read the parasitic data.
Type 'man ENCEXT-3493' for more detail.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Multi-VT timing optimization disabled based on library information.
Extraction called for design 'controller' of instances=134 and nets=146 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PostRoute (effortLevel low) RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
**WARN: (ENCEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.64
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.57
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.77
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./controller_22928_sANQ2K.rcdb.d  -basic
RC Mode: PostRoute effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 765.4M)
Creating parasitic data file './controller_22928_sANQ2K.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.2013% (CPU Time= 0:00:00.0  MEM= 776.1M)
Extracted 20.2685% (CPU Time= 0:00:00.0  MEM= 776.1M)
Extracted 30.2013% (CPU Time= 0:00:00.0  MEM= 776.2M)
Extracted 40.2685% (CPU Time= 0:00:00.0  MEM= 776.2M)
Extracted 50.2013% (CPU Time= 0:00:00.0  MEM= 776.2M)
Extracted 60.2685% (CPU Time= 0:00:00.0  MEM= 776.2M)
Extracted 70.2013% (CPU Time= 0:00:00.0  MEM= 776.2M)
Extracted 80.2685% (CPU Time= 0:00:00.0  MEM= 776.2M)
Extracted 90.2013% (CPU Time= 0:00:00.0  MEM= 776.2M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 776.3M)
Number of Extracted Resistors     : 1499
Number of Extracted Ground Cap.   : 1637
Number of Extracted Coupling Cap. : 0
Opening parasitic data file './controller_22928_sANQ2K.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 765.398M)
SI flow with analysisType celtic_compatible and IPO SI ...
SI iteration 1 ... 
Celtic compatible mode with nominal base delay.
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 761.4M, InitMEM = 761.4M)
Initializing multi-corner resistance tables ...
Opening parasitic data file './controller_22928_sANQ2K.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 765.5M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=759.719 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 759.7M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 760.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 760.0M)
SI iteration 2 ... 
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 147,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=759.719 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 759.7M) ***
Found active setup analysis view typical_view
Found active hold analysis view typical_view
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -4.701  |
|           TNS (ns):| -38.314 |
|    Violating Paths:|   18    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.005   |      1 (1)       |
|   max_tran     |      3 (6)       |   -0.066   |      3 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.487%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 760.0M, totSessionCpu=0:03:13 **
**INFO: Start fixing DRV (Mem = 757.96M) ...
**INFO: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Info: 3 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 810.4M, InitMEM = 810.4M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=814.637 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 814.6M) ***
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     2   |     5   |     1   |      1  |     0   |     0   |     0   |     0   | -4.70 |  96.49  |            |           |
|     2   |     5   |     1   |      1  |     0   |     0   |     0   |     0   | -4.70 |  96.49  |   0:00:00.0|     814.8M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=814.8M) ***

*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 130 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
  Spread Effort: high, post-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=775.5MB) @(0:03:13 - 0:03:13).
move report: preRPlace moves 126 insts, mean move: 67.57 um, max move: 225.15 um
	max move on inst (U144): (242.40, 57.00) --> (97.65, 137.40)
wireLenOptFixPriorityInst 0 inst fixed
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U194' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U149' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U211' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U138' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U245' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U255' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U181' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U203' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U244' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U168' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U243' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U167' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U202' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'FE_OFC6_n203' (Cell BUFX4).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U261' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U193' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U239' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U171' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U195' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=775.5MB) @(0:03:13 - 0:03:13).
**ERROR: (ENCSP-2021):	Could not legalize <92> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 126 insts, mean move: 39.93 um, max move: 177.60 um
	max move on inst (U186): (72.00, 29.40) --> (168.00, 111.00)
move report: overall moves 88 insts, mean move: 61.64 um, max move: 208.20 um
	max move on inst (U211): (246.60, 111.00) --> (119.40, 30.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       208.20 um
  inst (U211) with max move: (246.6, 111) -> (119.4, 30)
  mean    (X+Y) =        61.64 um
Total instances moved : 88
*** cpu=0:00:00.0   mem=775.5M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=775.5MB) @(0:03:13 - 0:03:13).
Total net length = 2.844e+04 (1.867e+04 9.775e+03) (ext = 5.890e+03)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt DRV Optimization
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:00, Mem = 768.43M).
SI flow with analysisType celtic_compatible and IPO SI ...
SI iteration 1 ... 
Celtic compatible mode with nominal base delay.
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 770.9M, InitMEM = 770.9M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=759.945 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 759.9M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 760.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 760.2M)
SI iteration 2 ... 
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 147,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=759.945 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 759.9M) ***
Found active setup analysis view typical_view
Found active hold analysis view typical_view
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

------------------------------------------------------------
     SI Timing Summary (cpu=0.00min real=0.00min mem=760.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -4.701  |
|           TNS (ns):| -38.314 |
|    Violating Paths:|   18    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.005   |      1 (1)       |
|   max_tran     |      3 (6)       |   -0.066   |      3 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.487%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 760.2M, totSessionCpu=0:03:13 **
*** Timing NOT met, worst failing slack is -4.701
*** Check timing (0:00:00.0)
*** Timing NOT met, worst failing slack is -4.701
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 3 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
*info: 5 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 3 nets with fixed/cover wires excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -4.701 TNS Slack -38.315 Density 96.49
Optimizer WNS Pass 0
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -4.701| -38.315|    96.49%|   0:00:00.0|  814.7M|typical_view| default | state_reg_2_/D
|  -4.402| -37.672|    96.49%|   0:00:00.0|  815.2M|typical_view| default | state_reg_2_/D
|  -4.398| -37.676|    96.50%|   0:00:00.0|  815.1M|typical_view| default | state_reg_2_/D
|  -4.379| -37.656|    96.50%|   0:00:00.0|  815.1M|typical_view| default | state_reg_2_/D
|  -4.358| -37.636|    96.50%|   0:00:00.0|  815.1M|typical_view| default | state_reg_2_/D
|  -4.358| -37.495|    96.50%|   0:00:00.0|  815.1M|typical_view| default | state_reg_2_/D
|  -4.358| -37.495|    96.50%|   0:00:01.0|  814.8M|typical_view| default | state_reg_2_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=814.8M) ***
** GigaOpt Optimizer WNS Slack -4.358 TNS Slack -37.495 Density 96.50
Update Timing Windows and Re Optimization (Threshold 0.266) ...
Re Calculate Delays on 0 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=834.9M) ***
End: GigaOpt Optimization in WNS mode
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 130 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
  Spread Effort: high, post-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=793.5MB) @(0:03:13 - 0:03:13).
move report: preRPlace moves 126 insts, mean move: 45.08 um, max move: 196.80 um
	max move on inst (U258): (48.00, 111.00) --> (218.40, 137.40)
wireLenOptFixPriorityInst 0 inst fixed
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U247' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=793.5MB) @(0:03:13 - 0:03:13).
**ERROR: (ENCSP-2021):	Could not legalize <91> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 126 insts, mean move: 30.87 um, max move: 216.00 um
	max move on inst (U211): (165.60, 29.40) --> (31.20, 111.00)
move report: overall moves 90 insts, mean move: 46.11 um, max move: 170.40 um
	max move on inst (U258): (48.00, 111.00) --> (218.40, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       170.40 um
  inst (U258) with max move: (48, 111) -> (218.4, 111)
  mean    (X+Y) =        46.11 um
Total instances moved : 90
*** cpu=0:00:00.0   mem=793.5M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=793.5MB) @(0:03:13 - 0:03:13).
Total net length = 2.988e+04 (1.988e+04 1.000e+04) (ext = 6.144e+03)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).
Found active setup analysis view typical_view
Found active hold analysis view typical_view
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

------------------------------------------------------------
     SI Timing Summary (cpu=0.01min real=0.02min mem=793.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -4.358  |
|           TNS (ns):| -37.495 |
|    Violating Paths:|   18    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.005   |      1 (1)       |
|   max_tran     |      3 (6)       |   -0.066   |      3 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.503%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 793.5M, totSessionCpu=0:03:13 **
Effort level <high> specified for reg2reg path_group
Begin: GigaOpt Optimization in TNS mode
Info: 3 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 5 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 3 nets with fixed/cover wires excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -4.358 TNS Slack -37.495 Density 96.50
Optimizer TNS Opt
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -4.358| -37.495|    96.50%|   0:00:00.0|  834.8M|typical_view| reg2reg | state_reg_2_/D
|  -4.358| -37.495|    96.50%|   0:00:00.0|  835.2M|typical_view| reg2reg | state_reg_2_/D
|  -4.358| -37.495|    96.50%|   0:00:00.0|  834.9M|typical_view| reg2reg | state_reg_2_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=834.9M) ***

*** Finish Post Route Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=834.9M) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 130 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
  Spread Effort: high, post-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=793.5MB) @(0:03:13 - 0:03:14).
move report: preRPlace moves 126 insts, mean move: 54.04 um, max move: 225.00 um
	max move on inst (U159): (242.40, 57.00) --> (97.80, 137.40)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=793.5MB) @(0:03:14 - 0:03:14).
**ERROR: (ENCSP-2021):	Could not legalize <92> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 126 insts, mean move: 33.16 um, max move: 156.60 um
	max move on inst (U175): (97.80, 137.40) --> (228.00, 111.00)
move report: overall moves 90 insts, mean move: 55.24 um, max move: 213.00 um
	max move on inst (U250): (184.80, 30.00) --> (52.80, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       213.00 um
  inst (U250) with max move: (184.8, 30) -> (52.8, 111)
  mean    (X+Y) =        55.24 um
Total instances moved : 90
*** cpu=0:00:00.0   mem=793.5M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=793.5MB) @(0:03:13 - 0:03:14).
Total net length = 3.058e+04 (2.003e+04 1.055e+04) (ext = 6.545e+03)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in TNS mode
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     SI Timing Summary (cpu=0.00min real=0.00min mem=793.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -4.358  |
|           TNS (ns):| -37.495 |
|    Violating Paths:|   18    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.005   |      1 (1)       |
|   max_tran     |      3 (6)       |   -0.066   |      3 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.503%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 793.5M, totSessionCpu=0:03:14 **
Marking critical nets with target slack = -3486.3ps.
Critical nets number = 68.
Total 0 nets layer assigned (0.0).
GigaOpt: setting up router preferences
Marking critical nets with target slack = -3219.9ps.
Critical nets number = 86.
GigaOpt: 0 nets assigned router directives
Marking critical nets with target slack = -3486.3ps.
Critical nets number = 68.
Total 0 nets layer assigned (0.0).
GigaOpt: setting up router preferences
Marking critical nets with target slack = -3219.9ps.
Critical nets number = 86.
GigaOpt: 0 nets assigned router directives
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -4.358  | -4.358  | -3.915  | -3.517  |  2.713  |   N/A   |
|           TNS (ns):| -37.495 | -13.833 | -10.995 | -22.402 |  0.000  |   N/A   |
|    Violating Paths:|   18    |    4    |    4    |   14    |    0    |   N/A   |
|          All Paths:|   22    |    4    |    4    |   18    |    1    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.005   |      1 (1)       |
|   max_tran     |      3 (6)       |   -0.066   |      3 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.503%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 795.5M, totSessionCpu=0:03:14 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Tue Nov 18 16:07:05 2014
#
Closing parasitic data file './controller_22928_sANQ2K.rcdb.d'. 194 times net's RC data read were performed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 791.00 (Mb)
Initializing multi-corner resistance tables ...
#WARNING (NRDB-2005) SPECIAL_NET vdd! has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd! has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-629) NanoRoute cannot route PIN Q of INST state_reg_0_ from NET state[0], as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN QB of INST state_reg_1_ from NET state[1], as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN QB of INST state_reg_2_ from NET state[2], as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN QB of INST state_reg_3_ from NET state[3], as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN QB of INST state_reg_0_ from NET n151, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN D of INST state_reg_0_ from NET n102, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN D of INST state_reg_1_ from NET n20, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLRB of INST state_reg_1_ from NET n7, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLRB of INST state_reg_3_ from NET n7, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLRB of INST state_reg_2_ from NET n7, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLRB of INST state_reg_0_ from NET n7, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN D of INST state_reg_3_ from NET n3, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN D of INST state_reg_2_ from NET n1, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLK of INST state_reg_3_ from NET clk__L2_N0, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLK of INST state_reg_2_ from NET clk__L2_N0, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLK of INST state_reg_1_ from NET clk__L2_N1, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLK of INST state_reg_0_ from NET clk__L2_N1, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 793.00 (Mb)
#NanoRoute Version v13.13-s005 NR130716-1135/13_10-UB
#Loading the last recorded routing design signature
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 90
#  Number of instances deleted (including moved) = 99
#  Number of instances resized = 15
#  Total number of placement changes (moved instances are counted twice) = 204
#Start routing data preparation.
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 793.00 (Mb)
#Merging special wires...
#3 routed nets are imported.
#133 (91.10%) nets are without wires.
#10 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 146.
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Tue Nov 18 16:07:05 2014
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Nov 18 16:07:05 2014
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H          65           0          24     0.00%
#  Metal 2        V         105          17          24     0.00%
#  Metal 3        H          65           0          24     0.00%
#  --------------------------------------------------------------
#  Total                    235       4.64%  72     0.00%
#
#  5 nets (3.42%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 793.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 793.00 (Mb)
#
#start global routing iteration 2...
#There are 133 nets routed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 793.00 (Mb)
#
#start global routing iteration 3...
#There are 133 nets routed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 793.00 (Mb)
#
#start global routing iteration 4...
#There are 133 nets routed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 793.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-5)        (6-10)       (11-15)       (16-21)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      6(25.0%)      1(4.17%)      0(0.00%)      0(0.00%)   (29.2%)
#   Metal 2      6(25.0%)      6(25.0%)      5(20.8%)      4(16.7%)   (87.5%)
#   Metal 3      8(33.3%)      6(25.0%)      0(0.00%)      0(0.00%)   (58.3%)
#  --------------------------------------------------------------------------
#     Total     20(27.8%)     13(18.1%)      5(6.94%)      4(5.56%)   (58.3%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 21
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 26154 um.
#Total half perimeter of net bounding box = 22962 um.
#Total wire length on LAYER metal1 = 2624 um.
#Total wire length on LAYER metal2 = 11421 um.
#Total wire length on LAYER metal3 = 12109 um.
#Total number of vias = 630
#Up-Via Summary (total 630):
#           
#-----------------------
#  Metal 1          376
#  Metal 2          254
#-----------------------
#                   630 
#
#Max overcon = 21 tracks.
#Total overcon = 58.33%.
#Worst layer Gcell overcon rate = 58.33%.
#There are 133 nets routed.
#start post global routing...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 793.00 (Mb)
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 793.00 (Mb)
#Peak memory = 827.00 (Mb)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#    number of violations = 556
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1       10      110       32      152
#	metal2       14      228        1      243
#	metal3       24      137        0      161
#	Totals       48      475       33      556
#105 out of 134 instances need to be verified(marked ipoed).
#    number of violations = 556
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1       10      110       32      152
#	metal2       14      228        1      243
#	metal3       24      137        0      161
#	Totals       48      475       33      556
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 800.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 488
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        5       92       41      138
#	metal2       19      173        1      193
#	metal3       27      130        0      157
#	Totals       51      395       42      488
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 800.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 478
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        3       97       29      129
#	metal2       22      154        1      177
#	metal3       21      151        0      172
#	Totals       46      402       30      478
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 800.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 458
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        3       98       29      130
#	metal2       22      148        1      171
#	metal3       20      137        0      157
#	Totals       45      383       30      458
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 800.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 465
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        3       99       29      131
#	metal2       22      156        1      179
#	metal3       23      132        0      155
#	Totals       48      387       30      465
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 800.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 463
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        3      101       29      133
#	metal2       22      155        1      178
#	metal3       23      129        0      152
#	Totals       48      385       30      463
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 800.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 455
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        3       96       36      135
#	metal2       23      155        1      179
#	metal3       23      118        0      141
#	Totals       49      369       37      455
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 800.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 452
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        3       97       36      136
#	metal2       23      151        1      175
#	metal3       23      118        0      141
#	Totals       49      366       37      452
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 800.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 449
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        3       96       36      135
#	metal2       23      150        1      174
#	metal3       25      115        0      140
#	Totals       51      361       37      449
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 800.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 448
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        3       98       36      137
#	metal2       23      148        1      172
#	metal3       24      115        0      139
#	Totals       50      361       37      448
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 800.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 449
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        3       96       36      135
#	metal2       23      150        1      174
#	metal3       24      116        0      140
#	Totals       50      362       37      449
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 800.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 448
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        3       98       36      137
#	metal2       23      148        1      172
#	metal3       23      116        0      139
#	Totals       49      362       37      448
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 800.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 448
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        3       96       36      135
#	metal2       23      150        1      174
#	metal3       23      116        0      139
#	Totals       49      362       37      448
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 800.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 31994 um.
#Total half perimeter of net bounding box = 22962 um.
#Total wire length on LAYER metal1 = 6562 um.
#Total wire length on LAYER metal2 = 11618 um.
#Total wire length on LAYER metal3 = 13814 um.
#Total number of vias = 1030
#Up-Via Summary (total 1030):
#           
#-----------------------
#  Metal 1          506
#  Metal 2          524
#-----------------------
#                  1030 
#
#Total number of DRC violations = 448
#Total number of violations on LAYER metal1 = 135
#Total number of violations on LAYER metal2 = 174
#Total number of violations on LAYER metal3 = 139
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 6.00 (Mb)
#Total memory = 799.00 (Mb)
#Peak memory = 827.00 (Mb)
#WARNING (NRDR-126) Post-routing optimization is disabled because of too many DRC violations
#detailRoute Statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 6.00 (Mb)
#Total memory = 799.00 (Mb)
#Peak memory = 827.00 (Mb)
#Updating routing design signature
#Created 23 library cell signatures
#Created 146 NETS and 0 SPECIALNETS signatures
#Created 135 instance signatures
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 799.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 797.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = -5.00 (Mb)
#Total memory = 790.00 (Mb)
#Peak memory = 827.00 (Mb)
#Number of warnings = 21
#Total number of warnings = 68
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov 18 16:07:12 2014
#
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 790.7M, totSessionCpu=0:03:21 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'controller' of instances=134 and nets=146 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PostRoute (effortLevel low) RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
**WARN: (ENCEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.64
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.57
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.77
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./controller_22928_sANQ2K.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 790.7M)
Creating parasitic data file './controller_22928_sANQ2K.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0675% (CPU Time= 0:00:00.0  MEM= 801.5M)
Extracted 20.0787% (CPU Time= 0:00:00.0  MEM= 801.5M)
Extracted 30.09% (CPU Time= 0:00:00.0  MEM= 801.5M)
Extracted 40.1012% (CPU Time= 0:00:00.0  MEM= 801.5M)
Extracted 50.1125% (CPU Time= 0:00:00.0  MEM= 801.5M)
Extracted 60.0675% (CPU Time= 0:00:00.0  MEM= 801.5M)
Extracted 70.0787% (CPU Time= 0:00:00.0  MEM= 801.5M)
Extracted 80.09% (CPU Time= 0:00:00.0  MEM= 801.6M)
Extracted 90.1012% (CPU Time= 0:00:00.0  MEM= 801.5M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 801.5M)
Number of Extracted Resistors     : 2829
Number of Extracted Ground Cap.   : 2944
Number of Extracted Coupling Cap. : 0
Opening parasitic data file './controller_22928_sANQ2K.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 790.691M)
Running setup recovery post routing.
**optDesign ... cpu = 0:00:09, real = 0:00:08, mem = 790.7M, totSessionCpu=0:03:21 **
SI flow with analysisType celtic_compatible and IPO SI ...
SI iteration 1 ... 
Celtic compatible mode with nominal base delay.
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 791.2M, InitMEM = 791.2M)
Initializing multi-corner resistance tables ...
Opening parasitic data file './controller_22928_sANQ2K.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 795.3M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=784.273 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 784.3M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 784.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 784.5M)
SI iteration 2 ... 
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 147,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=784.273 CPU=0:00:00.0 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:01.0  mem= 784.3M) ***
WNS degradation margin : 0.050 ns
Current design WNS: -5.449 ns (WNS before routing: -4.358 ns)
Setup recovery will be triggered due to 1.091 ns design WNS degradation
Effort level <high> specified for reg2reg path_group
#Created 23 library cell signatures
#Created 146 NETS and 0 SPECIALNETS signatures
#Created 135 instance signatures
*** Timing NOT met, worst failing slack is -5.449
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 3 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 5 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 3 nets with fixed/cover wires excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -5.449 TNS Slack -58.987 Density 96.50
Optimizer WNS Pass 0
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -5.449| -58.987|    96.50%|   0:00:00.0|  853.3M|typical_view| default | regwrite
**Info (ENCSP-259): Instance U127 was not on the placement grid.
It has been moved from (98400,111000) to (100200,111000).
|  -5.443| -58.474|    96.50%|   0:00:00.0|  853.8M|typical_view| default | pcen
|  -5.443| -58.474|    96.50%|   0:00:00.0|  853.4M|typical_view| default | pcen
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=853.4M) ***
** GigaOpt Optimizer WNS Slack -5.443 TNS Slack -58.474 Density 96.50
Update Timing Windows and Re Optimization (Threshold 0.266) ...
Re Calculate Delays on 0 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=853.4M) ***
End: GigaOpt Optimization in WNS mode
Begin: GigaOpt harden opt
Info: 3 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 5 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 3 nets with fixed/cover wires excluded.
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -5.443| -58.474|    96.50%|   0:00:00.0|  853.3M|typical_view| default | pcen
|  -5.443| -58.474|    96.50%|   0:00:00.0|  853.5M|typical_view| default | pcen
|  -5.443| -57.476|    96.52%|   0:00:00.0|  853.7M|typical_view| default | pcen
+--------+--------+----------+------------+--------+------------+---------+

*** Finish post-Route Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=853.4M) ***
End: GigaOpt harden opt
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 130 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
  Spread Effort: high, post-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=811.8MB) @(0:03:22 - 0:03:22).
move report: preRPlace moves 126 insts, mean move: 62.04 um, max move: 261.60 um
	max move on inst (U130): (252.00, 30.00) --> (97.80, 137.40)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=811.8MB) @(0:03:22 - 0:03:22).
**ERROR: (ENCSP-2021):	Could not legalize <91> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 126 insts, mean move: 37.55 um, max move: 178.20 um
	max move on inst (U253): (97.80, 29.40) --> (194.40, 111.00)
move report: overall moves 89 insts, mean move: 52.46 um, max move: 237.00 um
	max move on inst (U130): (252.00, 30.00) --> (96.00, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       237.00 um
  inst (U130) with max move: (252, 30) -> (96, 111)
  mean    (X+Y) =        52.46 um
Total instances moved : 89
*** cpu=0:00:00.0   mem=811.8M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=811.8MB) @(0:03:22 - 0:03:22).
Total net length = 2.965e+04 (1.816e+04 1.149e+04) (ext = 6.672e+03)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     SI Timing Summary (cpu=0.01min real=0.00min mem=811.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -5.443  |
|           TNS (ns):| -57.476 |
|    Violating Paths:|   19    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |   -0.086   |      6 (6)       |
|   max_tran     |      7 (13)      |   -0.978   |      7 (13)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.519%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 811.8M, totSessionCpu=0:03:22 **
Current high effort pathgroup WNS: -4.897 ns (WNS before routing: -4.358 ns)
Setup recovery will be triggered due to 0.539 ns high effort pathgroup WNS degradation
PathGroup: High Effort PathGroup WNS Optimization
*** Timing NOT met, worst failing slack is -4.897
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 3 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 5 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 3 nets with fixed/cover wires excluded.

PathGroup: Active High Effort Path Groups Optimization
	reg2reg

** GigaOpt Optimizer WNS Slack -4.897 TNS Slack -15.927 Density 96.52
Optimizer WNS Pass 0
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -4.897| -15.927|    96.52%|   0:00:00.0|  853.4M|typical_view| reg2reg | state_reg_1_/D
|  -4.897| -15.927|    96.52%|   0:00:00.0|  853.7M|typical_view| reg2reg | state_reg_1_/D
|  -4.897| -15.927|    96.52%|   0:00:00.0|  853.4M|typical_view| reg2reg | state_reg_1_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=853.4M) ***

*** Finish Post Route Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=853.4M) ***
End: GigaOpt Optimization in WNS mode
Begin: GigaOpt harden opt
Info: 3 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 5 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 3 nets with fixed/cover wires excluded.
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -4.897| -15.927|    96.52%|   0:00:00.0|  853.3M|typical_view| reg2reg | state_reg_1_/D
|  -4.897| -15.927|    96.52%|   0:00:00.0|  853.5M|typical_view| reg2reg | state_reg_1_/D
|  -4.897| -15.887|    96.52%|   0:00:00.0|  853.7M|typical_view| reg2reg | state_reg_1_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish post-Route Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=853.4M) ***
End: GigaOpt harden opt
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 130 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
  Spread Effort: high, post-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=811.8MB) @(0:03:22 - 0:03:22).
move report: preRPlace moves 126 insts, mean move: 52.66 um, max move: 200.40 um
	max move on inst (U199): (45.60, 57.00) --> (218.40, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=811.8MB) @(0:03:22 - 0:03:22).
**ERROR: (ENCSP-2021):	Could not legalize <93> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 126 insts, mean move: 26.14 um, max move: 148.80 um
	max move on inst (U247): (127.20, 29.40) --> (194.40, 111.00)
move report: overall moves 97 insts, mean move: 61.34 um, max move: 196.80 um
	max move on inst (U199): (45.60, 57.00) --> (242.40, 57.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       196.80 um
  inst (U199) with max move: (45.6, 57) -> (242.4, 57)
  mean    (X+Y) =        61.34 um
Total instances moved : 97
*** cpu=0:00:00.0   mem=811.8M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=811.8MB) @(0:03:22 - 0:03:22).
Total net length = 3.153e+04 (1.936e+04 1.217e+04) (ext = 7.088e+03)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).
Found active setup analysis view typical_view
Found active hold analysis view typical_view

PathGroup: Intermediate summary table below may not contain the
design worst slack. Timing will be extracted from the following
list of pathgroups that are currently being optimized:
	reg2reg


------------------------------------------------------------
     SI Timing Summary (cpu=0.00min real=0.00min mem=811.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -4.897  |
|           TNS (ns):| -15.887 |
|    Violating Paths:|    4    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |   -0.086   |      6 (6)       |
|   max_tran     |      7 (13)      |   -0.978   |      7 (13)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.519%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 811.8M, totSessionCpu=0:03:22 **
PathGroup: High Effort PathGroup TNS Optimization
GigaOpt: Skipping TNS opt. in setup recovery mode 
Found active setup analysis view typical_view
Found active hold analysis view typical_view

PathGroup: Intermediate summary table below may not contain the
design worst slack. Timing will be extracted from the following
list of pathgroups that are currently being optimized:
	reg2reg


------------------------------------------------------------
     SI Timing Summary (cpu=0.00min real=0.00min mem=809.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -4.897  |
|           TNS (ns):| -15.887 |
|    Violating Paths:|    4    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |   -0.086   |      6 (6)       |
|   max_tran     |      7 (13)      |   -0.978   |      7 (13)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.519%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 809.8M, totSessionCpu=0:03:22 **
Marking critical nets with target slack = -3917.8ps.
Critical nets number = 34.
Total 0 nets layer assigned (0.0).
Marking critical nets with target slack = -4354.4ps.
Critical nets number = 66.
Total 0 nets layer assigned (0.0).
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Tue Nov 18 16:07:13 2014
#
Closing parasitic data file './controller_22928_sANQ2K.rcdb.d'. 166 times net's RC data read were performed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 805.00 (Mb)
Initializing multi-corner resistance tables ...
#WARNING (NRDB-2005) SPECIAL_NET vdd! has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd! has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-629) NanoRoute cannot route PIN Q of INST state_reg_0_ from NET state[0], as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN QB of INST state_reg_1_ from NET state[1], as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN QB of INST state_reg_2_ from NET state[2], as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (EMS-27) Message (NRDB-629) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 807.00 (Mb)
#NanoRoute Version v13.13-s005 NR130716-1135/13_10-UB
#Loading the last recorded routing design signature
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 93
#  Number of instances deleted (including moved) = 97
#  Number of instances resized = 14
#  Total number of placement changes (moved instances are counted twice) = 204
#Start routing data preparation.
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 807.00 (Mb)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN A at (46.950 70.500) on metal2 for NET FE_OFN0_n198. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at (195.900 73.500) on metal1 for NET FE_OFN0_n198. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at (256.200 124.350) on metal1 for NET FE_OFN0_n198. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at (176.700 73.500) on metal1 for NET FE_OFN1_state_1_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at (219.900 127.500) on metal1 for NET FE_OFN1_state_1_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at (219.900 40.500) on metal1 for NET FE_OFN1_state_1_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at (135.900 67.500) on metal1 for NET FE_OFN1_state_1_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at (258.300 40.500) on metal1 for NET FE_OFN1_state_1_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at (227.100 127.500) on metal1 for NET FE_OFN1_state_1_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at (224.700 124.350) on metal1 for NET FE_OFN1_state_1_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at (172.050 123.600) on metal1 for NET FE_OFN4_pcsource_0_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at (239.850 124.350) on metal1 for NET FE_OFN4_pcsource_0_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at (195.900 127.500) on metal1 for NET FE_OFN6_n203. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at (152.700 121.500) on metal1 for NET FE_OFN6_n203. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at (200.700 70.350) on metal1 for NET FE_OFN6_n203. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at (258.300 43.350) on metal1 for NET aluop[0]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at (140.700 73.500) on metal1 for NET aluop[1]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at (199.050 124.350) on metal1 for NET aluop[1]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at (189.450 70.350) on metal1 for NET alusrca. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Cannot establish connection to PIN Y at (170.250 124.350) on metal1 for NET alusrcb[0]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#133 routed nets are extracted.
#    132 (90.41%) extracted nets are partially routed.
#3 routed nets are imported.
#10 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 146.
#Number of eco nets is 132
#
#Start data preparation...
#
#Data preparation is done on Tue Nov 18 16:07:13 2014
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Nov 18 16:07:13 2014
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H          65           0          24     0.00%
#  Metal 2        V         105          17          24     0.00%
#  Metal 3        H          65           0          24     0.00%
#  --------------------------------------------------------------
#  Total                    235       4.64%  72     0.00%
#
#  5 nets (3.42%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 807.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 807.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-9)       (10-18)       (19-27)       (28-37)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1     15(62.5%)      2(8.33%)      0(0.00%)      0(0.00%)   (70.8%)
#   Metal 2      8(33.3%)      5(20.8%)      6(25.0%)      4(16.7%)   (95.8%)
#   Metal 3     10(41.7%)     10(41.7%)      1(4.17%)      0(0.00%)   (87.5%)
#  --------------------------------------------------------------------------
#     Total     33(45.8%)     17(23.6%)      7(9.72%)      4(5.56%)   (84.7%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 37
#WARNING (NRGR-164) This design is over congested and will have routability problem. Correct the placement to fix congestion problem.
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 33937 um.
#Total half perimeter of net bounding box = 22168 um.
#Total wire length on LAYER metal1 = 4869 um.
#Total wire length on LAYER metal2 = 13356 um.
#Total wire length on LAYER metal3 = 15711 um.
#Total number of vias = 892
#Up-Via Summary (total 892):
#           
#-----------------------
#  Metal 1          436
#  Metal 2          456
#-----------------------
#                   892 
#
#Max overcon = 37 tracks.
#Total overcon = 84.72%.
#Worst layer Gcell overcon rate = 87.50%.
#There are 131 nets routed.
#start post global routing...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 807.00 (Mb)
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 807.00 (Mb)
#Peak memory = 827.00 (Mb)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#    number of violations = 572
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort   Totals
#	metal1        3       90        2       32      127
#	metal2       15      235        0        0      250
#	metal3       27      168        0        0      195
#	Totals       45      493        2       32      572
#107 out of 134 instances need to be verified(marked ipoed).
#    number of violations = 572
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort   Totals
#	metal1        3       90        2       32      127
#	metal2       15      235        0        0      250
#	metal3       27      168        0        0      195
#	Totals       45      493        2       32      572
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 808.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 539
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort   Totals
#	metal1        1       80        2       34      117
#	metal2       16      192        0        0      208
#	metal3       32      182        0        0      214
#	Totals       49      454        2       34      539
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 808.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 521
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort   Totals
#	metal1        1       75        2       34      112
#	metal2       13      187        0        0      200
#	metal3       32      177        0        0      209
#	Totals       46      439        2       34      521
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 808.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 482
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        0       75       36      111
#	metal2       12      183        0      195
#	metal3       27      149        0      176
#	Totals       39      407       36      482
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 808.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 466
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        0       75       36      111
#	metal2       12      173        0      185
#	metal3       23      147        0      170
#	Totals       35      395       36      466
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 808.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 468
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        0       71       35      106
#	metal2       12      171        0      183
#	metal3       25      154        0      179
#	Totals       37      396       35      468
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 808.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 460
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        0       72       35      107
#	metal2       12      170        0      182
#	metal3       23      148        0      171
#	Totals       35      390       35      460
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 808.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 455
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        0       70       35      105
#	metal2       12      170        0      182
#	metal3       23      145        0      168
#	Totals       35      385       35      455
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 808.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 453
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        0       71       35      106
#	metal2       12      171        0      183
#	metal3       22      142        0      164
#	Totals       34      384       35      453
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 808.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 454
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        0       71       35      106
#	metal2       12      170        0      182
#	metal3       22      144        0      166
#	Totals       34      385       35      454
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 808.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 454
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        0       71       35      106
#	metal2       12      170        0      182
#	metal3       22      144        0      166
#	Totals       34      385       35      454
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 808.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 454
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        0       71       35      106
#	metal2       12      170        0      182
#	metal3       22      144        0      166
#	Totals       34      385       35      454
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 808.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 454
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        0       71       35      106
#	metal2       12      170        0      182
#	metal3       22      144        0      166
#	Totals       34      385       35      454
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 808.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 32591 um.
#Total half perimeter of net bounding box = 22168 um.
#Total wire length on LAYER metal1 = 6451 um.
#Total wire length on LAYER metal2 = 12126 um.
#Total wire length on LAYER metal3 = 14015 um.
#Total number of vias = 1009
#Up-Via Summary (total 1009):
#           
#-----------------------
#  Metal 1          477
#  Metal 2          532
#-----------------------
#                  1009 
#
#Total number of DRC violations = 454
#Total number of violations on LAYER metal1 = 106
#Total number of violations on LAYER metal2 = 182
#Total number of violations on LAYER metal3 = 166
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 0.00 (Mb)
#Total memory = 807.00 (Mb)
#Peak memory = 827.00 (Mb)
#WARNING (NRDR-126) Post-routing optimization is disabled because of too many DRC violations
#detailRoute Statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 0.00 (Mb)
#Total memory = 807.00 (Mb)
#Peak memory = 827.00 (Mb)
#Updating routing design signature
#Created 23 library cell signatures
#Created 146 NETS and 0 SPECIALNETS signatures
#Created 135 instance signatures
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 807.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 802.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = -14.00 (Mb)
#Total memory = 795.00 (Mb)
#Peak memory = 827.00 (Mb)
#Number of warnings = 30
#Total number of warnings = 98
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov 18 16:07:21 2014
#
**optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 795.8M, totSessionCpu=0:03:30 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'controller' of instances=134 and nets=146 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PostRoute (effortLevel low) RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
**WARN: (ENCEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.64
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.57
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.77
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./controller_22928_sANQ2K.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 795.8M)
Creating parasitic data file './controller_22928_sANQ2K.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.1038% (CPU Time= 0:00:00.0  MEM= 806.7M)
Extracted 20.0983% (CPU Time= 0:00:00.0  MEM= 806.7M)
Extracted 30.0928% (CPU Time= 0:00:00.0  MEM= 806.7M)
Extracted 40.0874% (CPU Time= 0:00:00.0  MEM= 806.7M)
Extracted 50.0819% (CPU Time= 0:00:00.0  MEM= 806.7M)
Extracted 60.0765% (CPU Time= 0:00:00.0  MEM= 806.7M)
Extracted 70.071% (CPU Time= 0:00:00.0  MEM= 806.7M)
Extracted 80.0655% (CPU Time= 0:00:00.0  MEM= 806.7M)
Extracted 90.0601% (CPU Time= 0:00:00.0  MEM= 806.7M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 806.7M)
Number of Extracted Resistors     : 2861
Number of Extracted Ground Cap.   : 2974
Number of Extracted Coupling Cap. : 0
Opening parasitic data file './controller_22928_sANQ2K.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 795.848M)
Generating Setup Timing Windows
Writing timing window for view typical_view
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 798.4M, InitMEM = 798.4M)
Initializing multi-corner resistance tables ...
Opening parasitic data file './controller_22928_sANQ2K.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 802.4M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=781.43 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 781.4M) ***
Finished Writing timing window for view typical_view
Loading timing window for view typical_view
Loading TW for view typical_view....
Reading timing window file typical_view_setup_22928.twf ...
Finished Loading timing window for view typical_view
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculation for IPO SI ...
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 777.3M, InitMEM = 777.2M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 147,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=781.555 CPU=0:00:00.1 REAL=0:00:00.0)
Calculation for IPO SI completed ... (0:00:00.1 781.555M)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 781.6M) ***
**optDesign ... cpu = 0:00:18, real = 0:00:17, mem = 781.8M, totSessionCpu=0:03:30 **
*** Finish setup-recovery (cpu=0:00:09, real=0:00:09, mem=781.81M, totSessionCpu=0:03:30 .
**optDesign ... cpu = 0:00:18, real = 0:00:17, mem = 781.8M, totSessionCpu=0:03:30 **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:18, real = 0:00:17, mem = 781.6M, totSessionCpu=0:03:30 **
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -6.197  | -6.197  | -4.095  | -4.555  |  2.344  |   N/A   |
|           TNS (ns):| -56.275 | -16.665 | -12.033 | -38.944 |  0.000  |   N/A   |
|    Violating Paths:|   22    |    4    |    4    |   18    |    0    |   N/A   |
|          All Paths:|   22    |    4    |    4    |   18    |    1    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |   -0.070   |      6 (6)       |
|   max_tran     |      6 (12)      |   -0.803   |      6 (12)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.519%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 781.6M, totSessionCpu=0:03:30 **
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
<CMD> zoomBox 155.090 135.866 -23.576 204.636
<CMD> zoomSelected
<CMD> fit
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix controller_postRoute -outDir timingReports

**ERROR: (ENCOPT-7027):	AAE can only be turned on when the timing analysis mode is set to OCV.
		 To run timeDesign while taking into account on chip variation, set an MMMC environment with the right operating condition.

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 0.581395348837 0.816325 31.2 30.0 30.0 30.0
Generated pitch 2.4 in metal3 is different from 3 defined in technology file in unpreferred direction.
Generated pitch 3 in metal2 is different from 2.4 defined in technology file in unpreferred direction.
Generated pitch 2.4 in metal1 is different from 3 defined in technology file in unpreferred direction.
Flip instance state_reg_1_ to match row orient.
Flip instance state_reg_3_ to match row orient.
Flip instance state_reg_2_ to match row orient.
Flip instance state_reg_0_ to match row orient.
**WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
Closing parasitic data file './controller_22928_sANQ2K.rcdb.d'. 144 times net's RC data read were performed.
**WARN: (ENCEXT-3493):	Design extraction status is reset when the setExtractRCMode command is called. Either re-generate the parasitic data by calling the extractRC command or run the spefIn command to read the parasitic data.
Type 'man ENCEXT-3493' for more detail.
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The variable rdagUseDefaultDelayLimit was set to 101. This is less than the default 1000 and may result in inaccurate results for high fanout nets. To change the variable, run command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.22928 path_group
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
Calculation for IPO SI ...
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 773.1M, InitMEM = 773.0M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 147,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=777.352 CPU=0:00:00.0 REAL=0:00:00.0)
Calculation for IPO SI completed ... (0:00:00.0 777.305M)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 777.3M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 3 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting "NanoPlace(TM) placement v#1 (mem=776.8M)" ...
**ERROR: The -siAware option for delay calculation cannot be set to true when feDC is currently the delay calculator engine.Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
**ERROR: (ENCSP-281):	Physical library for inst 'state_reg_1_' of cell type 'DFF2' is not defined.
**ERROR: (ENCSP-281):	Physical library for inst 'state_reg_3_' of cell type 'DFF2' is not defined.
**ERROR: (ENCSP-281):	Physical library for inst 'state_reg_2_' of cell type 'DFF2' is not defined.
**ERROR: (ENCSP-281):	Physical library for inst 'state_reg_0_' of cell type 'DFF2' is not defined.
#std cell=131 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=141 #term=376 #term/net=2.67, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=27
stdCell: 0 single + 127 double + 4 multi
Total standard cell length = 0.9010 (mm), area = 0.0249 (mm^2)
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Average module density = 0.422.
Density for the design = 0.422.
       = stdcell_area 384 sites (24869 um^2) / alloc_area 910 sites (58942 um^2).
Pin Density = 0.980.
            = total # of pins 376 / total Instance area 384.
Redoing specifyClockTree ...
Checking spec file integrity...
Clock gating cells inferred from clock spec file.
Iteration  1: Total net bbox = 9.942e+03 (6.61e+03 3.33e+03)
              Est.  stn bbox = 9.942e+03 (6.61e+03 3.33e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 776.8M
Iteration  2: Total net bbox = 9.942e+03 (6.61e+03 3.33e+03)
              Est.  stn bbox = 9.942e+03 (6.61e+03 3.33e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 776.8M
Iteration  3: Total net bbox = 8.641e+03 (5.66e+03 2.99e+03)
              Est.  stn bbox = 8.641e+03 (5.66e+03 2.99e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 776.8M
Iteration  4: Total net bbox = 9.836e+03 (6.69e+03 3.14e+03)
              Est.  stn bbox = 9.836e+03 (6.69e+03 3.14e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 776.8M
Iteration  5: Total net bbox = 9.804e+03 (6.75e+03 3.06e+03)
              Est.  stn bbox = 9.804e+03 (6.75e+03 3.06e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 776.8M
Iteration  6: Total net bbox = 9.250e+03 (6.22e+03 3.03e+03)
              Est.  stn bbox = 9.597e+03 (6.48e+03 3.12e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 776.8M
*** cost = 9.250e+03 (6.22e+03 3.03e+03) (cpu for global=0:00:00.0) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, post-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=776.8MB) @(0:03:50 - 0:03:50).
move report: preRPlace moves 123 insts, mean move: 17.56 um, max move: 35.51 um
	max move on inst (U249): (362.97, 56.92) --> (372.00, 83.40)
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U202' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U171' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U241' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U195' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U135' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U240' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U249' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U138' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U229' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U226' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U132' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U134' (Cell BUFX4).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U140' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U215' (Cell INVX2).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U178' (Cell INVX2).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U176' (Cell INVX2).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U180' (Cell INV1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U191' (Cell INVX4).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U125' (Cell INVX2).
Type 'man ENCSP-2020' for more detail.
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.743e+04 = 1.273e+04 H + 4.694e+03 V
wire length = 1.155e+04 = 7.292e+03 H + 4.258e+03 V
Placement tweakage ends.
move report: tweak moves 121 insts, mean move: 56.02 um, max move: 207.00 um
	max move on inst (U216): (62.40, 29.40) --> (241.80, 57.00)
Redoing specifyClockTree ...
Checking spec file integrity...
Clock gating cells inferred from clock spec file.
Wire length optimization begins.
Wire length optimization ends. (0:00:00.0)
move report: xdp moves 93 insts, mean move: 21.02 um, max move: 108.00 um
	max move on inst (U150): (122.40, 30.00) --> (149.40, 111.00)
[CPU] RefinePlace/WireLenOpt (cpu=0:00:00.0, real=0:00:00.0, mem=776.8MB) @(0:03:50 - 0:03:50).
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U240' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=776.8MB) @(0:03:50 - 0:03:50).
**ERROR: (ENCSP-2021):	Could not legalize <104> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 95 insts, mean move: 32.19 um, max move: 336.75 um
	max move on inst (U176): (74.85, 111.00) --> (357.60, 57.00)
move report: overall moves 123 insts, mean move: 68.93 um, max move: 358.88 um
	max move on inst (U195): (351.65, 151.24) --> (33.00, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       358.88 um
  inst (U195) with max move: (351.649, 151.236) -> (33, 111)
  mean    (X+Y) =        68.93 um
Total instances flipped for WireLenOpt: 41
Total instances moved : 123
*** cpu=0:00:00.1   mem=776.8M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=776.8MB) @(0:03:50 - 0:03:50).
Total net length = 1.615e+04 (1.229e+04 3.866e+03) (ext = 3.848e+03)
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=776.8M) ***
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
default core: bins with density >  0.75 =  100 % ( 2 / 2 )
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
*** Starting trialRoute (mem=776.8M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 3
There are 5 nets with 1 extra space.
routingBox: (0 0) (439800 222000)
coreBox:    (31200 30000) (409800 192000)
There are 3 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 778.1M):
Est net length = 1.394e+04um = 1.097e+04H + 2.970e+03V
Usage: (44.0%H 29.6%V) = (1.317e+04um 1.209e+04um) = (1074 447)
Obstruct: 1 = 0 (0.0%H) + 1 (0.4%V)
Overflow: 167 = 143 (54.27% H) + 24 (9.08% V)

Phase 1b route (0:00:00.0 780.6M):
Usage: (43.9%H 29.6%V) = (1.315e+04um 1.209e+04um) = (1072 447)
Overflow: 168 = 143 (54.16% H) + 25 (9.49% V)

Phase 1c route (0:00:00.0 780.6M):
Usage: (43.9%H 29.7%V) = (1.314e+04um 1.212e+04um) = (1072 448)
Overflow: 168 = 142 (53.93% H) + 25 (9.65% V)

Phase 1d route (0:00:00.0 780.6M):
Usage: (44.1%H 29.7%V) = (1.322e+04um 1.212e+04um) = (1078 448)
Overflow: 148 = 131 (49.68% H) + 17 (6.49% V)

Phase 1a-1d Overflow: 49.68% H + 6.49% V (0:00:00.0 780.6M)


Phase 1e route (0:00:00.0 781.2M):
Usage: (44.6%H 38.9%V) = (1.335e+04um 1.595e+04um) = (1089 588)
Overflow: 20 = 6 (2.27% H) + 14 (5.25% V)

Phase 1f route (0:00:00.0 781.2M):
Usage: (44.9%H 38.3%V) = (1.343e+04um 1.572e+04um) = (1096 579)
Overflow: 11 = 2 (0.76% H) + 9 (3.60% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	1	 0.38%
 -2:	0	 0.00%	3	 1.14%
 -1:	2	 0.76%	3	 1.14%
--------------------------------------
  0:	15	 5.68%	39	14.83%
  1:	30	11.36%	25	 9.51%
  2:	30	11.36%	16	 6.08%
  3:	15	 5.68%	27	10.27%
  4:	31	11.74%	59	22.43%
  5:	141	53.41%	90	34.22%


Phase 1e-1f Overflow: 0.76% H + 3.60% V (0:00:00.0 781.2M)

Global route (cpu=0.0s real=0.0s 778.7M)
There are 3 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (46.6%H 40.3%V) = (1.395e+04um 1.653e+04um) = (1138 608)
Overflow: 23 = 7 (2.72% H) + 16 (5.98% V)

Phase 1l Overflow: 2.72% H + 5.98% V (0:00:00.0 781.2M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	1	 0.38%	1	 0.38%
 -4:	0	 0.00%	3	 1.14%
 -3:	1	 0.38%	1	 0.38%
 -2:	0	 0.00%	2	 0.76%
 -1:	3	 1.14%	2	 0.76%
--------------------------------------
  0:	13	 4.92%	39	14.83%
  1:	30	11.36%	25	 9.51%
  2:	29	10.98%	17	 6.46%
  3:	15	 5.68%	29	11.03%
  4:	31	11.74%	54	20.53%
  5:	141	53.41%	90	34.22%


*** Completed Phase 1 route (0:00:00.0 776.8M) ***


Total length: 1.902e+04um, number of vias: 678
M1(H) length: 4.126e+01um, number of vias: 349
M2(V) length: 7.765e+03um, number of vias: 329
M3(H) length: 1.121e+04um
*** Completed Phase 2 route (0:00:00.0 776.9M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=776.9M) ***
Peak Memory Usage was 776.8M 
*** Finished trialRoute (cpu=0:00:00.0 mem=776.9M) ***

CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Trial Route Overflow 2.720281(H) 5.978234(V).
Start repairing congestion with level 5.
congAuto 1st round: bin height 4 and width 4
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Iteration  3: Total net bbox = 7.181e+03 (4.79e+03 2.39e+03)
              Est.  stn bbox = 7.181e+03 (4.79e+03 2.39e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 776.9M
Iteration  4: Total net bbox = 9.233e+03 (6.50e+03 2.74e+03)
              Est.  stn bbox = 9.233e+03 (6.50e+03 2.74e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 776.9M
Iteration  5: Total net bbox = 9.389e+03 (6.55e+03 2.84e+03)
              Est.  stn bbox = 9.389e+03 (6.55e+03 2.84e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 776.9M
Iteration  6: Total net bbox = 9.883e+03 (6.64e+03 3.25e+03)
              Est.  stn bbox = 9.883e+03 (6.64e+03 3.25e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 776.9M
Iteration  7: Total net bbox = 1.035e+04 (6.91e+03 3.44e+03)
              Est.  stn bbox = 1.035e+04 (6.91e+03 3.44e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 776.9M
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, post-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=776.9MB) @(0:03:50 - 0:03:50).
move report: preRPlace moves 105 insts, mean move: 14.18 um, max move: 38.40 um
	max move on inst (U226): (369.60, 57.00) --> (381.60, 83.40)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.169e+04 = 7.143e+03 H + 4.548e+03 V
wire length = 1.121e+04 = 6.664e+03 H + 4.548e+03 V
Placement tweakage ends.
move report: tweak moves 52 insts, mean move: 12.24 um, max move: 28.80 um
	max move on inst (U201): (69.60, 83.40) --> (98.40, 83.40)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=776.9MB) @(0:03:50 - 0:03:50).
**ERROR: (ENCSP-2021):	Could not legalize <55> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 117 insts, mean move: 48.83 um, max move: 317.40 um
	max move on inst (U171): (338.40, 137.40) --> (47.40, 111.00)
move report: overall moves 114 insts, mean move: 48.98 um, max move: 318.00 um
	max move on inst (U171): (338.40, 138.00) --> (47.40, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       318.00 um
  inst (U171) with max move: (338.4, 138) -> (47.4, 111)
  mean    (X+Y) =        48.98 um
Total instances flipped for WireLenOpt: 15
Total instances moved : 114
*** cpu=0:00:00.0   mem=776.9M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=776.9MB) @(0:03:50 - 0:03:50).
Total net length = 2.429e+04 (1.707e+04 7.221e+03) (ext = 4.303e+03)
*** Starting trialRoute (mem=776.9M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 3
There are 5 nets with 1 extra space.
routingBox: (0 0) (439800 222000)
coreBox:    (31200 30000) (409800 192000)
There are 3 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 778.2M):
Est net length = 1.378e+04um = 9.566e+03H + 4.212e+03V
Usage: (39.8%H 33.8%V) = (1.199e+04um 1.350e+04um) = (972 499)
Obstruct: 1 = 0 (0.0%H) + 1 (0.4%V)
Overflow: 102 = 84 (31.63% H) + 19 (7.18% V)

Phase 1b route (0:00:00.0 780.7M):
Usage: (39.8%H 33.8%V) = (1.197e+04um 1.350e+04um) = (971 499)
Overflow: 105 = 85 (32.28% H) + 20 (7.58% V)

Phase 1c route (0:00:00.0 780.7M):
Usage: (39.7%H 33.8%V) = (1.195e+04um 1.350e+04um) = (969 499)
Overflow: 98 = 78 (29.47% H) + 20 (7.58% V)

Phase 1d route (0:00:00.0 780.7M):
Usage: (40.0%H 34.1%V) = (1.203e+04um 1.364e+04um) = (976 504)
Overflow: 72 = 57 (21.55% H) + 15 (5.57% V)

Phase 1a-1d Overflow: 21.55% H + 5.57% V (0:00:00.0 780.7M)


Phase 1e route (0:00:00.0 781.3M):
Usage: (40.3%H 38.1%V) = (1.215e+04um 1.523e+04um) = (985 562)
Overflow: 16 = 3 (1.14% H) + 13 (5.03% V)

Phase 1f route (0:00:00.0 781.3M):
Usage: (41.1%H 38.5%V) = (1.237e+04um 1.541e+04um) = (1003 568)
Overflow: 5 = 0 (0.00% H) + 5 (1.99% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	1	 0.38%
 -1:	0	 0.00%	3	 1.14%
--------------------------------------
  0:	21	 7.95%	41	15.59%
  1:	18	 6.82%	24	 9.13%
  2:	20	 7.58%	28	10.65%
  3:	14	 5.30%	30	11.41%
  4:	16	 6.06%	47	17.87%
  5:	175	66.29%	89	33.84%


Phase 1e-1f Overflow: 0.00% H + 1.99% V (0:00:00.0 781.3M)

Global route (cpu=0.0s real=0.0s 778.8M)
There are 3 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (42.8%H 40.4%V) = (1.288e+04um 1.621e+04um) = (1045 597)
Overflow: 14 = 2 (0.93% H) + 11 (4.25% V)

Phase 1l Overflow: 0.93% H + 4.25% V (0:00:00.0 781.3M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	1	 0.38%	1	 0.38%
 -3:	0	 0.00%	3	 1.14%
 -2:	0	 0.00%	2	 0.76%
--------------------------------------
  0:	22	 8.33%	42	15.97%
  1:	18	 6.82%	24	 9.13%
  2:	20	 7.58%	29	11.03%
  3:	15	 5.68%	30	11.41%
  4:	16	 6.06%	43	16.35%
  5:	172	65.15%	89	33.84%


*** Completed Phase 1 route (0:00:00.0 776.9M) ***


Total length: 1.722e+04um, number of vias: 713
M1(H) length: 3.484e+01um, number of vias: 349
M2(V) length: 7.343e+03um, number of vias: 364
M3(H) length: 9.843e+03um
*** Completed Phase 2 route (0:00:00.0 776.9M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=776.9M) ***
Peak Memory Usage was 776.9M 
*** Finished trialRoute (cpu=0:00:00.0 mem=776.9M) ***

congAuto2 2nd round: bin height 2 and width 2
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Iteration  5: Total net bbox = 9.509e+03 (6.63e+03 2.88e+03)
              Est.  stn bbox = 9.509e+03 (6.63e+03 2.88e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 776.9M
Iteration  6: Total net bbox = 1.008e+04 (6.72e+03 3.36e+03)
              Est.  stn bbox = 1.008e+04 (6.72e+03 3.36e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 776.9M
Iteration  7: Total net bbox = 1.048e+04 (6.96e+03 3.53e+03)
              Est.  stn bbox = 1.048e+04 (6.96e+03 3.53e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 776.9M
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, post-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=776.9MB) @(0:03:50 - 0:03:50).
move report: preRPlace moves 104 insts, mean move: 12.33 um, max move: 33.60 um
	max move on inst (U238): (355.20, 111.00) --> (348.00, 137.40)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.155e+04 = 7.083e+03 H + 4.463e+03 V
wire length = 1.120e+04 = 6.732e+03 H + 4.463e+03 V
Placement tweakage ends.
move report: tweak moves 33 insts, mean move: 12.08 um, max move: 31.20 um
	max move on inst (U132): (367.20, 137.40) --> (398.40, 137.40)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=776.9MB) @(0:03:50 - 0:03:50).
**ERROR: (ENCSP-2021):	Could not legalize <53> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 117 insts, mean move: 51.24 um, max move: 393.60 um
	max move on inst (U204): (57.60, 165.00) --> (343.20, 57.00)
move report: overall moves 111 insts, mean move: 50.40 um, max move: 393.60 um
	max move on inst (U204): (57.60, 165.00) --> (343.20, 57.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       393.60 um
  inst (U204) with max move: (57.6, 165) -> (343.2, 57)
  mean    (X+Y) =        50.40 um
Total instances flipped for WireLenOpt: 20
Total instances moved : 111
*** cpu=0:00:00.0   mem=776.9M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=776.9MB) @(0:03:50 - 0:03:50).
Total net length = 1.996e+04 (1.315e+04 6.809e+03) (ext = 4.386e+03)
*** Starting trialRoute (mem=776.9M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 3
There are 5 nets with 1 extra space.
routingBox: (0 0) (439800 222000)
coreBox:    (31200 30000) (409800 192000)
There are 3 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 778.2M):
Est net length = 1.368e+04um = 9.681e+03H + 3.996e+03V
Usage: (40.1%H 32.9%V) = (1.206e+04um 1.315e+04um) = (980 486)
Obstruct: 1 = 0 (0.0%H) + 1 (0.4%V)
Overflow: 116 = 94 (35.48% H) + 22 (8.48% V)

Phase 1b route (0:00:00.0 780.7M):
Usage: (40.1%H 32.9%V) = (1.204e+04um 1.315e+04um) = (979 486)
Overflow: 115 = 92 (35.03% H) + 22 (8.38% V)

Phase 1c route (0:00:00.0 780.7M):
Usage: (40.1%H 32.9%V) = (1.204e+04um 1.315e+04um) = (979 486)
Overflow: 115 = 92 (35.03% H) + 22 (8.38% V)

Phase 1d route (0:00:00.0 780.7M):
Usage: (40.3%H 33.1%V) = (1.211e+04um 1.323e+04um) = (984 489)
Overflow: 83 = 67 (25.51% H) + 15 (5.89% V)

Phase 1a-1d Overflow: 25.51% H + 5.89% V (0:00:00.0 780.7M)


Phase 1e route (0:00:00.0 781.3M):
Usage: (40.7%H 37.3%V) = (1.226e+04um 1.490e+04um) = (995 550)
Overflow: 14 = 2 (0.76% H) + 12 (4.59% V)

Phase 1f route (0:00:00.0 781.3M):
Usage: (41.2%H 37.5%V) = (1.241e+04um 1.503e+04um) = (1007 554)
Overflow: 8 = 1 (0.38% H) + 7 (2.69% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	1	 0.38%
 -2:	0	 0.00%	2	 0.76%
 -1:	1	 0.38%	2	 0.76%
--------------------------------------
  0:	21	 7.95%	41	15.59%
  1:	20	 7.58%	24	 9.13%
  2:	21	 7.95%	22	 8.37%
  3:	13	 4.92%	27	10.27%
  4:	19	 7.20%	53	20.15%
  5:	169	64.02%	91	34.60%


Phase 1e-1f Overflow: 0.38% H + 2.69% V (0:00:00.0 781.3M)

Global route (cpu=0.0s real=0.0s 778.8M)
There are 3 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (43.0%H 39.5%V) = (1.293e+04um 1.583e+04um) = (1049 583)
Overflow: 21 = 5 (2.06% H) + 15 (5.82% V)

Phase 1l Overflow: 2.06% H + 5.82% V (0:00:00.0 781.3M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	1	 0.38%	1	 0.38%
 -4:	0	 0.00%	2	 0.76%
 -3:	0	 0.00%	1	 0.38%
 -2:	0	 0.00%	1	 0.38%
 -1:	3	 1.14%	5	 1.90%
--------------------------------------
  0:	20	 7.58%	40	15.21%
  1:	20	 7.58%	21	 7.98%
  2:	21	 7.95%	25	 9.51%
  3:	12	 4.55%	26	 9.89%
  4:	24	 9.09%	50	19.01%
  5:	163	61.74%	91	34.60%


*** Completed Phase 1 route (0:00:00.0 776.9M) ***


Total length: 1.716e+04um, number of vias: 704
M1(H) length: 5.436e+01um, number of vias: 349
M2(V) length: 7.226e+03um, number of vias: 355
M3(H) length: 9.879e+03um
*** Completed Phase 2 route (0:00:00.0 777.0M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=777.0M) ***
Peak Memory Usage was 776.9M 
*** Finished trialRoute (cpu=0:00:00.0 mem=777.0M) ***

End of congRepair (cpu=0:00:00.3, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 777.0M **
<CMD> windowSelect 3.972 205.936 298.343 -0.013
<CMD> deleteSelectedFromFPlan
<CMD> deleteSelectedFromFPlan
<CMD> deleteSelectedFromFPlan
<CMD> deselectAll
<CMD> windowSelect -10.286 229.560 464.084 -35.383
<CMD> deleteSelectedFromFPlan
<CMD> deselectAll
<CMD> addRing -center 1 -stacked_via_top_layer metal3 -around core -jog_distance 1.5 -threshold 1.5 -nets {vdd! gnd!} -stacked_via_bottom_layer metal1 -layer {bottom metal1 top metal1 right metal2 left metal2} -width 9.9 -spacing 1.8 -offset 1.5

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 771.0M) ***
<CMD> addRing -center 1 -stacked_via_top_layer metal3 -around core -jog_distance 1.5 -threshold 1.5 -nets {vdd! gnd!} -stacked_via_bottom_layer metal1 -layer {bottom metal1 top metal1 right metal2 left metal2} -width 9.9 -spacing 1.8 -offset 1.5

*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 771.0M) ***
<CMD> addStripe -block_ring_top_layer_limit metal3 -max_same_layer_jog_length 3.0 -padcore_ring_bottom_layer_limit metal1 -set_to_set_distance 99 -stacked_via_top_layer metal3 -padcore_ring_top_layer_limit metal3 -spacing 1.8 -xleft_offset 75 -merge_stripes_value 1.5 -layer metal2 -block_ring_bottom_layer_limit metal1 -width 4.8 -nets {vdd! gnd!} -stacked_via_bottom_layer metal1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 7 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 771.1M) ***
<CMD> addStripe -block_ring_top_layer_limit metal3 -max_same_layer_jog_length 3.0 -padcore_ring_bottom_layer_limit metal1 -set_to_set_distance 99 -stacked_via_top_layer metal3 -padcore_ring_top_layer_limit metal3 -spacing 1.8 -xleft_offset 75 -merge_stripes_value 1.5 -layer metal2 -block_ring_bottom_layer_limit metal1 -width 4.8 -nets {vdd! gnd!} -stacked_via_bottom_layer metal1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
**WARN: (ENCPP-170):	The power planner failed to create a wire at (108.60, 15.90) (108.60, 206.10).
**WARN: (ENCPP-170):	The power planner failed to create a wire at (207.60, 15.90) (207.60, 206.10).
**WARN: (ENCPP-170):	The power planner failed to create a wire at (306.60, 15.90) (306.60, 206.10).
**WARN: (ENCPP-170):	The power planner failed to create a wire at (405.60, 15.90) (405.60, 206.10).
**WARN: (ENCPP-170):	The power planner failed to create a wire at (115.20, 4.20) (115.20, 217.80).
**WARN: (ENCPP-170):	The power planner failed to create a wire at (214.20, 4.20) (214.20, 217.80).
**WARN: (ENCPP-170):	The power planner failed to create a wire at (313.20, 4.20) (313.20, 217.80).
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 771.2M) ***
<CMD> selectWire 403.2000 15.9000 408.0000 206.1000 2 vdd!
<CMD> deleteSelectedFromFPlan
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The variable rdagUseDefaultDelayLimit was set to 101. This is less than the default 1000 and may result in inaccurate results for high fanout nets. To change the variable, run command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.22928 path_group
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 773.9M, InitMEM = 773.9M)
Initializing multi-corner resistance tables ...
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=778.117 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 778.1M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting "NanoPlace(TM) placement v#1 (mem=777.6M)" ...
**ERROR: The -siAware option for delay calculation cannot be set to true when feDC is currently the delay calculator engine.Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
**ERROR: (ENCSP-281):	Physical library for inst 'state_reg_1_' of cell type 'DFF2' is not defined.
**ERROR: (ENCSP-281):	Physical library for inst 'state_reg_3_' of cell type 'DFF2' is not defined.
**ERROR: (ENCSP-281):	Physical library for inst 'state_reg_2_' of cell type 'DFF2' is not defined.
**ERROR: (ENCSP-281):	Physical library for inst 'state_reg_0_' of cell type 'DFF2' is not defined.
#std cell=131 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=141 #term=376 #term/net=2.67, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=27
stdCell: 0 single + 127 double + 4 multi
Total standard cell length = 0.9010 (mm), area = 0.0249 (mm^2)
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Average module density = 0.457.
Density for the design = 0.457.
       = stdcell_area 384 sites (24869 um^2) / alloc_area 840 sites (54432 um^2).
Pin Density = 0.980.
            = total # of pins 376 / total Instance area 384.
Redoing specifyClockTree ...
Checking spec file integrity...
Clock gating cells inferred from clock spec file.
Iteration  1: Total net bbox = 8.027e+03 (5.04e+03 2.99e+03)
              Est.  stn bbox = 8.027e+03 (5.04e+03 2.99e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 777.6M
Iteration  2: Total net bbox = 8.027e+03 (5.04e+03 2.99e+03)
              Est.  stn bbox = 8.027e+03 (5.04e+03 2.99e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 777.6M
Iteration  3: Total net bbox = 7.080e+03 (4.52e+03 2.56e+03)
              Est.  stn bbox = 7.080e+03 (4.52e+03 2.56e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 777.6M
Iteration  4: Total net bbox = 9.321e+03 (6.49e+03 2.83e+03)
              Est.  stn bbox = 9.321e+03 (6.49e+03 2.83e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 777.6M
Iteration  5: Total net bbox = 9.671e+03 (6.48e+03 3.19e+03)
              Est.  stn bbox = 9.671e+03 (6.48e+03 3.19e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 777.6M
Iteration  6: Total net bbox = 9.419e+03 (6.18e+03 3.23e+03)
              Est.  stn bbox = 9.746e+03 (6.41e+03 3.34e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 777.6M
*** cost = 9.419e+03 (6.18e+03 3.23e+03) (cpu for global=0:00:00.0) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, post-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=777.6MB) @(0:04:06 - 0:04:06).
move report: preRPlace moves 127 insts, mean move: 20.32 um, max move: 65.57 um
	max move on inst (U225): (235.90, 56.93) --> (196.80, 83.40)
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U244' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U193' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U248' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U184' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U238' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U202' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U167' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'FE_OFC4_pcsource_0_' (Cell BUFX4).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U249' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U147' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U171' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U135' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U241' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U138' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U195' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U132' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U240' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U226' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U229' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
wireLenOptFixPriorityInst 4 inst fixed
Placement tweakage begins.
wire length = 1.509e+04 = 1.014e+04 H + 4.951e+03 V
wire length = 1.198e+04 = 7.641e+03 H + 4.336e+03 V
Placement tweakage ends.
move report: tweak moves 121 insts, mean move: 59.93 um, max move: 225.45 um
	max move on inst (U170): (139.20, 29.40) --> (283.05, 111.00)
Redoing specifyClockTree ...
Checking spec file integrity...
Clock gating cells inferred from clock spec file.
Wire length optimization begins.
Wire length optimization ends. (0:00:00.0)
move report: xdp moves 85 insts, mean move: 27.15 um, max move: 92.40 um
	max move on inst (U180): (160.80, 165.00) --> (122.40, 111.00)
[CPU] RefinePlace/WireLenOpt (cpu=0:00:00.0, real=0:00:00.0, mem=777.6MB) @(0:04:06 - 0:04:06).
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U227' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=777.6MB) @(0:04:06 - 0:04:06).
**ERROR: (ENCSP-2021):	Could not legalize <124> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 77 insts, mean move: 36.00 um, max move: 286.20 um
	max move on inst (U164): (336.00, 111.00) --> (49.80, 111.00)
move report: overall moves 127 insts, mean move: 70.43 um, max move: 261.20 um
	max move on inst (U170): (141.06, 44.74) --> (336.00, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       261.20 um
  inst (U170) with max move: (141.055, 44.74) -> (336, 111)
  mean    (X+Y) =        70.43 um
Total instances flipped for WireLenOpt: 33
Total instances moved : 127
*** cpu=0:00:00.1   mem=777.6M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=777.6MB) @(0:04:06 - 0:04:06).
Total net length = 1.447e+04 (1.077e+04 3.698e+03) (ext = 3.365e+03)
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=777.6M) ***
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
default core: bins with density >  0.75 =  100 % ( 2 / 2 )
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
*** Starting trialRoute (mem=777.6M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 5 nets with 1 extra space.
routingBox: (0 0) (439800 222000)
coreBox:    (31200 30000) (409800 192000)

Phase 1a route (0:00:00.0 778.8M):
Est net length = 1.270e+04um = 9.988e+03H + 2.709e+03V
Usage: (38.4%H 34.1%V) = (1.150e+04um 1.153e+04um) = (938 427)
Obstruct: 9 = 0 (0.0%H) + 9 (3.4%V)
Overflow: 149 = 134 (50.64% H) + 16 (6.13% V)

Phase 1b route (0:00:00.0 781.3M):
Usage: (38.5%H 34.1%V) = (1.151e+04um 1.153e+04um) = (939 427)
Overflow: 153 = 136 (51.58% H) + 17 (6.73% V)

Phase 1c route (0:00:00.0 781.3M):
Usage: (38.5%H 34.1%V) = (1.151e+04um 1.153e+04um) = (939 427)
Overflow: 153 = 136 (51.58% H) + 17 (6.73% V)

Phase 1d route (0:00:00.0 781.3M):
Usage: (38.7%H 34.1%V) = (1.158e+04um 1.153e+04um) = (944 427)
Overflow: 118 = 108 (40.92% H) + 10 (3.98% V)

Phase 1a-1d Overflow: 40.92% H + 3.98% V (0:00:00.0 781.3M)


Phase 1e route (0:00:00.0 782.0M):
Usage: (38.8%H 43.3%V) = (1.165e+04um 1.465e+04um) = (948 542)
Overflow: 12 = 4 (1.52% H) + 8 (3.14% V)

Phase 1f route (0:00:00.0 782.0M):
Usage: (39.2%H 44.0%V) = (1.174e+04um 1.487e+04um) = (957 550)
Overflow: 1 = 0 (0.00% H) + 1 (0.39% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	1	 0.39%
--------------------------------------
  0:	18	 6.82%	48	18.82%
  1:	25	 9.47%	38	14.90%
  2:	28	10.61%	33	12.94%
  3:	19	 7.20%	26	10.20%
  4:	14	 5.30%	31	12.16%
  5:	160	60.61%	78	30.59%


Phase 1e-1f Overflow: 0.00% H + 0.39% V (0:00:00.0 782.0M)

Global route (cpu=0.0s real=0.0s 779.5M)


*** After '-updateRemainTrks' operation: 

Usage: (39.2%H 44.0%V) = (1.174e+04um 1.487e+04um) = (957 550)
Overflow: 1 = 0 (0.00% H) + 1 (0.39% V)

Phase 1l Overflow: 0.00% H + 0.39% V (0:00:00.0 782.0M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	1	 0.39%
--------------------------------------
  0:	18	 6.82%	48	18.82%
  1:	25	 9.47%	38	14.90%
  2:	28	10.61%	33	12.94%
  3:	19	 7.20%	26	10.20%
  4:	14	 5.30%	31	12.16%
  5:	160	60.61%	78	30.59%


*** Completed Phase 1 route (0:00:00.0 777.6M) ***


Total length: 1.723e+04um, number of vias: 647
M1(H) length: 2.953e+01um, number of vias: 346
M2(V) length: 7.108e+03um, number of vias: 301
M3(H) length: 1.009e+04um
*** Completed Phase 2 route (0:00:00.0 777.7M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=777.7M) ***
Peak Memory Usage was 777.6M 
*** Finished trialRoute (cpu=0:00:00.0 mem=777.7M) ***

CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Trial Route Overflow 0.000000(H) 0.392157(V).
Skipped repairing congestion.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 1, mem = 777.7M **
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The variable rdagUseDefaultDelayLimit was set to 101. This is less than the default 1000 and may result in inaccurate results for high fanout nets. To change the variable, run command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.22928 path_group
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 773.9M, InitMEM = 773.9M)
Initializing multi-corner resistance tables ...
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=778.172 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 778.2M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting "NanoPlace(TM) placement v#1 (mem=777.7M)" ...
**ERROR: The -siAware option for delay calculation cannot be set to true when feDC is currently the delay calculator engine.Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
**ERROR: (ENCSP-281):	Physical library for inst 'state_reg_1_' of cell type 'DFF2' is not defined.
**ERROR: (ENCSP-281):	Physical library for inst 'state_reg_3_' of cell type 'DFF2' is not defined.
**ERROR: (ENCSP-281):	Physical library for inst 'state_reg_2_' of cell type 'DFF2' is not defined.
**ERROR: (ENCSP-281):	Physical library for inst 'state_reg_0_' of cell type 'DFF2' is not defined.
#std cell=131 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=141 #term=376 #term/net=2.67, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=27
stdCell: 0 single + 127 double + 4 multi
Total standard cell length = 0.9010 (mm), area = 0.0249 (mm^2)
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Average module density = 0.457.
Density for the design = 0.457.
       = stdcell_area 384 sites (24869 um^2) / alloc_area 840 sites (54432 um^2).
Pin Density = 0.980.
            = total # of pins 376 / total Instance area 384.
Redoing specifyClockTree ...
Checking spec file integrity...
Clock gating cells inferred from clock spec file.
Iteration  1: Total net bbox = 8.105e+03 (5.01e+03 3.10e+03)
              Est.  stn bbox = 8.105e+03 (5.01e+03 3.10e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 777.7M
Iteration  2: Total net bbox = 8.105e+03 (5.01e+03 3.10e+03)
              Est.  stn bbox = 8.105e+03 (5.01e+03 3.10e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 777.7M
Iteration  3: Total net bbox = 7.098e+03 (4.61e+03 2.49e+03)
              Est.  stn bbox = 7.098e+03 (4.61e+03 2.49e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 777.7M
Iteration  4: Total net bbox = 8.836e+03 (5.89e+03 2.94e+03)
              Est.  stn bbox = 8.836e+03 (5.89e+03 2.94e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 777.7M
Iteration  5: Total net bbox = 9.288e+03 (5.96e+03 3.33e+03)
              Est.  stn bbox = 9.288e+03 (5.96e+03 3.33e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 777.7M
Iteration  6: Total net bbox = 9.095e+03 (5.62e+03 3.47e+03)
              Est.  stn bbox = 9.423e+03 (5.84e+03 3.58e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 777.7M
*** cost = 9.095e+03 (5.62e+03 3.47e+03) (cpu for global=0:00:00.0) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, post-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=777.7MB) @(0:04:07 - 0:04:07).
move report: preRPlace moves 127 insts, mean move: 22.16 um, max move: 63.73 um
	max move on inst (U225): (280.16, 56.31) --> (316.80, 83.40)
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U164' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U238' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U227' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U202' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U124' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'FE_OFC4_pcsource_0_' (Cell BUFX4).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U147' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U167' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U138' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U241' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U249' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U195' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U171' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U132' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U229' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U240' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U226' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U135' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U140' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
wireLenOptFixPriorityInst 4 inst fixed
Placement tweakage begins.
wire length = 1.505e+04 = 1.003e+04 H + 5.016e+03 V
wire length = 1.146e+04 = 6.802e+03 H + 4.658e+03 V
Placement tweakage ends.
move report: tweak moves 121 insts, mean move: 55.63 um, max move: 248.40 um
	max move on inst (U170): (177.60, 29.40) --> (398.40, 57.00)
Redoing specifyClockTree ...
Checking spec file integrity...
Clock gating cells inferred from clock spec file.
Wire length optimization begins.
Wire length optimization ends. (0:00:00.0)
move report: xdp moves 85 insts, mean move: 28.78 um, max move: 109.20 um
	max move on inst (U244): (264.00, 165.00) --> (319.20, 111.00)
[CPU] RefinePlace/WireLenOpt (cpu=0:00:00.0, real=0:00:00.0, mem=777.8MB) @(0:04:07 - 0:04:07).
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U147' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=777.8MB) @(0:04:07 - 0:04:07).
**ERROR: (ENCSP-2021):	Could not legalize <125> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 78 insts, mean move: 21.58 um, max move: 345.00 um
	max move on inst (U250): (350.40, 57.00) --> (59.40, 111.00)
move report: overall moves 127 insts, mean move: 57.28 um, max move: 270.06 um
	max move on inst (U250): (265.79, 47.33) --> (59.40, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       270.06 um
  inst (U250) with max move: (265.792, 47.33) -> (59.4, 111)
  mean    (X+Y) =        57.28 um
Total instances flipped for WireLenOpt: 37
Total instances moved : 127
*** cpu=0:00:00.1   mem=777.8M  mem(used)=0.1M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=777.8MB) @(0:04:07 - 0:04:07).
Total net length = 1.218e+04 (8.614e+03 3.568e+03) (ext = 3.201e+03)
*** End of Placement (cpu=0:00:00.1, real=0:00:01.0, mem=777.8M) ***
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
default core: bins with density >  0.75 =  100 % ( 2 / 2 )
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
*** Starting trialRoute (mem=777.8M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 5 nets with 1 extra space.
routingBox: (0 0) (439800 222000)
coreBox:    (31200 30000) (409800 192000)

Phase 1a route (0:00:00.0 779.1M):
Est net length = 1.064e+04um = 8.287e+03H + 2.355e+03V
Usage: (31.7%H 32.7%V) = (9.497e+03um 1.096e+04um) = (774 406)
Obstruct: 8 = 0 (0.0%H) + 8 (3.0%V)
Overflow: 110 = 100 (37.80% H) + 10 (3.84% V)

Phase 1b route (0:00:00.0 781.6M):
Usage: (31.7%H 32.7%V) = (9.497e+03um 1.096e+04um) = (774 406)
Overflow: 111 = 100 (37.94% H) + 11 (4.23% V)

Phase 1c route (0:00:00.0 781.6M):
Usage: (31.7%H 32.8%V) = (9.497e+03um 1.099e+04um) = (774 407)
Overflow: 112 = 100 (37.94% H) + 12 (4.62% V)

Phase 1d route (0:00:00.0 781.6M):
Usage: (31.8%H 32.8%V) = (9.538e+03um 1.099e+04um) = (777 407)
Overflow: 86 = 78 (29.70% H) + 8 (3.12% V)

Phase 1a-1d Overflow: 29.70% H + 3.12% V (0:00:00.0 781.6M)


Phase 1e route (0:00:00.0 782.2M):
Usage: (32.1%H 39.5%V) = (9.645e+03um 1.323e+04um) = (783 490)
Overflow: 8 = 1 (0.38% H) + 7 (2.73% V)

Phase 1f route (0:00:00.0 782.2M):
Usage: (32.3%H 38.8%V) = (9.688e+03um 1.302e+04um) = (788 482)
Overflow: 1 = 0 (0.00% H) + 1 (0.39% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	1	 0.39%
--------------------------------------
  0:	15	 5.68%	45	17.58%
  1:	22	 8.33%	32	12.50%
  2:	18	 6.82%	33	12.89%
  3:	23	 8.71%	20	 7.81%
  4:	15	 5.68%	31	12.11%
  5:	171	64.77%	94	36.72%


Phase 1e-1f Overflow: 0.00% H + 0.39% V (0:00:00.0 782.2M)

Global route (cpu=0.0s real=0.0s 779.7M)


*** After '-updateRemainTrks' operation: 

Usage: (32.3%H 38.8%V) = (9.688e+03um 1.302e+04um) = (788 482)
Overflow: 1 = 0 (0.00% H) + 1 (0.39% V)

Phase 1l Overflow: 0.00% H + 0.39% V (0:00:00.0 782.2M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	1	 0.39%
--------------------------------------
  0:	15	 5.68%	45	17.58%
  1:	22	 8.33%	32	12.50%
  2:	18	 6.82%	33	12.89%
  3:	23	 8.71%	20	 7.81%
  4:	15	 5.68%	31	12.11%
  5:	171	64.77%	94	36.72%


*** Completed Phase 1 route (0:00:00.0 777.8M) ***


Total length: 1.409e+04um, number of vias: 634
M1(H) length: 5.136e+01um, number of vias: 347
M2(V) length: 5.745e+03um, number of vias: 287
M3(H) length: 8.295e+03um
*** Completed Phase 2 route (0:00:00.0 777.8M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=777.8M) ***
Peak Memory Usage was 777.8M 
*** Finished trialRoute (cpu=0:00:00.0 mem=777.8M) ***

CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Trial Route Overflow 0.000000(H) 0.390625(V).
Skipped repairing congestion.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 1, mem = 777.8M **
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
-engine ck                              # enums={ck ccopt}, default=ck
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 771.5M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

Initializing multi-corner resistance tables ...
RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
RC Information for View typical_view :
Est. Cap                : 0.178203(V=0.182691 H=0.173714) (ff/um) [0.000178203]
Est. Res                : 0.0655556(V=0.0944444 H=0.0366667)(ohm/um) [6.55556e-05]
Est. Via Res            : 0.8(ohm) [0.9]
Est. Via Cap            : 0.548595(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.185(ff/um) res=0.0944(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.183(ff/um) res=0.0944(ohm/um) viaRes=0.9(ohm) viaCap=0.454044(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.174(ff/um) res=0.0367(ohm/um) viaRes=0.8(ohm) viaCap=0.548595(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
RC Information for View typical_view :
Est. Cap                : 0.178203(V=0.182691 H=0.173714) (ff/um) [0.000178203]
Est. Res                : 0.0655556(V=0.0944444 H=0.0366667)(ohm/um) [6.55556e-05]
Est. Via Res            : 0.8(ohm) [0.9]
Est. Via Cap            : 0.548595(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.185(ff/um) res=0.0944(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.183(ff/um) res=0.0944(ohm/um) viaRes=0.9(ohm) viaCap=0.454044(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.174(ff/um) res=0.0367(ohm/um) viaRes=0.8(ohm) viaCap=0.548595(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 typical_view
Default Analysis Views is typical_view


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=771.5M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**Info (ENCSP-259): Instance state_reg_1_ was not on the placement grid.
It has been moved from (192013,130717) to (192000,111000).
**Info (ENCSP-259): Instance state_reg_0_ was not on the placement grid.
It has been moved from (172871,113470) to (172800,111000).
**Info (ENCSP-259): Instance state_reg_3_ was not on the placement grid.
It has been moved from (173135,128429) to (172800,111000).
**Info (ENCSP-259): Instance state_reg_2_ was not on the placement grid.
It has been moved from (174854,128677) to (172800,111000).
*** Changed status on (8) instances, and (0) nets in Clock clk.
*** End changeClockStatus (cpu=0:00:00.0, real=0:00:00.0, mem=771.7M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
List of dont use cells: 
List of dont touch cells: 
List of valid cells: INVX4 BUFX4 
**WARN: (ENCCK-767):	Find clock buffer clk__L1_I0 in the clock tree.
Type 'man ENCCK-767' for more detail.
*** 4 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 772.602M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=771.7M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...
List of dont use cells: 
List of dont touch cells: 
List of valid cells: INVX4 BUFX4 
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
***** Allocate Placement Memory Finished (MEM: 772.602M)

Start to trace clock trees ...
*** Begin Tracer (mem=772.7M) ***
**WARN: (ENCCK-767):	Find clock buffer clk__L1_I0 in the clock tree.
Type 'man ENCCK-767' for more detail.
**WARN: (ENCCK-209):	Clock clk has been synthesized. Type 'man ENCCK-209' to see extended message about this warning.
Type 'man ENCCK-209' for more detail.
*** End Tracer (mem=772.7M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.0, real=0:00:00.0, mem=771.8M) ***
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 771.8M **
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 776.3M, totSessionCpu=0:04:11 **
setExtractRCMode -engine preRoute
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=776.1M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 5 nets with 1 extra space.
routingBox: (0 0) (439800 222000)
coreBox:    (31200 30000) (409800 192000)

Phase 1a route (0:00:00.0 777.4M):
Est net length = 1.064e+04um = 8.287e+03H + 2.355e+03V
Usage: (31.7%H 32.7%V) = (9.497e+03um 1.096e+04um) = (774 406)
Obstruct: 8 = 0 (0.0%H) + 8 (3.0%V)
Overflow: 110 = 100 (37.80% H) + 10 (3.84% V)

Phase 1b route (0:00:00.0 779.9M):
Usage: (31.7%H 32.7%V) = (9.497e+03um 1.096e+04um) = (774 406)
Overflow: 111 = 100 (37.94% H) + 11 (4.23% V)

Phase 1c route (0:00:00.0 779.9M):
Usage: (31.7%H 32.8%V) = (9.497e+03um 1.099e+04um) = (774 407)
Overflow: 112 = 100 (37.94% H) + 12 (4.62% V)

Phase 1d route (0:00:00.0 779.9M):
Usage: (31.8%H 32.8%V) = (9.538e+03um 1.099e+04um) = (777 407)
Overflow: 86 = 78 (29.70% H) + 8 (3.12% V)

Phase 1a-1d Overflow: 29.70% H + 3.12% V (0:00:00.0 779.9M)


Phase 1e route (0:00:00.0 780.5M):
Usage: (32.1%H 39.5%V) = (9.645e+03um 1.323e+04um) = (783 490)
Overflow: 8 = 1 (0.38% H) + 7 (2.73% V)

Phase 1f route (0:00:00.0 780.5M):
Usage: (32.3%H 38.8%V) = (9.688e+03um 1.302e+04um) = (788 482)
Overflow: 1 = 0 (0.00% H) + 1 (0.39% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	1	 0.39%
--------------------------------------
  0:	15	 5.68%	45	17.58%
  1:	22	 8.33%	32	12.50%
  2:	18	 6.82%	33	12.89%
  3:	23	 8.71%	20	 7.81%
  4:	15	 5.68%	31	12.11%
  5:	171	64.77%	94	36.72%


Phase 1e-1f Overflow: 0.00% H + 0.39% V (0:00:00.0 780.5M)

Global route (cpu=0.0s real=0.0s 778.0M)


*** After '-updateRemainTrks' operation: 

Usage: (32.3%H 38.8%V) = (9.688e+03um 1.302e+04um) = (788 482)
Overflow: 1 = 0 (0.00% H) + 1 (0.39% V)

Phase 1l Overflow: 0.00% H + 0.39% V (0:00:00.0 780.5M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	1	 0.39%
--------------------------------------
  0:	15	 5.68%	45	17.58%
  1:	22	 8.33%	32	12.50%
  2:	18	 6.82%	33	12.89%
  3:	23	 8.71%	20	 7.81%
  4:	15	 5.68%	31	12.11%
  5:	171	64.77%	94	36.72%


*** Completed Phase 1 route (0:00:00.0 776.1M) ***


Total length: 1.410e+04um, number of vias: 631
M1(H) length: 4.740e+01um, number of vias: 344
M2(V) length: 5.767e+03um, number of vias: 287
M3(H) length: 8.290e+03um
*** Completed Phase 2 route (0:00:00.0 776.1M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=776.1M) ***
Peak Memory Usage was 776.1M 
*** Finished trialRoute (cpu=0:00:00.0 mem=776.1M) ***

Initializing multi-corner resistance tables ...
Extraction called for design 'controller' of instances=131 and nets=143 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 776.105M)
Found active setup analysis view typical_view
Found active hold analysis view typical_view
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=783.535 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -7.734  |
|           TNS (ns):| -71.675 |
|    Violating Paths:|   17    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.533   |      1 (1)       |
|   max_tran     |      2 (5)       |   -3.220   |      6 (12)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.508%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 783.7M, totSessionCpu=0:04:11 **
** INFO : this run is activating placeOpt flow focusing on WNS only...
*** Starting optimizing excluded clock nets MEM= 784.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 784.1M) ***
*** Starting optimizing excluded clock nets MEM= 784.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 784.1M) ***
Begin: GigaOpt Reclaim Optimization
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Info: 5 clock nets excluded from IPO operation.
Reclaim Optimization WNS Slack -7.734  TNS Slack -71.675 Density 46.51
** reclaim pass 0 (0.0) : commits = 0
**Info (ENCSP-259): Instance U190 was not on the placement grid.
It has been moved from (169650,57000) to (169800,57000).
** reclaim pass 1 (0.0) : commits = 3
** reclaim pass 2 (0.0) : commits = 0
Reclaim Optimization End WNS Slack -7.632  TNS Slack -70.869 Density 46.48

** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 3 **
--------------------------------------------------------------
|                                   | Total     | Sequential |
--------------------------------------------------------------
| Num insts resized                 |       3  |       0    |
| Num insts Downsized               |       3  |       0    |
| Num insts Samesized               |       0  |       0    |
| Num insts Upsized                 |       0  |       0    |
--------------------------------------------------------------
Executing incremental physical updates
Executing incremental physical updates
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 127 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=796.8MB) @(0:04:11 - 0:04:11).
move report: preRPlace moves 123 insts, mean move: 62.87 um, max move: 234.60 um
	max move on inst (U138): (400.20, 57.00) --> (273.60, 165.00)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.794e+04 = 9.770e+03 H + 8.170e+03 V
wire length = 1.766e+04 = 9.492e+03 H + 8.170e+03 V
Placement tweakage ends.
move report: tweak moves 22 insts, mean move: 13.30 um, max move: 28.80 um
	max move on inst (U135): (357.60, 29.40) --> (386.40, 29.40)
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U165' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U193' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U194' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U170' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U248' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U124' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U238' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U132' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U147' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U202' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U143' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U247' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U226' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U252' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U240' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U229' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U135' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U241' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U242' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=796.8MB) @(0:04:11 - 0:04:11).
**ERROR: (ENCSP-2021):	Could not legalize <62> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 116 insts, mean move: 38.05 um, max move: 369.60 um
	max move on inst (U205): (55.20, 165.00) --> (316.80, 57.00)
move report: overall moves 120 insts, mean move: 49.49 um, max move: 310.80 um
	max move on inst (U205): (60.00, 111.00) --> (316.80, 57.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       310.80 um
  inst (U205) with max move: (60, 111) -> (316.8, 57)
  mean    (X+Y) =        49.49 um
Total instances flipped for WireLenOpt: 16
Total instances moved : 120
*** cpu=0:00:00.1   mem=796.8M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=796.8MB) @(0:04:11 - 0:04:11).
** Finished Reclaim (cpu = 0:00:00.1) (real = 0:00:00.0) **
End: GigaOpt Reclaim Optimization
*** Starting trialRoute (mem=796.8M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 5 nets with 1 extra space.
routingBox: (0 0) (439800 222000)
coreBox:    (31200 30000) (409800 192000)

Phase 1a route (0:00:00.0 798.1M):
Est net length = 1.753e+04um = 1.091e+04H + 6.621e+03V
Usage: (41.9%H 47.6%V) = (1.262e+04um 1.515e+04um) = (1024 561)
Obstruct: 8 = 0 (0.0%H) + 8 (3.0%V)
Overflow: 137 = 98 (37.02% H) + 40 (15.53% V)

Phase 1b route (0:00:00.0 800.6M):
Usage: (41.9%H 47.6%V) = (1.262e+04um 1.515e+04um) = (1024 561)
Overflow: 132 = 94 (35.76% H) + 38 (14.85% V)

Phase 1c route (0:00:00.0 800.6M):
Usage: (41.9%H 47.6%V) = (1.262e+04um 1.515e+04um) = (1024 561)
Overflow: 132 = 94 (35.76% H) + 38 (14.85% V)

Phase 1d route (0:00:00.0 800.6M):
Usage: (42.1%H 47.9%V) = (1.268e+04um 1.523e+04um) = (1029 564)
Overflow: 81 = 48 (18.02% H) + 33 (13.04% V)

Phase 1a-1d Overflow: 18.02% H + 13.04% V (0:00:00.0 800.6M)


Phase 1e route (0:00:00.0 801.3M):
Usage: (42.8%H 52.2%V) = (1.286e+04um 1.664e+04um) = (1044 615)
Overflow: 25 = 0 (0.00% H) + 25 (9.70% V)

Phase 1f route (0:00:00.0 801.3M):
Usage: (43.7%H 52.3%V) = (1.314e+04um 1.668e+04um) = (1066 616)
Overflow: 16 = 1 (0.38% H) + 15 (6.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.39%
 -1:	1	 0.38%	14	 5.47%
--------------------------------------
  0:	30	11.36%	59	23.05%
  1:	18	 6.82%	31	12.11%
  2:	23	 8.71%	44	17.19%
  3:	19	 7.20%	25	 9.77%
  4:	20	 7.58%	29	11.33%
  5:	153	57.95%	53	20.70%


Phase 1e-1f Overflow: 0.38% H + 6.02% V (0:00:00.0 801.3M)

Global route (cpu=0.0s real=0.0s 798.8M)


*** After '-updateRemainTrks' operation: 

Usage: (43.7%H 52.3%V) = (1.314e+04um 1.668e+04um) = (1066 616)
Overflow: 16 = 1 (0.38% H) + 15 (6.02% V)

Phase 1l Overflow: 0.38% H + 6.02% V (0:00:00.0 801.3M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.39%
 -1:	1	 0.38%	14	 5.47%
--------------------------------------
  0:	30	11.36%	59	23.05%
  1:	18	 6.82%	31	12.11%
  2:	23	 8.71%	44	17.19%
  3:	19	 7.20%	25	 9.77%
  4:	20	 7.58%	29	11.33%
  5:	153	57.95%	53	20.70%


*** Completed Phase 1 route (0:00:00.0 796.8M) ***


Total length: 2.041e+04um, number of vias: 707
M1(H) length: 2.460e+01um, number of vias: 344
M2(V) length: 9.083e+03um, number of vias: 363
M3(H) length: 1.130e+04um
*** Completed Phase 2 route (0:00:00.0 796.8M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=796.8M) ***
Peak Memory Usage was 796.8M 
*** Finished trialRoute (cpu=0:00:00.0 mem=796.8M) ***

Extraction called for design 'controller' of instances=131 and nets=143 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 796.844M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 792.6M, InitMEM = 792.6M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=781.586 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 781.6M) ***
Found active setup analysis view typical_view
Found active hold analysis view typical_view
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=781.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -8.500  |
|           TNS (ns):| -76.357 |
|    Violating Paths:|   18    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.533   |      1 (1)       |
|   max_tran     |      2 (5)       |   -3.220   |      6 (12)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.484%
Routing Overflow: 0.38% H and 6.02% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 781.8M, totSessionCpu=0:04:11 **
Begin: GigaOpt DRV Optimization
Begin: Processing multi-driver nets
Info: 5 clock nets excluded from IPO operation.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=779.8M) ***
End: Processing multi-driver nets
Info: 5 clock nets excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|    10   |    29   |     6   |      6  |     0   |     0   |     0   |     0   | -8.50 |  46.48  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -2.77 |  49.16  |   0:00:00.0|     838.4M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=838.4M) ***

*** Starting refinePlace (0:04:11 mem=838.6M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 133 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=838.7MB) @(0:04:11 - 0:04:11).
move report: preRPlace moves 127 insts, mean move: 45.04 um, max move: 207.00 um
	max move on inst (U217): (360.00, 30.00) --> (288.00, 165.00)
wireLenOptFixPriorityInst 0 inst fixed
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U189' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=838.7MB) @(0:04:11 - 0:04:11).
**ERROR: (ENCSP-2021):	Could not legalize <66> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 116 insts, mean move: 39.86 um, max move: 246.00 um
	max move on inst (U234): (76.80, 29.40) --> (295.20, 57.00)
move report: overall moves 110 insts, mean move: 48.10 um, max move: 231.60 um
	max move on inst (U234): (90.60, 30.00) --> (295.20, 57.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       231.60 um
  inst (U234) with max move: (90.6, 30) -> (295.2, 57)
  mean    (X+Y) =        48.10 um
Total instances moved : 110
*** cpu=0:00:00.1   mem=838.7M  mem(used)=0.1M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=838.7MB) @(0:04:11 - 0:04:11).
*** maximum move = 231.6um ***
*** Finished refinePlace (0:04:11 mem=838.7M) ***
*** Finished re-routing un-routed nets (838.7M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=838.7M) ***
End: GigaOpt DRV Optimization
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=798.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.968  |
|           TNS (ns):| -17.490 |
|    Violating Paths:|   14    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.163%
Routing Overflow: 0.38% H and 6.02% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 798.9M, totSessionCpu=0:04:11 **
Begin: GigaOpt Optimization in WNS mode
Info: 5 clock nets excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 5 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -2.968 TNS Slack -17.490 Density 49.16
Optimizer WNS Pass 0
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -2.968| -17.490|    49.16%|   0:00:00.0|  838.4M|typical_view| default | state_reg_2_/D
|  -2.679| -17.561|    49.57%|   0:00:00.0|  842.7M|typical_view| default | state_reg_2_/D
|  -2.673| -18.015|    49.57%|   0:00:00.0|  842.6M|typical_view| default | alusrcb[0]
|  -2.538| -16.764|    49.57%|   0:00:00.0|  843.6M|typical_view| default | state_reg_2_/D
|  -2.524| -16.673|    49.97%|   0:00:00.0|  843.6M|typical_view| default | state_reg_2_/D
|  -2.501| -16.650|    50.37%|   0:00:00.0|  843.6M|typical_view| default | state_reg_2_/D
|  -2.317| -15.460|    51.04%|   0:00:00.0|  843.6M|typical_view| default | state_reg_2_/D
|  -2.307| -15.434|    51.04%|   0:00:00.0|  843.6M|typical_view| default | state_reg_2_/D
|  -2.245| -14.649|    51.04%|   0:00:01.0|  843.6M|typical_view| default | alusrcb[0]
|  -2.225| -14.615|    51.04%|   0:00:00.0|  843.6M|typical_view| default | pcen
|  -2.220| -14.610|    51.04%|   0:00:00.0|  843.6M|typical_view| default | pcen
|  -2.220| -14.247|    51.57%|   0:00:00.0|  843.6M|typical_view| default | pcen
|  -2.220| -14.247|    51.57%|   0:00:01.0|  843.6M|typical_view| default | pcen
|  -2.220| -14.247|    51.57%|   0:00:00.0|  843.3M|typical_view| default | pcen
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:01.6 real=0:00:02.0 mem=843.3M) ***
** GigaOpt Optimizer WNS Slack -2.220 TNS Slack -14.247 Density 51.57
*** Starting refinePlace (0:04:13 mem=843.6M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 137 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=843.6MB) @(0:04:13 - 0:04:13).
move report: preRPlace moves 132 insts, mean move: 41.98 um, max move: 163.80 um
	max move on inst (U225): (196.80, 30.00) --> (168.00, 165.00)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=843.6MB) @(0:04:13 - 0:04:13).
**ERROR: (ENCSP-2021):	Could not legalize <72> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 113 insts, mean move: 38.62 um, max move: 253.20 um
	max move on inst (U208): (40.80, 29.40) --> (266.40, 57.00)
move report: overall moves 115 insts, mean move: 46.25 um, max move: 184.80 um
	max move on inst (U208): (81.60, 57.00) --> (266.40, 57.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       184.80 um
  inst (U208) with max move: (81.6, 57) -> (266.4, 57)
  mean    (X+Y) =        46.25 um
Total instances moved : 115
*** cpu=0:00:00.1   mem=843.6M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=843.6MB) @(0:04:13 - 0:04:13).
*** maximum move = 184.8um ***
*** Finished refinePlace (0:04:13 mem=843.6M) ***
*** Finished re-routing un-routed nets (843.6M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=843.6M) ***
** GigaOpt Optimizer WNS Slack -3.502 TNS Slack -18.838 Density 51.57
Recovering Place ECO bump
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.502| -18.838|    51.57%|   0:00:00.0|  843.3M|typical_view| default | state_reg_3_/D
|  -3.502| -18.838|    51.57%|   0:00:00.0|  843.6M|typical_view| default | state_reg_3_/D
|  -3.502| -18.838|    51.57%|   0:00:00.0|  843.3M|typical_view| default | state_reg_3_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=843.3M) ***
Optimizer WNS Pass 1
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.502| -18.838|    51.57%|   0:00:00.0|  843.3M|typical_view| default | state_reg_3_/D
|  -3.455| -19.888|    52.38%|   0:00:00.0|  843.6M|typical_view| default | state_reg_3_/D
|  -3.422| -20.540|    52.78%|   0:00:00.0|  843.6M|typical_view| default | state_reg_3_/D
|  -3.341| -20.376|    52.78%|   0:00:00.0|  843.6M|typical_view| default | state_reg_3_/D
|  -3.159| -20.390|    52.79%|   0:00:01.0|  843.6M|typical_view| default | state_reg_3_/D
|  -3.112| -19.906|    52.79%|   0:00:00.0|  843.6M|typical_view| default | state_reg_3_/D
|  -3.091| -19.885|    52.79%|   0:00:00.0|  843.6M|typical_view| default | state_reg_3_/D
|  -2.761| -19.209|    52.36%|   0:00:00.0|  843.6M|typical_view| default | state_reg_2_/D
|  -2.586| -18.636|    52.37%|   0:00:00.0|  843.6M|typical_view| default | pcen
|  -2.429| -17.698|    51.97%|   0:00:00.0|  843.6M|typical_view| default | state_reg_3_/D
|  -2.375| -17.630|    51.97%|   0:00:00.0|  843.6M|typical_view| default | state_reg_2_/D
|  -2.299| -17.203|    51.98%|   0:00:00.0|  843.6M|typical_view| default | pcen
|  -2.299| -17.161|    51.98%|   0:00:00.0|  843.6M|typical_view| default | pcen
|  -2.254| -16.056|    53.37%|   0:00:00.0|  845.5M|typical_view| default | state_reg_2_/D
|  -2.164| -15.966|    53.37%|   0:00:01.0|  846.4M|typical_view| default | state_reg_2_/D
|  -2.164| -15.877|    53.37%|   0:00:00.0|  846.5M|typical_view| default | state_reg_2_/D
|  -2.164| -14.394|    53.65%|   0:00:00.0|  846.5M|typical_view| default | state_reg_2_/D
|  -2.164| -14.373|    53.65%|   0:00:01.0|  846.5M|typical_view| default | state_reg_2_/D
|  -2.164| -14.373|    53.65%|   0:00:00.0|  846.3M|typical_view| default | state_reg_2_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:02.9 real=0:00:03.0 mem=846.3M) ***
** GigaOpt Optimizer WNS Slack -2.164 TNS Slack -14.373 Density 53.65
*** Starting refinePlace (0:04:16 mem=846.5M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 142 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=846.5MB) @(0:04:16 - 0:04:16).
move report: preRPlace moves 131 insts, mean move: 44.65 um, max move: 154.20 um
	max move on inst (U224): (98.40, 30.00) --> (117.60, 165.00)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=846.5MB) @(0:04:16 - 0:04:16).
**ERROR: (ENCSP-2021):	Could not legalize <78> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 112 insts, mean move: 48.60 um, max move: 219.60 um
	max move on inst (U131): (134.40, 29.40) --> (326.40, 57.00)
move report: overall moves 106 insts, mean move: 54.71 um, max move: 237.00 um
	max move on inst (U181): (133.80, 111.00) --> (316.80, 57.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       237.00 um
  inst (U181) with max move: (133.8, 111) -> (316.8, 57)
  mean    (X+Y) =        54.71 um
Total instances moved : 106
*** cpu=0:00:00.1   mem=846.5M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=846.5MB) @(0:04:16 - 0:04:16).
*** maximum move = 237.0um ***
*** Finished refinePlace (0:04:16 mem=846.5M) ***
*** Finished re-routing un-routed nets (846.5M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=846.5M) ***
** GigaOpt Optimizer WNS Slack -2.313 TNS Slack -16.323 Density 53.65
Recovering Place ECO bump
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -2.313| -16.323|    53.65%|   0:00:00.0|  846.3M|typical_view| default | state_reg_0_/D
|  -2.313| -16.323|    53.65%|   0:00:00.0|  846.5M|typical_view| default | state_reg_0_/D
|  -2.265| -16.245|    53.65%|   0:00:00.0|  846.5M|typical_view| default | state_reg_2_/D
|  -2.265| -16.052|    53.66%|   0:00:00.0|  846.5M|typical_view| default | state_reg_2_/D
|  -2.231| -15.994|    53.66%|   0:00:00.0|  846.5M|typical_view| default | state_reg_0_/D
|  -2.227| -15.969|    53.66%|   0:00:00.0|  846.5M|typical_view| default | state_reg_0_/D
|  -2.228| -15.969|    53.66%|   0:00:01.0|  846.3M|typical_view| default | state_reg_0_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=846.3M) ***
** GigaOpt Optimizer WNS Slack -2.228 TNS Slack -15.969 Density 53.66
Optimizer WNS Pass 2
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -2.228| -15.969|    53.66%|   0:00:00.0|  846.3M|typical_view| default | state_reg_0_/D
|  -2.189| -15.887|    53.66%|   0:00:00.0|  846.5M|typical_view| default | state_reg_2_/D
|  -2.189| -15.854|    54.47%|   0:00:00.0|  846.5M|typical_view| default | state_reg_2_/D
|  -2.179| -15.082|    54.47%|   0:00:00.0|  846.5M|typical_view| default | state_reg_3_/D
|  -2.179| -15.056|    54.47%|   0:00:00.0|  846.5M|typical_view| default | state_reg_3_/D
|  -2.143| -14.584|    54.47%|   0:00:00.0|  846.5M|typical_view| default | state_reg_2_/D
|  -2.131| -14.723|    55.44%|   0:00:01.0|  846.5M|typical_view| default | state_reg_2_/D
|  -2.053| -14.645|    55.44%|   0:00:00.0|  846.5M|typical_view| default | state_reg_2_/D
|  -2.017| -14.614|    55.44%|   0:00:00.0|  846.5M|typical_view| default | state_reg_2_/D
|  -2.012| -14.694|    55.04%|   0:00:00.0|  846.5M|typical_view| default | state_reg_3_/D
|  -2.012| -14.594|    55.04%|   0:00:00.0|  846.5M|typical_view| default | state_reg_3_/D
|  -1.966| -14.666|    55.04%|   0:00:00.0|  846.5M|typical_view| default | alusrcb[0]
|  -1.966| -14.564|    55.04%|   0:00:00.0|  846.5M|typical_view| default | alusrcb[0]
|  -1.938| -14.507|    55.04%|   0:00:00.0|  846.5M|typical_view| default | alusrcb[0]
|  -1.930| -14.538|    55.04%|   0:00:00.0|  846.5M|typical_view| default | alusrcb[0]
|  -1.873| -13.743|    55.04%|   0:00:00.0|  846.5M|typical_view| default | state_reg_2_/D
|  -1.849| -13.493|    55.04%|   0:00:00.0|  846.5M|typical_view| default | state_reg_3_/D
|  -1.849| -11.916|    55.29%|   0:00:00.0|  846.5M|typical_view| default | state_reg_3_/D
|  -1.737| -10.967|    55.27%|   0:00:00.0|  846.5M|typical_view| default | state_reg_3_/D
|  -1.633| -10.052|    56.53%|   0:00:00.0|  846.5M|typical_view| default | state_reg_2_/D
|  -1.519|  -9.332|    56.25%|   0:00:00.0|  846.5M|typical_view| default | state_reg_2_/D
|  -1.503|  -9.442|    56.66%|   0:00:01.0|  846.5M|typical_view| default | state_reg_2_/D
|  -1.499|  -9.387|    56.66%|   0:00:00.0|  846.5M|typical_view| default | state_reg_2_/D
|  -1.499|  -9.246|    56.66%|   0:00:01.0|  848.5M|typical_view| default | state_reg_2_/D
|  -1.479|  -8.926|    56.65%|   0:00:01.0|  848.5M|typical_view| default | state_reg_2_/D
|  -1.479|  -8.905|    56.94%|   0:00:01.0|  848.5M|typical_view| default | state_reg_2_/D
|  -1.459|  -8.851|    57.35%|   0:00:00.0|  848.5M|typical_view| default | state_reg_2_/D
|  -1.379|  -8.494|    58.04%|   0:00:01.0|  848.5M|typical_view| default | state_reg_3_/D
|  -1.255|  -8.094|    58.72%|   0:00:01.0|  848.5M|typical_view| default | alusrcb[0]
|  -1.234|  -8.050|    58.72%|   0:00:00.0|  848.5M|typical_view| default | alusrcb[0]
|  -1.082|  -7.551|    58.73%|   0:00:00.0|  848.5M|typical_view| default | pcen
|  -1.076|  -7.545|    59.02%|   0:00:00.0|  848.5M|typical_view| default | pcen
|  -1.056|  -7.206|    58.62%|   0:00:00.0|  848.5M|typical_view| default | alusrcb[0]
|  -1.056|  -7.102|    58.62%|   0:00:00.0|  848.5M|typical_view| default | alusrcb[0]
|  -1.027|  -6.928|    58.62%|   0:00:00.0|  848.5M|typical_view| default | alusrcb[0]
|  -0.956|  -6.299|    59.07%|   0:00:00.0|  848.5M|typical_view| default | state_reg_2_/D
|  -0.911|  -6.254|    60.06%|   0:00:01.0|  848.5M|typical_view| default | state_reg_3_/D
|  -0.900|  -6.216|    60.06%|   0:00:00.0|  848.5M|typical_view| default | state_reg_2_/D
|  -0.900|  -4.475|    60.64%|   0:00:01.0|  848.5M|typical_view| default | state_reg_3_/D
|  -0.862|  -4.306|    61.03%|   0:00:00.0|  848.5M|typical_view| default | state_reg_2_/D
|  -0.846|  -4.290|    61.03%|   0:00:00.0|  848.5M|typical_view| default | state_reg_2_/D
|  -0.818|  -4.154|    60.37%|   0:00:00.0|  848.5M|typical_view| default | state_reg_2_/D
|  -0.818|  -4.134|    61.06%|   0:00:00.0|  848.5M|typical_view| default | state_reg_2_/D
|  -0.818|  -4.031|    60.50%|   0:00:01.0|  848.5M|typical_view| default | state_reg_2_/D
|  -0.818|  -3.984|    60.50%|   0:00:00.0|  848.5M|typical_view| default | state_reg_2_/D
|  -0.818|  -3.964|    61.05%|   0:00:00.0|  848.5M|typical_view| default | state_reg_2_/D
|  -0.818|  -3.964|    61.05%|   0:00:01.0|  848.2M|typical_view| default | state_reg_2_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:10.9 real=0:00:11.0 mem=848.2M) ***
** GigaOpt Optimizer WNS Slack -0.818 TNS Slack -3.964 Density 61.05
*** Starting refinePlace (0:04:28 mem=848.5M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 166 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=848.5MB) @(0:04:28 - 0:04:28).
move report: preRPlace moves 156 insts, mean move: 53.46 um, max move: 384.60 um
	max move on inst (FE_RC_36_0): (376.80, 57.00) --> (100.20, 165.00)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=848.5MB) @(0:04:28 - 0:04:28).
**ERROR: (ENCSP-2021):	Could not legalize <102> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 133 insts, mean move: 49.88 um, max move: 324.00 um
	max move on inst (FE_RC_65_0): (81.60, 83.40) --> (379.20, 57.00)
move report: overall moves 138 insts, mean move: 62.26 um, max move: 386.40 um
	max move on inst (FE_RC_36_0): (376.80, 57.00) --> (98.40, 165.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       386.40 um
  inst (FE_RC_36_0) with max move: (376.8, 57) -> (98.4, 165)
  mean    (X+Y) =        62.26 um
Total instances moved : 138
*** cpu=0:00:00.1   mem=848.5M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=848.5MB) @(0:04:28 - 0:04:28).
*** maximum move = 386.4um ***
*** Finished refinePlace (0:04:28 mem=848.5M) ***
*** Finished re-routing un-routed nets (848.5M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=848.5M) ***
** GigaOpt Optimizer WNS Slack -1.974 TNS Slack -7.115 Density 61.05
Recovering Place ECO bump
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -1.974|  -7.115|    61.05%|   0:00:00.0|  848.2M|typical_view| default | state_reg_0_/D
|  -1.974|  -7.115|    61.05%|   0:00:00.0|  848.5M|typical_view| default | state_reg_0_/D
|  -1.974|  -6.866|    61.06%|   0:00:00.0|  848.5M|typical_view| default | state_reg_0_/D
|  -1.967|  -6.852|    61.06%|   0:00:00.0|  848.5M|typical_view| default | state_reg_0_/D
|  -1.967|  -6.852|    61.06%|   0:00:00.0|  848.2M|typical_view| default | state_reg_0_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=848.2M) ***
** GigaOpt Optimizer WNS Slack -1.967 TNS Slack -6.852 Density 61.06
Optimizer WNS Pass 3
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -1.967|  -6.852|    61.06%|   0:00:00.0|  848.2M|typical_view| default | state_reg_0_/D
|  -1.967|  -6.852|    61.06%|   0:00:00.0|  848.5M|typical_view| default | state_reg_0_/D
|  -1.967|  -6.852|    61.06%|   0:00:01.0|  848.2M|typical_view| default | state_reg_0_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=848.2M) ***
** GigaOpt Optimizer WNS Slack -1.967 TNS Slack -6.852 Density 61.06
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -1.967|  -6.852|    61.06%|   0:00:00.0|  848.2M|typical_view| default | state_reg_0_/D
|  -1.967|  -6.852|    61.06%|   0:00:00.0|  848.5M|typical_view| default | state_reg_0_/D
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Global Optimization Step (cpu=0:00:00.0 real=0:00:00.0 mem=848.2M) ***
*** Starting refinePlace (0:04:29 mem=848.5M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 166 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=848.5MB) @(0:04:29 - 0:04:29).
move report: preRPlace moves 159 insts, mean move: 51.77 um, max move: 294.00 um
	max move on inst (U134): (352.80, 165.00) --> (194.40, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=848.5MB) @(0:04:29 - 0:04:29).
**ERROR: (ENCSP-2021):	Could not legalize <104> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 137 insts, mean move: 40.17 um, max move: 328.80 um
	max move on inst (FE_RC_35_0): (172.80, 165.00) --> (393.60, 57.00)
move report: overall moves 126 insts, mean move: 52.93 um, max move: 293.40 um
	max move on inst (U134): (352.80, 165.00) --> (194.40, 30.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       293.40 um
  inst (U134) with max move: (352.8, 165) -> (194.4, 30)
  mean    (X+Y) =        52.93 um
Total instances moved : 126
*** cpu=0:00:00.1   mem=848.5M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=848.5MB) @(0:04:29 - 0:04:29).
*** maximum move = 293.4um ***
*** Finished refinePlace (0:04:29 mem=848.5M) ***
*** Finished re-routing un-routed nets (848.5M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=848.5M) ***
** GigaOpt Optimizer WNS Slack -2.186 TNS Slack -8.779 Density 61.06
Recovering Place ECO bump
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -2.186|  -8.779|    61.06%|   0:00:00.0|  848.2M|typical_view| default | state_reg_3_/D
|  -2.186|  -8.779|    61.06%|   0:00:00.0|  848.5M|typical_view| default | state_reg_3_/D
|  -2.164|  -8.757|    61.06%|   0:00:00.0|  848.5M|typical_view| default | state_reg_3_/D
|  -2.159|  -8.734|    61.06%|   0:00:00.0|  848.5M|typical_view| default | state_reg_3_/D
|  -2.159|  -8.734|    61.06%|   0:00:00.0|  848.2M|typical_view| default | state_reg_3_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=848.2M) ***
*** Starting refinePlace (0:04:29 mem=848.5M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 166 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=848.5MB) @(0:04:29 - 0:04:29).
**ERROR: (ENCSP-2021):	Could not legalize <104> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 11 insts, mean move: 175.85 um, max move: 241.20 um
	max move on inst (FE_RC_34_0): (194.40, 165.00) --> (381.60, 111.00)
move report: overall moves 11 insts, mean move: 175.85 um, max move: 241.20 um
	max move on inst (FE_RC_34_0): (194.40, 165.00) --> (381.60, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       241.20 um
  inst (FE_RC_34_0) with max move: (194.4, 165) -> (381.6, 111)
  mean    (X+Y) =       175.85 um
Total instances moved : 11
*** cpu=0:00:00.0   mem=848.5M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=848.5MB) @(0:04:29 - 0:04:29).
*** maximum move = 241.2um ***
*** Finished refinePlace (0:04:29 mem=848.5M) ***
*** Finished re-routing un-routed nets (848.5M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=848.5M) ***
** GigaOpt Optimizer WNS Slack -2.047 TNS Slack -6.702 Density 61.06

*** Finish post-CTS Setup Fixing (cpu=0:00:17.9 real=0:00:18.0 mem=848.2M) ***

End: GigaOpt Optimization in WNS mode
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     Summary (cpu=0.30min real=0.30min mem=797.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.047  |
|           TNS (ns):| -6.702  |
|    Violating Paths:|    7    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.017   |      1 (1)       |
|   max_tran     |      2 (3)       |   -0.191   |      2 (3)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.055%
Routing Overflow: 0.38% H and 6.02% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:19, mem = 797.0M, totSessionCpu=0:04:29 **
Effort level <high> specified for reg2reg path_group
PathGroup: High Effort PathGroup WNS Optimization

PathGroup: Active High Effort Path Groups Optimization
	reg2reg

Begin: GigaOpt Optimization in WNS mode
Info: 5 clock nets excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 5 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.

PathGroup: Active High Effort Path Groups Optimization
	reg2reg

** GigaOpt Optimizer WNS Slack -1.931 TNS Slack -4.610 Density 61.06
Optimizer WNS Pass 0
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -1.931|  -4.610|    61.06%|   0:00:00.0|  838.4M|typical_view| reg2reg | state_reg_0_/D
|  -1.922|  -4.601|    61.06%|   0:00:00.0|  841.7M|typical_view| reg2reg | state_reg_0_/D
|  -1.878|  -4.461|    61.06%|   0:00:00.0|  841.6M|typical_view| reg2reg | state_reg_2_/D
|  -1.878|  -4.461|    61.06%|   0:00:01.0|  846.2M|typical_view| reg2reg | state_reg_2_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=846.2M) ***
** GigaOpt Optimizer WNS Slack -1.878 TNS Slack -4.461 Density 61.06
*** Starting refinePlace (0:04:30 mem=846.5M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 166 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=846.5MB) @(0:04:30 - 0:04:30).
move report: preRPlace moves 156 insts, mean move: 52.70 um, max move: 303.60 um
	max move on inst (FE_OCPC20_FE_OFN8_state_3_): (362.40, 165.00) --> (194.40, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=846.5MB) @(0:04:30 - 0:04:30).
**ERROR: (ENCSP-2021):	Could not legalize <102> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 134 insts, mean move: 45.20 um, max move: 312.00 um
	max move on inst (FE_RC_30_0): (189.60, 165.00) --> (393.60, 57.00)
move report: overall moves 129 insts, mean move: 43.86 um, max move: 303.00 um
	max move on inst (FE_OCPC20_FE_OFN8_state_3_): (362.40, 165.00) --> (194.40, 30.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       303.00 um
  inst (FE_OCPC20_FE_OFN8_state_3_) with max move: (362.4, 165) -> (194.4, 30)
  mean    (X+Y) =        43.86 um
Total instances moved : 129
*** cpu=0:00:00.1   mem=846.5M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=846.5MB) @(0:04:30 - 0:04:30).
*** maximum move = 303.0um ***
*** Finished refinePlace (0:04:30 mem=846.5M) ***
*** Finished re-routing un-routed nets (846.5M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=846.5M) ***
** GigaOpt Optimizer WNS Slack -1.972 TNS Slack -4.710 Density 61.06
Recovering Place ECO bump
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -1.972|  -4.710|    61.06%|   0:00:00.0|  846.2M|typical_view| reg2reg | state_reg_2_/D
|  -1.972|  -4.710|    61.06%|   0:00:00.0|  846.5M|typical_view| reg2reg | state_reg_2_/D
|  -1.972|  -4.710|    61.06%|   0:00:01.0|  846.2M|typical_view| reg2reg | state_reg_2_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=846.2M) ***
Optimizer WNS Pass 1
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -1.972|  -4.710|    61.06%|   0:00:00.0|  846.2M|typical_view| reg2reg | state_reg_2_/D
|  -1.972|  -4.710|    61.06%|   0:00:00.0|  846.5M|typical_view| reg2reg | state_reg_2_/D
|  -1.972|  -4.710|    61.06%|   0:00:01.0|  848.1M|typical_view| reg2reg | state_reg_2_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=848.1M) ***
** GigaOpt Optimizer WNS Slack -1.972 TNS Slack -4.710 Density 61.06
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -1.972|  -4.710|    61.06%|   0:00:00.0|  848.1M|typical_view| reg2reg | state_reg_2_/D
|  -1.972|  -4.710|    61.06%|   0:00:00.0|  848.4M|typical_view| reg2reg | state_reg_2_/D
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Global Optimization Step (cpu=0:00:00.0 real=0:00:00.0 mem=848.1M) ***
*** Starting refinePlace (0:04:32 mem=848.4M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 166 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=848.4MB) @(0:04:32 - 0:04:32).
move report: preRPlace moves 156 insts, mean move: 42.73 um, max move: 225.00 um
	max move on inst (FE_RC_30_0): (393.60, 57.00) --> (196.20, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=848.4MB) @(0:04:32 - 0:04:32).
**ERROR: (ENCSP-2021):	Could not legalize <102> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 127 insts, mean move: 40.00 um, max move: 306.00 um
	max move on inst (FE_RC_41_0): (33.60, 165.00) --> (285.60, 111.00)
move report: overall moves 119 insts, mean move: 50.20 um, max move: 291.60 um
	max move on inst (FE_RC_41_0): (48.00, 165.00) --> (285.60, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       291.60 um
  inst (FE_RC_41_0) with max move: (48, 165) -> (285.6, 111)
  mean    (X+Y) =        50.20 um
Total instances moved : 119
*** cpu=0:00:00.1   mem=848.4M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=848.4MB) @(0:04:32 - 0:04:32).
*** maximum move = 291.6um ***
*** Finished refinePlace (0:04:32 mem=848.4M) ***
*** Finished re-routing un-routed nets (848.4M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=848.4M) ***
** GigaOpt Optimizer WNS Slack -2.005 TNS Slack -4.430 Density 61.06
Recovering Place ECO bump
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -2.005|  -4.430|    61.06%|   0:00:00.0|  848.1M|typical_view| reg2reg | state_reg_2_/D
|  -2.005|  -4.430|    61.06%|   0:00:00.0|  848.4M|typical_view| reg2reg | state_reg_2_/D
|  -2.005|  -4.430|    61.06%|   0:00:00.0|  848.1M|typical_view| reg2reg | state_reg_2_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=848.1M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=848.1M) ***

End: GigaOpt Optimization in WNS mode
Found active setup analysis view typical_view
Found active hold analysis view typical_view

PathGroup: Intermediate summary table below may not contain the
design worst slack. Timing will be extracted from the following
list of pathgroups that are currently being optimized:
	reg2reg


------------------------------------------------------------
     Summary (cpu=0.05min real=0.05min mem=797.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.005  |
|           TNS (ns):| -4.430  |
|    Violating Paths:|    4    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.027   |      1 (1)       |
|   max_tran     |      2 (3)       |   -0.306   |      2 (3)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.055%
Routing Overflow: 0.38% H and 6.02% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:22, real = 0:00:22, mem = 797.0M, totSessionCpu=0:04:32 **
PathGroup: High Effort PathGroup TNS Optimization
GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
Found active setup analysis view typical_view
Found active hold analysis view typical_view

PathGroup: Intermediate summary table below may not contain the
design worst slack. Timing will be extracted from the following
list of pathgroups that are currently being optimized:
	reg2reg


------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=795.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.005  |
|           TNS (ns):| -4.430  |
|    Violating Paths:|    4    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.027   |      1 (1)       |
|   max_tran     |      2 (3)       |   -0.306   |      2 (3)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.055%
Routing Overflow: 0.38% H and 6.02% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:22, real = 0:00:22, mem = 795.0M, totSessionCpu=0:04:32 **
Begin: GigaOpt harden opt
Info: 5 clock nets excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 5 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
End: GigaOpt harden opt
*** Starting trialRoute (mem=797.0M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 5 nets with 1 extra space.
routingBox: (0 0) (439800 222000)
coreBox:    (31200 30000) (409800 192000)

Phase 1a route (0:00:00.0 798.3M):
Est net length = 3.502e+04um = 2.289e+04H + 1.213e+04V
Usage: (84.1%H 74.0%V) = (2.525e+04um 2.360e+04um) = (2053 874)
Obstruct: 8 = 0 (0.0%H) + 8 (3.0%V)
Overflow: 409 = 304 (115.18% H) + 105 (40.86% V)

Phase 1b route (0:00:00.0 800.8M):
Usage: (84.0%H 74.0%V) = (2.523e+04um 2.360e+04um) = (2051 874)
Overflow: 415 = 306 (116.09% H) + 108 (42.38% V)

Phase 1c route (0:00:00.0 800.8M):
Usage: (84.1%H 74.0%V) = (2.525e+04um 2.360e+04um) = (2053 874)
Overflow: 412 = 304 (115.28% H) + 108 (42.02% V)

Phase 1d route (0:00:00.0 800.8M):
Usage: (85.6%H 76.8%V) = (2.570e+04um 2.450e+04um) = (2091 907)
Overflow: 375 = 268 (101.52% H) + 107 (41.87% V)

Phase 1a-1d Overflow: 101.52% H + 41.87% V (0:00:00.0 800.8M)


**WARN: (ENCTR-4429):	Too congested. Giving up phase1 prematurely.
If you want to try harder then use the 'tryHarder' option.
Congestion numbers will be somewhat higher than usual.

Usage: (85.6%H 76.8%V) = (2.570e+04um 2.450e+04um) = (2091 907)
Overflow: 375 = 268 (101.52% H) + 107 (41.87% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	65	24.62%	0	 0.00%
 -4:	30	11.36%	1	 0.39%
 -3:	16	 6.06%	13	 5.08%
 -2:	10	 3.79%	33	12.89%
 -1:	11	 4.17%	36	14.06%
--------------------------------------
  0:	11	 4.17%	39	15.23%
  1:	8	 3.03%	38	14.84%
  2:	6	 2.27%	23	 8.98%
  3:	7	 2.65%	12	 4.69%
  4:	1	 0.38%	9	 3.52%
  5:	99	37.50%	52	20.31%
Overflow: 101.52% H + 41.87% V (0:00:00.0 800.8M)

Usage: (85.6%H 76.8%V) = (2.570e+04um 2.450e+04um) = (2091 907)
Overflow: 375 = 268 (101.52% H) + 107 (41.87% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	65	24.62%	0	 0.00%
 -4:	30	11.36%	1	 0.39%
 -3:	16	 6.06%	13	 5.08%
 -2:	10	 3.79%	33	12.89%
 -1:	11	 4.17%	36	14.06%
--------------------------------------
  0:	11	 4.17%	39	15.23%
  1:	8	 3.03%	38	14.84%
  2:	6	 2.27%	23	 8.98%
  3:	7	 2.65%	12	 4.69%
  4:	1	 0.38%	9	 3.52%
  5:	99	37.50%	52	20.31%

Global route (cpu=0.0s real=0.0s 798.3M)


*** After '-updateRemainTrks' operation: 

Usage: (85.6%H 76.8%V) = (2.570e+04um 2.450e+04um) = (2091 907)
Overflow: 375 = 268 (101.52% H) + 107 (41.87% V)

Phase 1l Overflow: 101.52% H + 41.87% V (0:00:00.0 800.8M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	65	24.62%	0	 0.00%
 -4:	30	11.36%	1	 0.39%
 -3:	16	 6.06%	13	 5.08%
 -2:	10	 3.79%	33	12.89%
 -1:	11	 4.17%	36	14.06%
--------------------------------------
  0:	11	 4.17%	39	15.23%
  1:	8	 3.03%	38	14.84%
  2:	6	 2.27%	23	 8.98%
  3:	7	 2.65%	12	 4.69%
  4:	1	 0.38%	9	 3.52%
  5:	99	37.50%	52	20.31%


*** Completed Phase 1 route (0:00:00.0 797.0M) ***


Total length: 3.732e+04um, number of vias: 963
M1(H) length: 2.460e+01um, number of vias: 436
M2(V) length: 1.434e+04um, number of vias: 527
M3(H) length: 2.295e+04um
*** Completed Phase 2 route (0:00:00.0 797.0M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=797.0M) ***
Peak Memory Usage was 797.0M 
*** Finished trialRoute (cpu=0:00:00.0 mem=797.0M) ***

Extraction called for design 'controller' of instances=170 and nets=182 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 796.992M)
*** Starting delays update (0:04:32 mem=796.4M) ***
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=781.73 CPU=0:00:00.0 REAL=0:00:00.0)
*** Finished delays update (0:04:32 mem=782.0M) ***
Begin: GigaOpt Reclaim Optimization
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Info: 5 clock nets excluded from IPO operation.
Reclaim Optimization WNS Slack -3.017  TNS Slack -15.641 Density 61.06
** reclaim pass 0 (0.0) : commits = 2
** reclaim pass 1 (0.0) : commits = 0
Reclaim Optimization End WNS Slack -3.150  TNS Slack -17.072 Density 60.78

** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 2 **
--------------------------------------------------------------
|                                   | Total     | Sequential |
--------------------------------------------------------------
| Num insts resized                 |       2  |       0    |
| Num insts Downsized               |       2  |       0    |
| Num insts Samesized               |       0  |       0    |
| Num insts Upsized                 |       0  |       0    |
--------------------------------------------------------------
** Finished Reclaim (cpu = 0:00:00.1) (real = 0:00:00.0) **
End: GigaOpt Reclaim Optimization
Begin: GigaOpt postEco DRV Optimization
Info: 5 clock nets excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     3   |     5   |     3   |      3  |     0   |     0   |     0   |     0   | -3.02 |  60.78  |            |           |
|     3   |     5   |     3   |      3  |     0   |     0   |     0   |     0   | -3.02 |  60.78  |   0:00:00.0|     836.1M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=836.1M) ***

End: GigaOpt DRV Optimization
Design WNS changes after trial route: -2.21650004387 -> -3.01690006256 (bump = 0.80040001869)
Begin: all path group post-eco optimization
Info: 5 clock nets excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 5 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -3.017 TNS Slack -15.873 Density 60.78
Optimizer WNS Pass 0
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.017| -15.873|    60.78%|   0:00:00.0|  838.4M|typical_view| default | state_reg_0_/D
|  -3.017| -15.873|    60.78%|   0:00:00.0|  838.7M|typical_view| default | state_reg_0_/D
|  -2.952| -15.808|    60.78%|   0:00:00.0|  838.7M|typical_view| default | state_reg_0_/D
|  -2.952| -15.808|    60.78%|   0:00:01.0|  838.4M|typical_view| default | state_reg_0_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=838.4M) ***
** GigaOpt Optimizer WNS Slack -2.952 TNS Slack -15.808 Density 60.78
*** Starting refinePlace (0:04:33 mem=838.7M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 166 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=838.7MB) @(0:04:33 - 0:04:33).
**ERROR: (ENCSP-2021):	Could not legalize <102> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 15 insts, mean move: 142.72 um, max move: 291.60 um
	max move on inst (FE_RC_52_0): (48.00, 57.00) --> (285.60, 111.00)
move report: overall moves 15 insts, mean move: 142.72 um, max move: 291.60 um
	max move on inst (FE_RC_52_0): (48.00, 57.00) --> (285.60, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       291.60 um
  inst (FE_RC_52_0) with max move: (48, 57) -> (285.6, 111)
  mean    (X+Y) =       142.72 um
Total instances moved : 15
*** cpu=0:00:00.0   mem=838.7M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=838.7MB) @(0:04:33 - 0:04:33).
*** maximum move = 291.6um ***
*** Finished refinePlace (0:04:33 mem=838.7M) ***
*** Finished re-routing un-routed nets (838.7M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=838.7M) ***
** GigaOpt Optimizer WNS Slack -3.179 TNS Slack -15.337 Density 60.78

*** Finish post-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=838.4M) ***

End: all path group post-eco optimization
Design WNS changes after post-eco optimization: -2.21650004387 -> -3.179500103 (bump = 0.96300005913)
Slack bump threshold to trigger post-eco optimization with non-placement-legal moves: 0.2664
Begin: all path group post-eco optimization non-placement-legal phase
Info: 5 clock nets excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 5 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -3.179 TNS Slack -15.337 Density 60.78
Optimizer WNS Pass 0
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.179| -15.337|    60.78%|   0:00:00.0|  838.3M|typical_view| default | state_reg_0_/D
|  -3.180| -15.337|    60.78%|   0:00:00.0|  838.7M|typical_view| default | state_reg_0_/D
|  -3.179| -15.337|    60.78%|   0:00:00.0|  838.4M|typical_view| default | state_reg_0_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=838.4M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=838.4M) ***

End: all path group post-eco optimization non-placement-legal phase
High effort path group WNS change after trial route: -2.00460004807 -> -2.41160011292 (bump = 0.40700006485)
Begin: path group based post-eco optimization
Info: 5 clock nets excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 5 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.

PathGroup: Active High Effort Path Groups Optimization
	reg2reg

** GigaOpt Optimizer WNS Slack -2.412 TNS Slack -6.117 Density 60.78
Optimizer WNS Pass 0
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -2.412|  -6.117|    60.78%|   0:00:00.0|  838.3M|typical_view| reg2reg | state_reg_2_/D
|  -2.412|  -6.116|    60.78%|   0:00:00.0|  841.6M|typical_view| reg2reg | state_reg_2_/D
|  -2.412|  -6.117|    60.78%|   0:00:00.0|  841.3M|typical_view| reg2reg | state_reg_2_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=841.3M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=841.3M) ***

End: path group based post-eco optimization
High effort path group WNS change after post-eco optimization: -2.00460004807 -> -2.41160011292 (bump = 0.40700006485)
Slack bump threshold to trigger post-eco optimization with non-placement-legal moves: 0.2664
Begin: high effort path group post-eco optimization non-placement-legal phase
Info: 5 clock nets excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 5 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.

PathGroup: Active High Effort Path Groups Optimization
	reg2reg

** GigaOpt Optimizer WNS Slack -2.412 TNS Slack -6.117 Density 60.78
Optimizer WNS Pass 0
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -2.412|  -6.117|    60.78%|   0:00:00.0|  838.3M|typical_view| reg2reg | state_reg_2_/D
|  -2.412|  -6.116|    60.78%|   0:00:00.0|  841.6M|typical_view| reg2reg | state_reg_2_/D
|  -2.412|  -6.245|    60.78%|   0:00:00.0|  841.4M|typical_view| reg2reg | state_reg_2_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=841.4M) ***
** GigaOpt Optimizer WNS Slack -2.412 TNS Slack -6.245 Density 60.78
*** Starting refinePlace (0:04:34 mem=841.7M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 166 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=841.7MB) @(0:04:34 - 0:04:34).
move report: preRPlace moves 160 insts, mean move: 53.19 um, max move: 299.40 um
	max move on inst (FE_RC_48_0): (360.00, 165.00) --> (196.20, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=841.7MB) @(0:04:34 - 0:04:34).
**ERROR: (ENCSP-2021):	Could not legalize <103> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 131 insts, mean move: 42.38 um, max move: 251.40 um
	max move on inst (U155): (196.20, 165.00) --> (393.60, 111.00)
move report: overall moves 143 insts, mean move: 40.68 um, max move: 186.00 um
	max move on inst (FE_OCPC17_state_2_): (232.80, 111.00) --> (364.80, 57.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       186.00 um
  inst (FE_OCPC17_state_2_) with max move: (232.8, 111) -> (364.8, 57)
  mean    (X+Y) =        40.68 um
Total instances moved : 143
*** cpu=0:00:00.1   mem=841.7M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=841.7MB) @(0:04:34 - 0:04:34).
*** maximum move = 186.0um ***
*** Finished refinePlace (0:04:34 mem=841.7M) ***
*** Finished re-routing un-routed nets (841.7M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=841.7M) ***
** GigaOpt Optimizer WNS Slack -2.525 TNS Slack -6.505 Density 60.78
Recovering Place ECO bump
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -2.525|  -6.505|    60.78%|   0:00:00.0|  841.4M|typical_view| reg2reg | state_reg_2_/D
|  -2.525|  -6.505|    60.78%|   0:00:00.0|  841.7M|typical_view| reg2reg | state_reg_2_/D
|  -2.525|  -6.505|    60.78%|   0:00:01.0|  841.4M|typical_view| reg2reg | state_reg_2_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=841.4M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=841.4M) ***

End: high effort path group post-eco optimization non-placement-legal phase
*** Steiner Routed Nets: 18.8888888889%; Threshold: 6; Threshold for Hold: 6
*** Starting trialRoute (mem=796.9M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Start to check current routing status for nets...
All nets will be rerouted.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 5 nets with 1 extra space.
routingBox: (0 0) (439800 222000)
coreBox:    (31200 30000) (409800 192000)

Phase 1a route (0:00:00.0 798.2M):
Est net length = 3.602e+04um = 2.484e+04H + 1.118e+04V
Usage: (90.7%H 69.5%V) = (2.722e+04um 2.253e+04um) = (2216 834)
Obstruct: 8 = 0 (0.0%H) + 8 (3.0%V)
Overflow: 422 = 337 (127.48% H) + 85 (33.28% V)

Phase 1b route (0:00:00.0 800.7M):
Usage: (90.6%H 69.5%V) = (2.718e+04um 2.253e+04um) = (2213 834)
Overflow: 426 = 338 (128.15% H) + 88 (34.35% V)

Phase 1c route (0:00:00.0 800.7M):
Usage: (90.7%H 69.7%V) = (2.720e+04um 2.258e+04um) = (2214 836)
Overflow: 427 = 337 (127.71% H) + 89 (34.91% V)

Phase 1d route (0:00:00.0 800.7M):
Usage: (91.5%H 71.1%V) = (2.743e+04um 2.304e+04um) = (2235 853)
Overflow: 393 = 305 (115.42% H) + 88 (34.44% V)

Phase 1a-1d Overflow: 115.42% H + 34.44% V (0:00:00.0 800.7M)


**WARN: (ENCTR-4429):	Too congested. Giving up phase1 prematurely.
If you want to try harder then use the 'tryHarder' option.
Congestion numbers will be somewhat higher than usual.

Usage: (91.5%H 71.1%V) = (2.743e+04um 2.304e+04um) = (2235 853)
Overflow: 393 = 305 (115.42% H) + 88 (34.44% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	84	31.82%	0	 0.00%
 -4:	25	 9.47%	3	 1.17%
 -3:	17	 6.44%	11	 4.30%
 -2:	5	 1.89%	22	 8.59%
 -1:	11	 4.17%	32	12.50%
--------------------------------------
  0:	8	 3.03%	40	15.62%
  1:	5	 1.89%	35	13.67%
  2:	2	 0.76%	28	10.94%
  3:	12	 4.55%	17	 6.64%
  4:	3	 1.14%	17	 6.64%
  5:	92	34.85%	51	19.92%
Overflow: 115.42% H + 34.44% V (0:00:00.0 800.7M)

Usage: (91.5%H 71.1%V) = (2.743e+04um 2.304e+04um) = (2235 853)
Overflow: 393 = 305 (115.42% H) + 88 (34.44% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	84	31.82%	0	 0.00%
 -4:	25	 9.47%	3	 1.17%
 -3:	17	 6.44%	11	 4.30%
 -2:	5	 1.89%	22	 8.59%
 -1:	11	 4.17%	32	12.50%
--------------------------------------
  0:	8	 3.03%	40	15.62%
  1:	5	 1.89%	35	13.67%
  2:	2	 0.76%	28	10.94%
  3:	12	 4.55%	17	 6.64%
  4:	3	 1.14%	17	 6.64%
  5:	92	34.85%	51	19.92%

Global route (cpu=0.0s real=0.0s 798.2M)


*** After '-updateRemainTrks' operation: 

Usage: (91.5%H 71.1%V) = (2.743e+04um 2.304e+04um) = (2235 853)
Overflow: 393 = 305 (115.42% H) + 88 (34.44% V)

Phase 1l Overflow: 115.42% H + 34.44% V (0:00:00.0 800.7M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	84	31.82%	0	 0.00%
 -4:	25	 9.47%	3	 1.17%
 -3:	17	 6.44%	11	 4.30%
 -2:	5	 1.89%	22	 8.59%
 -1:	11	 4.17%	32	12.50%
--------------------------------------
  0:	8	 3.03%	40	15.62%
  1:	5	 1.89%	35	13.67%
  2:	2	 0.76%	28	10.94%
  3:	12	 4.55%	17	 6.64%
  4:	3	 1.14%	17	 6.64%
  5:	92	34.85%	51	19.92%


*** Completed Phase 1 route (0:00:00.0 796.9M) ***


Total length: 3.823e+04um, number of vias: 932
M1(H) length: 2.340e+01um, number of vias: 436
M2(V) length: 1.331e+04um, number of vias: 496
M3(H) length: 2.489e+04um
*** Completed Phase 2 route (0:00:00.0 796.9M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=796.9M) ***
Peak Memory Usage was 796.9M 
*** Finished trialRoute (cpu=0:00:00.0 mem=796.9M) ***

Extraction called for design 'controller' of instances=170 and nets=182 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 796.891M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 792.8M, InitMEM = 792.6M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=782.012 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 782.0M) ***
Design WNS changes after trial route: -2.21650004387 -> -3.45689988136 (bump = 1.24039983749)
Begin: all path group post-eco optimization
Info: 5 clock nets excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 5 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -3.457 TNS Slack -16.162 Density 60.78
Optimizer WNS Pass 0
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.457| -16.162|    60.78%|   0:00:00.0|  838.4M|typical_view| default | state_reg_0_/D
|  -3.457| -16.162|    60.78%|   0:00:00.0|  838.7M|typical_view| default | state_reg_0_/D
|  -3.457| -16.162|    60.78%|   0:00:00.0|  838.4M|typical_view| default | state_reg_0_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=838.4M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=838.4M) ***

End: all path group post-eco optimization
High effort path group WNS change after trial route: -2.00460004807 -> -2.68580007553 (bump = 0.68120002746)
Begin: path group based post-eco optimization
Info: 5 clock nets excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 5 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.

PathGroup: Active High Effort Path Groups Optimization
	reg2reg

** GigaOpt Optimizer WNS Slack -2.686 TNS Slack -6.497 Density 60.78
Optimizer WNS Pass 0
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -2.686|  -6.497|    60.78%|   0:00:00.0|  838.3M|typical_view| reg2reg | state_reg_2_/D
|  -2.686|  -6.497|    60.78%|   0:00:00.0|  839.7M|typical_view| reg2reg | state_reg_2_/D
|  -2.686|  -6.497|    60.78%|   0:00:00.0|  839.4M|typical_view| reg2reg | state_reg_2_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=839.4M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=839.4M) ***

End: path group based post-eco optimization
*** Steiner Routed Nets: 0.0%; Threshold: 6; Threshold for Hold: 6
*** Starting trialRoute (mem=796.9M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=796.9M) ***

Skipping all path lef-safe eco optimization
Extraction called for design 'controller' of instances=170 and nets=182 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 797.145M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 792.8M, InitMEM = 792.6M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=781.754 CPU=0:00:00.0 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:01.0  mem= 781.8M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:24, real = 0:00:25, mem = 781.8M, totSessionCpu=0:04:35 **
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.457  | -2.686  | -3.457  | -1.945  |  2.313  |   N/A   |
|           TNS (ns):| -16.162 | -6.497  | -7.267  | -7.082  |  0.000  |   N/A   |
|    Violating Paths:|   13    |    4    |    4    |    9    |    0    |   N/A   |
|          All Paths:|   22    |    4    |    4    |   18    |    1    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.035   |      2 (2)       |
|   max_tran     |      3 (4)       |   -0.396   |      3 (4)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.784%
Routing Overflow: 115.42% H and 34.44% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:24, real = 0:00:25, mem = 781.8M, totSessionCpu=0:04:35 **
*** Finished optDesign ***
<CMD> setDrawView place
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix controller_postCTS -outDir timingReports
**WARN: (ENCEXT-3493):	Design extraction status is reset when the setExtractRCMode command is called. Either re-generate the parasitic data by calling the extractRC command or run the spefIn command to read the parasitic data.
Type 'man ENCEXT-3493' for more detail.
*** Starting trialRoute (mem=779.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=779.5M) ***

Extraction called for design 'controller' of instances=170 and nets=182 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 779.512M)
Found active setup analysis view typical_view
Found active hold analysis view typical_view
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=779.574 CPU=0:00:00.1 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.457  | -2.686  | -3.457  | -1.945  |  2.313  |   N/A   |
|           TNS (ns):| -16.162 | -6.497  | -7.267  | -7.082  |  0.000  |   N/A   |
|    Violating Paths:|   13    |    4    |    4    |    9    |    0    |   N/A   |
|          All Paths:|   22    |    4    |    4    |   18    |    1    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.035   |      2 (2)       |
|   max_tran     |      3 (4)       |   -0.396   |      3 (4)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.784%
Routing Overflow: 115.42% H and 34.44% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.16 sec
Total Real time: 1.0 sec
Total Memory Usage: 779.511719 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 784.0M, totSessionCpu=0:04:43 **
#Created 23 library cell signatures
#Created 182 NETS and 0 SPECIALNETS signatures
#Created 171 instance signatures
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Begin checking placement ... (start mem=794.0M, init mem=794.0M)
Row Orientation Violation:	33
Overlapping with other instance:	105
*info: Placed = 162
*info: Unplaced = 0
Placement Density:60.41%(32304/53473)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=794.0M)
**WARN: (ENCOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
setExtractRCMode -engine postRoute -coupled false
**WARN: (ENCEXT-3493):	Design extraction status is reset when the setExtractRCMode command is called. Either re-generate the parasitic data by calling the extractRC command or run the spefIn command to read the parasitic data.
Type 'man ENCEXT-3493' for more detail.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Multi-VT timing optimization disabled based on library information.
Extraction called for design 'controller' of instances=170 and nets=182 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PostRoute (effortLevel low) RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
**WARN: (ENCEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.64
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.57
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.77
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./controller_22928_sANQ2K.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 793.9M)
Creating parasitic data file './controller_22928_sANQ2K.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.1604% (CPU Time= 0:00:00.0  MEM= 804.6M)
Extracted 20.2139% (CPU Time= 0:00:00.0  MEM= 804.6M)
Extracted 30.1604% (CPU Time= 0:00:00.0  MEM= 804.7M)
Extracted 40.2139% (CPU Time= 0:00:00.0  MEM= 804.7M)
Extracted 50.1604% (CPU Time= 0:00:00.0  MEM= 804.8M)
Extracted 60.2139% (CPU Time= 0:00:00.0  MEM= 804.8M)
Extracted 70.1604% (CPU Time= 0:00:00.0  MEM= 804.7M)
Extracted 80.2139% (CPU Time= 0:00:00.0  MEM= 804.7M)
Extracted 90.1604% (CPU Time= 0:00:00.0  MEM= 804.7M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 804.7M)
Number of Extracted Resistors     : 1919
Number of Extracted Ground Cap.   : 2096
Number of Extracted Coupling Cap. : 0
Opening parasitic data file './controller_22928_sANQ2K.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 793.906M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculation for IPO SI ...
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 789.6M, InitMEM = 789.6M)
Initializing multi-corner resistance tables ...
Opening parasitic data file './controller_22928_sANQ2K.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 793.7M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 183,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=787.973 CPU=0:00:00.0 REAL=0:00:00.0)
Calculation for IPO SI completed ... (0:00:00.0 787.973M)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 788.0M) ***
Found active setup analysis view typical_view
Found active hold analysis view typical_view
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -4.816  |
|           TNS (ns):| -23.908 |
|    Violating Paths:|   15    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.061   |      2 (2)       |
|   max_tran     |      3 (4)       |   -0.699   |      3 (4)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.784%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 788.3M, totSessionCpu=0:04:44 **
**INFO: Start fixing DRV (Mem = 786.31M) ...
**INFO: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Info: 5 clock nets excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 838.4M, InitMEM = 838.4M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=842.684 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 842.7M) ***
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     2   |     3   |     2   |      2  |     0   |     0   |     0   |     0   | -4.82 |  60.78  |            |           |
|     2   |     3   |     2   |      2  |     0   |     0   |     0   |     0   | -4.82 |  60.78  |   0:00:00.0|     842.9M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=842.9M) ***

*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 166 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
  Spread Effort: high, post-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=803.7MB) @(0:04:44 - 0:04:44).
move report: preRPlace moves 156 insts, mean move: 44.73 um, max move: 328.20 um
	max move on inst (FE_RC_110_0): (388.80, 165.00) --> (196.20, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U248' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U144' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U240' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'FE_RC_7_0' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U244' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U229' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U254' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U165' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U179' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U246' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'FE_RC_79_0' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U251' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'FE_RC_30_0' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'FE_RC_107_0' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'FE_RC_91_0' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'FE_OCPC20_FE_OFN8_state_3_' (Cell BUFX4).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U132' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'FE_RC_95_0' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U249' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=803.7MB) @(0:04:44 - 0:04:44).
**ERROR: (ENCSP-2021):	Could not legalize <100> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 133 insts, mean move: 44.47 um, max move: 295.20 um
	max move on inst (U208): (31.20, 165.00) --> (218.40, 57.00)
move report: overall moves 120 insts, mean move: 45.42 um, max move: 295.20 um
	max move on inst (U208): (31.20, 165.00) --> (218.40, 57.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       295.20 um
  inst (U208) with max move: (31.2, 165) -> (218.4, 57)
  mean    (X+Y) =        45.42 um
Total instances moved : 120
*** cpu=0:00:00.1   mem=803.7M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=803.7MB) @(0:04:44 - 0:04:44).
Total net length = 4.162e+04 (2.760e+04 1.402e+04) (ext = 5.910e+03)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt DRV Optimization
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:00, Mem = 796.65M).
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculation for IPO SI ...
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 799.2M, InitMEM = 799.2M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 183,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=788.168 CPU=0:00:00.1 REAL=0:00:00.0)
Calculation for IPO SI completed ... (0:00:00.1 788.168M)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 788.2M) ***
Found active setup analysis view typical_view
Found active hold analysis view typical_view
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

------------------------------------------------------------
     SI Timing Summary (cpu=0.00min real=0.02min mem=788.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -4.816  |
|           TNS (ns):| -23.908 |
|    Violating Paths:|   15    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.061   |      2 (2)       |
|   max_tran     |      3 (4)       |   -0.699   |      3 (4)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.784%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 788.4M, totSessionCpu=0:04:44 **
*** Timing NOT met, worst failing slack is -4.816
*** Check timing (0:00:00.0)
*** Timing NOT met, worst failing slack is -4.816
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 5 clock nets excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
*info: 5 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -4.816 TNS Slack -23.908 Density 60.78
Optimizer WNS Pass 0
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -4.816| -23.908|    60.78%|   0:00:00.0|  842.8M|typical_view| default | state_reg_0_/D
|  -4.816| -23.908|    60.78%|   0:00:00.0|  843.1M|typical_view| default | state_reg_0_/D
|  -4.706| -24.094|    60.78%|   0:00:00.0|  843.1M|typical_view| default | state_reg_0_/D
|  -4.611| -23.998|    60.78%|   0:00:00.0|  843.1M|typical_view| default | state_reg_0_/D
|  -4.611| -23.998|    60.78%|   0:00:00.0|  842.8M|typical_view| default | state_reg_0_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=842.8M) ***
** GigaOpt Optimizer WNS Slack -4.611 TNS Slack -23.998 Density 60.78
Update Timing Windows and Re Optimization (Threshold 0.266) ...
Re Calculate Delays on 0 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=842.8M) ***
End: GigaOpt Optimization in WNS mode
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 166 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
  Spread Effort: high, post-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=801.7MB) @(0:04:44 - 0:04:44).
move report: preRPlace moves 156 insts, mean move: 42.58 um, max move: 318.60 um
	max move on inst (U138): (379.20, 165.00) --> (196.20, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U254' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=801.7MB) @(0:04:44 - 0:04:44).
**ERROR: (ENCSP-2021):	Could not legalize <103> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 133 insts, mean move: 42.05 um, max move: 256.20 um
	max move on inst (U227): (196.20, 165.00) --> (398.40, 111.00)
move report: overall moves 110 insts, mean move: 40.24 um, max move: 199.20 um
	max move on inst (U144): (273.60, 165.00) --> (364.80, 57.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       199.20 um
  inst (U144) with max move: (273.6, 165) -> (364.8, 57)
  mean    (X+Y) =        40.24 um
Total instances moved : 110
*** cpu=0:00:00.0   mem=801.7M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=801.7MB) @(0:04:44 - 0:04:44).
Total net length = 4.332e+04 (2.910e+04 1.422e+04) (ext = 6.389e+03)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).
Found active setup analysis view typical_view
Found active hold analysis view typical_view
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

------------------------------------------------------------
     SI Timing Summary (cpu=0.00min real=0.00min mem=801.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -4.611  |
|           TNS (ns):| -23.998 |
|    Violating Paths:|   15    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.078   |      2 (2)       |
|   max_tran     |      3 (4)       |   -0.887   |      3 (4)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.784%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 801.7M, totSessionCpu=0:04:44 **
Effort level <high> specified for reg2reg path_group
PathGroup: High Effort PathGroup WNS Optimization
*** Timing NOT met, worst failing slack is -3.478
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 5 clock nets excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 5 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.

PathGroup: Active High Effort Path Groups Optimization
	reg2reg

** GigaOpt Optimizer WNS Slack -3.478 TNS Slack -9.122 Density 60.78
Optimizer WNS Pass 0
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.478|  -9.122|    60.78%|   0:00:00.0|  842.7M|typical_view| reg2reg | state_reg_2_/D
|  -3.478|  -9.122|    60.78%|   0:00:00.0|  843.1M|typical_view| reg2reg | state_reg_2_/D
|  -3.433|  -9.029|    60.78%|   0:00:00.0|  843.1M|typical_view| reg2reg | state_reg_2_/D
|  -3.433|  -9.029|    60.78%|   0:00:00.0|  842.8M|typical_view| reg2reg | state_reg_2_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=842.8M) ***
** GigaOpt Optimizer WNS Slack -3.433 TNS Slack -9.029 Density 60.78
Update Timing Windows and Re Optimization (Threshold 0.266) ...
Re Calculate Delays on 0 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=842.8M) ***
End: GigaOpt Optimization in WNS mode
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 166 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
  Spread Effort: high, post-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=801.4MB) @(0:04:44 - 0:04:44).
move report: preRPlace moves 156 insts, mean move: 45.66 um, max move: 291.00 um
	max move on inst (FE_RC_61_0): (388.80, 165.00) --> (97.80, 165.00)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=801.4MB) @(0:04:44 - 0:04:44).
**ERROR: (ENCSP-2021):	Could not legalize <102> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 134 insts, mean move: 49.35 um, max move: 311.40 um
	max move on inst (FE_RC_88_0): (97.80, 165.00) --> (355.20, 111.00)
move report: overall moves 141 insts, mean move: 43.03 um, max move: 278.40 um
	max move on inst (FE_RC_61_0): (388.80, 165.00) --> (218.40, 57.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       278.40 um
  inst (FE_RC_61_0) with max move: (388.8, 165) -> (218.4, 57)
  mean    (X+Y) =        43.03 um
Total instances moved : 141
*** cpu=0:00:00.1   mem=801.4M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=801.4MB) @(0:04:44 - 0:04:44).
Total net length = 4.555e+04 (3.028e+04 1.526e+04) (ext = 6.290e+03)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).
Found active setup analysis view typical_view
Found active hold analysis view typical_view

PathGroup: Intermediate summary table below may not contain the
design worst slack. Timing will be extracted from the following
list of pathgroups that are currently being optimized:
	reg2reg


------------------------------------------------------------
     SI Timing Summary (cpu=0.00min real=0.00min mem=801.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.433  |
|           TNS (ns):| -9.029  |
|    Violating Paths:|    4    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.078   |      2 (2)       |
|   max_tran     |      3 (4)       |   -0.887   |      3 (4)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.784%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 801.4M, totSessionCpu=0:04:44 **
PathGroup: High Effort PathGroup TNS Optimization
Begin: GigaOpt Optimization in TNS mode
Info: 5 clock nets excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 5 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.

PathGroup: Active High Effort Path Groups Optimization
	reg2reg

** GigaOpt Optimizer WNS Slack -3.433 TNS Slack -9.029 Density 60.78
Optimizer TNS Opt
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.433|  -9.029|    60.78%|   0:00:00.0|  842.7M|typical_view| reg2reg | state_reg_2_/D
|  -3.433|  -9.029|    60.78%|   0:00:00.0|  843.1M|typical_view| reg2reg | state_reg_2_/D
|  -3.433|  -9.029|    60.78%|   0:00:00.0|  842.8M|typical_view| reg2reg | state_reg_2_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=842.8M) ***

*** Finish Post Route Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=842.8M) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 166 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
  Spread Effort: high, post-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=801.4MB) @(0:04:44 - 0:04:44).
move report: preRPlace moves 157 insts, mean move: 49.91 um, max move: 282.60 um
	max move on inst (U124): (343.20, 165.00) --> (196.20, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=801.4MB) @(0:04:44 - 0:04:44).
**ERROR: (ENCSP-2021):	Could not legalize <102> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 136 insts, mean move: 44.55 um, max move: 264.00 um
	max move on inst (FE_RC_91_0): (160.80, 165.00) --> (316.80, 57.00)
move report: overall moves 132 insts, mean move: 44.03 um, max move: 216.00 um
	max move on inst (FE_RC_108_0): (288.00, 165.00) --> (180.00, 57.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       216.00 um
  inst (FE_RC_108_0) with max move: (288, 165) -> (180, 57)
  mean    (X+Y) =        44.03 um
Total instances moved : 132
*** cpu=0:00:00.1   mem=801.4M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=801.4MB) @(0:04:44 - 0:04:44).
Total net length = 4.712e+04 (3.102e+04 1.610e+04) (ext = 6.898e+03)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in TNS mode
Found active setup analysis view typical_view
Found active hold analysis view typical_view

PathGroup: Intermediate summary table below may not contain the
design worst slack. Timing will be extracted from the following
list of pathgroups that are currently being optimized:
	reg2reg


------------------------------------------------------------
     SI Timing Summary (cpu=0.00min real=0.00min mem=801.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.433  |
|           TNS (ns):| -9.029  |
|    Violating Paths:|    4    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.078   |      2 (2)       |
|   max_tran     |      3 (4)       |   -0.887   |      3 (4)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.784%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 801.4M, totSessionCpu=0:04:44 **
Marking critical nets with target slack = -2746.3ps.
Critical nets number = 28.
Total 0 nets layer assigned (0.0).
GigaOpt: setting up router preferences
Marking critical nets with target slack = -2479.9ps.
Critical nets number = 39.
GigaOpt: 0 nets assigned router directives
Marking critical nets with target slack = -3688.4ps.
Critical nets number = 21.
Total 0 nets layer assigned (0.0).
GigaOpt: setting up router preferences
Marking critical nets with target slack = -3422ps.
Critical nets number = 37.
GigaOpt: 0 nets assigned router directives
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -4.611  | -3.433  | -4.611  | -2.527  |  2.046  |   N/A   |
|           TNS (ns):| -23.905 | -9.029  | -11.178 | -11.209 |  0.000  |   N/A   |
|    Violating Paths:|   15    |    4    |    4    |   11    |    0    |   N/A   |
|          All Paths:|   22    |    4    |    4    |   18    |    1    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.078   |      2 (2)       |
|   max_tran     |      3 (4)       |   -0.887   |      3 (4)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.784%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 803.4M, totSessionCpu=0:04:44 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Tue Nov 18 16:12:01 2014
#
Closing parasitic data file './controller_22928_sANQ2K.rcdb.d'. 215 times net's RC data read were performed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 799.00 (Mb)
Initializing multi-corner resistance tables ...
#WARNING (NRIG-101) Net clk__L2_N0 has invalid routing segments, will delete these wires.
#WARNING (NRDB-2005) SPECIAL_NET vdd! has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd! has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-629) NanoRoute cannot route PIN Q of INST state_reg_0_ from NET state[0], as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN QB of INST state_reg_1_ from NET state[1], as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN QB of INST state_reg_2_ from NET state[2], as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN QB of INST state_reg_3_ from NET state[3], as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN QB of INST state_reg_0_ from NET n151, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN D of INST state_reg_0_ from NET n102, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN D of INST state_reg_1_ from NET n20, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLRB of INST state_reg_1_ from NET n7, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLRB of INST state_reg_3_ from NET n7, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLRB of INST state_reg_2_ from NET n7, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLRB of INST state_reg_0_ from NET n7, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN D of INST state_reg_3_ from NET n3, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN D of INST state_reg_2_ from NET n1, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLK of INST state_reg_3_ from NET clk__L2_N0, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLK of INST state_reg_2_ from NET clk__L2_N0, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLK of INST state_reg_1_ from NET clk__L2_N1, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLK of INST state_reg_0_ from NET clk__L2_N1, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 801.00 (Mb)
#NanoRoute Version v13.13-s005 NR130716-1135/13_10-UB
#Loading the last recorded routing design signature
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 94
#  Number of instances deleted (including moved) = 104
#  Number of instances resized = 34
#  Total number of placement changes (moved instances are counted twice) = 232
#Start routing data preparation.
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 801.00 (Mb)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Tue Nov 18 16:12:01 2014
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Nov 18 16:12:01 2014
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H          74           0          45     0.00%
#  Metal 2        V         166          17          45     0.00%
#  Metal 3        H          74           0          45     0.00%
#  --------------------------------------------------------------
#  Total                    314       3.10%  135     0.00%
#
#  5 nets (2.75%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 801.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 801.00 (Mb)
#
#start global routing iteration 2...
#There are 172 nets routed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 801.00 (Mb)
#
#start global routing iteration 3...
#There are 172 nets routed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 801.00 (Mb)
#
#start global routing iteration 4...
#There are 172 nets routed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 801.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-5)         (6-8)        (9-11)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1     19(42.2%)      3(6.67%)      0(0.00%)      0(0.00%)   (48.9%)
#   Metal 2      5(11.1%)      9(20.0%)      6(13.3%)      5(11.1%)   (55.6%)
#   Metal 3     19(42.2%)      6(13.3%)      0(0.00%)      0(0.00%)   (55.6%)
#  --------------------------------------------------------------------------
#     Total     43(31.9%)     18(13.3%)      6(4.44%)      5(3.70%)   (53.3%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 11
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 40715 um.
#Total half perimeter of net bounding box = 37949 um.
#Total wire length on LAYER metal1 = 5448 um.
#Total wire length on LAYER metal2 = 14294 um.
#Total wire length on LAYER metal3 = 20973 um.
#Total number of vias = 821
#Up-Via Summary (total 821):
#           
#-----------------------
#  Metal 1          480
#  Metal 2          341
#-----------------------
#                   821 
#
#Max overcon = 11 tracks.
#Total overcon = 53.33%.
#Worst layer Gcell overcon rate = 55.56%.
#There are 172 nets routed.
#start post global routing...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 801.00 (Mb)
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 801.00 (Mb)
#Peak memory = 835.00 (Mb)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#    number of violations = 138
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort   Totals
#	metal1        0       58        1        8       67
#	metal2        1       63        0        0       64
#	metal3        1        6        0        0        7
#	Totals        2      127        1        8      138
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 807.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 114
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        0       52        8       60
#	metal2        1       48        0       49
#	metal3        0        5        0        5
#	Totals        1      105        8      114
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 807.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 112
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        0       51        8       59
#	metal2        1       42        0       43
#	metal3        2        8        0       10
#	Totals        3      101        8      112
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 807.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 102
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        0       52        8       60
#	metal2        0       37        0       37
#	metal3        1        4        0        5
#	Totals        1       93        8      102
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 807.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 102
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        0       51        8       59
#	metal2        1       36        0       37
#	metal3        3        3        0        6
#	Totals        4       90        8      102
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 807.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 98
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        0       51        8       59
#	metal2        1       33        0       34
#	metal3        2        3        0        5
#	Totals        3       87        8       98
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 807.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 97
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        0       51        8       59
#	metal2        1       34        0       35
#	metal3        0        3        0        3
#	Totals        1       88        8       97
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 807.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 96
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        0       52        8       60
#	metal2        1       31        0       32
#	metal3        1        3        0        4
#	Totals        2       86        8       96
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 807.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 95
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        0       51        8       59
#	metal2        1       31        0       32
#	metal3        1        3        0        4
#	Totals        2       85        8       95
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 807.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 94
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        0       51        8       59
#	metal2        1       32        0       33
#	metal3        1        1        0        2
#	Totals        2       84        8       94
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 807.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 95
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        0       51        8       59
#	metal2        1       31        0       32
#	metal3        1        3        0        4
#	Totals        2       85        8       95
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 807.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 95
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        0       51        8       59
#	metal2        1       33        0       34
#	metal3        1        1        0        2
#	Totals        2       85        8       95
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 807.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 96
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        0       51        8       59
#	metal2        1       34        0       35
#	metal3        1        1        0        2
#	Totals        2       86        8       96
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 807.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 43940 um.
#Total half perimeter of net bounding box = 37949 um.
#Total wire length on LAYER metal1 = 7126 um.
#Total wire length on LAYER metal2 = 16024 um.
#Total wire length on LAYER metal3 = 20790 um.
#Total number of vias = 1112
#Up-Via Summary (total 1112):
#           
#-----------------------
#  Metal 1          568
#  Metal 2          544
#-----------------------
#                  1112 
#
#Total number of DRC violations = 96
#Total number of violations on LAYER metal1 = 59
#Total number of violations on LAYER metal2 = 35
#Total number of violations on LAYER metal3 = 2
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 5.00 (Mb)
#Total memory = 806.00 (Mb)
#Peak memory = 838.00 (Mb)
#WARNING (NRDR-126) Post-routing optimization is disabled because of too many DRC violations
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 5.00 (Mb)
#Total memory = 806.00 (Mb)
#Peak memory = 838.00 (Mb)
#Updating routing design signature
#Created 23 library cell signatures
#Created 182 NETS and 0 SPECIALNETS signatures
#Created 171 instance signatures
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 806.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 799.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = -11.00 (Mb)
#Total memory = 792.00 (Mb)
#Peak memory = 838.00 (Mb)
#Number of warnings = 22
#Total number of warnings = 120
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov 18 16:12:08 2014
#
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 792.6M, totSessionCpu=0:04:51 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'controller' of instances=170 and nets=182 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PostRoute (effortLevel low) RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
**WARN: (ENCEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.64
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.57
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.77
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./controller_22928_sANQ2K.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 792.6M)
Creating parasitic data file './controller_22928_sANQ2K.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.113% (CPU Time= 0:00:00.0  MEM= 803.4M)
Extracted 20.1071% (CPU Time= 0:00:00.0  MEM= 803.4M)
Extracted 30.1011% (CPU Time= 0:00:00.0  MEM= 803.4M)
Extracted 40.0952% (CPU Time= 0:00:00.0  MEM= 803.4M)
Extracted 50.0892% (CPU Time= 0:00:00.0  MEM= 803.4M)
Extracted 60.0833% (CPU Time= 0:00:00.0  MEM= 803.4M)
Extracted 70.0773% (CPU Time= 0:00:00.0  MEM= 803.4M)
Extracted 80.0714% (CPU Time= 0:00:00.0  MEM= 803.4M)
Extracted 90.0654% (CPU Time= 0:00:00.0  MEM= 803.4M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 803.4M)
Number of Extracted Resistors     : 2875
Number of Extracted Ground Cap.   : 3029
Number of Extracted Coupling Cap. : 0
Opening parasitic data file './controller_22928_sANQ2K.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 792.578M)
Running setup recovery post routing.
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 792.6M, totSessionCpu=0:04:51 **
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculation for IPO SI ...
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 792.8M, InitMEM = 792.8M)
Initializing multi-corner resistance tables ...
Opening parasitic data file './controller_22928_sANQ2K.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 796.9M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 183,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=786.16 CPU=0:00:00.0 REAL=0:00:00.0)
Calculation for IPO SI completed ... (0:00:00.1 786.160M)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 786.2M) ***
WNS degradation margin : 0.050 ns
Current design WNS: -4.272 ns (WNS before routing: -4.611 ns)
Effort level <high> specified for reg2reg path_group
Current high effort pathgroup WNS: -4.272 ns (WNS before routing: -3.433 ns)
Setup recovery will be triggered due to 0.839 ns high effort pathgroup WNS degradation
#Created 23 library cell signatures
#Created 182 NETS and 0 SPECIALNETS signatures
#Created 171 instance signatures
GigaOpt: Skipping TNS opt. in setup recovery mode 
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     SI Timing Summary (cpu=0.00min real=0.00min mem=794.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -4.272  |
|           TNS (ns):| -30.391 |
|    Violating Paths:|   18    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.097   |      1 (1)       |
|   max_tran     |      2 (3)       |   -1.112   |      2 (3)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.784%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 794.2M, totSessionCpu=0:04:51 **
Marking critical nets with target slack = -3417.4ps.
Critical nets number = 49.
Total 0 nets layer assigned (0.0).
Marking critical nets with target slack = -3417.4ps.
Critical nets number = 49.
Total 0 nets layer assigned (0.0).
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Tue Nov 18 16:12:08 2014
#
Closing parasitic data file './controller_22928_sANQ2K.rcdb.d'. 180 times net's RC data read were performed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 790.00 (Mb)
Initializing multi-corner resistance tables ...
#WARNING (NRDB-676) NET n151 is marked as fully connected but pin QB of instance state_reg_0_ is not yet connected.
#WARNING (NRIG-44) Imported NET n151 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-676) NET state[3] is marked as fully connected but pin QB of instance state_reg_3_ is not yet connected.
#WARNING (NRIG-44) Imported NET state[3] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-676) NET state[2] is marked as fully connected but pin QB of instance state_reg_2_ is not yet connected.
#WARNING (NRIG-44) Imported NET state[2] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-676) NET state[0] is marked as fully connected but pin Q of instance state_reg_0_ is not yet connected.
#WARNING (NRIG-44) Imported NET state[0] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-2005) SPECIAL_NET vdd! has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd! has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-629) NanoRoute cannot route PIN Q of INST state_reg_0_ from NET state[0], as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN QB of INST state_reg_1_ from NET state[1], as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN QB of INST state_reg_2_ from NET state[2], as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 792.00 (Mb)
#NanoRoute Version v13.13-s005 NR130716-1135/13_10-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation.
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 792.00 (Mb)
#Merging special wires...
#4 routed nets are extracted.
#168 routed nets are imported.
#10 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 182.
#WARNING (NRGR-22) Design is already detail routed.
#start post global routing...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 792.00 (Mb)
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 792.00 (Mb)
#Peak memory = 838.00 (Mb)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 96
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        0       51        8       59
#	metal2        1       34        0       35
#	metal3        1        1        0        2
#	Totals        2       86        8       96
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 792.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 93
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        0       51        8       59
#	metal2        1       30        0       31
#	metal3        2        1        0        3
#	Totals        3       82        8       93
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 794.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 93
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        0       51        8       59
#	metal2        1       31        0       32
#	metal3        1        1        0        2
#	Totals        2       83        8       93
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 794.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 94
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        0       51        8       59
#	metal2        2       30        0       32
#	metal3        2        1        0        3
#	Totals        4       82        8       94
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 794.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 93
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        0       51        8       59
#	metal2        2       29        0       31
#	metal3        2        1        0        3
#	Totals        4       81        8       93
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 794.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 93
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        0       51        8       59
#	metal2        2       29        0       31
#	metal3        2        1        0        3
#	Totals        4       81        8       93
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 794.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 93
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        0       51        8       59
#	metal2        1       31        0       32
#	metal3        1        1        0        2
#	Totals        2       83        8       93
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 796.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 94
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        0       51        8       59
#	metal2        1       30        0       31
#	metal3        1        3        0        4
#	Totals        2       84        8       94
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 796.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 94
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        0       51        8       59
#	metal2        1       30        0       31
#	metal3        1        3        0        4
#	Totals        2       84        8       94
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 796.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 93
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        0       51        8       59
#	metal2        1       31        0       32
#	metal3        1        1        0        2
#	Totals        2       83        8       93
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 796.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 93
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        0       51        8       59
#	metal2        1       31        0       32
#	metal3        1        1        0        2
#	Totals        2       83        8       93
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 796.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 92
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        0       50        8       58
#	metal2        1       30        0       31
#	metal3        2        1        0        3
#	Totals        3       81        8       92
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 798.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 91
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	metal1        0       50        8       58
#	metal2        1       30        0       31
#	metal3        1        1        0        2
#	Totals        2       81        8       91
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 798.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 43975 um.
#Total half perimeter of net bounding box = 37949 um.
#Total wire length on LAYER metal1 = 7215 um.
#Total wire length on LAYER metal2 = 16053 um.
#Total wire length on LAYER metal3 = 20707 um.
#Total number of vias = 1115
#Up-Via Summary (total 1115):
#           
#-----------------------
#  Metal 1          569
#  Metal 2          546
#-----------------------
#                  1115 
#
#Total number of DRC violations = 91
#Total number of violations on LAYER metal1 = 58
#Total number of violations on LAYER metal2 = 31
#Total number of violations on LAYER metal3 = 2
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 6.00 (Mb)
#Total memory = 798.00 (Mb)
#Peak memory = 838.00 (Mb)
#WARNING (NRDR-126) Post-routing optimization is disabled because of too many DRC violations
#detailRoute Statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 6.00 (Mb)
#Total memory = 798.00 (Mb)
#Peak memory = 838.00 (Mb)
#Updating routing design signature
#Created 23 library cell signatures
#Created 182 NETS and 0 SPECIALNETS signatures
#Created 171 instance signatures
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 798.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 792.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = -9.00 (Mb)
#Total memory = 785.00 (Mb)
#Peak memory = 838.00 (Mb)
#Number of warnings = 16
#Total number of warnings = 136
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov 18 16:12:13 2014
#
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 785.3M, totSessionCpu=0:04:56 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'controller' of instances=170 and nets=182 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PostRoute (effortLevel low) RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
**WARN: (ENCEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.64
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.57
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.77
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./controller_22928_sANQ2K.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 785.3M)
Creating parasitic data file './controller_22928_sANQ2K.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0956% (CPU Time= 0:00:00.0  MEM= 796.2M)
Extracted 20.0717% (CPU Time= 0:00:00.0  MEM= 796.2M)
Extracted 30.1075% (CPU Time= 0:00:00.0  MEM= 796.2M)
Extracted 40.0836% (CPU Time= 0:00:00.0  MEM= 796.2M)
Extracted 50.1195% (CPU Time= 0:00:00.0  MEM= 796.2M)
Extracted 60.0956% (CPU Time= 0:00:00.0  MEM= 796.2M)
Extracted 70.0717% (CPU Time= 0:00:00.0  MEM= 796.2M)
Extracted 80.1075% (CPU Time= 0:00:00.0  MEM= 796.2M)
Extracted 90.0836% (CPU Time= 0:00:00.0  MEM= 796.2M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 796.2M)
Number of Extracted Resistors     : 2871
Number of Extracted Ground Cap.   : 3025
Number of Extracted Coupling Cap. : 0
Opening parasitic data file './controller_22928_sANQ2K.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 785.316M)
Generating Setup Timing Windows
Writing timing window for view typical_view
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 787.6M, InitMEM = 787.6M)
Initializing multi-corner resistance tables ...
Opening parasitic data file './controller_22928_sANQ2K.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 791.7M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=786.16 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 786.2M) ***
Finished Writing timing window for view typical_view
Loading timing window for view typical_view
Loading TW for view typical_view....
Reading timing window file typical_view_setup_22928.twf ...
Finished Loading timing window for view typical_view
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculation for IPO SI ...
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 781.6M, InitMEM = 781.6M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 183,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=786.16 CPU=0:00:00.0 REAL=0:00:00.0)
Calculation for IPO SI completed ... (0:00:00.1 786.160M)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 786.2M) ***
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 786.2M, totSessionCpu=0:04:56 **
*** Finish setup-recovery (cpu=0:00:05, real=0:00:05, mem=786.16M, totSessionCpu=0:04:56 .
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 786.2M, totSessionCpu=0:04:56 **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 786.2M, totSessionCpu=0:04:56 **
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -4.341  | -4.341  | -4.048  | -3.737  |  1.156  |   N/A   |
|           TNS (ns):| -30.444 | -11.665 | -11.882 | -16.052 |  0.000  |   N/A   |
|    Violating Paths:|   18    |    4    |    4    |   14    |    0    |   N/A   |
|          All Paths:|   22    |    4    |    4    |   18    |    1    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.097   |      1 (1)       |
|   max_tran     |      2 (3)       |   -1.108   |      2 (3)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.784%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 786.2M, totSessionCpu=0:04:56 **
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**WARN: (ENCOPT-665):	 clk__L2_N1 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 clk__L2_N1 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 clk__L2_N0 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 clk__L2_N0 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 n1 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 n3 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 n7 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 n7 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 n7 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 n7 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 n20 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 n102 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 n151 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 state[3] : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 state[2] : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 state[1] : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 state[0] : Net has unplaced terms or connected to uplaced instances in design. 
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 789.9M, totSessionCpu=0:04:57 **
#Created 23 library cell signatures
#Created 182 NETS and 0 SPECIALNETS signatures
#Created 171 instance signatures
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
Begin checking placement ... (start mem=800.0M, init mem=799.9M)
Row Orientation Violation:	38
Overlapping with other instance:	115
*info: Placed = 162
*info: Unplaced = 0
Placement Density:60.41%(32304/53473)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=799.9M)
**ERROR: (ENCOPT-662):	OptDesign cannot continue as there are 4 unplaced instances in the design.
			Please run ecoPlace followed by ecoRoute before running optDesign again.
**ERROR: (ENCOPT-570):	Initial sanity checks failed for optDesign. Correct above errors/warnings before running optDesign.
<CMD> panCenter 326.246 43.226
<CMD> panCenter 210.693 145.915
<CMD> panCenter 210.242 106.420
<CMD> zoomSelected
<CMD> fit
<CMD> getPlaceMode -doneQuickCTS -quiet
<CMD> ::MSV_CTS::ckSynthesis -check -trace controller.cts_trace -forceReconvergent -breakLoop -prePlace
Redoing specifyClockTree ...
Checking spec file integrity...
List of dont use cells: 
List of dont touch cells: 
List of valid cells: INVX4 BUFX4 

Start to trace clock trees ...
*** Begin Tracer (mem=798.9M) ***
**WARN: (ENCCK-767):	Find clock buffer clk__L1_I0 in the clock tree.
Type 'man ENCCK-767' for more detail.
**WARN: (ENCCK-209):	Clock clk has been synthesized. Type 'man ENCCK-209' to see extended message about this warning.
Type 'man ENCCK-209' for more detail.
Tracing Clock clk ...

Reconvergent mux Check for spec:clk 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=798.9M) ***

****** Clock Tree (clk) Structure
Max. Skew           : 200(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (INVX4) (BUFX4) 
Nr. Subtrees                    : 5
Nr. Sinks                       : 4
Nr.          Rising  Sync Pins  : 0
Nr. Inverter Rising  Sync Pins  : 4
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
Nr. Unsync Pins                 : 0
***********************************************************

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check multiple path through MUX                   :          enabled
Check gating depth                                :          enabled
Report FIXED, DontUse and DontTouch               :          disabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Gating depth check
   Maximum gating depth                           :          10 levels (default)
2) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)



Deep Gating Level Checks
============================================================
** INFO Clock clk has a maximum of 2 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check multiple path through MUX                   :          0
Check gating depth                                :          0
Report FIXED, DontUse and DontTouch               :          0(disabled)
MacroModel checks                                 :          0

*** End ckSynthesis (cpu=0:00:00.0, real=0:00:00.0, mem=797.9M) ***
<CMD> addTieHiLo -cell TIEHI -prefix LTIE
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Options: No distance constraint, No Fan-out constraint.
INFO: Total Number of Tie Cells (TIEHI) placed: 0
<CMD> undo
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
Free PSO.


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
Loading global variable file SOCPandR/controller_power.enc.dat/controller.globals ...
**WARN: (GLOBAL-100):	Global 'timing_get_pins_of_nets_compatibility' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_multiedge_genclk_support' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_efficient_cppr_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_loop_handling' has become obsolete. It will be removed in the next release.
**WARN: (ENCVL-346):	Module DFF2 is not defined in LEF files.  It will be treated as an empty module.
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=5.36min, fe_real=26.27min, fe_mem=711.4M) ***

{DETAILMESSAGE}**WARN: (ENCDB-2504):	Cell DFF2 is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCFP-3961):	techSite 'dbl_core' has no related Cells, So Cannnot calculated VDDonbotom attributes. Need correct LEF file
**WARN: (ENCFP-3961):	techSite 'IO' has no related Cells, So Cannnot calculated VDDonbotom attributes. Need correct LEF file
**WARN: (ENCFP-3961):	techSite 'corner' has no related Cells, So Cannnot calculated VDDonbotom attributes. Need correct LEF file
Loading preference file SOCPandR/controller_power.enc.dat/enc.pref.tcl ...
Loading mode file SOCPandR/controller_power.enc.dat/controller.mode ...
Loading place ...
**WARN: (ENCTRN-1101):	Could not determine power-rail locations in cells, using GNDOnBtm.
**WARN: (ENCTRN-1102):	Could not determine power-rail locations of some cells.
	Forcing all single height cell pwr-rail setting to GND-on-bottom.
**WARN: (ENCSP-311):	About 100.00% of instances are not placed. Rerun full placement to place these instances.
Loading route ...
**WARN: (GLOBAL-100):	Global 'timing_get_pins_of_nets_compatibility' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_multiedge_genclk_support' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_efficient_cppr_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_loop_handling' has become obsolete. It will be removed in the next release.
**WARN: (ENCSYT-709):	The next major release of EDI (11.1) will use the
Multi-Mode/Multi-Corner (MMMC) architecture exclusively for configuration and
control of some software features. The current configuration will continue to
work in this release. But for compatibility with the future releases you
should migrate your design to an MMMC style configuration. You can refer to
the What's New document for this release for additional information on the
11.1 migration to MMMC. In addition, you can run restoreDesign with the
-showEolWarnings option to identify specific command and configuration
options that will no longer be supported.


INFO : The design has been initialized into physical-only mode. In this mode,
       you will not have access to any functionality requiring the activation of
       the timing or extraction systems. For additional functionality, you will need
       to either restart the software, or issue a freeDesign command to reset the software.

<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
**WARN: (ENCSP-9513):	Timing constraint file does not exist
**WARN: (ENCSP-9514):	NonTimingDriven placement will be performed
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
*** Starting "NanoPlace(TM) placement v#1 (mem=725.3M)" ...
Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
#std cell=143 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=151 #term=385 #term/net=2.55, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=26
stdCell: 0 single + 143 double + 0 multi
Total standard cell length = 0.9885 (mm), area = 0.0273 (mm^2)
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Average module density = 0.794.
Density for the design = 0.794.
       = stdcell_area 421 sites (27283 um^2) / alloc_area 530 sites (34344 um^2).
Pin Density = 0.914.
            = total # of pins 385 / total Instance area 421.
Identified 1 spare or floating instance, with no clusters.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 5.239e-13 (0.00e+00 5.24e-13)
              Est.  stn bbox = 5.239e-13 (0.00e+00 5.24e-13)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 725.3M
Iteration  2: Total net bbox = 5.239e-13 (0.00e+00 5.24e-13)
              Est.  stn bbox = 5.239e-13 (0.00e+00 5.24e-13)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 725.3M
Iteration  3: Total net bbox = 6.187e+00 (3.62e+00 2.57e+00)
              Est.  stn bbox = 6.187e+00 (3.62e+00 2.57e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 725.3M
Iteration  4: Total net bbox = 4.684e+03 (3.32e+03 1.37e+03)
              Est.  stn bbox = 4.684e+03 (3.32e+03 1.37e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 725.3M
Iteration  5: Total net bbox = 5.367e+03 (3.29e+03 2.08e+03)
              Est.  stn bbox = 5.367e+03 (3.29e+03 2.08e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 725.3M
Iteration  6: Total net bbox = 6.912e+03 (3.68e+03 3.23e+03)
              Est.  stn bbox = 7.206e+03 (3.85e+03 3.36e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 725.3M
*** cost = 6.912e+03 (3.68e+03 3.23e+03) (cpu for global=0:00:00.0) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=725.3MB) @(0:05:24 - 0:05:24).
move report: preRPlace moves 143 insts, mean move: 94.87 um, max move: 236.64 um
	max move on inst (U239): (219.51, 178.94) --> (306.60, 29.40)
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U206' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U214' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U251' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U259' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U164' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U165' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U167' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U182' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U184' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U190' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U211' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U243' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U247' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U250' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U252' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U253' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U168' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U131' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U143' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.811e+04 = 9.470e+03 H + 8.636e+03 V
wire length = 1.311e+04 = 5.941e+03 H + 7.167e+03 V
Placement tweakage ends.
move report: tweak moves 143 insts, mean move: 51.55 um, max move: 231.60 um
	max move on inst (U180): (114.60, 29.40) --> (246.60, 129.00)
Clock gating cells determined by native netlist tracing.
Wire length optimization begins.
Wire length optimization ends. (0:00:00.0)
move report: xdp moves 126 insts, mean move: 37.22 um, max move: 171.00 um
	max move on inst (U236): (112.80, 30.00) --> (184.80, 129.00)
[CPU] RefinePlace/WireLenOpt (cpu=0:00:00.0, real=0:00:00.0, mem=725.3MB) @(0:05:24 - 0:05:24).
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U229' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=725.3MB) @(0:05:24 - 0:05:24).
**ERROR: (ENCSP-2021):	Could not legalize <190> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 68 insts, mean move: 26.76 um, max move: 231.00 um
	max move on inst (U227): (232.80, 57.00) --> (73.80, 129.00)
move report: overall moves 143 insts, mean move: 97.17 um, max move: 308.35 um
	max move on inst (U120): (281.28, 122.47) --> (38.40, 57.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       308.35 um
  inst (U120) with max move: (281.283, 122.469) -> (38.4, 57)
  mean    (X+Y) =        97.17 um
Total instances flipped for WireLenOpt: 29
Total instances moved : 143
*** cpu=0:00:00.1   mem=725.3M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=725.3MB) @(0:05:24 - 0:05:24).
Total net length = 1.351e+04 (7.237e+03 6.278e+03) (ext = 4.534e+03)
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=725.3M) ***
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
default core: bins with density >  0.75 =   50 % ( 1 / 2 )
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
Starting congestion repair ...
*** Starting trialRoute (mem=725.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (346050 231000)
coreBox:    (31200 30000) (316050 201000)

Phase 1a route (0:00:00.0 726.5M):
Est net length = 1.125e+04um = 6.831e+03H + 4.422e+03V
Usage: (34.0%H 48.1%V) = (8.102e+03um 1.896e+04um) = (654 447)
Obstruct: 7 = 0 (0.0%H) + 7 (4.0%V)
Overflow: 61 = 34 (19.69% H) + 26 (15.52% V)
Number obstruct path=1 reroute=0

Phase 1b route (0:00:00.0 729.0M):
Usage: (34.1%H 48.2%V) = (8.128e+03um 1.899e+04um) = (656 448)
Overflow: 60 = 34 (19.44% H) + 26 (15.66% V)

Phase 1c route (0:00:00.0 729.0M):
Usage: (34.1%H 48.2%V) = (8.128e+03um 1.899e+04um) = (656 448)
Overflow: 60 = 34 (19.44% H) + 26 (15.66% V)

Phase 1d route (0:00:00.0 729.0M):
Usage: (34.4%H 48.5%V) = (8.214e+03um 1.870e+04um) = (663 451)
Overflow: 44 = 29 (16.70% H) + 15 (8.67% V)

Phase 1a-1d Overflow: 16.70% H + 8.67% V (0:00:00.0 729.0M)


Phase 1e route (0:00:00.0 729.7M):
Usage: (35.8%H 53.9%V) = (8.539e+03um 2.008e+04um) = (689 501)
Overflow: 17 = 1 (0.57% H) + 16 (9.52% V)

Phase 1f route (0:00:00.0 729.7M):
Usage: (36.1%H 53.1%V) = (8.617e+03um 1.983e+04um) = (695 494)
Overflow: 6 = 0 (0.00% H) + 6 (3.57% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	6	 3.57%
--------------------------------------
  0:	2	 1.14%	42	25.00%
  1:	11	 6.29%	15	 8.93%
  2:	10	 5.71%	21	12.50%
  3:	7	 4.00%	10	 5.95%
  4:	11	 6.29%	22	13.10%
  5:	134	76.57%	52	30.95%


Phase 1e-1f Overflow: 0.00% H + 3.57% V (0:00:00.0 729.7M)

Global route (cpu=0.0s real=0.0s 727.2M)


*** After '-updateRemainTrks' operation: 

Usage: (36.1%H 53.1%V) = (8.617e+03um 1.983e+04um) = (695 494)
Overflow: 6 = 0 (0.00% H) + 6 (3.57% V)

Phase 1l Overflow: 0.00% H + 3.57% V (0:00:00.0 729.7M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	6	 3.57%
--------------------------------------
  0:	2	 1.14%	42	25.00%
  1:	11	 6.29%	15	 8.93%
  2:	10	 5.71%	21	12.50%
  3:	7	 4.00%	10	 5.95%
  4:	11	 6.29%	22	13.10%
  5:	134	76.57%	52	30.95%


*** Completed Phase 1 route (0:00:00.0 725.3M) ***


Total length: 1.498e+04um, number of vias: 643
M1(H) length: 7.890e+01um, number of vias: 353
M2(V) length: 7.762e+03um, number of vias: 290
M3(H) length: 7.144e+03um
*** Completed Phase 2 route (0:00:00.0 725.3M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=725.3M) ***
Peak Memory Usage was 725.3M 
*** Finished trialRoute (cpu=0:00:00.0 mem=725.3M) ***

CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Trial Route Overflow 0.000000(H) 3.571429(V).
Start repairing congestion with level 5.
congAuto 1st round: bin height 4 and width 4
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Iteration  3: Total net bbox = 6.223e+03 (3.21e+03 3.01e+03)
              Est.  stn bbox = 6.223e+03 (3.21e+03 3.01e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 725.3M
Iteration  4: Total net bbox = 7.649e+03 (3.60e+03 4.05e+03)
              Est.  stn bbox = 7.649e+03 (3.60e+03 4.05e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 725.3M
Iteration  5: Total net bbox = 8.106e+03 (4.06e+03 4.04e+03)
              Est.  stn bbox = 8.106e+03 (4.06e+03 4.04e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 725.3M
Iteration  6: Total net bbox = 8.120e+03 (4.01e+03 4.11e+03)
              Est.  stn bbox = 8.120e+03 (4.01e+03 4.11e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 725.3M
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=725.3MB) @(0:05:24 - 0:05:24).
move report: preRPlace moves 143 insts, mean move: 90.61 um, max move: 202.20 um
	max move on inst (U168): (240.00, 165.00) --> (306.60, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 8.981e+03 = 6.376e+03 H + 2.605e+03 V
wire length = 7.388e+03 = 4.783e+03 H + 2.605e+03 V
Placement tweakage ends.
move report: tweak moves 50 insts, mean move: 24.12 um, max move: 83.40 um
	max move on inst (U233): (31.20, 29.40) --> (114.60, 29.40)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=725.3MB) @(0:05:24 - 0:05:24).
**ERROR: (ENCSP-2021):	Could not legalize <96> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 143 insts, mean move: 40.07 um, max move: 279.60 um
	max move on inst (U148): (31.20, 29.40) --> (211.20, 129.00)
move report: overall moves 142 insts, mean move: 97.10 um, max move: 256.80 um
	max move on inst (U249): (132.00, 165.00) --> (280.80, 57.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       256.80 um
  inst (U249) with max move: (132, 165) -> (280.8, 57)
  mean    (X+Y) =        97.10 um
Total instances flipped for WireLenOpt: 13
Total instances moved : 142
*** cpu=0:00:00.1   mem=725.3M  mem(used)=0.1M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=725.3MB) @(0:05:24 - 0:05:24).
Total net length = 1.658e+04 (8.887e+03 7.695e+03) (ext = 3.778e+03)
*** Starting trialRoute (mem=725.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (346050 231000)
coreBox:    (31200 30000) (316050 201000)

Phase 1a route (0:00:00.0 726.6M):
Est net length = 1.641e+04um = 8.891e+03H + 7.518e+03V
Usage: (43.0%H 59.5%V) = (1.030e+04um 1.908e+04um) = (827 553)
Obstruct: 7 = 0 (0.0%H) + 7 (4.0%V)
Overflow: 90 = 51 (28.98% H) + 39 (23.24% V)
Number obstruct path=1 reroute=0

Phase 1b route (0:00:00.0 729.1M):
Usage: (43.1%H 59.5%V) = (1.033e+04um 1.910e+04um) = (829 553)
Overflow: 95 = 54 (30.65% H) + 41 (24.55% V)

Phase 1c route (0:00:00.0 729.1M):
Usage: (43.1%H 59.5%V) = (1.033e+04um 1.910e+04um) = (829 553)
Overflow: 96 = 54 (30.65% H) + 42 (24.93% V)

Phase 1d route (0:00:00.0 729.1M):
Usage: (43.6%H 60.2%V) = (1.045e+04um 1.907e+04um) = (839 560)
Overflow: 70 = 33 (18.69% H) + 37 (22.29% V)

Phase 1a-1d Overflow: 18.69% H + 22.29% V (0:00:00.0 729.1M)


Phase 1e route (0:00:00.0 729.8M):
Usage: (45.7%H 67.6%V) = (1.101e+04um 2.108e+04um) = (880 629)
Overflow: 46 = 10 (5.72% H) + 36 (21.69% V)

Phase 1f route (0:00:00.0 729.8M):
Usage: (47.0%H 67.0%V) = (1.132e+04um 2.087e+04um) = (904 623)
Overflow: 29 = 6 (3.35% H) + 23 (13.94% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	1	 0.57%	1	 0.60%
 -4:	0	 0.00%	1	 0.60%
 -3:	0	 0.00%	1	 0.60%
 -2:	1	 0.57%	3	 1.79%
 -1:	2	 1.14%	13	 7.74%
--------------------------------------
  0:	15	 8.57%	46	27.38%
  1:	10	 5.71%	28	16.67%
  2:	18	10.29%	13	 7.74%
  3:	14	 8.00%	6	 3.57%
  4:	6	 3.43%	19	11.31%
  5:	108	61.71%	37	22.02%


Phase 1e-1f Overflow: 3.35% H + 13.94% V (0:00:00.0 729.8M)

Global route (cpu=0.0s real=0.0s 727.3M)


*** After '-updateRemainTrks' operation: 

Usage: (47.0%H 67.0%V) = (1.132e+04um 2.087e+04um) = (904 623)
Overflow: 29 = 6 (3.35% H) + 23 (13.94% V)

Phase 1l Overflow: 3.35% H + 13.94% V (0:00:00.0 729.8M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	1	 0.57%	1	 0.60%
 -4:	0	 0.00%	1	 0.60%
 -3:	0	 0.00%	1	 0.60%
 -2:	1	 0.57%	3	 1.79%
 -1:	2	 1.14%	13	 7.74%
--------------------------------------
  0:	15	 8.57%	46	27.38%
  1:	10	 5.71%	28	16.67%
  2:	18	10.29%	13	 7.74%
  3:	14	 8.00%	6	 3.57%
  4:	6	 3.43%	19	11.31%
  5:	108	61.71%	37	22.02%


*** Completed Phase 1 route (0:00:00.0 725.3M) ***


Total length: 1.986e+04um, number of vias: 665
M1(H) length: 7.170e+01um, number of vias: 349
M2(V) length: 1.036e+04um, number of vias: 316
M3(H) length: 9.434e+03um
*** Completed Phase 2 route (0:00:00.0 725.3M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=725.3M) ***
Peak Memory Usage was 725.3M 
*** Finished trialRoute (cpu=0:00:00.0 mem=725.3M) ***

congAuto2 2nd round: bin height 2 and width 2
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Iteration  4: Total net bbox = 7.723e+03 (3.65e+03 4.07e+03)
              Est.  stn bbox = 7.723e+03 (3.65e+03 4.07e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 725.3M
Iteration  5: Total net bbox = 8.100e+03 (3.93e+03 4.17e+03)
              Est.  stn bbox = 8.100e+03 (3.93e+03 4.17e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 725.3M
Iteration  6: Total net bbox = 8.241e+03 (3.95e+03 4.29e+03)
              Est.  stn bbox = 8.241e+03 (3.95e+03 4.29e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 725.3M
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=725.3MB) @(0:05:24 - 0:05:24).
move report: preRPlace moves 143 insts, mean move: 90.35 um, max move: 177.60 um
	max move on inst (U149): (79.20, 174.00) --> (112.20, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 7.994e+03 = 5.389e+03 H + 2.605e+03 V
wire length = 7.073e+03 = 4.468e+03 H + 2.605e+03 V
Placement tweakage ends.
move report: tweak moves 53 insts, mean move: 14.02 um, max move: 62.40 um
	max move on inst (U180): (45.60, 29.40) --> (108.00, 29.40)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=725.3MB) @(0:05:24 - 0:05:24).
**ERROR: (ENCSP-2021):	Could not legalize <94> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 143 insts, mean move: 42.58 um, max move: 279.60 um
	max move on inst (U148): (31.20, 29.40) --> (211.20, 129.00)
move report: overall moves 142 insts, mean move: 95.61 um, max move: 287.40 um
	max move on inst (U120): (31.20, 174.00) --> (201.60, 57.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       287.40 um
  inst (U120) with max move: (31.2, 174) -> (201.6, 57)
  mean    (X+Y) =        95.61 um
Total instances flipped for WireLenOpt: 16
Total instances moved : 142
*** cpu=0:00:00.1   mem=725.3M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=725.3MB) @(0:05:24 - 0:05:24).
Total net length = 1.602e+04 (8.416e+03 7.600e+03) (ext = 3.968e+03)
*** Starting trialRoute (mem=725.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (346050 231000)
coreBox:    (31200 30000) (316050 201000)

Phase 1a route (0:00:00.0 726.6M):
Est net length = 1.587e+04um = 8.564e+03H + 7.302e+03V
Usage: (41.7%H 58.8%V) = (1.001e+04um 1.888e+04um) = (803 547)
Obstruct: 8 = 0 (0.0%H) + 8 (4.6%V)
Overflow: 79 = 44 (25.21% H) + 34 (20.63% V)
Number obstruct path=1 reroute=0

Phase 1b route (0:00:00.0 729.1M):
Usage: (41.8%H 58.8%V) = (1.004e+04um 1.899e+04um) = (805 547)
Overflow: 83 = 47 (26.91% H) + 36 (21.35% V)

Phase 1c route (0:00:00.0 729.1M):
Usage: (41.8%H 59.0%V) = (1.004e+04um 1.906e+04um) = (805 549)
Overflow: 81 = 47 (26.91% H) + 34 (20.31% V)

Phase 1d route (0:00:00.0 729.1M):
Usage: (42.4%H 60.2%V) = (1.018e+04um 1.916e+04um) = (817 560)
Overflow: 67 = 33 (19.07% H) + 34 (20.35% V)

Phase 1a-1d Overflow: 19.07% H + 20.35% V (0:00:00.0 729.1M)


Phase 1e route (0:00:00.0 729.8M):
Usage: (43.9%H 66.5%V) = (1.057e+04um 2.070e+04um) = (845 618)
Overflow: 48 = 15 (8.56% H) + 33 (19.98% V)

Phase 1f route (0:00:00.0 729.8M):
Usage: (44.3%H 66.5%V) = (1.070e+04um 2.068e+04um) = (853 618)
Overflow: 34 = 8 (4.66% H) + 26 (15.58% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	1	 0.57%	3	 1.80%
 -2:	1	 0.57%	2	 1.20%
 -1:	5	 2.86%	18	10.78%
--------------------------------------
  0:	17	 9.71%	43	25.75%
  1:	10	 5.71%	19	11.38%
  2:	8	 4.57%	20	11.98%
  3:	13	 7.43%	8	 4.79%
  4:	5	 2.86%	14	 8.38%
  5:	115	65.71%	40	23.95%


Phase 1e-1f Overflow: 4.66% H + 15.58% V (0:00:00.0 729.8M)

Global route (cpu=0.0s real=0.0s 727.3M)


*** After '-updateRemainTrks' operation: 

Usage: (44.3%H 66.5%V) = (1.070e+04um 2.068e+04um) = (853 618)
Overflow: 34 = 8 (4.66% H) + 26 (15.58% V)

Phase 1l Overflow: 4.66% H + 15.58% V (0:00:00.0 729.8M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	1	 0.57%	3	 1.80%
 -2:	1	 0.57%	2	 1.20%
 -1:	5	 2.86%	18	10.78%
--------------------------------------
  0:	17	 9.71%	43	25.75%
  1:	10	 5.71%	19	11.38%
  2:	8	 4.57%	20	11.98%
  3:	13	 7.43%	8	 4.79%
  4:	5	 2.86%	14	 8.38%
  5:	115	65.71%	40	23.95%


*** Completed Phase 1 route (0:00:00.0 725.3M) ***


Total length: 1.886e+04um, number of vias: 658
M1(H) length: 6.030e+01um, number of vias: 347
M2(V) length: 9.938e+03um, number of vias: 311
M3(H) length: 8.859e+03um
*** Completed Phase 2 route (0:00:00.0 725.3M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=725.3M) ***
Peak Memory Usage was 725.3M 
*** Finished trialRoute (cpu=0:00:00.0 mem=725.3M) ***

End of congRepair (cpu=0:00:00.3, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 725.3M **
<CMD> set init_verilog controller_struct.v
<CMD> set init_lef_file Lib6710_08.lef
<CMD> set init_mmmc_file mmmc.tcl
<CMD> set init_import_mode {-treatUndefinedCellAsBbox 0 -keepEmptyModule 1 }
<CMD> set init_gnd_net gnd!
<CMD> set init_pwr_net vdd!
<CMD> create_library_set -name typical_lib \
   -timing {Lib6710_08.lib}
<CMD> create_constraint_mode -name typical_constraint \
   -sdc_files {controller_struct.sdc}
<CMD> create_rc_corner -name typical_rc\
   -preRoute_res {1.0} \
   -preRoute_cap {1.0} \
   -preRoute_clkres {0.0} \
   -preRoute_clkcap {0.0} \
   -postRoute_res {1.0} \
   -postRoute_cap {1.0} \
   -postRoute_xcap {1.0} \
   -postRoute_clkres {0.0} \
   -postRoute_clkcap {0.0}
<CMD> create_delay_corner -name typical_corner \
   -library_set {typical_lib} \
   -rc_corner {typical_rc}
<CMD> create_analysis_view -name typical_view \
   -constraint_mode {typical_constraint} \
   -delay_corner {typical_corner}
<CMD> set_analysis_view -setup {typical_view} -hold {typical_view}
<CMD> init_design
**WARN: (ENCSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
*** Starting "NanoPlace(TM) placement v#1 (mem=725.6M)" ...
Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
#std cell=143 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=151 #term=385 #term/net=2.55, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=26
stdCell: 0 single + 143 double + 0 multi
Total standard cell length = 0.9885 (mm), area = 0.0273 (mm^2)
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Average module density = 0.794.
Density for the design = 0.794.
       = stdcell_area 421 sites (27283 um^2) / alloc_area 530 sites (34344 um^2).
Pin Density = 0.914.
            = total # of pins 385 / total Instance area 421.
Identified 1 spare or floating instance, with no clusters.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 6.963e+03 (3.64e+03 3.32e+03)
              Est.  stn bbox = 6.963e+03 (3.64e+03 3.32e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 725.6M
Iteration  2: Total net bbox = 6.963e+03 (3.64e+03 3.32e+03)
              Est.  stn bbox = 6.963e+03 (3.64e+03 3.32e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 725.6M
Iteration  3: Total net bbox = 6.228e+03 (3.23e+03 3.00e+03)
              Est.  stn bbox = 6.228e+03 (3.23e+03 3.00e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 725.6M
Iteration  4: Total net bbox = 7.653e+03 (3.65e+03 4.00e+03)
              Est.  stn bbox = 7.653e+03 (3.65e+03 4.00e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 725.6M
Iteration  5: Total net bbox = 8.152e+03 (4.15e+03 4.00e+03)
              Est.  stn bbox = 8.152e+03 (4.15e+03 4.00e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 725.6M
Iteration  6: Total net bbox = 7.912e+03 (3.89e+03 4.03e+03)
              Est.  stn bbox = 8.266e+03 (4.04e+03 4.22e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 725.6M
*** cost = 7.912e+03 (3.89e+03 4.03e+03) (cpu for global=0:00:00.0) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=725.6MB) @(0:05:29 - 0:05:29).
move report: preRPlace moves 143 insts, mean move: 93.43 um, max move: 223.94 um
	max move on inst (U168): (231.80, 178.54) --> (306.60, 29.40)
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U248' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U259' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U124' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U141' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U143' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U154' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U155' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U164' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U165' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U167' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U229' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U243' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U247' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U250' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U251' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U252' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U253' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U246' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U199' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.770e+04 = 9.492e+03 H + 8.206e+03 V
wire length = 1.216e+04 = 5.758e+03 H + 6.399e+03 V
Placement tweakage ends.
move report: tweak moves 143 insts, mean move: 50.51 um, max move: 229.20 um
	max move on inst (U219): (134.40, 29.40) --> (264.00, 129.00)
Clock gating cells determined by native netlist tracing.
Wire length optimization begins.
Wire length optimization ends. (0:00:00.0)
move report: xdp moves 127 insts, mean move: 40.43 um, max move: 152.40 um
	max move on inst (U237): (136.80, 30.00) --> (83.40, 129.00)
[CPU] RefinePlace/WireLenOpt (cpu=0:00:00.0, real=0:00:00.0, mem=725.6MB) @(0:05:29 - 0:05:29).
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U243' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=725.6MB) @(0:05:29 - 0:05:29).
**ERROR: (ENCSP-2021):	Could not legalize <190> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 84 insts, mean move: 25.61 um, max move: 244.80 um
	max move on inst (U197): (38.40, 57.00) --> (211.20, 129.00)
move report: overall moves 143 insts, mean move: 96.80 um, max move: 234.01 um
	max move on inst (U197): (50.55, 55.65) --> (211.20, 129.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       234.01 um
  inst (U197) with max move: (50.546, 55.648) -> (211.2, 129)
  mean    (X+Y) =        96.80 um
Total instances flipped for WireLenOpt: 21
Total instances moved : 143
*** cpu=0:00:00.1   mem=725.6M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=725.6MB) @(0:05:29 - 0:05:29).
Total net length = 1.290e+04 (7.069e+03 5.832e+03) (ext = 3.942e+03)
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=725.6M) ***
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
default core: bins with density >  0.75 =   50 % ( 1 / 2 )
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
Starting congestion repair ...
*** Starting trialRoute (mem=725.6M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (346050 231000)
coreBox:    (31200 30000) (316050 201000)

Phase 1a route (0:00:00.0 726.9M):
Est net length = 1.104e+04um = 6.383e+03H + 4.656e+03V
Usage: (31.8%H 49.0%V) = (7.583e+03um 1.948e+04um) = (612 460)
Obstruct: 7 = 0 (0.0%H) + 7 (4.0%V)
Overflow: 48 = 26 (15.05% H) + 22 (12.92% V)
Number obstruct path=1 reroute=0

Phase 1b route (0:00:00.0 729.4M):
Usage: (31.9%H 49.0%V) = (7.607e+03um 1.946e+04um) = (614 460)
Overflow: 48 = 26 (14.95% H) + 22 (13.14% V)

Phase 1c route (0:00:00.0 729.4M):
Usage: (31.9%H 49.1%V) = (7.607e+03um 1.951e+04um) = (614 461)
Overflow: 49 = 26 (14.95% H) + 23 (13.73% V)

Phase 1d route (0:00:00.0 729.4M):
Usage: (32.0%H 49.3%V) = (7.631e+03um 1.933e+04um) = (616 463)
Overflow: 35 = 18 (10.17% H) + 17 (10.02% V)

Phase 1a-1d Overflow: 10.17% H + 10.02% V (0:00:00.0 729.4M)


Phase 1e route (0:00:00.0 730.1M):
Usage: (32.2%H 51.5%V) = (7.674e+03um 1.977e+04um) = (619 484)
Overflow: 17 = 2 (1.14% H) + 15 (8.93% V)

Phase 1f route (0:00:00.0 730.1M):
Usage: (32.7%H 52.0%V) = (7.808e+03um 1.984e+04um) = (630 488)
Overflow: 9 = 1 (0.57% H) + 8 (4.76% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	1	 0.57%	8	 4.76%
--------------------------------------
  0:	6	 3.43%	41	24.40%
  1:	8	 4.57%	12	 7.14%
  2:	3	 1.71%	24	14.29%
  3:	10	 5.71%	5	 2.98%
  4:	6	 3.43%	15	 8.93%
  5:	141	80.57%	63	37.50%


Phase 1e-1f Overflow: 0.57% H + 4.76% V (0:00:00.0 730.1M)

Global route (cpu=0.0s real=0.0s 727.5M)


*** After '-updateRemainTrks' operation: 

Usage: (32.7%H 52.0%V) = (7.808e+03um 1.984e+04um) = (630 488)
Overflow: 9 = 1 (0.57% H) + 8 (4.76% V)

Phase 1l Overflow: 0.57% H + 4.76% V (0:00:00.0 730.1M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	1	 0.57%	8	 4.76%
--------------------------------------
  0:	6	 3.43%	41	24.40%
  1:	8	 4.57%	12	 7.14%
  2:	3	 1.71%	24	14.29%
  3:	10	 5.71%	5	 2.98%
  4:	6	 3.43%	15	 8.93%
  5:	141	80.57%	63	37.50%


*** Completed Phase 1 route (0:00:00.0 725.6M) ***


Total length: 1.390e+04um, number of vias: 618
M1(H) length: 6.990e+01um, number of vias: 350
M2(V) length: 7.413e+03um, number of vias: 268
M3(H) length: 6.419e+03um
*** Completed Phase 2 route (0:00:00.0 725.6M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=725.6M) ***
Peak Memory Usage was 725.6M 
*** Finished trialRoute (cpu=0:00:00.0 mem=725.6M) ***

CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Trial Route Overflow 0.571429(H) 4.761905(V).
Start repairing congestion with level 5.
congAuto 1st round: bin height 4 and width 4
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Iteration  3: Total net bbox = 6.267e+03 (3.40e+03 2.87e+03)
              Est.  stn bbox = 6.267e+03 (3.40e+03 2.87e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 725.6M
Iteration  4: Total net bbox = 7.633e+03 (3.76e+03 3.88e+03)
              Est.  stn bbox = 7.633e+03 (3.76e+03 3.88e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 725.6M
Iteration  5: Total net bbox = 7.918e+03 (4.13e+03 3.79e+03)
              Est.  stn bbox = 7.918e+03 (4.13e+03 3.79e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 725.6M
Iteration  6: Total net bbox = 8.096e+03 (4.14e+03 3.96e+03)
              Est.  stn bbox = 8.096e+03 (4.14e+03 3.96e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 725.6M
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=725.6MB) @(0:05:30 - 0:05:30).
move report: preRPlace moves 143 insts, mean move: 93.06 um, max move: 229.20 um
	max move on inst (U240): (40.80, 165.00) --> (134.40, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 8.628e+03 = 6.189e+03 H + 2.438e+03 V
wire length = 7.575e+03 = 5.137e+03 H + 2.438e+03 V
Placement tweakage ends.
move report: tweak moves 56 insts, mean move: 18.83 um, max move: 83.40 um
	max move on inst (U233): (31.20, 29.40) --> (114.60, 29.40)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=725.6MB) @(0:05:30 - 0:05:30).
**ERROR: (ENCSP-2021):	Could not legalize <96> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 143 insts, mean move: 39.55 um, max move: 279.60 um
	max move on inst (U120): (31.20, 29.40) --> (211.20, 129.00)
move report: overall moves 143 insts, mean move: 94.66 um, max move: 268.80 um
	max move on inst (U241): (60.00, 129.00) --> (256.80, 57.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       268.80 um
  inst (U241) with max move: (60, 129) -> (256.8, 57)
  mean    (X+Y) =        94.66 um
Total instances flipped for WireLenOpt: 12
Total instances moved : 143
*** cpu=0:00:00.1   mem=725.6M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=725.6MB) @(0:05:30 - 0:05:30).
Total net length = 1.661e+04 (8.361e+03 8.247e+03) (ext = 3.728e+03)
*** Starting trialRoute (mem=725.6M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (346050 231000)
coreBox:    (31200 30000) (316050 201000)

Phase 1a route (0:00:00.0 726.9M):
Est net length = 1.648e+04um = 8.441e+03H + 8.040e+03V
Usage: (41.5%H 60.3%V) = (9.926e+03um 1.938e+04um) = (799 562)
Obstruct: 8 = 0 (0.0%H) + 8 (4.6%V)
Overflow: 78 = 40 (22.88% H) + 38 (22.79% V)

Phase 1b route (0:00:00.0 729.4M):
Usage: (41.4%H 60.5%V) = (9.937e+03um 1.954e+04um) = (797 564)
Overflow: 81 = 42 (24.06% H) + 39 (23.19% V)

Phase 1c route (0:00:00.0 729.4M):
Usage: (41.4%H 60.6%V) = (9.940e+03um 1.959e+04um) = (797 565)
Overflow: 79 = 41 (23.68% H) + 38 (22.59% V)

Phase 1d route (0:00:00.0 729.4M):
Usage: (42.0%H 61.8%V) = (1.009e+04um 1.970e+04um) = (809 576)
Overflow: 71 = 38 (21.82% H) + 32 (19.44% V)

Phase 1a-1d Overflow: 21.82% H + 19.44% V (0:00:00.0 729.4M)


Phase 1e route (0:00:00.0 730.1M):
Usage: (44.2%H 69.2%V) = (1.064e+04um 2.160e+04um) = (850 645)
Overflow: 43 = 13 (7.43% H) + 30 (17.99% V)

Phase 1f route (0:00:00.0 730.1M):
Usage: (45.2%H 69.4%V) = (1.092e+04um 2.164e+04um) = (871 647)
Overflow: 37 = 9 (5.12% H) + 28 (16.71% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	1	 0.57%	0	 0.00%
 -4:	0	 0.00%	1	 0.60%
 -3:	1	 0.57%	0	 0.00%
 -2:	0	 0.00%	7	 4.19%
 -1:	5	 2.86%	16	 9.58%
--------------------------------------
  0:	9	 5.14%	42	25.15%
  1:	19	10.86%	30	17.96%
  2:	11	 6.29%	17	10.18%
  3:	12	 6.86%	5	 2.99%
  4:	10	 5.71%	9	 5.39%
  5:	107	61.14%	40	23.95%


Phase 1e-1f Overflow: 5.12% H + 16.71% V (0:00:00.0 730.1M)

Global route (cpu=0.0s real=0.0s 727.5M)


*** After '-updateRemainTrks' operation: 

Usage: (45.2%H 69.4%V) = (1.092e+04um 2.164e+04um) = (871 647)
Overflow: 37 = 9 (5.12% H) + 28 (16.71% V)

Phase 1l Overflow: 5.12% H + 16.71% V (0:00:00.0 730.1M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	1	 0.57%	0	 0.00%
 -4:	0	 0.00%	1	 0.60%
 -3:	1	 0.57%	0	 0.00%
 -2:	0	 0.00%	7	 4.19%
 -1:	5	 2.86%	16	 9.58%
--------------------------------------
  0:	9	 5.14%	42	25.15%
  1:	19	10.86%	30	17.96%
  2:	11	 6.29%	17	10.18%
  3:	12	 6.86%	5	 2.99%
  4:	10	 5.71%	9	 5.39%
  5:	107	61.14%	40	23.95%


*** Completed Phase 1 route (0:00:00.0 725.6M) ***


Total length: 1.958e+04um, number of vias: 690
M1(H) length: 6.450e+01um, number of vias: 351
M2(V) length: 1.050e+04um, number of vias: 339
M3(H) length: 9.011e+03um
*** Completed Phase 2 route (0:00:00.0 725.6M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=725.6M) ***
Peak Memory Usage was 725.6M 
*** Finished trialRoute (cpu=0:00:00.0 mem=725.6M) ***

congAuto2 2nd round: bin height 2 and width 2
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Iteration  4: Total net bbox = 7.634e+03 (3.76e+03 3.87e+03)
              Est.  stn bbox = 7.634e+03 (3.76e+03 3.87e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 725.6M
Iteration  5: Total net bbox = 7.900e+03 (4.13e+03 3.77e+03)
              Est.  stn bbox = 7.900e+03 (4.13e+03 3.77e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 725.6M
Iteration  6: Total net bbox = 8.087e+03 (4.16e+03 3.92e+03)
              Est.  stn bbox = 8.087e+03 (4.16e+03 3.92e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 725.6M
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=725.6MB) @(0:05:30 - 0:05:30).
move report: preRPlace moves 143 insts, mean move: 95.45 um, max move: 201.00 um
	max move on inst (U214): (276.00, 165.00) --> (210.60, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 7.893e+03 = 5.455e+03 H + 2.438e+03 V
wire length = 6.960e+03 = 4.522e+03 H + 2.438e+03 V
Placement tweakage ends.
move report: tweak moves 50 insts, mean move: 14.87 um, max move: 57.60 um
	max move on inst (U143): (292.80, 29.40) --> (235.20, 29.40)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=725.6MB) @(0:05:30 - 0:05:30).
**ERROR: (ENCSP-2021):	Could not legalize <94> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 143 insts, mean move: 44.14 um, max move: 279.60 um
	max move on inst (U221): (31.20, 29.40) --> (211.20, 129.00)
move report: overall moves 143 insts, mean move: 100.43 um, max move: 249.00 um
	max move on inst (U249): (151.20, 174.00) --> (283.20, 57.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       249.00 um
  inst (U249) with max move: (151.2, 174) -> (283.2, 57)
  mean    (X+Y) =       100.43 um
Total instances flipped for WireLenOpt: 13
Total instances moved : 143
*** cpu=0:00:00.1   mem=725.6M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=725.6MB) @(0:05:30 - 0:05:30).
Total net length = 1.629e+04 (8.182e+03 8.110e+03) (ext = 3.738e+03)
*** Starting trialRoute (mem=725.6M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (346050 231000)
coreBox:    (31200 30000) (316050 201000)

Phase 1a route (0:00:00.0 726.9M):
Est net length = 1.625e+04um = 8.280e+03H + 7.968e+03V
Usage: (40.6%H 61.2%V) = (9.715e+03um 1.950e+04um) = (782 564)
Obstruct: 8 = 0 (0.0%H) + 8 (4.6%V)
Overflow: 86 = 48 (27.28% H) + 38 (22.82% V)
Number obstruct path=1 reroute=0

Phase 1b route (0:00:00.0 729.4M):
Usage: (40.7%H 61.3%V) = (9.758e+03um 1.966e+04um) = (784 565)
Overflow: 85 = 46 (26.03% H) + 39 (23.36% V)

Phase 1c route (0:00:00.0 729.4M):
Usage: (40.7%H 61.7%V) = (9.746e+03um 1.977e+04um) = (783 568)
Overflow: 83 = 43 (24.76% H) + 40 (23.91% V)

Phase 1d route (0:00:00.0 729.4M):
Usage: (41.1%H 62.6%V) = (9.854e+03um 1.984e+04um) = (792 577)
Overflow: 64 = 31 (17.77% H) + 33 (19.92% V)

Phase 1a-1d Overflow: 17.77% H + 19.92% V (0:00:00.0 729.4M)


Phase 1e route (0:00:00.0 730.1M):
Usage: (43.5%H 68.9%V) = (1.044e+04um 2.127e+04um) = (837 635)
Overflow: 47 = 13 (7.41% H) + 34 (20.12% V)

Phase 1f route (0:00:00.0 730.1M):
Usage: (44.6%H 69.1%V) = (1.078e+04um 2.133e+04um) = (859 636)
Overflow: 37 = 8 (4.66% H) + 28 (17.04% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	1	 0.57%	1	 0.60%
 -2:	1	 0.57%	9	 5.39%
 -1:	5	 2.86%	14	 8.38%
--------------------------------------
  0:	11	 6.29%	44	26.35%
  1:	14	 8.00%	30	17.96%
  2:	9	 5.14%	9	 5.39%
  3:	15	 8.57%	11	 6.59%
  4:	10	 5.71%	12	 7.19%
  5:	109	62.29%	37	22.16%


Phase 1e-1f Overflow: 4.66% H + 17.04% V (0:00:00.0 730.1M)

Global route (cpu=0.0s real=0.0s 727.5M)


*** After '-updateRemainTrks' operation: 

Usage: (44.6%H 69.1%V) = (1.078e+04um 2.133e+04um) = (859 636)
Overflow: 37 = 8 (4.66% H) + 28 (17.04% V)

Phase 1l Overflow: 4.66% H + 17.04% V (0:00:00.0 730.1M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	1	 0.57%	1	 0.60%
 -2:	1	 0.57%	9	 5.39%
 -1:	5	 2.86%	14	 8.38%
--------------------------------------
  0:	11	 6.29%	44	26.35%
  1:	14	 8.00%	30	17.96%
  2:	9	 5.14%	9	 5.39%
  3:	15	 8.57%	11	 6.59%
  4:	10	 5.71%	12	 7.19%
  5:	109	62.29%	37	22.16%


*** Completed Phase 1 route (0:00:00.0 725.6M) ***


Total length: 1.926e+04um, number of vias: 676
M1(H) length: 6.270e+01um, number of vias: 351
M2(V) length: 1.020e+04um, number of vias: 325
M3(H) length: 8.997e+03um
*** Completed Phase 2 route (0:00:00.0 725.6M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=725.6M) ***
Peak Memory Usage was 725.6M 
*** Finished trialRoute (cpu=0:00:00.0 mem=725.6M) ***

End of congRepair (cpu=0:00:00.4, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 1, real = 0: 0: 0, mem = 725.6M **
<CMD> selectWire 128.4000 4.2000 133.2000 226.8000 2 gnd!
<CMD> deselectAll
<CMD> selectWire 121.2000 15.9000 126.0000 215.1000 2 vdd!
<CMD> deselectAll
<CMD> selectWire 4.8000 4.2000 14.7000 226.8000 2 gnd!
<CMD> deselectAll
<CMD> setDrawView place
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
GigaOpt running with 1 threads.
**DIAG[lsInit.c:2165:lsiInitFootPrintForSynthesis]: Assert "lsInvFootPrint() || lsBufferFootPrint()"
**WARN: (ENCOPT-3000):	Buffer footprint is not defined or is an invalid buffer footprint.
**WARN: (ENCOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
**DIAG[opUtil.c:10601:update]: Assert "powerView != tocDefaultView"
**DIAG[opUtil.c:10606:update]: Assert "powerViewTlc"
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 729.9M, totSessionCpu=0:05:36 **
**ERROR: (ENCOPT-6029):	Timing Library is not loaded yet<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
GigaOpt running with 1 threads.
**DIAG[opUtil.c:10601:update]: Assert "powerView != tocDefaultView"
**DIAG[opUtil.c:10606:update]: Assert "powerViewTlc"
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 729.9M, totSessionCpu=0:05:38 **
**ERROR: (ENCOPT-6029):	Timing Library is not loaded yet<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
GigaOpt running with 1 threads.
**DIAG[opUtil.c:10601:update]: Assert "powerView != tocDefaultView"
**DIAG[opUtil.c:10606:update]: Assert "powerViewTlc"
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 729.9M, totSessionCpu=0:05:38 **
**ERROR: (ENCOPT-6029):	Timing Library is not loaded yet<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
GigaOpt running with 1 threads.
**DIAG[opUtil.c:10601:update]: Assert "powerView != tocDefaultView"
**DIAG[opUtil.c:10606:update]: Assert "powerViewTlc"
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 729.9M, totSessionCpu=0:05:38 **
**ERROR: (ENCOPT-6029):	Timing Library is not loaded yet<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
GigaOpt running with 1 threads.
**DIAG[opUtil.c:10601:update]: Assert "powerView != tocDefaultView"
**DIAG[opUtil.c:10606:update]: Assert "powerViewTlc"
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 729.9M, totSessionCpu=0:05:38 **
**ERROR: (ENCOPT-6029):	Timing Library is not loaded yet<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
GigaOpt running with 1 threads.
**DIAG[opUtil.c:10601:update]: Assert "powerView != tocDefaultView"
**DIAG[opUtil.c:10606:update]: Assert "powerViewTlc"
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 729.9M, totSessionCpu=0:05:40 **
**ERROR: (ENCOPT-6029):	Timing Library is not loaded yet**ERROR: (ENCQTF-4044):	Error happens when execute '::Rda_Timing::Opt::apply' with error message: ''.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
GigaOpt running with 1 threads.
**DIAG[opUtil.c:10601:update]: Assert "powerView != tocDefaultView"
**DIAG[opUtil.c:10606:update]: Assert "powerViewTlc"
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 729.9M, totSessionCpu=0:05:41 **
**ERROR: (ENCOPT-6029):	Timing Library is not loaded yet
*** Memory Usage v#1 (Current mem = 727.859M, initial mem = 140.254M) ***
--- Ending "Encounter" (totcpu=0:05:43, real=0:28:17, mem=727.9M) ---
