







.version 5.0
.target sm_61
.address_size 64


.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv117__class_type_infoE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv120__si_class_type_infoE[8];
.global .align 1 .b8 _ZN72_INTERNAL_50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a6thrust6system6detail10sequential3seqE[1];
.shared .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE[24];
.global .align 1 .b8 _ZN72_INTERNAL_50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a6thrust6system4cuda6detail5bulk_4rootE[1];
.global .align 1 .b8 _ZN72_INTERNAL_50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a6thrust6system4cuda3parE[1];
.global .align 1 .b8 _ZN72_INTERNAL_50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a6thrust12placeholders2_1E[1];
.global .align 1 .b8 _ZN72_INTERNAL_50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a6thrust12placeholders2_2E[1];
.global .align 1 .b8 _ZN72_INTERNAL_50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a6thrust12placeholders2_3E[1];
.global .align 1 .b8 _ZN72_INTERNAL_50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a6thrust12placeholders2_4E[1];
.global .align 1 .b8 _ZN72_INTERNAL_50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a6thrust12placeholders2_5E[1];
.global .align 1 .b8 _ZN72_INTERNAL_50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a6thrust12placeholders2_6E[1];
.global .align 1 .b8 _ZN72_INTERNAL_50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a6thrust12placeholders2_7E[1];
.global .align 1 .b8 _ZN72_INTERNAL_50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a6thrust12placeholders2_8E[1];
.global .align 1 .b8 _ZN72_INTERNAL_50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a6thrust12placeholders2_9E[1];
.global .align 1 .b8 _ZN72_INTERNAL_50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a6thrust12placeholders3_10E[1];
.global .align 1 .b8 _ZN72_INTERNAL_50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a6thrust3seqE[1];
.global .align 1 .b8 _ZN72_INTERNAL_50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a6thrust6deviceE[1];
.global .align 8 .b8 _ZTVN3c105ErrorE[40];
.global .align 8 .b8 _ZTVN3c1020intrusive_ptr_targetE[40];
.global .align 8 .b8 _ZTVN3c1011StorageImplE[40];



































.extern .shared .align 4 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE[];

.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIhEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIhEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIhEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIhEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<15>;
.reg .b32 %r<27>;
.reg .b64 %rd<25>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIhEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIhEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIhEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIhEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIhEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIhEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIhEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIhEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIhEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIhEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIhEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIhEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
ld.param.v2.u8 {%rs13, %rs14}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIhEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIhEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd12, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd13, %rd12;
setp.eq.s64	%p2, %rd13, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB0_2;

cvt.s64.s32	%rd14, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r24;
mov.u64 %rd15, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd16, %rd15;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd16;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd14;

BB0_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB0_5;

cvta.to.global.u64 %rd17, %rd11;
cvt.u64.u32	%rd18, %r26;
add.s64 %rd24, %rd18, %rd10;
add.s64 %rd23, %rd17, %rd18;
cvt.u64.u16	%rd19, %rs13;
and.b64 %rd3, %rd19, 255;
cvt.u64.u16	%rd20, %rs14;
and.b64 %rd4, %rd20, 255;
cvt.u64.u32	%rd5, %r6;

BB0_4:
mul.lo.s64 %rd21, %rd24, %rd4;
add.s64 %rd22, %rd21, %rd3;
st.global.u8 [%rd23], %rd22;
add.s64 %rd24, %rd24, %rd5;
add.s64 %rd23, %rd23, %rd5;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB0_4;

BB0_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIhEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIhEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIhEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIhEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<15>;
.reg .b32 %r<21>;
.reg .b64 %rd<30>;


ld.param.v2.u32 {%r11, %r12}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIhEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIhEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r13, %r14}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIhEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIhEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIhEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIhEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIhEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIhEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIhEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIhEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIhEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIhEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
ld.param.v2.u8 {%rs13, %rs14}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIhEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIhEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB1_2;

cvt.s64.s32	%rd19, %r14;
mov.u32 %r17, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r17;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd19;

BB1_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r18, %ctaid.x;
add.s32 %r3, %r18, %r10;
bar.sync 0;
mad.lo.s32 %r19, %r3, %r2, %r1;
cvt.s64.s32	%rd27, %r19;
setp.ge.s64	%p4, %rd27, %rd16;
@%p4 bra BB1_5;

cvta.to.global.u64 %rd22, %rd15;
mul.lo.s32 %r20, %r2, %r11;
cvt.s64.s32	%rd3, %r20;
add.s64 %rd29, %rd27, %rd14;
add.s64 %rd28, %rd22, %rd27;
cvt.u64.u16	%rd23, %rs13;
and.b64 %rd6, %rd23, 255;
cvt.u64.u16	%rd24, %rs14;
and.b64 %rd7, %rd24, 255;

BB1_4:
mul.lo.s64 %rd25, %rd29, %rd7;
add.s64 %rd26, %rd25, %rd6;
st.global.u8 [%rd28], %rd26;
add.s64 %rd29, %rd29, %rd3;
add.s64 %rd28, %rd28, %rd3;
add.s64 %rd27, %rd27, %rd3;
setp.lt.s64	%p5, %rd27, %rd16;
@%p5 bra BB1_4;

BB1_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPhSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIhEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPhSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIhEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<27>;
.reg .b64 %rd<20>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPhSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIhEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPhSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIhEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPhSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIhEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPhSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIhEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPhSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIhEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPhSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIhEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB2_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd12;

BB2_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB2_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
cvt.u64.u32	%rd17, %r26;
add.s64 %rd19, %rd15, %rd17;
add.s64 %rd18, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;

BB2_4:
ld.global.u8 %rs12, [%rd19];
st.global.u8 [%rd18], %rs12;
add.s64 %rd19, %rd19, %rd3;
add.s64 %rd18, %rd18, %rd3;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB2_4;

BB2_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPhSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIhEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPhSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIhEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<22>;
.reg .b64 %rd<25>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPhSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIhEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPhSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIhEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPhSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIhEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPhSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIhEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPhSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIhEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPhSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIhEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB3_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd19;

BB3_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd22, %r21;
add.s64 %rd24, %rd1, %rd22;
add.s64 %rd23, %rd2, %rd22;
setp.ge.s64	%p4, %rd22, %rd16;
@%p4 bra BB3_4;

BB3_3:
ld.global.u8 %rs12, [%rd24];
st.global.u8 [%rd23], %rs12;
add.s64 %rd24, %rd24, %rd4;
add.s64 %rd23, %rd23, %rd4;
add.s64 %rd22, %rd22, %rd4;
setp.lt.s64	%p5, %rd22, %rd16;
@%p5 bra BB3_3;

BB3_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIhEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIhEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<27>;
.reg .b64 %rd<20>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIhEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIhEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIhEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIhEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIhEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIhEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB4_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd12;

BB4_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB4_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
cvt.u64.u32	%rd17, %r26;
add.s64 %rd19, %rd15, %rd17;
add.s64 %rd18, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;

BB4_4:
ld.global.u8 %rs12, [%rd19];
st.global.u8 [%rd18], %rs12;
add.s64 %rd19, %rd19, %rd3;
add.s64 %rd18, %rd18, %rd3;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB4_4;

BB4_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIhEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIhEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<22>;
.reg .b64 %rd<25>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIhEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIhEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIhEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIhEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIhEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIhEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB5_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd19;

BB5_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd22, %r21;
add.s64 %rd24, %rd1, %rd22;
add.s64 %rd23, %rd2, %rd22;
setp.ge.s64	%p4, %rd22, %rd16;
@%p4 bra BB5_4;

BB5_3:
ld.global.u8 %rs12, [%rd24];
st.global.u8 [%rd23], %rs12;
add.s64 %rd24, %rd24, %rd4;
add.s64 %rd23, %rd23, %rd4;
add.s64 %rd22, %rd22, %rd4;
setp.lt.s64	%p5, %rd22, %rd16;
@%p5 bra BB5_3;

BB5_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<27>;
.reg .b64 %rd<20>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB6_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd12;

BB6_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB6_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
cvt.u64.u32	%rd17, %r26;
add.s64 %rd19, %rd15, %rd17;
add.s64 %rd18, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;

BB6_4:
ld.global.u8 %rs12, [%rd19];
st.global.u8 [%rd18], %rs12;
add.s64 %rd19, %rd19, %rd3;
add.s64 %rd18, %rd18, %rd3;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB6_4;

BB6_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<22>;
.reg .b64 %rd<25>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB7_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd19;

BB7_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd22, %r21;
add.s64 %rd24, %rd1, %rd22;
add.s64 %rd23, %rd2, %rd22;
setp.ge.s64	%p4, %rd22, %rd16;
@%p4 bra BB7_4;

BB7_3:
ld.global.u8 %rs12, [%rd24];
st.global.u8 [%rd23], %rs12;
add.s64 %rd24, %rd24, %rd4;
add.s64 %rd23, %rd23, %rd4;
add.s64 %rd22, %rd22, %rd4;
setp.lt.s64	%p5, %rd22, %rd16;
@%p5 bra BB7_3;

BB7_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_10device_ptrIhEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIhEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_10device_ptrIhEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIhEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<27>;
.reg .b64 %rd<20>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_10device_ptrIhEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIhEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_10device_ptrIhEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIhEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_10device_ptrIhEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIhEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_10device_ptrIhEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIhEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_10device_ptrIhEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIhEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_10device_ptrIhEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIhEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB8_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd12;

BB8_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB8_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
cvt.u64.u32	%rd17, %r26;
add.s64 %rd19, %rd15, %rd17;
add.s64 %rd18, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;

BB8_4:
ld.global.u8 %rs12, [%rd19];
st.global.u8 [%rd18], %rs12;
add.s64 %rd19, %rd19, %rd3;
add.s64 %rd18, %rd18, %rd3;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB8_4;

BB8_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_10device_ptrIhEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIhEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_10device_ptrIhEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIhEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<22>;
.reg .b64 %rd<25>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_10device_ptrIhEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIhEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_10device_ptrIhEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIhEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_10device_ptrIhEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIhEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_10device_ptrIhEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIhEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_10device_ptrIhEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIhEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKhNS_10device_ptrIhEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIhEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB9_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd19;

BB9_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd22, %r21;
add.s64 %rd24, %rd1, %rd22;
add.s64 %rd23, %rd2, %rd22;
setp.ge.s64	%p4, %rd22, %rd16;
@%p4 bra BB9_4;

BB9_3:
ld.global.u8 %rs12, [%rd24];
st.global.u8 [%rd23], %rs12;
add.s64 %rd24, %rd24, %rd4;
add.s64 %rd23, %rd23, %rd4;
add.s64 %rd22, %rd22, %rd4;
setp.lt.s64	%p5, %rd22, %rd16;
@%p5 bra BB9_3;

BB9_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIaEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIaEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIaEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIaEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<15>;
.reg .b32 %r<27>;
.reg .b64 %rd<25>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIaEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIaEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIaEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIaEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIaEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIaEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIaEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIaEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIaEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIaEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIaEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIaEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
ld.param.v2.u8 {%rs13, %rs14}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIaEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIaEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd12, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd13, %rd12;
setp.eq.s64	%p2, %rd13, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB10_2;

cvt.s64.s32	%rd14, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r24;
mov.u64 %rd15, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd16, %rd15;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd16;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd14;

BB10_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB10_5;

cvt.u64.u16	%rd17, %rs14;
cvta.to.global.u64 %rd18, %rd11;
cvt.u64.u32	%rd19, %r26;
add.s64 %rd24, %rd19, %rd10;
add.s64 %rd23, %rd18, %rd19;
cvt.u64.u16	%rd20, %rs13;
and.b64 %rd3, %rd20, 255;
cvt.s64.s8 %rd4, %rd17;
cvt.u64.u32	%rd5, %r6;

BB10_4:
mul.lo.s64 %rd21, %rd24, %rd4;
add.s64 %rd22, %rd21, %rd3;
st.global.u8 [%rd23], %rd22;
add.s64 %rd24, %rd24, %rd5;
add.s64 %rd23, %rd23, %rd5;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB10_4;

BB10_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIaEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIaEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIaEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIaEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<15>;
.reg .b32 %r<21>;
.reg .b64 %rd<30>;


ld.param.v2.u32 {%r11, %r12}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIaEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIaEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r13, %r14}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIaEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIaEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIaEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIaEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIaEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIaEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIaEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIaEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIaEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIaEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
ld.param.v2.u8 {%rs13, %rs14}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIaEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIaEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB11_2;

cvt.s64.s32	%rd19, %r14;
mov.u32 %r17, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r17;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd19;

BB11_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r18, %ctaid.x;
add.s32 %r3, %r18, %r10;
bar.sync 0;
mad.lo.s32 %r19, %r3, %r2, %r1;
cvt.s64.s32	%rd27, %r19;
setp.ge.s64	%p4, %rd27, %rd16;
@%p4 bra BB11_5;

cvt.u64.u16	%rd22, %rs14;
cvta.to.global.u64 %rd23, %rd15;
mul.lo.s32 %r20, %r2, %r11;
cvt.s64.s32	%rd3, %r20;
add.s64 %rd29, %rd27, %rd14;
add.s64 %rd28, %rd23, %rd27;
cvt.u64.u16	%rd24, %rs13;
and.b64 %rd6, %rd24, 255;
cvt.s64.s8 %rd7, %rd22;

BB11_4:
mul.lo.s64 %rd25, %rd29, %rd7;
add.s64 %rd26, %rd25, %rd6;
st.global.u8 [%rd28], %rd26;
add.s64 %rd29, %rd29, %rd3;
add.s64 %rd28, %rd28, %rd3;
add.s64 %rd27, %rd27, %rd3;
setp.lt.s64	%p5, %rd27, %rd16;
@%p5 bra BB11_4;

BB11_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPaSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIaEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPaSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIaEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<27>;
.reg .b64 %rd<20>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPaSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIaEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPaSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIaEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPaSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIaEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPaSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIaEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPaSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIaEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPaSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIaEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB12_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd12;

BB12_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB12_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
cvt.u64.u32	%rd17, %r26;
add.s64 %rd19, %rd15, %rd17;
add.s64 %rd18, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;

BB12_4:
ld.global.u8 %rs12, [%rd19];
st.global.u8 [%rd18], %rs12;
add.s64 %rd19, %rd19, %rd3;
add.s64 %rd18, %rd18, %rd3;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB12_4;

BB12_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPaSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIaEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPaSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIaEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<22>;
.reg .b64 %rd<25>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPaSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIaEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPaSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIaEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPaSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIaEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPaSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIaEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPaSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIaEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPaSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIaEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB13_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd19;

BB13_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd22, %r21;
add.s64 %rd24, %rd1, %rd22;
add.s64 %rd23, %rd2, %rd22;
setp.ge.s64	%p4, %rd22, %rd16;
@%p4 bra BB13_4;

BB13_3:
ld.global.u8 %rs12, [%rd24];
st.global.u8 [%rd23], %rs12;
add.s64 %rd24, %rd24, %rd4;
add.s64 %rd23, %rd23, %rd4;
add.s64 %rd22, %rd22, %rd4;
setp.lt.s64	%p5, %rd22, %rd16;
@%p5 bra BB13_3;

BB13_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIaEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIaEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<27>;
.reg .b64 %rd<20>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIaEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIaEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIaEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIaEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIaEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIaEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB14_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd12;

BB14_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB14_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
cvt.u64.u32	%rd17, %r26;
add.s64 %rd19, %rd15, %rd17;
add.s64 %rd18, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;

BB14_4:
ld.global.u8 %rs12, [%rd19];
st.global.u8 [%rd18], %rs12;
add.s64 %rd19, %rd19, %rd3;
add.s64 %rd18, %rd18, %rd3;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB14_4;

BB14_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIaEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIaEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<22>;
.reg .b64 %rd<25>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIaEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIaEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIaEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIaEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIaEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIaEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB15_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd19;

BB15_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd22, %r21;
add.s64 %rd24, %rd1, %rd22;
add.s64 %rd23, %rd2, %rd22;
setp.ge.s64	%p4, %rd22, %rd16;
@%p4 bra BB15_4;

BB15_3:
ld.global.u8 %rs12, [%rd24];
st.global.u8 [%rd23], %rs12;
add.s64 %rd24, %rd24, %rd4;
add.s64 %rd23, %rd23, %rd4;
add.s64 %rd22, %rd22, %rd4;
setp.lt.s64	%p5, %rd22, %rd16;
@%p5 bra BB15_3;

BB15_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<27>;
.reg .b64 %rd<20>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB16_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd12;

BB16_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB16_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
cvt.u64.u32	%rd17, %r26;
add.s64 %rd19, %rd15, %rd17;
add.s64 %rd18, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;

BB16_4:
ld.global.u8 %rs12, [%rd19];
st.global.u8 [%rd18], %rs12;
add.s64 %rd19, %rd19, %rd3;
add.s64 %rd18, %rd18, %rd3;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB16_4;

BB16_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<22>;
.reg .b64 %rd<25>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB17_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd19;

BB17_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd22, %r21;
add.s64 %rd24, %rd1, %rd22;
add.s64 %rd23, %rd2, %rd22;
setp.ge.s64	%p4, %rd22, %rd16;
@%p4 bra BB17_4;

BB17_3:
ld.global.u8 %rs12, [%rd24];
st.global.u8 [%rd23], %rs12;
add.s64 %rd24, %rd24, %rd4;
add.s64 %rd23, %rd23, %rd4;
add.s64 %rd22, %rd22, %rd4;
setp.lt.s64	%p5, %rd22, %rd16;
@%p5 bra BB17_3;

BB17_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_10device_ptrIaEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIaEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_10device_ptrIaEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIaEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<27>;
.reg .b64 %rd<20>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_10device_ptrIaEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIaEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_10device_ptrIaEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIaEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_10device_ptrIaEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIaEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_10device_ptrIaEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIaEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_10device_ptrIaEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIaEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_10device_ptrIaEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIaEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB18_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd12;

BB18_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB18_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
cvt.u64.u32	%rd17, %r26;
add.s64 %rd19, %rd15, %rd17;
add.s64 %rd18, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;

BB18_4:
ld.global.u8 %rs12, [%rd19];
st.global.u8 [%rd18], %rs12;
add.s64 %rd19, %rd19, %rd3;
add.s64 %rd18, %rd18, %rd3;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB18_4;

BB18_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_10device_ptrIaEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIaEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_10device_ptrIaEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIaEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<22>;
.reg .b64 %rd<25>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_10device_ptrIaEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIaEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_10device_ptrIaEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIaEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_10device_ptrIaEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIaEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_10device_ptrIaEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIaEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_10device_ptrIaEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIaEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKaNS_10device_ptrIaEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIaEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB19_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd19;

BB19_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd22, %r21;
add.s64 %rd24, %rd1, %rd22;
add.s64 %rd23, %rd2, %rd22;
setp.ge.s64	%p4, %rd22, %rd16;
@%p4 bra BB19_4;

BB19_3:
ld.global.u8 %rs12, [%rd24];
st.global.u8 [%rd23], %rs12;
add.s64 %rd24, %rd24, %rd4;
add.s64 %rd23, %rd23, %rd4;
add.s64 %rd22, %rd22, %rd4;
setp.lt.s64	%p5, %rd22, %rd16;
@%p5 bra BB19_3;

BB19_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIdEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIdEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[88]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<19>;
.reg .b32 %r<27>;
.reg .f64 %fd<7>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIdEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIdEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIdEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+80];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIdEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.f64 %fd4, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIdEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.f64 %fd3, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIdEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIdEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIdEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB20_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd12;

BB20_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB20_5;

cvta.to.global.u64 %rd15, %rd9;
cvt.u64.u32	%rd16, %r26;
add.s64 %rd20, %rd16, %rd8;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd19, %rd15, %rd17;
cvt.u64.u32	%rd3, %r6;

BB20_4:
cvt.rn.f64.s64	%fd5, %rd20;
fma.rn.f64 %fd6, %fd4, %fd5, %fd3;
st.global.f64 [%rd19], %fd6;
add.s64 %rd20, %rd20, %rd3;
shl.b64 %rd18, %rd3, 3;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB20_4;

BB20_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIdEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIdEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[88]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<11>;
.reg .b32 %r<22>;
.reg .f64 %fd<7>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIdEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIdEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIdEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIdEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.f64 %fd4, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIdEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.f64 %fd3, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIdEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIdEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIdEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB21_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd19;

BB21_2:
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
add.s64 %rd26, %rd24, %rd14;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB21_4;

BB21_3:
cvt.rn.f64.s64	%fd5, %rd26;
fma.rn.f64 %fd6, %fd4, %fd5, %fd3;
st.global.f64 [%rd25], %fd6;
add.s64 %rd26, %rd26, %rd4;
shl.b64 %rd23, %rd4, 3;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB21_3;

BB21_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPdSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIdEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPdSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIdEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .f64 %fd<2>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPdSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIdEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPdSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIdEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPdSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIdEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPdSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIdEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPdSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIdEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPdSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIdEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB22_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd12;

BB22_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB22_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 3;

BB22_4:
ld.global.f64 %fd1, [%rd20];
st.global.f64 [%rd19], %fd1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB22_4;

BB22_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPdSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIdEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPdSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIdEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .f64 %fd<2>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPdSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIdEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPdSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIdEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPdSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIdEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPdSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIdEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPdSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIdEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPdSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIdEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB23_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd19;

BB23_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB23_4;

BB23_3:
ld.global.f64 %fd1, [%rd26];
st.global.f64 [%rd25], %fd1;
shl.b64 %rd23, %rd4, 3;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB23_3;

BB23_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIdEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIdEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .f64 %fd<2>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIdEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIdEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIdEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIdEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIdEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIdEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB24_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd12;

BB24_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB24_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 3;

BB24_4:
ld.global.f64 %fd1, [%rd20];
st.global.f64 [%rd19], %fd1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB24_4;

BB24_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIdEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIdEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .f64 %fd<2>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIdEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIdEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIdEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIdEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIdEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIdEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB25_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd19;

BB25_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB25_4;

BB25_3:
ld.global.f64 %fd1, [%rd26];
st.global.f64 [%rd25], %fd1;
shl.b64 %rd23, %rd4, 3;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB25_3;

BB25_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .f64 %fd<2>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB26_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd12;

BB26_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB26_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 3;

BB26_4:
ld.global.f64 %fd1, [%rd20];
st.global.f64 [%rd19], %fd1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB26_4;

BB26_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .f64 %fd<2>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB27_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd19;

BB27_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB27_4;

BB27_3:
ld.global.f64 %fd1, [%rd26];
st.global.f64 [%rd25], %fd1;
shl.b64 %rd23, %rd4, 3;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB27_3;

BB27_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .f64 %fd<2>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB28_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd12;

BB28_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB28_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 3;

BB28_4:
ld.global.f64 %fd1, [%rd20];
st.global.f64 [%rd19], %fd1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB28_4;

BB28_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .f64 %fd<2>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB29_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd19;

BB29_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB29_4;

BB29_3:
ld.global.f64 %fd1, [%rd26];
st.global.f64 [%rd25], %fd1;
shl.b64 %rd23, %rd4, 3;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB29_3;

BB29_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIfEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIfEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<19>;
.reg .f32 %f<7>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIfEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIfEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIfEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIfEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.f32 %f4, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIfEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+36];
ld.param.f32 %f3, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIfEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIfEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIfEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB30_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd12;

BB30_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB30_5;

cvta.to.global.u64 %rd15, %rd9;
cvt.u64.u32	%rd16, %r26;
add.s64 %rd20, %rd16, %rd8;
mul.wide.u32 %rd17, %r26, 4;
add.s64 %rd19, %rd15, %rd17;
cvt.u64.u32	%rd3, %r6;

BB30_4:
cvt.rn.f32.s64	%f5, %rd20;
fma.rn.f32 %f6, %f4, %f5, %f3;
st.global.f32 [%rd19], %f6;
add.s64 %rd20, %rd20, %rd3;
shl.b64 %rd18, %rd3, 2;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB30_4;

BB30_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIfEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIfEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<11>;
.reg .f32 %f<7>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIfEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIfEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIfEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIfEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.f32 %f4, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIfEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+36];
ld.param.f32 %f3, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIfEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIfEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIfEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB31_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd19;

BB31_2:
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
add.s64 %rd26, %rd24, %rd14;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB31_4;

BB31_3:
cvt.rn.f32.s64	%f5, %rd26;
fma.rn.f32 %f6, %f4, %f5, %f3;
st.global.f32 [%rd25], %f6;
add.s64 %rd26, %rd26, %rd4;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB31_3;

BB31_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPfSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIfEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPfSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIfEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPfSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIfEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPfSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIfEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPfSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIfEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPfSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIfEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPfSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIfEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPfSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIfEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB32_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd12;

BB32_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB32_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB32_4:
ld.global.f32 %f1, [%rd20];
st.global.f32 [%rd19], %f1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB32_4;

BB32_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPfSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIfEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPfSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIfEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPfSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIfEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPfSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIfEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPfSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIfEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPfSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIfEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPfSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIfEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPfSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIfEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB33_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd19;

BB33_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB33_4;

BB33_3:
ld.global.f32 %f1, [%rd26];
st.global.f32 [%rd25], %f1;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB33_3;

BB33_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIfEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIfEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIfEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIfEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIfEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIfEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIfEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIfEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB34_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd12;

BB34_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB34_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB34_4:
ld.global.f32 %f1, [%rd20];
st.global.f32 [%rd19], %f1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB34_4;

BB34_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIfEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIfEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIfEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIfEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIfEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIfEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIfEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIfEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB35_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd19;

BB35_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB35_4;

BB35_3:
ld.global.f32 %f1, [%rd26];
st.global.f32 [%rd25], %f1;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB35_3;

BB35_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB36_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd12;

BB36_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB36_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB36_4:
ld.global.f32 %f1, [%rd20];
st.global.f32 [%rd19], %f1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB36_4;

BB36_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB37_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd19;

BB37_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB37_4;

BB37_3:
ld.global.f32 %f1, [%rd26];
st.global.f32 [%rd25], %f1;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB37_3;

BB37_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_10device_ptrIfEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIfEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_10device_ptrIfEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIfEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_10device_ptrIfEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIfEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_10device_ptrIfEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIfEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_10device_ptrIfEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIfEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_10device_ptrIfEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIfEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_10device_ptrIfEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIfEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_10device_ptrIfEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIfEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB38_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd12;

BB38_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB38_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB38_4:
ld.global.f32 %f1, [%rd20];
st.global.f32 [%rd19], %f1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB38_4;

BB38_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_10device_ptrIfEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIfEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_10device_ptrIfEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIfEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_10device_ptrIfEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIfEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_10device_ptrIfEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIfEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_10device_ptrIfEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIfEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_10device_ptrIfEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIfEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_10device_ptrIfEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIfEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_10device_ptrIfEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIfEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB39_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd19;

BB39_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB39_4;

BB39_3:
ld.global.f32 %f1, [%rd26];
st.global.f32 [%rd25], %f1;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB39_3;

BB39_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIiEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIiEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIiEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIiEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<19>;
.reg .b32 %r<31>;
.reg .b64 %rd<25>;


ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIiEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIiEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r22, %r23}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIiEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIiEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r26, %r27}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIiEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIiEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
ld.param.u32 %r19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIiEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIiEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.u32 %r12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIiEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIiEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIiEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIiEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIiEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIiEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd12, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd13, %rd12;
setp.eq.s64	%p2, %rd13, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB40_2;

cvt.s64.s32	%rd14, %r23;
mov.u32 %r28, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r28;
mov.u64 %rd15, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd16, %rd15;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd16;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd14;

BB40_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r29, %ctaid.x;
add.s32 %r5, %r29, %r19;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r20;
mad.lo.s32 %r30, %r5, %r4, %r1;
setp.ge.u32	%p4, %r30, %r12;
@%p4 bra BB40_5;

cvta.to.global.u64 %rd17, %rd11;
cvt.u64.u32	%rd18, %r30;
add.s64 %rd24, %rd18, %rd10;
mul.wide.u32 %rd19, %r30, 4;
add.s64 %rd23, %rd17, %rd19;
cvt.u64.u32	%rd3, %r26;
cvt.s64.s32	%rd4, %r27;
cvt.u64.u32	%rd5, %r6;

BB40_4:
mul.lo.s64 %rd20, %rd24, %rd4;
add.s64 %rd21, %rd20, %rd3;
st.global.u32 [%rd23], %rd21;
add.s64 %rd24, %rd24, %rd5;
shl.b64 %rd22, %rd5, 2;
add.s64 %rd23, %rd23, %rd22;
add.s32 %r30, %r30, %r6;
setp.lt.u32	%p5, %r30, %r12;
@%p5 bra BB40_4;

BB40_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIiEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIiEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIiEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIiEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<11>;
.reg .b32 %r<25>;
.reg .b64 %rd<30>;


ld.param.v2.u32 {%r13, %r14}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIiEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIiEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r15, %r16}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIiEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIiEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r19, %r20}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIiEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIiEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
ld.param.u32 %r12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIiEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIiEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIiEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIiEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIiEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIiEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIiEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIiEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB41_2;

cvt.s64.s32	%rd19, %r16;
mov.u32 %r21, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r21;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd19;

BB41_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r22, %ctaid.x;
add.s32 %r3, %r22, %r12;
bar.sync 0;
mad.lo.s32 %r23, %r3, %r2, %r1;
cvt.s64.s32	%rd27, %r23;
setp.ge.s64	%p4, %rd27, %rd16;
@%p4 bra BB41_5;

cvta.to.global.u64 %rd22, %rd15;
mul.lo.s32 %r24, %r2, %r13;
cvt.s64.s32	%rd3, %r24;
add.s64 %rd29, %rd27, %rd14;
shl.b64 %rd23, %rd27, 2;
add.s64 %rd28, %rd22, %rd23;
cvt.u64.u32	%rd6, %r19;
cvt.s64.s32	%rd7, %r20;

BB41_4:
mul.lo.s64 %rd24, %rd29, %rd7;
add.s64 %rd25, %rd24, %rd6;
st.global.u32 [%rd28], %rd25;
add.s64 %rd29, %rd29, %rd3;
shl.b64 %rd26, %rd3, 2;
add.s64 %rd28, %rd28, %rd26;
add.s64 %rd27, %rd27, %rd3;
setp.lt.s64	%p5, %rd27, %rd16;
@%p5 bra BB41_4;

BB41_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIiEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIiEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<28>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIiEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIiEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIiEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIiEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIiEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIiEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB42_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd12;

BB42_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r27, %r5, %r4, %r1;
setp.ge.u32	%p4, %r27, %r10;
@%p4 bra BB42_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r27, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB42_4:
ld.global.u32 %r26, [%rd20];
st.global.u32 [%rd19], %r26;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r27, %r27, %r6;
setp.lt.u32	%p5, %r27, %r10;
@%p5 bra BB42_4;

BB42_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIiEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIiEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<23>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIiEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIiEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIiEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIiEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIiEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIiEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB43_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd19;

BB43_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB43_4;

BB43_3:
ld.global.u32 %r22, [%rd26];
st.global.u32 [%rd25], %r22;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB43_3;

BB43_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<28>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB44_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd12;

BB44_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r27, %r5, %r4, %r1;
setp.ge.u32	%p4, %r27, %r10;
@%p4 bra BB44_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r27, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB44_4:
ld.global.u32 %r26, [%rd20];
st.global.u32 [%rd19], %r26;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r27, %r27, %r6;
setp.lt.u32	%p5, %r27, %r10;
@%p5 bra BB44_4;

BB44_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<23>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB45_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd19;

BB45_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB45_4;

BB45_3:
ld.global.u32 %r22, [%rd26];
st.global.u32 [%rd25], %r22;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB45_3;

BB45_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<28>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB46_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd12;

BB46_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r27, %r5, %r4, %r1;
setp.ge.u32	%p4, %r27, %r10;
@%p4 bra BB46_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r27, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB46_4:
ld.global.u32 %r26, [%rd20];
st.global.u32 [%rd19], %r26;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r27, %r27, %r6;
setp.lt.u32	%p5, %r27, %r10;
@%p5 bra BB46_4;

BB46_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<23>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB47_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd19;

BB47_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB47_4;

BB47_3:
ld.global.u32 %r22, [%rd26];
st.global.u32 [%rd25], %r22;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB47_3;

BB47_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<28>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB48_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd12;

BB48_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r27, %r5, %r4, %r1;
setp.ge.u32	%p4, %r27, %r10;
@%p4 bra BB48_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r27, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB48_4:
ld.global.u32 %r26, [%rd20];
st.global.u32 [%rd19], %r26;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r27, %r27, %r6;
setp.lt.u32	%p5, %r27, %r10;
@%p5 bra BB48_4;

BB48_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<23>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB49_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd19;

BB49_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB49_4;

BB49_3:
ld.global.u32 %r22, [%rd26];
st.global.u32 [%rd25], %r22;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB49_3;

BB49_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[88]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<19>;
.reg .b32 %r<27>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+80];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd14, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd15, %rd14;
setp.eq.s64	%p2, %rd15, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB50_2;

cvt.s64.s32	%rd16, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r24;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd18, %rd17;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd18;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd16;

BB50_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB50_5;

cvta.to.global.u64 %rd19, %rd11;
cvt.u64.u32	%rd20, %r26;
add.s64 %rd26, %rd20, %rd10;
mul.wide.u32 %rd21, %r26, 8;
add.s64 %rd25, %rd19, %rd21;
cvt.u64.u32	%rd5, %r6;

BB50_4:
mul.lo.s64 %rd22, %rd26, %rd13;
add.s64 %rd23, %rd22, %rd12;
st.global.u64 [%rd25], %rd23;
add.s64 %rd26, %rd26, %rd5;
shl.b64 %rd24, %rd5, 3;
add.s64 %rd25, %rd25, %rd24;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB50_4;

BB50_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[88]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<11>;
.reg .b32 %r<22>;
.reg .b64 %rd<33>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd18, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd21, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd22, %rd21;
setp.eq.s64	%p2, %rd22, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB51_2;

cvt.s64.s32	%rd23, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r18;
mov.u64 %rd24, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd25, %rd24;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd25;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd23;

BB51_2:
cvta.to.global.u64 %rd2, %rd17;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd6, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd30, %r21;
add.s64 %rd32, %rd30, %rd16;
mul.wide.s32 %rd26, %r21, 8;
add.s64 %rd31, %rd2, %rd26;
setp.ge.s64	%p4, %rd30, %rd20;
@%p4 bra BB51_4;

BB51_3:
mul.lo.s64 %rd27, %rd32, %rd19;
add.s64 %rd28, %rd27, %rd18;
st.global.u64 [%rd31], %rd28;
add.s64 %rd32, %rd32, %rd6;
shl.b64 %rd29, %rd6, 3;
add.s64 %rd31, %rd31, %rd29;
add.s64 %rd30, %rd30, %rd6;
setp.lt.s64	%p5, %rd30, %rd20;
@%p5 bra BB51_3;

BB51_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIlEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIlEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIlEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIlEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIlEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIlEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIlEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIlEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB52_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd12;

BB52_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB52_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB52_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB52_4;

BB52_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIlEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIlEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIlEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIlEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIlEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIlEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIlEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIlEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB53_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd19;

BB53_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB53_4;

BB53_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB53_3;

BB53_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB54_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd12;

BB54_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB54_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB54_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB54_4;

BB54_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB55_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd19;

BB55_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB55_4;

BB55_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB55_3;

BB55_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB56_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd12;

BB56_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB56_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB56_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB56_4;

BB56_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB57_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd19;

BB57_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB57_4;

BB57_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB57_3;

BB57_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB58_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd12;

BB58_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB58_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB58_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB58_4;

BB58_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB59_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd19;

BB59_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB59_4;

BB59_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB59_3;

BB59_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIsEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIsEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIsEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIsEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<15>;
.reg .b32 %r<27>;
.reg .b64 %rd<25>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIsEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIsEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIsEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIsEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.v2.u16 {%rs9, %rs10}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIsEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIsEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIsEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIsEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIsEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIsEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIsEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIsEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIsEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIsEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd12, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd13, %rd12;
setp.eq.s64	%p2, %rd13, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB60_2;

cvt.s64.s32	%rd14, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r24;
mov.u64 %rd15, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd16, %rd15;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd16;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd14;

BB60_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB60_5;

cvta.to.global.u64 %rd17, %rd11;
cvt.u64.u32	%rd18, %r26;
add.s64 %rd24, %rd18, %rd10;
mul.wide.u32 %rd19, %r26, 2;
add.s64 %rd23, %rd17, %rd19;
cvt.u64.u16	%rd3, %rs9;
cvt.s64.s16	%rd4, %rs10;
cvt.u64.u32	%rd5, %r6;

BB60_4:
mul.lo.s64 %rd20, %rd24, %rd4;
add.s64 %rd21, %rd20, %rd3;
st.global.u16 [%rd23], %rd21;
add.s64 %rd24, %rd24, %rd5;
shl.b64 %rd22, %rd5, 1;
add.s64 %rd23, %rd23, %rd22;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB60_4;

BB60_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIsEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIsEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIsEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIsEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<15>;
.reg .b32 %r<21>;
.reg .b64 %rd<30>;


ld.param.v2.u32 {%r11, %r12}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIsEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIsEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r13, %r14}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIsEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIsEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.v2.u16 {%rs9, %rs10}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIsEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIsEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIsEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIsEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIsEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIsEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIsEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIsEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIsEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIsEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB61_2;

cvt.s64.s32	%rd19, %r14;
mov.u32 %r17, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r17;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd19;

BB61_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r18, %ctaid.x;
add.s32 %r3, %r18, %r10;
bar.sync 0;
mad.lo.s32 %r19, %r3, %r2, %r1;
cvt.s64.s32	%rd27, %r19;
setp.ge.s64	%p4, %rd27, %rd16;
@%p4 bra BB61_5;

cvta.to.global.u64 %rd22, %rd15;
mul.lo.s32 %r20, %r2, %r11;
cvt.s64.s32	%rd3, %r20;
add.s64 %rd29, %rd27, %rd14;
shl.b64 %rd23, %rd27, 1;
add.s64 %rd28, %rd22, %rd23;
cvt.u64.u16	%rd6, %rs9;
cvt.s64.s16	%rd7, %rs10;

BB61_4:
mul.lo.s64 %rd24, %rd29, %rd7;
add.s64 %rd25, %rd24, %rd6;
st.global.u16 [%rd28], %rd25;
add.s64 %rd29, %rd29, %rd3;
shl.b64 %rd26, %rd3, 1;
add.s64 %rd28, %rd28, %rd26;
add.s64 %rd27, %rd27, %rd3;
setp.lt.s64	%p5, %rd27, %rd16;
@%p5 bra BB61_4;

BB61_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPsSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIsEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPsSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIsEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPsSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIsEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPsSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIsEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPsSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIsEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPsSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIsEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPsSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIsEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPsSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIsEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB62_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd12;

BB62_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB62_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 2;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 1;

BB62_4:
ld.global.u16 %rs12, [%rd20];
st.global.u16 [%rd19], %rs12;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB62_4;

BB62_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPsSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIsEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPsSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIsEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPsSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIsEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPsSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIsEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPsSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIsEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPsSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIsEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPsSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIsEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPsSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIsEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB63_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd19;

BB63_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 2;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB63_4;

BB63_3:
ld.global.u16 %rs12, [%rd26];
st.global.u16 [%rd25], %rs12;
shl.b64 %rd23, %rd4, 1;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB63_3;

BB63_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIsEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIsEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIsEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIsEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIsEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIsEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIsEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIsEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB64_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd12;

BB64_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB64_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 2;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 1;

BB64_4:
ld.global.u16 %rs12, [%rd20];
st.global.u16 [%rd19], %rs12;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB64_4;

BB64_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIsEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIsEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIsEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIsEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIsEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIsEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIsEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIsEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB65_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd19;

BB65_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 2;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB65_4;

BB65_3:
ld.global.u16 %rs12, [%rd26];
st.global.u16 [%rd25], %rs12;
shl.b64 %rd23, %rd4, 1;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB65_3;

BB65_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB66_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd12;

BB66_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB66_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 2;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 1;

BB66_4:
ld.global.u16 %rs12, [%rd20];
st.global.u16 [%rd19], %rs12;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB66_4;

BB66_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB67_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd19;

BB67_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 2;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB67_4;

BB67_3:
ld.global.u16 %rs12, [%rd26];
st.global.u16 [%rd25], %rs12;
shl.b64 %rd23, %rd4, 1;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB67_3;

BB67_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_10device_ptrIsEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIsEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_10device_ptrIsEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIsEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_10device_ptrIsEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIsEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_10device_ptrIsEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIsEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_10device_ptrIsEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIsEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_10device_ptrIsEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIsEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_10device_ptrIsEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIsEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_10device_ptrIsEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIsEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB68_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd12;

BB68_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB68_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 2;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 1;

BB68_4:
ld.global.u16 %rs12, [%rd20];
st.global.u16 [%rd19], %rs12;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB68_4;

BB68_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_10device_ptrIsEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIsEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_10device_ptrIsEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIsEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_10device_ptrIsEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIsEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_10device_ptrIsEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIsEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_10device_ptrIsEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIsEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_10device_ptrIsEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIsEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_10device_ptrIsEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIsEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKsNS_10device_ptrIsEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIsEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB69_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_00005657_00000000_7_TensorFactories_cpp1_ii_cd88c61a19s_on_chip_allocatorE+16], %rd19;

BB69_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 2;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB69_4;

BB69_3:
ld.global.u16 %rs12, [%rd26];
st.global.u16 [%rd25], %rs12;
shl.b64 %rd23, %rd4, 1;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB69_3;

BB69_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_11EmptyKernelIvEEvv(

)
{



ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE16PtxUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE(
.param .u64 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE16PtxUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_0,
.param .u64 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE16PtxUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_1,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE16PtxUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_2,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE16PtxUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_3,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE16PtxUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_4,
.param .u8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE16PtxUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_5,
.param .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE16PtxUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6[36]
)
.maxntid 128, 1, 1
{
.reg .pred %p<18>;
.reg .b16 %rs<158>;
.reg .b32 %r<580>;
.reg .b64 %rd<277>;

	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE16PtxUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE$__cuda_local_var_232292_74_non_const_temp_storage[4224];

ld.param.u64 %rd10, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE16PtxUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_0];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE16PtxUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_1];
ld.param.u32 %r110, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE16PtxUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_3];
ld.param.u32 %r111, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE16PtxUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_4];
ld.param.u32 %r120, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE16PtxUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+32];
ld.param.u32 %r119, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE16PtxUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+28];
ld.param.u32 %r117, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE16PtxUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+20];
ld.param.u32 %r116, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE16PtxUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+16];
ld.param.u32 %r115, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE16PtxUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+12];
ld.param.u32 %r114, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE16PtxUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+8];
ld.param.u32 %r112, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE16PtxUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6];
ld.param.u32 %r113, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE16PtxUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+4];
mov.u32 %r1, %ctaid.x;
setp.lt.s32	%p3, %r1, %r113;
@%p3 bra BB71_3;
bra.uni BB71_1;

BB71_3:
mul.lo.s32 %r569, %r1, %r114;
add.s32 %r556, %r569, %r114;
bra.uni BB71_4;

BB71_1:
mov.u32 %r556, %r120;
mov.u32 %r569, %r119;
setp.ge.s32	%p4, %r1, %r112;
@%p4 bra BB71_4;

mad.lo.s32 %r569, %r1, %r115, %r116;
add.s32 %r121, %r569, %r115;
min.s32 %r556, %r121, %r117;

BB71_4:
mov.u32 %r8, %r569;
mov.u32 %r130, %tid.x;
mul.wide.u32 %rd12, %r130, 4;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE16PtxUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE$__cuda_local_var_232292_74_non_const_temp_storage;
add.s64 %rd14, %rd13, %rd12;
mov.u32 %r578, 0;
st.shared.u32 [%rd14], %r578;
st.shared.u32 [%rd14+512], %r578;
st.shared.u32 [%rd14+1024], %r578;
st.shared.u32 [%rd14+1536], %r578;
st.shared.u32 [%rd14+2048], %r578;
st.shared.u32 [%rd14+2560], %r578;
st.shared.u32 [%rd14+3072], %r578;
st.shared.u32 [%rd14+3584], %r578;
add.s32 %r131, %r8, 32640;
setp.gt.s32	%p5, %r131, %r556;
mov.u32 %r574, %r578;
mov.u32 %r573, %r578;
mov.u32 %r572, %r578;
mov.u32 %r571, %r578;
mov.u32 %r577, %r578;
mov.u32 %r576, %r578;
mov.u32 %r575, %r578;
mov.u32 %r568, %r8;
@%p5 bra BB71_13;

add.s32 %r558, %r8, 30720;
mov.u32 %r578, 0;
mov.u32 %r574, %r578;
mov.u32 %r573, %r578;
mov.u32 %r572, %r578;
mov.u32 %r571, %r578;
mov.u32 %r577, %r578;
mov.u32 %r576, %r578;
mov.u32 %r575, %r578;
mov.u32 %r557, %r578;

BB71_6:
mov.u32 %r20, %r558;
add.s32 %r142, %r8, %r557;
cvt.s64.s32	%rd15, %r142;
cvt.s64.s32	%rd16, %r130;
add.s64 %rd17, %rd10, %rd16;
add.s64 %rd275, %rd17, %rd15;
mov.u32 %r559, -17;

BB71_7:

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd275]; cvt.u16.u8 %rs1, datum;}

	cvt.u32.u16	%r22, %rs1;
add.s64 %rd19, %rd275, 128;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd19]; cvt.u16.u8 %rs2, datum;}

	cvt.u32.u16	%r23, %rs2;
add.s64 %rd20, %rd275, 256;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd20]; cvt.u16.u8 %rs3, datum;}

	cvt.u32.u16	%r24, %rs3;
add.s64 %rd21, %rd275, 384;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd21]; cvt.u16.u8 %rs4, datum;}

	cvt.u32.u16	%r25, %rs4;
add.s64 %rd22, %rd275, 512;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd22]; cvt.u16.u8 %rs5, datum;}

	cvt.u32.u16	%r26, %rs5;
add.s64 %rd23, %rd275, 640;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd23]; cvt.u16.u8 %rs6, datum;}

	cvt.u32.u16	%r27, %rs6;
add.s64 %rd24, %rd275, 768;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd24]; cvt.u16.u8 %rs7, datum;}

	cvt.u32.u16	%r28, %rs7;
add.s64 %rd25, %rd275, 896;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd25]; cvt.u16.u8 %rs8, datum;}

	cvt.u32.u16	%r29, %rs8;
add.s64 %rd26, %rd275, 1024;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd26]; cvt.u16.u8 %rs9, datum;}

	cvt.u32.u16	%r30, %rs9;
add.s64 %rd27, %rd275, 1152;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd27]; cvt.u16.u8 %rs10, datum;}

	cvt.u32.u16	%r31, %rs10;
add.s64 %rd28, %rd275, 1280;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd28]; cvt.u16.u8 %rs11, datum;}

	cvt.u32.u16	%r32, %rs11;
add.s64 %rd29, %rd275, 1408;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd29]; cvt.u16.u8 %rs12, datum;}

	cvt.u32.u16	%r33, %rs12;
add.s64 %rd30, %rd275, 1536;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd30]; cvt.u16.u8 %rs13, datum;}

	cvt.u32.u16	%r34, %rs13;
add.s64 %rd31, %rd275, 1664;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd31]; cvt.u16.u8 %rs14, datum;}

	cvt.u32.u16	%r35, %rs14;
add.s64 %rd32, %rd275, 1792;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd32]; cvt.u16.u8 %rs15, datum;}

	cvt.u32.u16	%r36, %rs15;
bar.sync 0;
and.b32 %r145, %r22, 255;

	bfe.u32 %r144, %r145, %r110, %r111;

	and.b32 %r204, %r144, 3;
cvt.u64.u32	%rd33, %r204;
bfe.u32 %r205, %r144, 2, 6;
mul.wide.u32 %rd34, %r205, 512;
add.s64 %rd36, %rd13, %rd34;
add.s64 %rd38, %rd36, %rd12;
add.s64 %rd39, %rd38, %rd33;
ld.shared.u8 %rs16, [%rd39];
add.s16 %rs17, %rs16, 1;
st.shared.u8 [%rd39], %rs17;
and.b32 %r149, %r23, 255;

	bfe.u32 %r148, %r149, %r110, %r111;

	and.b32 %r207, %r148, 3;
cvt.u64.u32	%rd40, %r207;
bfe.u32 %r208, %r148, 2, 6;
mul.wide.u32 %rd41, %r208, 512;
add.s64 %rd42, %rd13, %rd41;
add.s64 %rd43, %rd42, %rd12;
add.s64 %rd44, %rd43, %rd40;
ld.shared.u8 %rs18, [%rd44];
add.s16 %rs19, %rs18, 1;
st.shared.u8 [%rd44], %rs19;
and.b32 %r153, %r24, 255;

	bfe.u32 %r152, %r153, %r110, %r111;

	and.b32 %r209, %r152, 3;
cvt.u64.u32	%rd45, %r209;
bfe.u32 %r210, %r152, 2, 6;
mul.wide.u32 %rd46, %r210, 512;
add.s64 %rd47, %rd13, %rd46;
add.s64 %rd48, %rd47, %rd12;
add.s64 %rd49, %rd48, %rd45;
ld.shared.u8 %rs20, [%rd49];
add.s16 %rs21, %rs20, 1;
st.shared.u8 [%rd49], %rs21;
and.b32 %r157, %r25, 255;

	bfe.u32 %r156, %r157, %r110, %r111;

	and.b32 %r211, %r156, 3;
cvt.u64.u32	%rd50, %r211;
bfe.u32 %r212, %r156, 2, 6;
mul.wide.u32 %rd51, %r212, 512;
add.s64 %rd52, %rd13, %rd51;
add.s64 %rd53, %rd52, %rd12;
add.s64 %rd54, %rd53, %rd50;
ld.shared.u8 %rs22, [%rd54];
add.s16 %rs23, %rs22, 1;
st.shared.u8 [%rd54], %rs23;
and.b32 %r161, %r26, 255;

	bfe.u32 %r160, %r161, %r110, %r111;

	and.b32 %r213, %r160, 3;
cvt.u64.u32	%rd55, %r213;
bfe.u32 %r214, %r160, 2, 6;
mul.wide.u32 %rd56, %r214, 512;
add.s64 %rd57, %rd13, %rd56;
add.s64 %rd58, %rd57, %rd12;
add.s64 %rd59, %rd58, %rd55;
ld.shared.u8 %rs24, [%rd59];
add.s16 %rs25, %rs24, 1;
st.shared.u8 [%rd59], %rs25;
and.b32 %r165, %r27, 255;

	bfe.u32 %r164, %r165, %r110, %r111;

	and.b32 %r215, %r164, 3;
cvt.u64.u32	%rd60, %r215;
bfe.u32 %r216, %r164, 2, 6;
mul.wide.u32 %rd61, %r216, 512;
add.s64 %rd62, %rd13, %rd61;
add.s64 %rd63, %rd62, %rd12;
add.s64 %rd64, %rd63, %rd60;
ld.shared.u8 %rs26, [%rd64];
add.s16 %rs27, %rs26, 1;
st.shared.u8 [%rd64], %rs27;
and.b32 %r169, %r28, 255;

	bfe.u32 %r168, %r169, %r110, %r111;

	and.b32 %r217, %r168, 3;
cvt.u64.u32	%rd65, %r217;
bfe.u32 %r218, %r168, 2, 6;
mul.wide.u32 %rd66, %r218, 512;
add.s64 %rd67, %rd13, %rd66;
add.s64 %rd68, %rd67, %rd12;
add.s64 %rd69, %rd68, %rd65;
ld.shared.u8 %rs28, [%rd69];
add.s16 %rs29, %rs28, 1;
st.shared.u8 [%rd69], %rs29;
and.b32 %r173, %r29, 255;

	bfe.u32 %r172, %r173, %r110, %r111;

	and.b32 %r219, %r172, 3;
cvt.u64.u32	%rd70, %r219;
bfe.u32 %r220, %r172, 2, 6;
mul.wide.u32 %rd71, %r220, 512;
add.s64 %rd72, %rd13, %rd71;
add.s64 %rd73, %rd72, %rd12;
add.s64 %rd74, %rd73, %rd70;
ld.shared.u8 %rs30, [%rd74];
add.s16 %rs31, %rs30, 1;
st.shared.u8 [%rd74], %rs31;
and.b32 %r177, %r30, 255;

	bfe.u32 %r176, %r177, %r110, %r111;

	and.b32 %r221, %r176, 3;
cvt.u64.u32	%rd75, %r221;
bfe.u32 %r222, %r176, 2, 6;
mul.wide.u32 %rd76, %r222, 512;
add.s64 %rd77, %rd13, %rd76;
add.s64 %rd78, %rd77, %rd12;
add.s64 %rd79, %rd78, %rd75;
ld.shared.u8 %rs32, [%rd79];
add.s16 %rs33, %rs32, 1;
st.shared.u8 [%rd79], %rs33;
and.b32 %r181, %r31, 255;

	bfe.u32 %r180, %r181, %r110, %r111;

	and.b32 %r223, %r180, 3;
cvt.u64.u32	%rd80, %r223;
bfe.u32 %r224, %r180, 2, 6;
mul.wide.u32 %rd81, %r224, 512;
add.s64 %rd82, %rd13, %rd81;
add.s64 %rd83, %rd82, %rd12;
add.s64 %rd84, %rd83, %rd80;
ld.shared.u8 %rs34, [%rd84];
add.s16 %rs35, %rs34, 1;
st.shared.u8 [%rd84], %rs35;
and.b32 %r185, %r32, 255;

	bfe.u32 %r184, %r185, %r110, %r111;

	and.b32 %r225, %r184, 3;
cvt.u64.u32	%rd85, %r225;
bfe.u32 %r226, %r184, 2, 6;
mul.wide.u32 %rd86, %r226, 512;
add.s64 %rd87, %rd13, %rd86;
add.s64 %rd88, %rd87, %rd12;
add.s64 %rd89, %rd88, %rd85;
ld.shared.u8 %rs36, [%rd89];
add.s16 %rs37, %rs36, 1;
st.shared.u8 [%rd89], %rs37;
and.b32 %r189, %r33, 255;

	bfe.u32 %r188, %r189, %r110, %r111;

	and.b32 %r227, %r188, 3;
cvt.u64.u32	%rd90, %r227;
bfe.u32 %r228, %r188, 2, 6;
mul.wide.u32 %rd91, %r228, 512;
add.s64 %rd92, %rd13, %rd91;
add.s64 %rd93, %rd92, %rd12;
add.s64 %rd94, %rd93, %rd90;
ld.shared.u8 %rs38, [%rd94];
add.s16 %rs39, %rs38, 1;
st.shared.u8 [%rd94], %rs39;
and.b32 %r193, %r34, 255;

	bfe.u32 %r192, %r193, %r110, %r111;

	and.b32 %r229, %r192, 3;
cvt.u64.u32	%rd95, %r229;
bfe.u32 %r230, %r192, 2, 6;
mul.wide.u32 %rd96, %r230, 512;
add.s64 %rd97, %rd13, %rd96;
add.s64 %rd98, %rd97, %rd12;
add.s64 %rd99, %rd98, %rd95;
ld.shared.u8 %rs40, [%rd99];
add.s16 %rs41, %rs40, 1;
st.shared.u8 [%rd99], %rs41;
and.b32 %r197, %r35, 255;

	bfe.u32 %r196, %r197, %r110, %r111;

	and.b32 %r231, %r196, 3;
cvt.u64.u32	%rd100, %r231;
bfe.u32 %r232, %r196, 2, 6;
mul.wide.u32 %rd101, %r232, 512;
add.s64 %rd102, %rd13, %rd101;
add.s64 %rd103, %rd102, %rd12;
add.s64 %rd104, %rd103, %rd100;
ld.shared.u8 %rs42, [%rd104];
add.s16 %rs43, %rs42, 1;
st.shared.u8 [%rd104], %rs43;
and.b32 %r201, %r36, 255;

	bfe.u32 %r200, %r201, %r110, %r111;

	and.b32 %r233, %r200, 3;
cvt.u64.u32	%rd105, %r233;
bfe.u32 %r234, %r200, 2, 6;
mul.wide.u32 %rd106, %r234, 512;
add.s64 %rd107, %rd13, %rd106;
add.s64 %rd108, %rd107, %rd12;
add.s64 %rd109, %rd108, %rd105;
ld.shared.u8 %rs44, [%rd109];
add.s16 %rs45, %rs44, 1;
st.shared.u8 [%rd109], %rs45;
add.s64 %rd275, %rd275, 1920;
add.s32 %r559, %r559, 1;
setp.ne.s32	%p6, %r559, 0;
@%p6 bra BB71_7;

setp.lt.u32	%p1, %r130, 256;
bar.sync 0;
@!%p1 bra BB71_10;
bra.uni BB71_9;

BB71_9:
shr.u32 %r237, %r130, 5;
and.b32 %r238, %r130, 31;
mul.wide.u32 %rd110, %r237, 512;
add.s64 %rd112, %rd13, %rd110;
mul.wide.u32 %rd113, %r238, 4;
add.s64 %rd114, %rd112, %rd113;
ld.shared.v4.u8 {%rs46, %rs47, %rs48, %rs49}, [%rd114];
cvt.u32.u16	%r239, %rs49;
cvt.u32.u16	%r240, %rs48;
cvt.u32.u16	%r241, %rs47;
cvt.u32.u16	%r242, %rs46;
add.s32 %r243, %r574, %r242;
add.s32 %r244, %r573, %r241;
add.s32 %r245, %r572, %r240;
add.s32 %r246, %r571, %r239;
ld.shared.v4.u8 {%rs50, %rs51, %rs52, %rs53}, [%rd114+128];
cvt.u32.u16	%r247, %rs53;
cvt.u32.u16	%r248, %rs52;
cvt.u32.u16	%r249, %rs51;
cvt.u32.u16	%r250, %rs50;
add.s32 %r251, %r243, %r250;
add.s32 %r252, %r244, %r249;
add.s32 %r253, %r245, %r248;
add.s32 %r254, %r246, %r247;
ld.shared.v4.u8 {%rs54, %rs55, %rs56, %rs57}, [%rd114+256];
cvt.u32.u16	%r255, %rs57;
cvt.u32.u16	%r256, %rs56;
cvt.u32.u16	%r257, %rs55;
cvt.u32.u16	%r258, %rs54;
add.s32 %r259, %r251, %r258;
add.s32 %r260, %r252, %r257;
add.s32 %r261, %r253, %r256;
add.s32 %r262, %r254, %r255;
ld.shared.v4.u8 {%rs58, %rs59, %rs60, %rs61}, [%rd114+384];
cvt.u32.u16	%r263, %rs61;
cvt.u32.u16	%r264, %rs60;
cvt.u32.u16	%r265, %rs59;
cvt.u32.u16	%r266, %rs58;
add.s32 %r574, %r259, %r266;
add.s32 %r573, %r260, %r265;
add.s32 %r572, %r261, %r264;
add.s32 %r571, %r262, %r263;

BB71_10:
shr.u32 %r268, %r130, 5;
add.s32 %r269, %r268, 4;
setp.gt.u32	%p7, %r269, 7;
@%p7 bra BB71_12;

and.b32 %r272, %r130, 31;
mul.wide.u32 %rd115, %r268, 512;
add.s64 %rd117, %rd13, %rd115;
mul.wide.u32 %rd118, %r272, 4;
add.s64 %rd119, %rd117, %rd118;
ld.shared.v4.u8 {%rs62, %rs63, %rs64, %rs65}, [%rd119+2048];
cvt.u32.u16	%r273, %rs65;
cvt.u32.u16	%r274, %rs64;
cvt.u32.u16	%r275, %rs63;
cvt.u32.u16	%r276, %rs62;
add.s32 %r277, %r577, %r276;
add.s32 %r278, %r576, %r275;
add.s32 %r279, %r575, %r274;
add.s32 %r280, %r578, %r273;
ld.shared.v4.u8 {%rs66, %rs67, %rs68, %rs69}, [%rd119+2176];
cvt.u32.u16	%r281, %rs69;
cvt.u32.u16	%r282, %rs68;
cvt.u32.u16	%r283, %rs67;
cvt.u32.u16	%r284, %rs66;
add.s32 %r285, %r277, %r284;
add.s32 %r286, %r278, %r283;
add.s32 %r287, %r279, %r282;
add.s32 %r288, %r280, %r281;
ld.shared.v4.u8 {%rs70, %rs71, %rs72, %rs73}, [%rd119+2304];
cvt.u32.u16	%r289, %rs73;
cvt.u32.u16	%r290, %rs72;
cvt.u32.u16	%r291, %rs71;
cvt.u32.u16	%r292, %rs70;
add.s32 %r293, %r285, %r292;
add.s32 %r294, %r286, %r291;
add.s32 %r295, %r287, %r290;
add.s32 %r296, %r288, %r289;
ld.shared.v4.u8 {%rs74, %rs75, %rs76, %rs77}, [%rd119+2432];
cvt.u32.u16	%r297, %rs77;
cvt.u32.u16	%r298, %rs76;
cvt.u32.u16	%r299, %rs75;
cvt.u32.u16	%r300, %rs74;
add.s32 %r577, %r293, %r300;
add.s32 %r576, %r294, %r299;
add.s32 %r575, %r295, %r298;
add.s32 %r578, %r296, %r297;

BB71_12:
bar.sync 0;
mov.u32 %r302, 0;
st.shared.u32 [%rd14], %r302;
st.shared.u32 [%rd14+512], %r302;
st.shared.u32 [%rd14+1024], %r302;
st.shared.u32 [%rd14+1536], %r302;
st.shared.u32 [%rd14+2048], %r302;
st.shared.u32 [%rd14+2560], %r302;
st.shared.u32 [%rd14+3072], %r302;
st.shared.u32 [%rd14+3584], %r302;
add.s32 %r303, %r20, 34560;
add.s32 %r558, %r20, 32640;
add.s32 %r557, %r557, 32640;
add.s32 %r56, %r20, 1920;
setp.le.s32	%p8, %r303, %r556;
mov.u32 %r568, %r56;
@%p8 bra BB71_6;

BB71_13:
mov.u32 %r565, %r568;
add.s32 %r567, %r565, 1920;
setp.gt.s32	%p9, %r567, %r556;
@%p9 bra BB71_16;

mov.u32 %r566, %r565;

BB71_15:
mov.u32 %r563, %r567;
mov.u32 %r68, %r566;
mov.u32 %r566, %r563;
cvt.s64.s32	%rd138, %r130;
cvt.s64.s32	%rd139, %r68;
add.s64 %rd140, %rd138, %rd139;
add.s64 %rd123, %rd10, %rd140;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd123]; cvt.u16.u8 %rs78, datum;}

	cvt.u32.u16	%r70, %rs78;
add.s32 %r304, %r130, 128;
cvt.s64.s32	%rd141, %r304;
add.s64 %rd142, %rd141, %rd139;
add.s64 %rd124, %rd10, %rd142;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd124]; cvt.u16.u8 %rs79, datum;}

	cvt.u32.u16	%r71, %rs79;
add.s32 %r305, %r130, 256;
cvt.s64.s32	%rd143, %r305;
add.s64 %rd144, %rd143, %rd139;
add.s64 %rd125, %rd10, %rd144;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd125]; cvt.u16.u8 %rs80, datum;}

	cvt.u32.u16	%r72, %rs80;
add.s32 %r306, %r130, 384;
cvt.s64.s32	%rd145, %r306;
add.s64 %rd146, %rd145, %rd139;
add.s64 %rd126, %rd10, %rd146;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd126]; cvt.u16.u8 %rs81, datum;}

	cvt.u32.u16	%r73, %rs81;
add.s32 %r307, %r130, 512;
cvt.s64.s32	%rd147, %r307;
add.s64 %rd148, %rd147, %rd139;
add.s64 %rd127, %rd10, %rd148;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd127]; cvt.u16.u8 %rs82, datum;}

	cvt.u32.u16	%r74, %rs82;
add.s32 %r308, %r130, 640;
cvt.s64.s32	%rd149, %r308;
add.s64 %rd150, %rd149, %rd139;
add.s64 %rd128, %rd10, %rd150;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd128]; cvt.u16.u8 %rs83, datum;}

	cvt.u32.u16	%r75, %rs83;
add.s32 %r309, %r130, 768;
cvt.s64.s32	%rd151, %r309;
add.s64 %rd152, %rd151, %rd139;
add.s64 %rd129, %rd10, %rd152;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd129]; cvt.u16.u8 %rs84, datum;}

	cvt.u32.u16	%r76, %rs84;
add.s32 %r310, %r130, 896;
cvt.s64.s32	%rd153, %r310;
add.s64 %rd154, %rd153, %rd139;
add.s64 %rd130, %rd10, %rd154;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd130]; cvt.u16.u8 %rs85, datum;}

	cvt.u32.u16	%r77, %rs85;
add.s32 %r311, %r130, 1024;
cvt.s64.s32	%rd155, %r311;
add.s64 %rd156, %rd155, %rd139;
add.s64 %rd131, %rd10, %rd156;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd131]; cvt.u16.u8 %rs86, datum;}

	cvt.u32.u16	%r78, %rs86;
add.s32 %r312, %r130, 1152;
cvt.s64.s32	%rd157, %r312;
add.s64 %rd158, %rd157, %rd139;
add.s64 %rd132, %rd10, %rd158;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd132]; cvt.u16.u8 %rs87, datum;}

	cvt.u32.u16	%r79, %rs87;
add.s32 %r313, %r130, 1280;
cvt.s64.s32	%rd159, %r313;
add.s64 %rd160, %rd159, %rd139;
add.s64 %rd133, %rd10, %rd160;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd133]; cvt.u16.u8 %rs88, datum;}

	cvt.u32.u16	%r80, %rs88;
add.s32 %r314, %r130, 1408;
cvt.s64.s32	%rd161, %r314;
add.s64 %rd162, %rd161, %rd139;
add.s64 %rd134, %rd10, %rd162;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd134]; cvt.u16.u8 %rs89, datum;}

	cvt.u32.u16	%r81, %rs89;
add.s32 %r315, %r130, 1536;
cvt.s64.s32	%rd163, %r315;
add.s64 %rd164, %rd163, %rd139;
add.s64 %rd135, %rd10, %rd164;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd135]; cvt.u16.u8 %rs90, datum;}

	cvt.u32.u16	%r82, %rs90;
add.s32 %r316, %r130, 1664;
cvt.s64.s32	%rd165, %r316;
add.s64 %rd166, %rd165, %rd139;
add.s64 %rd136, %rd10, %rd166;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd136]; cvt.u16.u8 %rs91, datum;}

	cvt.u32.u16	%r83, %rs91;
add.s32 %r317, %r130, 1792;
cvt.s64.s32	%rd167, %r317;
add.s64 %rd168, %rd167, %rd139;
add.s64 %rd137, %rd10, %rd168;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd137]; cvt.u16.u8 %rs92, datum;}

	cvt.u32.u16	%r84, %rs92;
bar.sync 0;
and.b32 %r319, %r70, 255;

	bfe.u32 %r318, %r319, %r110, %r111;

	and.b32 %r378, %r318, 3;
cvt.u64.u32	%rd169, %r378;
bfe.u32 %r379, %r318, 2, 6;
mul.wide.u32 %rd170, %r379, 512;
add.s64 %rd172, %rd13, %rd170;
add.s64 %rd174, %rd172, %rd12;
add.s64 %rd175, %rd174, %rd169;
ld.shared.u8 %rs93, [%rd175];
add.s16 %rs94, %rs93, 1;
st.shared.u8 [%rd175], %rs94;
and.b32 %r323, %r71, 255;

	bfe.u32 %r322, %r323, %r110, %r111;

	and.b32 %r380, %r322, 3;
cvt.u64.u32	%rd176, %r380;
bfe.u32 %r381, %r322, 2, 6;
mul.wide.u32 %rd177, %r381, 512;
add.s64 %rd178, %rd13, %rd177;
add.s64 %rd179, %rd178, %rd12;
add.s64 %rd180, %rd179, %rd176;
ld.shared.u8 %rs95, [%rd180];
add.s16 %rs96, %rs95, 1;
st.shared.u8 [%rd180], %rs96;
and.b32 %r327, %r72, 255;

	bfe.u32 %r326, %r327, %r110, %r111;

	and.b32 %r382, %r326, 3;
cvt.u64.u32	%rd181, %r382;
bfe.u32 %r383, %r326, 2, 6;
mul.wide.u32 %rd182, %r383, 512;
add.s64 %rd183, %rd13, %rd182;
add.s64 %rd184, %rd183, %rd12;
add.s64 %rd185, %rd184, %rd181;
ld.shared.u8 %rs97, [%rd185];
add.s16 %rs98, %rs97, 1;
st.shared.u8 [%rd185], %rs98;
and.b32 %r331, %r73, 255;

	bfe.u32 %r330, %r331, %r110, %r111;

	and.b32 %r384, %r330, 3;
cvt.u64.u32	%rd186, %r384;
bfe.u32 %r385, %r330, 2, 6;
mul.wide.u32 %rd187, %r385, 512;
add.s64 %rd188, %rd13, %rd187;
add.s64 %rd189, %rd188, %rd12;
add.s64 %rd190, %rd189, %rd186;
ld.shared.u8 %rs99, [%rd190];
add.s16 %rs100, %rs99, 1;
st.shared.u8 [%rd190], %rs100;
and.b32 %r335, %r74, 255;

	bfe.u32 %r334, %r335, %r110, %r111;

	and.b32 %r386, %r334, 3;
cvt.u64.u32	%rd191, %r386;
bfe.u32 %r387, %r334, 2, 6;
mul.wide.u32 %rd192, %r387, 512;
add.s64 %rd193, %rd13, %rd192;
add.s64 %rd194, %rd193, %rd12;
add.s64 %rd195, %rd194, %rd191;
ld.shared.u8 %rs101, [%rd195];
add.s16 %rs102, %rs101, 1;
st.shared.u8 [%rd195], %rs102;
and.b32 %r339, %r75, 255;

	bfe.u32 %r338, %r339, %r110, %r111;

	and.b32 %r388, %r338, 3;
cvt.u64.u32	%rd196, %r388;
bfe.u32 %r389, %r338, 2, 6;
mul.wide.u32 %rd197, %r389, 512;
add.s64 %rd198, %rd13, %rd197;
add.s64 %rd199, %rd198, %rd12;
add.s64 %rd200, %rd199, %rd196;
ld.shared.u8 %rs103, [%rd200];
add.s16 %rs104, %rs103, 1;
st.shared.u8 [%rd200], %rs104;
and.b32 %r343, %r76, 255;

	bfe.u32 %r342, %r343, %r110, %r111;

	and.b32 %r390, %r342, 3;
cvt.u64.u32	%rd201, %r390;
bfe.u32 %r391, %r342, 2, 6;
mul.wide.u32 %rd202, %r391, 512;
add.s64 %rd203, %rd13, %rd202;
add.s64 %rd204, %rd203, %rd12;
add.s64 %rd205, %rd204, %rd201;
ld.shared.u8 %rs105, [%rd205];
add.s16 %rs106, %rs105, 1;
st.shared.u8 [%rd205], %rs106;
and.b32 %r347, %r77, 255;

	bfe.u32 %r346, %r347, %r110, %r111;

	and.b32 %r392, %r346, 3;
cvt.u64.u32	%rd206, %r392;
bfe.u32 %r393, %r346, 2, 6;
mul.wide.u32 %rd207, %r393, 512;
add.s64 %rd208, %rd13, %rd207;
add.s64 %rd209, %rd208, %rd12;
add.s64 %rd210, %rd209, %rd206;
ld.shared.u8 %rs107, [%rd210];
add.s16 %rs108, %rs107, 1;
st.shared.u8 [%rd210], %rs108;
and.b32 %r351, %r78, 255;

	bfe.u32 %r350, %r351, %r110, %r111;

	and.b32 %r394, %r350, 3;
cvt.u64.u32	%rd211, %r394;
bfe.u32 %r395, %r350, 2, 6;
mul.wide.u32 %rd212, %r395, 512;
add.s64 %rd213, %rd13, %rd212;
add.s64 %rd214, %rd213, %rd12;
add.s64 %rd215, %rd214, %rd211;
ld.shared.u8 %rs109, [%rd215];
add.s16 %rs110, %rs109, 1;
st.shared.u8 [%rd215], %rs110;
and.b32 %r355, %r79, 255;

	bfe.u32 %r354, %r355, %r110, %r111;

	and.b32 %r396, %r354, 3;
cvt.u64.u32	%rd216, %r396;
bfe.u32 %r397, %r354, 2, 6;
mul.wide.u32 %rd217, %r397, 512;
add.s64 %rd218, %rd13, %rd217;
add.s64 %rd219, %rd218, %rd12;
add.s64 %rd220, %rd219, %rd216;
ld.shared.u8 %rs111, [%rd220];
add.s16 %rs112, %rs111, 1;
st.shared.u8 [%rd220], %rs112;
and.b32 %r359, %r80, 255;

	bfe.u32 %r358, %r359, %r110, %r111;

	and.b32 %r398, %r358, 3;
cvt.u64.u32	%rd221, %r398;
bfe.u32 %r399, %r358, 2, 6;
mul.wide.u32 %rd222, %r399, 512;
add.s64 %rd223, %rd13, %rd222;
add.s64 %rd224, %rd223, %rd12;
add.s64 %rd225, %rd224, %rd221;
ld.shared.u8 %rs113, [%rd225];
add.s16 %rs114, %rs113, 1;
st.shared.u8 [%rd225], %rs114;
and.b32 %r363, %r81, 255;

	bfe.u32 %r362, %r363, %r110, %r111;

	and.b32 %r400, %r362, 3;
cvt.u64.u32	%rd226, %r400;
bfe.u32 %r401, %r362, 2, 6;
mul.wide.u32 %rd227, %r401, 512;
add.s64 %rd228, %rd13, %rd227;
add.s64 %rd229, %rd228, %rd12;
add.s64 %rd230, %rd229, %rd226;
ld.shared.u8 %rs115, [%rd230];
add.s16 %rs116, %rs115, 1;
st.shared.u8 [%rd230], %rs116;
and.b32 %r367, %r82, 255;

	bfe.u32 %r366, %r367, %r110, %r111;

	and.b32 %r402, %r366, 3;
cvt.u64.u32	%rd231, %r402;
bfe.u32 %r403, %r366, 2, 6;
mul.wide.u32 %rd232, %r403, 512;
add.s64 %rd233, %rd13, %rd232;
add.s64 %rd234, %rd233, %rd12;
add.s64 %rd235, %rd234, %rd231;
ld.shared.u8 %rs117, [%rd235];
add.s16 %rs118, %rs117, 1;
st.shared.u8 [%rd235], %rs118;
and.b32 %r371, %r83, 255;

	bfe.u32 %r370, %r371, %r110, %r111;

	and.b32 %r404, %r370, 3;
cvt.u64.u32	%rd236, %r404;
bfe.u32 %r405, %r370, 2, 6;
mul.wide.u32 %rd237, %r405, 512;
add.s64 %rd238, %rd13, %rd237;
add.s64 %rd239, %rd238, %rd12;
add.s64 %rd240, %rd239, %rd236;
ld.shared.u8 %rs119, [%rd240];
add.s16 %rs120, %rs119, 1;
st.shared.u8 [%rd240], %rs120;
and.b32 %r375, %r84, 255;

	bfe.u32 %r374, %r375, %r110, %r111;

	and.b32 %r406, %r374, 3;
cvt.u64.u32	%rd241, %r406;
bfe.u32 %r407, %r374, 2, 6;
mul.wide.u32 %rd242, %r407, 512;
add.s64 %rd243, %rd13, %rd242;
add.s64 %rd244, %rd243, %rd12;
add.s64 %rd245, %rd244, %rd241;
ld.shared.u8 %rs121, [%rd245];
add.s16 %rs122, %rs121, 1;
st.shared.u8 [%rd245], %rs122;
add.s32 %r567, %r566, 1920;
setp.le.s32	%p10, %r567, %r556;
mov.u32 %r565, %r566;
@%p10 bra BB71_15;

BB71_16:
add.s32 %r570, %r130, %r565;
setp.ge.s32	%p11, %r570, %r556;
@%p11 bra BB71_19;

add.s32 %r410, %r130, %r565;
cvt.s64.s32	%rd246, %r410;
add.s64 %rd276, %rd10, %rd246;
cvt.u64.u32	%rd5, %r130;
shl.b64 %rd252, %rd5, 2;

BB71_18:

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd276]; cvt.u16.u8 %rs123, datum;}

	cvt.u32.u16	%r415, %rs123;
and.b32 %r412, %r415, 255;

	bfe.u32 %r411, %r412, %r110, %r111;

	and.b32 %r416, %r411, 3;
cvt.u64.u32	%rd248, %r416;
bfe.u32 %r417, %r411, 2, 6;
mul.wide.u32 %rd249, %r417, 512;
add.s64 %rd251, %rd13, %rd249;
add.s64 %rd253, %rd251, %rd252;
add.s64 %rd254, %rd253, %rd248;
ld.shared.u8 %rs124, [%rd254];
add.s16 %rs125, %rs124, 1;
st.shared.u8 [%rd254], %rs125;
add.s64 %rd276, %rd276, 128;
add.s32 %r570, %r570, 128;
setp.lt.s32	%p12, %r570, %r556;
@%p12 bra BB71_18;

BB71_19:
bar.sync 0;
setp.gt.u32	%p13, %r130, 255;
@%p13 bra BB71_21;

shr.u32 %r420, %r130, 5;
and.b32 %r421, %r130, 31;
mul.wide.u32 %rd255, %r420, 512;
add.s64 %rd257, %rd13, %rd255;
mul.wide.u32 %rd258, %r421, 4;
add.s64 %rd259, %rd257, %rd258;
ld.shared.v4.u8 {%rs126, %rs127, %rs128, %rs129}, [%rd259];
cvt.u32.u16	%r422, %rs129;
cvt.u32.u16	%r423, %rs128;
cvt.u32.u16	%r424, %rs127;
cvt.u32.u16	%r425, %rs126;
add.s32 %r426, %r574, %r425;
add.s32 %r427, %r573, %r424;
add.s32 %r428, %r572, %r423;
add.s32 %r429, %r571, %r422;
ld.shared.v4.u8 {%rs130, %rs131, %rs132, %rs133}, [%rd259+128];
cvt.u32.u16	%r430, %rs133;
cvt.u32.u16	%r431, %rs132;
cvt.u32.u16	%r432, %rs131;
cvt.u32.u16	%r433, %rs130;
add.s32 %r434, %r426, %r433;
add.s32 %r435, %r427, %r432;
add.s32 %r436, %r428, %r431;
add.s32 %r437, %r429, %r430;
ld.shared.v4.u8 {%rs134, %rs135, %rs136, %rs137}, [%rd259+256];
cvt.u32.u16	%r438, %rs137;
cvt.u32.u16	%r439, %rs136;
cvt.u32.u16	%r440, %rs135;
cvt.u32.u16	%r441, %rs134;
add.s32 %r442, %r434, %r441;
add.s32 %r443, %r435, %r440;
add.s32 %r444, %r436, %r439;
add.s32 %r445, %r437, %r438;
ld.shared.v4.u8 {%rs138, %rs139, %rs140, %rs141}, [%rd259+384];
cvt.u32.u16	%r446, %rs141;
cvt.u32.u16	%r447, %rs140;
cvt.u32.u16	%r448, %rs139;
cvt.u32.u16	%r449, %rs138;
add.s32 %r574, %r442, %r449;
add.s32 %r573, %r443, %r448;
add.s32 %r572, %r444, %r447;
add.s32 %r571, %r445, %r446;

BB71_21:
shr.u32 %r451, %r130, 5;
add.s32 %r98, %r451, 4;
setp.gt.u32	%p14, %r98, 7;
@%p14 bra BB71_23;

and.b32 %r454, %r130, 31;
mul.wide.u32 %rd260, %r451, 512;
add.s64 %rd262, %rd13, %rd260;
mul.wide.u32 %rd263, %r454, 4;
add.s64 %rd264, %rd262, %rd263;
ld.shared.v4.u8 {%rs142, %rs143, %rs144, %rs145}, [%rd264+2048];
cvt.u32.u16	%r455, %rs145;
cvt.u32.u16	%r456, %rs144;
cvt.u32.u16	%r457, %rs143;
cvt.u32.u16	%r458, %rs142;
add.s32 %r459, %r577, %r458;
add.s32 %r460, %r576, %r457;
add.s32 %r461, %r575, %r456;
add.s32 %r462, %r578, %r455;
ld.shared.v4.u8 {%rs146, %rs147, %rs148, %rs149}, [%rd264+2176];
cvt.u32.u16	%r463, %rs149;
cvt.u32.u16	%r464, %rs148;
cvt.u32.u16	%r465, %rs147;
cvt.u32.u16	%r466, %rs146;
add.s32 %r467, %r459, %r466;
add.s32 %r468, %r460, %r465;
add.s32 %r469, %r461, %r464;
add.s32 %r470, %r462, %r463;
ld.shared.v4.u8 {%rs150, %rs151, %rs152, %rs153}, [%rd264+2304];
cvt.u32.u16	%r471, %rs153;
cvt.u32.u16	%r472, %rs152;
cvt.u32.u16	%r473, %rs151;
cvt.u32.u16	%r474, %rs150;
add.s32 %r475, %r467, %r474;
add.s32 %r476, %r468, %r473;
add.s32 %r477, %r469, %r472;
add.s32 %r478, %r470, %r471;
ld.shared.v4.u8 {%rs154, %rs155, %rs156, %rs157}, [%rd264+2432];
cvt.u32.u16	%r479, %rs157;
cvt.u32.u16	%r480, %rs156;
cvt.u32.u16	%r481, %rs155;
cvt.u32.u16	%r482, %rs154;
add.s32 %r577, %r475, %r482;
add.s32 %r576, %r476, %r481;
add.s32 %r575, %r477, %r480;
add.s32 %r578, %r478, %r479;

BB71_23:
setp.lt.u32	%p2, %r130, 256;
and.b32 %r483, %r130, 31;
cvt.u64.u32	%rd8, %r483;
bar.sync 0;
shr.u32 %r484, %r130, 3;
and.b32 %r485, %r484, 536870908;
mul.wide.u32 %rd265, %r485, 132;
add.s64 %rd267, %rd13, %rd265;
shl.b64 %rd268, %rd8, 2;
add.s64 %rd9, %rd267, %rd268;
@!%p2 bra BB71_25;
bra.uni BB71_24;

BB71_24:
st.shared.u32 [%rd9], %r574;
st.shared.u32 [%rd9+132], %r573;
st.shared.u32 [%rd9+264], %r572;
st.shared.u32 [%rd9+396], %r571;

BB71_25:
@%p14 bra BB71_27;

st.shared.u32 [%rd9+2112], %r577;
st.shared.u32 [%rd9+2244], %r576;
st.shared.u32 [%rd9+2376], %r575;
st.shared.u32 [%rd9+2508], %r578;

BB71_27:
bar.sync 0;
setp.gt.u32	%p16, %r130, 31;
@%p16 bra BB71_29;

mul.wide.u32 %rd269, %r130, 132;
add.s64 %rd271, %rd13, %rd269;
ld.shared.u32 %r489, [%rd271+4];
ld.shared.u32 %r490, [%rd271];
add.s32 %r491, %r489, %r490;
ld.shared.u32 %r492, [%rd271+8];
add.s32 %r493, %r491, %r492;
ld.shared.u32 %r494, [%rd271+12];
add.s32 %r495, %r493, %r494;
ld.shared.u32 %r496, [%rd271+16];
add.s32 %r497, %r495, %r496;
ld.shared.u32 %r498, [%rd271+20];
add.s32 %r499, %r497, %r498;
ld.shared.u32 %r500, [%rd271+24];
add.s32 %r501, %r499, %r500;
ld.shared.u32 %r502, [%rd271+28];
add.s32 %r503, %r501, %r502;
ld.shared.u32 %r504, [%rd271+32];
add.s32 %r505, %r503, %r504;
ld.shared.u32 %r506, [%rd271+36];
add.s32 %r507, %r505, %r506;
ld.shared.u32 %r508, [%rd271+40];
add.s32 %r509, %r507, %r508;
ld.shared.u32 %r510, [%rd271+44];
add.s32 %r511, %r509, %r510;
ld.shared.u32 %r512, [%rd271+48];
add.s32 %r513, %r511, %r512;
ld.shared.u32 %r514, [%rd271+52];
add.s32 %r515, %r513, %r514;
ld.shared.u32 %r516, [%rd271+56];
add.s32 %r517, %r515, %r516;
ld.shared.u32 %r518, [%rd271+60];
add.s32 %r519, %r517, %r518;
ld.shared.u32 %r520, [%rd271+64];
add.s32 %r521, %r519, %r520;
ld.shared.u32 %r522, [%rd271+68];
add.s32 %r523, %r521, %r522;
ld.shared.u32 %r524, [%rd271+72];
add.s32 %r525, %r523, %r524;
ld.shared.u32 %r526, [%rd271+76];
add.s32 %r527, %r525, %r526;
ld.shared.u32 %r528, [%rd271+80];
add.s32 %r529, %r527, %r528;
ld.shared.u32 %r530, [%rd271+84];
add.s32 %r531, %r529, %r530;
ld.shared.u32 %r532, [%rd271+88];
add.s32 %r533, %r531, %r532;
ld.shared.u32 %r534, [%rd271+92];
add.s32 %r535, %r533, %r534;
ld.shared.u32 %r536, [%rd271+96];
add.s32 %r537, %r535, %r536;
ld.shared.u32 %r538, [%rd271+100];
add.s32 %r539, %r537, %r538;
ld.shared.u32 %r540, [%rd271+104];
add.s32 %r541, %r539, %r540;
ld.shared.u32 %r542, [%rd271+108];
add.s32 %r543, %r541, %r542;
ld.shared.u32 %r544, [%rd271+112];
add.s32 %r545, %r543, %r544;
ld.shared.u32 %r546, [%rd271+116];
add.s32 %r547, %r545, %r546;
ld.shared.u32 %r548, [%rd271+120];
add.s32 %r549, %r547, %r548;
ld.shared.u32 %r550, [%rd271+124];
add.s32 %r579, %r549, %r550;

BB71_29:
@%p16 bra BB71_31;

mov.u32 %r552, %nctaid.x;
mad.lo.s32 %r555, %r552, %r130, %r1;
cvta.to.global.u64 %rd272, %rd11;
mul.wide.u32 %rd273, %r555, 4;
add.s64 %rd274, %rd272, %rd273;
st.global.u32 [%rd274], %r579;

BB71_31:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE19PtxAltUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE(
.param .u64 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE19PtxAltUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_0,
.param .u64 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE19PtxAltUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_1,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE19PtxAltUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_2,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE19PtxAltUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_3,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE19PtxAltUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_4,
.param .u8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE19PtxAltUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_5,
.param .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE19PtxAltUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6[36]
)
.maxntid 128, 1, 1
{
.reg .pred %p<15>;
.reg .b16 %rs<126>;
.reg .b32 %r<478>;
.reg .b64 %rd<267>;

	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE19PtxAltUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE$__cuda_local_var_232292_74_non_const_temp_storage[2112];

ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE19PtxAltUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_0];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE19PtxAltUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_1];
ld.param.u32 %r84, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE19PtxAltUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_3];
ld.param.u32 %r85, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE19PtxAltUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_4];
ld.param.u32 %r94, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE19PtxAltUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+32];
ld.param.u32 %r93, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE19PtxAltUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+28];
ld.param.u32 %r91, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE19PtxAltUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+20];
ld.param.u32 %r90, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE19PtxAltUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+16];
ld.param.u32 %r89, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE19PtxAltUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+12];
ld.param.u32 %r88, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE19PtxAltUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+8];
ld.param.u32 %r86, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE19PtxAltUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6];
ld.param.u32 %r87, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE19PtxAltUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+4];
mov.u32 %r1, %ctaid.x;
setp.lt.s32	%p3, %r1, %r87;
@%p3 bra BB72_3;
bra.uni BB72_1;

BB72_3:
mul.lo.s32 %r471, %r1, %r88;
add.s32 %r458, %r471, %r88;
bra.uni BB72_4;

BB72_1:
mov.u32 %r458, %r94;
mov.u32 %r471, %r93;
setp.ge.s32	%p4, %r1, %r86;
@%p4 bra BB72_4;

mad.lo.s32 %r471, %r1, %r89, %r90;
add.s32 %r95, %r471, %r89;
min.s32 %r458, %r95, %r91;

BB72_4:
mov.u32 %r8, %r471;
mov.u32 %r100, %tid.x;
mul.wide.u32 %rd14, %r100, 4;
mov.u64 %rd15, _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE19PtxAltUpsweepPolicyELb0EhiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE$__cuda_local_var_232292_74_non_const_temp_storage;
add.s64 %rd16, %rd15, %rd14;
mov.u32 %r476, 0;
st.shared.u32 [%rd16], %r476;
st.shared.u32 [%rd16+512], %r476;
st.shared.u32 [%rd16+1024], %r476;
st.shared.u32 [%rd16+1536], %r476;
add.s32 %r101, %r8, 32640;
setp.gt.s32	%p5, %r101, %r458;
mov.u32 %r475, %r476;
mov.u32 %r474, %r476;
mov.u32 %r473, %r476;
mov.u32 %r470, %r8;
@%p5 bra BB72_11;

add.s32 %r460, %r8, 30720;
mov.u32 %r476, 0;
mov.u32 %r475, %r476;
mov.u32 %r474, %r476;
mov.u32 %r473, %r476;
mov.u32 %r459, %r476;

BB72_6:
add.s32 %r108, %r8, %r459;
cvt.s64.s32	%rd17, %r108;
cvt.s64.s32	%rd18, %r100;
add.s64 %rd19, %rd12, %rd18;
add.s64 %rd265, %rd19, %rd17;
mov.u32 %r461, -17;

BB72_7:

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd265]; cvt.u16.u8 %rs1, datum;}

	cvt.u32.u16	%r18, %rs1;
add.s64 %rd21, %rd265, 128;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd21]; cvt.u16.u8 %rs2, datum;}

	cvt.u32.u16	%r19, %rs2;
add.s64 %rd22, %rd265, 256;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd22]; cvt.u16.u8 %rs3, datum;}

	cvt.u32.u16	%r20, %rs3;
add.s64 %rd23, %rd265, 384;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd23]; cvt.u16.u8 %rs4, datum;}

	cvt.u32.u16	%r21, %rs4;
add.s64 %rd24, %rd265, 512;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd24]; cvt.u16.u8 %rs5, datum;}

	cvt.u32.u16	%r22, %rs5;
add.s64 %rd25, %rd265, 640;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd25]; cvt.u16.u8 %rs6, datum;}

	cvt.u32.u16	%r23, %rs6;
add.s64 %rd26, %rd265, 768;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd26]; cvt.u16.u8 %rs7, datum;}

	cvt.u32.u16	%r24, %rs7;
add.s64 %rd27, %rd265, 896;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd27]; cvt.u16.u8 %rs8, datum;}

	cvt.u32.u16	%r25, %rs8;
add.s64 %rd28, %rd265, 1024;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd28]; cvt.u16.u8 %rs9, datum;}

	cvt.u32.u16	%r26, %rs9;
add.s64 %rd29, %rd265, 1152;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd29]; cvt.u16.u8 %rs10, datum;}

	cvt.u32.u16	%r27, %rs10;
add.s64 %rd30, %rd265, 1280;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd30]; cvt.u16.u8 %rs11, datum;}

	cvt.u32.u16	%r28, %rs11;
add.s64 %rd31, %rd265, 1408;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd31]; cvt.u16.u8 %rs12, datum;}

	cvt.u32.u16	%r29, %rs12;
add.s64 %rd32, %rd265, 1536;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd32]; cvt.u16.u8 %rs13, datum;}

	cvt.u32.u16	%r30, %rs13;
add.s64 %rd33, %rd265, 1664;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd33]; cvt.u16.u8 %rs14, datum;}

	cvt.u32.u16	%r31, %rs14;
add.s64 %rd34, %rd265, 1792;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd34]; cvt.u16.u8 %rs15, datum;}

	cvt.u32.u16	%r32, %rs15;
bar.sync 0;
and.b32 %r111, %r18, 255;

	bfe.u32 %r110, %r111, %r84, %r85;

	and.b32 %r170, %r110, 3;
cvt.u64.u32	%rd35, %r170;
bfe.u32 %r171, %r110, 2, 6;
mul.wide.u32 %rd36, %r171, 512;
add.s64 %rd38, %rd15, %rd36;
add.s64 %rd40, %rd38, %rd14;
add.s64 %rd41, %rd40, %rd35;
ld.shared.u8 %rs16, [%rd41];
add.s16 %rs17, %rs16, 1;
st.shared.u8 [%rd41], %rs17;
and.b32 %r115, %r19, 255;

	bfe.u32 %r114, %r115, %r84, %r85;

	and.b32 %r173, %r114, 3;
cvt.u64.u32	%rd42, %r173;
bfe.u32 %r174, %r114, 2, 6;
mul.wide.u32 %rd43, %r174, 512;
add.s64 %rd44, %rd15, %rd43;
add.s64 %rd45, %rd44, %rd14;
add.s64 %rd46, %rd45, %rd42;
ld.shared.u8 %rs18, [%rd46];
add.s16 %rs19, %rs18, 1;
st.shared.u8 [%rd46], %rs19;
and.b32 %r119, %r20, 255;

	bfe.u32 %r118, %r119, %r84, %r85;

	and.b32 %r175, %r118, 3;
cvt.u64.u32	%rd47, %r175;
bfe.u32 %r176, %r118, 2, 6;
mul.wide.u32 %rd48, %r176, 512;
add.s64 %rd49, %rd15, %rd48;
add.s64 %rd50, %rd49, %rd14;
add.s64 %rd51, %rd50, %rd47;
ld.shared.u8 %rs20, [%rd51];
add.s16 %rs21, %rs20, 1;
st.shared.u8 [%rd51], %rs21;
and.b32 %r123, %r21, 255;

	bfe.u32 %r122, %r123, %r84, %r85;

	and.b32 %r177, %r122, 3;
cvt.u64.u32	%rd52, %r177;
bfe.u32 %r178, %r122, 2, 6;
mul.wide.u32 %rd53, %r178, 512;
add.s64 %rd54, %rd15, %rd53;
add.s64 %rd55, %rd54, %rd14;
add.s64 %rd56, %rd55, %rd52;
ld.shared.u8 %rs22, [%rd56];
add.s16 %rs23, %rs22, 1;
st.shared.u8 [%rd56], %rs23;
and.b32 %r127, %r22, 255;

	bfe.u32 %r126, %r127, %r84, %r85;

	and.b32 %r179, %r126, 3;
cvt.u64.u32	%rd57, %r179;
bfe.u32 %r180, %r126, 2, 6;
mul.wide.u32 %rd58, %r180, 512;
add.s64 %rd59, %rd15, %rd58;
add.s64 %rd60, %rd59, %rd14;
add.s64 %rd61, %rd60, %rd57;
ld.shared.u8 %rs24, [%rd61];
add.s16 %rs25, %rs24, 1;
st.shared.u8 [%rd61], %rs25;
and.b32 %r131, %r23, 255;

	bfe.u32 %r130, %r131, %r84, %r85;

	and.b32 %r181, %r130, 3;
cvt.u64.u32	%rd62, %r181;
bfe.u32 %r182, %r130, 2, 6;
mul.wide.u32 %rd63, %r182, 512;
add.s64 %rd64, %rd15, %rd63;
add.s64 %rd65, %rd64, %rd14;
add.s64 %rd66, %rd65, %rd62;
ld.shared.u8 %rs26, [%rd66];
add.s16 %rs27, %rs26, 1;
st.shared.u8 [%rd66], %rs27;
and.b32 %r135, %r24, 255;

	bfe.u32 %r134, %r135, %r84, %r85;

	and.b32 %r183, %r134, 3;
cvt.u64.u32	%rd67, %r183;
bfe.u32 %r184, %r134, 2, 6;
mul.wide.u32 %rd68, %r184, 512;
add.s64 %rd69, %rd15, %rd68;
add.s64 %rd70, %rd69, %rd14;
add.s64 %rd71, %rd70, %rd67;
ld.shared.u8 %rs28, [%rd71];
add.s16 %rs29, %rs28, 1;
st.shared.u8 [%rd71], %rs29;
and.b32 %r139, %r25, 255;

	bfe.u32 %r138, %r139, %r84, %r85;

	and.b32 %r185, %r138, 3;
cvt.u64.u32	%rd72, %r185;
bfe.u32 %r186, %r138, 2, 6;
mul.wide.u32 %rd73, %r186, 512;
add.s64 %rd74, %rd15, %rd73;
add.s64 %rd75, %rd74, %rd14;
add.s64 %rd76, %rd75, %rd72;
ld.shared.u8 %rs30, [%rd76];
add.s16 %rs31, %rs30, 1;
st.shared.u8 [%rd76], %rs31;
and.b32 %r143, %r26, 255;

	bfe.u32 %r142, %r143, %r84, %r85;

	and.b32 %r187, %r142, 3;
cvt.u64.u32	%rd77, %r187;
bfe.u32 %r188, %r142, 2, 6;
mul.wide.u32 %rd78, %r188, 512;
add.s64 %rd79, %rd15, %rd78;
add.s64 %rd80, %rd79, %rd14;
add.s64 %rd81, %rd80, %rd77;
ld.shared.u8 %rs32, [%rd81];
add.s16 %rs33, %rs32, 1;
st.shared.u8 [%rd81], %rs33;
and.b32 %r147, %r27, 255;

	bfe.u32 %r146, %r147, %r84, %r85;

	and.b32 %r189, %r146, 3;
cvt.u64.u32	%rd82, %r189;
bfe.u32 %r190, %r146, 2, 6;
mul.wide.u32 %rd83, %r190, 512;
add.s64 %rd84, %rd15, %rd83;
add.s64 %rd85, %rd84, %rd14;
add.s64 %rd86, %rd85, %rd82;
ld.shared.u8 %rs34, [%rd86];
add.s16 %rs35, %rs34, 1;
st.shared.u8 [%rd86], %rs35;
and.b32 %r151, %r28, 255;

	bfe.u32 %r150, %r151, %r84, %r85;

	and.b32 %r191, %r150, 3;
cvt.u64.u32	%rd87, %r191;
bfe.u32 %r192, %r150, 2, 6;
mul.wide.u32 %rd88, %r192, 512;
add.s64 %rd89, %rd15, %rd88;
add.s64 %rd90, %rd89, %rd14;
add.s64 %rd91, %rd90, %rd87;
ld.shared.u8 %rs36, [%rd91];
add.s16 %rs37, %rs36, 1;
st.shared.u8 [%rd91], %rs37;
and.b32 %r155, %r29, 255;

	bfe.u32 %r154, %r155, %r84, %r85;

	and.b32 %r193, %r154, 3;
cvt.u64.u32	%rd92, %r193;
bfe.u32 %r194, %r154, 2, 6;
mul.wide.u32 %rd93, %r194, 512;
add.s64 %rd94, %rd15, %rd93;
add.s64 %rd95, %rd94, %rd14;
add.s64 %rd96, %rd95, %rd92;
ld.shared.u8 %rs38, [%rd96];
add.s16 %rs39, %rs38, 1;
st.shared.u8 [%rd96], %rs39;
and.b32 %r159, %r30, 255;

	bfe.u32 %r158, %r159, %r84, %r85;

	and.b32 %r195, %r158, 3;
cvt.u64.u32	%rd97, %r195;
bfe.u32 %r196, %r158, 2, 6;
mul.wide.u32 %rd98, %r196, 512;
add.s64 %rd99, %rd15, %rd98;
add.s64 %rd100, %rd99, %rd14;
add.s64 %rd101, %rd100, %rd97;
ld.shared.u8 %rs40, [%rd101];
add.s16 %rs41, %rs40, 1;
st.shared.u8 [%rd101], %rs41;
and.b32 %r163, %r31, 255;

	bfe.u32 %r162, %r163, %r84, %r85;

	and.b32 %r197, %r162, 3;
cvt.u64.u32	%rd102, %r197;
bfe.u32 %r198, %r162, 2, 6;
mul.wide.u32 %rd103, %r198, 512;
add.s64 %rd104, %rd15, %rd103;
add.s64 %rd105, %rd104, %rd14;
add.s64 %rd106, %rd105, %rd102;
ld.shared.u8 %rs42, [%rd106];
add.s16 %rs43, %rs42, 1;
st.shared.u8 [%rd106], %rs43;
and.b32 %r167, %r32, 255;

	bfe.u32 %r166, %r167, %r84, %r85;

	and.b32 %r199, %r166, 3;
cvt.u64.u32	%rd107, %r199;
bfe.u32 %r200, %r166, 2, 6;
mul.wide.u32 %rd108, %r200, 512;
add.s64 %rd109, %rd15, %rd108;
add.s64 %rd110, %rd109, %rd14;
add.s64 %rd111, %rd110, %rd107;
ld.shared.u8 %rs44, [%rd111];
add.s16 %rs45, %rs44, 1;
st.shared.u8 [%rd111], %rs45;
add.s64 %rd265, %rd265, 1920;
add.s32 %r461, %r461, 1;
setp.ne.s32	%p6, %r461, 0;
@%p6 bra BB72_7;

setp.lt.u32	%p1, %r100, 128;
bar.sync 0;
@!%p1 bra BB72_10;
bra.uni BB72_9;

BB72_9:
shr.u32 %r203, %r100, 5;
and.b32 %r204, %r100, 31;
mul.wide.u32 %rd112, %r203, 512;
add.s64 %rd114, %rd15, %rd112;
mul.wide.u32 %rd115, %r204, 4;
add.s64 %rd116, %rd114, %rd115;
ld.shared.v4.u8 {%rs46, %rs47, %rs48, %rs49}, [%rd116];
cvt.u32.u16	%r205, %rs49;
cvt.u32.u16	%r206, %rs48;
cvt.u32.u16	%r207, %rs47;
cvt.u32.u16	%r208, %rs46;
add.s32 %r209, %r475, %r208;
add.s32 %r210, %r474, %r207;
add.s32 %r211, %r473, %r206;
add.s32 %r212, %r476, %r205;
ld.shared.v4.u8 {%rs50, %rs51, %rs52, %rs53}, [%rd116+128];
cvt.u32.u16	%r213, %rs53;
cvt.u32.u16	%r214, %rs52;
cvt.u32.u16	%r215, %rs51;
cvt.u32.u16	%r216, %rs50;
add.s32 %r217, %r209, %r216;
add.s32 %r218, %r210, %r215;
add.s32 %r219, %r211, %r214;
add.s32 %r220, %r212, %r213;
ld.shared.v4.u8 {%rs54, %rs55, %rs56, %rs57}, [%rd116+256];
cvt.u32.u16	%r221, %rs57;
cvt.u32.u16	%r222, %rs56;
cvt.u32.u16	%r223, %rs55;
cvt.u32.u16	%r224, %rs54;
add.s32 %r225, %r217, %r224;
add.s32 %r226, %r218, %r223;
add.s32 %r227, %r219, %r222;
add.s32 %r228, %r220, %r221;
ld.shared.v4.u8 {%rs58, %rs59, %rs60, %rs61}, [%rd116+384];
cvt.u32.u16	%r229, %rs61;
cvt.u32.u16	%r230, %rs60;
cvt.u32.u16	%r231, %rs59;
cvt.u32.u16	%r232, %rs58;
add.s32 %r475, %r225, %r232;
add.s32 %r474, %r226, %r231;
add.s32 %r473, %r227, %r230;
add.s32 %r476, %r228, %r229;

BB72_10:
bar.sync 0;
mov.u32 %r234, 0;
st.shared.u32 [%rd16], %r234;
st.shared.u32 [%rd16+512], %r234;
st.shared.u32 [%rd16+1024], %r234;
st.shared.u32 [%rd16+1536], %r234;
add.s32 %r42, %r460, 1920;
add.s32 %r235, %r460, 34560;
add.s32 %r460, %r460, 32640;
add.s32 %r459, %r459, 32640;
setp.le.s32	%p7, %r235, %r458;
mov.u32 %r470, %r42;
@%p7 bra BB72_6;

BB72_11:
mov.u32 %r467, %r470;
add.s32 %r469, %r467, 1920;
setp.gt.s32	%p8, %r469, %r458;
@%p8 bra BB72_14;

add.s32 %r237, %r100, 128;
cvt.s64.s32	%rd4, %r237;
add.s32 %r238, %r100, 256;
cvt.s64.s32	%rd5, %r238;
add.s32 %r239, %r100, 384;
cvt.s64.s32	%rd6, %r239;
cvt.u64.u32	%rd7, %r100;
shl.b64 %rd167, %rd7, 2;
mov.u32 %r468, %r467;

BB72_13:
mov.u32 %r465, %r469;
mov.u32 %r52, %r468;
mov.u32 %r468, %r465;
cvt.s64.s32	%rd135, %r100;
cvt.s64.s32	%rd136, %r52;
add.s64 %rd137, %rd135, %rd136;
add.s64 %rd120, %rd12, %rd137;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd120]; cvt.u16.u8 %rs62, datum;}

	cvt.u32.u16	%r53, %rs62;
add.s64 %rd138, %rd4, %rd136;
add.s64 %rd121, %rd12, %rd138;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd121]; cvt.u16.u8 %rs63, datum;}

	cvt.u32.u16	%r54, %rs63;
add.s64 %rd139, %rd5, %rd136;
add.s64 %rd122, %rd12, %rd139;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd122]; cvt.u16.u8 %rs64, datum;}

	cvt.u32.u16	%r55, %rs64;
add.s64 %rd140, %rd6, %rd136;
add.s64 %rd123, %rd12, %rd140;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd123]; cvt.u16.u8 %rs65, datum;}

	cvt.u32.u16	%r56, %rs65;
add.s32 %r241, %r100, 512;
cvt.s64.s32	%rd141, %r241;
add.s64 %rd142, %rd141, %rd136;
add.s64 %rd124, %rd12, %rd142;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd124]; cvt.u16.u8 %rs66, datum;}

	cvt.u32.u16	%r57, %rs66;
add.s32 %r242, %r100, 640;
cvt.s64.s32	%rd143, %r242;
add.s64 %rd144, %rd143, %rd136;
add.s64 %rd125, %rd12, %rd144;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd125]; cvt.u16.u8 %rs67, datum;}

	cvt.u32.u16	%r58, %rs67;
add.s32 %r243, %r100, 768;
cvt.s64.s32	%rd145, %r243;
add.s64 %rd146, %rd145, %rd136;
add.s64 %rd126, %rd12, %rd146;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd126]; cvt.u16.u8 %rs68, datum;}

	cvt.u32.u16	%r59, %rs68;
add.s32 %r244, %r100, 896;
cvt.s64.s32	%rd147, %r244;
add.s64 %rd148, %rd147, %rd136;
add.s64 %rd127, %rd12, %rd148;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd127]; cvt.u16.u8 %rs69, datum;}

	cvt.u32.u16	%r60, %rs69;
add.s32 %r245, %r100, 1024;
cvt.s64.s32	%rd149, %r245;
add.s64 %rd150, %rd149, %rd136;
add.s64 %rd128, %rd12, %rd150;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd128]; cvt.u16.u8 %rs70, datum;}

	cvt.u32.u16	%r61, %rs70;
add.s32 %r246, %r100, 1152;
cvt.s64.s32	%rd151, %r246;
add.s64 %rd152, %rd151, %rd136;
add.s64 %rd129, %rd12, %rd152;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd129]; cvt.u16.u8 %rs71, datum;}

	cvt.u32.u16	%r62, %rs71;
add.s32 %r247, %r100, 1280;
cvt.s64.s32	%rd153, %r247;
add.s64 %rd154, %rd153, %rd136;
add.s64 %rd130, %rd12, %rd154;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd130]; cvt.u16.u8 %rs72, datum;}

	cvt.u32.u16	%r63, %rs72;
add.s32 %r248, %r100, 1408;
cvt.s64.s32	%rd155, %r248;
add.s64 %rd156, %rd155, %rd136;
add.s64 %rd131, %rd12, %rd156;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd131]; cvt.u16.u8 %rs73, datum;}

	cvt.u32.u16	%r64, %rs73;
add.s32 %r249, %r100, 1536;
cvt.s64.s32	%rd157, %r249;
add.s64 %rd158, %rd157, %rd136;
add.s64 %rd132, %rd12, %rd158;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd132]; cvt.u16.u8 %rs74, datum;}

	cvt.u32.u16	%r65, %rs74;
add.s32 %r250, %r100, 1664;
cvt.s64.s32	%rd159, %r250;
add.s64 %rd160, %rd159, %rd136;
add.s64 %rd133, %rd12, %rd160;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd133]; cvt.u16.u8 %rs75, datum;}

	cvt.u32.u16	%r66, %rs75;
add.s32 %r251, %r100, 1792;
cvt.s64.s32	%rd161, %r251;
add.s64 %rd162, %rd161, %rd136;
add.s64 %rd134, %rd12, %rd162;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd134]; cvt.u16.u8 %rs76, datum;}

	cvt.u32.u16	%r67, %rs76;
bar.sync 0;
and.b32 %r253, %r53, 255;

	bfe.u32 %r252, %r253, %r84, %r85;

	and.b32 %r312, %r252, 3;
cvt.u64.u32	%rd163, %r312;
bfe.u32 %r313, %r252, 2, 6;
mul.wide.u32 %rd164, %r313, 512;
add.s64 %rd166, %rd15, %rd164;
add.s64 %rd168, %rd166, %rd167;
add.s64 %rd169, %rd168, %rd163;
ld.shared.u8 %rs77, [%rd169];
add.s16 %rs78, %rs77, 1;
st.shared.u8 [%rd169], %rs78;
and.b32 %r257, %r54, 255;

	bfe.u32 %r256, %r257, %r84, %r85;

	and.b32 %r314, %r256, 3;
cvt.u64.u32	%rd170, %r314;
bfe.u32 %r315, %r256, 2, 6;
mul.wide.u32 %rd171, %r315, 512;
add.s64 %rd172, %rd15, %rd171;
add.s64 %rd173, %rd172, %rd167;
add.s64 %rd174, %rd173, %rd170;
ld.shared.u8 %rs79, [%rd174];
add.s16 %rs80, %rs79, 1;
st.shared.u8 [%rd174], %rs80;
and.b32 %r261, %r55, 255;

	bfe.u32 %r260, %r261, %r84, %r85;

	and.b32 %r316, %r260, 3;
cvt.u64.u32	%rd175, %r316;
bfe.u32 %r317, %r260, 2, 6;
mul.wide.u32 %rd176, %r317, 512;
add.s64 %rd177, %rd15, %rd176;
add.s64 %rd178, %rd177, %rd167;
add.s64 %rd179, %rd178, %rd175;
ld.shared.u8 %rs81, [%rd179];
add.s16 %rs82, %rs81, 1;
st.shared.u8 [%rd179], %rs82;
and.b32 %r265, %r56, 255;

	bfe.u32 %r264, %r265, %r84, %r85;

	and.b32 %r318, %r264, 3;
cvt.u64.u32	%rd180, %r318;
bfe.u32 %r319, %r264, 2, 6;
mul.wide.u32 %rd181, %r319, 512;
add.s64 %rd182, %rd15, %rd181;
add.s64 %rd183, %rd182, %rd167;
add.s64 %rd184, %rd183, %rd180;
ld.shared.u8 %rs83, [%rd184];
add.s16 %rs84, %rs83, 1;
st.shared.u8 [%rd184], %rs84;
and.b32 %r269, %r57, 255;

	bfe.u32 %r268, %r269, %r84, %r85;

	and.b32 %r320, %r268, 3;
cvt.u64.u32	%rd185, %r320;
bfe.u32 %r321, %r268, 2, 6;
mul.wide.u32 %rd186, %r321, 512;
add.s64 %rd187, %rd15, %rd186;
add.s64 %rd188, %rd187, %rd167;
add.s64 %rd189, %rd188, %rd185;
ld.shared.u8 %rs85, [%rd189];
add.s16 %rs86, %rs85, 1;
st.shared.u8 [%rd189], %rs86;
and.b32 %r273, %r58, 255;

	bfe.u32 %r272, %r273, %r84, %r85;

	and.b32 %r322, %r272, 3;
cvt.u64.u32	%rd190, %r322;
bfe.u32 %r323, %r272, 2, 6;
mul.wide.u32 %rd191, %r323, 512;
add.s64 %rd192, %rd15, %rd191;
add.s64 %rd193, %rd192, %rd167;
add.s64 %rd194, %rd193, %rd190;
ld.shared.u8 %rs87, [%rd194];
add.s16 %rs88, %rs87, 1;
st.shared.u8 [%rd194], %rs88;
and.b32 %r277, %r59, 255;

	bfe.u32 %r276, %r277, %r84, %r85;

	and.b32 %r324, %r276, 3;
cvt.u64.u32	%rd195, %r324;
bfe.u32 %r325, %r276, 2, 6;
mul.wide.u32 %rd196, %r325, 512;
add.s64 %rd197, %rd15, %rd196;
add.s64 %rd198, %rd197, %rd167;
add.s64 %rd199, %rd198, %rd195;
ld.shared.u8 %rs89, [%rd199];
add.s16 %rs90, %rs89, 1;
st.shared.u8 [%rd199], %rs90;
and.b32 %r281, %r60, 255;

	bfe.u32 %r280, %r281, %r84, %r85;

	and.b32 %r326, %r280, 3;
cvt.u64.u32	%rd200, %r326;
bfe.u32 %r327, %r280, 2, 6;
mul.wide.u32 %rd201, %r327, 512;
add.s64 %rd202, %rd15, %rd201;
add.s64 %rd203, %rd202, %rd167;
add.s64 %rd204, %rd203, %rd200;
ld.shared.u8 %rs91, [%rd204];
add.s16 %rs92, %rs91, 1;
st.shared.u8 [%rd204], %rs92;
and.b32 %r285, %r61, 255;

	bfe.u32 %r284, %r285, %r84, %r85;

	and.b32 %r328, %r284, 3;
cvt.u64.u32	%rd205, %r328;
bfe.u32 %r329, %r284, 2, 6;
mul.wide.u32 %rd206, %r329, 512;
add.s64 %rd207, %rd15, %rd206;
add.s64 %rd208, %rd207, %rd167;
add.s64 %rd209, %rd208, %rd205;
ld.shared.u8 %rs93, [%rd209];
add.s16 %rs94, %rs93, 1;
st.shared.u8 [%rd209], %rs94;
and.b32 %r289, %r62, 255;

	bfe.u32 %r288, %r289, %r84, %r85;

	and.b32 %r330, %r288, 3;
cvt.u64.u32	%rd210, %r330;
bfe.u32 %r331, %r288, 2, 6;
mul.wide.u32 %rd211, %r331, 512;
add.s64 %rd212, %rd15, %rd211;
add.s64 %rd213, %rd212, %rd167;
add.s64 %rd214, %rd213, %rd210;
ld.shared.u8 %rs95, [%rd214];
add.s16 %rs96, %rs95, 1;
st.shared.u8 [%rd214], %rs96;
and.b32 %r293, %r63, 255;

	bfe.u32 %r292, %r293, %r84, %r85;

	and.b32 %r332, %r292, 3;
cvt.u64.u32	%rd215, %r332;
bfe.u32 %r333, %r292, 2, 6;
mul.wide.u32 %rd216, %r333, 512;
add.s64 %rd217, %rd15, %rd216;
add.s64 %rd218, %rd217, %rd167;
add.s64 %rd219, %rd218, %rd215;
ld.shared.u8 %rs97, [%rd219];
add.s16 %rs98, %rs97, 1;
st.shared.u8 [%rd219], %rs98;
and.b32 %r297, %r64, 255;

	bfe.u32 %r296, %r297, %r84, %r85;

	and.b32 %r334, %r296, 3;
cvt.u64.u32	%rd220, %r334;
bfe.u32 %r335, %r296, 2, 6;
mul.wide.u32 %rd221, %r335, 512;
add.s64 %rd222, %rd15, %rd221;
add.s64 %rd223, %rd222, %rd167;
add.s64 %rd224, %rd223, %rd220;
ld.shared.u8 %rs99, [%rd224];
add.s16 %rs100, %rs99, 1;
st.shared.u8 [%rd224], %rs100;
and.b32 %r301, %r65, 255;

	bfe.u32 %r300, %r301, %r84, %r85;

	and.b32 %r336, %r300, 3;
cvt.u64.u32	%rd225, %r336;
bfe.u32 %r337, %r300, 2, 6;
mul.wide.u32 %rd226, %r337, 512;
add.s64 %rd227, %rd15, %rd226;
add.s64 %rd228, %rd227, %rd167;
add.s64 %rd229, %rd228, %rd225;
ld.shared.u8 %rs101, [%rd229];
add.s16 %rs102, %rs101, 1;
st.shared.u8 [%rd229], %rs102;
and.b32 %r305, %r66, 255;

	bfe.u32 %r304, %r305, %r84, %r85;

	and.b32 %r338, %r304, 3;
cvt.u64.u32	%rd230, %r338;
bfe.u32 %r339, %r304, 2, 6;
mul.wide.u32 %rd231, %r339, 512;
add.s64 %rd232, %rd15, %rd231;
add.s64 %rd233, %rd232, %rd167;
add.s64 %rd234, %rd233, %rd230;
ld.shared.u8 %rs103, [%rd234];
add.s16 %rs104, %rs103, 1;
st.shared.u8 [%rd234], %rs104;
and.b32 %r309, %r67, 255;

	bfe.u32 %r308, %r309, %r84, %r85;

	and.b32 %r340, %r308, 3;
cvt.u64.u32	%rd235, %r340;
bfe.u32 %r341, %r308, 2, 6;
mul.wide.u32 %rd236, %r341, 512;
add.s64 %rd237, %rd15, %rd236;
add.s64 %rd238, %rd237, %rd167;
add.s64 %rd239, %rd238, %rd235;
ld.shared.u8 %rs105, [%rd239];
add.s16 %rs106, %rs105, 1;
st.shared.u8 [%rd239], %rs106;
add.s32 %r469, %r468, 1920;
setp.le.s32	%p9, %r469, %r458;
mov.u32 %r467, %r468;
@%p9 bra BB72_13;

BB72_14:
add.s32 %r472, %r100, %r467;
setp.ge.s32	%p10, %r472, %r458;
@%p10 bra BB72_17;

add.s32 %r344, %r100, %r467;
cvt.s64.s32	%rd240, %r344;
add.s64 %rd266, %rd12, %rd240;
cvt.u64.u32	%rd9, %r100;
shl.b64 %rd246, %rd9, 2;

BB72_16:

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd266]; cvt.u16.u8 %rs107, datum;}

	cvt.u32.u16	%r349, %rs107;
and.b32 %r346, %r349, 255;

	bfe.u32 %r345, %r346, %r84, %r85;

	and.b32 %r350, %r345, 3;
cvt.u64.u32	%rd242, %r350;
bfe.u32 %r351, %r345, 2, 6;
mul.wide.u32 %rd243, %r351, 512;
add.s64 %rd245, %rd15, %rd243;
add.s64 %rd247, %rd245, %rd246;
add.s64 %rd248, %rd247, %rd242;
ld.shared.u8 %rs108, [%rd248];
add.s16 %rs109, %rs108, 1;
st.shared.u8 [%rd248], %rs109;
add.s64 %rd266, %rd266, 128;
add.s32 %r472, %r472, 128;
setp.lt.s32	%p11, %r472, %r458;
@%p11 bra BB72_16;

BB72_17:
bar.sync 0;
setp.gt.u32	%p12, %r100, 127;
@%p12 bra BB72_19;

shr.u32 %r354, %r100, 5;
and.b32 %r355, %r100, 31;
mul.wide.u32 %rd249, %r354, 512;
add.s64 %rd251, %rd15, %rd249;
mul.wide.u32 %rd252, %r355, 4;
add.s64 %rd253, %rd251, %rd252;
ld.shared.v4.u8 {%rs110, %rs111, %rs112, %rs113}, [%rd253];
cvt.u32.u16	%r356, %rs113;
cvt.u32.u16	%r357, %rs112;
cvt.u32.u16	%r358, %rs111;
cvt.u32.u16	%r359, %rs110;
add.s32 %r360, %r475, %r359;
add.s32 %r361, %r474, %r358;
add.s32 %r362, %r473, %r357;
add.s32 %r363, %r476, %r356;
ld.shared.v4.u8 {%rs114, %rs115, %rs116, %rs117}, [%rd253+128];
cvt.u32.u16	%r364, %rs117;
cvt.u32.u16	%r365, %rs116;
cvt.u32.u16	%r366, %rs115;
cvt.u32.u16	%r367, %rs114;
add.s32 %r368, %r360, %r367;
add.s32 %r369, %r361, %r366;
add.s32 %r370, %r362, %r365;
add.s32 %r371, %r363, %r364;
ld.shared.v4.u8 {%rs118, %rs119, %rs120, %rs121}, [%rd253+256];
cvt.u32.u16	%r372, %rs121;
cvt.u32.u16	%r373, %rs120;
cvt.u32.u16	%r374, %rs119;
cvt.u32.u16	%r375, %rs118;
add.s32 %r376, %r368, %r375;
add.s32 %r377, %r369, %r374;
add.s32 %r378, %r370, %r373;
add.s32 %r379, %r371, %r372;
ld.shared.v4.u8 {%rs122, %rs123, %rs124, %rs125}, [%rd253+384];
cvt.u32.u16	%r380, %rs125;
cvt.u32.u16	%r381, %rs124;
cvt.u32.u16	%r382, %rs123;
cvt.u32.u16	%r383, %rs122;
add.s32 %r475, %r376, %r383;
add.s32 %r474, %r377, %r382;
add.s32 %r473, %r378, %r381;
add.s32 %r476, %r379, %r380;

BB72_19:
setp.lt.u32	%p2, %r100, 128;
bar.sync 0;
@!%p2 bra BB72_21;
bra.uni BB72_20;

BB72_20:
and.b32 %r384, %r100, 31;
shr.u32 %r386, %r100, 3;
and.b32 %r387, %r386, 536870908;
mul.wide.u32 %rd254, %r387, 132;
add.s64 %rd256, %rd15, %rd254;
mul.wide.u32 %rd257, %r384, 4;
add.s64 %rd258, %rd256, %rd257;
st.shared.u32 [%rd258], %r475;
st.shared.u32 [%rd258+132], %r474;
st.shared.u32 [%rd258+264], %r473;
st.shared.u32 [%rd258+396], %r476;

BB72_21:
bar.sync 0;
setp.gt.u32	%p13, %r100, 15;
@%p13 bra BB72_23;

mul.wide.u32 %rd259, %r100, 132;
add.s64 %rd261, %rd15, %rd259;
ld.shared.u32 %r391, [%rd261+4];
ld.shared.u32 %r392, [%rd261];
add.s32 %r393, %r391, %r392;
ld.shared.u32 %r394, [%rd261+8];
add.s32 %r395, %r393, %r394;
ld.shared.u32 %r396, [%rd261+12];
add.s32 %r397, %r395, %r396;
ld.shared.u32 %r398, [%rd261+16];
add.s32 %r399, %r397, %r398;
ld.shared.u32 %r400, [%rd261+20];
add.s32 %r401, %r399, %r400;
ld.shared.u32 %r402, [%rd261+24];
add.s32 %r403, %r401, %r402;
ld.shared.u32 %r404, [%rd261+28];
add.s32 %r405, %r403, %r404;
ld.shared.u32 %r406, [%rd261+32];
add.s32 %r407, %r405, %r406;
ld.shared.u32 %r408, [%rd261+36];
add.s32 %r409, %r407, %r408;
ld.shared.u32 %r410, [%rd261+40];
add.s32 %r411, %r409, %r410;
ld.shared.u32 %r412, [%rd261+44];
add.s32 %r413, %r411, %r412;
ld.shared.u32 %r414, [%rd261+48];
add.s32 %r415, %r413, %r414;
ld.shared.u32 %r416, [%rd261+52];
add.s32 %r417, %r415, %r416;
ld.shared.u32 %r418, [%rd261+56];
add.s32 %r419, %r417, %r418;
ld.shared.u32 %r420, [%rd261+60];
add.s32 %r421, %r419, %r420;
ld.shared.u32 %r422, [%rd261+64];
add.s32 %r423, %r421, %r422;
ld.shared.u32 %r424, [%rd261+68];
add.s32 %r425, %r423, %r424;
ld.shared.u32 %r426, [%rd261+72];
add.s32 %r427, %r425, %r426;
ld.shared.u32 %r428, [%rd261+76];
add.s32 %r429, %r427, %r428;
ld.shared.u32 %r430, [%rd261+80];
add.s32 %r431, %r429, %r430;
ld.shared.u32 %r432, [%rd261+84];
add.s32 %r433, %r431, %r432;
ld.shared.u32 %r434, [%rd261+88];
add.s32 %r435, %r433, %r434;
ld.shared.u32 %r436, [%rd261+92];
add.s32 %r437, %r435, %r436;
ld.shared.u32 %r438, [%rd261+96];
add.s32 %r439, %r437, %r438;
ld.shared.u32 %r440, [%rd261+100];
add.s32 %r441, %r439, %r440;
ld.shared.u32 %r442, [%rd261+104];
add.s32 %r443, %r441, %r442;
ld.shared.u32 %r444, [%rd261+108];
add.s32 %r445, %r443, %r444;
ld.shared.u32 %r446, [%rd261+112];
add.s32 %r447, %r445, %r446;
ld.shared.u32 %r448, [%rd261+116];
add.s32 %r449, %r447, %r448;
ld.shared.u32 %r450, [%rd261+120];
add.s32 %r451, %r449, %r450;
ld.shared.u32 %r452, [%rd261+124];
add.s32 %r477, %r451, %r452;

BB72_23:
@%p13 bra BB72_25;

mov.u32 %r454, %nctaid.x;
mad.lo.s32 %r457, %r454, %r100, %r1;
cvta.to.global.u64 %rd262, %rd13;
mul.wide.u32 %rd263, %r457, 4;
add.s64 %rd264, %rd262, %rd263;
st.global.u32 [%rd264], %r477;

BB72_25:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EhhiE13PtxScanPolicyEiEEvPT0_i(
.param .u64 _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EhhiE13PtxScanPolicyEiEEvPT0_i_param_0,
.param .u32 _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EhhiE13PtxScanPolicyEiEEvPT0_i_param_1
)
.maxntid 1024, 1, 1
.minnctapersm 1
{
.reg .pred %p<39>;
.reg .b32 %r<193>;
.reg .b64 %rd<14>;

	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EhhiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage[172];

ld.param.u64 %rd5, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EhhiE13PtxScanPolicyEiEEvPT0_i_param_0];
ld.param.u32 %r20, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EhhiE13PtxScanPolicyEiEEvPT0_i_param_1];
mov.u32 %r21, %ctaid.x;
setp.ne.s32	%p33, %r21, 0;
setp.lt.s32	%p34, %r20, 4096;
or.pred %p35, %p33, %p34;
@%p35 bra BB73_8;

cvta.to.global.u64 %rd13, %rd5;
mov.u32 %r24, %tid.x;
shr.s32 %r25, %r24, 31;
shr.u32 %r26, %r25, 27;
add.s32 %r27, %r24, %r26;
shr.s32 %r28, %r27, 5;
mul.wide.s32 %rd6, %r28, 4;
mov.u64 %rd7, _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EhhiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage;
add.s64 %rd8, %rd7, %rd6;
add.s64 %rd2, %rd8, 36;
mov.u32 %r191, 0;
mov.u32 %r187, 4096;

	mov.u32 %r31, %laneid;


BB73_2:
mov.u32 %r2, %r191;
shl.b32 %r30, %r24, 2;
mul.wide.s32 %rd9, %r30, 4;
add.s64 %rd10, %rd13, %rd9;
ld.global.u32 %r3, [%rd10];
ld.global.u32 %r4, [%rd10+4];
ld.global.u32 %r5, [%rd10+8];
ld.global.u32 %r6, [%rd10+12];
bar.sync 0;
add.s32 %r57, %r4, %r3;
add.s32 %r58, %r57, %r5;
add.s32 %r36, %r58, %r6;
mov.u32 %r34, 1;
mov.u32 %r55, 0;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r36, %r34, %r55; @p add.u32 r0, r0, %r36; mov.u32 %r32, r0;}

	mov.u32 %r39, 2;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r32, %r39, %r55; @p add.u32 r0, r0, %r32; mov.u32 %r37, r0;}

	mov.u32 %r44, 4;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r37, %r44, %r55; @p add.u32 r0, r0, %r37; mov.u32 %r42, r0;}

	mov.u32 %r49, 8;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r42, %r49, %r55; @p add.u32 r0, r0, %r42; mov.u32 %r47, r0;}

	mov.u32 %r54, 16;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r47, %r54, %r55; @p add.u32 r0, r0, %r47; mov.u32 %r52, r0;}

	setp.ne.s32	%p36, %r31, 31;
@%p36 bra BB73_4;

st.shared.u32 [%rd2], %r52;

BB73_4:
sub.s32 %r10, %r52, %r36;
add.s32 %r60, %r24, 31;
setp.lt.u32	%p1, %r60, 63;
and.b32 %r61, %r24, -32;
setp.eq.s32	%p2, %r61, 992;
setp.eq.s32	%p3, %r61, 960;
setp.eq.s32	%p4, %r61, 928;
setp.eq.s32	%p5, %r61, 896;
setp.eq.s32	%p6, %r61, 864;
setp.eq.s32	%p7, %r61, 832;
setp.eq.s32	%p8, %r61, 800;
setp.eq.s32	%p9, %r61, 768;
setp.eq.s32	%p10, %r61, 736;
setp.eq.s32	%p11, %r61, 704;
setp.eq.s32	%p12, %r61, 672;
setp.eq.s32	%p13, %r61, 640;
setp.eq.s32	%p14, %r61, 608;
setp.eq.s32	%p15, %r61, 576;
setp.eq.s32	%p16, %r61, 544;
setp.eq.s32	%p17, %r61, 512;
setp.eq.s32	%p18, %r61, 480;
setp.eq.s32	%p19, %r61, 448;
setp.eq.s32	%p20, %r61, 416;
setp.eq.s32	%p21, %r61, 384;
setp.eq.s32	%p22, %r61, 352;
setp.eq.s32	%p23, %r61, 320;
setp.eq.s32	%p24, %r61, 288;
setp.eq.s32	%p25, %r61, 256;
setp.eq.s32	%p26, %r61, 224;
setp.eq.s32	%p27, %r61, 192;
setp.eq.s32	%p28, %r61, 160;
setp.eq.s32	%p29, %r61, 128;
setp.eq.s32	%p30, %r61, 96;
setp.eq.s32	%p31, %r61, 64;
setp.eq.s32	%p32, %r61, 32;
bar.sync 0;
ld.shared.u32 %r62, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EhhiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+36];
selp.b32	%r63, %r62, 0, %p32;
add.s32 %r64, %r10, %r63;
ld.shared.u32 %r65, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EhhiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+40];
add.s32 %r66, %r65, %r62;
selp.b32	%r67, %r66, 0, %p31;
add.s32 %r68, %r64, %r67;
ld.shared.u32 %r69, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EhhiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+44];
add.s32 %r70, %r66, %r69;
selp.b32	%r71, %r70, 0, %p30;
add.s32 %r72, %r68, %r71;
ld.shared.u32 %r73, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EhhiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+48];
add.s32 %r74, %r70, %r73;
selp.b32	%r75, %r74, 0, %p29;
add.s32 %r76, %r72, %r75;
ld.shared.u32 %r77, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EhhiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+52];
add.s32 %r78, %r74, %r77;
selp.b32	%r79, %r78, 0, %p28;
add.s32 %r80, %r76, %r79;
ld.shared.u32 %r81, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EhhiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+56];
add.s32 %r82, %r78, %r81;
selp.b32	%r83, %r82, 0, %p27;
add.s32 %r84, %r80, %r83;
ld.shared.u32 %r85, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EhhiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+60];
add.s32 %r86, %r82, %r85;
selp.b32	%r87, %r86, 0, %p26;
add.s32 %r88, %r84, %r87;
ld.shared.u32 %r89, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EhhiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+64];
add.s32 %r90, %r86, %r89;
selp.b32	%r91, %r90, 0, %p25;
add.s32 %r92, %r88, %r91;
ld.shared.u32 %r93, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EhhiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+68];
add.s32 %r94, %r90, %r93;
selp.b32	%r95, %r94, 0, %p24;
add.s32 %r96, %r92, %r95;
ld.shared.u32 %r97, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EhhiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+72];
add.s32 %r98, %r94, %r97;
selp.b32	%r99, %r98, 0, %p23;
add.s32 %r100, %r96, %r99;
ld.shared.u32 %r101, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EhhiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+76];
add.s32 %r102, %r98, %r101;
selp.b32	%r103, %r102, 0, %p22;
add.s32 %r104, %r100, %r103;
ld.shared.u32 %r105, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EhhiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+80];
add.s32 %r106, %r102, %r105;
selp.b32	%r107, %r106, 0, %p21;
add.s32 %r108, %r104, %r107;
ld.shared.u32 %r109, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EhhiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+84];
add.s32 %r110, %r106, %r109;
selp.b32	%r111, %r110, 0, %p20;
add.s32 %r112, %r108, %r111;
ld.shared.u32 %r113, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EhhiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+88];
add.s32 %r114, %r110, %r113;
selp.b32	%r115, %r114, 0, %p19;
add.s32 %r116, %r112, %r115;
ld.shared.u32 %r117, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EhhiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+92];
add.s32 %r118, %r114, %r117;
selp.b32	%r119, %r118, 0, %p18;
add.s32 %r120, %r116, %r119;
ld.shared.u32 %r121, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EhhiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+96];
add.s32 %r122, %r118, %r121;
selp.b32	%r123, %r122, 0, %p17;
add.s32 %r124, %r120, %r123;
ld.shared.u32 %r125, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EhhiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+100];
add.s32 %r126, %r122, %r125;
selp.b32	%r127, %r126, 0, %p16;
add.s32 %r128, %r124, %r127;
ld.shared.u32 %r129, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EhhiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+104];
add.s32 %r130, %r126, %r129;
selp.b32	%r131, %r130, 0, %p15;
add.s32 %r132, %r128, %r131;
ld.shared.u32 %r133, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EhhiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+108];
add.s32 %r134, %r130, %r133;
selp.b32	%r135, %r134, 0, %p14;
add.s32 %r136, %r132, %r135;
ld.shared.u32 %r137, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EhhiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+112];
add.s32 %r138, %r134, %r137;
selp.b32	%r139, %r138, 0, %p13;
add.s32 %r140, %r136, %r139;
ld.shared.u32 %r141, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EhhiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+116];
add.s32 %r142, %r138, %r141;
selp.b32	%r143, %r142, 0, %p12;
add.s32 %r144, %r140, %r143;
ld.shared.u32 %r145, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EhhiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+120];
add.s32 %r146, %r142, %r145;
selp.b32	%r147, %r146, 0, %p11;
add.s32 %r148, %r144, %r147;
ld.shared.u32 %r149, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EhhiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+124];
add.s32 %r150, %r146, %r149;
selp.b32	%r151, %r150, 0, %p10;
add.s32 %r152, %r148, %r151;
ld.shared.u32 %r153, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EhhiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+128];
add.s32 %r154, %r150, %r153;
selp.b32	%r155, %r154, 0, %p9;
add.s32 %r156, %r152, %r155;
ld.shared.u32 %r157, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EhhiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+132];
add.s32 %r158, %r154, %r157;
selp.b32	%r159, %r158, 0, %p8;
add.s32 %r160, %r156, %r159;
ld.shared.u32 %r161, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EhhiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+136];
add.s32 %r162, %r158, %r161;
selp.b32	%r163, %r162, 0, %p7;
add.s32 %r164, %r160, %r163;
ld.shared.u32 %r165, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EhhiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+140];
add.s32 %r166, %r162, %r165;
selp.b32	%r167, %r166, 0, %p6;
add.s32 %r168, %r164, %r167;
ld.shared.u32 %r169, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EhhiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+144];
add.s32 %r170, %r166, %r169;
selp.b32	%r171, %r170, 0, %p5;
add.s32 %r172, %r168, %r171;
ld.shared.u32 %r173, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EhhiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+148];
add.s32 %r174, %r170, %r173;
selp.b32	%r175, %r174, 0, %p4;
add.s32 %r176, %r172, %r175;
ld.shared.u32 %r177, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EhhiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+152];
add.s32 %r178, %r174, %r177;
selp.b32	%r179, %r178, 0, %p3;
add.s32 %r180, %r176, %r179;
ld.shared.u32 %r181, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EhhiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+156];
add.s32 %r11, %r178, %r181;
selp.b32	%r182, %r11, 0, %p2;
add.s32 %r12, %r180, %r182;
mov.u32 %r192, %r2;
@!%p1 bra BB73_7;
bra.uni BB73_5;

BB73_5:
ld.shared.u32 %r183, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EhhiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+160];
add.s32 %r184, %r183, %r2;
add.s32 %r13, %r184, %r11;
setp.ne.s32	%p37, %r31, 0;
mov.u32 %r192, %r13;
@%p37 bra BB73_7;

st.shared.u32 [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EhhiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+164], %r2;
mov.u32 %r192, %r13;

BB73_7:
mov.u32 %r191, %r192;
bar.sync 0;
ld.shared.u32 %r185, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EhhiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+164];
add.s32 %r15, %r12, %r185;
add.s32 %r16, %r3, %r15;
add.s32 %r17, %r16, %r4;
add.s32 %r18, %r17, %r5;
bar.sync 0;
mul.wide.s32 %rd11, %r24, 16;
add.s64 %rd12, %rd13, %rd11;
st.global.v4.u32 [%rd12], {%r15, %r16, %r17, %r18};
add.s64 %rd13, %rd13, 16384;
add.s32 %r187, %r187, 4096;
setp.le.s32	%p38, %r187, %r20;
@%p38 bra BB73_2;

BB73_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE(
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_0,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_1,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_2,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_3,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_4,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_5,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7,
.param .u8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_8,
.param .u8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_9,
.param .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10[36]
)
.maxntid 128, 1, 1
{
.reg .pred %p<152>;
.reg .b16 %rs<499>;
.reg .b32 %r<953>;
.reg .b64 %rd<1000>;

	.shared .align 8 .b8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage[9400];

ld.param.u64 %rd142, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_0];
ld.param.u64 %rd143, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_1];
ld.param.u64 %rd144, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_2];
ld.param.u64 %rd145, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_3];
ld.param.u64 %rd146, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_4];
ld.param.u32 %r120, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_5];
ld.param.u32 %r121, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6];
ld.param.u32 %r122, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7];
ld.param.u32 %r131, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+32];
ld.param.u32 %r130, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+28];
ld.param.u32 %r128, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+20];
ld.param.u32 %r127, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+16];
ld.param.u32 %r126, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+12];
ld.param.u32 %r125, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+8];
ld.param.u32 %r123, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10];
ld.param.u32 %r124, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+4];
cvta.to.global.u64 %rd1, %rd145;
cvta.to.global.u64 %rd2, %rd143;
mov.u32 %r1, %ctaid.x;
setp.lt.s32	%p7, %r1, %r124;
@%p7 bra BB74_3;
bra.uni BB74_1;

BB74_3:
mul.lo.s32 %r950, %r1, %r125;
add.s32 %r925, %r950, %r125;
bra.uni BB74_4;

BB74_1:
mov.u32 %r925, %r131;
mov.u32 %r950, %r130;
setp.ge.s32	%p8, %r1, %r123;
@%p8 bra BB74_4;

mad.lo.s32 %r950, %r1, %r126, %r127;
add.s32 %r132, %r950, %r126;
min.s32 %r925, %r132, %r128;

BB74_4:
mov.u32 %r9, %r950;
mov.u32 %r10, %tid.x;
setp.gt.u32	%p9, %r10, 31;
@%p9 bra BB74_6;

cvta.to.global.u64 %rd147, %rd146;
mov.u32 %r136, %nctaid.x;
mul.lo.s32 %r137, %r136, %r10;
mul.wide.u32 %rd148, %r137, 4;
add.s64 %rd149, %rd147, %rd148;
ld.global.u32 %r138, [%rd149];
setp.eq.s32	%p10, %r138, 0;
setp.eq.s32	%p11, %r138, %r120;
or.pred %p12, %p10, %p11;
selp.u32	%r135, 1, 0, %p12;

	{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r135, 0; 
vote.all.pred %p2, %p1; 
selp.s32 %r134, 1, 0, %p2; 
}

	setp.ne.s32	%p13, %r134, 0;
selp.u16	%rs255, 1, 0, %p13;
st.shared.u8 [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+132], %rs255;
add.s32 %r139, %r137, %r1;
mul.wide.u32 %rd150, %r139, 4;
add.s64 %rd151, %rd147, %rd150;
ld.global.u32 %r951, [%rd151];

BB74_6:
bar.sync 0;
ld.shared.u8 %rs256, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+132];
setp.eq.s16	%p14, %rs256, 0;
add.s32 %r13, %r9, 1920;
@%p14 bra BB74_135;

setp.gt.s32	%p15, %r13, %r925;
mov.u32 %r947, %r9;
@%p15 bra BB74_10;

cvt.s64.s32	%rd3, %r10;
add.s32 %r140, %r10, 128;
cvt.s64.s32	%rd4, %r140;
add.s32 %r141, %r10, 256;
cvt.s64.s32	%rd5, %r141;
add.s32 %r142, %r10, 384;
cvt.s64.s32	%rd6, %r142;
add.s32 %r143, %r10, 512;
cvt.s64.s32	%rd7, %r143;
add.s32 %r144, %r10, 640;
cvt.s64.s32	%rd8, %r144;
add.s32 %r145, %r10, 768;
cvt.s64.s32	%rd9, %r145;
add.s32 %r146, %r10, 896;
cvt.s64.s32	%rd10, %r146;
add.s32 %r147, %r10, 1024;
cvt.s64.s32	%rd11, %r147;
add.s32 %r148, %r10, 1152;
cvt.s64.s32	%rd12, %r148;
add.s32 %r149, %r10, 1280;
cvt.s64.s32	%rd13, %r149;
add.s32 %r150, %r10, 1408;
cvt.s64.s32	%rd14, %r150;
add.s32 %r151, %r10, 1536;
cvt.s64.s32	%rd15, %r151;
add.s32 %r152, %r10, 1664;
cvt.s64.s32	%rd16, %r152;
add.s32 %r153, %r10, 1792;
cvt.s64.s32	%rd17, %r153;
mov.u32 %r948, %r9;
mov.u32 %r949, %r13;

BB74_9:
mov.u32 %r935, %r949;
mov.u32 %r15, %r948;
mov.u32 %r948, %r935;
cvt.s64.s32	%rd167, %r15;
add.s64 %rd18, %rd3, %rd167;
add.s64 %rd152, %rd142, %rd18;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd152]; cvt.u16.u8 %rs257, datum;}

	add.s64 %rd168, %rd4, %rd167;
add.s64 %rd153, %rd142, %rd168;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd153]; cvt.u16.u8 %rs258, datum;}

	add.s64 %rd169, %rd5, %rd167;
add.s64 %rd154, %rd142, %rd169;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd154]; cvt.u16.u8 %rs259, datum;}

	add.s64 %rd170, %rd6, %rd167;
add.s64 %rd155, %rd142, %rd170;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd155]; cvt.u16.u8 %rs260, datum;}

	add.s64 %rd171, %rd7, %rd167;
add.s64 %rd156, %rd142, %rd171;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd156]; cvt.u16.u8 %rs261, datum;}

	add.s64 %rd172, %rd8, %rd167;
add.s64 %rd157, %rd142, %rd172;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd157]; cvt.u16.u8 %rs262, datum;}

	add.s64 %rd173, %rd9, %rd167;
add.s64 %rd158, %rd142, %rd173;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd158]; cvt.u16.u8 %rs263, datum;}

	add.s64 %rd174, %rd10, %rd167;
add.s64 %rd159, %rd142, %rd174;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd159]; cvt.u16.u8 %rs264, datum;}

	add.s64 %rd175, %rd11, %rd167;
add.s64 %rd160, %rd142, %rd175;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd160]; cvt.u16.u8 %rs265, datum;}

	add.s64 %rd176, %rd12, %rd167;
add.s64 %rd161, %rd142, %rd176;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd161]; cvt.u16.u8 %rs266, datum;}

	add.s64 %rd177, %rd13, %rd167;
add.s64 %rd162, %rd142, %rd177;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd162]; cvt.u16.u8 %rs267, datum;}

	add.s64 %rd178, %rd14, %rd167;
add.s64 %rd163, %rd142, %rd178;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd163]; cvt.u16.u8 %rs268, datum;}

	add.s64 %rd179, %rd15, %rd167;
add.s64 %rd164, %rd142, %rd179;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd164]; cvt.u16.u8 %rs269, datum;}

	add.s64 %rd180, %rd16, %rd167;
add.s64 %rd165, %rd142, %rd180;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd165]; cvt.u16.u8 %rs270, datum;}

	add.s64 %rd181, %rd17, %rd167;
add.s64 %rd166, %rd142, %rd181;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd166]; cvt.u16.u8 %rs271, datum;}

	bar.sync 0;
add.s64 %rd182, %rd2, %rd18;
st.global.u8 [%rd182], %rs257;
st.global.u8 [%rd182+128], %rs258;
st.global.u8 [%rd182+256], %rs259;
st.global.u8 [%rd182+384], %rs260;
st.global.u8 [%rd182+512], %rs261;
st.global.u8 [%rd182+640], %rs262;
st.global.u8 [%rd182+768], %rs263;
st.global.u8 [%rd182+896], %rs264;
st.global.u8 [%rd182+1024], %rs265;
st.global.u8 [%rd182+1152], %rs266;
st.global.u8 [%rd182+1280], %rs267;
st.global.u8 [%rd182+1408], %rs268;
st.global.u8 [%rd182+1536], %rs269;
st.global.u8 [%rd182+1664], %rs270;
st.global.u8 [%rd182+1792], %rs271;
add.s32 %r16, %r948, 1920;
setp.le.s32	%p16, %r16, %r925;
mov.u32 %r936, %r948;
mov.u32 %r947, %r936;
mov.u32 %r949, %r16;
@%p16 bra BB74_9;

BB74_10:
mov.u32 %r17, %r947;
setp.le.s32	%p17, %r925, %r17;
@%p17 bra BB74_71;

sub.s32 %r18, %r925, %r17;
cvt.s64.s32	%rd19, %r17;
sub.s32 %r19, %r18, %r10;
setp.lt.s32	%p18, %r19, 1;
@%p18 bra BB74_13;

cvt.s64.s32	%rd184, %r10;
add.s64 %rd185, %rd184, %rd19;
add.s64 %rd183, %rd142, %rd185;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd183]; cvt.u16.u8 %rs440, datum;}


BB74_13:
setp.lt.s32	%p19, %r19, 129;
@%p19 bra BB74_15;

add.s32 %r154, %r10, 128;
cvt.s64.s32	%rd187, %r154;
add.s64 %rd188, %rd187, %rd19;
add.s64 %rd186, %rd142, %rd188;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd186]; cvt.u16.u8 %rs441, datum;}


BB74_15:
setp.lt.s32	%p20, %r19, 257;
@%p20 bra BB74_17;

add.s32 %r155, %r10, 256;
cvt.s64.s32	%rd190, %r155;
add.s64 %rd191, %rd190, %rd19;
add.s64 %rd189, %rd142, %rd191;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd189]; cvt.u16.u8 %rs442, datum;}


BB74_17:
setp.lt.s32	%p21, %r19, 385;
@%p21 bra BB74_19;

add.s32 %r156, %r10, 384;
cvt.s64.s32	%rd193, %r156;
add.s64 %rd194, %rd193, %rd19;
add.s64 %rd192, %rd142, %rd194;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd192]; cvt.u16.u8 %rs443, datum;}


BB74_19:
setp.lt.s32	%p22, %r19, 513;
@%p22 bra BB74_21;

add.s32 %r157, %r10, 512;
cvt.s64.s32	%rd196, %r157;
add.s64 %rd197, %rd196, %rd19;
add.s64 %rd195, %rd142, %rd197;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd195]; cvt.u16.u8 %rs444, datum;}


BB74_21:
setp.lt.s32	%p23, %r19, 641;
@%p23 bra BB74_23;

add.s32 %r158, %r10, 640;
cvt.s64.s32	%rd199, %r158;
add.s64 %rd200, %rd199, %rd19;
add.s64 %rd198, %rd142, %rd200;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd198]; cvt.u16.u8 %rs445, datum;}


BB74_23:
setp.lt.s32	%p24, %r19, 769;
@%p24 bra BB74_25;

add.s32 %r159, %r10, 768;
cvt.s64.s32	%rd202, %r159;
add.s64 %rd203, %rd202, %rd19;
add.s64 %rd201, %rd142, %rd203;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd201]; cvt.u16.u8 %rs446, datum;}


BB74_25:
setp.lt.s32	%p25, %r19, 897;
@%p25 bra BB74_27;

add.s32 %r160, %r10, 896;
cvt.s64.s32	%rd205, %r160;
add.s64 %rd206, %rd205, %rd19;
add.s64 %rd204, %rd142, %rd206;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd204]; cvt.u16.u8 %rs447, datum;}


BB74_27:
setp.lt.s32	%p26, %r19, 1025;
@%p26 bra BB74_29;

add.s32 %r161, %r10, 1024;
cvt.s64.s32	%rd208, %r161;
add.s64 %rd209, %rd208, %rd19;
add.s64 %rd207, %rd142, %rd209;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd207]; cvt.u16.u8 %rs448, datum;}


BB74_29:
setp.lt.s32	%p27, %r19, 1153;
@%p27 bra BB74_31;

add.s32 %r162, %r10, 1152;
cvt.s64.s32	%rd211, %r162;
add.s64 %rd212, %rd211, %rd19;
add.s64 %rd210, %rd142, %rd212;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd210]; cvt.u16.u8 %rs449, datum;}


BB74_31:
setp.lt.s32	%p28, %r19, 1281;
@%p28 bra BB74_33;

add.s32 %r163, %r10, 1280;
cvt.s64.s32	%rd214, %r163;
add.s64 %rd215, %rd214, %rd19;
add.s64 %rd213, %rd142, %rd215;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd213]; cvt.u16.u8 %rs450, datum;}


BB74_33:
setp.lt.s32	%p29, %r19, 1409;
@%p29 bra BB74_35;

add.s32 %r164, %r10, 1408;
cvt.s64.s32	%rd217, %r164;
add.s64 %rd218, %rd217, %rd19;
add.s64 %rd216, %rd142, %rd218;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd216]; cvt.u16.u8 %rs451, datum;}


BB74_35:
setp.lt.s32	%p30, %r19, 1537;
@%p30 bra BB74_37;

add.s32 %r165, %r10, 1536;
cvt.s64.s32	%rd220, %r165;
add.s64 %rd221, %rd220, %rd19;
add.s64 %rd219, %rd142, %rd221;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd219]; cvt.u16.u8 %rs452, datum;}


BB74_37:
setp.lt.s32	%p31, %r19, 1665;
@%p31 bra BB74_39;

add.s32 %r166, %r10, 1664;
cvt.s64.s32	%rd223, %r166;
add.s64 %rd224, %rd223, %rd19;
add.s64 %rd222, %rd142, %rd224;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd222]; cvt.u16.u8 %rs453, datum;}


BB74_39:
setp.lt.s32	%p32, %r19, 1793;
@%p32 bra BB74_41;

add.s32 %r167, %r10, 1792;
cvt.s64.s32	%rd226, %r167;
add.s64 %rd227, %rd226, %rd19;
add.s64 %rd225, %rd142, %rd227;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd225]; cvt.u16.u8 %rs454, datum;}


BB74_41:
bar.sync 0;
cvt.s64.s32	%rd228, %r10;
add.s64 %rd229, %rd228, %rd19;
add.s64 %rd20, %rd2, %rd229;
setp.le.s32	%p33, %r18, %r10;
@%p33 bra BB74_43;

st.global.u8 [%rd20], %rs440;

BB74_43:
add.s32 %r168, %r10, 128;
setp.ge.s32	%p34, %r168, %r18;
@%p34 bra BB74_45;

st.global.u8 [%rd20+128], %rs441;

BB74_45:
add.s32 %r169, %r10, 256;
setp.ge.s32	%p35, %r169, %r18;
@%p35 bra BB74_47;

st.global.u8 [%rd20+256], %rs442;

BB74_47:
add.s32 %r170, %r10, 384;
setp.ge.s32	%p36, %r170, %r18;
@%p36 bra BB74_49;

st.global.u8 [%rd20+384], %rs443;

BB74_49:
add.s32 %r171, %r10, 512;
setp.ge.s32	%p37, %r171, %r18;
@%p37 bra BB74_51;

st.global.u8 [%rd20+512], %rs444;

BB74_51:
add.s32 %r172, %r10, 640;
setp.ge.s32	%p38, %r172, %r18;
@%p38 bra BB74_53;

st.global.u8 [%rd20+640], %rs445;

BB74_53:
add.s32 %r173, %r10, 768;
setp.ge.s32	%p39, %r173, %r18;
@%p39 bra BB74_55;

st.global.u8 [%rd20+768], %rs446;

BB74_55:
add.s32 %r174, %r10, 896;
setp.ge.s32	%p40, %r174, %r18;
@%p40 bra BB74_57;

st.global.u8 [%rd20+896], %rs447;

BB74_57:
add.s32 %r175, %r10, 1024;
setp.ge.s32	%p41, %r175, %r18;
@%p41 bra BB74_59;

st.global.u8 [%rd20+1024], %rs448;

BB74_59:
add.s32 %r176, %r10, 1152;
setp.ge.s32	%p42, %r176, %r18;
@%p42 bra BB74_61;

st.global.u8 [%rd20+1152], %rs449;

BB74_61:
add.s32 %r177, %r10, 1280;
setp.ge.s32	%p43, %r177, %r18;
@%p43 bra BB74_63;

st.global.u8 [%rd20+1280], %rs450;

BB74_63:
add.s32 %r178, %r10, 1408;
setp.ge.s32	%p44, %r178, %r18;
@%p44 bra BB74_65;

st.global.u8 [%rd20+1408], %rs451;

BB74_65:
add.s32 %r179, %r10, 1536;
setp.ge.s32	%p45, %r179, %r18;
@%p45 bra BB74_67;

st.global.u8 [%rd20+1536], %rs452;

BB74_67:
add.s32 %r180, %r10, 1664;
setp.ge.s32	%p46, %r180, %r18;
@%p46 bra BB74_69;

st.global.u8 [%rd20+1664], %rs453;

BB74_69:
add.s32 %r181, %r10, 1792;
setp.ge.s32	%p47, %r181, %r18;
@%p47 bra BB74_71;

st.global.u8 [%rd20+1792], %rs454;

BB74_71:
mov.u32 %r944, %r9;
@%p15 bra BB74_74;

cvt.s64.s32	%rd21, %r10;
add.s32 %r182, %r10, 128;
cvt.s64.s32	%rd22, %r182;
add.s32 %r183, %r10, 256;
cvt.s64.s32	%rd23, %r183;
add.s32 %r184, %r10, 384;
cvt.s64.s32	%rd24, %r184;
add.s32 %r185, %r10, 512;
cvt.s64.s32	%rd25, %r185;
add.s32 %r186, %r10, 640;
cvt.s64.s32	%rd26, %r186;
add.s32 %r187, %r10, 768;
cvt.s64.s32	%rd27, %r187;
add.s32 %r188, %r10, 896;
cvt.s64.s32	%rd28, %r188;
add.s32 %r189, %r10, 1024;
cvt.s64.s32	%rd29, %r189;
add.s32 %r190, %r10, 1152;
cvt.s64.s32	%rd30, %r190;
add.s32 %r191, %r10, 1280;
cvt.s64.s32	%rd31, %r191;
add.s32 %r192, %r10, 1408;
cvt.s64.s32	%rd32, %r192;
add.s32 %r193, %r10, 1536;
cvt.s64.s32	%rd33, %r193;
add.s32 %r194, %r10, 1664;
cvt.s64.s32	%rd34, %r194;
add.s32 %r195, %r10, 1792;
cvt.s64.s32	%rd35, %r195;
mov.u32 %r945, %r9;
mov.u32 %r946, %r13;

BB74_73:
mov.u32 %r937, %r946;
mov.u32 %r21, %r945;
mov.u32 %r945, %r937;
cvt.s64.s32	%rd245, %r21;
add.s64 %rd36, %rd21, %rd245;
add.s64 %rd230, %rd144, %rd36;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd230]; cvt.u16.u8 %rs303, datum;}

	add.s64 %rd246, %rd22, %rd245;
add.s64 %rd231, %rd144, %rd246;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd231]; cvt.u16.u8 %rs304, datum;}

	add.s64 %rd247, %rd23, %rd245;
add.s64 %rd232, %rd144, %rd247;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd232]; cvt.u16.u8 %rs305, datum;}

	add.s64 %rd248, %rd24, %rd245;
add.s64 %rd233, %rd144, %rd248;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd233]; cvt.u16.u8 %rs306, datum;}

	add.s64 %rd249, %rd25, %rd245;
add.s64 %rd234, %rd144, %rd249;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd234]; cvt.u16.u8 %rs307, datum;}

	add.s64 %rd250, %rd26, %rd245;
add.s64 %rd235, %rd144, %rd250;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd235]; cvt.u16.u8 %rs308, datum;}

	add.s64 %rd251, %rd27, %rd245;
add.s64 %rd236, %rd144, %rd251;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd236]; cvt.u16.u8 %rs309, datum;}

	add.s64 %rd252, %rd28, %rd245;
add.s64 %rd237, %rd144, %rd252;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd237]; cvt.u16.u8 %rs310, datum;}

	add.s64 %rd253, %rd29, %rd245;
add.s64 %rd238, %rd144, %rd253;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd238]; cvt.u16.u8 %rs311, datum;}

	add.s64 %rd254, %rd30, %rd245;
add.s64 %rd239, %rd144, %rd254;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd239]; cvt.u16.u8 %rs312, datum;}

	add.s64 %rd255, %rd31, %rd245;
add.s64 %rd240, %rd144, %rd255;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd240]; cvt.u16.u8 %rs313, datum;}

	add.s64 %rd256, %rd32, %rd245;
add.s64 %rd241, %rd144, %rd256;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd241]; cvt.u16.u8 %rs314, datum;}

	add.s64 %rd257, %rd33, %rd245;
add.s64 %rd242, %rd144, %rd257;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd242]; cvt.u16.u8 %rs315, datum;}

	add.s64 %rd258, %rd34, %rd245;
add.s64 %rd243, %rd144, %rd258;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd243]; cvt.u16.u8 %rs316, datum;}

	add.s64 %rd259, %rd35, %rd245;
add.s64 %rd244, %rd144, %rd259;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd244]; cvt.u16.u8 %rs317, datum;}

	bar.sync 0;
add.s64 %rd260, %rd1, %rd36;
st.global.u8 [%rd260], %rs303;
st.global.u8 [%rd260+128], %rs304;
st.global.u8 [%rd260+256], %rs305;
st.global.u8 [%rd260+384], %rs306;
st.global.u8 [%rd260+512], %rs307;
st.global.u8 [%rd260+640], %rs308;
st.global.u8 [%rd260+768], %rs309;
st.global.u8 [%rd260+896], %rs310;
st.global.u8 [%rd260+1024], %rs311;
st.global.u8 [%rd260+1152], %rs312;
st.global.u8 [%rd260+1280], %rs313;
st.global.u8 [%rd260+1408], %rs314;
st.global.u8 [%rd260+1536], %rs315;
st.global.u8 [%rd260+1664], %rs316;
st.global.u8 [%rd260+1792], %rs317;
add.s32 %r946, %r945, 1920;
setp.le.s32	%p49, %r946, %r925;
mov.u32 %r944, %r945;
@%p49 bra BB74_73;

BB74_74:
setp.le.s32	%p50, %r925, %r944;
@%p50 bra BB74_271;

sub.s32 %r24, %r925, %r944;
cvt.s64.s32	%rd37, %r944;
sub.s32 %r25, %r24, %r10;
setp.lt.s32	%p51, %r25, 1;
@%p51 bra BB74_77;

cvt.s64.s32	%rd262, %r10;
add.s64 %rd263, %rd262, %rd37;
add.s64 %rd261, %rd144, %rd263;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd261]; cvt.u16.u8 %rs440, datum;}


BB74_77:
setp.lt.s32	%p52, %r25, 129;
@%p52 bra BB74_79;

add.s32 %r196, %r10, 128;
cvt.s64.s32	%rd265, %r196;
add.s64 %rd266, %rd265, %rd37;
add.s64 %rd264, %rd144, %rd266;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd264]; cvt.u16.u8 %rs441, datum;}


BB74_79:
setp.lt.s32	%p53, %r25, 257;
@%p53 bra BB74_81;

add.s32 %r197, %r10, 256;
cvt.s64.s32	%rd268, %r197;
add.s64 %rd269, %rd268, %rd37;
add.s64 %rd267, %rd144, %rd269;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd267]; cvt.u16.u8 %rs442, datum;}


BB74_81:
setp.lt.s32	%p54, %r25, 385;
@%p54 bra BB74_83;

add.s32 %r198, %r10, 384;
cvt.s64.s32	%rd271, %r198;
add.s64 %rd272, %rd271, %rd37;
add.s64 %rd270, %rd144, %rd272;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd270]; cvt.u16.u8 %rs443, datum;}


BB74_83:
setp.lt.s32	%p55, %r25, 513;
@%p55 bra BB74_85;

add.s32 %r199, %r10, 512;
cvt.s64.s32	%rd274, %r199;
add.s64 %rd275, %rd274, %rd37;
add.s64 %rd273, %rd144, %rd275;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd273]; cvt.u16.u8 %rs444, datum;}


BB74_85:
setp.lt.s32	%p56, %r25, 641;
@%p56 bra BB74_87;

add.s32 %r200, %r10, 640;
cvt.s64.s32	%rd277, %r200;
add.s64 %rd278, %rd277, %rd37;
add.s64 %rd276, %rd144, %rd278;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd276]; cvt.u16.u8 %rs445, datum;}


BB74_87:
setp.lt.s32	%p57, %r25, 769;
@%p57 bra BB74_89;

add.s32 %r201, %r10, 768;
cvt.s64.s32	%rd280, %r201;
add.s64 %rd281, %rd280, %rd37;
add.s64 %rd279, %rd144, %rd281;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd279]; cvt.u16.u8 %rs446, datum;}


BB74_89:
setp.lt.s32	%p58, %r25, 897;
@%p58 bra BB74_91;

add.s32 %r202, %r10, 896;
cvt.s64.s32	%rd283, %r202;
add.s64 %rd284, %rd283, %rd37;
add.s64 %rd282, %rd144, %rd284;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd282]; cvt.u16.u8 %rs447, datum;}


BB74_91:
setp.lt.s32	%p59, %r25, 1025;
@%p59 bra BB74_93;

add.s32 %r203, %r10, 1024;
cvt.s64.s32	%rd286, %r203;
add.s64 %rd287, %rd286, %rd37;
add.s64 %rd285, %rd144, %rd287;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd285]; cvt.u16.u8 %rs448, datum;}


BB74_93:
setp.lt.s32	%p60, %r25, 1153;
@%p60 bra BB74_95;

add.s32 %r204, %r10, 1152;
cvt.s64.s32	%rd289, %r204;
add.s64 %rd290, %rd289, %rd37;
add.s64 %rd288, %rd144, %rd290;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd288]; cvt.u16.u8 %rs449, datum;}


BB74_95:
setp.lt.s32	%p61, %r25, 1281;
@%p61 bra BB74_97;

add.s32 %r205, %r10, 1280;
cvt.s64.s32	%rd292, %r205;
add.s64 %rd293, %rd292, %rd37;
add.s64 %rd291, %rd144, %rd293;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd291]; cvt.u16.u8 %rs450, datum;}


BB74_97:
setp.lt.s32	%p62, %r25, 1409;
@%p62 bra BB74_99;

add.s32 %r206, %r10, 1408;
cvt.s64.s32	%rd295, %r206;
add.s64 %rd296, %rd295, %rd37;
add.s64 %rd294, %rd144, %rd296;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd294]; cvt.u16.u8 %rs451, datum;}


BB74_99:
setp.lt.s32	%p63, %r25, 1537;
@%p63 bra BB74_101;

add.s32 %r207, %r10, 1536;
cvt.s64.s32	%rd298, %r207;
add.s64 %rd299, %rd298, %rd37;
add.s64 %rd297, %rd144, %rd299;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd297]; cvt.u16.u8 %rs452, datum;}


BB74_101:
setp.lt.s32	%p64, %r25, 1665;
@%p64 bra BB74_103;

add.s32 %r208, %r10, 1664;
cvt.s64.s32	%rd301, %r208;
add.s64 %rd302, %rd301, %rd37;
add.s64 %rd300, %rd144, %rd302;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd300]; cvt.u16.u8 %rs453, datum;}


BB74_103:
setp.lt.s32	%p65, %r25, 1793;
@%p65 bra BB74_105;

add.s32 %r209, %r10, 1792;
cvt.s64.s32	%rd304, %r209;
add.s64 %rd305, %rd304, %rd37;
add.s64 %rd303, %rd144, %rd305;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd303]; cvt.u16.u8 %rs454, datum;}


BB74_105:
bar.sync 0;
cvt.s64.s32	%rd306, %r10;
add.s64 %rd307, %rd306, %rd37;
add.s64 %rd38, %rd1, %rd307;
setp.le.s32	%p66, %r24, %r10;
@%p66 bra BB74_107;

st.global.u8 [%rd38], %rs440;

BB74_107:
add.s32 %r210, %r10, 128;
setp.ge.s32	%p67, %r210, %r24;
@%p67 bra BB74_109;

st.global.u8 [%rd38+128], %rs441;

BB74_109:
add.s32 %r211, %r10, 256;
setp.ge.s32	%p68, %r211, %r24;
@%p68 bra BB74_111;

st.global.u8 [%rd38+256], %rs442;

BB74_111:
add.s32 %r212, %r10, 384;
setp.ge.s32	%p69, %r212, %r24;
@%p69 bra BB74_113;

st.global.u8 [%rd38+384], %rs443;

BB74_113:
add.s32 %r213, %r10, 512;
setp.ge.s32	%p70, %r213, %r24;
@%p70 bra BB74_115;

st.global.u8 [%rd38+512], %rs444;

BB74_115:
add.s32 %r214, %r10, 640;
setp.ge.s32	%p71, %r214, %r24;
@%p71 bra BB74_117;

st.global.u8 [%rd38+640], %rs445;

BB74_117:
add.s32 %r215, %r10, 768;
setp.ge.s32	%p72, %r215, %r24;
@%p72 bra BB74_119;

st.global.u8 [%rd38+768], %rs446;

BB74_119:
add.s32 %r216, %r10, 896;
setp.ge.s32	%p73, %r216, %r24;
@%p73 bra BB74_121;

st.global.u8 [%rd38+896], %rs447;

BB74_121:
add.s32 %r217, %r10, 1024;
setp.ge.s32	%p74, %r217, %r24;
@%p74 bra BB74_123;

st.global.u8 [%rd38+1024], %rs448;

BB74_123:
add.s32 %r218, %r10, 1152;
setp.ge.s32	%p75, %r218, %r24;
@%p75 bra BB74_125;

st.global.u8 [%rd38+1152], %rs449;

BB74_125:
add.s32 %r219, %r10, 1280;
setp.ge.s32	%p76, %r219, %r24;
@%p76 bra BB74_127;

st.global.u8 [%rd38+1280], %rs450;

BB74_127:
add.s32 %r220, %r10, 1408;
setp.ge.s32	%p77, %r220, %r24;
@%p77 bra BB74_129;

st.global.u8 [%rd38+1408], %rs451;

BB74_129:
add.s32 %r221, %r10, 1536;
setp.ge.s32	%p78, %r221, %r24;
@%p78 bra BB74_131;

st.global.u8 [%rd38+1536], %rs452;

BB74_131:
add.s32 %r222, %r10, 1664;
setp.ge.s32	%p79, %r222, %r24;
@%p79 bra BB74_133;

st.global.u8 [%rd38+1664], %rs453;

BB74_133:
add.s32 %r223, %r10, 1792;
setp.ge.s32	%p80, %r223, %r24;
@%p80 bra BB74_271;

st.global.u8 [%rd38+1792], %rs454;
bra.uni BB74_271;

BB74_135:
setp.gt.s32	%p81, %r13, %r925;
mov.u32 %r941, %r9;
@%p81 bra BB74_144;

shr.s32 %r225, %r10, 31;
shr.u32 %r226, %r225, 27;
add.s32 %r227, %r10, %r226;
shr.s32 %r228, %r227, 5;
mul.wide.s32 %rd308, %r228, 8;
mov.u64 %rd309, _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage;
add.s64 %rd310, %rd309, %rd308;
add.s64 %rd39, %rd310, 144;

	mov.u32 %r349, %laneid;

	mov.u32 %r942, %r9;
mov.u32 %r943, %r13;

BB74_137:
mov.u32 %r939, %r943;
mov.u32 %r27, %r942;
mov.u32 %r942, %r939;
mul.lo.s32 %r229, %r10, 15;
cvt.s64.s32	%rd326, %r229;
cvt.s64.s32	%rd327, %r27;
add.s64 %rd328, %rd326, %rd327;
add.s64 %rd311, %rd142, %rd328;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd311]; cvt.u16.u8 %rs334, datum;}

	add.s32 %r230, %r229, 1;
cvt.s64.s32	%rd329, %r230;
add.s64 %rd330, %rd329, %rd327;
add.s64 %rd312, %rd142, %rd330;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd312]; cvt.u16.u8 %rs335, datum;}

	add.s32 %r231, %r229, 2;
cvt.s64.s32	%rd331, %r231;
add.s64 %rd332, %rd331, %rd327;
add.s64 %rd313, %rd142, %rd332;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd313]; cvt.u16.u8 %rs336, datum;}

	add.s32 %r232, %r229, 3;
cvt.s64.s32	%rd333, %r232;
add.s64 %rd334, %rd333, %rd327;
add.s64 %rd314, %rd142, %rd334;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd314]; cvt.u16.u8 %rs337, datum;}

	add.s32 %r233, %r229, 4;
cvt.s64.s32	%rd335, %r233;
add.s64 %rd336, %rd335, %rd327;
add.s64 %rd315, %rd142, %rd336;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd315]; cvt.u16.u8 %rs338, datum;}

	add.s32 %r234, %r229, 5;
cvt.s64.s32	%rd337, %r234;
add.s64 %rd338, %rd337, %rd327;
add.s64 %rd316, %rd142, %rd338;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd316]; cvt.u16.u8 %rs339, datum;}

	add.s32 %r235, %r229, 6;
cvt.s64.s32	%rd339, %r235;
add.s64 %rd340, %rd339, %rd327;
add.s64 %rd317, %rd142, %rd340;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd317]; cvt.u16.u8 %rs340, datum;}

	add.s32 %r236, %r229, 7;
cvt.s64.s32	%rd341, %r236;
add.s64 %rd342, %rd341, %rd327;
add.s64 %rd318, %rd142, %rd342;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd318]; cvt.u16.u8 %rs341, datum;}

	add.s32 %r237, %r229, 8;
cvt.s64.s32	%rd343, %r237;
add.s64 %rd344, %rd343, %rd327;
add.s64 %rd319, %rd142, %rd344;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd319]; cvt.u16.u8 %rs342, datum;}

	add.s32 %r238, %r229, 9;
cvt.s64.s32	%rd345, %r238;
add.s64 %rd346, %rd345, %rd327;
add.s64 %rd320, %rd142, %rd346;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd320]; cvt.u16.u8 %rs343, datum;}

	add.s32 %r239, %r229, 10;
cvt.s64.s32	%rd347, %r239;
add.s64 %rd348, %rd347, %rd327;
add.s64 %rd321, %rd142, %rd348;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd321]; cvt.u16.u8 %rs344, datum;}

	add.s32 %r240, %r229, 11;
cvt.s64.s32	%rd349, %r240;
add.s64 %rd350, %rd349, %rd327;
add.s64 %rd322, %rd142, %rd350;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd322]; cvt.u16.u8 %rs345, datum;}

	add.s32 %r241, %r229, 12;
cvt.s64.s32	%rd351, %r241;
add.s64 %rd352, %rd351, %rd327;
add.s64 %rd323, %rd142, %rd352;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd323]; cvt.u16.u8 %rs346, datum;}

	add.s32 %r242, %r229, 13;
cvt.s64.s32	%rd353, %r242;
add.s64 %rd354, %rd353, %rd327;
add.s64 %rd324, %rd142, %rd354;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd324]; cvt.u16.u8 %rs347, datum;}

	add.s32 %r243, %r229, 14;
cvt.s64.s32	%rd355, %r243;
add.s64 %rd356, %rd355, %rd327;
add.s64 %rd325, %rd142, %rd356;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd325]; cvt.u16.u8 %rs348, datum;}

	bar.sync 0;
cvt.s64.s32	%rd40, %r10;
mul.wide.s32 %rd357, %r10, 8;
add.s64 %rd359, %rd309, 184;
add.s64 %rd360, %rd359, %rd357;
mov.u64 %rd361, 0;
st.shared.u64 [%rd360], %rd361;
st.shared.u64 [%rd360+1024], %rd361;
st.shared.u64 [%rd360+2048], %rd361;
st.shared.u64 [%rd360+3072], %rd361;
st.shared.u64 [%rd360+4096], %rd361;
st.shared.u64 [%rd360+5120], %rd361;
st.shared.u64 [%rd360+6144], %rd361;
st.shared.u64 [%rd360+7168], %rd361;
st.shared.u64 [%rd360+8192], %rd361;
and.b16 %rs349, %rs334, 255;
cvt.u32.u16	%r245, %rs349;

	bfe.u32 %r244, %r245, %r121, %r122;

	bfe.u32 %r304, %r244, 3, 5;
and.b32 %r305, %r244, 7;
mul.wide.u32 %rd362, %r305, 1024;
add.s64 %rd363, %rd359, %rd362;
add.s64 %rd364, %rd363, %rd357;
mul.wide.u32 %rd365, %r304, 2;
add.s64 %rd41, %rd364, %rd365;
ld.shared.u16 %r30, [%rd41];
add.s32 %r306, %r30, 1;
st.shared.u16 [%rd41], %r306;
and.b16 %rs350, %rs335, 255;
cvt.u32.u16	%r249, %rs350;

	bfe.u32 %r248, %r249, %r121, %r122;

	bfe.u32 %r307, %r248, 3, 5;
and.b32 %r308, %r248, 7;
mul.wide.u32 %rd366, %r308, 1024;
add.s64 %rd367, %rd359, %rd366;
add.s64 %rd368, %rd367, %rd357;
mul.wide.u32 %rd369, %r307, 2;
add.s64 %rd42, %rd368, %rd369;
ld.shared.u16 %r31, [%rd42];
add.s32 %r309, %r31, 1;
st.shared.u16 [%rd42], %r309;
and.b16 %rs351, %rs336, 255;
cvt.u32.u16	%r253, %rs351;

	bfe.u32 %r252, %r253, %r121, %r122;

	bfe.u32 %r310, %r252, 3, 5;
and.b32 %r311, %r252, 7;
mul.wide.u32 %rd370, %r311, 1024;
add.s64 %rd371, %rd359, %rd370;
add.s64 %rd372, %rd371, %rd357;
mul.wide.u32 %rd373, %r310, 2;
add.s64 %rd43, %rd372, %rd373;
ld.shared.u16 %r32, [%rd43];
add.s32 %r312, %r32, 1;
st.shared.u16 [%rd43], %r312;
and.b16 %rs352, %rs337, 255;
cvt.u32.u16	%r257, %rs352;

	bfe.u32 %r256, %r257, %r121, %r122;

	bfe.u32 %r313, %r256, 3, 5;
and.b32 %r314, %r256, 7;
mul.wide.u32 %rd374, %r314, 1024;
add.s64 %rd375, %rd359, %rd374;
add.s64 %rd376, %rd375, %rd357;
mul.wide.u32 %rd377, %r313, 2;
add.s64 %rd44, %rd376, %rd377;
ld.shared.u16 %r33, [%rd44];
add.s32 %r315, %r33, 1;
st.shared.u16 [%rd44], %r315;
and.b16 %rs353, %rs338, 255;
cvt.u32.u16	%r261, %rs353;

	bfe.u32 %r260, %r261, %r121, %r122;

	bfe.u32 %r316, %r260, 3, 5;
and.b32 %r317, %r260, 7;
mul.wide.u32 %rd378, %r317, 1024;
add.s64 %rd379, %rd359, %rd378;
add.s64 %rd380, %rd379, %rd357;
mul.wide.u32 %rd381, %r316, 2;
add.s64 %rd45, %rd380, %rd381;
ld.shared.u16 %r34, [%rd45];
add.s32 %r318, %r34, 1;
st.shared.u16 [%rd45], %r318;
and.b16 %rs354, %rs339, 255;
cvt.u32.u16	%r265, %rs354;

	bfe.u32 %r264, %r265, %r121, %r122;

	bfe.u32 %r319, %r264, 3, 5;
and.b32 %r320, %r264, 7;
mul.wide.u32 %rd382, %r320, 1024;
add.s64 %rd383, %rd359, %rd382;
add.s64 %rd384, %rd383, %rd357;
mul.wide.u32 %rd385, %r319, 2;
add.s64 %rd46, %rd384, %rd385;
ld.shared.u16 %r35, [%rd46];
add.s32 %r321, %r35, 1;
st.shared.u16 [%rd46], %r321;
and.b16 %rs355, %rs340, 255;
cvt.u32.u16	%r269, %rs355;

	bfe.u32 %r268, %r269, %r121, %r122;

	bfe.u32 %r322, %r268, 3, 5;
and.b32 %r323, %r268, 7;
mul.wide.u32 %rd386, %r323, 1024;
add.s64 %rd387, %rd359, %rd386;
add.s64 %rd388, %rd387, %rd357;
mul.wide.u32 %rd389, %r322, 2;
add.s64 %rd47, %rd388, %rd389;
ld.shared.u16 %r36, [%rd47];
add.s32 %r324, %r36, 1;
st.shared.u16 [%rd47], %r324;
and.b16 %rs356, %rs341, 255;
cvt.u32.u16	%r273, %rs356;

	bfe.u32 %r272, %r273, %r121, %r122;

	bfe.u32 %r325, %r272, 3, 5;
and.b32 %r326, %r272, 7;
mul.wide.u32 %rd390, %r326, 1024;
add.s64 %rd391, %rd359, %rd390;
add.s64 %rd392, %rd391, %rd357;
mul.wide.u32 %rd393, %r325, 2;
add.s64 %rd48, %rd392, %rd393;
ld.shared.u16 %r37, [%rd48];
add.s32 %r327, %r37, 1;
st.shared.u16 [%rd48], %r327;
and.b16 %rs357, %rs342, 255;
cvt.u32.u16	%r277, %rs357;

	bfe.u32 %r276, %r277, %r121, %r122;

	bfe.u32 %r328, %r276, 3, 5;
and.b32 %r329, %r276, 7;
mul.wide.u32 %rd394, %r329, 1024;
add.s64 %rd395, %rd359, %rd394;
add.s64 %rd396, %rd395, %rd357;
mul.wide.u32 %rd397, %r328, 2;
add.s64 %rd49, %rd396, %rd397;
ld.shared.u16 %r38, [%rd49];
add.s32 %r330, %r38, 1;
st.shared.u16 [%rd49], %r330;
and.b16 %rs358, %rs343, 255;
cvt.u32.u16	%r281, %rs358;

	bfe.u32 %r280, %r281, %r121, %r122;

	bfe.u32 %r331, %r280, 3, 5;
and.b32 %r332, %r280, 7;
mul.wide.u32 %rd398, %r332, 1024;
add.s64 %rd399, %rd359, %rd398;
add.s64 %rd400, %rd399, %rd357;
mul.wide.u32 %rd401, %r331, 2;
add.s64 %rd50, %rd400, %rd401;
ld.shared.u16 %r39, [%rd50];
add.s32 %r333, %r39, 1;
st.shared.u16 [%rd50], %r333;
and.b16 %rs359, %rs344, 255;
cvt.u32.u16	%r285, %rs359;

	bfe.u32 %r284, %r285, %r121, %r122;

	bfe.u32 %r334, %r284, 3, 5;
and.b32 %r335, %r284, 7;
mul.wide.u32 %rd402, %r335, 1024;
add.s64 %rd403, %rd359, %rd402;
add.s64 %rd404, %rd403, %rd357;
mul.wide.u32 %rd405, %r334, 2;
add.s64 %rd51, %rd404, %rd405;
ld.shared.u16 %r40, [%rd51];
add.s32 %r336, %r40, 1;
st.shared.u16 [%rd51], %r336;
and.b16 %rs360, %rs345, 255;
cvt.u32.u16	%r289, %rs360;

	bfe.u32 %r288, %r289, %r121, %r122;

	bfe.u32 %r337, %r288, 3, 5;
and.b32 %r338, %r288, 7;
mul.wide.u32 %rd406, %r338, 1024;
add.s64 %rd407, %rd359, %rd406;
add.s64 %rd408, %rd407, %rd357;
mul.wide.u32 %rd409, %r337, 2;
add.s64 %rd52, %rd408, %rd409;
ld.shared.u16 %r41, [%rd52];
add.s32 %r339, %r41, 1;
st.shared.u16 [%rd52], %r339;
and.b16 %rs361, %rs346, 255;
cvt.u32.u16	%r293, %rs361;

	bfe.u32 %r292, %r293, %r121, %r122;

	bfe.u32 %r340, %r292, 3, 5;
and.b32 %r341, %r292, 7;
mul.wide.u32 %rd410, %r341, 1024;
add.s64 %rd411, %rd359, %rd410;
add.s64 %rd412, %rd411, %rd357;
mul.wide.u32 %rd413, %r340, 2;
add.s64 %rd53, %rd412, %rd413;
ld.shared.u16 %r42, [%rd53];
add.s32 %r342, %r42, 1;
st.shared.u16 [%rd53], %r342;
and.b16 %rs362, %rs347, 255;
cvt.u32.u16	%r297, %rs362;

	bfe.u32 %r296, %r297, %r121, %r122;

	bfe.u32 %r343, %r296, 3, 5;
and.b32 %r344, %r296, 7;
mul.wide.u32 %rd414, %r344, 1024;
add.s64 %rd415, %rd359, %rd414;
add.s64 %rd416, %rd415, %rd357;
mul.wide.u32 %rd417, %r343, 2;
add.s64 %rd54, %rd416, %rd417;
ld.shared.u16 %r43, [%rd54];
add.s32 %r345, %r43, 1;
st.shared.u16 [%rd54], %r345;
and.b16 %rs363, %rs348, 255;
cvt.u32.u16	%r301, %rs363;

	bfe.u32 %r300, %r301, %r121, %r122;

	bfe.u32 %r346, %r300, 3, 5;
and.b32 %r347, %r300, 7;
mul.wide.u32 %rd418, %r347, 1024;
add.s64 %rd419, %rd359, %rd418;
add.s64 %rd420, %rd419, %rd357;
mul.wide.u32 %rd421, %r346, 2;
add.s64 %rd55, %rd420, %rd421;
ld.shared.u16 %r44, [%rd55];
add.s32 %r348, %r44, 1;
st.shared.u16 [%rd55], %r348;
bar.sync 0;
mul.lo.s64 %rd432, %rd40, 72;
add.s64 %rd434, %rd309, %rd432;
ld.shared.u64 %rd56, [%rd434+192];
ld.shared.u64 %rd57, [%rd434+184];
add.s64 %rd435, %rd56, %rd57;
ld.shared.u64 %rd58, [%rd434+200];
add.s64 %rd436, %rd435, %rd58;
ld.shared.u64 %rd59, [%rd434+208];
add.s64 %rd437, %rd436, %rd59;
ld.shared.u64 %rd60, [%rd434+216];
add.s64 %rd438, %rd437, %rd60;
ld.shared.u64 %rd61, [%rd434+224];
add.s64 %rd439, %rd438, %rd61;
ld.shared.u64 %rd62, [%rd434+232];
add.s64 %rd440, %rd439, %rd62;
ld.shared.u64 %rd63, [%rd434+240];
add.s64 %rd441, %rd440, %rd63;
ld.shared.u64 %rd442, [%rd434+248];
add.s64 %rd423, %rd441, %rd442;
mov.u32 %r350, 1;
mov.u32 %r359, 0;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd423; shfl.up.b32 lo|p, lo, %r350, %r359; shfl.up.b32 hi|p, hi, %r350, %r359; mov.b64 %rd422, {lo, hi}; @p add.u64 %rd422, %rd422, %rd423;}

	mov.u32 %r352, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd422; shfl.up.b32 lo|p, lo, %r352, %r359; shfl.up.b32 hi|p, hi, %r352, %r359; mov.b64 %rd424, {lo, hi}; @p add.u64 %rd424, %rd424, %rd422;}

	mov.u32 %r354, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd424; shfl.up.b32 lo|p, lo, %r354, %r359; shfl.up.b32 hi|p, hi, %r354, %r359; mov.b64 %rd426, {lo, hi}; @p add.u64 %rd426, %rd426, %rd424;}

	mov.u32 %r356, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd426; shfl.up.b32 lo|p, lo, %r356, %r359; shfl.up.b32 hi|p, hi, %r356, %r359; mov.b64 %rd428, {lo, hi}; @p add.u64 %rd428, %rd428, %rd426;}

	mov.u32 %r358, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd428; shfl.up.b32 lo|p, lo, %r358, %r359; shfl.up.b32 hi|p, hi, %r358, %r359; mov.b64 %rd430, {lo, hi}; @p add.u64 %rd430, %rd430, %rd428;}

	setp.ne.s32	%p82, %r349, 31;
@%p82 bra BB74_139;

st.shared.u64 [%rd39], %rd430;

BB74_139:
sub.s64 %rd66, %rd430, %rd423;
setp.lt.s32	%p1, %r10, 32;
and.b32 %r360, %r10, -32;
setp.eq.s32	%p2, %r360, 96;
setp.eq.s32	%p3, %r360, 64;
setp.eq.s32	%p4, %r360, 32;
bar.sync 0;
ld.shared.u64 %rd444, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+144];
selp.b64	%rd445, %rd444, 0, %p4;
add.s64 %rd446, %rd66, %rd445;
ld.shared.u64 %rd447, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+152];
add.s64 %rd448, %rd447, %rd444;
selp.b64	%rd449, %rd448, 0, %p3;
add.s64 %rd450, %rd446, %rd449;
ld.shared.u64 %rd451, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+160];
add.s64 %rd452, %rd448, %rd451;
selp.b64	%rd453, %rd452, 0, %p2;
add.s64 %rd454, %rd450, %rd453;
ld.shared.u64 %rd455, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+168];
add.s64 %rd456, %rd452, %rd455;
shl.b64 %rd457, %rd456, 16;
add.s64 %rd458, %rd457, %rd454;
shl.b64 %rd459, %rd456, 32;
add.s64 %rd460, %rd459, %rd458;
shl.b64 %rd461, %rd456, 48;
add.s64 %rd462, %rd461, %rd460;
add.s64 %rd463, %rd57, %rd462;
add.s64 %rd464, %rd463, %rd56;
add.s64 %rd465, %rd464, %rd58;
add.s64 %rd466, %rd465, %rd59;
add.s64 %rd467, %rd466, %rd60;
add.s64 %rd468, %rd467, %rd61;
add.s64 %rd469, %rd468, %rd62;
add.s64 %rd470, %rd469, %rd63;
mul.wide.s32 %rd471, %r10, 72;
add.s64 %rd472, %rd309, %rd471;
st.shared.u64 [%rd472+184], %rd462;
st.shared.u64 [%rd472+192], %rd463;
st.shared.u64 [%rd472+200], %rd464;
st.shared.u64 [%rd472+208], %rd465;
st.shared.u64 [%rd472+216], %rd466;
st.shared.u64 [%rd472+224], %rd467;
st.shared.u64 [%rd472+232], %rd468;
st.shared.u64 [%rd472+240], %rd469;
st.shared.u64 [%rd472+248], %rd470;
bar.sync 0;
ld.shared.u16 %r361, [%rd41];
add.s32 %r45, %r361, %r30;
ld.shared.u16 %r362, [%rd42];
add.s32 %r46, %r362, %r31;
ld.shared.u16 %r363, [%rd43];
add.s32 %r47, %r363, %r32;
ld.shared.u16 %r364, [%rd44];
add.s32 %r48, %r364, %r33;
ld.shared.u16 %r365, [%rd45];
add.s32 %r49, %r365, %r34;
ld.shared.u16 %r366, [%rd46];
add.s32 %r50, %r366, %r35;
ld.shared.u16 %r367, [%rd47];
add.s32 %r51, %r367, %r36;
ld.shared.u16 %r368, [%rd48];
add.s32 %r52, %r368, %r37;
ld.shared.u16 %r369, [%rd49];
add.s32 %r53, %r369, %r38;
ld.shared.u16 %r370, [%rd50];
add.s32 %r54, %r370, %r39;
ld.shared.u16 %r371, [%rd51];
add.s32 %r55, %r371, %r40;
ld.shared.u16 %r372, [%rd52];
add.s32 %r56, %r372, %r41;
ld.shared.u16 %r373, [%rd53];
add.s32 %r57, %r373, %r42;
ld.shared.u16 %r374, [%rd54];
add.s32 %r58, %r374, %r43;
ld.shared.u16 %r375, [%rd55];
add.s32 %r59, %r375, %r44;
@!%p1 bra BB74_141;
bra.uni BB74_140;

BB74_140:
and.b32 %r376, %r10, 7;
add.s32 %r377, %r376, 1;
shr.s32 %r378, %r10, 3;
mul.wide.u32 %rd473, %r377, 1024;
add.s64 %rd475, %rd309, %rd473;
mul.wide.s32 %rd476, %r378, 2;
add.s64 %rd477, %rd475, %rd476;
ld.shared.u16 %r926, [%rd477+184];

BB74_141:
@%p9 bra BB74_143;

mov.u32 %r919, 0;
mov.u32 %r918, 1;
setp.eq.s32	%p84, %r10, 0;

	shfl.up.b32 %r379, %r926, %r918, %r919;

	selp.b32	%r383, 0, %r379, %p84;
sub.s32 %r384, %r951, %r383;
mul.wide.u32 %rd478, %r10, 4;
add.s64 %rd480, %rd309, %rd478;
st.shared.u32 [%rd480], %r384;
add.s32 %r951, %r384, %r926;

BB74_143:
bar.sync 0;
cvt.u64.u32	%rd481, %r45;
add.s64 %rd483, %rd309, 136;
add.s64 %rd68, %rd483, %rd481;
st.shared.u8 [%rd68], %rs334;
cvt.u64.u32	%rd484, %r46;
add.s64 %rd69, %rd483, %rd484;
st.shared.u8 [%rd69], %rs335;
cvt.u64.u32	%rd485, %r47;
add.s64 %rd70, %rd483, %rd485;
st.shared.u8 [%rd70], %rs336;
cvt.u64.u32	%rd486, %r48;
add.s64 %rd71, %rd483, %rd486;
st.shared.u8 [%rd71], %rs337;
cvt.u64.u32	%rd487, %r49;
add.s64 %rd72, %rd483, %rd487;
st.shared.u8 [%rd72], %rs338;
cvt.u64.u32	%rd488, %r50;
add.s64 %rd73, %rd483, %rd488;
st.shared.u8 [%rd73], %rs339;
cvt.u64.u32	%rd489, %r51;
add.s64 %rd74, %rd483, %rd489;
st.shared.u8 [%rd74], %rs340;
cvt.u64.u32	%rd490, %r52;
add.s64 %rd75, %rd483, %rd490;
st.shared.u8 [%rd75], %rs341;
cvt.u64.u32	%rd491, %r53;
add.s64 %rd76, %rd483, %rd491;
st.shared.u8 [%rd76], %rs342;
cvt.u64.u32	%rd492, %r54;
add.s64 %rd77, %rd483, %rd492;
st.shared.u8 [%rd77], %rs343;
cvt.u64.u32	%rd493, %r55;
add.s64 %rd78, %rd483, %rd493;
st.shared.u8 [%rd78], %rs344;
cvt.u64.u32	%rd494, %r56;
add.s64 %rd79, %rd483, %rd494;
st.shared.u8 [%rd79], %rs345;
cvt.u64.u32	%rd495, %r57;
add.s64 %rd80, %rd483, %rd495;
st.shared.u8 [%rd80], %rs346;
cvt.u64.u32	%rd496, %r58;
add.s64 %rd81, %rd483, %rd496;
st.shared.u8 [%rd81], %rs347;
cvt.u64.u32	%rd497, %r59;
add.s64 %rd82, %rd483, %rd497;
st.shared.u8 [%rd82], %rs348;
bar.sync 0;
add.s64 %rd83, %rd309, %rd40;
ld.shared.u8 %rs364, [%rd83+264];
ld.shared.u8 %rs365, [%rd83+392];
ld.shared.u8 %rs366, [%rd83+520];
ld.shared.u8 %rs367, [%rd83+648];
ld.shared.u8 %rs368, [%rd83+776];
ld.shared.u8 %rs369, [%rd83+904];
ld.shared.u8 %rs370, [%rd83+1032];
ld.shared.u8 %rs371, [%rd83+1160];
ld.shared.u8 %rs372, [%rd83+1288];
ld.shared.u8 %rs373, [%rd83+1416];
ld.shared.u8 %rs374, [%rd83+1544];
ld.shared.u8 %rs375, [%rd83+1672];
ld.shared.u8 %rs376, [%rd83+1800];
ld.shared.u8 %rs377, [%rd83+1928];
ld.shared.u8 %rs378, [%rd83+136];
cvt.u32.u16	%r445, %rs378;
and.b32 %r386, %r445, 255;

	bfe.u32 %r385, %r386, %r121, %r122;

	shl.b32 %r446, %r385, 2;
cvt.u64.u32	%rd499, %r446;
and.b64 %rd500, %rd499, 1020;
add.s64 %rd501, %rd309, %rd500;
ld.shared.u32 %r447, [%rd501];
cvt.u32.u16	%r448, %rs364;
and.b32 %r390, %r448, 255;

	bfe.u32 %r389, %r390, %r121, %r122;

	shl.b32 %r449, %r389, 2;
cvt.u64.u32	%rd502, %r449;
and.b64 %rd503, %rd502, 1020;
add.s64 %rd504, %rd309, %rd503;
ld.shared.u32 %r450, [%rd504];
cvt.u32.u16	%r451, %rs365;
and.b32 %r394, %r451, 255;

	bfe.u32 %r393, %r394, %r121, %r122;

	shl.b32 %r452, %r393, 2;
cvt.u64.u32	%rd505, %r452;
and.b64 %rd506, %rd505, 1020;
add.s64 %rd507, %rd309, %rd506;
ld.shared.u32 %r453, [%rd507];
cvt.u32.u16	%r454, %rs366;
and.b32 %r398, %r454, 255;

	bfe.u32 %r397, %r398, %r121, %r122;

	shl.b32 %r455, %r397, 2;
cvt.u64.u32	%rd508, %r455;
and.b64 %rd509, %rd508, 1020;
add.s64 %rd510, %rd309, %rd509;
ld.shared.u32 %r456, [%rd510];
cvt.u32.u16	%r457, %rs367;
and.b32 %r402, %r457, 255;

	bfe.u32 %r401, %r402, %r121, %r122;

	shl.b32 %r458, %r401, 2;
cvt.u64.u32	%rd511, %r458;
and.b64 %rd512, %rd511, 1020;
add.s64 %rd513, %rd309, %rd512;
ld.shared.u32 %r459, [%rd513];
cvt.u32.u16	%r460, %rs368;
and.b32 %r406, %r460, 255;

	bfe.u32 %r405, %r406, %r121, %r122;

	shl.b32 %r461, %r405, 2;
cvt.u64.u32	%rd514, %r461;
and.b64 %rd515, %rd514, 1020;
add.s64 %rd516, %rd309, %rd515;
ld.shared.u32 %r462, [%rd516];
cvt.u32.u16	%r463, %rs369;
and.b32 %r410, %r463, 255;

	bfe.u32 %r409, %r410, %r121, %r122;

	shl.b32 %r464, %r409, 2;
cvt.u64.u32	%rd517, %r464;
and.b64 %rd518, %rd517, 1020;
add.s64 %rd519, %rd309, %rd518;
ld.shared.u32 %r465, [%rd519];
cvt.u32.u16	%r466, %rs370;
and.b32 %r414, %r466, 255;

	bfe.u32 %r413, %r414, %r121, %r122;

	shl.b32 %r467, %r413, 2;
cvt.u64.u32	%rd520, %r467;
and.b64 %rd521, %rd520, 1020;
add.s64 %rd522, %rd309, %rd521;
ld.shared.u32 %r468, [%rd522];
cvt.u32.u16	%r469, %rs371;
and.b32 %r418, %r469, 255;

	bfe.u32 %r417, %r418, %r121, %r122;

	shl.b32 %r470, %r417, 2;
cvt.u64.u32	%rd523, %r470;
and.b64 %rd524, %rd523, 1020;
add.s64 %rd525, %rd309, %rd524;
ld.shared.u32 %r471, [%rd525];
cvt.u32.u16	%r472, %rs372;
and.b32 %r422, %r472, 255;

	bfe.u32 %r421, %r422, %r121, %r122;

	shl.b32 %r473, %r421, 2;
cvt.u64.u32	%rd526, %r473;
and.b64 %rd527, %rd526, 1020;
add.s64 %rd528, %rd309, %rd527;
ld.shared.u32 %r474, [%rd528];
cvt.u32.u16	%r475, %rs373;
and.b32 %r426, %r475, 255;

	bfe.u32 %r425, %r426, %r121, %r122;

	shl.b32 %r476, %r425, 2;
cvt.u64.u32	%rd529, %r476;
and.b64 %rd530, %rd529, 1020;
add.s64 %rd531, %rd309, %rd530;
ld.shared.u32 %r477, [%rd531];
cvt.u32.u16	%r478, %rs374;
and.b32 %r430, %r478, 255;

	bfe.u32 %r429, %r430, %r121, %r122;

	shl.b32 %r479, %r429, 2;
cvt.u64.u32	%rd532, %r479;
and.b64 %rd533, %rd532, 1020;
add.s64 %rd534, %rd309, %rd533;
ld.shared.u32 %r480, [%rd534];
cvt.u32.u16	%r481, %rs375;
and.b32 %r434, %r481, 255;

	bfe.u32 %r433, %r434, %r121, %r122;

	shl.b32 %r482, %r433, 2;
cvt.u64.u32	%rd535, %r482;
and.b64 %rd536, %rd535, 1020;
add.s64 %rd537, %rd309, %rd536;
ld.shared.u32 %r483, [%rd537];
cvt.u32.u16	%r484, %rs376;
and.b32 %r438, %r484, 255;

	bfe.u32 %r437, %r438, %r121, %r122;

	shl.b32 %r485, %r437, 2;
cvt.u64.u32	%rd538, %r485;
and.b64 %rd539, %rd538, 1020;
add.s64 %rd540, %rd309, %rd539;
ld.shared.u32 %r486, [%rd540];
cvt.u32.u16	%r487, %rs377;
and.b32 %r442, %r487, 255;

	bfe.u32 %r441, %r442, %r121, %r122;

	shl.b32 %r488, %r441, 2;
cvt.u64.u32	%rd541, %r488;
and.b64 %rd542, %rd541, 1020;
add.s64 %rd543, %rd309, %rd542;
ld.shared.u32 %r489, [%rd543];
add.s32 %r490, %r10, %r447;
cvt.s64.s32	%rd84, %r490;
add.s64 %rd545, %rd2, %rd84;
st.global.u8 [%rd545], %rs378;
add.s32 %r491, %r10, 128;
add.s32 %r492, %r491, %r450;
cvt.s64.s32	%rd85, %r492;
add.s64 %rd546, %rd2, %rd85;
st.global.u8 [%rd546], %rs364;
add.s32 %r493, %r491, %r453;
add.s32 %r494, %r493, 128;
cvt.s64.s32	%rd86, %r494;
add.s64 %rd547, %rd2, %rd86;
st.global.u8 [%rd547], %rs365;
add.s32 %r495, %r491, %r456;
add.s32 %r496, %r495, 256;
cvt.s64.s32	%rd87, %r496;
add.s64 %rd548, %rd2, %rd87;
st.global.u8 [%rd548], %rs366;
add.s32 %r497, %r491, %r459;
add.s32 %r498, %r497, 384;
cvt.s64.s32	%rd88, %r498;
add.s64 %rd549, %rd2, %rd88;
st.global.u8 [%rd549], %rs367;
add.s32 %r499, %r491, %r462;
add.s32 %r500, %r499, 512;
cvt.s64.s32	%rd89, %r500;
add.s64 %rd550, %rd2, %rd89;
st.global.u8 [%rd550], %rs368;
add.s32 %r501, %r491, %r465;
add.s32 %r502, %r501, 640;
cvt.s64.s32	%rd90, %r502;
add.s64 %rd551, %rd2, %rd90;
st.global.u8 [%rd551], %rs369;
add.s32 %r503, %r491, %r468;
add.s32 %r504, %r503, 768;
cvt.s64.s32	%rd91, %r504;
add.s64 %rd552, %rd2, %rd91;
st.global.u8 [%rd552], %rs370;
add.s32 %r505, %r491, %r471;
add.s32 %r506, %r505, 896;
cvt.s64.s32	%rd92, %r506;
add.s64 %rd553, %rd2, %rd92;
st.global.u8 [%rd553], %rs371;
add.s32 %r507, %r491, %r474;
add.s32 %r508, %r507, 1024;
cvt.s64.s32	%rd93, %r508;
add.s64 %rd554, %rd2, %rd93;
st.global.u8 [%rd554], %rs372;
add.s32 %r509, %r491, %r477;
add.s32 %r510, %r509, 1152;
cvt.s64.s32	%rd94, %r510;
add.s64 %rd555, %rd2, %rd94;
st.global.u8 [%rd555], %rs373;
add.s32 %r511, %r491, %r480;
add.s32 %r512, %r511, 1280;
cvt.s64.s32	%rd95, %r512;
add.s64 %rd556, %rd2, %rd95;
st.global.u8 [%rd556], %rs374;
add.s32 %r513, %r491, %r483;
add.s32 %r514, %r513, 1408;
cvt.s64.s32	%rd96, %r514;
add.s64 %rd557, %rd2, %rd96;
st.global.u8 [%rd557], %rs375;
add.s32 %r515, %r491, %r486;
add.s32 %r516, %r515, 1536;
cvt.s64.s32	%rd97, %r516;
add.s64 %rd558, %rd2, %rd97;
st.global.u8 [%rd558], %rs376;
add.s32 %r517, %r491, %r489;
add.s32 %r518, %r517, 1664;
cvt.s64.s32	%rd98, %r518;
add.s64 %rd559, %rd2, %rd98;
st.global.u8 [%rd559], %rs377;
bar.sync 0;
add.s64 %rd560, %rd144, %rd328;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd560]; cvt.u16.u8 %rs379, datum;}

	add.s64 %rd561, %rd144, %rd330;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd561]; cvt.u16.u8 %rs380, datum;}

	add.s64 %rd562, %rd144, %rd332;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd562]; cvt.u16.u8 %rs381, datum;}

	add.s64 %rd563, %rd144, %rd334;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd563]; cvt.u16.u8 %rs382, datum;}

	add.s64 %rd564, %rd144, %rd336;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd564]; cvt.u16.u8 %rs383, datum;}

	add.s64 %rd565, %rd144, %rd338;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd565]; cvt.u16.u8 %rs384, datum;}

	add.s64 %rd566, %rd144, %rd340;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd566]; cvt.u16.u8 %rs385, datum;}

	add.s64 %rd567, %rd144, %rd342;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd567]; cvt.u16.u8 %rs386, datum;}

	add.s64 %rd568, %rd144, %rd344;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd568]; cvt.u16.u8 %rs387, datum;}

	add.s64 %rd569, %rd144, %rd346;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd569]; cvt.u16.u8 %rs388, datum;}

	add.s64 %rd570, %rd144, %rd348;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd570]; cvt.u16.u8 %rs389, datum;}

	add.s64 %rd571, %rd144, %rd350;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd571]; cvt.u16.u8 %rs390, datum;}

	add.s64 %rd572, %rd144, %rd352;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd572]; cvt.u16.u8 %rs391, datum;}

	add.s64 %rd573, %rd144, %rd354;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd573]; cvt.u16.u8 %rs392, datum;}

	add.s64 %rd574, %rd144, %rd356;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd574]; cvt.u16.u8 %rs393, datum;}

	bar.sync 0;
st.shared.u8 [%rd68], %rs379;
st.shared.u8 [%rd69], %rs380;
st.shared.u8 [%rd70], %rs381;
st.shared.u8 [%rd71], %rs382;
st.shared.u8 [%rd72], %rs383;
st.shared.u8 [%rd73], %rs384;
st.shared.u8 [%rd74], %rs385;
st.shared.u8 [%rd75], %rs386;
st.shared.u8 [%rd76], %rs387;
st.shared.u8 [%rd77], %rs388;
st.shared.u8 [%rd78], %rs389;
st.shared.u8 [%rd79], %rs390;
st.shared.u8 [%rd80], %rs391;
st.shared.u8 [%rd81], %rs392;
st.shared.u8 [%rd82], %rs393;
bar.sync 0;
ld.shared.u8 %rs484, [%rd83+136];
ld.shared.u8 %rs485, [%rd83+264];
ld.shared.u8 %rs486, [%rd83+392];
ld.shared.u8 %rs487, [%rd83+520];
ld.shared.u8 %rs488, [%rd83+648];
ld.shared.u8 %rs489, [%rd83+776];
ld.shared.u8 %rs490, [%rd83+904];
ld.shared.u8 %rs491, [%rd83+1032];
ld.shared.u8 %rs492, [%rd83+1160];
ld.shared.u8 %rs493, [%rd83+1288];
ld.shared.u8 %rs494, [%rd83+1416];
ld.shared.u8 %rs495, [%rd83+1544];
ld.shared.u8 %rs496, [%rd83+1672];
ld.shared.u8 %rs497, [%rd83+1800];
ld.shared.u8 %rs498, [%rd83+1928];
add.s64 %rd607, %rd1, %rd84;
st.global.u8 [%rd607], %rs484;
add.s64 %rd608, %rd1, %rd85;
st.global.u8 [%rd608], %rs485;
add.s64 %rd609, %rd1, %rd86;
st.global.u8 [%rd609], %rs486;
add.s64 %rd610, %rd1, %rd87;
st.global.u8 [%rd610], %rs487;
add.s64 %rd611, %rd1, %rd88;
st.global.u8 [%rd611], %rs488;
add.s64 %rd612, %rd1, %rd89;
st.global.u8 [%rd612], %rs489;
add.s64 %rd613, %rd1, %rd90;
st.global.u8 [%rd613], %rs490;
add.s64 %rd614, %rd1, %rd91;
st.global.u8 [%rd614], %rs491;
add.s64 %rd615, %rd1, %rd92;
st.global.u8 [%rd615], %rs492;
add.s64 %rd616, %rd1, %rd93;
st.global.u8 [%rd616], %rs493;
add.s64 %rd617, %rd1, %rd94;
st.global.u8 [%rd617], %rs494;
add.s64 %rd618, %rd1, %rd95;
st.global.u8 [%rd618], %rs495;
add.s64 %rd619, %rd1, %rd96;
st.global.u8 [%rd619], %rs496;
add.s64 %rd620, %rd1, %rd97;
st.global.u8 [%rd620], %rs497;
add.s64 %rd621, %rd1, %rd98;
st.global.u8 [%rd621], %rs498;
bar.sync 0;
add.s32 %r943, %r942, 1920;
setp.le.s32	%p85, %r943, %r925;
mov.u32 %r941, %r942;
@%p85 bra BB74_137;

BB74_144:
setp.le.s32	%p86, %r925, %r941;
@%p86 bra BB74_271;

sub.s32 %r67, %r925, %r941;
cvt.s64.s32	%rd99, %r941;
mad.lo.s32 %r68, %r10, -15, %r67;
mul.lo.s32 %r69, %r10, 15;
mov.u16 %rs394, 255;
setp.lt.s32	%p87, %r68, 1;
mov.u16 %rs483, %rs394;
@%p87 bra BB74_147;

cvt.s64.s32	%rd623, %r69;
add.s64 %rd624, %rd623, %rd99;
add.s64 %rd622, %rd142, %rd624;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd622]; cvt.u16.u8 %rs395, datum;}

	mov.u16 %rs483, %rs395;

BB74_147:
mov.u16 %rs167, %rs483;
setp.lt.s32	%p88, %r68, 2;
mov.u16 %rs482, %rs394;
@%p88 bra BB74_149;

add.s32 %r534, %r69, 1;
cvt.s64.s32	%rd626, %r534;
add.s64 %rd627, %rd626, %rd99;
add.s64 %rd625, %rd142, %rd627;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd625]; cvt.u16.u8 %rs482, datum;}


BB74_149:
setp.lt.s32	%p89, %r68, 3;
mov.u16 %rs481, %rs394;
@%p89 bra BB74_151;

add.s32 %r535, %r69, 2;
cvt.s64.s32	%rd629, %r535;
add.s64 %rd630, %rd629, %rd99;
add.s64 %rd628, %rd142, %rd630;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd628]; cvt.u16.u8 %rs481, datum;}


BB74_151:
setp.lt.s32	%p90, %r68, 4;
mov.u16 %rs480, %rs394;
@%p90 bra BB74_153;

add.s32 %r536, %r69, 3;
cvt.s64.s32	%rd632, %r536;
add.s64 %rd633, %rd632, %rd99;
add.s64 %rd631, %rd142, %rd633;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd631]; cvt.u16.u8 %rs480, datum;}


BB74_153:
setp.lt.s32	%p91, %r68, 5;
mov.u16 %rs479, %rs394;
@%p91 bra BB74_155;

add.s32 %r537, %r69, 4;
cvt.s64.s32	%rd635, %r537;
add.s64 %rd636, %rd635, %rd99;
add.s64 %rd634, %rd142, %rd636;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd634]; cvt.u16.u8 %rs479, datum;}


BB74_155:
setp.lt.s32	%p92, %r68, 6;
mov.u16 %rs478, %rs394;
@%p92 bra BB74_157;

add.s32 %r538, %r69, 5;
cvt.s64.s32	%rd638, %r538;
add.s64 %rd639, %rd638, %rd99;
add.s64 %rd637, %rd142, %rd639;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd637]; cvt.u16.u8 %rs478, datum;}


BB74_157:
setp.lt.s32	%p93, %r68, 7;
mov.u16 %rs477, %rs394;
@%p93 bra BB74_159;

add.s32 %r539, %r69, 6;
cvt.s64.s32	%rd641, %r539;
add.s64 %rd642, %rd641, %rd99;
add.s64 %rd640, %rd142, %rd642;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd640]; cvt.u16.u8 %rs477, datum;}


BB74_159:
setp.lt.s32	%p94, %r68, 8;
mov.u16 %rs476, %rs394;
@%p94 bra BB74_161;

add.s32 %r540, %r69, 7;
cvt.s64.s32	%rd644, %r540;
add.s64 %rd645, %rd644, %rd99;
add.s64 %rd643, %rd142, %rd645;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd643]; cvt.u16.u8 %rs476, datum;}


BB74_161:
setp.lt.s32	%p95, %r68, 9;
mov.u16 %rs475, %rs394;
@%p95 bra BB74_163;

add.s32 %r541, %r69, 8;
cvt.s64.s32	%rd647, %r541;
add.s64 %rd648, %rd647, %rd99;
add.s64 %rd646, %rd142, %rd648;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd646]; cvt.u16.u8 %rs475, datum;}


BB74_163:
setp.lt.s32	%p96, %r68, 10;
mov.u16 %rs474, %rs394;
@%p96 bra BB74_165;

add.s32 %r542, %r69, 9;
cvt.s64.s32	%rd650, %r542;
add.s64 %rd651, %rd650, %rd99;
add.s64 %rd649, %rd142, %rd651;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd649]; cvt.u16.u8 %rs474, datum;}


BB74_165:
setp.lt.s32	%p97, %r68, 11;
mov.u16 %rs473, %rs394;
@%p97 bra BB74_167;

add.s32 %r543, %r69, 10;
cvt.s64.s32	%rd653, %r543;
add.s64 %rd654, %rd653, %rd99;
add.s64 %rd652, %rd142, %rd654;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd652]; cvt.u16.u8 %rs473, datum;}


BB74_167:
setp.lt.s32	%p98, %r68, 12;
mov.u16 %rs472, %rs394;
@%p98 bra BB74_169;

add.s32 %r544, %r69, 11;
cvt.s64.s32	%rd656, %r544;
add.s64 %rd657, %rd656, %rd99;
add.s64 %rd655, %rd142, %rd657;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd655]; cvt.u16.u8 %rs472, datum;}


BB74_169:
setp.lt.s32	%p99, %r68, 13;
mov.u16 %rs471, %rs394;
@%p99 bra BB74_171;

add.s32 %r545, %r69, 12;
cvt.s64.s32	%rd659, %r545;
add.s64 %rd660, %rd659, %rd99;
add.s64 %rd658, %rd142, %rd660;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd658]; cvt.u16.u8 %rs471, datum;}


BB74_171:
setp.lt.s32	%p100, %r68, 14;
mov.u16 %rs470, %rs394;
@%p100 bra BB74_173;

add.s32 %r546, %r69, 13;
cvt.s64.s32	%rd662, %r546;
add.s64 %rd663, %rd662, %rd99;
add.s64 %rd661, %rd142, %rd663;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd661]; cvt.u16.u8 %rs470, datum;}


BB74_173:
setp.lt.s32	%p101, %r68, 15;
mov.u16 %rs469, %rs394;
@%p101 bra BB74_175;

add.s32 %r547, %r69, 14;
cvt.s64.s32	%rd665, %r547;
add.s64 %rd666, %rd665, %rd99;
add.s64 %rd664, %rd142, %rd666;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd664]; cvt.u16.u8 %rs469, datum;}


BB74_175:
bar.sync 0;
cvt.s64.s32	%rd100, %r10;
mul.wide.s32 %rd667, %r10, 8;
mov.u64 %rd668, _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage;
add.s64 %rd669, %rd668, 184;
add.s64 %rd670, %rd669, %rd667;
mov.u64 %rd671, 0;
st.shared.u64 [%rd670], %rd671;
st.shared.u64 [%rd670+1024], %rd671;
st.shared.u64 [%rd670+2048], %rd671;
st.shared.u64 [%rd670+3072], %rd671;
st.shared.u64 [%rd670+4096], %rd671;
st.shared.u64 [%rd670+5120], %rd671;
st.shared.u64 [%rd670+6144], %rd671;
st.shared.u64 [%rd670+7168], %rd671;
st.shared.u64 [%rd670+8192], %rd671;
cvt.u32.u16	%r608, %rs167;
and.b32 %r549, %r608, 255;

	bfe.u32 %r548, %r549, %r121, %r122;

	bfe.u32 %r609, %r548, 3, 5;
and.b32 %r610, %r548, 7;
mul.wide.u32 %rd672, %r610, 1024;
add.s64 %rd673, %rd669, %rd672;
add.s64 %rd674, %rd673, %rd667;
mul.wide.u32 %rd675, %r609, 2;
add.s64 %rd101, %rd674, %rd675;
ld.shared.u16 %r70, [%rd101];
add.s32 %r611, %r70, 1;
st.shared.u16 [%rd101], %r611;
cvt.u32.u16	%r612, %rs482;
and.b32 %r553, %r612, 255;

	bfe.u32 %r552, %r553, %r121, %r122;

	bfe.u32 %r613, %r552, 3, 5;
and.b32 %r614, %r552, 7;
mul.wide.u32 %rd676, %r614, 1024;
add.s64 %rd677, %rd669, %rd676;
add.s64 %rd678, %rd677, %rd667;
mul.wide.u32 %rd679, %r613, 2;
add.s64 %rd102, %rd678, %rd679;
ld.shared.u16 %r71, [%rd102];
add.s32 %r615, %r71, 1;
st.shared.u16 [%rd102], %r615;
cvt.u32.u16	%r616, %rs481;
and.b32 %r557, %r616, 255;

	bfe.u32 %r556, %r557, %r121, %r122;

	bfe.u32 %r617, %r556, 3, 5;
and.b32 %r618, %r556, 7;
mul.wide.u32 %rd680, %r618, 1024;
add.s64 %rd681, %rd669, %rd680;
add.s64 %rd682, %rd681, %rd667;
mul.wide.u32 %rd683, %r617, 2;
add.s64 %rd103, %rd682, %rd683;
ld.shared.u16 %r72, [%rd103];
add.s32 %r619, %r72, 1;
st.shared.u16 [%rd103], %r619;
cvt.u32.u16	%r620, %rs480;
and.b32 %r561, %r620, 255;

	bfe.u32 %r560, %r561, %r121, %r122;

	bfe.u32 %r621, %r560, 3, 5;
and.b32 %r622, %r560, 7;
mul.wide.u32 %rd684, %r622, 1024;
add.s64 %rd685, %rd669, %rd684;
add.s64 %rd686, %rd685, %rd667;
mul.wide.u32 %rd687, %r621, 2;
add.s64 %rd104, %rd686, %rd687;
ld.shared.u16 %r73, [%rd104];
add.s32 %r623, %r73, 1;
st.shared.u16 [%rd104], %r623;
cvt.u32.u16	%r624, %rs479;
and.b32 %r565, %r624, 255;

	bfe.u32 %r564, %r565, %r121, %r122;

	bfe.u32 %r625, %r564, 3, 5;
and.b32 %r626, %r564, 7;
mul.wide.u32 %rd688, %r626, 1024;
add.s64 %rd689, %rd669, %rd688;
add.s64 %rd690, %rd689, %rd667;
mul.wide.u32 %rd691, %r625, 2;
add.s64 %rd105, %rd690, %rd691;
ld.shared.u16 %r74, [%rd105];
add.s32 %r627, %r74, 1;
st.shared.u16 [%rd105], %r627;
cvt.u32.u16	%r628, %rs478;
and.b32 %r569, %r628, 255;

	bfe.u32 %r568, %r569, %r121, %r122;

	bfe.u32 %r629, %r568, 3, 5;
and.b32 %r630, %r568, 7;
mul.wide.u32 %rd692, %r630, 1024;
add.s64 %rd693, %rd669, %rd692;
add.s64 %rd694, %rd693, %rd667;
mul.wide.u32 %rd695, %r629, 2;
add.s64 %rd106, %rd694, %rd695;
ld.shared.u16 %r75, [%rd106];
add.s32 %r631, %r75, 1;
st.shared.u16 [%rd106], %r631;
cvt.u32.u16	%r632, %rs477;
and.b32 %r573, %r632, 255;

	bfe.u32 %r572, %r573, %r121, %r122;

	bfe.u32 %r633, %r572, 3, 5;
and.b32 %r634, %r572, 7;
mul.wide.u32 %rd696, %r634, 1024;
add.s64 %rd697, %rd669, %rd696;
add.s64 %rd698, %rd697, %rd667;
mul.wide.u32 %rd699, %r633, 2;
add.s64 %rd107, %rd698, %rd699;
ld.shared.u16 %r76, [%rd107];
add.s32 %r635, %r76, 1;
st.shared.u16 [%rd107], %r635;
cvt.u32.u16	%r636, %rs476;
and.b32 %r577, %r636, 255;

	bfe.u32 %r576, %r577, %r121, %r122;

	bfe.u32 %r637, %r576, 3, 5;
and.b32 %r638, %r576, 7;
mul.wide.u32 %rd700, %r638, 1024;
add.s64 %rd701, %rd669, %rd700;
add.s64 %rd702, %rd701, %rd667;
mul.wide.u32 %rd703, %r637, 2;
add.s64 %rd108, %rd702, %rd703;
ld.shared.u16 %r77, [%rd108];
add.s32 %r639, %r77, 1;
st.shared.u16 [%rd108], %r639;
cvt.u32.u16	%r640, %rs475;
and.b32 %r581, %r640, 255;

	bfe.u32 %r580, %r581, %r121, %r122;

	bfe.u32 %r641, %r580, 3, 5;
and.b32 %r642, %r580, 7;
mul.wide.u32 %rd704, %r642, 1024;
add.s64 %rd705, %rd669, %rd704;
add.s64 %rd706, %rd705, %rd667;
mul.wide.u32 %rd707, %r641, 2;
add.s64 %rd109, %rd706, %rd707;
ld.shared.u16 %r78, [%rd109];
add.s32 %r643, %r78, 1;
st.shared.u16 [%rd109], %r643;
cvt.u32.u16	%r644, %rs474;
and.b32 %r585, %r644, 255;

	bfe.u32 %r584, %r585, %r121, %r122;

	bfe.u32 %r645, %r584, 3, 5;
and.b32 %r646, %r584, 7;
mul.wide.u32 %rd708, %r646, 1024;
add.s64 %rd709, %rd669, %rd708;
add.s64 %rd710, %rd709, %rd667;
mul.wide.u32 %rd711, %r645, 2;
add.s64 %rd110, %rd710, %rd711;
ld.shared.u16 %r79, [%rd110];
add.s32 %r647, %r79, 1;
st.shared.u16 [%rd110], %r647;
cvt.u32.u16	%r648, %rs473;
and.b32 %r589, %r648, 255;

	bfe.u32 %r588, %r589, %r121, %r122;

	bfe.u32 %r649, %r588, 3, 5;
and.b32 %r650, %r588, 7;
mul.wide.u32 %rd712, %r650, 1024;
add.s64 %rd713, %rd669, %rd712;
add.s64 %rd714, %rd713, %rd667;
mul.wide.u32 %rd715, %r649, 2;
add.s64 %rd111, %rd714, %rd715;
ld.shared.u16 %r80, [%rd111];
add.s32 %r651, %r80, 1;
st.shared.u16 [%rd111], %r651;
cvt.u32.u16	%r652, %rs472;
and.b32 %r593, %r652, 255;

	bfe.u32 %r592, %r593, %r121, %r122;

	bfe.u32 %r653, %r592, 3, 5;
and.b32 %r654, %r592, 7;
mul.wide.u32 %rd716, %r654, 1024;
add.s64 %rd717, %rd669, %rd716;
add.s64 %rd718, %rd717, %rd667;
mul.wide.u32 %rd719, %r653, 2;
add.s64 %rd112, %rd718, %rd719;
ld.shared.u16 %r81, [%rd112];
add.s32 %r655, %r81, 1;
st.shared.u16 [%rd112], %r655;
cvt.u32.u16	%r656, %rs471;
and.b32 %r597, %r656, 255;

	bfe.u32 %r596, %r597, %r121, %r122;

	bfe.u32 %r657, %r596, 3, 5;
and.b32 %r658, %r596, 7;
mul.wide.u32 %rd720, %r658, 1024;
add.s64 %rd721, %rd669, %rd720;
add.s64 %rd722, %rd721, %rd667;
mul.wide.u32 %rd723, %r657, 2;
add.s64 %rd113, %rd722, %rd723;
ld.shared.u16 %r82, [%rd113];
add.s32 %r659, %r82, 1;
st.shared.u16 [%rd113], %r659;
cvt.u32.u16	%r660, %rs470;
and.b32 %r601, %r660, 255;

	bfe.u32 %r600, %r601, %r121, %r122;

	bfe.u32 %r661, %r600, 3, 5;
and.b32 %r662, %r600, 7;
mul.wide.u32 %rd724, %r662, 1024;
add.s64 %rd725, %rd669, %rd724;
add.s64 %rd726, %rd725, %rd667;
mul.wide.u32 %rd727, %r661, 2;
add.s64 %rd114, %rd726, %rd727;
ld.shared.u16 %r83, [%rd114];
add.s32 %r663, %r83, 1;
st.shared.u16 [%rd114], %r663;
cvt.u32.u16	%r664, %rs469;
and.b32 %r605, %r664, 255;

	bfe.u32 %r604, %r605, %r121, %r122;

	bfe.u32 %r665, %r604, 3, 5;
and.b32 %r666, %r604, 7;
mul.wide.u32 %rd728, %r666, 1024;
add.s64 %rd729, %rd669, %rd728;
add.s64 %rd730, %rd729, %rd667;
mul.wide.u32 %rd731, %r665, 2;
add.s64 %rd115, %rd730, %rd731;
ld.shared.u16 %r84, [%rd115];
add.s32 %r667, %r84, 1;
st.shared.u16 [%rd115], %r667;
bar.sync 0;
mul.lo.s64 %rd742, %rd100, 72;
add.s64 %rd744, %rd668, %rd742;
ld.shared.u64 %rd116, [%rd744+192];
ld.shared.u64 %rd117, [%rd744+184];
add.s64 %rd745, %rd116, %rd117;
ld.shared.u64 %rd118, [%rd744+200];
add.s64 %rd746, %rd745, %rd118;
ld.shared.u64 %rd119, [%rd744+208];
add.s64 %rd747, %rd746, %rd119;
ld.shared.u64 %rd120, [%rd744+216];
add.s64 %rd748, %rd747, %rd120;
ld.shared.u64 %rd121, [%rd744+224];
add.s64 %rd749, %rd748, %rd121;
ld.shared.u64 %rd122, [%rd744+232];
add.s64 %rd750, %rd749, %rd122;
ld.shared.u64 %rd123, [%rd744+240];
add.s64 %rd751, %rd750, %rd123;
ld.shared.u64 %rd752, [%rd744+248];
add.s64 %rd733, %rd751, %rd752;

	mov.u32 %r668, %laneid;

	mov.u32 %r669, 1;
mov.u32 %r678, 0;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd733; shfl.up.b32 lo|p, lo, %r669, %r678; shfl.up.b32 hi|p, hi, %r669, %r678; mov.b64 %rd732, {lo, hi}; @p add.u64 %rd732, %rd732, %rd733;}

	mov.u32 %r671, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd732; shfl.up.b32 lo|p, lo, %r671, %r678; shfl.up.b32 hi|p, hi, %r671, %r678; mov.b64 %rd734, {lo, hi}; @p add.u64 %rd734, %rd734, %rd732;}

	mov.u32 %r673, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd734; shfl.up.b32 lo|p, lo, %r673, %r678; shfl.up.b32 hi|p, hi, %r673, %r678; mov.b64 %rd736, {lo, hi}; @p add.u64 %rd736, %rd736, %rd734;}

	mov.u32 %r675, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd736; shfl.up.b32 lo|p, lo, %r675, %r678; shfl.up.b32 hi|p, hi, %r675, %r678; mov.b64 %rd738, {lo, hi}; @p add.u64 %rd738, %rd738, %rd736;}

	mov.u32 %r677, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd738; shfl.up.b32 lo|p, lo, %r677, %r678; shfl.up.b32 hi|p, hi, %r677, %r678; mov.b64 %rd740, {lo, hi}; @p add.u64 %rd740, %rd740, %rd738;}

	setp.ne.s32	%p102, %r668, 31;
@%p102 bra BB74_177;

shr.s32 %r680, %r10, 31;
shr.u32 %r681, %r680, 27;
add.s32 %r682, %r10, %r681;
shr.s32 %r683, %r682, 5;
mul.wide.s32 %rd753, %r683, 8;
add.s64 %rd755, %rd668, %rd753;
st.shared.u64 [%rd755+144], %rd740;

BB74_177:
sub.s64 %rd126, %rd740, %rd733;
bar.sync 0;
and.b32 %r684, %r10, -32;
setp.eq.s32	%p103, %r684, 32;
ld.shared.u64 %rd757, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+144];
selp.b64	%rd758, %rd757, 0, %p103;
add.s64 %rd759, %rd126, %rd758;
ld.shared.u64 %rd760, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+152];
add.s64 %rd761, %rd760, %rd757;
setp.eq.s32	%p104, %r684, 64;
selp.b64	%rd762, %rd761, 0, %p104;
add.s64 %rd763, %rd759, %rd762;
ld.shared.u64 %rd764, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+160];
add.s64 %rd765, %rd761, %rd764;
setp.eq.s32	%p105, %r684, 96;
selp.b64	%rd766, %rd765, 0, %p105;
add.s64 %rd767, %rd763, %rd766;
ld.shared.u64 %rd768, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+168];
add.s64 %rd769, %rd765, %rd768;
shl.b64 %rd770, %rd769, 16;
add.s64 %rd771, %rd770, %rd767;
shl.b64 %rd772, %rd769, 32;
add.s64 %rd773, %rd772, %rd771;
shl.b64 %rd774, %rd769, 48;
add.s64 %rd775, %rd774, %rd773;
add.s64 %rd776, %rd117, %rd775;
add.s64 %rd777, %rd776, %rd116;
add.s64 %rd778, %rd777, %rd118;
add.s64 %rd779, %rd778, %rd119;
add.s64 %rd780, %rd779, %rd120;
add.s64 %rd781, %rd780, %rd121;
add.s64 %rd782, %rd781, %rd122;
add.s64 %rd783, %rd782, %rd123;
mul.wide.s32 %rd784, %r10, 72;
add.s64 %rd785, %rd668, %rd784;
st.shared.u64 [%rd785+184], %rd775;
st.shared.u64 [%rd785+192], %rd776;
st.shared.u64 [%rd785+200], %rd777;
st.shared.u64 [%rd785+208], %rd778;
st.shared.u64 [%rd785+216], %rd779;
st.shared.u64 [%rd785+224], %rd780;
st.shared.u64 [%rd785+232], %rd781;
st.shared.u64 [%rd785+240], %rd782;
st.shared.u64 [%rd785+248], %rd783;
bar.sync 0;
ld.shared.u16 %r686, [%rd101];
add.s32 %r86, %r686, %r70;
ld.shared.u16 %r687, [%rd102];
add.s32 %r87, %r687, %r71;
ld.shared.u16 %r688, [%rd103];
add.s32 %r88, %r688, %r72;
ld.shared.u16 %r689, [%rd104];
add.s32 %r89, %r689, %r73;
ld.shared.u16 %r690, [%rd105];
add.s32 %r90, %r690, %r74;
ld.shared.u16 %r691, [%rd106];
add.s32 %r91, %r691, %r75;
ld.shared.u16 %r692, [%rd107];
add.s32 %r92, %r692, %r76;
ld.shared.u16 %r693, [%rd108];
add.s32 %r93, %r693, %r77;
ld.shared.u16 %r694, [%rd109];
add.s32 %r94, %r694, %r78;
ld.shared.u16 %r695, [%rd110];
add.s32 %r95, %r695, %r79;
ld.shared.u16 %r696, [%rd111];
add.s32 %r96, %r696, %r80;
ld.shared.u16 %r697, [%rd112];
add.s32 %r97, %r697, %r81;
ld.shared.u16 %r698, [%rd113];
add.s32 %r98, %r698, %r82;
ld.shared.u16 %r699, [%rd114];
add.s32 %r99, %r699, %r83;
ld.shared.u16 %r700, [%rd115];
add.s32 %r100, %r700, %r84;
setp.gt.s32	%p106, %r10, 31;
@%p106 bra BB74_179;

and.b32 %r702, %r10, 7;
shr.s32 %r703, %r10, 3;
add.s32 %r704, %r702, 1;
mul.wide.u32 %rd786, %r704, 1024;
add.s64 %rd788, %rd668, %rd786;
mul.wide.s32 %rd789, %r703, 2;
add.s64 %rd790, %rd788, %rd789;
ld.shared.u16 %r952, [%rd790+184];

BB74_179:
@%p9 bra BB74_181;

mov.u32 %r924, 0;
mov.u32 %r923, 1;

	shfl.up.b32 %r706, %r952, %r923, %r924;

	setp.eq.s32	%p108, %r10, 0;
selp.b32	%r711, 0, %r706, %p108;
sub.s32 %r712, %r951, %r711;
mul.wide.u32 %rd791, %r10, 4;
add.s64 %rd793, %rd668, %rd791;
st.shared.u32 [%rd793], %r712;

BB74_181:
bar.sync 0;
cvt.u64.u32	%rd794, %r86;
add.s64 %rd796, %rd668, 136;
add.s64 %rd127, %rd796, %rd794;
st.shared.u8 [%rd127], %rs167;
cvt.u64.u32	%rd797, %r87;
add.s64 %rd128, %rd796, %rd797;
st.shared.u8 [%rd128], %rs482;
cvt.u64.u32	%rd798, %r88;
add.s64 %rd129, %rd796, %rd798;
st.shared.u8 [%rd129], %rs481;
cvt.u64.u32	%rd799, %r89;
add.s64 %rd130, %rd796, %rd799;
st.shared.u8 [%rd130], %rs480;
cvt.u64.u32	%rd800, %r90;
add.s64 %rd131, %rd796, %rd800;
st.shared.u8 [%rd131], %rs479;
cvt.u64.u32	%rd801, %r91;
add.s64 %rd132, %rd796, %rd801;
st.shared.u8 [%rd132], %rs478;
cvt.u64.u32	%rd802, %r92;
add.s64 %rd133, %rd796, %rd802;
st.shared.u8 [%rd133], %rs477;
cvt.u64.u32	%rd803, %r93;
add.s64 %rd134, %rd796, %rd803;
st.shared.u8 [%rd134], %rs476;
cvt.u64.u32	%rd804, %r94;
add.s64 %rd135, %rd796, %rd804;
st.shared.u8 [%rd135], %rs475;
cvt.u64.u32	%rd805, %r95;
add.s64 %rd136, %rd796, %rd805;
st.shared.u8 [%rd136], %rs474;
cvt.u64.u32	%rd806, %r96;
add.s64 %rd137, %rd796, %rd806;
st.shared.u8 [%rd137], %rs473;
cvt.u64.u32	%rd807, %r97;
add.s64 %rd138, %rd796, %rd807;
st.shared.u8 [%rd138], %rs472;
cvt.u64.u32	%rd808, %r98;
add.s64 %rd139, %rd796, %rd808;
st.shared.u8 [%rd139], %rs471;
cvt.u64.u32	%rd809, %r99;
add.s64 %rd140, %rd796, %rd809;
st.shared.u8 [%rd140], %rs470;
cvt.u64.u32	%rd810, %r100;
add.s64 %rd141, %rd796, %rd810;
st.shared.u8 [%rd141], %rs469;
bar.sync 0;
ld.param.u32 %r921, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7];
ld.param.u32 %r920, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE18PtxDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6];
add.s64 %rd813, %rd668, %rd100;
add.s32 %r103, %r10, 128;
ld.shared.u8 %rs196, [%rd813+264];
ld.shared.u8 %rs197, [%rd813+392];
ld.shared.u8 %rs198, [%rd813+520];
ld.shared.u8 %rs199, [%rd813+648];
ld.shared.u8 %rs200, [%rd813+776];
ld.shared.u8 %rs201, [%rd813+904];
ld.shared.u8 %rs202, [%rd813+1032];
ld.shared.u8 %rs203, [%rd813+1160];
ld.shared.u8 %rs204, [%rd813+1288];
ld.shared.u8 %rs205, [%rd813+1416];
ld.shared.u8 %rs206, [%rd813+1544];
ld.shared.u8 %rs207, [%rd813+1672];
ld.shared.u8 %rs208, [%rd813+1800];
ld.shared.u8 %rs209, [%rd813+1928];
ld.shared.u8 %rs210, [%rd813+136];
cvt.u32.u16	%r774, %rs210;
and.b32 %r714, %r774, 255;

	bfe.u32 %r713, %r714, %r920, %r921;

	shl.b32 %r775, %r713, 2;
cvt.u64.u32	%rd814, %r775;
and.b64 %rd815, %rd814, 1020;
add.s64 %rd816, %rd668, %rd815;
ld.shared.u32 %r104, [%rd816];
cvt.u32.u16	%r776, %rs196;
and.b32 %r718, %r776, 255;

	bfe.u32 %r717, %r718, %r920, %r921;

	shl.b32 %r777, %r717, 2;
cvt.u64.u32	%rd817, %r777;
and.b64 %rd818, %rd817, 1020;
add.s64 %rd819, %rd668, %rd818;
ld.shared.u32 %r105, [%rd819];
cvt.u32.u16	%r778, %rs197;
and.b32 %r722, %r778, 255;

	bfe.u32 %r721, %r722, %r920, %r921;

	shl.b32 %r779, %r721, 2;
cvt.u64.u32	%rd820, %r779;
and.b64 %rd821, %rd820, 1020;
add.s64 %rd822, %rd668, %rd821;
ld.shared.u32 %r106, [%rd822];
cvt.u32.u16	%r780, %rs198;
and.b32 %r726, %r780, 255;

	bfe.u32 %r725, %r726, %r920, %r921;

	shl.b32 %r781, %r725, 2;
cvt.u64.u32	%rd823, %r781;
and.b64 %rd824, %rd823, 1020;
add.s64 %rd825, %rd668, %rd824;
ld.shared.u32 %r107, [%rd825];
cvt.u32.u16	%r782, %rs199;
and.b32 %r730, %r782, 255;

	bfe.u32 %r729, %r730, %r920, %r921;

	shl.b32 %r783, %r729, 2;
cvt.u64.u32	%rd826, %r783;
and.b64 %rd827, %rd826, 1020;
add.s64 %rd828, %rd668, %rd827;
ld.shared.u32 %r108, [%rd828];
cvt.u32.u16	%r784, %rs200;
and.b32 %r734, %r784, 255;

	bfe.u32 %r733, %r734, %r920, %r921;

	shl.b32 %r785, %r733, 2;
cvt.u64.u32	%rd829, %r785;
and.b64 %rd830, %rd829, 1020;
add.s64 %rd831, %rd668, %rd830;
ld.shared.u32 %r109, [%rd831];
cvt.u32.u16	%r786, %rs201;
and.b32 %r738, %r786, 255;

	bfe.u32 %r737, %r738, %r920, %r921;

	shl.b32 %r787, %r737, 2;
cvt.u64.u32	%rd832, %r787;
and.b64 %rd833, %rd832, 1020;
add.s64 %rd834, %rd668, %rd833;
ld.shared.u32 %r110, [%rd834];
cvt.u32.u16	%r788, %rs202;
and.b32 %r742, %r788, 255;

	bfe.u32 %r741, %r742, %r920, %r921;

	shl.b32 %r789, %r741, 2;
cvt.u64.u32	%rd835, %r789;
and.b64 %rd836, %rd835, 1020;
add.s64 %rd837, %rd668, %rd836;
ld.shared.u32 %r111, [%rd837];
cvt.u32.u16	%r790, %rs203;
and.b32 %r746, %r790, 255;

	bfe.u32 %r745, %r746, %r920, %r921;

	shl.b32 %r791, %r745, 2;
cvt.u64.u32	%rd838, %r791;
and.b64 %rd839, %rd838, 1020;
add.s64 %rd840, %rd668, %rd839;
ld.shared.u32 %r112, [%rd840];
cvt.u32.u16	%r792, %rs204;
and.b32 %r750, %r792, 255;

	bfe.u32 %r749, %r750, %r920, %r921;

	shl.b32 %r793, %r749, 2;
cvt.u64.u32	%rd841, %r793;
and.b64 %rd842, %rd841, 1020;
add.s64 %rd843, %rd668, %rd842;
ld.shared.u32 %r113, [%rd843];
cvt.u32.u16	%r794, %rs205;
and.b32 %r754, %r794, 255;

	bfe.u32 %r753, %r754, %r920, %r921;

	shl.b32 %r795, %r753, 2;
cvt.u64.u32	%rd844, %r795;
and.b64 %rd845, %rd844, 1020;
add.s64 %rd846, %rd668, %rd845;
ld.shared.u32 %r114, [%rd846];
cvt.u32.u16	%r796, %rs206;
and.b32 %r758, %r796, 255;

	bfe.u32 %r757, %r758, %r920, %r921;

	shl.b32 %r797, %r757, 2;
cvt.u64.u32	%rd847, %r797;
and.b64 %rd848, %rd847, 1020;
add.s64 %rd849, %rd668, %rd848;
ld.shared.u32 %r115, [%rd849];
cvt.u32.u16	%r798, %rs207;
and.b32 %r762, %r798, 255;

	bfe.u32 %r761, %r762, %r920, %r921;

	shl.b32 %r799, %r761, 2;
cvt.u64.u32	%rd850, %r799;
and.b64 %rd851, %rd850, 1020;
add.s64 %rd852, %rd668, %rd851;
ld.shared.u32 %r116, [%rd852];
cvt.u32.u16	%r800, %rs208;
and.b32 %r766, %r800, 255;

	bfe.u32 %r765, %r766, %r920, %r921;

	shl.b32 %r801, %r765, 2;
cvt.u64.u32	%rd853, %r801;
and.b64 %rd854, %rd853, 1020;
add.s64 %rd855, %rd668, %rd854;
ld.shared.u32 %r117, [%rd855];
cvt.u32.u16	%r802, %rs209;
and.b32 %r770, %r802, 255;

	bfe.u32 %r769, %r770, %r920, %r921;

	shl.b32 %r803, %r769, 2;
cvt.u64.u32	%rd856, %r803;
and.b64 %rd857, %rd856, 1020;
add.s64 %rd858, %rd668, %rd857;
ld.shared.u32 %r118, [%rd858];
setp.ge.s32	%p109, %r10, %r67;
@%p109 bra BB74_183;

add.s32 %r805, %r10, %r104;
cvt.s64.s32	%rd859, %r805;
add.s64 %rd861, %rd2, %rd859;
st.global.u8 [%rd861], %rs210;

BB74_183:
setp.ge.s32	%p110, %r103, %r67;
@%p110 bra BB74_185;

add.s32 %r806, %r103, %r105;
cvt.s64.s32	%rd862, %r806;
add.s64 %rd864, %rd2, %rd862;
st.global.u8 [%rd864], %rs196;

BB74_185:
add.s32 %r807, %r103, 128;
setp.ge.s32	%p111, %r807, %r67;
@%p111 bra BB74_187;

add.s32 %r808, %r103, %r106;
add.s32 %r809, %r808, 128;
cvt.s64.s32	%rd865, %r809;
add.s64 %rd867, %rd2, %rd865;
st.global.u8 [%rd867], %rs197;

BB74_187:
add.s32 %r810, %r103, 256;
setp.ge.s32	%p112, %r810, %r67;
@%p112 bra BB74_189;

add.s32 %r811, %r103, %r107;
add.s32 %r812, %r811, 256;
cvt.s64.s32	%rd868, %r812;
add.s64 %rd870, %rd2, %rd868;
st.global.u8 [%rd870], %rs198;

BB74_189:
add.s32 %r813, %r103, 384;
setp.ge.s32	%p113, %r813, %r67;
@%p113 bra BB74_191;

add.s32 %r814, %r103, %r108;
add.s32 %r815, %r814, 384;
cvt.s64.s32	%rd871, %r815;
add.s64 %rd873, %rd2, %rd871;
st.global.u8 [%rd873], %rs199;

BB74_191:
add.s32 %r816, %r103, 512;
setp.ge.s32	%p114, %r816, %r67;
@%p114 bra BB74_193;

add.s32 %r817, %r103, %r109;
add.s32 %r818, %r817, 512;
cvt.s64.s32	%rd874, %r818;
add.s64 %rd876, %rd2, %rd874;
st.global.u8 [%rd876], %rs200;

BB74_193:
add.s32 %r819, %r103, 640;
setp.ge.s32	%p115, %r819, %r67;
@%p115 bra BB74_195;

add.s32 %r820, %r103, %r110;
add.s32 %r821, %r820, 640;
cvt.s64.s32	%rd877, %r821;
add.s64 %rd879, %rd2, %rd877;
st.global.u8 [%rd879], %rs201;

BB74_195:
add.s32 %r822, %r103, 768;
setp.ge.s32	%p116, %r822, %r67;
@%p116 bra BB74_197;

add.s32 %r823, %r103, %r111;
add.s32 %r824, %r823, 768;
cvt.s64.s32	%rd880, %r824;
add.s64 %rd882, %rd2, %rd880;
st.global.u8 [%rd882], %rs202;

BB74_197:
add.s32 %r825, %r103, 896;
setp.ge.s32	%p117, %r825, %r67;
@%p117 bra BB74_199;

add.s32 %r826, %r103, %r112;
add.s32 %r827, %r826, 896;
cvt.s64.s32	%rd883, %r827;
add.s64 %rd885, %rd2, %rd883;
st.global.u8 [%rd885], %rs203;

BB74_199:
add.s32 %r828, %r103, 1024;
setp.ge.s32	%p118, %r828, %r67;
@%p118 bra BB74_201;

add.s32 %r829, %r103, %r113;
add.s32 %r830, %r829, 1024;
cvt.s64.s32	%rd886, %r830;
add.s64 %rd888, %rd2, %rd886;
st.global.u8 [%rd888], %rs204;

BB74_201:
add.s32 %r831, %r103, 1152;
setp.ge.s32	%p119, %r831, %r67;
@%p119 bra BB74_203;

add.s32 %r832, %r103, %r114;
add.s32 %r833, %r832, 1152;
cvt.s64.s32	%rd889, %r833;
add.s64 %rd891, %rd2, %rd889;
st.global.u8 [%rd891], %rs205;

BB74_203:
add.s32 %r834, %r103, 1280;
setp.ge.s32	%p120, %r834, %r67;
@%p120 bra BB74_205;

add.s32 %r835, %r103, %r115;
add.s32 %r836, %r835, 1280;
cvt.s64.s32	%rd892, %r836;
add.s64 %rd894, %rd2, %rd892;
st.global.u8 [%rd894], %rs206;

BB74_205:
add.s32 %r837, %r103, 1408;
setp.ge.s32	%p121, %r837, %r67;
@%p121 bra BB74_207;

add.s32 %r838, %r103, %r116;
add.s32 %r839, %r838, 1408;
cvt.s64.s32	%rd895, %r839;
add.s64 %rd897, %rd2, %rd895;
st.global.u8 [%rd897], %rs207;

BB74_207:
add.s32 %r840, %r103, 1536;
setp.ge.s32	%p122, %r840, %r67;
@%p122 bra BB74_209;

add.s32 %r841, %r103, %r117;
add.s32 %r842, %r841, 1536;
cvt.s64.s32	%rd898, %r842;
add.s64 %rd900, %rd2, %rd898;
st.global.u8 [%rd900], %rs208;

BB74_209:
add.s32 %r843, %r103, 1664;
setp.ge.s32	%p123, %r843, %r67;
@%p123 bra BB74_211;

add.s32 %r844, %r103, %r118;
add.s32 %r845, %r844, 1664;
cvt.s64.s32	%rd901, %r845;
add.s64 %rd903, %rd2, %rd901;
st.global.u8 [%rd903], %rs209;

BB74_211:
setp.gt.s32	%p5, %r68, 0;
bar.sync 0;
@!%p5 bra BB74_213;
bra.uni BB74_212;

BB74_212:
mul.lo.s32 %r922, %r10, 15;
cvt.s64.s32	%rd905, %r922;
add.s64 %rd906, %rd905, %rd99;
add.s64 %rd904, %rd144, %rd906;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd904]; cvt.u16.u8 %rs484, datum;}


BB74_213:
@%p88 bra BB74_215;

mad.lo.s32 %r849, %r10, 15, 1;
cvt.s64.s32	%rd908, %r849;
add.s64 %rd909, %rd908, %rd99;
add.s64 %rd907, %rd144, %rd909;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd907]; cvt.u16.u8 %rs485, datum;}


BB74_215:
@%p89 bra BB74_217;

mad.lo.s32 %r851, %r10, 15, 2;
cvt.s64.s32	%rd911, %r851;
add.s64 %rd912, %rd911, %rd99;
add.s64 %rd910, %rd144, %rd912;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd910]; cvt.u16.u8 %rs486, datum;}


BB74_217:
@%p90 bra BB74_219;

mad.lo.s32 %r853, %r10, 15, 3;
cvt.s64.s32	%rd914, %r853;
add.s64 %rd915, %rd914, %rd99;
add.s64 %rd913, %rd144, %rd915;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd913]; cvt.u16.u8 %rs487, datum;}


BB74_219:
@%p91 bra BB74_221;

mad.lo.s32 %r855, %r10, 15, 4;
cvt.s64.s32	%rd917, %r855;
add.s64 %rd918, %rd917, %rd99;
add.s64 %rd916, %rd144, %rd918;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd916]; cvt.u16.u8 %rs488, datum;}


BB74_221:
@%p92 bra BB74_223;

mad.lo.s32 %r857, %r10, 15, 5;
cvt.s64.s32	%rd920, %r857;
add.s64 %rd921, %rd920, %rd99;
add.s64 %rd919, %rd144, %rd921;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd919]; cvt.u16.u8 %rs489, datum;}


BB74_223:
@%p93 bra BB74_225;

mad.lo.s32 %r859, %r10, 15, 6;
cvt.s64.s32	%rd923, %r859;
add.s64 %rd924, %rd923, %rd99;
add.s64 %rd922, %rd144, %rd924;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd922]; cvt.u16.u8 %rs490, datum;}


BB74_225:
@%p94 bra BB74_227;

mad.lo.s32 %r861, %r10, 15, 7;
cvt.s64.s32	%rd926, %r861;
add.s64 %rd927, %rd926, %rd99;
add.s64 %rd925, %rd144, %rd927;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd925]; cvt.u16.u8 %rs491, datum;}


BB74_227:
@%p95 bra BB74_229;

mad.lo.s32 %r863, %r10, 15, 8;
cvt.s64.s32	%rd929, %r863;
add.s64 %rd930, %rd929, %rd99;
add.s64 %rd928, %rd144, %rd930;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd928]; cvt.u16.u8 %rs492, datum;}


BB74_229:
@%p96 bra BB74_231;

mad.lo.s32 %r865, %r10, 15, 9;
cvt.s64.s32	%rd932, %r865;
add.s64 %rd933, %rd932, %rd99;
add.s64 %rd931, %rd144, %rd933;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd931]; cvt.u16.u8 %rs493, datum;}


BB74_231:
@%p97 bra BB74_233;

mad.lo.s32 %r867, %r10, 15, 10;
cvt.s64.s32	%rd935, %r867;
add.s64 %rd936, %rd935, %rd99;
add.s64 %rd934, %rd144, %rd936;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd934]; cvt.u16.u8 %rs494, datum;}


BB74_233:
@%p98 bra BB74_235;

mad.lo.s32 %r869, %r10, 15, 11;
cvt.s64.s32	%rd938, %r869;
add.s64 %rd939, %rd938, %rd99;
add.s64 %rd937, %rd144, %rd939;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd937]; cvt.u16.u8 %rs495, datum;}


BB74_235:
@%p99 bra BB74_237;

mad.lo.s32 %r871, %r10, 15, 12;
cvt.s64.s32	%rd941, %r871;
add.s64 %rd942, %rd941, %rd99;
add.s64 %rd940, %rd144, %rd942;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd940]; cvt.u16.u8 %rs496, datum;}


BB74_237:
@%p100 bra BB74_239;

mad.lo.s32 %r873, %r10, 15, 13;
cvt.s64.s32	%rd944, %r873;
add.s64 %rd945, %rd944, %rd99;
add.s64 %rd943, %rd144, %rd945;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd943]; cvt.u16.u8 %rs497, datum;}


BB74_239:
@%p101 bra BB74_241;

mad.lo.s32 %r875, %r10, 15, 14;
cvt.s64.s32	%rd947, %r875;
add.s64 %rd948, %rd947, %rd99;
add.s64 %rd946, %rd144, %rd948;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd946]; cvt.u16.u8 %rs498, datum;}


BB74_241:
setp.lt.s32	%p6, %r10, %r67;
bar.sync 0;
st.shared.u8 [%rd127], %rs484;
st.shared.u8 [%rd128], %rs485;
st.shared.u8 [%rd129], %rs486;
st.shared.u8 [%rd130], %rs487;
st.shared.u8 [%rd131], %rs488;
st.shared.u8 [%rd132], %rs489;
st.shared.u8 [%rd133], %rs490;
st.shared.u8 [%rd134], %rs491;
st.shared.u8 [%rd135], %rs492;
st.shared.u8 [%rd136], %rs493;
st.shared.u8 [%rd137], %rs494;
st.shared.u8 [%rd138], %rs495;
st.shared.u8 [%rd139], %rs496;
st.shared.u8 [%rd140], %rs497;
st.shared.u8 [%rd141], %rs498;
bar.sync 0;
ld.shared.u8 %rs241, [%rd813+264];
ld.shared.u8 %rs242, [%rd813+392];
ld.shared.u8 %rs243, [%rd813+520];
ld.shared.u8 %rs244, [%rd813+648];
ld.shared.u8 %rs245, [%rd813+776];
ld.shared.u8 %rs246, [%rd813+904];
ld.shared.u8 %rs247, [%rd813+1032];
ld.shared.u8 %rs248, [%rd813+1160];
ld.shared.u8 %rs249, [%rd813+1288];
ld.shared.u8 %rs250, [%rd813+1416];
ld.shared.u8 %rs251, [%rd813+1544];
ld.shared.u8 %rs252, [%rd813+1672];
ld.shared.u8 %rs253, [%rd813+1800];
ld.shared.u8 %rs254, [%rd813+1928];
@!%p6 bra BB74_243;
bra.uni BB74_242;

BB74_242:
ld.shared.u8 %rs439, [%rd813+136];
add.s32 %r877, %r10, %r104;
cvt.s64.s32	%rd955, %r877;
add.s64 %rd957, %rd1, %rd955;
st.global.u8 [%rd957], %rs439;

BB74_243:
@%p110 bra BB74_245;

add.s32 %r878, %r103, %r105;
cvt.s64.s32	%rd958, %r878;
add.s64 %rd960, %rd1, %rd958;
st.global.u8 [%rd960], %rs241;

BB74_245:
@%p111 bra BB74_247;

add.s32 %r880, %r103, %r106;
add.s32 %r881, %r880, 128;
cvt.s64.s32	%rd961, %r881;
add.s64 %rd963, %rd1, %rd961;
st.global.u8 [%rd963], %rs242;

BB74_247:
@%p112 bra BB74_249;

add.s32 %r883, %r103, %r107;
add.s32 %r884, %r883, 256;
cvt.s64.s32	%rd964, %r884;
add.s64 %rd966, %rd1, %rd964;
st.global.u8 [%rd966], %rs243;

BB74_249:
@%p113 bra BB74_251;

add.s32 %r886, %r103, %r108;
add.s32 %r887, %r886, 384;
cvt.s64.s32	%rd967, %r887;
add.s64 %rd969, %rd1, %rd967;
st.global.u8 [%rd969], %rs244;

BB74_251:
@%p114 bra BB74_253;

add.s32 %r889, %r103, %r109;
add.s32 %r890, %r889, 512;
cvt.s64.s32	%rd970, %r890;
add.s64 %rd972, %rd1, %rd970;
st.global.u8 [%rd972], %rs245;

BB74_253:
@%p115 bra BB74_255;

add.s32 %r892, %r103, %r110;
add.s32 %r893, %r892, 640;
cvt.s64.s32	%rd973, %r893;
add.s64 %rd975, %rd1, %rd973;
st.global.u8 [%rd975], %rs246;

BB74_255:
@%p116 bra BB74_257;

add.s32 %r895, %r103, %r111;
add.s32 %r896, %r895, 768;
cvt.s64.s32	%rd976, %r896;
add.s64 %rd978, %rd1, %rd976;
st.global.u8 [%rd978], %rs247;

BB74_257:
@%p117 bra BB74_259;

add.s32 %r898, %r103, %r112;
add.s32 %r899, %r898, 896;
cvt.s64.s32	%rd979, %r899;
add.s64 %rd981, %rd1, %rd979;
st.global.u8 [%rd981], %rs248;

BB74_259:
@%p118 bra BB74_261;

add.s32 %r901, %r103, %r113;
add.s32 %r902, %r901, 1024;
cvt.s64.s32	%rd982, %r902;
add.s64 %rd984, %rd1, %rd982;
st.global.u8 [%rd984], %rs249;

BB74_261:
@%p119 bra BB74_263;

add.s32 %r904, %r103, %r114;
add.s32 %r905, %r904, 1152;
cvt.s64.s32	%rd985, %r905;
add.s64 %rd987, %rd1, %rd985;
st.global.u8 [%rd987], %rs250;

BB74_263:
@%p120 bra BB74_265;

add.s32 %r907, %r103, %r115;
add.s32 %r908, %r907, 1280;
cvt.s64.s32	%rd988, %r908;
add.s64 %rd990, %rd1, %rd988;
st.global.u8 [%rd990], %rs251;

BB74_265:
@%p121 bra BB74_267;

add.s32 %r910, %r103, %r116;
add.s32 %r911, %r910, 1408;
cvt.s64.s32	%rd991, %r911;
add.s64 %rd993, %rd1, %rd991;
st.global.u8 [%rd993], %rs252;

BB74_267:
@%p122 bra BB74_269;

add.s32 %r913, %r103, %r117;
add.s32 %r914, %r913, 1536;
cvt.s64.s32	%rd994, %r914;
add.s64 %rd996, %rd1, %rd994;
st.global.u8 [%rd996], %rs253;

BB74_269:
@%p123 bra BB74_271;

add.s32 %r916, %r103, %r118;
add.s32 %r917, %r916, 1664;
cvt.s64.s32	%rd997, %r917;
add.s64 %rd999, %rd1, %rd997;
st.global.u8 [%rd999], %rs254;

BB74_271:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE(
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_0,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_1,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_2,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_3,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_4,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_5,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7,
.param .u8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_8,
.param .u8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_9,
.param .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10[36]
)
.maxntid 128, 1, 1
{
.reg .pred %p<152>;
.reg .b16 %rs<499>;
.reg .b32 %r<953>;
.reg .b64 %rd<976>;

	.shared .align 8 .b8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage[5240];

ld.param.u64 %rd134, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_0];
ld.param.u64 %rd135, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_1];
ld.param.u64 %rd136, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_2];
ld.param.u64 %rd137, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_3];
ld.param.u64 %rd138, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_4];
ld.param.u32 %r120, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_5];
ld.param.u32 %r121, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6];
ld.param.u32 %r122, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7];
ld.param.u32 %r131, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+32];
ld.param.u32 %r130, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+28];
ld.param.u32 %r128, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+20];
ld.param.u32 %r127, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+16];
ld.param.u32 %r126, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+12];
ld.param.u32 %r125, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+8];
ld.param.u32 %r123, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10];
ld.param.u32 %r124, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+4];
cvta.to.global.u64 %rd1, %rd137;
cvta.to.global.u64 %rd2, %rd135;
mov.u32 %r1, %ctaid.x;
setp.lt.s32	%p7, %r1, %r124;
@%p7 bra BB75_3;
bra.uni BB75_1;

BB75_3:
mul.lo.s32 %r950, %r1, %r125;
add.s32 %r925, %r950, %r125;
bra.uni BB75_4;

BB75_1:
mov.u32 %r925, %r131;
mov.u32 %r950, %r130;
setp.ge.s32	%p8, %r1, %r123;
@%p8 bra BB75_4;

mad.lo.s32 %r950, %r1, %r126, %r127;
add.s32 %r132, %r950, %r126;
min.s32 %r925, %r132, %r128;

BB75_4:
mov.u32 %r9, %r950;
mov.u32 %r10, %tid.x;
setp.gt.u32	%p9, %r10, 15;
@%p9 bra BB75_6;

cvta.to.global.u64 %rd139, %rd138;
mov.u32 %r136, %nctaid.x;
mul.lo.s32 %r137, %r136, %r10;
mul.wide.u32 %rd140, %r137, 4;
add.s64 %rd141, %rd139, %rd140;
ld.global.u32 %r138, [%rd141];
setp.eq.s32	%p10, %r138, 0;
setp.eq.s32	%p11, %r138, %r120;
or.pred %p12, %p10, %p11;
selp.u32	%r135, 1, 0, %p12;

	{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r135, 0; 
vote.all.pred %p2, %p1; 
selp.s32 %r134, 1, 0, %p2; 
}

	setp.ne.s32	%p13, %r134, 0;
selp.u16	%rs255, 1, 0, %p13;
st.shared.u8 [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+68], %rs255;
add.s32 %r139, %r137, %r1;
mul.wide.u32 %rd142, %r139, 4;
add.s64 %rd143, %rd139, %rd142;
ld.global.u32 %r951, [%rd143];

BB75_6:
bar.sync 0;
ld.shared.u8 %rs256, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+68];
setp.eq.s16	%p14, %rs256, 0;
add.s32 %r13, %r9, 1920;
@%p14 bra BB75_135;

setp.gt.s32	%p15, %r13, %r925;
mov.u32 %r947, %r9;
@%p15 bra BB75_10;

cvt.s64.s32	%rd3, %r10;
add.s32 %r140, %r10, 128;
cvt.s64.s32	%rd4, %r140;
add.s32 %r141, %r10, 256;
cvt.s64.s32	%rd5, %r141;
add.s32 %r142, %r10, 384;
cvt.s64.s32	%rd6, %r142;
add.s32 %r143, %r10, 512;
cvt.s64.s32	%rd7, %r143;
add.s32 %r144, %r10, 640;
cvt.s64.s32	%rd8, %r144;
add.s32 %r145, %r10, 768;
cvt.s64.s32	%rd9, %r145;
add.s32 %r146, %r10, 896;
cvt.s64.s32	%rd10, %r146;
add.s32 %r147, %r10, 1024;
cvt.s64.s32	%rd11, %r147;
add.s32 %r148, %r10, 1152;
cvt.s64.s32	%rd12, %r148;
add.s32 %r149, %r10, 1280;
cvt.s64.s32	%rd13, %r149;
add.s32 %r150, %r10, 1408;
cvt.s64.s32	%rd14, %r150;
add.s32 %r151, %r10, 1536;
cvt.s64.s32	%rd15, %r151;
add.s32 %r152, %r10, 1664;
cvt.s64.s32	%rd16, %r152;
add.s32 %r153, %r10, 1792;
cvt.s64.s32	%rd17, %r153;
mov.u32 %r948, %r9;
mov.u32 %r949, %r13;

BB75_9:
mov.u32 %r935, %r949;
mov.u32 %r15, %r948;
mov.u32 %r948, %r935;
cvt.s64.s32	%rd159, %r15;
add.s64 %rd18, %rd3, %rd159;
add.s64 %rd144, %rd134, %rd18;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd144]; cvt.u16.u8 %rs257, datum;}

	add.s64 %rd160, %rd4, %rd159;
add.s64 %rd145, %rd134, %rd160;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd145]; cvt.u16.u8 %rs258, datum;}

	add.s64 %rd161, %rd5, %rd159;
add.s64 %rd146, %rd134, %rd161;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd146]; cvt.u16.u8 %rs259, datum;}

	add.s64 %rd162, %rd6, %rd159;
add.s64 %rd147, %rd134, %rd162;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd147]; cvt.u16.u8 %rs260, datum;}

	add.s64 %rd163, %rd7, %rd159;
add.s64 %rd148, %rd134, %rd163;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd148]; cvt.u16.u8 %rs261, datum;}

	add.s64 %rd164, %rd8, %rd159;
add.s64 %rd149, %rd134, %rd164;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd149]; cvt.u16.u8 %rs262, datum;}

	add.s64 %rd165, %rd9, %rd159;
add.s64 %rd150, %rd134, %rd165;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd150]; cvt.u16.u8 %rs263, datum;}

	add.s64 %rd166, %rd10, %rd159;
add.s64 %rd151, %rd134, %rd166;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd151]; cvt.u16.u8 %rs264, datum;}

	add.s64 %rd167, %rd11, %rd159;
add.s64 %rd152, %rd134, %rd167;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd152]; cvt.u16.u8 %rs265, datum;}

	add.s64 %rd168, %rd12, %rd159;
add.s64 %rd153, %rd134, %rd168;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd153]; cvt.u16.u8 %rs266, datum;}

	add.s64 %rd169, %rd13, %rd159;
add.s64 %rd154, %rd134, %rd169;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd154]; cvt.u16.u8 %rs267, datum;}

	add.s64 %rd170, %rd14, %rd159;
add.s64 %rd155, %rd134, %rd170;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd155]; cvt.u16.u8 %rs268, datum;}

	add.s64 %rd171, %rd15, %rd159;
add.s64 %rd156, %rd134, %rd171;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd156]; cvt.u16.u8 %rs269, datum;}

	add.s64 %rd172, %rd16, %rd159;
add.s64 %rd157, %rd134, %rd172;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd157]; cvt.u16.u8 %rs270, datum;}

	add.s64 %rd173, %rd17, %rd159;
add.s64 %rd158, %rd134, %rd173;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd158]; cvt.u16.u8 %rs271, datum;}

	bar.sync 0;
add.s64 %rd174, %rd2, %rd18;
st.global.u8 [%rd174], %rs257;
st.global.u8 [%rd174+128], %rs258;
st.global.u8 [%rd174+256], %rs259;
st.global.u8 [%rd174+384], %rs260;
st.global.u8 [%rd174+512], %rs261;
st.global.u8 [%rd174+640], %rs262;
st.global.u8 [%rd174+768], %rs263;
st.global.u8 [%rd174+896], %rs264;
st.global.u8 [%rd174+1024], %rs265;
st.global.u8 [%rd174+1152], %rs266;
st.global.u8 [%rd174+1280], %rs267;
st.global.u8 [%rd174+1408], %rs268;
st.global.u8 [%rd174+1536], %rs269;
st.global.u8 [%rd174+1664], %rs270;
st.global.u8 [%rd174+1792], %rs271;
add.s32 %r16, %r948, 1920;
setp.le.s32	%p16, %r16, %r925;
mov.u32 %r936, %r948;
mov.u32 %r947, %r936;
mov.u32 %r949, %r16;
@%p16 bra BB75_9;

BB75_10:
mov.u32 %r17, %r947;
setp.le.s32	%p17, %r925, %r17;
@%p17 bra BB75_71;

sub.s32 %r18, %r925, %r17;
cvt.s64.s32	%rd19, %r17;
sub.s32 %r19, %r18, %r10;
setp.lt.s32	%p18, %r19, 1;
@%p18 bra BB75_13;

cvt.s64.s32	%rd176, %r10;
add.s64 %rd177, %rd176, %rd19;
add.s64 %rd175, %rd134, %rd177;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd175]; cvt.u16.u8 %rs440, datum;}


BB75_13:
setp.lt.s32	%p19, %r19, 129;
@%p19 bra BB75_15;

add.s32 %r154, %r10, 128;
cvt.s64.s32	%rd179, %r154;
add.s64 %rd180, %rd179, %rd19;
add.s64 %rd178, %rd134, %rd180;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd178]; cvt.u16.u8 %rs441, datum;}


BB75_15:
setp.lt.s32	%p20, %r19, 257;
@%p20 bra BB75_17;

add.s32 %r155, %r10, 256;
cvt.s64.s32	%rd182, %r155;
add.s64 %rd183, %rd182, %rd19;
add.s64 %rd181, %rd134, %rd183;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd181]; cvt.u16.u8 %rs442, datum;}


BB75_17:
setp.lt.s32	%p21, %r19, 385;
@%p21 bra BB75_19;

add.s32 %r156, %r10, 384;
cvt.s64.s32	%rd185, %r156;
add.s64 %rd186, %rd185, %rd19;
add.s64 %rd184, %rd134, %rd186;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd184]; cvt.u16.u8 %rs443, datum;}


BB75_19:
setp.lt.s32	%p22, %r19, 513;
@%p22 bra BB75_21;

add.s32 %r157, %r10, 512;
cvt.s64.s32	%rd188, %r157;
add.s64 %rd189, %rd188, %rd19;
add.s64 %rd187, %rd134, %rd189;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd187]; cvt.u16.u8 %rs444, datum;}


BB75_21:
setp.lt.s32	%p23, %r19, 641;
@%p23 bra BB75_23;

add.s32 %r158, %r10, 640;
cvt.s64.s32	%rd191, %r158;
add.s64 %rd192, %rd191, %rd19;
add.s64 %rd190, %rd134, %rd192;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd190]; cvt.u16.u8 %rs445, datum;}


BB75_23:
setp.lt.s32	%p24, %r19, 769;
@%p24 bra BB75_25;

add.s32 %r159, %r10, 768;
cvt.s64.s32	%rd194, %r159;
add.s64 %rd195, %rd194, %rd19;
add.s64 %rd193, %rd134, %rd195;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd193]; cvt.u16.u8 %rs446, datum;}


BB75_25:
setp.lt.s32	%p25, %r19, 897;
@%p25 bra BB75_27;

add.s32 %r160, %r10, 896;
cvt.s64.s32	%rd197, %r160;
add.s64 %rd198, %rd197, %rd19;
add.s64 %rd196, %rd134, %rd198;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd196]; cvt.u16.u8 %rs447, datum;}


BB75_27:
setp.lt.s32	%p26, %r19, 1025;
@%p26 bra BB75_29;

add.s32 %r161, %r10, 1024;
cvt.s64.s32	%rd200, %r161;
add.s64 %rd201, %rd200, %rd19;
add.s64 %rd199, %rd134, %rd201;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd199]; cvt.u16.u8 %rs448, datum;}


BB75_29:
setp.lt.s32	%p27, %r19, 1153;
@%p27 bra BB75_31;

add.s32 %r162, %r10, 1152;
cvt.s64.s32	%rd203, %r162;
add.s64 %rd204, %rd203, %rd19;
add.s64 %rd202, %rd134, %rd204;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd202]; cvt.u16.u8 %rs449, datum;}


BB75_31:
setp.lt.s32	%p28, %r19, 1281;
@%p28 bra BB75_33;

add.s32 %r163, %r10, 1280;
cvt.s64.s32	%rd206, %r163;
add.s64 %rd207, %rd206, %rd19;
add.s64 %rd205, %rd134, %rd207;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd205]; cvt.u16.u8 %rs450, datum;}


BB75_33:
setp.lt.s32	%p29, %r19, 1409;
@%p29 bra BB75_35;

add.s32 %r164, %r10, 1408;
cvt.s64.s32	%rd209, %r164;
add.s64 %rd210, %rd209, %rd19;
add.s64 %rd208, %rd134, %rd210;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd208]; cvt.u16.u8 %rs451, datum;}


BB75_35:
setp.lt.s32	%p30, %r19, 1537;
@%p30 bra BB75_37;

add.s32 %r165, %r10, 1536;
cvt.s64.s32	%rd212, %r165;
add.s64 %rd213, %rd212, %rd19;
add.s64 %rd211, %rd134, %rd213;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd211]; cvt.u16.u8 %rs452, datum;}


BB75_37:
setp.lt.s32	%p31, %r19, 1665;
@%p31 bra BB75_39;

add.s32 %r166, %r10, 1664;
cvt.s64.s32	%rd215, %r166;
add.s64 %rd216, %rd215, %rd19;
add.s64 %rd214, %rd134, %rd216;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd214]; cvt.u16.u8 %rs453, datum;}


BB75_39:
setp.lt.s32	%p32, %r19, 1793;
@%p32 bra BB75_41;

add.s32 %r167, %r10, 1792;
cvt.s64.s32	%rd218, %r167;
add.s64 %rd219, %rd218, %rd19;
add.s64 %rd217, %rd134, %rd219;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd217]; cvt.u16.u8 %rs454, datum;}


BB75_41:
bar.sync 0;
cvt.s64.s32	%rd220, %r10;
add.s64 %rd221, %rd220, %rd19;
add.s64 %rd20, %rd2, %rd221;
setp.le.s32	%p33, %r18, %r10;
@%p33 bra BB75_43;

st.global.u8 [%rd20], %rs440;

BB75_43:
add.s32 %r168, %r10, 128;
setp.ge.s32	%p34, %r168, %r18;
@%p34 bra BB75_45;

st.global.u8 [%rd20+128], %rs441;

BB75_45:
add.s32 %r169, %r10, 256;
setp.ge.s32	%p35, %r169, %r18;
@%p35 bra BB75_47;

st.global.u8 [%rd20+256], %rs442;

BB75_47:
add.s32 %r170, %r10, 384;
setp.ge.s32	%p36, %r170, %r18;
@%p36 bra BB75_49;

st.global.u8 [%rd20+384], %rs443;

BB75_49:
add.s32 %r171, %r10, 512;
setp.ge.s32	%p37, %r171, %r18;
@%p37 bra BB75_51;

st.global.u8 [%rd20+512], %rs444;

BB75_51:
add.s32 %r172, %r10, 640;
setp.ge.s32	%p38, %r172, %r18;
@%p38 bra BB75_53;

st.global.u8 [%rd20+640], %rs445;

BB75_53:
add.s32 %r173, %r10, 768;
setp.ge.s32	%p39, %r173, %r18;
@%p39 bra BB75_55;

st.global.u8 [%rd20+768], %rs446;

BB75_55:
add.s32 %r174, %r10, 896;
setp.ge.s32	%p40, %r174, %r18;
@%p40 bra BB75_57;

st.global.u8 [%rd20+896], %rs447;

BB75_57:
add.s32 %r175, %r10, 1024;
setp.ge.s32	%p41, %r175, %r18;
@%p41 bra BB75_59;

st.global.u8 [%rd20+1024], %rs448;

BB75_59:
add.s32 %r176, %r10, 1152;
setp.ge.s32	%p42, %r176, %r18;
@%p42 bra BB75_61;

st.global.u8 [%rd20+1152], %rs449;

BB75_61:
add.s32 %r177, %r10, 1280;
setp.ge.s32	%p43, %r177, %r18;
@%p43 bra BB75_63;

st.global.u8 [%rd20+1280], %rs450;

BB75_63:
add.s32 %r178, %r10, 1408;
setp.ge.s32	%p44, %r178, %r18;
@%p44 bra BB75_65;

st.global.u8 [%rd20+1408], %rs451;

BB75_65:
add.s32 %r179, %r10, 1536;
setp.ge.s32	%p45, %r179, %r18;
@%p45 bra BB75_67;

st.global.u8 [%rd20+1536], %rs452;

BB75_67:
add.s32 %r180, %r10, 1664;
setp.ge.s32	%p46, %r180, %r18;
@%p46 bra BB75_69;

st.global.u8 [%rd20+1664], %rs453;

BB75_69:
add.s32 %r181, %r10, 1792;
setp.ge.s32	%p47, %r181, %r18;
@%p47 bra BB75_71;

st.global.u8 [%rd20+1792], %rs454;

BB75_71:
mov.u32 %r944, %r9;
@%p15 bra BB75_74;

cvt.s64.s32	%rd21, %r10;
add.s32 %r182, %r10, 128;
cvt.s64.s32	%rd22, %r182;
add.s32 %r183, %r10, 256;
cvt.s64.s32	%rd23, %r183;
add.s32 %r184, %r10, 384;
cvt.s64.s32	%rd24, %r184;
add.s32 %r185, %r10, 512;
cvt.s64.s32	%rd25, %r185;
add.s32 %r186, %r10, 640;
cvt.s64.s32	%rd26, %r186;
add.s32 %r187, %r10, 768;
cvt.s64.s32	%rd27, %r187;
add.s32 %r188, %r10, 896;
cvt.s64.s32	%rd28, %r188;
add.s32 %r189, %r10, 1024;
cvt.s64.s32	%rd29, %r189;
add.s32 %r190, %r10, 1152;
cvt.s64.s32	%rd30, %r190;
add.s32 %r191, %r10, 1280;
cvt.s64.s32	%rd31, %r191;
add.s32 %r192, %r10, 1408;
cvt.s64.s32	%rd32, %r192;
add.s32 %r193, %r10, 1536;
cvt.s64.s32	%rd33, %r193;
add.s32 %r194, %r10, 1664;
cvt.s64.s32	%rd34, %r194;
add.s32 %r195, %r10, 1792;
cvt.s64.s32	%rd35, %r195;
mov.u32 %r945, %r9;
mov.u32 %r946, %r13;

BB75_73:
mov.u32 %r937, %r946;
mov.u32 %r21, %r945;
mov.u32 %r945, %r937;
cvt.s64.s32	%rd237, %r21;
add.s64 %rd36, %rd21, %rd237;
add.s64 %rd222, %rd136, %rd36;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd222]; cvt.u16.u8 %rs303, datum;}

	add.s64 %rd238, %rd22, %rd237;
add.s64 %rd223, %rd136, %rd238;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd223]; cvt.u16.u8 %rs304, datum;}

	add.s64 %rd239, %rd23, %rd237;
add.s64 %rd224, %rd136, %rd239;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd224]; cvt.u16.u8 %rs305, datum;}

	add.s64 %rd240, %rd24, %rd237;
add.s64 %rd225, %rd136, %rd240;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd225]; cvt.u16.u8 %rs306, datum;}

	add.s64 %rd241, %rd25, %rd237;
add.s64 %rd226, %rd136, %rd241;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd226]; cvt.u16.u8 %rs307, datum;}

	add.s64 %rd242, %rd26, %rd237;
add.s64 %rd227, %rd136, %rd242;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd227]; cvt.u16.u8 %rs308, datum;}

	add.s64 %rd243, %rd27, %rd237;
add.s64 %rd228, %rd136, %rd243;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd228]; cvt.u16.u8 %rs309, datum;}

	add.s64 %rd244, %rd28, %rd237;
add.s64 %rd229, %rd136, %rd244;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd229]; cvt.u16.u8 %rs310, datum;}

	add.s64 %rd245, %rd29, %rd237;
add.s64 %rd230, %rd136, %rd245;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd230]; cvt.u16.u8 %rs311, datum;}

	add.s64 %rd246, %rd30, %rd237;
add.s64 %rd231, %rd136, %rd246;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd231]; cvt.u16.u8 %rs312, datum;}

	add.s64 %rd247, %rd31, %rd237;
add.s64 %rd232, %rd136, %rd247;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd232]; cvt.u16.u8 %rs313, datum;}

	add.s64 %rd248, %rd32, %rd237;
add.s64 %rd233, %rd136, %rd248;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd233]; cvt.u16.u8 %rs314, datum;}

	add.s64 %rd249, %rd33, %rd237;
add.s64 %rd234, %rd136, %rd249;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd234]; cvt.u16.u8 %rs315, datum;}

	add.s64 %rd250, %rd34, %rd237;
add.s64 %rd235, %rd136, %rd250;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd235]; cvt.u16.u8 %rs316, datum;}

	add.s64 %rd251, %rd35, %rd237;
add.s64 %rd236, %rd136, %rd251;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd236]; cvt.u16.u8 %rs317, datum;}

	bar.sync 0;
add.s64 %rd252, %rd1, %rd36;
st.global.u8 [%rd252], %rs303;
st.global.u8 [%rd252+128], %rs304;
st.global.u8 [%rd252+256], %rs305;
st.global.u8 [%rd252+384], %rs306;
st.global.u8 [%rd252+512], %rs307;
st.global.u8 [%rd252+640], %rs308;
st.global.u8 [%rd252+768], %rs309;
st.global.u8 [%rd252+896], %rs310;
st.global.u8 [%rd252+1024], %rs311;
st.global.u8 [%rd252+1152], %rs312;
st.global.u8 [%rd252+1280], %rs313;
st.global.u8 [%rd252+1408], %rs314;
st.global.u8 [%rd252+1536], %rs315;
st.global.u8 [%rd252+1664], %rs316;
st.global.u8 [%rd252+1792], %rs317;
add.s32 %r946, %r945, 1920;
setp.le.s32	%p49, %r946, %r925;
mov.u32 %r944, %r945;
@%p49 bra BB75_73;

BB75_74:
setp.le.s32	%p50, %r925, %r944;
@%p50 bra BB75_271;

sub.s32 %r24, %r925, %r944;
cvt.s64.s32	%rd37, %r944;
sub.s32 %r25, %r24, %r10;
setp.lt.s32	%p51, %r25, 1;
@%p51 bra BB75_77;

cvt.s64.s32	%rd254, %r10;
add.s64 %rd255, %rd254, %rd37;
add.s64 %rd253, %rd136, %rd255;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd253]; cvt.u16.u8 %rs440, datum;}


BB75_77:
setp.lt.s32	%p52, %r25, 129;
@%p52 bra BB75_79;

add.s32 %r196, %r10, 128;
cvt.s64.s32	%rd257, %r196;
add.s64 %rd258, %rd257, %rd37;
add.s64 %rd256, %rd136, %rd258;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd256]; cvt.u16.u8 %rs441, datum;}


BB75_79:
setp.lt.s32	%p53, %r25, 257;
@%p53 bra BB75_81;

add.s32 %r197, %r10, 256;
cvt.s64.s32	%rd260, %r197;
add.s64 %rd261, %rd260, %rd37;
add.s64 %rd259, %rd136, %rd261;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd259]; cvt.u16.u8 %rs442, datum;}


BB75_81:
setp.lt.s32	%p54, %r25, 385;
@%p54 bra BB75_83;

add.s32 %r198, %r10, 384;
cvt.s64.s32	%rd263, %r198;
add.s64 %rd264, %rd263, %rd37;
add.s64 %rd262, %rd136, %rd264;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd262]; cvt.u16.u8 %rs443, datum;}


BB75_83:
setp.lt.s32	%p55, %r25, 513;
@%p55 bra BB75_85;

add.s32 %r199, %r10, 512;
cvt.s64.s32	%rd266, %r199;
add.s64 %rd267, %rd266, %rd37;
add.s64 %rd265, %rd136, %rd267;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd265]; cvt.u16.u8 %rs444, datum;}


BB75_85:
setp.lt.s32	%p56, %r25, 641;
@%p56 bra BB75_87;

add.s32 %r200, %r10, 640;
cvt.s64.s32	%rd269, %r200;
add.s64 %rd270, %rd269, %rd37;
add.s64 %rd268, %rd136, %rd270;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd268]; cvt.u16.u8 %rs445, datum;}


BB75_87:
setp.lt.s32	%p57, %r25, 769;
@%p57 bra BB75_89;

add.s32 %r201, %r10, 768;
cvt.s64.s32	%rd272, %r201;
add.s64 %rd273, %rd272, %rd37;
add.s64 %rd271, %rd136, %rd273;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd271]; cvt.u16.u8 %rs446, datum;}


BB75_89:
setp.lt.s32	%p58, %r25, 897;
@%p58 bra BB75_91;

add.s32 %r202, %r10, 896;
cvt.s64.s32	%rd275, %r202;
add.s64 %rd276, %rd275, %rd37;
add.s64 %rd274, %rd136, %rd276;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd274]; cvt.u16.u8 %rs447, datum;}


BB75_91:
setp.lt.s32	%p59, %r25, 1025;
@%p59 bra BB75_93;

add.s32 %r203, %r10, 1024;
cvt.s64.s32	%rd278, %r203;
add.s64 %rd279, %rd278, %rd37;
add.s64 %rd277, %rd136, %rd279;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd277]; cvt.u16.u8 %rs448, datum;}


BB75_93:
setp.lt.s32	%p60, %r25, 1153;
@%p60 bra BB75_95;

add.s32 %r204, %r10, 1152;
cvt.s64.s32	%rd281, %r204;
add.s64 %rd282, %rd281, %rd37;
add.s64 %rd280, %rd136, %rd282;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd280]; cvt.u16.u8 %rs449, datum;}


BB75_95:
setp.lt.s32	%p61, %r25, 1281;
@%p61 bra BB75_97;

add.s32 %r205, %r10, 1280;
cvt.s64.s32	%rd284, %r205;
add.s64 %rd285, %rd284, %rd37;
add.s64 %rd283, %rd136, %rd285;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd283]; cvt.u16.u8 %rs450, datum;}


BB75_97:
setp.lt.s32	%p62, %r25, 1409;
@%p62 bra BB75_99;

add.s32 %r206, %r10, 1408;
cvt.s64.s32	%rd287, %r206;
add.s64 %rd288, %rd287, %rd37;
add.s64 %rd286, %rd136, %rd288;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd286]; cvt.u16.u8 %rs451, datum;}


BB75_99:
setp.lt.s32	%p63, %r25, 1537;
@%p63 bra BB75_101;

add.s32 %r207, %r10, 1536;
cvt.s64.s32	%rd290, %r207;
add.s64 %rd291, %rd290, %rd37;
add.s64 %rd289, %rd136, %rd291;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd289]; cvt.u16.u8 %rs452, datum;}


BB75_101:
setp.lt.s32	%p64, %r25, 1665;
@%p64 bra BB75_103;

add.s32 %r208, %r10, 1664;
cvt.s64.s32	%rd293, %r208;
add.s64 %rd294, %rd293, %rd37;
add.s64 %rd292, %rd136, %rd294;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd292]; cvt.u16.u8 %rs453, datum;}


BB75_103:
setp.lt.s32	%p65, %r25, 1793;
@%p65 bra BB75_105;

add.s32 %r209, %r10, 1792;
cvt.s64.s32	%rd296, %r209;
add.s64 %rd297, %rd296, %rd37;
add.s64 %rd295, %rd136, %rd297;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd295]; cvt.u16.u8 %rs454, datum;}


BB75_105:
bar.sync 0;
cvt.s64.s32	%rd298, %r10;
add.s64 %rd299, %rd298, %rd37;
add.s64 %rd38, %rd1, %rd299;
setp.le.s32	%p66, %r24, %r10;
@%p66 bra BB75_107;

st.global.u8 [%rd38], %rs440;

BB75_107:
add.s32 %r210, %r10, 128;
setp.ge.s32	%p67, %r210, %r24;
@%p67 bra BB75_109;

st.global.u8 [%rd38+128], %rs441;

BB75_109:
add.s32 %r211, %r10, 256;
setp.ge.s32	%p68, %r211, %r24;
@%p68 bra BB75_111;

st.global.u8 [%rd38+256], %rs442;

BB75_111:
add.s32 %r212, %r10, 384;
setp.ge.s32	%p69, %r212, %r24;
@%p69 bra BB75_113;

st.global.u8 [%rd38+384], %rs443;

BB75_113:
add.s32 %r213, %r10, 512;
setp.ge.s32	%p70, %r213, %r24;
@%p70 bra BB75_115;

st.global.u8 [%rd38+512], %rs444;

BB75_115:
add.s32 %r214, %r10, 640;
setp.ge.s32	%p71, %r214, %r24;
@%p71 bra BB75_117;

st.global.u8 [%rd38+640], %rs445;

BB75_117:
add.s32 %r215, %r10, 768;
setp.ge.s32	%p72, %r215, %r24;
@%p72 bra BB75_119;

st.global.u8 [%rd38+768], %rs446;

BB75_119:
add.s32 %r216, %r10, 896;
setp.ge.s32	%p73, %r216, %r24;
@%p73 bra BB75_121;

st.global.u8 [%rd38+896], %rs447;

BB75_121:
add.s32 %r217, %r10, 1024;
setp.ge.s32	%p74, %r217, %r24;
@%p74 bra BB75_123;

st.global.u8 [%rd38+1024], %rs448;

BB75_123:
add.s32 %r218, %r10, 1152;
setp.ge.s32	%p75, %r218, %r24;
@%p75 bra BB75_125;

st.global.u8 [%rd38+1152], %rs449;

BB75_125:
add.s32 %r219, %r10, 1280;
setp.ge.s32	%p76, %r219, %r24;
@%p76 bra BB75_127;

st.global.u8 [%rd38+1280], %rs450;

BB75_127:
add.s32 %r220, %r10, 1408;
setp.ge.s32	%p77, %r220, %r24;
@%p77 bra BB75_129;

st.global.u8 [%rd38+1408], %rs451;

BB75_129:
add.s32 %r221, %r10, 1536;
setp.ge.s32	%p78, %r221, %r24;
@%p78 bra BB75_131;

st.global.u8 [%rd38+1536], %rs452;

BB75_131:
add.s32 %r222, %r10, 1664;
setp.ge.s32	%p79, %r222, %r24;
@%p79 bra BB75_133;

st.global.u8 [%rd38+1664], %rs453;

BB75_133:
add.s32 %r223, %r10, 1792;
setp.ge.s32	%p80, %r223, %r24;
@%p80 bra BB75_271;

st.global.u8 [%rd38+1792], %rs454;
bra.uni BB75_271;

BB75_135:
setp.gt.s32	%p81, %r13, %r925;
mov.u32 %r941, %r9;
@%p81 bra BB75_144;

shr.s32 %r225, %r10, 31;
shr.u32 %r226, %r225, 27;
add.s32 %r227, %r10, %r226;
shr.s32 %r228, %r227, 5;
mul.wide.s32 %rd300, %r228, 8;
mov.u64 %rd301, _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage;
add.s64 %rd302, %rd301, %rd300;
add.s64 %rd39, %rd302, 80;

	mov.u32 %r349, %laneid;

	mov.u32 %r942, %r9;
mov.u32 %r943, %r13;

BB75_137:
mov.u32 %r939, %r943;
mov.u32 %r27, %r942;
mov.u32 %r942, %r939;
mul.lo.s32 %r229, %r10, 15;
cvt.s64.s32	%rd318, %r229;
cvt.s64.s32	%rd319, %r27;
add.s64 %rd320, %rd318, %rd319;
add.s64 %rd303, %rd134, %rd320;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd303]; cvt.u16.u8 %rs334, datum;}

	add.s32 %r230, %r229, 1;
cvt.s64.s32	%rd321, %r230;
add.s64 %rd322, %rd321, %rd319;
add.s64 %rd304, %rd134, %rd322;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd304]; cvt.u16.u8 %rs335, datum;}

	add.s32 %r231, %r229, 2;
cvt.s64.s32	%rd323, %r231;
add.s64 %rd324, %rd323, %rd319;
add.s64 %rd305, %rd134, %rd324;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd305]; cvt.u16.u8 %rs336, datum;}

	add.s32 %r232, %r229, 3;
cvt.s64.s32	%rd325, %r232;
add.s64 %rd326, %rd325, %rd319;
add.s64 %rd306, %rd134, %rd326;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd306]; cvt.u16.u8 %rs337, datum;}

	add.s32 %r233, %r229, 4;
cvt.s64.s32	%rd327, %r233;
add.s64 %rd328, %rd327, %rd319;
add.s64 %rd307, %rd134, %rd328;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd307]; cvt.u16.u8 %rs338, datum;}

	add.s32 %r234, %r229, 5;
cvt.s64.s32	%rd329, %r234;
add.s64 %rd330, %rd329, %rd319;
add.s64 %rd308, %rd134, %rd330;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd308]; cvt.u16.u8 %rs339, datum;}

	add.s32 %r235, %r229, 6;
cvt.s64.s32	%rd331, %r235;
add.s64 %rd332, %rd331, %rd319;
add.s64 %rd309, %rd134, %rd332;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd309]; cvt.u16.u8 %rs340, datum;}

	add.s32 %r236, %r229, 7;
cvt.s64.s32	%rd333, %r236;
add.s64 %rd334, %rd333, %rd319;
add.s64 %rd310, %rd134, %rd334;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd310]; cvt.u16.u8 %rs341, datum;}

	add.s32 %r237, %r229, 8;
cvt.s64.s32	%rd335, %r237;
add.s64 %rd336, %rd335, %rd319;
add.s64 %rd311, %rd134, %rd336;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd311]; cvt.u16.u8 %rs342, datum;}

	add.s32 %r238, %r229, 9;
cvt.s64.s32	%rd337, %r238;
add.s64 %rd338, %rd337, %rd319;
add.s64 %rd312, %rd134, %rd338;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd312]; cvt.u16.u8 %rs343, datum;}

	add.s32 %r239, %r229, 10;
cvt.s64.s32	%rd339, %r239;
add.s64 %rd340, %rd339, %rd319;
add.s64 %rd313, %rd134, %rd340;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd313]; cvt.u16.u8 %rs344, datum;}

	add.s32 %r240, %r229, 11;
cvt.s64.s32	%rd341, %r240;
add.s64 %rd342, %rd341, %rd319;
add.s64 %rd314, %rd134, %rd342;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd314]; cvt.u16.u8 %rs345, datum;}

	add.s32 %r241, %r229, 12;
cvt.s64.s32	%rd343, %r241;
add.s64 %rd344, %rd343, %rd319;
add.s64 %rd315, %rd134, %rd344;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd315]; cvt.u16.u8 %rs346, datum;}

	add.s32 %r242, %r229, 13;
cvt.s64.s32	%rd345, %r242;
add.s64 %rd346, %rd345, %rd319;
add.s64 %rd316, %rd134, %rd346;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd316]; cvt.u16.u8 %rs347, datum;}

	add.s32 %r243, %r229, 14;
cvt.s64.s32	%rd347, %r243;
add.s64 %rd348, %rd347, %rd319;
add.s64 %rd317, %rd134, %rd348;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd317]; cvt.u16.u8 %rs348, datum;}

	bar.sync 0;
cvt.s64.s32	%rd40, %r10;
mul.wide.s32 %rd349, %r10, 8;
add.s64 %rd351, %rd301, 120;
add.s64 %rd352, %rd351, %rd349;
mov.u64 %rd353, 0;
st.shared.u64 [%rd352], %rd353;
st.shared.u64 [%rd352+1024], %rd353;
st.shared.u64 [%rd352+2048], %rd353;
st.shared.u64 [%rd352+3072], %rd353;
st.shared.u64 [%rd352+4096], %rd353;
and.b16 %rs349, %rs334, 255;
cvt.u32.u16	%r245, %rs349;

	bfe.u32 %r244, %r245, %r121, %r122;

	bfe.u32 %r304, %r244, 2, 6;
and.b32 %r305, %r244, 3;
mul.wide.u32 %rd354, %r305, 1024;
add.s64 %rd355, %rd351, %rd354;
add.s64 %rd356, %rd355, %rd349;
mul.wide.u32 %rd357, %r304, 2;
add.s64 %rd41, %rd356, %rd357;
ld.shared.u16 %r30, [%rd41];
add.s32 %r306, %r30, 1;
st.shared.u16 [%rd41], %r306;
and.b16 %rs350, %rs335, 255;
cvt.u32.u16	%r249, %rs350;

	bfe.u32 %r248, %r249, %r121, %r122;

	bfe.u32 %r307, %r248, 2, 6;
and.b32 %r308, %r248, 3;
mul.wide.u32 %rd358, %r308, 1024;
add.s64 %rd359, %rd351, %rd358;
add.s64 %rd360, %rd359, %rd349;
mul.wide.u32 %rd361, %r307, 2;
add.s64 %rd42, %rd360, %rd361;
ld.shared.u16 %r31, [%rd42];
add.s32 %r309, %r31, 1;
st.shared.u16 [%rd42], %r309;
and.b16 %rs351, %rs336, 255;
cvt.u32.u16	%r253, %rs351;

	bfe.u32 %r252, %r253, %r121, %r122;

	bfe.u32 %r310, %r252, 2, 6;
and.b32 %r311, %r252, 3;
mul.wide.u32 %rd362, %r311, 1024;
add.s64 %rd363, %rd351, %rd362;
add.s64 %rd364, %rd363, %rd349;
mul.wide.u32 %rd365, %r310, 2;
add.s64 %rd43, %rd364, %rd365;
ld.shared.u16 %r32, [%rd43];
add.s32 %r312, %r32, 1;
st.shared.u16 [%rd43], %r312;
and.b16 %rs352, %rs337, 255;
cvt.u32.u16	%r257, %rs352;

	bfe.u32 %r256, %r257, %r121, %r122;

	bfe.u32 %r313, %r256, 2, 6;
and.b32 %r314, %r256, 3;
mul.wide.u32 %rd366, %r314, 1024;
add.s64 %rd367, %rd351, %rd366;
add.s64 %rd368, %rd367, %rd349;
mul.wide.u32 %rd369, %r313, 2;
add.s64 %rd44, %rd368, %rd369;
ld.shared.u16 %r33, [%rd44];
add.s32 %r315, %r33, 1;
st.shared.u16 [%rd44], %r315;
and.b16 %rs353, %rs338, 255;
cvt.u32.u16	%r261, %rs353;

	bfe.u32 %r260, %r261, %r121, %r122;

	bfe.u32 %r316, %r260, 2, 6;
and.b32 %r317, %r260, 3;
mul.wide.u32 %rd370, %r317, 1024;
add.s64 %rd371, %rd351, %rd370;
add.s64 %rd372, %rd371, %rd349;
mul.wide.u32 %rd373, %r316, 2;
add.s64 %rd45, %rd372, %rd373;
ld.shared.u16 %r34, [%rd45];
add.s32 %r318, %r34, 1;
st.shared.u16 [%rd45], %r318;
and.b16 %rs354, %rs339, 255;
cvt.u32.u16	%r265, %rs354;

	bfe.u32 %r264, %r265, %r121, %r122;

	bfe.u32 %r319, %r264, 2, 6;
and.b32 %r320, %r264, 3;
mul.wide.u32 %rd374, %r320, 1024;
add.s64 %rd375, %rd351, %rd374;
add.s64 %rd376, %rd375, %rd349;
mul.wide.u32 %rd377, %r319, 2;
add.s64 %rd46, %rd376, %rd377;
ld.shared.u16 %r35, [%rd46];
add.s32 %r321, %r35, 1;
st.shared.u16 [%rd46], %r321;
and.b16 %rs355, %rs340, 255;
cvt.u32.u16	%r269, %rs355;

	bfe.u32 %r268, %r269, %r121, %r122;

	bfe.u32 %r322, %r268, 2, 6;
and.b32 %r323, %r268, 3;
mul.wide.u32 %rd378, %r323, 1024;
add.s64 %rd379, %rd351, %rd378;
add.s64 %rd380, %rd379, %rd349;
mul.wide.u32 %rd381, %r322, 2;
add.s64 %rd47, %rd380, %rd381;
ld.shared.u16 %r36, [%rd47];
add.s32 %r324, %r36, 1;
st.shared.u16 [%rd47], %r324;
and.b16 %rs356, %rs341, 255;
cvt.u32.u16	%r273, %rs356;

	bfe.u32 %r272, %r273, %r121, %r122;

	bfe.u32 %r325, %r272, 2, 6;
and.b32 %r326, %r272, 3;
mul.wide.u32 %rd382, %r326, 1024;
add.s64 %rd383, %rd351, %rd382;
add.s64 %rd384, %rd383, %rd349;
mul.wide.u32 %rd385, %r325, 2;
add.s64 %rd48, %rd384, %rd385;
ld.shared.u16 %r37, [%rd48];
add.s32 %r327, %r37, 1;
st.shared.u16 [%rd48], %r327;
and.b16 %rs357, %rs342, 255;
cvt.u32.u16	%r277, %rs357;

	bfe.u32 %r276, %r277, %r121, %r122;

	bfe.u32 %r328, %r276, 2, 6;
and.b32 %r329, %r276, 3;
mul.wide.u32 %rd386, %r329, 1024;
add.s64 %rd387, %rd351, %rd386;
add.s64 %rd388, %rd387, %rd349;
mul.wide.u32 %rd389, %r328, 2;
add.s64 %rd49, %rd388, %rd389;
ld.shared.u16 %r38, [%rd49];
add.s32 %r330, %r38, 1;
st.shared.u16 [%rd49], %r330;
and.b16 %rs358, %rs343, 255;
cvt.u32.u16	%r281, %rs358;

	bfe.u32 %r280, %r281, %r121, %r122;

	bfe.u32 %r331, %r280, 2, 6;
and.b32 %r332, %r280, 3;
mul.wide.u32 %rd390, %r332, 1024;
add.s64 %rd391, %rd351, %rd390;
add.s64 %rd392, %rd391, %rd349;
mul.wide.u32 %rd393, %r331, 2;
add.s64 %rd50, %rd392, %rd393;
ld.shared.u16 %r39, [%rd50];
add.s32 %r333, %r39, 1;
st.shared.u16 [%rd50], %r333;
and.b16 %rs359, %rs344, 255;
cvt.u32.u16	%r285, %rs359;

	bfe.u32 %r284, %r285, %r121, %r122;

	bfe.u32 %r334, %r284, 2, 6;
and.b32 %r335, %r284, 3;
mul.wide.u32 %rd394, %r335, 1024;
add.s64 %rd395, %rd351, %rd394;
add.s64 %rd396, %rd395, %rd349;
mul.wide.u32 %rd397, %r334, 2;
add.s64 %rd51, %rd396, %rd397;
ld.shared.u16 %r40, [%rd51];
add.s32 %r336, %r40, 1;
st.shared.u16 [%rd51], %r336;
and.b16 %rs360, %rs345, 255;
cvt.u32.u16	%r289, %rs360;

	bfe.u32 %r288, %r289, %r121, %r122;

	bfe.u32 %r337, %r288, 2, 6;
and.b32 %r338, %r288, 3;
mul.wide.u32 %rd398, %r338, 1024;
add.s64 %rd399, %rd351, %rd398;
add.s64 %rd400, %rd399, %rd349;
mul.wide.u32 %rd401, %r337, 2;
add.s64 %rd52, %rd400, %rd401;
ld.shared.u16 %r41, [%rd52];
add.s32 %r339, %r41, 1;
st.shared.u16 [%rd52], %r339;
and.b16 %rs361, %rs346, 255;
cvt.u32.u16	%r293, %rs361;

	bfe.u32 %r292, %r293, %r121, %r122;

	bfe.u32 %r340, %r292, 2, 6;
and.b32 %r341, %r292, 3;
mul.wide.u32 %rd402, %r341, 1024;
add.s64 %rd403, %rd351, %rd402;
add.s64 %rd404, %rd403, %rd349;
mul.wide.u32 %rd405, %r340, 2;
add.s64 %rd53, %rd404, %rd405;
ld.shared.u16 %r42, [%rd53];
add.s32 %r342, %r42, 1;
st.shared.u16 [%rd53], %r342;
and.b16 %rs362, %rs347, 255;
cvt.u32.u16	%r297, %rs362;

	bfe.u32 %r296, %r297, %r121, %r122;

	bfe.u32 %r343, %r296, 2, 6;
and.b32 %r344, %r296, 3;
mul.wide.u32 %rd406, %r344, 1024;
add.s64 %rd407, %rd351, %rd406;
add.s64 %rd408, %rd407, %rd349;
mul.wide.u32 %rd409, %r343, 2;
add.s64 %rd54, %rd408, %rd409;
ld.shared.u16 %r43, [%rd54];
add.s32 %r345, %r43, 1;
st.shared.u16 [%rd54], %r345;
and.b16 %rs363, %rs348, 255;
cvt.u32.u16	%r301, %rs363;

	bfe.u32 %r300, %r301, %r121, %r122;

	bfe.u32 %r346, %r300, 2, 6;
and.b32 %r347, %r300, 3;
mul.wide.u32 %rd410, %r347, 1024;
add.s64 %rd411, %rd351, %rd410;
add.s64 %rd412, %rd411, %rd349;
mul.wide.u32 %rd413, %r346, 2;
add.s64 %rd55, %rd412, %rd413;
ld.shared.u16 %r44, [%rd55];
add.s32 %r348, %r44, 1;
st.shared.u16 [%rd55], %r348;
bar.sync 0;
mul.lo.s64 %rd424, %rd40, 40;
add.s64 %rd426, %rd301, %rd424;
ld.shared.u64 %rd56, [%rd426+128];
ld.shared.u64 %rd57, [%rd426+120];
add.s64 %rd427, %rd56, %rd57;
ld.shared.u64 %rd58, [%rd426+136];
add.s64 %rd428, %rd427, %rd58;
ld.shared.u64 %rd59, [%rd426+144];
add.s64 %rd429, %rd428, %rd59;
ld.shared.u64 %rd430, [%rd426+152];
add.s64 %rd415, %rd429, %rd430;
mov.u32 %r350, 1;
mov.u32 %r359, 0;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd415; shfl.up.b32 lo|p, lo, %r350, %r359; shfl.up.b32 hi|p, hi, %r350, %r359; mov.b64 %rd414, {lo, hi}; @p add.u64 %rd414, %rd414, %rd415;}

	mov.u32 %r352, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd414; shfl.up.b32 lo|p, lo, %r352, %r359; shfl.up.b32 hi|p, hi, %r352, %r359; mov.b64 %rd416, {lo, hi}; @p add.u64 %rd416, %rd416, %rd414;}

	mov.u32 %r354, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd416; shfl.up.b32 lo|p, lo, %r354, %r359; shfl.up.b32 hi|p, hi, %r354, %r359; mov.b64 %rd418, {lo, hi}; @p add.u64 %rd418, %rd418, %rd416;}

	mov.u32 %r356, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd418; shfl.up.b32 lo|p, lo, %r356, %r359; shfl.up.b32 hi|p, hi, %r356, %r359; mov.b64 %rd420, {lo, hi}; @p add.u64 %rd420, %rd420, %rd418;}

	mov.u32 %r358, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd420; shfl.up.b32 lo|p, lo, %r358, %r359; shfl.up.b32 hi|p, hi, %r358, %r359; mov.b64 %rd422, {lo, hi}; @p add.u64 %rd422, %rd422, %rd420;}

	setp.ne.s32	%p82, %r349, 31;
@%p82 bra BB75_139;

st.shared.u64 [%rd39], %rd422;

BB75_139:
sub.s64 %rd62, %rd422, %rd415;
setp.lt.s32	%p1, %r10, 16;
and.b32 %r360, %r10, -32;
setp.eq.s32	%p2, %r360, 96;
setp.eq.s32	%p3, %r360, 64;
setp.eq.s32	%p4, %r360, 32;
bar.sync 0;
ld.shared.u64 %rd432, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+80];
selp.b64	%rd433, %rd432, 0, %p4;
add.s64 %rd434, %rd62, %rd433;
ld.shared.u64 %rd435, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+88];
add.s64 %rd436, %rd435, %rd432;
selp.b64	%rd437, %rd436, 0, %p3;
add.s64 %rd438, %rd434, %rd437;
ld.shared.u64 %rd439, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+96];
add.s64 %rd440, %rd436, %rd439;
selp.b64	%rd441, %rd440, 0, %p2;
add.s64 %rd442, %rd438, %rd441;
ld.shared.u64 %rd443, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+104];
add.s64 %rd444, %rd440, %rd443;
shl.b64 %rd445, %rd444, 16;
add.s64 %rd446, %rd445, %rd442;
shl.b64 %rd447, %rd444, 32;
add.s64 %rd448, %rd447, %rd446;
shl.b64 %rd449, %rd444, 48;
add.s64 %rd450, %rd449, %rd448;
add.s64 %rd451, %rd57, %rd450;
add.s64 %rd452, %rd451, %rd56;
add.s64 %rd453, %rd452, %rd58;
add.s64 %rd454, %rd453, %rd59;
mul.wide.s32 %rd455, %r10, 40;
add.s64 %rd456, %rd301, %rd455;
st.shared.u64 [%rd456+120], %rd450;
st.shared.u64 [%rd456+128], %rd451;
st.shared.u64 [%rd456+136], %rd452;
st.shared.u64 [%rd456+144], %rd453;
st.shared.u64 [%rd456+152], %rd454;
bar.sync 0;
ld.shared.u16 %r361, [%rd41];
add.s32 %r45, %r361, %r30;
ld.shared.u16 %r362, [%rd42];
add.s32 %r46, %r362, %r31;
ld.shared.u16 %r363, [%rd43];
add.s32 %r47, %r363, %r32;
ld.shared.u16 %r364, [%rd44];
add.s32 %r48, %r364, %r33;
ld.shared.u16 %r365, [%rd45];
add.s32 %r49, %r365, %r34;
ld.shared.u16 %r366, [%rd46];
add.s32 %r50, %r366, %r35;
ld.shared.u16 %r367, [%rd47];
add.s32 %r51, %r367, %r36;
ld.shared.u16 %r368, [%rd48];
add.s32 %r52, %r368, %r37;
ld.shared.u16 %r369, [%rd49];
add.s32 %r53, %r369, %r38;
ld.shared.u16 %r370, [%rd50];
add.s32 %r54, %r370, %r39;
ld.shared.u16 %r371, [%rd51];
add.s32 %r55, %r371, %r40;
ld.shared.u16 %r372, [%rd52];
add.s32 %r56, %r372, %r41;
ld.shared.u16 %r373, [%rd53];
add.s32 %r57, %r373, %r42;
ld.shared.u16 %r374, [%rd54];
add.s32 %r58, %r374, %r43;
ld.shared.u16 %r375, [%rd55];
add.s32 %r59, %r375, %r44;
@!%p1 bra BB75_141;
bra.uni BB75_140;

BB75_140:
and.b32 %r376, %r10, 3;
add.s32 %r377, %r376, 1;
shr.s32 %r378, %r10, 2;
mul.wide.u32 %rd457, %r377, 1024;
add.s64 %rd459, %rd301, %rd457;
mul.wide.s32 %rd460, %r378, 2;
add.s64 %rd461, %rd459, %rd460;
ld.shared.u16 %r926, [%rd461+120];

BB75_141:
@%p9 bra BB75_143;

mov.u32 %r919, 0;
mov.u32 %r918, 1;
setp.eq.s32	%p84, %r10, 0;

	shfl.up.b32 %r379, %r926, %r918, %r919;

	selp.b32	%r383, 0, %r379, %p84;
sub.s32 %r384, %r951, %r383;
mul.wide.u32 %rd462, %r10, 4;
add.s64 %rd464, %rd301, %rd462;
st.shared.u32 [%rd464], %r384;
add.s32 %r951, %r384, %r926;

BB75_143:
bar.sync 0;
cvt.u64.u32	%rd465, %r45;
add.s64 %rd467, %rd301, 72;
add.s64 %rd64, %rd467, %rd465;
st.shared.u8 [%rd64], %rs334;
cvt.u64.u32	%rd468, %r46;
add.s64 %rd65, %rd467, %rd468;
st.shared.u8 [%rd65], %rs335;
cvt.u64.u32	%rd469, %r47;
add.s64 %rd66, %rd467, %rd469;
st.shared.u8 [%rd66], %rs336;
cvt.u64.u32	%rd470, %r48;
add.s64 %rd67, %rd467, %rd470;
st.shared.u8 [%rd67], %rs337;
cvt.u64.u32	%rd471, %r49;
add.s64 %rd68, %rd467, %rd471;
st.shared.u8 [%rd68], %rs338;
cvt.u64.u32	%rd472, %r50;
add.s64 %rd69, %rd467, %rd472;
st.shared.u8 [%rd69], %rs339;
cvt.u64.u32	%rd473, %r51;
add.s64 %rd70, %rd467, %rd473;
st.shared.u8 [%rd70], %rs340;
cvt.u64.u32	%rd474, %r52;
add.s64 %rd71, %rd467, %rd474;
st.shared.u8 [%rd71], %rs341;
cvt.u64.u32	%rd475, %r53;
add.s64 %rd72, %rd467, %rd475;
st.shared.u8 [%rd72], %rs342;
cvt.u64.u32	%rd476, %r54;
add.s64 %rd73, %rd467, %rd476;
st.shared.u8 [%rd73], %rs343;
cvt.u64.u32	%rd477, %r55;
add.s64 %rd74, %rd467, %rd477;
st.shared.u8 [%rd74], %rs344;
cvt.u64.u32	%rd478, %r56;
add.s64 %rd75, %rd467, %rd478;
st.shared.u8 [%rd75], %rs345;
cvt.u64.u32	%rd479, %r57;
add.s64 %rd76, %rd467, %rd479;
st.shared.u8 [%rd76], %rs346;
cvt.u64.u32	%rd480, %r58;
add.s64 %rd77, %rd467, %rd480;
st.shared.u8 [%rd77], %rs347;
cvt.u64.u32	%rd481, %r59;
add.s64 %rd78, %rd467, %rd481;
st.shared.u8 [%rd78], %rs348;
bar.sync 0;
add.s64 %rd79, %rd301, %rd40;
ld.shared.u8 %rs364, [%rd79+200];
ld.shared.u8 %rs365, [%rd79+328];
ld.shared.u8 %rs366, [%rd79+456];
ld.shared.u8 %rs367, [%rd79+584];
ld.shared.u8 %rs368, [%rd79+712];
ld.shared.u8 %rs369, [%rd79+840];
ld.shared.u8 %rs370, [%rd79+968];
ld.shared.u8 %rs371, [%rd79+1096];
ld.shared.u8 %rs372, [%rd79+1224];
ld.shared.u8 %rs373, [%rd79+1352];
ld.shared.u8 %rs374, [%rd79+1480];
ld.shared.u8 %rs375, [%rd79+1608];
ld.shared.u8 %rs376, [%rd79+1736];
ld.shared.u8 %rs377, [%rd79+1864];
ld.shared.u8 %rs378, [%rd79+72];
cvt.u32.u16	%r445, %rs378;
and.b32 %r386, %r445, 255;

	bfe.u32 %r385, %r386, %r121, %r122;

	shl.b32 %r446, %r385, 2;
cvt.u64.u32	%rd483, %r446;
and.b64 %rd484, %rd483, 1020;
add.s64 %rd485, %rd301, %rd484;
ld.shared.u32 %r447, [%rd485];
cvt.u32.u16	%r448, %rs364;
and.b32 %r390, %r448, 255;

	bfe.u32 %r389, %r390, %r121, %r122;

	shl.b32 %r449, %r389, 2;
cvt.u64.u32	%rd486, %r449;
and.b64 %rd487, %rd486, 1020;
add.s64 %rd488, %rd301, %rd487;
ld.shared.u32 %r450, [%rd488];
cvt.u32.u16	%r451, %rs365;
and.b32 %r394, %r451, 255;

	bfe.u32 %r393, %r394, %r121, %r122;

	shl.b32 %r452, %r393, 2;
cvt.u64.u32	%rd489, %r452;
and.b64 %rd490, %rd489, 1020;
add.s64 %rd491, %rd301, %rd490;
ld.shared.u32 %r453, [%rd491];
cvt.u32.u16	%r454, %rs366;
and.b32 %r398, %r454, 255;

	bfe.u32 %r397, %r398, %r121, %r122;

	shl.b32 %r455, %r397, 2;
cvt.u64.u32	%rd492, %r455;
and.b64 %rd493, %rd492, 1020;
add.s64 %rd494, %rd301, %rd493;
ld.shared.u32 %r456, [%rd494];
cvt.u32.u16	%r457, %rs367;
and.b32 %r402, %r457, 255;

	bfe.u32 %r401, %r402, %r121, %r122;

	shl.b32 %r458, %r401, 2;
cvt.u64.u32	%rd495, %r458;
and.b64 %rd496, %rd495, 1020;
add.s64 %rd497, %rd301, %rd496;
ld.shared.u32 %r459, [%rd497];
cvt.u32.u16	%r460, %rs368;
and.b32 %r406, %r460, 255;

	bfe.u32 %r405, %r406, %r121, %r122;

	shl.b32 %r461, %r405, 2;
cvt.u64.u32	%rd498, %r461;
and.b64 %rd499, %rd498, 1020;
add.s64 %rd500, %rd301, %rd499;
ld.shared.u32 %r462, [%rd500];
cvt.u32.u16	%r463, %rs369;
and.b32 %r410, %r463, 255;

	bfe.u32 %r409, %r410, %r121, %r122;

	shl.b32 %r464, %r409, 2;
cvt.u64.u32	%rd501, %r464;
and.b64 %rd502, %rd501, 1020;
add.s64 %rd503, %rd301, %rd502;
ld.shared.u32 %r465, [%rd503];
cvt.u32.u16	%r466, %rs370;
and.b32 %r414, %r466, 255;

	bfe.u32 %r413, %r414, %r121, %r122;

	shl.b32 %r467, %r413, 2;
cvt.u64.u32	%rd504, %r467;
and.b64 %rd505, %rd504, 1020;
add.s64 %rd506, %rd301, %rd505;
ld.shared.u32 %r468, [%rd506];
cvt.u32.u16	%r469, %rs371;
and.b32 %r418, %r469, 255;

	bfe.u32 %r417, %r418, %r121, %r122;

	shl.b32 %r470, %r417, 2;
cvt.u64.u32	%rd507, %r470;
and.b64 %rd508, %rd507, 1020;
add.s64 %rd509, %rd301, %rd508;
ld.shared.u32 %r471, [%rd509];
cvt.u32.u16	%r472, %rs372;
and.b32 %r422, %r472, 255;

	bfe.u32 %r421, %r422, %r121, %r122;

	shl.b32 %r473, %r421, 2;
cvt.u64.u32	%rd510, %r473;
and.b64 %rd511, %rd510, 1020;
add.s64 %rd512, %rd301, %rd511;
ld.shared.u32 %r474, [%rd512];
cvt.u32.u16	%r475, %rs373;
and.b32 %r426, %r475, 255;

	bfe.u32 %r425, %r426, %r121, %r122;

	shl.b32 %r476, %r425, 2;
cvt.u64.u32	%rd513, %r476;
and.b64 %rd514, %rd513, 1020;
add.s64 %rd515, %rd301, %rd514;
ld.shared.u32 %r477, [%rd515];
cvt.u32.u16	%r478, %rs374;
and.b32 %r430, %r478, 255;

	bfe.u32 %r429, %r430, %r121, %r122;

	shl.b32 %r479, %r429, 2;
cvt.u64.u32	%rd516, %r479;
and.b64 %rd517, %rd516, 1020;
add.s64 %rd518, %rd301, %rd517;
ld.shared.u32 %r480, [%rd518];
cvt.u32.u16	%r481, %rs375;
and.b32 %r434, %r481, 255;

	bfe.u32 %r433, %r434, %r121, %r122;

	shl.b32 %r482, %r433, 2;
cvt.u64.u32	%rd519, %r482;
and.b64 %rd520, %rd519, 1020;
add.s64 %rd521, %rd301, %rd520;
ld.shared.u32 %r483, [%rd521];
cvt.u32.u16	%r484, %rs376;
and.b32 %r438, %r484, 255;

	bfe.u32 %r437, %r438, %r121, %r122;

	shl.b32 %r485, %r437, 2;
cvt.u64.u32	%rd522, %r485;
and.b64 %rd523, %rd522, 1020;
add.s64 %rd524, %rd301, %rd523;
ld.shared.u32 %r486, [%rd524];
cvt.u32.u16	%r487, %rs377;
and.b32 %r442, %r487, 255;

	bfe.u32 %r441, %r442, %r121, %r122;

	shl.b32 %r488, %r441, 2;
cvt.u64.u32	%rd525, %r488;
and.b64 %rd526, %rd525, 1020;
add.s64 %rd527, %rd301, %rd526;
ld.shared.u32 %r489, [%rd527];
add.s32 %r490, %r10, %r447;
cvt.s64.s32	%rd80, %r490;
add.s64 %rd529, %rd2, %rd80;
st.global.u8 [%rd529], %rs378;
add.s32 %r491, %r10, 128;
add.s32 %r492, %r491, %r450;
cvt.s64.s32	%rd81, %r492;
add.s64 %rd530, %rd2, %rd81;
st.global.u8 [%rd530], %rs364;
add.s32 %r493, %r491, %r453;
add.s32 %r494, %r493, 128;
cvt.s64.s32	%rd82, %r494;
add.s64 %rd531, %rd2, %rd82;
st.global.u8 [%rd531], %rs365;
add.s32 %r495, %r491, %r456;
add.s32 %r496, %r495, 256;
cvt.s64.s32	%rd83, %r496;
add.s64 %rd532, %rd2, %rd83;
st.global.u8 [%rd532], %rs366;
add.s32 %r497, %r491, %r459;
add.s32 %r498, %r497, 384;
cvt.s64.s32	%rd84, %r498;
add.s64 %rd533, %rd2, %rd84;
st.global.u8 [%rd533], %rs367;
add.s32 %r499, %r491, %r462;
add.s32 %r500, %r499, 512;
cvt.s64.s32	%rd85, %r500;
add.s64 %rd534, %rd2, %rd85;
st.global.u8 [%rd534], %rs368;
add.s32 %r501, %r491, %r465;
add.s32 %r502, %r501, 640;
cvt.s64.s32	%rd86, %r502;
add.s64 %rd535, %rd2, %rd86;
st.global.u8 [%rd535], %rs369;
add.s32 %r503, %r491, %r468;
add.s32 %r504, %r503, 768;
cvt.s64.s32	%rd87, %r504;
add.s64 %rd536, %rd2, %rd87;
st.global.u8 [%rd536], %rs370;
add.s32 %r505, %r491, %r471;
add.s32 %r506, %r505, 896;
cvt.s64.s32	%rd88, %r506;
add.s64 %rd537, %rd2, %rd88;
st.global.u8 [%rd537], %rs371;
add.s32 %r507, %r491, %r474;
add.s32 %r508, %r507, 1024;
cvt.s64.s32	%rd89, %r508;
add.s64 %rd538, %rd2, %rd89;
st.global.u8 [%rd538], %rs372;
add.s32 %r509, %r491, %r477;
add.s32 %r510, %r509, 1152;
cvt.s64.s32	%rd90, %r510;
add.s64 %rd539, %rd2, %rd90;
st.global.u8 [%rd539], %rs373;
add.s32 %r511, %r491, %r480;
add.s32 %r512, %r511, 1280;
cvt.s64.s32	%rd91, %r512;
add.s64 %rd540, %rd2, %rd91;
st.global.u8 [%rd540], %rs374;
add.s32 %r513, %r491, %r483;
add.s32 %r514, %r513, 1408;
cvt.s64.s32	%rd92, %r514;
add.s64 %rd541, %rd2, %rd92;
st.global.u8 [%rd541], %rs375;
add.s32 %r515, %r491, %r486;
add.s32 %r516, %r515, 1536;
cvt.s64.s32	%rd93, %r516;
add.s64 %rd542, %rd2, %rd93;
st.global.u8 [%rd542], %rs376;
add.s32 %r517, %r491, %r489;
add.s32 %r518, %r517, 1664;
cvt.s64.s32	%rd94, %r518;
add.s64 %rd543, %rd2, %rd94;
st.global.u8 [%rd543], %rs377;
bar.sync 0;
add.s64 %rd544, %rd136, %rd320;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd544]; cvt.u16.u8 %rs379, datum;}

	add.s64 %rd545, %rd136, %rd322;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd545]; cvt.u16.u8 %rs380, datum;}

	add.s64 %rd546, %rd136, %rd324;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd546]; cvt.u16.u8 %rs381, datum;}

	add.s64 %rd547, %rd136, %rd326;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd547]; cvt.u16.u8 %rs382, datum;}

	add.s64 %rd548, %rd136, %rd328;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd548]; cvt.u16.u8 %rs383, datum;}

	add.s64 %rd549, %rd136, %rd330;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd549]; cvt.u16.u8 %rs384, datum;}

	add.s64 %rd550, %rd136, %rd332;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd550]; cvt.u16.u8 %rs385, datum;}

	add.s64 %rd551, %rd136, %rd334;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd551]; cvt.u16.u8 %rs386, datum;}

	add.s64 %rd552, %rd136, %rd336;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd552]; cvt.u16.u8 %rs387, datum;}

	add.s64 %rd553, %rd136, %rd338;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd553]; cvt.u16.u8 %rs388, datum;}

	add.s64 %rd554, %rd136, %rd340;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd554]; cvt.u16.u8 %rs389, datum;}

	add.s64 %rd555, %rd136, %rd342;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd555]; cvt.u16.u8 %rs390, datum;}

	add.s64 %rd556, %rd136, %rd344;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd556]; cvt.u16.u8 %rs391, datum;}

	add.s64 %rd557, %rd136, %rd346;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd557]; cvt.u16.u8 %rs392, datum;}

	add.s64 %rd558, %rd136, %rd348;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd558]; cvt.u16.u8 %rs393, datum;}

	bar.sync 0;
st.shared.u8 [%rd64], %rs379;
st.shared.u8 [%rd65], %rs380;
st.shared.u8 [%rd66], %rs381;
st.shared.u8 [%rd67], %rs382;
st.shared.u8 [%rd68], %rs383;
st.shared.u8 [%rd69], %rs384;
st.shared.u8 [%rd70], %rs385;
st.shared.u8 [%rd71], %rs386;
st.shared.u8 [%rd72], %rs387;
st.shared.u8 [%rd73], %rs388;
st.shared.u8 [%rd74], %rs389;
st.shared.u8 [%rd75], %rs390;
st.shared.u8 [%rd76], %rs391;
st.shared.u8 [%rd77], %rs392;
st.shared.u8 [%rd78], %rs393;
bar.sync 0;
ld.shared.u8 %rs484, [%rd79+72];
ld.shared.u8 %rs485, [%rd79+200];
ld.shared.u8 %rs486, [%rd79+328];
ld.shared.u8 %rs487, [%rd79+456];
ld.shared.u8 %rs488, [%rd79+584];
ld.shared.u8 %rs489, [%rd79+712];
ld.shared.u8 %rs490, [%rd79+840];
ld.shared.u8 %rs491, [%rd79+968];
ld.shared.u8 %rs492, [%rd79+1096];
ld.shared.u8 %rs493, [%rd79+1224];
ld.shared.u8 %rs494, [%rd79+1352];
ld.shared.u8 %rs495, [%rd79+1480];
ld.shared.u8 %rs496, [%rd79+1608];
ld.shared.u8 %rs497, [%rd79+1736];
ld.shared.u8 %rs498, [%rd79+1864];
add.s64 %rd591, %rd1, %rd80;
st.global.u8 [%rd591], %rs484;
add.s64 %rd592, %rd1, %rd81;
st.global.u8 [%rd592], %rs485;
add.s64 %rd593, %rd1, %rd82;
st.global.u8 [%rd593], %rs486;
add.s64 %rd594, %rd1, %rd83;
st.global.u8 [%rd594], %rs487;
add.s64 %rd595, %rd1, %rd84;
st.global.u8 [%rd595], %rs488;
add.s64 %rd596, %rd1, %rd85;
st.global.u8 [%rd596], %rs489;
add.s64 %rd597, %rd1, %rd86;
st.global.u8 [%rd597], %rs490;
add.s64 %rd598, %rd1, %rd87;
st.global.u8 [%rd598], %rs491;
add.s64 %rd599, %rd1, %rd88;
st.global.u8 [%rd599], %rs492;
add.s64 %rd600, %rd1, %rd89;
st.global.u8 [%rd600], %rs493;
add.s64 %rd601, %rd1, %rd90;
st.global.u8 [%rd601], %rs494;
add.s64 %rd602, %rd1, %rd91;
st.global.u8 [%rd602], %rs495;
add.s64 %rd603, %rd1, %rd92;
st.global.u8 [%rd603], %rs496;
add.s64 %rd604, %rd1, %rd93;
st.global.u8 [%rd604], %rs497;
add.s64 %rd605, %rd1, %rd94;
st.global.u8 [%rd605], %rs498;
bar.sync 0;
add.s32 %r943, %r942, 1920;
setp.le.s32	%p85, %r943, %r925;
mov.u32 %r941, %r942;
@%p85 bra BB75_137;

BB75_144:
setp.le.s32	%p86, %r925, %r941;
@%p86 bra BB75_271;

sub.s32 %r67, %r925, %r941;
cvt.s64.s32	%rd95, %r941;
mad.lo.s32 %r68, %r10, -15, %r67;
mul.lo.s32 %r69, %r10, 15;
mov.u16 %rs394, 255;
setp.lt.s32	%p87, %r68, 1;
mov.u16 %rs483, %rs394;
@%p87 bra BB75_147;

cvt.s64.s32	%rd607, %r69;
add.s64 %rd608, %rd607, %rd95;
add.s64 %rd606, %rd134, %rd608;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd606]; cvt.u16.u8 %rs395, datum;}

	mov.u16 %rs483, %rs395;

BB75_147:
mov.u16 %rs167, %rs483;
setp.lt.s32	%p88, %r68, 2;
mov.u16 %rs482, %rs394;
@%p88 bra BB75_149;

add.s32 %r534, %r69, 1;
cvt.s64.s32	%rd610, %r534;
add.s64 %rd611, %rd610, %rd95;
add.s64 %rd609, %rd134, %rd611;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd609]; cvt.u16.u8 %rs482, datum;}


BB75_149:
setp.lt.s32	%p89, %r68, 3;
mov.u16 %rs481, %rs394;
@%p89 bra BB75_151;

add.s32 %r535, %r69, 2;
cvt.s64.s32	%rd613, %r535;
add.s64 %rd614, %rd613, %rd95;
add.s64 %rd612, %rd134, %rd614;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd612]; cvt.u16.u8 %rs481, datum;}


BB75_151:
setp.lt.s32	%p90, %r68, 4;
mov.u16 %rs480, %rs394;
@%p90 bra BB75_153;

add.s32 %r536, %r69, 3;
cvt.s64.s32	%rd616, %r536;
add.s64 %rd617, %rd616, %rd95;
add.s64 %rd615, %rd134, %rd617;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd615]; cvt.u16.u8 %rs480, datum;}


BB75_153:
setp.lt.s32	%p91, %r68, 5;
mov.u16 %rs479, %rs394;
@%p91 bra BB75_155;

add.s32 %r537, %r69, 4;
cvt.s64.s32	%rd619, %r537;
add.s64 %rd620, %rd619, %rd95;
add.s64 %rd618, %rd134, %rd620;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd618]; cvt.u16.u8 %rs479, datum;}


BB75_155:
setp.lt.s32	%p92, %r68, 6;
mov.u16 %rs478, %rs394;
@%p92 bra BB75_157;

add.s32 %r538, %r69, 5;
cvt.s64.s32	%rd622, %r538;
add.s64 %rd623, %rd622, %rd95;
add.s64 %rd621, %rd134, %rd623;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd621]; cvt.u16.u8 %rs478, datum;}


BB75_157:
setp.lt.s32	%p93, %r68, 7;
mov.u16 %rs477, %rs394;
@%p93 bra BB75_159;

add.s32 %r539, %r69, 6;
cvt.s64.s32	%rd625, %r539;
add.s64 %rd626, %rd625, %rd95;
add.s64 %rd624, %rd134, %rd626;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd624]; cvt.u16.u8 %rs477, datum;}


BB75_159:
setp.lt.s32	%p94, %r68, 8;
mov.u16 %rs476, %rs394;
@%p94 bra BB75_161;

add.s32 %r540, %r69, 7;
cvt.s64.s32	%rd628, %r540;
add.s64 %rd629, %rd628, %rd95;
add.s64 %rd627, %rd134, %rd629;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd627]; cvt.u16.u8 %rs476, datum;}


BB75_161:
setp.lt.s32	%p95, %r68, 9;
mov.u16 %rs475, %rs394;
@%p95 bra BB75_163;

add.s32 %r541, %r69, 8;
cvt.s64.s32	%rd631, %r541;
add.s64 %rd632, %rd631, %rd95;
add.s64 %rd630, %rd134, %rd632;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd630]; cvt.u16.u8 %rs475, datum;}


BB75_163:
setp.lt.s32	%p96, %r68, 10;
mov.u16 %rs474, %rs394;
@%p96 bra BB75_165;

add.s32 %r542, %r69, 9;
cvt.s64.s32	%rd634, %r542;
add.s64 %rd635, %rd634, %rd95;
add.s64 %rd633, %rd134, %rd635;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd633]; cvt.u16.u8 %rs474, datum;}


BB75_165:
setp.lt.s32	%p97, %r68, 11;
mov.u16 %rs473, %rs394;
@%p97 bra BB75_167;

add.s32 %r543, %r69, 10;
cvt.s64.s32	%rd637, %r543;
add.s64 %rd638, %rd637, %rd95;
add.s64 %rd636, %rd134, %rd638;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd636]; cvt.u16.u8 %rs473, datum;}


BB75_167:
setp.lt.s32	%p98, %r68, 12;
mov.u16 %rs472, %rs394;
@%p98 bra BB75_169;

add.s32 %r544, %r69, 11;
cvt.s64.s32	%rd640, %r544;
add.s64 %rd641, %rd640, %rd95;
add.s64 %rd639, %rd134, %rd641;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd639]; cvt.u16.u8 %rs472, datum;}


BB75_169:
setp.lt.s32	%p99, %r68, 13;
mov.u16 %rs471, %rs394;
@%p99 bra BB75_171;

add.s32 %r545, %r69, 12;
cvt.s64.s32	%rd643, %r545;
add.s64 %rd644, %rd643, %rd95;
add.s64 %rd642, %rd134, %rd644;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd642]; cvt.u16.u8 %rs471, datum;}


BB75_171:
setp.lt.s32	%p100, %r68, 14;
mov.u16 %rs470, %rs394;
@%p100 bra BB75_173;

add.s32 %r546, %r69, 13;
cvt.s64.s32	%rd646, %r546;
add.s64 %rd647, %rd646, %rd95;
add.s64 %rd645, %rd134, %rd647;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd645]; cvt.u16.u8 %rs470, datum;}


BB75_173:
setp.lt.s32	%p101, %r68, 15;
mov.u16 %rs469, %rs394;
@%p101 bra BB75_175;

add.s32 %r547, %r69, 14;
cvt.s64.s32	%rd649, %r547;
add.s64 %rd650, %rd649, %rd95;
add.s64 %rd648, %rd134, %rd650;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd648]; cvt.u16.u8 %rs469, datum;}


BB75_175:
bar.sync 0;
cvt.s64.s32	%rd96, %r10;
mul.wide.s32 %rd651, %r10, 8;
mov.u64 %rd652, _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage;
add.s64 %rd653, %rd652, 120;
add.s64 %rd654, %rd653, %rd651;
mov.u64 %rd655, 0;
st.shared.u64 [%rd654], %rd655;
st.shared.u64 [%rd654+1024], %rd655;
st.shared.u64 [%rd654+2048], %rd655;
st.shared.u64 [%rd654+3072], %rd655;
st.shared.u64 [%rd654+4096], %rd655;
cvt.u32.u16	%r608, %rs167;
and.b32 %r549, %r608, 255;

	bfe.u32 %r548, %r549, %r121, %r122;

	bfe.u32 %r609, %r548, 2, 6;
and.b32 %r610, %r548, 3;
mul.wide.u32 %rd656, %r610, 1024;
add.s64 %rd657, %rd653, %rd656;
add.s64 %rd658, %rd657, %rd651;
mul.wide.u32 %rd659, %r609, 2;
add.s64 %rd97, %rd658, %rd659;
ld.shared.u16 %r70, [%rd97];
add.s32 %r611, %r70, 1;
st.shared.u16 [%rd97], %r611;
cvt.u32.u16	%r612, %rs482;
and.b32 %r553, %r612, 255;

	bfe.u32 %r552, %r553, %r121, %r122;

	bfe.u32 %r613, %r552, 2, 6;
and.b32 %r614, %r552, 3;
mul.wide.u32 %rd660, %r614, 1024;
add.s64 %rd661, %rd653, %rd660;
add.s64 %rd662, %rd661, %rd651;
mul.wide.u32 %rd663, %r613, 2;
add.s64 %rd98, %rd662, %rd663;
ld.shared.u16 %r71, [%rd98];
add.s32 %r615, %r71, 1;
st.shared.u16 [%rd98], %r615;
cvt.u32.u16	%r616, %rs481;
and.b32 %r557, %r616, 255;

	bfe.u32 %r556, %r557, %r121, %r122;

	bfe.u32 %r617, %r556, 2, 6;
and.b32 %r618, %r556, 3;
mul.wide.u32 %rd664, %r618, 1024;
add.s64 %rd665, %rd653, %rd664;
add.s64 %rd666, %rd665, %rd651;
mul.wide.u32 %rd667, %r617, 2;
add.s64 %rd99, %rd666, %rd667;
ld.shared.u16 %r72, [%rd99];
add.s32 %r619, %r72, 1;
st.shared.u16 [%rd99], %r619;
cvt.u32.u16	%r620, %rs480;
and.b32 %r561, %r620, 255;

	bfe.u32 %r560, %r561, %r121, %r122;

	bfe.u32 %r621, %r560, 2, 6;
and.b32 %r622, %r560, 3;
mul.wide.u32 %rd668, %r622, 1024;
add.s64 %rd669, %rd653, %rd668;
add.s64 %rd670, %rd669, %rd651;
mul.wide.u32 %rd671, %r621, 2;
add.s64 %rd100, %rd670, %rd671;
ld.shared.u16 %r73, [%rd100];
add.s32 %r623, %r73, 1;
st.shared.u16 [%rd100], %r623;
cvt.u32.u16	%r624, %rs479;
and.b32 %r565, %r624, 255;

	bfe.u32 %r564, %r565, %r121, %r122;

	bfe.u32 %r625, %r564, 2, 6;
and.b32 %r626, %r564, 3;
mul.wide.u32 %rd672, %r626, 1024;
add.s64 %rd673, %rd653, %rd672;
add.s64 %rd674, %rd673, %rd651;
mul.wide.u32 %rd675, %r625, 2;
add.s64 %rd101, %rd674, %rd675;
ld.shared.u16 %r74, [%rd101];
add.s32 %r627, %r74, 1;
st.shared.u16 [%rd101], %r627;
cvt.u32.u16	%r628, %rs478;
and.b32 %r569, %r628, 255;

	bfe.u32 %r568, %r569, %r121, %r122;

	bfe.u32 %r629, %r568, 2, 6;
and.b32 %r630, %r568, 3;
mul.wide.u32 %rd676, %r630, 1024;
add.s64 %rd677, %rd653, %rd676;
add.s64 %rd678, %rd677, %rd651;
mul.wide.u32 %rd679, %r629, 2;
add.s64 %rd102, %rd678, %rd679;
ld.shared.u16 %r75, [%rd102];
add.s32 %r631, %r75, 1;
st.shared.u16 [%rd102], %r631;
cvt.u32.u16	%r632, %rs477;
and.b32 %r573, %r632, 255;

	bfe.u32 %r572, %r573, %r121, %r122;

	bfe.u32 %r633, %r572, 2, 6;
and.b32 %r634, %r572, 3;
mul.wide.u32 %rd680, %r634, 1024;
add.s64 %rd681, %rd653, %rd680;
add.s64 %rd682, %rd681, %rd651;
mul.wide.u32 %rd683, %r633, 2;
add.s64 %rd103, %rd682, %rd683;
ld.shared.u16 %r76, [%rd103];
add.s32 %r635, %r76, 1;
st.shared.u16 [%rd103], %r635;
cvt.u32.u16	%r636, %rs476;
and.b32 %r577, %r636, 255;

	bfe.u32 %r576, %r577, %r121, %r122;

	bfe.u32 %r637, %r576, 2, 6;
and.b32 %r638, %r576, 3;
mul.wide.u32 %rd684, %r638, 1024;
add.s64 %rd685, %rd653, %rd684;
add.s64 %rd686, %rd685, %rd651;
mul.wide.u32 %rd687, %r637, 2;
add.s64 %rd104, %rd686, %rd687;
ld.shared.u16 %r77, [%rd104];
add.s32 %r639, %r77, 1;
st.shared.u16 [%rd104], %r639;
cvt.u32.u16	%r640, %rs475;
and.b32 %r581, %r640, 255;

	bfe.u32 %r580, %r581, %r121, %r122;

	bfe.u32 %r641, %r580, 2, 6;
and.b32 %r642, %r580, 3;
mul.wide.u32 %rd688, %r642, 1024;
add.s64 %rd689, %rd653, %rd688;
add.s64 %rd690, %rd689, %rd651;
mul.wide.u32 %rd691, %r641, 2;
add.s64 %rd105, %rd690, %rd691;
ld.shared.u16 %r78, [%rd105];
add.s32 %r643, %r78, 1;
st.shared.u16 [%rd105], %r643;
cvt.u32.u16	%r644, %rs474;
and.b32 %r585, %r644, 255;

	bfe.u32 %r584, %r585, %r121, %r122;

	bfe.u32 %r645, %r584, 2, 6;
and.b32 %r646, %r584, 3;
mul.wide.u32 %rd692, %r646, 1024;
add.s64 %rd693, %rd653, %rd692;
add.s64 %rd694, %rd693, %rd651;
mul.wide.u32 %rd695, %r645, 2;
add.s64 %rd106, %rd694, %rd695;
ld.shared.u16 %r79, [%rd106];
add.s32 %r647, %r79, 1;
st.shared.u16 [%rd106], %r647;
cvt.u32.u16	%r648, %rs473;
and.b32 %r589, %r648, 255;

	bfe.u32 %r588, %r589, %r121, %r122;

	bfe.u32 %r649, %r588, 2, 6;
and.b32 %r650, %r588, 3;
mul.wide.u32 %rd696, %r650, 1024;
add.s64 %rd697, %rd653, %rd696;
add.s64 %rd698, %rd697, %rd651;
mul.wide.u32 %rd699, %r649, 2;
add.s64 %rd107, %rd698, %rd699;
ld.shared.u16 %r80, [%rd107];
add.s32 %r651, %r80, 1;
st.shared.u16 [%rd107], %r651;
cvt.u32.u16	%r652, %rs472;
and.b32 %r593, %r652, 255;

	bfe.u32 %r592, %r593, %r121, %r122;

	bfe.u32 %r653, %r592, 2, 6;
and.b32 %r654, %r592, 3;
mul.wide.u32 %rd700, %r654, 1024;
add.s64 %rd701, %rd653, %rd700;
add.s64 %rd702, %rd701, %rd651;
mul.wide.u32 %rd703, %r653, 2;
add.s64 %rd108, %rd702, %rd703;
ld.shared.u16 %r81, [%rd108];
add.s32 %r655, %r81, 1;
st.shared.u16 [%rd108], %r655;
cvt.u32.u16	%r656, %rs471;
and.b32 %r597, %r656, 255;

	bfe.u32 %r596, %r597, %r121, %r122;

	bfe.u32 %r657, %r596, 2, 6;
and.b32 %r658, %r596, 3;
mul.wide.u32 %rd704, %r658, 1024;
add.s64 %rd705, %rd653, %rd704;
add.s64 %rd706, %rd705, %rd651;
mul.wide.u32 %rd707, %r657, 2;
add.s64 %rd109, %rd706, %rd707;
ld.shared.u16 %r82, [%rd109];
add.s32 %r659, %r82, 1;
st.shared.u16 [%rd109], %r659;
cvt.u32.u16	%r660, %rs470;
and.b32 %r601, %r660, 255;

	bfe.u32 %r600, %r601, %r121, %r122;

	bfe.u32 %r661, %r600, 2, 6;
and.b32 %r662, %r600, 3;
mul.wide.u32 %rd708, %r662, 1024;
add.s64 %rd709, %rd653, %rd708;
add.s64 %rd710, %rd709, %rd651;
mul.wide.u32 %rd711, %r661, 2;
add.s64 %rd110, %rd710, %rd711;
ld.shared.u16 %r83, [%rd110];
add.s32 %r663, %r83, 1;
st.shared.u16 [%rd110], %r663;
cvt.u32.u16	%r664, %rs469;
and.b32 %r605, %r664, 255;

	bfe.u32 %r604, %r605, %r121, %r122;

	bfe.u32 %r665, %r604, 2, 6;
and.b32 %r666, %r604, 3;
mul.wide.u32 %rd712, %r666, 1024;
add.s64 %rd713, %rd653, %rd712;
add.s64 %rd714, %rd713, %rd651;
mul.wide.u32 %rd715, %r665, 2;
add.s64 %rd111, %rd714, %rd715;
ld.shared.u16 %r84, [%rd111];
add.s32 %r667, %r84, 1;
st.shared.u16 [%rd111], %r667;
bar.sync 0;
mul.lo.s64 %rd726, %rd96, 40;
add.s64 %rd728, %rd652, %rd726;
ld.shared.u64 %rd112, [%rd728+128];
ld.shared.u64 %rd113, [%rd728+120];
add.s64 %rd729, %rd112, %rd113;
ld.shared.u64 %rd114, [%rd728+136];
add.s64 %rd730, %rd729, %rd114;
ld.shared.u64 %rd115, [%rd728+144];
add.s64 %rd731, %rd730, %rd115;
ld.shared.u64 %rd732, [%rd728+152];
add.s64 %rd717, %rd731, %rd732;

	mov.u32 %r668, %laneid;

	mov.u32 %r669, 1;
mov.u32 %r678, 0;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd717; shfl.up.b32 lo|p, lo, %r669, %r678; shfl.up.b32 hi|p, hi, %r669, %r678; mov.b64 %rd716, {lo, hi}; @p add.u64 %rd716, %rd716, %rd717;}

	mov.u32 %r671, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd716; shfl.up.b32 lo|p, lo, %r671, %r678; shfl.up.b32 hi|p, hi, %r671, %r678; mov.b64 %rd718, {lo, hi}; @p add.u64 %rd718, %rd718, %rd716;}

	mov.u32 %r673, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd718; shfl.up.b32 lo|p, lo, %r673, %r678; shfl.up.b32 hi|p, hi, %r673, %r678; mov.b64 %rd720, {lo, hi}; @p add.u64 %rd720, %rd720, %rd718;}

	mov.u32 %r675, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd720; shfl.up.b32 lo|p, lo, %r675, %r678; shfl.up.b32 hi|p, hi, %r675, %r678; mov.b64 %rd722, {lo, hi}; @p add.u64 %rd722, %rd722, %rd720;}

	mov.u32 %r677, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd722; shfl.up.b32 lo|p, lo, %r677, %r678; shfl.up.b32 hi|p, hi, %r677, %r678; mov.b64 %rd724, {lo, hi}; @p add.u64 %rd724, %rd724, %rd722;}

	setp.ne.s32	%p102, %r668, 31;
@%p102 bra BB75_177;

shr.s32 %r680, %r10, 31;
shr.u32 %r681, %r680, 27;
add.s32 %r682, %r10, %r681;
shr.s32 %r683, %r682, 5;
mul.wide.s32 %rd733, %r683, 8;
add.s64 %rd735, %rd652, %rd733;
st.shared.u64 [%rd735+80], %rd724;

BB75_177:
sub.s64 %rd118, %rd724, %rd717;
bar.sync 0;
and.b32 %r684, %r10, -32;
setp.eq.s32	%p103, %r684, 32;
ld.shared.u64 %rd737, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+80];
selp.b64	%rd738, %rd737, 0, %p103;
add.s64 %rd739, %rd118, %rd738;
ld.shared.u64 %rd740, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+88];
add.s64 %rd741, %rd740, %rd737;
setp.eq.s32	%p104, %r684, 64;
selp.b64	%rd742, %rd741, 0, %p104;
add.s64 %rd743, %rd739, %rd742;
ld.shared.u64 %rd744, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+96];
add.s64 %rd745, %rd741, %rd744;
setp.eq.s32	%p105, %r684, 96;
selp.b64	%rd746, %rd745, 0, %p105;
add.s64 %rd747, %rd743, %rd746;
ld.shared.u64 %rd748, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+104];
add.s64 %rd749, %rd745, %rd748;
shl.b64 %rd750, %rd749, 16;
add.s64 %rd751, %rd750, %rd747;
shl.b64 %rd752, %rd749, 32;
add.s64 %rd753, %rd752, %rd751;
shl.b64 %rd754, %rd749, 48;
add.s64 %rd755, %rd754, %rd753;
add.s64 %rd756, %rd113, %rd755;
add.s64 %rd757, %rd756, %rd112;
add.s64 %rd758, %rd757, %rd114;
add.s64 %rd759, %rd758, %rd115;
mul.wide.s32 %rd760, %r10, 40;
add.s64 %rd761, %rd652, %rd760;
st.shared.u64 [%rd761+120], %rd755;
st.shared.u64 [%rd761+128], %rd756;
st.shared.u64 [%rd761+136], %rd757;
st.shared.u64 [%rd761+144], %rd758;
st.shared.u64 [%rd761+152], %rd759;
bar.sync 0;
ld.shared.u16 %r686, [%rd97];
add.s32 %r86, %r686, %r70;
ld.shared.u16 %r687, [%rd98];
add.s32 %r87, %r687, %r71;
ld.shared.u16 %r688, [%rd99];
add.s32 %r88, %r688, %r72;
ld.shared.u16 %r689, [%rd100];
add.s32 %r89, %r689, %r73;
ld.shared.u16 %r690, [%rd101];
add.s32 %r90, %r690, %r74;
ld.shared.u16 %r691, [%rd102];
add.s32 %r91, %r691, %r75;
ld.shared.u16 %r692, [%rd103];
add.s32 %r92, %r692, %r76;
ld.shared.u16 %r693, [%rd104];
add.s32 %r93, %r693, %r77;
ld.shared.u16 %r694, [%rd105];
add.s32 %r94, %r694, %r78;
ld.shared.u16 %r695, [%rd106];
add.s32 %r95, %r695, %r79;
ld.shared.u16 %r696, [%rd107];
add.s32 %r96, %r696, %r80;
ld.shared.u16 %r697, [%rd108];
add.s32 %r97, %r697, %r81;
ld.shared.u16 %r698, [%rd109];
add.s32 %r98, %r698, %r82;
ld.shared.u16 %r699, [%rd110];
add.s32 %r99, %r699, %r83;
ld.shared.u16 %r700, [%rd111];
add.s32 %r100, %r700, %r84;
setp.gt.s32	%p106, %r10, 15;
@%p106 bra BB75_179;

and.b32 %r702, %r10, 3;
shr.s32 %r703, %r10, 2;
add.s32 %r704, %r702, 1;
mul.wide.u32 %rd762, %r704, 1024;
add.s64 %rd764, %rd652, %rd762;
mul.wide.s32 %rd765, %r703, 2;
add.s64 %rd766, %rd764, %rd765;
ld.shared.u16 %r952, [%rd766+120];

BB75_179:
@%p9 bra BB75_181;

mov.u32 %r924, 0;
mov.u32 %r923, 1;

	shfl.up.b32 %r706, %r952, %r923, %r924;

	setp.eq.s32	%p108, %r10, 0;
selp.b32	%r711, 0, %r706, %p108;
sub.s32 %r712, %r951, %r711;
mul.wide.u32 %rd767, %r10, 4;
add.s64 %rd769, %rd652, %rd767;
st.shared.u32 [%rd769], %r712;

BB75_181:
bar.sync 0;
cvt.u64.u32	%rd770, %r86;
add.s64 %rd772, %rd652, 72;
add.s64 %rd119, %rd772, %rd770;
st.shared.u8 [%rd119], %rs167;
cvt.u64.u32	%rd773, %r87;
add.s64 %rd120, %rd772, %rd773;
st.shared.u8 [%rd120], %rs482;
cvt.u64.u32	%rd774, %r88;
add.s64 %rd121, %rd772, %rd774;
st.shared.u8 [%rd121], %rs481;
cvt.u64.u32	%rd775, %r89;
add.s64 %rd122, %rd772, %rd775;
st.shared.u8 [%rd122], %rs480;
cvt.u64.u32	%rd776, %r90;
add.s64 %rd123, %rd772, %rd776;
st.shared.u8 [%rd123], %rs479;
cvt.u64.u32	%rd777, %r91;
add.s64 %rd124, %rd772, %rd777;
st.shared.u8 [%rd124], %rs478;
cvt.u64.u32	%rd778, %r92;
add.s64 %rd125, %rd772, %rd778;
st.shared.u8 [%rd125], %rs477;
cvt.u64.u32	%rd779, %r93;
add.s64 %rd126, %rd772, %rd779;
st.shared.u8 [%rd126], %rs476;
cvt.u64.u32	%rd780, %r94;
add.s64 %rd127, %rd772, %rd780;
st.shared.u8 [%rd127], %rs475;
cvt.u64.u32	%rd781, %r95;
add.s64 %rd128, %rd772, %rd781;
st.shared.u8 [%rd128], %rs474;
cvt.u64.u32	%rd782, %r96;
add.s64 %rd129, %rd772, %rd782;
st.shared.u8 [%rd129], %rs473;
cvt.u64.u32	%rd783, %r97;
add.s64 %rd130, %rd772, %rd783;
st.shared.u8 [%rd130], %rs472;
cvt.u64.u32	%rd784, %r98;
add.s64 %rd131, %rd772, %rd784;
st.shared.u8 [%rd131], %rs471;
cvt.u64.u32	%rd785, %r99;
add.s64 %rd132, %rd772, %rd785;
st.shared.u8 [%rd132], %rs470;
cvt.u64.u32	%rd786, %r100;
add.s64 %rd133, %rd772, %rd786;
st.shared.u8 [%rd133], %rs469;
bar.sync 0;
ld.param.u32 %r921, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7];
ld.param.u32 %r920, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EhhiE21PtxAltDownsweepPolicyELb0EhhiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6];
add.s64 %rd789, %rd652, %rd96;
add.s32 %r103, %r10, 128;
ld.shared.u8 %rs196, [%rd789+200];
ld.shared.u8 %rs197, [%rd789+328];
ld.shared.u8 %rs198, [%rd789+456];
ld.shared.u8 %rs199, [%rd789+584];
ld.shared.u8 %rs200, [%rd789+712];
ld.shared.u8 %rs201, [%rd789+840];
ld.shared.u8 %rs202, [%rd789+968];
ld.shared.u8 %rs203, [%rd789+1096];
ld.shared.u8 %rs204, [%rd789+1224];
ld.shared.u8 %rs205, [%rd789+1352];
ld.shared.u8 %rs206, [%rd789+1480];
ld.shared.u8 %rs207, [%rd789+1608];
ld.shared.u8 %rs208, [%rd789+1736];
ld.shared.u8 %rs209, [%rd789+1864];
ld.shared.u8 %rs210, [%rd789+72];
cvt.u32.u16	%r774, %rs210;
and.b32 %r714, %r774, 255;

	bfe.u32 %r713, %r714, %r920, %r921;

	shl.b32 %r775, %r713, 2;
cvt.u64.u32	%rd790, %r775;
and.b64 %rd791, %rd790, 1020;
add.s64 %rd792, %rd652, %rd791;
ld.shared.u32 %r104, [%rd792];
cvt.u32.u16	%r776, %rs196;
and.b32 %r718, %r776, 255;

	bfe.u32 %r717, %r718, %r920, %r921;

	shl.b32 %r777, %r717, 2;
cvt.u64.u32	%rd793, %r777;
and.b64 %rd794, %rd793, 1020;
add.s64 %rd795, %rd652, %rd794;
ld.shared.u32 %r105, [%rd795];
cvt.u32.u16	%r778, %rs197;
and.b32 %r722, %r778, 255;

	bfe.u32 %r721, %r722, %r920, %r921;

	shl.b32 %r779, %r721, 2;
cvt.u64.u32	%rd796, %r779;
and.b64 %rd797, %rd796, 1020;
add.s64 %rd798, %rd652, %rd797;
ld.shared.u32 %r106, [%rd798];
cvt.u32.u16	%r780, %rs198;
and.b32 %r726, %r780, 255;

	bfe.u32 %r725, %r726, %r920, %r921;

	shl.b32 %r781, %r725, 2;
cvt.u64.u32	%rd799, %r781;
and.b64 %rd800, %rd799, 1020;
add.s64 %rd801, %rd652, %rd800;
ld.shared.u32 %r107, [%rd801];
cvt.u32.u16	%r782, %rs199;
and.b32 %r730, %r782, 255;

	bfe.u32 %r729, %r730, %r920, %r921;

	shl.b32 %r783, %r729, 2;
cvt.u64.u32	%rd802, %r783;
and.b64 %rd803, %rd802, 1020;
add.s64 %rd804, %rd652, %rd803;
ld.shared.u32 %r108, [%rd804];
cvt.u32.u16	%r784, %rs200;
and.b32 %r734, %r784, 255;

	bfe.u32 %r733, %r734, %r920, %r921;

	shl.b32 %r785, %r733, 2;
cvt.u64.u32	%rd805, %r785;
and.b64 %rd806, %rd805, 1020;
add.s64 %rd807, %rd652, %rd806;
ld.shared.u32 %r109, [%rd807];
cvt.u32.u16	%r786, %rs201;
and.b32 %r738, %r786, 255;

	bfe.u32 %r737, %r738, %r920, %r921;

	shl.b32 %r787, %r737, 2;
cvt.u64.u32	%rd808, %r787;
and.b64 %rd809, %rd808, 1020;
add.s64 %rd810, %rd652, %rd809;
ld.shared.u32 %r110, [%rd810];
cvt.u32.u16	%r788, %rs202;
and.b32 %r742, %r788, 255;

	bfe.u32 %r741, %r742, %r920, %r921;

	shl.b32 %r789, %r741, 2;
cvt.u64.u32	%rd811, %r789;
and.b64 %rd812, %rd811, 1020;
add.s64 %rd813, %rd652, %rd812;
ld.shared.u32 %r111, [%rd813];
cvt.u32.u16	%r790, %rs203;
and.b32 %r746, %r790, 255;

	bfe.u32 %r745, %r746, %r920, %r921;

	shl.b32 %r791, %r745, 2;
cvt.u64.u32	%rd814, %r791;
and.b64 %rd815, %rd814, 1020;
add.s64 %rd816, %rd652, %rd815;
ld.shared.u32 %r112, [%rd816];
cvt.u32.u16	%r792, %rs204;
and.b32 %r750, %r792, 255;

	bfe.u32 %r749, %r750, %r920, %r921;

	shl.b32 %r793, %r749, 2;
cvt.u64.u32	%rd817, %r793;
and.b64 %rd818, %rd817, 1020;
add.s64 %rd819, %rd652, %rd818;
ld.shared.u32 %r113, [%rd819];
cvt.u32.u16	%r794, %rs205;
and.b32 %r754, %r794, 255;

	bfe.u32 %r753, %r754, %r920, %r921;

	shl.b32 %r795, %r753, 2;
cvt.u64.u32	%rd820, %r795;
and.b64 %rd821, %rd820, 1020;
add.s64 %rd822, %rd652, %rd821;
ld.shared.u32 %r114, [%rd822];
cvt.u32.u16	%r796, %rs206;
and.b32 %r758, %r796, 255;

	bfe.u32 %r757, %r758, %r920, %r921;

	shl.b32 %r797, %r757, 2;
cvt.u64.u32	%rd823, %r797;
and.b64 %rd824, %rd823, 1020;
add.s64 %rd825, %rd652, %rd824;
ld.shared.u32 %r115, [%rd825];
cvt.u32.u16	%r798, %rs207;
and.b32 %r762, %r798, 255;

	bfe.u32 %r761, %r762, %r920, %r921;

	shl.b32 %r799, %r761, 2;
cvt.u64.u32	%rd826, %r799;
and.b64 %rd827, %rd826, 1020;
add.s64 %rd828, %rd652, %rd827;
ld.shared.u32 %r116, [%rd828];
cvt.u32.u16	%r800, %rs208;
and.b32 %r766, %r800, 255;

	bfe.u32 %r765, %r766, %r920, %r921;

	shl.b32 %r801, %r765, 2;
cvt.u64.u32	%rd829, %r801;
and.b64 %rd830, %rd829, 1020;
add.s64 %rd831, %rd652, %rd830;
ld.shared.u32 %r117, [%rd831];
cvt.u32.u16	%r802, %rs209;
and.b32 %r770, %r802, 255;

	bfe.u32 %r769, %r770, %r920, %r921;

	shl.b32 %r803, %r769, 2;
cvt.u64.u32	%rd832, %r803;
and.b64 %rd833, %rd832, 1020;
add.s64 %rd834, %rd652, %rd833;
ld.shared.u32 %r118, [%rd834];
setp.ge.s32	%p109, %r10, %r67;
@%p109 bra BB75_183;

add.s32 %r805, %r10, %r104;
cvt.s64.s32	%rd835, %r805;
add.s64 %rd837, %rd2, %rd835;
st.global.u8 [%rd837], %rs210;

BB75_183:
setp.ge.s32	%p110, %r103, %r67;
@%p110 bra BB75_185;

add.s32 %r806, %r103, %r105;
cvt.s64.s32	%rd838, %r806;
add.s64 %rd840, %rd2, %rd838;
st.global.u8 [%rd840], %rs196;

BB75_185:
add.s32 %r807, %r103, 128;
setp.ge.s32	%p111, %r807, %r67;
@%p111 bra BB75_187;

add.s32 %r808, %r103, %r106;
add.s32 %r809, %r808, 128;
cvt.s64.s32	%rd841, %r809;
add.s64 %rd843, %rd2, %rd841;
st.global.u8 [%rd843], %rs197;

BB75_187:
add.s32 %r810, %r103, 256;
setp.ge.s32	%p112, %r810, %r67;
@%p112 bra BB75_189;

add.s32 %r811, %r103, %r107;
add.s32 %r812, %r811, 256;
cvt.s64.s32	%rd844, %r812;
add.s64 %rd846, %rd2, %rd844;
st.global.u8 [%rd846], %rs198;

BB75_189:
add.s32 %r813, %r103, 384;
setp.ge.s32	%p113, %r813, %r67;
@%p113 bra BB75_191;

add.s32 %r814, %r103, %r108;
add.s32 %r815, %r814, 384;
cvt.s64.s32	%rd847, %r815;
add.s64 %rd849, %rd2, %rd847;
st.global.u8 [%rd849], %rs199;

BB75_191:
add.s32 %r816, %r103, 512;
setp.ge.s32	%p114, %r816, %r67;
@%p114 bra BB75_193;

add.s32 %r817, %r103, %r109;
add.s32 %r818, %r817, 512;
cvt.s64.s32	%rd850, %r818;
add.s64 %rd852, %rd2, %rd850;
st.global.u8 [%rd852], %rs200;

BB75_193:
add.s32 %r819, %r103, 640;
setp.ge.s32	%p115, %r819, %r67;
@%p115 bra BB75_195;

add.s32 %r820, %r103, %r110;
add.s32 %r821, %r820, 640;
cvt.s64.s32	%rd853, %r821;
add.s64 %rd855, %rd2, %rd853;
st.global.u8 [%rd855], %rs201;

BB75_195:
add.s32 %r822, %r103, 768;
setp.ge.s32	%p116, %r822, %r67;
@%p116 bra BB75_197;

add.s32 %r823, %r103, %r111;
add.s32 %r824, %r823, 768;
cvt.s64.s32	%rd856, %r824;
add.s64 %rd858, %rd2, %rd856;
st.global.u8 [%rd858], %rs202;

BB75_197:
add.s32 %r825, %r103, 896;
setp.ge.s32	%p117, %r825, %r67;
@%p117 bra BB75_199;

add.s32 %r826, %r103, %r112;
add.s32 %r827, %r826, 896;
cvt.s64.s32	%rd859, %r827;
add.s64 %rd861, %rd2, %rd859;
st.global.u8 [%rd861], %rs203;

BB75_199:
add.s32 %r828, %r103, 1024;
setp.ge.s32	%p118, %r828, %r67;
@%p118 bra BB75_201;

add.s32 %r829, %r103, %r113;
add.s32 %r830, %r829, 1024;
cvt.s64.s32	%rd862, %r830;
add.s64 %rd864, %rd2, %rd862;
st.global.u8 [%rd864], %rs204;

BB75_201:
add.s32 %r831, %r103, 1152;
setp.ge.s32	%p119, %r831, %r67;
@%p119 bra BB75_203;

add.s32 %r832, %r103, %r114;
add.s32 %r833, %r832, 1152;
cvt.s64.s32	%rd865, %r833;
add.s64 %rd867, %rd2, %rd865;
st.global.u8 [%rd867], %rs205;

BB75_203:
add.s32 %r834, %r103, 1280;
setp.ge.s32	%p120, %r834, %r67;
@%p120 bra BB75_205;

add.s32 %r835, %r103, %r115;
add.s32 %r836, %r835, 1280;
cvt.s64.s32	%rd868, %r836;
add.s64 %rd870, %rd2, %rd868;
st.global.u8 [%rd870], %rs206;

BB75_205:
add.s32 %r837, %r103, 1408;
setp.ge.s32	%p121, %r837, %r67;
@%p121 bra BB75_207;

add.s32 %r838, %r103, %r116;
add.s32 %r839, %r838, 1408;
cvt.s64.s32	%rd871, %r839;
add.s64 %rd873, %rd2, %rd871;
st.global.u8 [%rd873], %rs207;

BB75_207:
add.s32 %r840, %r103, 1536;
setp.ge.s32	%p122, %r840, %r67;
@%p122 bra BB75_209;

add.s32 %r841, %r103, %r117;
add.s32 %r842, %r841, 1536;
cvt.s64.s32	%rd874, %r842;
add.s64 %rd876, %rd2, %rd874;
st.global.u8 [%rd876], %rs208;

BB75_209:
add.s32 %r843, %r103, 1664;
setp.ge.s32	%p123, %r843, %r67;
@%p123 bra BB75_211;

add.s32 %r844, %r103, %r118;
add.s32 %r845, %r844, 1664;
cvt.s64.s32	%rd877, %r845;
add.s64 %rd879, %rd2, %rd877;
st.global.u8 [%rd879], %rs209;

BB75_211:
setp.gt.s32	%p5, %r68, 0;
bar.sync 0;
@!%p5 bra BB75_213;
bra.uni BB75_212;

BB75_212:
mul.lo.s32 %r922, %r10, 15;
cvt.s64.s32	%rd881, %r922;
add.s64 %rd882, %rd881, %rd95;
add.s64 %rd880, %rd136, %rd882;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd880]; cvt.u16.u8 %rs484, datum;}


BB75_213:
@%p88 bra BB75_215;

mad.lo.s32 %r849, %r10, 15, 1;
cvt.s64.s32	%rd884, %r849;
add.s64 %rd885, %rd884, %rd95;
add.s64 %rd883, %rd136, %rd885;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd883]; cvt.u16.u8 %rs485, datum;}


BB75_215:
@%p89 bra BB75_217;

mad.lo.s32 %r851, %r10, 15, 2;
cvt.s64.s32	%rd887, %r851;
add.s64 %rd888, %rd887, %rd95;
add.s64 %rd886, %rd136, %rd888;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd886]; cvt.u16.u8 %rs486, datum;}


BB75_217:
@%p90 bra BB75_219;

mad.lo.s32 %r853, %r10, 15, 3;
cvt.s64.s32	%rd890, %r853;
add.s64 %rd891, %rd890, %rd95;
add.s64 %rd889, %rd136, %rd891;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd889]; cvt.u16.u8 %rs487, datum;}


BB75_219:
@%p91 bra BB75_221;

mad.lo.s32 %r855, %r10, 15, 4;
cvt.s64.s32	%rd893, %r855;
add.s64 %rd894, %rd893, %rd95;
add.s64 %rd892, %rd136, %rd894;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd892]; cvt.u16.u8 %rs488, datum;}


BB75_221:
@%p92 bra BB75_223;

mad.lo.s32 %r857, %r10, 15, 5;
cvt.s64.s32	%rd896, %r857;
add.s64 %rd897, %rd896, %rd95;
add.s64 %rd895, %rd136, %rd897;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd895]; cvt.u16.u8 %rs489, datum;}


BB75_223:
@%p93 bra BB75_225;

mad.lo.s32 %r859, %r10, 15, 6;
cvt.s64.s32	%rd899, %r859;
add.s64 %rd900, %rd899, %rd95;
add.s64 %rd898, %rd136, %rd900;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd898]; cvt.u16.u8 %rs490, datum;}


BB75_225:
@%p94 bra BB75_227;

mad.lo.s32 %r861, %r10, 15, 7;
cvt.s64.s32	%rd902, %r861;
add.s64 %rd903, %rd902, %rd95;
add.s64 %rd901, %rd136, %rd903;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd901]; cvt.u16.u8 %rs491, datum;}


BB75_227:
@%p95 bra BB75_229;

mad.lo.s32 %r863, %r10, 15, 8;
cvt.s64.s32	%rd905, %r863;
add.s64 %rd906, %rd905, %rd95;
add.s64 %rd904, %rd136, %rd906;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd904]; cvt.u16.u8 %rs492, datum;}


BB75_229:
@%p96 bra BB75_231;

mad.lo.s32 %r865, %r10, 15, 9;
cvt.s64.s32	%rd908, %r865;
add.s64 %rd909, %rd908, %rd95;
add.s64 %rd907, %rd136, %rd909;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd907]; cvt.u16.u8 %rs493, datum;}


BB75_231:
@%p97 bra BB75_233;

mad.lo.s32 %r867, %r10, 15, 10;
cvt.s64.s32	%rd911, %r867;
add.s64 %rd912, %rd911, %rd95;
add.s64 %rd910, %rd136, %rd912;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd910]; cvt.u16.u8 %rs494, datum;}


BB75_233:
@%p98 bra BB75_235;

mad.lo.s32 %r869, %r10, 15, 11;
cvt.s64.s32	%rd914, %r869;
add.s64 %rd915, %rd914, %rd95;
add.s64 %rd913, %rd136, %rd915;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd913]; cvt.u16.u8 %rs495, datum;}


BB75_235:
@%p99 bra BB75_237;

mad.lo.s32 %r871, %r10, 15, 12;
cvt.s64.s32	%rd917, %r871;
add.s64 %rd918, %rd917, %rd95;
add.s64 %rd916, %rd136, %rd918;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd916]; cvt.u16.u8 %rs496, datum;}


BB75_237:
@%p100 bra BB75_239;

mad.lo.s32 %r873, %r10, 15, 13;
cvt.s64.s32	%rd920, %r873;
add.s64 %rd921, %rd920, %rd95;
add.s64 %rd919, %rd136, %rd921;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd919]; cvt.u16.u8 %rs497, datum;}


BB75_239:
@%p101 bra BB75_241;

mad.lo.s32 %r875, %r10, 15, 14;
cvt.s64.s32	%rd923, %r875;
add.s64 %rd924, %rd923, %rd95;
add.s64 %rd922, %rd136, %rd924;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd922]; cvt.u16.u8 %rs498, datum;}


BB75_241:
setp.lt.s32	%p6, %r10, %r67;
bar.sync 0;
st.shared.u8 [%rd119], %rs484;
st.shared.u8 [%rd120], %rs485;
st.shared.u8 [%rd121], %rs486;
st.shared.u8 [%rd122], %rs487;
st.shared.u8 [%rd123], %rs488;
st.shared.u8 [%rd124], %rs489;
st.shared.u8 [%rd125], %rs490;
st.shared.u8 [%rd126], %rs491;
st.shared.u8 [%rd127], %rs492;
st.shared.u8 [%rd128], %rs493;
st.shared.u8 [%rd129], %rs494;
st.shared.u8 [%rd130], %rs495;
st.shared.u8 [%rd131], %rs496;
st.shared.u8 [%rd132], %rs497;
st.shared.u8 [%rd133], %rs498;
bar.sync 0;
ld.shared.u8 %rs241, [%rd789+200];
ld.shared.u8 %rs242, [%rd789+328];
ld.shared.u8 %rs243, [%rd789+456];
ld.shared.u8 %rs244, [%rd789+584];
ld.shared.u8 %rs245, [%rd789+712];
ld.shared.u8 %rs246, [%rd789+840];
ld.shared.u8 %rs247, [%rd789+968];
ld.shared.u8 %rs248, [%rd789+1096];
ld.shared.u8 %rs249, [%rd789+1224];
ld.shared.u8 %rs250, [%rd789+1352];
ld.shared.u8 %rs251, [%rd789+1480];
ld.shared.u8 %rs252, [%rd789+1608];
ld.shared.u8 %rs253, [%rd789+1736];
ld.shared.u8 %rs254, [%rd789+1864];
@!%p6 bra BB75_243;
bra.uni BB75_242;

BB75_242:
ld.shared.u8 %rs439, [%rd789+72];
add.s32 %r877, %r10, %r104;
cvt.s64.s32	%rd931, %r877;
add.s64 %rd933, %rd1, %rd931;
st.global.u8 [%rd933], %rs439;

BB75_243:
@%p110 bra BB75_245;

add.s32 %r878, %r103, %r105;
cvt.s64.s32	%rd934, %r878;
add.s64 %rd936, %rd1, %rd934;
st.global.u8 [%rd936], %rs241;

BB75_245:
@%p111 bra BB75_247;

add.s32 %r880, %r103, %r106;
add.s32 %r881, %r880, 128;
cvt.s64.s32	%rd937, %r881;
add.s64 %rd939, %rd1, %rd937;
st.global.u8 [%rd939], %rs242;

BB75_247:
@%p112 bra BB75_249;

add.s32 %r883, %r103, %r107;
add.s32 %r884, %r883, 256;
cvt.s64.s32	%rd940, %r884;
add.s64 %rd942, %rd1, %rd940;
st.global.u8 [%rd942], %rs243;

BB75_249:
@%p113 bra BB75_251;

add.s32 %r886, %r103, %r108;
add.s32 %r887, %r886, 384;
cvt.s64.s32	%rd943, %r887;
add.s64 %rd945, %rd1, %rd943;
st.global.u8 [%rd945], %rs244;

BB75_251:
@%p114 bra BB75_253;

add.s32 %r889, %r103, %r109;
add.s32 %r890, %r889, 512;
cvt.s64.s32	%rd946, %r890;
add.s64 %rd948, %rd1, %rd946;
st.global.u8 [%rd948], %rs245;

BB75_253:
@%p115 bra BB75_255;

add.s32 %r892, %r103, %r110;
add.s32 %r893, %r892, 640;
cvt.s64.s32	%rd949, %r893;
add.s64 %rd951, %rd1, %rd949;
st.global.u8 [%rd951], %rs246;

BB75_255:
@%p116 bra BB75_257;

add.s32 %r895, %r103, %r111;
add.s32 %r896, %r895, 768;
cvt.s64.s32	%rd952, %r896;
add.s64 %rd954, %rd1, %rd952;
st.global.u8 [%rd954], %rs247;

BB75_257:
@%p117 bra BB75_259;

add.s32 %r898, %r103, %r112;
add.s32 %r899, %r898, 896;
cvt.s64.s32	%rd955, %r899;
add.s64 %rd957, %rd1, %rd955;
st.global.u8 [%rd957], %rs248;

BB75_259:
@%p118 bra BB75_261;

add.s32 %r901, %r103, %r113;
add.s32 %r902, %r901, 1024;
cvt.s64.s32	%rd958, %r902;
add.s64 %rd960, %rd1, %rd958;
st.global.u8 [%rd960], %rs249;

BB75_261:
@%p119 bra BB75_263;

add.s32 %r904, %r103, %r114;
add.s32 %r905, %r904, 1152;
cvt.s64.s32	%rd961, %r905;
add.s64 %rd963, %rd1, %rd961;
st.global.u8 [%rd963], %rs250;

BB75_263:
@%p120 bra BB75_265;

add.s32 %r907, %r103, %r115;
add.s32 %r908, %r907, 1280;
cvt.s64.s32	%rd964, %r908;
add.s64 %rd966, %rd1, %rd964;
st.global.u8 [%rd966], %rs251;

BB75_265:
@%p121 bra BB75_267;

add.s32 %r910, %r103, %r116;
add.s32 %r911, %r910, 1408;
cvt.s64.s32	%rd967, %r911;
add.s64 %rd969, %rd1, %rd967;
st.global.u8 [%rd969], %rs252;

BB75_267:
@%p122 bra BB75_269;

add.s32 %r913, %r103, %r117;
add.s32 %r914, %r913, 1536;
cvt.s64.s32	%rd970, %r914;
add.s64 %rd972, %rd1, %rd970;
st.global.u8 [%rd972], %rs253;

BB75_269:
@%p123 bra BB75_271;

add.s32 %r916, %r103, %r118;
add.s32 %r917, %r916, 1664;
cvt.s64.s32	%rd973, %r917;
add.s64 %rd975, %rd1, %rd973;
st.global.u8 [%rd975], %rs254;

BB75_271:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE16PtxUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE(
.param .u64 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE16PtxUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_0,
.param .u64 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE16PtxUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_1,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE16PtxUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_2,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE16PtxUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_3,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE16PtxUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_4,
.param .u8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE16PtxUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_5,
.param .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE16PtxUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6[36]
)
.maxntid 128, 1, 1
{
.reg .pred %p<18>;
.reg .b16 %rs<158>;
.reg .b32 %r<611>;
.reg .b64 %rd<277>;

	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE16PtxUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE$__cuda_local_var_232292_74_non_const_temp_storage[4224];

ld.param.u64 %rd10, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE16PtxUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_0];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE16PtxUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_1];
ld.param.u32 %r110, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE16PtxUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_3];
ld.param.u32 %r111, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE16PtxUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_4];
ld.param.u32 %r120, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE16PtxUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+32];
ld.param.u32 %r119, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE16PtxUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+28];
ld.param.u32 %r117, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE16PtxUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+20];
ld.param.u32 %r116, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE16PtxUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+16];
ld.param.u32 %r115, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE16PtxUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+12];
ld.param.u32 %r114, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE16PtxUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+8];
ld.param.u32 %r112, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE16PtxUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6];
ld.param.u32 %r113, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE16PtxUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+4];
mov.u32 %r1, %ctaid.x;
setp.lt.s32	%p3, %r1, %r113;
@%p3 bra BB76_3;
bra.uni BB76_1;

BB76_3:
mul.lo.s32 %r600, %r1, %r114;
add.s32 %r587, %r600, %r114;
bra.uni BB76_4;

BB76_1:
mov.u32 %r587, %r120;
mov.u32 %r600, %r119;
setp.ge.s32	%p4, %r1, %r112;
@%p4 bra BB76_4;

mad.lo.s32 %r600, %r1, %r115, %r116;
add.s32 %r121, %r600, %r115;
min.s32 %r587, %r121, %r117;

BB76_4:
mov.u32 %r8, %r600;
mov.u32 %r130, %tid.x;
mul.wide.u32 %rd12, %r130, 4;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE16PtxUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE$__cuda_local_var_232292_74_non_const_temp_storage;
add.s64 %rd14, %rd13, %rd12;
mov.u32 %r609, 0;
st.shared.u32 [%rd14], %r609;
st.shared.u32 [%rd14+512], %r609;
st.shared.u32 [%rd14+1024], %r609;
st.shared.u32 [%rd14+1536], %r609;
st.shared.u32 [%rd14+2048], %r609;
st.shared.u32 [%rd14+2560], %r609;
st.shared.u32 [%rd14+3072], %r609;
st.shared.u32 [%rd14+3584], %r609;
add.s32 %r131, %r8, 32640;
setp.gt.s32	%p5, %r131, %r587;
mov.u32 %r605, %r609;
mov.u32 %r604, %r609;
mov.u32 %r603, %r609;
mov.u32 %r602, %r609;
mov.u32 %r608, %r609;
mov.u32 %r607, %r609;
mov.u32 %r606, %r609;
mov.u32 %r599, %r8;
@%p5 bra BB76_13;

add.s32 %r589, %r8, 30720;
mov.u32 %r609, 0;
mov.u32 %r605, %r609;
mov.u32 %r604, %r609;
mov.u32 %r603, %r609;
mov.u32 %r602, %r609;
mov.u32 %r608, %r609;
mov.u32 %r607, %r609;
mov.u32 %r606, %r609;
mov.u32 %r588, %r609;

BB76_6:
mov.u32 %r20, %r589;
add.s32 %r142, %r8, %r588;
cvt.s64.s32	%rd15, %r142;
cvt.s64.s32	%rd16, %r130;
add.s64 %rd17, %rd10, %rd16;
add.s64 %rd275, %rd17, %rd15;
mov.u32 %r590, -17;

BB76_7:

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd275]; cvt.u16.u8 %rs1, datum;}

	cvt.u32.u16	%r22, %rs1;
add.s64 %rd19, %rd275, 128;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd19]; cvt.u16.u8 %rs2, datum;}

	cvt.u32.u16	%r23, %rs2;
add.s64 %rd20, %rd275, 256;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd20]; cvt.u16.u8 %rs3, datum;}

	cvt.u32.u16	%r24, %rs3;
add.s64 %rd21, %rd275, 384;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd21]; cvt.u16.u8 %rs4, datum;}

	cvt.u32.u16	%r25, %rs4;
add.s64 %rd22, %rd275, 512;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd22]; cvt.u16.u8 %rs5, datum;}

	cvt.u32.u16	%r26, %rs5;
add.s64 %rd23, %rd275, 640;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd23]; cvt.u16.u8 %rs6, datum;}

	cvt.u32.u16	%r27, %rs6;
add.s64 %rd24, %rd275, 768;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd24]; cvt.u16.u8 %rs7, datum;}

	cvt.u32.u16	%r28, %rs7;
add.s64 %rd25, %rd275, 896;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd25]; cvt.u16.u8 %rs8, datum;}

	cvt.u32.u16	%r29, %rs8;
add.s64 %rd26, %rd275, 1024;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd26]; cvt.u16.u8 %rs9, datum;}

	cvt.u32.u16	%r30, %rs9;
add.s64 %rd27, %rd275, 1152;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd27]; cvt.u16.u8 %rs10, datum;}

	cvt.u32.u16	%r31, %rs10;
add.s64 %rd28, %rd275, 1280;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd28]; cvt.u16.u8 %rs11, datum;}

	cvt.u32.u16	%r32, %rs11;
add.s64 %rd29, %rd275, 1408;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd29]; cvt.u16.u8 %rs12, datum;}

	cvt.u32.u16	%r33, %rs12;
add.s64 %rd30, %rd275, 1536;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd30]; cvt.u16.u8 %rs13, datum;}

	cvt.u32.u16	%r34, %rs13;
add.s64 %rd31, %rd275, 1664;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd31]; cvt.u16.u8 %rs14, datum;}

	cvt.u32.u16	%r35, %rs14;
add.s64 %rd32, %rd275, 1792;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd32]; cvt.u16.u8 %rs15, datum;}

	cvt.u32.u16	%r36, %rs15;
bar.sync 0;
and.b32 %r204, %r22, 255;
xor.b32 %r145, %r204, 128;

	bfe.u32 %r144, %r145, %r110, %r111;

	and.b32 %r205, %r144, 3;
cvt.u64.u32	%rd33, %r205;
bfe.u32 %r206, %r144, 2, 6;
mul.wide.u32 %rd34, %r206, 512;
add.s64 %rd36, %rd13, %rd34;
add.s64 %rd38, %rd36, %rd12;
add.s64 %rd39, %rd38, %rd33;
ld.shared.u8 %rs16, [%rd39];
add.s16 %rs17, %rs16, 1;
st.shared.u8 [%rd39], %rs17;
and.b32 %r208, %r23, 255;
xor.b32 %r149, %r208, 128;

	bfe.u32 %r148, %r149, %r110, %r111;

	and.b32 %r209, %r148, 3;
cvt.u64.u32	%rd40, %r209;
bfe.u32 %r210, %r148, 2, 6;
mul.wide.u32 %rd41, %r210, 512;
add.s64 %rd42, %rd13, %rd41;
add.s64 %rd43, %rd42, %rd12;
add.s64 %rd44, %rd43, %rd40;
ld.shared.u8 %rs18, [%rd44];
add.s16 %rs19, %rs18, 1;
st.shared.u8 [%rd44], %rs19;
and.b32 %r211, %r24, 255;
xor.b32 %r153, %r211, 128;

	bfe.u32 %r152, %r153, %r110, %r111;

	and.b32 %r212, %r152, 3;
cvt.u64.u32	%rd45, %r212;
bfe.u32 %r213, %r152, 2, 6;
mul.wide.u32 %rd46, %r213, 512;
add.s64 %rd47, %rd13, %rd46;
add.s64 %rd48, %rd47, %rd12;
add.s64 %rd49, %rd48, %rd45;
ld.shared.u8 %rs20, [%rd49];
add.s16 %rs21, %rs20, 1;
st.shared.u8 [%rd49], %rs21;
and.b32 %r214, %r25, 255;
xor.b32 %r157, %r214, 128;

	bfe.u32 %r156, %r157, %r110, %r111;

	and.b32 %r215, %r156, 3;
cvt.u64.u32	%rd50, %r215;
bfe.u32 %r216, %r156, 2, 6;
mul.wide.u32 %rd51, %r216, 512;
add.s64 %rd52, %rd13, %rd51;
add.s64 %rd53, %rd52, %rd12;
add.s64 %rd54, %rd53, %rd50;
ld.shared.u8 %rs22, [%rd54];
add.s16 %rs23, %rs22, 1;
st.shared.u8 [%rd54], %rs23;
and.b32 %r217, %r26, 255;
xor.b32 %r161, %r217, 128;

	bfe.u32 %r160, %r161, %r110, %r111;

	and.b32 %r218, %r160, 3;
cvt.u64.u32	%rd55, %r218;
bfe.u32 %r219, %r160, 2, 6;
mul.wide.u32 %rd56, %r219, 512;
add.s64 %rd57, %rd13, %rd56;
add.s64 %rd58, %rd57, %rd12;
add.s64 %rd59, %rd58, %rd55;
ld.shared.u8 %rs24, [%rd59];
add.s16 %rs25, %rs24, 1;
st.shared.u8 [%rd59], %rs25;
and.b32 %r220, %r27, 255;
xor.b32 %r165, %r220, 128;

	bfe.u32 %r164, %r165, %r110, %r111;

	and.b32 %r221, %r164, 3;
cvt.u64.u32	%rd60, %r221;
bfe.u32 %r222, %r164, 2, 6;
mul.wide.u32 %rd61, %r222, 512;
add.s64 %rd62, %rd13, %rd61;
add.s64 %rd63, %rd62, %rd12;
add.s64 %rd64, %rd63, %rd60;
ld.shared.u8 %rs26, [%rd64];
add.s16 %rs27, %rs26, 1;
st.shared.u8 [%rd64], %rs27;
and.b32 %r223, %r28, 255;
xor.b32 %r169, %r223, 128;

	bfe.u32 %r168, %r169, %r110, %r111;

	and.b32 %r224, %r168, 3;
cvt.u64.u32	%rd65, %r224;
bfe.u32 %r225, %r168, 2, 6;
mul.wide.u32 %rd66, %r225, 512;
add.s64 %rd67, %rd13, %rd66;
add.s64 %rd68, %rd67, %rd12;
add.s64 %rd69, %rd68, %rd65;
ld.shared.u8 %rs28, [%rd69];
add.s16 %rs29, %rs28, 1;
st.shared.u8 [%rd69], %rs29;
and.b32 %r226, %r29, 255;
xor.b32 %r173, %r226, 128;

	bfe.u32 %r172, %r173, %r110, %r111;

	and.b32 %r227, %r172, 3;
cvt.u64.u32	%rd70, %r227;
bfe.u32 %r228, %r172, 2, 6;
mul.wide.u32 %rd71, %r228, 512;
add.s64 %rd72, %rd13, %rd71;
add.s64 %rd73, %rd72, %rd12;
add.s64 %rd74, %rd73, %rd70;
ld.shared.u8 %rs30, [%rd74];
add.s16 %rs31, %rs30, 1;
st.shared.u8 [%rd74], %rs31;
and.b32 %r229, %r30, 255;
xor.b32 %r177, %r229, 128;

	bfe.u32 %r176, %r177, %r110, %r111;

	and.b32 %r230, %r176, 3;
cvt.u64.u32	%rd75, %r230;
bfe.u32 %r231, %r176, 2, 6;
mul.wide.u32 %rd76, %r231, 512;
add.s64 %rd77, %rd13, %rd76;
add.s64 %rd78, %rd77, %rd12;
add.s64 %rd79, %rd78, %rd75;
ld.shared.u8 %rs32, [%rd79];
add.s16 %rs33, %rs32, 1;
st.shared.u8 [%rd79], %rs33;
and.b32 %r232, %r31, 255;
xor.b32 %r181, %r232, 128;

	bfe.u32 %r180, %r181, %r110, %r111;

	and.b32 %r233, %r180, 3;
cvt.u64.u32	%rd80, %r233;
bfe.u32 %r234, %r180, 2, 6;
mul.wide.u32 %rd81, %r234, 512;
add.s64 %rd82, %rd13, %rd81;
add.s64 %rd83, %rd82, %rd12;
add.s64 %rd84, %rd83, %rd80;
ld.shared.u8 %rs34, [%rd84];
add.s16 %rs35, %rs34, 1;
st.shared.u8 [%rd84], %rs35;
and.b32 %r235, %r32, 255;
xor.b32 %r185, %r235, 128;

	bfe.u32 %r184, %r185, %r110, %r111;

	and.b32 %r236, %r184, 3;
cvt.u64.u32	%rd85, %r236;
bfe.u32 %r237, %r184, 2, 6;
mul.wide.u32 %rd86, %r237, 512;
add.s64 %rd87, %rd13, %rd86;
add.s64 %rd88, %rd87, %rd12;
add.s64 %rd89, %rd88, %rd85;
ld.shared.u8 %rs36, [%rd89];
add.s16 %rs37, %rs36, 1;
st.shared.u8 [%rd89], %rs37;
and.b32 %r238, %r33, 255;
xor.b32 %r189, %r238, 128;

	bfe.u32 %r188, %r189, %r110, %r111;

	and.b32 %r239, %r188, 3;
cvt.u64.u32	%rd90, %r239;
bfe.u32 %r240, %r188, 2, 6;
mul.wide.u32 %rd91, %r240, 512;
add.s64 %rd92, %rd13, %rd91;
add.s64 %rd93, %rd92, %rd12;
add.s64 %rd94, %rd93, %rd90;
ld.shared.u8 %rs38, [%rd94];
add.s16 %rs39, %rs38, 1;
st.shared.u8 [%rd94], %rs39;
and.b32 %r241, %r34, 255;
xor.b32 %r193, %r241, 128;

	bfe.u32 %r192, %r193, %r110, %r111;

	and.b32 %r242, %r192, 3;
cvt.u64.u32	%rd95, %r242;
bfe.u32 %r243, %r192, 2, 6;
mul.wide.u32 %rd96, %r243, 512;
add.s64 %rd97, %rd13, %rd96;
add.s64 %rd98, %rd97, %rd12;
add.s64 %rd99, %rd98, %rd95;
ld.shared.u8 %rs40, [%rd99];
add.s16 %rs41, %rs40, 1;
st.shared.u8 [%rd99], %rs41;
and.b32 %r244, %r35, 255;
xor.b32 %r197, %r244, 128;

	bfe.u32 %r196, %r197, %r110, %r111;

	and.b32 %r245, %r196, 3;
cvt.u64.u32	%rd100, %r245;
bfe.u32 %r246, %r196, 2, 6;
mul.wide.u32 %rd101, %r246, 512;
add.s64 %rd102, %rd13, %rd101;
add.s64 %rd103, %rd102, %rd12;
add.s64 %rd104, %rd103, %rd100;
ld.shared.u8 %rs42, [%rd104];
add.s16 %rs43, %rs42, 1;
st.shared.u8 [%rd104], %rs43;
and.b32 %r247, %r36, 255;
xor.b32 %r201, %r247, 128;

	bfe.u32 %r200, %r201, %r110, %r111;

	and.b32 %r248, %r200, 3;
cvt.u64.u32	%rd105, %r248;
bfe.u32 %r249, %r200, 2, 6;
mul.wide.u32 %rd106, %r249, 512;
add.s64 %rd107, %rd13, %rd106;
add.s64 %rd108, %rd107, %rd12;
add.s64 %rd109, %rd108, %rd105;
ld.shared.u8 %rs44, [%rd109];
add.s16 %rs45, %rs44, 1;
st.shared.u8 [%rd109], %rs45;
add.s64 %rd275, %rd275, 1920;
add.s32 %r590, %r590, 1;
setp.ne.s32	%p6, %r590, 0;
@%p6 bra BB76_7;

setp.lt.u32	%p1, %r130, 256;
bar.sync 0;
@!%p1 bra BB76_10;
bra.uni BB76_9;

BB76_9:
shr.u32 %r252, %r130, 5;
and.b32 %r253, %r130, 31;
mul.wide.u32 %rd110, %r252, 512;
add.s64 %rd112, %rd13, %rd110;
mul.wide.u32 %rd113, %r253, 4;
add.s64 %rd114, %rd112, %rd113;
ld.shared.v4.u8 {%rs46, %rs47, %rs48, %rs49}, [%rd114];
cvt.u32.u16	%r254, %rs49;
cvt.u32.u16	%r255, %rs48;
cvt.u32.u16	%r256, %rs47;
cvt.u32.u16	%r257, %rs46;
add.s32 %r258, %r605, %r257;
add.s32 %r259, %r604, %r256;
add.s32 %r260, %r603, %r255;
add.s32 %r261, %r602, %r254;
ld.shared.v4.u8 {%rs50, %rs51, %rs52, %rs53}, [%rd114+128];
cvt.u32.u16	%r262, %rs53;
cvt.u32.u16	%r263, %rs52;
cvt.u32.u16	%r264, %rs51;
cvt.u32.u16	%r265, %rs50;
add.s32 %r266, %r258, %r265;
add.s32 %r267, %r259, %r264;
add.s32 %r268, %r260, %r263;
add.s32 %r269, %r261, %r262;
ld.shared.v4.u8 {%rs54, %rs55, %rs56, %rs57}, [%rd114+256];
cvt.u32.u16	%r270, %rs57;
cvt.u32.u16	%r271, %rs56;
cvt.u32.u16	%r272, %rs55;
cvt.u32.u16	%r273, %rs54;
add.s32 %r274, %r266, %r273;
add.s32 %r275, %r267, %r272;
add.s32 %r276, %r268, %r271;
add.s32 %r277, %r269, %r270;
ld.shared.v4.u8 {%rs58, %rs59, %rs60, %rs61}, [%rd114+384];
cvt.u32.u16	%r278, %rs61;
cvt.u32.u16	%r279, %rs60;
cvt.u32.u16	%r280, %rs59;
cvt.u32.u16	%r281, %rs58;
add.s32 %r605, %r274, %r281;
add.s32 %r604, %r275, %r280;
add.s32 %r603, %r276, %r279;
add.s32 %r602, %r277, %r278;

BB76_10:
shr.u32 %r283, %r130, 5;
add.s32 %r284, %r283, 4;
setp.gt.u32	%p7, %r284, 7;
@%p7 bra BB76_12;

and.b32 %r287, %r130, 31;
mul.wide.u32 %rd115, %r283, 512;
add.s64 %rd117, %rd13, %rd115;
mul.wide.u32 %rd118, %r287, 4;
add.s64 %rd119, %rd117, %rd118;
ld.shared.v4.u8 {%rs62, %rs63, %rs64, %rs65}, [%rd119+2048];
cvt.u32.u16	%r288, %rs65;
cvt.u32.u16	%r289, %rs64;
cvt.u32.u16	%r290, %rs63;
cvt.u32.u16	%r291, %rs62;
add.s32 %r292, %r608, %r291;
add.s32 %r293, %r607, %r290;
add.s32 %r294, %r606, %r289;
add.s32 %r295, %r609, %r288;
ld.shared.v4.u8 {%rs66, %rs67, %rs68, %rs69}, [%rd119+2176];
cvt.u32.u16	%r296, %rs69;
cvt.u32.u16	%r297, %rs68;
cvt.u32.u16	%r298, %rs67;
cvt.u32.u16	%r299, %rs66;
add.s32 %r300, %r292, %r299;
add.s32 %r301, %r293, %r298;
add.s32 %r302, %r294, %r297;
add.s32 %r303, %r295, %r296;
ld.shared.v4.u8 {%rs70, %rs71, %rs72, %rs73}, [%rd119+2304];
cvt.u32.u16	%r304, %rs73;
cvt.u32.u16	%r305, %rs72;
cvt.u32.u16	%r306, %rs71;
cvt.u32.u16	%r307, %rs70;
add.s32 %r308, %r300, %r307;
add.s32 %r309, %r301, %r306;
add.s32 %r310, %r302, %r305;
add.s32 %r311, %r303, %r304;
ld.shared.v4.u8 {%rs74, %rs75, %rs76, %rs77}, [%rd119+2432];
cvt.u32.u16	%r312, %rs77;
cvt.u32.u16	%r313, %rs76;
cvt.u32.u16	%r314, %rs75;
cvt.u32.u16	%r315, %rs74;
add.s32 %r608, %r308, %r315;
add.s32 %r607, %r309, %r314;
add.s32 %r606, %r310, %r313;
add.s32 %r609, %r311, %r312;

BB76_12:
bar.sync 0;
mov.u32 %r317, 0;
st.shared.u32 [%rd14], %r317;
st.shared.u32 [%rd14+512], %r317;
st.shared.u32 [%rd14+1024], %r317;
st.shared.u32 [%rd14+1536], %r317;
st.shared.u32 [%rd14+2048], %r317;
st.shared.u32 [%rd14+2560], %r317;
st.shared.u32 [%rd14+3072], %r317;
st.shared.u32 [%rd14+3584], %r317;
add.s32 %r318, %r20, 34560;
add.s32 %r589, %r20, 32640;
add.s32 %r588, %r588, 32640;
add.s32 %r56, %r20, 1920;
setp.le.s32	%p8, %r318, %r587;
mov.u32 %r599, %r56;
@%p8 bra BB76_6;

BB76_13:
mov.u32 %r596, %r599;
add.s32 %r598, %r596, 1920;
setp.gt.s32	%p9, %r598, %r587;
@%p9 bra BB76_16;

mov.u32 %r597, %r596;

BB76_15:
mov.u32 %r594, %r598;
mov.u32 %r68, %r597;
mov.u32 %r597, %r594;
cvt.s64.s32	%rd138, %r130;
cvt.s64.s32	%rd139, %r68;
add.s64 %rd140, %rd138, %rd139;
add.s64 %rd123, %rd10, %rd140;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd123]; cvt.u16.u8 %rs78, datum;}

	cvt.u32.u16	%r70, %rs78;
add.s32 %r319, %r130, 128;
cvt.s64.s32	%rd141, %r319;
add.s64 %rd142, %rd141, %rd139;
add.s64 %rd124, %rd10, %rd142;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd124]; cvt.u16.u8 %rs79, datum;}

	cvt.u32.u16	%r71, %rs79;
add.s32 %r320, %r130, 256;
cvt.s64.s32	%rd143, %r320;
add.s64 %rd144, %rd143, %rd139;
add.s64 %rd125, %rd10, %rd144;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd125]; cvt.u16.u8 %rs80, datum;}

	cvt.u32.u16	%r72, %rs80;
add.s32 %r321, %r130, 384;
cvt.s64.s32	%rd145, %r321;
add.s64 %rd146, %rd145, %rd139;
add.s64 %rd126, %rd10, %rd146;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd126]; cvt.u16.u8 %rs81, datum;}

	cvt.u32.u16	%r73, %rs81;
add.s32 %r322, %r130, 512;
cvt.s64.s32	%rd147, %r322;
add.s64 %rd148, %rd147, %rd139;
add.s64 %rd127, %rd10, %rd148;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd127]; cvt.u16.u8 %rs82, datum;}

	cvt.u32.u16	%r74, %rs82;
add.s32 %r323, %r130, 640;
cvt.s64.s32	%rd149, %r323;
add.s64 %rd150, %rd149, %rd139;
add.s64 %rd128, %rd10, %rd150;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd128]; cvt.u16.u8 %rs83, datum;}

	cvt.u32.u16	%r75, %rs83;
add.s32 %r324, %r130, 768;
cvt.s64.s32	%rd151, %r324;
add.s64 %rd152, %rd151, %rd139;
add.s64 %rd129, %rd10, %rd152;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd129]; cvt.u16.u8 %rs84, datum;}

	cvt.u32.u16	%r76, %rs84;
add.s32 %r325, %r130, 896;
cvt.s64.s32	%rd153, %r325;
add.s64 %rd154, %rd153, %rd139;
add.s64 %rd130, %rd10, %rd154;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd130]; cvt.u16.u8 %rs85, datum;}

	cvt.u32.u16	%r77, %rs85;
add.s32 %r326, %r130, 1024;
cvt.s64.s32	%rd155, %r326;
add.s64 %rd156, %rd155, %rd139;
add.s64 %rd131, %rd10, %rd156;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd131]; cvt.u16.u8 %rs86, datum;}

	cvt.u32.u16	%r78, %rs86;
add.s32 %r327, %r130, 1152;
cvt.s64.s32	%rd157, %r327;
add.s64 %rd158, %rd157, %rd139;
add.s64 %rd132, %rd10, %rd158;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd132]; cvt.u16.u8 %rs87, datum;}

	cvt.u32.u16	%r79, %rs87;
add.s32 %r328, %r130, 1280;
cvt.s64.s32	%rd159, %r328;
add.s64 %rd160, %rd159, %rd139;
add.s64 %rd133, %rd10, %rd160;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd133]; cvt.u16.u8 %rs88, datum;}

	cvt.u32.u16	%r80, %rs88;
add.s32 %r329, %r130, 1408;
cvt.s64.s32	%rd161, %r329;
add.s64 %rd162, %rd161, %rd139;
add.s64 %rd134, %rd10, %rd162;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd134]; cvt.u16.u8 %rs89, datum;}

	cvt.u32.u16	%r81, %rs89;
add.s32 %r330, %r130, 1536;
cvt.s64.s32	%rd163, %r330;
add.s64 %rd164, %rd163, %rd139;
add.s64 %rd135, %rd10, %rd164;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd135]; cvt.u16.u8 %rs90, datum;}

	cvt.u32.u16	%r82, %rs90;
add.s32 %r331, %r130, 1664;
cvt.s64.s32	%rd165, %r331;
add.s64 %rd166, %rd165, %rd139;
add.s64 %rd136, %rd10, %rd166;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd136]; cvt.u16.u8 %rs91, datum;}

	cvt.u32.u16	%r83, %rs91;
add.s32 %r332, %r130, 1792;
cvt.s64.s32	%rd167, %r332;
add.s64 %rd168, %rd167, %rd139;
add.s64 %rd137, %rd10, %rd168;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd137]; cvt.u16.u8 %rs92, datum;}

	cvt.u32.u16	%r84, %rs92;
bar.sync 0;
and.b32 %r393, %r70, 255;
xor.b32 %r334, %r393, 128;

	bfe.u32 %r333, %r334, %r110, %r111;

	and.b32 %r394, %r333, 3;
cvt.u64.u32	%rd169, %r394;
bfe.u32 %r395, %r333, 2, 6;
mul.wide.u32 %rd170, %r395, 512;
add.s64 %rd172, %rd13, %rd170;
add.s64 %rd174, %rd172, %rd12;
add.s64 %rd175, %rd174, %rd169;
ld.shared.u8 %rs93, [%rd175];
add.s16 %rs94, %rs93, 1;
st.shared.u8 [%rd175], %rs94;
and.b32 %r396, %r71, 255;
xor.b32 %r338, %r396, 128;

	bfe.u32 %r337, %r338, %r110, %r111;

	and.b32 %r397, %r337, 3;
cvt.u64.u32	%rd176, %r397;
bfe.u32 %r398, %r337, 2, 6;
mul.wide.u32 %rd177, %r398, 512;
add.s64 %rd178, %rd13, %rd177;
add.s64 %rd179, %rd178, %rd12;
add.s64 %rd180, %rd179, %rd176;
ld.shared.u8 %rs95, [%rd180];
add.s16 %rs96, %rs95, 1;
st.shared.u8 [%rd180], %rs96;
and.b32 %r399, %r72, 255;
xor.b32 %r342, %r399, 128;

	bfe.u32 %r341, %r342, %r110, %r111;

	and.b32 %r400, %r341, 3;
cvt.u64.u32	%rd181, %r400;
bfe.u32 %r401, %r341, 2, 6;
mul.wide.u32 %rd182, %r401, 512;
add.s64 %rd183, %rd13, %rd182;
add.s64 %rd184, %rd183, %rd12;
add.s64 %rd185, %rd184, %rd181;
ld.shared.u8 %rs97, [%rd185];
add.s16 %rs98, %rs97, 1;
st.shared.u8 [%rd185], %rs98;
and.b32 %r402, %r73, 255;
xor.b32 %r346, %r402, 128;

	bfe.u32 %r345, %r346, %r110, %r111;

	and.b32 %r403, %r345, 3;
cvt.u64.u32	%rd186, %r403;
bfe.u32 %r404, %r345, 2, 6;
mul.wide.u32 %rd187, %r404, 512;
add.s64 %rd188, %rd13, %rd187;
add.s64 %rd189, %rd188, %rd12;
add.s64 %rd190, %rd189, %rd186;
ld.shared.u8 %rs99, [%rd190];
add.s16 %rs100, %rs99, 1;
st.shared.u8 [%rd190], %rs100;
and.b32 %r405, %r74, 255;
xor.b32 %r350, %r405, 128;

	bfe.u32 %r349, %r350, %r110, %r111;

	and.b32 %r406, %r349, 3;
cvt.u64.u32	%rd191, %r406;
bfe.u32 %r407, %r349, 2, 6;
mul.wide.u32 %rd192, %r407, 512;
add.s64 %rd193, %rd13, %rd192;
add.s64 %rd194, %rd193, %rd12;
add.s64 %rd195, %rd194, %rd191;
ld.shared.u8 %rs101, [%rd195];
add.s16 %rs102, %rs101, 1;
st.shared.u8 [%rd195], %rs102;
and.b32 %r408, %r75, 255;
xor.b32 %r354, %r408, 128;

	bfe.u32 %r353, %r354, %r110, %r111;

	and.b32 %r409, %r353, 3;
cvt.u64.u32	%rd196, %r409;
bfe.u32 %r410, %r353, 2, 6;
mul.wide.u32 %rd197, %r410, 512;
add.s64 %rd198, %rd13, %rd197;
add.s64 %rd199, %rd198, %rd12;
add.s64 %rd200, %rd199, %rd196;
ld.shared.u8 %rs103, [%rd200];
add.s16 %rs104, %rs103, 1;
st.shared.u8 [%rd200], %rs104;
and.b32 %r411, %r76, 255;
xor.b32 %r358, %r411, 128;

	bfe.u32 %r357, %r358, %r110, %r111;

	and.b32 %r412, %r357, 3;
cvt.u64.u32	%rd201, %r412;
bfe.u32 %r413, %r357, 2, 6;
mul.wide.u32 %rd202, %r413, 512;
add.s64 %rd203, %rd13, %rd202;
add.s64 %rd204, %rd203, %rd12;
add.s64 %rd205, %rd204, %rd201;
ld.shared.u8 %rs105, [%rd205];
add.s16 %rs106, %rs105, 1;
st.shared.u8 [%rd205], %rs106;
and.b32 %r414, %r77, 255;
xor.b32 %r362, %r414, 128;

	bfe.u32 %r361, %r362, %r110, %r111;

	and.b32 %r415, %r361, 3;
cvt.u64.u32	%rd206, %r415;
bfe.u32 %r416, %r361, 2, 6;
mul.wide.u32 %rd207, %r416, 512;
add.s64 %rd208, %rd13, %rd207;
add.s64 %rd209, %rd208, %rd12;
add.s64 %rd210, %rd209, %rd206;
ld.shared.u8 %rs107, [%rd210];
add.s16 %rs108, %rs107, 1;
st.shared.u8 [%rd210], %rs108;
and.b32 %r417, %r78, 255;
xor.b32 %r366, %r417, 128;

	bfe.u32 %r365, %r366, %r110, %r111;

	and.b32 %r418, %r365, 3;
cvt.u64.u32	%rd211, %r418;
bfe.u32 %r419, %r365, 2, 6;
mul.wide.u32 %rd212, %r419, 512;
add.s64 %rd213, %rd13, %rd212;
add.s64 %rd214, %rd213, %rd12;
add.s64 %rd215, %rd214, %rd211;
ld.shared.u8 %rs109, [%rd215];
add.s16 %rs110, %rs109, 1;
st.shared.u8 [%rd215], %rs110;
and.b32 %r420, %r79, 255;
xor.b32 %r370, %r420, 128;

	bfe.u32 %r369, %r370, %r110, %r111;

	and.b32 %r421, %r369, 3;
cvt.u64.u32	%rd216, %r421;
bfe.u32 %r422, %r369, 2, 6;
mul.wide.u32 %rd217, %r422, 512;
add.s64 %rd218, %rd13, %rd217;
add.s64 %rd219, %rd218, %rd12;
add.s64 %rd220, %rd219, %rd216;
ld.shared.u8 %rs111, [%rd220];
add.s16 %rs112, %rs111, 1;
st.shared.u8 [%rd220], %rs112;
and.b32 %r423, %r80, 255;
xor.b32 %r374, %r423, 128;

	bfe.u32 %r373, %r374, %r110, %r111;

	and.b32 %r424, %r373, 3;
cvt.u64.u32	%rd221, %r424;
bfe.u32 %r425, %r373, 2, 6;
mul.wide.u32 %rd222, %r425, 512;
add.s64 %rd223, %rd13, %rd222;
add.s64 %rd224, %rd223, %rd12;
add.s64 %rd225, %rd224, %rd221;
ld.shared.u8 %rs113, [%rd225];
add.s16 %rs114, %rs113, 1;
st.shared.u8 [%rd225], %rs114;
and.b32 %r426, %r81, 255;
xor.b32 %r378, %r426, 128;

	bfe.u32 %r377, %r378, %r110, %r111;

	and.b32 %r427, %r377, 3;
cvt.u64.u32	%rd226, %r427;
bfe.u32 %r428, %r377, 2, 6;
mul.wide.u32 %rd227, %r428, 512;
add.s64 %rd228, %rd13, %rd227;
add.s64 %rd229, %rd228, %rd12;
add.s64 %rd230, %rd229, %rd226;
ld.shared.u8 %rs115, [%rd230];
add.s16 %rs116, %rs115, 1;
st.shared.u8 [%rd230], %rs116;
and.b32 %r429, %r82, 255;
xor.b32 %r382, %r429, 128;

	bfe.u32 %r381, %r382, %r110, %r111;

	and.b32 %r430, %r381, 3;
cvt.u64.u32	%rd231, %r430;
bfe.u32 %r431, %r381, 2, 6;
mul.wide.u32 %rd232, %r431, 512;
add.s64 %rd233, %rd13, %rd232;
add.s64 %rd234, %rd233, %rd12;
add.s64 %rd235, %rd234, %rd231;
ld.shared.u8 %rs117, [%rd235];
add.s16 %rs118, %rs117, 1;
st.shared.u8 [%rd235], %rs118;
and.b32 %r432, %r83, 255;
xor.b32 %r386, %r432, 128;

	bfe.u32 %r385, %r386, %r110, %r111;

	and.b32 %r433, %r385, 3;
cvt.u64.u32	%rd236, %r433;
bfe.u32 %r434, %r385, 2, 6;
mul.wide.u32 %rd237, %r434, 512;
add.s64 %rd238, %rd13, %rd237;
add.s64 %rd239, %rd238, %rd12;
add.s64 %rd240, %rd239, %rd236;
ld.shared.u8 %rs119, [%rd240];
add.s16 %rs120, %rs119, 1;
st.shared.u8 [%rd240], %rs120;
and.b32 %r435, %r84, 255;
xor.b32 %r390, %r435, 128;

	bfe.u32 %r389, %r390, %r110, %r111;

	and.b32 %r436, %r389, 3;
cvt.u64.u32	%rd241, %r436;
bfe.u32 %r437, %r389, 2, 6;
mul.wide.u32 %rd242, %r437, 512;
add.s64 %rd243, %rd13, %rd242;
add.s64 %rd244, %rd243, %rd12;
add.s64 %rd245, %rd244, %rd241;
ld.shared.u8 %rs121, [%rd245];
add.s16 %rs122, %rs121, 1;
st.shared.u8 [%rd245], %rs122;
add.s32 %r598, %r597, 1920;
setp.le.s32	%p10, %r598, %r587;
mov.u32 %r596, %r597;
@%p10 bra BB76_15;

BB76_16:
add.s32 %r601, %r130, %r596;
setp.ge.s32	%p11, %r601, %r587;
@%p11 bra BB76_19;

add.s32 %r440, %r130, %r596;
cvt.s64.s32	%rd246, %r440;
add.s64 %rd276, %rd10, %rd246;
cvt.u64.u32	%rd5, %r130;
shl.b64 %rd252, %rd5, 2;

BB76_18:

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd276]; cvt.u16.u8 %rs123, datum;}

	cvt.u32.u16	%r445, %rs123;
and.b32 %r446, %r445, 255;
xor.b32 %r442, %r446, 128;

	bfe.u32 %r441, %r442, %r110, %r111;

	and.b32 %r447, %r441, 3;
cvt.u64.u32	%rd248, %r447;
bfe.u32 %r448, %r441, 2, 6;
mul.wide.u32 %rd249, %r448, 512;
add.s64 %rd251, %rd13, %rd249;
add.s64 %rd253, %rd251, %rd252;
add.s64 %rd254, %rd253, %rd248;
ld.shared.u8 %rs124, [%rd254];
add.s16 %rs125, %rs124, 1;
st.shared.u8 [%rd254], %rs125;
add.s64 %rd276, %rd276, 128;
add.s32 %r601, %r601, 128;
setp.lt.s32	%p12, %r601, %r587;
@%p12 bra BB76_18;

BB76_19:
bar.sync 0;
setp.gt.u32	%p13, %r130, 255;
@%p13 bra BB76_21;

shr.u32 %r451, %r130, 5;
and.b32 %r452, %r130, 31;
mul.wide.u32 %rd255, %r451, 512;
add.s64 %rd257, %rd13, %rd255;
mul.wide.u32 %rd258, %r452, 4;
add.s64 %rd259, %rd257, %rd258;
ld.shared.v4.u8 {%rs126, %rs127, %rs128, %rs129}, [%rd259];
cvt.u32.u16	%r453, %rs129;
cvt.u32.u16	%r454, %rs128;
cvt.u32.u16	%r455, %rs127;
cvt.u32.u16	%r456, %rs126;
add.s32 %r457, %r605, %r456;
add.s32 %r458, %r604, %r455;
add.s32 %r459, %r603, %r454;
add.s32 %r460, %r602, %r453;
ld.shared.v4.u8 {%rs130, %rs131, %rs132, %rs133}, [%rd259+128];
cvt.u32.u16	%r461, %rs133;
cvt.u32.u16	%r462, %rs132;
cvt.u32.u16	%r463, %rs131;
cvt.u32.u16	%r464, %rs130;
add.s32 %r465, %r457, %r464;
add.s32 %r466, %r458, %r463;
add.s32 %r467, %r459, %r462;
add.s32 %r468, %r460, %r461;
ld.shared.v4.u8 {%rs134, %rs135, %rs136, %rs137}, [%rd259+256];
cvt.u32.u16	%r469, %rs137;
cvt.u32.u16	%r470, %rs136;
cvt.u32.u16	%r471, %rs135;
cvt.u32.u16	%r472, %rs134;
add.s32 %r473, %r465, %r472;
add.s32 %r474, %r466, %r471;
add.s32 %r475, %r467, %r470;
add.s32 %r476, %r468, %r469;
ld.shared.v4.u8 {%rs138, %rs139, %rs140, %rs141}, [%rd259+384];
cvt.u32.u16	%r477, %rs141;
cvt.u32.u16	%r478, %rs140;
cvt.u32.u16	%r479, %rs139;
cvt.u32.u16	%r480, %rs138;
add.s32 %r605, %r473, %r480;
add.s32 %r604, %r474, %r479;
add.s32 %r603, %r475, %r478;
add.s32 %r602, %r476, %r477;

BB76_21:
shr.u32 %r482, %r130, 5;
add.s32 %r98, %r482, 4;
setp.gt.u32	%p14, %r98, 7;
@%p14 bra BB76_23;

and.b32 %r485, %r130, 31;
mul.wide.u32 %rd260, %r482, 512;
add.s64 %rd262, %rd13, %rd260;
mul.wide.u32 %rd263, %r485, 4;
add.s64 %rd264, %rd262, %rd263;
ld.shared.v4.u8 {%rs142, %rs143, %rs144, %rs145}, [%rd264+2048];
cvt.u32.u16	%r486, %rs145;
cvt.u32.u16	%r487, %rs144;
cvt.u32.u16	%r488, %rs143;
cvt.u32.u16	%r489, %rs142;
add.s32 %r490, %r608, %r489;
add.s32 %r491, %r607, %r488;
add.s32 %r492, %r606, %r487;
add.s32 %r493, %r609, %r486;
ld.shared.v4.u8 {%rs146, %rs147, %rs148, %rs149}, [%rd264+2176];
cvt.u32.u16	%r494, %rs149;
cvt.u32.u16	%r495, %rs148;
cvt.u32.u16	%r496, %rs147;
cvt.u32.u16	%r497, %rs146;
add.s32 %r498, %r490, %r497;
add.s32 %r499, %r491, %r496;
add.s32 %r500, %r492, %r495;
add.s32 %r501, %r493, %r494;
ld.shared.v4.u8 {%rs150, %rs151, %rs152, %rs153}, [%rd264+2304];
cvt.u32.u16	%r502, %rs153;
cvt.u32.u16	%r503, %rs152;
cvt.u32.u16	%r504, %rs151;
cvt.u32.u16	%r505, %rs150;
add.s32 %r506, %r498, %r505;
add.s32 %r507, %r499, %r504;
add.s32 %r508, %r500, %r503;
add.s32 %r509, %r501, %r502;
ld.shared.v4.u8 {%rs154, %rs155, %rs156, %rs157}, [%rd264+2432];
cvt.u32.u16	%r510, %rs157;
cvt.u32.u16	%r511, %rs156;
cvt.u32.u16	%r512, %rs155;
cvt.u32.u16	%r513, %rs154;
add.s32 %r608, %r506, %r513;
add.s32 %r607, %r507, %r512;
add.s32 %r606, %r508, %r511;
add.s32 %r609, %r509, %r510;

BB76_23:
setp.lt.u32	%p2, %r130, 256;
and.b32 %r514, %r130, 31;
cvt.u64.u32	%rd8, %r514;
bar.sync 0;
shr.u32 %r515, %r130, 3;
and.b32 %r516, %r515, 536870908;
mul.wide.u32 %rd265, %r516, 132;
add.s64 %rd267, %rd13, %rd265;
shl.b64 %rd268, %rd8, 2;
add.s64 %rd9, %rd267, %rd268;
@!%p2 bra BB76_25;
bra.uni BB76_24;

BB76_24:
st.shared.u32 [%rd9], %r605;
st.shared.u32 [%rd9+132], %r604;
st.shared.u32 [%rd9+264], %r603;
st.shared.u32 [%rd9+396], %r602;

BB76_25:
@%p14 bra BB76_27;

st.shared.u32 [%rd9+2112], %r608;
st.shared.u32 [%rd9+2244], %r607;
st.shared.u32 [%rd9+2376], %r606;
st.shared.u32 [%rd9+2508], %r609;

BB76_27:
bar.sync 0;
setp.gt.u32	%p16, %r130, 31;
@%p16 bra BB76_29;

mul.wide.u32 %rd269, %r130, 132;
add.s64 %rd271, %rd13, %rd269;
ld.shared.u32 %r520, [%rd271+4];
ld.shared.u32 %r521, [%rd271];
add.s32 %r522, %r520, %r521;
ld.shared.u32 %r523, [%rd271+8];
add.s32 %r524, %r522, %r523;
ld.shared.u32 %r525, [%rd271+12];
add.s32 %r526, %r524, %r525;
ld.shared.u32 %r527, [%rd271+16];
add.s32 %r528, %r526, %r527;
ld.shared.u32 %r529, [%rd271+20];
add.s32 %r530, %r528, %r529;
ld.shared.u32 %r531, [%rd271+24];
add.s32 %r532, %r530, %r531;
ld.shared.u32 %r533, [%rd271+28];
add.s32 %r534, %r532, %r533;
ld.shared.u32 %r535, [%rd271+32];
add.s32 %r536, %r534, %r535;
ld.shared.u32 %r537, [%rd271+36];
add.s32 %r538, %r536, %r537;
ld.shared.u32 %r539, [%rd271+40];
add.s32 %r540, %r538, %r539;
ld.shared.u32 %r541, [%rd271+44];
add.s32 %r542, %r540, %r541;
ld.shared.u32 %r543, [%rd271+48];
add.s32 %r544, %r542, %r543;
ld.shared.u32 %r545, [%rd271+52];
add.s32 %r546, %r544, %r545;
ld.shared.u32 %r547, [%rd271+56];
add.s32 %r548, %r546, %r547;
ld.shared.u32 %r549, [%rd271+60];
add.s32 %r550, %r548, %r549;
ld.shared.u32 %r551, [%rd271+64];
add.s32 %r552, %r550, %r551;
ld.shared.u32 %r553, [%rd271+68];
add.s32 %r554, %r552, %r553;
ld.shared.u32 %r555, [%rd271+72];
add.s32 %r556, %r554, %r555;
ld.shared.u32 %r557, [%rd271+76];
add.s32 %r558, %r556, %r557;
ld.shared.u32 %r559, [%rd271+80];
add.s32 %r560, %r558, %r559;
ld.shared.u32 %r561, [%rd271+84];
add.s32 %r562, %r560, %r561;
ld.shared.u32 %r563, [%rd271+88];
add.s32 %r564, %r562, %r563;
ld.shared.u32 %r565, [%rd271+92];
add.s32 %r566, %r564, %r565;
ld.shared.u32 %r567, [%rd271+96];
add.s32 %r568, %r566, %r567;
ld.shared.u32 %r569, [%rd271+100];
add.s32 %r570, %r568, %r569;
ld.shared.u32 %r571, [%rd271+104];
add.s32 %r572, %r570, %r571;
ld.shared.u32 %r573, [%rd271+108];
add.s32 %r574, %r572, %r573;
ld.shared.u32 %r575, [%rd271+112];
add.s32 %r576, %r574, %r575;
ld.shared.u32 %r577, [%rd271+116];
add.s32 %r578, %r576, %r577;
ld.shared.u32 %r579, [%rd271+120];
add.s32 %r580, %r578, %r579;
ld.shared.u32 %r581, [%rd271+124];
add.s32 %r610, %r580, %r581;

BB76_29:
@%p16 bra BB76_31;

mov.u32 %r583, %nctaid.x;
mad.lo.s32 %r586, %r583, %r130, %r1;
cvta.to.global.u64 %rd272, %rd11;
mul.wide.u32 %rd273, %r586, 4;
add.s64 %rd274, %rd272, %rd273;
st.global.u32 [%rd274], %r610;

BB76_31:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE19PtxAltUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE(
.param .u64 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE19PtxAltUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_0,
.param .u64 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE19PtxAltUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_1,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE19PtxAltUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_2,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE19PtxAltUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_3,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE19PtxAltUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_4,
.param .u8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE19PtxAltUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_5,
.param .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE19PtxAltUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6[36]
)
.maxntid 128, 1, 1
{
.reg .pred %p<15>;
.reg .b16 %rs<126>;
.reg .b32 %r<509>;
.reg .b64 %rd<267>;

	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE19PtxAltUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE$__cuda_local_var_232292_74_non_const_temp_storage[2112];

ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE19PtxAltUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_0];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE19PtxAltUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_1];
ld.param.u32 %r84, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE19PtxAltUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_3];
ld.param.u32 %r85, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE19PtxAltUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_4];
ld.param.u32 %r94, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE19PtxAltUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+32];
ld.param.u32 %r93, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE19PtxAltUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+28];
ld.param.u32 %r91, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE19PtxAltUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+20];
ld.param.u32 %r90, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE19PtxAltUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+16];
ld.param.u32 %r89, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE19PtxAltUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+12];
ld.param.u32 %r88, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE19PtxAltUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+8];
ld.param.u32 %r86, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE19PtxAltUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6];
ld.param.u32 %r87, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE19PtxAltUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+4];
mov.u32 %r1, %ctaid.x;
setp.lt.s32	%p3, %r1, %r87;
@%p3 bra BB77_3;
bra.uni BB77_1;

BB77_3:
mul.lo.s32 %r502, %r1, %r88;
add.s32 %r489, %r502, %r88;
bra.uni BB77_4;

BB77_1:
mov.u32 %r489, %r94;
mov.u32 %r502, %r93;
setp.ge.s32	%p4, %r1, %r86;
@%p4 bra BB77_4;

mad.lo.s32 %r502, %r1, %r89, %r90;
add.s32 %r95, %r502, %r89;
min.s32 %r489, %r95, %r91;

BB77_4:
mov.u32 %r8, %r502;
mov.u32 %r100, %tid.x;
mul.wide.u32 %rd14, %r100, 4;
mov.u64 %rd15, _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE19PtxAltUpsweepPolicyELb0EaiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE$__cuda_local_var_232292_74_non_const_temp_storage;
add.s64 %rd16, %rd15, %rd14;
mov.u32 %r507, 0;
st.shared.u32 [%rd16], %r507;
st.shared.u32 [%rd16+512], %r507;
st.shared.u32 [%rd16+1024], %r507;
st.shared.u32 [%rd16+1536], %r507;
add.s32 %r101, %r8, 32640;
setp.gt.s32	%p5, %r101, %r489;
mov.u32 %r506, %r507;
mov.u32 %r505, %r507;
mov.u32 %r504, %r507;
mov.u32 %r501, %r8;
@%p5 bra BB77_11;

add.s32 %r491, %r8, 30720;
mov.u32 %r507, 0;
mov.u32 %r506, %r507;
mov.u32 %r505, %r507;
mov.u32 %r504, %r507;
mov.u32 %r490, %r507;

BB77_6:
add.s32 %r108, %r8, %r490;
cvt.s64.s32	%rd17, %r108;
cvt.s64.s32	%rd18, %r100;
add.s64 %rd19, %rd12, %rd18;
add.s64 %rd265, %rd19, %rd17;
mov.u32 %r492, -17;

BB77_7:

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd265]; cvt.u16.u8 %rs1, datum;}

	cvt.u32.u16	%r18, %rs1;
add.s64 %rd21, %rd265, 128;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd21]; cvt.u16.u8 %rs2, datum;}

	cvt.u32.u16	%r19, %rs2;
add.s64 %rd22, %rd265, 256;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd22]; cvt.u16.u8 %rs3, datum;}

	cvt.u32.u16	%r20, %rs3;
add.s64 %rd23, %rd265, 384;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd23]; cvt.u16.u8 %rs4, datum;}

	cvt.u32.u16	%r21, %rs4;
add.s64 %rd24, %rd265, 512;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd24]; cvt.u16.u8 %rs5, datum;}

	cvt.u32.u16	%r22, %rs5;
add.s64 %rd25, %rd265, 640;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd25]; cvt.u16.u8 %rs6, datum;}

	cvt.u32.u16	%r23, %rs6;
add.s64 %rd26, %rd265, 768;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd26]; cvt.u16.u8 %rs7, datum;}

	cvt.u32.u16	%r24, %rs7;
add.s64 %rd27, %rd265, 896;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd27]; cvt.u16.u8 %rs8, datum;}

	cvt.u32.u16	%r25, %rs8;
add.s64 %rd28, %rd265, 1024;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd28]; cvt.u16.u8 %rs9, datum;}

	cvt.u32.u16	%r26, %rs9;
add.s64 %rd29, %rd265, 1152;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd29]; cvt.u16.u8 %rs10, datum;}

	cvt.u32.u16	%r27, %rs10;
add.s64 %rd30, %rd265, 1280;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd30]; cvt.u16.u8 %rs11, datum;}

	cvt.u32.u16	%r28, %rs11;
add.s64 %rd31, %rd265, 1408;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd31]; cvt.u16.u8 %rs12, datum;}

	cvt.u32.u16	%r29, %rs12;
add.s64 %rd32, %rd265, 1536;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd32]; cvt.u16.u8 %rs13, datum;}

	cvt.u32.u16	%r30, %rs13;
add.s64 %rd33, %rd265, 1664;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd33]; cvt.u16.u8 %rs14, datum;}

	cvt.u32.u16	%r31, %rs14;
add.s64 %rd34, %rd265, 1792;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd34]; cvt.u16.u8 %rs15, datum;}

	cvt.u32.u16	%r32, %rs15;
bar.sync 0;
and.b32 %r170, %r18, 255;
xor.b32 %r111, %r170, 128;

	bfe.u32 %r110, %r111, %r84, %r85;

	and.b32 %r171, %r110, 3;
cvt.u64.u32	%rd35, %r171;
bfe.u32 %r172, %r110, 2, 6;
mul.wide.u32 %rd36, %r172, 512;
add.s64 %rd38, %rd15, %rd36;
add.s64 %rd40, %rd38, %rd14;
add.s64 %rd41, %rd40, %rd35;
ld.shared.u8 %rs16, [%rd41];
add.s16 %rs17, %rs16, 1;
st.shared.u8 [%rd41], %rs17;
and.b32 %r174, %r19, 255;
xor.b32 %r115, %r174, 128;

	bfe.u32 %r114, %r115, %r84, %r85;

	and.b32 %r175, %r114, 3;
cvt.u64.u32	%rd42, %r175;
bfe.u32 %r176, %r114, 2, 6;
mul.wide.u32 %rd43, %r176, 512;
add.s64 %rd44, %rd15, %rd43;
add.s64 %rd45, %rd44, %rd14;
add.s64 %rd46, %rd45, %rd42;
ld.shared.u8 %rs18, [%rd46];
add.s16 %rs19, %rs18, 1;
st.shared.u8 [%rd46], %rs19;
and.b32 %r177, %r20, 255;
xor.b32 %r119, %r177, 128;

	bfe.u32 %r118, %r119, %r84, %r85;

	and.b32 %r178, %r118, 3;
cvt.u64.u32	%rd47, %r178;
bfe.u32 %r179, %r118, 2, 6;
mul.wide.u32 %rd48, %r179, 512;
add.s64 %rd49, %rd15, %rd48;
add.s64 %rd50, %rd49, %rd14;
add.s64 %rd51, %rd50, %rd47;
ld.shared.u8 %rs20, [%rd51];
add.s16 %rs21, %rs20, 1;
st.shared.u8 [%rd51], %rs21;
and.b32 %r180, %r21, 255;
xor.b32 %r123, %r180, 128;

	bfe.u32 %r122, %r123, %r84, %r85;

	and.b32 %r181, %r122, 3;
cvt.u64.u32	%rd52, %r181;
bfe.u32 %r182, %r122, 2, 6;
mul.wide.u32 %rd53, %r182, 512;
add.s64 %rd54, %rd15, %rd53;
add.s64 %rd55, %rd54, %rd14;
add.s64 %rd56, %rd55, %rd52;
ld.shared.u8 %rs22, [%rd56];
add.s16 %rs23, %rs22, 1;
st.shared.u8 [%rd56], %rs23;
and.b32 %r183, %r22, 255;
xor.b32 %r127, %r183, 128;

	bfe.u32 %r126, %r127, %r84, %r85;

	and.b32 %r184, %r126, 3;
cvt.u64.u32	%rd57, %r184;
bfe.u32 %r185, %r126, 2, 6;
mul.wide.u32 %rd58, %r185, 512;
add.s64 %rd59, %rd15, %rd58;
add.s64 %rd60, %rd59, %rd14;
add.s64 %rd61, %rd60, %rd57;
ld.shared.u8 %rs24, [%rd61];
add.s16 %rs25, %rs24, 1;
st.shared.u8 [%rd61], %rs25;
and.b32 %r186, %r23, 255;
xor.b32 %r131, %r186, 128;

	bfe.u32 %r130, %r131, %r84, %r85;

	and.b32 %r187, %r130, 3;
cvt.u64.u32	%rd62, %r187;
bfe.u32 %r188, %r130, 2, 6;
mul.wide.u32 %rd63, %r188, 512;
add.s64 %rd64, %rd15, %rd63;
add.s64 %rd65, %rd64, %rd14;
add.s64 %rd66, %rd65, %rd62;
ld.shared.u8 %rs26, [%rd66];
add.s16 %rs27, %rs26, 1;
st.shared.u8 [%rd66], %rs27;
and.b32 %r189, %r24, 255;
xor.b32 %r135, %r189, 128;

	bfe.u32 %r134, %r135, %r84, %r85;

	and.b32 %r190, %r134, 3;
cvt.u64.u32	%rd67, %r190;
bfe.u32 %r191, %r134, 2, 6;
mul.wide.u32 %rd68, %r191, 512;
add.s64 %rd69, %rd15, %rd68;
add.s64 %rd70, %rd69, %rd14;
add.s64 %rd71, %rd70, %rd67;
ld.shared.u8 %rs28, [%rd71];
add.s16 %rs29, %rs28, 1;
st.shared.u8 [%rd71], %rs29;
and.b32 %r192, %r25, 255;
xor.b32 %r139, %r192, 128;

	bfe.u32 %r138, %r139, %r84, %r85;

	and.b32 %r193, %r138, 3;
cvt.u64.u32	%rd72, %r193;
bfe.u32 %r194, %r138, 2, 6;
mul.wide.u32 %rd73, %r194, 512;
add.s64 %rd74, %rd15, %rd73;
add.s64 %rd75, %rd74, %rd14;
add.s64 %rd76, %rd75, %rd72;
ld.shared.u8 %rs30, [%rd76];
add.s16 %rs31, %rs30, 1;
st.shared.u8 [%rd76], %rs31;
and.b32 %r195, %r26, 255;
xor.b32 %r143, %r195, 128;

	bfe.u32 %r142, %r143, %r84, %r85;

	and.b32 %r196, %r142, 3;
cvt.u64.u32	%rd77, %r196;
bfe.u32 %r197, %r142, 2, 6;
mul.wide.u32 %rd78, %r197, 512;
add.s64 %rd79, %rd15, %rd78;
add.s64 %rd80, %rd79, %rd14;
add.s64 %rd81, %rd80, %rd77;
ld.shared.u8 %rs32, [%rd81];
add.s16 %rs33, %rs32, 1;
st.shared.u8 [%rd81], %rs33;
and.b32 %r198, %r27, 255;
xor.b32 %r147, %r198, 128;

	bfe.u32 %r146, %r147, %r84, %r85;

	and.b32 %r199, %r146, 3;
cvt.u64.u32	%rd82, %r199;
bfe.u32 %r200, %r146, 2, 6;
mul.wide.u32 %rd83, %r200, 512;
add.s64 %rd84, %rd15, %rd83;
add.s64 %rd85, %rd84, %rd14;
add.s64 %rd86, %rd85, %rd82;
ld.shared.u8 %rs34, [%rd86];
add.s16 %rs35, %rs34, 1;
st.shared.u8 [%rd86], %rs35;
and.b32 %r201, %r28, 255;
xor.b32 %r151, %r201, 128;

	bfe.u32 %r150, %r151, %r84, %r85;

	and.b32 %r202, %r150, 3;
cvt.u64.u32	%rd87, %r202;
bfe.u32 %r203, %r150, 2, 6;
mul.wide.u32 %rd88, %r203, 512;
add.s64 %rd89, %rd15, %rd88;
add.s64 %rd90, %rd89, %rd14;
add.s64 %rd91, %rd90, %rd87;
ld.shared.u8 %rs36, [%rd91];
add.s16 %rs37, %rs36, 1;
st.shared.u8 [%rd91], %rs37;
and.b32 %r204, %r29, 255;
xor.b32 %r155, %r204, 128;

	bfe.u32 %r154, %r155, %r84, %r85;

	and.b32 %r205, %r154, 3;
cvt.u64.u32	%rd92, %r205;
bfe.u32 %r206, %r154, 2, 6;
mul.wide.u32 %rd93, %r206, 512;
add.s64 %rd94, %rd15, %rd93;
add.s64 %rd95, %rd94, %rd14;
add.s64 %rd96, %rd95, %rd92;
ld.shared.u8 %rs38, [%rd96];
add.s16 %rs39, %rs38, 1;
st.shared.u8 [%rd96], %rs39;
and.b32 %r207, %r30, 255;
xor.b32 %r159, %r207, 128;

	bfe.u32 %r158, %r159, %r84, %r85;

	and.b32 %r208, %r158, 3;
cvt.u64.u32	%rd97, %r208;
bfe.u32 %r209, %r158, 2, 6;
mul.wide.u32 %rd98, %r209, 512;
add.s64 %rd99, %rd15, %rd98;
add.s64 %rd100, %rd99, %rd14;
add.s64 %rd101, %rd100, %rd97;
ld.shared.u8 %rs40, [%rd101];
add.s16 %rs41, %rs40, 1;
st.shared.u8 [%rd101], %rs41;
and.b32 %r210, %r31, 255;
xor.b32 %r163, %r210, 128;

	bfe.u32 %r162, %r163, %r84, %r85;

	and.b32 %r211, %r162, 3;
cvt.u64.u32	%rd102, %r211;
bfe.u32 %r212, %r162, 2, 6;
mul.wide.u32 %rd103, %r212, 512;
add.s64 %rd104, %rd15, %rd103;
add.s64 %rd105, %rd104, %rd14;
add.s64 %rd106, %rd105, %rd102;
ld.shared.u8 %rs42, [%rd106];
add.s16 %rs43, %rs42, 1;
st.shared.u8 [%rd106], %rs43;
and.b32 %r213, %r32, 255;
xor.b32 %r167, %r213, 128;

	bfe.u32 %r166, %r167, %r84, %r85;

	and.b32 %r214, %r166, 3;
cvt.u64.u32	%rd107, %r214;
bfe.u32 %r215, %r166, 2, 6;
mul.wide.u32 %rd108, %r215, 512;
add.s64 %rd109, %rd15, %rd108;
add.s64 %rd110, %rd109, %rd14;
add.s64 %rd111, %rd110, %rd107;
ld.shared.u8 %rs44, [%rd111];
add.s16 %rs45, %rs44, 1;
st.shared.u8 [%rd111], %rs45;
add.s64 %rd265, %rd265, 1920;
add.s32 %r492, %r492, 1;
setp.ne.s32	%p6, %r492, 0;
@%p6 bra BB77_7;

setp.lt.u32	%p1, %r100, 128;
bar.sync 0;
@!%p1 bra BB77_10;
bra.uni BB77_9;

BB77_9:
shr.u32 %r218, %r100, 5;
and.b32 %r219, %r100, 31;
mul.wide.u32 %rd112, %r218, 512;
add.s64 %rd114, %rd15, %rd112;
mul.wide.u32 %rd115, %r219, 4;
add.s64 %rd116, %rd114, %rd115;
ld.shared.v4.u8 {%rs46, %rs47, %rs48, %rs49}, [%rd116];
cvt.u32.u16	%r220, %rs49;
cvt.u32.u16	%r221, %rs48;
cvt.u32.u16	%r222, %rs47;
cvt.u32.u16	%r223, %rs46;
add.s32 %r224, %r506, %r223;
add.s32 %r225, %r505, %r222;
add.s32 %r226, %r504, %r221;
add.s32 %r227, %r507, %r220;
ld.shared.v4.u8 {%rs50, %rs51, %rs52, %rs53}, [%rd116+128];
cvt.u32.u16	%r228, %rs53;
cvt.u32.u16	%r229, %rs52;
cvt.u32.u16	%r230, %rs51;
cvt.u32.u16	%r231, %rs50;
add.s32 %r232, %r224, %r231;
add.s32 %r233, %r225, %r230;
add.s32 %r234, %r226, %r229;
add.s32 %r235, %r227, %r228;
ld.shared.v4.u8 {%rs54, %rs55, %rs56, %rs57}, [%rd116+256];
cvt.u32.u16	%r236, %rs57;
cvt.u32.u16	%r237, %rs56;
cvt.u32.u16	%r238, %rs55;
cvt.u32.u16	%r239, %rs54;
add.s32 %r240, %r232, %r239;
add.s32 %r241, %r233, %r238;
add.s32 %r242, %r234, %r237;
add.s32 %r243, %r235, %r236;
ld.shared.v4.u8 {%rs58, %rs59, %rs60, %rs61}, [%rd116+384];
cvt.u32.u16	%r244, %rs61;
cvt.u32.u16	%r245, %rs60;
cvt.u32.u16	%r246, %rs59;
cvt.u32.u16	%r247, %rs58;
add.s32 %r506, %r240, %r247;
add.s32 %r505, %r241, %r246;
add.s32 %r504, %r242, %r245;
add.s32 %r507, %r243, %r244;

BB77_10:
bar.sync 0;
mov.u32 %r249, 0;
st.shared.u32 [%rd16], %r249;
st.shared.u32 [%rd16+512], %r249;
st.shared.u32 [%rd16+1024], %r249;
st.shared.u32 [%rd16+1536], %r249;
add.s32 %r42, %r491, 1920;
add.s32 %r250, %r491, 34560;
add.s32 %r491, %r491, 32640;
add.s32 %r490, %r490, 32640;
setp.le.s32	%p7, %r250, %r489;
mov.u32 %r501, %r42;
@%p7 bra BB77_6;

BB77_11:
mov.u32 %r498, %r501;
add.s32 %r500, %r498, 1920;
setp.gt.s32	%p8, %r500, %r489;
@%p8 bra BB77_14;

add.s32 %r252, %r100, 128;
cvt.s64.s32	%rd4, %r252;
add.s32 %r253, %r100, 256;
cvt.s64.s32	%rd5, %r253;
add.s32 %r254, %r100, 384;
cvt.s64.s32	%rd6, %r254;
cvt.u64.u32	%rd7, %r100;
shl.b64 %rd167, %rd7, 2;
mov.u32 %r499, %r498;

BB77_13:
mov.u32 %r496, %r500;
mov.u32 %r52, %r499;
mov.u32 %r499, %r496;
cvt.s64.s32	%rd135, %r100;
cvt.s64.s32	%rd136, %r52;
add.s64 %rd137, %rd135, %rd136;
add.s64 %rd120, %rd12, %rd137;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd120]; cvt.u16.u8 %rs62, datum;}

	cvt.u32.u16	%r53, %rs62;
add.s64 %rd138, %rd4, %rd136;
add.s64 %rd121, %rd12, %rd138;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd121]; cvt.u16.u8 %rs63, datum;}

	cvt.u32.u16	%r54, %rs63;
add.s64 %rd139, %rd5, %rd136;
add.s64 %rd122, %rd12, %rd139;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd122]; cvt.u16.u8 %rs64, datum;}

	cvt.u32.u16	%r55, %rs64;
add.s64 %rd140, %rd6, %rd136;
add.s64 %rd123, %rd12, %rd140;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd123]; cvt.u16.u8 %rs65, datum;}

	cvt.u32.u16	%r56, %rs65;
add.s32 %r256, %r100, 512;
cvt.s64.s32	%rd141, %r256;
add.s64 %rd142, %rd141, %rd136;
add.s64 %rd124, %rd12, %rd142;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd124]; cvt.u16.u8 %rs66, datum;}

	cvt.u32.u16	%r57, %rs66;
add.s32 %r257, %r100, 640;
cvt.s64.s32	%rd143, %r257;
add.s64 %rd144, %rd143, %rd136;
add.s64 %rd125, %rd12, %rd144;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd125]; cvt.u16.u8 %rs67, datum;}

	cvt.u32.u16	%r58, %rs67;
add.s32 %r258, %r100, 768;
cvt.s64.s32	%rd145, %r258;
add.s64 %rd146, %rd145, %rd136;
add.s64 %rd126, %rd12, %rd146;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd126]; cvt.u16.u8 %rs68, datum;}

	cvt.u32.u16	%r59, %rs68;
add.s32 %r259, %r100, 896;
cvt.s64.s32	%rd147, %r259;
add.s64 %rd148, %rd147, %rd136;
add.s64 %rd127, %rd12, %rd148;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd127]; cvt.u16.u8 %rs69, datum;}

	cvt.u32.u16	%r60, %rs69;
add.s32 %r260, %r100, 1024;
cvt.s64.s32	%rd149, %r260;
add.s64 %rd150, %rd149, %rd136;
add.s64 %rd128, %rd12, %rd150;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd128]; cvt.u16.u8 %rs70, datum;}

	cvt.u32.u16	%r61, %rs70;
add.s32 %r261, %r100, 1152;
cvt.s64.s32	%rd151, %r261;
add.s64 %rd152, %rd151, %rd136;
add.s64 %rd129, %rd12, %rd152;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd129]; cvt.u16.u8 %rs71, datum;}

	cvt.u32.u16	%r62, %rs71;
add.s32 %r262, %r100, 1280;
cvt.s64.s32	%rd153, %r262;
add.s64 %rd154, %rd153, %rd136;
add.s64 %rd130, %rd12, %rd154;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd130]; cvt.u16.u8 %rs72, datum;}

	cvt.u32.u16	%r63, %rs72;
add.s32 %r263, %r100, 1408;
cvt.s64.s32	%rd155, %r263;
add.s64 %rd156, %rd155, %rd136;
add.s64 %rd131, %rd12, %rd156;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd131]; cvt.u16.u8 %rs73, datum;}

	cvt.u32.u16	%r64, %rs73;
add.s32 %r264, %r100, 1536;
cvt.s64.s32	%rd157, %r264;
add.s64 %rd158, %rd157, %rd136;
add.s64 %rd132, %rd12, %rd158;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd132]; cvt.u16.u8 %rs74, datum;}

	cvt.u32.u16	%r65, %rs74;
add.s32 %r265, %r100, 1664;
cvt.s64.s32	%rd159, %r265;
add.s64 %rd160, %rd159, %rd136;
add.s64 %rd133, %rd12, %rd160;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd133]; cvt.u16.u8 %rs75, datum;}

	cvt.u32.u16	%r66, %rs75;
add.s32 %r266, %r100, 1792;
cvt.s64.s32	%rd161, %r266;
add.s64 %rd162, %rd161, %rd136;
add.s64 %rd134, %rd12, %rd162;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd134]; cvt.u16.u8 %rs76, datum;}

	cvt.u32.u16	%r67, %rs76;
bar.sync 0;
and.b32 %r327, %r53, 255;
xor.b32 %r268, %r327, 128;

	bfe.u32 %r267, %r268, %r84, %r85;

	and.b32 %r328, %r267, 3;
cvt.u64.u32	%rd163, %r328;
bfe.u32 %r329, %r267, 2, 6;
mul.wide.u32 %rd164, %r329, 512;
add.s64 %rd166, %rd15, %rd164;
add.s64 %rd168, %rd166, %rd167;
add.s64 %rd169, %rd168, %rd163;
ld.shared.u8 %rs77, [%rd169];
add.s16 %rs78, %rs77, 1;
st.shared.u8 [%rd169], %rs78;
and.b32 %r330, %r54, 255;
xor.b32 %r272, %r330, 128;

	bfe.u32 %r271, %r272, %r84, %r85;

	and.b32 %r331, %r271, 3;
cvt.u64.u32	%rd170, %r331;
bfe.u32 %r332, %r271, 2, 6;
mul.wide.u32 %rd171, %r332, 512;
add.s64 %rd172, %rd15, %rd171;
add.s64 %rd173, %rd172, %rd167;
add.s64 %rd174, %rd173, %rd170;
ld.shared.u8 %rs79, [%rd174];
add.s16 %rs80, %rs79, 1;
st.shared.u8 [%rd174], %rs80;
and.b32 %r333, %r55, 255;
xor.b32 %r276, %r333, 128;

	bfe.u32 %r275, %r276, %r84, %r85;

	and.b32 %r334, %r275, 3;
cvt.u64.u32	%rd175, %r334;
bfe.u32 %r335, %r275, 2, 6;
mul.wide.u32 %rd176, %r335, 512;
add.s64 %rd177, %rd15, %rd176;
add.s64 %rd178, %rd177, %rd167;
add.s64 %rd179, %rd178, %rd175;
ld.shared.u8 %rs81, [%rd179];
add.s16 %rs82, %rs81, 1;
st.shared.u8 [%rd179], %rs82;
and.b32 %r336, %r56, 255;
xor.b32 %r280, %r336, 128;

	bfe.u32 %r279, %r280, %r84, %r85;

	and.b32 %r337, %r279, 3;
cvt.u64.u32	%rd180, %r337;
bfe.u32 %r338, %r279, 2, 6;
mul.wide.u32 %rd181, %r338, 512;
add.s64 %rd182, %rd15, %rd181;
add.s64 %rd183, %rd182, %rd167;
add.s64 %rd184, %rd183, %rd180;
ld.shared.u8 %rs83, [%rd184];
add.s16 %rs84, %rs83, 1;
st.shared.u8 [%rd184], %rs84;
and.b32 %r339, %r57, 255;
xor.b32 %r284, %r339, 128;

	bfe.u32 %r283, %r284, %r84, %r85;

	and.b32 %r340, %r283, 3;
cvt.u64.u32	%rd185, %r340;
bfe.u32 %r341, %r283, 2, 6;
mul.wide.u32 %rd186, %r341, 512;
add.s64 %rd187, %rd15, %rd186;
add.s64 %rd188, %rd187, %rd167;
add.s64 %rd189, %rd188, %rd185;
ld.shared.u8 %rs85, [%rd189];
add.s16 %rs86, %rs85, 1;
st.shared.u8 [%rd189], %rs86;
and.b32 %r342, %r58, 255;
xor.b32 %r288, %r342, 128;

	bfe.u32 %r287, %r288, %r84, %r85;

	and.b32 %r343, %r287, 3;
cvt.u64.u32	%rd190, %r343;
bfe.u32 %r344, %r287, 2, 6;
mul.wide.u32 %rd191, %r344, 512;
add.s64 %rd192, %rd15, %rd191;
add.s64 %rd193, %rd192, %rd167;
add.s64 %rd194, %rd193, %rd190;
ld.shared.u8 %rs87, [%rd194];
add.s16 %rs88, %rs87, 1;
st.shared.u8 [%rd194], %rs88;
and.b32 %r345, %r59, 255;
xor.b32 %r292, %r345, 128;

	bfe.u32 %r291, %r292, %r84, %r85;

	and.b32 %r346, %r291, 3;
cvt.u64.u32	%rd195, %r346;
bfe.u32 %r347, %r291, 2, 6;
mul.wide.u32 %rd196, %r347, 512;
add.s64 %rd197, %rd15, %rd196;
add.s64 %rd198, %rd197, %rd167;
add.s64 %rd199, %rd198, %rd195;
ld.shared.u8 %rs89, [%rd199];
add.s16 %rs90, %rs89, 1;
st.shared.u8 [%rd199], %rs90;
and.b32 %r348, %r60, 255;
xor.b32 %r296, %r348, 128;

	bfe.u32 %r295, %r296, %r84, %r85;

	and.b32 %r349, %r295, 3;
cvt.u64.u32	%rd200, %r349;
bfe.u32 %r350, %r295, 2, 6;
mul.wide.u32 %rd201, %r350, 512;
add.s64 %rd202, %rd15, %rd201;
add.s64 %rd203, %rd202, %rd167;
add.s64 %rd204, %rd203, %rd200;
ld.shared.u8 %rs91, [%rd204];
add.s16 %rs92, %rs91, 1;
st.shared.u8 [%rd204], %rs92;
and.b32 %r351, %r61, 255;
xor.b32 %r300, %r351, 128;

	bfe.u32 %r299, %r300, %r84, %r85;

	and.b32 %r352, %r299, 3;
cvt.u64.u32	%rd205, %r352;
bfe.u32 %r353, %r299, 2, 6;
mul.wide.u32 %rd206, %r353, 512;
add.s64 %rd207, %rd15, %rd206;
add.s64 %rd208, %rd207, %rd167;
add.s64 %rd209, %rd208, %rd205;
ld.shared.u8 %rs93, [%rd209];
add.s16 %rs94, %rs93, 1;
st.shared.u8 [%rd209], %rs94;
and.b32 %r354, %r62, 255;
xor.b32 %r304, %r354, 128;

	bfe.u32 %r303, %r304, %r84, %r85;

	and.b32 %r355, %r303, 3;
cvt.u64.u32	%rd210, %r355;
bfe.u32 %r356, %r303, 2, 6;
mul.wide.u32 %rd211, %r356, 512;
add.s64 %rd212, %rd15, %rd211;
add.s64 %rd213, %rd212, %rd167;
add.s64 %rd214, %rd213, %rd210;
ld.shared.u8 %rs95, [%rd214];
add.s16 %rs96, %rs95, 1;
st.shared.u8 [%rd214], %rs96;
and.b32 %r357, %r63, 255;
xor.b32 %r308, %r357, 128;

	bfe.u32 %r307, %r308, %r84, %r85;

	and.b32 %r358, %r307, 3;
cvt.u64.u32	%rd215, %r358;
bfe.u32 %r359, %r307, 2, 6;
mul.wide.u32 %rd216, %r359, 512;
add.s64 %rd217, %rd15, %rd216;
add.s64 %rd218, %rd217, %rd167;
add.s64 %rd219, %rd218, %rd215;
ld.shared.u8 %rs97, [%rd219];
add.s16 %rs98, %rs97, 1;
st.shared.u8 [%rd219], %rs98;
and.b32 %r360, %r64, 255;
xor.b32 %r312, %r360, 128;

	bfe.u32 %r311, %r312, %r84, %r85;

	and.b32 %r361, %r311, 3;
cvt.u64.u32	%rd220, %r361;
bfe.u32 %r362, %r311, 2, 6;
mul.wide.u32 %rd221, %r362, 512;
add.s64 %rd222, %rd15, %rd221;
add.s64 %rd223, %rd222, %rd167;
add.s64 %rd224, %rd223, %rd220;
ld.shared.u8 %rs99, [%rd224];
add.s16 %rs100, %rs99, 1;
st.shared.u8 [%rd224], %rs100;
and.b32 %r363, %r65, 255;
xor.b32 %r316, %r363, 128;

	bfe.u32 %r315, %r316, %r84, %r85;

	and.b32 %r364, %r315, 3;
cvt.u64.u32	%rd225, %r364;
bfe.u32 %r365, %r315, 2, 6;
mul.wide.u32 %rd226, %r365, 512;
add.s64 %rd227, %rd15, %rd226;
add.s64 %rd228, %rd227, %rd167;
add.s64 %rd229, %rd228, %rd225;
ld.shared.u8 %rs101, [%rd229];
add.s16 %rs102, %rs101, 1;
st.shared.u8 [%rd229], %rs102;
and.b32 %r366, %r66, 255;
xor.b32 %r320, %r366, 128;

	bfe.u32 %r319, %r320, %r84, %r85;

	and.b32 %r367, %r319, 3;
cvt.u64.u32	%rd230, %r367;
bfe.u32 %r368, %r319, 2, 6;
mul.wide.u32 %rd231, %r368, 512;
add.s64 %rd232, %rd15, %rd231;
add.s64 %rd233, %rd232, %rd167;
add.s64 %rd234, %rd233, %rd230;
ld.shared.u8 %rs103, [%rd234];
add.s16 %rs104, %rs103, 1;
st.shared.u8 [%rd234], %rs104;
and.b32 %r369, %r67, 255;
xor.b32 %r324, %r369, 128;

	bfe.u32 %r323, %r324, %r84, %r85;

	and.b32 %r370, %r323, 3;
cvt.u64.u32	%rd235, %r370;
bfe.u32 %r371, %r323, 2, 6;
mul.wide.u32 %rd236, %r371, 512;
add.s64 %rd237, %rd15, %rd236;
add.s64 %rd238, %rd237, %rd167;
add.s64 %rd239, %rd238, %rd235;
ld.shared.u8 %rs105, [%rd239];
add.s16 %rs106, %rs105, 1;
st.shared.u8 [%rd239], %rs106;
add.s32 %r500, %r499, 1920;
setp.le.s32	%p9, %r500, %r489;
mov.u32 %r498, %r499;
@%p9 bra BB77_13;

BB77_14:
add.s32 %r503, %r100, %r498;
setp.ge.s32	%p10, %r503, %r489;
@%p10 bra BB77_17;

add.s32 %r374, %r100, %r498;
cvt.s64.s32	%rd240, %r374;
add.s64 %rd266, %rd12, %rd240;
cvt.u64.u32	%rd9, %r100;
shl.b64 %rd246, %rd9, 2;

BB77_16:

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd266]; cvt.u16.u8 %rs107, datum;}

	cvt.u32.u16	%r379, %rs107;
and.b32 %r380, %r379, 255;
xor.b32 %r376, %r380, 128;

	bfe.u32 %r375, %r376, %r84, %r85;

	and.b32 %r381, %r375, 3;
cvt.u64.u32	%rd242, %r381;
bfe.u32 %r382, %r375, 2, 6;
mul.wide.u32 %rd243, %r382, 512;
add.s64 %rd245, %rd15, %rd243;
add.s64 %rd247, %rd245, %rd246;
add.s64 %rd248, %rd247, %rd242;
ld.shared.u8 %rs108, [%rd248];
add.s16 %rs109, %rs108, 1;
st.shared.u8 [%rd248], %rs109;
add.s64 %rd266, %rd266, 128;
add.s32 %r503, %r503, 128;
setp.lt.s32	%p11, %r503, %r489;
@%p11 bra BB77_16;

BB77_17:
bar.sync 0;
setp.gt.u32	%p12, %r100, 127;
@%p12 bra BB77_19;

shr.u32 %r385, %r100, 5;
and.b32 %r386, %r100, 31;
mul.wide.u32 %rd249, %r385, 512;
add.s64 %rd251, %rd15, %rd249;
mul.wide.u32 %rd252, %r386, 4;
add.s64 %rd253, %rd251, %rd252;
ld.shared.v4.u8 {%rs110, %rs111, %rs112, %rs113}, [%rd253];
cvt.u32.u16	%r387, %rs113;
cvt.u32.u16	%r388, %rs112;
cvt.u32.u16	%r389, %rs111;
cvt.u32.u16	%r390, %rs110;
add.s32 %r391, %r506, %r390;
add.s32 %r392, %r505, %r389;
add.s32 %r393, %r504, %r388;
add.s32 %r394, %r507, %r387;
ld.shared.v4.u8 {%rs114, %rs115, %rs116, %rs117}, [%rd253+128];
cvt.u32.u16	%r395, %rs117;
cvt.u32.u16	%r396, %rs116;
cvt.u32.u16	%r397, %rs115;
cvt.u32.u16	%r398, %rs114;
add.s32 %r399, %r391, %r398;
add.s32 %r400, %r392, %r397;
add.s32 %r401, %r393, %r396;
add.s32 %r402, %r394, %r395;
ld.shared.v4.u8 {%rs118, %rs119, %rs120, %rs121}, [%rd253+256];
cvt.u32.u16	%r403, %rs121;
cvt.u32.u16	%r404, %rs120;
cvt.u32.u16	%r405, %rs119;
cvt.u32.u16	%r406, %rs118;
add.s32 %r407, %r399, %r406;
add.s32 %r408, %r400, %r405;
add.s32 %r409, %r401, %r404;
add.s32 %r410, %r402, %r403;
ld.shared.v4.u8 {%rs122, %rs123, %rs124, %rs125}, [%rd253+384];
cvt.u32.u16	%r411, %rs125;
cvt.u32.u16	%r412, %rs124;
cvt.u32.u16	%r413, %rs123;
cvt.u32.u16	%r414, %rs122;
add.s32 %r506, %r407, %r414;
add.s32 %r505, %r408, %r413;
add.s32 %r504, %r409, %r412;
add.s32 %r507, %r410, %r411;

BB77_19:
setp.lt.u32	%p2, %r100, 128;
bar.sync 0;
@!%p2 bra BB77_21;
bra.uni BB77_20;

BB77_20:
and.b32 %r415, %r100, 31;
shr.u32 %r417, %r100, 3;
and.b32 %r418, %r417, 536870908;
mul.wide.u32 %rd254, %r418, 132;
add.s64 %rd256, %rd15, %rd254;
mul.wide.u32 %rd257, %r415, 4;
add.s64 %rd258, %rd256, %rd257;
st.shared.u32 [%rd258], %r506;
st.shared.u32 [%rd258+132], %r505;
st.shared.u32 [%rd258+264], %r504;
st.shared.u32 [%rd258+396], %r507;

BB77_21:
bar.sync 0;
setp.gt.u32	%p13, %r100, 15;
@%p13 bra BB77_23;

mul.wide.u32 %rd259, %r100, 132;
add.s64 %rd261, %rd15, %rd259;
ld.shared.u32 %r422, [%rd261+4];
ld.shared.u32 %r423, [%rd261];
add.s32 %r424, %r422, %r423;
ld.shared.u32 %r425, [%rd261+8];
add.s32 %r426, %r424, %r425;
ld.shared.u32 %r427, [%rd261+12];
add.s32 %r428, %r426, %r427;
ld.shared.u32 %r429, [%rd261+16];
add.s32 %r430, %r428, %r429;
ld.shared.u32 %r431, [%rd261+20];
add.s32 %r432, %r430, %r431;
ld.shared.u32 %r433, [%rd261+24];
add.s32 %r434, %r432, %r433;
ld.shared.u32 %r435, [%rd261+28];
add.s32 %r436, %r434, %r435;
ld.shared.u32 %r437, [%rd261+32];
add.s32 %r438, %r436, %r437;
ld.shared.u32 %r439, [%rd261+36];
add.s32 %r440, %r438, %r439;
ld.shared.u32 %r441, [%rd261+40];
add.s32 %r442, %r440, %r441;
ld.shared.u32 %r443, [%rd261+44];
add.s32 %r444, %r442, %r443;
ld.shared.u32 %r445, [%rd261+48];
add.s32 %r446, %r444, %r445;
ld.shared.u32 %r447, [%rd261+52];
add.s32 %r448, %r446, %r447;
ld.shared.u32 %r449, [%rd261+56];
add.s32 %r450, %r448, %r449;
ld.shared.u32 %r451, [%rd261+60];
add.s32 %r452, %r450, %r451;
ld.shared.u32 %r453, [%rd261+64];
add.s32 %r454, %r452, %r453;
ld.shared.u32 %r455, [%rd261+68];
add.s32 %r456, %r454, %r455;
ld.shared.u32 %r457, [%rd261+72];
add.s32 %r458, %r456, %r457;
ld.shared.u32 %r459, [%rd261+76];
add.s32 %r460, %r458, %r459;
ld.shared.u32 %r461, [%rd261+80];
add.s32 %r462, %r460, %r461;
ld.shared.u32 %r463, [%rd261+84];
add.s32 %r464, %r462, %r463;
ld.shared.u32 %r465, [%rd261+88];
add.s32 %r466, %r464, %r465;
ld.shared.u32 %r467, [%rd261+92];
add.s32 %r468, %r466, %r467;
ld.shared.u32 %r469, [%rd261+96];
add.s32 %r470, %r468, %r469;
ld.shared.u32 %r471, [%rd261+100];
add.s32 %r472, %r470, %r471;
ld.shared.u32 %r473, [%rd261+104];
add.s32 %r474, %r472, %r473;
ld.shared.u32 %r475, [%rd261+108];
add.s32 %r476, %r474, %r475;
ld.shared.u32 %r477, [%rd261+112];
add.s32 %r478, %r476, %r477;
ld.shared.u32 %r479, [%rd261+116];
add.s32 %r480, %r478, %r479;
ld.shared.u32 %r481, [%rd261+120];
add.s32 %r482, %r480, %r481;
ld.shared.u32 %r483, [%rd261+124];
add.s32 %r508, %r482, %r483;

BB77_23:
@%p13 bra BB77_25;

mov.u32 %r485, %nctaid.x;
mad.lo.s32 %r488, %r485, %r100, %r1;
cvta.to.global.u64 %rd262, %rd13;
mul.wide.u32 %rd263, %r488, 4;
add.s64 %rd264, %rd262, %rd263;
st.global.u32 [%rd264], %r508;

BB77_25:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EaaiE13PtxScanPolicyEiEEvPT0_i(
.param .u64 _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EaaiE13PtxScanPolicyEiEEvPT0_i_param_0,
.param .u32 _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EaaiE13PtxScanPolicyEiEEvPT0_i_param_1
)
.maxntid 1024, 1, 1
.minnctapersm 1
{
.reg .pred %p<39>;
.reg .b32 %r<193>;
.reg .b64 %rd<14>;

	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EaaiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage[172];

ld.param.u64 %rd5, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EaaiE13PtxScanPolicyEiEEvPT0_i_param_0];
ld.param.u32 %r20, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EaaiE13PtxScanPolicyEiEEvPT0_i_param_1];
mov.u32 %r21, %ctaid.x;
setp.ne.s32	%p33, %r21, 0;
setp.lt.s32	%p34, %r20, 4096;
or.pred %p35, %p33, %p34;
@%p35 bra BB78_8;

cvta.to.global.u64 %rd13, %rd5;
mov.u32 %r24, %tid.x;
shr.s32 %r25, %r24, 31;
shr.u32 %r26, %r25, 27;
add.s32 %r27, %r24, %r26;
shr.s32 %r28, %r27, 5;
mul.wide.s32 %rd6, %r28, 4;
mov.u64 %rd7, _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EaaiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage;
add.s64 %rd8, %rd7, %rd6;
add.s64 %rd2, %rd8, 36;
mov.u32 %r191, 0;
mov.u32 %r187, 4096;

	mov.u32 %r31, %laneid;


BB78_2:
mov.u32 %r2, %r191;
shl.b32 %r30, %r24, 2;
mul.wide.s32 %rd9, %r30, 4;
add.s64 %rd10, %rd13, %rd9;
ld.global.u32 %r3, [%rd10];
ld.global.u32 %r4, [%rd10+4];
ld.global.u32 %r5, [%rd10+8];
ld.global.u32 %r6, [%rd10+12];
bar.sync 0;
add.s32 %r57, %r4, %r3;
add.s32 %r58, %r57, %r5;
add.s32 %r36, %r58, %r6;
mov.u32 %r34, 1;
mov.u32 %r55, 0;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r36, %r34, %r55; @p add.u32 r0, r0, %r36; mov.u32 %r32, r0;}

	mov.u32 %r39, 2;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r32, %r39, %r55; @p add.u32 r0, r0, %r32; mov.u32 %r37, r0;}

	mov.u32 %r44, 4;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r37, %r44, %r55; @p add.u32 r0, r0, %r37; mov.u32 %r42, r0;}

	mov.u32 %r49, 8;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r42, %r49, %r55; @p add.u32 r0, r0, %r42; mov.u32 %r47, r0;}

	mov.u32 %r54, 16;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r47, %r54, %r55; @p add.u32 r0, r0, %r47; mov.u32 %r52, r0;}

	setp.ne.s32	%p36, %r31, 31;
@%p36 bra BB78_4;

st.shared.u32 [%rd2], %r52;

BB78_4:
sub.s32 %r10, %r52, %r36;
add.s32 %r60, %r24, 31;
setp.lt.u32	%p1, %r60, 63;
and.b32 %r61, %r24, -32;
setp.eq.s32	%p2, %r61, 992;
setp.eq.s32	%p3, %r61, 960;
setp.eq.s32	%p4, %r61, 928;
setp.eq.s32	%p5, %r61, 896;
setp.eq.s32	%p6, %r61, 864;
setp.eq.s32	%p7, %r61, 832;
setp.eq.s32	%p8, %r61, 800;
setp.eq.s32	%p9, %r61, 768;
setp.eq.s32	%p10, %r61, 736;
setp.eq.s32	%p11, %r61, 704;
setp.eq.s32	%p12, %r61, 672;
setp.eq.s32	%p13, %r61, 640;
setp.eq.s32	%p14, %r61, 608;
setp.eq.s32	%p15, %r61, 576;
setp.eq.s32	%p16, %r61, 544;
setp.eq.s32	%p17, %r61, 512;
setp.eq.s32	%p18, %r61, 480;
setp.eq.s32	%p19, %r61, 448;
setp.eq.s32	%p20, %r61, 416;
setp.eq.s32	%p21, %r61, 384;
setp.eq.s32	%p22, %r61, 352;
setp.eq.s32	%p23, %r61, 320;
setp.eq.s32	%p24, %r61, 288;
setp.eq.s32	%p25, %r61, 256;
setp.eq.s32	%p26, %r61, 224;
setp.eq.s32	%p27, %r61, 192;
setp.eq.s32	%p28, %r61, 160;
setp.eq.s32	%p29, %r61, 128;
setp.eq.s32	%p30, %r61, 96;
setp.eq.s32	%p31, %r61, 64;
setp.eq.s32	%p32, %r61, 32;
bar.sync 0;
ld.shared.u32 %r62, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EaaiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+36];
selp.b32	%r63, %r62, 0, %p32;
add.s32 %r64, %r10, %r63;
ld.shared.u32 %r65, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EaaiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+40];
add.s32 %r66, %r65, %r62;
selp.b32	%r67, %r66, 0, %p31;
add.s32 %r68, %r64, %r67;
ld.shared.u32 %r69, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EaaiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+44];
add.s32 %r70, %r66, %r69;
selp.b32	%r71, %r70, 0, %p30;
add.s32 %r72, %r68, %r71;
ld.shared.u32 %r73, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EaaiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+48];
add.s32 %r74, %r70, %r73;
selp.b32	%r75, %r74, 0, %p29;
add.s32 %r76, %r72, %r75;
ld.shared.u32 %r77, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EaaiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+52];
add.s32 %r78, %r74, %r77;
selp.b32	%r79, %r78, 0, %p28;
add.s32 %r80, %r76, %r79;
ld.shared.u32 %r81, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EaaiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+56];
add.s32 %r82, %r78, %r81;
selp.b32	%r83, %r82, 0, %p27;
add.s32 %r84, %r80, %r83;
ld.shared.u32 %r85, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EaaiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+60];
add.s32 %r86, %r82, %r85;
selp.b32	%r87, %r86, 0, %p26;
add.s32 %r88, %r84, %r87;
ld.shared.u32 %r89, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EaaiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+64];
add.s32 %r90, %r86, %r89;
selp.b32	%r91, %r90, 0, %p25;
add.s32 %r92, %r88, %r91;
ld.shared.u32 %r93, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EaaiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+68];
add.s32 %r94, %r90, %r93;
selp.b32	%r95, %r94, 0, %p24;
add.s32 %r96, %r92, %r95;
ld.shared.u32 %r97, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EaaiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+72];
add.s32 %r98, %r94, %r97;
selp.b32	%r99, %r98, 0, %p23;
add.s32 %r100, %r96, %r99;
ld.shared.u32 %r101, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EaaiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+76];
add.s32 %r102, %r98, %r101;
selp.b32	%r103, %r102, 0, %p22;
add.s32 %r104, %r100, %r103;
ld.shared.u32 %r105, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EaaiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+80];
add.s32 %r106, %r102, %r105;
selp.b32	%r107, %r106, 0, %p21;
add.s32 %r108, %r104, %r107;
ld.shared.u32 %r109, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EaaiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+84];
add.s32 %r110, %r106, %r109;
selp.b32	%r111, %r110, 0, %p20;
add.s32 %r112, %r108, %r111;
ld.shared.u32 %r113, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EaaiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+88];
add.s32 %r114, %r110, %r113;
selp.b32	%r115, %r114, 0, %p19;
add.s32 %r116, %r112, %r115;
ld.shared.u32 %r117, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EaaiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+92];
add.s32 %r118, %r114, %r117;
selp.b32	%r119, %r118, 0, %p18;
add.s32 %r120, %r116, %r119;
ld.shared.u32 %r121, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EaaiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+96];
add.s32 %r122, %r118, %r121;
selp.b32	%r123, %r122, 0, %p17;
add.s32 %r124, %r120, %r123;
ld.shared.u32 %r125, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EaaiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+100];
add.s32 %r126, %r122, %r125;
selp.b32	%r127, %r126, 0, %p16;
add.s32 %r128, %r124, %r127;
ld.shared.u32 %r129, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EaaiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+104];
add.s32 %r130, %r126, %r129;
selp.b32	%r131, %r130, 0, %p15;
add.s32 %r132, %r128, %r131;
ld.shared.u32 %r133, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EaaiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+108];
add.s32 %r134, %r130, %r133;
selp.b32	%r135, %r134, 0, %p14;
add.s32 %r136, %r132, %r135;
ld.shared.u32 %r137, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EaaiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+112];
add.s32 %r138, %r134, %r137;
selp.b32	%r139, %r138, 0, %p13;
add.s32 %r140, %r136, %r139;
ld.shared.u32 %r141, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EaaiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+116];
add.s32 %r142, %r138, %r141;
selp.b32	%r143, %r142, 0, %p12;
add.s32 %r144, %r140, %r143;
ld.shared.u32 %r145, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EaaiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+120];
add.s32 %r146, %r142, %r145;
selp.b32	%r147, %r146, 0, %p11;
add.s32 %r148, %r144, %r147;
ld.shared.u32 %r149, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EaaiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+124];
add.s32 %r150, %r146, %r149;
selp.b32	%r151, %r150, 0, %p10;
add.s32 %r152, %r148, %r151;
ld.shared.u32 %r153, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EaaiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+128];
add.s32 %r154, %r150, %r153;
selp.b32	%r155, %r154, 0, %p9;
add.s32 %r156, %r152, %r155;
ld.shared.u32 %r157, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EaaiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+132];
add.s32 %r158, %r154, %r157;
selp.b32	%r159, %r158, 0, %p8;
add.s32 %r160, %r156, %r159;
ld.shared.u32 %r161, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EaaiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+136];
add.s32 %r162, %r158, %r161;
selp.b32	%r163, %r162, 0, %p7;
add.s32 %r164, %r160, %r163;
ld.shared.u32 %r165, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EaaiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+140];
add.s32 %r166, %r162, %r165;
selp.b32	%r167, %r166, 0, %p6;
add.s32 %r168, %r164, %r167;
ld.shared.u32 %r169, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EaaiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+144];
add.s32 %r170, %r166, %r169;
selp.b32	%r171, %r170, 0, %p5;
add.s32 %r172, %r168, %r171;
ld.shared.u32 %r173, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EaaiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+148];
add.s32 %r174, %r170, %r173;
selp.b32	%r175, %r174, 0, %p4;
add.s32 %r176, %r172, %r175;
ld.shared.u32 %r177, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EaaiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+152];
add.s32 %r178, %r174, %r177;
selp.b32	%r179, %r178, 0, %p3;
add.s32 %r180, %r176, %r179;
ld.shared.u32 %r181, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EaaiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+156];
add.s32 %r11, %r178, %r181;
selp.b32	%r182, %r11, 0, %p2;
add.s32 %r12, %r180, %r182;
mov.u32 %r192, %r2;
@!%p1 bra BB78_7;
bra.uni BB78_5;

BB78_5:
ld.shared.u32 %r183, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EaaiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+160];
add.s32 %r184, %r183, %r2;
add.s32 %r13, %r184, %r11;
setp.ne.s32	%p37, %r31, 0;
mov.u32 %r192, %r13;
@%p37 bra BB78_7;

st.shared.u32 [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EaaiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+164], %r2;
mov.u32 %r192, %r13;

BB78_7:
mov.u32 %r191, %r192;
bar.sync 0;
ld.shared.u32 %r185, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EaaiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+164];
add.s32 %r15, %r12, %r185;
add.s32 %r16, %r3, %r15;
add.s32 %r17, %r16, %r4;
add.s32 %r18, %r17, %r5;
bar.sync 0;
mul.wide.s32 %rd11, %r24, 16;
add.s64 %rd12, %rd13, %rd11;
st.global.v4.u32 [%rd12], {%r15, %r16, %r17, %r18};
add.s64 %rd13, %rd13, 16384;
add.s32 %r187, %r187, 4096;
setp.le.s32	%p38, %r187, %r20;
@%p38 bra BB78_2;

BB78_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE(
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_0,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_1,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_2,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_3,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_4,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_5,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7,
.param .u8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_8,
.param .u8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_9,
.param .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10[36]
)
.maxntid 128, 1, 1
{
.reg .pred %p<152>;
.reg .b16 %rs<469>;
.reg .b32 %r<998>;
.reg .b64 %rd<1000>;

	.shared .align 8 .b8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage[9400];

ld.param.u64 %rd142, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_0];
ld.param.u64 %rd143, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_1];
ld.param.u64 %rd144, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_2];
ld.param.u64 %rd145, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_3];
ld.param.u64 %rd146, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_4];
ld.param.u32 %r150, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_5];
ld.param.u32 %r151, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6];
ld.param.u32 %r152, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7];
ld.param.u32 %r161, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+32];
ld.param.u32 %r160, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+28];
ld.param.u32 %r158, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+20];
ld.param.u32 %r157, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+16];
ld.param.u32 %r156, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+12];
ld.param.u32 %r155, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+8];
ld.param.u32 %r153, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10];
ld.param.u32 %r154, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+4];
cvta.to.global.u64 %rd1, %rd145;
cvta.to.global.u64 %rd2, %rd143;
mov.u32 %r1, %ctaid.x;
setp.lt.s32	%p7, %r1, %r154;
@%p7 bra BB79_3;
bra.uni BB79_1;

BB79_3:
mul.lo.s32 %r995, %r1, %r155;
add.s32 %r970, %r995, %r155;
bra.uni BB79_4;

BB79_1:
mov.u32 %r970, %r161;
mov.u32 %r995, %r160;
setp.ge.s32	%p8, %r1, %r153;
@%p8 bra BB79_4;

mad.lo.s32 %r995, %r1, %r156, %r157;
add.s32 %r162, %r995, %r156;
min.s32 %r970, %r162, %r158;

BB79_4:
mov.u32 %r9, %r995;
mov.u32 %r10, %tid.x;
setp.gt.u32	%p9, %r10, 31;
@%p9 bra BB79_6;

cvta.to.global.u64 %rd147, %rd146;
mov.u32 %r166, %nctaid.x;
mul.lo.s32 %r167, %r166, %r10;
mul.wide.u32 %rd148, %r167, 4;
add.s64 %rd149, %rd147, %rd148;
ld.global.u32 %r168, [%rd149];
setp.eq.s32	%p10, %r168, 0;
setp.eq.s32	%p11, %r168, %r150;
or.pred %p12, %p10, %p11;
selp.u32	%r165, 1, 0, %p12;

	{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r165, 0; 
vote.all.pred %p2, %p1; 
selp.s32 %r164, 1, 0, %p2; 
}

	setp.ne.s32	%p13, %r164, 0;
selp.u16	%rs255, 1, 0, %p13;
st.shared.u8 [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+132], %rs255;
add.s32 %r169, %r167, %r1;
mul.wide.u32 %rd150, %r169, 4;
add.s64 %rd151, %rd147, %rd150;
ld.global.u32 %r996, [%rd151];

BB79_6:
bar.sync 0;
ld.shared.u8 %rs256, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+132];
setp.eq.s16	%p14, %rs256, 0;
add.s32 %r13, %r9, 1920;
@%p14 bra BB79_135;

setp.gt.s32	%p15, %r13, %r970;
mov.u32 %r992, %r9;
@%p15 bra BB79_10;

cvt.s64.s32	%rd3, %r10;
add.s32 %r170, %r10, 128;
cvt.s64.s32	%rd4, %r170;
add.s32 %r171, %r10, 256;
cvt.s64.s32	%rd5, %r171;
add.s32 %r172, %r10, 384;
cvt.s64.s32	%rd6, %r172;
add.s32 %r173, %r10, 512;
cvt.s64.s32	%rd7, %r173;
add.s32 %r174, %r10, 640;
cvt.s64.s32	%rd8, %r174;
add.s32 %r175, %r10, 768;
cvt.s64.s32	%rd9, %r175;
add.s32 %r176, %r10, 896;
cvt.s64.s32	%rd10, %r176;
add.s32 %r177, %r10, 1024;
cvt.s64.s32	%rd11, %r177;
add.s32 %r178, %r10, 1152;
cvt.s64.s32	%rd12, %r178;
add.s32 %r179, %r10, 1280;
cvt.s64.s32	%rd13, %r179;
add.s32 %r180, %r10, 1408;
cvt.s64.s32	%rd14, %r180;
add.s32 %r181, %r10, 1536;
cvt.s64.s32	%rd15, %r181;
add.s32 %r182, %r10, 1664;
cvt.s64.s32	%rd16, %r182;
add.s32 %r183, %r10, 1792;
cvt.s64.s32	%rd17, %r183;
mov.u32 %r993, %r9;
mov.u32 %r994, %r13;

BB79_9:
mov.u32 %r980, %r994;
mov.u32 %r15, %r993;
mov.u32 %r993, %r980;
cvt.s64.s32	%rd167, %r15;
add.s64 %rd18, %rd3, %rd167;
add.s64 %rd152, %rd142, %rd18;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd152]; cvt.u16.u8 %rs257, datum;}

	add.s64 %rd168, %rd4, %rd167;
add.s64 %rd153, %rd142, %rd168;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd153]; cvt.u16.u8 %rs258, datum;}

	add.s64 %rd169, %rd5, %rd167;
add.s64 %rd154, %rd142, %rd169;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd154]; cvt.u16.u8 %rs259, datum;}

	add.s64 %rd170, %rd6, %rd167;
add.s64 %rd155, %rd142, %rd170;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd155]; cvt.u16.u8 %rs260, datum;}

	add.s64 %rd171, %rd7, %rd167;
add.s64 %rd156, %rd142, %rd171;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd156]; cvt.u16.u8 %rs261, datum;}

	add.s64 %rd172, %rd8, %rd167;
add.s64 %rd157, %rd142, %rd172;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd157]; cvt.u16.u8 %rs262, datum;}

	add.s64 %rd173, %rd9, %rd167;
add.s64 %rd158, %rd142, %rd173;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd158]; cvt.u16.u8 %rs263, datum;}

	add.s64 %rd174, %rd10, %rd167;
add.s64 %rd159, %rd142, %rd174;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd159]; cvt.u16.u8 %rs264, datum;}

	add.s64 %rd175, %rd11, %rd167;
add.s64 %rd160, %rd142, %rd175;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd160]; cvt.u16.u8 %rs265, datum;}

	add.s64 %rd176, %rd12, %rd167;
add.s64 %rd161, %rd142, %rd176;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd161]; cvt.u16.u8 %rs266, datum;}

	add.s64 %rd177, %rd13, %rd167;
add.s64 %rd162, %rd142, %rd177;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd162]; cvt.u16.u8 %rs267, datum;}

	add.s64 %rd178, %rd14, %rd167;
add.s64 %rd163, %rd142, %rd178;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd163]; cvt.u16.u8 %rs268, datum;}

	add.s64 %rd179, %rd15, %rd167;
add.s64 %rd164, %rd142, %rd179;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd164]; cvt.u16.u8 %rs269, datum;}

	add.s64 %rd180, %rd16, %rd167;
add.s64 %rd165, %rd142, %rd180;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd165]; cvt.u16.u8 %rs270, datum;}

	add.s64 %rd181, %rd17, %rd167;
add.s64 %rd166, %rd142, %rd181;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd166]; cvt.u16.u8 %rs271, datum;}

	bar.sync 0;
add.s64 %rd182, %rd2, %rd18;
st.global.u8 [%rd182], %rs257;
st.global.u8 [%rd182+128], %rs258;
st.global.u8 [%rd182+256], %rs259;
st.global.u8 [%rd182+384], %rs260;
st.global.u8 [%rd182+512], %rs261;
st.global.u8 [%rd182+640], %rs262;
st.global.u8 [%rd182+768], %rs263;
st.global.u8 [%rd182+896], %rs264;
st.global.u8 [%rd182+1024], %rs265;
st.global.u8 [%rd182+1152], %rs266;
st.global.u8 [%rd182+1280], %rs267;
st.global.u8 [%rd182+1408], %rs268;
st.global.u8 [%rd182+1536], %rs269;
st.global.u8 [%rd182+1664], %rs270;
st.global.u8 [%rd182+1792], %rs271;
add.s32 %r16, %r993, 1920;
setp.le.s32	%p16, %r16, %r970;
mov.u32 %r981, %r993;
mov.u32 %r992, %r981;
mov.u32 %r994, %r16;
@%p16 bra BB79_9;

BB79_10:
mov.u32 %r17, %r992;
setp.le.s32	%p17, %r970, %r17;
@%p17 bra BB79_71;

sub.s32 %r18, %r970, %r17;
cvt.s64.s32	%rd19, %r17;
sub.s32 %r19, %r18, %r10;
setp.lt.s32	%p18, %r19, 1;
@%p18 bra BB79_13;

cvt.s64.s32	%rd184, %r10;
add.s64 %rd185, %rd184, %rd19;
add.s64 %rd183, %rd142, %rd185;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd183]; cvt.u16.u8 %rs410, datum;}


BB79_13:
setp.lt.s32	%p19, %r19, 129;
@%p19 bra BB79_15;

add.s32 %r184, %r10, 128;
cvt.s64.s32	%rd187, %r184;
add.s64 %rd188, %rd187, %rd19;
add.s64 %rd186, %rd142, %rd188;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd186]; cvt.u16.u8 %rs411, datum;}


BB79_15:
setp.lt.s32	%p20, %r19, 257;
@%p20 bra BB79_17;

add.s32 %r185, %r10, 256;
cvt.s64.s32	%rd190, %r185;
add.s64 %rd191, %rd190, %rd19;
add.s64 %rd189, %rd142, %rd191;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd189]; cvt.u16.u8 %rs412, datum;}


BB79_17:
setp.lt.s32	%p21, %r19, 385;
@%p21 bra BB79_19;

add.s32 %r186, %r10, 384;
cvt.s64.s32	%rd193, %r186;
add.s64 %rd194, %rd193, %rd19;
add.s64 %rd192, %rd142, %rd194;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd192]; cvt.u16.u8 %rs413, datum;}


BB79_19:
setp.lt.s32	%p22, %r19, 513;
@%p22 bra BB79_21;

add.s32 %r187, %r10, 512;
cvt.s64.s32	%rd196, %r187;
add.s64 %rd197, %rd196, %rd19;
add.s64 %rd195, %rd142, %rd197;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd195]; cvt.u16.u8 %rs414, datum;}


BB79_21:
setp.lt.s32	%p23, %r19, 641;
@%p23 bra BB79_23;

add.s32 %r188, %r10, 640;
cvt.s64.s32	%rd199, %r188;
add.s64 %rd200, %rd199, %rd19;
add.s64 %rd198, %rd142, %rd200;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd198]; cvt.u16.u8 %rs415, datum;}


BB79_23:
setp.lt.s32	%p24, %r19, 769;
@%p24 bra BB79_25;

add.s32 %r189, %r10, 768;
cvt.s64.s32	%rd202, %r189;
add.s64 %rd203, %rd202, %rd19;
add.s64 %rd201, %rd142, %rd203;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd201]; cvt.u16.u8 %rs416, datum;}


BB79_25:
setp.lt.s32	%p25, %r19, 897;
@%p25 bra BB79_27;

add.s32 %r190, %r10, 896;
cvt.s64.s32	%rd205, %r190;
add.s64 %rd206, %rd205, %rd19;
add.s64 %rd204, %rd142, %rd206;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd204]; cvt.u16.u8 %rs417, datum;}


BB79_27:
setp.lt.s32	%p26, %r19, 1025;
@%p26 bra BB79_29;

add.s32 %r191, %r10, 1024;
cvt.s64.s32	%rd208, %r191;
add.s64 %rd209, %rd208, %rd19;
add.s64 %rd207, %rd142, %rd209;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd207]; cvt.u16.u8 %rs418, datum;}


BB79_29:
setp.lt.s32	%p27, %r19, 1153;
@%p27 bra BB79_31;

add.s32 %r192, %r10, 1152;
cvt.s64.s32	%rd211, %r192;
add.s64 %rd212, %rd211, %rd19;
add.s64 %rd210, %rd142, %rd212;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd210]; cvt.u16.u8 %rs419, datum;}


BB79_31:
setp.lt.s32	%p28, %r19, 1281;
@%p28 bra BB79_33;

add.s32 %r193, %r10, 1280;
cvt.s64.s32	%rd214, %r193;
add.s64 %rd215, %rd214, %rd19;
add.s64 %rd213, %rd142, %rd215;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd213]; cvt.u16.u8 %rs420, datum;}


BB79_33:
setp.lt.s32	%p29, %r19, 1409;
@%p29 bra BB79_35;

add.s32 %r194, %r10, 1408;
cvt.s64.s32	%rd217, %r194;
add.s64 %rd218, %rd217, %rd19;
add.s64 %rd216, %rd142, %rd218;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd216]; cvt.u16.u8 %rs421, datum;}


BB79_35:
setp.lt.s32	%p30, %r19, 1537;
@%p30 bra BB79_37;

add.s32 %r195, %r10, 1536;
cvt.s64.s32	%rd220, %r195;
add.s64 %rd221, %rd220, %rd19;
add.s64 %rd219, %rd142, %rd221;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd219]; cvt.u16.u8 %rs422, datum;}


BB79_37:
setp.lt.s32	%p31, %r19, 1665;
@%p31 bra BB79_39;

add.s32 %r196, %r10, 1664;
cvt.s64.s32	%rd223, %r196;
add.s64 %rd224, %rd223, %rd19;
add.s64 %rd222, %rd142, %rd224;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd222]; cvt.u16.u8 %rs423, datum;}


BB79_39:
setp.lt.s32	%p32, %r19, 1793;
@%p32 bra BB79_41;

add.s32 %r197, %r10, 1792;
cvt.s64.s32	%rd226, %r197;
add.s64 %rd227, %rd226, %rd19;
add.s64 %rd225, %rd142, %rd227;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd225]; cvt.u16.u8 %rs424, datum;}


BB79_41:
bar.sync 0;
cvt.s64.s32	%rd228, %r10;
add.s64 %rd229, %rd228, %rd19;
add.s64 %rd20, %rd2, %rd229;
setp.le.s32	%p33, %r18, %r10;
@%p33 bra BB79_43;

st.global.u8 [%rd20], %rs410;

BB79_43:
add.s32 %r198, %r10, 128;
setp.ge.s32	%p34, %r198, %r18;
@%p34 bra BB79_45;

st.global.u8 [%rd20+128], %rs411;

BB79_45:
add.s32 %r199, %r10, 256;
setp.ge.s32	%p35, %r199, %r18;
@%p35 bra BB79_47;

st.global.u8 [%rd20+256], %rs412;

BB79_47:
add.s32 %r200, %r10, 384;
setp.ge.s32	%p36, %r200, %r18;
@%p36 bra BB79_49;

st.global.u8 [%rd20+384], %rs413;

BB79_49:
add.s32 %r201, %r10, 512;
setp.ge.s32	%p37, %r201, %r18;
@%p37 bra BB79_51;

st.global.u8 [%rd20+512], %rs414;

BB79_51:
add.s32 %r202, %r10, 640;
setp.ge.s32	%p38, %r202, %r18;
@%p38 bra BB79_53;

st.global.u8 [%rd20+640], %rs415;

BB79_53:
add.s32 %r203, %r10, 768;
setp.ge.s32	%p39, %r203, %r18;
@%p39 bra BB79_55;

st.global.u8 [%rd20+768], %rs416;

BB79_55:
add.s32 %r204, %r10, 896;
setp.ge.s32	%p40, %r204, %r18;
@%p40 bra BB79_57;

st.global.u8 [%rd20+896], %rs417;

BB79_57:
add.s32 %r205, %r10, 1024;
setp.ge.s32	%p41, %r205, %r18;
@%p41 bra BB79_59;

st.global.u8 [%rd20+1024], %rs418;

BB79_59:
add.s32 %r206, %r10, 1152;
setp.ge.s32	%p42, %r206, %r18;
@%p42 bra BB79_61;

st.global.u8 [%rd20+1152], %rs419;

BB79_61:
add.s32 %r207, %r10, 1280;
setp.ge.s32	%p43, %r207, %r18;
@%p43 bra BB79_63;

st.global.u8 [%rd20+1280], %rs420;

BB79_63:
add.s32 %r208, %r10, 1408;
setp.ge.s32	%p44, %r208, %r18;
@%p44 bra BB79_65;

st.global.u8 [%rd20+1408], %rs421;

BB79_65:
add.s32 %r209, %r10, 1536;
setp.ge.s32	%p45, %r209, %r18;
@%p45 bra BB79_67;

st.global.u8 [%rd20+1536], %rs422;

BB79_67:
add.s32 %r210, %r10, 1664;
setp.ge.s32	%p46, %r210, %r18;
@%p46 bra BB79_69;

st.global.u8 [%rd20+1664], %rs423;

BB79_69:
add.s32 %r211, %r10, 1792;
setp.ge.s32	%p47, %r211, %r18;
@%p47 bra BB79_71;

st.global.u8 [%rd20+1792], %rs424;

BB79_71:
mov.u32 %r989, %r9;
@%p15 bra BB79_74;

cvt.s64.s32	%rd21, %r10;
add.s32 %r212, %r10, 128;
cvt.s64.s32	%rd22, %r212;
add.s32 %r213, %r10, 256;
cvt.s64.s32	%rd23, %r213;
add.s32 %r214, %r10, 384;
cvt.s64.s32	%rd24, %r214;
add.s32 %r215, %r10, 512;
cvt.s64.s32	%rd25, %r215;
add.s32 %r216, %r10, 640;
cvt.s64.s32	%rd26, %r216;
add.s32 %r217, %r10, 768;
cvt.s64.s32	%rd27, %r217;
add.s32 %r218, %r10, 896;
cvt.s64.s32	%rd28, %r218;
add.s32 %r219, %r10, 1024;
cvt.s64.s32	%rd29, %r219;
add.s32 %r220, %r10, 1152;
cvt.s64.s32	%rd30, %r220;
add.s32 %r221, %r10, 1280;
cvt.s64.s32	%rd31, %r221;
add.s32 %r222, %r10, 1408;
cvt.s64.s32	%rd32, %r222;
add.s32 %r223, %r10, 1536;
cvt.s64.s32	%rd33, %r223;
add.s32 %r224, %r10, 1664;
cvt.s64.s32	%rd34, %r224;
add.s32 %r225, %r10, 1792;
cvt.s64.s32	%rd35, %r225;
mov.u32 %r990, %r9;
mov.u32 %r991, %r13;

BB79_73:
mov.u32 %r982, %r991;
mov.u32 %r21, %r990;
mov.u32 %r990, %r982;
cvt.s64.s32	%rd245, %r21;
add.s64 %rd36, %rd21, %rd245;
add.s64 %rd230, %rd144, %rd36;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd230]; cvt.u16.u8 %rs303, datum;}

	add.s64 %rd246, %rd22, %rd245;
add.s64 %rd231, %rd144, %rd246;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd231]; cvt.u16.u8 %rs304, datum;}

	add.s64 %rd247, %rd23, %rd245;
add.s64 %rd232, %rd144, %rd247;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd232]; cvt.u16.u8 %rs305, datum;}

	add.s64 %rd248, %rd24, %rd245;
add.s64 %rd233, %rd144, %rd248;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd233]; cvt.u16.u8 %rs306, datum;}

	add.s64 %rd249, %rd25, %rd245;
add.s64 %rd234, %rd144, %rd249;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd234]; cvt.u16.u8 %rs307, datum;}

	add.s64 %rd250, %rd26, %rd245;
add.s64 %rd235, %rd144, %rd250;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd235]; cvt.u16.u8 %rs308, datum;}

	add.s64 %rd251, %rd27, %rd245;
add.s64 %rd236, %rd144, %rd251;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd236]; cvt.u16.u8 %rs309, datum;}

	add.s64 %rd252, %rd28, %rd245;
add.s64 %rd237, %rd144, %rd252;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd237]; cvt.u16.u8 %rs310, datum;}

	add.s64 %rd253, %rd29, %rd245;
add.s64 %rd238, %rd144, %rd253;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd238]; cvt.u16.u8 %rs311, datum;}

	add.s64 %rd254, %rd30, %rd245;
add.s64 %rd239, %rd144, %rd254;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd239]; cvt.u16.u8 %rs312, datum;}

	add.s64 %rd255, %rd31, %rd245;
add.s64 %rd240, %rd144, %rd255;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd240]; cvt.u16.u8 %rs313, datum;}

	add.s64 %rd256, %rd32, %rd245;
add.s64 %rd241, %rd144, %rd256;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd241]; cvt.u16.u8 %rs314, datum;}

	add.s64 %rd257, %rd33, %rd245;
add.s64 %rd242, %rd144, %rd257;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd242]; cvt.u16.u8 %rs315, datum;}

	add.s64 %rd258, %rd34, %rd245;
add.s64 %rd243, %rd144, %rd258;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd243]; cvt.u16.u8 %rs316, datum;}

	add.s64 %rd259, %rd35, %rd245;
add.s64 %rd244, %rd144, %rd259;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd244]; cvt.u16.u8 %rs317, datum;}

	bar.sync 0;
add.s64 %rd260, %rd1, %rd36;
st.global.u8 [%rd260], %rs303;
st.global.u8 [%rd260+128], %rs304;
st.global.u8 [%rd260+256], %rs305;
st.global.u8 [%rd260+384], %rs306;
st.global.u8 [%rd260+512], %rs307;
st.global.u8 [%rd260+640], %rs308;
st.global.u8 [%rd260+768], %rs309;
st.global.u8 [%rd260+896], %rs310;
st.global.u8 [%rd260+1024], %rs311;
st.global.u8 [%rd260+1152], %rs312;
st.global.u8 [%rd260+1280], %rs313;
st.global.u8 [%rd260+1408], %rs314;
st.global.u8 [%rd260+1536], %rs315;
st.global.u8 [%rd260+1664], %rs316;
st.global.u8 [%rd260+1792], %rs317;
add.s32 %r991, %r990, 1920;
setp.le.s32	%p49, %r991, %r970;
mov.u32 %r989, %r990;
@%p49 bra BB79_73;

BB79_74:
setp.le.s32	%p50, %r970, %r989;
@%p50 bra BB79_271;

sub.s32 %r24, %r970, %r989;
cvt.s64.s32	%rd37, %r989;
sub.s32 %r25, %r24, %r10;
setp.lt.s32	%p51, %r25, 1;
@%p51 bra BB79_77;

cvt.s64.s32	%rd262, %r10;
add.s64 %rd263, %rd262, %rd37;
add.s64 %rd261, %rd144, %rd263;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd261]; cvt.u16.u8 %rs410, datum;}


BB79_77:
setp.lt.s32	%p52, %r25, 129;
@%p52 bra BB79_79;

add.s32 %r226, %r10, 128;
cvt.s64.s32	%rd265, %r226;
add.s64 %rd266, %rd265, %rd37;
add.s64 %rd264, %rd144, %rd266;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd264]; cvt.u16.u8 %rs411, datum;}


BB79_79:
setp.lt.s32	%p53, %r25, 257;
@%p53 bra BB79_81;

add.s32 %r227, %r10, 256;
cvt.s64.s32	%rd268, %r227;
add.s64 %rd269, %rd268, %rd37;
add.s64 %rd267, %rd144, %rd269;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd267]; cvt.u16.u8 %rs412, datum;}


BB79_81:
setp.lt.s32	%p54, %r25, 385;
@%p54 bra BB79_83;

add.s32 %r228, %r10, 384;
cvt.s64.s32	%rd271, %r228;
add.s64 %rd272, %rd271, %rd37;
add.s64 %rd270, %rd144, %rd272;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd270]; cvt.u16.u8 %rs413, datum;}


BB79_83:
setp.lt.s32	%p55, %r25, 513;
@%p55 bra BB79_85;

add.s32 %r229, %r10, 512;
cvt.s64.s32	%rd274, %r229;
add.s64 %rd275, %rd274, %rd37;
add.s64 %rd273, %rd144, %rd275;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd273]; cvt.u16.u8 %rs414, datum;}


BB79_85:
setp.lt.s32	%p56, %r25, 641;
@%p56 bra BB79_87;

add.s32 %r230, %r10, 640;
cvt.s64.s32	%rd277, %r230;
add.s64 %rd278, %rd277, %rd37;
add.s64 %rd276, %rd144, %rd278;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd276]; cvt.u16.u8 %rs415, datum;}


BB79_87:
setp.lt.s32	%p57, %r25, 769;
@%p57 bra BB79_89;

add.s32 %r231, %r10, 768;
cvt.s64.s32	%rd280, %r231;
add.s64 %rd281, %rd280, %rd37;
add.s64 %rd279, %rd144, %rd281;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd279]; cvt.u16.u8 %rs416, datum;}


BB79_89:
setp.lt.s32	%p58, %r25, 897;
@%p58 bra BB79_91;

add.s32 %r232, %r10, 896;
cvt.s64.s32	%rd283, %r232;
add.s64 %rd284, %rd283, %rd37;
add.s64 %rd282, %rd144, %rd284;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd282]; cvt.u16.u8 %rs417, datum;}


BB79_91:
setp.lt.s32	%p59, %r25, 1025;
@%p59 bra BB79_93;

add.s32 %r233, %r10, 1024;
cvt.s64.s32	%rd286, %r233;
add.s64 %rd287, %rd286, %rd37;
add.s64 %rd285, %rd144, %rd287;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd285]; cvt.u16.u8 %rs418, datum;}


BB79_93:
setp.lt.s32	%p60, %r25, 1153;
@%p60 bra BB79_95;

add.s32 %r234, %r10, 1152;
cvt.s64.s32	%rd289, %r234;
add.s64 %rd290, %rd289, %rd37;
add.s64 %rd288, %rd144, %rd290;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd288]; cvt.u16.u8 %rs419, datum;}


BB79_95:
setp.lt.s32	%p61, %r25, 1281;
@%p61 bra BB79_97;

add.s32 %r235, %r10, 1280;
cvt.s64.s32	%rd292, %r235;
add.s64 %rd293, %rd292, %rd37;
add.s64 %rd291, %rd144, %rd293;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd291]; cvt.u16.u8 %rs420, datum;}


BB79_97:
setp.lt.s32	%p62, %r25, 1409;
@%p62 bra BB79_99;

add.s32 %r236, %r10, 1408;
cvt.s64.s32	%rd295, %r236;
add.s64 %rd296, %rd295, %rd37;
add.s64 %rd294, %rd144, %rd296;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd294]; cvt.u16.u8 %rs421, datum;}


BB79_99:
setp.lt.s32	%p63, %r25, 1537;
@%p63 bra BB79_101;

add.s32 %r237, %r10, 1536;
cvt.s64.s32	%rd298, %r237;
add.s64 %rd299, %rd298, %rd37;
add.s64 %rd297, %rd144, %rd299;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd297]; cvt.u16.u8 %rs422, datum;}


BB79_101:
setp.lt.s32	%p64, %r25, 1665;
@%p64 bra BB79_103;

add.s32 %r238, %r10, 1664;
cvt.s64.s32	%rd301, %r238;
add.s64 %rd302, %rd301, %rd37;
add.s64 %rd300, %rd144, %rd302;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd300]; cvt.u16.u8 %rs423, datum;}


BB79_103:
setp.lt.s32	%p65, %r25, 1793;
@%p65 bra BB79_105;

add.s32 %r239, %r10, 1792;
cvt.s64.s32	%rd304, %r239;
add.s64 %rd305, %rd304, %rd37;
add.s64 %rd303, %rd144, %rd305;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd303]; cvt.u16.u8 %rs424, datum;}


BB79_105:
bar.sync 0;
cvt.s64.s32	%rd306, %r10;
add.s64 %rd307, %rd306, %rd37;
add.s64 %rd38, %rd1, %rd307;
setp.le.s32	%p66, %r24, %r10;
@%p66 bra BB79_107;

st.global.u8 [%rd38], %rs410;

BB79_107:
add.s32 %r240, %r10, 128;
setp.ge.s32	%p67, %r240, %r24;
@%p67 bra BB79_109;

st.global.u8 [%rd38+128], %rs411;

BB79_109:
add.s32 %r241, %r10, 256;
setp.ge.s32	%p68, %r241, %r24;
@%p68 bra BB79_111;

st.global.u8 [%rd38+256], %rs412;

BB79_111:
add.s32 %r242, %r10, 384;
setp.ge.s32	%p69, %r242, %r24;
@%p69 bra BB79_113;

st.global.u8 [%rd38+384], %rs413;

BB79_113:
add.s32 %r243, %r10, 512;
setp.ge.s32	%p70, %r243, %r24;
@%p70 bra BB79_115;

st.global.u8 [%rd38+512], %rs414;

BB79_115:
add.s32 %r244, %r10, 640;
setp.ge.s32	%p71, %r244, %r24;
@%p71 bra BB79_117;

st.global.u8 [%rd38+640], %rs415;

BB79_117:
add.s32 %r245, %r10, 768;
setp.ge.s32	%p72, %r245, %r24;
@%p72 bra BB79_119;

st.global.u8 [%rd38+768], %rs416;

BB79_119:
add.s32 %r246, %r10, 896;
setp.ge.s32	%p73, %r246, %r24;
@%p73 bra BB79_121;

st.global.u8 [%rd38+896], %rs417;

BB79_121:
add.s32 %r247, %r10, 1024;
setp.ge.s32	%p74, %r247, %r24;
@%p74 bra BB79_123;

st.global.u8 [%rd38+1024], %rs418;

BB79_123:
add.s32 %r248, %r10, 1152;
setp.ge.s32	%p75, %r248, %r24;
@%p75 bra BB79_125;

st.global.u8 [%rd38+1152], %rs419;

BB79_125:
add.s32 %r249, %r10, 1280;
setp.ge.s32	%p76, %r249, %r24;
@%p76 bra BB79_127;

st.global.u8 [%rd38+1280], %rs420;

BB79_127:
add.s32 %r250, %r10, 1408;
setp.ge.s32	%p77, %r250, %r24;
@%p77 bra BB79_129;

st.global.u8 [%rd38+1408], %rs421;

BB79_129:
add.s32 %r251, %r10, 1536;
setp.ge.s32	%p78, %r251, %r24;
@%p78 bra BB79_131;

st.global.u8 [%rd38+1536], %rs422;

BB79_131:
add.s32 %r252, %r10, 1664;
setp.ge.s32	%p79, %r252, %r24;
@%p79 bra BB79_133;

st.global.u8 [%rd38+1664], %rs423;

BB79_133:
add.s32 %r253, %r10, 1792;
setp.ge.s32	%p80, %r253, %r24;
@%p80 bra BB79_271;

st.global.u8 [%rd38+1792], %rs424;
bra.uni BB79_271;

BB79_135:
setp.gt.s32	%p81, %r13, %r970;
mov.u32 %r986, %r9;
@%p81 bra BB79_144;

shr.s32 %r255, %r10, 31;
shr.u32 %r256, %r255, 27;
add.s32 %r257, %r10, %r256;
shr.s32 %r258, %r257, 5;
mul.wide.s32 %rd308, %r258, 8;
mov.u64 %rd309, _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage;
add.s64 %rd310, %rd309, %rd308;
add.s64 %rd39, %rd310, 144;

	mov.u32 %r394, %laneid;

	mov.u32 %r987, %r9;
mov.u32 %r988, %r13;

BB79_137:
mov.u32 %r984, %r988;
mov.u32 %r27, %r987;
mov.u32 %r987, %r984;
mul.lo.s32 %r259, %r10, 15;
cvt.s64.s32	%rd326, %r259;
cvt.s64.s32	%rd327, %r27;
add.s64 %rd328, %rd326, %rd327;
add.s64 %rd311, %rd142, %rd328;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd311]; cvt.u16.u8 %rs334, datum;}

	add.s32 %r260, %r259, 1;
cvt.s64.s32	%rd329, %r260;
add.s64 %rd330, %rd329, %rd327;
add.s64 %rd312, %rd142, %rd330;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd312]; cvt.u16.u8 %rs335, datum;}

	add.s32 %r261, %r259, 2;
cvt.s64.s32	%rd331, %r261;
add.s64 %rd332, %rd331, %rd327;
add.s64 %rd313, %rd142, %rd332;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd313]; cvt.u16.u8 %rs336, datum;}

	add.s32 %r262, %r259, 3;
cvt.s64.s32	%rd333, %r262;
add.s64 %rd334, %rd333, %rd327;
add.s64 %rd314, %rd142, %rd334;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd314]; cvt.u16.u8 %rs337, datum;}

	add.s32 %r263, %r259, 4;
cvt.s64.s32	%rd335, %r263;
add.s64 %rd336, %rd335, %rd327;
add.s64 %rd315, %rd142, %rd336;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd315]; cvt.u16.u8 %rs338, datum;}

	add.s32 %r264, %r259, 5;
cvt.s64.s32	%rd337, %r264;
add.s64 %rd338, %rd337, %rd327;
add.s64 %rd316, %rd142, %rd338;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd316]; cvt.u16.u8 %rs339, datum;}

	add.s32 %r265, %r259, 6;
cvt.s64.s32	%rd339, %r265;
add.s64 %rd340, %rd339, %rd327;
add.s64 %rd317, %rd142, %rd340;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd317]; cvt.u16.u8 %rs340, datum;}

	add.s32 %r266, %r259, 7;
cvt.s64.s32	%rd341, %r266;
add.s64 %rd342, %rd341, %rd327;
add.s64 %rd318, %rd142, %rd342;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd318]; cvt.u16.u8 %rs341, datum;}

	add.s32 %r267, %r259, 8;
cvt.s64.s32	%rd343, %r267;
add.s64 %rd344, %rd343, %rd327;
add.s64 %rd319, %rd142, %rd344;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd319]; cvt.u16.u8 %rs342, datum;}

	add.s32 %r268, %r259, 9;
cvt.s64.s32	%rd345, %r268;
add.s64 %rd346, %rd345, %rd327;
add.s64 %rd320, %rd142, %rd346;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd320]; cvt.u16.u8 %rs343, datum;}

	add.s32 %r269, %r259, 10;
cvt.s64.s32	%rd347, %r269;
add.s64 %rd348, %rd347, %rd327;
add.s64 %rd321, %rd142, %rd348;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd321]; cvt.u16.u8 %rs344, datum;}

	add.s32 %r270, %r259, 11;
cvt.s64.s32	%rd349, %r270;
add.s64 %rd350, %rd349, %rd327;
add.s64 %rd322, %rd142, %rd350;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd322]; cvt.u16.u8 %rs345, datum;}

	add.s32 %r271, %r259, 12;
cvt.s64.s32	%rd351, %r271;
add.s64 %rd352, %rd351, %rd327;
add.s64 %rd323, %rd142, %rd352;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd323]; cvt.u16.u8 %rs346, datum;}

	add.s32 %r272, %r259, 13;
cvt.s64.s32	%rd353, %r272;
add.s64 %rd354, %rd353, %rd327;
add.s64 %rd324, %rd142, %rd354;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd324]; cvt.u16.u8 %rs347, datum;}

	add.s32 %r273, %r259, 14;
cvt.s64.s32	%rd355, %r273;
add.s64 %rd356, %rd355, %rd327;
add.s64 %rd325, %rd142, %rd356;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd325]; cvt.u16.u8 %rs348, datum;}

	bar.sync 0;
cvt.u32.u16	%r334, %rs348;
cvt.u32.u16	%r335, %rs347;
cvt.u32.u16	%r336, %rs346;
cvt.u32.u16	%r337, %rs345;
cvt.u32.u16	%r338, %rs344;
cvt.u32.u16	%r339, %rs343;
cvt.u32.u16	%r340, %rs342;
cvt.u32.u16	%r341, %rs341;
cvt.u32.u16	%r342, %rs340;
cvt.u32.u16	%r343, %rs339;
cvt.u32.u16	%r344, %rs338;
cvt.u32.u16	%r345, %rs337;
cvt.u32.u16	%r346, %rs336;
cvt.u32.u16	%r347, %rs335;
cvt.u32.u16	%r348, %rs334;
xor.b32 %r30, %r348, 128;
xor.b32 %r31, %r347, 128;
xor.b32 %r32, %r346, 128;
xor.b32 %r33, %r345, 128;
xor.b32 %r34, %r344, 128;
xor.b32 %r35, %r343, 128;
xor.b32 %r36, %r342, 128;
xor.b32 %r37, %r341, 128;
xor.b32 %r38, %r340, 128;
xor.b32 %r39, %r339, 128;
xor.b32 %r40, %r338, 128;
xor.b32 %r41, %r337, 128;
xor.b32 %r42, %r336, 128;
xor.b32 %r43, %r335, 128;
xor.b32 %r44, %r334, 128;
cvt.s64.s32	%rd40, %r10;
mul.wide.s32 %rd357, %r10, 8;
add.s64 %rd359, %rd309, 184;
add.s64 %rd360, %rd359, %rd357;
mov.u64 %rd361, 0;
st.shared.u64 [%rd360], %rd361;
st.shared.u64 [%rd360+1024], %rd361;
st.shared.u64 [%rd360+2048], %rd361;
st.shared.u64 [%rd360+3072], %rd361;
st.shared.u64 [%rd360+4096], %rd361;
st.shared.u64 [%rd360+5120], %rd361;
st.shared.u64 [%rd360+6144], %rd361;
st.shared.u64 [%rd360+7168], %rd361;
st.shared.u64 [%rd360+8192], %rd361;
and.b32 %r275, %r30, 255;

	bfe.u32 %r274, %r275, %r151, %r152;

	bfe.u32 %r349, %r274, 3, 5;
and.b32 %r350, %r274, 7;
mul.wide.u32 %rd362, %r350, 1024;
add.s64 %rd363, %rd359, %rd362;
add.s64 %rd364, %rd363, %rd357;
mul.wide.u32 %rd365, %r349, 2;
add.s64 %rd41, %rd364, %rd365;
ld.shared.u16 %r45, [%rd41];
add.s32 %r351, %r45, 1;
st.shared.u16 [%rd41], %r351;
and.b32 %r279, %r31, 255;

	bfe.u32 %r278, %r279, %r151, %r152;

	bfe.u32 %r352, %r278, 3, 5;
and.b32 %r353, %r278, 7;
mul.wide.u32 %rd366, %r353, 1024;
add.s64 %rd367, %rd359, %rd366;
add.s64 %rd368, %rd367, %rd357;
mul.wide.u32 %rd369, %r352, 2;
add.s64 %rd42, %rd368, %rd369;
ld.shared.u16 %r46, [%rd42];
add.s32 %r354, %r46, 1;
st.shared.u16 [%rd42], %r354;
and.b32 %r283, %r32, 255;

	bfe.u32 %r282, %r283, %r151, %r152;

	bfe.u32 %r355, %r282, 3, 5;
and.b32 %r356, %r282, 7;
mul.wide.u32 %rd370, %r356, 1024;
add.s64 %rd371, %rd359, %rd370;
add.s64 %rd372, %rd371, %rd357;
mul.wide.u32 %rd373, %r355, 2;
add.s64 %rd43, %rd372, %rd373;
ld.shared.u16 %r47, [%rd43];
add.s32 %r357, %r47, 1;
st.shared.u16 [%rd43], %r357;
and.b32 %r287, %r33, 255;

	bfe.u32 %r286, %r287, %r151, %r152;

	bfe.u32 %r358, %r286, 3, 5;
and.b32 %r359, %r286, 7;
mul.wide.u32 %rd374, %r359, 1024;
add.s64 %rd375, %rd359, %rd374;
add.s64 %rd376, %rd375, %rd357;
mul.wide.u32 %rd377, %r358, 2;
add.s64 %rd44, %rd376, %rd377;
ld.shared.u16 %r48, [%rd44];
add.s32 %r360, %r48, 1;
st.shared.u16 [%rd44], %r360;
and.b32 %r291, %r34, 255;

	bfe.u32 %r290, %r291, %r151, %r152;

	bfe.u32 %r361, %r290, 3, 5;
and.b32 %r362, %r290, 7;
mul.wide.u32 %rd378, %r362, 1024;
add.s64 %rd379, %rd359, %rd378;
add.s64 %rd380, %rd379, %rd357;
mul.wide.u32 %rd381, %r361, 2;
add.s64 %rd45, %rd380, %rd381;
ld.shared.u16 %r49, [%rd45];
add.s32 %r363, %r49, 1;
st.shared.u16 [%rd45], %r363;
and.b32 %r295, %r35, 255;

	bfe.u32 %r294, %r295, %r151, %r152;

	bfe.u32 %r364, %r294, 3, 5;
and.b32 %r365, %r294, 7;
mul.wide.u32 %rd382, %r365, 1024;
add.s64 %rd383, %rd359, %rd382;
add.s64 %rd384, %rd383, %rd357;
mul.wide.u32 %rd385, %r364, 2;
add.s64 %rd46, %rd384, %rd385;
ld.shared.u16 %r50, [%rd46];
add.s32 %r366, %r50, 1;
st.shared.u16 [%rd46], %r366;
and.b32 %r299, %r36, 255;

	bfe.u32 %r298, %r299, %r151, %r152;

	bfe.u32 %r367, %r298, 3, 5;
and.b32 %r368, %r298, 7;
mul.wide.u32 %rd386, %r368, 1024;
add.s64 %rd387, %rd359, %rd386;
add.s64 %rd388, %rd387, %rd357;
mul.wide.u32 %rd389, %r367, 2;
add.s64 %rd47, %rd388, %rd389;
ld.shared.u16 %r51, [%rd47];
add.s32 %r369, %r51, 1;
st.shared.u16 [%rd47], %r369;
and.b32 %r303, %r37, 255;

	bfe.u32 %r302, %r303, %r151, %r152;

	bfe.u32 %r370, %r302, 3, 5;
and.b32 %r371, %r302, 7;
mul.wide.u32 %rd390, %r371, 1024;
add.s64 %rd391, %rd359, %rd390;
add.s64 %rd392, %rd391, %rd357;
mul.wide.u32 %rd393, %r370, 2;
add.s64 %rd48, %rd392, %rd393;
ld.shared.u16 %r52, [%rd48];
add.s32 %r372, %r52, 1;
st.shared.u16 [%rd48], %r372;
and.b32 %r307, %r38, 255;

	bfe.u32 %r306, %r307, %r151, %r152;

	bfe.u32 %r373, %r306, 3, 5;
and.b32 %r374, %r306, 7;
mul.wide.u32 %rd394, %r374, 1024;
add.s64 %rd395, %rd359, %rd394;
add.s64 %rd396, %rd395, %rd357;
mul.wide.u32 %rd397, %r373, 2;
add.s64 %rd49, %rd396, %rd397;
ld.shared.u16 %r53, [%rd49];
add.s32 %r375, %r53, 1;
st.shared.u16 [%rd49], %r375;
and.b32 %r311, %r39, 255;

	bfe.u32 %r310, %r311, %r151, %r152;

	bfe.u32 %r376, %r310, 3, 5;
and.b32 %r377, %r310, 7;
mul.wide.u32 %rd398, %r377, 1024;
add.s64 %rd399, %rd359, %rd398;
add.s64 %rd400, %rd399, %rd357;
mul.wide.u32 %rd401, %r376, 2;
add.s64 %rd50, %rd400, %rd401;
ld.shared.u16 %r54, [%rd50];
add.s32 %r378, %r54, 1;
st.shared.u16 [%rd50], %r378;
and.b32 %r315, %r40, 255;

	bfe.u32 %r314, %r315, %r151, %r152;

	bfe.u32 %r379, %r314, 3, 5;
and.b32 %r380, %r314, 7;
mul.wide.u32 %rd402, %r380, 1024;
add.s64 %rd403, %rd359, %rd402;
add.s64 %rd404, %rd403, %rd357;
mul.wide.u32 %rd405, %r379, 2;
add.s64 %rd51, %rd404, %rd405;
ld.shared.u16 %r55, [%rd51];
add.s32 %r381, %r55, 1;
st.shared.u16 [%rd51], %r381;
and.b32 %r319, %r41, 255;

	bfe.u32 %r318, %r319, %r151, %r152;

	bfe.u32 %r382, %r318, 3, 5;
and.b32 %r383, %r318, 7;
mul.wide.u32 %rd406, %r383, 1024;
add.s64 %rd407, %rd359, %rd406;
add.s64 %rd408, %rd407, %rd357;
mul.wide.u32 %rd409, %r382, 2;
add.s64 %rd52, %rd408, %rd409;
ld.shared.u16 %r56, [%rd52];
add.s32 %r384, %r56, 1;
st.shared.u16 [%rd52], %r384;
and.b32 %r323, %r42, 255;

	bfe.u32 %r322, %r323, %r151, %r152;

	bfe.u32 %r385, %r322, 3, 5;
and.b32 %r386, %r322, 7;
mul.wide.u32 %rd410, %r386, 1024;
add.s64 %rd411, %rd359, %rd410;
add.s64 %rd412, %rd411, %rd357;
mul.wide.u32 %rd413, %r385, 2;
add.s64 %rd53, %rd412, %rd413;
ld.shared.u16 %r57, [%rd53];
add.s32 %r387, %r57, 1;
st.shared.u16 [%rd53], %r387;
and.b32 %r327, %r43, 255;

	bfe.u32 %r326, %r327, %r151, %r152;

	bfe.u32 %r388, %r326, 3, 5;
and.b32 %r389, %r326, 7;
mul.wide.u32 %rd414, %r389, 1024;
add.s64 %rd415, %rd359, %rd414;
add.s64 %rd416, %rd415, %rd357;
mul.wide.u32 %rd417, %r388, 2;
add.s64 %rd54, %rd416, %rd417;
ld.shared.u16 %r58, [%rd54];
add.s32 %r390, %r58, 1;
st.shared.u16 [%rd54], %r390;
and.b32 %r331, %r44, 255;

	bfe.u32 %r330, %r331, %r151, %r152;

	bfe.u32 %r391, %r330, 3, 5;
and.b32 %r392, %r330, 7;
mul.wide.u32 %rd418, %r392, 1024;
add.s64 %rd419, %rd359, %rd418;
add.s64 %rd420, %rd419, %rd357;
mul.wide.u32 %rd421, %r391, 2;
add.s64 %rd55, %rd420, %rd421;
ld.shared.u16 %r59, [%rd55];
add.s32 %r393, %r59, 1;
st.shared.u16 [%rd55], %r393;
bar.sync 0;
mul.lo.s64 %rd432, %rd40, 72;
add.s64 %rd434, %rd309, %rd432;
ld.shared.u64 %rd56, [%rd434+192];
ld.shared.u64 %rd57, [%rd434+184];
add.s64 %rd435, %rd56, %rd57;
ld.shared.u64 %rd58, [%rd434+200];
add.s64 %rd436, %rd435, %rd58;
ld.shared.u64 %rd59, [%rd434+208];
add.s64 %rd437, %rd436, %rd59;
ld.shared.u64 %rd60, [%rd434+216];
add.s64 %rd438, %rd437, %rd60;
ld.shared.u64 %rd61, [%rd434+224];
add.s64 %rd439, %rd438, %rd61;
ld.shared.u64 %rd62, [%rd434+232];
add.s64 %rd440, %rd439, %rd62;
ld.shared.u64 %rd63, [%rd434+240];
add.s64 %rd441, %rd440, %rd63;
ld.shared.u64 %rd442, [%rd434+248];
add.s64 %rd423, %rd441, %rd442;
mov.u32 %r395, 1;
mov.u32 %r404, 0;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd423; shfl.up.b32 lo|p, lo, %r395, %r404; shfl.up.b32 hi|p, hi, %r395, %r404; mov.b64 %rd422, {lo, hi}; @p add.u64 %rd422, %rd422, %rd423;}

	mov.u32 %r397, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd422; shfl.up.b32 lo|p, lo, %r397, %r404; shfl.up.b32 hi|p, hi, %r397, %r404; mov.b64 %rd424, {lo, hi}; @p add.u64 %rd424, %rd424, %rd422;}

	mov.u32 %r399, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd424; shfl.up.b32 lo|p, lo, %r399, %r404; shfl.up.b32 hi|p, hi, %r399, %r404; mov.b64 %rd426, {lo, hi}; @p add.u64 %rd426, %rd426, %rd424;}

	mov.u32 %r401, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd426; shfl.up.b32 lo|p, lo, %r401, %r404; shfl.up.b32 hi|p, hi, %r401, %r404; mov.b64 %rd428, {lo, hi}; @p add.u64 %rd428, %rd428, %rd426;}

	mov.u32 %r403, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd428; shfl.up.b32 lo|p, lo, %r403, %r404; shfl.up.b32 hi|p, hi, %r403, %r404; mov.b64 %rd430, {lo, hi}; @p add.u64 %rd430, %rd430, %rd428;}

	setp.ne.s32	%p82, %r394, 31;
@%p82 bra BB79_139;

st.shared.u64 [%rd39], %rd430;

BB79_139:
cvt.u16.u32	%rs121, %r30;
cvt.u16.u32	%rs122, %r31;
cvt.u16.u32	%rs123, %r32;
cvt.u16.u32	%rs124, %r33;
cvt.u16.u32	%rs125, %r34;
cvt.u16.u32	%rs126, %r35;
cvt.u16.u32	%rs127, %r36;
cvt.u16.u32	%rs128, %r37;
cvt.u16.u32	%rs129, %r38;
cvt.u16.u32	%rs130, %r39;
cvt.u16.u32	%rs131, %r40;
cvt.u16.u32	%rs132, %r41;
cvt.u16.u32	%rs133, %r42;
cvt.u16.u32	%rs134, %r43;
cvt.u16.u32	%rs135, %r44;
sub.s64 %rd66, %rd430, %rd423;
setp.lt.s32	%p1, %r10, 32;
and.b32 %r405, %r10, -32;
setp.eq.s32	%p2, %r405, 96;
setp.eq.s32	%p3, %r405, 64;
setp.eq.s32	%p4, %r405, 32;
bar.sync 0;
ld.shared.u64 %rd444, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+144];
selp.b64	%rd445, %rd444, 0, %p4;
add.s64 %rd446, %rd66, %rd445;
ld.shared.u64 %rd447, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+152];
add.s64 %rd448, %rd447, %rd444;
selp.b64	%rd449, %rd448, 0, %p3;
add.s64 %rd450, %rd446, %rd449;
ld.shared.u64 %rd451, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+160];
add.s64 %rd452, %rd448, %rd451;
selp.b64	%rd453, %rd452, 0, %p2;
add.s64 %rd454, %rd450, %rd453;
ld.shared.u64 %rd455, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+168];
add.s64 %rd456, %rd452, %rd455;
shl.b64 %rd457, %rd456, 16;
add.s64 %rd458, %rd457, %rd454;
shl.b64 %rd459, %rd456, 32;
add.s64 %rd460, %rd459, %rd458;
shl.b64 %rd461, %rd456, 48;
add.s64 %rd462, %rd461, %rd460;
add.s64 %rd463, %rd57, %rd462;
add.s64 %rd464, %rd463, %rd56;
add.s64 %rd465, %rd464, %rd58;
add.s64 %rd466, %rd465, %rd59;
add.s64 %rd467, %rd466, %rd60;
add.s64 %rd468, %rd467, %rd61;
add.s64 %rd469, %rd468, %rd62;
add.s64 %rd470, %rd469, %rd63;
mul.wide.s32 %rd471, %r10, 72;
add.s64 %rd472, %rd309, %rd471;
st.shared.u64 [%rd472+184], %rd462;
st.shared.u64 [%rd472+192], %rd463;
st.shared.u64 [%rd472+200], %rd464;
st.shared.u64 [%rd472+208], %rd465;
st.shared.u64 [%rd472+216], %rd466;
st.shared.u64 [%rd472+224], %rd467;
st.shared.u64 [%rd472+232], %rd468;
st.shared.u64 [%rd472+240], %rd469;
st.shared.u64 [%rd472+248], %rd470;
bar.sync 0;
ld.shared.u16 %r406, [%rd41];
add.s32 %r60, %r406, %r45;
ld.shared.u16 %r407, [%rd42];
add.s32 %r61, %r407, %r46;
ld.shared.u16 %r408, [%rd43];
add.s32 %r62, %r408, %r47;
ld.shared.u16 %r409, [%rd44];
add.s32 %r63, %r409, %r48;
ld.shared.u16 %r410, [%rd45];
add.s32 %r64, %r410, %r49;
ld.shared.u16 %r411, [%rd46];
add.s32 %r65, %r411, %r50;
ld.shared.u16 %r412, [%rd47];
add.s32 %r66, %r412, %r51;
ld.shared.u16 %r413, [%rd48];
add.s32 %r67, %r413, %r52;
ld.shared.u16 %r414, [%rd49];
add.s32 %r68, %r414, %r53;
ld.shared.u16 %r415, [%rd50];
add.s32 %r69, %r415, %r54;
ld.shared.u16 %r416, [%rd51];
add.s32 %r70, %r416, %r55;
ld.shared.u16 %r417, [%rd52];
add.s32 %r71, %r417, %r56;
ld.shared.u16 %r418, [%rd53];
add.s32 %r72, %r418, %r57;
ld.shared.u16 %r419, [%rd54];
add.s32 %r73, %r419, %r58;
ld.shared.u16 %r420, [%rd55];
add.s32 %r74, %r420, %r59;
@!%p1 bra BB79_141;
bra.uni BB79_140;

BB79_140:
and.b32 %r421, %r10, 7;
add.s32 %r422, %r421, 1;
shr.s32 %r423, %r10, 3;
mul.wide.u32 %rd473, %r422, 1024;
add.s64 %rd475, %rd309, %rd473;
mul.wide.s32 %rd476, %r423, 2;
add.s64 %rd477, %rd475, %rd476;
ld.shared.u16 %r971, [%rd477+184];

BB79_141:
@%p9 bra BB79_143;

mov.u32 %r964, 0;
mov.u32 %r963, 1;
setp.eq.s32	%p84, %r10, 0;

	shfl.up.b32 %r424, %r971, %r963, %r964;

	selp.b32	%r428, 0, %r424, %p84;
sub.s32 %r429, %r996, %r428;
mul.wide.u32 %rd478, %r10, 4;
add.s64 %rd480, %rd309, %rd478;
st.shared.u32 [%rd480], %r429;
add.s32 %r996, %r429, %r971;

BB79_143:
bar.sync 0;
cvt.u64.u32	%rd481, %r60;
add.s64 %rd483, %rd309, 136;
add.s64 %rd68, %rd483, %rd481;
st.shared.u8 [%rd68], %rs121;
cvt.u64.u32	%rd484, %r61;
add.s64 %rd69, %rd483, %rd484;
st.shared.u8 [%rd69], %rs122;
cvt.u64.u32	%rd485, %r62;
add.s64 %rd70, %rd483, %rd485;
st.shared.u8 [%rd70], %rs123;
cvt.u64.u32	%rd486, %r63;
add.s64 %rd71, %rd483, %rd486;
st.shared.u8 [%rd71], %rs124;
cvt.u64.u32	%rd487, %r64;
add.s64 %rd72, %rd483, %rd487;
st.shared.u8 [%rd72], %rs125;
cvt.u64.u32	%rd488, %r65;
add.s64 %rd73, %rd483, %rd488;
st.shared.u8 [%rd73], %rs126;
cvt.u64.u32	%rd489, %r66;
add.s64 %rd74, %rd483, %rd489;
st.shared.u8 [%rd74], %rs127;
cvt.u64.u32	%rd490, %r67;
add.s64 %rd75, %rd483, %rd490;
st.shared.u8 [%rd75], %rs128;
cvt.u64.u32	%rd491, %r68;
add.s64 %rd76, %rd483, %rd491;
st.shared.u8 [%rd76], %rs129;
cvt.u64.u32	%rd492, %r69;
add.s64 %rd77, %rd483, %rd492;
st.shared.u8 [%rd77], %rs130;
cvt.u64.u32	%rd493, %r70;
add.s64 %rd78, %rd483, %rd493;
st.shared.u8 [%rd78], %rs131;
cvt.u64.u32	%rd494, %r71;
add.s64 %rd79, %rd483, %rd494;
st.shared.u8 [%rd79], %rs132;
cvt.u64.u32	%rd495, %r72;
add.s64 %rd80, %rd483, %rd495;
st.shared.u8 [%rd80], %rs133;
cvt.u64.u32	%rd496, %r73;
add.s64 %rd81, %rd483, %rd496;
st.shared.u8 [%rd81], %rs134;
cvt.u64.u32	%rd497, %r74;
add.s64 %rd82, %rd483, %rd497;
st.shared.u8 [%rd82], %rs135;
bar.sync 0;
add.s64 %rd83, %rd309, %rd40;
ld.shared.u8 %r431, [%rd83+136];

	bfe.u32 %r430, %r431, %r151, %r152;

	shl.b32 %r490, %r430, 2;
cvt.u64.u32	%rd499, %r490;
and.b64 %rd500, %rd499, 1020;
add.s64 %rd501, %rd309, %rd500;
ld.shared.u32 %r491, [%rd501];
ld.shared.u8 %r435, [%rd83+264];

	bfe.u32 %r434, %r435, %r151, %r152;

	shl.b32 %r492, %r434, 2;
cvt.u64.u32	%rd502, %r492;
and.b64 %rd503, %rd502, 1020;
add.s64 %rd504, %rd309, %rd503;
ld.shared.u32 %r493, [%rd504];
ld.shared.u8 %r439, [%rd83+392];

	bfe.u32 %r438, %r439, %r151, %r152;

	shl.b32 %r494, %r438, 2;
cvt.u64.u32	%rd505, %r494;
and.b64 %rd506, %rd505, 1020;
add.s64 %rd507, %rd309, %rd506;
ld.shared.u32 %r495, [%rd507];
ld.shared.u8 %r443, [%rd83+520];

	bfe.u32 %r442, %r443, %r151, %r152;

	shl.b32 %r496, %r442, 2;
cvt.u64.u32	%rd508, %r496;
and.b64 %rd509, %rd508, 1020;
add.s64 %rd510, %rd309, %rd509;
ld.shared.u32 %r497, [%rd510];
ld.shared.u8 %r447, [%rd83+648];

	bfe.u32 %r446, %r447, %r151, %r152;

	shl.b32 %r498, %r446, 2;
cvt.u64.u32	%rd511, %r498;
and.b64 %rd512, %rd511, 1020;
add.s64 %rd513, %rd309, %rd512;
ld.shared.u32 %r499, [%rd513];
ld.shared.u8 %r451, [%rd83+776];

	bfe.u32 %r450, %r451, %r151, %r152;

	shl.b32 %r500, %r450, 2;
cvt.u64.u32	%rd514, %r500;
and.b64 %rd515, %rd514, 1020;
add.s64 %rd516, %rd309, %rd515;
ld.shared.u32 %r501, [%rd516];
ld.shared.u8 %r455, [%rd83+904];

	bfe.u32 %r454, %r455, %r151, %r152;

	shl.b32 %r502, %r454, 2;
cvt.u64.u32	%rd517, %r502;
and.b64 %rd518, %rd517, 1020;
add.s64 %rd519, %rd309, %rd518;
ld.shared.u32 %r503, [%rd519];
ld.shared.u8 %r459, [%rd83+1032];

	bfe.u32 %r458, %r459, %r151, %r152;

	shl.b32 %r504, %r458, 2;
cvt.u64.u32	%rd520, %r504;
and.b64 %rd521, %rd520, 1020;
add.s64 %rd522, %rd309, %rd521;
ld.shared.u32 %r505, [%rd522];
ld.shared.u8 %r463, [%rd83+1160];

	bfe.u32 %r462, %r463, %r151, %r152;

	shl.b32 %r506, %r462, 2;
cvt.u64.u32	%rd523, %r506;
and.b64 %rd524, %rd523, 1020;
add.s64 %rd525, %rd309, %rd524;
ld.shared.u32 %r507, [%rd525];
ld.shared.u8 %r467, [%rd83+1288];

	bfe.u32 %r466, %r467, %r151, %r152;

	shl.b32 %r508, %r466, 2;
cvt.u64.u32	%rd526, %r508;
and.b64 %rd527, %rd526, 1020;
add.s64 %rd528, %rd309, %rd527;
ld.shared.u32 %r509, [%rd528];
ld.shared.u8 %r471, [%rd83+1416];

	bfe.u32 %r470, %r471, %r151, %r152;

	shl.b32 %r510, %r470, 2;
cvt.u64.u32	%rd529, %r510;
and.b64 %rd530, %rd529, 1020;
add.s64 %rd531, %rd309, %rd530;
ld.shared.u32 %r511, [%rd531];
ld.shared.u8 %r475, [%rd83+1544];

	bfe.u32 %r474, %r475, %r151, %r152;

	shl.b32 %r512, %r474, 2;
cvt.u64.u32	%rd532, %r512;
and.b64 %rd533, %rd532, 1020;
add.s64 %rd534, %rd309, %rd533;
ld.shared.u32 %r513, [%rd534];
ld.shared.u8 %r479, [%rd83+1672];

	bfe.u32 %r478, %r479, %r151, %r152;

	shl.b32 %r514, %r478, 2;
cvt.u64.u32	%rd535, %r514;
and.b64 %rd536, %rd535, 1020;
add.s64 %rd537, %rd309, %rd536;
ld.shared.u32 %r515, [%rd537];
ld.shared.u8 %r483, [%rd83+1800];

	bfe.u32 %r482, %r483, %r151, %r152;

	shl.b32 %r516, %r482, 2;
cvt.u64.u32	%rd538, %r516;
and.b64 %rd539, %rd538, 1020;
add.s64 %rd540, %rd309, %rd539;
ld.shared.u32 %r517, [%rd540];
ld.shared.u8 %r487, [%rd83+1928];

	bfe.u32 %r486, %r487, %r151, %r152;

	shl.b32 %r518, %r486, 2;
cvt.u64.u32	%rd541, %r518;
and.b64 %rd542, %rd541, 1020;
add.s64 %rd543, %rd309, %rd542;
ld.shared.u32 %r519, [%rd543];
xor.b32 %r520, %r487, 128;
xor.b32 %r521, %r483, 128;
xor.b32 %r522, %r479, 128;
xor.b32 %r523, %r475, 128;
xor.b32 %r524, %r471, 128;
xor.b32 %r525, %r467, 128;
xor.b32 %r526, %r463, 128;
xor.b32 %r527, %r459, 128;
xor.b32 %r528, %r455, 128;
xor.b32 %r529, %r451, 128;
xor.b32 %r530, %r447, 128;
xor.b32 %r531, %r443, 128;
xor.b32 %r532, %r439, 128;
xor.b32 %r533, %r435, 128;
xor.b32 %r534, %r431, 128;
add.s32 %r535, %r10, %r491;
cvt.s64.s32	%rd84, %r535;
add.s64 %rd545, %rd2, %rd84;
st.global.u8 [%rd545], %r534;
add.s32 %r536, %r10, 128;
add.s32 %r537, %r536, %r493;
cvt.s64.s32	%rd85, %r537;
add.s64 %rd546, %rd2, %rd85;
st.global.u8 [%rd546], %r533;
add.s32 %r538, %r536, %r495;
add.s32 %r539, %r538, 128;
cvt.s64.s32	%rd86, %r539;
add.s64 %rd547, %rd2, %rd86;
st.global.u8 [%rd547], %r532;
add.s32 %r540, %r536, %r497;
add.s32 %r541, %r540, 256;
cvt.s64.s32	%rd87, %r541;
add.s64 %rd548, %rd2, %rd87;
st.global.u8 [%rd548], %r531;
add.s32 %r542, %r536, %r499;
add.s32 %r543, %r542, 384;
cvt.s64.s32	%rd88, %r543;
add.s64 %rd549, %rd2, %rd88;
st.global.u8 [%rd549], %r530;
add.s32 %r544, %r536, %r501;
add.s32 %r545, %r544, 512;
cvt.s64.s32	%rd89, %r545;
add.s64 %rd550, %rd2, %rd89;
st.global.u8 [%rd550], %r529;
add.s32 %r546, %r536, %r503;
add.s32 %r547, %r546, 640;
cvt.s64.s32	%rd90, %r547;
add.s64 %rd551, %rd2, %rd90;
st.global.u8 [%rd551], %r528;
add.s32 %r548, %r536, %r505;
add.s32 %r549, %r548, 768;
cvt.s64.s32	%rd91, %r549;
add.s64 %rd552, %rd2, %rd91;
st.global.u8 [%rd552], %r527;
add.s32 %r550, %r536, %r507;
add.s32 %r551, %r550, 896;
cvt.s64.s32	%rd92, %r551;
add.s64 %rd553, %rd2, %rd92;
st.global.u8 [%rd553], %r526;
add.s32 %r552, %r536, %r509;
add.s32 %r553, %r552, 1024;
cvt.s64.s32	%rd93, %r553;
add.s64 %rd554, %rd2, %rd93;
st.global.u8 [%rd554], %r525;
add.s32 %r554, %r536, %r511;
add.s32 %r555, %r554, 1152;
cvt.s64.s32	%rd94, %r555;
add.s64 %rd555, %rd2, %rd94;
st.global.u8 [%rd555], %r524;
add.s32 %r556, %r536, %r513;
add.s32 %r557, %r556, 1280;
cvt.s64.s32	%rd95, %r557;
add.s64 %rd556, %rd2, %rd95;
st.global.u8 [%rd556], %r523;
add.s32 %r558, %r536, %r515;
add.s32 %r559, %r558, 1408;
cvt.s64.s32	%rd96, %r559;
add.s64 %rd557, %rd2, %rd96;
st.global.u8 [%rd557], %r522;
add.s32 %r560, %r536, %r517;
add.s32 %r561, %r560, 1536;
cvt.s64.s32	%rd97, %r561;
add.s64 %rd558, %rd2, %rd97;
st.global.u8 [%rd558], %r521;
add.s32 %r562, %r536, %r519;
add.s32 %r563, %r562, 1664;
cvt.s64.s32	%rd98, %r563;
add.s64 %rd559, %rd2, %rd98;
st.global.u8 [%rd559], %r520;
bar.sync 0;
add.s64 %rd560, %rd144, %rd328;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd560]; cvt.u16.u8 %rs349, datum;}

	add.s64 %rd561, %rd144, %rd330;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd561]; cvt.u16.u8 %rs350, datum;}

	add.s64 %rd562, %rd144, %rd332;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd562]; cvt.u16.u8 %rs351, datum;}

	add.s64 %rd563, %rd144, %rd334;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd563]; cvt.u16.u8 %rs352, datum;}

	add.s64 %rd564, %rd144, %rd336;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd564]; cvt.u16.u8 %rs353, datum;}

	add.s64 %rd565, %rd144, %rd338;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd565]; cvt.u16.u8 %rs354, datum;}

	add.s64 %rd566, %rd144, %rd340;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd566]; cvt.u16.u8 %rs355, datum;}

	add.s64 %rd567, %rd144, %rd342;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd567]; cvt.u16.u8 %rs356, datum;}

	add.s64 %rd568, %rd144, %rd344;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd568]; cvt.u16.u8 %rs357, datum;}

	add.s64 %rd569, %rd144, %rd346;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd569]; cvt.u16.u8 %rs358, datum;}

	add.s64 %rd570, %rd144, %rd348;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd570]; cvt.u16.u8 %rs359, datum;}

	add.s64 %rd571, %rd144, %rd350;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd571]; cvt.u16.u8 %rs360, datum;}

	add.s64 %rd572, %rd144, %rd352;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd572]; cvt.u16.u8 %rs361, datum;}

	add.s64 %rd573, %rd144, %rd354;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd573]; cvt.u16.u8 %rs362, datum;}

	add.s64 %rd574, %rd144, %rd356;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd574]; cvt.u16.u8 %rs363, datum;}

	bar.sync 0;
st.shared.u8 [%rd68], %rs349;
st.shared.u8 [%rd69], %rs350;
st.shared.u8 [%rd70], %rs351;
st.shared.u8 [%rd71], %rs352;
st.shared.u8 [%rd72], %rs353;
st.shared.u8 [%rd73], %rs354;
st.shared.u8 [%rd74], %rs355;
st.shared.u8 [%rd75], %rs356;
st.shared.u8 [%rd76], %rs357;
st.shared.u8 [%rd77], %rs358;
st.shared.u8 [%rd78], %rs359;
st.shared.u8 [%rd79], %rs360;
st.shared.u8 [%rd80], %rs361;
st.shared.u8 [%rd81], %rs362;
st.shared.u8 [%rd82], %rs363;
bar.sync 0;
ld.shared.u8 %rs454, [%rd83+136];
ld.shared.u8 %rs455, [%rd83+264];
ld.shared.u8 %rs456, [%rd83+392];
ld.shared.u8 %rs457, [%rd83+520];
ld.shared.u8 %rs458, [%rd83+648];
ld.shared.u8 %rs459, [%rd83+776];
ld.shared.u8 %rs460, [%rd83+904];
ld.shared.u8 %rs461, [%rd83+1032];
ld.shared.u8 %rs462, [%rd83+1160];
ld.shared.u8 %rs463, [%rd83+1288];
ld.shared.u8 %rs464, [%rd83+1416];
ld.shared.u8 %rs465, [%rd83+1544];
ld.shared.u8 %rs466, [%rd83+1672];
ld.shared.u8 %rs467, [%rd83+1800];
ld.shared.u8 %rs468, [%rd83+1928];
add.s64 %rd607, %rd1, %rd84;
st.global.u8 [%rd607], %rs454;
add.s64 %rd608, %rd1, %rd85;
st.global.u8 [%rd608], %rs455;
add.s64 %rd609, %rd1, %rd86;
st.global.u8 [%rd609], %rs456;
add.s64 %rd610, %rd1, %rd87;
st.global.u8 [%rd610], %rs457;
add.s64 %rd611, %rd1, %rd88;
st.global.u8 [%rd611], %rs458;
add.s64 %rd612, %rd1, %rd89;
st.global.u8 [%rd612], %rs459;
add.s64 %rd613, %rd1, %rd90;
st.global.u8 [%rd613], %rs460;
add.s64 %rd614, %rd1, %rd91;
st.global.u8 [%rd614], %rs461;
add.s64 %rd615, %rd1, %rd92;
st.global.u8 [%rd615], %rs462;
add.s64 %rd616, %rd1, %rd93;
st.global.u8 [%rd616], %rs463;
add.s64 %rd617, %rd1, %rd94;
st.global.u8 [%rd617], %rs464;
add.s64 %rd618, %rd1, %rd95;
st.global.u8 [%rd618], %rs465;
add.s64 %rd619, %rd1, %rd96;
st.global.u8 [%rd619], %rs466;
add.s64 %rd620, %rd1, %rd97;
st.global.u8 [%rd620], %rs467;
add.s64 %rd621, %rd1, %rd98;
st.global.u8 [%rd621], %rs468;
bar.sync 0;
add.s32 %r988, %r987, 1920;
setp.le.s32	%p85, %r988, %r970;
mov.u32 %r986, %r987;
@%p85 bra BB79_137;

BB79_144:
setp.le.s32	%p86, %r970, %r986;
@%p86 bra BB79_271;

sub.s32 %r82, %r970, %r986;
cvt.s64.s32	%rd99, %r986;
mad.lo.s32 %r83, %r10, -15, %r82;
mul.lo.s32 %r84, %r10, 15;
mov.u16 %rs364, 255;
setp.lt.s32	%p87, %r83, 1;
mov.u16 %rs453, %rs364;
@%p87 bra BB79_147;

cvt.s64.s32	%rd623, %r84;
add.s64 %rd624, %rd623, %rd99;
add.s64 %rd622, %rd142, %rd624;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd622]; cvt.u16.u8 %rs365, datum;}

	xor.b16 %rs181, %rs365, 128;
mov.u16 %rs453, %rs181;

BB79_147:
mov.u16 %rs182, %rs453;
setp.lt.s32	%p88, %r83, 2;
mov.u16 %rs452, %rs364;
@%p88 bra BB79_149;

add.s32 %r579, %r84, 1;
cvt.s64.s32	%rd626, %r579;
add.s64 %rd627, %rd626, %rd99;
add.s64 %rd625, %rd142, %rd627;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd625]; cvt.u16.u8 %rs367, datum;}

	xor.b16 %rs452, %rs367, 128;

BB79_149:
setp.lt.s32	%p89, %r83, 3;
mov.u16 %rs451, %rs364;
@%p89 bra BB79_151;

add.s32 %r580, %r84, 2;
cvt.s64.s32	%rd629, %r580;
add.s64 %rd630, %rd629, %rd99;
add.s64 %rd628, %rd142, %rd630;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd628]; cvt.u16.u8 %rs369, datum;}

	xor.b16 %rs451, %rs369, 128;

BB79_151:
setp.lt.s32	%p90, %r83, 4;
mov.u16 %rs450, %rs364;
@%p90 bra BB79_153;

add.s32 %r581, %r84, 3;
cvt.s64.s32	%rd632, %r581;
add.s64 %rd633, %rd632, %rd99;
add.s64 %rd631, %rd142, %rd633;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd631]; cvt.u16.u8 %rs371, datum;}

	xor.b16 %rs450, %rs371, 128;

BB79_153:
setp.lt.s32	%p91, %r83, 5;
mov.u16 %rs449, %rs364;
@%p91 bra BB79_155;

add.s32 %r582, %r84, 4;
cvt.s64.s32	%rd635, %r582;
add.s64 %rd636, %rd635, %rd99;
add.s64 %rd634, %rd142, %rd636;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd634]; cvt.u16.u8 %rs373, datum;}

	xor.b16 %rs449, %rs373, 128;

BB79_155:
setp.lt.s32	%p92, %r83, 6;
mov.u16 %rs448, %rs364;
@%p92 bra BB79_157;

add.s32 %r583, %r84, 5;
cvt.s64.s32	%rd638, %r583;
add.s64 %rd639, %rd638, %rd99;
add.s64 %rd637, %rd142, %rd639;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd637]; cvt.u16.u8 %rs375, datum;}

	xor.b16 %rs448, %rs375, 128;

BB79_157:
setp.lt.s32	%p93, %r83, 7;
mov.u16 %rs447, %rs364;
@%p93 bra BB79_159;

add.s32 %r584, %r84, 6;
cvt.s64.s32	%rd641, %r584;
add.s64 %rd642, %rd641, %rd99;
add.s64 %rd640, %rd142, %rd642;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd640]; cvt.u16.u8 %rs377, datum;}

	xor.b16 %rs447, %rs377, 128;

BB79_159:
setp.lt.s32	%p94, %r83, 8;
mov.u16 %rs446, %rs364;
@%p94 bra BB79_161;

add.s32 %r585, %r84, 7;
cvt.s64.s32	%rd644, %r585;
add.s64 %rd645, %rd644, %rd99;
add.s64 %rd643, %rd142, %rd645;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd643]; cvt.u16.u8 %rs379, datum;}

	xor.b16 %rs446, %rs379, 128;

BB79_161:
setp.lt.s32	%p95, %r83, 9;
mov.u16 %rs445, %rs364;
@%p95 bra BB79_163;

add.s32 %r586, %r84, 8;
cvt.s64.s32	%rd647, %r586;
add.s64 %rd648, %rd647, %rd99;
add.s64 %rd646, %rd142, %rd648;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd646]; cvt.u16.u8 %rs381, datum;}

	xor.b16 %rs445, %rs381, 128;

BB79_163:
setp.lt.s32	%p96, %r83, 10;
mov.u16 %rs444, %rs364;
@%p96 bra BB79_165;

add.s32 %r587, %r84, 9;
cvt.s64.s32	%rd650, %r587;
add.s64 %rd651, %rd650, %rd99;
add.s64 %rd649, %rd142, %rd651;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd649]; cvt.u16.u8 %rs383, datum;}

	xor.b16 %rs444, %rs383, 128;

BB79_165:
setp.lt.s32	%p97, %r83, 11;
mov.u16 %rs443, %rs364;
@%p97 bra BB79_167;

add.s32 %r588, %r84, 10;
cvt.s64.s32	%rd653, %r588;
add.s64 %rd654, %rd653, %rd99;
add.s64 %rd652, %rd142, %rd654;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd652]; cvt.u16.u8 %rs385, datum;}

	xor.b16 %rs443, %rs385, 128;

BB79_167:
setp.lt.s32	%p98, %r83, 12;
mov.u16 %rs442, %rs364;
@%p98 bra BB79_169;

add.s32 %r589, %r84, 11;
cvt.s64.s32	%rd656, %r589;
add.s64 %rd657, %rd656, %rd99;
add.s64 %rd655, %rd142, %rd657;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd655]; cvt.u16.u8 %rs387, datum;}

	xor.b16 %rs442, %rs387, 128;

BB79_169:
setp.lt.s32	%p99, %r83, 13;
mov.u16 %rs441, %rs364;
@%p99 bra BB79_171;

add.s32 %r590, %r84, 12;
cvt.s64.s32	%rd659, %r590;
add.s64 %rd660, %rd659, %rd99;
add.s64 %rd658, %rd142, %rd660;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd658]; cvt.u16.u8 %rs389, datum;}

	xor.b16 %rs441, %rs389, 128;

BB79_171:
setp.lt.s32	%p100, %r83, 14;
mov.u16 %rs440, %rs364;
@%p100 bra BB79_173;

add.s32 %r591, %r84, 13;
cvt.s64.s32	%rd662, %r591;
add.s64 %rd663, %rd662, %rd99;
add.s64 %rd661, %rd142, %rd663;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd661]; cvt.u16.u8 %rs391, datum;}

	xor.b16 %rs440, %rs391, 128;

BB79_173:
setp.lt.s32	%p101, %r83, 15;
mov.u16 %rs439, %rs364;
@%p101 bra BB79_175;

add.s32 %r592, %r84, 14;
cvt.s64.s32	%rd665, %r592;
add.s64 %rd666, %rd665, %rd99;
add.s64 %rd664, %rd142, %rd666;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd664]; cvt.u16.u8 %rs393, datum;}

	xor.b16 %rs439, %rs393, 128;

BB79_175:
bar.sync 0;
cvt.s64.s32	%rd100, %r10;
mul.wide.s32 %rd667, %r10, 8;
mov.u64 %rd668, _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage;
add.s64 %rd669, %rd668, 184;
add.s64 %rd670, %rd669, %rd667;
mov.u64 %rd671, 0;
st.shared.u64 [%rd670], %rd671;
st.shared.u64 [%rd670+1024], %rd671;
st.shared.u64 [%rd670+2048], %rd671;
st.shared.u64 [%rd670+3072], %rd671;
st.shared.u64 [%rd670+4096], %rd671;
st.shared.u64 [%rd670+5120], %rd671;
st.shared.u64 [%rd670+6144], %rd671;
st.shared.u64 [%rd670+7168], %rd671;
st.shared.u64 [%rd670+8192], %rd671;
cvt.u32.u16	%r653, %rs182;
and.b32 %r594, %r653, 255;

	bfe.u32 %r593, %r594, %r151, %r152;

	bfe.u32 %r654, %r593, 3, 5;
and.b32 %r655, %r593, 7;
mul.wide.u32 %rd672, %r655, 1024;
add.s64 %rd673, %rd669, %rd672;
add.s64 %rd674, %rd673, %rd667;
mul.wide.u32 %rd675, %r654, 2;
add.s64 %rd101, %rd674, %rd675;
ld.shared.u16 %r85, [%rd101];
add.s32 %r656, %r85, 1;
st.shared.u16 [%rd101], %r656;
cvt.u32.u16	%r657, %rs452;
and.b32 %r598, %r657, 255;

	bfe.u32 %r597, %r598, %r151, %r152;

	bfe.u32 %r658, %r597, 3, 5;
and.b32 %r659, %r597, 7;
mul.wide.u32 %rd676, %r659, 1024;
add.s64 %rd677, %rd669, %rd676;
add.s64 %rd678, %rd677, %rd667;
mul.wide.u32 %rd679, %r658, 2;
add.s64 %rd102, %rd678, %rd679;
ld.shared.u16 %r86, [%rd102];
add.s32 %r660, %r86, 1;
st.shared.u16 [%rd102], %r660;
cvt.u32.u16	%r661, %rs451;
and.b32 %r602, %r661, 255;

	bfe.u32 %r601, %r602, %r151, %r152;

	bfe.u32 %r662, %r601, 3, 5;
and.b32 %r663, %r601, 7;
mul.wide.u32 %rd680, %r663, 1024;
add.s64 %rd681, %rd669, %rd680;
add.s64 %rd682, %rd681, %rd667;
mul.wide.u32 %rd683, %r662, 2;
add.s64 %rd103, %rd682, %rd683;
ld.shared.u16 %r87, [%rd103];
add.s32 %r664, %r87, 1;
st.shared.u16 [%rd103], %r664;
cvt.u32.u16	%r665, %rs450;
and.b32 %r606, %r665, 255;

	bfe.u32 %r605, %r606, %r151, %r152;

	bfe.u32 %r666, %r605, 3, 5;
and.b32 %r667, %r605, 7;
mul.wide.u32 %rd684, %r667, 1024;
add.s64 %rd685, %rd669, %rd684;
add.s64 %rd686, %rd685, %rd667;
mul.wide.u32 %rd687, %r666, 2;
add.s64 %rd104, %rd686, %rd687;
ld.shared.u16 %r88, [%rd104];
add.s32 %r668, %r88, 1;
st.shared.u16 [%rd104], %r668;
cvt.u32.u16	%r669, %rs449;
and.b32 %r610, %r669, 255;

	bfe.u32 %r609, %r610, %r151, %r152;

	bfe.u32 %r670, %r609, 3, 5;
and.b32 %r671, %r609, 7;
mul.wide.u32 %rd688, %r671, 1024;
add.s64 %rd689, %rd669, %rd688;
add.s64 %rd690, %rd689, %rd667;
mul.wide.u32 %rd691, %r670, 2;
add.s64 %rd105, %rd690, %rd691;
ld.shared.u16 %r89, [%rd105];
add.s32 %r672, %r89, 1;
st.shared.u16 [%rd105], %r672;
cvt.u32.u16	%r673, %rs448;
and.b32 %r614, %r673, 255;

	bfe.u32 %r613, %r614, %r151, %r152;

	bfe.u32 %r674, %r613, 3, 5;
and.b32 %r675, %r613, 7;
mul.wide.u32 %rd692, %r675, 1024;
add.s64 %rd693, %rd669, %rd692;
add.s64 %rd694, %rd693, %rd667;
mul.wide.u32 %rd695, %r674, 2;
add.s64 %rd106, %rd694, %rd695;
ld.shared.u16 %r90, [%rd106];
add.s32 %r676, %r90, 1;
st.shared.u16 [%rd106], %r676;
cvt.u32.u16	%r677, %rs447;
and.b32 %r618, %r677, 255;

	bfe.u32 %r617, %r618, %r151, %r152;

	bfe.u32 %r678, %r617, 3, 5;
and.b32 %r679, %r617, 7;
mul.wide.u32 %rd696, %r679, 1024;
add.s64 %rd697, %rd669, %rd696;
add.s64 %rd698, %rd697, %rd667;
mul.wide.u32 %rd699, %r678, 2;
add.s64 %rd107, %rd698, %rd699;
ld.shared.u16 %r91, [%rd107];
add.s32 %r680, %r91, 1;
st.shared.u16 [%rd107], %r680;
cvt.u32.u16	%r681, %rs446;
and.b32 %r622, %r681, 255;

	bfe.u32 %r621, %r622, %r151, %r152;

	bfe.u32 %r682, %r621, 3, 5;
and.b32 %r683, %r621, 7;
mul.wide.u32 %rd700, %r683, 1024;
add.s64 %rd701, %rd669, %rd700;
add.s64 %rd702, %rd701, %rd667;
mul.wide.u32 %rd703, %r682, 2;
add.s64 %rd108, %rd702, %rd703;
ld.shared.u16 %r92, [%rd108];
add.s32 %r684, %r92, 1;
st.shared.u16 [%rd108], %r684;
cvt.u32.u16	%r685, %rs445;
and.b32 %r626, %r685, 255;

	bfe.u32 %r625, %r626, %r151, %r152;

	bfe.u32 %r686, %r625, 3, 5;
and.b32 %r687, %r625, 7;
mul.wide.u32 %rd704, %r687, 1024;
add.s64 %rd705, %rd669, %rd704;
add.s64 %rd706, %rd705, %rd667;
mul.wide.u32 %rd707, %r686, 2;
add.s64 %rd109, %rd706, %rd707;
ld.shared.u16 %r93, [%rd109];
add.s32 %r688, %r93, 1;
st.shared.u16 [%rd109], %r688;
cvt.u32.u16	%r689, %rs444;
and.b32 %r630, %r689, 255;

	bfe.u32 %r629, %r630, %r151, %r152;

	bfe.u32 %r690, %r629, 3, 5;
and.b32 %r691, %r629, 7;
mul.wide.u32 %rd708, %r691, 1024;
add.s64 %rd709, %rd669, %rd708;
add.s64 %rd710, %rd709, %rd667;
mul.wide.u32 %rd711, %r690, 2;
add.s64 %rd110, %rd710, %rd711;
ld.shared.u16 %r94, [%rd110];
add.s32 %r692, %r94, 1;
st.shared.u16 [%rd110], %r692;
cvt.u32.u16	%r693, %rs443;
and.b32 %r634, %r693, 255;

	bfe.u32 %r633, %r634, %r151, %r152;

	bfe.u32 %r694, %r633, 3, 5;
and.b32 %r695, %r633, 7;
mul.wide.u32 %rd712, %r695, 1024;
add.s64 %rd713, %rd669, %rd712;
add.s64 %rd714, %rd713, %rd667;
mul.wide.u32 %rd715, %r694, 2;
add.s64 %rd111, %rd714, %rd715;
ld.shared.u16 %r95, [%rd111];
add.s32 %r696, %r95, 1;
st.shared.u16 [%rd111], %r696;
cvt.u32.u16	%r697, %rs442;
and.b32 %r638, %r697, 255;

	bfe.u32 %r637, %r638, %r151, %r152;

	bfe.u32 %r698, %r637, 3, 5;
and.b32 %r699, %r637, 7;
mul.wide.u32 %rd716, %r699, 1024;
add.s64 %rd717, %rd669, %rd716;
add.s64 %rd718, %rd717, %rd667;
mul.wide.u32 %rd719, %r698, 2;
add.s64 %rd112, %rd718, %rd719;
ld.shared.u16 %r96, [%rd112];
add.s32 %r700, %r96, 1;
st.shared.u16 [%rd112], %r700;
cvt.u32.u16	%r701, %rs441;
and.b32 %r642, %r701, 255;

	bfe.u32 %r641, %r642, %r151, %r152;

	bfe.u32 %r702, %r641, 3, 5;
and.b32 %r703, %r641, 7;
mul.wide.u32 %rd720, %r703, 1024;
add.s64 %rd721, %rd669, %rd720;
add.s64 %rd722, %rd721, %rd667;
mul.wide.u32 %rd723, %r702, 2;
add.s64 %rd113, %rd722, %rd723;
ld.shared.u16 %r97, [%rd113];
add.s32 %r704, %r97, 1;
st.shared.u16 [%rd113], %r704;
cvt.u32.u16	%r705, %rs440;
and.b32 %r646, %r705, 255;

	bfe.u32 %r645, %r646, %r151, %r152;

	bfe.u32 %r706, %r645, 3, 5;
and.b32 %r707, %r645, 7;
mul.wide.u32 %rd724, %r707, 1024;
add.s64 %rd725, %rd669, %rd724;
add.s64 %rd726, %rd725, %rd667;
mul.wide.u32 %rd727, %r706, 2;
add.s64 %rd114, %rd726, %rd727;
ld.shared.u16 %r98, [%rd114];
add.s32 %r708, %r98, 1;
st.shared.u16 [%rd114], %r708;
cvt.u32.u16	%r709, %rs439;
and.b32 %r650, %r709, 255;

	bfe.u32 %r649, %r650, %r151, %r152;

	bfe.u32 %r710, %r649, 3, 5;
and.b32 %r711, %r649, 7;
mul.wide.u32 %rd728, %r711, 1024;
add.s64 %rd729, %rd669, %rd728;
add.s64 %rd730, %rd729, %rd667;
mul.wide.u32 %rd731, %r710, 2;
add.s64 %rd115, %rd730, %rd731;
ld.shared.u16 %r99, [%rd115];
add.s32 %r712, %r99, 1;
st.shared.u16 [%rd115], %r712;
bar.sync 0;
mul.lo.s64 %rd742, %rd100, 72;
add.s64 %rd744, %rd668, %rd742;
ld.shared.u64 %rd116, [%rd744+192];
ld.shared.u64 %rd117, [%rd744+184];
add.s64 %rd745, %rd116, %rd117;
ld.shared.u64 %rd118, [%rd744+200];
add.s64 %rd746, %rd745, %rd118;
ld.shared.u64 %rd119, [%rd744+208];
add.s64 %rd747, %rd746, %rd119;
ld.shared.u64 %rd120, [%rd744+216];
add.s64 %rd748, %rd747, %rd120;
ld.shared.u64 %rd121, [%rd744+224];
add.s64 %rd749, %rd748, %rd121;
ld.shared.u64 %rd122, [%rd744+232];
add.s64 %rd750, %rd749, %rd122;
ld.shared.u64 %rd123, [%rd744+240];
add.s64 %rd751, %rd750, %rd123;
ld.shared.u64 %rd752, [%rd744+248];
add.s64 %rd733, %rd751, %rd752;

	mov.u32 %r713, %laneid;

	mov.u32 %r714, 1;
mov.u32 %r723, 0;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd733; shfl.up.b32 lo|p, lo, %r714, %r723; shfl.up.b32 hi|p, hi, %r714, %r723; mov.b64 %rd732, {lo, hi}; @p add.u64 %rd732, %rd732, %rd733;}

	mov.u32 %r716, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd732; shfl.up.b32 lo|p, lo, %r716, %r723; shfl.up.b32 hi|p, hi, %r716, %r723; mov.b64 %rd734, {lo, hi}; @p add.u64 %rd734, %rd734, %rd732;}

	mov.u32 %r718, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd734; shfl.up.b32 lo|p, lo, %r718, %r723; shfl.up.b32 hi|p, hi, %r718, %r723; mov.b64 %rd736, {lo, hi}; @p add.u64 %rd736, %rd736, %rd734;}

	mov.u32 %r720, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd736; shfl.up.b32 lo|p, lo, %r720, %r723; shfl.up.b32 hi|p, hi, %r720, %r723; mov.b64 %rd738, {lo, hi}; @p add.u64 %rd738, %rd738, %rd736;}

	mov.u32 %r722, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd738; shfl.up.b32 lo|p, lo, %r722, %r723; shfl.up.b32 hi|p, hi, %r722, %r723; mov.b64 %rd740, {lo, hi}; @p add.u64 %rd740, %rd740, %rd738;}

	setp.ne.s32	%p102, %r713, 31;
@%p102 bra BB79_177;

shr.s32 %r725, %r10, 31;
shr.u32 %r726, %r725, 27;
add.s32 %r727, %r10, %r726;
shr.s32 %r728, %r727, 5;
mul.wide.s32 %rd753, %r728, 8;
add.s64 %rd755, %rd668, %rd753;
st.shared.u64 [%rd755+144], %rd740;

BB79_177:
sub.s64 %rd126, %rd740, %rd733;
bar.sync 0;
and.b32 %r729, %r10, -32;
setp.eq.s32	%p103, %r729, 32;
ld.shared.u64 %rd757, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+144];
selp.b64	%rd758, %rd757, 0, %p103;
add.s64 %rd759, %rd126, %rd758;
ld.shared.u64 %rd760, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+152];
add.s64 %rd761, %rd760, %rd757;
setp.eq.s32	%p104, %r729, 64;
selp.b64	%rd762, %rd761, 0, %p104;
add.s64 %rd763, %rd759, %rd762;
ld.shared.u64 %rd764, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+160];
add.s64 %rd765, %rd761, %rd764;
setp.eq.s32	%p105, %r729, 96;
selp.b64	%rd766, %rd765, 0, %p105;
add.s64 %rd767, %rd763, %rd766;
ld.shared.u64 %rd768, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+168];
add.s64 %rd769, %rd765, %rd768;
shl.b64 %rd770, %rd769, 16;
add.s64 %rd771, %rd770, %rd767;
shl.b64 %rd772, %rd769, 32;
add.s64 %rd773, %rd772, %rd771;
shl.b64 %rd774, %rd769, 48;
add.s64 %rd775, %rd774, %rd773;
add.s64 %rd776, %rd117, %rd775;
add.s64 %rd777, %rd776, %rd116;
add.s64 %rd778, %rd777, %rd118;
add.s64 %rd779, %rd778, %rd119;
add.s64 %rd780, %rd779, %rd120;
add.s64 %rd781, %rd780, %rd121;
add.s64 %rd782, %rd781, %rd122;
add.s64 %rd783, %rd782, %rd123;
mul.wide.s32 %rd784, %r10, 72;
add.s64 %rd785, %rd668, %rd784;
st.shared.u64 [%rd785+184], %rd775;
st.shared.u64 [%rd785+192], %rd776;
st.shared.u64 [%rd785+200], %rd777;
st.shared.u64 [%rd785+208], %rd778;
st.shared.u64 [%rd785+216], %rd779;
st.shared.u64 [%rd785+224], %rd780;
st.shared.u64 [%rd785+232], %rd781;
st.shared.u64 [%rd785+240], %rd782;
st.shared.u64 [%rd785+248], %rd783;
bar.sync 0;
ld.shared.u16 %r731, [%rd101];
add.s32 %r101, %r731, %r85;
ld.shared.u16 %r732, [%rd102];
add.s32 %r102, %r732, %r86;
ld.shared.u16 %r733, [%rd103];
add.s32 %r103, %r733, %r87;
ld.shared.u16 %r734, [%rd104];
add.s32 %r104, %r734, %r88;
ld.shared.u16 %r735, [%rd105];
add.s32 %r105, %r735, %r89;
ld.shared.u16 %r736, [%rd106];
add.s32 %r106, %r736, %r90;
ld.shared.u16 %r737, [%rd107];
add.s32 %r107, %r737, %r91;
ld.shared.u16 %r738, [%rd108];
add.s32 %r108, %r738, %r92;
ld.shared.u16 %r739, [%rd109];
add.s32 %r109, %r739, %r93;
ld.shared.u16 %r740, [%rd110];
add.s32 %r110, %r740, %r94;
ld.shared.u16 %r741, [%rd111];
add.s32 %r111, %r741, %r95;
ld.shared.u16 %r742, [%rd112];
add.s32 %r112, %r742, %r96;
ld.shared.u16 %r743, [%rd113];
add.s32 %r113, %r743, %r97;
ld.shared.u16 %r744, [%rd114];
add.s32 %r114, %r744, %r98;
ld.shared.u16 %r745, [%rd115];
add.s32 %r115, %r745, %r99;
setp.gt.s32	%p106, %r10, 31;
@%p106 bra BB79_179;

and.b32 %r747, %r10, 7;
shr.s32 %r748, %r10, 3;
add.s32 %r749, %r747, 1;
mul.wide.u32 %rd786, %r749, 1024;
add.s64 %rd788, %rd668, %rd786;
mul.wide.s32 %rd789, %r748, 2;
add.s64 %rd790, %rd788, %rd789;
ld.shared.u16 %r997, [%rd790+184];

BB79_179:
@%p9 bra BB79_181;

mov.u32 %r969, 0;
mov.u32 %r968, 1;

	shfl.up.b32 %r751, %r997, %r968, %r969;

	setp.eq.s32	%p108, %r10, 0;
selp.b32	%r756, 0, %r751, %p108;
sub.s32 %r757, %r996, %r756;
mul.wide.u32 %rd791, %r10, 4;
add.s64 %rd793, %rd668, %rd791;
st.shared.u32 [%rd793], %r757;

BB79_181:
bar.sync 0;
cvt.u64.u32	%rd794, %r101;
add.s64 %rd796, %rd668, 136;
add.s64 %rd127, %rd796, %rd794;
st.shared.u8 [%rd127], %rs182;
cvt.u64.u32	%rd797, %r102;
add.s64 %rd128, %rd796, %rd797;
st.shared.u8 [%rd128], %rs452;
cvt.u64.u32	%rd798, %r103;
add.s64 %rd129, %rd796, %rd798;
st.shared.u8 [%rd129], %rs451;
cvt.u64.u32	%rd799, %r104;
add.s64 %rd130, %rd796, %rd799;
st.shared.u8 [%rd130], %rs450;
cvt.u64.u32	%rd800, %r105;
add.s64 %rd131, %rd796, %rd800;
st.shared.u8 [%rd131], %rs449;
cvt.u64.u32	%rd801, %r106;
add.s64 %rd132, %rd796, %rd801;
st.shared.u8 [%rd132], %rs448;
cvt.u64.u32	%rd802, %r107;
add.s64 %rd133, %rd796, %rd802;
st.shared.u8 [%rd133], %rs447;
cvt.u64.u32	%rd803, %r108;
add.s64 %rd134, %rd796, %rd803;
st.shared.u8 [%rd134], %rs446;
cvt.u64.u32	%rd804, %r109;
add.s64 %rd135, %rd796, %rd804;
st.shared.u8 [%rd135], %rs445;
cvt.u64.u32	%rd805, %r110;
add.s64 %rd136, %rd796, %rd805;
st.shared.u8 [%rd136], %rs444;
cvt.u64.u32	%rd806, %r111;
add.s64 %rd137, %rd796, %rd806;
st.shared.u8 [%rd137], %rs443;
cvt.u64.u32	%rd807, %r112;
add.s64 %rd138, %rd796, %rd807;
st.shared.u8 [%rd138], %rs442;
cvt.u64.u32	%rd808, %r113;
add.s64 %rd139, %rd796, %rd808;
st.shared.u8 [%rd139], %rs441;
cvt.u64.u32	%rd809, %r114;
add.s64 %rd140, %rd796, %rd809;
st.shared.u8 [%rd140], %rs440;
cvt.u64.u32	%rd810, %r115;
add.s64 %rd141, %rd796, %rd810;
st.shared.u8 [%rd141], %rs439;
bar.sync 0;
ld.param.u32 %r966, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7];
ld.param.u32 %r965, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE18PtxDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6];
add.s64 %rd813, %rd668, %rd100;
add.s32 %r118, %r10, 128;
ld.shared.u8 %r759, [%rd813+136];

	bfe.u32 %r758, %r759, %r965, %r966;

	shl.b32 %r819, %r758, 2;
cvt.u64.u32	%rd814, %r819;
and.b64 %rd815, %rd814, 1020;
add.s64 %rd816, %rd668, %rd815;
ld.shared.u32 %r120, [%rd816];
ld.shared.u8 %r763, [%rd813+264];

	bfe.u32 %r762, %r763, %r965, %r966;

	shl.b32 %r820, %r762, 2;
cvt.u64.u32	%rd817, %r820;
and.b64 %rd818, %rd817, 1020;
add.s64 %rd819, %rd668, %rd818;
ld.shared.u32 %r122, [%rd819];
ld.shared.u8 %r767, [%rd813+392];

	bfe.u32 %r766, %r767, %r965, %r966;

	shl.b32 %r821, %r766, 2;
cvt.u64.u32	%rd820, %r821;
and.b64 %rd821, %rd820, 1020;
add.s64 %rd822, %rd668, %rd821;
ld.shared.u32 %r124, [%rd822];
ld.shared.u8 %r771, [%rd813+520];

	bfe.u32 %r770, %r771, %r965, %r966;

	shl.b32 %r822, %r770, 2;
cvt.u64.u32	%rd823, %r822;
and.b64 %rd824, %rd823, 1020;
add.s64 %rd825, %rd668, %rd824;
ld.shared.u32 %r126, [%rd825];
ld.shared.u8 %r775, [%rd813+648];

	bfe.u32 %r774, %r775, %r965, %r966;

	shl.b32 %r823, %r774, 2;
cvt.u64.u32	%rd826, %r823;
and.b64 %rd827, %rd826, 1020;
add.s64 %rd828, %rd668, %rd827;
ld.shared.u32 %r128, [%rd828];
ld.shared.u8 %r779, [%rd813+776];

	bfe.u32 %r778, %r779, %r965, %r966;

	shl.b32 %r824, %r778, 2;
cvt.u64.u32	%rd829, %r824;
and.b64 %rd830, %rd829, 1020;
add.s64 %rd831, %rd668, %rd830;
ld.shared.u32 %r130, [%rd831];
ld.shared.u8 %r783, [%rd813+904];

	bfe.u32 %r782, %r783, %r965, %r966;

	shl.b32 %r825, %r782, 2;
cvt.u64.u32	%rd832, %r825;
and.b64 %rd833, %rd832, 1020;
add.s64 %rd834, %rd668, %rd833;
ld.shared.u32 %r132, [%rd834];
ld.shared.u8 %r787, [%rd813+1032];

	bfe.u32 %r786, %r787, %r965, %r966;

	shl.b32 %r826, %r786, 2;
cvt.u64.u32	%rd835, %r826;
and.b64 %rd836, %rd835, 1020;
add.s64 %rd837, %rd668, %rd836;
ld.shared.u32 %r134, [%rd837];
ld.shared.u8 %r791, [%rd813+1160];

	bfe.u32 %r790, %r791, %r965, %r966;

	shl.b32 %r827, %r790, 2;
cvt.u64.u32	%rd838, %r827;
and.b64 %rd839, %rd838, 1020;
add.s64 %rd840, %rd668, %rd839;
ld.shared.u32 %r136, [%rd840];
ld.shared.u8 %r795, [%rd813+1288];

	bfe.u32 %r794, %r795, %r965, %r966;

	shl.b32 %r828, %r794, 2;
cvt.u64.u32	%rd841, %r828;
and.b64 %rd842, %rd841, 1020;
add.s64 %rd843, %rd668, %rd842;
ld.shared.u32 %r138, [%rd843];
ld.shared.u8 %r799, [%rd813+1416];

	bfe.u32 %r798, %r799, %r965, %r966;

	shl.b32 %r829, %r798, 2;
cvt.u64.u32	%rd844, %r829;
and.b64 %rd845, %rd844, 1020;
add.s64 %rd846, %rd668, %rd845;
ld.shared.u32 %r140, [%rd846];
ld.shared.u8 %r803, [%rd813+1544];

	bfe.u32 %r802, %r803, %r965, %r966;

	shl.b32 %r830, %r802, 2;
cvt.u64.u32	%rd847, %r830;
and.b64 %rd848, %rd847, 1020;
add.s64 %rd849, %rd668, %rd848;
ld.shared.u32 %r142, [%rd849];
ld.shared.u8 %r807, [%rd813+1672];

	bfe.u32 %r806, %r807, %r965, %r966;

	shl.b32 %r831, %r806, 2;
cvt.u64.u32	%rd850, %r831;
and.b64 %rd851, %rd850, 1020;
add.s64 %rd852, %rd668, %rd851;
ld.shared.u32 %r144, [%rd852];
ld.shared.u8 %r811, [%rd813+1800];

	bfe.u32 %r810, %r811, %r965, %r966;

	shl.b32 %r832, %r810, 2;
cvt.u64.u32	%rd853, %r832;
and.b64 %rd854, %rd853, 1020;
add.s64 %rd855, %rd668, %rd854;
ld.shared.u32 %r146, [%rd855];
ld.shared.u8 %r815, [%rd813+1928];

	bfe.u32 %r814, %r815, %r965, %r966;

	shl.b32 %r833, %r814, 2;
cvt.u64.u32	%rd856, %r833;
and.b64 %rd857, %rd856, 1020;
add.s64 %rd858, %rd668, %rd857;
ld.shared.u32 %r148, [%rd858];
setp.ge.s32	%p109, %r10, %r82;
@%p109 bra BB79_183;

xor.b32 %r834, %r759, 128;
add.s32 %r836, %r10, %r120;
cvt.s64.s32	%rd859, %r836;
add.s64 %rd861, %rd2, %rd859;
st.global.u8 [%rd861], %r834;

BB79_183:
setp.ge.s32	%p110, %r118, %r82;
@%p110 bra BB79_185;

xor.b32 %r837, %r763, 128;
add.s32 %r838, %r118, %r122;
cvt.s64.s32	%rd862, %r838;
add.s64 %rd864, %rd2, %rd862;
st.global.u8 [%rd864], %r837;

BB79_185:
add.s32 %r839, %r118, 128;
setp.ge.s32	%p111, %r839, %r82;
@%p111 bra BB79_187;

xor.b32 %r840, %r767, 128;
add.s32 %r841, %r118, %r124;
add.s32 %r842, %r841, 128;
cvt.s64.s32	%rd865, %r842;
add.s64 %rd867, %rd2, %rd865;
st.global.u8 [%rd867], %r840;

BB79_187:
add.s32 %r843, %r118, 256;
setp.ge.s32	%p112, %r843, %r82;
@%p112 bra BB79_189;

xor.b32 %r844, %r771, 128;
add.s32 %r845, %r118, %r126;
add.s32 %r846, %r845, 256;
cvt.s64.s32	%rd868, %r846;
add.s64 %rd870, %rd2, %rd868;
st.global.u8 [%rd870], %r844;

BB79_189:
add.s32 %r847, %r118, 384;
setp.ge.s32	%p113, %r847, %r82;
@%p113 bra BB79_191;

xor.b32 %r848, %r775, 128;
add.s32 %r849, %r118, %r128;
add.s32 %r850, %r849, 384;
cvt.s64.s32	%rd871, %r850;
add.s64 %rd873, %rd2, %rd871;
st.global.u8 [%rd873], %r848;

BB79_191:
add.s32 %r851, %r118, 512;
setp.ge.s32	%p114, %r851, %r82;
@%p114 bra BB79_193;

xor.b32 %r852, %r779, 128;
add.s32 %r853, %r118, %r130;
add.s32 %r854, %r853, 512;
cvt.s64.s32	%rd874, %r854;
add.s64 %rd876, %rd2, %rd874;
st.global.u8 [%rd876], %r852;

BB79_193:
add.s32 %r855, %r118, 640;
setp.ge.s32	%p115, %r855, %r82;
@%p115 bra BB79_195;

xor.b32 %r856, %r783, 128;
add.s32 %r857, %r118, %r132;
add.s32 %r858, %r857, 640;
cvt.s64.s32	%rd877, %r858;
add.s64 %rd879, %rd2, %rd877;
st.global.u8 [%rd879], %r856;

BB79_195:
add.s32 %r859, %r118, 768;
setp.ge.s32	%p116, %r859, %r82;
@%p116 bra BB79_197;

xor.b32 %r860, %r787, 128;
add.s32 %r861, %r118, %r134;
add.s32 %r862, %r861, 768;
cvt.s64.s32	%rd880, %r862;
add.s64 %rd882, %rd2, %rd880;
st.global.u8 [%rd882], %r860;

BB79_197:
add.s32 %r863, %r118, 896;
setp.ge.s32	%p117, %r863, %r82;
@%p117 bra BB79_199;

xor.b32 %r864, %r791, 128;
add.s32 %r865, %r118, %r136;
add.s32 %r866, %r865, 896;
cvt.s64.s32	%rd883, %r866;
add.s64 %rd885, %rd2, %rd883;
st.global.u8 [%rd885], %r864;

BB79_199:
add.s32 %r867, %r118, 1024;
setp.ge.s32	%p118, %r867, %r82;
@%p118 bra BB79_201;

xor.b32 %r868, %r795, 128;
add.s32 %r869, %r118, %r138;
add.s32 %r870, %r869, 1024;
cvt.s64.s32	%rd886, %r870;
add.s64 %rd888, %rd2, %rd886;
st.global.u8 [%rd888], %r868;

BB79_201:
add.s32 %r871, %r118, 1152;
setp.ge.s32	%p119, %r871, %r82;
@%p119 bra BB79_203;

xor.b32 %r872, %r799, 128;
add.s32 %r873, %r118, %r140;
add.s32 %r874, %r873, 1152;
cvt.s64.s32	%rd889, %r874;
add.s64 %rd891, %rd2, %rd889;
st.global.u8 [%rd891], %r872;

BB79_203:
add.s32 %r875, %r118, 1280;
setp.ge.s32	%p120, %r875, %r82;
@%p120 bra BB79_205;

xor.b32 %r876, %r803, 128;
add.s32 %r877, %r118, %r142;
add.s32 %r878, %r877, 1280;
cvt.s64.s32	%rd892, %r878;
add.s64 %rd894, %rd2, %rd892;
st.global.u8 [%rd894], %r876;

BB79_205:
add.s32 %r879, %r118, 1408;
setp.ge.s32	%p121, %r879, %r82;
@%p121 bra BB79_207;

xor.b32 %r880, %r807, 128;
add.s32 %r881, %r118, %r144;
add.s32 %r882, %r881, 1408;
cvt.s64.s32	%rd895, %r882;
add.s64 %rd897, %rd2, %rd895;
st.global.u8 [%rd897], %r880;

BB79_207:
add.s32 %r883, %r118, 1536;
setp.ge.s32	%p122, %r883, %r82;
@%p122 bra BB79_209;

xor.b32 %r884, %r811, 128;
add.s32 %r885, %r118, %r146;
add.s32 %r886, %r885, 1536;
cvt.s64.s32	%rd898, %r886;
add.s64 %rd900, %rd2, %rd898;
st.global.u8 [%rd900], %r884;

BB79_209:
add.s32 %r887, %r118, 1664;
setp.ge.s32	%p123, %r887, %r82;
@%p123 bra BB79_211;

xor.b32 %r888, %r815, 128;
add.s32 %r889, %r118, %r148;
add.s32 %r890, %r889, 1664;
cvt.s64.s32	%rd901, %r890;
add.s64 %rd903, %rd2, %rd901;
st.global.u8 [%rd903], %r888;

BB79_211:
setp.gt.s32	%p5, %r83, 0;
bar.sync 0;
@!%p5 bra BB79_213;
bra.uni BB79_212;

BB79_212:
mul.lo.s32 %r967, %r10, 15;
cvt.s64.s32	%rd905, %r967;
add.s64 %rd906, %rd905, %rd99;
add.s64 %rd904, %rd144, %rd906;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd904]; cvt.u16.u8 %rs454, datum;}


BB79_213:
@%p88 bra BB79_215;

mad.lo.s32 %r894, %r10, 15, 1;
cvt.s64.s32	%rd908, %r894;
add.s64 %rd909, %rd908, %rd99;
add.s64 %rd907, %rd144, %rd909;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd907]; cvt.u16.u8 %rs455, datum;}


BB79_215:
@%p89 bra BB79_217;

mad.lo.s32 %r896, %r10, 15, 2;
cvt.s64.s32	%rd911, %r896;
add.s64 %rd912, %rd911, %rd99;
add.s64 %rd910, %rd144, %rd912;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd910]; cvt.u16.u8 %rs456, datum;}


BB79_217:
@%p90 bra BB79_219;

mad.lo.s32 %r898, %r10, 15, 3;
cvt.s64.s32	%rd914, %r898;
add.s64 %rd915, %rd914, %rd99;
add.s64 %rd913, %rd144, %rd915;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd913]; cvt.u16.u8 %rs457, datum;}


BB79_219:
@%p91 bra BB79_221;

mad.lo.s32 %r900, %r10, 15, 4;
cvt.s64.s32	%rd917, %r900;
add.s64 %rd918, %rd917, %rd99;
add.s64 %rd916, %rd144, %rd918;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd916]; cvt.u16.u8 %rs458, datum;}


BB79_221:
@%p92 bra BB79_223;

mad.lo.s32 %r902, %r10, 15, 5;
cvt.s64.s32	%rd920, %r902;
add.s64 %rd921, %rd920, %rd99;
add.s64 %rd919, %rd144, %rd921;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd919]; cvt.u16.u8 %rs459, datum;}


BB79_223:
@%p93 bra BB79_225;

mad.lo.s32 %r904, %r10, 15, 6;
cvt.s64.s32	%rd923, %r904;
add.s64 %rd924, %rd923, %rd99;
add.s64 %rd922, %rd144, %rd924;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd922]; cvt.u16.u8 %rs460, datum;}


BB79_225:
@%p94 bra BB79_227;

mad.lo.s32 %r906, %r10, 15, 7;
cvt.s64.s32	%rd926, %r906;
add.s64 %rd927, %rd926, %rd99;
add.s64 %rd925, %rd144, %rd927;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd925]; cvt.u16.u8 %rs461, datum;}


BB79_227:
@%p95 bra BB79_229;

mad.lo.s32 %r908, %r10, 15, 8;
cvt.s64.s32	%rd929, %r908;
add.s64 %rd930, %rd929, %rd99;
add.s64 %rd928, %rd144, %rd930;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd928]; cvt.u16.u8 %rs462, datum;}


BB79_229:
@%p96 bra BB79_231;

mad.lo.s32 %r910, %r10, 15, 9;
cvt.s64.s32	%rd932, %r910;
add.s64 %rd933, %rd932, %rd99;
add.s64 %rd931, %rd144, %rd933;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd931]; cvt.u16.u8 %rs463, datum;}


BB79_231:
@%p97 bra BB79_233;

mad.lo.s32 %r912, %r10, 15, 10;
cvt.s64.s32	%rd935, %r912;
add.s64 %rd936, %rd935, %rd99;
add.s64 %rd934, %rd144, %rd936;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd934]; cvt.u16.u8 %rs464, datum;}


BB79_233:
@%p98 bra BB79_235;

mad.lo.s32 %r914, %r10, 15, 11;
cvt.s64.s32	%rd938, %r914;
add.s64 %rd939, %rd938, %rd99;
add.s64 %rd937, %rd144, %rd939;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd937]; cvt.u16.u8 %rs465, datum;}


BB79_235:
@%p99 bra BB79_237;

mad.lo.s32 %r916, %r10, 15, 12;
cvt.s64.s32	%rd941, %r916;
add.s64 %rd942, %rd941, %rd99;
add.s64 %rd940, %rd144, %rd942;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd940]; cvt.u16.u8 %rs466, datum;}


BB79_237:
@%p100 bra BB79_239;

mad.lo.s32 %r918, %r10, 15, 13;
cvt.s64.s32	%rd944, %r918;
add.s64 %rd945, %rd944, %rd99;
add.s64 %rd943, %rd144, %rd945;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd943]; cvt.u16.u8 %rs467, datum;}


BB79_239:
@%p101 bra BB79_241;

mad.lo.s32 %r920, %r10, 15, 14;
cvt.s64.s32	%rd947, %r920;
add.s64 %rd948, %rd947, %rd99;
add.s64 %rd946, %rd144, %rd948;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd946]; cvt.u16.u8 %rs468, datum;}


BB79_241:
setp.lt.s32	%p6, %r10, %r82;
bar.sync 0;
st.shared.u8 [%rd127], %rs454;
st.shared.u8 [%rd128], %rs455;
st.shared.u8 [%rd129], %rs456;
st.shared.u8 [%rd130], %rs457;
st.shared.u8 [%rd131], %rs458;
st.shared.u8 [%rd132], %rs459;
st.shared.u8 [%rd133], %rs460;
st.shared.u8 [%rd134], %rs461;
st.shared.u8 [%rd135], %rs462;
st.shared.u8 [%rd136], %rs463;
st.shared.u8 [%rd137], %rs464;
st.shared.u8 [%rd138], %rs465;
st.shared.u8 [%rd139], %rs466;
st.shared.u8 [%rd140], %rs467;
st.shared.u8 [%rd141], %rs468;
bar.sync 0;
ld.shared.u8 %rs241, [%rd813+264];
ld.shared.u8 %rs242, [%rd813+392];
ld.shared.u8 %rs243, [%rd813+520];
ld.shared.u8 %rs244, [%rd813+648];
ld.shared.u8 %rs245, [%rd813+776];
ld.shared.u8 %rs246, [%rd813+904];
ld.shared.u8 %rs247, [%rd813+1032];
ld.shared.u8 %rs248, [%rd813+1160];
ld.shared.u8 %rs249, [%rd813+1288];
ld.shared.u8 %rs250, [%rd813+1416];
ld.shared.u8 %rs251, [%rd813+1544];
ld.shared.u8 %rs252, [%rd813+1672];
ld.shared.u8 %rs253, [%rd813+1800];
ld.shared.u8 %rs254, [%rd813+1928];
@!%p6 bra BB79_243;
bra.uni BB79_242;

BB79_242:
ld.shared.u8 %rs409, [%rd813+136];
add.s32 %r922, %r10, %r120;
cvt.s64.s32	%rd955, %r922;
add.s64 %rd957, %rd1, %rd955;
st.global.u8 [%rd957], %rs409;

BB79_243:
@%p110 bra BB79_245;

add.s32 %r923, %r118, %r122;
cvt.s64.s32	%rd958, %r923;
add.s64 %rd960, %rd1, %rd958;
st.global.u8 [%rd960], %rs241;

BB79_245:
@%p111 bra BB79_247;

add.s32 %r925, %r118, %r124;
add.s32 %r926, %r925, 128;
cvt.s64.s32	%rd961, %r926;
add.s64 %rd963, %rd1, %rd961;
st.global.u8 [%rd963], %rs242;

BB79_247:
@%p112 bra BB79_249;

add.s32 %r928, %r118, %r126;
add.s32 %r929, %r928, 256;
cvt.s64.s32	%rd964, %r929;
add.s64 %rd966, %rd1, %rd964;
st.global.u8 [%rd966], %rs243;

BB79_249:
@%p113 bra BB79_251;

add.s32 %r931, %r118, %r128;
add.s32 %r932, %r931, 384;
cvt.s64.s32	%rd967, %r932;
add.s64 %rd969, %rd1, %rd967;
st.global.u8 [%rd969], %rs244;

BB79_251:
@%p114 bra BB79_253;

add.s32 %r934, %r118, %r130;
add.s32 %r935, %r934, 512;
cvt.s64.s32	%rd970, %r935;
add.s64 %rd972, %rd1, %rd970;
st.global.u8 [%rd972], %rs245;

BB79_253:
@%p115 bra BB79_255;

add.s32 %r937, %r118, %r132;
add.s32 %r938, %r937, 640;
cvt.s64.s32	%rd973, %r938;
add.s64 %rd975, %rd1, %rd973;
st.global.u8 [%rd975], %rs246;

BB79_255:
@%p116 bra BB79_257;

add.s32 %r940, %r118, %r134;
add.s32 %r941, %r940, 768;
cvt.s64.s32	%rd976, %r941;
add.s64 %rd978, %rd1, %rd976;
st.global.u8 [%rd978], %rs247;

BB79_257:
@%p117 bra BB79_259;

add.s32 %r943, %r118, %r136;
add.s32 %r944, %r943, 896;
cvt.s64.s32	%rd979, %r944;
add.s64 %rd981, %rd1, %rd979;
st.global.u8 [%rd981], %rs248;

BB79_259:
@%p118 bra BB79_261;

add.s32 %r946, %r118, %r138;
add.s32 %r947, %r946, 1024;
cvt.s64.s32	%rd982, %r947;
add.s64 %rd984, %rd1, %rd982;
st.global.u8 [%rd984], %rs249;

BB79_261:
@%p119 bra BB79_263;

add.s32 %r949, %r118, %r140;
add.s32 %r950, %r949, 1152;
cvt.s64.s32	%rd985, %r950;
add.s64 %rd987, %rd1, %rd985;
st.global.u8 [%rd987], %rs250;

BB79_263:
@%p120 bra BB79_265;

add.s32 %r952, %r118, %r142;
add.s32 %r953, %r952, 1280;
cvt.s64.s32	%rd988, %r953;
add.s64 %rd990, %rd1, %rd988;
st.global.u8 [%rd990], %rs251;

BB79_265:
@%p121 bra BB79_267;

add.s32 %r955, %r118, %r144;
add.s32 %r956, %r955, 1408;
cvt.s64.s32	%rd991, %r956;
add.s64 %rd993, %rd1, %rd991;
st.global.u8 [%rd993], %rs252;

BB79_267:
@%p122 bra BB79_269;

add.s32 %r958, %r118, %r146;
add.s32 %r959, %r958, 1536;
cvt.s64.s32	%rd994, %r959;
add.s64 %rd996, %rd1, %rd994;
st.global.u8 [%rd996], %rs253;

BB79_269:
@%p123 bra BB79_271;

add.s32 %r961, %r118, %r148;
add.s32 %r962, %r961, 1664;
cvt.s64.s32	%rd997, %r962;
add.s64 %rd999, %rd1, %rd997;
st.global.u8 [%rd999], %rs254;

BB79_271:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE(
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_0,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_1,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_2,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_3,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_4,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_5,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7,
.param .u8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_8,
.param .u8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_9,
.param .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10[36]
)
.maxntid 128, 1, 1
{
.reg .pred %p<152>;
.reg .b16 %rs<469>;
.reg .b32 %r<998>;
.reg .b64 %rd<976>;

	.shared .align 8 .b8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage[5240];

ld.param.u64 %rd134, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_0];
ld.param.u64 %rd135, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_1];
ld.param.u64 %rd136, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_2];
ld.param.u64 %rd137, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_3];
ld.param.u64 %rd138, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_4];
ld.param.u32 %r150, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_5];
ld.param.u32 %r151, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6];
ld.param.u32 %r152, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7];
ld.param.u32 %r161, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+32];
ld.param.u32 %r160, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+28];
ld.param.u32 %r158, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+20];
ld.param.u32 %r157, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+16];
ld.param.u32 %r156, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+12];
ld.param.u32 %r155, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+8];
ld.param.u32 %r153, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10];
ld.param.u32 %r154, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+4];
cvta.to.global.u64 %rd1, %rd137;
cvta.to.global.u64 %rd2, %rd135;
mov.u32 %r1, %ctaid.x;
setp.lt.s32	%p7, %r1, %r154;
@%p7 bra BB80_3;
bra.uni BB80_1;

BB80_3:
mul.lo.s32 %r995, %r1, %r155;
add.s32 %r970, %r995, %r155;
bra.uni BB80_4;

BB80_1:
mov.u32 %r970, %r161;
mov.u32 %r995, %r160;
setp.ge.s32	%p8, %r1, %r153;
@%p8 bra BB80_4;

mad.lo.s32 %r995, %r1, %r156, %r157;
add.s32 %r162, %r995, %r156;
min.s32 %r970, %r162, %r158;

BB80_4:
mov.u32 %r9, %r995;
mov.u32 %r10, %tid.x;
setp.gt.u32	%p9, %r10, 15;
@%p9 bra BB80_6;

cvta.to.global.u64 %rd139, %rd138;
mov.u32 %r166, %nctaid.x;
mul.lo.s32 %r167, %r166, %r10;
mul.wide.u32 %rd140, %r167, 4;
add.s64 %rd141, %rd139, %rd140;
ld.global.u32 %r168, [%rd141];
setp.eq.s32	%p10, %r168, 0;
setp.eq.s32	%p11, %r168, %r150;
or.pred %p12, %p10, %p11;
selp.u32	%r165, 1, 0, %p12;

	{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r165, 0; 
vote.all.pred %p2, %p1; 
selp.s32 %r164, 1, 0, %p2; 
}

	setp.ne.s32	%p13, %r164, 0;
selp.u16	%rs255, 1, 0, %p13;
st.shared.u8 [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+68], %rs255;
add.s32 %r169, %r167, %r1;
mul.wide.u32 %rd142, %r169, 4;
add.s64 %rd143, %rd139, %rd142;
ld.global.u32 %r996, [%rd143];

BB80_6:
bar.sync 0;
ld.shared.u8 %rs256, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+68];
setp.eq.s16	%p14, %rs256, 0;
add.s32 %r13, %r9, 1920;
@%p14 bra BB80_135;

setp.gt.s32	%p15, %r13, %r970;
mov.u32 %r992, %r9;
@%p15 bra BB80_10;

cvt.s64.s32	%rd3, %r10;
add.s32 %r170, %r10, 128;
cvt.s64.s32	%rd4, %r170;
add.s32 %r171, %r10, 256;
cvt.s64.s32	%rd5, %r171;
add.s32 %r172, %r10, 384;
cvt.s64.s32	%rd6, %r172;
add.s32 %r173, %r10, 512;
cvt.s64.s32	%rd7, %r173;
add.s32 %r174, %r10, 640;
cvt.s64.s32	%rd8, %r174;
add.s32 %r175, %r10, 768;
cvt.s64.s32	%rd9, %r175;
add.s32 %r176, %r10, 896;
cvt.s64.s32	%rd10, %r176;
add.s32 %r177, %r10, 1024;
cvt.s64.s32	%rd11, %r177;
add.s32 %r178, %r10, 1152;
cvt.s64.s32	%rd12, %r178;
add.s32 %r179, %r10, 1280;
cvt.s64.s32	%rd13, %r179;
add.s32 %r180, %r10, 1408;
cvt.s64.s32	%rd14, %r180;
add.s32 %r181, %r10, 1536;
cvt.s64.s32	%rd15, %r181;
add.s32 %r182, %r10, 1664;
cvt.s64.s32	%rd16, %r182;
add.s32 %r183, %r10, 1792;
cvt.s64.s32	%rd17, %r183;
mov.u32 %r993, %r9;
mov.u32 %r994, %r13;

BB80_9:
mov.u32 %r980, %r994;
mov.u32 %r15, %r993;
mov.u32 %r993, %r980;
cvt.s64.s32	%rd159, %r15;
add.s64 %rd18, %rd3, %rd159;
add.s64 %rd144, %rd134, %rd18;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd144]; cvt.u16.u8 %rs257, datum;}

	add.s64 %rd160, %rd4, %rd159;
add.s64 %rd145, %rd134, %rd160;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd145]; cvt.u16.u8 %rs258, datum;}

	add.s64 %rd161, %rd5, %rd159;
add.s64 %rd146, %rd134, %rd161;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd146]; cvt.u16.u8 %rs259, datum;}

	add.s64 %rd162, %rd6, %rd159;
add.s64 %rd147, %rd134, %rd162;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd147]; cvt.u16.u8 %rs260, datum;}

	add.s64 %rd163, %rd7, %rd159;
add.s64 %rd148, %rd134, %rd163;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd148]; cvt.u16.u8 %rs261, datum;}

	add.s64 %rd164, %rd8, %rd159;
add.s64 %rd149, %rd134, %rd164;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd149]; cvt.u16.u8 %rs262, datum;}

	add.s64 %rd165, %rd9, %rd159;
add.s64 %rd150, %rd134, %rd165;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd150]; cvt.u16.u8 %rs263, datum;}

	add.s64 %rd166, %rd10, %rd159;
add.s64 %rd151, %rd134, %rd166;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd151]; cvt.u16.u8 %rs264, datum;}

	add.s64 %rd167, %rd11, %rd159;
add.s64 %rd152, %rd134, %rd167;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd152]; cvt.u16.u8 %rs265, datum;}

	add.s64 %rd168, %rd12, %rd159;
add.s64 %rd153, %rd134, %rd168;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd153]; cvt.u16.u8 %rs266, datum;}

	add.s64 %rd169, %rd13, %rd159;
add.s64 %rd154, %rd134, %rd169;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd154]; cvt.u16.u8 %rs267, datum;}

	add.s64 %rd170, %rd14, %rd159;
add.s64 %rd155, %rd134, %rd170;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd155]; cvt.u16.u8 %rs268, datum;}

	add.s64 %rd171, %rd15, %rd159;
add.s64 %rd156, %rd134, %rd171;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd156]; cvt.u16.u8 %rs269, datum;}

	add.s64 %rd172, %rd16, %rd159;
add.s64 %rd157, %rd134, %rd172;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd157]; cvt.u16.u8 %rs270, datum;}

	add.s64 %rd173, %rd17, %rd159;
add.s64 %rd158, %rd134, %rd173;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd158]; cvt.u16.u8 %rs271, datum;}

	bar.sync 0;
add.s64 %rd174, %rd2, %rd18;
st.global.u8 [%rd174], %rs257;
st.global.u8 [%rd174+128], %rs258;
st.global.u8 [%rd174+256], %rs259;
st.global.u8 [%rd174+384], %rs260;
st.global.u8 [%rd174+512], %rs261;
st.global.u8 [%rd174+640], %rs262;
st.global.u8 [%rd174+768], %rs263;
st.global.u8 [%rd174+896], %rs264;
st.global.u8 [%rd174+1024], %rs265;
st.global.u8 [%rd174+1152], %rs266;
st.global.u8 [%rd174+1280], %rs267;
st.global.u8 [%rd174+1408], %rs268;
st.global.u8 [%rd174+1536], %rs269;
st.global.u8 [%rd174+1664], %rs270;
st.global.u8 [%rd174+1792], %rs271;
add.s32 %r16, %r993, 1920;
setp.le.s32	%p16, %r16, %r970;
mov.u32 %r981, %r993;
mov.u32 %r992, %r981;
mov.u32 %r994, %r16;
@%p16 bra BB80_9;

BB80_10:
mov.u32 %r17, %r992;
setp.le.s32	%p17, %r970, %r17;
@%p17 bra BB80_71;

sub.s32 %r18, %r970, %r17;
cvt.s64.s32	%rd19, %r17;
sub.s32 %r19, %r18, %r10;
setp.lt.s32	%p18, %r19, 1;
@%p18 bra BB80_13;

cvt.s64.s32	%rd176, %r10;
add.s64 %rd177, %rd176, %rd19;
add.s64 %rd175, %rd134, %rd177;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd175]; cvt.u16.u8 %rs410, datum;}


BB80_13:
setp.lt.s32	%p19, %r19, 129;
@%p19 bra BB80_15;

add.s32 %r184, %r10, 128;
cvt.s64.s32	%rd179, %r184;
add.s64 %rd180, %rd179, %rd19;
add.s64 %rd178, %rd134, %rd180;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd178]; cvt.u16.u8 %rs411, datum;}


BB80_15:
setp.lt.s32	%p20, %r19, 257;
@%p20 bra BB80_17;

add.s32 %r185, %r10, 256;
cvt.s64.s32	%rd182, %r185;
add.s64 %rd183, %rd182, %rd19;
add.s64 %rd181, %rd134, %rd183;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd181]; cvt.u16.u8 %rs412, datum;}


BB80_17:
setp.lt.s32	%p21, %r19, 385;
@%p21 bra BB80_19;

add.s32 %r186, %r10, 384;
cvt.s64.s32	%rd185, %r186;
add.s64 %rd186, %rd185, %rd19;
add.s64 %rd184, %rd134, %rd186;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd184]; cvt.u16.u8 %rs413, datum;}


BB80_19:
setp.lt.s32	%p22, %r19, 513;
@%p22 bra BB80_21;

add.s32 %r187, %r10, 512;
cvt.s64.s32	%rd188, %r187;
add.s64 %rd189, %rd188, %rd19;
add.s64 %rd187, %rd134, %rd189;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd187]; cvt.u16.u8 %rs414, datum;}


BB80_21:
setp.lt.s32	%p23, %r19, 641;
@%p23 bra BB80_23;

add.s32 %r188, %r10, 640;
cvt.s64.s32	%rd191, %r188;
add.s64 %rd192, %rd191, %rd19;
add.s64 %rd190, %rd134, %rd192;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd190]; cvt.u16.u8 %rs415, datum;}


BB80_23:
setp.lt.s32	%p24, %r19, 769;
@%p24 bra BB80_25;

add.s32 %r189, %r10, 768;
cvt.s64.s32	%rd194, %r189;
add.s64 %rd195, %rd194, %rd19;
add.s64 %rd193, %rd134, %rd195;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd193]; cvt.u16.u8 %rs416, datum;}


BB80_25:
setp.lt.s32	%p25, %r19, 897;
@%p25 bra BB80_27;

add.s32 %r190, %r10, 896;
cvt.s64.s32	%rd197, %r190;
add.s64 %rd198, %rd197, %rd19;
add.s64 %rd196, %rd134, %rd198;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd196]; cvt.u16.u8 %rs417, datum;}


BB80_27:
setp.lt.s32	%p26, %r19, 1025;
@%p26 bra BB80_29;

add.s32 %r191, %r10, 1024;
cvt.s64.s32	%rd200, %r191;
add.s64 %rd201, %rd200, %rd19;
add.s64 %rd199, %rd134, %rd201;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd199]; cvt.u16.u8 %rs418, datum;}


BB80_29:
setp.lt.s32	%p27, %r19, 1153;
@%p27 bra BB80_31;

add.s32 %r192, %r10, 1152;
cvt.s64.s32	%rd203, %r192;
add.s64 %rd204, %rd203, %rd19;
add.s64 %rd202, %rd134, %rd204;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd202]; cvt.u16.u8 %rs419, datum;}


BB80_31:
setp.lt.s32	%p28, %r19, 1281;
@%p28 bra BB80_33;

add.s32 %r193, %r10, 1280;
cvt.s64.s32	%rd206, %r193;
add.s64 %rd207, %rd206, %rd19;
add.s64 %rd205, %rd134, %rd207;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd205]; cvt.u16.u8 %rs420, datum;}


BB80_33:
setp.lt.s32	%p29, %r19, 1409;
@%p29 bra BB80_35;

add.s32 %r194, %r10, 1408;
cvt.s64.s32	%rd209, %r194;
add.s64 %rd210, %rd209, %rd19;
add.s64 %rd208, %rd134, %rd210;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd208]; cvt.u16.u8 %rs421, datum;}


BB80_35:
setp.lt.s32	%p30, %r19, 1537;
@%p30 bra BB80_37;

add.s32 %r195, %r10, 1536;
cvt.s64.s32	%rd212, %r195;
add.s64 %rd213, %rd212, %rd19;
add.s64 %rd211, %rd134, %rd213;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd211]; cvt.u16.u8 %rs422, datum;}


BB80_37:
setp.lt.s32	%p31, %r19, 1665;
@%p31 bra BB80_39;

add.s32 %r196, %r10, 1664;
cvt.s64.s32	%rd215, %r196;
add.s64 %rd216, %rd215, %rd19;
add.s64 %rd214, %rd134, %rd216;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd214]; cvt.u16.u8 %rs423, datum;}


BB80_39:
setp.lt.s32	%p32, %r19, 1793;
@%p32 bra BB80_41;

add.s32 %r197, %r10, 1792;
cvt.s64.s32	%rd218, %r197;
add.s64 %rd219, %rd218, %rd19;
add.s64 %rd217, %rd134, %rd219;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd217]; cvt.u16.u8 %rs424, datum;}


BB80_41:
bar.sync 0;
cvt.s64.s32	%rd220, %r10;
add.s64 %rd221, %rd220, %rd19;
add.s64 %rd20, %rd2, %rd221;
setp.le.s32	%p33, %r18, %r10;
@%p33 bra BB80_43;

st.global.u8 [%rd20], %rs410;

BB80_43:
add.s32 %r198, %r10, 128;
setp.ge.s32	%p34, %r198, %r18;
@%p34 bra BB80_45;

st.global.u8 [%rd20+128], %rs411;

BB80_45:
add.s32 %r199, %r10, 256;
setp.ge.s32	%p35, %r199, %r18;
@%p35 bra BB80_47;

st.global.u8 [%rd20+256], %rs412;

BB80_47:
add.s32 %r200, %r10, 384;
setp.ge.s32	%p36, %r200, %r18;
@%p36 bra BB80_49;

st.global.u8 [%rd20+384], %rs413;

BB80_49:
add.s32 %r201, %r10, 512;
setp.ge.s32	%p37, %r201, %r18;
@%p37 bra BB80_51;

st.global.u8 [%rd20+512], %rs414;

BB80_51:
add.s32 %r202, %r10, 640;
setp.ge.s32	%p38, %r202, %r18;
@%p38 bra BB80_53;

st.global.u8 [%rd20+640], %rs415;

BB80_53:
add.s32 %r203, %r10, 768;
setp.ge.s32	%p39, %r203, %r18;
@%p39 bra BB80_55;

st.global.u8 [%rd20+768], %rs416;

BB80_55:
add.s32 %r204, %r10, 896;
setp.ge.s32	%p40, %r204, %r18;
@%p40 bra BB80_57;

st.global.u8 [%rd20+896], %rs417;

BB80_57:
add.s32 %r205, %r10, 1024;
setp.ge.s32	%p41, %r205, %r18;
@%p41 bra BB80_59;

st.global.u8 [%rd20+1024], %rs418;

BB80_59:
add.s32 %r206, %r10, 1152;
setp.ge.s32	%p42, %r206, %r18;
@%p42 bra BB80_61;

st.global.u8 [%rd20+1152], %rs419;

BB80_61:
add.s32 %r207, %r10, 1280;
setp.ge.s32	%p43, %r207, %r18;
@%p43 bra BB80_63;

st.global.u8 [%rd20+1280], %rs420;

BB80_63:
add.s32 %r208, %r10, 1408;
setp.ge.s32	%p44, %r208, %r18;
@%p44 bra BB80_65;

st.global.u8 [%rd20+1408], %rs421;

BB80_65:
add.s32 %r209, %r10, 1536;
setp.ge.s32	%p45, %r209, %r18;
@%p45 bra BB80_67;

st.global.u8 [%rd20+1536], %rs422;

BB80_67:
add.s32 %r210, %r10, 1664;
setp.ge.s32	%p46, %r210, %r18;
@%p46 bra BB80_69;

st.global.u8 [%rd20+1664], %rs423;

BB80_69:
add.s32 %r211, %r10, 1792;
setp.ge.s32	%p47, %r211, %r18;
@%p47 bra BB80_71;

st.global.u8 [%rd20+1792], %rs424;

BB80_71:
mov.u32 %r989, %r9;
@%p15 bra BB80_74;

cvt.s64.s32	%rd21, %r10;
add.s32 %r212, %r10, 128;
cvt.s64.s32	%rd22, %r212;
add.s32 %r213, %r10, 256;
cvt.s64.s32	%rd23, %r213;
add.s32 %r214, %r10, 384;
cvt.s64.s32	%rd24, %r214;
add.s32 %r215, %r10, 512;
cvt.s64.s32	%rd25, %r215;
add.s32 %r216, %r10, 640;
cvt.s64.s32	%rd26, %r216;
add.s32 %r217, %r10, 768;
cvt.s64.s32	%rd27, %r217;
add.s32 %r218, %r10, 896;
cvt.s64.s32	%rd28, %r218;
add.s32 %r219, %r10, 1024;
cvt.s64.s32	%rd29, %r219;
add.s32 %r220, %r10, 1152;
cvt.s64.s32	%rd30, %r220;
add.s32 %r221, %r10, 1280;
cvt.s64.s32	%rd31, %r221;
add.s32 %r222, %r10, 1408;
cvt.s64.s32	%rd32, %r222;
add.s32 %r223, %r10, 1536;
cvt.s64.s32	%rd33, %r223;
add.s32 %r224, %r10, 1664;
cvt.s64.s32	%rd34, %r224;
add.s32 %r225, %r10, 1792;
cvt.s64.s32	%rd35, %r225;
mov.u32 %r990, %r9;
mov.u32 %r991, %r13;

BB80_73:
mov.u32 %r982, %r991;
mov.u32 %r21, %r990;
mov.u32 %r990, %r982;
cvt.s64.s32	%rd237, %r21;
add.s64 %rd36, %rd21, %rd237;
add.s64 %rd222, %rd136, %rd36;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd222]; cvt.u16.u8 %rs303, datum;}

	add.s64 %rd238, %rd22, %rd237;
add.s64 %rd223, %rd136, %rd238;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd223]; cvt.u16.u8 %rs304, datum;}

	add.s64 %rd239, %rd23, %rd237;
add.s64 %rd224, %rd136, %rd239;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd224]; cvt.u16.u8 %rs305, datum;}

	add.s64 %rd240, %rd24, %rd237;
add.s64 %rd225, %rd136, %rd240;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd225]; cvt.u16.u8 %rs306, datum;}

	add.s64 %rd241, %rd25, %rd237;
add.s64 %rd226, %rd136, %rd241;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd226]; cvt.u16.u8 %rs307, datum;}

	add.s64 %rd242, %rd26, %rd237;
add.s64 %rd227, %rd136, %rd242;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd227]; cvt.u16.u8 %rs308, datum;}

	add.s64 %rd243, %rd27, %rd237;
add.s64 %rd228, %rd136, %rd243;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd228]; cvt.u16.u8 %rs309, datum;}

	add.s64 %rd244, %rd28, %rd237;
add.s64 %rd229, %rd136, %rd244;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd229]; cvt.u16.u8 %rs310, datum;}

	add.s64 %rd245, %rd29, %rd237;
add.s64 %rd230, %rd136, %rd245;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd230]; cvt.u16.u8 %rs311, datum;}

	add.s64 %rd246, %rd30, %rd237;
add.s64 %rd231, %rd136, %rd246;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd231]; cvt.u16.u8 %rs312, datum;}

	add.s64 %rd247, %rd31, %rd237;
add.s64 %rd232, %rd136, %rd247;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd232]; cvt.u16.u8 %rs313, datum;}

	add.s64 %rd248, %rd32, %rd237;
add.s64 %rd233, %rd136, %rd248;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd233]; cvt.u16.u8 %rs314, datum;}

	add.s64 %rd249, %rd33, %rd237;
add.s64 %rd234, %rd136, %rd249;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd234]; cvt.u16.u8 %rs315, datum;}

	add.s64 %rd250, %rd34, %rd237;
add.s64 %rd235, %rd136, %rd250;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd235]; cvt.u16.u8 %rs316, datum;}

	add.s64 %rd251, %rd35, %rd237;
add.s64 %rd236, %rd136, %rd251;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd236]; cvt.u16.u8 %rs317, datum;}

	bar.sync 0;
add.s64 %rd252, %rd1, %rd36;
st.global.u8 [%rd252], %rs303;
st.global.u8 [%rd252+128], %rs304;
st.global.u8 [%rd252+256], %rs305;
st.global.u8 [%rd252+384], %rs306;
st.global.u8 [%rd252+512], %rs307;
st.global.u8 [%rd252+640], %rs308;
st.global.u8 [%rd252+768], %rs309;
st.global.u8 [%rd252+896], %rs310;
st.global.u8 [%rd252+1024], %rs311;
st.global.u8 [%rd252+1152], %rs312;
st.global.u8 [%rd252+1280], %rs313;
st.global.u8 [%rd252+1408], %rs314;
st.global.u8 [%rd252+1536], %rs315;
st.global.u8 [%rd252+1664], %rs316;
st.global.u8 [%rd252+1792], %rs317;
add.s32 %r991, %r990, 1920;
setp.le.s32	%p49, %r991, %r970;
mov.u32 %r989, %r990;
@%p49 bra BB80_73;

BB80_74:
setp.le.s32	%p50, %r970, %r989;
@%p50 bra BB80_271;

sub.s32 %r24, %r970, %r989;
cvt.s64.s32	%rd37, %r989;
sub.s32 %r25, %r24, %r10;
setp.lt.s32	%p51, %r25, 1;
@%p51 bra BB80_77;

cvt.s64.s32	%rd254, %r10;
add.s64 %rd255, %rd254, %rd37;
add.s64 %rd253, %rd136, %rd255;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd253]; cvt.u16.u8 %rs410, datum;}


BB80_77:
setp.lt.s32	%p52, %r25, 129;
@%p52 bra BB80_79;

add.s32 %r226, %r10, 128;
cvt.s64.s32	%rd257, %r226;
add.s64 %rd258, %rd257, %rd37;
add.s64 %rd256, %rd136, %rd258;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd256]; cvt.u16.u8 %rs411, datum;}


BB80_79:
setp.lt.s32	%p53, %r25, 257;
@%p53 bra BB80_81;

add.s32 %r227, %r10, 256;
cvt.s64.s32	%rd260, %r227;
add.s64 %rd261, %rd260, %rd37;
add.s64 %rd259, %rd136, %rd261;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd259]; cvt.u16.u8 %rs412, datum;}


BB80_81:
setp.lt.s32	%p54, %r25, 385;
@%p54 bra BB80_83;

add.s32 %r228, %r10, 384;
cvt.s64.s32	%rd263, %r228;
add.s64 %rd264, %rd263, %rd37;
add.s64 %rd262, %rd136, %rd264;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd262]; cvt.u16.u8 %rs413, datum;}


BB80_83:
setp.lt.s32	%p55, %r25, 513;
@%p55 bra BB80_85;

add.s32 %r229, %r10, 512;
cvt.s64.s32	%rd266, %r229;
add.s64 %rd267, %rd266, %rd37;
add.s64 %rd265, %rd136, %rd267;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd265]; cvt.u16.u8 %rs414, datum;}


BB80_85:
setp.lt.s32	%p56, %r25, 641;
@%p56 bra BB80_87;

add.s32 %r230, %r10, 640;
cvt.s64.s32	%rd269, %r230;
add.s64 %rd270, %rd269, %rd37;
add.s64 %rd268, %rd136, %rd270;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd268]; cvt.u16.u8 %rs415, datum;}


BB80_87:
setp.lt.s32	%p57, %r25, 769;
@%p57 bra BB80_89;

add.s32 %r231, %r10, 768;
cvt.s64.s32	%rd272, %r231;
add.s64 %rd273, %rd272, %rd37;
add.s64 %rd271, %rd136, %rd273;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd271]; cvt.u16.u8 %rs416, datum;}


BB80_89:
setp.lt.s32	%p58, %r25, 897;
@%p58 bra BB80_91;

add.s32 %r232, %r10, 896;
cvt.s64.s32	%rd275, %r232;
add.s64 %rd276, %rd275, %rd37;
add.s64 %rd274, %rd136, %rd276;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd274]; cvt.u16.u8 %rs417, datum;}


BB80_91:
setp.lt.s32	%p59, %r25, 1025;
@%p59 bra BB80_93;

add.s32 %r233, %r10, 1024;
cvt.s64.s32	%rd278, %r233;
add.s64 %rd279, %rd278, %rd37;
add.s64 %rd277, %rd136, %rd279;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd277]; cvt.u16.u8 %rs418, datum;}


BB80_93:
setp.lt.s32	%p60, %r25, 1153;
@%p60 bra BB80_95;

add.s32 %r234, %r10, 1152;
cvt.s64.s32	%rd281, %r234;
add.s64 %rd282, %rd281, %rd37;
add.s64 %rd280, %rd136, %rd282;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd280]; cvt.u16.u8 %rs419, datum;}


BB80_95:
setp.lt.s32	%p61, %r25, 1281;
@%p61 bra BB80_97;

add.s32 %r235, %r10, 1280;
cvt.s64.s32	%rd284, %r235;
add.s64 %rd285, %rd284, %rd37;
add.s64 %rd283, %rd136, %rd285;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd283]; cvt.u16.u8 %rs420, datum;}


BB80_97:
setp.lt.s32	%p62, %r25, 1409;
@%p62 bra BB80_99;

add.s32 %r236, %r10, 1408;
cvt.s64.s32	%rd287, %r236;
add.s64 %rd288, %rd287, %rd37;
add.s64 %rd286, %rd136, %rd288;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd286]; cvt.u16.u8 %rs421, datum;}


BB80_99:
setp.lt.s32	%p63, %r25, 1537;
@%p63 bra BB80_101;

add.s32 %r237, %r10, 1536;
cvt.s64.s32	%rd290, %r237;
add.s64 %rd291, %rd290, %rd37;
add.s64 %rd289, %rd136, %rd291;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd289]; cvt.u16.u8 %rs422, datum;}


BB80_101:
setp.lt.s32	%p64, %r25, 1665;
@%p64 bra BB80_103;

add.s32 %r238, %r10, 1664;
cvt.s64.s32	%rd293, %r238;
add.s64 %rd294, %rd293, %rd37;
add.s64 %rd292, %rd136, %rd294;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd292]; cvt.u16.u8 %rs423, datum;}


BB80_103:
setp.lt.s32	%p65, %r25, 1793;
@%p65 bra BB80_105;

add.s32 %r239, %r10, 1792;
cvt.s64.s32	%rd296, %r239;
add.s64 %rd297, %rd296, %rd37;
add.s64 %rd295, %rd136, %rd297;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd295]; cvt.u16.u8 %rs424, datum;}


BB80_105:
bar.sync 0;
cvt.s64.s32	%rd298, %r10;
add.s64 %rd299, %rd298, %rd37;
add.s64 %rd38, %rd1, %rd299;
setp.le.s32	%p66, %r24, %r10;
@%p66 bra BB80_107;

st.global.u8 [%rd38], %rs410;

BB80_107:
add.s32 %r240, %r10, 128;
setp.ge.s32	%p67, %r240, %r24;
@%p67 bra BB80_109;

st.global.u8 [%rd38+128], %rs411;

BB80_109:
add.s32 %r241, %r10, 256;
setp.ge.s32	%p68, %r241, %r24;
@%p68 bra BB80_111;

st.global.u8 [%rd38+256], %rs412;

BB80_111:
add.s32 %r242, %r10, 384;
setp.ge.s32	%p69, %r242, %r24;
@%p69 bra BB80_113;

st.global.u8 [%rd38+384], %rs413;

BB80_113:
add.s32 %r243, %r10, 512;
setp.ge.s32	%p70, %r243, %r24;
@%p70 bra BB80_115;

st.global.u8 [%rd38+512], %rs414;

BB80_115:
add.s32 %r244, %r10, 640;
setp.ge.s32	%p71, %r244, %r24;
@%p71 bra BB80_117;

st.global.u8 [%rd38+640], %rs415;

BB80_117:
add.s32 %r245, %r10, 768;
setp.ge.s32	%p72, %r245, %r24;
@%p72 bra BB80_119;

st.global.u8 [%rd38+768], %rs416;

BB80_119:
add.s32 %r246, %r10, 896;
setp.ge.s32	%p73, %r246, %r24;
@%p73 bra BB80_121;

st.global.u8 [%rd38+896], %rs417;

BB80_121:
add.s32 %r247, %r10, 1024;
setp.ge.s32	%p74, %r247, %r24;
@%p74 bra BB80_123;

st.global.u8 [%rd38+1024], %rs418;

BB80_123:
add.s32 %r248, %r10, 1152;
setp.ge.s32	%p75, %r248, %r24;
@%p75 bra BB80_125;

st.global.u8 [%rd38+1152], %rs419;

BB80_125:
add.s32 %r249, %r10, 1280;
setp.ge.s32	%p76, %r249, %r24;
@%p76 bra BB80_127;

st.global.u8 [%rd38+1280], %rs420;

BB80_127:
add.s32 %r250, %r10, 1408;
setp.ge.s32	%p77, %r250, %r24;
@%p77 bra BB80_129;

st.global.u8 [%rd38+1408], %rs421;

BB80_129:
add.s32 %r251, %r10, 1536;
setp.ge.s32	%p78, %r251, %r24;
@%p78 bra BB80_131;

st.global.u8 [%rd38+1536], %rs422;

BB80_131:
add.s32 %r252, %r10, 1664;
setp.ge.s32	%p79, %r252, %r24;
@%p79 bra BB80_133;

st.global.u8 [%rd38+1664], %rs423;

BB80_133:
add.s32 %r253, %r10, 1792;
setp.ge.s32	%p80, %r253, %r24;
@%p80 bra BB80_271;

st.global.u8 [%rd38+1792], %rs424;
bra.uni BB80_271;

BB80_135:
setp.gt.s32	%p81, %r13, %r970;
mov.u32 %r986, %r9;
@%p81 bra BB80_144;

shr.s32 %r255, %r10, 31;
shr.u32 %r256, %r255, 27;
add.s32 %r257, %r10, %r256;
shr.s32 %r258, %r257, 5;
mul.wide.s32 %rd300, %r258, 8;
mov.u64 %rd301, _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage;
add.s64 %rd302, %rd301, %rd300;
add.s64 %rd39, %rd302, 80;

	mov.u32 %r394, %laneid;

	mov.u32 %r987, %r9;
mov.u32 %r988, %r13;

BB80_137:
mov.u32 %r984, %r988;
mov.u32 %r27, %r987;
mov.u32 %r987, %r984;
mul.lo.s32 %r259, %r10, 15;
cvt.s64.s32	%rd318, %r259;
cvt.s64.s32	%rd319, %r27;
add.s64 %rd320, %rd318, %rd319;
add.s64 %rd303, %rd134, %rd320;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd303]; cvt.u16.u8 %rs334, datum;}

	add.s32 %r260, %r259, 1;
cvt.s64.s32	%rd321, %r260;
add.s64 %rd322, %rd321, %rd319;
add.s64 %rd304, %rd134, %rd322;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd304]; cvt.u16.u8 %rs335, datum;}

	add.s32 %r261, %r259, 2;
cvt.s64.s32	%rd323, %r261;
add.s64 %rd324, %rd323, %rd319;
add.s64 %rd305, %rd134, %rd324;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd305]; cvt.u16.u8 %rs336, datum;}

	add.s32 %r262, %r259, 3;
cvt.s64.s32	%rd325, %r262;
add.s64 %rd326, %rd325, %rd319;
add.s64 %rd306, %rd134, %rd326;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd306]; cvt.u16.u8 %rs337, datum;}

	add.s32 %r263, %r259, 4;
cvt.s64.s32	%rd327, %r263;
add.s64 %rd328, %rd327, %rd319;
add.s64 %rd307, %rd134, %rd328;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd307]; cvt.u16.u8 %rs338, datum;}

	add.s32 %r264, %r259, 5;
cvt.s64.s32	%rd329, %r264;
add.s64 %rd330, %rd329, %rd319;
add.s64 %rd308, %rd134, %rd330;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd308]; cvt.u16.u8 %rs339, datum;}

	add.s32 %r265, %r259, 6;
cvt.s64.s32	%rd331, %r265;
add.s64 %rd332, %rd331, %rd319;
add.s64 %rd309, %rd134, %rd332;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd309]; cvt.u16.u8 %rs340, datum;}

	add.s32 %r266, %r259, 7;
cvt.s64.s32	%rd333, %r266;
add.s64 %rd334, %rd333, %rd319;
add.s64 %rd310, %rd134, %rd334;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd310]; cvt.u16.u8 %rs341, datum;}

	add.s32 %r267, %r259, 8;
cvt.s64.s32	%rd335, %r267;
add.s64 %rd336, %rd335, %rd319;
add.s64 %rd311, %rd134, %rd336;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd311]; cvt.u16.u8 %rs342, datum;}

	add.s32 %r268, %r259, 9;
cvt.s64.s32	%rd337, %r268;
add.s64 %rd338, %rd337, %rd319;
add.s64 %rd312, %rd134, %rd338;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd312]; cvt.u16.u8 %rs343, datum;}

	add.s32 %r269, %r259, 10;
cvt.s64.s32	%rd339, %r269;
add.s64 %rd340, %rd339, %rd319;
add.s64 %rd313, %rd134, %rd340;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd313]; cvt.u16.u8 %rs344, datum;}

	add.s32 %r270, %r259, 11;
cvt.s64.s32	%rd341, %r270;
add.s64 %rd342, %rd341, %rd319;
add.s64 %rd314, %rd134, %rd342;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd314]; cvt.u16.u8 %rs345, datum;}

	add.s32 %r271, %r259, 12;
cvt.s64.s32	%rd343, %r271;
add.s64 %rd344, %rd343, %rd319;
add.s64 %rd315, %rd134, %rd344;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd315]; cvt.u16.u8 %rs346, datum;}

	add.s32 %r272, %r259, 13;
cvt.s64.s32	%rd345, %r272;
add.s64 %rd346, %rd345, %rd319;
add.s64 %rd316, %rd134, %rd346;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd316]; cvt.u16.u8 %rs347, datum;}

	add.s32 %r273, %r259, 14;
cvt.s64.s32	%rd347, %r273;
add.s64 %rd348, %rd347, %rd319;
add.s64 %rd317, %rd134, %rd348;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd317]; cvt.u16.u8 %rs348, datum;}

	bar.sync 0;
cvt.u32.u16	%r334, %rs348;
cvt.u32.u16	%r335, %rs347;
cvt.u32.u16	%r336, %rs346;
cvt.u32.u16	%r337, %rs345;
cvt.u32.u16	%r338, %rs344;
cvt.u32.u16	%r339, %rs343;
cvt.u32.u16	%r340, %rs342;
cvt.u32.u16	%r341, %rs341;
cvt.u32.u16	%r342, %rs340;
cvt.u32.u16	%r343, %rs339;
cvt.u32.u16	%r344, %rs338;
cvt.u32.u16	%r345, %rs337;
cvt.u32.u16	%r346, %rs336;
cvt.u32.u16	%r347, %rs335;
cvt.u32.u16	%r348, %rs334;
xor.b32 %r30, %r348, 128;
xor.b32 %r31, %r347, 128;
xor.b32 %r32, %r346, 128;
xor.b32 %r33, %r345, 128;
xor.b32 %r34, %r344, 128;
xor.b32 %r35, %r343, 128;
xor.b32 %r36, %r342, 128;
xor.b32 %r37, %r341, 128;
xor.b32 %r38, %r340, 128;
xor.b32 %r39, %r339, 128;
xor.b32 %r40, %r338, 128;
xor.b32 %r41, %r337, 128;
xor.b32 %r42, %r336, 128;
xor.b32 %r43, %r335, 128;
xor.b32 %r44, %r334, 128;
cvt.s64.s32	%rd40, %r10;
mul.wide.s32 %rd349, %r10, 8;
add.s64 %rd351, %rd301, 120;
add.s64 %rd352, %rd351, %rd349;
mov.u64 %rd353, 0;
st.shared.u64 [%rd352], %rd353;
st.shared.u64 [%rd352+1024], %rd353;
st.shared.u64 [%rd352+2048], %rd353;
st.shared.u64 [%rd352+3072], %rd353;
st.shared.u64 [%rd352+4096], %rd353;
and.b32 %r275, %r30, 255;

	bfe.u32 %r274, %r275, %r151, %r152;

	bfe.u32 %r349, %r274, 2, 6;
and.b32 %r350, %r274, 3;
mul.wide.u32 %rd354, %r350, 1024;
add.s64 %rd355, %rd351, %rd354;
add.s64 %rd356, %rd355, %rd349;
mul.wide.u32 %rd357, %r349, 2;
add.s64 %rd41, %rd356, %rd357;
ld.shared.u16 %r45, [%rd41];
add.s32 %r351, %r45, 1;
st.shared.u16 [%rd41], %r351;
and.b32 %r279, %r31, 255;

	bfe.u32 %r278, %r279, %r151, %r152;

	bfe.u32 %r352, %r278, 2, 6;
and.b32 %r353, %r278, 3;
mul.wide.u32 %rd358, %r353, 1024;
add.s64 %rd359, %rd351, %rd358;
add.s64 %rd360, %rd359, %rd349;
mul.wide.u32 %rd361, %r352, 2;
add.s64 %rd42, %rd360, %rd361;
ld.shared.u16 %r46, [%rd42];
add.s32 %r354, %r46, 1;
st.shared.u16 [%rd42], %r354;
and.b32 %r283, %r32, 255;

	bfe.u32 %r282, %r283, %r151, %r152;

	bfe.u32 %r355, %r282, 2, 6;
and.b32 %r356, %r282, 3;
mul.wide.u32 %rd362, %r356, 1024;
add.s64 %rd363, %rd351, %rd362;
add.s64 %rd364, %rd363, %rd349;
mul.wide.u32 %rd365, %r355, 2;
add.s64 %rd43, %rd364, %rd365;
ld.shared.u16 %r47, [%rd43];
add.s32 %r357, %r47, 1;
st.shared.u16 [%rd43], %r357;
and.b32 %r287, %r33, 255;

	bfe.u32 %r286, %r287, %r151, %r152;

	bfe.u32 %r358, %r286, 2, 6;
and.b32 %r359, %r286, 3;
mul.wide.u32 %rd366, %r359, 1024;
add.s64 %rd367, %rd351, %rd366;
add.s64 %rd368, %rd367, %rd349;
mul.wide.u32 %rd369, %r358, 2;
add.s64 %rd44, %rd368, %rd369;
ld.shared.u16 %r48, [%rd44];
add.s32 %r360, %r48, 1;
st.shared.u16 [%rd44], %r360;
and.b32 %r291, %r34, 255;

	bfe.u32 %r290, %r291, %r151, %r152;

	bfe.u32 %r361, %r290, 2, 6;
and.b32 %r362, %r290, 3;
mul.wide.u32 %rd370, %r362, 1024;
add.s64 %rd371, %rd351, %rd370;
add.s64 %rd372, %rd371, %rd349;
mul.wide.u32 %rd373, %r361, 2;
add.s64 %rd45, %rd372, %rd373;
ld.shared.u16 %r49, [%rd45];
add.s32 %r363, %r49, 1;
st.shared.u16 [%rd45], %r363;
and.b32 %r295, %r35, 255;

	bfe.u32 %r294, %r295, %r151, %r152;

	bfe.u32 %r364, %r294, 2, 6;
and.b32 %r365, %r294, 3;
mul.wide.u32 %rd374, %r365, 1024;
add.s64 %rd375, %rd351, %rd374;
add.s64 %rd376, %rd375, %rd349;
mul.wide.u32 %rd377, %r364, 2;
add.s64 %rd46, %rd376, %rd377;
ld.shared.u16 %r50, [%rd46];
add.s32 %r366, %r50, 1;
st.shared.u16 [%rd46], %r366;
and.b32 %r299, %r36, 255;

	bfe.u32 %r298, %r299, %r151, %r152;

	bfe.u32 %r367, %r298, 2, 6;
and.b32 %r368, %r298, 3;
mul.wide.u32 %rd378, %r368, 1024;
add.s64 %rd379, %rd351, %rd378;
add.s64 %rd380, %rd379, %rd349;
mul.wide.u32 %rd381, %r367, 2;
add.s64 %rd47, %rd380, %rd381;
ld.shared.u16 %r51, [%rd47];
add.s32 %r369, %r51, 1;
st.shared.u16 [%rd47], %r369;
and.b32 %r303, %r37, 255;

	bfe.u32 %r302, %r303, %r151, %r152;

	bfe.u32 %r370, %r302, 2, 6;
and.b32 %r371, %r302, 3;
mul.wide.u32 %rd382, %r371, 1024;
add.s64 %rd383, %rd351, %rd382;
add.s64 %rd384, %rd383, %rd349;
mul.wide.u32 %rd385, %r370, 2;
add.s64 %rd48, %rd384, %rd385;
ld.shared.u16 %r52, [%rd48];
add.s32 %r372, %r52, 1;
st.shared.u16 [%rd48], %r372;
and.b32 %r307, %r38, 255;

	bfe.u32 %r306, %r307, %r151, %r152;

	bfe.u32 %r373, %r306, 2, 6;
and.b32 %r374, %r306, 3;
mul.wide.u32 %rd386, %r374, 1024;
add.s64 %rd387, %rd351, %rd386;
add.s64 %rd388, %rd387, %rd349;
mul.wide.u32 %rd389, %r373, 2;
add.s64 %rd49, %rd388, %rd389;
ld.shared.u16 %r53, [%rd49];
add.s32 %r375, %r53, 1;
st.shared.u16 [%rd49], %r375;
and.b32 %r311, %r39, 255;

	bfe.u32 %r310, %r311, %r151, %r152;

	bfe.u32 %r376, %r310, 2, 6;
and.b32 %r377, %r310, 3;
mul.wide.u32 %rd390, %r377, 1024;
add.s64 %rd391, %rd351, %rd390;
add.s64 %rd392, %rd391, %rd349;
mul.wide.u32 %rd393, %r376, 2;
add.s64 %rd50, %rd392, %rd393;
ld.shared.u16 %r54, [%rd50];
add.s32 %r378, %r54, 1;
st.shared.u16 [%rd50], %r378;
and.b32 %r315, %r40, 255;

	bfe.u32 %r314, %r315, %r151, %r152;

	bfe.u32 %r379, %r314, 2, 6;
and.b32 %r380, %r314, 3;
mul.wide.u32 %rd394, %r380, 1024;
add.s64 %rd395, %rd351, %rd394;
add.s64 %rd396, %rd395, %rd349;
mul.wide.u32 %rd397, %r379, 2;
add.s64 %rd51, %rd396, %rd397;
ld.shared.u16 %r55, [%rd51];
add.s32 %r381, %r55, 1;
st.shared.u16 [%rd51], %r381;
and.b32 %r319, %r41, 255;

	bfe.u32 %r318, %r319, %r151, %r152;

	bfe.u32 %r382, %r318, 2, 6;
and.b32 %r383, %r318, 3;
mul.wide.u32 %rd398, %r383, 1024;
add.s64 %rd399, %rd351, %rd398;
add.s64 %rd400, %rd399, %rd349;
mul.wide.u32 %rd401, %r382, 2;
add.s64 %rd52, %rd400, %rd401;
ld.shared.u16 %r56, [%rd52];
add.s32 %r384, %r56, 1;
st.shared.u16 [%rd52], %r384;
and.b32 %r323, %r42, 255;

	bfe.u32 %r322, %r323, %r151, %r152;

	bfe.u32 %r385, %r322, 2, 6;
and.b32 %r386, %r322, 3;
mul.wide.u32 %rd402, %r386, 1024;
add.s64 %rd403, %rd351, %rd402;
add.s64 %rd404, %rd403, %rd349;
mul.wide.u32 %rd405, %r385, 2;
add.s64 %rd53, %rd404, %rd405;
ld.shared.u16 %r57, [%rd53];
add.s32 %r387, %r57, 1;
st.shared.u16 [%rd53], %r387;
and.b32 %r327, %r43, 255;

	bfe.u32 %r326, %r327, %r151, %r152;

	bfe.u32 %r388, %r326, 2, 6;
and.b32 %r389, %r326, 3;
mul.wide.u32 %rd406, %r389, 1024;
add.s64 %rd407, %rd351, %rd406;
add.s64 %rd408, %rd407, %rd349;
mul.wide.u32 %rd409, %r388, 2;
add.s64 %rd54, %rd408, %rd409;
ld.shared.u16 %r58, [%rd54];
add.s32 %r390, %r58, 1;
st.shared.u16 [%rd54], %r390;
and.b32 %r331, %r44, 255;

	bfe.u32 %r330, %r331, %r151, %r152;

	bfe.u32 %r391, %r330, 2, 6;
and.b32 %r392, %r330, 3;
mul.wide.u32 %rd410, %r392, 1024;
add.s64 %rd411, %rd351, %rd410;
add.s64 %rd412, %rd411, %rd349;
mul.wide.u32 %rd413, %r391, 2;
add.s64 %rd55, %rd412, %rd413;
ld.shared.u16 %r59, [%rd55];
add.s32 %r393, %r59, 1;
st.shared.u16 [%rd55], %r393;
bar.sync 0;
mul.lo.s64 %rd424, %rd40, 40;
add.s64 %rd426, %rd301, %rd424;
ld.shared.u64 %rd56, [%rd426+128];
ld.shared.u64 %rd57, [%rd426+120];
add.s64 %rd427, %rd56, %rd57;
ld.shared.u64 %rd58, [%rd426+136];
add.s64 %rd428, %rd427, %rd58;
ld.shared.u64 %rd59, [%rd426+144];
add.s64 %rd429, %rd428, %rd59;
ld.shared.u64 %rd430, [%rd426+152];
add.s64 %rd415, %rd429, %rd430;
mov.u32 %r395, 1;
mov.u32 %r404, 0;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd415; shfl.up.b32 lo|p, lo, %r395, %r404; shfl.up.b32 hi|p, hi, %r395, %r404; mov.b64 %rd414, {lo, hi}; @p add.u64 %rd414, %rd414, %rd415;}

	mov.u32 %r397, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd414; shfl.up.b32 lo|p, lo, %r397, %r404; shfl.up.b32 hi|p, hi, %r397, %r404; mov.b64 %rd416, {lo, hi}; @p add.u64 %rd416, %rd416, %rd414;}

	mov.u32 %r399, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd416; shfl.up.b32 lo|p, lo, %r399, %r404; shfl.up.b32 hi|p, hi, %r399, %r404; mov.b64 %rd418, {lo, hi}; @p add.u64 %rd418, %rd418, %rd416;}

	mov.u32 %r401, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd418; shfl.up.b32 lo|p, lo, %r401, %r404; shfl.up.b32 hi|p, hi, %r401, %r404; mov.b64 %rd420, {lo, hi}; @p add.u64 %rd420, %rd420, %rd418;}

	mov.u32 %r403, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd420; shfl.up.b32 lo|p, lo, %r403, %r404; shfl.up.b32 hi|p, hi, %r403, %r404; mov.b64 %rd422, {lo, hi}; @p add.u64 %rd422, %rd422, %rd420;}

	setp.ne.s32	%p82, %r394, 31;
@%p82 bra BB80_139;

st.shared.u64 [%rd39], %rd422;

BB80_139:
cvt.u16.u32	%rs121, %r30;
cvt.u16.u32	%rs122, %r31;
cvt.u16.u32	%rs123, %r32;
cvt.u16.u32	%rs124, %r33;
cvt.u16.u32	%rs125, %r34;
cvt.u16.u32	%rs126, %r35;
cvt.u16.u32	%rs127, %r36;
cvt.u16.u32	%rs128, %r37;
cvt.u16.u32	%rs129, %r38;
cvt.u16.u32	%rs130, %r39;
cvt.u16.u32	%rs131, %r40;
cvt.u16.u32	%rs132, %r41;
cvt.u16.u32	%rs133, %r42;
cvt.u16.u32	%rs134, %r43;
cvt.u16.u32	%rs135, %r44;
sub.s64 %rd62, %rd422, %rd415;
setp.lt.s32	%p1, %r10, 16;
and.b32 %r405, %r10, -32;
setp.eq.s32	%p2, %r405, 96;
setp.eq.s32	%p3, %r405, 64;
setp.eq.s32	%p4, %r405, 32;
bar.sync 0;
ld.shared.u64 %rd432, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+80];
selp.b64	%rd433, %rd432, 0, %p4;
add.s64 %rd434, %rd62, %rd433;
ld.shared.u64 %rd435, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+88];
add.s64 %rd436, %rd435, %rd432;
selp.b64	%rd437, %rd436, 0, %p3;
add.s64 %rd438, %rd434, %rd437;
ld.shared.u64 %rd439, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+96];
add.s64 %rd440, %rd436, %rd439;
selp.b64	%rd441, %rd440, 0, %p2;
add.s64 %rd442, %rd438, %rd441;
ld.shared.u64 %rd443, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+104];
add.s64 %rd444, %rd440, %rd443;
shl.b64 %rd445, %rd444, 16;
add.s64 %rd446, %rd445, %rd442;
shl.b64 %rd447, %rd444, 32;
add.s64 %rd448, %rd447, %rd446;
shl.b64 %rd449, %rd444, 48;
add.s64 %rd450, %rd449, %rd448;
add.s64 %rd451, %rd57, %rd450;
add.s64 %rd452, %rd451, %rd56;
add.s64 %rd453, %rd452, %rd58;
add.s64 %rd454, %rd453, %rd59;
mul.wide.s32 %rd455, %r10, 40;
add.s64 %rd456, %rd301, %rd455;
st.shared.u64 [%rd456+120], %rd450;
st.shared.u64 [%rd456+128], %rd451;
st.shared.u64 [%rd456+136], %rd452;
st.shared.u64 [%rd456+144], %rd453;
st.shared.u64 [%rd456+152], %rd454;
bar.sync 0;
ld.shared.u16 %r406, [%rd41];
add.s32 %r60, %r406, %r45;
ld.shared.u16 %r407, [%rd42];
add.s32 %r61, %r407, %r46;
ld.shared.u16 %r408, [%rd43];
add.s32 %r62, %r408, %r47;
ld.shared.u16 %r409, [%rd44];
add.s32 %r63, %r409, %r48;
ld.shared.u16 %r410, [%rd45];
add.s32 %r64, %r410, %r49;
ld.shared.u16 %r411, [%rd46];
add.s32 %r65, %r411, %r50;
ld.shared.u16 %r412, [%rd47];
add.s32 %r66, %r412, %r51;
ld.shared.u16 %r413, [%rd48];
add.s32 %r67, %r413, %r52;
ld.shared.u16 %r414, [%rd49];
add.s32 %r68, %r414, %r53;
ld.shared.u16 %r415, [%rd50];
add.s32 %r69, %r415, %r54;
ld.shared.u16 %r416, [%rd51];
add.s32 %r70, %r416, %r55;
ld.shared.u16 %r417, [%rd52];
add.s32 %r71, %r417, %r56;
ld.shared.u16 %r418, [%rd53];
add.s32 %r72, %r418, %r57;
ld.shared.u16 %r419, [%rd54];
add.s32 %r73, %r419, %r58;
ld.shared.u16 %r420, [%rd55];
add.s32 %r74, %r420, %r59;
@!%p1 bra BB80_141;
bra.uni BB80_140;

BB80_140:
and.b32 %r421, %r10, 3;
add.s32 %r422, %r421, 1;
shr.s32 %r423, %r10, 2;
mul.wide.u32 %rd457, %r422, 1024;
add.s64 %rd459, %rd301, %rd457;
mul.wide.s32 %rd460, %r423, 2;
add.s64 %rd461, %rd459, %rd460;
ld.shared.u16 %r971, [%rd461+120];

BB80_141:
@%p9 bra BB80_143;

mov.u32 %r964, 0;
mov.u32 %r963, 1;
setp.eq.s32	%p84, %r10, 0;

	shfl.up.b32 %r424, %r971, %r963, %r964;

	selp.b32	%r428, 0, %r424, %p84;
sub.s32 %r429, %r996, %r428;
mul.wide.u32 %rd462, %r10, 4;
add.s64 %rd464, %rd301, %rd462;
st.shared.u32 [%rd464], %r429;
add.s32 %r996, %r429, %r971;

BB80_143:
bar.sync 0;
cvt.u64.u32	%rd465, %r60;
add.s64 %rd467, %rd301, 72;
add.s64 %rd64, %rd467, %rd465;
st.shared.u8 [%rd64], %rs121;
cvt.u64.u32	%rd468, %r61;
add.s64 %rd65, %rd467, %rd468;
st.shared.u8 [%rd65], %rs122;
cvt.u64.u32	%rd469, %r62;
add.s64 %rd66, %rd467, %rd469;
st.shared.u8 [%rd66], %rs123;
cvt.u64.u32	%rd470, %r63;
add.s64 %rd67, %rd467, %rd470;
st.shared.u8 [%rd67], %rs124;
cvt.u64.u32	%rd471, %r64;
add.s64 %rd68, %rd467, %rd471;
st.shared.u8 [%rd68], %rs125;
cvt.u64.u32	%rd472, %r65;
add.s64 %rd69, %rd467, %rd472;
st.shared.u8 [%rd69], %rs126;
cvt.u64.u32	%rd473, %r66;
add.s64 %rd70, %rd467, %rd473;
st.shared.u8 [%rd70], %rs127;
cvt.u64.u32	%rd474, %r67;
add.s64 %rd71, %rd467, %rd474;
st.shared.u8 [%rd71], %rs128;
cvt.u64.u32	%rd475, %r68;
add.s64 %rd72, %rd467, %rd475;
st.shared.u8 [%rd72], %rs129;
cvt.u64.u32	%rd476, %r69;
add.s64 %rd73, %rd467, %rd476;
st.shared.u8 [%rd73], %rs130;
cvt.u64.u32	%rd477, %r70;
add.s64 %rd74, %rd467, %rd477;
st.shared.u8 [%rd74], %rs131;
cvt.u64.u32	%rd478, %r71;
add.s64 %rd75, %rd467, %rd478;
st.shared.u8 [%rd75], %rs132;
cvt.u64.u32	%rd479, %r72;
add.s64 %rd76, %rd467, %rd479;
st.shared.u8 [%rd76], %rs133;
cvt.u64.u32	%rd480, %r73;
add.s64 %rd77, %rd467, %rd480;
st.shared.u8 [%rd77], %rs134;
cvt.u64.u32	%rd481, %r74;
add.s64 %rd78, %rd467, %rd481;
st.shared.u8 [%rd78], %rs135;
bar.sync 0;
add.s64 %rd79, %rd301, %rd40;
ld.shared.u8 %r431, [%rd79+72];

	bfe.u32 %r430, %r431, %r151, %r152;

	shl.b32 %r490, %r430, 2;
cvt.u64.u32	%rd483, %r490;
and.b64 %rd484, %rd483, 1020;
add.s64 %rd485, %rd301, %rd484;
ld.shared.u32 %r491, [%rd485];
ld.shared.u8 %r435, [%rd79+200];

	bfe.u32 %r434, %r435, %r151, %r152;

	shl.b32 %r492, %r434, 2;
cvt.u64.u32	%rd486, %r492;
and.b64 %rd487, %rd486, 1020;
add.s64 %rd488, %rd301, %rd487;
ld.shared.u32 %r493, [%rd488];
ld.shared.u8 %r439, [%rd79+328];

	bfe.u32 %r438, %r439, %r151, %r152;

	shl.b32 %r494, %r438, 2;
cvt.u64.u32	%rd489, %r494;
and.b64 %rd490, %rd489, 1020;
add.s64 %rd491, %rd301, %rd490;
ld.shared.u32 %r495, [%rd491];
ld.shared.u8 %r443, [%rd79+456];

	bfe.u32 %r442, %r443, %r151, %r152;

	shl.b32 %r496, %r442, 2;
cvt.u64.u32	%rd492, %r496;
and.b64 %rd493, %rd492, 1020;
add.s64 %rd494, %rd301, %rd493;
ld.shared.u32 %r497, [%rd494];
ld.shared.u8 %r447, [%rd79+584];

	bfe.u32 %r446, %r447, %r151, %r152;

	shl.b32 %r498, %r446, 2;
cvt.u64.u32	%rd495, %r498;
and.b64 %rd496, %rd495, 1020;
add.s64 %rd497, %rd301, %rd496;
ld.shared.u32 %r499, [%rd497];
ld.shared.u8 %r451, [%rd79+712];

	bfe.u32 %r450, %r451, %r151, %r152;

	shl.b32 %r500, %r450, 2;
cvt.u64.u32	%rd498, %r500;
and.b64 %rd499, %rd498, 1020;
add.s64 %rd500, %rd301, %rd499;
ld.shared.u32 %r501, [%rd500];
ld.shared.u8 %r455, [%rd79+840];

	bfe.u32 %r454, %r455, %r151, %r152;

	shl.b32 %r502, %r454, 2;
cvt.u64.u32	%rd501, %r502;
and.b64 %rd502, %rd501, 1020;
add.s64 %rd503, %rd301, %rd502;
ld.shared.u32 %r503, [%rd503];
ld.shared.u8 %r459, [%rd79+968];

	bfe.u32 %r458, %r459, %r151, %r152;

	shl.b32 %r504, %r458, 2;
cvt.u64.u32	%rd504, %r504;
and.b64 %rd505, %rd504, 1020;
add.s64 %rd506, %rd301, %rd505;
ld.shared.u32 %r505, [%rd506];
ld.shared.u8 %r463, [%rd79+1096];

	bfe.u32 %r462, %r463, %r151, %r152;

	shl.b32 %r506, %r462, 2;
cvt.u64.u32	%rd507, %r506;
and.b64 %rd508, %rd507, 1020;
add.s64 %rd509, %rd301, %rd508;
ld.shared.u32 %r507, [%rd509];
ld.shared.u8 %r467, [%rd79+1224];

	bfe.u32 %r466, %r467, %r151, %r152;

	shl.b32 %r508, %r466, 2;
cvt.u64.u32	%rd510, %r508;
and.b64 %rd511, %rd510, 1020;
add.s64 %rd512, %rd301, %rd511;
ld.shared.u32 %r509, [%rd512];
ld.shared.u8 %r471, [%rd79+1352];

	bfe.u32 %r470, %r471, %r151, %r152;

	shl.b32 %r510, %r470, 2;
cvt.u64.u32	%rd513, %r510;
and.b64 %rd514, %rd513, 1020;
add.s64 %rd515, %rd301, %rd514;
ld.shared.u32 %r511, [%rd515];
ld.shared.u8 %r475, [%rd79+1480];

	bfe.u32 %r474, %r475, %r151, %r152;

	shl.b32 %r512, %r474, 2;
cvt.u64.u32	%rd516, %r512;
and.b64 %rd517, %rd516, 1020;
add.s64 %rd518, %rd301, %rd517;
ld.shared.u32 %r513, [%rd518];
ld.shared.u8 %r479, [%rd79+1608];

	bfe.u32 %r478, %r479, %r151, %r152;

	shl.b32 %r514, %r478, 2;
cvt.u64.u32	%rd519, %r514;
and.b64 %rd520, %rd519, 1020;
add.s64 %rd521, %rd301, %rd520;
ld.shared.u32 %r515, [%rd521];
ld.shared.u8 %r483, [%rd79+1736];

	bfe.u32 %r482, %r483, %r151, %r152;

	shl.b32 %r516, %r482, 2;
cvt.u64.u32	%rd522, %r516;
and.b64 %rd523, %rd522, 1020;
add.s64 %rd524, %rd301, %rd523;
ld.shared.u32 %r517, [%rd524];
ld.shared.u8 %r487, [%rd79+1864];

	bfe.u32 %r486, %r487, %r151, %r152;

	shl.b32 %r518, %r486, 2;
cvt.u64.u32	%rd525, %r518;
and.b64 %rd526, %rd525, 1020;
add.s64 %rd527, %rd301, %rd526;
ld.shared.u32 %r519, [%rd527];
xor.b32 %r520, %r487, 128;
xor.b32 %r521, %r483, 128;
xor.b32 %r522, %r479, 128;
xor.b32 %r523, %r475, 128;
xor.b32 %r524, %r471, 128;
xor.b32 %r525, %r467, 128;
xor.b32 %r526, %r463, 128;
xor.b32 %r527, %r459, 128;
xor.b32 %r528, %r455, 128;
xor.b32 %r529, %r451, 128;
xor.b32 %r530, %r447, 128;
xor.b32 %r531, %r443, 128;
xor.b32 %r532, %r439, 128;
xor.b32 %r533, %r435, 128;
xor.b32 %r534, %r431, 128;
add.s32 %r535, %r10, %r491;
cvt.s64.s32	%rd80, %r535;
add.s64 %rd529, %rd2, %rd80;
st.global.u8 [%rd529], %r534;
add.s32 %r536, %r10, 128;
add.s32 %r537, %r536, %r493;
cvt.s64.s32	%rd81, %r537;
add.s64 %rd530, %rd2, %rd81;
st.global.u8 [%rd530], %r533;
add.s32 %r538, %r536, %r495;
add.s32 %r539, %r538, 128;
cvt.s64.s32	%rd82, %r539;
add.s64 %rd531, %rd2, %rd82;
st.global.u8 [%rd531], %r532;
add.s32 %r540, %r536, %r497;
add.s32 %r541, %r540, 256;
cvt.s64.s32	%rd83, %r541;
add.s64 %rd532, %rd2, %rd83;
st.global.u8 [%rd532], %r531;
add.s32 %r542, %r536, %r499;
add.s32 %r543, %r542, 384;
cvt.s64.s32	%rd84, %r543;
add.s64 %rd533, %rd2, %rd84;
st.global.u8 [%rd533], %r530;
add.s32 %r544, %r536, %r501;
add.s32 %r545, %r544, 512;
cvt.s64.s32	%rd85, %r545;
add.s64 %rd534, %rd2, %rd85;
st.global.u8 [%rd534], %r529;
add.s32 %r546, %r536, %r503;
add.s32 %r547, %r546, 640;
cvt.s64.s32	%rd86, %r547;
add.s64 %rd535, %rd2, %rd86;
st.global.u8 [%rd535], %r528;
add.s32 %r548, %r536, %r505;
add.s32 %r549, %r548, 768;
cvt.s64.s32	%rd87, %r549;
add.s64 %rd536, %rd2, %rd87;
st.global.u8 [%rd536], %r527;
add.s32 %r550, %r536, %r507;
add.s32 %r551, %r550, 896;
cvt.s64.s32	%rd88, %r551;
add.s64 %rd537, %rd2, %rd88;
st.global.u8 [%rd537], %r526;
add.s32 %r552, %r536, %r509;
add.s32 %r553, %r552, 1024;
cvt.s64.s32	%rd89, %r553;
add.s64 %rd538, %rd2, %rd89;
st.global.u8 [%rd538], %r525;
add.s32 %r554, %r536, %r511;
add.s32 %r555, %r554, 1152;
cvt.s64.s32	%rd90, %r555;
add.s64 %rd539, %rd2, %rd90;
st.global.u8 [%rd539], %r524;
add.s32 %r556, %r536, %r513;
add.s32 %r557, %r556, 1280;
cvt.s64.s32	%rd91, %r557;
add.s64 %rd540, %rd2, %rd91;
st.global.u8 [%rd540], %r523;
add.s32 %r558, %r536, %r515;
add.s32 %r559, %r558, 1408;
cvt.s64.s32	%rd92, %r559;
add.s64 %rd541, %rd2, %rd92;
st.global.u8 [%rd541], %r522;
add.s32 %r560, %r536, %r517;
add.s32 %r561, %r560, 1536;
cvt.s64.s32	%rd93, %r561;
add.s64 %rd542, %rd2, %rd93;
st.global.u8 [%rd542], %r521;
add.s32 %r562, %r536, %r519;
add.s32 %r563, %r562, 1664;
cvt.s64.s32	%rd94, %r563;
add.s64 %rd543, %rd2, %rd94;
st.global.u8 [%rd543], %r520;
bar.sync 0;
add.s64 %rd544, %rd136, %rd320;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd544]; cvt.u16.u8 %rs349, datum;}

	add.s64 %rd545, %rd136, %rd322;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd545]; cvt.u16.u8 %rs350, datum;}

	add.s64 %rd546, %rd136, %rd324;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd546]; cvt.u16.u8 %rs351, datum;}

	add.s64 %rd547, %rd136, %rd326;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd547]; cvt.u16.u8 %rs352, datum;}

	add.s64 %rd548, %rd136, %rd328;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd548]; cvt.u16.u8 %rs353, datum;}

	add.s64 %rd549, %rd136, %rd330;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd549]; cvt.u16.u8 %rs354, datum;}

	add.s64 %rd550, %rd136, %rd332;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd550]; cvt.u16.u8 %rs355, datum;}

	add.s64 %rd551, %rd136, %rd334;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd551]; cvt.u16.u8 %rs356, datum;}

	add.s64 %rd552, %rd136, %rd336;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd552]; cvt.u16.u8 %rs357, datum;}

	add.s64 %rd553, %rd136, %rd338;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd553]; cvt.u16.u8 %rs358, datum;}

	add.s64 %rd554, %rd136, %rd340;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd554]; cvt.u16.u8 %rs359, datum;}

	add.s64 %rd555, %rd136, %rd342;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd555]; cvt.u16.u8 %rs360, datum;}

	add.s64 %rd556, %rd136, %rd344;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd556]; cvt.u16.u8 %rs361, datum;}

	add.s64 %rd557, %rd136, %rd346;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd557]; cvt.u16.u8 %rs362, datum;}

	add.s64 %rd558, %rd136, %rd348;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd558]; cvt.u16.u8 %rs363, datum;}

	bar.sync 0;
st.shared.u8 [%rd64], %rs349;
st.shared.u8 [%rd65], %rs350;
st.shared.u8 [%rd66], %rs351;
st.shared.u8 [%rd67], %rs352;
st.shared.u8 [%rd68], %rs353;
st.shared.u8 [%rd69], %rs354;
st.shared.u8 [%rd70], %rs355;
st.shared.u8 [%rd71], %rs356;
st.shared.u8 [%rd72], %rs357;
st.shared.u8 [%rd73], %rs358;
st.shared.u8 [%rd74], %rs359;
st.shared.u8 [%rd75], %rs360;
st.shared.u8 [%rd76], %rs361;
st.shared.u8 [%rd77], %rs362;
st.shared.u8 [%rd78], %rs363;
bar.sync 0;
ld.shared.u8 %rs454, [%rd79+72];
ld.shared.u8 %rs455, [%rd79+200];
ld.shared.u8 %rs456, [%rd79+328];
ld.shared.u8 %rs457, [%rd79+456];
ld.shared.u8 %rs458, [%rd79+584];
ld.shared.u8 %rs459, [%rd79+712];
ld.shared.u8 %rs460, [%rd79+840];
ld.shared.u8 %rs461, [%rd79+968];
ld.shared.u8 %rs462, [%rd79+1096];
ld.shared.u8 %rs463, [%rd79+1224];
ld.shared.u8 %rs464, [%rd79+1352];
ld.shared.u8 %rs465, [%rd79+1480];
ld.shared.u8 %rs466, [%rd79+1608];
ld.shared.u8 %rs467, [%rd79+1736];
ld.shared.u8 %rs468, [%rd79+1864];
add.s64 %rd591, %rd1, %rd80;
st.global.u8 [%rd591], %rs454;
add.s64 %rd592, %rd1, %rd81;
st.global.u8 [%rd592], %rs455;
add.s64 %rd593, %rd1, %rd82;
st.global.u8 [%rd593], %rs456;
add.s64 %rd594, %rd1, %rd83;
st.global.u8 [%rd594], %rs457;
add.s64 %rd595, %rd1, %rd84;
st.global.u8 [%rd595], %rs458;
add.s64 %rd596, %rd1, %rd85;
st.global.u8 [%rd596], %rs459;
add.s64 %rd597, %rd1, %rd86;
st.global.u8 [%rd597], %rs460;
add.s64 %rd598, %rd1, %rd87;
st.global.u8 [%rd598], %rs461;
add.s64 %rd599, %rd1, %rd88;
st.global.u8 [%rd599], %rs462;
add.s64 %rd600, %rd1, %rd89;
st.global.u8 [%rd600], %rs463;
add.s64 %rd601, %rd1, %rd90;
st.global.u8 [%rd601], %rs464;
add.s64 %rd602, %rd1, %rd91;
st.global.u8 [%rd602], %rs465;
add.s64 %rd603, %rd1, %rd92;
st.global.u8 [%rd603], %rs466;
add.s64 %rd604, %rd1, %rd93;
st.global.u8 [%rd604], %rs467;
add.s64 %rd605, %rd1, %rd94;
st.global.u8 [%rd605], %rs468;
bar.sync 0;
add.s32 %r988, %r987, 1920;
setp.le.s32	%p85, %r988, %r970;
mov.u32 %r986, %r987;
@%p85 bra BB80_137;

BB80_144:
setp.le.s32	%p86, %r970, %r986;
@%p86 bra BB80_271;

sub.s32 %r82, %r970, %r986;
cvt.s64.s32	%rd95, %r986;
mad.lo.s32 %r83, %r10, -15, %r82;
mul.lo.s32 %r84, %r10, 15;
mov.u16 %rs364, 255;
setp.lt.s32	%p87, %r83, 1;
mov.u16 %rs453, %rs364;
@%p87 bra BB80_147;

cvt.s64.s32	%rd607, %r84;
add.s64 %rd608, %rd607, %rd95;
add.s64 %rd606, %rd134, %rd608;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd606]; cvt.u16.u8 %rs365, datum;}

	xor.b16 %rs181, %rs365, 128;
mov.u16 %rs453, %rs181;

BB80_147:
mov.u16 %rs182, %rs453;
setp.lt.s32	%p88, %r83, 2;
mov.u16 %rs452, %rs364;
@%p88 bra BB80_149;

add.s32 %r579, %r84, 1;
cvt.s64.s32	%rd610, %r579;
add.s64 %rd611, %rd610, %rd95;
add.s64 %rd609, %rd134, %rd611;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd609]; cvt.u16.u8 %rs367, datum;}

	xor.b16 %rs452, %rs367, 128;

BB80_149:
setp.lt.s32	%p89, %r83, 3;
mov.u16 %rs451, %rs364;
@%p89 bra BB80_151;

add.s32 %r580, %r84, 2;
cvt.s64.s32	%rd613, %r580;
add.s64 %rd614, %rd613, %rd95;
add.s64 %rd612, %rd134, %rd614;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd612]; cvt.u16.u8 %rs369, datum;}

	xor.b16 %rs451, %rs369, 128;

BB80_151:
setp.lt.s32	%p90, %r83, 4;
mov.u16 %rs450, %rs364;
@%p90 bra BB80_153;

add.s32 %r581, %r84, 3;
cvt.s64.s32	%rd616, %r581;
add.s64 %rd617, %rd616, %rd95;
add.s64 %rd615, %rd134, %rd617;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd615]; cvt.u16.u8 %rs371, datum;}

	xor.b16 %rs450, %rs371, 128;

BB80_153:
setp.lt.s32	%p91, %r83, 5;
mov.u16 %rs449, %rs364;
@%p91 bra BB80_155;

add.s32 %r582, %r84, 4;
cvt.s64.s32	%rd619, %r582;
add.s64 %rd620, %rd619, %rd95;
add.s64 %rd618, %rd134, %rd620;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd618]; cvt.u16.u8 %rs373, datum;}

	xor.b16 %rs449, %rs373, 128;

BB80_155:
setp.lt.s32	%p92, %r83, 6;
mov.u16 %rs448, %rs364;
@%p92 bra BB80_157;

add.s32 %r583, %r84, 5;
cvt.s64.s32	%rd622, %r583;
add.s64 %rd623, %rd622, %rd95;
add.s64 %rd621, %rd134, %rd623;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd621]; cvt.u16.u8 %rs375, datum;}

	xor.b16 %rs448, %rs375, 128;

BB80_157:
setp.lt.s32	%p93, %r83, 7;
mov.u16 %rs447, %rs364;
@%p93 bra BB80_159;

add.s32 %r584, %r84, 6;
cvt.s64.s32	%rd625, %r584;
add.s64 %rd626, %rd625, %rd95;
add.s64 %rd624, %rd134, %rd626;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd624]; cvt.u16.u8 %rs377, datum;}

	xor.b16 %rs447, %rs377, 128;

BB80_159:
setp.lt.s32	%p94, %r83, 8;
mov.u16 %rs446, %rs364;
@%p94 bra BB80_161;

add.s32 %r585, %r84, 7;
cvt.s64.s32	%rd628, %r585;
add.s64 %rd629, %rd628, %rd95;
add.s64 %rd627, %rd134, %rd629;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd627]; cvt.u16.u8 %rs379, datum;}

	xor.b16 %rs446, %rs379, 128;

BB80_161:
setp.lt.s32	%p95, %r83, 9;
mov.u16 %rs445, %rs364;
@%p95 bra BB80_163;

add.s32 %r586, %r84, 8;
cvt.s64.s32	%rd631, %r586;
add.s64 %rd632, %rd631, %rd95;
add.s64 %rd630, %rd134, %rd632;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd630]; cvt.u16.u8 %rs381, datum;}

	xor.b16 %rs445, %rs381, 128;

BB80_163:
setp.lt.s32	%p96, %r83, 10;
mov.u16 %rs444, %rs364;
@%p96 bra BB80_165;

add.s32 %r587, %r84, 9;
cvt.s64.s32	%rd634, %r587;
add.s64 %rd635, %rd634, %rd95;
add.s64 %rd633, %rd134, %rd635;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd633]; cvt.u16.u8 %rs383, datum;}

	xor.b16 %rs444, %rs383, 128;

BB80_165:
setp.lt.s32	%p97, %r83, 11;
mov.u16 %rs443, %rs364;
@%p97 bra BB80_167;

add.s32 %r588, %r84, 10;
cvt.s64.s32	%rd637, %r588;
add.s64 %rd638, %rd637, %rd95;
add.s64 %rd636, %rd134, %rd638;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd636]; cvt.u16.u8 %rs385, datum;}

	xor.b16 %rs443, %rs385, 128;

BB80_167:
setp.lt.s32	%p98, %r83, 12;
mov.u16 %rs442, %rs364;
@%p98 bra BB80_169;

add.s32 %r589, %r84, 11;
cvt.s64.s32	%rd640, %r589;
add.s64 %rd641, %rd640, %rd95;
add.s64 %rd639, %rd134, %rd641;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd639]; cvt.u16.u8 %rs387, datum;}

	xor.b16 %rs442, %rs387, 128;

BB80_169:
setp.lt.s32	%p99, %r83, 13;
mov.u16 %rs441, %rs364;
@%p99 bra BB80_171;

add.s32 %r590, %r84, 12;
cvt.s64.s32	%rd643, %r590;
add.s64 %rd644, %rd643, %rd95;
add.s64 %rd642, %rd134, %rd644;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd642]; cvt.u16.u8 %rs389, datum;}

	xor.b16 %rs441, %rs389, 128;

BB80_171:
setp.lt.s32	%p100, %r83, 14;
mov.u16 %rs440, %rs364;
@%p100 bra BB80_173;

add.s32 %r591, %r84, 13;
cvt.s64.s32	%rd646, %r591;
add.s64 %rd647, %rd646, %rd95;
add.s64 %rd645, %rd134, %rd647;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd645]; cvt.u16.u8 %rs391, datum;}

	xor.b16 %rs440, %rs391, 128;

BB80_173:
setp.lt.s32	%p101, %r83, 15;
mov.u16 %rs439, %rs364;
@%p101 bra BB80_175;

add.s32 %r592, %r84, 14;
cvt.s64.s32	%rd649, %r592;
add.s64 %rd650, %rd649, %rd95;
add.s64 %rd648, %rd134, %rd650;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd648]; cvt.u16.u8 %rs393, datum;}

	xor.b16 %rs439, %rs393, 128;

BB80_175:
bar.sync 0;
cvt.s64.s32	%rd96, %r10;
mul.wide.s32 %rd651, %r10, 8;
mov.u64 %rd652, _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage;
add.s64 %rd653, %rd652, 120;
add.s64 %rd654, %rd653, %rd651;
mov.u64 %rd655, 0;
st.shared.u64 [%rd654], %rd655;
st.shared.u64 [%rd654+1024], %rd655;
st.shared.u64 [%rd654+2048], %rd655;
st.shared.u64 [%rd654+3072], %rd655;
st.shared.u64 [%rd654+4096], %rd655;
cvt.u32.u16	%r653, %rs182;
and.b32 %r594, %r653, 255;

	bfe.u32 %r593, %r594, %r151, %r152;

	bfe.u32 %r654, %r593, 2, 6;
and.b32 %r655, %r593, 3;
mul.wide.u32 %rd656, %r655, 1024;
add.s64 %rd657, %rd653, %rd656;
add.s64 %rd658, %rd657, %rd651;
mul.wide.u32 %rd659, %r654, 2;
add.s64 %rd97, %rd658, %rd659;
ld.shared.u16 %r85, [%rd97];
add.s32 %r656, %r85, 1;
st.shared.u16 [%rd97], %r656;
cvt.u32.u16	%r657, %rs452;
and.b32 %r598, %r657, 255;

	bfe.u32 %r597, %r598, %r151, %r152;

	bfe.u32 %r658, %r597, 2, 6;
and.b32 %r659, %r597, 3;
mul.wide.u32 %rd660, %r659, 1024;
add.s64 %rd661, %rd653, %rd660;
add.s64 %rd662, %rd661, %rd651;
mul.wide.u32 %rd663, %r658, 2;
add.s64 %rd98, %rd662, %rd663;
ld.shared.u16 %r86, [%rd98];
add.s32 %r660, %r86, 1;
st.shared.u16 [%rd98], %r660;
cvt.u32.u16	%r661, %rs451;
and.b32 %r602, %r661, 255;

	bfe.u32 %r601, %r602, %r151, %r152;

	bfe.u32 %r662, %r601, 2, 6;
and.b32 %r663, %r601, 3;
mul.wide.u32 %rd664, %r663, 1024;
add.s64 %rd665, %rd653, %rd664;
add.s64 %rd666, %rd665, %rd651;
mul.wide.u32 %rd667, %r662, 2;
add.s64 %rd99, %rd666, %rd667;
ld.shared.u16 %r87, [%rd99];
add.s32 %r664, %r87, 1;
st.shared.u16 [%rd99], %r664;
cvt.u32.u16	%r665, %rs450;
and.b32 %r606, %r665, 255;

	bfe.u32 %r605, %r606, %r151, %r152;

	bfe.u32 %r666, %r605, 2, 6;
and.b32 %r667, %r605, 3;
mul.wide.u32 %rd668, %r667, 1024;
add.s64 %rd669, %rd653, %rd668;
add.s64 %rd670, %rd669, %rd651;
mul.wide.u32 %rd671, %r666, 2;
add.s64 %rd100, %rd670, %rd671;
ld.shared.u16 %r88, [%rd100];
add.s32 %r668, %r88, 1;
st.shared.u16 [%rd100], %r668;
cvt.u32.u16	%r669, %rs449;
and.b32 %r610, %r669, 255;

	bfe.u32 %r609, %r610, %r151, %r152;

	bfe.u32 %r670, %r609, 2, 6;
and.b32 %r671, %r609, 3;
mul.wide.u32 %rd672, %r671, 1024;
add.s64 %rd673, %rd653, %rd672;
add.s64 %rd674, %rd673, %rd651;
mul.wide.u32 %rd675, %r670, 2;
add.s64 %rd101, %rd674, %rd675;
ld.shared.u16 %r89, [%rd101];
add.s32 %r672, %r89, 1;
st.shared.u16 [%rd101], %r672;
cvt.u32.u16	%r673, %rs448;
and.b32 %r614, %r673, 255;

	bfe.u32 %r613, %r614, %r151, %r152;

	bfe.u32 %r674, %r613, 2, 6;
and.b32 %r675, %r613, 3;
mul.wide.u32 %rd676, %r675, 1024;
add.s64 %rd677, %rd653, %rd676;
add.s64 %rd678, %rd677, %rd651;
mul.wide.u32 %rd679, %r674, 2;
add.s64 %rd102, %rd678, %rd679;
ld.shared.u16 %r90, [%rd102];
add.s32 %r676, %r90, 1;
st.shared.u16 [%rd102], %r676;
cvt.u32.u16	%r677, %rs447;
and.b32 %r618, %r677, 255;

	bfe.u32 %r617, %r618, %r151, %r152;

	bfe.u32 %r678, %r617, 2, 6;
and.b32 %r679, %r617, 3;
mul.wide.u32 %rd680, %r679, 1024;
add.s64 %rd681, %rd653, %rd680;
add.s64 %rd682, %rd681, %rd651;
mul.wide.u32 %rd683, %r678, 2;
add.s64 %rd103, %rd682, %rd683;
ld.shared.u16 %r91, [%rd103];
add.s32 %r680, %r91, 1;
st.shared.u16 [%rd103], %r680;
cvt.u32.u16	%r681, %rs446;
and.b32 %r622, %r681, 255;

	bfe.u32 %r621, %r622, %r151, %r152;

	bfe.u32 %r682, %r621, 2, 6;
and.b32 %r683, %r621, 3;
mul.wide.u32 %rd684, %r683, 1024;
add.s64 %rd685, %rd653, %rd684;
add.s64 %rd686, %rd685, %rd651;
mul.wide.u32 %rd687, %r682, 2;
add.s64 %rd104, %rd686, %rd687;
ld.shared.u16 %r92, [%rd104];
add.s32 %r684, %r92, 1;
st.shared.u16 [%rd104], %r684;
cvt.u32.u16	%r685, %rs445;
and.b32 %r626, %r685, 255;

	bfe.u32 %r625, %r626, %r151, %r152;

	bfe.u32 %r686, %r625, 2, 6;
and.b32 %r687, %r625, 3;
mul.wide.u32 %rd688, %r687, 1024;
add.s64 %rd689, %rd653, %rd688;
add.s64 %rd690, %rd689, %rd651;
mul.wide.u32 %rd691, %r686, 2;
add.s64 %rd105, %rd690, %rd691;
ld.shared.u16 %r93, [%rd105];
add.s32 %r688, %r93, 1;
st.shared.u16 [%rd105], %r688;
cvt.u32.u16	%r689, %rs444;
and.b32 %r630, %r689, 255;

	bfe.u32 %r629, %r630, %r151, %r152;

	bfe.u32 %r690, %r629, 2, 6;
and.b32 %r691, %r629, 3;
mul.wide.u32 %rd692, %r691, 1024;
add.s64 %rd693, %rd653, %rd692;
add.s64 %rd694, %rd693, %rd651;
mul.wide.u32 %rd695, %r690, 2;
add.s64 %rd106, %rd694, %rd695;
ld.shared.u16 %r94, [%rd106];
add.s32 %r692, %r94, 1;
st.shared.u16 [%rd106], %r692;
cvt.u32.u16	%r693, %rs443;
and.b32 %r634, %r693, 255;

	bfe.u32 %r633, %r634, %r151, %r152;

	bfe.u32 %r694, %r633, 2, 6;
and.b32 %r695, %r633, 3;
mul.wide.u32 %rd696, %r695, 1024;
add.s64 %rd697, %rd653, %rd696;
add.s64 %rd698, %rd697, %rd651;
mul.wide.u32 %rd699, %r694, 2;
add.s64 %rd107, %rd698, %rd699;
ld.shared.u16 %r95, [%rd107];
add.s32 %r696, %r95, 1;
st.shared.u16 [%rd107], %r696;
cvt.u32.u16	%r697, %rs442;
and.b32 %r638, %r697, 255;

	bfe.u32 %r637, %r638, %r151, %r152;

	bfe.u32 %r698, %r637, 2, 6;
and.b32 %r699, %r637, 3;
mul.wide.u32 %rd700, %r699, 1024;
add.s64 %rd701, %rd653, %rd700;
add.s64 %rd702, %rd701, %rd651;
mul.wide.u32 %rd703, %r698, 2;
add.s64 %rd108, %rd702, %rd703;
ld.shared.u16 %r96, [%rd108];
add.s32 %r700, %r96, 1;
st.shared.u16 [%rd108], %r700;
cvt.u32.u16	%r701, %rs441;
and.b32 %r642, %r701, 255;

	bfe.u32 %r641, %r642, %r151, %r152;

	bfe.u32 %r702, %r641, 2, 6;
and.b32 %r703, %r641, 3;
mul.wide.u32 %rd704, %r703, 1024;
add.s64 %rd705, %rd653, %rd704;
add.s64 %rd706, %rd705, %rd651;
mul.wide.u32 %rd707, %r702, 2;
add.s64 %rd109, %rd706, %rd707;
ld.shared.u16 %r97, [%rd109];
add.s32 %r704, %r97, 1;
st.shared.u16 [%rd109], %r704;
cvt.u32.u16	%r705, %rs440;
and.b32 %r646, %r705, 255;

	bfe.u32 %r645, %r646, %r151, %r152;

	bfe.u32 %r706, %r645, 2, 6;
and.b32 %r707, %r645, 3;
mul.wide.u32 %rd708, %r707, 1024;
add.s64 %rd709, %rd653, %rd708;
add.s64 %rd710, %rd709, %rd651;
mul.wide.u32 %rd711, %r706, 2;
add.s64 %rd110, %rd710, %rd711;
ld.shared.u16 %r98, [%rd110];
add.s32 %r708, %r98, 1;
st.shared.u16 [%rd110], %r708;
cvt.u32.u16	%r709, %rs439;
and.b32 %r650, %r709, 255;

	bfe.u32 %r649, %r650, %r151, %r152;

	bfe.u32 %r710, %r649, 2, 6;
and.b32 %r711, %r649, 3;
mul.wide.u32 %rd712, %r711, 1024;
add.s64 %rd713, %rd653, %rd712;
add.s64 %rd714, %rd713, %rd651;
mul.wide.u32 %rd715, %r710, 2;
add.s64 %rd111, %rd714, %rd715;
ld.shared.u16 %r99, [%rd111];
add.s32 %r712, %r99, 1;
st.shared.u16 [%rd111], %r712;
bar.sync 0;
mul.lo.s64 %rd726, %rd96, 40;
add.s64 %rd728, %rd652, %rd726;
ld.shared.u64 %rd112, [%rd728+128];
ld.shared.u64 %rd113, [%rd728+120];
add.s64 %rd729, %rd112, %rd113;
ld.shared.u64 %rd114, [%rd728+136];
add.s64 %rd730, %rd729, %rd114;
ld.shared.u64 %rd115, [%rd728+144];
add.s64 %rd731, %rd730, %rd115;
ld.shared.u64 %rd732, [%rd728+152];
add.s64 %rd717, %rd731, %rd732;

	mov.u32 %r713, %laneid;

	mov.u32 %r714, 1;
mov.u32 %r723, 0;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd717; shfl.up.b32 lo|p, lo, %r714, %r723; shfl.up.b32 hi|p, hi, %r714, %r723; mov.b64 %rd716, {lo, hi}; @p add.u64 %rd716, %rd716, %rd717;}

	mov.u32 %r716, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd716; shfl.up.b32 lo|p, lo, %r716, %r723; shfl.up.b32 hi|p, hi, %r716, %r723; mov.b64 %rd718, {lo, hi}; @p add.u64 %rd718, %rd718, %rd716;}

	mov.u32 %r718, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd718; shfl.up.b32 lo|p, lo, %r718, %r723; shfl.up.b32 hi|p, hi, %r718, %r723; mov.b64 %rd720, {lo, hi}; @p add.u64 %rd720, %rd720, %rd718;}

	mov.u32 %r720, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd720; shfl.up.b32 lo|p, lo, %r720, %r723; shfl.up.b32 hi|p, hi, %r720, %r723; mov.b64 %rd722, {lo, hi}; @p add.u64 %rd722, %rd722, %rd720;}

	mov.u32 %r722, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd722; shfl.up.b32 lo|p, lo, %r722, %r723; shfl.up.b32 hi|p, hi, %r722, %r723; mov.b64 %rd724, {lo, hi}; @p add.u64 %rd724, %rd724, %rd722;}

	setp.ne.s32	%p102, %r713, 31;
@%p102 bra BB80_177;

shr.s32 %r725, %r10, 31;
shr.u32 %r726, %r725, 27;
add.s32 %r727, %r10, %r726;
shr.s32 %r728, %r727, 5;
mul.wide.s32 %rd733, %r728, 8;
add.s64 %rd735, %rd652, %rd733;
st.shared.u64 [%rd735+80], %rd724;

BB80_177:
sub.s64 %rd118, %rd724, %rd717;
bar.sync 0;
and.b32 %r729, %r10, -32;
setp.eq.s32	%p103, %r729, 32;
ld.shared.u64 %rd737, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+80];
selp.b64	%rd738, %rd737, 0, %p103;
add.s64 %rd739, %rd118, %rd738;
ld.shared.u64 %rd740, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+88];
add.s64 %rd741, %rd740, %rd737;
setp.eq.s32	%p104, %r729, 64;
selp.b64	%rd742, %rd741, 0, %p104;
add.s64 %rd743, %rd739, %rd742;
ld.shared.u64 %rd744, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+96];
add.s64 %rd745, %rd741, %rd744;
setp.eq.s32	%p105, %r729, 96;
selp.b64	%rd746, %rd745, 0, %p105;
add.s64 %rd747, %rd743, %rd746;
ld.shared.u64 %rd748, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+104];
add.s64 %rd749, %rd745, %rd748;
shl.b64 %rd750, %rd749, 16;
add.s64 %rd751, %rd750, %rd747;
shl.b64 %rd752, %rd749, 32;
add.s64 %rd753, %rd752, %rd751;
shl.b64 %rd754, %rd749, 48;
add.s64 %rd755, %rd754, %rd753;
add.s64 %rd756, %rd113, %rd755;
add.s64 %rd757, %rd756, %rd112;
add.s64 %rd758, %rd757, %rd114;
add.s64 %rd759, %rd758, %rd115;
mul.wide.s32 %rd760, %r10, 40;
add.s64 %rd761, %rd652, %rd760;
st.shared.u64 [%rd761+120], %rd755;
st.shared.u64 [%rd761+128], %rd756;
st.shared.u64 [%rd761+136], %rd757;
st.shared.u64 [%rd761+144], %rd758;
st.shared.u64 [%rd761+152], %rd759;
bar.sync 0;
ld.shared.u16 %r731, [%rd97];
add.s32 %r101, %r731, %r85;
ld.shared.u16 %r732, [%rd98];
add.s32 %r102, %r732, %r86;
ld.shared.u16 %r733, [%rd99];
add.s32 %r103, %r733, %r87;
ld.shared.u16 %r734, [%rd100];
add.s32 %r104, %r734, %r88;
ld.shared.u16 %r735, [%rd101];
add.s32 %r105, %r735, %r89;
ld.shared.u16 %r736, [%rd102];
add.s32 %r106, %r736, %r90;
ld.shared.u16 %r737, [%rd103];
add.s32 %r107, %r737, %r91;
ld.shared.u16 %r738, [%rd104];
add.s32 %r108, %r738, %r92;
ld.shared.u16 %r739, [%rd105];
add.s32 %r109, %r739, %r93;
ld.shared.u16 %r740, [%rd106];
add.s32 %r110, %r740, %r94;
ld.shared.u16 %r741, [%rd107];
add.s32 %r111, %r741, %r95;
ld.shared.u16 %r742, [%rd108];
add.s32 %r112, %r742, %r96;
ld.shared.u16 %r743, [%rd109];
add.s32 %r113, %r743, %r97;
ld.shared.u16 %r744, [%rd110];
add.s32 %r114, %r744, %r98;
ld.shared.u16 %r745, [%rd111];
add.s32 %r115, %r745, %r99;
setp.gt.s32	%p106, %r10, 15;
@%p106 bra BB80_179;

and.b32 %r747, %r10, 3;
shr.s32 %r748, %r10, 2;
add.s32 %r749, %r747, 1;
mul.wide.u32 %rd762, %r749, 1024;
add.s64 %rd764, %rd652, %rd762;
mul.wide.s32 %rd765, %r748, 2;
add.s64 %rd766, %rd764, %rd765;
ld.shared.u16 %r997, [%rd766+120];

BB80_179:
@%p9 bra BB80_181;

mov.u32 %r969, 0;
mov.u32 %r968, 1;

	shfl.up.b32 %r751, %r997, %r968, %r969;

	setp.eq.s32	%p108, %r10, 0;
selp.b32	%r756, 0, %r751, %p108;
sub.s32 %r757, %r996, %r756;
mul.wide.u32 %rd767, %r10, 4;
add.s64 %rd769, %rd652, %rd767;
st.shared.u32 [%rd769], %r757;

BB80_181:
bar.sync 0;
cvt.u64.u32	%rd770, %r101;
add.s64 %rd772, %rd652, 72;
add.s64 %rd119, %rd772, %rd770;
st.shared.u8 [%rd119], %rs182;
cvt.u64.u32	%rd773, %r102;
add.s64 %rd120, %rd772, %rd773;
st.shared.u8 [%rd120], %rs452;
cvt.u64.u32	%rd774, %r103;
add.s64 %rd121, %rd772, %rd774;
st.shared.u8 [%rd121], %rs451;
cvt.u64.u32	%rd775, %r104;
add.s64 %rd122, %rd772, %rd775;
st.shared.u8 [%rd122], %rs450;
cvt.u64.u32	%rd776, %r105;
add.s64 %rd123, %rd772, %rd776;
st.shared.u8 [%rd123], %rs449;
cvt.u64.u32	%rd777, %r106;
add.s64 %rd124, %rd772, %rd777;
st.shared.u8 [%rd124], %rs448;
cvt.u64.u32	%rd778, %r107;
add.s64 %rd125, %rd772, %rd778;
st.shared.u8 [%rd125], %rs447;
cvt.u64.u32	%rd779, %r108;
add.s64 %rd126, %rd772, %rd779;
st.shared.u8 [%rd126], %rs446;
cvt.u64.u32	%rd780, %r109;
add.s64 %rd127, %rd772, %rd780;
st.shared.u8 [%rd127], %rs445;
cvt.u64.u32	%rd781, %r110;
add.s64 %rd128, %rd772, %rd781;
st.shared.u8 [%rd128], %rs444;
cvt.u64.u32	%rd782, %r111;
add.s64 %rd129, %rd772, %rd782;
st.shared.u8 [%rd129], %rs443;
cvt.u64.u32	%rd783, %r112;
add.s64 %rd130, %rd772, %rd783;
st.shared.u8 [%rd130], %rs442;
cvt.u64.u32	%rd784, %r113;
add.s64 %rd131, %rd772, %rd784;
st.shared.u8 [%rd131], %rs441;
cvt.u64.u32	%rd785, %r114;
add.s64 %rd132, %rd772, %rd785;
st.shared.u8 [%rd132], %rs440;
cvt.u64.u32	%rd786, %r115;
add.s64 %rd133, %rd772, %rd786;
st.shared.u8 [%rd133], %rs439;
bar.sync 0;
ld.param.u32 %r966, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7];
ld.param.u32 %r965, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EaaiE21PtxAltDownsweepPolicyELb0EaaiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6];
add.s64 %rd789, %rd652, %rd96;
add.s32 %r118, %r10, 128;
ld.shared.u8 %r759, [%rd789+72];

	bfe.u32 %r758, %r759, %r965, %r966;

	shl.b32 %r819, %r758, 2;
cvt.u64.u32	%rd790, %r819;
and.b64 %rd791, %rd790, 1020;
add.s64 %rd792, %rd652, %rd791;
ld.shared.u32 %r120, [%rd792];
ld.shared.u8 %r763, [%rd789+200];

	bfe.u32 %r762, %r763, %r965, %r966;

	shl.b32 %r820, %r762, 2;
cvt.u64.u32	%rd793, %r820;
and.b64 %rd794, %rd793, 1020;
add.s64 %rd795, %rd652, %rd794;
ld.shared.u32 %r122, [%rd795];
ld.shared.u8 %r767, [%rd789+328];

	bfe.u32 %r766, %r767, %r965, %r966;

	shl.b32 %r821, %r766, 2;
cvt.u64.u32	%rd796, %r821;
and.b64 %rd797, %rd796, 1020;
add.s64 %rd798, %rd652, %rd797;
ld.shared.u32 %r124, [%rd798];
ld.shared.u8 %r771, [%rd789+456];

	bfe.u32 %r770, %r771, %r965, %r966;

	shl.b32 %r822, %r770, 2;
cvt.u64.u32	%rd799, %r822;
and.b64 %rd800, %rd799, 1020;
add.s64 %rd801, %rd652, %rd800;
ld.shared.u32 %r126, [%rd801];
ld.shared.u8 %r775, [%rd789+584];

	bfe.u32 %r774, %r775, %r965, %r966;

	shl.b32 %r823, %r774, 2;
cvt.u64.u32	%rd802, %r823;
and.b64 %rd803, %rd802, 1020;
add.s64 %rd804, %rd652, %rd803;
ld.shared.u32 %r128, [%rd804];
ld.shared.u8 %r779, [%rd789+712];

	bfe.u32 %r778, %r779, %r965, %r966;

	shl.b32 %r824, %r778, 2;
cvt.u64.u32	%rd805, %r824;
and.b64 %rd806, %rd805, 1020;
add.s64 %rd807, %rd652, %rd806;
ld.shared.u32 %r130, [%rd807];
ld.shared.u8 %r783, [%rd789+840];

	bfe.u32 %r782, %r783, %r965, %r966;

	shl.b32 %r825, %r782, 2;
cvt.u64.u32	%rd808, %r825;
and.b64 %rd809, %rd808, 1020;
add.s64 %rd810, %rd652, %rd809;
ld.shared.u32 %r132, [%rd810];
ld.shared.u8 %r787, [%rd789+968];

	bfe.u32 %r786, %r787, %r965, %r966;

	shl.b32 %r826, %r786, 2;
cvt.u64.u32	%rd811, %r826;
and.b64 %rd812, %rd811, 1020;
add.s64 %rd813, %rd652, %rd812;
ld.shared.u32 %r134, [%rd813];
ld.shared.u8 %r791, [%rd789+1096];

	bfe.u32 %r790, %r791, %r965, %r966;

	shl.b32 %r827, %r790, 2;
cvt.u64.u32	%rd814, %r827;
and.b64 %rd815, %rd814, 1020;
add.s64 %rd816, %rd652, %rd815;
ld.shared.u32 %r136, [%rd816];
ld.shared.u8 %r795, [%rd789+1224];

	bfe.u32 %r794, %r795, %r965, %r966;

	shl.b32 %r828, %r794, 2;
cvt.u64.u32	%rd817, %r828;
and.b64 %rd818, %rd817, 1020;
add.s64 %rd819, %rd652, %rd818;
ld.shared.u32 %r138, [%rd819];
ld.shared.u8 %r799, [%rd789+1352];

	bfe.u32 %r798, %r799, %r965, %r966;

	shl.b32 %r829, %r798, 2;
cvt.u64.u32	%rd820, %r829;
and.b64 %rd821, %rd820, 1020;
add.s64 %rd822, %rd652, %rd821;
ld.shared.u32 %r140, [%rd822];
ld.shared.u8 %r803, [%rd789+1480];

	bfe.u32 %r802, %r803, %r965, %r966;

	shl.b32 %r830, %r802, 2;
cvt.u64.u32	%rd823, %r830;
and.b64 %rd824, %rd823, 1020;
add.s64 %rd825, %rd652, %rd824;
ld.shared.u32 %r142, [%rd825];
ld.shared.u8 %r807, [%rd789+1608];

	bfe.u32 %r806, %r807, %r965, %r966;

	shl.b32 %r831, %r806, 2;
cvt.u64.u32	%rd826, %r831;
and.b64 %rd827, %rd826, 1020;
add.s64 %rd828, %rd652, %rd827;
ld.shared.u32 %r144, [%rd828];
ld.shared.u8 %r811, [%rd789+1736];

	bfe.u32 %r810, %r811, %r965, %r966;

	shl.b32 %r832, %r810, 2;
cvt.u64.u32	%rd829, %r832;
and.b64 %rd830, %rd829, 1020;
add.s64 %rd831, %rd652, %rd830;
ld.shared.u32 %r146, [%rd831];
ld.shared.u8 %r815, [%rd789+1864];

	bfe.u32 %r814, %r815, %r965, %r966;

	shl.b32 %r833, %r814, 2;
cvt.u64.u32	%rd832, %r833;
and.b64 %rd833, %rd832, 1020;
add.s64 %rd834, %rd652, %rd833;
ld.shared.u32 %r148, [%rd834];
setp.ge.s32	%p109, %r10, %r82;
@%p109 bra BB80_183;

xor.b32 %r834, %r759, 128;
add.s32 %r836, %r10, %r120;
cvt.s64.s32	%rd835, %r836;
add.s64 %rd837, %rd2, %rd835;
st.global.u8 [%rd837], %r834;

BB80_183:
setp.ge.s32	%p110, %r118, %r82;
@%p110 bra BB80_185;

xor.b32 %r837, %r763, 128;
add.s32 %r838, %r118, %r122;
cvt.s64.s32	%rd838, %r838;
add.s64 %rd840, %rd2, %rd838;
st.global.u8 [%rd840], %r837;

BB80_185:
add.s32 %r839, %r118, 128;
setp.ge.s32	%p111, %r839, %r82;
@%p111 bra BB80_187;

xor.b32 %r840, %r767, 128;
add.s32 %r841, %r118, %r124;
add.s32 %r842, %r841, 128;
cvt.s64.s32	%rd841, %r842;
add.s64 %rd843, %rd2, %rd841;
st.global.u8 [%rd843], %r840;

BB80_187:
add.s32 %r843, %r118, 256;
setp.ge.s32	%p112, %r843, %r82;
@%p112 bra BB80_189;

xor.b32 %r844, %r771, 128;
add.s32 %r845, %r118, %r126;
add.s32 %r846, %r845, 256;
cvt.s64.s32	%rd844, %r846;
add.s64 %rd846, %rd2, %rd844;
st.global.u8 [%rd846], %r844;

BB80_189:
add.s32 %r847, %r118, 384;
setp.ge.s32	%p113, %r847, %r82;
@%p113 bra BB80_191;

xor.b32 %r848, %r775, 128;
add.s32 %r849, %r118, %r128;
add.s32 %r850, %r849, 384;
cvt.s64.s32	%rd847, %r850;
add.s64 %rd849, %rd2, %rd847;
st.global.u8 [%rd849], %r848;

BB80_191:
add.s32 %r851, %r118, 512;
setp.ge.s32	%p114, %r851, %r82;
@%p114 bra BB80_193;

xor.b32 %r852, %r779, 128;
add.s32 %r853, %r118, %r130;
add.s32 %r854, %r853, 512;
cvt.s64.s32	%rd850, %r854;
add.s64 %rd852, %rd2, %rd850;
st.global.u8 [%rd852], %r852;

BB80_193:
add.s32 %r855, %r118, 640;
setp.ge.s32	%p115, %r855, %r82;
@%p115 bra BB80_195;

xor.b32 %r856, %r783, 128;
add.s32 %r857, %r118, %r132;
add.s32 %r858, %r857, 640;
cvt.s64.s32	%rd853, %r858;
add.s64 %rd855, %rd2, %rd853;
st.global.u8 [%rd855], %r856;

BB80_195:
add.s32 %r859, %r118, 768;
setp.ge.s32	%p116, %r859, %r82;
@%p116 bra BB80_197;

xor.b32 %r860, %r787, 128;
add.s32 %r861, %r118, %r134;
add.s32 %r862, %r861, 768;
cvt.s64.s32	%rd856, %r862;
add.s64 %rd858, %rd2, %rd856;
st.global.u8 [%rd858], %r860;

BB80_197:
add.s32 %r863, %r118, 896;
setp.ge.s32	%p117, %r863, %r82;
@%p117 bra BB80_199;

xor.b32 %r864, %r791, 128;
add.s32 %r865, %r118, %r136;
add.s32 %r866, %r865, 896;
cvt.s64.s32	%rd859, %r866;
add.s64 %rd861, %rd2, %rd859;
st.global.u8 [%rd861], %r864;

BB80_199:
add.s32 %r867, %r118, 1024;
setp.ge.s32	%p118, %r867, %r82;
@%p118 bra BB80_201;

xor.b32 %r868, %r795, 128;
add.s32 %r869, %r118, %r138;
add.s32 %r870, %r869, 1024;
cvt.s64.s32	%rd862, %r870;
add.s64 %rd864, %rd2, %rd862;
st.global.u8 [%rd864], %r868;

BB80_201:
add.s32 %r871, %r118, 1152;
setp.ge.s32	%p119, %r871, %r82;
@%p119 bra BB80_203;

xor.b32 %r872, %r799, 128;
add.s32 %r873, %r118, %r140;
add.s32 %r874, %r873, 1152;
cvt.s64.s32	%rd865, %r874;
add.s64 %rd867, %rd2, %rd865;
st.global.u8 [%rd867], %r872;

BB80_203:
add.s32 %r875, %r118, 1280;
setp.ge.s32	%p120, %r875, %r82;
@%p120 bra BB80_205;

xor.b32 %r876, %r803, 128;
add.s32 %r877, %r118, %r142;
add.s32 %r878, %r877, 1280;
cvt.s64.s32	%rd868, %r878;
add.s64 %rd870, %rd2, %rd868;
st.global.u8 [%rd870], %r876;

BB80_205:
add.s32 %r879, %r118, 1408;
setp.ge.s32	%p121, %r879, %r82;
@%p121 bra BB80_207;

xor.b32 %r880, %r807, 128;
add.s32 %r881, %r118, %r144;
add.s32 %r882, %r881, 1408;
cvt.s64.s32	%rd871, %r882;
add.s64 %rd873, %rd2, %rd871;
st.global.u8 [%rd873], %r880;

BB80_207:
add.s32 %r883, %r118, 1536;
setp.ge.s32	%p122, %r883, %r82;
@%p122 bra BB80_209;

xor.b32 %r884, %r811, 128;
add.s32 %r885, %r118, %r146;
add.s32 %r886, %r885, 1536;
cvt.s64.s32	%rd874, %r886;
add.s64 %rd876, %rd2, %rd874;
st.global.u8 [%rd876], %r884;

BB80_209:
add.s32 %r887, %r118, 1664;
setp.ge.s32	%p123, %r887, %r82;
@%p123 bra BB80_211;

xor.b32 %r888, %r815, 128;
add.s32 %r889, %r118, %r148;
add.s32 %r890, %r889, 1664;
cvt.s64.s32	%rd877, %r890;
add.s64 %rd879, %rd2, %rd877;
st.global.u8 [%rd879], %r888;

BB80_211:
setp.gt.s32	%p5, %r83, 0;
bar.sync 0;
@!%p5 bra BB80_213;
bra.uni BB80_212;

BB80_212:
mul.lo.s32 %r967, %r10, 15;
cvt.s64.s32	%rd881, %r967;
add.s64 %rd882, %rd881, %rd95;
add.s64 %rd880, %rd136, %rd882;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd880]; cvt.u16.u8 %rs454, datum;}


BB80_213:
@%p88 bra BB80_215;

mad.lo.s32 %r894, %r10, 15, 1;
cvt.s64.s32	%rd884, %r894;
add.s64 %rd885, %rd884, %rd95;
add.s64 %rd883, %rd136, %rd885;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd883]; cvt.u16.u8 %rs455, datum;}


BB80_215:
@%p89 bra BB80_217;

mad.lo.s32 %r896, %r10, 15, 2;
cvt.s64.s32	%rd887, %r896;
add.s64 %rd888, %rd887, %rd95;
add.s64 %rd886, %rd136, %rd888;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd886]; cvt.u16.u8 %rs456, datum;}


BB80_217:
@%p90 bra BB80_219;

mad.lo.s32 %r898, %r10, 15, 3;
cvt.s64.s32	%rd890, %r898;
add.s64 %rd891, %rd890, %rd95;
add.s64 %rd889, %rd136, %rd891;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd889]; cvt.u16.u8 %rs457, datum;}


BB80_219:
@%p91 bra BB80_221;

mad.lo.s32 %r900, %r10, 15, 4;
cvt.s64.s32	%rd893, %r900;
add.s64 %rd894, %rd893, %rd95;
add.s64 %rd892, %rd136, %rd894;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd892]; cvt.u16.u8 %rs458, datum;}


BB80_221:
@%p92 bra BB80_223;

mad.lo.s32 %r902, %r10, 15, 5;
cvt.s64.s32	%rd896, %r902;
add.s64 %rd897, %rd896, %rd95;
add.s64 %rd895, %rd136, %rd897;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd895]; cvt.u16.u8 %rs459, datum;}


BB80_223:
@%p93 bra BB80_225;

mad.lo.s32 %r904, %r10, 15, 6;
cvt.s64.s32	%rd899, %r904;
add.s64 %rd900, %rd899, %rd95;
add.s64 %rd898, %rd136, %rd900;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd898]; cvt.u16.u8 %rs460, datum;}


BB80_225:
@%p94 bra BB80_227;

mad.lo.s32 %r906, %r10, 15, 7;
cvt.s64.s32	%rd902, %r906;
add.s64 %rd903, %rd902, %rd95;
add.s64 %rd901, %rd136, %rd903;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd901]; cvt.u16.u8 %rs461, datum;}


BB80_227:
@%p95 bra BB80_229;

mad.lo.s32 %r908, %r10, 15, 8;
cvt.s64.s32	%rd905, %r908;
add.s64 %rd906, %rd905, %rd95;
add.s64 %rd904, %rd136, %rd906;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd904]; cvt.u16.u8 %rs462, datum;}


BB80_229:
@%p96 bra BB80_231;

mad.lo.s32 %r910, %r10, 15, 9;
cvt.s64.s32	%rd908, %r910;
add.s64 %rd909, %rd908, %rd95;
add.s64 %rd907, %rd136, %rd909;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd907]; cvt.u16.u8 %rs463, datum;}


BB80_231:
@%p97 bra BB80_233;

mad.lo.s32 %r912, %r10, 15, 10;
cvt.s64.s32	%rd911, %r912;
add.s64 %rd912, %rd911, %rd95;
add.s64 %rd910, %rd136, %rd912;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd910]; cvt.u16.u8 %rs464, datum;}


BB80_233:
@%p98 bra BB80_235;

mad.lo.s32 %r914, %r10, 15, 11;
cvt.s64.s32	%rd914, %r914;
add.s64 %rd915, %rd914, %rd95;
add.s64 %rd913, %rd136, %rd915;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd913]; cvt.u16.u8 %rs465, datum;}


BB80_235:
@%p99 bra BB80_237;

mad.lo.s32 %r916, %r10, 15, 12;
cvt.s64.s32	%rd917, %r916;
add.s64 %rd918, %rd917, %rd95;
add.s64 %rd916, %rd136, %rd918;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd916]; cvt.u16.u8 %rs466, datum;}


BB80_237:
@%p100 bra BB80_239;

mad.lo.s32 %r918, %r10, 15, 13;
cvt.s64.s32	%rd920, %r918;
add.s64 %rd921, %rd920, %rd95;
add.s64 %rd919, %rd136, %rd921;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd919]; cvt.u16.u8 %rs467, datum;}


BB80_239:
@%p101 bra BB80_241;

mad.lo.s32 %r920, %r10, 15, 14;
cvt.s64.s32	%rd923, %r920;
add.s64 %rd924, %rd923, %rd95;
add.s64 %rd922, %rd136, %rd924;

	{ .reg .u8 datum; ld.global.nc.u8 datum, [%rd922]; cvt.u16.u8 %rs468, datum;}


BB80_241:
setp.lt.s32	%p6, %r10, %r82;
bar.sync 0;
st.shared.u8 [%rd119], %rs454;
st.shared.u8 [%rd120], %rs455;
st.shared.u8 [%rd121], %rs456;
st.shared.u8 [%rd122], %rs457;
st.shared.u8 [%rd123], %rs458;
st.shared.u8 [%rd124], %rs459;
st.shared.u8 [%rd125], %rs460;
st.shared.u8 [%rd126], %rs461;
st.shared.u8 [%rd127], %rs462;
st.shared.u8 [%rd128], %rs463;
st.shared.u8 [%rd129], %rs464;
st.shared.u8 [%rd130], %rs465;
st.shared.u8 [%rd131], %rs466;
st.shared.u8 [%rd132], %rs467;
st.shared.u8 [%rd133], %rs468;
bar.sync 0;
ld.shared.u8 %rs241, [%rd789+200];
ld.shared.u8 %rs242, [%rd789+328];
ld.shared.u8 %rs243, [%rd789+456];
ld.shared.u8 %rs244, [%rd789+584];
ld.shared.u8 %rs245, [%rd789+712];
ld.shared.u8 %rs246, [%rd789+840];
ld.shared.u8 %rs247, [%rd789+968];
ld.shared.u8 %rs248, [%rd789+1096];
ld.shared.u8 %rs249, [%rd789+1224];
ld.shared.u8 %rs250, [%rd789+1352];
ld.shared.u8 %rs251, [%rd789+1480];
ld.shared.u8 %rs252, [%rd789+1608];
ld.shared.u8 %rs253, [%rd789+1736];
ld.shared.u8 %rs254, [%rd789+1864];
@!%p6 bra BB80_243;
bra.uni BB80_242;

BB80_242:
ld.shared.u8 %rs409, [%rd789+72];
add.s32 %r922, %r10, %r120;
cvt.s64.s32	%rd931, %r922;
add.s64 %rd933, %rd1, %rd931;
st.global.u8 [%rd933], %rs409;

BB80_243:
@%p110 bra BB80_245;

add.s32 %r923, %r118, %r122;
cvt.s64.s32	%rd934, %r923;
add.s64 %rd936, %rd1, %rd934;
st.global.u8 [%rd936], %rs241;

BB80_245:
@%p111 bra BB80_247;

add.s32 %r925, %r118, %r124;
add.s32 %r926, %r925, 128;
cvt.s64.s32	%rd937, %r926;
add.s64 %rd939, %rd1, %rd937;
st.global.u8 [%rd939], %rs242;

BB80_247:
@%p112 bra BB80_249;

add.s32 %r928, %r118, %r126;
add.s32 %r929, %r928, 256;
cvt.s64.s32	%rd940, %r929;
add.s64 %rd942, %rd1, %rd940;
st.global.u8 [%rd942], %rs243;

BB80_249:
@%p113 bra BB80_251;

add.s32 %r931, %r118, %r128;
add.s32 %r932, %r931, 384;
cvt.s64.s32	%rd943, %r932;
add.s64 %rd945, %rd1, %rd943;
st.global.u8 [%rd945], %rs244;

BB80_251:
@%p114 bra BB80_253;

add.s32 %r934, %r118, %r130;
add.s32 %r935, %r934, 512;
cvt.s64.s32	%rd946, %r935;
add.s64 %rd948, %rd1, %rd946;
st.global.u8 [%rd948], %rs245;

BB80_253:
@%p115 bra BB80_255;

add.s32 %r937, %r118, %r132;
add.s32 %r938, %r937, 640;
cvt.s64.s32	%rd949, %r938;
add.s64 %rd951, %rd1, %rd949;
st.global.u8 [%rd951], %rs246;

BB80_255:
@%p116 bra BB80_257;

add.s32 %r940, %r118, %r134;
add.s32 %r941, %r940, 768;
cvt.s64.s32	%rd952, %r941;
add.s64 %rd954, %rd1, %rd952;
st.global.u8 [%rd954], %rs247;

BB80_257:
@%p117 bra BB80_259;

add.s32 %r943, %r118, %r136;
add.s32 %r944, %r943, 896;
cvt.s64.s32	%rd955, %r944;
add.s64 %rd957, %rd1, %rd955;
st.global.u8 [%rd957], %rs248;

BB80_259:
@%p118 bra BB80_261;

add.s32 %r946, %r118, %r138;
add.s32 %r947, %r946, 1024;
cvt.s64.s32	%rd958, %r947;
add.s64 %rd960, %rd1, %rd958;
st.global.u8 [%rd960], %rs249;

BB80_261:
@%p119 bra BB80_263;

add.s32 %r949, %r118, %r140;
add.s32 %r950, %r949, 1152;
cvt.s64.s32	%rd961, %r950;
add.s64 %rd963, %rd1, %rd961;
st.global.u8 [%rd963], %rs250;

BB80_263:
@%p120 bra BB80_265;

add.s32 %r952, %r118, %r142;
add.s32 %r953, %r952, 1280;
cvt.s64.s32	%rd964, %r953;
add.s64 %rd966, %rd1, %rd964;
st.global.u8 [%rd966], %rs251;

BB80_265:
@%p121 bra BB80_267;

add.s32 %r955, %r118, %r144;
add.s32 %r956, %r955, 1408;
cvt.s64.s32	%rd967, %r956;
add.s64 %rd969, %rd1, %rd967;
st.global.u8 [%rd969], %rs252;

BB80_267:
@%p122 bra BB80_269;

add.s32 %r958, %r118, %r146;
add.s32 %r959, %r958, 1536;
cvt.s64.s32	%rd970, %r959;
add.s64 %rd972, %rd1, %rd970;
st.global.u8 [%rd972], %rs253;

BB80_269:
@%p123 bra BB80_271;

add.s32 %r961, %r118, %r148;
add.s32 %r962, %r961, 1664;
cvt.s64.s32	%rd973, %r962;
add.s64 %rd975, %rd1, %rd973;
st.global.u8 [%rd975], %rs254;

BB80_271:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE16PtxUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE(
.param .u64 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE16PtxUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_0,
.param .u64 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE16PtxUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_1,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE16PtxUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_2,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE16PtxUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_3,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE16PtxUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_4,
.param .u8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE16PtxUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_5,
.param .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE16PtxUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6[36]
)
.maxntid 128, 1, 1
{
.reg .pred %p<18>;
.reg .b16 %rs<95>;
.reg .b32 %r<357>;
.reg .b64 %rd<302>;

	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE16PtxUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE$__cuda_local_var_232292_74_non_const_temp_storage[4224];

ld.param.u64 %rd27, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE16PtxUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_0];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE16PtxUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_1];
ld.param.u32 %r79, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE16PtxUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_3];
ld.param.u32 %r80, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE16PtxUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_4];
ld.param.u32 %r89, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE16PtxUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+32];
ld.param.u32 %r88, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE16PtxUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+28];
ld.param.u32 %r86, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE16PtxUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+20];
ld.param.u32 %r85, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE16PtxUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+16];
ld.param.u32 %r84, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE16PtxUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+12];
ld.param.u32 %r83, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE16PtxUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+8];
ld.param.u32 %r81, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE16PtxUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6];
ld.param.u32 %r82, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE16PtxUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+4];
mov.u32 %r1, %ctaid.x;
setp.lt.s32	%p3, %r1, %r82;
@%p3 bra BB81_3;
bra.uni BB81_1;

BB81_3:
mul.lo.s32 %r346, %r1, %r83;
add.s32 %r333, %r346, %r83;
bra.uni BB81_4;

BB81_1:
mov.u32 %r333, %r89;
mov.u32 %r346, %r88;
setp.ge.s32	%p4, %r1, %r81;
@%p4 bra BB81_4;

mad.lo.s32 %r346, %r1, %r84, %r85;
add.s32 %r90, %r346, %r84;
min.s32 %r333, %r90, %r86;

BB81_4:
mov.u32 %r8, %r346;
mov.u32 %r99, %tid.x;
mul.wide.u32 %rd29, %r99, 4;
mov.u64 %rd30, _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE16PtxUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE$__cuda_local_var_232292_74_non_const_temp_storage;
add.s64 %rd31, %rd30, %rd29;
mov.u32 %r355, 0;
st.shared.u32 [%rd31], %r355;
st.shared.u32 [%rd31+512], %r355;
st.shared.u32 [%rd31+1024], %r355;
st.shared.u32 [%rd31+1536], %r355;
st.shared.u32 [%rd31+2048], %r355;
st.shared.u32 [%rd31+2560], %r355;
st.shared.u32 [%rd31+3072], %r355;
st.shared.u32 [%rd31+3584], %r355;
add.s32 %r100, %r8, 32256;
setp.gt.s32	%p5, %r100, %r333;
mov.u32 %r351, %r355;
mov.u32 %r350, %r355;
mov.u32 %r349, %r355;
mov.u32 %r348, %r355;
mov.u32 %r354, %r355;
mov.u32 %r353, %r355;
mov.u32 %r352, %r355;
mov.u32 %r345, %r8;
@%p5 bra BB81_13;

add.s32 %r335, %r8, 31360;
mov.u32 %r355, 0;
mov.u32 %r351, %r355;
mov.u32 %r350, %r355;
mov.u32 %r349, %r355;
mov.u32 %r348, %r355;
mov.u32 %r354, %r355;
mov.u32 %r353, %r355;
mov.u32 %r352, %r355;
mov.u32 %r334, %r355;

BB81_6:
mov.u32 %r20, %r335;
add.s32 %r111, %r8, %r334;
mul.wide.s32 %rd32, %r99, 8;
add.s64 %rd33, %rd27, %rd32;
mul.wide.s32 %rd34, %r111, 8;
add.s64 %rd300, %rd33, %rd34;
mov.u32 %r336, -36;

BB81_7:

	ld.global.nc.u64 %rd35, [%rd300];

	add.s64 %rd38, %rd300, 1024;

	ld.global.nc.u64 %rd37, [%rd38];

	add.s64 %rd40, %rd300, 2048;

	ld.global.nc.u64 %rd39, [%rd40];

	add.s64 %rd42, %rd300, 3072;

	ld.global.nc.u64 %rd41, [%rd42];

	add.s64 %rd44, %rd300, 4096;

	ld.global.nc.u64 %rd43, [%rd44];

	add.s64 %rd46, %rd300, 5120;

	ld.global.nc.u64 %rd45, [%rd46];

	add.s64 %rd48, %rd300, 6144;

	ld.global.nc.u64 %rd47, [%rd48];

	bar.sync 0;
shr.s64 %rd49, %rd35, 63;
or.b64 %rd50, %rd49, -9223372036854775808;
xor.b64 %rd51, %rd50, %rd35;
shr.u64 %rd52, %rd51, %r79;
mov.u64 %rd53, 1;
shl.b64 %rd54, %rd53, %r80;
add.s64 %rd55, %rd54, 4294967295;
and.b64 %rd56, %rd55, %rd52;
and.b64 %rd57, %rd56, 3;
shl.b64 %rd58, %rd56, 7;
and.b64 %rd59, %rd58, 549755813376;
add.s64 %rd61, %rd30, %rd59;
add.s64 %rd63, %rd61, %rd29;
add.s64 %rd64, %rd63, %rd57;
ld.shared.u8 %rs1, [%rd64];
add.s16 %rs2, %rs1, 1;
st.shared.u8 [%rd64], %rs2;
shr.s64 %rd65, %rd37, 63;
or.b64 %rd66, %rd65, -9223372036854775808;
xor.b64 %rd67, %rd66, %rd37;
shr.u64 %rd68, %rd67, %r79;
and.b64 %rd69, %rd55, %rd68;
and.b64 %rd70, %rd69, 3;
shl.b64 %rd71, %rd69, 7;
and.b64 %rd72, %rd71, 549755813376;
add.s64 %rd73, %rd30, %rd72;
add.s64 %rd74, %rd73, %rd29;
add.s64 %rd75, %rd74, %rd70;
ld.shared.u8 %rs3, [%rd75];
add.s16 %rs4, %rs3, 1;
st.shared.u8 [%rd75], %rs4;
shr.s64 %rd76, %rd39, 63;
or.b64 %rd77, %rd76, -9223372036854775808;
xor.b64 %rd78, %rd77, %rd39;
shr.u64 %rd79, %rd78, %r79;
and.b64 %rd80, %rd55, %rd79;
and.b64 %rd81, %rd80, 3;
shl.b64 %rd82, %rd80, 7;
and.b64 %rd83, %rd82, 549755813376;
add.s64 %rd84, %rd30, %rd83;
add.s64 %rd85, %rd84, %rd29;
add.s64 %rd86, %rd85, %rd81;
ld.shared.u8 %rs5, [%rd86];
add.s16 %rs6, %rs5, 1;
st.shared.u8 [%rd86], %rs6;
shr.s64 %rd87, %rd41, 63;
or.b64 %rd88, %rd87, -9223372036854775808;
xor.b64 %rd89, %rd88, %rd41;
shr.u64 %rd90, %rd89, %r79;
and.b64 %rd91, %rd55, %rd90;
and.b64 %rd92, %rd91, 3;
shl.b64 %rd93, %rd91, 7;
and.b64 %rd94, %rd93, 549755813376;
add.s64 %rd95, %rd30, %rd94;
add.s64 %rd96, %rd95, %rd29;
add.s64 %rd97, %rd96, %rd92;
ld.shared.u8 %rs7, [%rd97];
add.s16 %rs8, %rs7, 1;
st.shared.u8 [%rd97], %rs8;
shr.s64 %rd98, %rd43, 63;
or.b64 %rd99, %rd98, -9223372036854775808;
xor.b64 %rd100, %rd99, %rd43;
shr.u64 %rd101, %rd100, %r79;
and.b64 %rd102, %rd55, %rd101;
and.b64 %rd103, %rd102, 3;
shl.b64 %rd104, %rd102, 7;
and.b64 %rd105, %rd104, 549755813376;
add.s64 %rd106, %rd30, %rd105;
add.s64 %rd107, %rd106, %rd29;
add.s64 %rd108, %rd107, %rd103;
ld.shared.u8 %rs9, [%rd108];
add.s16 %rs10, %rs9, 1;
st.shared.u8 [%rd108], %rs10;
shr.s64 %rd109, %rd45, 63;
or.b64 %rd110, %rd109, -9223372036854775808;
xor.b64 %rd111, %rd110, %rd45;
shr.u64 %rd112, %rd111, %r79;
and.b64 %rd113, %rd55, %rd112;
and.b64 %rd114, %rd113, 3;
shl.b64 %rd115, %rd113, 7;
and.b64 %rd116, %rd115, 549755813376;
add.s64 %rd117, %rd30, %rd116;
add.s64 %rd118, %rd117, %rd29;
add.s64 %rd119, %rd118, %rd114;
ld.shared.u8 %rs11, [%rd119];
add.s16 %rs12, %rs11, 1;
st.shared.u8 [%rd119], %rs12;
shr.s64 %rd120, %rd47, 63;
or.b64 %rd121, %rd120, -9223372036854775808;
xor.b64 %rd122, %rd121, %rd47;
shr.u64 %rd123, %rd122, %r79;
and.b64 %rd124, %rd55, %rd123;
and.b64 %rd125, %rd124, 3;
shl.b64 %rd126, %rd124, 7;
and.b64 %rd127, %rd126, 549755813376;
add.s64 %rd128, %rd30, %rd127;
add.s64 %rd129, %rd128, %rd29;
add.s64 %rd130, %rd129, %rd125;
ld.shared.u8 %rs13, [%rd130];
add.s16 %rs14, %rs13, 1;
st.shared.u8 [%rd130], %rs14;
add.s64 %rd300, %rd300, 7168;
add.s32 %r336, %r336, 1;
setp.ne.s32	%p6, %r336, 0;
@%p6 bra BB81_7;

setp.lt.u32	%p1, %r99, 256;
bar.sync 0;
@!%p1 bra BB81_10;
bra.uni BB81_9;

BB81_9:
shr.u32 %r116, %r99, 5;
and.b32 %r117, %r99, 31;
mul.wide.u32 %rd131, %r116, 512;
add.s64 %rd133, %rd30, %rd131;
mul.wide.u32 %rd134, %r117, 4;
add.s64 %rd135, %rd133, %rd134;
ld.shared.v4.u8 {%rs15, %rs16, %rs17, %rs18}, [%rd135];
cvt.u32.u16	%r118, %rs18;
cvt.u32.u16	%r119, %rs17;
cvt.u32.u16	%r120, %rs16;
cvt.u32.u16	%r121, %rs15;
add.s32 %r122, %r351, %r121;
add.s32 %r123, %r350, %r120;
add.s32 %r124, %r349, %r119;
add.s32 %r125, %r348, %r118;
ld.shared.v4.u8 {%rs19, %rs20, %rs21, %rs22}, [%rd135+128];
cvt.u32.u16	%r126, %rs22;
cvt.u32.u16	%r127, %rs21;
cvt.u32.u16	%r128, %rs20;
cvt.u32.u16	%r129, %rs19;
add.s32 %r130, %r122, %r129;
add.s32 %r131, %r123, %r128;
add.s32 %r132, %r124, %r127;
add.s32 %r133, %r125, %r126;
ld.shared.v4.u8 {%rs23, %rs24, %rs25, %rs26}, [%rd135+256];
cvt.u32.u16	%r134, %rs26;
cvt.u32.u16	%r135, %rs25;
cvt.u32.u16	%r136, %rs24;
cvt.u32.u16	%r137, %rs23;
add.s32 %r138, %r130, %r137;
add.s32 %r139, %r131, %r136;
add.s32 %r140, %r132, %r135;
add.s32 %r141, %r133, %r134;
ld.shared.v4.u8 {%rs27, %rs28, %rs29, %rs30}, [%rd135+384];
cvt.u32.u16	%r142, %rs30;
cvt.u32.u16	%r143, %rs29;
cvt.u32.u16	%r144, %rs28;
cvt.u32.u16	%r145, %rs27;
add.s32 %r351, %r138, %r145;
add.s32 %r350, %r139, %r144;
add.s32 %r349, %r140, %r143;
add.s32 %r348, %r141, %r142;

BB81_10:
shr.u32 %r147, %r99, 5;
add.s32 %r148, %r147, 4;
setp.gt.u32	%p7, %r148, 7;
@%p7 bra BB81_12;

and.b32 %r151, %r99, 31;
mul.wide.u32 %rd136, %r147, 512;
add.s64 %rd138, %rd30, %rd136;
mul.wide.u32 %rd139, %r151, 4;
add.s64 %rd140, %rd138, %rd139;
ld.shared.v4.u8 {%rs31, %rs32, %rs33, %rs34}, [%rd140+2048];
cvt.u32.u16	%r152, %rs34;
cvt.u32.u16	%r153, %rs33;
cvt.u32.u16	%r154, %rs32;
cvt.u32.u16	%r155, %rs31;
add.s32 %r156, %r354, %r155;
add.s32 %r157, %r353, %r154;
add.s32 %r158, %r352, %r153;
add.s32 %r159, %r355, %r152;
ld.shared.v4.u8 {%rs35, %rs36, %rs37, %rs38}, [%rd140+2176];
cvt.u32.u16	%r160, %rs38;
cvt.u32.u16	%r161, %rs37;
cvt.u32.u16	%r162, %rs36;
cvt.u32.u16	%r163, %rs35;
add.s32 %r164, %r156, %r163;
add.s32 %r165, %r157, %r162;
add.s32 %r166, %r158, %r161;
add.s32 %r167, %r159, %r160;
ld.shared.v4.u8 {%rs39, %rs40, %rs41, %rs42}, [%rd140+2304];
cvt.u32.u16	%r168, %rs42;
cvt.u32.u16	%r169, %rs41;
cvt.u32.u16	%r170, %rs40;
cvt.u32.u16	%r171, %rs39;
add.s32 %r172, %r164, %r171;
add.s32 %r173, %r165, %r170;
add.s32 %r174, %r166, %r169;
add.s32 %r175, %r167, %r168;
ld.shared.v4.u8 {%rs43, %rs44, %rs45, %rs46}, [%rd140+2432];
cvt.u32.u16	%r176, %rs46;
cvt.u32.u16	%r177, %rs45;
cvt.u32.u16	%r178, %rs44;
cvt.u32.u16	%r179, %rs43;
add.s32 %r354, %r172, %r179;
add.s32 %r353, %r173, %r178;
add.s32 %r352, %r174, %r177;
add.s32 %r355, %r175, %r176;

BB81_12:
bar.sync 0;
mov.u32 %r181, 0;
st.shared.u32 [%rd31], %r181;
st.shared.u32 [%rd31+512], %r181;
st.shared.u32 [%rd31+1024], %r181;
st.shared.u32 [%rd31+1536], %r181;
st.shared.u32 [%rd31+2048], %r181;
st.shared.u32 [%rd31+2560], %r181;
st.shared.u32 [%rd31+3072], %r181;
st.shared.u32 [%rd31+3584], %r181;
add.s32 %r182, %r20, 33152;
add.s32 %r335, %r20, 32256;
add.s32 %r334, %r334, 32256;
add.s32 %r41, %r20, 896;
setp.le.s32	%p8, %r182, %r333;
mov.u32 %r345, %r41;
@%p8 bra BB81_6;

BB81_13:
mov.u32 %r342, %r345;
add.s32 %r344, %r342, 896;
setp.gt.s32	%p9, %r344, %r333;
@%p9 bra BB81_16;

cvt.u64.u32	%rd11, %r99;
shl.b64 %rd193, %rd11, 2;
mov.u32 %r343, %r342;

BB81_15:
mov.u32 %r340, %r344;
mov.u32 %r53, %r343;
mov.u32 %r343, %r340;
cvt.s64.s32	%rd158, %r99;
cvt.s64.s32	%rd159, %r53;
add.s64 %rd160, %rd158, %rd159;
shl.b64 %rd161, %rd160, 3;
add.s64 %rd145, %rd27, %rd161;

	ld.global.nc.u64 %rd144, [%rd145];

	add.s32 %r185, %r99, 128;
cvt.s64.s32	%rd162, %r185;
add.s64 %rd163, %rd162, %rd159;
shl.b64 %rd164, %rd163, 3;
add.s64 %rd147, %rd27, %rd164;

	ld.global.nc.u64 %rd146, [%rd147];

	add.s32 %r186, %r99, 256;
cvt.s64.s32	%rd165, %r186;
add.s64 %rd166, %rd165, %rd159;
shl.b64 %rd167, %rd166, 3;
add.s64 %rd149, %rd27, %rd167;

	ld.global.nc.u64 %rd148, [%rd149];

	add.s32 %r187, %r99, 384;
cvt.s64.s32	%rd168, %r187;
add.s64 %rd169, %rd168, %rd159;
shl.b64 %rd170, %rd169, 3;
add.s64 %rd151, %rd27, %rd170;

	ld.global.nc.u64 %rd150, [%rd151];

	add.s32 %r188, %r99, 512;
cvt.s64.s32	%rd171, %r188;
add.s64 %rd172, %rd171, %rd159;
shl.b64 %rd173, %rd172, 3;
add.s64 %rd153, %rd27, %rd173;

	ld.global.nc.u64 %rd152, [%rd153];

	add.s32 %r189, %r99, 640;
cvt.s64.s32	%rd174, %r189;
add.s64 %rd175, %rd174, %rd159;
shl.b64 %rd176, %rd175, 3;
add.s64 %rd155, %rd27, %rd176;

	ld.global.nc.u64 %rd154, [%rd155];

	add.s32 %r190, %r99, 768;
cvt.s64.s32	%rd177, %r190;
add.s64 %rd178, %rd177, %rd159;
shl.b64 %rd179, %rd178, 3;
add.s64 %rd157, %rd27, %rd179;

	ld.global.nc.u64 %rd156, [%rd157];

	bar.sync 0;
shr.s64 %rd180, %rd144, 63;
or.b64 %rd181, %rd180, -9223372036854775808;
xor.b64 %rd182, %rd181, %rd144;
shr.u64 %rd183, %rd182, %r79;
mov.u64 %rd184, 1;
shl.b64 %rd185, %rd184, %r80;
add.s64 %rd186, %rd185, 4294967295;
and.b64 %rd187, %rd186, %rd183;
and.b64 %rd188, %rd187, 3;
shl.b64 %rd189, %rd187, 7;
and.b64 %rd190, %rd189, 549755813376;
add.s64 %rd192, %rd30, %rd190;
add.s64 %rd194, %rd192, %rd193;
add.s64 %rd195, %rd194, %rd188;
ld.shared.u8 %rs47, [%rd195];
add.s16 %rs48, %rs47, 1;
st.shared.u8 [%rd195], %rs48;
shr.s64 %rd196, %rd146, 63;
or.b64 %rd197, %rd196, -9223372036854775808;
xor.b64 %rd198, %rd197, %rd146;
shr.u64 %rd199, %rd198, %r79;
and.b64 %rd200, %rd186, %rd199;
and.b64 %rd201, %rd200, 3;
shl.b64 %rd202, %rd200, 7;
and.b64 %rd203, %rd202, 549755813376;
add.s64 %rd204, %rd30, %rd203;
add.s64 %rd205, %rd204, %rd193;
add.s64 %rd206, %rd205, %rd201;
ld.shared.u8 %rs49, [%rd206];
add.s16 %rs50, %rs49, 1;
st.shared.u8 [%rd206], %rs50;
shr.s64 %rd207, %rd148, 63;
or.b64 %rd208, %rd207, -9223372036854775808;
xor.b64 %rd209, %rd208, %rd148;
shr.u64 %rd210, %rd209, %r79;
and.b64 %rd211, %rd186, %rd210;
and.b64 %rd212, %rd211, 3;
shl.b64 %rd213, %rd211, 7;
and.b64 %rd214, %rd213, 549755813376;
add.s64 %rd215, %rd30, %rd214;
add.s64 %rd216, %rd215, %rd193;
add.s64 %rd217, %rd216, %rd212;
ld.shared.u8 %rs51, [%rd217];
add.s16 %rs52, %rs51, 1;
st.shared.u8 [%rd217], %rs52;
shr.s64 %rd218, %rd150, 63;
or.b64 %rd219, %rd218, -9223372036854775808;
xor.b64 %rd220, %rd219, %rd150;
shr.u64 %rd221, %rd220, %r79;
and.b64 %rd222, %rd186, %rd221;
and.b64 %rd223, %rd222, 3;
shl.b64 %rd224, %rd222, 7;
and.b64 %rd225, %rd224, 549755813376;
add.s64 %rd226, %rd30, %rd225;
add.s64 %rd227, %rd226, %rd193;
add.s64 %rd228, %rd227, %rd223;
ld.shared.u8 %rs53, [%rd228];
add.s16 %rs54, %rs53, 1;
st.shared.u8 [%rd228], %rs54;
shr.s64 %rd229, %rd152, 63;
or.b64 %rd230, %rd229, -9223372036854775808;
xor.b64 %rd231, %rd230, %rd152;
shr.u64 %rd232, %rd231, %r79;
and.b64 %rd233, %rd186, %rd232;
and.b64 %rd234, %rd233, 3;
shl.b64 %rd235, %rd233, 7;
and.b64 %rd236, %rd235, 549755813376;
add.s64 %rd237, %rd30, %rd236;
add.s64 %rd238, %rd237, %rd193;
add.s64 %rd239, %rd238, %rd234;
ld.shared.u8 %rs55, [%rd239];
add.s16 %rs56, %rs55, 1;
st.shared.u8 [%rd239], %rs56;
shr.s64 %rd240, %rd154, 63;
or.b64 %rd241, %rd240, -9223372036854775808;
xor.b64 %rd242, %rd241, %rd154;
shr.u64 %rd243, %rd242, %r79;
and.b64 %rd244, %rd186, %rd243;
and.b64 %rd245, %rd244, 3;
shl.b64 %rd246, %rd244, 7;
and.b64 %rd247, %rd246, 549755813376;
add.s64 %rd248, %rd30, %rd247;
add.s64 %rd249, %rd248, %rd193;
add.s64 %rd250, %rd249, %rd245;
ld.shared.u8 %rs57, [%rd250];
add.s16 %rs58, %rs57, 1;
st.shared.u8 [%rd250], %rs58;
shr.s64 %rd251, %rd156, 63;
or.b64 %rd252, %rd251, -9223372036854775808;
xor.b64 %rd253, %rd252, %rd156;
shr.u64 %rd254, %rd253, %r79;
and.b64 %rd255, %rd186, %rd254;
and.b64 %rd256, %rd255, 3;
shl.b64 %rd257, %rd255, 7;
and.b64 %rd258, %rd257, 549755813376;
add.s64 %rd259, %rd30, %rd258;
add.s64 %rd260, %rd259, %rd193;
add.s64 %rd261, %rd260, %rd256;
ld.shared.u8 %rs59, [%rd261];
add.s16 %rs60, %rs59, 1;
st.shared.u8 [%rd261], %rs60;
add.s32 %r344, %r343, 896;
setp.le.s32	%p10, %r344, %r333;
mov.u32 %r342, %r343;
@%p10 bra BB81_15;

BB81_16:
add.s32 %r347, %r99, %r342;
setp.ge.s32	%p11, %r347, %r333;
@%p11 bra BB81_19;

mov.u64 %rd262, 1;
shl.b64 %rd263, %rd262, %r80;
add.s64 %rd19, %rd263, 4294967295;
cvt.u64.u32	%rd20, %r79;
add.s32 %r193, %r99, %r342;
mul.wide.s32 %rd264, %r193, 8;
add.s64 %rd301, %rd27, %rd264;
cvt.u64.u32	%rd22, %r99;
shl.b64 %rd277, %rd22, 2;

BB81_18:

	ld.global.nc.u64 %rd265, [%rd301];

	shr.s64 %rd267, %rd265, 63;
or.b64 %rd268, %rd267, -9223372036854775808;
xor.b64 %rd269, %rd268, %rd265;
cvt.u32.u64	%r194, %rd20;
shr.u64 %rd270, %rd269, %r194;
and.b64 %rd271, %rd19, %rd270;
and.b64 %rd272, %rd271, 4294967292;
and.b64 %rd273, %rd271, 3;
shl.b64 %rd274, %rd272, 7;
add.s64 %rd276, %rd30, %rd274;
add.s64 %rd278, %rd276, %rd277;
add.s64 %rd279, %rd278, %rd273;
ld.shared.u8 %rs61, [%rd279];
add.s16 %rs62, %rs61, 1;
st.shared.u8 [%rd279], %rs62;
add.s64 %rd301, %rd301, 1024;
add.s32 %r347, %r347, 128;
setp.lt.s32	%p12, %r347, %r333;
@%p12 bra BB81_18;

BB81_19:
bar.sync 0;
setp.gt.u32	%p13, %r99, 255;
@%p13 bra BB81_21;

shr.u32 %r197, %r99, 5;
and.b32 %r198, %r99, 31;
mul.wide.u32 %rd280, %r197, 512;
add.s64 %rd282, %rd30, %rd280;
mul.wide.u32 %rd283, %r198, 4;
add.s64 %rd284, %rd282, %rd283;
ld.shared.v4.u8 {%rs63, %rs64, %rs65, %rs66}, [%rd284];
cvt.u32.u16	%r199, %rs66;
cvt.u32.u16	%r200, %rs65;
cvt.u32.u16	%r201, %rs64;
cvt.u32.u16	%r202, %rs63;
add.s32 %r203, %r351, %r202;
add.s32 %r204, %r350, %r201;
add.s32 %r205, %r349, %r200;
add.s32 %r206, %r348, %r199;
ld.shared.v4.u8 {%rs67, %rs68, %rs69, %rs70}, [%rd284+128];
cvt.u32.u16	%r207, %rs70;
cvt.u32.u16	%r208, %rs69;
cvt.u32.u16	%r209, %rs68;
cvt.u32.u16	%r210, %rs67;
add.s32 %r211, %r203, %r210;
add.s32 %r212, %r204, %r209;
add.s32 %r213, %r205, %r208;
add.s32 %r214, %r206, %r207;
ld.shared.v4.u8 {%rs71, %rs72, %rs73, %rs74}, [%rd284+256];
cvt.u32.u16	%r215, %rs74;
cvt.u32.u16	%r216, %rs73;
cvt.u32.u16	%r217, %rs72;
cvt.u32.u16	%r218, %rs71;
add.s32 %r219, %r211, %r218;
add.s32 %r220, %r212, %r217;
add.s32 %r221, %r213, %r216;
add.s32 %r222, %r214, %r215;
ld.shared.v4.u8 {%rs75, %rs76, %rs77, %rs78}, [%rd284+384];
cvt.u32.u16	%r223, %rs78;
cvt.u32.u16	%r224, %rs77;
cvt.u32.u16	%r225, %rs76;
cvt.u32.u16	%r226, %rs75;
add.s32 %r351, %r219, %r226;
add.s32 %r350, %r220, %r225;
add.s32 %r349, %r221, %r224;
add.s32 %r348, %r222, %r223;

BB81_21:
shr.u32 %r228, %r99, 5;
add.s32 %r67, %r228, 4;
setp.gt.u32	%p14, %r67, 7;
@%p14 bra BB81_23;

and.b32 %r231, %r99, 31;
mul.wide.u32 %rd285, %r228, 512;
add.s64 %rd287, %rd30, %rd285;
mul.wide.u32 %rd288, %r231, 4;
add.s64 %rd289, %rd287, %rd288;
ld.shared.v4.u8 {%rs79, %rs80, %rs81, %rs82}, [%rd289+2048];
cvt.u32.u16	%r232, %rs82;
cvt.u32.u16	%r233, %rs81;
cvt.u32.u16	%r234, %rs80;
cvt.u32.u16	%r235, %rs79;
add.s32 %r236, %r354, %r235;
add.s32 %r237, %r353, %r234;
add.s32 %r238, %r352, %r233;
add.s32 %r239, %r355, %r232;
ld.shared.v4.u8 {%rs83, %rs84, %rs85, %rs86}, [%rd289+2176];
cvt.u32.u16	%r240, %rs86;
cvt.u32.u16	%r241, %rs85;
cvt.u32.u16	%r242, %rs84;
cvt.u32.u16	%r243, %rs83;
add.s32 %r244, %r236, %r243;
add.s32 %r245, %r237, %r242;
add.s32 %r246, %r238, %r241;
add.s32 %r247, %r239, %r240;
ld.shared.v4.u8 {%rs87, %rs88, %rs89, %rs90}, [%rd289+2304];
cvt.u32.u16	%r248, %rs90;
cvt.u32.u16	%r249, %rs89;
cvt.u32.u16	%r250, %rs88;
cvt.u32.u16	%r251, %rs87;
add.s32 %r252, %r244, %r251;
add.s32 %r253, %r245, %r250;
add.s32 %r254, %r246, %r249;
add.s32 %r255, %r247, %r248;
ld.shared.v4.u8 {%rs91, %rs92, %rs93, %rs94}, [%rd289+2432];
cvt.u32.u16	%r256, %rs94;
cvt.u32.u16	%r257, %rs93;
cvt.u32.u16	%r258, %rs92;
cvt.u32.u16	%r259, %rs91;
add.s32 %r354, %r252, %r259;
add.s32 %r353, %r253, %r258;
add.s32 %r352, %r254, %r257;
add.s32 %r355, %r255, %r256;

BB81_23:
setp.lt.u32	%p2, %r99, 256;
and.b32 %r260, %r99, 31;
cvt.u64.u32	%rd25, %r260;
bar.sync 0;
shr.u32 %r261, %r99, 3;
and.b32 %r262, %r261, 536870908;
mul.wide.u32 %rd290, %r262, 132;
add.s64 %rd292, %rd30, %rd290;
shl.b64 %rd293, %rd25, 2;
add.s64 %rd26, %rd292, %rd293;
@!%p2 bra BB81_25;
bra.uni BB81_24;

BB81_24:
st.shared.u32 [%rd26], %r351;
st.shared.u32 [%rd26+132], %r350;
st.shared.u32 [%rd26+264], %r349;
st.shared.u32 [%rd26+396], %r348;

BB81_25:
@%p14 bra BB81_27;

st.shared.u32 [%rd26+2112], %r354;
st.shared.u32 [%rd26+2244], %r353;
st.shared.u32 [%rd26+2376], %r352;
st.shared.u32 [%rd26+2508], %r355;

BB81_27:
bar.sync 0;
setp.gt.u32	%p16, %r99, 31;
@%p16 bra BB81_29;

mul.wide.u32 %rd294, %r99, 132;
add.s64 %rd296, %rd30, %rd294;
ld.shared.u32 %r266, [%rd296+4];
ld.shared.u32 %r267, [%rd296];
add.s32 %r268, %r266, %r267;
ld.shared.u32 %r269, [%rd296+8];
add.s32 %r270, %r268, %r269;
ld.shared.u32 %r271, [%rd296+12];
add.s32 %r272, %r270, %r271;
ld.shared.u32 %r273, [%rd296+16];
add.s32 %r274, %r272, %r273;
ld.shared.u32 %r275, [%rd296+20];
add.s32 %r276, %r274, %r275;
ld.shared.u32 %r277, [%rd296+24];
add.s32 %r278, %r276, %r277;
ld.shared.u32 %r279, [%rd296+28];
add.s32 %r280, %r278, %r279;
ld.shared.u32 %r281, [%rd296+32];
add.s32 %r282, %r280, %r281;
ld.shared.u32 %r283, [%rd296+36];
add.s32 %r284, %r282, %r283;
ld.shared.u32 %r285, [%rd296+40];
add.s32 %r286, %r284, %r285;
ld.shared.u32 %r287, [%rd296+44];
add.s32 %r288, %r286, %r287;
ld.shared.u32 %r289, [%rd296+48];
add.s32 %r290, %r288, %r289;
ld.shared.u32 %r291, [%rd296+52];
add.s32 %r292, %r290, %r291;
ld.shared.u32 %r293, [%rd296+56];
add.s32 %r294, %r292, %r293;
ld.shared.u32 %r295, [%rd296+60];
add.s32 %r296, %r294, %r295;
ld.shared.u32 %r297, [%rd296+64];
add.s32 %r298, %r296, %r297;
ld.shared.u32 %r299, [%rd296+68];
add.s32 %r300, %r298, %r299;
ld.shared.u32 %r301, [%rd296+72];
add.s32 %r302, %r300, %r301;
ld.shared.u32 %r303, [%rd296+76];
add.s32 %r304, %r302, %r303;
ld.shared.u32 %r305, [%rd296+80];
add.s32 %r306, %r304, %r305;
ld.shared.u32 %r307, [%rd296+84];
add.s32 %r308, %r306, %r307;
ld.shared.u32 %r309, [%rd296+88];
add.s32 %r310, %r308, %r309;
ld.shared.u32 %r311, [%rd296+92];
add.s32 %r312, %r310, %r311;
ld.shared.u32 %r313, [%rd296+96];
add.s32 %r314, %r312, %r313;
ld.shared.u32 %r315, [%rd296+100];
add.s32 %r316, %r314, %r315;
ld.shared.u32 %r317, [%rd296+104];
add.s32 %r318, %r316, %r317;
ld.shared.u32 %r319, [%rd296+108];
add.s32 %r320, %r318, %r319;
ld.shared.u32 %r321, [%rd296+112];
add.s32 %r322, %r320, %r321;
ld.shared.u32 %r323, [%rd296+116];
add.s32 %r324, %r322, %r323;
ld.shared.u32 %r325, [%rd296+120];
add.s32 %r326, %r324, %r325;
ld.shared.u32 %r327, [%rd296+124];
add.s32 %r356, %r326, %r327;

BB81_29:
@%p16 bra BB81_31;

mov.u32 %r329, %nctaid.x;
mad.lo.s32 %r332, %r329, %r99, %r1;
cvta.to.global.u64 %rd297, %rd28;
mul.wide.u32 %rd298, %r332, 4;
add.s64 %rd299, %rd297, %rd298;
st.global.u32 [%rd299], %r356;

BB81_31:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE19PtxAltUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE(
.param .u64 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE19PtxAltUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_0,
.param .u64 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE19PtxAltUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_1,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE19PtxAltUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_2,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE19PtxAltUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_3,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE19PtxAltUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_4,
.param .u8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE19PtxAltUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_5,
.param .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE19PtxAltUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6[36]
)
.maxntid 128, 1, 1
{
.reg .pred %p<15>;
.reg .b16 %rs<63>;
.reg .b32 %r<254>;
.reg .b64 %rd<291>;

	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE19PtxAltUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE$__cuda_local_var_232292_74_non_const_temp_storage[2112];

ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE19PtxAltUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_0];
ld.param.u64 %rd30, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE19PtxAltUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_1];
ld.param.u32 %r54, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE19PtxAltUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_3];
ld.param.u32 %r55, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE19PtxAltUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_4];
ld.param.u32 %r64, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE19PtxAltUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+32];
ld.param.u32 %r63, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE19PtxAltUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+28];
ld.param.u32 %r61, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE19PtxAltUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+20];
ld.param.u32 %r60, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE19PtxAltUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+16];
ld.param.u32 %r59, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE19PtxAltUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+12];
ld.param.u32 %r58, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE19PtxAltUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+8];
ld.param.u32 %r56, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE19PtxAltUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6];
ld.param.u32 %r57, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE19PtxAltUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+4];
mov.u32 %r1, %ctaid.x;
setp.lt.s32	%p3, %r1, %r57;
@%p3 bra BB82_3;
bra.uni BB82_1;

BB82_3:
mul.lo.s32 %r247, %r1, %r58;
add.s32 %r234, %r247, %r58;
bra.uni BB82_4;

BB82_1:
mov.u32 %r234, %r64;
mov.u32 %r247, %r63;
setp.ge.s32	%p4, %r1, %r56;
@%p4 bra BB82_4;

mad.lo.s32 %r247, %r1, %r59, %r60;
add.s32 %r65, %r247, %r59;
min.s32 %r234, %r65, %r61;

BB82_4:
mov.u32 %r8, %r247;
mov.u32 %r70, %tid.x;
mul.wide.u32 %rd31, %r70, 4;
mov.u64 %rd32, _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE19PtxAltUpsweepPolicyELb0EdiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE$__cuda_local_var_232292_74_non_const_temp_storage;
add.s64 %rd33, %rd32, %rd31;
mov.u32 %r252, 0;
st.shared.u32 [%rd33], %r252;
st.shared.u32 [%rd33+512], %r252;
st.shared.u32 [%rd33+1024], %r252;
st.shared.u32 [%rd33+1536], %r252;
add.s32 %r71, %r8, 32256;
setp.gt.s32	%p5, %r71, %r234;
mov.u32 %r251, %r252;
mov.u32 %r250, %r252;
mov.u32 %r249, %r252;
mov.u32 %r246, %r8;
@%p5 bra BB82_11;

add.s32 %r236, %r8, 31360;
mov.u32 %r252, 0;
mov.u32 %r251, %r252;
mov.u32 %r250, %r252;
mov.u32 %r249, %r252;
mov.u32 %r235, %r252;

BB82_6:
add.s32 %r78, %r8, %r235;
mul.wide.s32 %rd34, %r70, 8;
add.s64 %rd35, %rd29, %rd34;
mul.wide.s32 %rd36, %r78, 8;
add.s64 %rd289, %rd35, %rd36;
mov.u32 %r237, -36;

BB82_7:

	ld.global.nc.u64 %rd37, [%rd289];

	add.s64 %rd40, %rd289, 1024;

	ld.global.nc.u64 %rd39, [%rd40];

	add.s64 %rd42, %rd289, 2048;

	ld.global.nc.u64 %rd41, [%rd42];

	add.s64 %rd44, %rd289, 3072;

	ld.global.nc.u64 %rd43, [%rd44];

	add.s64 %rd46, %rd289, 4096;

	ld.global.nc.u64 %rd45, [%rd46];

	add.s64 %rd48, %rd289, 5120;

	ld.global.nc.u64 %rd47, [%rd48];

	add.s64 %rd50, %rd289, 6144;

	ld.global.nc.u64 %rd49, [%rd50];

	bar.sync 0;
shr.s64 %rd51, %rd37, 63;
or.b64 %rd52, %rd51, -9223372036854775808;
xor.b64 %rd53, %rd52, %rd37;
shr.u64 %rd54, %rd53, %r54;
mov.u64 %rd55, 1;
shl.b64 %rd56, %rd55, %r55;
add.s64 %rd57, %rd56, 4294967295;
and.b64 %rd58, %rd57, %rd54;
and.b64 %rd59, %rd58, 3;
shl.b64 %rd60, %rd58, 7;
and.b64 %rd61, %rd60, 549755813376;
add.s64 %rd63, %rd32, %rd61;
add.s64 %rd65, %rd63, %rd31;
add.s64 %rd66, %rd65, %rd59;
ld.shared.u8 %rs1, [%rd66];
add.s16 %rs2, %rs1, 1;
st.shared.u8 [%rd66], %rs2;
shr.s64 %rd67, %rd39, 63;
or.b64 %rd68, %rd67, -9223372036854775808;
xor.b64 %rd69, %rd68, %rd39;
shr.u64 %rd70, %rd69, %r54;
and.b64 %rd71, %rd57, %rd70;
and.b64 %rd72, %rd71, 3;
shl.b64 %rd73, %rd71, 7;
and.b64 %rd74, %rd73, 549755813376;
add.s64 %rd75, %rd32, %rd74;
add.s64 %rd76, %rd75, %rd31;
add.s64 %rd77, %rd76, %rd72;
ld.shared.u8 %rs3, [%rd77];
add.s16 %rs4, %rs3, 1;
st.shared.u8 [%rd77], %rs4;
shr.s64 %rd78, %rd41, 63;
or.b64 %rd79, %rd78, -9223372036854775808;
xor.b64 %rd80, %rd79, %rd41;
shr.u64 %rd81, %rd80, %r54;
and.b64 %rd82, %rd57, %rd81;
and.b64 %rd83, %rd82, 3;
shl.b64 %rd84, %rd82, 7;
and.b64 %rd85, %rd84, 549755813376;
add.s64 %rd86, %rd32, %rd85;
add.s64 %rd87, %rd86, %rd31;
add.s64 %rd88, %rd87, %rd83;
ld.shared.u8 %rs5, [%rd88];
add.s16 %rs6, %rs5, 1;
st.shared.u8 [%rd88], %rs6;
shr.s64 %rd89, %rd43, 63;
or.b64 %rd90, %rd89, -9223372036854775808;
xor.b64 %rd91, %rd90, %rd43;
shr.u64 %rd92, %rd91, %r54;
and.b64 %rd93, %rd57, %rd92;
and.b64 %rd94, %rd93, 3;
shl.b64 %rd95, %rd93, 7;
and.b64 %rd96, %rd95, 549755813376;
add.s64 %rd97, %rd32, %rd96;
add.s64 %rd98, %rd97, %rd31;
add.s64 %rd99, %rd98, %rd94;
ld.shared.u8 %rs7, [%rd99];
add.s16 %rs8, %rs7, 1;
st.shared.u8 [%rd99], %rs8;
shr.s64 %rd100, %rd45, 63;
or.b64 %rd101, %rd100, -9223372036854775808;
xor.b64 %rd102, %rd101, %rd45;
shr.u64 %rd103, %rd102, %r54;
and.b64 %rd104, %rd57, %rd103;
and.b64 %rd105, %rd104, 3;
shl.b64 %rd106, %rd104, 7;
and.b64 %rd107, %rd106, 549755813376;
add.s64 %rd108, %rd32, %rd107;
add.s64 %rd109, %rd108, %rd31;
add.s64 %rd110, %rd109, %rd105;
ld.shared.u8 %rs9, [%rd110];
add.s16 %rs10, %rs9, 1;
st.shared.u8 [%rd110], %rs10;
shr.s64 %rd111, %rd47, 63;
or.b64 %rd112, %rd111, -9223372036854775808;
xor.b64 %rd113, %rd112, %rd47;
shr.u64 %rd114, %rd113, %r54;
and.b64 %rd115, %rd57, %rd114;
and.b64 %rd116, %rd115, 3;
shl.b64 %rd117, %rd115, 7;
and.b64 %rd118, %rd117, 549755813376;
add.s64 %rd119, %rd32, %rd118;
add.s64 %rd120, %rd119, %rd31;
add.s64 %rd121, %rd120, %rd116;
ld.shared.u8 %rs11, [%rd121];
add.s16 %rs12, %rs11, 1;
st.shared.u8 [%rd121], %rs12;
shr.s64 %rd122, %rd49, 63;
or.b64 %rd123, %rd122, -9223372036854775808;
xor.b64 %rd124, %rd123, %rd49;
shr.u64 %rd125, %rd124, %r54;
and.b64 %rd126, %rd57, %rd125;
and.b64 %rd127, %rd126, 3;
shl.b64 %rd128, %rd126, 7;
and.b64 %rd129, %rd128, 549755813376;
add.s64 %rd130, %rd32, %rd129;
add.s64 %rd131, %rd130, %rd31;
add.s64 %rd132, %rd131, %rd127;
ld.shared.u8 %rs13, [%rd132];
add.s16 %rs14, %rs13, 1;
st.shared.u8 [%rd132], %rs14;
add.s64 %rd289, %rd289, 7168;
add.s32 %r237, %r237, 1;
setp.ne.s32	%p6, %r237, 0;
@%p6 bra BB82_7;

setp.lt.u32	%p1, %r70, 128;
bar.sync 0;
@!%p1 bra BB82_10;
bra.uni BB82_9;

BB82_9:
shr.u32 %r83, %r70, 5;
and.b32 %r84, %r70, 31;
mul.wide.u32 %rd133, %r83, 512;
add.s64 %rd135, %rd32, %rd133;
mul.wide.u32 %rd136, %r84, 4;
add.s64 %rd137, %rd135, %rd136;
ld.shared.v4.u8 {%rs15, %rs16, %rs17, %rs18}, [%rd137];
cvt.u32.u16	%r85, %rs18;
cvt.u32.u16	%r86, %rs17;
cvt.u32.u16	%r87, %rs16;
cvt.u32.u16	%r88, %rs15;
add.s32 %r89, %r251, %r88;
add.s32 %r90, %r250, %r87;
add.s32 %r91, %r249, %r86;
add.s32 %r92, %r252, %r85;
ld.shared.v4.u8 {%rs19, %rs20, %rs21, %rs22}, [%rd137+128];
cvt.u32.u16	%r93, %rs22;
cvt.u32.u16	%r94, %rs21;
cvt.u32.u16	%r95, %rs20;
cvt.u32.u16	%r96, %rs19;
add.s32 %r97, %r89, %r96;
add.s32 %r98, %r90, %r95;
add.s32 %r99, %r91, %r94;
add.s32 %r100, %r92, %r93;
ld.shared.v4.u8 {%rs23, %rs24, %rs25, %rs26}, [%rd137+256];
cvt.u32.u16	%r101, %rs26;
cvt.u32.u16	%r102, %rs25;
cvt.u32.u16	%r103, %rs24;
cvt.u32.u16	%r104, %rs23;
add.s32 %r105, %r97, %r104;
add.s32 %r106, %r98, %r103;
add.s32 %r107, %r99, %r102;
add.s32 %r108, %r100, %r101;
ld.shared.v4.u8 {%rs27, %rs28, %rs29, %rs30}, [%rd137+384];
cvt.u32.u16	%r109, %rs30;
cvt.u32.u16	%r110, %rs29;
cvt.u32.u16	%r111, %rs28;
cvt.u32.u16	%r112, %rs27;
add.s32 %r251, %r105, %r112;
add.s32 %r250, %r106, %r111;
add.s32 %r249, %r107, %r110;
add.s32 %r252, %r108, %r109;

BB82_10:
bar.sync 0;
mov.u32 %r114, 0;
st.shared.u32 [%rd33], %r114;
st.shared.u32 [%rd33+512], %r114;
st.shared.u32 [%rd33+1024], %r114;
st.shared.u32 [%rd33+1536], %r114;
add.s32 %r27, %r236, 896;
add.s32 %r115, %r236, 33152;
add.s32 %r236, %r236, 32256;
add.s32 %r235, %r235, 32256;
setp.le.s32	%p7, %r115, %r234;
mov.u32 %r246, %r27;
@%p7 bra BB82_6;

BB82_11:
mov.u32 %r243, %r246;
add.s32 %r245, %r243, 896;
setp.gt.s32	%p8, %r245, %r234;
@%p8 bra BB82_14;

mov.u64 %rd141, 1;
shl.b64 %rd142, %rd141, %r55;
add.s64 %rd11, %rd142, 4294967295;
add.s32 %r117, %r70, 128;
cvt.s64.s32	%rd12, %r117;
add.s32 %r118, %r70, 640;
cvt.s64.s32	%rd13, %r118;
add.s32 %r119, %r70, 768;
cvt.s64.s32	%rd14, %r119;
cvt.u64.u32	%rd15, %r70;
shl.b64 %rd186, %rd15, 2;
mov.u32 %r244, %r243;

BB82_13:
mov.u32 %r241, %r245;
mov.u32 %r37, %r244;
mov.u32 %r244, %r241;
cvt.s64.s32	%rd157, %r70;
cvt.s64.s32	%rd158, %r37;
add.s64 %rd159, %rd157, %rd158;
shl.b64 %rd160, %rd159, 3;
add.s64 %rd144, %rd29, %rd160;

	ld.global.nc.u64 %rd143, [%rd144];

	add.s64 %rd161, %rd12, %rd158;
shl.b64 %rd162, %rd161, 3;
add.s64 %rd146, %rd29, %rd162;

	ld.global.nc.u64 %rd145, [%rd146];

	add.s32 %r121, %r70, 256;
cvt.s64.s32	%rd163, %r121;
add.s64 %rd164, %rd163, %rd158;
shl.b64 %rd165, %rd164, 3;
add.s64 %rd148, %rd29, %rd165;

	ld.global.nc.u64 %rd147, [%rd148];

	add.s32 %r122, %r70, 384;
cvt.s64.s32	%rd166, %r122;
add.s64 %rd167, %rd166, %rd158;
shl.b64 %rd168, %rd167, 3;
add.s64 %rd150, %rd29, %rd168;

	ld.global.nc.u64 %rd149, [%rd150];

	add.s32 %r123, %r70, 512;
cvt.s64.s32	%rd169, %r123;
add.s64 %rd170, %rd169, %rd158;
shl.b64 %rd171, %rd170, 3;
add.s64 %rd152, %rd29, %rd171;

	ld.global.nc.u64 %rd151, [%rd152];

	add.s64 %rd172, %rd13, %rd158;
shl.b64 %rd173, %rd172, 3;
add.s64 %rd154, %rd29, %rd173;

	ld.global.nc.u64 %rd153, [%rd154];

	add.s64 %rd174, %rd14, %rd158;
shl.b64 %rd175, %rd174, 3;
add.s64 %rd156, %rd29, %rd175;

	ld.global.nc.u64 %rd155, [%rd156];

	bar.sync 0;
shr.s64 %rd176, %rd143, 63;
or.b64 %rd177, %rd176, -9223372036854775808;
xor.b64 %rd178, %rd177, %rd143;
shr.u64 %rd179, %rd178, %r54;
and.b64 %rd180, %rd11, %rd179;
and.b64 %rd181, %rd180, 3;
shl.b64 %rd182, %rd180, 7;
and.b64 %rd183, %rd182, 549755813376;
add.s64 %rd185, %rd32, %rd183;
add.s64 %rd187, %rd185, %rd186;
add.s64 %rd188, %rd187, %rd181;
ld.shared.u8 %rs31, [%rd188];
add.s16 %rs32, %rs31, 1;
st.shared.u8 [%rd188], %rs32;
shr.s64 %rd189, %rd145, 63;
or.b64 %rd190, %rd189, -9223372036854775808;
xor.b64 %rd191, %rd190, %rd145;
shr.u64 %rd192, %rd191, %r54;
and.b64 %rd193, %rd11, %rd192;
and.b64 %rd194, %rd193, 3;
shl.b64 %rd195, %rd193, 7;
and.b64 %rd196, %rd195, 549755813376;
add.s64 %rd197, %rd32, %rd196;
add.s64 %rd198, %rd197, %rd186;
add.s64 %rd199, %rd198, %rd194;
ld.shared.u8 %rs33, [%rd199];
add.s16 %rs34, %rs33, 1;
st.shared.u8 [%rd199], %rs34;
shr.s64 %rd200, %rd147, 63;
or.b64 %rd201, %rd200, -9223372036854775808;
xor.b64 %rd202, %rd201, %rd147;
shr.u64 %rd203, %rd202, %r54;
and.b64 %rd204, %rd11, %rd203;
and.b64 %rd205, %rd204, 3;
shl.b64 %rd206, %rd204, 7;
and.b64 %rd207, %rd206, 549755813376;
add.s64 %rd208, %rd32, %rd207;
add.s64 %rd209, %rd208, %rd186;
add.s64 %rd210, %rd209, %rd205;
ld.shared.u8 %rs35, [%rd210];
add.s16 %rs36, %rs35, 1;
st.shared.u8 [%rd210], %rs36;
shr.s64 %rd211, %rd149, 63;
or.b64 %rd212, %rd211, -9223372036854775808;
xor.b64 %rd213, %rd212, %rd149;
shr.u64 %rd214, %rd213, %r54;
and.b64 %rd215, %rd11, %rd214;
and.b64 %rd216, %rd215, 3;
shl.b64 %rd217, %rd215, 7;
and.b64 %rd218, %rd217, 549755813376;
add.s64 %rd219, %rd32, %rd218;
add.s64 %rd220, %rd219, %rd186;
add.s64 %rd221, %rd220, %rd216;
ld.shared.u8 %rs37, [%rd221];
add.s16 %rs38, %rs37, 1;
st.shared.u8 [%rd221], %rs38;
shr.s64 %rd222, %rd151, 63;
or.b64 %rd223, %rd222, -9223372036854775808;
xor.b64 %rd224, %rd223, %rd151;
shr.u64 %rd225, %rd224, %r54;
and.b64 %rd226, %rd11, %rd225;
and.b64 %rd227, %rd226, 3;
shl.b64 %rd228, %rd226, 7;
and.b64 %rd229, %rd228, 549755813376;
add.s64 %rd230, %rd32, %rd229;
add.s64 %rd231, %rd230, %rd186;
add.s64 %rd232, %rd231, %rd227;
ld.shared.u8 %rs39, [%rd232];
add.s16 %rs40, %rs39, 1;
st.shared.u8 [%rd232], %rs40;
shr.s64 %rd233, %rd153, 63;
or.b64 %rd234, %rd233, -9223372036854775808;
xor.b64 %rd235, %rd234, %rd153;
shr.u64 %rd236, %rd235, %r54;
and.b64 %rd237, %rd11, %rd236;
and.b64 %rd238, %rd237, 3;
shl.b64 %rd239, %rd237, 7;
and.b64 %rd240, %rd239, 549755813376;
add.s64 %rd241, %rd32, %rd240;
add.s64 %rd242, %rd241, %rd186;
add.s64 %rd243, %rd242, %rd238;
ld.shared.u8 %rs41, [%rd243];
add.s16 %rs42, %rs41, 1;
st.shared.u8 [%rd243], %rs42;
shr.s64 %rd244, %rd155, 63;
or.b64 %rd245, %rd244, -9223372036854775808;
xor.b64 %rd246, %rd245, %rd155;
shr.u64 %rd247, %rd246, %r54;
and.b64 %rd248, %rd11, %rd247;
and.b64 %rd249, %rd248, 3;
shl.b64 %rd250, %rd248, 7;
and.b64 %rd251, %rd250, 549755813376;
add.s64 %rd252, %rd32, %rd251;
add.s64 %rd253, %rd252, %rd186;
add.s64 %rd254, %rd253, %rd249;
ld.shared.u8 %rs43, [%rd254];
add.s16 %rs44, %rs43, 1;
st.shared.u8 [%rd254], %rs44;
add.s32 %r245, %r244, 896;
setp.le.s32	%p9, %r245, %r234;
mov.u32 %r243, %r244;
@%p9 bra BB82_13;

BB82_14:
add.s32 %r248, %r70, %r243;
setp.ge.s32	%p10, %r248, %r234;
@%p10 bra BB82_17;

mov.u64 %rd255, 1;
shl.b64 %rd256, %rd255, %r55;
add.s64 %rd23, %rd256, 4294967295;
cvt.u64.u32	%rd24, %r54;
add.s32 %r126, %r70, %r243;
mul.wide.s32 %rd257, %r126, 8;
add.s64 %rd290, %rd29, %rd257;
cvt.u64.u32	%rd26, %r70;
shl.b64 %rd270, %rd26, 2;

BB82_16:

	ld.global.nc.u64 %rd258, [%rd290];

	shr.s64 %rd260, %rd258, 63;
or.b64 %rd261, %rd260, -9223372036854775808;
xor.b64 %rd262, %rd261, %rd258;
cvt.u32.u64	%r127, %rd24;
shr.u64 %rd263, %rd262, %r127;
and.b64 %rd264, %rd23, %rd263;
and.b64 %rd265, %rd264, 4294967292;
and.b64 %rd266, %rd264, 3;
shl.b64 %rd267, %rd265, 7;
add.s64 %rd269, %rd32, %rd267;
add.s64 %rd271, %rd269, %rd270;
add.s64 %rd272, %rd271, %rd266;
ld.shared.u8 %rs45, [%rd272];
add.s16 %rs46, %rs45, 1;
st.shared.u8 [%rd272], %rs46;
add.s64 %rd290, %rd290, 1024;
add.s32 %r248, %r248, 128;
setp.lt.s32	%p11, %r248, %r234;
@%p11 bra BB82_16;

BB82_17:
bar.sync 0;
setp.gt.u32	%p12, %r70, 127;
@%p12 bra BB82_19;

shr.u32 %r130, %r70, 5;
and.b32 %r131, %r70, 31;
mul.wide.u32 %rd273, %r130, 512;
add.s64 %rd275, %rd32, %rd273;
mul.wide.u32 %rd276, %r131, 4;
add.s64 %rd277, %rd275, %rd276;
ld.shared.v4.u8 {%rs47, %rs48, %rs49, %rs50}, [%rd277];
cvt.u32.u16	%r132, %rs50;
cvt.u32.u16	%r133, %rs49;
cvt.u32.u16	%r134, %rs48;
cvt.u32.u16	%r135, %rs47;
add.s32 %r136, %r251, %r135;
add.s32 %r137, %r250, %r134;
add.s32 %r138, %r249, %r133;
add.s32 %r139, %r252, %r132;
ld.shared.v4.u8 {%rs51, %rs52, %rs53, %rs54}, [%rd277+128];
cvt.u32.u16	%r140, %rs54;
cvt.u32.u16	%r141, %rs53;
cvt.u32.u16	%r142, %rs52;
cvt.u32.u16	%r143, %rs51;
add.s32 %r144, %r136, %r143;
add.s32 %r145, %r137, %r142;
add.s32 %r146, %r138, %r141;
add.s32 %r147, %r139, %r140;
ld.shared.v4.u8 {%rs55, %rs56, %rs57, %rs58}, [%rd277+256];
cvt.u32.u16	%r148, %rs58;
cvt.u32.u16	%r149, %rs57;
cvt.u32.u16	%r150, %rs56;
cvt.u32.u16	%r151, %rs55;
add.s32 %r152, %r144, %r151;
add.s32 %r153, %r145, %r150;
add.s32 %r154, %r146, %r149;
add.s32 %r155, %r147, %r148;
ld.shared.v4.u8 {%rs59, %rs60, %rs61, %rs62}, [%rd277+384];
cvt.u32.u16	%r156, %rs62;
cvt.u32.u16	%r157, %rs61;
cvt.u32.u16	%r158, %rs60;
cvt.u32.u16	%r159, %rs59;
add.s32 %r251, %r152, %r159;
add.s32 %r250, %r153, %r158;
add.s32 %r249, %r154, %r157;
add.s32 %r252, %r155, %r156;

BB82_19:
setp.lt.u32	%p2, %r70, 128;
bar.sync 0;
@!%p2 bra BB82_21;
bra.uni BB82_20;

BB82_20:
and.b32 %r160, %r70, 31;
shr.u32 %r162, %r70, 3;
and.b32 %r163, %r162, 536870908;
mul.wide.u32 %rd278, %r163, 132;
add.s64 %rd280, %rd32, %rd278;
mul.wide.u32 %rd281, %r160, 4;
add.s64 %rd282, %rd280, %rd281;
st.shared.u32 [%rd282], %r251;
st.shared.u32 [%rd282+132], %r250;
st.shared.u32 [%rd282+264], %r249;
st.shared.u32 [%rd282+396], %r252;

BB82_21:
bar.sync 0;
setp.gt.u32	%p13, %r70, 15;
@%p13 bra BB82_23;

mul.wide.u32 %rd283, %r70, 132;
add.s64 %rd285, %rd32, %rd283;
ld.shared.u32 %r167, [%rd285+4];
ld.shared.u32 %r168, [%rd285];
add.s32 %r169, %r167, %r168;
ld.shared.u32 %r170, [%rd285+8];
add.s32 %r171, %r169, %r170;
ld.shared.u32 %r172, [%rd285+12];
add.s32 %r173, %r171, %r172;
ld.shared.u32 %r174, [%rd285+16];
add.s32 %r175, %r173, %r174;
ld.shared.u32 %r176, [%rd285+20];
add.s32 %r177, %r175, %r176;
ld.shared.u32 %r178, [%rd285+24];
add.s32 %r179, %r177, %r178;
ld.shared.u32 %r180, [%rd285+28];
add.s32 %r181, %r179, %r180;
ld.shared.u32 %r182, [%rd285+32];
add.s32 %r183, %r181, %r182;
ld.shared.u32 %r184, [%rd285+36];
add.s32 %r185, %r183, %r184;
ld.shared.u32 %r186, [%rd285+40];
add.s32 %r187, %r185, %r186;
ld.shared.u32 %r188, [%rd285+44];
add.s32 %r189, %r187, %r188;
ld.shared.u32 %r190, [%rd285+48];
add.s32 %r191, %r189, %r190;
ld.shared.u32 %r192, [%rd285+52];
add.s32 %r193, %r191, %r192;
ld.shared.u32 %r194, [%rd285+56];
add.s32 %r195, %r193, %r194;
ld.shared.u32 %r196, [%rd285+60];
add.s32 %r197, %r195, %r196;
ld.shared.u32 %r198, [%rd285+64];
add.s32 %r199, %r197, %r198;
ld.shared.u32 %r200, [%rd285+68];
add.s32 %r201, %r199, %r200;
ld.shared.u32 %r202, [%rd285+72];
add.s32 %r203, %r201, %r202;
ld.shared.u32 %r204, [%rd285+76];
add.s32 %r205, %r203, %r204;
ld.shared.u32 %r206, [%rd285+80];
add.s32 %r207, %r205, %r206;
ld.shared.u32 %r208, [%rd285+84];
add.s32 %r209, %r207, %r208;
ld.shared.u32 %r210, [%rd285+88];
add.s32 %r211, %r209, %r210;
ld.shared.u32 %r212, [%rd285+92];
add.s32 %r213, %r211, %r212;
ld.shared.u32 %r214, [%rd285+96];
add.s32 %r215, %r213, %r214;
ld.shared.u32 %r216, [%rd285+100];
add.s32 %r217, %r215, %r216;
ld.shared.u32 %r218, [%rd285+104];
add.s32 %r219, %r217, %r218;
ld.shared.u32 %r220, [%rd285+108];
add.s32 %r221, %r219, %r220;
ld.shared.u32 %r222, [%rd285+112];
add.s32 %r223, %r221, %r222;
ld.shared.u32 %r224, [%rd285+116];
add.s32 %r225, %r223, %r224;
ld.shared.u32 %r226, [%rd285+120];
add.s32 %r227, %r225, %r226;
ld.shared.u32 %r228, [%rd285+124];
add.s32 %r253, %r227, %r228;

BB82_23:
@%p13 bra BB82_25;

mov.u32 %r230, %nctaid.x;
mad.lo.s32 %r233, %r230, %r70, %r1;
cvta.to.global.u64 %rd286, %rd30;
mul.wide.u32 %rd287, %r233, 4;
add.s64 %rd288, %rd286, %rd287;
st.global.u32 [%rd288], %r253;

BB82_25:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EddiE13PtxScanPolicyEiEEvPT0_i(
.param .u64 _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EddiE13PtxScanPolicyEiEEvPT0_i_param_0,
.param .u32 _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EddiE13PtxScanPolicyEiEEvPT0_i_param_1
)
.maxntid 1024, 1, 1
.minnctapersm 1
{
.reg .pred %p<39>;
.reg .b32 %r<193>;
.reg .b64 %rd<14>;

	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EddiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage[172];

ld.param.u64 %rd5, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EddiE13PtxScanPolicyEiEEvPT0_i_param_0];
ld.param.u32 %r20, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EddiE13PtxScanPolicyEiEEvPT0_i_param_1];
mov.u32 %r21, %ctaid.x;
setp.ne.s32	%p33, %r21, 0;
setp.lt.s32	%p34, %r20, 4096;
or.pred %p35, %p33, %p34;
@%p35 bra BB83_8;

cvta.to.global.u64 %rd13, %rd5;
mov.u32 %r24, %tid.x;
shr.s32 %r25, %r24, 31;
shr.u32 %r26, %r25, 27;
add.s32 %r27, %r24, %r26;
shr.s32 %r28, %r27, 5;
mul.wide.s32 %rd6, %r28, 4;
mov.u64 %rd7, _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EddiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage;
add.s64 %rd8, %rd7, %rd6;
add.s64 %rd2, %rd8, 36;
mov.u32 %r191, 0;
mov.u32 %r187, 4096;

	mov.u32 %r31, %laneid;


BB83_2:
mov.u32 %r2, %r191;
shl.b32 %r30, %r24, 2;
mul.wide.s32 %rd9, %r30, 4;
add.s64 %rd10, %rd13, %rd9;
ld.global.u32 %r3, [%rd10];
ld.global.u32 %r4, [%rd10+4];
ld.global.u32 %r5, [%rd10+8];
ld.global.u32 %r6, [%rd10+12];
bar.sync 0;
add.s32 %r57, %r4, %r3;
add.s32 %r58, %r57, %r5;
add.s32 %r36, %r58, %r6;
mov.u32 %r34, 1;
mov.u32 %r55, 0;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r36, %r34, %r55; @p add.u32 r0, r0, %r36; mov.u32 %r32, r0;}

	mov.u32 %r39, 2;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r32, %r39, %r55; @p add.u32 r0, r0, %r32; mov.u32 %r37, r0;}

	mov.u32 %r44, 4;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r37, %r44, %r55; @p add.u32 r0, r0, %r37; mov.u32 %r42, r0;}

	mov.u32 %r49, 8;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r42, %r49, %r55; @p add.u32 r0, r0, %r42; mov.u32 %r47, r0;}

	mov.u32 %r54, 16;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r47, %r54, %r55; @p add.u32 r0, r0, %r47; mov.u32 %r52, r0;}

	setp.ne.s32	%p36, %r31, 31;
@%p36 bra BB83_4;

st.shared.u32 [%rd2], %r52;

BB83_4:
sub.s32 %r10, %r52, %r36;
add.s32 %r60, %r24, 31;
setp.lt.u32	%p1, %r60, 63;
and.b32 %r61, %r24, -32;
setp.eq.s32	%p2, %r61, 992;
setp.eq.s32	%p3, %r61, 960;
setp.eq.s32	%p4, %r61, 928;
setp.eq.s32	%p5, %r61, 896;
setp.eq.s32	%p6, %r61, 864;
setp.eq.s32	%p7, %r61, 832;
setp.eq.s32	%p8, %r61, 800;
setp.eq.s32	%p9, %r61, 768;
setp.eq.s32	%p10, %r61, 736;
setp.eq.s32	%p11, %r61, 704;
setp.eq.s32	%p12, %r61, 672;
setp.eq.s32	%p13, %r61, 640;
setp.eq.s32	%p14, %r61, 608;
setp.eq.s32	%p15, %r61, 576;
setp.eq.s32	%p16, %r61, 544;
setp.eq.s32	%p17, %r61, 512;
setp.eq.s32	%p18, %r61, 480;
setp.eq.s32	%p19, %r61, 448;
setp.eq.s32	%p20, %r61, 416;
setp.eq.s32	%p21, %r61, 384;
setp.eq.s32	%p22, %r61, 352;
setp.eq.s32	%p23, %r61, 320;
setp.eq.s32	%p24, %r61, 288;
setp.eq.s32	%p25, %r61, 256;
setp.eq.s32	%p26, %r61, 224;
setp.eq.s32	%p27, %r61, 192;
setp.eq.s32	%p28, %r61, 160;
setp.eq.s32	%p29, %r61, 128;
setp.eq.s32	%p30, %r61, 96;
setp.eq.s32	%p31, %r61, 64;
setp.eq.s32	%p32, %r61, 32;
bar.sync 0;
ld.shared.u32 %r62, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EddiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+36];
selp.b32	%r63, %r62, 0, %p32;
add.s32 %r64, %r10, %r63;
ld.shared.u32 %r65, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EddiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+40];
add.s32 %r66, %r65, %r62;
selp.b32	%r67, %r66, 0, %p31;
add.s32 %r68, %r64, %r67;
ld.shared.u32 %r69, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EddiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+44];
add.s32 %r70, %r66, %r69;
selp.b32	%r71, %r70, 0, %p30;
add.s32 %r72, %r68, %r71;
ld.shared.u32 %r73, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EddiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+48];
add.s32 %r74, %r70, %r73;
selp.b32	%r75, %r74, 0, %p29;
add.s32 %r76, %r72, %r75;
ld.shared.u32 %r77, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EddiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+52];
add.s32 %r78, %r74, %r77;
selp.b32	%r79, %r78, 0, %p28;
add.s32 %r80, %r76, %r79;
ld.shared.u32 %r81, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EddiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+56];
add.s32 %r82, %r78, %r81;
selp.b32	%r83, %r82, 0, %p27;
add.s32 %r84, %r80, %r83;
ld.shared.u32 %r85, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EddiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+60];
add.s32 %r86, %r82, %r85;
selp.b32	%r87, %r86, 0, %p26;
add.s32 %r88, %r84, %r87;
ld.shared.u32 %r89, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EddiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+64];
add.s32 %r90, %r86, %r89;
selp.b32	%r91, %r90, 0, %p25;
add.s32 %r92, %r88, %r91;
ld.shared.u32 %r93, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EddiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+68];
add.s32 %r94, %r90, %r93;
selp.b32	%r95, %r94, 0, %p24;
add.s32 %r96, %r92, %r95;
ld.shared.u32 %r97, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EddiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+72];
add.s32 %r98, %r94, %r97;
selp.b32	%r99, %r98, 0, %p23;
add.s32 %r100, %r96, %r99;
ld.shared.u32 %r101, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EddiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+76];
add.s32 %r102, %r98, %r101;
selp.b32	%r103, %r102, 0, %p22;
add.s32 %r104, %r100, %r103;
ld.shared.u32 %r105, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EddiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+80];
add.s32 %r106, %r102, %r105;
selp.b32	%r107, %r106, 0, %p21;
add.s32 %r108, %r104, %r107;
ld.shared.u32 %r109, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EddiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+84];
add.s32 %r110, %r106, %r109;
selp.b32	%r111, %r110, 0, %p20;
add.s32 %r112, %r108, %r111;
ld.shared.u32 %r113, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EddiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+88];
add.s32 %r114, %r110, %r113;
selp.b32	%r115, %r114, 0, %p19;
add.s32 %r116, %r112, %r115;
ld.shared.u32 %r117, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EddiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+92];
add.s32 %r118, %r114, %r117;
selp.b32	%r119, %r118, 0, %p18;
add.s32 %r120, %r116, %r119;
ld.shared.u32 %r121, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EddiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+96];
add.s32 %r122, %r118, %r121;
selp.b32	%r123, %r122, 0, %p17;
add.s32 %r124, %r120, %r123;
ld.shared.u32 %r125, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EddiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+100];
add.s32 %r126, %r122, %r125;
selp.b32	%r127, %r126, 0, %p16;
add.s32 %r128, %r124, %r127;
ld.shared.u32 %r129, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EddiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+104];
add.s32 %r130, %r126, %r129;
selp.b32	%r131, %r130, 0, %p15;
add.s32 %r132, %r128, %r131;
ld.shared.u32 %r133, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EddiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+108];
add.s32 %r134, %r130, %r133;
selp.b32	%r135, %r134, 0, %p14;
add.s32 %r136, %r132, %r135;
ld.shared.u32 %r137, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EddiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+112];
add.s32 %r138, %r134, %r137;
selp.b32	%r139, %r138, 0, %p13;
add.s32 %r140, %r136, %r139;
ld.shared.u32 %r141, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EddiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+116];
add.s32 %r142, %r138, %r141;
selp.b32	%r143, %r142, 0, %p12;
add.s32 %r144, %r140, %r143;
ld.shared.u32 %r145, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EddiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+120];
add.s32 %r146, %r142, %r145;
selp.b32	%r147, %r146, 0, %p11;
add.s32 %r148, %r144, %r147;
ld.shared.u32 %r149, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EddiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+124];
add.s32 %r150, %r146, %r149;
selp.b32	%r151, %r150, 0, %p10;
add.s32 %r152, %r148, %r151;
ld.shared.u32 %r153, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EddiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+128];
add.s32 %r154, %r150, %r153;
selp.b32	%r155, %r154, 0, %p9;
add.s32 %r156, %r152, %r155;
ld.shared.u32 %r157, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EddiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+132];
add.s32 %r158, %r154, %r157;
selp.b32	%r159, %r158, 0, %p8;
add.s32 %r160, %r156, %r159;
ld.shared.u32 %r161, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EddiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+136];
add.s32 %r162, %r158, %r161;
selp.b32	%r163, %r162, 0, %p7;
add.s32 %r164, %r160, %r163;
ld.shared.u32 %r165, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EddiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+140];
add.s32 %r166, %r162, %r165;
selp.b32	%r167, %r166, 0, %p6;
add.s32 %r168, %r164, %r167;
ld.shared.u32 %r169, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EddiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+144];
add.s32 %r170, %r166, %r169;
selp.b32	%r171, %r170, 0, %p5;
add.s32 %r172, %r168, %r171;
ld.shared.u32 %r173, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EddiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+148];
add.s32 %r174, %r170, %r173;
selp.b32	%r175, %r174, 0, %p4;
add.s32 %r176, %r172, %r175;
ld.shared.u32 %r177, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EddiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+152];
add.s32 %r178, %r174, %r177;
selp.b32	%r179, %r178, 0, %p3;
add.s32 %r180, %r176, %r179;
ld.shared.u32 %r181, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EddiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+156];
add.s32 %r11, %r178, %r181;
selp.b32	%r182, %r11, 0, %p2;
add.s32 %r12, %r180, %r182;
mov.u32 %r192, %r2;
@!%p1 bra BB83_7;
bra.uni BB83_5;

BB83_5:
ld.shared.u32 %r183, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EddiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+160];
add.s32 %r184, %r183, %r2;
add.s32 %r13, %r184, %r11;
setp.ne.s32	%p37, %r31, 0;
mov.u32 %r192, %r13;
@%p37 bra BB83_7;

st.shared.u32 [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EddiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+164], %r2;
mov.u32 %r192, %r13;

BB83_7:
mov.u32 %r191, %r192;
bar.sync 0;
ld.shared.u32 %r185, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EddiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+164];
add.s32 %r15, %r12, %r185;
add.s32 %r16, %r3, %r15;
add.s32 %r17, %r16, %r4;
add.s32 %r18, %r17, %r5;
bar.sync 0;
mul.wide.s32 %rd11, %r24, 16;
add.s64 %rd12, %rd13, %rd11;
st.global.v4.u32 [%rd12], {%r15, %r16, %r17, %r18};
add.s64 %rd13, %rd13, 16384;
add.s32 %r187, %r187, 4096;
setp.le.s32	%p38, %r187, %r20;
@%p38 bra BB83_2;

BB83_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE(
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_0,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_1,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_2,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_3,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_4,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_5,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7,
.param .u8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_8,
.param .u8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_9,
.param .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10[36]
)
.maxntid 128, 1, 1
{
.reg .pred %p<88>;
.reg .b16 %rs<3>;
.reg .b32 %r<345>;
.reg .f64 %fd<72>;
.reg .b64 %rd<1010>;

	.shared .align 8 .b8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage[9400];

ld.param.u64 %rd163, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_0];
ld.param.u64 %rd164, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_1];
ld.param.u64 %rd165, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_2];
ld.param.u64 %rd166, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_3];
ld.param.u64 %rd167, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_4];
ld.param.u32 %r80, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_5];
ld.param.u32 %r81, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6];
ld.param.u32 %r82, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7];
ld.param.u32 %r91, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+32];
ld.param.u32 %r90, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+28];
ld.param.u32 %r88, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+20];
ld.param.u32 %r87, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+16];
ld.param.u32 %r86, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+12];
ld.param.u32 %r85, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+8];
ld.param.u32 %r83, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10];
ld.param.u32 %r84, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+4];
cvta.to.global.u64 %rd1, %rd166;
mov.u32 %r1, %ctaid.x;
setp.lt.s32	%p7, %r1, %r84;
@%p7 bra BB84_3;
bra.uni BB84_1;

BB84_3:
mul.lo.s32 %r342, %r1, %r85;
add.s32 %r317, %r342, %r85;
bra.uni BB84_4;

BB84_1:
mov.u32 %r317, %r91;
mov.u32 %r342, %r90;
setp.ge.s32	%p8, %r1, %r83;
@%p8 bra BB84_4;

mad.lo.s32 %r342, %r1, %r86, %r87;
add.s32 %r92, %r342, %r86;
min.s32 %r317, %r92, %r88;

BB84_4:
mov.u32 %r9, %r342;
cvta.to.global.u64 %rd2, %rd164;
mov.u32 %r10, %tid.x;
setp.gt.u32	%p9, %r10, 31;
@%p9 bra BB84_6;

cvta.to.global.u64 %rd168, %rd167;
mov.u32 %r96, %nctaid.x;
mul.lo.s32 %r97, %r96, %r10;
mul.wide.u32 %rd169, %r97, 4;
add.s64 %rd170, %rd168, %rd169;
ld.global.u32 %r98, [%rd170];
setp.eq.s32	%p10, %r98, 0;
setp.eq.s32	%p11, %r98, %r80;
or.pred %p12, %p10, %p11;
selp.u32	%r95, 1, 0, %p12;

	{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r95, 0; 
vote.all.pred %p2, %p1; 
selp.s32 %r94, 1, 0, %p2; 
}

	setp.ne.s32	%p13, %r94, 0;
selp.u16	%rs1, 1, 0, %p13;
st.shared.u8 [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+132], %rs1;
add.s32 %r99, %r97, %r1;
mul.wide.u32 %rd171, %r99, 4;
add.s64 %rd172, %rd168, %rd171;
ld.global.u32 %r343, [%rd172];

BB84_6:
bar.sync 0;
ld.shared.u8 %rs2, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+132];
setp.eq.s16	%p14, %rs2, 0;
add.s32 %r13, %r9, 896;
@%p14 bra BB84_71;

setp.gt.s32	%p15, %r13, %r317;
mov.u32 %r339, %r9;
@%p15 bra BB84_10;

cvt.s64.s32	%rd3, %r10;
add.s32 %r100, %r10, 128;
cvt.s64.s32	%rd4, %r100;
add.s32 %r101, %r10, 256;
cvt.s64.s32	%rd5, %r101;
add.s32 %r102, %r10, 384;
cvt.s64.s32	%rd6, %r102;
add.s32 %r103, %r10, 512;
cvt.s64.s32	%rd7, %r103;
add.s32 %r104, %r10, 640;
cvt.s64.s32	%rd8, %r104;
add.s32 %r105, %r10, 768;
cvt.s64.s32	%rd9, %r105;
mov.u32 %r340, %r9;
mov.u32 %r341, %r13;

BB84_9:
mov.u32 %r327, %r341;
mov.u32 %r15, %r340;
mov.u32 %r340, %r327;
cvt.s64.s32	%rd187, %r15;
add.s64 %rd10, %rd3, %rd187;
shl.b64 %rd188, %rd10, 3;
add.s64 %rd174, %rd163, %rd188;

	ld.global.nc.u64 %rd173, [%rd174];

	add.s64 %rd189, %rd4, %rd187;
shl.b64 %rd190, %rd189, 3;
add.s64 %rd176, %rd163, %rd190;

	ld.global.nc.u64 %rd175, [%rd176];

	add.s64 %rd191, %rd5, %rd187;
shl.b64 %rd192, %rd191, 3;
add.s64 %rd178, %rd163, %rd192;

	ld.global.nc.u64 %rd177, [%rd178];

	add.s64 %rd193, %rd6, %rd187;
shl.b64 %rd194, %rd193, 3;
add.s64 %rd180, %rd163, %rd194;

	ld.global.nc.u64 %rd179, [%rd180];

	add.s64 %rd195, %rd7, %rd187;
shl.b64 %rd196, %rd195, 3;
add.s64 %rd182, %rd163, %rd196;

	ld.global.nc.u64 %rd181, [%rd182];

	add.s64 %rd197, %rd8, %rd187;
shl.b64 %rd198, %rd197, 3;
add.s64 %rd184, %rd163, %rd198;

	ld.global.nc.u64 %rd183, [%rd184];

	add.s64 %rd199, %rd9, %rd187;
shl.b64 %rd200, %rd199, 3;
add.s64 %rd186, %rd163, %rd200;

	ld.global.nc.u64 %rd185, [%rd186];

	bar.sync 0;
add.s64 %rd202, %rd2, %rd188;
st.global.u64 [%rd202], %rd173;
st.global.u64 [%rd202+1024], %rd175;
st.global.u64 [%rd202+2048], %rd177;
st.global.u64 [%rd202+3072], %rd179;
st.global.u64 [%rd202+4096], %rd181;
st.global.u64 [%rd202+5120], %rd183;
st.global.u64 [%rd202+6144], %rd185;
add.s32 %r16, %r340, 896;
setp.le.s32	%p16, %r16, %r317;
mov.u32 %r328, %r340;
mov.u32 %r339, %r328;
mov.u32 %r341, %r16;
@%p16 bra BB84_9;

BB84_10:
mov.u32 %r17, %r339;
setp.le.s32	%p17, %r317, %r17;
@%p17 bra BB84_39;

sub.s32 %r18, %r317, %r17;
cvt.s64.s32	%rd18, %r17;
sub.s32 %r19, %r18, %r10;
setp.lt.s32	%p18, %r19, 1;
@%p18 bra BB84_13;

cvt.s64.s32	%rd206, %r10;
add.s64 %rd207, %rd206, %rd18;
shl.b64 %rd208, %rd207, 3;
add.s64 %rd205, %rd163, %rd208;

	ld.global.nc.u64 %rd990, [%rd205];


BB84_13:
setp.lt.s32	%p19, %r19, 129;
@%p19 bra BB84_15;

add.s32 %r106, %r10, 128;
cvt.s64.s32	%rd212, %r106;
add.s64 %rd213, %rd212, %rd18;
shl.b64 %rd214, %rd213, 3;
add.s64 %rd211, %rd163, %rd214;

	ld.global.nc.u64 %rd991, [%rd211];


BB84_15:
setp.lt.s32	%p20, %r19, 257;
@%p20 bra BB84_17;

add.s32 %r107, %r10, 256;
cvt.s64.s32	%rd218, %r107;
add.s64 %rd219, %rd218, %rd18;
shl.b64 %rd220, %rd219, 3;
add.s64 %rd217, %rd163, %rd220;

	ld.global.nc.u64 %rd992, [%rd217];


BB84_17:
setp.lt.s32	%p21, %r19, 385;
@%p21 bra BB84_19;

add.s32 %r108, %r10, 384;
cvt.s64.s32	%rd224, %r108;
add.s64 %rd225, %rd224, %rd18;
shl.b64 %rd226, %rd225, 3;
add.s64 %rd223, %rd163, %rd226;

	ld.global.nc.u64 %rd993, [%rd223];


BB84_19:
setp.lt.s32	%p22, %r19, 513;
@%p22 bra BB84_21;

add.s32 %r109, %r10, 512;
cvt.s64.s32	%rd230, %r109;
add.s64 %rd231, %rd230, %rd18;
shl.b64 %rd232, %rd231, 3;
add.s64 %rd229, %rd163, %rd232;

	ld.global.nc.u64 %rd994, [%rd229];


BB84_21:
setp.lt.s32	%p23, %r19, 641;
@%p23 bra BB84_23;

add.s32 %r110, %r10, 640;
cvt.s64.s32	%rd236, %r110;
add.s64 %rd237, %rd236, %rd18;
shl.b64 %rd238, %rd237, 3;
add.s64 %rd235, %rd163, %rd238;

	ld.global.nc.u64 %rd995, [%rd235];


BB84_23:
setp.lt.s32	%p24, %r19, 769;
@%p24 bra BB84_25;

add.s32 %r111, %r10, 768;
cvt.s64.s32	%rd242, %r111;
add.s64 %rd243, %rd242, %rd18;
shl.b64 %rd244, %rd243, 3;
add.s64 %rd241, %rd163, %rd244;

	ld.global.nc.u64 %rd996, [%rd241];


BB84_25:
bar.sync 0;
cvt.s64.s32	%rd245, %r10;
add.s64 %rd246, %rd245, %rd18;
shl.b64 %rd247, %rd246, 3;
add.s64 %rd33, %rd2, %rd247;
setp.le.s32	%p25, %r18, %r10;
@%p25 bra BB84_27;

st.global.u64 [%rd33], %rd990;

BB84_27:
add.s32 %r112, %r10, 128;
setp.ge.s32	%p26, %r112, %r18;
@%p26 bra BB84_29;

st.global.u64 [%rd33+1024], %rd991;

BB84_29:
add.s32 %r113, %r10, 256;
setp.ge.s32	%p27, %r113, %r18;
@%p27 bra BB84_31;

st.global.u64 [%rd33+2048], %rd992;

BB84_31:
add.s32 %r114, %r10, 384;
setp.ge.s32	%p28, %r114, %r18;
@%p28 bra BB84_33;

st.global.u64 [%rd33+3072], %rd993;

BB84_33:
add.s32 %r115, %r10, 512;
setp.ge.s32	%p29, %r115, %r18;
@%p29 bra BB84_35;

st.global.u64 [%rd33+4096], %rd994;

BB84_35:
add.s32 %r116, %r10, 640;
setp.ge.s32	%p30, %r116, %r18;
@%p30 bra BB84_37;

st.global.u64 [%rd33+5120], %rd995;

BB84_37:
add.s32 %r117, %r10, 768;
setp.ge.s32	%p31, %r117, %r18;
@%p31 bra BB84_39;

st.global.u64 [%rd33+6144], %rd996;

BB84_39:
mov.u32 %r336, %r9;
@%p15 bra BB84_42;

cvt.s64.s32	%rd34, %r10;
add.s32 %r118, %r10, 128;
cvt.s64.s32	%rd35, %r118;
add.s32 %r119, %r10, 256;
cvt.s64.s32	%rd36, %r119;
add.s32 %r120, %r10, 384;
cvt.s64.s32	%rd37, %r120;
add.s32 %r121, %r10, 512;
cvt.s64.s32	%rd38, %r121;
add.s32 %r122, %r10, 640;
cvt.s64.s32	%rd39, %r122;
add.s32 %r123, %r10, 768;
cvt.s64.s32	%rd40, %r123;
mov.u32 %r337, %r9;
mov.u32 %r338, %r13;

BB84_41:
mov.u32 %r329, %r338;
mov.u32 %r21, %r337;
mov.u32 %r337, %r329;
cvt.s64.s32	%rd262, %r21;
add.s64 %rd41, %rd34, %rd262;
shl.b64 %rd263, %rd41, 3;
add.s64 %rd249, %rd165, %rd263;

	ld.global.nc.u64 %rd248, [%rd249];

	add.s64 %rd264, %rd35, %rd262;
shl.b64 %rd265, %rd264, 3;
add.s64 %rd251, %rd165, %rd265;

	ld.global.nc.u64 %rd250, [%rd251];

	add.s64 %rd266, %rd36, %rd262;
shl.b64 %rd267, %rd266, 3;
add.s64 %rd253, %rd165, %rd267;

	ld.global.nc.u64 %rd252, [%rd253];

	add.s64 %rd268, %rd37, %rd262;
shl.b64 %rd269, %rd268, 3;
add.s64 %rd255, %rd165, %rd269;

	ld.global.nc.u64 %rd254, [%rd255];

	add.s64 %rd270, %rd38, %rd262;
shl.b64 %rd271, %rd270, 3;
add.s64 %rd257, %rd165, %rd271;

	ld.global.nc.u64 %rd256, [%rd257];

	add.s64 %rd272, %rd39, %rd262;
shl.b64 %rd273, %rd272, 3;
add.s64 %rd259, %rd165, %rd273;

	ld.global.nc.u64 %rd258, [%rd259];

	add.s64 %rd274, %rd40, %rd262;
shl.b64 %rd275, %rd274, 3;
add.s64 %rd261, %rd165, %rd275;

	ld.global.nc.u64 %rd260, [%rd261];

	bar.sync 0;
add.s64 %rd277, %rd1, %rd263;
st.global.u64 [%rd277], %rd248;
st.global.u64 [%rd277+1024], %rd250;
st.global.u64 [%rd277+2048], %rd252;
st.global.u64 [%rd277+3072], %rd254;
st.global.u64 [%rd277+4096], %rd256;
st.global.u64 [%rd277+5120], %rd258;
st.global.u64 [%rd277+6144], %rd260;
add.s32 %r338, %r337, 896;
setp.le.s32	%p33, %r338, %r317;
mov.u32 %r336, %r337;
@%p33 bra BB84_41;

BB84_42:
setp.le.s32	%p34, %r317, %r336;
@%p34 bra BB84_143;

sub.s32 %r24, %r317, %r336;
cvt.s64.s32	%rd49, %r336;
sub.s32 %r25, %r24, %r10;
setp.lt.s32	%p35, %r25, 1;
@%p35 bra BB84_45;

cvt.s64.s32	%rd280, %r10;
add.s64 %rd281, %rd280, %rd49;
shl.b64 %rd282, %rd281, 3;
add.s64 %rd279, %rd165, %rd282;

	ld.global.nc.u64 %rd278, [%rd279];

	mov.b64 %fd58, %rd278;

BB84_45:
setp.lt.s32	%p36, %r25, 129;
@%p36 bra BB84_47;

add.s32 %r124, %r10, 128;
cvt.s64.s32	%rd285, %r124;
add.s64 %rd286, %rd285, %rd49;
shl.b64 %rd287, %rd286, 3;
add.s64 %rd284, %rd165, %rd287;

	ld.global.nc.u64 %rd283, [%rd284];

	mov.b64 %fd59, %rd283;

BB84_47:
setp.lt.s32	%p37, %r25, 257;
@%p37 bra BB84_49;

add.s32 %r125, %r10, 256;
cvt.s64.s32	%rd290, %r125;
add.s64 %rd291, %rd290, %rd49;
shl.b64 %rd292, %rd291, 3;
add.s64 %rd289, %rd165, %rd292;

	ld.global.nc.u64 %rd288, [%rd289];

	mov.b64 %fd60, %rd288;

BB84_49:
setp.lt.s32	%p38, %r25, 385;
@%p38 bra BB84_51;

add.s32 %r126, %r10, 384;
cvt.s64.s32	%rd295, %r126;
add.s64 %rd296, %rd295, %rd49;
shl.b64 %rd297, %rd296, 3;
add.s64 %rd294, %rd165, %rd297;

	ld.global.nc.u64 %rd293, [%rd294];

	mov.b64 %fd61, %rd293;

BB84_51:
setp.lt.s32	%p39, %r25, 513;
@%p39 bra BB84_53;

add.s32 %r127, %r10, 512;
cvt.s64.s32	%rd300, %r127;
add.s64 %rd301, %rd300, %rd49;
shl.b64 %rd302, %rd301, 3;
add.s64 %rd299, %rd165, %rd302;

	ld.global.nc.u64 %rd298, [%rd299];

	mov.b64 %fd62, %rd298;

BB84_53:
setp.lt.s32	%p40, %r25, 641;
@%p40 bra BB84_55;

add.s32 %r128, %r10, 640;
cvt.s64.s32	%rd305, %r128;
add.s64 %rd306, %rd305, %rd49;
shl.b64 %rd307, %rd306, 3;
add.s64 %rd304, %rd165, %rd307;

	ld.global.nc.u64 %rd303, [%rd304];

	mov.b64 %fd63, %rd303;

BB84_55:
setp.lt.s32	%p41, %r25, 769;
@%p41 bra BB84_57;

add.s32 %r129, %r10, 768;
cvt.s64.s32	%rd310, %r129;
add.s64 %rd311, %rd310, %rd49;
shl.b64 %rd312, %rd311, 3;
add.s64 %rd309, %rd165, %rd312;

	ld.global.nc.u64 %rd308, [%rd309];

	mov.b64 %fd64, %rd308;

BB84_57:
bar.sync 0;
cvt.s64.s32	%rd313, %r10;
add.s64 %rd314, %rd313, %rd49;
shl.b64 %rd315, %rd314, 3;
add.s64 %rd50, %rd1, %rd315;
setp.le.s32	%p42, %r24, %r10;
@%p42 bra BB84_59;

st.global.f64 [%rd50], %fd58;

BB84_59:
add.s32 %r130, %r10, 128;
setp.ge.s32	%p43, %r130, %r24;
@%p43 bra BB84_61;

st.global.f64 [%rd50+1024], %fd59;

BB84_61:
add.s32 %r131, %r10, 256;
setp.ge.s32	%p44, %r131, %r24;
@%p44 bra BB84_63;

st.global.f64 [%rd50+2048], %fd60;

BB84_63:
add.s32 %r132, %r10, 384;
setp.ge.s32	%p45, %r132, %r24;
@%p45 bra BB84_65;

st.global.f64 [%rd50+3072], %fd61;

BB84_65:
add.s32 %r133, %r10, 512;
setp.ge.s32	%p46, %r133, %r24;
@%p46 bra BB84_67;

st.global.f64 [%rd50+4096], %fd62;

BB84_67:
add.s32 %r134, %r10, 640;
setp.ge.s32	%p47, %r134, %r24;
@%p47 bra BB84_69;

st.global.f64 [%rd50+5120], %fd63;

BB84_69:
add.s32 %r135, %r10, 768;
setp.ge.s32	%p48, %r135, %r24;
@%p48 bra BB84_143;

st.global.f64 [%rd50+6144], %fd64;
bra.uni BB84_143;

BB84_71:
setp.gt.s32	%p49, %r13, %r317;
mov.u32 %r333, %r9;
@%p49 bra BB84_80;

shr.s32 %r137, %r10, 31;
shr.u32 %r138, %r137, 27;
add.s32 %r139, %r10, %r138;
shr.s32 %r140, %r139, 5;
mul.wide.s32 %rd316, %r140, 8;
mov.u64 %rd317, _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage;
add.s64 %rd318, %rd317, %rd316;
add.s64 %rd51, %rd318, 144;

	mov.u32 %r155, %laneid;

	mov.u32 %r334, %r9;
mov.u32 %r335, %r13;

BB84_73:
mov.u32 %r331, %r335;
mov.u32 %r27, %r334;
mov.u32 %r334, %r331;
mul.lo.s32 %r141, %r10, 7;
cvt.s64.s32	%rd333, %r141;
cvt.s64.s32	%rd334, %r27;
add.s64 %rd335, %rd333, %rd334;
shl.b64 %rd336, %rd335, 3;
add.s64 %rd320, %rd163, %rd336;

	ld.global.nc.u64 %rd319, [%rd320];

	add.s32 %r142, %r141, 1;
cvt.s64.s32	%rd337, %r142;
add.s64 %rd338, %rd337, %rd334;
shl.b64 %rd339, %rd338, 3;
add.s64 %rd322, %rd163, %rd339;

	ld.global.nc.u64 %rd321, [%rd322];

	add.s32 %r143, %r141, 2;
cvt.s64.s32	%rd340, %r143;
add.s64 %rd341, %rd340, %rd334;
shl.b64 %rd342, %rd341, 3;
add.s64 %rd324, %rd163, %rd342;

	ld.global.nc.u64 %rd323, [%rd324];

	add.s32 %r144, %r141, 3;
cvt.s64.s32	%rd343, %r144;
add.s64 %rd344, %rd343, %rd334;
shl.b64 %rd345, %rd344, 3;
add.s64 %rd326, %rd163, %rd345;

	ld.global.nc.u64 %rd325, [%rd326];

	add.s32 %r145, %r141, 4;
cvt.s64.s32	%rd346, %r145;
add.s64 %rd347, %rd346, %rd334;
shl.b64 %rd348, %rd347, 3;
add.s64 %rd328, %rd163, %rd348;

	ld.global.nc.u64 %rd327, [%rd328];

	add.s32 %r146, %r141, 5;
cvt.s64.s32	%rd349, %r146;
add.s64 %rd350, %rd349, %rd334;
shl.b64 %rd351, %rd350, 3;
add.s64 %rd330, %rd163, %rd351;

	ld.global.nc.u64 %rd329, [%rd330];

	add.s32 %r147, %r141, 6;
cvt.s64.s32	%rd352, %r147;
add.s64 %rd353, %rd352, %rd334;
shl.b64 %rd354, %rd353, 3;
add.s64 %rd332, %rd163, %rd354;

	ld.global.nc.u64 %rd331, [%rd332];

	bar.sync 0;
shr.s64 %rd355, %rd319, 63;
or.b64 %rd356, %rd355, -9223372036854775808;
xor.b64 %rd59, %rd356, %rd319;
shr.s64 %rd357, %rd321, 63;
or.b64 %rd358, %rd357, -9223372036854775808;
xor.b64 %rd60, %rd358, %rd321;
shr.s64 %rd359, %rd323, 63;
or.b64 %rd360, %rd359, -9223372036854775808;
xor.b64 %rd61, %rd360, %rd323;
shr.s64 %rd361, %rd325, 63;
or.b64 %rd362, %rd361, -9223372036854775808;
xor.b64 %rd62, %rd362, %rd325;
shr.s64 %rd363, %rd327, 63;
or.b64 %rd364, %rd363, -9223372036854775808;
xor.b64 %rd63, %rd364, %rd327;
shr.s64 %rd365, %rd329, 63;
or.b64 %rd366, %rd365, -9223372036854775808;
xor.b64 %rd64, %rd366, %rd329;
shr.s64 %rd367, %rd331, 63;
or.b64 %rd368, %rd367, -9223372036854775808;
xor.b64 %rd65, %rd368, %rd331;
cvt.s64.s32	%rd66, %r10;
mul.wide.s32 %rd369, %r10, 8;
add.s64 %rd371, %rd317, 184;
add.s64 %rd372, %rd371, %rd369;
mov.u64 %rd373, 0;
st.shared.u64 [%rd372], %rd373;
st.shared.u64 [%rd372+1024], %rd373;
st.shared.u64 [%rd372+2048], %rd373;
st.shared.u64 [%rd372+3072], %rd373;
st.shared.u64 [%rd372+4096], %rd373;
st.shared.u64 [%rd372+5120], %rd373;
st.shared.u64 [%rd372+6144], %rd373;
st.shared.u64 [%rd372+7168], %rd373;
st.shared.u64 [%rd372+8192], %rd373;
shr.u64 %rd374, %rd59, %r81;
mov.u64 %rd375, 1;
shl.b64 %rd376, %rd375, %r82;
add.s64 %rd377, %rd376, 4294967295;
and.b64 %rd378, %rd374, %rd377;
and.b64 %rd379, %rd378, 4294967288;
shl.b64 %rd380, %rd378, 10;
and.b64 %rd381, %rd380, 7168;
add.s64 %rd382, %rd371, %rd381;
add.s64 %rd383, %rd382, %rd369;
shr.u64 %rd384, %rd379, 2;
add.s64 %rd67, %rd383, %rd384;
ld.shared.u16 %r30, [%rd67];
add.s32 %r148, %r30, 1;
st.shared.u16 [%rd67], %r148;
shr.u64 %rd385, %rd60, %r81;
and.b64 %rd386, %rd385, %rd377;
and.b64 %rd387, %rd386, 4294967288;
shl.b64 %rd388, %rd386, 10;
and.b64 %rd389, %rd388, 7168;
add.s64 %rd390, %rd371, %rd389;
add.s64 %rd391, %rd390, %rd369;
shr.u64 %rd392, %rd387, 2;
add.s64 %rd68, %rd391, %rd392;
ld.shared.u16 %r31, [%rd68];
add.s32 %r149, %r31, 1;
st.shared.u16 [%rd68], %r149;
shr.u64 %rd393, %rd61, %r81;
and.b64 %rd394, %rd393, %rd377;
and.b64 %rd395, %rd394, 4294967288;
shl.b64 %rd396, %rd394, 10;
and.b64 %rd397, %rd396, 7168;
add.s64 %rd398, %rd371, %rd397;
add.s64 %rd399, %rd398, %rd369;
shr.u64 %rd400, %rd395, 2;
add.s64 %rd69, %rd399, %rd400;
ld.shared.u16 %r32, [%rd69];
add.s32 %r150, %r32, 1;
st.shared.u16 [%rd69], %r150;
shr.u64 %rd401, %rd62, %r81;
and.b64 %rd402, %rd401, %rd377;
and.b64 %rd403, %rd402, 4294967288;
shl.b64 %rd404, %rd402, 10;
and.b64 %rd405, %rd404, 7168;
add.s64 %rd406, %rd371, %rd405;
add.s64 %rd407, %rd406, %rd369;
shr.u64 %rd408, %rd403, 2;
add.s64 %rd70, %rd407, %rd408;
ld.shared.u16 %r33, [%rd70];
add.s32 %r151, %r33, 1;
st.shared.u16 [%rd70], %r151;
shr.u64 %rd409, %rd63, %r81;
and.b64 %rd410, %rd409, %rd377;
and.b64 %rd411, %rd410, 4294967288;
shl.b64 %rd412, %rd410, 10;
and.b64 %rd413, %rd412, 7168;
add.s64 %rd414, %rd371, %rd413;
add.s64 %rd415, %rd414, %rd369;
shr.u64 %rd416, %rd411, 2;
add.s64 %rd71, %rd415, %rd416;
ld.shared.u16 %r34, [%rd71];
add.s32 %r152, %r34, 1;
st.shared.u16 [%rd71], %r152;
shr.u64 %rd417, %rd64, %r81;
and.b64 %rd418, %rd417, %rd377;
and.b64 %rd419, %rd418, 4294967288;
shl.b64 %rd420, %rd418, 10;
and.b64 %rd421, %rd420, 7168;
add.s64 %rd422, %rd371, %rd421;
add.s64 %rd423, %rd422, %rd369;
shr.u64 %rd424, %rd419, 2;
add.s64 %rd72, %rd423, %rd424;
ld.shared.u16 %r35, [%rd72];
add.s32 %r153, %r35, 1;
st.shared.u16 [%rd72], %r153;
shr.u64 %rd425, %rd65, %r81;
and.b64 %rd426, %rd425, %rd377;
and.b64 %rd427, %rd426, 4294967288;
shl.b64 %rd428, %rd426, 10;
and.b64 %rd429, %rd428, 7168;
add.s64 %rd430, %rd371, %rd429;
add.s64 %rd431, %rd430, %rd369;
shr.u64 %rd432, %rd427, 2;
add.s64 %rd73, %rd431, %rd432;
ld.shared.u16 %r36, [%rd73];
add.s32 %r154, %r36, 1;
st.shared.u16 [%rd73], %r154;
bar.sync 0;
mul.lo.s64 %rd443, %rd66, 72;
add.s64 %rd445, %rd317, %rd443;
ld.shared.u64 %rd74, [%rd445+192];
ld.shared.u64 %rd75, [%rd445+184];
add.s64 %rd446, %rd74, %rd75;
ld.shared.u64 %rd76, [%rd445+200];
add.s64 %rd447, %rd446, %rd76;
ld.shared.u64 %rd77, [%rd445+208];
add.s64 %rd448, %rd447, %rd77;
ld.shared.u64 %rd78, [%rd445+216];
add.s64 %rd449, %rd448, %rd78;
ld.shared.u64 %rd79, [%rd445+224];
add.s64 %rd450, %rd449, %rd79;
ld.shared.u64 %rd80, [%rd445+232];
add.s64 %rd451, %rd450, %rd80;
ld.shared.u64 %rd81, [%rd445+240];
add.s64 %rd452, %rd451, %rd81;
ld.shared.u64 %rd453, [%rd445+248];
add.s64 %rd434, %rd452, %rd453;
mov.u32 %r156, 1;
mov.u32 %r165, 0;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd434; shfl.up.b32 lo|p, lo, %r156, %r165; shfl.up.b32 hi|p, hi, %r156, %r165; mov.b64 %rd433, {lo, hi}; @p add.u64 %rd433, %rd433, %rd434;}

	mov.u32 %r158, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd433; shfl.up.b32 lo|p, lo, %r158, %r165; shfl.up.b32 hi|p, hi, %r158, %r165; mov.b64 %rd435, {lo, hi}; @p add.u64 %rd435, %rd435, %rd433;}

	mov.u32 %r160, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd435; shfl.up.b32 lo|p, lo, %r160, %r165; shfl.up.b32 hi|p, hi, %r160, %r165; mov.b64 %rd437, {lo, hi}; @p add.u64 %rd437, %rd437, %rd435;}

	mov.u32 %r162, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd437; shfl.up.b32 lo|p, lo, %r162, %r165; shfl.up.b32 hi|p, hi, %r162, %r165; mov.b64 %rd439, {lo, hi}; @p add.u64 %rd439, %rd439, %rd437;}

	mov.u32 %r164, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd439; shfl.up.b32 lo|p, lo, %r164, %r165; shfl.up.b32 hi|p, hi, %r164, %r165; mov.b64 %rd441, {lo, hi}; @p add.u64 %rd441, %rd441, %rd439;}

	setp.ne.s32	%p50, %r155, 31;
@%p50 bra BB84_75;

st.shared.u64 [%rd51], %rd441;

BB84_75:
sub.s64 %rd84, %rd441, %rd434;
setp.lt.s32	%p1, %r10, 32;
and.b32 %r166, %r10, -32;
setp.eq.s32	%p2, %r166, 96;
setp.eq.s32	%p3, %r166, 64;
setp.eq.s32	%p4, %r166, 32;
bar.sync 0;
ld.shared.u64 %rd455, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+144];
selp.b64	%rd456, %rd455, 0, %p4;
add.s64 %rd457, %rd84, %rd456;
ld.shared.u64 %rd458, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+152];
add.s64 %rd459, %rd458, %rd455;
selp.b64	%rd460, %rd459, 0, %p3;
add.s64 %rd461, %rd457, %rd460;
ld.shared.u64 %rd462, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+160];
add.s64 %rd463, %rd459, %rd462;
selp.b64	%rd464, %rd463, 0, %p2;
add.s64 %rd465, %rd461, %rd464;
ld.shared.u64 %rd466, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+168];
add.s64 %rd467, %rd463, %rd466;
shl.b64 %rd468, %rd467, 16;
add.s64 %rd469, %rd468, %rd465;
shl.b64 %rd470, %rd467, 32;
add.s64 %rd471, %rd470, %rd469;
shl.b64 %rd472, %rd467, 48;
add.s64 %rd473, %rd472, %rd471;
add.s64 %rd474, %rd75, %rd473;
add.s64 %rd475, %rd474, %rd74;
add.s64 %rd476, %rd475, %rd76;
add.s64 %rd477, %rd476, %rd77;
add.s64 %rd478, %rd477, %rd78;
add.s64 %rd479, %rd478, %rd79;
add.s64 %rd480, %rd479, %rd80;
add.s64 %rd481, %rd480, %rd81;
mul.wide.s32 %rd482, %r10, 72;
add.s64 %rd483, %rd317, %rd482;
st.shared.u64 [%rd483+184], %rd473;
st.shared.u64 [%rd483+192], %rd474;
st.shared.u64 [%rd483+200], %rd475;
st.shared.u64 [%rd483+208], %rd476;
st.shared.u64 [%rd483+216], %rd477;
st.shared.u64 [%rd483+224], %rd478;
st.shared.u64 [%rd483+232], %rd479;
st.shared.u64 [%rd483+240], %rd480;
st.shared.u64 [%rd483+248], %rd481;
bar.sync 0;
ld.shared.u16 %r167, [%rd67];
add.s32 %r37, %r167, %r30;
ld.shared.u16 %r168, [%rd68];
add.s32 %r38, %r168, %r31;
ld.shared.u16 %r169, [%rd69];
add.s32 %r39, %r169, %r32;
ld.shared.u16 %r170, [%rd70];
add.s32 %r40, %r170, %r33;
ld.shared.u16 %r171, [%rd71];
add.s32 %r41, %r171, %r34;
ld.shared.u16 %r172, [%rd72];
add.s32 %r42, %r172, %r35;
ld.shared.u16 %r173, [%rd73];
add.s32 %r43, %r173, %r36;
@!%p1 bra BB84_77;
bra.uni BB84_76;

BB84_76:
and.b32 %r174, %r10, 7;
add.s32 %r175, %r174, 1;
shr.s32 %r176, %r10, 3;
mul.wide.u32 %rd484, %r175, 1024;
add.s64 %rd486, %rd317, %rd484;
mul.wide.s32 %rd487, %r176, 2;
add.s64 %rd488, %rd486, %rd487;
ld.shared.u16 %r318, [%rd488+184];

BB84_77:
@%p9 bra BB84_79;

mov.u32 %r316, 0;
mov.u32 %r315, 1;
setp.eq.s32	%p52, %r10, 0;

	shfl.up.b32 %r177, %r318, %r315, %r316;

	selp.b32	%r181, 0, %r177, %p52;
sub.s32 %r182, %r343, %r181;
mul.wide.u32 %rd489, %r10, 4;
add.s64 %rd491, %rd317, %rd489;
st.shared.u32 [%rd491], %r182;
add.s32 %r343, %r182, %r318;

BB84_79:
bar.sync 0;
mul.wide.u32 %rd492, %r37, 8;
add.s64 %rd494, %rd492, %rd317;
add.s64 %rd86, %rd494, 136;
st.shared.u64 [%rd494+136], %rd59;
mul.wide.u32 %rd495, %r38, 8;
add.s64 %rd496, %rd495, %rd317;
add.s64 %rd87, %rd496, 136;
st.shared.u64 [%rd496+136], %rd60;
mul.wide.u32 %rd497, %r39, 8;
add.s64 %rd498, %rd497, %rd317;
add.s64 %rd88, %rd498, 136;
st.shared.u64 [%rd498+136], %rd61;
mul.wide.u32 %rd499, %r40, 8;
add.s64 %rd500, %rd499, %rd317;
add.s64 %rd89, %rd500, 136;
st.shared.u64 [%rd500+136], %rd62;
mul.wide.u32 %rd501, %r41, 8;
add.s64 %rd502, %rd501, %rd317;
add.s64 %rd90, %rd502, 136;
st.shared.u64 [%rd502+136], %rd63;
mul.wide.u32 %rd503, %r42, 8;
add.s64 %rd504, %rd503, %rd317;
add.s64 %rd91, %rd504, 136;
st.shared.u64 [%rd504+136], %rd64;
mul.wide.u32 %rd505, %r43, 8;
add.s64 %rd506, %rd505, %rd317;
add.s64 %rd92, %rd506, 136;
st.shared.u64 [%rd506+136], %rd65;
bar.sync 0;
mov.u64 %rd989, 1;
shl.b64 %rd988, %rd989, %r82;
add.s64 %rd987, %rd988, 4294967295;
shl.b64 %rd507, %rd66, 3;
add.s64 %rd509, %rd317, %rd507;
add.s64 %rd93, %rd509, 184;
ld.shared.u64 %rd510, [%rd509+136];
shr.u64 %rd511, %rd510, %r81;
and.b64 %rd515, %rd987, 4294967295;
and.b64 %rd516, %rd515, %rd511;
shl.b64 %rd517, %rd516, 2;
add.s64 %rd518, %rd317, %rd517;
ld.shared.u64 %rd519, [%rd509+1160];
shr.u64 %rd520, %rd519, %r81;
and.b64 %rd521, %rd515, %rd520;
shl.b64 %rd522, %rd521, 2;
add.s64 %rd523, %rd317, %rd522;
ld.shared.u32 %r183, [%rd523];
ld.shared.u64 %rd524, [%rd509+2184];
shr.u64 %rd525, %rd524, %r81;
and.b64 %rd526, %rd515, %rd525;
shl.b64 %rd527, %rd526, 2;
add.s64 %rd528, %rd317, %rd527;
ld.shared.u32 %r184, [%rd528];
ld.shared.u64 %rd529, [%rd509+3208];
shr.u64 %rd530, %rd529, %r81;
and.b64 %rd531, %rd515, %rd530;
shl.b64 %rd532, %rd531, 2;
add.s64 %rd533, %rd317, %rd532;
ld.shared.u32 %r185, [%rd533];
ld.shared.u64 %rd534, [%rd509+4232];
shr.u64 %rd535, %rd534, %r81;
and.b64 %rd536, %rd515, %rd535;
shl.b64 %rd537, %rd536, 2;
add.s64 %rd538, %rd317, %rd537;
ld.shared.u32 %r186, [%rd538];
ld.shared.u64 %rd539, [%rd509+5256];
shr.u64 %rd540, %rd539, %r81;
and.b64 %rd541, %rd515, %rd540;
shl.b64 %rd542, %rd541, 2;
add.s64 %rd543, %rd317, %rd542;
ld.shared.u32 %r187, [%rd543];
ld.shared.u64 %rd544, [%rd509+6280];
shr.u64 %rd545, %rd544, %r81;
and.b64 %rd546, %rd515, %rd545;
shl.b64 %rd547, %rd546, 2;
add.s64 %rd548, %rd317, %rd547;
ld.shared.u32 %r188, [%rd548];
shr.s64 %rd549, %rd510, 63;
and.b64 %rd550, %rd549, -9223372036854775807;
add.s64 %rd551, %rd550, -1;
xor.b64 %rd552, %rd551, %rd510;
shr.s64 %rd553, %rd519, 63;
and.b64 %rd554, %rd553, -9223372036854775807;
add.s64 %rd555, %rd554, -1;
xor.b64 %rd556, %rd555, %rd519;
shr.s64 %rd557, %rd524, 63;
and.b64 %rd558, %rd557, -9223372036854775807;
add.s64 %rd559, %rd558, -1;
xor.b64 %rd560, %rd559, %rd524;
shr.s64 %rd561, %rd529, 63;
and.b64 %rd562, %rd561, -9223372036854775807;
add.s64 %rd563, %rd562, -1;
xor.b64 %rd564, %rd563, %rd529;
shr.s64 %rd565, %rd534, 63;
and.b64 %rd566, %rd565, -9223372036854775807;
add.s64 %rd567, %rd566, -1;
xor.b64 %rd568, %rd567, %rd534;
shr.s64 %rd569, %rd539, 63;
and.b64 %rd570, %rd569, -9223372036854775807;
add.s64 %rd571, %rd570, -1;
xor.b64 %rd572, %rd571, %rd539;
shr.s64 %rd573, %rd544, 63;
and.b64 %rd574, %rd573, -9223372036854775807;
add.s64 %rd575, %rd574, -1;
xor.b64 %rd576, %rd575, %rd544;
ld.shared.u32 %r189, [%rd518];
add.s32 %r190, %r10, %r189;
cvt.s64.s32	%rd94, %r190;
mul.wide.s32 %rd578, %r190, 8;
add.s64 %rd579, %rd2, %rd578;
st.global.u64 [%rd579], %rd552;
add.s32 %r191, %r10, 128;
add.s32 %r192, %r191, %r183;
cvt.s64.s32	%rd95, %r192;
mul.wide.s32 %rd580, %r192, 8;
add.s64 %rd581, %rd2, %rd580;
st.global.u64 [%rd581], %rd556;
add.s32 %r193, %r191, %r184;
add.s32 %r194, %r193, 128;
cvt.s64.s32	%rd96, %r194;
mul.wide.s32 %rd582, %r194, 8;
add.s64 %rd583, %rd2, %rd582;
st.global.u64 [%rd583], %rd560;
add.s32 %r195, %r191, %r185;
add.s32 %r196, %r195, 256;
cvt.s64.s32	%rd97, %r196;
mul.wide.s32 %rd584, %r196, 8;
add.s64 %rd585, %rd2, %rd584;
st.global.u64 [%rd585], %rd564;
add.s32 %r197, %r191, %r186;
add.s32 %r198, %r197, 384;
cvt.s64.s32	%rd98, %r198;
mul.wide.s32 %rd586, %r198, 8;
add.s64 %rd587, %rd2, %rd586;
st.global.u64 [%rd587], %rd568;
add.s32 %r199, %r191, %r187;
add.s32 %r200, %r199, 512;
cvt.s64.s32	%rd99, %r200;
mul.wide.s32 %rd588, %r200, 8;
add.s64 %rd589, %rd2, %rd588;
st.global.u64 [%rd589], %rd572;
add.s32 %r201, %r191, %r188;
add.s32 %r202, %r201, 640;
cvt.s64.s32	%rd100, %r202;
mul.wide.s32 %rd590, %r202, 8;
add.s64 %rd591, %rd2, %rd590;
st.global.u64 [%rd591], %rd576;
bar.sync 0;
add.s64 %rd593, %rd165, %rd336;

	ld.global.nc.u64 %rd592, [%rd593];

	add.s64 %rd595, %rd165, %rd339;

	ld.global.nc.u64 %rd594, [%rd595];

	add.s64 %rd597, %rd165, %rd342;

	ld.global.nc.u64 %rd596, [%rd597];

	add.s64 %rd599, %rd165, %rd345;

	ld.global.nc.u64 %rd598, [%rd599];

	add.s64 %rd601, %rd165, %rd348;

	ld.global.nc.u64 %rd600, [%rd601];

	add.s64 %rd603, %rd165, %rd351;

	ld.global.nc.u64 %rd602, [%rd603];

	add.s64 %rd605, %rd165, %rd354;

	ld.global.nc.u64 %rd604, [%rd605];

	bar.sync 0;
st.shared.u64 [%rd86], %rd592;
st.shared.u64 [%rd87], %rd594;
st.shared.u64 [%rd88], %rd596;
st.shared.u64 [%rd89], %rd598;
st.shared.u64 [%rd90], %rd600;
st.shared.u64 [%rd91], %rd602;
st.shared.u64 [%rd92], %rd604;
bar.sync 0;
ld.shared.f64 %fd65, [%rd93+-48];
ld.shared.f64 %fd66, [%rd93+976];
ld.shared.f64 %fd67, [%rd93+2000];
ld.shared.f64 %fd68, [%rd93+3024];
ld.shared.f64 %fd69, [%rd93+4048];
ld.shared.f64 %fd70, [%rd93+5072];
ld.shared.f64 %fd71, [%rd93+6096];
shl.b64 %rd629, %rd94, 3;
add.s64 %rd630, %rd1, %rd629;
st.global.f64 [%rd630], %fd65;
shl.b64 %rd631, %rd95, 3;
add.s64 %rd632, %rd1, %rd631;
st.global.f64 [%rd632], %fd66;
shl.b64 %rd633, %rd96, 3;
add.s64 %rd634, %rd1, %rd633;
st.global.f64 [%rd634], %fd67;
shl.b64 %rd635, %rd97, 3;
add.s64 %rd636, %rd1, %rd635;
st.global.f64 [%rd636], %fd68;
shl.b64 %rd637, %rd98, 3;
add.s64 %rd638, %rd1, %rd637;
st.global.f64 [%rd638], %fd69;
shl.b64 %rd639, %rd99, 3;
add.s64 %rd640, %rd1, %rd639;
st.global.f64 [%rd640], %fd70;
shl.b64 %rd641, %rd100, 3;
add.s64 %rd642, %rd1, %rd641;
st.global.f64 [%rd642], %fd71;
bar.sync 0;
add.s32 %r335, %r334, 896;
setp.le.s32	%p53, %r335, %r317;
mov.u32 %r333, %r334;
@%p53 bra BB84_73;

BB84_80:
setp.le.s32	%p54, %r317, %r333;
@%p54 bra BB84_143;

sub.s32 %r51, %r317, %r333;
cvt.s64.s32	%rd108, %r333;
mad.lo.s32 %r52, %r10, -7, %r51;
mul.lo.s32 %r53, %r10, 7;
mov.u64 %rd643, 9223372036854775807;
setp.lt.s32	%p55, %r52, 1;
mov.u64 %rd1009, %rd643;
@%p55 bra BB84_83;

cvt.s64.s32	%rd646, %r53;
add.s64 %rd647, %rd646, %rd108;
shl.b64 %rd648, %rd647, 3;
add.s64 %rd645, %rd163, %rd648;

	ld.global.nc.u64 %rd644, [%rd645];

	mov.u64 %rd1009, %rd644;

BB84_83:
mov.u64 %rd110, %rd1009;
setp.lt.s32	%p56, %r52, 2;
mov.u64 %rd1008, %rd643;
@%p56 bra BB84_85;

add.s32 %r210, %r53, 1;
cvt.s64.s32	%rd652, %r210;
add.s64 %rd653, %rd652, %rd108;
shl.b64 %rd654, %rd653, 3;
add.s64 %rd651, %rd163, %rd654;

	ld.global.nc.u64 %rd1008, [%rd651];


BB84_85:
setp.lt.s32	%p57, %r52, 3;
mov.u64 %rd1007, %rd643;
@%p57 bra BB84_87;

add.s32 %r211, %r53, 2;
cvt.s64.s32	%rd658, %r211;
add.s64 %rd659, %rd658, %rd108;
shl.b64 %rd660, %rd659, 3;
add.s64 %rd657, %rd163, %rd660;

	ld.global.nc.u64 %rd1007, [%rd657];


BB84_87:
setp.lt.s32	%p58, %r52, 4;
mov.u64 %rd1006, %rd643;
@%p58 bra BB84_89;

add.s32 %r212, %r53, 3;
cvt.s64.s32	%rd664, %r212;
add.s64 %rd665, %rd664, %rd108;
shl.b64 %rd666, %rd665, 3;
add.s64 %rd663, %rd163, %rd666;

	ld.global.nc.u64 %rd1006, [%rd663];


BB84_89:
setp.lt.s32	%p59, %r52, 5;
mov.u64 %rd1005, %rd643;
@%p59 bra BB84_91;

add.s32 %r213, %r53, 4;
cvt.s64.s32	%rd670, %r213;
add.s64 %rd671, %rd670, %rd108;
shl.b64 %rd672, %rd671, 3;
add.s64 %rd669, %rd163, %rd672;

	ld.global.nc.u64 %rd1005, [%rd669];


BB84_91:
setp.lt.s32	%p60, %r52, 6;
mov.u64 %rd1004, %rd643;
@%p60 bra BB84_93;

add.s32 %r214, %r53, 5;
cvt.s64.s32	%rd676, %r214;
add.s64 %rd677, %rd676, %rd108;
shl.b64 %rd678, %rd677, 3;
add.s64 %rd675, %rd163, %rd678;

	ld.global.nc.u64 %rd1004, [%rd675];


BB84_93:
setp.lt.s32	%p61, %r52, 7;
mov.u64 %rd1003, %rd643;
@%p61 bra BB84_95;

add.s32 %r215, %r53, 6;
cvt.s64.s32	%rd682, %r215;
add.s64 %rd683, %rd682, %rd108;
shl.b64 %rd684, %rd683, 3;
add.s64 %rd681, %rd163, %rd684;

	ld.global.nc.u64 %rd1003, [%rd681];


BB84_95:
bar.sync 0;
shr.s64 %rd685, %rd110, 63;
or.b64 %rd686, %rd685, -9223372036854775808;
xor.b64 %rd123, %rd686, %rd110;
shr.s64 %rd687, %rd1008, 63;
or.b64 %rd688, %rd687, -9223372036854775808;
xor.b64 %rd124, %rd688, %rd1008;
shr.s64 %rd689, %rd1007, 63;
or.b64 %rd690, %rd689, -9223372036854775808;
xor.b64 %rd125, %rd690, %rd1007;
shr.s64 %rd691, %rd1006, 63;
or.b64 %rd692, %rd691, -9223372036854775808;
xor.b64 %rd126, %rd692, %rd1006;
shr.s64 %rd693, %rd1005, 63;
or.b64 %rd694, %rd693, -9223372036854775808;
xor.b64 %rd127, %rd694, %rd1005;
shr.s64 %rd695, %rd1004, 63;
or.b64 %rd696, %rd695, -9223372036854775808;
xor.b64 %rd128, %rd696, %rd1004;
shr.s64 %rd697, %rd1003, 63;
or.b64 %rd698, %rd697, -9223372036854775808;
xor.b64 %rd129, %rd698, %rd1003;
cvt.s64.s32	%rd130, %r10;
mul.wide.s32 %rd699, %r10, 8;
mov.u64 %rd700, _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage;
add.s64 %rd701, %rd700, 184;
add.s64 %rd702, %rd701, %rd699;
mov.u64 %rd703, 0;
st.shared.u64 [%rd702], %rd703;
st.shared.u64 [%rd702+1024], %rd703;
st.shared.u64 [%rd702+2048], %rd703;
st.shared.u64 [%rd702+3072], %rd703;
st.shared.u64 [%rd702+4096], %rd703;
st.shared.u64 [%rd702+5120], %rd703;
st.shared.u64 [%rd702+6144], %rd703;
st.shared.u64 [%rd702+7168], %rd703;
st.shared.u64 [%rd702+8192], %rd703;
mov.u64 %rd704, 1;
shl.b64 %rd705, %rd704, %r82;
add.s64 %rd706, %rd705, 4294967295;
shr.u64 %rd707, %rd123, %r81;
and.b64 %rd708, %rd707, %rd706;
and.b64 %rd709, %rd708, 4294967288;
shl.b64 %rd710, %rd708, 10;
and.b64 %rd711, %rd710, 7168;
add.s64 %rd712, %rd701, %rd711;
add.s64 %rd713, %rd712, %rd699;
shr.u64 %rd714, %rd709, 2;
add.s64 %rd131, %rd713, %rd714;
ld.shared.u16 %r54, [%rd131];
add.s32 %r216, %r54, 1;
st.shared.u16 [%rd131], %r216;
shr.u64 %rd715, %rd124, %r81;
and.b64 %rd716, %rd715, %rd706;
and.b64 %rd717, %rd716, 4294967288;
shl.b64 %rd718, %rd716, 10;
and.b64 %rd719, %rd718, 7168;
add.s64 %rd720, %rd701, %rd719;
add.s64 %rd721, %rd720, %rd699;
shr.u64 %rd722, %rd717, 2;
add.s64 %rd132, %rd721, %rd722;
ld.shared.u16 %r55, [%rd132];
add.s32 %r217, %r55, 1;
st.shared.u16 [%rd132], %r217;
shr.u64 %rd723, %rd125, %r81;
and.b64 %rd724, %rd723, %rd706;
and.b64 %rd725, %rd724, 4294967288;
shl.b64 %rd726, %rd724, 10;
and.b64 %rd727, %rd726, 7168;
add.s64 %rd728, %rd701, %rd727;
add.s64 %rd729, %rd728, %rd699;
shr.u64 %rd730, %rd725, 2;
add.s64 %rd133, %rd729, %rd730;
ld.shared.u16 %r56, [%rd133];
add.s32 %r218, %r56, 1;
st.shared.u16 [%rd133], %r218;
shr.u64 %rd731, %rd126, %r81;
and.b64 %rd732, %rd731, %rd706;
and.b64 %rd733, %rd732, 4294967288;
shl.b64 %rd734, %rd732, 10;
and.b64 %rd735, %rd734, 7168;
add.s64 %rd736, %rd701, %rd735;
add.s64 %rd737, %rd736, %rd699;
shr.u64 %rd738, %rd733, 2;
add.s64 %rd134, %rd737, %rd738;
ld.shared.u16 %r57, [%rd134];
add.s32 %r219, %r57, 1;
st.shared.u16 [%rd134], %r219;
shr.u64 %rd739, %rd127, %r81;
and.b64 %rd740, %rd739, %rd706;
and.b64 %rd741, %rd740, 4294967288;
shl.b64 %rd742, %rd740, 10;
and.b64 %rd743, %rd742, 7168;
add.s64 %rd744, %rd701, %rd743;
add.s64 %rd745, %rd744, %rd699;
shr.u64 %rd746, %rd741, 2;
add.s64 %rd135, %rd745, %rd746;
ld.shared.u16 %r58, [%rd135];
add.s32 %r220, %r58, 1;
st.shared.u16 [%rd135], %r220;
shr.u64 %rd747, %rd128, %r81;
and.b64 %rd748, %rd747, %rd706;
and.b64 %rd749, %rd748, 4294967288;
shl.b64 %rd750, %rd748, 10;
and.b64 %rd751, %rd750, 7168;
add.s64 %rd752, %rd701, %rd751;
add.s64 %rd753, %rd752, %rd699;
shr.u64 %rd754, %rd749, 2;
add.s64 %rd136, %rd753, %rd754;
ld.shared.u16 %r59, [%rd136];
add.s32 %r221, %r59, 1;
st.shared.u16 [%rd136], %r221;
shr.u64 %rd755, %rd129, %r81;
and.b64 %rd756, %rd755, %rd706;
and.b64 %rd757, %rd756, 4294967288;
shl.b64 %rd758, %rd756, 10;
and.b64 %rd759, %rd758, 7168;
add.s64 %rd760, %rd701, %rd759;
add.s64 %rd761, %rd760, %rd699;
shr.u64 %rd762, %rd757, 2;
add.s64 %rd137, %rd761, %rd762;
ld.shared.u16 %r60, [%rd137];
add.s32 %r222, %r60, 1;
st.shared.u16 [%rd137], %r222;
bar.sync 0;
mul.lo.s64 %rd773, %rd130, 72;
add.s64 %rd775, %rd700, %rd773;
ld.shared.u64 %rd138, [%rd775+192];
ld.shared.u64 %rd139, [%rd775+184];
add.s64 %rd776, %rd138, %rd139;
ld.shared.u64 %rd140, [%rd775+200];
add.s64 %rd777, %rd776, %rd140;
ld.shared.u64 %rd141, [%rd775+208];
add.s64 %rd778, %rd777, %rd141;
ld.shared.u64 %rd142, [%rd775+216];
add.s64 %rd779, %rd778, %rd142;
ld.shared.u64 %rd143, [%rd775+224];
add.s64 %rd780, %rd779, %rd143;
ld.shared.u64 %rd144, [%rd775+232];
add.s64 %rd781, %rd780, %rd144;
ld.shared.u64 %rd145, [%rd775+240];
add.s64 %rd782, %rd781, %rd145;
ld.shared.u64 %rd783, [%rd775+248];
add.s64 %rd764, %rd782, %rd783;

	mov.u32 %r223, %laneid;

	mov.u32 %r224, 1;
mov.u32 %r233, 0;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd764; shfl.up.b32 lo|p, lo, %r224, %r233; shfl.up.b32 hi|p, hi, %r224, %r233; mov.b64 %rd763, {lo, hi}; @p add.u64 %rd763, %rd763, %rd764;}

	mov.u32 %r226, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd763; shfl.up.b32 lo|p, lo, %r226, %r233; shfl.up.b32 hi|p, hi, %r226, %r233; mov.b64 %rd765, {lo, hi}; @p add.u64 %rd765, %rd765, %rd763;}

	mov.u32 %r228, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd765; shfl.up.b32 lo|p, lo, %r228, %r233; shfl.up.b32 hi|p, hi, %r228, %r233; mov.b64 %rd767, {lo, hi}; @p add.u64 %rd767, %rd767, %rd765;}

	mov.u32 %r230, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd767; shfl.up.b32 lo|p, lo, %r230, %r233; shfl.up.b32 hi|p, hi, %r230, %r233; mov.b64 %rd769, {lo, hi}; @p add.u64 %rd769, %rd769, %rd767;}

	mov.u32 %r232, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd769; shfl.up.b32 lo|p, lo, %r232, %r233; shfl.up.b32 hi|p, hi, %r232, %r233; mov.b64 %rd771, {lo, hi}; @p add.u64 %rd771, %rd771, %rd769;}

	setp.ne.s32	%p62, %r223, 31;
@%p62 bra BB84_97;

shr.s32 %r235, %r10, 31;
shr.u32 %r236, %r235, 27;
add.s32 %r237, %r10, %r236;
shr.s32 %r238, %r237, 5;
mul.wide.s32 %rd784, %r238, 8;
add.s64 %rd786, %rd700, %rd784;
st.shared.u64 [%rd786+144], %rd771;

BB84_97:
sub.s64 %rd148, %rd771, %rd764;
bar.sync 0;
and.b32 %r239, %r10, -32;
setp.eq.s32	%p63, %r239, 32;
ld.shared.u64 %rd788, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+144];
selp.b64	%rd789, %rd788, 0, %p63;
add.s64 %rd790, %rd148, %rd789;
ld.shared.u64 %rd791, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+152];
add.s64 %rd792, %rd791, %rd788;
setp.eq.s32	%p64, %r239, 64;
selp.b64	%rd793, %rd792, 0, %p64;
add.s64 %rd794, %rd790, %rd793;
ld.shared.u64 %rd795, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+160];
add.s64 %rd796, %rd792, %rd795;
setp.eq.s32	%p65, %r239, 96;
selp.b64	%rd797, %rd796, 0, %p65;
add.s64 %rd798, %rd794, %rd797;
ld.shared.u64 %rd799, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+168];
add.s64 %rd800, %rd796, %rd799;
shl.b64 %rd801, %rd800, 16;
add.s64 %rd802, %rd801, %rd798;
shl.b64 %rd803, %rd800, 32;
add.s64 %rd804, %rd803, %rd802;
shl.b64 %rd805, %rd800, 48;
add.s64 %rd806, %rd805, %rd804;
add.s64 %rd807, %rd139, %rd806;
add.s64 %rd808, %rd807, %rd138;
add.s64 %rd809, %rd808, %rd140;
add.s64 %rd810, %rd809, %rd141;
add.s64 %rd811, %rd810, %rd142;
add.s64 %rd812, %rd811, %rd143;
add.s64 %rd813, %rd812, %rd144;
add.s64 %rd814, %rd813, %rd145;
mul.wide.s32 %rd815, %r10, 72;
add.s64 %rd816, %rd700, %rd815;
st.shared.u64 [%rd816+184], %rd806;
st.shared.u64 [%rd816+192], %rd807;
st.shared.u64 [%rd816+200], %rd808;
st.shared.u64 [%rd816+208], %rd809;
st.shared.u64 [%rd816+216], %rd810;
st.shared.u64 [%rd816+224], %rd811;
st.shared.u64 [%rd816+232], %rd812;
st.shared.u64 [%rd816+240], %rd813;
st.shared.u64 [%rd816+248], %rd814;
bar.sync 0;
ld.shared.u16 %r241, [%rd131];
add.s32 %r62, %r241, %r54;
ld.shared.u16 %r242, [%rd132];
add.s32 %r63, %r242, %r55;
ld.shared.u16 %r243, [%rd133];
add.s32 %r64, %r243, %r56;
ld.shared.u16 %r244, [%rd134];
add.s32 %r65, %r244, %r57;
ld.shared.u16 %r245, [%rd135];
add.s32 %r66, %r245, %r58;
ld.shared.u16 %r246, [%rd136];
add.s32 %r67, %r246, %r59;
ld.shared.u16 %r247, [%rd137];
add.s32 %r68, %r247, %r60;
setp.gt.s32	%p66, %r10, 31;
@%p66 bra BB84_99;

and.b32 %r249, %r10, 7;
shr.s32 %r250, %r10, 3;
add.s32 %r251, %r249, 1;
mul.wide.u32 %rd817, %r251, 1024;
add.s64 %rd819, %rd700, %rd817;
mul.wide.s32 %rd820, %r250, 2;
add.s64 %rd821, %rd819, %rd820;
ld.shared.u16 %r344, [%rd821+184];

BB84_99:
@%p9 bra BB84_101;

mov.u32 %r314, 0;
mov.u32 %r313, 1;

	shfl.up.b32 %r253, %r344, %r313, %r314;

	setp.eq.s32	%p68, %r10, 0;
selp.b32	%r258, 0, %r253, %p68;
sub.s32 %r259, %r343, %r258;
mul.wide.u32 %rd822, %r10, 4;
add.s64 %rd824, %rd700, %rd822;
st.shared.u32 [%rd824], %r259;

BB84_101:
bar.sync 0;
mul.wide.u32 %rd825, %r62, 8;
add.s64 %rd827, %rd825, %rd700;
add.s64 %rd149, %rd827, 136;
st.shared.u64 [%rd827+136], %rd123;
mul.wide.u32 %rd828, %r63, 8;
add.s64 %rd829, %rd828, %rd700;
add.s64 %rd150, %rd829, 136;
st.shared.u64 [%rd829+136], %rd124;
mul.wide.u32 %rd830, %r64, 8;
add.s64 %rd831, %rd830, %rd700;
add.s64 %rd151, %rd831, 136;
st.shared.u64 [%rd831+136], %rd125;
mul.wide.u32 %rd832, %r65, 8;
add.s64 %rd833, %rd832, %rd700;
add.s64 %rd152, %rd833, 136;
st.shared.u64 [%rd833+136], %rd126;
mul.wide.u32 %rd834, %r66, 8;
add.s64 %rd835, %rd834, %rd700;
add.s64 %rd153, %rd835, 136;
st.shared.u64 [%rd835+136], %rd127;
mul.wide.u32 %rd836, %r67, 8;
add.s64 %rd837, %rd836, %rd700;
add.s64 %rd154, %rd837, 136;
st.shared.u64 [%rd837+136], %rd128;
mul.wide.u32 %rd838, %r68, 8;
add.s64 %rd839, %rd838, %rd700;
add.s64 %rd155, %rd839, 136;
st.shared.u64 [%rd839+136], %rd129;
bar.sync 0;
mul.wide.s32 %rd986, %r10, 8;
ld.param.u32 %r311, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE18PtxDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6];
add.s64 %rd842, %rd700, %rd986;
add.s32 %r71, %r10, 128;
and.b64 %rd846, %rd706, 4294967295;
ld.shared.u64 %rd156, [%rd842+136];
shr.u64 %rd847, %rd156, %r311;
and.b64 %rd848, %rd846, %rd847;
shl.b64 %rd849, %rd848, 2;
add.s64 %rd850, %rd700, %rd849;
ld.shared.u32 %r72, [%rd850];
ld.shared.u64 %rd157, [%rd842+1160];
shr.u64 %rd851, %rd157, %r311;
and.b64 %rd852, %rd846, %rd851;
shl.b64 %rd853, %rd852, 2;
add.s64 %rd854, %rd700, %rd853;
ld.shared.u32 %r73, [%rd854];
ld.shared.u64 %rd158, [%rd842+2184];
shr.u64 %rd855, %rd158, %r311;
and.b64 %rd856, %rd846, %rd855;
shl.b64 %rd857, %rd856, 2;
add.s64 %rd858, %rd700, %rd857;
ld.shared.u32 %r74, [%rd858];
ld.shared.u64 %rd159, [%rd842+3208];
shr.u64 %rd859, %rd159, %r311;
and.b64 %rd860, %rd846, %rd859;
shl.b64 %rd861, %rd860, 2;
add.s64 %rd862, %rd700, %rd861;
ld.shared.u32 %r75, [%rd862];
ld.shared.u64 %rd160, [%rd842+4232];
shr.u64 %rd863, %rd160, %r311;
and.b64 %rd864, %rd846, %rd863;
shl.b64 %rd865, %rd864, 2;
add.s64 %rd866, %rd700, %rd865;
ld.shared.u32 %r76, [%rd866];
ld.shared.u64 %rd161, [%rd842+5256];
shr.u64 %rd867, %rd161, %r311;
and.b64 %rd868, %rd846, %rd867;
shl.b64 %rd869, %rd868, 2;
add.s64 %rd870, %rd700, %rd869;
ld.shared.u32 %r77, [%rd870];
ld.shared.u64 %rd162, [%rd842+6280];
shr.u64 %rd871, %rd162, %r311;
and.b64 %rd872, %rd846, %rd871;
shl.b64 %rd873, %rd872, 2;
add.s64 %rd874, %rd700, %rd873;
ld.shared.u32 %r78, [%rd874];
setp.ge.s32	%p69, %r10, %r51;
@%p69 bra BB84_103;

shr.s64 %rd875, %rd156, 63;
and.b64 %rd876, %rd875, -9223372036854775807;
add.s64 %rd877, %rd876, -1;
xor.b64 %rd878, %rd877, %rd156;
add.s32 %r262, %r10, %r72;
mul.wide.s32 %rd880, %r262, 8;
add.s64 %rd881, %rd2, %rd880;
st.global.u64 [%rd881], %rd878;

BB84_103:
setp.ge.s32	%p70, %r71, %r51;
@%p70 bra BB84_105;

shr.s64 %rd882, %rd157, 63;
and.b64 %rd883, %rd882, -9223372036854775807;
add.s64 %rd884, %rd883, -1;
xor.b64 %rd885, %rd884, %rd157;
add.s32 %r263, %r71, %r73;
mul.wide.s32 %rd887, %r263, 8;
add.s64 %rd888, %rd2, %rd887;
st.global.u64 [%rd888], %rd885;

BB84_105:
add.s32 %r264, %r71, 128;
setp.ge.s32	%p71, %r264, %r51;
@%p71 bra BB84_107;

shr.s64 %rd889, %rd158, 63;
and.b64 %rd890, %rd889, -9223372036854775807;
add.s64 %rd891, %rd890, -1;
xor.b64 %rd892, %rd891, %rd158;
add.s32 %r265, %r71, %r74;
add.s32 %r266, %r265, 128;
mul.wide.s32 %rd894, %r266, 8;
add.s64 %rd895, %rd2, %rd894;
st.global.u64 [%rd895], %rd892;

BB84_107:
add.s32 %r267, %r71, 256;
setp.ge.s32	%p72, %r267, %r51;
@%p72 bra BB84_109;

shr.s64 %rd896, %rd159, 63;
and.b64 %rd897, %rd896, -9223372036854775807;
add.s64 %rd898, %rd897, -1;
xor.b64 %rd899, %rd898, %rd159;
add.s32 %r268, %r71, %r75;
add.s32 %r269, %r268, 256;
mul.wide.s32 %rd901, %r269, 8;
add.s64 %rd902, %rd2, %rd901;
st.global.u64 [%rd902], %rd899;

BB84_109:
add.s32 %r270, %r71, 384;
setp.ge.s32	%p73, %r270, %r51;
@%p73 bra BB84_111;

shr.s64 %rd903, %rd160, 63;
and.b64 %rd904, %rd903, -9223372036854775807;
add.s64 %rd905, %rd904, -1;
xor.b64 %rd906, %rd905, %rd160;
add.s32 %r271, %r71, %r76;
add.s32 %r272, %r271, 384;
mul.wide.s32 %rd908, %r272, 8;
add.s64 %rd909, %rd2, %rd908;
st.global.u64 [%rd909], %rd906;

BB84_111:
add.s32 %r273, %r71, 512;
setp.ge.s32	%p74, %r273, %r51;
@%p74 bra BB84_113;

shr.s64 %rd910, %rd161, 63;
and.b64 %rd911, %rd910, -9223372036854775807;
add.s64 %rd912, %rd911, -1;
xor.b64 %rd913, %rd912, %rd161;
add.s32 %r274, %r71, %r77;
add.s32 %r275, %r274, 512;
mul.wide.s32 %rd915, %r275, 8;
add.s64 %rd916, %rd2, %rd915;
st.global.u64 [%rd916], %rd913;

BB84_113:
add.s32 %r276, %r71, 640;
setp.ge.s32	%p75, %r276, %r51;
@%p75 bra BB84_115;

shr.s64 %rd917, %rd162, 63;
and.b64 %rd918, %rd917, -9223372036854775807;
add.s64 %rd919, %rd918, -1;
xor.b64 %rd920, %rd919, %rd162;
add.s32 %r277, %r71, %r78;
add.s32 %r278, %r277, 640;
mul.wide.s32 %rd922, %r278, 8;
add.s64 %rd923, %rd2, %rd922;
st.global.u64 [%rd923], %rd920;

BB84_115:
setp.gt.s32	%p5, %r52, 0;
bar.sync 0;
@!%p5 bra BB84_117;
bra.uni BB84_116;

BB84_116:
mul.lo.s32 %r312, %r10, 7;
cvt.s64.s32	%rd926, %r312;
add.s64 %rd927, %rd926, %rd108;
shl.b64 %rd928, %rd927, 3;
add.s64 %rd925, %rd165, %rd928;

	ld.global.nc.u64 %rd924, [%rd925];

	mov.b64 %fd65, %rd924;

BB84_117:
@%p56 bra BB84_119;

mad.lo.s32 %r282, %r10, 7, 1;
cvt.s64.s32	%rd931, %r282;
add.s64 %rd932, %rd931, %rd108;
shl.b64 %rd933, %rd932, 3;
add.s64 %rd930, %rd165, %rd933;

	ld.global.nc.u64 %rd929, [%rd930];

	mov.b64 %fd66, %rd929;

BB84_119:
@%p57 bra BB84_121;

mad.lo.s32 %r284, %r10, 7, 2;
cvt.s64.s32	%rd936, %r284;
add.s64 %rd937, %rd936, %rd108;
shl.b64 %rd938, %rd937, 3;
add.s64 %rd935, %rd165, %rd938;

	ld.global.nc.u64 %rd934, [%rd935];

	mov.b64 %fd67, %rd934;

BB84_121:
@%p58 bra BB84_123;

mad.lo.s32 %r286, %r10, 7, 3;
cvt.s64.s32	%rd941, %r286;
add.s64 %rd942, %rd941, %rd108;
shl.b64 %rd943, %rd942, 3;
add.s64 %rd940, %rd165, %rd943;

	ld.global.nc.u64 %rd939, [%rd940];

	mov.b64 %fd68, %rd939;

BB84_123:
@%p59 bra BB84_125;

mad.lo.s32 %r288, %r10, 7, 4;
cvt.s64.s32	%rd946, %r288;
add.s64 %rd947, %rd946, %rd108;
shl.b64 %rd948, %rd947, 3;
add.s64 %rd945, %rd165, %rd948;

	ld.global.nc.u64 %rd944, [%rd945];

	mov.b64 %fd69, %rd944;

BB84_125:
@%p60 bra BB84_127;

mad.lo.s32 %r290, %r10, 7, 5;
cvt.s64.s32	%rd951, %r290;
add.s64 %rd952, %rd951, %rd108;
shl.b64 %rd953, %rd952, 3;
add.s64 %rd950, %rd165, %rd953;

	ld.global.nc.u64 %rd949, [%rd950];

	mov.b64 %fd70, %rd949;

BB84_127:
@%p61 bra BB84_129;

mad.lo.s32 %r292, %r10, 7, 6;
cvt.s64.s32	%rd956, %r292;
add.s64 %rd957, %rd956, %rd108;
shl.b64 %rd958, %rd957, 3;
add.s64 %rd955, %rd165, %rd958;

	ld.global.nc.u64 %rd954, [%rd955];

	mov.b64 %fd71, %rd954;

BB84_129:
setp.lt.s32	%p6, %r10, %r51;
bar.sync 0;
st.shared.f64 [%rd149], %fd65;
st.shared.f64 [%rd150], %fd66;
st.shared.f64 [%rd151], %fd67;
st.shared.f64 [%rd152], %fd68;
st.shared.f64 [%rd153], %fd69;
st.shared.f64 [%rd154], %fd70;
st.shared.f64 [%rd155], %fd71;
bar.sync 0;
ld.shared.f64 %fd43, [%rd842+1160];
ld.shared.f64 %fd44, [%rd842+2184];
ld.shared.f64 %fd45, [%rd842+3208];
ld.shared.f64 %fd46, [%rd842+4232];
ld.shared.f64 %fd47, [%rd842+5256];
ld.shared.f64 %fd48, [%rd842+6280];
@!%p6 bra BB84_131;
bra.uni BB84_130;

BB84_130:
ld.shared.f64 %fd57, [%rd842+136];
add.s32 %r294, %r10, %r72;
mul.wide.s32 %rd966, %r294, 8;
add.s64 %rd967, %rd1, %rd966;
st.global.f64 [%rd967], %fd57;

BB84_131:
@%p70 bra BB84_133;

add.s32 %r295, %r71, %r73;
mul.wide.s32 %rd969, %r295, 8;
add.s64 %rd970, %rd1, %rd969;
st.global.f64 [%rd970], %fd43;

BB84_133:
@%p71 bra BB84_135;

add.s32 %r297, %r71, %r74;
add.s32 %r298, %r297, 128;
mul.wide.s32 %rd972, %r298, 8;
add.s64 %rd973, %rd1, %rd972;
st.global.f64 [%rd973], %fd44;

BB84_135:
@%p72 bra BB84_137;

add.s32 %r300, %r71, %r75;
add.s32 %r301, %r300, 256;
mul.wide.s32 %rd975, %r301, 8;
add.s64 %rd976, %rd1, %rd975;
st.global.f64 [%rd976], %fd45;

BB84_137:
@%p73 bra BB84_139;

add.s32 %r303, %r71, %r76;
add.s32 %r304, %r303, 384;
mul.wide.s32 %rd978, %r304, 8;
add.s64 %rd979, %rd1, %rd978;
st.global.f64 [%rd979], %fd46;

BB84_139:
@%p74 bra BB84_141;

add.s32 %r306, %r71, %r77;
add.s32 %r307, %r306, 512;
mul.wide.s32 %rd981, %r307, 8;
add.s64 %rd982, %rd1, %rd981;
st.global.f64 [%rd982], %fd47;

BB84_141:
@%p75 bra BB84_143;

add.s32 %r309, %r71, %r78;
add.s32 %r310, %r309, 640;
mul.wide.s32 %rd984, %r310, 8;
add.s64 %rd985, %rd1, %rd984;
st.global.f64 [%rd985], %fd48;

BB84_143:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE(
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_0,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_1,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_2,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_3,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_4,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_5,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7,
.param .u8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_8,
.param .u8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_9,
.param .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10[36]
)
.maxntid 128, 1, 1
{
.reg .pred %p<88>;
.reg .b16 %rs<3>;
.reg .b32 %r<345>;
.reg .f64 %fd<72>;
.reg .b64 %rd<986>;

	.shared .align 8 .b8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage[7240];

ld.param.u64 %rd155, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_0];
ld.param.u64 %rd156, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_1];
ld.param.u64 %rd157, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_2];
ld.param.u64 %rd158, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_3];
ld.param.u64 %rd159, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_4];
ld.param.u32 %r80, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_5];
ld.param.u32 %r81, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6];
ld.param.u32 %r82, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7];
ld.param.u32 %r91, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+32];
ld.param.u32 %r90, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+28];
ld.param.u32 %r88, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+20];
ld.param.u32 %r87, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+16];
ld.param.u32 %r86, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+12];
ld.param.u32 %r85, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+8];
ld.param.u32 %r83, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10];
ld.param.u32 %r84, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+4];
cvta.to.global.u64 %rd1, %rd158;
mov.u32 %r1, %ctaid.x;
setp.lt.s32	%p7, %r1, %r84;
@%p7 bra BB85_3;
bra.uni BB85_1;

BB85_3:
mul.lo.s32 %r342, %r1, %r85;
add.s32 %r317, %r342, %r85;
bra.uni BB85_4;

BB85_1:
mov.u32 %r317, %r91;
mov.u32 %r342, %r90;
setp.ge.s32	%p8, %r1, %r83;
@%p8 bra BB85_4;

mad.lo.s32 %r342, %r1, %r86, %r87;
add.s32 %r92, %r342, %r86;
min.s32 %r317, %r92, %r88;

BB85_4:
mov.u32 %r9, %r342;
cvta.to.global.u64 %rd2, %rd156;
mov.u32 %r10, %tid.x;
setp.gt.u32	%p9, %r10, 15;
@%p9 bra BB85_6;

cvta.to.global.u64 %rd160, %rd159;
mov.u32 %r96, %nctaid.x;
mul.lo.s32 %r97, %r96, %r10;
mul.wide.u32 %rd161, %r97, 4;
add.s64 %rd162, %rd160, %rd161;
ld.global.u32 %r98, [%rd162];
setp.eq.s32	%p10, %r98, 0;
setp.eq.s32	%p11, %r98, %r80;
or.pred %p12, %p10, %p11;
selp.u32	%r95, 1, 0, %p12;

	{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r95, 0; 
vote.all.pred %p2, %p1; 
selp.s32 %r94, 1, 0, %p2; 
}

	setp.ne.s32	%p13, %r94, 0;
selp.u16	%rs1, 1, 0, %p13;
st.shared.u8 [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+68], %rs1;
add.s32 %r99, %r97, %r1;
mul.wide.u32 %rd163, %r99, 4;
add.s64 %rd164, %rd160, %rd163;
ld.global.u32 %r343, [%rd164];

BB85_6:
bar.sync 0;
ld.shared.u8 %rs2, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+68];
setp.eq.s16	%p14, %rs2, 0;
add.s32 %r13, %r9, 896;
@%p14 bra BB85_71;

setp.gt.s32	%p15, %r13, %r317;
mov.u32 %r339, %r9;
@%p15 bra BB85_10;

cvt.s64.s32	%rd3, %r10;
add.s32 %r100, %r10, 128;
cvt.s64.s32	%rd4, %r100;
add.s32 %r101, %r10, 256;
cvt.s64.s32	%rd5, %r101;
add.s32 %r102, %r10, 384;
cvt.s64.s32	%rd6, %r102;
add.s32 %r103, %r10, 512;
cvt.s64.s32	%rd7, %r103;
add.s32 %r104, %r10, 640;
cvt.s64.s32	%rd8, %r104;
add.s32 %r105, %r10, 768;
cvt.s64.s32	%rd9, %r105;
mov.u32 %r340, %r9;
mov.u32 %r341, %r13;

BB85_9:
mov.u32 %r327, %r341;
mov.u32 %r15, %r340;
mov.u32 %r340, %r327;
cvt.s64.s32	%rd179, %r15;
add.s64 %rd10, %rd3, %rd179;
shl.b64 %rd180, %rd10, 3;
add.s64 %rd166, %rd155, %rd180;

	ld.global.nc.u64 %rd165, [%rd166];

	add.s64 %rd181, %rd4, %rd179;
shl.b64 %rd182, %rd181, 3;
add.s64 %rd168, %rd155, %rd182;

	ld.global.nc.u64 %rd167, [%rd168];

	add.s64 %rd183, %rd5, %rd179;
shl.b64 %rd184, %rd183, 3;
add.s64 %rd170, %rd155, %rd184;

	ld.global.nc.u64 %rd169, [%rd170];

	add.s64 %rd185, %rd6, %rd179;
shl.b64 %rd186, %rd185, 3;
add.s64 %rd172, %rd155, %rd186;

	ld.global.nc.u64 %rd171, [%rd172];

	add.s64 %rd187, %rd7, %rd179;
shl.b64 %rd188, %rd187, 3;
add.s64 %rd174, %rd155, %rd188;

	ld.global.nc.u64 %rd173, [%rd174];

	add.s64 %rd189, %rd8, %rd179;
shl.b64 %rd190, %rd189, 3;
add.s64 %rd176, %rd155, %rd190;

	ld.global.nc.u64 %rd175, [%rd176];

	add.s64 %rd191, %rd9, %rd179;
shl.b64 %rd192, %rd191, 3;
add.s64 %rd178, %rd155, %rd192;

	ld.global.nc.u64 %rd177, [%rd178];

	bar.sync 0;
add.s64 %rd194, %rd2, %rd180;
st.global.u64 [%rd194], %rd165;
st.global.u64 [%rd194+1024], %rd167;
st.global.u64 [%rd194+2048], %rd169;
st.global.u64 [%rd194+3072], %rd171;
st.global.u64 [%rd194+4096], %rd173;
st.global.u64 [%rd194+5120], %rd175;
st.global.u64 [%rd194+6144], %rd177;
add.s32 %r16, %r340, 896;
setp.le.s32	%p16, %r16, %r317;
mov.u32 %r328, %r340;
mov.u32 %r339, %r328;
mov.u32 %r341, %r16;
@%p16 bra BB85_9;

BB85_10:
mov.u32 %r17, %r339;
setp.le.s32	%p17, %r317, %r17;
@%p17 bra BB85_39;

sub.s32 %r18, %r317, %r17;
cvt.s64.s32	%rd18, %r17;
sub.s32 %r19, %r18, %r10;
setp.lt.s32	%p18, %r19, 1;
@%p18 bra BB85_13;

cvt.s64.s32	%rd198, %r10;
add.s64 %rd199, %rd198, %rd18;
shl.b64 %rd200, %rd199, 3;
add.s64 %rd197, %rd155, %rd200;

	ld.global.nc.u64 %rd966, [%rd197];


BB85_13:
setp.lt.s32	%p19, %r19, 129;
@%p19 bra BB85_15;

add.s32 %r106, %r10, 128;
cvt.s64.s32	%rd204, %r106;
add.s64 %rd205, %rd204, %rd18;
shl.b64 %rd206, %rd205, 3;
add.s64 %rd203, %rd155, %rd206;

	ld.global.nc.u64 %rd967, [%rd203];


BB85_15:
setp.lt.s32	%p20, %r19, 257;
@%p20 bra BB85_17;

add.s32 %r107, %r10, 256;
cvt.s64.s32	%rd210, %r107;
add.s64 %rd211, %rd210, %rd18;
shl.b64 %rd212, %rd211, 3;
add.s64 %rd209, %rd155, %rd212;

	ld.global.nc.u64 %rd968, [%rd209];


BB85_17:
setp.lt.s32	%p21, %r19, 385;
@%p21 bra BB85_19;

add.s32 %r108, %r10, 384;
cvt.s64.s32	%rd216, %r108;
add.s64 %rd217, %rd216, %rd18;
shl.b64 %rd218, %rd217, 3;
add.s64 %rd215, %rd155, %rd218;

	ld.global.nc.u64 %rd969, [%rd215];


BB85_19:
setp.lt.s32	%p22, %r19, 513;
@%p22 bra BB85_21;

add.s32 %r109, %r10, 512;
cvt.s64.s32	%rd222, %r109;
add.s64 %rd223, %rd222, %rd18;
shl.b64 %rd224, %rd223, 3;
add.s64 %rd221, %rd155, %rd224;

	ld.global.nc.u64 %rd970, [%rd221];


BB85_21:
setp.lt.s32	%p23, %r19, 641;
@%p23 bra BB85_23;

add.s32 %r110, %r10, 640;
cvt.s64.s32	%rd228, %r110;
add.s64 %rd229, %rd228, %rd18;
shl.b64 %rd230, %rd229, 3;
add.s64 %rd227, %rd155, %rd230;

	ld.global.nc.u64 %rd971, [%rd227];


BB85_23:
setp.lt.s32	%p24, %r19, 769;
@%p24 bra BB85_25;

add.s32 %r111, %r10, 768;
cvt.s64.s32	%rd234, %r111;
add.s64 %rd235, %rd234, %rd18;
shl.b64 %rd236, %rd235, 3;
add.s64 %rd233, %rd155, %rd236;

	ld.global.nc.u64 %rd972, [%rd233];


BB85_25:
bar.sync 0;
cvt.s64.s32	%rd237, %r10;
add.s64 %rd238, %rd237, %rd18;
shl.b64 %rd239, %rd238, 3;
add.s64 %rd33, %rd2, %rd239;
setp.le.s32	%p25, %r18, %r10;
@%p25 bra BB85_27;

st.global.u64 [%rd33], %rd966;

BB85_27:
add.s32 %r112, %r10, 128;
setp.ge.s32	%p26, %r112, %r18;
@%p26 bra BB85_29;

st.global.u64 [%rd33+1024], %rd967;

BB85_29:
add.s32 %r113, %r10, 256;
setp.ge.s32	%p27, %r113, %r18;
@%p27 bra BB85_31;

st.global.u64 [%rd33+2048], %rd968;

BB85_31:
add.s32 %r114, %r10, 384;
setp.ge.s32	%p28, %r114, %r18;
@%p28 bra BB85_33;

st.global.u64 [%rd33+3072], %rd969;

BB85_33:
add.s32 %r115, %r10, 512;
setp.ge.s32	%p29, %r115, %r18;
@%p29 bra BB85_35;

st.global.u64 [%rd33+4096], %rd970;

BB85_35:
add.s32 %r116, %r10, 640;
setp.ge.s32	%p30, %r116, %r18;
@%p30 bra BB85_37;

st.global.u64 [%rd33+5120], %rd971;

BB85_37:
add.s32 %r117, %r10, 768;
setp.ge.s32	%p31, %r117, %r18;
@%p31 bra BB85_39;

st.global.u64 [%rd33+6144], %rd972;

BB85_39:
mov.u32 %r336, %r9;
@%p15 bra BB85_42;

cvt.s64.s32	%rd34, %r10;
add.s32 %r118, %r10, 128;
cvt.s64.s32	%rd35, %r118;
add.s32 %r119, %r10, 256;
cvt.s64.s32	%rd36, %r119;
add.s32 %r120, %r10, 384;
cvt.s64.s32	%rd37, %r120;
add.s32 %r121, %r10, 512;
cvt.s64.s32	%rd38, %r121;
add.s32 %r122, %r10, 640;
cvt.s64.s32	%rd39, %r122;
add.s32 %r123, %r10, 768;
cvt.s64.s32	%rd40, %r123;
mov.u32 %r337, %r9;
mov.u32 %r338, %r13;

BB85_41:
mov.u32 %r329, %r338;
mov.u32 %r21, %r337;
mov.u32 %r337, %r329;
cvt.s64.s32	%rd254, %r21;
add.s64 %rd41, %rd34, %rd254;
shl.b64 %rd255, %rd41, 3;
add.s64 %rd241, %rd157, %rd255;

	ld.global.nc.u64 %rd240, [%rd241];

	add.s64 %rd256, %rd35, %rd254;
shl.b64 %rd257, %rd256, 3;
add.s64 %rd243, %rd157, %rd257;

	ld.global.nc.u64 %rd242, [%rd243];

	add.s64 %rd258, %rd36, %rd254;
shl.b64 %rd259, %rd258, 3;
add.s64 %rd245, %rd157, %rd259;

	ld.global.nc.u64 %rd244, [%rd245];

	add.s64 %rd260, %rd37, %rd254;
shl.b64 %rd261, %rd260, 3;
add.s64 %rd247, %rd157, %rd261;

	ld.global.nc.u64 %rd246, [%rd247];

	add.s64 %rd262, %rd38, %rd254;
shl.b64 %rd263, %rd262, 3;
add.s64 %rd249, %rd157, %rd263;

	ld.global.nc.u64 %rd248, [%rd249];

	add.s64 %rd264, %rd39, %rd254;
shl.b64 %rd265, %rd264, 3;
add.s64 %rd251, %rd157, %rd265;

	ld.global.nc.u64 %rd250, [%rd251];

	add.s64 %rd266, %rd40, %rd254;
shl.b64 %rd267, %rd266, 3;
add.s64 %rd253, %rd157, %rd267;

	ld.global.nc.u64 %rd252, [%rd253];

	bar.sync 0;
add.s64 %rd269, %rd1, %rd255;
st.global.u64 [%rd269], %rd240;
st.global.u64 [%rd269+1024], %rd242;
st.global.u64 [%rd269+2048], %rd244;
st.global.u64 [%rd269+3072], %rd246;
st.global.u64 [%rd269+4096], %rd248;
st.global.u64 [%rd269+5120], %rd250;
st.global.u64 [%rd269+6144], %rd252;
add.s32 %r338, %r337, 896;
setp.le.s32	%p33, %r338, %r317;
mov.u32 %r336, %r337;
@%p33 bra BB85_41;

BB85_42:
setp.le.s32	%p34, %r317, %r336;
@%p34 bra BB85_143;

sub.s32 %r24, %r317, %r336;
cvt.s64.s32	%rd49, %r336;
sub.s32 %r25, %r24, %r10;
setp.lt.s32	%p35, %r25, 1;
@%p35 bra BB85_45;

cvt.s64.s32	%rd272, %r10;
add.s64 %rd273, %rd272, %rd49;
shl.b64 %rd274, %rd273, 3;
add.s64 %rd271, %rd157, %rd274;

	ld.global.nc.u64 %rd270, [%rd271];

	mov.b64 %fd58, %rd270;

BB85_45:
setp.lt.s32	%p36, %r25, 129;
@%p36 bra BB85_47;

add.s32 %r124, %r10, 128;
cvt.s64.s32	%rd277, %r124;
add.s64 %rd278, %rd277, %rd49;
shl.b64 %rd279, %rd278, 3;
add.s64 %rd276, %rd157, %rd279;

	ld.global.nc.u64 %rd275, [%rd276];

	mov.b64 %fd59, %rd275;

BB85_47:
setp.lt.s32	%p37, %r25, 257;
@%p37 bra BB85_49;

add.s32 %r125, %r10, 256;
cvt.s64.s32	%rd282, %r125;
add.s64 %rd283, %rd282, %rd49;
shl.b64 %rd284, %rd283, 3;
add.s64 %rd281, %rd157, %rd284;

	ld.global.nc.u64 %rd280, [%rd281];

	mov.b64 %fd60, %rd280;

BB85_49:
setp.lt.s32	%p38, %r25, 385;
@%p38 bra BB85_51;

add.s32 %r126, %r10, 384;
cvt.s64.s32	%rd287, %r126;
add.s64 %rd288, %rd287, %rd49;
shl.b64 %rd289, %rd288, 3;
add.s64 %rd286, %rd157, %rd289;

	ld.global.nc.u64 %rd285, [%rd286];

	mov.b64 %fd61, %rd285;

BB85_51:
setp.lt.s32	%p39, %r25, 513;
@%p39 bra BB85_53;

add.s32 %r127, %r10, 512;
cvt.s64.s32	%rd292, %r127;
add.s64 %rd293, %rd292, %rd49;
shl.b64 %rd294, %rd293, 3;
add.s64 %rd291, %rd157, %rd294;

	ld.global.nc.u64 %rd290, [%rd291];

	mov.b64 %fd62, %rd290;

BB85_53:
setp.lt.s32	%p40, %r25, 641;
@%p40 bra BB85_55;

add.s32 %r128, %r10, 640;
cvt.s64.s32	%rd297, %r128;
add.s64 %rd298, %rd297, %rd49;
shl.b64 %rd299, %rd298, 3;
add.s64 %rd296, %rd157, %rd299;

	ld.global.nc.u64 %rd295, [%rd296];

	mov.b64 %fd63, %rd295;

BB85_55:
setp.lt.s32	%p41, %r25, 769;
@%p41 bra BB85_57;

add.s32 %r129, %r10, 768;
cvt.s64.s32	%rd302, %r129;
add.s64 %rd303, %rd302, %rd49;
shl.b64 %rd304, %rd303, 3;
add.s64 %rd301, %rd157, %rd304;

	ld.global.nc.u64 %rd300, [%rd301];

	mov.b64 %fd64, %rd300;

BB85_57:
bar.sync 0;
cvt.s64.s32	%rd305, %r10;
add.s64 %rd306, %rd305, %rd49;
shl.b64 %rd307, %rd306, 3;
add.s64 %rd50, %rd1, %rd307;
setp.le.s32	%p42, %r24, %r10;
@%p42 bra BB85_59;

st.global.f64 [%rd50], %fd58;

BB85_59:
add.s32 %r130, %r10, 128;
setp.ge.s32	%p43, %r130, %r24;
@%p43 bra BB85_61;

st.global.f64 [%rd50+1024], %fd59;

BB85_61:
add.s32 %r131, %r10, 256;
setp.ge.s32	%p44, %r131, %r24;
@%p44 bra BB85_63;

st.global.f64 [%rd50+2048], %fd60;

BB85_63:
add.s32 %r132, %r10, 384;
setp.ge.s32	%p45, %r132, %r24;
@%p45 bra BB85_65;

st.global.f64 [%rd50+3072], %fd61;

BB85_65:
add.s32 %r133, %r10, 512;
setp.ge.s32	%p46, %r133, %r24;
@%p46 bra BB85_67;

st.global.f64 [%rd50+4096], %fd62;

BB85_67:
add.s32 %r134, %r10, 640;
setp.ge.s32	%p47, %r134, %r24;
@%p47 bra BB85_69;

st.global.f64 [%rd50+5120], %fd63;

BB85_69:
add.s32 %r135, %r10, 768;
setp.ge.s32	%p48, %r135, %r24;
@%p48 bra BB85_143;

st.global.f64 [%rd50+6144], %fd64;
bra.uni BB85_143;

BB85_71:
setp.gt.s32	%p49, %r13, %r317;
mov.u32 %r333, %r9;
@%p49 bra BB85_80;

shr.s32 %r137, %r10, 31;
shr.u32 %r138, %r137, 27;
add.s32 %r139, %r10, %r138;
shr.s32 %r140, %r139, 5;
mul.wide.s32 %rd308, %r140, 8;
mov.u64 %rd309, _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage;
add.s64 %rd310, %rd309, %rd308;
add.s64 %rd51, %rd310, 80;

	mov.u32 %r155, %laneid;

	mov.u32 %r334, %r9;
mov.u32 %r335, %r13;

BB85_73:
mov.u32 %r331, %r335;
mov.u32 %r27, %r334;
mov.u32 %r334, %r331;
mul.lo.s32 %r141, %r10, 7;
cvt.s64.s32	%rd325, %r141;
cvt.s64.s32	%rd326, %r27;
add.s64 %rd327, %rd325, %rd326;
shl.b64 %rd328, %rd327, 3;
add.s64 %rd312, %rd155, %rd328;

	ld.global.nc.u64 %rd311, [%rd312];

	add.s32 %r142, %r141, 1;
cvt.s64.s32	%rd329, %r142;
add.s64 %rd330, %rd329, %rd326;
shl.b64 %rd331, %rd330, 3;
add.s64 %rd314, %rd155, %rd331;

	ld.global.nc.u64 %rd313, [%rd314];

	add.s32 %r143, %r141, 2;
cvt.s64.s32	%rd332, %r143;
add.s64 %rd333, %rd332, %rd326;
shl.b64 %rd334, %rd333, 3;
add.s64 %rd316, %rd155, %rd334;

	ld.global.nc.u64 %rd315, [%rd316];

	add.s32 %r144, %r141, 3;
cvt.s64.s32	%rd335, %r144;
add.s64 %rd336, %rd335, %rd326;
shl.b64 %rd337, %rd336, 3;
add.s64 %rd318, %rd155, %rd337;

	ld.global.nc.u64 %rd317, [%rd318];

	add.s32 %r145, %r141, 4;
cvt.s64.s32	%rd338, %r145;
add.s64 %rd339, %rd338, %rd326;
shl.b64 %rd340, %rd339, 3;
add.s64 %rd320, %rd155, %rd340;

	ld.global.nc.u64 %rd319, [%rd320];

	add.s32 %r146, %r141, 5;
cvt.s64.s32	%rd341, %r146;
add.s64 %rd342, %rd341, %rd326;
shl.b64 %rd343, %rd342, 3;
add.s64 %rd322, %rd155, %rd343;

	ld.global.nc.u64 %rd321, [%rd322];

	add.s32 %r147, %r141, 6;
cvt.s64.s32	%rd344, %r147;
add.s64 %rd345, %rd344, %rd326;
shl.b64 %rd346, %rd345, 3;
add.s64 %rd324, %rd155, %rd346;

	ld.global.nc.u64 %rd323, [%rd324];

	bar.sync 0;
shr.s64 %rd347, %rd311, 63;
or.b64 %rd348, %rd347, -9223372036854775808;
xor.b64 %rd59, %rd348, %rd311;
shr.s64 %rd349, %rd313, 63;
or.b64 %rd350, %rd349, -9223372036854775808;
xor.b64 %rd60, %rd350, %rd313;
shr.s64 %rd351, %rd315, 63;
or.b64 %rd352, %rd351, -9223372036854775808;
xor.b64 %rd61, %rd352, %rd315;
shr.s64 %rd353, %rd317, 63;
or.b64 %rd354, %rd353, -9223372036854775808;
xor.b64 %rd62, %rd354, %rd317;
shr.s64 %rd355, %rd319, 63;
or.b64 %rd356, %rd355, -9223372036854775808;
xor.b64 %rd63, %rd356, %rd319;
shr.s64 %rd357, %rd321, 63;
or.b64 %rd358, %rd357, -9223372036854775808;
xor.b64 %rd64, %rd358, %rd321;
shr.s64 %rd359, %rd323, 63;
or.b64 %rd360, %rd359, -9223372036854775808;
xor.b64 %rd65, %rd360, %rd323;
cvt.s64.s32	%rd66, %r10;
mul.wide.s32 %rd361, %r10, 8;
add.s64 %rd363, %rd309, 120;
add.s64 %rd364, %rd363, %rd361;
mov.u64 %rd365, 0;
st.shared.u64 [%rd364], %rd365;
st.shared.u64 [%rd364+1024], %rd365;
st.shared.u64 [%rd364+2048], %rd365;
st.shared.u64 [%rd364+3072], %rd365;
st.shared.u64 [%rd364+4096], %rd365;
shr.u64 %rd366, %rd59, %r81;
mov.u64 %rd367, 1;
shl.b64 %rd368, %rd367, %r82;
add.s64 %rd369, %rd368, 4294967295;
and.b64 %rd370, %rd366, %rd369;
and.b64 %rd371, %rd370, 4294967292;
shl.b64 %rd372, %rd370, 10;
and.b64 %rd373, %rd372, 3072;
add.s64 %rd374, %rd363, %rd373;
add.s64 %rd375, %rd374, %rd361;
shr.u64 %rd376, %rd371, 1;
add.s64 %rd67, %rd375, %rd376;
ld.shared.u16 %r30, [%rd67];
add.s32 %r148, %r30, 1;
st.shared.u16 [%rd67], %r148;
shr.u64 %rd377, %rd60, %r81;
and.b64 %rd378, %rd377, %rd369;
and.b64 %rd379, %rd378, 4294967292;
shl.b64 %rd380, %rd378, 10;
and.b64 %rd381, %rd380, 3072;
add.s64 %rd382, %rd363, %rd381;
add.s64 %rd383, %rd382, %rd361;
shr.u64 %rd384, %rd379, 1;
add.s64 %rd68, %rd383, %rd384;
ld.shared.u16 %r31, [%rd68];
add.s32 %r149, %r31, 1;
st.shared.u16 [%rd68], %r149;
shr.u64 %rd385, %rd61, %r81;
and.b64 %rd386, %rd385, %rd369;
and.b64 %rd387, %rd386, 4294967292;
shl.b64 %rd388, %rd386, 10;
and.b64 %rd389, %rd388, 3072;
add.s64 %rd390, %rd363, %rd389;
add.s64 %rd391, %rd390, %rd361;
shr.u64 %rd392, %rd387, 1;
add.s64 %rd69, %rd391, %rd392;
ld.shared.u16 %r32, [%rd69];
add.s32 %r150, %r32, 1;
st.shared.u16 [%rd69], %r150;
shr.u64 %rd393, %rd62, %r81;
and.b64 %rd394, %rd393, %rd369;
and.b64 %rd395, %rd394, 4294967292;
shl.b64 %rd396, %rd394, 10;
and.b64 %rd397, %rd396, 3072;
add.s64 %rd398, %rd363, %rd397;
add.s64 %rd399, %rd398, %rd361;
shr.u64 %rd400, %rd395, 1;
add.s64 %rd70, %rd399, %rd400;
ld.shared.u16 %r33, [%rd70];
add.s32 %r151, %r33, 1;
st.shared.u16 [%rd70], %r151;
shr.u64 %rd401, %rd63, %r81;
and.b64 %rd402, %rd401, %rd369;
and.b64 %rd403, %rd402, 4294967292;
shl.b64 %rd404, %rd402, 10;
and.b64 %rd405, %rd404, 3072;
add.s64 %rd406, %rd363, %rd405;
add.s64 %rd407, %rd406, %rd361;
shr.u64 %rd408, %rd403, 1;
add.s64 %rd71, %rd407, %rd408;
ld.shared.u16 %r34, [%rd71];
add.s32 %r152, %r34, 1;
st.shared.u16 [%rd71], %r152;
shr.u64 %rd409, %rd64, %r81;
and.b64 %rd410, %rd409, %rd369;
and.b64 %rd411, %rd410, 4294967292;
shl.b64 %rd412, %rd410, 10;
and.b64 %rd413, %rd412, 3072;
add.s64 %rd414, %rd363, %rd413;
add.s64 %rd415, %rd414, %rd361;
shr.u64 %rd416, %rd411, 1;
add.s64 %rd72, %rd415, %rd416;
ld.shared.u16 %r35, [%rd72];
add.s32 %r153, %r35, 1;
st.shared.u16 [%rd72], %r153;
shr.u64 %rd417, %rd65, %r81;
and.b64 %rd418, %rd417, %rd369;
and.b64 %rd419, %rd418, 4294967292;
shl.b64 %rd420, %rd418, 10;
and.b64 %rd421, %rd420, 3072;
add.s64 %rd422, %rd363, %rd421;
add.s64 %rd423, %rd422, %rd361;
shr.u64 %rd424, %rd419, 1;
add.s64 %rd73, %rd423, %rd424;
ld.shared.u16 %r36, [%rd73];
add.s32 %r154, %r36, 1;
st.shared.u16 [%rd73], %r154;
bar.sync 0;
mul.lo.s64 %rd435, %rd66, 40;
add.s64 %rd437, %rd309, %rd435;
ld.shared.u64 %rd74, [%rd437+128];
ld.shared.u64 %rd75, [%rd437+120];
add.s64 %rd438, %rd74, %rd75;
ld.shared.u64 %rd76, [%rd437+136];
add.s64 %rd439, %rd438, %rd76;
ld.shared.u64 %rd77, [%rd437+144];
add.s64 %rd440, %rd439, %rd77;
ld.shared.u64 %rd441, [%rd437+152];
add.s64 %rd426, %rd440, %rd441;
mov.u32 %r156, 1;
mov.u32 %r165, 0;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd426; shfl.up.b32 lo|p, lo, %r156, %r165; shfl.up.b32 hi|p, hi, %r156, %r165; mov.b64 %rd425, {lo, hi}; @p add.u64 %rd425, %rd425, %rd426;}

	mov.u32 %r158, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd425; shfl.up.b32 lo|p, lo, %r158, %r165; shfl.up.b32 hi|p, hi, %r158, %r165; mov.b64 %rd427, {lo, hi}; @p add.u64 %rd427, %rd427, %rd425;}

	mov.u32 %r160, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd427; shfl.up.b32 lo|p, lo, %r160, %r165; shfl.up.b32 hi|p, hi, %r160, %r165; mov.b64 %rd429, {lo, hi}; @p add.u64 %rd429, %rd429, %rd427;}

	mov.u32 %r162, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd429; shfl.up.b32 lo|p, lo, %r162, %r165; shfl.up.b32 hi|p, hi, %r162, %r165; mov.b64 %rd431, {lo, hi}; @p add.u64 %rd431, %rd431, %rd429;}

	mov.u32 %r164, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd431; shfl.up.b32 lo|p, lo, %r164, %r165; shfl.up.b32 hi|p, hi, %r164, %r165; mov.b64 %rd433, {lo, hi}; @p add.u64 %rd433, %rd433, %rd431;}

	setp.ne.s32	%p50, %r155, 31;
@%p50 bra BB85_75;

st.shared.u64 [%rd51], %rd433;

BB85_75:
sub.s64 %rd80, %rd433, %rd426;
setp.lt.s32	%p1, %r10, 16;
and.b32 %r166, %r10, -32;
setp.eq.s32	%p2, %r166, 96;
setp.eq.s32	%p3, %r166, 64;
setp.eq.s32	%p4, %r166, 32;
bar.sync 0;
ld.shared.u64 %rd443, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+80];
selp.b64	%rd444, %rd443, 0, %p4;
add.s64 %rd445, %rd80, %rd444;
ld.shared.u64 %rd446, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+88];
add.s64 %rd447, %rd446, %rd443;
selp.b64	%rd448, %rd447, 0, %p3;
add.s64 %rd449, %rd445, %rd448;
ld.shared.u64 %rd450, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+96];
add.s64 %rd451, %rd447, %rd450;
selp.b64	%rd452, %rd451, 0, %p2;
add.s64 %rd453, %rd449, %rd452;
ld.shared.u64 %rd454, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+104];
add.s64 %rd455, %rd451, %rd454;
shl.b64 %rd456, %rd455, 16;
add.s64 %rd457, %rd456, %rd453;
shl.b64 %rd458, %rd455, 32;
add.s64 %rd459, %rd458, %rd457;
shl.b64 %rd460, %rd455, 48;
add.s64 %rd461, %rd460, %rd459;
add.s64 %rd462, %rd75, %rd461;
add.s64 %rd463, %rd462, %rd74;
add.s64 %rd464, %rd463, %rd76;
add.s64 %rd465, %rd464, %rd77;
mul.wide.s32 %rd466, %r10, 40;
add.s64 %rd467, %rd309, %rd466;
st.shared.u64 [%rd467+120], %rd461;
st.shared.u64 [%rd467+128], %rd462;
st.shared.u64 [%rd467+136], %rd463;
st.shared.u64 [%rd467+144], %rd464;
st.shared.u64 [%rd467+152], %rd465;
bar.sync 0;
ld.shared.u16 %r167, [%rd67];
add.s32 %r37, %r167, %r30;
ld.shared.u16 %r168, [%rd68];
add.s32 %r38, %r168, %r31;
ld.shared.u16 %r169, [%rd69];
add.s32 %r39, %r169, %r32;
ld.shared.u16 %r170, [%rd70];
add.s32 %r40, %r170, %r33;
ld.shared.u16 %r171, [%rd71];
add.s32 %r41, %r171, %r34;
ld.shared.u16 %r172, [%rd72];
add.s32 %r42, %r172, %r35;
ld.shared.u16 %r173, [%rd73];
add.s32 %r43, %r173, %r36;
@!%p1 bra BB85_77;
bra.uni BB85_76;

BB85_76:
and.b32 %r174, %r10, 3;
add.s32 %r175, %r174, 1;
shr.s32 %r176, %r10, 2;
mul.wide.u32 %rd468, %r175, 1024;
add.s64 %rd470, %rd309, %rd468;
mul.wide.s32 %rd471, %r176, 2;
add.s64 %rd472, %rd470, %rd471;
ld.shared.u16 %r318, [%rd472+120];

BB85_77:
@%p9 bra BB85_79;

mov.u32 %r316, 0;
mov.u32 %r315, 1;
setp.eq.s32	%p52, %r10, 0;

	shfl.up.b32 %r177, %r318, %r315, %r316;

	selp.b32	%r181, 0, %r177, %p52;
sub.s32 %r182, %r343, %r181;
mul.wide.u32 %rd473, %r10, 4;
add.s64 %rd475, %rd309, %rd473;
st.shared.u32 [%rd475], %r182;
add.s32 %r343, %r182, %r318;

BB85_79:
bar.sync 0;
mul.wide.u32 %rd476, %r37, 8;
add.s64 %rd478, %rd476, %rd309;
add.s64 %rd82, %rd478, 72;
st.shared.u64 [%rd478+72], %rd59;
mul.wide.u32 %rd479, %r38, 8;
add.s64 %rd480, %rd479, %rd309;
add.s64 %rd83, %rd480, 72;
st.shared.u64 [%rd480+72], %rd60;
mul.wide.u32 %rd481, %r39, 8;
add.s64 %rd482, %rd481, %rd309;
add.s64 %rd84, %rd482, 72;
st.shared.u64 [%rd482+72], %rd61;
mul.wide.u32 %rd483, %r40, 8;
add.s64 %rd484, %rd483, %rd309;
add.s64 %rd85, %rd484, 72;
st.shared.u64 [%rd484+72], %rd62;
mul.wide.u32 %rd485, %r41, 8;
add.s64 %rd486, %rd485, %rd309;
add.s64 %rd86, %rd486, 72;
st.shared.u64 [%rd486+72], %rd63;
mul.wide.u32 %rd487, %r42, 8;
add.s64 %rd488, %rd487, %rd309;
add.s64 %rd87, %rd488, 72;
st.shared.u64 [%rd488+72], %rd64;
mul.wide.u32 %rd489, %r43, 8;
add.s64 %rd490, %rd489, %rd309;
add.s64 %rd88, %rd490, 72;
st.shared.u64 [%rd490+72], %rd65;
bar.sync 0;
mov.u64 %rd965, 1;
shl.b64 %rd964, %rd965, %r82;
add.s64 %rd963, %rd964, 4294967295;
shl.b64 %rd491, %rd66, 3;
add.s64 %rd493, %rd309, %rd491;
add.s64 %rd89, %rd493, 120;
ld.shared.u64 %rd494, [%rd493+72];
shr.u64 %rd495, %rd494, %r81;
and.b64 %rd499, %rd963, 4294967295;
and.b64 %rd500, %rd499, %rd495;
shl.b64 %rd501, %rd500, 2;
add.s64 %rd502, %rd309, %rd501;
ld.shared.u64 %rd503, [%rd493+1096];
shr.u64 %rd504, %rd503, %r81;
and.b64 %rd505, %rd499, %rd504;
shl.b64 %rd506, %rd505, 2;
add.s64 %rd507, %rd309, %rd506;
ld.shared.u32 %r183, [%rd507];
ld.shared.u64 %rd508, [%rd493+2120];
shr.u64 %rd509, %rd508, %r81;
and.b64 %rd510, %rd499, %rd509;
shl.b64 %rd511, %rd510, 2;
add.s64 %rd512, %rd309, %rd511;
ld.shared.u32 %r184, [%rd512];
ld.shared.u64 %rd513, [%rd493+3144];
shr.u64 %rd514, %rd513, %r81;
and.b64 %rd515, %rd499, %rd514;
shl.b64 %rd516, %rd515, 2;
add.s64 %rd517, %rd309, %rd516;
ld.shared.u32 %r185, [%rd517];
ld.shared.u64 %rd518, [%rd493+4168];
shr.u64 %rd519, %rd518, %r81;
and.b64 %rd520, %rd499, %rd519;
shl.b64 %rd521, %rd520, 2;
add.s64 %rd522, %rd309, %rd521;
ld.shared.u32 %r186, [%rd522];
ld.shared.u64 %rd523, [%rd493+5192];
shr.u64 %rd524, %rd523, %r81;
and.b64 %rd525, %rd499, %rd524;
shl.b64 %rd526, %rd525, 2;
add.s64 %rd527, %rd309, %rd526;
ld.shared.u32 %r187, [%rd527];
ld.shared.u64 %rd528, [%rd493+6216];
shr.u64 %rd529, %rd528, %r81;
and.b64 %rd530, %rd499, %rd529;
shl.b64 %rd531, %rd530, 2;
add.s64 %rd532, %rd309, %rd531;
ld.shared.u32 %r188, [%rd532];
shr.s64 %rd533, %rd494, 63;
and.b64 %rd534, %rd533, -9223372036854775807;
add.s64 %rd535, %rd534, -1;
xor.b64 %rd536, %rd535, %rd494;
shr.s64 %rd537, %rd503, 63;
and.b64 %rd538, %rd537, -9223372036854775807;
add.s64 %rd539, %rd538, -1;
xor.b64 %rd540, %rd539, %rd503;
shr.s64 %rd541, %rd508, 63;
and.b64 %rd542, %rd541, -9223372036854775807;
add.s64 %rd543, %rd542, -1;
xor.b64 %rd544, %rd543, %rd508;
shr.s64 %rd545, %rd513, 63;
and.b64 %rd546, %rd545, -9223372036854775807;
add.s64 %rd547, %rd546, -1;
xor.b64 %rd548, %rd547, %rd513;
shr.s64 %rd549, %rd518, 63;
and.b64 %rd550, %rd549, -9223372036854775807;
add.s64 %rd551, %rd550, -1;
xor.b64 %rd552, %rd551, %rd518;
shr.s64 %rd553, %rd523, 63;
and.b64 %rd554, %rd553, -9223372036854775807;
add.s64 %rd555, %rd554, -1;
xor.b64 %rd556, %rd555, %rd523;
shr.s64 %rd557, %rd528, 63;
and.b64 %rd558, %rd557, -9223372036854775807;
add.s64 %rd559, %rd558, -1;
xor.b64 %rd560, %rd559, %rd528;
ld.shared.u32 %r189, [%rd502];
add.s32 %r190, %r10, %r189;
cvt.s64.s32	%rd90, %r190;
mul.wide.s32 %rd562, %r190, 8;
add.s64 %rd563, %rd2, %rd562;
st.global.u64 [%rd563], %rd536;
add.s32 %r191, %r10, 128;
add.s32 %r192, %r191, %r183;
cvt.s64.s32	%rd91, %r192;
mul.wide.s32 %rd564, %r192, 8;
add.s64 %rd565, %rd2, %rd564;
st.global.u64 [%rd565], %rd540;
add.s32 %r193, %r191, %r184;
add.s32 %r194, %r193, 128;
cvt.s64.s32	%rd92, %r194;
mul.wide.s32 %rd566, %r194, 8;
add.s64 %rd567, %rd2, %rd566;
st.global.u64 [%rd567], %rd544;
add.s32 %r195, %r191, %r185;
add.s32 %r196, %r195, 256;
cvt.s64.s32	%rd93, %r196;
mul.wide.s32 %rd568, %r196, 8;
add.s64 %rd569, %rd2, %rd568;
st.global.u64 [%rd569], %rd548;
add.s32 %r197, %r191, %r186;
add.s32 %r198, %r197, 384;
cvt.s64.s32	%rd94, %r198;
mul.wide.s32 %rd570, %r198, 8;
add.s64 %rd571, %rd2, %rd570;
st.global.u64 [%rd571], %rd552;
add.s32 %r199, %r191, %r187;
add.s32 %r200, %r199, 512;
cvt.s64.s32	%rd95, %r200;
mul.wide.s32 %rd572, %r200, 8;
add.s64 %rd573, %rd2, %rd572;
st.global.u64 [%rd573], %rd556;
add.s32 %r201, %r191, %r188;
add.s32 %r202, %r201, 640;
cvt.s64.s32	%rd96, %r202;
mul.wide.s32 %rd574, %r202, 8;
add.s64 %rd575, %rd2, %rd574;
st.global.u64 [%rd575], %rd560;
bar.sync 0;
add.s64 %rd577, %rd157, %rd328;

	ld.global.nc.u64 %rd576, [%rd577];

	add.s64 %rd579, %rd157, %rd331;

	ld.global.nc.u64 %rd578, [%rd579];

	add.s64 %rd581, %rd157, %rd334;

	ld.global.nc.u64 %rd580, [%rd581];

	add.s64 %rd583, %rd157, %rd337;

	ld.global.nc.u64 %rd582, [%rd583];

	add.s64 %rd585, %rd157, %rd340;

	ld.global.nc.u64 %rd584, [%rd585];

	add.s64 %rd587, %rd157, %rd343;

	ld.global.nc.u64 %rd586, [%rd587];

	add.s64 %rd589, %rd157, %rd346;

	ld.global.nc.u64 %rd588, [%rd589];

	bar.sync 0;
st.shared.u64 [%rd82], %rd576;
st.shared.u64 [%rd83], %rd578;
st.shared.u64 [%rd84], %rd580;
st.shared.u64 [%rd85], %rd582;
st.shared.u64 [%rd86], %rd584;
st.shared.u64 [%rd87], %rd586;
st.shared.u64 [%rd88], %rd588;
bar.sync 0;
ld.shared.f64 %fd65, [%rd89+-48];
ld.shared.f64 %fd66, [%rd89+976];
ld.shared.f64 %fd67, [%rd89+2000];
ld.shared.f64 %fd68, [%rd89+3024];
ld.shared.f64 %fd69, [%rd89+4048];
ld.shared.f64 %fd70, [%rd89+5072];
ld.shared.f64 %fd71, [%rd89+6096];
shl.b64 %rd613, %rd90, 3;
add.s64 %rd614, %rd1, %rd613;
st.global.f64 [%rd614], %fd65;
shl.b64 %rd615, %rd91, 3;
add.s64 %rd616, %rd1, %rd615;
st.global.f64 [%rd616], %fd66;
shl.b64 %rd617, %rd92, 3;
add.s64 %rd618, %rd1, %rd617;
st.global.f64 [%rd618], %fd67;
shl.b64 %rd619, %rd93, 3;
add.s64 %rd620, %rd1, %rd619;
st.global.f64 [%rd620], %fd68;
shl.b64 %rd621, %rd94, 3;
add.s64 %rd622, %rd1, %rd621;
st.global.f64 [%rd622], %fd69;
shl.b64 %rd623, %rd95, 3;
add.s64 %rd624, %rd1, %rd623;
st.global.f64 [%rd624], %fd70;
shl.b64 %rd625, %rd96, 3;
add.s64 %rd626, %rd1, %rd625;
st.global.f64 [%rd626], %fd71;
bar.sync 0;
add.s32 %r335, %r334, 896;
setp.le.s32	%p53, %r335, %r317;
mov.u32 %r333, %r334;
@%p53 bra BB85_73;

BB85_80:
setp.le.s32	%p54, %r317, %r333;
@%p54 bra BB85_143;

sub.s32 %r51, %r317, %r333;
cvt.s64.s32	%rd104, %r333;
mad.lo.s32 %r52, %r10, -7, %r51;
mul.lo.s32 %r53, %r10, 7;
mov.u64 %rd627, 9223372036854775807;
setp.lt.s32	%p55, %r52, 1;
mov.u64 %rd985, %rd627;
@%p55 bra BB85_83;

cvt.s64.s32	%rd630, %r53;
add.s64 %rd631, %rd630, %rd104;
shl.b64 %rd632, %rd631, 3;
add.s64 %rd629, %rd155, %rd632;

	ld.global.nc.u64 %rd628, [%rd629];

	mov.u64 %rd985, %rd628;

BB85_83:
mov.u64 %rd106, %rd985;
setp.lt.s32	%p56, %r52, 2;
mov.u64 %rd984, %rd627;
@%p56 bra BB85_85;

add.s32 %r210, %r53, 1;
cvt.s64.s32	%rd636, %r210;
add.s64 %rd637, %rd636, %rd104;
shl.b64 %rd638, %rd637, 3;
add.s64 %rd635, %rd155, %rd638;

	ld.global.nc.u64 %rd984, [%rd635];


BB85_85:
setp.lt.s32	%p57, %r52, 3;
mov.u64 %rd983, %rd627;
@%p57 bra BB85_87;

add.s32 %r211, %r53, 2;
cvt.s64.s32	%rd642, %r211;
add.s64 %rd643, %rd642, %rd104;
shl.b64 %rd644, %rd643, 3;
add.s64 %rd641, %rd155, %rd644;

	ld.global.nc.u64 %rd983, [%rd641];


BB85_87:
setp.lt.s32	%p58, %r52, 4;
mov.u64 %rd982, %rd627;
@%p58 bra BB85_89;

add.s32 %r212, %r53, 3;
cvt.s64.s32	%rd648, %r212;
add.s64 %rd649, %rd648, %rd104;
shl.b64 %rd650, %rd649, 3;
add.s64 %rd647, %rd155, %rd650;

	ld.global.nc.u64 %rd982, [%rd647];


BB85_89:
setp.lt.s32	%p59, %r52, 5;
mov.u64 %rd981, %rd627;
@%p59 bra BB85_91;

add.s32 %r213, %r53, 4;
cvt.s64.s32	%rd654, %r213;
add.s64 %rd655, %rd654, %rd104;
shl.b64 %rd656, %rd655, 3;
add.s64 %rd653, %rd155, %rd656;

	ld.global.nc.u64 %rd981, [%rd653];


BB85_91:
setp.lt.s32	%p60, %r52, 6;
mov.u64 %rd980, %rd627;
@%p60 bra BB85_93;

add.s32 %r214, %r53, 5;
cvt.s64.s32	%rd660, %r214;
add.s64 %rd661, %rd660, %rd104;
shl.b64 %rd662, %rd661, 3;
add.s64 %rd659, %rd155, %rd662;

	ld.global.nc.u64 %rd980, [%rd659];


BB85_93:
setp.lt.s32	%p61, %r52, 7;
mov.u64 %rd979, %rd627;
@%p61 bra BB85_95;

add.s32 %r215, %r53, 6;
cvt.s64.s32	%rd666, %r215;
add.s64 %rd667, %rd666, %rd104;
shl.b64 %rd668, %rd667, 3;
add.s64 %rd665, %rd155, %rd668;

	ld.global.nc.u64 %rd979, [%rd665];


BB85_95:
bar.sync 0;
shr.s64 %rd669, %rd106, 63;
or.b64 %rd670, %rd669, -9223372036854775808;
xor.b64 %rd119, %rd670, %rd106;
shr.s64 %rd671, %rd984, 63;
or.b64 %rd672, %rd671, -9223372036854775808;
xor.b64 %rd120, %rd672, %rd984;
shr.s64 %rd673, %rd983, 63;
or.b64 %rd674, %rd673, -9223372036854775808;
xor.b64 %rd121, %rd674, %rd983;
shr.s64 %rd675, %rd982, 63;
or.b64 %rd676, %rd675, -9223372036854775808;
xor.b64 %rd122, %rd676, %rd982;
shr.s64 %rd677, %rd981, 63;
or.b64 %rd678, %rd677, -9223372036854775808;
xor.b64 %rd123, %rd678, %rd981;
shr.s64 %rd679, %rd980, 63;
or.b64 %rd680, %rd679, -9223372036854775808;
xor.b64 %rd124, %rd680, %rd980;
shr.s64 %rd681, %rd979, 63;
or.b64 %rd682, %rd681, -9223372036854775808;
xor.b64 %rd125, %rd682, %rd979;
cvt.s64.s32	%rd126, %r10;
mul.wide.s32 %rd683, %r10, 8;
mov.u64 %rd684, _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage;
add.s64 %rd685, %rd684, 120;
add.s64 %rd686, %rd685, %rd683;
mov.u64 %rd687, 0;
st.shared.u64 [%rd686], %rd687;
st.shared.u64 [%rd686+1024], %rd687;
st.shared.u64 [%rd686+2048], %rd687;
st.shared.u64 [%rd686+3072], %rd687;
st.shared.u64 [%rd686+4096], %rd687;
mov.u64 %rd688, 1;
shl.b64 %rd689, %rd688, %r82;
add.s64 %rd690, %rd689, 4294967295;
shr.u64 %rd691, %rd119, %r81;
and.b64 %rd692, %rd691, %rd690;
and.b64 %rd693, %rd692, 4294967292;
shl.b64 %rd694, %rd692, 10;
and.b64 %rd695, %rd694, 3072;
add.s64 %rd696, %rd685, %rd695;
add.s64 %rd697, %rd696, %rd683;
shr.u64 %rd698, %rd693, 1;
add.s64 %rd127, %rd697, %rd698;
ld.shared.u16 %r54, [%rd127];
add.s32 %r216, %r54, 1;
st.shared.u16 [%rd127], %r216;
shr.u64 %rd699, %rd120, %r81;
and.b64 %rd700, %rd699, %rd690;
and.b64 %rd701, %rd700, 4294967292;
shl.b64 %rd702, %rd700, 10;
and.b64 %rd703, %rd702, 3072;
add.s64 %rd704, %rd685, %rd703;
add.s64 %rd705, %rd704, %rd683;
shr.u64 %rd706, %rd701, 1;
add.s64 %rd128, %rd705, %rd706;
ld.shared.u16 %r55, [%rd128];
add.s32 %r217, %r55, 1;
st.shared.u16 [%rd128], %r217;
shr.u64 %rd707, %rd121, %r81;
and.b64 %rd708, %rd707, %rd690;
and.b64 %rd709, %rd708, 4294967292;
shl.b64 %rd710, %rd708, 10;
and.b64 %rd711, %rd710, 3072;
add.s64 %rd712, %rd685, %rd711;
add.s64 %rd713, %rd712, %rd683;
shr.u64 %rd714, %rd709, 1;
add.s64 %rd129, %rd713, %rd714;
ld.shared.u16 %r56, [%rd129];
add.s32 %r218, %r56, 1;
st.shared.u16 [%rd129], %r218;
shr.u64 %rd715, %rd122, %r81;
and.b64 %rd716, %rd715, %rd690;
and.b64 %rd717, %rd716, 4294967292;
shl.b64 %rd718, %rd716, 10;
and.b64 %rd719, %rd718, 3072;
add.s64 %rd720, %rd685, %rd719;
add.s64 %rd721, %rd720, %rd683;
shr.u64 %rd722, %rd717, 1;
add.s64 %rd130, %rd721, %rd722;
ld.shared.u16 %r57, [%rd130];
add.s32 %r219, %r57, 1;
st.shared.u16 [%rd130], %r219;
shr.u64 %rd723, %rd123, %r81;
and.b64 %rd724, %rd723, %rd690;
and.b64 %rd725, %rd724, 4294967292;
shl.b64 %rd726, %rd724, 10;
and.b64 %rd727, %rd726, 3072;
add.s64 %rd728, %rd685, %rd727;
add.s64 %rd729, %rd728, %rd683;
shr.u64 %rd730, %rd725, 1;
add.s64 %rd131, %rd729, %rd730;
ld.shared.u16 %r58, [%rd131];
add.s32 %r220, %r58, 1;
st.shared.u16 [%rd131], %r220;
shr.u64 %rd731, %rd124, %r81;
and.b64 %rd732, %rd731, %rd690;
and.b64 %rd733, %rd732, 4294967292;
shl.b64 %rd734, %rd732, 10;
and.b64 %rd735, %rd734, 3072;
add.s64 %rd736, %rd685, %rd735;
add.s64 %rd737, %rd736, %rd683;
shr.u64 %rd738, %rd733, 1;
add.s64 %rd132, %rd737, %rd738;
ld.shared.u16 %r59, [%rd132];
add.s32 %r221, %r59, 1;
st.shared.u16 [%rd132], %r221;
shr.u64 %rd739, %rd125, %r81;
and.b64 %rd740, %rd739, %rd690;
and.b64 %rd741, %rd740, 4294967292;
shl.b64 %rd742, %rd740, 10;
and.b64 %rd743, %rd742, 3072;
add.s64 %rd744, %rd685, %rd743;
add.s64 %rd745, %rd744, %rd683;
shr.u64 %rd746, %rd741, 1;
add.s64 %rd133, %rd745, %rd746;
ld.shared.u16 %r60, [%rd133];
add.s32 %r222, %r60, 1;
st.shared.u16 [%rd133], %r222;
bar.sync 0;
mul.lo.s64 %rd757, %rd126, 40;
add.s64 %rd759, %rd684, %rd757;
ld.shared.u64 %rd134, [%rd759+128];
ld.shared.u64 %rd135, [%rd759+120];
add.s64 %rd760, %rd134, %rd135;
ld.shared.u64 %rd136, [%rd759+136];
add.s64 %rd761, %rd760, %rd136;
ld.shared.u64 %rd137, [%rd759+144];
add.s64 %rd762, %rd761, %rd137;
ld.shared.u64 %rd763, [%rd759+152];
add.s64 %rd748, %rd762, %rd763;

	mov.u32 %r223, %laneid;

	mov.u32 %r224, 1;
mov.u32 %r233, 0;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd748; shfl.up.b32 lo|p, lo, %r224, %r233; shfl.up.b32 hi|p, hi, %r224, %r233; mov.b64 %rd747, {lo, hi}; @p add.u64 %rd747, %rd747, %rd748;}

	mov.u32 %r226, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd747; shfl.up.b32 lo|p, lo, %r226, %r233; shfl.up.b32 hi|p, hi, %r226, %r233; mov.b64 %rd749, {lo, hi}; @p add.u64 %rd749, %rd749, %rd747;}

	mov.u32 %r228, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd749; shfl.up.b32 lo|p, lo, %r228, %r233; shfl.up.b32 hi|p, hi, %r228, %r233; mov.b64 %rd751, {lo, hi}; @p add.u64 %rd751, %rd751, %rd749;}

	mov.u32 %r230, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd751; shfl.up.b32 lo|p, lo, %r230, %r233; shfl.up.b32 hi|p, hi, %r230, %r233; mov.b64 %rd753, {lo, hi}; @p add.u64 %rd753, %rd753, %rd751;}

	mov.u32 %r232, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd753; shfl.up.b32 lo|p, lo, %r232, %r233; shfl.up.b32 hi|p, hi, %r232, %r233; mov.b64 %rd755, {lo, hi}; @p add.u64 %rd755, %rd755, %rd753;}

	setp.ne.s32	%p62, %r223, 31;
@%p62 bra BB85_97;

shr.s32 %r235, %r10, 31;
shr.u32 %r236, %r235, 27;
add.s32 %r237, %r10, %r236;
shr.s32 %r238, %r237, 5;
mul.wide.s32 %rd764, %r238, 8;
add.s64 %rd766, %rd684, %rd764;
st.shared.u64 [%rd766+80], %rd755;

BB85_97:
sub.s64 %rd140, %rd755, %rd748;
bar.sync 0;
and.b32 %r239, %r10, -32;
setp.eq.s32	%p63, %r239, 32;
ld.shared.u64 %rd768, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+80];
selp.b64	%rd769, %rd768, 0, %p63;
add.s64 %rd770, %rd140, %rd769;
ld.shared.u64 %rd771, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+88];
add.s64 %rd772, %rd771, %rd768;
setp.eq.s32	%p64, %r239, 64;
selp.b64	%rd773, %rd772, 0, %p64;
add.s64 %rd774, %rd770, %rd773;
ld.shared.u64 %rd775, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+96];
add.s64 %rd776, %rd772, %rd775;
setp.eq.s32	%p65, %r239, 96;
selp.b64	%rd777, %rd776, 0, %p65;
add.s64 %rd778, %rd774, %rd777;
ld.shared.u64 %rd779, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+104];
add.s64 %rd780, %rd776, %rd779;
shl.b64 %rd781, %rd780, 16;
add.s64 %rd782, %rd781, %rd778;
shl.b64 %rd783, %rd780, 32;
add.s64 %rd784, %rd783, %rd782;
shl.b64 %rd785, %rd780, 48;
add.s64 %rd786, %rd785, %rd784;
add.s64 %rd787, %rd135, %rd786;
add.s64 %rd788, %rd787, %rd134;
add.s64 %rd789, %rd788, %rd136;
add.s64 %rd790, %rd789, %rd137;
mul.wide.s32 %rd791, %r10, 40;
add.s64 %rd792, %rd684, %rd791;
st.shared.u64 [%rd792+120], %rd786;
st.shared.u64 [%rd792+128], %rd787;
st.shared.u64 [%rd792+136], %rd788;
st.shared.u64 [%rd792+144], %rd789;
st.shared.u64 [%rd792+152], %rd790;
bar.sync 0;
ld.shared.u16 %r241, [%rd127];
add.s32 %r62, %r241, %r54;
ld.shared.u16 %r242, [%rd128];
add.s32 %r63, %r242, %r55;
ld.shared.u16 %r243, [%rd129];
add.s32 %r64, %r243, %r56;
ld.shared.u16 %r244, [%rd130];
add.s32 %r65, %r244, %r57;
ld.shared.u16 %r245, [%rd131];
add.s32 %r66, %r245, %r58;
ld.shared.u16 %r246, [%rd132];
add.s32 %r67, %r246, %r59;
ld.shared.u16 %r247, [%rd133];
add.s32 %r68, %r247, %r60;
setp.gt.s32	%p66, %r10, 15;
@%p66 bra BB85_99;

and.b32 %r249, %r10, 3;
shr.s32 %r250, %r10, 2;
add.s32 %r251, %r249, 1;
mul.wide.u32 %rd793, %r251, 1024;
add.s64 %rd795, %rd684, %rd793;
mul.wide.s32 %rd796, %r250, 2;
add.s64 %rd797, %rd795, %rd796;
ld.shared.u16 %r344, [%rd797+120];

BB85_99:
@%p9 bra BB85_101;

mov.u32 %r314, 0;
mov.u32 %r313, 1;

	shfl.up.b32 %r253, %r344, %r313, %r314;

	setp.eq.s32	%p68, %r10, 0;
selp.b32	%r258, 0, %r253, %p68;
sub.s32 %r259, %r343, %r258;
mul.wide.u32 %rd798, %r10, 4;
add.s64 %rd800, %rd684, %rd798;
st.shared.u32 [%rd800], %r259;

BB85_101:
bar.sync 0;
mul.wide.u32 %rd801, %r62, 8;
add.s64 %rd803, %rd801, %rd684;
add.s64 %rd141, %rd803, 72;
st.shared.u64 [%rd803+72], %rd119;
mul.wide.u32 %rd804, %r63, 8;
add.s64 %rd805, %rd804, %rd684;
add.s64 %rd142, %rd805, 72;
st.shared.u64 [%rd805+72], %rd120;
mul.wide.u32 %rd806, %r64, 8;
add.s64 %rd807, %rd806, %rd684;
add.s64 %rd143, %rd807, 72;
st.shared.u64 [%rd807+72], %rd121;
mul.wide.u32 %rd808, %r65, 8;
add.s64 %rd809, %rd808, %rd684;
add.s64 %rd144, %rd809, 72;
st.shared.u64 [%rd809+72], %rd122;
mul.wide.u32 %rd810, %r66, 8;
add.s64 %rd811, %rd810, %rd684;
add.s64 %rd145, %rd811, 72;
st.shared.u64 [%rd811+72], %rd123;
mul.wide.u32 %rd812, %r67, 8;
add.s64 %rd813, %rd812, %rd684;
add.s64 %rd146, %rd813, 72;
st.shared.u64 [%rd813+72], %rd124;
mul.wide.u32 %rd814, %r68, 8;
add.s64 %rd815, %rd814, %rd684;
add.s64 %rd147, %rd815, 72;
st.shared.u64 [%rd815+72], %rd125;
bar.sync 0;
mul.wide.s32 %rd962, %r10, 8;
ld.param.u32 %r311, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EddiE21PtxAltDownsweepPolicyELb0EddiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6];
add.s64 %rd818, %rd684, %rd962;
add.s32 %r71, %r10, 128;
and.b64 %rd822, %rd690, 4294967295;
ld.shared.u64 %rd148, [%rd818+72];
shr.u64 %rd823, %rd148, %r311;
and.b64 %rd824, %rd822, %rd823;
shl.b64 %rd825, %rd824, 2;
add.s64 %rd826, %rd684, %rd825;
ld.shared.u32 %r72, [%rd826];
ld.shared.u64 %rd149, [%rd818+1096];
shr.u64 %rd827, %rd149, %r311;
and.b64 %rd828, %rd822, %rd827;
shl.b64 %rd829, %rd828, 2;
add.s64 %rd830, %rd684, %rd829;
ld.shared.u32 %r73, [%rd830];
ld.shared.u64 %rd150, [%rd818+2120];
shr.u64 %rd831, %rd150, %r311;
and.b64 %rd832, %rd822, %rd831;
shl.b64 %rd833, %rd832, 2;
add.s64 %rd834, %rd684, %rd833;
ld.shared.u32 %r74, [%rd834];
ld.shared.u64 %rd151, [%rd818+3144];
shr.u64 %rd835, %rd151, %r311;
and.b64 %rd836, %rd822, %rd835;
shl.b64 %rd837, %rd836, 2;
add.s64 %rd838, %rd684, %rd837;
ld.shared.u32 %r75, [%rd838];
ld.shared.u64 %rd152, [%rd818+4168];
shr.u64 %rd839, %rd152, %r311;
and.b64 %rd840, %rd822, %rd839;
shl.b64 %rd841, %rd840, 2;
add.s64 %rd842, %rd684, %rd841;
ld.shared.u32 %r76, [%rd842];
ld.shared.u64 %rd153, [%rd818+5192];
shr.u64 %rd843, %rd153, %r311;
and.b64 %rd844, %rd822, %rd843;
shl.b64 %rd845, %rd844, 2;
add.s64 %rd846, %rd684, %rd845;
ld.shared.u32 %r77, [%rd846];
ld.shared.u64 %rd154, [%rd818+6216];
shr.u64 %rd847, %rd154, %r311;
and.b64 %rd848, %rd822, %rd847;
shl.b64 %rd849, %rd848, 2;
add.s64 %rd850, %rd684, %rd849;
ld.shared.u32 %r78, [%rd850];
setp.ge.s32	%p69, %r10, %r51;
@%p69 bra BB85_103;

shr.s64 %rd851, %rd148, 63;
and.b64 %rd852, %rd851, -9223372036854775807;
add.s64 %rd853, %rd852, -1;
xor.b64 %rd854, %rd853, %rd148;
add.s32 %r262, %r10, %r72;
mul.wide.s32 %rd856, %r262, 8;
add.s64 %rd857, %rd2, %rd856;
st.global.u64 [%rd857], %rd854;

BB85_103:
setp.ge.s32	%p70, %r71, %r51;
@%p70 bra BB85_105;

shr.s64 %rd858, %rd149, 63;
and.b64 %rd859, %rd858, -9223372036854775807;
add.s64 %rd860, %rd859, -1;
xor.b64 %rd861, %rd860, %rd149;
add.s32 %r263, %r71, %r73;
mul.wide.s32 %rd863, %r263, 8;
add.s64 %rd864, %rd2, %rd863;
st.global.u64 [%rd864], %rd861;

BB85_105:
add.s32 %r264, %r71, 128;
setp.ge.s32	%p71, %r264, %r51;
@%p71 bra BB85_107;

shr.s64 %rd865, %rd150, 63;
and.b64 %rd866, %rd865, -9223372036854775807;
add.s64 %rd867, %rd866, -1;
xor.b64 %rd868, %rd867, %rd150;
add.s32 %r265, %r71, %r74;
add.s32 %r266, %r265, 128;
mul.wide.s32 %rd870, %r266, 8;
add.s64 %rd871, %rd2, %rd870;
st.global.u64 [%rd871], %rd868;

BB85_107:
add.s32 %r267, %r71, 256;
setp.ge.s32	%p72, %r267, %r51;
@%p72 bra BB85_109;

shr.s64 %rd872, %rd151, 63;
and.b64 %rd873, %rd872, -9223372036854775807;
add.s64 %rd874, %rd873, -1;
xor.b64 %rd875, %rd874, %rd151;
add.s32 %r268, %r71, %r75;
add.s32 %r269, %r268, 256;
mul.wide.s32 %rd877, %r269, 8;
add.s64 %rd878, %rd2, %rd877;
st.global.u64 [%rd878], %rd875;

BB85_109:
add.s32 %r270, %r71, 384;
setp.ge.s32	%p73, %r270, %r51;
@%p73 bra BB85_111;

shr.s64 %rd879, %rd152, 63;
and.b64 %rd880, %rd879, -9223372036854775807;
add.s64 %rd881, %rd880, -1;
xor.b64 %rd882, %rd881, %rd152;
add.s32 %r271, %r71, %r76;
add.s32 %r272, %r271, 384;
mul.wide.s32 %rd884, %r272, 8;
add.s64 %rd885, %rd2, %rd884;
st.global.u64 [%rd885], %rd882;

BB85_111:
add.s32 %r273, %r71, 512;
setp.ge.s32	%p74, %r273, %r51;
@%p74 bra BB85_113;

shr.s64 %rd886, %rd153, 63;
and.b64 %rd887, %rd886, -9223372036854775807;
add.s64 %rd888, %rd887, -1;
xor.b64 %rd889, %rd888, %rd153;
add.s32 %r274, %r71, %r77;
add.s32 %r275, %r274, 512;
mul.wide.s32 %rd891, %r275, 8;
add.s64 %rd892, %rd2, %rd891;
st.global.u64 [%rd892], %rd889;

BB85_113:
add.s32 %r276, %r71, 640;
setp.ge.s32	%p75, %r276, %r51;
@%p75 bra BB85_115;

shr.s64 %rd893, %rd154, 63;
and.b64 %rd894, %rd893, -9223372036854775807;
add.s64 %rd895, %rd894, -1;
xor.b64 %rd896, %rd895, %rd154;
add.s32 %r277, %r71, %r78;
add.s32 %r278, %r277, 640;
mul.wide.s32 %rd898, %r278, 8;
add.s64 %rd899, %rd2, %rd898;
st.global.u64 [%rd899], %rd896;

BB85_115:
setp.gt.s32	%p5, %r52, 0;
bar.sync 0;
@!%p5 bra BB85_117;
bra.uni BB85_116;

BB85_116:
mul.lo.s32 %r312, %r10, 7;
cvt.s64.s32	%rd902, %r312;
add.s64 %rd903, %rd902, %rd104;
shl.b64 %rd904, %rd903, 3;
add.s64 %rd901, %rd157, %rd904;

	ld.global.nc.u64 %rd900, [%rd901];

	mov.b64 %fd65, %rd900;

BB85_117:
@%p56 bra BB85_119;

mad.lo.s32 %r282, %r10, 7, 1;
cvt.s64.s32	%rd907, %r282;
add.s64 %rd908, %rd907, %rd104;
shl.b64 %rd909, %rd908, 3;
add.s64 %rd906, %rd157, %rd909;

	ld.global.nc.u64 %rd905, [%rd906];

	mov.b64 %fd66, %rd905;

BB85_119:
@%p57 bra BB85_121;

mad.lo.s32 %r284, %r10, 7, 2;
cvt.s64.s32	%rd912, %r284;
add.s64 %rd913, %rd912, %rd104;
shl.b64 %rd914, %rd913, 3;
add.s64 %rd911, %rd157, %rd914;

	ld.global.nc.u64 %rd910, [%rd911];

	mov.b64 %fd67, %rd910;

BB85_121:
@%p58 bra BB85_123;

mad.lo.s32 %r286, %r10, 7, 3;
cvt.s64.s32	%rd917, %r286;
add.s64 %rd918, %rd917, %rd104;
shl.b64 %rd919, %rd918, 3;
add.s64 %rd916, %rd157, %rd919;

	ld.global.nc.u64 %rd915, [%rd916];

	mov.b64 %fd68, %rd915;

BB85_123:
@%p59 bra BB85_125;

mad.lo.s32 %r288, %r10, 7, 4;
cvt.s64.s32	%rd922, %r288;
add.s64 %rd923, %rd922, %rd104;
shl.b64 %rd924, %rd923, 3;
add.s64 %rd921, %rd157, %rd924;

	ld.global.nc.u64 %rd920, [%rd921];

	mov.b64 %fd69, %rd920;

BB85_125:
@%p60 bra BB85_127;

mad.lo.s32 %r290, %r10, 7, 5;
cvt.s64.s32	%rd927, %r290;
add.s64 %rd928, %rd927, %rd104;
shl.b64 %rd929, %rd928, 3;
add.s64 %rd926, %rd157, %rd929;

	ld.global.nc.u64 %rd925, [%rd926];

	mov.b64 %fd70, %rd925;

BB85_127:
@%p61 bra BB85_129;

mad.lo.s32 %r292, %r10, 7, 6;
cvt.s64.s32	%rd932, %r292;
add.s64 %rd933, %rd932, %rd104;
shl.b64 %rd934, %rd933, 3;
add.s64 %rd931, %rd157, %rd934;

	ld.global.nc.u64 %rd930, [%rd931];

	mov.b64 %fd71, %rd930;

BB85_129:
setp.lt.s32	%p6, %r10, %r51;
bar.sync 0;
st.shared.f64 [%rd141], %fd65;
st.shared.f64 [%rd142], %fd66;
st.shared.f64 [%rd143], %fd67;
st.shared.f64 [%rd144], %fd68;
st.shared.f64 [%rd145], %fd69;
st.shared.f64 [%rd146], %fd70;
st.shared.f64 [%rd147], %fd71;
bar.sync 0;
ld.shared.f64 %fd43, [%rd818+1096];
ld.shared.f64 %fd44, [%rd818+2120];
ld.shared.f64 %fd45, [%rd818+3144];
ld.shared.f64 %fd46, [%rd818+4168];
ld.shared.f64 %fd47, [%rd818+5192];
ld.shared.f64 %fd48, [%rd818+6216];
@!%p6 bra BB85_131;
bra.uni BB85_130;

BB85_130:
ld.shared.f64 %fd57, [%rd818+72];
add.s32 %r294, %r10, %r72;
mul.wide.s32 %rd942, %r294, 8;
add.s64 %rd943, %rd1, %rd942;
st.global.f64 [%rd943], %fd57;

BB85_131:
@%p70 bra BB85_133;

add.s32 %r295, %r71, %r73;
mul.wide.s32 %rd945, %r295, 8;
add.s64 %rd946, %rd1, %rd945;
st.global.f64 [%rd946], %fd43;

BB85_133:
@%p71 bra BB85_135;

add.s32 %r297, %r71, %r74;
add.s32 %r298, %r297, 128;
mul.wide.s32 %rd948, %r298, 8;
add.s64 %rd949, %rd1, %rd948;
st.global.f64 [%rd949], %fd44;

BB85_135:
@%p72 bra BB85_137;

add.s32 %r300, %r71, %r75;
add.s32 %r301, %r300, 256;
mul.wide.s32 %rd951, %r301, 8;
add.s64 %rd952, %rd1, %rd951;
st.global.f64 [%rd952], %fd45;

BB85_137:
@%p73 bra BB85_139;

add.s32 %r303, %r71, %r76;
add.s32 %r304, %r303, 384;
mul.wide.s32 %rd954, %r304, 8;
add.s64 %rd955, %rd1, %rd954;
st.global.f64 [%rd955], %fd46;

BB85_139:
@%p74 bra BB85_141;

add.s32 %r306, %r71, %r77;
add.s32 %r307, %r306, 512;
mul.wide.s32 %rd957, %r307, 8;
add.s64 %rd958, %rd1, %rd957;
st.global.f64 [%rd958], %fd47;

BB85_141:
@%p75 bra BB85_143;

add.s32 %r309, %r71, %r78;
add.s32 %r310, %r309, 640;
mul.wide.s32 %rd960, %r310, 8;
add.s64 %rd961, %rd1, %rd960;
st.global.f64 [%rd961], %fd48;

BB85_143:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE16PtxUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE(
.param .u64 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE16PtxUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_0,
.param .u64 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE16PtxUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_1,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE16PtxUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_2,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE16PtxUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_3,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE16PtxUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_4,
.param .u8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE16PtxUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_5,
.param .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE16PtxUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6[36]
)
.maxntid 128, 1, 1
{
.reg .pred %p<18>;
.reg .b16 %rs<127>;
.reg .b32 %r<672>;
.reg .b64 %rd<292>;

	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE16PtxUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE$__cuda_local_var_232292_74_non_const_temp_storage[4224];

ld.param.u64 %rd10, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE16PtxUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_0];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE16PtxUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_1];
ld.param.u32 %r110, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE16PtxUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_3];
ld.param.u32 %r111, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE16PtxUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_4];
ld.param.u32 %r120, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE16PtxUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+32];
ld.param.u32 %r119, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE16PtxUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+28];
ld.param.u32 %r117, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE16PtxUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+20];
ld.param.u32 %r116, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE16PtxUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+16];
ld.param.u32 %r115, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE16PtxUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+12];
ld.param.u32 %r114, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE16PtxUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+8];
ld.param.u32 %r112, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE16PtxUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6];
ld.param.u32 %r113, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE16PtxUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+4];
mov.u32 %r1, %ctaid.x;
setp.lt.s32	%p3, %r1, %r113;
@%p3 bra BB86_3;
bra.uni BB86_1;

BB86_3:
mul.lo.s32 %r661, %r1, %r114;
add.s32 %r648, %r661, %r114;
bra.uni BB86_4;

BB86_1:
mov.u32 %r648, %r120;
mov.u32 %r661, %r119;
setp.ge.s32	%p4, %r1, %r112;
@%p4 bra BB86_4;

mad.lo.s32 %r661, %r1, %r115, %r116;
add.s32 %r121, %r661, %r115;
min.s32 %r648, %r121, %r117;

BB86_4:
mov.u32 %r8, %r661;
mov.u32 %r130, %tid.x;
mul.wide.u32 %rd12, %r130, 4;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE16PtxUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE$__cuda_local_var_232292_74_non_const_temp_storage;
add.s64 %rd14, %rd13, %rd12;
mov.u32 %r670, 0;
st.shared.u32 [%rd14], %r670;
st.shared.u32 [%rd14+512], %r670;
st.shared.u32 [%rd14+1024], %r670;
st.shared.u32 [%rd14+1536], %r670;
st.shared.u32 [%rd14+2048], %r670;
st.shared.u32 [%rd14+2560], %r670;
st.shared.u32 [%rd14+3072], %r670;
st.shared.u32 [%rd14+3584], %r670;
add.s32 %r131, %r8, 32640;
setp.gt.s32	%p5, %r131, %r648;
mov.u32 %r666, %r670;
mov.u32 %r665, %r670;
mov.u32 %r664, %r670;
mov.u32 %r663, %r670;
mov.u32 %r669, %r670;
mov.u32 %r668, %r670;
mov.u32 %r667, %r670;
mov.u32 %r660, %r8;
@%p5 bra BB86_13;

add.s32 %r650, %r8, 30720;
mov.u32 %r670, 0;
mov.u32 %r666, %r670;
mov.u32 %r665, %r670;
mov.u32 %r664, %r670;
mov.u32 %r663, %r670;
mov.u32 %r669, %r670;
mov.u32 %r668, %r670;
mov.u32 %r667, %r670;
mov.u32 %r649, %r670;

BB86_6:
mov.u32 %r20, %r650;
add.s32 %r142, %r8, %r649;
mul.wide.s32 %rd15, %r130, 4;
add.s64 %rd16, %rd10, %rd15;
mul.wide.s32 %rd17, %r142, 4;
add.s64 %rd290, %rd16, %rd17;
mov.u32 %r651, -17;

BB86_7:

	ld.global.nc.u32 %r144, [%rd290];

	add.s64 %rd19, %rd290, 512;

	ld.global.nc.u32 %r145, [%rd19];

	add.s64 %rd20, %rd290, 1024;

	ld.global.nc.u32 %r146, [%rd20];

	add.s64 %rd21, %rd290, 1536;

	ld.global.nc.u32 %r147, [%rd21];

	add.s64 %rd22, %rd290, 2048;

	ld.global.nc.u32 %r148, [%rd22];

	add.s64 %rd23, %rd290, 2560;

	ld.global.nc.u32 %r149, [%rd23];

	add.s64 %rd24, %rd290, 3072;

	ld.global.nc.u32 %r150, [%rd24];

	add.s64 %rd25, %rd290, 3584;

	ld.global.nc.u32 %r151, [%rd25];

	add.s64 %rd26, %rd290, 4096;

	ld.global.nc.u32 %r152, [%rd26];

	add.s64 %rd27, %rd290, 4608;

	ld.global.nc.u32 %r153, [%rd27];

	add.s64 %rd28, %rd290, 5120;

	ld.global.nc.u32 %r154, [%rd28];

	add.s64 %rd29, %rd290, 5632;

	ld.global.nc.u32 %r155, [%rd29];

	add.s64 %rd30, %rd290, 6144;

	ld.global.nc.u32 %r156, [%rd30];

	add.s64 %rd31, %rd290, 6656;

	ld.global.nc.u32 %r157, [%rd31];

	add.s64 %rd32, %rd290, 7168;

	ld.global.nc.u32 %r158, [%rd32];

	bar.sync 0;
shr.s32 %r219, %r144, 31;
or.b32 %r220, %r219, -2147483648;
xor.b32 %r160, %r220, %r144;

	bfe.u32 %r159, %r160, %r110, %r111;

	and.b32 %r221, %r159, 3;
shr.u32 %r222, %r159, 2;
cvt.u64.u32	%rd33, %r221;
mul.wide.u32 %rd34, %r222, 512;
add.s64 %rd36, %rd13, %rd34;
add.s64 %rd38, %rd36, %rd12;
add.s64 %rd39, %rd38, %rd33;
ld.shared.u8 %rs1, [%rd39];
add.s16 %rs2, %rs1, 1;
st.shared.u8 [%rd39], %rs2;
shr.s32 %r224, %r145, 31;
or.b32 %r225, %r224, -2147483648;
xor.b32 %r164, %r225, %r145;

	bfe.u32 %r163, %r164, %r110, %r111;

	and.b32 %r226, %r163, 3;
shr.u32 %r227, %r163, 2;
cvt.u64.u32	%rd40, %r226;
mul.wide.u32 %rd41, %r227, 512;
add.s64 %rd42, %rd13, %rd41;
add.s64 %rd43, %rd42, %rd12;
add.s64 %rd44, %rd43, %rd40;
ld.shared.u8 %rs3, [%rd44];
add.s16 %rs4, %rs3, 1;
st.shared.u8 [%rd44], %rs4;
shr.s32 %r228, %r146, 31;
or.b32 %r229, %r228, -2147483648;
xor.b32 %r168, %r229, %r146;

	bfe.u32 %r167, %r168, %r110, %r111;

	and.b32 %r230, %r167, 3;
shr.u32 %r231, %r167, 2;
cvt.u64.u32	%rd45, %r230;
mul.wide.u32 %rd46, %r231, 512;
add.s64 %rd47, %rd13, %rd46;
add.s64 %rd48, %rd47, %rd12;
add.s64 %rd49, %rd48, %rd45;
ld.shared.u8 %rs5, [%rd49];
add.s16 %rs6, %rs5, 1;
st.shared.u8 [%rd49], %rs6;
shr.s32 %r232, %r147, 31;
or.b32 %r233, %r232, -2147483648;
xor.b32 %r172, %r233, %r147;

	bfe.u32 %r171, %r172, %r110, %r111;

	and.b32 %r234, %r171, 3;
shr.u32 %r235, %r171, 2;
cvt.u64.u32	%rd50, %r234;
mul.wide.u32 %rd51, %r235, 512;
add.s64 %rd52, %rd13, %rd51;
add.s64 %rd53, %rd52, %rd12;
add.s64 %rd54, %rd53, %rd50;
ld.shared.u8 %rs7, [%rd54];
add.s16 %rs8, %rs7, 1;
st.shared.u8 [%rd54], %rs8;
shr.s32 %r236, %r148, 31;
or.b32 %r237, %r236, -2147483648;
xor.b32 %r176, %r237, %r148;

	bfe.u32 %r175, %r176, %r110, %r111;

	and.b32 %r238, %r175, 3;
shr.u32 %r239, %r175, 2;
cvt.u64.u32	%rd55, %r238;
mul.wide.u32 %rd56, %r239, 512;
add.s64 %rd57, %rd13, %rd56;
add.s64 %rd58, %rd57, %rd12;
add.s64 %rd59, %rd58, %rd55;
ld.shared.u8 %rs9, [%rd59];
add.s16 %rs10, %rs9, 1;
st.shared.u8 [%rd59], %rs10;
shr.s32 %r240, %r149, 31;
or.b32 %r241, %r240, -2147483648;
xor.b32 %r180, %r241, %r149;

	bfe.u32 %r179, %r180, %r110, %r111;

	and.b32 %r242, %r179, 3;
shr.u32 %r243, %r179, 2;
cvt.u64.u32	%rd60, %r242;
mul.wide.u32 %rd61, %r243, 512;
add.s64 %rd62, %rd13, %rd61;
add.s64 %rd63, %rd62, %rd12;
add.s64 %rd64, %rd63, %rd60;
ld.shared.u8 %rs11, [%rd64];
add.s16 %rs12, %rs11, 1;
st.shared.u8 [%rd64], %rs12;
shr.s32 %r244, %r150, 31;
or.b32 %r245, %r244, -2147483648;
xor.b32 %r184, %r245, %r150;

	bfe.u32 %r183, %r184, %r110, %r111;

	and.b32 %r246, %r183, 3;
shr.u32 %r247, %r183, 2;
cvt.u64.u32	%rd65, %r246;
mul.wide.u32 %rd66, %r247, 512;
add.s64 %rd67, %rd13, %rd66;
add.s64 %rd68, %rd67, %rd12;
add.s64 %rd69, %rd68, %rd65;
ld.shared.u8 %rs13, [%rd69];
add.s16 %rs14, %rs13, 1;
st.shared.u8 [%rd69], %rs14;
shr.s32 %r248, %r151, 31;
or.b32 %r249, %r248, -2147483648;
xor.b32 %r188, %r249, %r151;

	bfe.u32 %r187, %r188, %r110, %r111;

	and.b32 %r250, %r187, 3;
shr.u32 %r251, %r187, 2;
cvt.u64.u32	%rd70, %r250;
mul.wide.u32 %rd71, %r251, 512;
add.s64 %rd72, %rd13, %rd71;
add.s64 %rd73, %rd72, %rd12;
add.s64 %rd74, %rd73, %rd70;
ld.shared.u8 %rs15, [%rd74];
add.s16 %rs16, %rs15, 1;
st.shared.u8 [%rd74], %rs16;
shr.s32 %r252, %r152, 31;
or.b32 %r253, %r252, -2147483648;
xor.b32 %r192, %r253, %r152;

	bfe.u32 %r191, %r192, %r110, %r111;

	and.b32 %r254, %r191, 3;
shr.u32 %r255, %r191, 2;
cvt.u64.u32	%rd75, %r254;
mul.wide.u32 %rd76, %r255, 512;
add.s64 %rd77, %rd13, %rd76;
add.s64 %rd78, %rd77, %rd12;
add.s64 %rd79, %rd78, %rd75;
ld.shared.u8 %rs17, [%rd79];
add.s16 %rs18, %rs17, 1;
st.shared.u8 [%rd79], %rs18;
shr.s32 %r256, %r153, 31;
or.b32 %r257, %r256, -2147483648;
xor.b32 %r196, %r257, %r153;

	bfe.u32 %r195, %r196, %r110, %r111;

	and.b32 %r258, %r195, 3;
shr.u32 %r259, %r195, 2;
cvt.u64.u32	%rd80, %r258;
mul.wide.u32 %rd81, %r259, 512;
add.s64 %rd82, %rd13, %rd81;
add.s64 %rd83, %rd82, %rd12;
add.s64 %rd84, %rd83, %rd80;
ld.shared.u8 %rs19, [%rd84];
add.s16 %rs20, %rs19, 1;
st.shared.u8 [%rd84], %rs20;
shr.s32 %r260, %r154, 31;
or.b32 %r261, %r260, -2147483648;
xor.b32 %r200, %r261, %r154;

	bfe.u32 %r199, %r200, %r110, %r111;

	and.b32 %r262, %r199, 3;
shr.u32 %r263, %r199, 2;
cvt.u64.u32	%rd85, %r262;
mul.wide.u32 %rd86, %r263, 512;
add.s64 %rd87, %rd13, %rd86;
add.s64 %rd88, %rd87, %rd12;
add.s64 %rd89, %rd88, %rd85;
ld.shared.u8 %rs21, [%rd89];
add.s16 %rs22, %rs21, 1;
st.shared.u8 [%rd89], %rs22;
shr.s32 %r264, %r155, 31;
or.b32 %r265, %r264, -2147483648;
xor.b32 %r204, %r265, %r155;

	bfe.u32 %r203, %r204, %r110, %r111;

	and.b32 %r266, %r203, 3;
shr.u32 %r267, %r203, 2;
cvt.u64.u32	%rd90, %r266;
mul.wide.u32 %rd91, %r267, 512;
add.s64 %rd92, %rd13, %rd91;
add.s64 %rd93, %rd92, %rd12;
add.s64 %rd94, %rd93, %rd90;
ld.shared.u8 %rs23, [%rd94];
add.s16 %rs24, %rs23, 1;
st.shared.u8 [%rd94], %rs24;
shr.s32 %r268, %r156, 31;
or.b32 %r269, %r268, -2147483648;
xor.b32 %r208, %r269, %r156;

	bfe.u32 %r207, %r208, %r110, %r111;

	and.b32 %r270, %r207, 3;
shr.u32 %r271, %r207, 2;
cvt.u64.u32	%rd95, %r270;
mul.wide.u32 %rd96, %r271, 512;
add.s64 %rd97, %rd13, %rd96;
add.s64 %rd98, %rd97, %rd12;
add.s64 %rd99, %rd98, %rd95;
ld.shared.u8 %rs25, [%rd99];
add.s16 %rs26, %rs25, 1;
st.shared.u8 [%rd99], %rs26;
shr.s32 %r272, %r157, 31;
or.b32 %r273, %r272, -2147483648;
xor.b32 %r212, %r273, %r157;

	bfe.u32 %r211, %r212, %r110, %r111;

	and.b32 %r274, %r211, 3;
shr.u32 %r275, %r211, 2;
cvt.u64.u32	%rd100, %r274;
mul.wide.u32 %rd101, %r275, 512;
add.s64 %rd102, %rd13, %rd101;
add.s64 %rd103, %rd102, %rd12;
add.s64 %rd104, %rd103, %rd100;
ld.shared.u8 %rs27, [%rd104];
add.s16 %rs28, %rs27, 1;
st.shared.u8 [%rd104], %rs28;
shr.s32 %r276, %r158, 31;
or.b32 %r277, %r276, -2147483648;
xor.b32 %r216, %r277, %r158;

	bfe.u32 %r215, %r216, %r110, %r111;

	and.b32 %r278, %r215, 3;
shr.u32 %r279, %r215, 2;
cvt.u64.u32	%rd105, %r278;
mul.wide.u32 %rd106, %r279, 512;
add.s64 %rd107, %rd13, %rd106;
add.s64 %rd108, %rd107, %rd12;
add.s64 %rd109, %rd108, %rd105;
ld.shared.u8 %rs29, [%rd109];
add.s16 %rs30, %rs29, 1;
st.shared.u8 [%rd109], %rs30;
add.s64 %rd290, %rd290, 7680;
add.s32 %r651, %r651, 1;
setp.ne.s32	%p6, %r651, 0;
@%p6 bra BB86_7;

setp.lt.u32	%p1, %r130, 256;
bar.sync 0;
@!%p1 bra BB86_10;
bra.uni BB86_9;

BB86_9:
shr.u32 %r282, %r130, 5;
and.b32 %r283, %r130, 31;
mul.wide.u32 %rd110, %r282, 512;
add.s64 %rd112, %rd13, %rd110;
mul.wide.u32 %rd113, %r283, 4;
add.s64 %rd114, %rd112, %rd113;
ld.shared.v4.u8 {%rs31, %rs32, %rs33, %rs34}, [%rd114];
cvt.u32.u16	%r284, %rs34;
cvt.u32.u16	%r285, %rs33;
cvt.u32.u16	%r286, %rs32;
cvt.u32.u16	%r287, %rs31;
add.s32 %r288, %r666, %r287;
add.s32 %r289, %r665, %r286;
add.s32 %r290, %r664, %r285;
add.s32 %r291, %r663, %r284;
ld.shared.v4.u8 {%rs35, %rs36, %rs37, %rs38}, [%rd114+128];
cvt.u32.u16	%r292, %rs38;
cvt.u32.u16	%r293, %rs37;
cvt.u32.u16	%r294, %rs36;
cvt.u32.u16	%r295, %rs35;
add.s32 %r296, %r288, %r295;
add.s32 %r297, %r289, %r294;
add.s32 %r298, %r290, %r293;
add.s32 %r299, %r291, %r292;
ld.shared.v4.u8 {%rs39, %rs40, %rs41, %rs42}, [%rd114+256];
cvt.u32.u16	%r300, %rs42;
cvt.u32.u16	%r301, %rs41;
cvt.u32.u16	%r302, %rs40;
cvt.u32.u16	%r303, %rs39;
add.s32 %r304, %r296, %r303;
add.s32 %r305, %r297, %r302;
add.s32 %r306, %r298, %r301;
add.s32 %r307, %r299, %r300;
ld.shared.v4.u8 {%rs43, %rs44, %rs45, %rs46}, [%rd114+384];
cvt.u32.u16	%r308, %rs46;
cvt.u32.u16	%r309, %rs45;
cvt.u32.u16	%r310, %rs44;
cvt.u32.u16	%r311, %rs43;
add.s32 %r666, %r304, %r311;
add.s32 %r665, %r305, %r310;
add.s32 %r664, %r306, %r309;
add.s32 %r663, %r307, %r308;

BB86_10:
shr.u32 %r313, %r130, 5;
add.s32 %r314, %r313, 4;
setp.gt.u32	%p7, %r314, 7;
@%p7 bra BB86_12;

and.b32 %r317, %r130, 31;
mul.wide.u32 %rd115, %r313, 512;
add.s64 %rd117, %rd13, %rd115;
mul.wide.u32 %rd118, %r317, 4;
add.s64 %rd119, %rd117, %rd118;
ld.shared.v4.u8 {%rs47, %rs48, %rs49, %rs50}, [%rd119+2048];
cvt.u32.u16	%r318, %rs50;
cvt.u32.u16	%r319, %rs49;
cvt.u32.u16	%r320, %rs48;
cvt.u32.u16	%r321, %rs47;
add.s32 %r322, %r669, %r321;
add.s32 %r323, %r668, %r320;
add.s32 %r324, %r667, %r319;
add.s32 %r325, %r670, %r318;
ld.shared.v4.u8 {%rs51, %rs52, %rs53, %rs54}, [%rd119+2176];
cvt.u32.u16	%r326, %rs54;
cvt.u32.u16	%r327, %rs53;
cvt.u32.u16	%r328, %rs52;
cvt.u32.u16	%r329, %rs51;
add.s32 %r330, %r322, %r329;
add.s32 %r331, %r323, %r328;
add.s32 %r332, %r324, %r327;
add.s32 %r333, %r325, %r326;
ld.shared.v4.u8 {%rs55, %rs56, %rs57, %rs58}, [%rd119+2304];
cvt.u32.u16	%r334, %rs58;
cvt.u32.u16	%r335, %rs57;
cvt.u32.u16	%r336, %rs56;
cvt.u32.u16	%r337, %rs55;
add.s32 %r338, %r330, %r337;
add.s32 %r339, %r331, %r336;
add.s32 %r340, %r332, %r335;
add.s32 %r341, %r333, %r334;
ld.shared.v4.u8 {%rs59, %rs60, %rs61, %rs62}, [%rd119+2432];
cvt.u32.u16	%r342, %rs62;
cvt.u32.u16	%r343, %rs61;
cvt.u32.u16	%r344, %rs60;
cvt.u32.u16	%r345, %rs59;
add.s32 %r669, %r338, %r345;
add.s32 %r668, %r339, %r344;
add.s32 %r667, %r340, %r343;
add.s32 %r670, %r341, %r342;

BB86_12:
bar.sync 0;
mov.u32 %r347, 0;
st.shared.u32 [%rd14], %r347;
st.shared.u32 [%rd14+512], %r347;
st.shared.u32 [%rd14+1024], %r347;
st.shared.u32 [%rd14+1536], %r347;
st.shared.u32 [%rd14+2048], %r347;
st.shared.u32 [%rd14+2560], %r347;
st.shared.u32 [%rd14+3072], %r347;
st.shared.u32 [%rd14+3584], %r347;
add.s32 %r348, %r20, 34560;
add.s32 %r650, %r20, 32640;
add.s32 %r649, %r649, 32640;
add.s32 %r56, %r20, 1920;
setp.le.s32	%p8, %r348, %r648;
mov.u32 %r660, %r56;
@%p8 bra BB86_6;

BB86_13:
mov.u32 %r657, %r660;
add.s32 %r659, %r657, 1920;
setp.gt.s32	%p9, %r659, %r648;
@%p9 bra BB86_16;

mov.u32 %r658, %r657;

BB86_15:
mov.u32 %r655, %r659;
mov.u32 %r68, %r658;
mov.u32 %r658, %r655;
cvt.s64.s32	%rd138, %r130;
cvt.s64.s32	%rd139, %r68;
add.s64 %rd140, %rd138, %rd139;
shl.b64 %rd141, %rd140, 2;
add.s64 %rd123, %rd10, %rd141;

	ld.global.nc.u32 %r349, [%rd123];

	add.s32 %r364, %r130, 128;
cvt.s64.s32	%rd142, %r364;
add.s64 %rd143, %rd142, %rd139;
shl.b64 %rd144, %rd143, 2;
add.s64 %rd124, %rd10, %rd144;

	ld.global.nc.u32 %r350, [%rd124];

	add.s32 %r365, %r130, 256;
cvt.s64.s32	%rd145, %r365;
add.s64 %rd146, %rd145, %rd139;
shl.b64 %rd147, %rd146, 2;
add.s64 %rd125, %rd10, %rd147;

	ld.global.nc.u32 %r351, [%rd125];

	add.s32 %r366, %r130, 384;
cvt.s64.s32	%rd148, %r366;
add.s64 %rd149, %rd148, %rd139;
shl.b64 %rd150, %rd149, 2;
add.s64 %rd126, %rd10, %rd150;

	ld.global.nc.u32 %r352, [%rd126];

	add.s32 %r367, %r130, 512;
cvt.s64.s32	%rd151, %r367;
add.s64 %rd152, %rd151, %rd139;
shl.b64 %rd153, %rd152, 2;
add.s64 %rd127, %rd10, %rd153;

	ld.global.nc.u32 %r353, [%rd127];

	add.s32 %r368, %r130, 640;
cvt.s64.s32	%rd154, %r368;
add.s64 %rd155, %rd154, %rd139;
shl.b64 %rd156, %rd155, 2;
add.s64 %rd128, %rd10, %rd156;

	ld.global.nc.u32 %r354, [%rd128];

	add.s32 %r369, %r130, 768;
cvt.s64.s32	%rd157, %r369;
add.s64 %rd158, %rd157, %rd139;
shl.b64 %rd159, %rd158, 2;
add.s64 %rd129, %rd10, %rd159;

	ld.global.nc.u32 %r355, [%rd129];

	add.s32 %r370, %r130, 896;
cvt.s64.s32	%rd160, %r370;
add.s64 %rd161, %rd160, %rd139;
shl.b64 %rd162, %rd161, 2;
add.s64 %rd130, %rd10, %rd162;

	ld.global.nc.u32 %r356, [%rd130];

	add.s32 %r371, %r130, 1024;
cvt.s64.s32	%rd163, %r371;
add.s64 %rd164, %rd163, %rd139;
shl.b64 %rd165, %rd164, 2;
add.s64 %rd131, %rd10, %rd165;

	ld.global.nc.u32 %r357, [%rd131];

	add.s32 %r372, %r130, 1152;
cvt.s64.s32	%rd166, %r372;
add.s64 %rd167, %rd166, %rd139;
shl.b64 %rd168, %rd167, 2;
add.s64 %rd132, %rd10, %rd168;

	ld.global.nc.u32 %r358, [%rd132];

	add.s32 %r373, %r130, 1280;
cvt.s64.s32	%rd169, %r373;
add.s64 %rd170, %rd169, %rd139;
shl.b64 %rd171, %rd170, 2;
add.s64 %rd133, %rd10, %rd171;

	ld.global.nc.u32 %r359, [%rd133];

	add.s32 %r374, %r130, 1408;
cvt.s64.s32	%rd172, %r374;
add.s64 %rd173, %rd172, %rd139;
shl.b64 %rd174, %rd173, 2;
add.s64 %rd134, %rd10, %rd174;

	ld.global.nc.u32 %r360, [%rd134];

	add.s32 %r375, %r130, 1536;
cvt.s64.s32	%rd175, %r375;
add.s64 %rd176, %rd175, %rd139;
shl.b64 %rd177, %rd176, 2;
add.s64 %rd135, %rd10, %rd177;

	ld.global.nc.u32 %r361, [%rd135];

	add.s32 %r376, %r130, 1664;
cvt.s64.s32	%rd178, %r376;
add.s64 %rd179, %rd178, %rd139;
shl.b64 %rd180, %rd179, 2;
add.s64 %rd136, %rd10, %rd180;

	ld.global.nc.u32 %r362, [%rd136];

	add.s32 %r377, %r130, 1792;
cvt.s64.s32	%rd181, %r377;
add.s64 %rd182, %rd181, %rd139;
shl.b64 %rd183, %rd182, 2;
add.s64 %rd137, %rd10, %rd183;

	ld.global.nc.u32 %r363, [%rd137];

	bar.sync 0;
shr.s32 %r438, %r349, 31;
or.b32 %r439, %r438, -2147483648;
xor.b32 %r379, %r439, %r349;

	bfe.u32 %r378, %r379, %r110, %r111;

	and.b32 %r440, %r378, 3;
shr.u32 %r441, %r378, 2;
cvt.u64.u32	%rd184, %r440;
mul.wide.u32 %rd185, %r441, 512;
add.s64 %rd187, %rd13, %rd185;
add.s64 %rd189, %rd187, %rd12;
add.s64 %rd190, %rd189, %rd184;
ld.shared.u8 %rs63, [%rd190];
add.s16 %rs64, %rs63, 1;
st.shared.u8 [%rd190], %rs64;
shr.s32 %r442, %r350, 31;
or.b32 %r443, %r442, -2147483648;
xor.b32 %r383, %r443, %r350;

	bfe.u32 %r382, %r383, %r110, %r111;

	and.b32 %r444, %r382, 3;
shr.u32 %r445, %r382, 2;
cvt.u64.u32	%rd191, %r444;
mul.wide.u32 %rd192, %r445, 512;
add.s64 %rd193, %rd13, %rd192;
add.s64 %rd194, %rd193, %rd12;
add.s64 %rd195, %rd194, %rd191;
ld.shared.u8 %rs65, [%rd195];
add.s16 %rs66, %rs65, 1;
st.shared.u8 [%rd195], %rs66;
shr.s32 %r446, %r351, 31;
or.b32 %r447, %r446, -2147483648;
xor.b32 %r387, %r447, %r351;

	bfe.u32 %r386, %r387, %r110, %r111;

	and.b32 %r448, %r386, 3;
shr.u32 %r449, %r386, 2;
cvt.u64.u32	%rd196, %r448;
mul.wide.u32 %rd197, %r449, 512;
add.s64 %rd198, %rd13, %rd197;
add.s64 %rd199, %rd198, %rd12;
add.s64 %rd200, %rd199, %rd196;
ld.shared.u8 %rs67, [%rd200];
add.s16 %rs68, %rs67, 1;
st.shared.u8 [%rd200], %rs68;
shr.s32 %r450, %r352, 31;
or.b32 %r451, %r450, -2147483648;
xor.b32 %r391, %r451, %r352;

	bfe.u32 %r390, %r391, %r110, %r111;

	and.b32 %r452, %r390, 3;
shr.u32 %r453, %r390, 2;
cvt.u64.u32	%rd201, %r452;
mul.wide.u32 %rd202, %r453, 512;
add.s64 %rd203, %rd13, %rd202;
add.s64 %rd204, %rd203, %rd12;
add.s64 %rd205, %rd204, %rd201;
ld.shared.u8 %rs69, [%rd205];
add.s16 %rs70, %rs69, 1;
st.shared.u8 [%rd205], %rs70;
shr.s32 %r454, %r353, 31;
or.b32 %r455, %r454, -2147483648;
xor.b32 %r395, %r455, %r353;

	bfe.u32 %r394, %r395, %r110, %r111;

	and.b32 %r456, %r394, 3;
shr.u32 %r457, %r394, 2;
cvt.u64.u32	%rd206, %r456;
mul.wide.u32 %rd207, %r457, 512;
add.s64 %rd208, %rd13, %rd207;
add.s64 %rd209, %rd208, %rd12;
add.s64 %rd210, %rd209, %rd206;
ld.shared.u8 %rs71, [%rd210];
add.s16 %rs72, %rs71, 1;
st.shared.u8 [%rd210], %rs72;
shr.s32 %r458, %r354, 31;
or.b32 %r459, %r458, -2147483648;
xor.b32 %r399, %r459, %r354;

	bfe.u32 %r398, %r399, %r110, %r111;

	and.b32 %r460, %r398, 3;
shr.u32 %r461, %r398, 2;
cvt.u64.u32	%rd211, %r460;
mul.wide.u32 %rd212, %r461, 512;
add.s64 %rd213, %rd13, %rd212;
add.s64 %rd214, %rd213, %rd12;
add.s64 %rd215, %rd214, %rd211;
ld.shared.u8 %rs73, [%rd215];
add.s16 %rs74, %rs73, 1;
st.shared.u8 [%rd215], %rs74;
shr.s32 %r462, %r355, 31;
or.b32 %r463, %r462, -2147483648;
xor.b32 %r403, %r463, %r355;

	bfe.u32 %r402, %r403, %r110, %r111;

	and.b32 %r464, %r402, 3;
shr.u32 %r465, %r402, 2;
cvt.u64.u32	%rd216, %r464;
mul.wide.u32 %rd217, %r465, 512;
add.s64 %rd218, %rd13, %rd217;
add.s64 %rd219, %rd218, %rd12;
add.s64 %rd220, %rd219, %rd216;
ld.shared.u8 %rs75, [%rd220];
add.s16 %rs76, %rs75, 1;
st.shared.u8 [%rd220], %rs76;
shr.s32 %r466, %r356, 31;
or.b32 %r467, %r466, -2147483648;
xor.b32 %r407, %r467, %r356;

	bfe.u32 %r406, %r407, %r110, %r111;

	and.b32 %r468, %r406, 3;
shr.u32 %r469, %r406, 2;
cvt.u64.u32	%rd221, %r468;
mul.wide.u32 %rd222, %r469, 512;
add.s64 %rd223, %rd13, %rd222;
add.s64 %rd224, %rd223, %rd12;
add.s64 %rd225, %rd224, %rd221;
ld.shared.u8 %rs77, [%rd225];
add.s16 %rs78, %rs77, 1;
st.shared.u8 [%rd225], %rs78;
shr.s32 %r470, %r357, 31;
or.b32 %r471, %r470, -2147483648;
xor.b32 %r411, %r471, %r357;

	bfe.u32 %r410, %r411, %r110, %r111;

	and.b32 %r472, %r410, 3;
shr.u32 %r473, %r410, 2;
cvt.u64.u32	%rd226, %r472;
mul.wide.u32 %rd227, %r473, 512;
add.s64 %rd228, %rd13, %rd227;
add.s64 %rd229, %rd228, %rd12;
add.s64 %rd230, %rd229, %rd226;
ld.shared.u8 %rs79, [%rd230];
add.s16 %rs80, %rs79, 1;
st.shared.u8 [%rd230], %rs80;
shr.s32 %r474, %r358, 31;
or.b32 %r475, %r474, -2147483648;
xor.b32 %r415, %r475, %r358;

	bfe.u32 %r414, %r415, %r110, %r111;

	and.b32 %r476, %r414, 3;
shr.u32 %r477, %r414, 2;
cvt.u64.u32	%rd231, %r476;
mul.wide.u32 %rd232, %r477, 512;
add.s64 %rd233, %rd13, %rd232;
add.s64 %rd234, %rd233, %rd12;
add.s64 %rd235, %rd234, %rd231;
ld.shared.u8 %rs81, [%rd235];
add.s16 %rs82, %rs81, 1;
st.shared.u8 [%rd235], %rs82;
shr.s32 %r478, %r359, 31;
or.b32 %r479, %r478, -2147483648;
xor.b32 %r419, %r479, %r359;

	bfe.u32 %r418, %r419, %r110, %r111;

	and.b32 %r480, %r418, 3;
shr.u32 %r481, %r418, 2;
cvt.u64.u32	%rd236, %r480;
mul.wide.u32 %rd237, %r481, 512;
add.s64 %rd238, %rd13, %rd237;
add.s64 %rd239, %rd238, %rd12;
add.s64 %rd240, %rd239, %rd236;
ld.shared.u8 %rs83, [%rd240];
add.s16 %rs84, %rs83, 1;
st.shared.u8 [%rd240], %rs84;
shr.s32 %r482, %r360, 31;
or.b32 %r483, %r482, -2147483648;
xor.b32 %r423, %r483, %r360;

	bfe.u32 %r422, %r423, %r110, %r111;

	and.b32 %r484, %r422, 3;
shr.u32 %r485, %r422, 2;
cvt.u64.u32	%rd241, %r484;
mul.wide.u32 %rd242, %r485, 512;
add.s64 %rd243, %rd13, %rd242;
add.s64 %rd244, %rd243, %rd12;
add.s64 %rd245, %rd244, %rd241;
ld.shared.u8 %rs85, [%rd245];
add.s16 %rs86, %rs85, 1;
st.shared.u8 [%rd245], %rs86;
shr.s32 %r486, %r361, 31;
or.b32 %r487, %r486, -2147483648;
xor.b32 %r427, %r487, %r361;

	bfe.u32 %r426, %r427, %r110, %r111;

	and.b32 %r488, %r426, 3;
shr.u32 %r489, %r426, 2;
cvt.u64.u32	%rd246, %r488;
mul.wide.u32 %rd247, %r489, 512;
add.s64 %rd248, %rd13, %rd247;
add.s64 %rd249, %rd248, %rd12;
add.s64 %rd250, %rd249, %rd246;
ld.shared.u8 %rs87, [%rd250];
add.s16 %rs88, %rs87, 1;
st.shared.u8 [%rd250], %rs88;
shr.s32 %r490, %r362, 31;
or.b32 %r491, %r490, -2147483648;
xor.b32 %r431, %r491, %r362;

	bfe.u32 %r430, %r431, %r110, %r111;

	and.b32 %r492, %r430, 3;
shr.u32 %r493, %r430, 2;
cvt.u64.u32	%rd251, %r492;
mul.wide.u32 %rd252, %r493, 512;
add.s64 %rd253, %rd13, %rd252;
add.s64 %rd254, %rd253, %rd12;
add.s64 %rd255, %rd254, %rd251;
ld.shared.u8 %rs89, [%rd255];
add.s16 %rs90, %rs89, 1;
st.shared.u8 [%rd255], %rs90;
shr.s32 %r494, %r363, 31;
or.b32 %r495, %r494, -2147483648;
xor.b32 %r435, %r495, %r363;

	bfe.u32 %r434, %r435, %r110, %r111;

	and.b32 %r496, %r434, 3;
shr.u32 %r497, %r434, 2;
cvt.u64.u32	%rd256, %r496;
mul.wide.u32 %rd257, %r497, 512;
add.s64 %rd258, %rd13, %rd257;
add.s64 %rd259, %rd258, %rd12;
add.s64 %rd260, %rd259, %rd256;
ld.shared.u8 %rs91, [%rd260];
add.s16 %rs92, %rs91, 1;
st.shared.u8 [%rd260], %rs92;
add.s32 %r659, %r658, 1920;
setp.le.s32	%p10, %r659, %r648;
mov.u32 %r657, %r658;
@%p10 bra BB86_15;

BB86_16:
add.s32 %r662, %r130, %r657;
setp.ge.s32	%p11, %r662, %r648;
@%p11 bra BB86_19;

add.s32 %r500, %r130, %r657;
mul.wide.s32 %rd261, %r500, 4;
add.s64 %rd291, %rd10, %rd261;
cvt.u64.u32	%rd5, %r130;
shl.b64 %rd267, %rd5, 2;

BB86_18:

	ld.global.nc.u32 %r501, [%rd291];

	shr.s32 %r506, %r501, 31;
or.b32 %r507, %r506, -2147483648;
xor.b32 %r503, %r507, %r501;

	bfe.u32 %r502, %r503, %r110, %r111;

	and.b32 %r508, %r502, 3;
shr.u32 %r509, %r502, 2;
cvt.u64.u32	%rd263, %r508;
mul.wide.u32 %rd264, %r509, 512;
add.s64 %rd266, %rd13, %rd264;
add.s64 %rd268, %rd266, %rd267;
add.s64 %rd269, %rd268, %rd263;
ld.shared.u8 %rs93, [%rd269];
add.s16 %rs94, %rs93, 1;
st.shared.u8 [%rd269], %rs94;
add.s64 %rd291, %rd291, 512;
add.s32 %r662, %r662, 128;
setp.lt.s32	%p12, %r662, %r648;
@%p12 bra BB86_18;

BB86_19:
bar.sync 0;
setp.gt.u32	%p13, %r130, 255;
@%p13 bra BB86_21;

shr.u32 %r512, %r130, 5;
and.b32 %r513, %r130, 31;
mul.wide.u32 %rd270, %r512, 512;
add.s64 %rd272, %rd13, %rd270;
mul.wide.u32 %rd273, %r513, 4;
add.s64 %rd274, %rd272, %rd273;
ld.shared.v4.u8 {%rs95, %rs96, %rs97, %rs98}, [%rd274];
cvt.u32.u16	%r514, %rs98;
cvt.u32.u16	%r515, %rs97;
cvt.u32.u16	%r516, %rs96;
cvt.u32.u16	%r517, %rs95;
add.s32 %r518, %r666, %r517;
add.s32 %r519, %r665, %r516;
add.s32 %r520, %r664, %r515;
add.s32 %r521, %r663, %r514;
ld.shared.v4.u8 {%rs99, %rs100, %rs101, %rs102}, [%rd274+128];
cvt.u32.u16	%r522, %rs102;
cvt.u32.u16	%r523, %rs101;
cvt.u32.u16	%r524, %rs100;
cvt.u32.u16	%r525, %rs99;
add.s32 %r526, %r518, %r525;
add.s32 %r527, %r519, %r524;
add.s32 %r528, %r520, %r523;
add.s32 %r529, %r521, %r522;
ld.shared.v4.u8 {%rs103, %rs104, %rs105, %rs106}, [%rd274+256];
cvt.u32.u16	%r530, %rs106;
cvt.u32.u16	%r531, %rs105;
cvt.u32.u16	%r532, %rs104;
cvt.u32.u16	%r533, %rs103;
add.s32 %r534, %r526, %r533;
add.s32 %r535, %r527, %r532;
add.s32 %r536, %r528, %r531;
add.s32 %r537, %r529, %r530;
ld.shared.v4.u8 {%rs107, %rs108, %rs109, %rs110}, [%rd274+384];
cvt.u32.u16	%r538, %rs110;
cvt.u32.u16	%r539, %rs109;
cvt.u32.u16	%r540, %rs108;
cvt.u32.u16	%r541, %rs107;
add.s32 %r666, %r534, %r541;
add.s32 %r665, %r535, %r540;
add.s32 %r664, %r536, %r539;
add.s32 %r663, %r537, %r538;

BB86_21:
shr.u32 %r543, %r130, 5;
add.s32 %r98, %r543, 4;
setp.gt.u32	%p14, %r98, 7;
@%p14 bra BB86_23;

and.b32 %r546, %r130, 31;
mul.wide.u32 %rd275, %r543, 512;
add.s64 %rd277, %rd13, %rd275;
mul.wide.u32 %rd278, %r546, 4;
add.s64 %rd279, %rd277, %rd278;
ld.shared.v4.u8 {%rs111, %rs112, %rs113, %rs114}, [%rd279+2048];
cvt.u32.u16	%r547, %rs114;
cvt.u32.u16	%r548, %rs113;
cvt.u32.u16	%r549, %rs112;
cvt.u32.u16	%r550, %rs111;
add.s32 %r551, %r669, %r550;
add.s32 %r552, %r668, %r549;
add.s32 %r553, %r667, %r548;
add.s32 %r554, %r670, %r547;
ld.shared.v4.u8 {%rs115, %rs116, %rs117, %rs118}, [%rd279+2176];
cvt.u32.u16	%r555, %rs118;
cvt.u32.u16	%r556, %rs117;
cvt.u32.u16	%r557, %rs116;
cvt.u32.u16	%r558, %rs115;
add.s32 %r559, %r551, %r558;
add.s32 %r560, %r552, %r557;
add.s32 %r561, %r553, %r556;
add.s32 %r562, %r554, %r555;
ld.shared.v4.u8 {%rs119, %rs120, %rs121, %rs122}, [%rd279+2304];
cvt.u32.u16	%r563, %rs122;
cvt.u32.u16	%r564, %rs121;
cvt.u32.u16	%r565, %rs120;
cvt.u32.u16	%r566, %rs119;
add.s32 %r567, %r559, %r566;
add.s32 %r568, %r560, %r565;
add.s32 %r569, %r561, %r564;
add.s32 %r570, %r562, %r563;
ld.shared.v4.u8 {%rs123, %rs124, %rs125, %rs126}, [%rd279+2432];
cvt.u32.u16	%r571, %rs126;
cvt.u32.u16	%r572, %rs125;
cvt.u32.u16	%r573, %rs124;
cvt.u32.u16	%r574, %rs123;
add.s32 %r669, %r567, %r574;
add.s32 %r668, %r568, %r573;
add.s32 %r667, %r569, %r572;
add.s32 %r670, %r570, %r571;

BB86_23:
setp.lt.u32	%p2, %r130, 256;
and.b32 %r575, %r130, 31;
cvt.u64.u32	%rd8, %r575;
bar.sync 0;
shr.u32 %r576, %r130, 3;
and.b32 %r577, %r576, 536870908;
mul.wide.u32 %rd280, %r577, 132;
add.s64 %rd282, %rd13, %rd280;
shl.b64 %rd283, %rd8, 2;
add.s64 %rd9, %rd282, %rd283;
@!%p2 bra BB86_25;
bra.uni BB86_24;

BB86_24:
st.shared.u32 [%rd9], %r666;
st.shared.u32 [%rd9+132], %r665;
st.shared.u32 [%rd9+264], %r664;
st.shared.u32 [%rd9+396], %r663;

BB86_25:
@%p14 bra BB86_27;

st.shared.u32 [%rd9+2112], %r669;
st.shared.u32 [%rd9+2244], %r668;
st.shared.u32 [%rd9+2376], %r667;
st.shared.u32 [%rd9+2508], %r670;

BB86_27:
bar.sync 0;
setp.gt.u32	%p16, %r130, 31;
@%p16 bra BB86_29;

mul.wide.u32 %rd284, %r130, 132;
add.s64 %rd286, %rd13, %rd284;
ld.shared.u32 %r581, [%rd286+4];
ld.shared.u32 %r582, [%rd286];
add.s32 %r583, %r581, %r582;
ld.shared.u32 %r584, [%rd286+8];
add.s32 %r585, %r583, %r584;
ld.shared.u32 %r586, [%rd286+12];
add.s32 %r587, %r585, %r586;
ld.shared.u32 %r588, [%rd286+16];
add.s32 %r589, %r587, %r588;
ld.shared.u32 %r590, [%rd286+20];
add.s32 %r591, %r589, %r590;
ld.shared.u32 %r592, [%rd286+24];
add.s32 %r593, %r591, %r592;
ld.shared.u32 %r594, [%rd286+28];
add.s32 %r595, %r593, %r594;
ld.shared.u32 %r596, [%rd286+32];
add.s32 %r597, %r595, %r596;
ld.shared.u32 %r598, [%rd286+36];
add.s32 %r599, %r597, %r598;
ld.shared.u32 %r600, [%rd286+40];
add.s32 %r601, %r599, %r600;
ld.shared.u32 %r602, [%rd286+44];
add.s32 %r603, %r601, %r602;
ld.shared.u32 %r604, [%rd286+48];
add.s32 %r605, %r603, %r604;
ld.shared.u32 %r606, [%rd286+52];
add.s32 %r607, %r605, %r606;
ld.shared.u32 %r608, [%rd286+56];
add.s32 %r609, %r607, %r608;
ld.shared.u32 %r610, [%rd286+60];
add.s32 %r611, %r609, %r610;
ld.shared.u32 %r612, [%rd286+64];
add.s32 %r613, %r611, %r612;
ld.shared.u32 %r614, [%rd286+68];
add.s32 %r615, %r613, %r614;
ld.shared.u32 %r616, [%rd286+72];
add.s32 %r617, %r615, %r616;
ld.shared.u32 %r618, [%rd286+76];
add.s32 %r619, %r617, %r618;
ld.shared.u32 %r620, [%rd286+80];
add.s32 %r621, %r619, %r620;
ld.shared.u32 %r622, [%rd286+84];
add.s32 %r623, %r621, %r622;
ld.shared.u32 %r624, [%rd286+88];
add.s32 %r625, %r623, %r624;
ld.shared.u32 %r626, [%rd286+92];
add.s32 %r627, %r625, %r626;
ld.shared.u32 %r628, [%rd286+96];
add.s32 %r629, %r627, %r628;
ld.shared.u32 %r630, [%rd286+100];
add.s32 %r631, %r629, %r630;
ld.shared.u32 %r632, [%rd286+104];
add.s32 %r633, %r631, %r632;
ld.shared.u32 %r634, [%rd286+108];
add.s32 %r635, %r633, %r634;
ld.shared.u32 %r636, [%rd286+112];
add.s32 %r637, %r635, %r636;
ld.shared.u32 %r638, [%rd286+116];
add.s32 %r639, %r637, %r638;
ld.shared.u32 %r640, [%rd286+120];
add.s32 %r641, %r639, %r640;
ld.shared.u32 %r642, [%rd286+124];
add.s32 %r671, %r641, %r642;

BB86_29:
@%p16 bra BB86_31;

mov.u32 %r644, %nctaid.x;
mad.lo.s32 %r647, %r644, %r130, %r1;
cvta.to.global.u64 %rd287, %rd11;
mul.wide.u32 %rd288, %r647, 4;
add.s64 %rd289, %rd287, %rd288;
st.global.u32 [%rd289], %r671;

BB86_31:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE19PtxAltUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE(
.param .u64 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE19PtxAltUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_0,
.param .u64 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE19PtxAltUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_1,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE19PtxAltUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_2,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE19PtxAltUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_3,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE19PtxAltUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_4,
.param .u8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE19PtxAltUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_5,
.param .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE19PtxAltUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6[36]
)
.maxntid 128, 1, 1
{
.reg .pred %p<15>;
.reg .b16 %rs<95>;
.reg .b32 %r<570>;
.reg .b64 %rd<282>;

	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE19PtxAltUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE$__cuda_local_var_232292_74_non_const_temp_storage[2112];

ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE19PtxAltUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_0];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE19PtxAltUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_1];
ld.param.u32 %r84, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE19PtxAltUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_3];
ld.param.u32 %r85, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE19PtxAltUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_4];
ld.param.u32 %r94, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE19PtxAltUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+32];
ld.param.u32 %r93, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE19PtxAltUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+28];
ld.param.u32 %r91, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE19PtxAltUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+20];
ld.param.u32 %r90, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE19PtxAltUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+16];
ld.param.u32 %r89, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE19PtxAltUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+12];
ld.param.u32 %r88, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE19PtxAltUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+8];
ld.param.u32 %r86, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE19PtxAltUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6];
ld.param.u32 %r87, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE19PtxAltUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+4];
mov.u32 %r1, %ctaid.x;
setp.lt.s32	%p3, %r1, %r87;
@%p3 bra BB87_3;
bra.uni BB87_1;

BB87_3:
mul.lo.s32 %r563, %r1, %r88;
add.s32 %r550, %r563, %r88;
bra.uni BB87_4;

BB87_1:
mov.u32 %r550, %r94;
mov.u32 %r563, %r93;
setp.ge.s32	%p4, %r1, %r86;
@%p4 bra BB87_4;

mad.lo.s32 %r563, %r1, %r89, %r90;
add.s32 %r95, %r563, %r89;
min.s32 %r550, %r95, %r91;

BB87_4:
mov.u32 %r8, %r563;
mov.u32 %r100, %tid.x;
mul.wide.u32 %rd14, %r100, 4;
mov.u64 %rd15, _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE19PtxAltUpsweepPolicyELb0EfiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE$__cuda_local_var_232292_74_non_const_temp_storage;
add.s64 %rd16, %rd15, %rd14;
mov.u32 %r568, 0;
st.shared.u32 [%rd16], %r568;
st.shared.u32 [%rd16+512], %r568;
st.shared.u32 [%rd16+1024], %r568;
st.shared.u32 [%rd16+1536], %r568;
add.s32 %r101, %r8, 32640;
setp.gt.s32	%p5, %r101, %r550;
mov.u32 %r567, %r568;
mov.u32 %r566, %r568;
mov.u32 %r565, %r568;
mov.u32 %r562, %r8;
@%p5 bra BB87_11;

add.s32 %r552, %r8, 30720;
mov.u32 %r568, 0;
mov.u32 %r567, %r568;
mov.u32 %r566, %r568;
mov.u32 %r565, %r568;
mov.u32 %r551, %r568;

BB87_6:
add.s32 %r108, %r8, %r551;
mul.wide.s32 %rd17, %r100, 4;
add.s64 %rd18, %rd12, %rd17;
mul.wide.s32 %rd19, %r108, 4;
add.s64 %rd280, %rd18, %rd19;
mov.u32 %r553, -17;

BB87_7:

	ld.global.nc.u32 %r110, [%rd280];

	add.s64 %rd21, %rd280, 512;

	ld.global.nc.u32 %r111, [%rd21];

	add.s64 %rd22, %rd280, 1024;

	ld.global.nc.u32 %r112, [%rd22];

	add.s64 %rd23, %rd280, 1536;

	ld.global.nc.u32 %r113, [%rd23];

	add.s64 %rd24, %rd280, 2048;

	ld.global.nc.u32 %r114, [%rd24];

	add.s64 %rd25, %rd280, 2560;

	ld.global.nc.u32 %r115, [%rd25];

	add.s64 %rd26, %rd280, 3072;

	ld.global.nc.u32 %r116, [%rd26];

	add.s64 %rd27, %rd280, 3584;

	ld.global.nc.u32 %r117, [%rd27];

	add.s64 %rd28, %rd280, 4096;

	ld.global.nc.u32 %r118, [%rd28];

	add.s64 %rd29, %rd280, 4608;

	ld.global.nc.u32 %r119, [%rd29];

	add.s64 %rd30, %rd280, 5120;

	ld.global.nc.u32 %r120, [%rd30];

	add.s64 %rd31, %rd280, 5632;

	ld.global.nc.u32 %r121, [%rd31];

	add.s64 %rd32, %rd280, 6144;

	ld.global.nc.u32 %r122, [%rd32];

	add.s64 %rd33, %rd280, 6656;

	ld.global.nc.u32 %r123, [%rd33];

	add.s64 %rd34, %rd280, 7168;

	ld.global.nc.u32 %r124, [%rd34];

	bar.sync 0;
shr.s32 %r185, %r110, 31;
or.b32 %r186, %r185, -2147483648;
xor.b32 %r126, %r186, %r110;

	bfe.u32 %r125, %r126, %r84, %r85;

	and.b32 %r187, %r125, 3;
shr.u32 %r188, %r125, 2;
cvt.u64.u32	%rd35, %r187;
mul.wide.u32 %rd36, %r188, 512;
add.s64 %rd38, %rd15, %rd36;
add.s64 %rd40, %rd38, %rd14;
add.s64 %rd41, %rd40, %rd35;
ld.shared.u8 %rs1, [%rd41];
add.s16 %rs2, %rs1, 1;
st.shared.u8 [%rd41], %rs2;
shr.s32 %r190, %r111, 31;
or.b32 %r191, %r190, -2147483648;
xor.b32 %r130, %r191, %r111;

	bfe.u32 %r129, %r130, %r84, %r85;

	and.b32 %r192, %r129, 3;
shr.u32 %r193, %r129, 2;
cvt.u64.u32	%rd42, %r192;
mul.wide.u32 %rd43, %r193, 512;
add.s64 %rd44, %rd15, %rd43;
add.s64 %rd45, %rd44, %rd14;
add.s64 %rd46, %rd45, %rd42;
ld.shared.u8 %rs3, [%rd46];
add.s16 %rs4, %rs3, 1;
st.shared.u8 [%rd46], %rs4;
shr.s32 %r194, %r112, 31;
or.b32 %r195, %r194, -2147483648;
xor.b32 %r134, %r195, %r112;

	bfe.u32 %r133, %r134, %r84, %r85;

	and.b32 %r196, %r133, 3;
shr.u32 %r197, %r133, 2;
cvt.u64.u32	%rd47, %r196;
mul.wide.u32 %rd48, %r197, 512;
add.s64 %rd49, %rd15, %rd48;
add.s64 %rd50, %rd49, %rd14;
add.s64 %rd51, %rd50, %rd47;
ld.shared.u8 %rs5, [%rd51];
add.s16 %rs6, %rs5, 1;
st.shared.u8 [%rd51], %rs6;
shr.s32 %r198, %r113, 31;
or.b32 %r199, %r198, -2147483648;
xor.b32 %r138, %r199, %r113;

	bfe.u32 %r137, %r138, %r84, %r85;

	and.b32 %r200, %r137, 3;
shr.u32 %r201, %r137, 2;
cvt.u64.u32	%rd52, %r200;
mul.wide.u32 %rd53, %r201, 512;
add.s64 %rd54, %rd15, %rd53;
add.s64 %rd55, %rd54, %rd14;
add.s64 %rd56, %rd55, %rd52;
ld.shared.u8 %rs7, [%rd56];
add.s16 %rs8, %rs7, 1;
st.shared.u8 [%rd56], %rs8;
shr.s32 %r202, %r114, 31;
or.b32 %r203, %r202, -2147483648;
xor.b32 %r142, %r203, %r114;

	bfe.u32 %r141, %r142, %r84, %r85;

	and.b32 %r204, %r141, 3;
shr.u32 %r205, %r141, 2;
cvt.u64.u32	%rd57, %r204;
mul.wide.u32 %rd58, %r205, 512;
add.s64 %rd59, %rd15, %rd58;
add.s64 %rd60, %rd59, %rd14;
add.s64 %rd61, %rd60, %rd57;
ld.shared.u8 %rs9, [%rd61];
add.s16 %rs10, %rs9, 1;
st.shared.u8 [%rd61], %rs10;
shr.s32 %r206, %r115, 31;
or.b32 %r207, %r206, -2147483648;
xor.b32 %r146, %r207, %r115;

	bfe.u32 %r145, %r146, %r84, %r85;

	and.b32 %r208, %r145, 3;
shr.u32 %r209, %r145, 2;
cvt.u64.u32	%rd62, %r208;
mul.wide.u32 %rd63, %r209, 512;
add.s64 %rd64, %rd15, %rd63;
add.s64 %rd65, %rd64, %rd14;
add.s64 %rd66, %rd65, %rd62;
ld.shared.u8 %rs11, [%rd66];
add.s16 %rs12, %rs11, 1;
st.shared.u8 [%rd66], %rs12;
shr.s32 %r210, %r116, 31;
or.b32 %r211, %r210, -2147483648;
xor.b32 %r150, %r211, %r116;

	bfe.u32 %r149, %r150, %r84, %r85;

	and.b32 %r212, %r149, 3;
shr.u32 %r213, %r149, 2;
cvt.u64.u32	%rd67, %r212;
mul.wide.u32 %rd68, %r213, 512;
add.s64 %rd69, %rd15, %rd68;
add.s64 %rd70, %rd69, %rd14;
add.s64 %rd71, %rd70, %rd67;
ld.shared.u8 %rs13, [%rd71];
add.s16 %rs14, %rs13, 1;
st.shared.u8 [%rd71], %rs14;
shr.s32 %r214, %r117, 31;
or.b32 %r215, %r214, -2147483648;
xor.b32 %r154, %r215, %r117;

	bfe.u32 %r153, %r154, %r84, %r85;

	and.b32 %r216, %r153, 3;
shr.u32 %r217, %r153, 2;
cvt.u64.u32	%rd72, %r216;
mul.wide.u32 %rd73, %r217, 512;
add.s64 %rd74, %rd15, %rd73;
add.s64 %rd75, %rd74, %rd14;
add.s64 %rd76, %rd75, %rd72;
ld.shared.u8 %rs15, [%rd76];
add.s16 %rs16, %rs15, 1;
st.shared.u8 [%rd76], %rs16;
shr.s32 %r218, %r118, 31;
or.b32 %r219, %r218, -2147483648;
xor.b32 %r158, %r219, %r118;

	bfe.u32 %r157, %r158, %r84, %r85;

	and.b32 %r220, %r157, 3;
shr.u32 %r221, %r157, 2;
cvt.u64.u32	%rd77, %r220;
mul.wide.u32 %rd78, %r221, 512;
add.s64 %rd79, %rd15, %rd78;
add.s64 %rd80, %rd79, %rd14;
add.s64 %rd81, %rd80, %rd77;
ld.shared.u8 %rs17, [%rd81];
add.s16 %rs18, %rs17, 1;
st.shared.u8 [%rd81], %rs18;
shr.s32 %r222, %r119, 31;
or.b32 %r223, %r222, -2147483648;
xor.b32 %r162, %r223, %r119;

	bfe.u32 %r161, %r162, %r84, %r85;

	and.b32 %r224, %r161, 3;
shr.u32 %r225, %r161, 2;
cvt.u64.u32	%rd82, %r224;
mul.wide.u32 %rd83, %r225, 512;
add.s64 %rd84, %rd15, %rd83;
add.s64 %rd85, %rd84, %rd14;
add.s64 %rd86, %rd85, %rd82;
ld.shared.u8 %rs19, [%rd86];
add.s16 %rs20, %rs19, 1;
st.shared.u8 [%rd86], %rs20;
shr.s32 %r226, %r120, 31;
or.b32 %r227, %r226, -2147483648;
xor.b32 %r166, %r227, %r120;

	bfe.u32 %r165, %r166, %r84, %r85;

	and.b32 %r228, %r165, 3;
shr.u32 %r229, %r165, 2;
cvt.u64.u32	%rd87, %r228;
mul.wide.u32 %rd88, %r229, 512;
add.s64 %rd89, %rd15, %rd88;
add.s64 %rd90, %rd89, %rd14;
add.s64 %rd91, %rd90, %rd87;
ld.shared.u8 %rs21, [%rd91];
add.s16 %rs22, %rs21, 1;
st.shared.u8 [%rd91], %rs22;
shr.s32 %r230, %r121, 31;
or.b32 %r231, %r230, -2147483648;
xor.b32 %r170, %r231, %r121;

	bfe.u32 %r169, %r170, %r84, %r85;

	and.b32 %r232, %r169, 3;
shr.u32 %r233, %r169, 2;
cvt.u64.u32	%rd92, %r232;
mul.wide.u32 %rd93, %r233, 512;
add.s64 %rd94, %rd15, %rd93;
add.s64 %rd95, %rd94, %rd14;
add.s64 %rd96, %rd95, %rd92;
ld.shared.u8 %rs23, [%rd96];
add.s16 %rs24, %rs23, 1;
st.shared.u8 [%rd96], %rs24;
shr.s32 %r234, %r122, 31;
or.b32 %r235, %r234, -2147483648;
xor.b32 %r174, %r235, %r122;

	bfe.u32 %r173, %r174, %r84, %r85;

	and.b32 %r236, %r173, 3;
shr.u32 %r237, %r173, 2;
cvt.u64.u32	%rd97, %r236;
mul.wide.u32 %rd98, %r237, 512;
add.s64 %rd99, %rd15, %rd98;
add.s64 %rd100, %rd99, %rd14;
add.s64 %rd101, %rd100, %rd97;
ld.shared.u8 %rs25, [%rd101];
add.s16 %rs26, %rs25, 1;
st.shared.u8 [%rd101], %rs26;
shr.s32 %r238, %r123, 31;
or.b32 %r239, %r238, -2147483648;
xor.b32 %r178, %r239, %r123;

	bfe.u32 %r177, %r178, %r84, %r85;

	and.b32 %r240, %r177, 3;
shr.u32 %r241, %r177, 2;
cvt.u64.u32	%rd102, %r240;
mul.wide.u32 %rd103, %r241, 512;
add.s64 %rd104, %rd15, %rd103;
add.s64 %rd105, %rd104, %rd14;
add.s64 %rd106, %rd105, %rd102;
ld.shared.u8 %rs27, [%rd106];
add.s16 %rs28, %rs27, 1;
st.shared.u8 [%rd106], %rs28;
shr.s32 %r242, %r124, 31;
or.b32 %r243, %r242, -2147483648;
xor.b32 %r182, %r243, %r124;

	bfe.u32 %r181, %r182, %r84, %r85;

	and.b32 %r244, %r181, 3;
shr.u32 %r245, %r181, 2;
cvt.u64.u32	%rd107, %r244;
mul.wide.u32 %rd108, %r245, 512;
add.s64 %rd109, %rd15, %rd108;
add.s64 %rd110, %rd109, %rd14;
add.s64 %rd111, %rd110, %rd107;
ld.shared.u8 %rs29, [%rd111];
add.s16 %rs30, %rs29, 1;
st.shared.u8 [%rd111], %rs30;
add.s64 %rd280, %rd280, 7680;
add.s32 %r553, %r553, 1;
setp.ne.s32	%p6, %r553, 0;
@%p6 bra BB87_7;

setp.lt.u32	%p1, %r100, 128;
bar.sync 0;
@!%p1 bra BB87_10;
bra.uni BB87_9;

BB87_9:
shr.u32 %r248, %r100, 5;
and.b32 %r249, %r100, 31;
mul.wide.u32 %rd112, %r248, 512;
add.s64 %rd114, %rd15, %rd112;
mul.wide.u32 %rd115, %r249, 4;
add.s64 %rd116, %rd114, %rd115;
ld.shared.v4.u8 {%rs31, %rs32, %rs33, %rs34}, [%rd116];
cvt.u32.u16	%r250, %rs34;
cvt.u32.u16	%r251, %rs33;
cvt.u32.u16	%r252, %rs32;
cvt.u32.u16	%r253, %rs31;
add.s32 %r254, %r567, %r253;
add.s32 %r255, %r566, %r252;
add.s32 %r256, %r565, %r251;
add.s32 %r257, %r568, %r250;
ld.shared.v4.u8 {%rs35, %rs36, %rs37, %rs38}, [%rd116+128];
cvt.u32.u16	%r258, %rs38;
cvt.u32.u16	%r259, %rs37;
cvt.u32.u16	%r260, %rs36;
cvt.u32.u16	%r261, %rs35;
add.s32 %r262, %r254, %r261;
add.s32 %r263, %r255, %r260;
add.s32 %r264, %r256, %r259;
add.s32 %r265, %r257, %r258;
ld.shared.v4.u8 {%rs39, %rs40, %rs41, %rs42}, [%rd116+256];
cvt.u32.u16	%r266, %rs42;
cvt.u32.u16	%r267, %rs41;
cvt.u32.u16	%r268, %rs40;
cvt.u32.u16	%r269, %rs39;
add.s32 %r270, %r262, %r269;
add.s32 %r271, %r263, %r268;
add.s32 %r272, %r264, %r267;
add.s32 %r273, %r265, %r266;
ld.shared.v4.u8 {%rs43, %rs44, %rs45, %rs46}, [%rd116+384];
cvt.u32.u16	%r274, %rs46;
cvt.u32.u16	%r275, %rs45;
cvt.u32.u16	%r276, %rs44;
cvt.u32.u16	%r277, %rs43;
add.s32 %r567, %r270, %r277;
add.s32 %r566, %r271, %r276;
add.s32 %r565, %r272, %r275;
add.s32 %r568, %r273, %r274;

BB87_10:
bar.sync 0;
mov.u32 %r279, 0;
st.shared.u32 [%rd16], %r279;
st.shared.u32 [%rd16+512], %r279;
st.shared.u32 [%rd16+1024], %r279;
st.shared.u32 [%rd16+1536], %r279;
add.s32 %r42, %r552, 1920;
add.s32 %r280, %r552, 34560;
add.s32 %r552, %r552, 32640;
add.s32 %r551, %r551, 32640;
setp.le.s32	%p7, %r280, %r550;
mov.u32 %r562, %r42;
@%p7 bra BB87_6;

BB87_11:
mov.u32 %r559, %r562;
add.s32 %r561, %r559, 1920;
setp.gt.s32	%p8, %r561, %r550;
@%p8 bra BB87_14;

add.s32 %r282, %r100, 128;
cvt.s64.s32	%rd4, %r282;
add.s32 %r283, %r100, 256;
cvt.s64.s32	%rd5, %r283;
add.s32 %r284, %r100, 384;
cvt.s64.s32	%rd6, %r284;
cvt.u64.u32	%rd7, %r100;
shl.b64 %rd182, %rd7, 2;
mov.u32 %r560, %r559;

BB87_13:
mov.u32 %r557, %r561;
mov.u32 %r52, %r560;
mov.u32 %r560, %r557;
cvt.s64.s32	%rd135, %r100;
cvt.s64.s32	%rd136, %r52;
add.s64 %rd137, %rd135, %rd136;
shl.b64 %rd138, %rd137, 2;
add.s64 %rd120, %rd12, %rd138;

	ld.global.nc.u32 %r285, [%rd120];

	add.s64 %rd139, %rd4, %rd136;
shl.b64 %rd140, %rd139, 2;
add.s64 %rd121, %rd12, %rd140;

	ld.global.nc.u32 %r286, [%rd121];

	add.s64 %rd141, %rd5, %rd136;
shl.b64 %rd142, %rd141, 2;
add.s64 %rd122, %rd12, %rd142;

	ld.global.nc.u32 %r287, [%rd122];

	add.s64 %rd143, %rd6, %rd136;
shl.b64 %rd144, %rd143, 2;
add.s64 %rd123, %rd12, %rd144;

	ld.global.nc.u32 %r288, [%rd123];

	add.s32 %r301, %r100, 512;
cvt.s64.s32	%rd145, %r301;
add.s64 %rd146, %rd145, %rd136;
shl.b64 %rd147, %rd146, 2;
add.s64 %rd124, %rd12, %rd147;

	ld.global.nc.u32 %r289, [%rd124];

	add.s32 %r302, %r100, 640;
cvt.s64.s32	%rd148, %r302;
add.s64 %rd149, %rd148, %rd136;
shl.b64 %rd150, %rd149, 2;
add.s64 %rd125, %rd12, %rd150;

	ld.global.nc.u32 %r290, [%rd125];

	add.s32 %r303, %r100, 768;
cvt.s64.s32	%rd151, %r303;
add.s64 %rd152, %rd151, %rd136;
shl.b64 %rd153, %rd152, 2;
add.s64 %rd126, %rd12, %rd153;

	ld.global.nc.u32 %r291, [%rd126];

	add.s32 %r304, %r100, 896;
cvt.s64.s32	%rd154, %r304;
add.s64 %rd155, %rd154, %rd136;
shl.b64 %rd156, %rd155, 2;
add.s64 %rd127, %rd12, %rd156;

	ld.global.nc.u32 %r292, [%rd127];

	add.s32 %r305, %r100, 1024;
cvt.s64.s32	%rd157, %r305;
add.s64 %rd158, %rd157, %rd136;
shl.b64 %rd159, %rd158, 2;
add.s64 %rd128, %rd12, %rd159;

	ld.global.nc.u32 %r293, [%rd128];

	add.s32 %r306, %r100, 1152;
cvt.s64.s32	%rd160, %r306;
add.s64 %rd161, %rd160, %rd136;
shl.b64 %rd162, %rd161, 2;
add.s64 %rd129, %rd12, %rd162;

	ld.global.nc.u32 %r294, [%rd129];

	add.s32 %r307, %r100, 1280;
cvt.s64.s32	%rd163, %r307;
add.s64 %rd164, %rd163, %rd136;
shl.b64 %rd165, %rd164, 2;
add.s64 %rd130, %rd12, %rd165;

	ld.global.nc.u32 %r295, [%rd130];

	add.s32 %r308, %r100, 1408;
cvt.s64.s32	%rd166, %r308;
add.s64 %rd167, %rd166, %rd136;
shl.b64 %rd168, %rd167, 2;
add.s64 %rd131, %rd12, %rd168;

	ld.global.nc.u32 %r296, [%rd131];

	add.s32 %r309, %r100, 1536;
cvt.s64.s32	%rd169, %r309;
add.s64 %rd170, %rd169, %rd136;
shl.b64 %rd171, %rd170, 2;
add.s64 %rd132, %rd12, %rd171;

	ld.global.nc.u32 %r297, [%rd132];

	add.s32 %r310, %r100, 1664;
cvt.s64.s32	%rd172, %r310;
add.s64 %rd173, %rd172, %rd136;
shl.b64 %rd174, %rd173, 2;
add.s64 %rd133, %rd12, %rd174;

	ld.global.nc.u32 %r298, [%rd133];

	add.s32 %r311, %r100, 1792;
cvt.s64.s32	%rd175, %r311;
add.s64 %rd176, %rd175, %rd136;
shl.b64 %rd177, %rd176, 2;
add.s64 %rd134, %rd12, %rd177;

	ld.global.nc.u32 %r299, [%rd134];

	bar.sync 0;
shr.s32 %r372, %r285, 31;
or.b32 %r373, %r372, -2147483648;
xor.b32 %r313, %r373, %r285;

	bfe.u32 %r312, %r313, %r84, %r85;

	and.b32 %r374, %r312, 3;
shr.u32 %r375, %r312, 2;
cvt.u64.u32	%rd178, %r374;
mul.wide.u32 %rd179, %r375, 512;
add.s64 %rd181, %rd15, %rd179;
add.s64 %rd183, %rd181, %rd182;
add.s64 %rd184, %rd183, %rd178;
ld.shared.u8 %rs47, [%rd184];
add.s16 %rs48, %rs47, 1;
st.shared.u8 [%rd184], %rs48;
shr.s32 %r376, %r286, 31;
or.b32 %r377, %r376, -2147483648;
xor.b32 %r317, %r377, %r286;

	bfe.u32 %r316, %r317, %r84, %r85;

	and.b32 %r378, %r316, 3;
shr.u32 %r379, %r316, 2;
cvt.u64.u32	%rd185, %r378;
mul.wide.u32 %rd186, %r379, 512;
add.s64 %rd187, %rd15, %rd186;
add.s64 %rd188, %rd187, %rd182;
add.s64 %rd189, %rd188, %rd185;
ld.shared.u8 %rs49, [%rd189];
add.s16 %rs50, %rs49, 1;
st.shared.u8 [%rd189], %rs50;
shr.s32 %r380, %r287, 31;
or.b32 %r381, %r380, -2147483648;
xor.b32 %r321, %r381, %r287;

	bfe.u32 %r320, %r321, %r84, %r85;

	and.b32 %r382, %r320, 3;
shr.u32 %r383, %r320, 2;
cvt.u64.u32	%rd190, %r382;
mul.wide.u32 %rd191, %r383, 512;
add.s64 %rd192, %rd15, %rd191;
add.s64 %rd193, %rd192, %rd182;
add.s64 %rd194, %rd193, %rd190;
ld.shared.u8 %rs51, [%rd194];
add.s16 %rs52, %rs51, 1;
st.shared.u8 [%rd194], %rs52;
shr.s32 %r384, %r288, 31;
or.b32 %r385, %r384, -2147483648;
xor.b32 %r325, %r385, %r288;

	bfe.u32 %r324, %r325, %r84, %r85;

	and.b32 %r386, %r324, 3;
shr.u32 %r387, %r324, 2;
cvt.u64.u32	%rd195, %r386;
mul.wide.u32 %rd196, %r387, 512;
add.s64 %rd197, %rd15, %rd196;
add.s64 %rd198, %rd197, %rd182;
add.s64 %rd199, %rd198, %rd195;
ld.shared.u8 %rs53, [%rd199];
add.s16 %rs54, %rs53, 1;
st.shared.u8 [%rd199], %rs54;
shr.s32 %r388, %r289, 31;
or.b32 %r389, %r388, -2147483648;
xor.b32 %r329, %r389, %r289;

	bfe.u32 %r328, %r329, %r84, %r85;

	and.b32 %r390, %r328, 3;
shr.u32 %r391, %r328, 2;
cvt.u64.u32	%rd200, %r390;
mul.wide.u32 %rd201, %r391, 512;
add.s64 %rd202, %rd15, %rd201;
add.s64 %rd203, %rd202, %rd182;
add.s64 %rd204, %rd203, %rd200;
ld.shared.u8 %rs55, [%rd204];
add.s16 %rs56, %rs55, 1;
st.shared.u8 [%rd204], %rs56;
shr.s32 %r392, %r290, 31;
or.b32 %r393, %r392, -2147483648;
xor.b32 %r333, %r393, %r290;

	bfe.u32 %r332, %r333, %r84, %r85;

	and.b32 %r394, %r332, 3;
shr.u32 %r395, %r332, 2;
cvt.u64.u32	%rd205, %r394;
mul.wide.u32 %rd206, %r395, 512;
add.s64 %rd207, %rd15, %rd206;
add.s64 %rd208, %rd207, %rd182;
add.s64 %rd209, %rd208, %rd205;
ld.shared.u8 %rs57, [%rd209];
add.s16 %rs58, %rs57, 1;
st.shared.u8 [%rd209], %rs58;
shr.s32 %r396, %r291, 31;
or.b32 %r397, %r396, -2147483648;
xor.b32 %r337, %r397, %r291;

	bfe.u32 %r336, %r337, %r84, %r85;

	and.b32 %r398, %r336, 3;
shr.u32 %r399, %r336, 2;
cvt.u64.u32	%rd210, %r398;
mul.wide.u32 %rd211, %r399, 512;
add.s64 %rd212, %rd15, %rd211;
add.s64 %rd213, %rd212, %rd182;
add.s64 %rd214, %rd213, %rd210;
ld.shared.u8 %rs59, [%rd214];
add.s16 %rs60, %rs59, 1;
st.shared.u8 [%rd214], %rs60;
shr.s32 %r400, %r292, 31;
or.b32 %r401, %r400, -2147483648;
xor.b32 %r341, %r401, %r292;

	bfe.u32 %r340, %r341, %r84, %r85;

	and.b32 %r402, %r340, 3;
shr.u32 %r403, %r340, 2;
cvt.u64.u32	%rd215, %r402;
mul.wide.u32 %rd216, %r403, 512;
add.s64 %rd217, %rd15, %rd216;
add.s64 %rd218, %rd217, %rd182;
add.s64 %rd219, %rd218, %rd215;
ld.shared.u8 %rs61, [%rd219];
add.s16 %rs62, %rs61, 1;
st.shared.u8 [%rd219], %rs62;
shr.s32 %r404, %r293, 31;
or.b32 %r405, %r404, -2147483648;
xor.b32 %r345, %r405, %r293;

	bfe.u32 %r344, %r345, %r84, %r85;

	and.b32 %r406, %r344, 3;
shr.u32 %r407, %r344, 2;
cvt.u64.u32	%rd220, %r406;
mul.wide.u32 %rd221, %r407, 512;
add.s64 %rd222, %rd15, %rd221;
add.s64 %rd223, %rd222, %rd182;
add.s64 %rd224, %rd223, %rd220;
ld.shared.u8 %rs63, [%rd224];
add.s16 %rs64, %rs63, 1;
st.shared.u8 [%rd224], %rs64;
shr.s32 %r408, %r294, 31;
or.b32 %r409, %r408, -2147483648;
xor.b32 %r349, %r409, %r294;

	bfe.u32 %r348, %r349, %r84, %r85;

	and.b32 %r410, %r348, 3;
shr.u32 %r411, %r348, 2;
cvt.u64.u32	%rd225, %r410;
mul.wide.u32 %rd226, %r411, 512;
add.s64 %rd227, %rd15, %rd226;
add.s64 %rd228, %rd227, %rd182;
add.s64 %rd229, %rd228, %rd225;
ld.shared.u8 %rs65, [%rd229];
add.s16 %rs66, %rs65, 1;
st.shared.u8 [%rd229], %rs66;
shr.s32 %r412, %r295, 31;
or.b32 %r413, %r412, -2147483648;
xor.b32 %r353, %r413, %r295;

	bfe.u32 %r352, %r353, %r84, %r85;

	and.b32 %r414, %r352, 3;
shr.u32 %r415, %r352, 2;
cvt.u64.u32	%rd230, %r414;
mul.wide.u32 %rd231, %r415, 512;
add.s64 %rd232, %rd15, %rd231;
add.s64 %rd233, %rd232, %rd182;
add.s64 %rd234, %rd233, %rd230;
ld.shared.u8 %rs67, [%rd234];
add.s16 %rs68, %rs67, 1;
st.shared.u8 [%rd234], %rs68;
shr.s32 %r416, %r296, 31;
or.b32 %r417, %r416, -2147483648;
xor.b32 %r357, %r417, %r296;

	bfe.u32 %r356, %r357, %r84, %r85;

	and.b32 %r418, %r356, 3;
shr.u32 %r419, %r356, 2;
cvt.u64.u32	%rd235, %r418;
mul.wide.u32 %rd236, %r419, 512;
add.s64 %rd237, %rd15, %rd236;
add.s64 %rd238, %rd237, %rd182;
add.s64 %rd239, %rd238, %rd235;
ld.shared.u8 %rs69, [%rd239];
add.s16 %rs70, %rs69, 1;
st.shared.u8 [%rd239], %rs70;
shr.s32 %r420, %r297, 31;
or.b32 %r421, %r420, -2147483648;
xor.b32 %r361, %r421, %r297;

	bfe.u32 %r360, %r361, %r84, %r85;

	and.b32 %r422, %r360, 3;
shr.u32 %r423, %r360, 2;
cvt.u64.u32	%rd240, %r422;
mul.wide.u32 %rd241, %r423, 512;
add.s64 %rd242, %rd15, %rd241;
add.s64 %rd243, %rd242, %rd182;
add.s64 %rd244, %rd243, %rd240;
ld.shared.u8 %rs71, [%rd244];
add.s16 %rs72, %rs71, 1;
st.shared.u8 [%rd244], %rs72;
shr.s32 %r424, %r298, 31;
or.b32 %r425, %r424, -2147483648;
xor.b32 %r365, %r425, %r298;

	bfe.u32 %r364, %r365, %r84, %r85;

	and.b32 %r426, %r364, 3;
shr.u32 %r427, %r364, 2;
cvt.u64.u32	%rd245, %r426;
mul.wide.u32 %rd246, %r427, 512;
add.s64 %rd247, %rd15, %rd246;
add.s64 %rd248, %rd247, %rd182;
add.s64 %rd249, %rd248, %rd245;
ld.shared.u8 %rs73, [%rd249];
add.s16 %rs74, %rs73, 1;
st.shared.u8 [%rd249], %rs74;
shr.s32 %r428, %r299, 31;
or.b32 %r429, %r428, -2147483648;
xor.b32 %r369, %r429, %r299;

	bfe.u32 %r368, %r369, %r84, %r85;

	and.b32 %r430, %r368, 3;
shr.u32 %r431, %r368, 2;
cvt.u64.u32	%rd250, %r430;
mul.wide.u32 %rd251, %r431, 512;
add.s64 %rd252, %rd15, %rd251;
add.s64 %rd253, %rd252, %rd182;
add.s64 %rd254, %rd253, %rd250;
ld.shared.u8 %rs75, [%rd254];
add.s16 %rs76, %rs75, 1;
st.shared.u8 [%rd254], %rs76;
add.s32 %r561, %r560, 1920;
setp.le.s32	%p9, %r561, %r550;
mov.u32 %r559, %r560;
@%p9 bra BB87_13;

BB87_14:
add.s32 %r564, %r100, %r559;
setp.ge.s32	%p10, %r564, %r550;
@%p10 bra BB87_17;

add.s32 %r434, %r100, %r559;
mul.wide.s32 %rd255, %r434, 4;
add.s64 %rd281, %rd12, %rd255;
cvt.u64.u32	%rd9, %r100;
shl.b64 %rd261, %rd9, 2;

BB87_16:

	ld.global.nc.u32 %r435, [%rd281];

	shr.s32 %r440, %r435, 31;
or.b32 %r441, %r440, -2147483648;
xor.b32 %r437, %r441, %r435;

	bfe.u32 %r436, %r437, %r84, %r85;

	and.b32 %r442, %r436, 3;
shr.u32 %r443, %r436, 2;
cvt.u64.u32	%rd257, %r442;
mul.wide.u32 %rd258, %r443, 512;
add.s64 %rd260, %rd15, %rd258;
add.s64 %rd262, %rd260, %rd261;
add.s64 %rd263, %rd262, %rd257;
ld.shared.u8 %rs77, [%rd263];
add.s16 %rs78, %rs77, 1;
st.shared.u8 [%rd263], %rs78;
add.s64 %rd281, %rd281, 512;
add.s32 %r564, %r564, 128;
setp.lt.s32	%p11, %r564, %r550;
@%p11 bra BB87_16;

BB87_17:
bar.sync 0;
setp.gt.u32	%p12, %r100, 127;
@%p12 bra BB87_19;

shr.u32 %r446, %r100, 5;
and.b32 %r447, %r100, 31;
mul.wide.u32 %rd264, %r446, 512;
add.s64 %rd266, %rd15, %rd264;
mul.wide.u32 %rd267, %r447, 4;
add.s64 %rd268, %rd266, %rd267;
ld.shared.v4.u8 {%rs79, %rs80, %rs81, %rs82}, [%rd268];
cvt.u32.u16	%r448, %rs82;
cvt.u32.u16	%r449, %rs81;
cvt.u32.u16	%r450, %rs80;
cvt.u32.u16	%r451, %rs79;
add.s32 %r452, %r567, %r451;
add.s32 %r453, %r566, %r450;
add.s32 %r454, %r565, %r449;
add.s32 %r455, %r568, %r448;
ld.shared.v4.u8 {%rs83, %rs84, %rs85, %rs86}, [%rd268+128];
cvt.u32.u16	%r456, %rs86;
cvt.u32.u16	%r457, %rs85;
cvt.u32.u16	%r458, %rs84;
cvt.u32.u16	%r459, %rs83;
add.s32 %r460, %r452, %r459;
add.s32 %r461, %r453, %r458;
add.s32 %r462, %r454, %r457;
add.s32 %r463, %r455, %r456;
ld.shared.v4.u8 {%rs87, %rs88, %rs89, %rs90}, [%rd268+256];
cvt.u32.u16	%r464, %rs90;
cvt.u32.u16	%r465, %rs89;
cvt.u32.u16	%r466, %rs88;
cvt.u32.u16	%r467, %rs87;
add.s32 %r468, %r460, %r467;
add.s32 %r469, %r461, %r466;
add.s32 %r470, %r462, %r465;
add.s32 %r471, %r463, %r464;
ld.shared.v4.u8 {%rs91, %rs92, %rs93, %rs94}, [%rd268+384];
cvt.u32.u16	%r472, %rs94;
cvt.u32.u16	%r473, %rs93;
cvt.u32.u16	%r474, %rs92;
cvt.u32.u16	%r475, %rs91;
add.s32 %r567, %r468, %r475;
add.s32 %r566, %r469, %r474;
add.s32 %r565, %r470, %r473;
add.s32 %r568, %r471, %r472;

BB87_19:
setp.lt.u32	%p2, %r100, 128;
bar.sync 0;
@!%p2 bra BB87_21;
bra.uni BB87_20;

BB87_20:
and.b32 %r476, %r100, 31;
shr.u32 %r478, %r100, 3;
and.b32 %r479, %r478, 536870908;
mul.wide.u32 %rd269, %r479, 132;
add.s64 %rd271, %rd15, %rd269;
mul.wide.u32 %rd272, %r476, 4;
add.s64 %rd273, %rd271, %rd272;
st.shared.u32 [%rd273], %r567;
st.shared.u32 [%rd273+132], %r566;
st.shared.u32 [%rd273+264], %r565;
st.shared.u32 [%rd273+396], %r568;

BB87_21:
bar.sync 0;
setp.gt.u32	%p13, %r100, 15;
@%p13 bra BB87_23;

mul.wide.u32 %rd274, %r100, 132;
add.s64 %rd276, %rd15, %rd274;
ld.shared.u32 %r483, [%rd276+4];
ld.shared.u32 %r484, [%rd276];
add.s32 %r485, %r483, %r484;
ld.shared.u32 %r486, [%rd276+8];
add.s32 %r487, %r485, %r486;
ld.shared.u32 %r488, [%rd276+12];
add.s32 %r489, %r487, %r488;
ld.shared.u32 %r490, [%rd276+16];
add.s32 %r491, %r489, %r490;
ld.shared.u32 %r492, [%rd276+20];
add.s32 %r493, %r491, %r492;
ld.shared.u32 %r494, [%rd276+24];
add.s32 %r495, %r493, %r494;
ld.shared.u32 %r496, [%rd276+28];
add.s32 %r497, %r495, %r496;
ld.shared.u32 %r498, [%rd276+32];
add.s32 %r499, %r497, %r498;
ld.shared.u32 %r500, [%rd276+36];
add.s32 %r501, %r499, %r500;
ld.shared.u32 %r502, [%rd276+40];
add.s32 %r503, %r501, %r502;
ld.shared.u32 %r504, [%rd276+44];
add.s32 %r505, %r503, %r504;
ld.shared.u32 %r506, [%rd276+48];
add.s32 %r507, %r505, %r506;
ld.shared.u32 %r508, [%rd276+52];
add.s32 %r509, %r507, %r508;
ld.shared.u32 %r510, [%rd276+56];
add.s32 %r511, %r509, %r510;
ld.shared.u32 %r512, [%rd276+60];
add.s32 %r513, %r511, %r512;
ld.shared.u32 %r514, [%rd276+64];
add.s32 %r515, %r513, %r514;
ld.shared.u32 %r516, [%rd276+68];
add.s32 %r517, %r515, %r516;
ld.shared.u32 %r518, [%rd276+72];
add.s32 %r519, %r517, %r518;
ld.shared.u32 %r520, [%rd276+76];
add.s32 %r521, %r519, %r520;
ld.shared.u32 %r522, [%rd276+80];
add.s32 %r523, %r521, %r522;
ld.shared.u32 %r524, [%rd276+84];
add.s32 %r525, %r523, %r524;
ld.shared.u32 %r526, [%rd276+88];
add.s32 %r527, %r525, %r526;
ld.shared.u32 %r528, [%rd276+92];
add.s32 %r529, %r527, %r528;
ld.shared.u32 %r530, [%rd276+96];
add.s32 %r531, %r529, %r530;
ld.shared.u32 %r532, [%rd276+100];
add.s32 %r533, %r531, %r532;
ld.shared.u32 %r534, [%rd276+104];
add.s32 %r535, %r533, %r534;
ld.shared.u32 %r536, [%rd276+108];
add.s32 %r537, %r535, %r536;
ld.shared.u32 %r538, [%rd276+112];
add.s32 %r539, %r537, %r538;
ld.shared.u32 %r540, [%rd276+116];
add.s32 %r541, %r539, %r540;
ld.shared.u32 %r542, [%rd276+120];
add.s32 %r543, %r541, %r542;
ld.shared.u32 %r544, [%rd276+124];
add.s32 %r569, %r543, %r544;

BB87_23:
@%p13 bra BB87_25;

mov.u32 %r546, %nctaid.x;
mad.lo.s32 %r549, %r546, %r100, %r1;
cvta.to.global.u64 %rd277, %rd13;
mul.wide.u32 %rd278, %r549, 4;
add.s64 %rd279, %rd277, %rd278;
st.global.u32 [%rd279], %r569;

BB87_25:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EffiE13PtxScanPolicyEiEEvPT0_i(
.param .u64 _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EffiE13PtxScanPolicyEiEEvPT0_i_param_0,
.param .u32 _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EffiE13PtxScanPolicyEiEEvPT0_i_param_1
)
.maxntid 1024, 1, 1
.minnctapersm 1
{
.reg .pred %p<39>;
.reg .b32 %r<193>;
.reg .b64 %rd<14>;

	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EffiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage[172];

ld.param.u64 %rd5, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EffiE13PtxScanPolicyEiEEvPT0_i_param_0];
ld.param.u32 %r20, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EffiE13PtxScanPolicyEiEEvPT0_i_param_1];
mov.u32 %r21, %ctaid.x;
setp.ne.s32	%p33, %r21, 0;
setp.lt.s32	%p34, %r20, 4096;
or.pred %p35, %p33, %p34;
@%p35 bra BB88_8;

cvta.to.global.u64 %rd13, %rd5;
mov.u32 %r24, %tid.x;
shr.s32 %r25, %r24, 31;
shr.u32 %r26, %r25, 27;
add.s32 %r27, %r24, %r26;
shr.s32 %r28, %r27, 5;
mul.wide.s32 %rd6, %r28, 4;
mov.u64 %rd7, _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EffiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage;
add.s64 %rd8, %rd7, %rd6;
add.s64 %rd2, %rd8, 36;
mov.u32 %r191, 0;
mov.u32 %r187, 4096;

	mov.u32 %r31, %laneid;


BB88_2:
mov.u32 %r2, %r191;
shl.b32 %r30, %r24, 2;
mul.wide.s32 %rd9, %r30, 4;
add.s64 %rd10, %rd13, %rd9;
ld.global.u32 %r3, [%rd10];
ld.global.u32 %r4, [%rd10+4];
ld.global.u32 %r5, [%rd10+8];
ld.global.u32 %r6, [%rd10+12];
bar.sync 0;
add.s32 %r57, %r4, %r3;
add.s32 %r58, %r57, %r5;
add.s32 %r36, %r58, %r6;
mov.u32 %r34, 1;
mov.u32 %r55, 0;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r36, %r34, %r55; @p add.u32 r0, r0, %r36; mov.u32 %r32, r0;}

	mov.u32 %r39, 2;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r32, %r39, %r55; @p add.u32 r0, r0, %r32; mov.u32 %r37, r0;}

	mov.u32 %r44, 4;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r37, %r44, %r55; @p add.u32 r0, r0, %r37; mov.u32 %r42, r0;}

	mov.u32 %r49, 8;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r42, %r49, %r55; @p add.u32 r0, r0, %r42; mov.u32 %r47, r0;}

	mov.u32 %r54, 16;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r47, %r54, %r55; @p add.u32 r0, r0, %r47; mov.u32 %r52, r0;}

	setp.ne.s32	%p36, %r31, 31;
@%p36 bra BB88_4;

st.shared.u32 [%rd2], %r52;

BB88_4:
sub.s32 %r10, %r52, %r36;
add.s32 %r60, %r24, 31;
setp.lt.u32	%p1, %r60, 63;
and.b32 %r61, %r24, -32;
setp.eq.s32	%p2, %r61, 992;
setp.eq.s32	%p3, %r61, 960;
setp.eq.s32	%p4, %r61, 928;
setp.eq.s32	%p5, %r61, 896;
setp.eq.s32	%p6, %r61, 864;
setp.eq.s32	%p7, %r61, 832;
setp.eq.s32	%p8, %r61, 800;
setp.eq.s32	%p9, %r61, 768;
setp.eq.s32	%p10, %r61, 736;
setp.eq.s32	%p11, %r61, 704;
setp.eq.s32	%p12, %r61, 672;
setp.eq.s32	%p13, %r61, 640;
setp.eq.s32	%p14, %r61, 608;
setp.eq.s32	%p15, %r61, 576;
setp.eq.s32	%p16, %r61, 544;
setp.eq.s32	%p17, %r61, 512;
setp.eq.s32	%p18, %r61, 480;
setp.eq.s32	%p19, %r61, 448;
setp.eq.s32	%p20, %r61, 416;
setp.eq.s32	%p21, %r61, 384;
setp.eq.s32	%p22, %r61, 352;
setp.eq.s32	%p23, %r61, 320;
setp.eq.s32	%p24, %r61, 288;
setp.eq.s32	%p25, %r61, 256;
setp.eq.s32	%p26, %r61, 224;
setp.eq.s32	%p27, %r61, 192;
setp.eq.s32	%p28, %r61, 160;
setp.eq.s32	%p29, %r61, 128;
setp.eq.s32	%p30, %r61, 96;
setp.eq.s32	%p31, %r61, 64;
setp.eq.s32	%p32, %r61, 32;
bar.sync 0;
ld.shared.u32 %r62, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EffiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+36];
selp.b32	%r63, %r62, 0, %p32;
add.s32 %r64, %r10, %r63;
ld.shared.u32 %r65, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EffiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+40];
add.s32 %r66, %r65, %r62;
selp.b32	%r67, %r66, 0, %p31;
add.s32 %r68, %r64, %r67;
ld.shared.u32 %r69, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EffiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+44];
add.s32 %r70, %r66, %r69;
selp.b32	%r71, %r70, 0, %p30;
add.s32 %r72, %r68, %r71;
ld.shared.u32 %r73, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EffiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+48];
add.s32 %r74, %r70, %r73;
selp.b32	%r75, %r74, 0, %p29;
add.s32 %r76, %r72, %r75;
ld.shared.u32 %r77, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EffiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+52];
add.s32 %r78, %r74, %r77;
selp.b32	%r79, %r78, 0, %p28;
add.s32 %r80, %r76, %r79;
ld.shared.u32 %r81, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EffiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+56];
add.s32 %r82, %r78, %r81;
selp.b32	%r83, %r82, 0, %p27;
add.s32 %r84, %r80, %r83;
ld.shared.u32 %r85, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EffiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+60];
add.s32 %r86, %r82, %r85;
selp.b32	%r87, %r86, 0, %p26;
add.s32 %r88, %r84, %r87;
ld.shared.u32 %r89, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EffiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+64];
add.s32 %r90, %r86, %r89;
selp.b32	%r91, %r90, 0, %p25;
add.s32 %r92, %r88, %r91;
ld.shared.u32 %r93, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EffiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+68];
add.s32 %r94, %r90, %r93;
selp.b32	%r95, %r94, 0, %p24;
add.s32 %r96, %r92, %r95;
ld.shared.u32 %r97, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EffiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+72];
add.s32 %r98, %r94, %r97;
selp.b32	%r99, %r98, 0, %p23;
add.s32 %r100, %r96, %r99;
ld.shared.u32 %r101, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EffiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+76];
add.s32 %r102, %r98, %r101;
selp.b32	%r103, %r102, 0, %p22;
add.s32 %r104, %r100, %r103;
ld.shared.u32 %r105, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EffiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+80];
add.s32 %r106, %r102, %r105;
selp.b32	%r107, %r106, 0, %p21;
add.s32 %r108, %r104, %r107;
ld.shared.u32 %r109, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EffiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+84];
add.s32 %r110, %r106, %r109;
selp.b32	%r111, %r110, 0, %p20;
add.s32 %r112, %r108, %r111;
ld.shared.u32 %r113, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EffiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+88];
add.s32 %r114, %r110, %r113;
selp.b32	%r115, %r114, 0, %p19;
add.s32 %r116, %r112, %r115;
ld.shared.u32 %r117, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EffiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+92];
add.s32 %r118, %r114, %r117;
selp.b32	%r119, %r118, 0, %p18;
add.s32 %r120, %r116, %r119;
ld.shared.u32 %r121, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EffiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+96];
add.s32 %r122, %r118, %r121;
selp.b32	%r123, %r122, 0, %p17;
add.s32 %r124, %r120, %r123;
ld.shared.u32 %r125, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EffiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+100];
add.s32 %r126, %r122, %r125;
selp.b32	%r127, %r126, 0, %p16;
add.s32 %r128, %r124, %r127;
ld.shared.u32 %r129, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EffiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+104];
add.s32 %r130, %r126, %r129;
selp.b32	%r131, %r130, 0, %p15;
add.s32 %r132, %r128, %r131;
ld.shared.u32 %r133, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EffiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+108];
add.s32 %r134, %r130, %r133;
selp.b32	%r135, %r134, 0, %p14;
add.s32 %r136, %r132, %r135;
ld.shared.u32 %r137, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EffiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+112];
add.s32 %r138, %r134, %r137;
selp.b32	%r139, %r138, 0, %p13;
add.s32 %r140, %r136, %r139;
ld.shared.u32 %r141, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EffiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+116];
add.s32 %r142, %r138, %r141;
selp.b32	%r143, %r142, 0, %p12;
add.s32 %r144, %r140, %r143;
ld.shared.u32 %r145, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EffiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+120];
add.s32 %r146, %r142, %r145;
selp.b32	%r147, %r146, 0, %p11;
add.s32 %r148, %r144, %r147;
ld.shared.u32 %r149, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EffiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+124];
add.s32 %r150, %r146, %r149;
selp.b32	%r151, %r150, 0, %p10;
add.s32 %r152, %r148, %r151;
ld.shared.u32 %r153, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EffiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+128];
add.s32 %r154, %r150, %r153;
selp.b32	%r155, %r154, 0, %p9;
add.s32 %r156, %r152, %r155;
ld.shared.u32 %r157, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EffiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+132];
add.s32 %r158, %r154, %r157;
selp.b32	%r159, %r158, 0, %p8;
add.s32 %r160, %r156, %r159;
ld.shared.u32 %r161, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EffiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+136];
add.s32 %r162, %r158, %r161;
selp.b32	%r163, %r162, 0, %p7;
add.s32 %r164, %r160, %r163;
ld.shared.u32 %r165, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EffiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+140];
add.s32 %r166, %r162, %r165;
selp.b32	%r167, %r166, 0, %p6;
add.s32 %r168, %r164, %r167;
ld.shared.u32 %r169, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EffiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+144];
add.s32 %r170, %r166, %r169;
selp.b32	%r171, %r170, 0, %p5;
add.s32 %r172, %r168, %r171;
ld.shared.u32 %r173, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EffiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+148];
add.s32 %r174, %r170, %r173;
selp.b32	%r175, %r174, 0, %p4;
add.s32 %r176, %r172, %r175;
ld.shared.u32 %r177, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EffiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+152];
add.s32 %r178, %r174, %r177;
selp.b32	%r179, %r178, 0, %p3;
add.s32 %r180, %r176, %r179;
ld.shared.u32 %r181, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EffiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+156];
add.s32 %r11, %r178, %r181;
selp.b32	%r182, %r11, 0, %p2;
add.s32 %r12, %r180, %r182;
mov.u32 %r192, %r2;
@!%p1 bra BB88_7;
bra.uni BB88_5;

BB88_5:
ld.shared.u32 %r183, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EffiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+160];
add.s32 %r184, %r183, %r2;
add.s32 %r13, %r184, %r11;
setp.ne.s32	%p37, %r31, 0;
mov.u32 %r192, %r13;
@%p37 bra BB88_7;

st.shared.u32 [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EffiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+164], %r2;
mov.u32 %r192, %r13;

BB88_7:
mov.u32 %r191, %r192;
bar.sync 0;
ld.shared.u32 %r185, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EffiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+164];
add.s32 %r15, %r12, %r185;
add.s32 %r16, %r3, %r15;
add.s32 %r17, %r16, %r4;
add.s32 %r18, %r17, %r5;
bar.sync 0;
mul.wide.s32 %rd11, %r24, 16;
add.s64 %rd12, %rd13, %rd11;
st.global.v4.u32 [%rd12], {%r15, %r16, %r17, %r18};
add.s64 %rd13, %rd13, 16384;
add.s32 %r187, %r187, 4096;
setp.le.s32	%p38, %r187, %r20;
@%p38 bra BB88_2;

BB88_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE(
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_0,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_1,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_2,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_3,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_4,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_5,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7,
.param .u8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_8,
.param .u8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_9,
.param .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10[36]
)
.maxntid 128, 1, 1
{
.reg .pred %p<152>;
.reg .b16 %rs<3>;
.reg .f32 %f<152>;
.reg .b32 %r<1417>;
.reg .b64 %rd<1125>;

	.shared .align 8 .b8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage[9400];

ld.param.u64 %rd142, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_0];
ld.param.u64 %rd143, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_1];
ld.param.u64 %rd144, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_2];
ld.param.u64 %rd145, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_3];
ld.param.u64 %rd146, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_4];
ld.param.u32 %r285, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_5];
ld.param.u32 %r286, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6];
ld.param.u32 %r287, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7];
ld.param.u32 %r296, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+32];
ld.param.u32 %r295, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+28];
ld.param.u32 %r293, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+20];
ld.param.u32 %r292, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+16];
ld.param.u32 %r291, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+12];
ld.param.u32 %r290, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+8];
ld.param.u32 %r288, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10];
ld.param.u32 %r289, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+4];
cvta.to.global.u64 %rd1, %rd145;
mov.u32 %r1, %ctaid.x;
setp.lt.s32	%p7, %r1, %r289;
@%p7 bra BB89_3;
bra.uni BB89_1;

BB89_3:
mul.lo.s32 %r1385, %r1, %r290;
add.s32 %r1345, %r1385, %r290;
bra.uni BB89_4;

BB89_1:
mov.u32 %r1345, %r296;
mov.u32 %r1385, %r295;
setp.ge.s32	%p8, %r1, %r288;
@%p8 bra BB89_4;

mad.lo.s32 %r1385, %r1, %r291, %r292;
add.s32 %r297, %r1385, %r291;
min.s32 %r1345, %r297, %r293;

BB89_4:
mov.u32 %r9, %r1385;
cvta.to.global.u64 %rd2, %rd143;
mov.u32 %r10, %tid.x;
setp.gt.u32	%p9, %r10, 31;
@%p9 bra BB89_6;

cvta.to.global.u64 %rd147, %rd146;
mov.u32 %r301, %nctaid.x;
mul.lo.s32 %r302, %r301, %r10;
mul.wide.u32 %rd148, %r302, 4;
add.s64 %rd149, %rd147, %rd148;
ld.global.u32 %r303, [%rd149];
setp.eq.s32	%p10, %r303, 0;
setp.eq.s32	%p11, %r303, %r285;
or.pred %p12, %p10, %p11;
selp.u32	%r300, 1, 0, %p12;

	{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r300, 0; 
vote.all.pred %p2, %p1; 
selp.s32 %r299, 1, 0, %p2; 
}

	setp.ne.s32	%p13, %r299, 0;
selp.u16	%rs1, 1, 0, %p13;
st.shared.u8 [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+132], %rs1;
add.s32 %r304, %r302, %r1;
mul.wide.u32 %rd150, %r304, 4;
add.s64 %rd151, %rd147, %rd150;
ld.global.u32 %r1386, [%rd151];

BB89_6:
bar.sync 0;
ld.shared.u8 %rs2, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+132];
setp.eq.s16	%p14, %rs2, 0;
add.s32 %r13, %r9, 1920;
@%p14 bra BB89_135;

setp.gt.s32	%p15, %r13, %r1345;
mov.u32 %r1382, %r9;
@%p15 bra BB89_10;

cvt.s64.s32	%rd3, %r10;
add.s32 %r305, %r10, 128;
cvt.s64.s32	%rd4, %r305;
add.s32 %r306, %r10, 256;
cvt.s64.s32	%rd5, %r306;
add.s32 %r307, %r10, 384;
cvt.s64.s32	%rd6, %r307;
add.s32 %r308, %r10, 512;
cvt.s64.s32	%rd7, %r308;
add.s32 %r309, %r10, 640;
cvt.s64.s32	%rd8, %r309;
add.s32 %r310, %r10, 768;
cvt.s64.s32	%rd9, %r310;
add.s32 %r311, %r10, 896;
cvt.s64.s32	%rd10, %r311;
add.s32 %r312, %r10, 1024;
cvt.s64.s32	%rd11, %r312;
add.s32 %r313, %r10, 1152;
cvt.s64.s32	%rd12, %r313;
add.s32 %r314, %r10, 1280;
cvt.s64.s32	%rd13, %r314;
add.s32 %r315, %r10, 1408;
cvt.s64.s32	%rd14, %r315;
add.s32 %r316, %r10, 1536;
cvt.s64.s32	%rd15, %r316;
add.s32 %r317, %r10, 1664;
cvt.s64.s32	%rd16, %r317;
add.s32 %r318, %r10, 1792;
cvt.s64.s32	%rd17, %r318;
mov.u32 %r1383, %r9;
mov.u32 %r1384, %r13;

BB89_9:
mov.u32 %r1370, %r1384;
mov.u32 %r15, %r1383;
mov.u32 %r1383, %r1370;
cvt.s64.s32	%rd167, %r15;
add.s64 %rd18, %rd3, %rd167;
shl.b64 %rd168, %rd18, 2;
add.s64 %rd152, %rd142, %rd168;

	ld.global.nc.u32 %r319, [%rd152];

	add.s64 %rd169, %rd4, %rd167;
shl.b64 %rd170, %rd169, 2;
add.s64 %rd153, %rd142, %rd170;

	ld.global.nc.u32 %r320, [%rd153];

	add.s64 %rd171, %rd5, %rd167;
shl.b64 %rd172, %rd171, 2;
add.s64 %rd154, %rd142, %rd172;

	ld.global.nc.u32 %r321, [%rd154];

	add.s64 %rd173, %rd6, %rd167;
shl.b64 %rd174, %rd173, 2;
add.s64 %rd155, %rd142, %rd174;

	ld.global.nc.u32 %r322, [%rd155];

	add.s64 %rd175, %rd7, %rd167;
shl.b64 %rd176, %rd175, 2;
add.s64 %rd156, %rd142, %rd176;

	ld.global.nc.u32 %r323, [%rd156];

	add.s64 %rd177, %rd8, %rd167;
shl.b64 %rd178, %rd177, 2;
add.s64 %rd157, %rd142, %rd178;

	ld.global.nc.u32 %r324, [%rd157];

	add.s64 %rd179, %rd9, %rd167;
shl.b64 %rd180, %rd179, 2;
add.s64 %rd158, %rd142, %rd180;

	ld.global.nc.u32 %r325, [%rd158];

	add.s64 %rd181, %rd10, %rd167;
shl.b64 %rd182, %rd181, 2;
add.s64 %rd159, %rd142, %rd182;

	ld.global.nc.u32 %r326, [%rd159];

	add.s64 %rd183, %rd11, %rd167;
shl.b64 %rd184, %rd183, 2;
add.s64 %rd160, %rd142, %rd184;

	ld.global.nc.u32 %r327, [%rd160];

	add.s64 %rd185, %rd12, %rd167;
shl.b64 %rd186, %rd185, 2;
add.s64 %rd161, %rd142, %rd186;

	ld.global.nc.u32 %r328, [%rd161];

	add.s64 %rd187, %rd13, %rd167;
shl.b64 %rd188, %rd187, 2;
add.s64 %rd162, %rd142, %rd188;

	ld.global.nc.u32 %r329, [%rd162];

	add.s64 %rd189, %rd14, %rd167;
shl.b64 %rd190, %rd189, 2;
add.s64 %rd163, %rd142, %rd190;

	ld.global.nc.u32 %r330, [%rd163];

	add.s64 %rd191, %rd15, %rd167;
shl.b64 %rd192, %rd191, 2;
add.s64 %rd164, %rd142, %rd192;

	ld.global.nc.u32 %r331, [%rd164];

	add.s64 %rd193, %rd16, %rd167;
shl.b64 %rd194, %rd193, 2;
add.s64 %rd165, %rd142, %rd194;

	ld.global.nc.u32 %r332, [%rd165];

	add.s64 %rd195, %rd17, %rd167;
shl.b64 %rd196, %rd195, 2;
add.s64 %rd166, %rd142, %rd196;

	ld.global.nc.u32 %r333, [%rd166];

	bar.sync 0;
add.s64 %rd198, %rd2, %rd168;
st.global.u32 [%rd198], %r319;
st.global.u32 [%rd198+512], %r320;
st.global.u32 [%rd198+1024], %r321;
st.global.u32 [%rd198+1536], %r322;
st.global.u32 [%rd198+2048], %r323;
st.global.u32 [%rd198+2560], %r324;
st.global.u32 [%rd198+3072], %r325;
st.global.u32 [%rd198+3584], %r326;
st.global.u32 [%rd198+4096], %r327;
st.global.u32 [%rd198+4608], %r328;
st.global.u32 [%rd198+5120], %r329;
st.global.u32 [%rd198+5632], %r330;
st.global.u32 [%rd198+6144], %r331;
st.global.u32 [%rd198+6656], %r332;
st.global.u32 [%rd198+7168], %r333;
add.s32 %r31, %r1383, 1920;
setp.le.s32	%p16, %r31, %r1345;
mov.u32 %r1371, %r1383;
mov.u32 %r1382, %r1371;
mov.u32 %r1384, %r31;
@%p16 bra BB89_9;

BB89_10:
mov.u32 %r32, %r1382;
setp.le.s32	%p17, %r1345, %r32;
@%p17 bra BB89_71;

sub.s32 %r33, %r1345, %r32;
cvt.s64.s32	%rd19, %r32;
sub.s32 %r34, %r33, %r10;
setp.lt.s32	%p18, %r34, 1;
@%p18 bra BB89_13;

cvt.s64.s32	%rd200, %r10;
add.s64 %rd201, %rd200, %rd19;
shl.b64 %rd202, %rd201, 2;
add.s64 %rd199, %rd142, %rd202;

	ld.global.nc.u32 %r1346, [%rd199];


BB89_13:
setp.lt.s32	%p19, %r34, 129;
@%p19 bra BB89_15;

add.s32 %r338, %r10, 128;
cvt.s64.s32	%rd204, %r338;
add.s64 %rd205, %rd204, %rd19;
shl.b64 %rd206, %rd205, 2;
add.s64 %rd203, %rd142, %rd206;

	ld.global.nc.u32 %r1347, [%rd203];


BB89_15:
setp.lt.s32	%p20, %r34, 257;
@%p20 bra BB89_17;

add.s32 %r341, %r10, 256;
cvt.s64.s32	%rd208, %r341;
add.s64 %rd209, %rd208, %rd19;
shl.b64 %rd210, %rd209, 2;
add.s64 %rd207, %rd142, %rd210;

	ld.global.nc.u32 %r1348, [%rd207];


BB89_17:
setp.lt.s32	%p21, %r34, 385;
@%p21 bra BB89_19;

add.s32 %r344, %r10, 384;
cvt.s64.s32	%rd212, %r344;
add.s64 %rd213, %rd212, %rd19;
shl.b64 %rd214, %rd213, 2;
add.s64 %rd211, %rd142, %rd214;

	ld.global.nc.u32 %r1349, [%rd211];


BB89_19:
setp.lt.s32	%p22, %r34, 513;
@%p22 bra BB89_21;

add.s32 %r347, %r10, 512;
cvt.s64.s32	%rd216, %r347;
add.s64 %rd217, %rd216, %rd19;
shl.b64 %rd218, %rd217, 2;
add.s64 %rd215, %rd142, %rd218;

	ld.global.nc.u32 %r1350, [%rd215];


BB89_21:
setp.lt.s32	%p23, %r34, 641;
@%p23 bra BB89_23;

add.s32 %r350, %r10, 640;
cvt.s64.s32	%rd220, %r350;
add.s64 %rd221, %rd220, %rd19;
shl.b64 %rd222, %rd221, 2;
add.s64 %rd219, %rd142, %rd222;

	ld.global.nc.u32 %r1351, [%rd219];


BB89_23:
setp.lt.s32	%p24, %r34, 769;
@%p24 bra BB89_25;

add.s32 %r353, %r10, 768;
cvt.s64.s32	%rd224, %r353;
add.s64 %rd225, %rd224, %rd19;
shl.b64 %rd226, %rd225, 2;
add.s64 %rd223, %rd142, %rd226;

	ld.global.nc.u32 %r1352, [%rd223];


BB89_25:
setp.lt.s32	%p25, %r34, 897;
@%p25 bra BB89_27;

add.s32 %r356, %r10, 896;
cvt.s64.s32	%rd228, %r356;
add.s64 %rd229, %rd228, %rd19;
shl.b64 %rd230, %rd229, 2;
add.s64 %rd227, %rd142, %rd230;

	ld.global.nc.u32 %r1353, [%rd227];


BB89_27:
setp.lt.s32	%p26, %r34, 1025;
@%p26 bra BB89_29;

add.s32 %r359, %r10, 1024;
cvt.s64.s32	%rd232, %r359;
add.s64 %rd233, %rd232, %rd19;
shl.b64 %rd234, %rd233, 2;
add.s64 %rd231, %rd142, %rd234;

	ld.global.nc.u32 %r1354, [%rd231];


BB89_29:
setp.lt.s32	%p27, %r34, 1153;
@%p27 bra BB89_31;

add.s32 %r362, %r10, 1152;
cvt.s64.s32	%rd236, %r362;
add.s64 %rd237, %rd236, %rd19;
shl.b64 %rd238, %rd237, 2;
add.s64 %rd235, %rd142, %rd238;

	ld.global.nc.u32 %r1355, [%rd235];


BB89_31:
setp.lt.s32	%p28, %r34, 1281;
@%p28 bra BB89_33;

add.s32 %r365, %r10, 1280;
cvt.s64.s32	%rd240, %r365;
add.s64 %rd241, %rd240, %rd19;
shl.b64 %rd242, %rd241, 2;
add.s64 %rd239, %rd142, %rd242;

	ld.global.nc.u32 %r1356, [%rd239];


BB89_33:
setp.lt.s32	%p29, %r34, 1409;
@%p29 bra BB89_35;

add.s32 %r368, %r10, 1408;
cvt.s64.s32	%rd244, %r368;
add.s64 %rd245, %rd244, %rd19;
shl.b64 %rd246, %rd245, 2;
add.s64 %rd243, %rd142, %rd246;

	ld.global.nc.u32 %r1357, [%rd243];


BB89_35:
setp.lt.s32	%p30, %r34, 1537;
@%p30 bra BB89_37;

add.s32 %r371, %r10, 1536;
cvt.s64.s32	%rd248, %r371;
add.s64 %rd249, %rd248, %rd19;
shl.b64 %rd250, %rd249, 2;
add.s64 %rd247, %rd142, %rd250;

	ld.global.nc.u32 %r1358, [%rd247];


BB89_37:
setp.lt.s32	%p31, %r34, 1665;
@%p31 bra BB89_39;

add.s32 %r374, %r10, 1664;
cvt.s64.s32	%rd252, %r374;
add.s64 %rd253, %rd252, %rd19;
shl.b64 %rd254, %rd253, 2;
add.s64 %rd251, %rd142, %rd254;

	ld.global.nc.u32 %r1359, [%rd251];


BB89_39:
setp.lt.s32	%p32, %r34, 1793;
@%p32 bra BB89_41;

add.s32 %r377, %r10, 1792;
cvt.s64.s32	%rd256, %r377;
add.s64 %rd257, %rd256, %rd19;
shl.b64 %rd258, %rd257, 2;
add.s64 %rd255, %rd142, %rd258;

	ld.global.nc.u32 %r1360, [%rd255];


BB89_41:
bar.sync 0;
cvt.s64.s32	%rd259, %r10;
add.s64 %rd260, %rd259, %rd19;
shl.b64 %rd261, %rd260, 2;
add.s64 %rd20, %rd2, %rd261;
setp.le.s32	%p33, %r33, %r10;
@%p33 bra BB89_43;

st.global.u32 [%rd20], %r1346;

BB89_43:
add.s32 %r378, %r10, 128;
setp.ge.s32	%p34, %r378, %r33;
@%p34 bra BB89_45;

st.global.u32 [%rd20+512], %r1347;

BB89_45:
add.s32 %r379, %r10, 256;
setp.ge.s32	%p35, %r379, %r33;
@%p35 bra BB89_47;

st.global.u32 [%rd20+1024], %r1348;

BB89_47:
add.s32 %r380, %r10, 384;
setp.ge.s32	%p36, %r380, %r33;
@%p36 bra BB89_49;

st.global.u32 [%rd20+1536], %r1349;

BB89_49:
add.s32 %r381, %r10, 512;
setp.ge.s32	%p37, %r381, %r33;
@%p37 bra BB89_51;

st.global.u32 [%rd20+2048], %r1350;

BB89_51:
add.s32 %r382, %r10, 640;
setp.ge.s32	%p38, %r382, %r33;
@%p38 bra BB89_53;

st.global.u32 [%rd20+2560], %r1351;

BB89_53:
add.s32 %r383, %r10, 768;
setp.ge.s32	%p39, %r383, %r33;
@%p39 bra BB89_55;

st.global.u32 [%rd20+3072], %r1352;

BB89_55:
add.s32 %r384, %r10, 896;
setp.ge.s32	%p40, %r384, %r33;
@%p40 bra BB89_57;

st.global.u32 [%rd20+3584], %r1353;

BB89_57:
add.s32 %r385, %r10, 1024;
setp.ge.s32	%p41, %r385, %r33;
@%p41 bra BB89_59;

st.global.u32 [%rd20+4096], %r1354;

BB89_59:
add.s32 %r386, %r10, 1152;
setp.ge.s32	%p42, %r386, %r33;
@%p42 bra BB89_61;

st.global.u32 [%rd20+4608], %r1355;

BB89_61:
add.s32 %r387, %r10, 1280;
setp.ge.s32	%p43, %r387, %r33;
@%p43 bra BB89_63;

st.global.u32 [%rd20+5120], %r1356;

BB89_63:
add.s32 %r388, %r10, 1408;
setp.ge.s32	%p44, %r388, %r33;
@%p44 bra BB89_65;

st.global.u32 [%rd20+5632], %r1357;

BB89_65:
add.s32 %r389, %r10, 1536;
setp.ge.s32	%p45, %r389, %r33;
@%p45 bra BB89_67;

st.global.u32 [%rd20+6144], %r1358;

BB89_67:
add.s32 %r390, %r10, 1664;
setp.ge.s32	%p46, %r390, %r33;
@%p46 bra BB89_69;

st.global.u32 [%rd20+6656], %r1359;

BB89_69:
add.s32 %r391, %r10, 1792;
setp.ge.s32	%p47, %r391, %r33;
@%p47 bra BB89_71;

st.global.u32 [%rd20+7168], %r1360;

BB89_71:
mov.u32 %r1379, %r9;
@%p15 bra BB89_74;

cvt.s64.s32	%rd21, %r10;
add.s32 %r392, %r10, 128;
cvt.s64.s32	%rd22, %r392;
add.s32 %r393, %r10, 256;
cvt.s64.s32	%rd23, %r393;
add.s32 %r394, %r10, 384;
cvt.s64.s32	%rd24, %r394;
add.s32 %r395, %r10, 512;
cvt.s64.s32	%rd25, %r395;
add.s32 %r396, %r10, 640;
cvt.s64.s32	%rd26, %r396;
add.s32 %r397, %r10, 768;
cvt.s64.s32	%rd27, %r397;
add.s32 %r398, %r10, 896;
cvt.s64.s32	%rd28, %r398;
add.s32 %r399, %r10, 1024;
cvt.s64.s32	%rd29, %r399;
add.s32 %r400, %r10, 1152;
cvt.s64.s32	%rd30, %r400;
add.s32 %r401, %r10, 1280;
cvt.s64.s32	%rd31, %r401;
add.s32 %r402, %r10, 1408;
cvt.s64.s32	%rd32, %r402;
add.s32 %r403, %r10, 1536;
cvt.s64.s32	%rd33, %r403;
add.s32 %r404, %r10, 1664;
cvt.s64.s32	%rd34, %r404;
add.s32 %r405, %r10, 1792;
cvt.s64.s32	%rd35, %r405;
mov.u32 %r1380, %r9;
mov.u32 %r1381, %r13;

BB89_73:
mov.u32 %r1372, %r1381;
mov.u32 %r66, %r1380;
mov.u32 %r1380, %r1372;
cvt.s64.s32	%rd277, %r66;
add.s64 %rd36, %rd21, %rd277;
shl.b64 %rd278, %rd36, 2;
add.s64 %rd262, %rd144, %rd278;

	ld.global.nc.u32 %r406, [%rd262];

	add.s64 %rd279, %rd22, %rd277;
shl.b64 %rd280, %rd279, 2;
add.s64 %rd263, %rd144, %rd280;

	ld.global.nc.u32 %r407, [%rd263];

	add.s64 %rd281, %rd23, %rd277;
shl.b64 %rd282, %rd281, 2;
add.s64 %rd264, %rd144, %rd282;

	ld.global.nc.u32 %r408, [%rd264];

	add.s64 %rd283, %rd24, %rd277;
shl.b64 %rd284, %rd283, 2;
add.s64 %rd265, %rd144, %rd284;

	ld.global.nc.u32 %r409, [%rd265];

	add.s64 %rd285, %rd25, %rd277;
shl.b64 %rd286, %rd285, 2;
add.s64 %rd266, %rd144, %rd286;

	ld.global.nc.u32 %r410, [%rd266];

	add.s64 %rd287, %rd26, %rd277;
shl.b64 %rd288, %rd287, 2;
add.s64 %rd267, %rd144, %rd288;

	ld.global.nc.u32 %r411, [%rd267];

	add.s64 %rd289, %rd27, %rd277;
shl.b64 %rd290, %rd289, 2;
add.s64 %rd268, %rd144, %rd290;

	ld.global.nc.u32 %r412, [%rd268];

	add.s64 %rd291, %rd28, %rd277;
shl.b64 %rd292, %rd291, 2;
add.s64 %rd269, %rd144, %rd292;

	ld.global.nc.u32 %r413, [%rd269];

	add.s64 %rd293, %rd29, %rd277;
shl.b64 %rd294, %rd293, 2;
add.s64 %rd270, %rd144, %rd294;

	ld.global.nc.u32 %r414, [%rd270];

	add.s64 %rd295, %rd30, %rd277;
shl.b64 %rd296, %rd295, 2;
add.s64 %rd271, %rd144, %rd296;

	ld.global.nc.u32 %r415, [%rd271];

	add.s64 %rd297, %rd31, %rd277;
shl.b64 %rd298, %rd297, 2;
add.s64 %rd272, %rd144, %rd298;

	ld.global.nc.u32 %r416, [%rd272];

	add.s64 %rd299, %rd32, %rd277;
shl.b64 %rd300, %rd299, 2;
add.s64 %rd273, %rd144, %rd300;

	ld.global.nc.u32 %r417, [%rd273];

	add.s64 %rd301, %rd33, %rd277;
shl.b64 %rd302, %rd301, 2;
add.s64 %rd274, %rd144, %rd302;

	ld.global.nc.u32 %r418, [%rd274];

	add.s64 %rd303, %rd34, %rd277;
shl.b64 %rd304, %rd303, 2;
add.s64 %rd275, %rd144, %rd304;

	ld.global.nc.u32 %r419, [%rd275];

	add.s64 %rd305, %rd35, %rd277;
shl.b64 %rd306, %rd305, 2;
add.s64 %rd276, %rd144, %rd306;

	ld.global.nc.u32 %r420, [%rd276];

	bar.sync 0;
add.s64 %rd308, %rd1, %rd278;
st.global.u32 [%rd308], %r406;
st.global.u32 [%rd308+512], %r407;
st.global.u32 [%rd308+1024], %r408;
st.global.u32 [%rd308+1536], %r409;
st.global.u32 [%rd308+2048], %r410;
st.global.u32 [%rd308+2560], %r411;
st.global.u32 [%rd308+3072], %r412;
st.global.u32 [%rd308+3584], %r413;
st.global.u32 [%rd308+4096], %r414;
st.global.u32 [%rd308+4608], %r415;
st.global.u32 [%rd308+5120], %r416;
st.global.u32 [%rd308+5632], %r417;
st.global.u32 [%rd308+6144], %r418;
st.global.u32 [%rd308+6656], %r419;
st.global.u32 [%rd308+7168], %r420;
add.s32 %r1381, %r1380, 1920;
setp.le.s32	%p49, %r1381, %r1345;
mov.u32 %r1379, %r1380;
@%p49 bra BB89_73;

BB89_74:
setp.le.s32	%p50, %r1345, %r1379;
@%p50 bra BB89_271;

sub.s32 %r84, %r1345, %r1379;
cvt.s64.s32	%rd37, %r1379;
sub.s32 %r85, %r84, %r10;
setp.lt.s32	%p51, %r85, 1;
@%p51 bra BB89_77;

cvt.s64.s32	%rd310, %r10;
add.s64 %rd311, %rd310, %rd37;
shl.b64 %rd312, %rd311, 2;
add.s64 %rd309, %rd144, %rd312;

	ld.global.nc.u32 %r421, [%rd309];

	mov.b32 %f122, %r421;

BB89_77:
setp.lt.s32	%p52, %r85, 129;
@%p52 bra BB89_79;

add.s32 %r423, %r10, 128;
cvt.s64.s32	%rd314, %r423;
add.s64 %rd315, %rd314, %rd37;
shl.b64 %rd316, %rd315, 2;
add.s64 %rd313, %rd144, %rd316;

	ld.global.nc.u32 %r422, [%rd313];

	mov.b32 %f123, %r422;

BB89_79:
setp.lt.s32	%p53, %r85, 257;
@%p53 bra BB89_81;

add.s32 %r425, %r10, 256;
cvt.s64.s32	%rd318, %r425;
add.s64 %rd319, %rd318, %rd37;
shl.b64 %rd320, %rd319, 2;
add.s64 %rd317, %rd144, %rd320;

	ld.global.nc.u32 %r424, [%rd317];

	mov.b32 %f124, %r424;

BB89_81:
setp.lt.s32	%p54, %r85, 385;
@%p54 bra BB89_83;

add.s32 %r427, %r10, 384;
cvt.s64.s32	%rd322, %r427;
add.s64 %rd323, %rd322, %rd37;
shl.b64 %rd324, %rd323, 2;
add.s64 %rd321, %rd144, %rd324;

	ld.global.nc.u32 %r426, [%rd321];

	mov.b32 %f125, %r426;

BB89_83:
setp.lt.s32	%p55, %r85, 513;
@%p55 bra BB89_85;

add.s32 %r429, %r10, 512;
cvt.s64.s32	%rd326, %r429;
add.s64 %rd327, %rd326, %rd37;
shl.b64 %rd328, %rd327, 2;
add.s64 %rd325, %rd144, %rd328;

	ld.global.nc.u32 %r428, [%rd325];

	mov.b32 %f126, %r428;

BB89_85:
setp.lt.s32	%p56, %r85, 641;
@%p56 bra BB89_87;

add.s32 %r431, %r10, 640;
cvt.s64.s32	%rd330, %r431;
add.s64 %rd331, %rd330, %rd37;
shl.b64 %rd332, %rd331, 2;
add.s64 %rd329, %rd144, %rd332;

	ld.global.nc.u32 %r430, [%rd329];

	mov.b32 %f127, %r430;

BB89_87:
setp.lt.s32	%p57, %r85, 769;
@%p57 bra BB89_89;

add.s32 %r433, %r10, 768;
cvt.s64.s32	%rd334, %r433;
add.s64 %rd335, %rd334, %rd37;
shl.b64 %rd336, %rd335, 2;
add.s64 %rd333, %rd144, %rd336;

	ld.global.nc.u32 %r432, [%rd333];

	mov.b32 %f128, %r432;

BB89_89:
setp.lt.s32	%p58, %r85, 897;
@%p58 bra BB89_91;

add.s32 %r435, %r10, 896;
cvt.s64.s32	%rd338, %r435;
add.s64 %rd339, %rd338, %rd37;
shl.b64 %rd340, %rd339, 2;
add.s64 %rd337, %rd144, %rd340;

	ld.global.nc.u32 %r434, [%rd337];

	mov.b32 %f129, %r434;

BB89_91:
setp.lt.s32	%p59, %r85, 1025;
@%p59 bra BB89_93;

add.s32 %r437, %r10, 1024;
cvt.s64.s32	%rd342, %r437;
add.s64 %rd343, %rd342, %rd37;
shl.b64 %rd344, %rd343, 2;
add.s64 %rd341, %rd144, %rd344;

	ld.global.nc.u32 %r436, [%rd341];

	mov.b32 %f130, %r436;

BB89_93:
setp.lt.s32	%p60, %r85, 1153;
@%p60 bra BB89_95;

add.s32 %r439, %r10, 1152;
cvt.s64.s32	%rd346, %r439;
add.s64 %rd347, %rd346, %rd37;
shl.b64 %rd348, %rd347, 2;
add.s64 %rd345, %rd144, %rd348;

	ld.global.nc.u32 %r438, [%rd345];

	mov.b32 %f131, %r438;

BB89_95:
setp.lt.s32	%p61, %r85, 1281;
@%p61 bra BB89_97;

add.s32 %r441, %r10, 1280;
cvt.s64.s32	%rd350, %r441;
add.s64 %rd351, %rd350, %rd37;
shl.b64 %rd352, %rd351, 2;
add.s64 %rd349, %rd144, %rd352;

	ld.global.nc.u32 %r440, [%rd349];

	mov.b32 %f132, %r440;

BB89_97:
setp.lt.s32	%p62, %r85, 1409;
@%p62 bra BB89_99;

add.s32 %r443, %r10, 1408;
cvt.s64.s32	%rd354, %r443;
add.s64 %rd355, %rd354, %rd37;
shl.b64 %rd356, %rd355, 2;
add.s64 %rd353, %rd144, %rd356;

	ld.global.nc.u32 %r442, [%rd353];

	mov.b32 %f133, %r442;

BB89_99:
setp.lt.s32	%p63, %r85, 1537;
@%p63 bra BB89_101;

add.s32 %r445, %r10, 1536;
cvt.s64.s32	%rd358, %r445;
add.s64 %rd359, %rd358, %rd37;
shl.b64 %rd360, %rd359, 2;
add.s64 %rd357, %rd144, %rd360;

	ld.global.nc.u32 %r444, [%rd357];

	mov.b32 %f134, %r444;

BB89_101:
setp.lt.s32	%p64, %r85, 1665;
@%p64 bra BB89_103;

add.s32 %r447, %r10, 1664;
cvt.s64.s32	%rd362, %r447;
add.s64 %rd363, %rd362, %rd37;
shl.b64 %rd364, %rd363, 2;
add.s64 %rd361, %rd144, %rd364;

	ld.global.nc.u32 %r446, [%rd361];

	mov.b32 %f135, %r446;

BB89_103:
setp.lt.s32	%p65, %r85, 1793;
@%p65 bra BB89_105;

add.s32 %r449, %r10, 1792;
cvt.s64.s32	%rd366, %r449;
add.s64 %rd367, %rd366, %rd37;
shl.b64 %rd368, %rd367, 2;
add.s64 %rd365, %rd144, %rd368;

	ld.global.nc.u32 %r448, [%rd365];

	mov.b32 %f136, %r448;

BB89_105:
bar.sync 0;
cvt.s64.s32	%rd369, %r10;
add.s64 %rd370, %rd369, %rd37;
shl.b64 %rd371, %rd370, 2;
add.s64 %rd38, %rd1, %rd371;
setp.le.s32	%p66, %r84, %r10;
@%p66 bra BB89_107;

st.global.f32 [%rd38], %f122;

BB89_107:
add.s32 %r450, %r10, 128;
setp.ge.s32	%p67, %r450, %r84;
@%p67 bra BB89_109;

st.global.f32 [%rd38+512], %f123;

BB89_109:
add.s32 %r451, %r10, 256;
setp.ge.s32	%p68, %r451, %r84;
@%p68 bra BB89_111;

st.global.f32 [%rd38+1024], %f124;

BB89_111:
add.s32 %r452, %r10, 384;
setp.ge.s32	%p69, %r452, %r84;
@%p69 bra BB89_113;

st.global.f32 [%rd38+1536], %f125;

BB89_113:
add.s32 %r453, %r10, 512;
setp.ge.s32	%p70, %r453, %r84;
@%p70 bra BB89_115;

st.global.f32 [%rd38+2048], %f126;

BB89_115:
add.s32 %r454, %r10, 640;
setp.ge.s32	%p71, %r454, %r84;
@%p71 bra BB89_117;

st.global.f32 [%rd38+2560], %f127;

BB89_117:
add.s32 %r455, %r10, 768;
setp.ge.s32	%p72, %r455, %r84;
@%p72 bra BB89_119;

st.global.f32 [%rd38+3072], %f128;

BB89_119:
add.s32 %r456, %r10, 896;
setp.ge.s32	%p73, %r456, %r84;
@%p73 bra BB89_121;

st.global.f32 [%rd38+3584], %f129;

BB89_121:
add.s32 %r457, %r10, 1024;
setp.ge.s32	%p74, %r457, %r84;
@%p74 bra BB89_123;

st.global.f32 [%rd38+4096], %f130;

BB89_123:
add.s32 %r458, %r10, 1152;
setp.ge.s32	%p75, %r458, %r84;
@%p75 bra BB89_125;

st.global.f32 [%rd38+4608], %f131;

BB89_125:
add.s32 %r459, %r10, 1280;
setp.ge.s32	%p76, %r459, %r84;
@%p76 bra BB89_127;

st.global.f32 [%rd38+5120], %f132;

BB89_127:
add.s32 %r460, %r10, 1408;
setp.ge.s32	%p77, %r460, %r84;
@%p77 bra BB89_129;

st.global.f32 [%rd38+5632], %f133;

BB89_129:
add.s32 %r461, %r10, 1536;
setp.ge.s32	%p78, %r461, %r84;
@%p78 bra BB89_131;

st.global.f32 [%rd38+6144], %f134;

BB89_131:
add.s32 %r462, %r10, 1664;
setp.ge.s32	%p79, %r462, %r84;
@%p79 bra BB89_133;

st.global.f32 [%rd38+6656], %f135;

BB89_133:
add.s32 %r463, %r10, 1792;
setp.ge.s32	%p80, %r463, %r84;
@%p80 bra BB89_271;

st.global.f32 [%rd38+7168], %f136;
bra.uni BB89_271;

BB89_135:
setp.gt.s32	%p81, %r13, %r1345;
mov.u32 %r1376, %r9;
@%p81 bra BB89_144;

shr.s32 %r465, %r10, 31;
shr.u32 %r466, %r465, 27;
add.s32 %r467, %r10, %r466;
shr.s32 %r468, %r467, 5;
mul.wide.s32 %rd372, %r468, 8;
mov.u64 %rd373, _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage;
add.s64 %rd374, %rd373, %rd372;
add.s64 %rd39, %rd374, 144;

	mov.u32 %r634, %laneid;

	mov.u32 %r1377, %r9;
mov.u32 %r1378, %r13;

BB89_137:
mov.u32 %r1374, %r1378;
mov.u32 %r87, %r1377;
mov.u32 %r1377, %r1374;
mul.lo.s32 %r484, %r10, 15;
cvt.s64.s32	%rd390, %r484;
cvt.s64.s32	%rd391, %r87;
add.s64 %rd392, %rd390, %rd391;
shl.b64 %rd393, %rd392, 2;
add.s64 %rd375, %rd142, %rd393;

	ld.global.nc.u32 %r469, [%rd375];

	add.s32 %r485, %r484, 1;
cvt.s64.s32	%rd394, %r485;
add.s64 %rd395, %rd394, %rd391;
shl.b64 %rd396, %rd395, 2;
add.s64 %rd376, %rd142, %rd396;

	ld.global.nc.u32 %r470, [%rd376];

	add.s32 %r486, %r484, 2;
cvt.s64.s32	%rd397, %r486;
add.s64 %rd398, %rd397, %rd391;
shl.b64 %rd399, %rd398, 2;
add.s64 %rd377, %rd142, %rd399;

	ld.global.nc.u32 %r471, [%rd377];

	add.s32 %r487, %r484, 3;
cvt.s64.s32	%rd400, %r487;
add.s64 %rd401, %rd400, %rd391;
shl.b64 %rd402, %rd401, 2;
add.s64 %rd378, %rd142, %rd402;

	ld.global.nc.u32 %r472, [%rd378];

	add.s32 %r488, %r484, 4;
cvt.s64.s32	%rd403, %r488;
add.s64 %rd404, %rd403, %rd391;
shl.b64 %rd405, %rd404, 2;
add.s64 %rd379, %rd142, %rd405;

	ld.global.nc.u32 %r473, [%rd379];

	add.s32 %r489, %r484, 5;
cvt.s64.s32	%rd406, %r489;
add.s64 %rd407, %rd406, %rd391;
shl.b64 %rd408, %rd407, 2;
add.s64 %rd380, %rd142, %rd408;

	ld.global.nc.u32 %r474, [%rd380];

	add.s32 %r490, %r484, 6;
cvt.s64.s32	%rd409, %r490;
add.s64 %rd410, %rd409, %rd391;
shl.b64 %rd411, %rd410, 2;
add.s64 %rd381, %rd142, %rd411;

	ld.global.nc.u32 %r475, [%rd381];

	add.s32 %r491, %r484, 7;
cvt.s64.s32	%rd412, %r491;
add.s64 %rd413, %rd412, %rd391;
shl.b64 %rd414, %rd413, 2;
add.s64 %rd382, %rd142, %rd414;

	ld.global.nc.u32 %r476, [%rd382];

	add.s32 %r492, %r484, 8;
cvt.s64.s32	%rd415, %r492;
add.s64 %rd416, %rd415, %rd391;
shl.b64 %rd417, %rd416, 2;
add.s64 %rd383, %rd142, %rd417;

	ld.global.nc.u32 %r477, [%rd383];

	add.s32 %r493, %r484, 9;
cvt.s64.s32	%rd418, %r493;
add.s64 %rd419, %rd418, %rd391;
shl.b64 %rd420, %rd419, 2;
add.s64 %rd384, %rd142, %rd420;

	ld.global.nc.u32 %r478, [%rd384];

	add.s32 %r494, %r484, 10;
cvt.s64.s32	%rd421, %r494;
add.s64 %rd422, %rd421, %rd391;
shl.b64 %rd423, %rd422, 2;
add.s64 %rd385, %rd142, %rd423;

	ld.global.nc.u32 %r479, [%rd385];

	add.s32 %r495, %r484, 11;
cvt.s64.s32	%rd424, %r495;
add.s64 %rd425, %rd424, %rd391;
shl.b64 %rd426, %rd425, 2;
add.s64 %rd386, %rd142, %rd426;

	ld.global.nc.u32 %r480, [%rd386];

	add.s32 %r496, %r484, 12;
cvt.s64.s32	%rd427, %r496;
add.s64 %rd428, %rd427, %rd391;
shl.b64 %rd429, %rd428, 2;
add.s64 %rd387, %rd142, %rd429;

	ld.global.nc.u32 %r481, [%rd387];

	add.s32 %r497, %r484, 13;
cvt.s64.s32	%rd430, %r497;
add.s64 %rd431, %rd430, %rd391;
shl.b64 %rd432, %rd431, 2;
add.s64 %rd388, %rd142, %rd432;

	ld.global.nc.u32 %r482, [%rd388];

	add.s32 %r498, %r484, 14;
cvt.s64.s32	%rd433, %r498;
add.s64 %rd434, %rd433, %rd391;
shl.b64 %rd435, %rd434, 2;
add.s64 %rd389, %rd142, %rd435;

	ld.global.nc.u32 %r483, [%rd389];

	bar.sync 0;
shr.s32 %r559, %r469, 31;
or.b32 %r560, %r559, -2147483648;
xor.b32 %r500, %r560, %r469;
shr.s32 %r561, %r470, 31;
or.b32 %r562, %r561, -2147483648;
xor.b32 %r504, %r562, %r470;
shr.s32 %r563, %r471, 31;
or.b32 %r564, %r563, -2147483648;
xor.b32 %r508, %r564, %r471;
shr.s32 %r565, %r472, 31;
or.b32 %r566, %r565, -2147483648;
xor.b32 %r512, %r566, %r472;
shr.s32 %r567, %r473, 31;
or.b32 %r568, %r567, -2147483648;
xor.b32 %r516, %r568, %r473;
shr.s32 %r569, %r474, 31;
or.b32 %r570, %r569, -2147483648;
xor.b32 %r520, %r570, %r474;
shr.s32 %r571, %r475, 31;
or.b32 %r572, %r571, -2147483648;
xor.b32 %r524, %r572, %r475;
shr.s32 %r573, %r476, 31;
or.b32 %r574, %r573, -2147483648;
xor.b32 %r528, %r574, %r476;
shr.s32 %r575, %r477, 31;
or.b32 %r576, %r575, -2147483648;
xor.b32 %r532, %r576, %r477;
shr.s32 %r577, %r478, 31;
or.b32 %r578, %r577, -2147483648;
xor.b32 %r536, %r578, %r478;
shr.s32 %r579, %r479, 31;
or.b32 %r580, %r579, -2147483648;
xor.b32 %r540, %r580, %r479;
shr.s32 %r581, %r480, 31;
or.b32 %r582, %r581, -2147483648;
xor.b32 %r544, %r582, %r480;
shr.s32 %r583, %r481, 31;
or.b32 %r584, %r583, -2147483648;
xor.b32 %r548, %r584, %r481;
shr.s32 %r585, %r482, 31;
or.b32 %r586, %r585, -2147483648;
xor.b32 %r552, %r586, %r482;
shr.s32 %r587, %r483, 31;
or.b32 %r588, %r587, -2147483648;
xor.b32 %r556, %r588, %r483;
cvt.s64.s32	%rd40, %r10;
mul.wide.s32 %rd436, %r10, 8;
add.s64 %rd438, %rd373, 184;
add.s64 %rd439, %rd438, %rd436;
mov.u64 %rd440, 0;
st.shared.u64 [%rd439], %rd440;
st.shared.u64 [%rd439+1024], %rd440;
st.shared.u64 [%rd439+2048], %rd440;
st.shared.u64 [%rd439+3072], %rd440;
st.shared.u64 [%rd439+4096], %rd440;
st.shared.u64 [%rd439+5120], %rd440;
st.shared.u64 [%rd439+6144], %rd440;
st.shared.u64 [%rd439+7168], %rd440;
st.shared.u64 [%rd439+8192], %rd440;

	bfe.u32 %r499, %r500, %r286, %r287;

	shr.u32 %r589, %r499, 3;
and.b32 %r590, %r499, 7;
mul.wide.u32 %rd441, %r590, 1024;
add.s64 %rd442, %rd438, %rd441;
add.s64 %rd443, %rd442, %rd436;
mul.wide.u32 %rd444, %r589, 2;
add.s64 %rd41, %rd443, %rd444;
ld.shared.u16 %r120, [%rd41];
add.s32 %r591, %r120, 1;
st.shared.u16 [%rd41], %r591;

	bfe.u32 %r503, %r504, %r286, %r287;

	and.b32 %r592, %r503, 7;
shr.u32 %r593, %r503, 3;
mul.wide.u32 %rd445, %r592, 1024;
add.s64 %rd446, %rd438, %rd445;
add.s64 %rd447, %rd446, %rd436;
mul.wide.u32 %rd448, %r593, 2;
add.s64 %rd42, %rd447, %rd448;
ld.shared.u16 %r121, [%rd42];
add.s32 %r594, %r121, 1;
st.shared.u16 [%rd42], %r594;

	bfe.u32 %r507, %r508, %r286, %r287;

	shr.u32 %r595, %r507, 3;
and.b32 %r596, %r507, 7;
mul.wide.u32 %rd449, %r596, 1024;
add.s64 %rd450, %rd438, %rd449;
add.s64 %rd451, %rd450, %rd436;
mul.wide.u32 %rd452, %r595, 2;
add.s64 %rd43, %rd451, %rd452;
ld.shared.u16 %r122, [%rd43];
add.s32 %r597, %r122, 1;
st.shared.u16 [%rd43], %r597;

	bfe.u32 %r511, %r512, %r286, %r287;

	shr.u32 %r598, %r511, 3;
and.b32 %r599, %r511, 7;
mul.wide.u32 %rd453, %r599, 1024;
add.s64 %rd454, %rd438, %rd453;
add.s64 %rd455, %rd454, %rd436;
mul.wide.u32 %rd456, %r598, 2;
add.s64 %rd44, %rd455, %rd456;
ld.shared.u16 %r123, [%rd44];
add.s32 %r600, %r123, 1;
st.shared.u16 [%rd44], %r600;

	bfe.u32 %r515, %r516, %r286, %r287;

	shr.u32 %r601, %r515, 3;
and.b32 %r602, %r515, 7;
mul.wide.u32 %rd457, %r602, 1024;
add.s64 %rd458, %rd438, %rd457;
add.s64 %rd459, %rd458, %rd436;
mul.wide.u32 %rd460, %r601, 2;
add.s64 %rd45, %rd459, %rd460;
ld.shared.u16 %r124, [%rd45];
add.s32 %r603, %r124, 1;
st.shared.u16 [%rd45], %r603;

	bfe.u32 %r519, %r520, %r286, %r287;

	shr.u32 %r604, %r519, 3;
and.b32 %r605, %r519, 7;
mul.wide.u32 %rd461, %r605, 1024;
add.s64 %rd462, %rd438, %rd461;
add.s64 %rd463, %rd462, %rd436;
mul.wide.u32 %rd464, %r604, 2;
add.s64 %rd46, %rd463, %rd464;
ld.shared.u16 %r125, [%rd46];
add.s32 %r606, %r125, 1;
st.shared.u16 [%rd46], %r606;

	bfe.u32 %r523, %r524, %r286, %r287;

	shr.u32 %r607, %r523, 3;
and.b32 %r608, %r523, 7;
mul.wide.u32 %rd465, %r608, 1024;
add.s64 %rd466, %rd438, %rd465;
add.s64 %rd467, %rd466, %rd436;
mul.wide.u32 %rd468, %r607, 2;
add.s64 %rd47, %rd467, %rd468;
ld.shared.u16 %r126, [%rd47];
add.s32 %r609, %r126, 1;
st.shared.u16 [%rd47], %r609;

	bfe.u32 %r527, %r528, %r286, %r287;

	shr.u32 %r610, %r527, 3;
and.b32 %r611, %r527, 7;
mul.wide.u32 %rd469, %r611, 1024;
add.s64 %rd470, %rd438, %rd469;
add.s64 %rd471, %rd470, %rd436;
mul.wide.u32 %rd472, %r610, 2;
add.s64 %rd48, %rd471, %rd472;
ld.shared.u16 %r127, [%rd48];
add.s32 %r612, %r127, 1;
st.shared.u16 [%rd48], %r612;

	bfe.u32 %r531, %r532, %r286, %r287;

	shr.u32 %r613, %r531, 3;
and.b32 %r614, %r531, 7;
mul.wide.u32 %rd473, %r614, 1024;
add.s64 %rd474, %rd438, %rd473;
add.s64 %rd475, %rd474, %rd436;
mul.wide.u32 %rd476, %r613, 2;
add.s64 %rd49, %rd475, %rd476;
ld.shared.u16 %r128, [%rd49];
add.s32 %r615, %r128, 1;
st.shared.u16 [%rd49], %r615;

	bfe.u32 %r535, %r536, %r286, %r287;

	shr.u32 %r616, %r535, 3;
and.b32 %r617, %r535, 7;
mul.wide.u32 %rd477, %r617, 1024;
add.s64 %rd478, %rd438, %rd477;
add.s64 %rd479, %rd478, %rd436;
mul.wide.u32 %rd480, %r616, 2;
add.s64 %rd50, %rd479, %rd480;
ld.shared.u16 %r129, [%rd50];
add.s32 %r618, %r129, 1;
st.shared.u16 [%rd50], %r618;

	bfe.u32 %r539, %r540, %r286, %r287;

	shr.u32 %r619, %r539, 3;
and.b32 %r620, %r539, 7;
mul.wide.u32 %rd481, %r620, 1024;
add.s64 %rd482, %rd438, %rd481;
add.s64 %rd483, %rd482, %rd436;
mul.wide.u32 %rd484, %r619, 2;
add.s64 %rd51, %rd483, %rd484;
ld.shared.u16 %r130, [%rd51];
add.s32 %r621, %r130, 1;
st.shared.u16 [%rd51], %r621;

	bfe.u32 %r543, %r544, %r286, %r287;

	shr.u32 %r622, %r543, 3;
and.b32 %r623, %r543, 7;
mul.wide.u32 %rd485, %r623, 1024;
add.s64 %rd486, %rd438, %rd485;
add.s64 %rd487, %rd486, %rd436;
mul.wide.u32 %rd488, %r622, 2;
add.s64 %rd52, %rd487, %rd488;
ld.shared.u16 %r131, [%rd52];
add.s32 %r624, %r131, 1;
st.shared.u16 [%rd52], %r624;

	bfe.u32 %r547, %r548, %r286, %r287;

	shr.u32 %r625, %r547, 3;
and.b32 %r626, %r547, 7;
mul.wide.u32 %rd489, %r626, 1024;
add.s64 %rd490, %rd438, %rd489;
add.s64 %rd491, %rd490, %rd436;
mul.wide.u32 %rd492, %r625, 2;
add.s64 %rd53, %rd491, %rd492;
ld.shared.u16 %r132, [%rd53];
add.s32 %r627, %r132, 1;
st.shared.u16 [%rd53], %r627;

	bfe.u32 %r551, %r552, %r286, %r287;

	shr.u32 %r628, %r551, 3;
and.b32 %r629, %r551, 7;
mul.wide.u32 %rd493, %r629, 1024;
add.s64 %rd494, %rd438, %rd493;
add.s64 %rd495, %rd494, %rd436;
mul.wide.u32 %rd496, %r628, 2;
add.s64 %rd54, %rd495, %rd496;
ld.shared.u16 %r133, [%rd54];
add.s32 %r630, %r133, 1;
st.shared.u16 [%rd54], %r630;

	bfe.u32 %r555, %r556, %r286, %r287;

	shr.u32 %r631, %r555, 3;
and.b32 %r632, %r555, 7;
mul.wide.u32 %rd497, %r632, 1024;
add.s64 %rd498, %rd438, %rd497;
add.s64 %rd499, %rd498, %rd436;
mul.wide.u32 %rd500, %r631, 2;
add.s64 %rd55, %rd499, %rd500;
ld.shared.u16 %r134, [%rd55];
add.s32 %r633, %r134, 1;
st.shared.u16 [%rd55], %r633;
bar.sync 0;
mul.lo.s64 %rd511, %rd40, 72;
add.s64 %rd513, %rd373, %rd511;
ld.shared.u64 %rd56, [%rd513+192];
ld.shared.u64 %rd57, [%rd513+184];
add.s64 %rd514, %rd56, %rd57;
ld.shared.u64 %rd58, [%rd513+200];
add.s64 %rd515, %rd514, %rd58;
ld.shared.u64 %rd59, [%rd513+208];
add.s64 %rd516, %rd515, %rd59;
ld.shared.u64 %rd60, [%rd513+216];
add.s64 %rd517, %rd516, %rd60;
ld.shared.u64 %rd61, [%rd513+224];
add.s64 %rd518, %rd517, %rd61;
ld.shared.u64 %rd62, [%rd513+232];
add.s64 %rd519, %rd518, %rd62;
ld.shared.u64 %rd63, [%rd513+240];
add.s64 %rd520, %rd519, %rd63;
ld.shared.u64 %rd521, [%rd513+248];
add.s64 %rd502, %rd520, %rd521;
mov.u32 %r635, 1;
mov.u32 %r644, 0;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd502; shfl.up.b32 lo|p, lo, %r635, %r644; shfl.up.b32 hi|p, hi, %r635, %r644; mov.b64 %rd501, {lo, hi}; @p add.u64 %rd501, %rd501, %rd502;}

	mov.u32 %r637, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd501; shfl.up.b32 lo|p, lo, %r637, %r644; shfl.up.b32 hi|p, hi, %r637, %r644; mov.b64 %rd503, {lo, hi}; @p add.u64 %rd503, %rd503, %rd501;}

	mov.u32 %r639, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd503; shfl.up.b32 lo|p, lo, %r639, %r644; shfl.up.b32 hi|p, hi, %r639, %r644; mov.b64 %rd505, {lo, hi}; @p add.u64 %rd505, %rd505, %rd503;}

	mov.u32 %r641, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd505; shfl.up.b32 lo|p, lo, %r641, %r644; shfl.up.b32 hi|p, hi, %r641, %r644; mov.b64 %rd507, {lo, hi}; @p add.u64 %rd507, %rd507, %rd505;}

	mov.u32 %r643, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd507; shfl.up.b32 lo|p, lo, %r643, %r644; shfl.up.b32 hi|p, hi, %r643, %r644; mov.b64 %rd509, {lo, hi}; @p add.u64 %rd509, %rd509, %rd507;}

	setp.ne.s32	%p82, %r634, 31;
@%p82 bra BB89_139;

st.shared.u64 [%rd39], %rd509;

BB89_139:
sub.s64 %rd66, %rd509, %rd502;
setp.lt.s32	%p1, %r10, 32;
and.b32 %r645, %r10, -32;
setp.eq.s32	%p2, %r645, 96;
setp.eq.s32	%p3, %r645, 64;
setp.eq.s32	%p4, %r645, 32;
bar.sync 0;
ld.shared.u64 %rd523, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+144];
selp.b64	%rd524, %rd523, 0, %p4;
add.s64 %rd525, %rd66, %rd524;
ld.shared.u64 %rd526, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+152];
add.s64 %rd527, %rd526, %rd523;
selp.b64	%rd528, %rd527, 0, %p3;
add.s64 %rd529, %rd525, %rd528;
ld.shared.u64 %rd530, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+160];
add.s64 %rd531, %rd527, %rd530;
selp.b64	%rd532, %rd531, 0, %p2;
add.s64 %rd533, %rd529, %rd532;
ld.shared.u64 %rd534, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+168];
add.s64 %rd535, %rd531, %rd534;
shl.b64 %rd536, %rd535, 16;
add.s64 %rd537, %rd536, %rd533;
shl.b64 %rd538, %rd535, 32;
add.s64 %rd539, %rd538, %rd537;
shl.b64 %rd540, %rd535, 48;
add.s64 %rd541, %rd540, %rd539;
add.s64 %rd542, %rd57, %rd541;
add.s64 %rd543, %rd542, %rd56;
add.s64 %rd544, %rd543, %rd58;
add.s64 %rd545, %rd544, %rd59;
add.s64 %rd546, %rd545, %rd60;
add.s64 %rd547, %rd546, %rd61;
add.s64 %rd548, %rd547, %rd62;
add.s64 %rd549, %rd548, %rd63;
mul.wide.s32 %rd550, %r10, 72;
add.s64 %rd551, %rd373, %rd550;
st.shared.u64 [%rd551+184], %rd541;
st.shared.u64 [%rd551+192], %rd542;
st.shared.u64 [%rd551+200], %rd543;
st.shared.u64 [%rd551+208], %rd544;
st.shared.u64 [%rd551+216], %rd545;
st.shared.u64 [%rd551+224], %rd546;
st.shared.u64 [%rd551+232], %rd547;
st.shared.u64 [%rd551+240], %rd548;
st.shared.u64 [%rd551+248], %rd549;
bar.sync 0;
ld.shared.u16 %r646, [%rd41];
add.s32 %r135, %r646, %r120;
ld.shared.u16 %r647, [%rd42];
add.s32 %r136, %r647, %r121;
ld.shared.u16 %r648, [%rd43];
add.s32 %r137, %r648, %r122;
ld.shared.u16 %r649, [%rd44];
add.s32 %r138, %r649, %r123;
ld.shared.u16 %r650, [%rd45];
add.s32 %r139, %r650, %r124;
ld.shared.u16 %r651, [%rd46];
add.s32 %r140, %r651, %r125;
ld.shared.u16 %r652, [%rd47];
add.s32 %r141, %r652, %r126;
ld.shared.u16 %r653, [%rd48];
add.s32 %r142, %r653, %r127;
ld.shared.u16 %r654, [%rd49];
add.s32 %r143, %r654, %r128;
ld.shared.u16 %r655, [%rd50];
add.s32 %r144, %r655, %r129;
ld.shared.u16 %r656, [%rd51];
add.s32 %r145, %r656, %r130;
ld.shared.u16 %r657, [%rd52];
add.s32 %r146, %r657, %r131;
ld.shared.u16 %r658, [%rd53];
add.s32 %r147, %r658, %r132;
ld.shared.u16 %r659, [%rd54];
add.s32 %r148, %r659, %r133;
ld.shared.u16 %r660, [%rd55];
add.s32 %r149, %r660, %r134;
@!%p1 bra BB89_141;
bra.uni BB89_140;

BB89_140:
and.b32 %r661, %r10, 7;
add.s32 %r662, %r661, 1;
shr.s32 %r663, %r10, 3;
mul.wide.u32 %rd552, %r662, 1024;
add.s64 %rd554, %rd373, %rd552;
mul.wide.s32 %rd555, %r663, 2;
add.s64 %rd556, %rd554, %rd555;
ld.shared.u16 %r1361, [%rd556+184];

BB89_141:
@%p9 bra BB89_143;

mov.u32 %r1339, 0;
mov.u32 %r1338, 1;
setp.eq.s32	%p84, %r10, 0;

	shfl.up.b32 %r664, %r1361, %r1338, %r1339;

	selp.b32	%r668, 0, %r664, %p84;
sub.s32 %r669, %r1386, %r668;
mul.wide.u32 %rd557, %r10, 4;
add.s64 %rd559, %rd373, %rd557;
st.shared.u32 [%rd559], %r669;
add.s32 %r1386, %r669, %r1361;

BB89_143:
bar.sync 0;
mul.wide.u32 %rd560, %r135, 4;
add.s64 %rd562, %rd373, 136;
add.s64 %rd68, %rd562, %rd560;
st.shared.u32 [%rd68], %r500;
mul.wide.u32 %rd563, %r136, 4;
add.s64 %rd69, %rd562, %rd563;
st.shared.u32 [%rd69], %r504;
mul.wide.u32 %rd564, %r137, 4;
add.s64 %rd70, %rd562, %rd564;
st.shared.u32 [%rd70], %r508;
mul.wide.u32 %rd565, %r138, 4;
add.s64 %rd71, %rd562, %rd565;
st.shared.u32 [%rd71], %r512;
mul.wide.u32 %rd566, %r139, 4;
add.s64 %rd72, %rd562, %rd566;
st.shared.u32 [%rd72], %r516;
mul.wide.u32 %rd567, %r140, 4;
add.s64 %rd73, %rd562, %rd567;
st.shared.u32 [%rd73], %r520;
mul.wide.u32 %rd568, %r141, 4;
add.s64 %rd74, %rd562, %rd568;
st.shared.u32 [%rd74], %r524;
mul.wide.u32 %rd569, %r142, 4;
add.s64 %rd75, %rd562, %rd569;
st.shared.u32 [%rd75], %r528;
mul.wide.u32 %rd570, %r143, 4;
add.s64 %rd76, %rd562, %rd570;
st.shared.u32 [%rd76], %r532;
mul.wide.u32 %rd571, %r144, 4;
add.s64 %rd77, %rd562, %rd571;
st.shared.u32 [%rd77], %r536;
mul.wide.u32 %rd572, %r145, 4;
add.s64 %rd78, %rd562, %rd572;
st.shared.u32 [%rd78], %r540;
mul.wide.u32 %rd573, %r146, 4;
add.s64 %rd79, %rd562, %rd573;
st.shared.u32 [%rd79], %r544;
mul.wide.u32 %rd574, %r147, 4;
add.s64 %rd80, %rd562, %rd574;
st.shared.u32 [%rd80], %r548;
mul.wide.u32 %rd575, %r148, 4;
add.s64 %rd81, %rd562, %rd575;
st.shared.u32 [%rd81], %r552;
mul.wide.u32 %rd576, %r149, 4;
add.s64 %rd82, %rd562, %rd576;
st.shared.u32 [%rd82], %r556;
bar.sync 0;
shl.b64 %rd577, %rd40, 2;
add.s64 %rd83, %rd373, %rd577;
ld.shared.u32 %r671, [%rd83+136];
ld.shared.u32 %r675, [%rd83+648];
ld.shared.u32 %r679, [%rd83+1160];
ld.shared.u32 %r683, [%rd83+1672];
ld.shared.u32 %r687, [%rd83+2184];
ld.shared.u32 %r691, [%rd83+2696];
ld.shared.u32 %r695, [%rd83+3208];
ld.shared.u32 %r699, [%rd83+3720];
ld.shared.u32 %r703, [%rd83+4232];
ld.shared.u32 %r707, [%rd83+4744];
ld.shared.u32 %r711, [%rd83+5256];
ld.shared.u32 %r715, [%rd83+5768];
ld.shared.u32 %r719, [%rd83+6280];
ld.shared.u32 %r723, [%rd83+6792];
ld.shared.u32 %r727, [%rd83+7304];

	bfe.u32 %r670, %r671, %r286, %r287;

	mul.wide.u32 %rd579, %r670, 4;
add.s64 %rd580, %rd373, %rd579;
ld.shared.u32 %r730, [%rd580];

	bfe.u32 %r674, %r675, %r286, %r287;

	mul.wide.u32 %rd581, %r674, 4;
add.s64 %rd582, %rd373, %rd581;
ld.shared.u32 %r731, [%rd582];

	bfe.u32 %r678, %r679, %r286, %r287;

	mul.wide.u32 %rd583, %r678, 4;
add.s64 %rd584, %rd373, %rd583;
ld.shared.u32 %r732, [%rd584];

	bfe.u32 %r682, %r683, %r286, %r287;

	mul.wide.u32 %rd585, %r682, 4;
add.s64 %rd586, %rd373, %rd585;
ld.shared.u32 %r733, [%rd586];

	bfe.u32 %r686, %r687, %r286, %r287;

	mul.wide.u32 %rd587, %r686, 4;
add.s64 %rd588, %rd373, %rd587;
ld.shared.u32 %r734, [%rd588];

	bfe.u32 %r690, %r691, %r286, %r287;

	mul.wide.u32 %rd589, %r690, 4;
add.s64 %rd590, %rd373, %rd589;
ld.shared.u32 %r735, [%rd590];

	bfe.u32 %r694, %r695, %r286, %r287;

	mul.wide.u32 %rd591, %r694, 4;
add.s64 %rd592, %rd373, %rd591;
ld.shared.u32 %r736, [%rd592];

	bfe.u32 %r698, %r699, %r286, %r287;

	mul.wide.u32 %rd593, %r698, 4;
add.s64 %rd594, %rd373, %rd593;
ld.shared.u32 %r737, [%rd594];

	bfe.u32 %r702, %r703, %r286, %r287;

	mul.wide.u32 %rd595, %r702, 4;
add.s64 %rd596, %rd373, %rd595;
ld.shared.u32 %r738, [%rd596];

	bfe.u32 %r706, %r707, %r286, %r287;

	mul.wide.u32 %rd597, %r706, 4;
add.s64 %rd598, %rd373, %rd597;
ld.shared.u32 %r739, [%rd598];

	bfe.u32 %r710, %r711, %r286, %r287;

	mul.wide.u32 %rd599, %r710, 4;
add.s64 %rd600, %rd373, %rd599;
ld.shared.u32 %r740, [%rd600];

	bfe.u32 %r714, %r715, %r286, %r287;

	mul.wide.u32 %rd601, %r714, 4;
add.s64 %rd602, %rd373, %rd601;
ld.shared.u32 %r741, [%rd602];

	bfe.u32 %r718, %r719, %r286, %r287;

	mul.wide.u32 %rd603, %r718, 4;
add.s64 %rd604, %rd373, %rd603;
ld.shared.u32 %r742, [%rd604];

	bfe.u32 %r722, %r723, %r286, %r287;

	mul.wide.u32 %rd605, %r722, 4;
add.s64 %rd606, %rd373, %rd605;
ld.shared.u32 %r743, [%rd606];

	bfe.u32 %r726, %r727, %r286, %r287;

	mul.wide.u32 %rd607, %r726, 4;
add.s64 %rd608, %rd373, %rd607;
ld.shared.u32 %r744, [%rd608];
shr.s32 %r745, %r671, 31;
and.b32 %r746, %r745, -2147483647;
add.s32 %r747, %r746, -1;
xor.b32 %r748, %r747, %r671;
shr.s32 %r749, %r675, 31;
and.b32 %r750, %r749, -2147483647;
add.s32 %r751, %r750, -1;
xor.b32 %r752, %r751, %r675;
shr.s32 %r753, %r679, 31;
and.b32 %r754, %r753, -2147483647;
add.s32 %r755, %r754, -1;
xor.b32 %r756, %r755, %r679;
shr.s32 %r757, %r683, 31;
and.b32 %r758, %r757, -2147483647;
add.s32 %r759, %r758, -1;
xor.b32 %r760, %r759, %r683;
shr.s32 %r761, %r687, 31;
and.b32 %r762, %r761, -2147483647;
add.s32 %r763, %r762, -1;
xor.b32 %r764, %r763, %r687;
shr.s32 %r765, %r691, 31;
and.b32 %r766, %r765, -2147483647;
add.s32 %r767, %r766, -1;
xor.b32 %r768, %r767, %r691;
shr.s32 %r769, %r695, 31;
and.b32 %r770, %r769, -2147483647;
add.s32 %r771, %r770, -1;
xor.b32 %r772, %r771, %r695;
shr.s32 %r773, %r699, 31;
and.b32 %r774, %r773, -2147483647;
add.s32 %r775, %r774, -1;
xor.b32 %r776, %r775, %r699;
shr.s32 %r777, %r703, 31;
and.b32 %r778, %r777, -2147483647;
add.s32 %r779, %r778, -1;
xor.b32 %r780, %r779, %r703;
shr.s32 %r781, %r707, 31;
and.b32 %r782, %r781, -2147483647;
add.s32 %r783, %r782, -1;
xor.b32 %r784, %r783, %r707;
shr.s32 %r785, %r711, 31;
and.b32 %r786, %r785, -2147483647;
add.s32 %r787, %r786, -1;
xor.b32 %r788, %r787, %r711;
shr.s32 %r789, %r715, 31;
and.b32 %r790, %r789, -2147483647;
add.s32 %r791, %r790, -1;
xor.b32 %r792, %r791, %r715;
shr.s32 %r793, %r719, 31;
and.b32 %r794, %r793, -2147483647;
add.s32 %r795, %r794, -1;
xor.b32 %r796, %r795, %r719;
shr.s32 %r797, %r723, 31;
and.b32 %r798, %r797, -2147483647;
add.s32 %r799, %r798, -1;
xor.b32 %r800, %r799, %r723;
shr.s32 %r801, %r727, 31;
and.b32 %r802, %r801, -2147483647;
add.s32 %r803, %r802, -1;
xor.b32 %r804, %r803, %r727;
add.s32 %r805, %r10, %r730;
cvt.s64.s32	%rd84, %r805;
mul.wide.s32 %rd610, %r805, 4;
add.s64 %rd611, %rd2, %rd610;
st.global.u32 [%rd611], %r748;
add.s32 %r806, %r10, 128;
add.s32 %r807, %r806, %r731;
cvt.s64.s32	%rd85, %r807;
mul.wide.s32 %rd612, %r807, 4;
add.s64 %rd613, %rd2, %rd612;
st.global.u32 [%rd613], %r752;
add.s32 %r808, %r806, %r732;
add.s32 %r809, %r808, 128;
cvt.s64.s32	%rd86, %r809;
mul.wide.s32 %rd614, %r809, 4;
add.s64 %rd615, %rd2, %rd614;
st.global.u32 [%rd615], %r756;
add.s32 %r810, %r806, %r733;
add.s32 %r811, %r810, 256;
cvt.s64.s32	%rd87, %r811;
mul.wide.s32 %rd616, %r811, 4;
add.s64 %rd617, %rd2, %rd616;
st.global.u32 [%rd617], %r760;
add.s32 %r812, %r806, %r734;
add.s32 %r813, %r812, 384;
cvt.s64.s32	%rd88, %r813;
mul.wide.s32 %rd618, %r813, 4;
add.s64 %rd619, %rd2, %rd618;
st.global.u32 [%rd619], %r764;
add.s32 %r814, %r806, %r735;
add.s32 %r815, %r814, 512;
cvt.s64.s32	%rd89, %r815;
mul.wide.s32 %rd620, %r815, 4;
add.s64 %rd621, %rd2, %rd620;
st.global.u32 [%rd621], %r768;
add.s32 %r816, %r806, %r736;
add.s32 %r817, %r816, 640;
cvt.s64.s32	%rd90, %r817;
mul.wide.s32 %rd622, %r817, 4;
add.s64 %rd623, %rd2, %rd622;
st.global.u32 [%rd623], %r772;
add.s32 %r818, %r806, %r737;
add.s32 %r819, %r818, 768;
cvt.s64.s32	%rd91, %r819;
mul.wide.s32 %rd624, %r819, 4;
add.s64 %rd625, %rd2, %rd624;
st.global.u32 [%rd625], %r776;
add.s32 %r820, %r806, %r738;
add.s32 %r821, %r820, 896;
cvt.s64.s32	%rd92, %r821;
mul.wide.s32 %rd626, %r821, 4;
add.s64 %rd627, %rd2, %rd626;
st.global.u32 [%rd627], %r780;
add.s32 %r822, %r806, %r739;
add.s32 %r823, %r822, 1024;
cvt.s64.s32	%rd93, %r823;
mul.wide.s32 %rd628, %r823, 4;
add.s64 %rd629, %rd2, %rd628;
st.global.u32 [%rd629], %r784;
add.s32 %r824, %r806, %r740;
add.s32 %r825, %r824, 1152;
cvt.s64.s32	%rd94, %r825;
mul.wide.s32 %rd630, %r825, 4;
add.s64 %rd631, %rd2, %rd630;
st.global.u32 [%rd631], %r788;
add.s32 %r826, %r806, %r741;
add.s32 %r827, %r826, 1280;
cvt.s64.s32	%rd95, %r827;
mul.wide.s32 %rd632, %r827, 4;
add.s64 %rd633, %rd2, %rd632;
st.global.u32 [%rd633], %r792;
add.s32 %r828, %r806, %r742;
add.s32 %r829, %r828, 1408;
cvt.s64.s32	%rd96, %r829;
mul.wide.s32 %rd634, %r829, 4;
add.s64 %rd635, %rd2, %rd634;
st.global.u32 [%rd635], %r796;
add.s32 %r830, %r806, %r743;
add.s32 %r831, %r830, 1536;
cvt.s64.s32	%rd97, %r831;
mul.wide.s32 %rd636, %r831, 4;
add.s64 %rd637, %rd2, %rd636;
st.global.u32 [%rd637], %r800;
add.s32 %r832, %r806, %r744;
add.s32 %r833, %r832, 1664;
cvt.s64.s32	%rd98, %r833;
mul.wide.s32 %rd638, %r833, 4;
add.s64 %rd639, %rd2, %rd638;
st.global.u32 [%rd639], %r804;
bar.sync 0;
add.s64 %rd640, %rd144, %rd393;

	ld.global.nc.u32 %r834, [%rd640];

	add.s64 %rd641, %rd144, %rd396;

	ld.global.nc.u32 %r835, [%rd641];

	add.s64 %rd642, %rd144, %rd399;

	ld.global.nc.u32 %r836, [%rd642];

	add.s64 %rd643, %rd144, %rd402;

	ld.global.nc.u32 %r837, [%rd643];

	add.s64 %rd644, %rd144, %rd405;

	ld.global.nc.u32 %r838, [%rd644];

	add.s64 %rd645, %rd144, %rd408;

	ld.global.nc.u32 %r839, [%rd645];

	add.s64 %rd646, %rd144, %rd411;

	ld.global.nc.u32 %r840, [%rd646];

	add.s64 %rd647, %rd144, %rd414;

	ld.global.nc.u32 %r841, [%rd647];

	add.s64 %rd648, %rd144, %rd417;

	ld.global.nc.u32 %r842, [%rd648];

	add.s64 %rd649, %rd144, %rd420;

	ld.global.nc.u32 %r843, [%rd649];

	add.s64 %rd650, %rd144, %rd423;

	ld.global.nc.u32 %r844, [%rd650];

	add.s64 %rd651, %rd144, %rd426;

	ld.global.nc.u32 %r845, [%rd651];

	add.s64 %rd652, %rd144, %rd429;

	ld.global.nc.u32 %r846, [%rd652];

	add.s64 %rd653, %rd144, %rd432;

	ld.global.nc.u32 %r847, [%rd653];

	add.s64 %rd654, %rd144, %rd435;

	ld.global.nc.u32 %r848, [%rd654];

	bar.sync 0;
st.shared.u32 [%rd68], %r834;
st.shared.u32 [%rd69], %r835;
st.shared.u32 [%rd70], %r836;
st.shared.u32 [%rd71], %r837;
st.shared.u32 [%rd72], %r838;
st.shared.u32 [%rd73], %r839;
st.shared.u32 [%rd74], %r840;
st.shared.u32 [%rd75], %r841;
st.shared.u32 [%rd76], %r842;
st.shared.u32 [%rd77], %r843;
st.shared.u32 [%rd78], %r844;
st.shared.u32 [%rd79], %r845;
st.shared.u32 [%rd80], %r846;
st.shared.u32 [%rd81], %r847;
st.shared.u32 [%rd82], %r848;
bar.sync 0;
ld.shared.f32 %f137, [%rd83+136];
ld.shared.f32 %f138, [%rd83+648];
ld.shared.f32 %f139, [%rd83+1160];
ld.shared.f32 %f140, [%rd83+1672];
ld.shared.f32 %f141, [%rd83+2184];
ld.shared.f32 %f142, [%rd83+2696];
ld.shared.f32 %f143, [%rd83+3208];
ld.shared.f32 %f144, [%rd83+3720];
ld.shared.f32 %f145, [%rd83+4232];
ld.shared.f32 %f146, [%rd83+4744];
ld.shared.f32 %f147, [%rd83+5256];
ld.shared.f32 %f148, [%rd83+5768];
ld.shared.f32 %f149, [%rd83+6280];
ld.shared.f32 %f150, [%rd83+6792];
ld.shared.f32 %f151, [%rd83+7304];
shl.b64 %rd702, %rd84, 2;
add.s64 %rd703, %rd1, %rd702;
st.global.f32 [%rd703], %f137;
shl.b64 %rd704, %rd85, 2;
add.s64 %rd705, %rd1, %rd704;
st.global.f32 [%rd705], %f138;
shl.b64 %rd706, %rd86, 2;
add.s64 %rd707, %rd1, %rd706;
st.global.f32 [%rd707], %f139;
shl.b64 %rd708, %rd87, 2;
add.s64 %rd709, %rd1, %rd708;
st.global.f32 [%rd709], %f140;
shl.b64 %rd710, %rd88, 2;
add.s64 %rd711, %rd1, %rd710;
st.global.f32 [%rd711], %f141;
shl.b64 %rd712, %rd89, 2;
add.s64 %rd713, %rd1, %rd712;
st.global.f32 [%rd713], %f142;
shl.b64 %rd714, %rd90, 2;
add.s64 %rd715, %rd1, %rd714;
st.global.f32 [%rd715], %f143;
shl.b64 %rd716, %rd91, 2;
add.s64 %rd717, %rd1, %rd716;
st.global.f32 [%rd717], %f144;
shl.b64 %rd718, %rd92, 2;
add.s64 %rd719, %rd1, %rd718;
st.global.f32 [%rd719], %f145;
shl.b64 %rd720, %rd93, 2;
add.s64 %rd721, %rd1, %rd720;
st.global.f32 [%rd721], %f146;
shl.b64 %rd722, %rd94, 2;
add.s64 %rd723, %rd1, %rd722;
st.global.f32 [%rd723], %f147;
shl.b64 %rd724, %rd95, 2;
add.s64 %rd725, %rd1, %rd724;
st.global.f32 [%rd725], %f148;
shl.b64 %rd726, %rd96, 2;
add.s64 %rd727, %rd1, %rd726;
st.global.f32 [%rd727], %f149;
shl.b64 %rd728, %rd97, 2;
add.s64 %rd729, %rd1, %rd728;
st.global.f32 [%rd729], %f150;
shl.b64 %rd730, %rd98, 2;
add.s64 %rd731, %rd1, %rd730;
st.global.f32 [%rd731], %f151;
bar.sync 0;
add.s32 %r1378, %r1377, 1920;
setp.le.s32	%p85, %r1378, %r1345;
mov.u32 %r1376, %r1377;
@%p85 bra BB89_137;

BB89_144:
setp.le.s32	%p86, %r1345, %r1376;
@%p86 bra BB89_271;

sub.s32 %r172, %r1345, %r1376;
cvt.s64.s32	%rd99, %r1376;
mad.lo.s32 %r173, %r10, -15, %r172;
mul.lo.s32 %r174, %r10, 15;
mov.u32 %r864, 2147483647;
setp.lt.s32	%p87, %r173, 1;
mov.u32 %r1415, %r864;
@%p87 bra BB89_147;

cvt.s64.s32	%rd733, %r174;
add.s64 %rd734, %rd733, %rd99;
shl.b64 %rd735, %rd734, 2;
add.s64 %rd732, %rd142, %rd735;

	ld.global.nc.u32 %r865, [%rd732];

	mov.u32 %r1415, %r865;

BB89_147:
mov.u32 %r176, %r1415;
setp.lt.s32	%p88, %r173, 2;
mov.u32 %r1414, %r864;
@%p88 bra BB89_149;

add.s32 %r868, %r174, 1;
cvt.s64.s32	%rd737, %r868;
add.s64 %rd738, %rd737, %rd99;
shl.b64 %rd739, %rd738, 2;
add.s64 %rd736, %rd142, %rd739;

	ld.global.nc.u32 %r1414, [%rd736];


BB89_149:
setp.lt.s32	%p89, %r173, 3;
mov.u32 %r1413, %r864;
@%p89 bra BB89_151;

add.s32 %r871, %r174, 2;
cvt.s64.s32	%rd741, %r871;
add.s64 %rd742, %rd741, %rd99;
shl.b64 %rd743, %rd742, 2;
add.s64 %rd740, %rd142, %rd743;

	ld.global.nc.u32 %r1413, [%rd740];


BB89_151:
setp.lt.s32	%p90, %r173, 4;
mov.u32 %r1412, %r864;
@%p90 bra BB89_153;

add.s32 %r874, %r174, 3;
cvt.s64.s32	%rd745, %r874;
add.s64 %rd746, %rd745, %rd99;
shl.b64 %rd747, %rd746, 2;
add.s64 %rd744, %rd142, %rd747;

	ld.global.nc.u32 %r1412, [%rd744];


BB89_153:
setp.lt.s32	%p91, %r173, 5;
mov.u32 %r1411, %r864;
@%p91 bra BB89_155;

add.s32 %r877, %r174, 4;
cvt.s64.s32	%rd749, %r877;
add.s64 %rd750, %rd749, %rd99;
shl.b64 %rd751, %rd750, 2;
add.s64 %rd748, %rd142, %rd751;

	ld.global.nc.u32 %r1411, [%rd748];


BB89_155:
setp.lt.s32	%p92, %r173, 6;
mov.u32 %r1410, %r864;
@%p92 bra BB89_157;

add.s32 %r880, %r174, 5;
cvt.s64.s32	%rd753, %r880;
add.s64 %rd754, %rd753, %rd99;
shl.b64 %rd755, %rd754, 2;
add.s64 %rd752, %rd142, %rd755;

	ld.global.nc.u32 %r1410, [%rd752];


BB89_157:
setp.lt.s32	%p93, %r173, 7;
mov.u32 %r1409, %r864;
@%p93 bra BB89_159;

add.s32 %r883, %r174, 6;
cvt.s64.s32	%rd757, %r883;
add.s64 %rd758, %rd757, %rd99;
shl.b64 %rd759, %rd758, 2;
add.s64 %rd756, %rd142, %rd759;

	ld.global.nc.u32 %r1409, [%rd756];


BB89_159:
setp.lt.s32	%p94, %r173, 8;
mov.u32 %r1408, %r864;
@%p94 bra BB89_161;

add.s32 %r886, %r174, 7;
cvt.s64.s32	%rd761, %r886;
add.s64 %rd762, %rd761, %rd99;
shl.b64 %rd763, %rd762, 2;
add.s64 %rd760, %rd142, %rd763;

	ld.global.nc.u32 %r1408, [%rd760];


BB89_161:
setp.lt.s32	%p95, %r173, 9;
mov.u32 %r1407, %r864;
@%p95 bra BB89_163;

add.s32 %r889, %r174, 8;
cvt.s64.s32	%rd765, %r889;
add.s64 %rd766, %rd765, %rd99;
shl.b64 %rd767, %rd766, 2;
add.s64 %rd764, %rd142, %rd767;

	ld.global.nc.u32 %r1407, [%rd764];


BB89_163:
setp.lt.s32	%p96, %r173, 10;
mov.u32 %r1406, %r864;
@%p96 bra BB89_165;

add.s32 %r892, %r174, 9;
cvt.s64.s32	%rd769, %r892;
add.s64 %rd770, %rd769, %rd99;
shl.b64 %rd771, %rd770, 2;
add.s64 %rd768, %rd142, %rd771;

	ld.global.nc.u32 %r1406, [%rd768];


BB89_165:
setp.lt.s32	%p97, %r173, 11;
mov.u32 %r1405, %r864;
@%p97 bra BB89_167;

add.s32 %r895, %r174, 10;
cvt.s64.s32	%rd773, %r895;
add.s64 %rd774, %rd773, %rd99;
shl.b64 %rd775, %rd774, 2;
add.s64 %rd772, %rd142, %rd775;

	ld.global.nc.u32 %r1405, [%rd772];


BB89_167:
setp.lt.s32	%p98, %r173, 12;
mov.u32 %r1404, %r864;
@%p98 bra BB89_169;

add.s32 %r898, %r174, 11;
cvt.s64.s32	%rd777, %r898;
add.s64 %rd778, %rd777, %rd99;
shl.b64 %rd779, %rd778, 2;
add.s64 %rd776, %rd142, %rd779;

	ld.global.nc.u32 %r1404, [%rd776];


BB89_169:
setp.lt.s32	%p99, %r173, 13;
mov.u32 %r1403, %r864;
@%p99 bra BB89_171;

add.s32 %r901, %r174, 12;
cvt.s64.s32	%rd781, %r901;
add.s64 %rd782, %rd781, %rd99;
shl.b64 %rd783, %rd782, 2;
add.s64 %rd780, %rd142, %rd783;

	ld.global.nc.u32 %r1403, [%rd780];


BB89_171:
setp.lt.s32	%p100, %r173, 14;
mov.u32 %r1402, %r864;
@%p100 bra BB89_173;

add.s32 %r904, %r174, 13;
cvt.s64.s32	%rd785, %r904;
add.s64 %rd786, %rd785, %rd99;
shl.b64 %rd787, %rd786, 2;
add.s64 %rd784, %rd142, %rd787;

	ld.global.nc.u32 %r1402, [%rd784];


BB89_173:
setp.lt.s32	%p101, %r173, 15;
mov.u32 %r1401, %r864;
@%p101 bra BB89_175;

add.s32 %r907, %r174, 14;
cvt.s64.s32	%rd789, %r907;
add.s64 %rd790, %rd789, %rd99;
shl.b64 %rd791, %rd790, 2;
add.s64 %rd788, %rd142, %rd791;

	ld.global.nc.u32 %r1401, [%rd788];


BB89_175:
bar.sync 0;
shr.s32 %r968, %r176, 31;
or.b32 %r969, %r968, -2147483648;
xor.b32 %r909, %r969, %r176;
shr.s32 %r970, %r1414, 31;
or.b32 %r971, %r970, -2147483648;
xor.b32 %r913, %r971, %r1414;
shr.s32 %r972, %r1413, 31;
or.b32 %r973, %r972, -2147483648;
xor.b32 %r917, %r973, %r1413;
shr.s32 %r974, %r1412, 31;
or.b32 %r975, %r974, -2147483648;
xor.b32 %r921, %r975, %r1412;
shr.s32 %r976, %r1411, 31;
or.b32 %r977, %r976, -2147483648;
xor.b32 %r925, %r977, %r1411;
shr.s32 %r978, %r1410, 31;
or.b32 %r979, %r978, -2147483648;
xor.b32 %r929, %r979, %r1410;
shr.s32 %r980, %r1409, 31;
or.b32 %r981, %r980, -2147483648;
xor.b32 %r933, %r981, %r1409;
shr.s32 %r982, %r1408, 31;
or.b32 %r983, %r982, -2147483648;
xor.b32 %r937, %r983, %r1408;
shr.s32 %r984, %r1407, 31;
or.b32 %r985, %r984, -2147483648;
xor.b32 %r941, %r985, %r1407;
shr.s32 %r986, %r1406, 31;
or.b32 %r987, %r986, -2147483648;
xor.b32 %r945, %r987, %r1406;
shr.s32 %r988, %r1405, 31;
or.b32 %r989, %r988, -2147483648;
xor.b32 %r949, %r989, %r1405;
shr.s32 %r990, %r1404, 31;
or.b32 %r991, %r990, -2147483648;
xor.b32 %r953, %r991, %r1404;
shr.s32 %r992, %r1403, 31;
or.b32 %r993, %r992, -2147483648;
xor.b32 %r957, %r993, %r1403;
shr.s32 %r994, %r1402, 31;
or.b32 %r995, %r994, -2147483648;
xor.b32 %r961, %r995, %r1402;
shr.s32 %r996, %r1401, 31;
or.b32 %r997, %r996, -2147483648;
xor.b32 %r965, %r997, %r1401;
cvt.s64.s32	%rd100, %r10;
mul.wide.s32 %rd792, %r10, 8;
mov.u64 %rd793, _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage;
add.s64 %rd794, %rd793, 184;
add.s64 %rd795, %rd794, %rd792;
mov.u64 %rd796, 0;
st.shared.u64 [%rd795], %rd796;
st.shared.u64 [%rd795+1024], %rd796;
st.shared.u64 [%rd795+2048], %rd796;
st.shared.u64 [%rd795+3072], %rd796;
st.shared.u64 [%rd795+4096], %rd796;
st.shared.u64 [%rd795+5120], %rd796;
st.shared.u64 [%rd795+6144], %rd796;
st.shared.u64 [%rd795+7168], %rd796;
st.shared.u64 [%rd795+8192], %rd796;

	bfe.u32 %r908, %r909, %r286, %r287;

	shr.u32 %r998, %r908, 3;
and.b32 %r999, %r908, 7;
mul.wide.u32 %rd797, %r999, 1024;
add.s64 %rd798, %rd794, %rd797;
add.s64 %rd799, %rd798, %rd792;
mul.wide.u32 %rd800, %r998, 2;
add.s64 %rd101, %rd799, %rd800;
ld.shared.u16 %r220, [%rd101];
add.s32 %r1000, %r220, 1;
st.shared.u16 [%rd101], %r1000;

	bfe.u32 %r912, %r913, %r286, %r287;

	and.b32 %r1001, %r912, 7;
shr.u32 %r1002, %r912, 3;
mul.wide.u32 %rd801, %r1001, 1024;
add.s64 %rd802, %rd794, %rd801;
add.s64 %rd803, %rd802, %rd792;
mul.wide.u32 %rd804, %r1002, 2;
add.s64 %rd102, %rd803, %rd804;
ld.shared.u16 %r221, [%rd102];
add.s32 %r1003, %r221, 1;
st.shared.u16 [%rd102], %r1003;

	bfe.u32 %r916, %r917, %r286, %r287;

	shr.u32 %r1004, %r916, 3;
and.b32 %r1005, %r916, 7;
mul.wide.u32 %rd805, %r1005, 1024;
add.s64 %rd806, %rd794, %rd805;
add.s64 %rd807, %rd806, %rd792;
mul.wide.u32 %rd808, %r1004, 2;
add.s64 %rd103, %rd807, %rd808;
ld.shared.u16 %r222, [%rd103];
add.s32 %r1006, %r222, 1;
st.shared.u16 [%rd103], %r1006;

	bfe.u32 %r920, %r921, %r286, %r287;

	shr.u32 %r1007, %r920, 3;
and.b32 %r1008, %r920, 7;
mul.wide.u32 %rd809, %r1008, 1024;
add.s64 %rd810, %rd794, %rd809;
add.s64 %rd811, %rd810, %rd792;
mul.wide.u32 %rd812, %r1007, 2;
add.s64 %rd104, %rd811, %rd812;
ld.shared.u16 %r223, [%rd104];
add.s32 %r1009, %r223, 1;
st.shared.u16 [%rd104], %r1009;

	bfe.u32 %r924, %r925, %r286, %r287;

	shr.u32 %r1010, %r924, 3;
and.b32 %r1011, %r924, 7;
mul.wide.u32 %rd813, %r1011, 1024;
add.s64 %rd814, %rd794, %rd813;
add.s64 %rd815, %rd814, %rd792;
mul.wide.u32 %rd816, %r1010, 2;
add.s64 %rd105, %rd815, %rd816;
ld.shared.u16 %r224, [%rd105];
add.s32 %r1012, %r224, 1;
st.shared.u16 [%rd105], %r1012;

	bfe.u32 %r928, %r929, %r286, %r287;

	shr.u32 %r1013, %r928, 3;
and.b32 %r1014, %r928, 7;
mul.wide.u32 %rd817, %r1014, 1024;
add.s64 %rd818, %rd794, %rd817;
add.s64 %rd819, %rd818, %rd792;
mul.wide.u32 %rd820, %r1013, 2;
add.s64 %rd106, %rd819, %rd820;
ld.shared.u16 %r225, [%rd106];
add.s32 %r1015, %r225, 1;
st.shared.u16 [%rd106], %r1015;

	bfe.u32 %r932, %r933, %r286, %r287;

	shr.u32 %r1016, %r932, 3;
and.b32 %r1017, %r932, 7;
mul.wide.u32 %rd821, %r1017, 1024;
add.s64 %rd822, %rd794, %rd821;
add.s64 %rd823, %rd822, %rd792;
mul.wide.u32 %rd824, %r1016, 2;
add.s64 %rd107, %rd823, %rd824;
ld.shared.u16 %r226, [%rd107];
add.s32 %r1018, %r226, 1;
st.shared.u16 [%rd107], %r1018;

	bfe.u32 %r936, %r937, %r286, %r287;

	shr.u32 %r1019, %r936, 3;
and.b32 %r1020, %r936, 7;
mul.wide.u32 %rd825, %r1020, 1024;
add.s64 %rd826, %rd794, %rd825;
add.s64 %rd827, %rd826, %rd792;
mul.wide.u32 %rd828, %r1019, 2;
add.s64 %rd108, %rd827, %rd828;
ld.shared.u16 %r227, [%rd108];
add.s32 %r1021, %r227, 1;
st.shared.u16 [%rd108], %r1021;

	bfe.u32 %r940, %r941, %r286, %r287;

	shr.u32 %r1022, %r940, 3;
and.b32 %r1023, %r940, 7;
mul.wide.u32 %rd829, %r1023, 1024;
add.s64 %rd830, %rd794, %rd829;
add.s64 %rd831, %rd830, %rd792;
mul.wide.u32 %rd832, %r1022, 2;
add.s64 %rd109, %rd831, %rd832;
ld.shared.u16 %r228, [%rd109];
add.s32 %r1024, %r228, 1;
st.shared.u16 [%rd109], %r1024;

	bfe.u32 %r944, %r945, %r286, %r287;

	shr.u32 %r1025, %r944, 3;
and.b32 %r1026, %r944, 7;
mul.wide.u32 %rd833, %r1026, 1024;
add.s64 %rd834, %rd794, %rd833;
add.s64 %rd835, %rd834, %rd792;
mul.wide.u32 %rd836, %r1025, 2;
add.s64 %rd110, %rd835, %rd836;
ld.shared.u16 %r229, [%rd110];
add.s32 %r1027, %r229, 1;
st.shared.u16 [%rd110], %r1027;

	bfe.u32 %r948, %r949, %r286, %r287;

	shr.u32 %r1028, %r948, 3;
and.b32 %r1029, %r948, 7;
mul.wide.u32 %rd837, %r1029, 1024;
add.s64 %rd838, %rd794, %rd837;
add.s64 %rd839, %rd838, %rd792;
mul.wide.u32 %rd840, %r1028, 2;
add.s64 %rd111, %rd839, %rd840;
ld.shared.u16 %r230, [%rd111];
add.s32 %r1030, %r230, 1;
st.shared.u16 [%rd111], %r1030;

	bfe.u32 %r952, %r953, %r286, %r287;

	shr.u32 %r1031, %r952, 3;
and.b32 %r1032, %r952, 7;
mul.wide.u32 %rd841, %r1032, 1024;
add.s64 %rd842, %rd794, %rd841;
add.s64 %rd843, %rd842, %rd792;
mul.wide.u32 %rd844, %r1031, 2;
add.s64 %rd112, %rd843, %rd844;
ld.shared.u16 %r231, [%rd112];
add.s32 %r1033, %r231, 1;
st.shared.u16 [%rd112], %r1033;

	bfe.u32 %r956, %r957, %r286, %r287;

	shr.u32 %r1034, %r956, 3;
and.b32 %r1035, %r956, 7;
mul.wide.u32 %rd845, %r1035, 1024;
add.s64 %rd846, %rd794, %rd845;
add.s64 %rd847, %rd846, %rd792;
mul.wide.u32 %rd848, %r1034, 2;
add.s64 %rd113, %rd847, %rd848;
ld.shared.u16 %r232, [%rd113];
add.s32 %r1036, %r232, 1;
st.shared.u16 [%rd113], %r1036;

	bfe.u32 %r960, %r961, %r286, %r287;

	shr.u32 %r1037, %r960, 3;
and.b32 %r1038, %r960, 7;
mul.wide.u32 %rd849, %r1038, 1024;
add.s64 %rd850, %rd794, %rd849;
add.s64 %rd851, %rd850, %rd792;
mul.wide.u32 %rd852, %r1037, 2;
add.s64 %rd114, %rd851, %rd852;
ld.shared.u16 %r233, [%rd114];
add.s32 %r1039, %r233, 1;
st.shared.u16 [%rd114], %r1039;

	bfe.u32 %r964, %r965, %r286, %r287;

	shr.u32 %r1040, %r964, 3;
and.b32 %r1041, %r964, 7;
mul.wide.u32 %rd853, %r1041, 1024;
add.s64 %rd854, %rd794, %rd853;
add.s64 %rd855, %rd854, %rd792;
mul.wide.u32 %rd856, %r1040, 2;
add.s64 %rd115, %rd855, %rd856;
ld.shared.u16 %r234, [%rd115];
add.s32 %r1042, %r234, 1;
st.shared.u16 [%rd115], %r1042;
bar.sync 0;
mul.lo.s64 %rd867, %rd100, 72;
add.s64 %rd869, %rd793, %rd867;
ld.shared.u64 %rd116, [%rd869+192];
ld.shared.u64 %rd117, [%rd869+184];
add.s64 %rd870, %rd116, %rd117;
ld.shared.u64 %rd118, [%rd869+200];
add.s64 %rd871, %rd870, %rd118;
ld.shared.u64 %rd119, [%rd869+208];
add.s64 %rd872, %rd871, %rd119;
ld.shared.u64 %rd120, [%rd869+216];
add.s64 %rd873, %rd872, %rd120;
ld.shared.u64 %rd121, [%rd869+224];
add.s64 %rd874, %rd873, %rd121;
ld.shared.u64 %rd122, [%rd869+232];
add.s64 %rd875, %rd874, %rd122;
ld.shared.u64 %rd123, [%rd869+240];
add.s64 %rd876, %rd875, %rd123;
ld.shared.u64 %rd877, [%rd869+248];
add.s64 %rd858, %rd876, %rd877;

	mov.u32 %r1043, %laneid;

	mov.u32 %r1044, 1;
mov.u32 %r1053, 0;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd858; shfl.up.b32 lo|p, lo, %r1044, %r1053; shfl.up.b32 hi|p, hi, %r1044, %r1053; mov.b64 %rd857, {lo, hi}; @p add.u64 %rd857, %rd857, %rd858;}

	mov.u32 %r1046, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd857; shfl.up.b32 lo|p, lo, %r1046, %r1053; shfl.up.b32 hi|p, hi, %r1046, %r1053; mov.b64 %rd859, {lo, hi}; @p add.u64 %rd859, %rd859, %rd857;}

	mov.u32 %r1048, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd859; shfl.up.b32 lo|p, lo, %r1048, %r1053; shfl.up.b32 hi|p, hi, %r1048, %r1053; mov.b64 %rd861, {lo, hi}; @p add.u64 %rd861, %rd861, %rd859;}

	mov.u32 %r1050, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd861; shfl.up.b32 lo|p, lo, %r1050, %r1053; shfl.up.b32 hi|p, hi, %r1050, %r1053; mov.b64 %rd863, {lo, hi}; @p add.u64 %rd863, %rd863, %rd861;}

	mov.u32 %r1052, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd863; shfl.up.b32 lo|p, lo, %r1052, %r1053; shfl.up.b32 hi|p, hi, %r1052, %r1053; mov.b64 %rd865, {lo, hi}; @p add.u64 %rd865, %rd865, %rd863;}

	setp.ne.s32	%p102, %r1043, 31;
@%p102 bra BB89_177;

shr.s32 %r1055, %r10, 31;
shr.u32 %r1056, %r1055, 27;
add.s32 %r1057, %r10, %r1056;
shr.s32 %r1058, %r1057, 5;
mul.wide.s32 %rd878, %r1058, 8;
add.s64 %rd880, %rd793, %rd878;
st.shared.u64 [%rd880+144], %rd865;

BB89_177:
sub.s64 %rd126, %rd865, %rd858;
bar.sync 0;
and.b32 %r1059, %r10, -32;
setp.eq.s32	%p103, %r1059, 32;
ld.shared.u64 %rd882, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+144];
selp.b64	%rd883, %rd882, 0, %p103;
add.s64 %rd884, %rd126, %rd883;
ld.shared.u64 %rd885, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+152];
add.s64 %rd886, %rd885, %rd882;
setp.eq.s32	%p104, %r1059, 64;
selp.b64	%rd887, %rd886, 0, %p104;
add.s64 %rd888, %rd884, %rd887;
ld.shared.u64 %rd889, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+160];
add.s64 %rd890, %rd886, %rd889;
setp.eq.s32	%p105, %r1059, 96;
selp.b64	%rd891, %rd890, 0, %p105;
add.s64 %rd892, %rd888, %rd891;
ld.shared.u64 %rd893, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+168];
add.s64 %rd894, %rd890, %rd893;
shl.b64 %rd895, %rd894, 16;
add.s64 %rd896, %rd895, %rd892;
shl.b64 %rd897, %rd894, 32;
add.s64 %rd898, %rd897, %rd896;
shl.b64 %rd899, %rd894, 48;
add.s64 %rd900, %rd899, %rd898;
add.s64 %rd901, %rd117, %rd900;
add.s64 %rd902, %rd901, %rd116;
add.s64 %rd903, %rd902, %rd118;
add.s64 %rd904, %rd903, %rd119;
add.s64 %rd905, %rd904, %rd120;
add.s64 %rd906, %rd905, %rd121;
add.s64 %rd907, %rd906, %rd122;
add.s64 %rd908, %rd907, %rd123;
mul.wide.s32 %rd909, %r10, 72;
add.s64 %rd910, %rd793, %rd909;
st.shared.u64 [%rd910+184], %rd900;
st.shared.u64 [%rd910+192], %rd901;
st.shared.u64 [%rd910+200], %rd902;
st.shared.u64 [%rd910+208], %rd903;
st.shared.u64 [%rd910+216], %rd904;
st.shared.u64 [%rd910+224], %rd905;
st.shared.u64 [%rd910+232], %rd906;
st.shared.u64 [%rd910+240], %rd907;
st.shared.u64 [%rd910+248], %rd908;
bar.sync 0;
ld.shared.u16 %r1061, [%rd101];
add.s32 %r236, %r1061, %r220;
ld.shared.u16 %r1062, [%rd102];
add.s32 %r237, %r1062, %r221;
ld.shared.u16 %r1063, [%rd103];
add.s32 %r238, %r1063, %r222;
ld.shared.u16 %r1064, [%rd104];
add.s32 %r239, %r1064, %r223;
ld.shared.u16 %r1065, [%rd105];
add.s32 %r240, %r1065, %r224;
ld.shared.u16 %r1066, [%rd106];
add.s32 %r241, %r1066, %r225;
ld.shared.u16 %r1067, [%rd107];
add.s32 %r242, %r1067, %r226;
ld.shared.u16 %r1068, [%rd108];
add.s32 %r243, %r1068, %r227;
ld.shared.u16 %r1069, [%rd109];
add.s32 %r244, %r1069, %r228;
ld.shared.u16 %r1070, [%rd110];
add.s32 %r245, %r1070, %r229;
ld.shared.u16 %r1071, [%rd111];
add.s32 %r246, %r1071, %r230;
ld.shared.u16 %r1072, [%rd112];
add.s32 %r247, %r1072, %r231;
ld.shared.u16 %r1073, [%rd113];
add.s32 %r248, %r1073, %r232;
ld.shared.u16 %r1074, [%rd114];
add.s32 %r249, %r1074, %r233;
ld.shared.u16 %r1075, [%rd115];
add.s32 %r250, %r1075, %r234;
setp.gt.s32	%p106, %r10, 31;
@%p106 bra BB89_179;

and.b32 %r1077, %r10, 7;
shr.s32 %r1078, %r10, 3;
add.s32 %r1079, %r1077, 1;
mul.wide.u32 %rd911, %r1079, 1024;
add.s64 %rd913, %rd793, %rd911;
mul.wide.s32 %rd914, %r1078, 2;
add.s64 %rd915, %rd913, %rd914;
ld.shared.u16 %r1416, [%rd915+184];

BB89_179:
@%p9 bra BB89_181;

mov.u32 %r1344, 0;
mov.u32 %r1343, 1;

	shfl.up.b32 %r1081, %r1416, %r1343, %r1344;

	setp.eq.s32	%p108, %r10, 0;
selp.b32	%r1086, 0, %r1081, %p108;
sub.s32 %r1087, %r1386, %r1086;
mul.wide.u32 %rd916, %r10, 4;
add.s64 %rd918, %rd793, %rd916;
st.shared.u32 [%rd918], %r1087;

BB89_181:
bar.sync 0;
mul.wide.u32 %rd919, %r236, 4;
add.s64 %rd921, %rd793, 136;
add.s64 %rd127, %rd921, %rd919;
st.shared.u32 [%rd127], %r909;
mul.wide.u32 %rd922, %r237, 4;
add.s64 %rd128, %rd921, %rd922;
st.shared.u32 [%rd128], %r913;
mul.wide.u32 %rd923, %r238, 4;
add.s64 %rd129, %rd921, %rd923;
st.shared.u32 [%rd129], %r917;
mul.wide.u32 %rd924, %r239, 4;
add.s64 %rd130, %rd921, %rd924;
st.shared.u32 [%rd130], %r921;
mul.wide.u32 %rd925, %r240, 4;
add.s64 %rd131, %rd921, %rd925;
st.shared.u32 [%rd131], %r925;
mul.wide.u32 %rd926, %r241, 4;
add.s64 %rd132, %rd921, %rd926;
st.shared.u32 [%rd132], %r929;
mul.wide.u32 %rd927, %r242, 4;
add.s64 %rd133, %rd921, %rd927;
st.shared.u32 [%rd133], %r933;
mul.wide.u32 %rd928, %r243, 4;
add.s64 %rd134, %rd921, %rd928;
st.shared.u32 [%rd134], %r937;
mul.wide.u32 %rd929, %r244, 4;
add.s64 %rd135, %rd921, %rd929;
st.shared.u32 [%rd135], %r941;
mul.wide.u32 %rd930, %r245, 4;
add.s64 %rd136, %rd921, %rd930;
st.shared.u32 [%rd136], %r945;
mul.wide.u32 %rd931, %r246, 4;
add.s64 %rd137, %rd921, %rd931;
st.shared.u32 [%rd137], %r949;
mul.wide.u32 %rd932, %r247, 4;
add.s64 %rd138, %rd921, %rd932;
st.shared.u32 [%rd138], %r953;
mul.wide.u32 %rd933, %r248, 4;
add.s64 %rd139, %rd921, %rd933;
st.shared.u32 [%rd139], %r957;
mul.wide.u32 %rd934, %r249, 4;
add.s64 %rd140, %rd921, %rd934;
st.shared.u32 [%rd140], %r961;
mul.wide.u32 %rd935, %r250, 4;
add.s64 %rd141, %rd921, %rd935;
st.shared.u32 [%rd141], %r965;
bar.sync 0;
ld.param.u32 %r1341, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7];
ld.param.u32 %r1340, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE18PtxDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6];
mul.wide.s32 %rd936, %r10, 4;
add.s64 %rd938, %rd793, %rd936;
ld.shared.u32 %r253, [%rd938+136];
add.s32 %r254, %r10, 128;
ld.shared.u32 %r255, [%rd938+648];
ld.shared.u32 %r256, [%rd938+1160];
ld.shared.u32 %r257, [%rd938+1672];
ld.shared.u32 %r258, [%rd938+2184];
ld.shared.u32 %r259, [%rd938+2696];
ld.shared.u32 %r260, [%rd938+3208];
ld.shared.u32 %r261, [%rd938+3720];
ld.shared.u32 %r262, [%rd938+4232];
ld.shared.u32 %r263, [%rd938+4744];
ld.shared.u32 %r264, [%rd938+5256];
ld.shared.u32 %r265, [%rd938+5768];
ld.shared.u32 %r266, [%rd938+6280];
ld.shared.u32 %r267, [%rd938+6792];
ld.shared.u32 %r268, [%rd938+7304];

	bfe.u32 %r1088, %r253, %r1340, %r1341;

	mul.wide.u32 %rd939, %r1088, 4;
add.s64 %rd940, %rd793, %rd939;
ld.shared.u32 %r269, [%rd940];

	bfe.u32 %r1092, %r255, %r1340, %r1341;

	mul.wide.u32 %rd941, %r1092, 4;
add.s64 %rd942, %rd793, %rd941;
ld.shared.u32 %r270, [%rd942];

	bfe.u32 %r1096, %r256, %r1340, %r1341;

	mul.wide.u32 %rd943, %r1096, 4;
add.s64 %rd944, %rd793, %rd943;
ld.shared.u32 %r271, [%rd944];

	bfe.u32 %r1100, %r257, %r1340, %r1341;

	mul.wide.u32 %rd945, %r1100, 4;
add.s64 %rd946, %rd793, %rd945;
ld.shared.u32 %r272, [%rd946];

	bfe.u32 %r1104, %r258, %r1340, %r1341;

	mul.wide.u32 %rd947, %r1104, 4;
add.s64 %rd948, %rd793, %rd947;
ld.shared.u32 %r273, [%rd948];

	bfe.u32 %r1108, %r259, %r1340, %r1341;

	mul.wide.u32 %rd949, %r1108, 4;
add.s64 %rd950, %rd793, %rd949;
ld.shared.u32 %r274, [%rd950];

	bfe.u32 %r1112, %r260, %r1340, %r1341;

	mul.wide.u32 %rd951, %r1112, 4;
add.s64 %rd952, %rd793, %rd951;
ld.shared.u32 %r275, [%rd952];

	bfe.u32 %r1116, %r261, %r1340, %r1341;

	mul.wide.u32 %rd953, %r1116, 4;
add.s64 %rd954, %rd793, %rd953;
ld.shared.u32 %r276, [%rd954];

	bfe.u32 %r1120, %r262, %r1340, %r1341;

	mul.wide.u32 %rd955, %r1120, 4;
add.s64 %rd956, %rd793, %rd955;
ld.shared.u32 %r277, [%rd956];

	bfe.u32 %r1124, %r263, %r1340, %r1341;

	mul.wide.u32 %rd957, %r1124, 4;
add.s64 %rd958, %rd793, %rd957;
ld.shared.u32 %r278, [%rd958];

	bfe.u32 %r1128, %r264, %r1340, %r1341;

	mul.wide.u32 %rd959, %r1128, 4;
add.s64 %rd960, %rd793, %rd959;
ld.shared.u32 %r279, [%rd960];

	bfe.u32 %r1132, %r265, %r1340, %r1341;

	mul.wide.u32 %rd961, %r1132, 4;
add.s64 %rd962, %rd793, %rd961;
ld.shared.u32 %r280, [%rd962];

	bfe.u32 %r1136, %r266, %r1340, %r1341;

	mul.wide.u32 %rd963, %r1136, 4;
add.s64 %rd964, %rd793, %rd963;
ld.shared.u32 %r281, [%rd964];

	bfe.u32 %r1140, %r267, %r1340, %r1341;

	mul.wide.u32 %rd965, %r1140, 4;
add.s64 %rd966, %rd793, %rd965;
ld.shared.u32 %r282, [%rd966];

	bfe.u32 %r1144, %r268, %r1340, %r1341;

	mul.wide.u32 %rd967, %r1144, 4;
add.s64 %rd968, %rd793, %rd967;
ld.shared.u32 %r283, [%rd968];
setp.ge.s32	%p109, %r10, %r172;
@%p109 bra BB89_183;

shr.s32 %r1149, %r253, 31;
and.b32 %r1150, %r1149, -2147483647;
add.s32 %r1151, %r1150, -1;
xor.b32 %r1152, %r1151, %r253;
add.s32 %r1154, %r10, %r269;
mul.wide.s32 %rd970, %r1154, 4;
add.s64 %rd971, %rd2, %rd970;
st.global.u32 [%rd971], %r1152;

BB89_183:
setp.ge.s32	%p110, %r254, %r172;
@%p110 bra BB89_185;

shr.s32 %r1155, %r255, 31;
and.b32 %r1156, %r1155, -2147483647;
add.s32 %r1157, %r1156, -1;
xor.b32 %r1158, %r1157, %r255;
add.s32 %r1159, %r254, %r270;
mul.wide.s32 %rd973, %r1159, 4;
add.s64 %rd974, %rd2, %rd973;
st.global.u32 [%rd974], %r1158;

BB89_185:
add.s32 %r1160, %r254, 128;
setp.ge.s32	%p111, %r1160, %r172;
@%p111 bra BB89_187;

shr.s32 %r1161, %r256, 31;
and.b32 %r1162, %r1161, -2147483647;
add.s32 %r1163, %r1162, -1;
xor.b32 %r1164, %r1163, %r256;
add.s32 %r1165, %r254, %r271;
add.s32 %r1166, %r1165, 128;
mul.wide.s32 %rd976, %r1166, 4;
add.s64 %rd977, %rd2, %rd976;
st.global.u32 [%rd977], %r1164;

BB89_187:
add.s32 %r1167, %r254, 256;
setp.ge.s32	%p112, %r1167, %r172;
@%p112 bra BB89_189;

shr.s32 %r1168, %r257, 31;
and.b32 %r1169, %r1168, -2147483647;
add.s32 %r1170, %r1169, -1;
xor.b32 %r1171, %r1170, %r257;
add.s32 %r1172, %r254, %r272;
add.s32 %r1173, %r1172, 256;
mul.wide.s32 %rd979, %r1173, 4;
add.s64 %rd980, %rd2, %rd979;
st.global.u32 [%rd980], %r1171;

BB89_189:
add.s32 %r1174, %r254, 384;
setp.ge.s32	%p113, %r1174, %r172;
@%p113 bra BB89_191;

shr.s32 %r1175, %r258, 31;
and.b32 %r1176, %r1175, -2147483647;
add.s32 %r1177, %r1176, -1;
xor.b32 %r1178, %r1177, %r258;
add.s32 %r1179, %r254, %r273;
add.s32 %r1180, %r1179, 384;
mul.wide.s32 %rd982, %r1180, 4;
add.s64 %rd983, %rd2, %rd982;
st.global.u32 [%rd983], %r1178;

BB89_191:
add.s32 %r1181, %r254, 512;
setp.ge.s32	%p114, %r1181, %r172;
@%p114 bra BB89_193;

shr.s32 %r1182, %r259, 31;
and.b32 %r1183, %r1182, -2147483647;
add.s32 %r1184, %r1183, -1;
xor.b32 %r1185, %r1184, %r259;
add.s32 %r1186, %r254, %r274;
add.s32 %r1187, %r1186, 512;
mul.wide.s32 %rd985, %r1187, 4;
add.s64 %rd986, %rd2, %rd985;
st.global.u32 [%rd986], %r1185;

BB89_193:
add.s32 %r1188, %r254, 640;
setp.ge.s32	%p115, %r1188, %r172;
@%p115 bra BB89_195;

shr.s32 %r1189, %r260, 31;
and.b32 %r1190, %r1189, -2147483647;
add.s32 %r1191, %r1190, -1;
xor.b32 %r1192, %r1191, %r260;
add.s32 %r1193, %r254, %r275;
add.s32 %r1194, %r1193, 640;
mul.wide.s32 %rd988, %r1194, 4;
add.s64 %rd989, %rd2, %rd988;
st.global.u32 [%rd989], %r1192;

BB89_195:
add.s32 %r1195, %r254, 768;
setp.ge.s32	%p116, %r1195, %r172;
@%p116 bra BB89_197;

shr.s32 %r1196, %r261, 31;
and.b32 %r1197, %r1196, -2147483647;
add.s32 %r1198, %r1197, -1;
xor.b32 %r1199, %r1198, %r261;
add.s32 %r1200, %r254, %r276;
add.s32 %r1201, %r1200, 768;
mul.wide.s32 %rd991, %r1201, 4;
add.s64 %rd992, %rd2, %rd991;
st.global.u32 [%rd992], %r1199;

BB89_197:
add.s32 %r1202, %r254, 896;
setp.ge.s32	%p117, %r1202, %r172;
@%p117 bra BB89_199;

shr.s32 %r1203, %r262, 31;
and.b32 %r1204, %r1203, -2147483647;
add.s32 %r1205, %r1204, -1;
xor.b32 %r1206, %r1205, %r262;
add.s32 %r1207, %r254, %r277;
add.s32 %r1208, %r1207, 896;
mul.wide.s32 %rd994, %r1208, 4;
add.s64 %rd995, %rd2, %rd994;
st.global.u32 [%rd995], %r1206;

BB89_199:
add.s32 %r1209, %r254, 1024;
setp.ge.s32	%p118, %r1209, %r172;
@%p118 bra BB89_201;

shr.s32 %r1210, %r263, 31;
and.b32 %r1211, %r1210, -2147483647;
add.s32 %r1212, %r1211, -1;
xor.b32 %r1213, %r1212, %r263;
add.s32 %r1214, %r254, %r278;
add.s32 %r1215, %r1214, 1024;
mul.wide.s32 %rd997, %r1215, 4;
add.s64 %rd998, %rd2, %rd997;
st.global.u32 [%rd998], %r1213;

BB89_201:
add.s32 %r1216, %r254, 1152;
setp.ge.s32	%p119, %r1216, %r172;
@%p119 bra BB89_203;

shr.s32 %r1217, %r264, 31;
and.b32 %r1218, %r1217, -2147483647;
add.s32 %r1219, %r1218, -1;
xor.b32 %r1220, %r1219, %r264;
add.s32 %r1221, %r254, %r279;
add.s32 %r1222, %r1221, 1152;
mul.wide.s32 %rd1000, %r1222, 4;
add.s64 %rd1001, %rd2, %rd1000;
st.global.u32 [%rd1001], %r1220;

BB89_203:
add.s32 %r1223, %r254, 1280;
setp.ge.s32	%p120, %r1223, %r172;
@%p120 bra BB89_205;

shr.s32 %r1224, %r265, 31;
and.b32 %r1225, %r1224, -2147483647;
add.s32 %r1226, %r1225, -1;
xor.b32 %r1227, %r1226, %r265;
add.s32 %r1228, %r254, %r280;
add.s32 %r1229, %r1228, 1280;
mul.wide.s32 %rd1003, %r1229, 4;
add.s64 %rd1004, %rd2, %rd1003;
st.global.u32 [%rd1004], %r1227;

BB89_205:
add.s32 %r1230, %r254, 1408;
setp.ge.s32	%p121, %r1230, %r172;
@%p121 bra BB89_207;

shr.s32 %r1231, %r266, 31;
and.b32 %r1232, %r1231, -2147483647;
add.s32 %r1233, %r1232, -1;
xor.b32 %r1234, %r1233, %r266;
add.s32 %r1235, %r254, %r281;
add.s32 %r1236, %r1235, 1408;
mul.wide.s32 %rd1006, %r1236, 4;
add.s64 %rd1007, %rd2, %rd1006;
st.global.u32 [%rd1007], %r1234;

BB89_207:
add.s32 %r1237, %r254, 1536;
setp.ge.s32	%p122, %r1237, %r172;
@%p122 bra BB89_209;

shr.s32 %r1238, %r267, 31;
and.b32 %r1239, %r1238, -2147483647;
add.s32 %r1240, %r1239, -1;
xor.b32 %r1241, %r1240, %r267;
add.s32 %r1242, %r254, %r282;
add.s32 %r1243, %r1242, 1536;
mul.wide.s32 %rd1009, %r1243, 4;
add.s64 %rd1010, %rd2, %rd1009;
st.global.u32 [%rd1010], %r1241;

BB89_209:
add.s32 %r1244, %r254, 1664;
setp.ge.s32	%p123, %r1244, %r172;
@%p123 bra BB89_211;

shr.s32 %r1245, %r268, 31;
and.b32 %r1246, %r1245, -2147483647;
add.s32 %r1247, %r1246, -1;
xor.b32 %r1248, %r1247, %r268;
add.s32 %r1249, %r254, %r283;
add.s32 %r1250, %r1249, 1664;
mul.wide.s32 %rd1012, %r1250, 4;
add.s64 %rd1013, %rd2, %rd1012;
st.global.u32 [%rd1013], %r1248;

BB89_211:
setp.gt.s32	%p5, %r173, 0;
bar.sync 0;
@!%p5 bra BB89_213;
bra.uni BB89_212;

BB89_212:
mul.lo.s32 %r1342, %r10, 15;
cvt.s64.s32	%rd1015, %r1342;
add.s64 %rd1016, %rd1015, %rd99;
shl.b64 %rd1017, %rd1016, 2;
add.s64 %rd1014, %rd144, %rd1017;

	ld.global.nc.u32 %r1251, [%rd1014];

	mov.b32 %f137, %r1251;

BB89_213:
@%p88 bra BB89_215;

mad.lo.s32 %r1256, %r10, 15, 1;
cvt.s64.s32	%rd1019, %r1256;
add.s64 %rd1020, %rd1019, %rd99;
shl.b64 %rd1021, %rd1020, 2;
add.s64 %rd1018, %rd144, %rd1021;

	ld.global.nc.u32 %r1254, [%rd1018];

	mov.b32 %f138, %r1254;

BB89_215:
@%p89 bra BB89_217;

mad.lo.s32 %r1259, %r10, 15, 2;
cvt.s64.s32	%rd1023, %r1259;
add.s64 %rd1024, %rd1023, %rd99;
shl.b64 %rd1025, %rd1024, 2;
add.s64 %rd1022, %rd144, %rd1025;

	ld.global.nc.u32 %r1257, [%rd1022];

	mov.b32 %f139, %r1257;

BB89_217:
@%p90 bra BB89_219;

mad.lo.s32 %r1262, %r10, 15, 3;
cvt.s64.s32	%rd1027, %r1262;
add.s64 %rd1028, %rd1027, %rd99;
shl.b64 %rd1029, %rd1028, 2;
add.s64 %rd1026, %rd144, %rd1029;

	ld.global.nc.u32 %r1260, [%rd1026];

	mov.b32 %f140, %r1260;

BB89_219:
@%p91 bra BB89_221;

mad.lo.s32 %r1265, %r10, 15, 4;
cvt.s64.s32	%rd1031, %r1265;
add.s64 %rd1032, %rd1031, %rd99;
shl.b64 %rd1033, %rd1032, 2;
add.s64 %rd1030, %rd144, %rd1033;

	ld.global.nc.u32 %r1263, [%rd1030];

	mov.b32 %f141, %r1263;

BB89_221:
@%p92 bra BB89_223;

mad.lo.s32 %r1268, %r10, 15, 5;
cvt.s64.s32	%rd1035, %r1268;
add.s64 %rd1036, %rd1035, %rd99;
shl.b64 %rd1037, %rd1036, 2;
add.s64 %rd1034, %rd144, %rd1037;

	ld.global.nc.u32 %r1266, [%rd1034];

	mov.b32 %f142, %r1266;

BB89_223:
@%p93 bra BB89_225;

mad.lo.s32 %r1271, %r10, 15, 6;
cvt.s64.s32	%rd1039, %r1271;
add.s64 %rd1040, %rd1039, %rd99;
shl.b64 %rd1041, %rd1040, 2;
add.s64 %rd1038, %rd144, %rd1041;

	ld.global.nc.u32 %r1269, [%rd1038];

	mov.b32 %f143, %r1269;

BB89_225:
@%p94 bra BB89_227;

mad.lo.s32 %r1274, %r10, 15, 7;
cvt.s64.s32	%rd1043, %r1274;
add.s64 %rd1044, %rd1043, %rd99;
shl.b64 %rd1045, %rd1044, 2;
add.s64 %rd1042, %rd144, %rd1045;

	ld.global.nc.u32 %r1272, [%rd1042];

	mov.b32 %f144, %r1272;

BB89_227:
@%p95 bra BB89_229;

mad.lo.s32 %r1277, %r10, 15, 8;
cvt.s64.s32	%rd1047, %r1277;
add.s64 %rd1048, %rd1047, %rd99;
shl.b64 %rd1049, %rd1048, 2;
add.s64 %rd1046, %rd144, %rd1049;

	ld.global.nc.u32 %r1275, [%rd1046];

	mov.b32 %f145, %r1275;

BB89_229:
@%p96 bra BB89_231;

mad.lo.s32 %r1280, %r10, 15, 9;
cvt.s64.s32	%rd1051, %r1280;
add.s64 %rd1052, %rd1051, %rd99;
shl.b64 %rd1053, %rd1052, 2;
add.s64 %rd1050, %rd144, %rd1053;

	ld.global.nc.u32 %r1278, [%rd1050];

	mov.b32 %f146, %r1278;

BB89_231:
@%p97 bra BB89_233;

mad.lo.s32 %r1283, %r10, 15, 10;
cvt.s64.s32	%rd1055, %r1283;
add.s64 %rd1056, %rd1055, %rd99;
shl.b64 %rd1057, %rd1056, 2;
add.s64 %rd1054, %rd144, %rd1057;

	ld.global.nc.u32 %r1281, [%rd1054];

	mov.b32 %f147, %r1281;

BB89_233:
@%p98 bra BB89_235;

mad.lo.s32 %r1286, %r10, 15, 11;
cvt.s64.s32	%rd1059, %r1286;
add.s64 %rd1060, %rd1059, %rd99;
shl.b64 %rd1061, %rd1060, 2;
add.s64 %rd1058, %rd144, %rd1061;

	ld.global.nc.u32 %r1284, [%rd1058];

	mov.b32 %f148, %r1284;

BB89_235:
@%p99 bra BB89_237;

mad.lo.s32 %r1289, %r10, 15, 12;
cvt.s64.s32	%rd1063, %r1289;
add.s64 %rd1064, %rd1063, %rd99;
shl.b64 %rd1065, %rd1064, 2;
add.s64 %rd1062, %rd144, %rd1065;

	ld.global.nc.u32 %r1287, [%rd1062];

	mov.b32 %f149, %r1287;

BB89_237:
@%p100 bra BB89_239;

mad.lo.s32 %r1292, %r10, 15, 13;
cvt.s64.s32	%rd1067, %r1292;
add.s64 %rd1068, %rd1067, %rd99;
shl.b64 %rd1069, %rd1068, 2;
add.s64 %rd1066, %rd144, %rd1069;

	ld.global.nc.u32 %r1290, [%rd1066];

	mov.b32 %f150, %r1290;

BB89_239:
@%p101 bra BB89_241;

mad.lo.s32 %r1295, %r10, 15, 14;
cvt.s64.s32	%rd1071, %r1295;
add.s64 %rd1072, %rd1071, %rd99;
shl.b64 %rd1073, %rd1072, 2;
add.s64 %rd1070, %rd144, %rd1073;

	ld.global.nc.u32 %r1293, [%rd1070];

	mov.b32 %f151, %r1293;

BB89_241:
setp.lt.s32	%p6, %r10, %r172;
bar.sync 0;
st.shared.f32 [%rd127], %f137;
st.shared.f32 [%rd128], %f138;
st.shared.f32 [%rd129], %f139;
st.shared.f32 [%rd130], %f140;
st.shared.f32 [%rd131], %f141;
st.shared.f32 [%rd132], %f142;
st.shared.f32 [%rd133], %f143;
st.shared.f32 [%rd134], %f144;
st.shared.f32 [%rd135], %f145;
st.shared.f32 [%rd136], %f146;
st.shared.f32 [%rd137], %f147;
st.shared.f32 [%rd138], %f148;
st.shared.f32 [%rd139], %f149;
st.shared.f32 [%rd140], %f150;
st.shared.f32 [%rd141], %f151;
bar.sync 0;
ld.shared.f32 %f91, [%rd938+648];
ld.shared.f32 %f92, [%rd938+1160];
ld.shared.f32 %f93, [%rd938+1672];
ld.shared.f32 %f94, [%rd938+2184];
ld.shared.f32 %f95, [%rd938+2696];
ld.shared.f32 %f96, [%rd938+3208];
ld.shared.f32 %f97, [%rd938+3720];
ld.shared.f32 %f98, [%rd938+4232];
ld.shared.f32 %f99, [%rd938+4744];
ld.shared.f32 %f100, [%rd938+5256];
ld.shared.f32 %f101, [%rd938+5768];
ld.shared.f32 %f102, [%rd938+6280];
ld.shared.f32 %f103, [%rd938+6792];
ld.shared.f32 %f104, [%rd938+7304];
@!%p6 bra BB89_243;
bra.uni BB89_242;

BB89_242:
ld.shared.f32 %f121, [%rd938+136];
add.s32 %r1297, %r10, %r269;
mul.wide.s32 %rd1081, %r1297, 4;
add.s64 %rd1082, %rd1, %rd1081;
st.global.f32 [%rd1082], %f121;

BB89_243:
@%p110 bra BB89_245;

add.s32 %r1298, %r254, %r270;
mul.wide.s32 %rd1084, %r1298, 4;
add.s64 %rd1085, %rd1, %rd1084;
st.global.f32 [%rd1085], %f91;

BB89_245:
@%p111 bra BB89_247;

add.s32 %r1300, %r254, %r271;
add.s32 %r1301, %r1300, 128;
mul.wide.s32 %rd1087, %r1301, 4;
add.s64 %rd1088, %rd1, %rd1087;
st.global.f32 [%rd1088], %f92;

BB89_247:
@%p112 bra BB89_249;

add.s32 %r1303, %r254, %r272;
add.s32 %r1304, %r1303, 256;
mul.wide.s32 %rd1090, %r1304, 4;
add.s64 %rd1091, %rd1, %rd1090;
st.global.f32 [%rd1091], %f93;

BB89_249:
@%p113 bra BB89_251;

add.s32 %r1306, %r254, %r273;
add.s32 %r1307, %r1306, 384;
mul.wide.s32 %rd1093, %r1307, 4;
add.s64 %rd1094, %rd1, %rd1093;
st.global.f32 [%rd1094], %f94;

BB89_251:
@%p114 bra BB89_253;

add.s32 %r1309, %r254, %r274;
add.s32 %r1310, %r1309, 512;
mul.wide.s32 %rd1096, %r1310, 4;
add.s64 %rd1097, %rd1, %rd1096;
st.global.f32 [%rd1097], %f95;

BB89_253:
@%p115 bra BB89_255;

add.s32 %r1312, %r254, %r275;
add.s32 %r1313, %r1312, 640;
mul.wide.s32 %rd1099, %r1313, 4;
add.s64 %rd1100, %rd1, %rd1099;
st.global.f32 [%rd1100], %f96;

BB89_255:
@%p116 bra BB89_257;

add.s32 %r1315, %r254, %r276;
add.s32 %r1316, %r1315, 768;
mul.wide.s32 %rd1102, %r1316, 4;
add.s64 %rd1103, %rd1, %rd1102;
st.global.f32 [%rd1103], %f97;

BB89_257:
@%p117 bra BB89_259;

add.s32 %r1318, %r254, %r277;
add.s32 %r1319, %r1318, 896;
mul.wide.s32 %rd1105, %r1319, 4;
add.s64 %rd1106, %rd1, %rd1105;
st.global.f32 [%rd1106], %f98;

BB89_259:
@%p118 bra BB89_261;

add.s32 %r1321, %r254, %r278;
add.s32 %r1322, %r1321, 1024;
mul.wide.s32 %rd1108, %r1322, 4;
add.s64 %rd1109, %rd1, %rd1108;
st.global.f32 [%rd1109], %f99;

BB89_261:
@%p119 bra BB89_263;

add.s32 %r1324, %r254, %r279;
add.s32 %r1325, %r1324, 1152;
mul.wide.s32 %rd1111, %r1325, 4;
add.s64 %rd1112, %rd1, %rd1111;
st.global.f32 [%rd1112], %f100;

BB89_263:
@%p120 bra BB89_265;

add.s32 %r1327, %r254, %r280;
add.s32 %r1328, %r1327, 1280;
mul.wide.s32 %rd1114, %r1328, 4;
add.s64 %rd1115, %rd1, %rd1114;
st.global.f32 [%rd1115], %f101;

BB89_265:
@%p121 bra BB89_267;

add.s32 %r1330, %r254, %r281;
add.s32 %r1331, %r1330, 1408;
mul.wide.s32 %rd1117, %r1331, 4;
add.s64 %rd1118, %rd1, %rd1117;
st.global.f32 [%rd1118], %f102;

BB89_267:
@%p122 bra BB89_269;

add.s32 %r1333, %r254, %r282;
add.s32 %r1334, %r1333, 1536;
mul.wide.s32 %rd1120, %r1334, 4;
add.s64 %rd1121, %rd1, %rd1120;
st.global.f32 [%rd1121], %f103;

BB89_269:
@%p123 bra BB89_271;

add.s32 %r1336, %r254, %r283;
add.s32 %r1337, %r1336, 1664;
mul.wide.s32 %rd1123, %r1337, 4;
add.s64 %rd1124, %rd1, %rd1123;
st.global.f32 [%rd1124], %f104;

BB89_271:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE(
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_0,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_1,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_2,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_3,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_4,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_5,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7,
.param .u8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_8,
.param .u8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_9,
.param .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10[36]
)
.maxntid 128, 1, 1
{
.reg .pred %p<152>;
.reg .b16 %rs<3>;
.reg .f32 %f<152>;
.reg .b32 %r<1417>;
.reg .b64 %rd<1101>;

	.shared .align 8 .b8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage[7752];

ld.param.u64 %rd134, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_0];
ld.param.u64 %rd135, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_1];
ld.param.u64 %rd136, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_2];
ld.param.u64 %rd137, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_3];
ld.param.u64 %rd138, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_4];
ld.param.u32 %r285, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_5];
ld.param.u32 %r286, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6];
ld.param.u32 %r287, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7];
ld.param.u32 %r296, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+32];
ld.param.u32 %r295, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+28];
ld.param.u32 %r293, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+20];
ld.param.u32 %r292, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+16];
ld.param.u32 %r291, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+12];
ld.param.u32 %r290, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+8];
ld.param.u32 %r288, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10];
ld.param.u32 %r289, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+4];
cvta.to.global.u64 %rd1, %rd137;
mov.u32 %r1, %ctaid.x;
setp.lt.s32	%p7, %r1, %r289;
@%p7 bra BB90_3;
bra.uni BB90_1;

BB90_3:
mul.lo.s32 %r1385, %r1, %r290;
add.s32 %r1345, %r1385, %r290;
bra.uni BB90_4;

BB90_1:
mov.u32 %r1345, %r296;
mov.u32 %r1385, %r295;
setp.ge.s32	%p8, %r1, %r288;
@%p8 bra BB90_4;

mad.lo.s32 %r1385, %r1, %r291, %r292;
add.s32 %r297, %r1385, %r291;
min.s32 %r1345, %r297, %r293;

BB90_4:
mov.u32 %r9, %r1385;
cvta.to.global.u64 %rd2, %rd135;
mov.u32 %r10, %tid.x;
setp.gt.u32	%p9, %r10, 15;
@%p9 bra BB90_6;

cvta.to.global.u64 %rd139, %rd138;
mov.u32 %r301, %nctaid.x;
mul.lo.s32 %r302, %r301, %r10;
mul.wide.u32 %rd140, %r302, 4;
add.s64 %rd141, %rd139, %rd140;
ld.global.u32 %r303, [%rd141];
setp.eq.s32	%p10, %r303, 0;
setp.eq.s32	%p11, %r303, %r285;
or.pred %p12, %p10, %p11;
selp.u32	%r300, 1, 0, %p12;

	{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r300, 0; 
vote.all.pred %p2, %p1; 
selp.s32 %r299, 1, 0, %p2; 
}

	setp.ne.s32	%p13, %r299, 0;
selp.u16	%rs1, 1, 0, %p13;
st.shared.u8 [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+68], %rs1;
add.s32 %r304, %r302, %r1;
mul.wide.u32 %rd142, %r304, 4;
add.s64 %rd143, %rd139, %rd142;
ld.global.u32 %r1386, [%rd143];

BB90_6:
bar.sync 0;
ld.shared.u8 %rs2, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+68];
setp.eq.s16	%p14, %rs2, 0;
add.s32 %r13, %r9, 1920;
@%p14 bra BB90_135;

setp.gt.s32	%p15, %r13, %r1345;
mov.u32 %r1382, %r9;
@%p15 bra BB90_10;

cvt.s64.s32	%rd3, %r10;
add.s32 %r305, %r10, 128;
cvt.s64.s32	%rd4, %r305;
add.s32 %r306, %r10, 256;
cvt.s64.s32	%rd5, %r306;
add.s32 %r307, %r10, 384;
cvt.s64.s32	%rd6, %r307;
add.s32 %r308, %r10, 512;
cvt.s64.s32	%rd7, %r308;
add.s32 %r309, %r10, 640;
cvt.s64.s32	%rd8, %r309;
add.s32 %r310, %r10, 768;
cvt.s64.s32	%rd9, %r310;
add.s32 %r311, %r10, 896;
cvt.s64.s32	%rd10, %r311;
add.s32 %r312, %r10, 1024;
cvt.s64.s32	%rd11, %r312;
add.s32 %r313, %r10, 1152;
cvt.s64.s32	%rd12, %r313;
add.s32 %r314, %r10, 1280;
cvt.s64.s32	%rd13, %r314;
add.s32 %r315, %r10, 1408;
cvt.s64.s32	%rd14, %r315;
add.s32 %r316, %r10, 1536;
cvt.s64.s32	%rd15, %r316;
add.s32 %r317, %r10, 1664;
cvt.s64.s32	%rd16, %r317;
add.s32 %r318, %r10, 1792;
cvt.s64.s32	%rd17, %r318;
mov.u32 %r1383, %r9;
mov.u32 %r1384, %r13;

BB90_9:
mov.u32 %r1370, %r1384;
mov.u32 %r15, %r1383;
mov.u32 %r1383, %r1370;
cvt.s64.s32	%rd159, %r15;
add.s64 %rd18, %rd3, %rd159;
shl.b64 %rd160, %rd18, 2;
add.s64 %rd144, %rd134, %rd160;

	ld.global.nc.u32 %r319, [%rd144];

	add.s64 %rd161, %rd4, %rd159;
shl.b64 %rd162, %rd161, 2;
add.s64 %rd145, %rd134, %rd162;

	ld.global.nc.u32 %r320, [%rd145];

	add.s64 %rd163, %rd5, %rd159;
shl.b64 %rd164, %rd163, 2;
add.s64 %rd146, %rd134, %rd164;

	ld.global.nc.u32 %r321, [%rd146];

	add.s64 %rd165, %rd6, %rd159;
shl.b64 %rd166, %rd165, 2;
add.s64 %rd147, %rd134, %rd166;

	ld.global.nc.u32 %r322, [%rd147];

	add.s64 %rd167, %rd7, %rd159;
shl.b64 %rd168, %rd167, 2;
add.s64 %rd148, %rd134, %rd168;

	ld.global.nc.u32 %r323, [%rd148];

	add.s64 %rd169, %rd8, %rd159;
shl.b64 %rd170, %rd169, 2;
add.s64 %rd149, %rd134, %rd170;

	ld.global.nc.u32 %r324, [%rd149];

	add.s64 %rd171, %rd9, %rd159;
shl.b64 %rd172, %rd171, 2;
add.s64 %rd150, %rd134, %rd172;

	ld.global.nc.u32 %r325, [%rd150];

	add.s64 %rd173, %rd10, %rd159;
shl.b64 %rd174, %rd173, 2;
add.s64 %rd151, %rd134, %rd174;

	ld.global.nc.u32 %r326, [%rd151];

	add.s64 %rd175, %rd11, %rd159;
shl.b64 %rd176, %rd175, 2;
add.s64 %rd152, %rd134, %rd176;

	ld.global.nc.u32 %r327, [%rd152];

	add.s64 %rd177, %rd12, %rd159;
shl.b64 %rd178, %rd177, 2;
add.s64 %rd153, %rd134, %rd178;

	ld.global.nc.u32 %r328, [%rd153];

	add.s64 %rd179, %rd13, %rd159;
shl.b64 %rd180, %rd179, 2;
add.s64 %rd154, %rd134, %rd180;

	ld.global.nc.u32 %r329, [%rd154];

	add.s64 %rd181, %rd14, %rd159;
shl.b64 %rd182, %rd181, 2;
add.s64 %rd155, %rd134, %rd182;

	ld.global.nc.u32 %r330, [%rd155];

	add.s64 %rd183, %rd15, %rd159;
shl.b64 %rd184, %rd183, 2;
add.s64 %rd156, %rd134, %rd184;

	ld.global.nc.u32 %r331, [%rd156];

	add.s64 %rd185, %rd16, %rd159;
shl.b64 %rd186, %rd185, 2;
add.s64 %rd157, %rd134, %rd186;

	ld.global.nc.u32 %r332, [%rd157];

	add.s64 %rd187, %rd17, %rd159;
shl.b64 %rd188, %rd187, 2;
add.s64 %rd158, %rd134, %rd188;

	ld.global.nc.u32 %r333, [%rd158];

	bar.sync 0;
add.s64 %rd190, %rd2, %rd160;
st.global.u32 [%rd190], %r319;
st.global.u32 [%rd190+512], %r320;
st.global.u32 [%rd190+1024], %r321;
st.global.u32 [%rd190+1536], %r322;
st.global.u32 [%rd190+2048], %r323;
st.global.u32 [%rd190+2560], %r324;
st.global.u32 [%rd190+3072], %r325;
st.global.u32 [%rd190+3584], %r326;
st.global.u32 [%rd190+4096], %r327;
st.global.u32 [%rd190+4608], %r328;
st.global.u32 [%rd190+5120], %r329;
st.global.u32 [%rd190+5632], %r330;
st.global.u32 [%rd190+6144], %r331;
st.global.u32 [%rd190+6656], %r332;
st.global.u32 [%rd190+7168], %r333;
add.s32 %r31, %r1383, 1920;
setp.le.s32	%p16, %r31, %r1345;
mov.u32 %r1371, %r1383;
mov.u32 %r1382, %r1371;
mov.u32 %r1384, %r31;
@%p16 bra BB90_9;

BB90_10:
mov.u32 %r32, %r1382;
setp.le.s32	%p17, %r1345, %r32;
@%p17 bra BB90_71;

sub.s32 %r33, %r1345, %r32;
cvt.s64.s32	%rd19, %r32;
sub.s32 %r34, %r33, %r10;
setp.lt.s32	%p18, %r34, 1;
@%p18 bra BB90_13;

cvt.s64.s32	%rd192, %r10;
add.s64 %rd193, %rd192, %rd19;
shl.b64 %rd194, %rd193, 2;
add.s64 %rd191, %rd134, %rd194;

	ld.global.nc.u32 %r1346, [%rd191];


BB90_13:
setp.lt.s32	%p19, %r34, 129;
@%p19 bra BB90_15;

add.s32 %r338, %r10, 128;
cvt.s64.s32	%rd196, %r338;
add.s64 %rd197, %rd196, %rd19;
shl.b64 %rd198, %rd197, 2;
add.s64 %rd195, %rd134, %rd198;

	ld.global.nc.u32 %r1347, [%rd195];


BB90_15:
setp.lt.s32	%p20, %r34, 257;
@%p20 bra BB90_17;

add.s32 %r341, %r10, 256;
cvt.s64.s32	%rd200, %r341;
add.s64 %rd201, %rd200, %rd19;
shl.b64 %rd202, %rd201, 2;
add.s64 %rd199, %rd134, %rd202;

	ld.global.nc.u32 %r1348, [%rd199];


BB90_17:
setp.lt.s32	%p21, %r34, 385;
@%p21 bra BB90_19;

add.s32 %r344, %r10, 384;
cvt.s64.s32	%rd204, %r344;
add.s64 %rd205, %rd204, %rd19;
shl.b64 %rd206, %rd205, 2;
add.s64 %rd203, %rd134, %rd206;

	ld.global.nc.u32 %r1349, [%rd203];


BB90_19:
setp.lt.s32	%p22, %r34, 513;
@%p22 bra BB90_21;

add.s32 %r347, %r10, 512;
cvt.s64.s32	%rd208, %r347;
add.s64 %rd209, %rd208, %rd19;
shl.b64 %rd210, %rd209, 2;
add.s64 %rd207, %rd134, %rd210;

	ld.global.nc.u32 %r1350, [%rd207];


BB90_21:
setp.lt.s32	%p23, %r34, 641;
@%p23 bra BB90_23;

add.s32 %r350, %r10, 640;
cvt.s64.s32	%rd212, %r350;
add.s64 %rd213, %rd212, %rd19;
shl.b64 %rd214, %rd213, 2;
add.s64 %rd211, %rd134, %rd214;

	ld.global.nc.u32 %r1351, [%rd211];


BB90_23:
setp.lt.s32	%p24, %r34, 769;
@%p24 bra BB90_25;

add.s32 %r353, %r10, 768;
cvt.s64.s32	%rd216, %r353;
add.s64 %rd217, %rd216, %rd19;
shl.b64 %rd218, %rd217, 2;
add.s64 %rd215, %rd134, %rd218;

	ld.global.nc.u32 %r1352, [%rd215];


BB90_25:
setp.lt.s32	%p25, %r34, 897;
@%p25 bra BB90_27;

add.s32 %r356, %r10, 896;
cvt.s64.s32	%rd220, %r356;
add.s64 %rd221, %rd220, %rd19;
shl.b64 %rd222, %rd221, 2;
add.s64 %rd219, %rd134, %rd222;

	ld.global.nc.u32 %r1353, [%rd219];


BB90_27:
setp.lt.s32	%p26, %r34, 1025;
@%p26 bra BB90_29;

add.s32 %r359, %r10, 1024;
cvt.s64.s32	%rd224, %r359;
add.s64 %rd225, %rd224, %rd19;
shl.b64 %rd226, %rd225, 2;
add.s64 %rd223, %rd134, %rd226;

	ld.global.nc.u32 %r1354, [%rd223];


BB90_29:
setp.lt.s32	%p27, %r34, 1153;
@%p27 bra BB90_31;

add.s32 %r362, %r10, 1152;
cvt.s64.s32	%rd228, %r362;
add.s64 %rd229, %rd228, %rd19;
shl.b64 %rd230, %rd229, 2;
add.s64 %rd227, %rd134, %rd230;

	ld.global.nc.u32 %r1355, [%rd227];


BB90_31:
setp.lt.s32	%p28, %r34, 1281;
@%p28 bra BB90_33;

add.s32 %r365, %r10, 1280;
cvt.s64.s32	%rd232, %r365;
add.s64 %rd233, %rd232, %rd19;
shl.b64 %rd234, %rd233, 2;
add.s64 %rd231, %rd134, %rd234;

	ld.global.nc.u32 %r1356, [%rd231];


BB90_33:
setp.lt.s32	%p29, %r34, 1409;
@%p29 bra BB90_35;

add.s32 %r368, %r10, 1408;
cvt.s64.s32	%rd236, %r368;
add.s64 %rd237, %rd236, %rd19;
shl.b64 %rd238, %rd237, 2;
add.s64 %rd235, %rd134, %rd238;

	ld.global.nc.u32 %r1357, [%rd235];


BB90_35:
setp.lt.s32	%p30, %r34, 1537;
@%p30 bra BB90_37;

add.s32 %r371, %r10, 1536;
cvt.s64.s32	%rd240, %r371;
add.s64 %rd241, %rd240, %rd19;
shl.b64 %rd242, %rd241, 2;
add.s64 %rd239, %rd134, %rd242;

	ld.global.nc.u32 %r1358, [%rd239];


BB90_37:
setp.lt.s32	%p31, %r34, 1665;
@%p31 bra BB90_39;

add.s32 %r374, %r10, 1664;
cvt.s64.s32	%rd244, %r374;
add.s64 %rd245, %rd244, %rd19;
shl.b64 %rd246, %rd245, 2;
add.s64 %rd243, %rd134, %rd246;

	ld.global.nc.u32 %r1359, [%rd243];


BB90_39:
setp.lt.s32	%p32, %r34, 1793;
@%p32 bra BB90_41;

add.s32 %r377, %r10, 1792;
cvt.s64.s32	%rd248, %r377;
add.s64 %rd249, %rd248, %rd19;
shl.b64 %rd250, %rd249, 2;
add.s64 %rd247, %rd134, %rd250;

	ld.global.nc.u32 %r1360, [%rd247];


BB90_41:
bar.sync 0;
cvt.s64.s32	%rd251, %r10;
add.s64 %rd252, %rd251, %rd19;
shl.b64 %rd253, %rd252, 2;
add.s64 %rd20, %rd2, %rd253;
setp.le.s32	%p33, %r33, %r10;
@%p33 bra BB90_43;

st.global.u32 [%rd20], %r1346;

BB90_43:
add.s32 %r378, %r10, 128;
setp.ge.s32	%p34, %r378, %r33;
@%p34 bra BB90_45;

st.global.u32 [%rd20+512], %r1347;

BB90_45:
add.s32 %r379, %r10, 256;
setp.ge.s32	%p35, %r379, %r33;
@%p35 bra BB90_47;

st.global.u32 [%rd20+1024], %r1348;

BB90_47:
add.s32 %r380, %r10, 384;
setp.ge.s32	%p36, %r380, %r33;
@%p36 bra BB90_49;

st.global.u32 [%rd20+1536], %r1349;

BB90_49:
add.s32 %r381, %r10, 512;
setp.ge.s32	%p37, %r381, %r33;
@%p37 bra BB90_51;

st.global.u32 [%rd20+2048], %r1350;

BB90_51:
add.s32 %r382, %r10, 640;
setp.ge.s32	%p38, %r382, %r33;
@%p38 bra BB90_53;

st.global.u32 [%rd20+2560], %r1351;

BB90_53:
add.s32 %r383, %r10, 768;
setp.ge.s32	%p39, %r383, %r33;
@%p39 bra BB90_55;

st.global.u32 [%rd20+3072], %r1352;

BB90_55:
add.s32 %r384, %r10, 896;
setp.ge.s32	%p40, %r384, %r33;
@%p40 bra BB90_57;

st.global.u32 [%rd20+3584], %r1353;

BB90_57:
add.s32 %r385, %r10, 1024;
setp.ge.s32	%p41, %r385, %r33;
@%p41 bra BB90_59;

st.global.u32 [%rd20+4096], %r1354;

BB90_59:
add.s32 %r386, %r10, 1152;
setp.ge.s32	%p42, %r386, %r33;
@%p42 bra BB90_61;

st.global.u32 [%rd20+4608], %r1355;

BB90_61:
add.s32 %r387, %r10, 1280;
setp.ge.s32	%p43, %r387, %r33;
@%p43 bra BB90_63;

st.global.u32 [%rd20+5120], %r1356;

BB90_63:
add.s32 %r388, %r10, 1408;
setp.ge.s32	%p44, %r388, %r33;
@%p44 bra BB90_65;

st.global.u32 [%rd20+5632], %r1357;

BB90_65:
add.s32 %r389, %r10, 1536;
setp.ge.s32	%p45, %r389, %r33;
@%p45 bra BB90_67;

st.global.u32 [%rd20+6144], %r1358;

BB90_67:
add.s32 %r390, %r10, 1664;
setp.ge.s32	%p46, %r390, %r33;
@%p46 bra BB90_69;

st.global.u32 [%rd20+6656], %r1359;

BB90_69:
add.s32 %r391, %r10, 1792;
setp.ge.s32	%p47, %r391, %r33;
@%p47 bra BB90_71;

st.global.u32 [%rd20+7168], %r1360;

BB90_71:
mov.u32 %r1379, %r9;
@%p15 bra BB90_74;

cvt.s64.s32	%rd21, %r10;
add.s32 %r392, %r10, 128;
cvt.s64.s32	%rd22, %r392;
add.s32 %r393, %r10, 256;
cvt.s64.s32	%rd23, %r393;
add.s32 %r394, %r10, 384;
cvt.s64.s32	%rd24, %r394;
add.s32 %r395, %r10, 512;
cvt.s64.s32	%rd25, %r395;
add.s32 %r396, %r10, 640;
cvt.s64.s32	%rd26, %r396;
add.s32 %r397, %r10, 768;
cvt.s64.s32	%rd27, %r397;
add.s32 %r398, %r10, 896;
cvt.s64.s32	%rd28, %r398;
add.s32 %r399, %r10, 1024;
cvt.s64.s32	%rd29, %r399;
add.s32 %r400, %r10, 1152;
cvt.s64.s32	%rd30, %r400;
add.s32 %r401, %r10, 1280;
cvt.s64.s32	%rd31, %r401;
add.s32 %r402, %r10, 1408;
cvt.s64.s32	%rd32, %r402;
add.s32 %r403, %r10, 1536;
cvt.s64.s32	%rd33, %r403;
add.s32 %r404, %r10, 1664;
cvt.s64.s32	%rd34, %r404;
add.s32 %r405, %r10, 1792;
cvt.s64.s32	%rd35, %r405;
mov.u32 %r1380, %r9;
mov.u32 %r1381, %r13;

BB90_73:
mov.u32 %r1372, %r1381;
mov.u32 %r66, %r1380;
mov.u32 %r1380, %r1372;
cvt.s64.s32	%rd269, %r66;
add.s64 %rd36, %rd21, %rd269;
shl.b64 %rd270, %rd36, 2;
add.s64 %rd254, %rd136, %rd270;

	ld.global.nc.u32 %r406, [%rd254];

	add.s64 %rd271, %rd22, %rd269;
shl.b64 %rd272, %rd271, 2;
add.s64 %rd255, %rd136, %rd272;

	ld.global.nc.u32 %r407, [%rd255];

	add.s64 %rd273, %rd23, %rd269;
shl.b64 %rd274, %rd273, 2;
add.s64 %rd256, %rd136, %rd274;

	ld.global.nc.u32 %r408, [%rd256];

	add.s64 %rd275, %rd24, %rd269;
shl.b64 %rd276, %rd275, 2;
add.s64 %rd257, %rd136, %rd276;

	ld.global.nc.u32 %r409, [%rd257];

	add.s64 %rd277, %rd25, %rd269;
shl.b64 %rd278, %rd277, 2;
add.s64 %rd258, %rd136, %rd278;

	ld.global.nc.u32 %r410, [%rd258];

	add.s64 %rd279, %rd26, %rd269;
shl.b64 %rd280, %rd279, 2;
add.s64 %rd259, %rd136, %rd280;

	ld.global.nc.u32 %r411, [%rd259];

	add.s64 %rd281, %rd27, %rd269;
shl.b64 %rd282, %rd281, 2;
add.s64 %rd260, %rd136, %rd282;

	ld.global.nc.u32 %r412, [%rd260];

	add.s64 %rd283, %rd28, %rd269;
shl.b64 %rd284, %rd283, 2;
add.s64 %rd261, %rd136, %rd284;

	ld.global.nc.u32 %r413, [%rd261];

	add.s64 %rd285, %rd29, %rd269;
shl.b64 %rd286, %rd285, 2;
add.s64 %rd262, %rd136, %rd286;

	ld.global.nc.u32 %r414, [%rd262];

	add.s64 %rd287, %rd30, %rd269;
shl.b64 %rd288, %rd287, 2;
add.s64 %rd263, %rd136, %rd288;

	ld.global.nc.u32 %r415, [%rd263];

	add.s64 %rd289, %rd31, %rd269;
shl.b64 %rd290, %rd289, 2;
add.s64 %rd264, %rd136, %rd290;

	ld.global.nc.u32 %r416, [%rd264];

	add.s64 %rd291, %rd32, %rd269;
shl.b64 %rd292, %rd291, 2;
add.s64 %rd265, %rd136, %rd292;

	ld.global.nc.u32 %r417, [%rd265];

	add.s64 %rd293, %rd33, %rd269;
shl.b64 %rd294, %rd293, 2;
add.s64 %rd266, %rd136, %rd294;

	ld.global.nc.u32 %r418, [%rd266];

	add.s64 %rd295, %rd34, %rd269;
shl.b64 %rd296, %rd295, 2;
add.s64 %rd267, %rd136, %rd296;

	ld.global.nc.u32 %r419, [%rd267];

	add.s64 %rd297, %rd35, %rd269;
shl.b64 %rd298, %rd297, 2;
add.s64 %rd268, %rd136, %rd298;

	ld.global.nc.u32 %r420, [%rd268];

	bar.sync 0;
add.s64 %rd300, %rd1, %rd270;
st.global.u32 [%rd300], %r406;
st.global.u32 [%rd300+512], %r407;
st.global.u32 [%rd300+1024], %r408;
st.global.u32 [%rd300+1536], %r409;
st.global.u32 [%rd300+2048], %r410;
st.global.u32 [%rd300+2560], %r411;
st.global.u32 [%rd300+3072], %r412;
st.global.u32 [%rd300+3584], %r413;
st.global.u32 [%rd300+4096], %r414;
st.global.u32 [%rd300+4608], %r415;
st.global.u32 [%rd300+5120], %r416;
st.global.u32 [%rd300+5632], %r417;
st.global.u32 [%rd300+6144], %r418;
st.global.u32 [%rd300+6656], %r419;
st.global.u32 [%rd300+7168], %r420;
add.s32 %r1381, %r1380, 1920;
setp.le.s32	%p49, %r1381, %r1345;
mov.u32 %r1379, %r1380;
@%p49 bra BB90_73;

BB90_74:
setp.le.s32	%p50, %r1345, %r1379;
@%p50 bra BB90_271;

sub.s32 %r84, %r1345, %r1379;
cvt.s64.s32	%rd37, %r1379;
sub.s32 %r85, %r84, %r10;
setp.lt.s32	%p51, %r85, 1;
@%p51 bra BB90_77;

cvt.s64.s32	%rd302, %r10;
add.s64 %rd303, %rd302, %rd37;
shl.b64 %rd304, %rd303, 2;
add.s64 %rd301, %rd136, %rd304;

	ld.global.nc.u32 %r421, [%rd301];

	mov.b32 %f122, %r421;

BB90_77:
setp.lt.s32	%p52, %r85, 129;
@%p52 bra BB90_79;

add.s32 %r423, %r10, 128;
cvt.s64.s32	%rd306, %r423;
add.s64 %rd307, %rd306, %rd37;
shl.b64 %rd308, %rd307, 2;
add.s64 %rd305, %rd136, %rd308;

	ld.global.nc.u32 %r422, [%rd305];

	mov.b32 %f123, %r422;

BB90_79:
setp.lt.s32	%p53, %r85, 257;
@%p53 bra BB90_81;

add.s32 %r425, %r10, 256;
cvt.s64.s32	%rd310, %r425;
add.s64 %rd311, %rd310, %rd37;
shl.b64 %rd312, %rd311, 2;
add.s64 %rd309, %rd136, %rd312;

	ld.global.nc.u32 %r424, [%rd309];

	mov.b32 %f124, %r424;

BB90_81:
setp.lt.s32	%p54, %r85, 385;
@%p54 bra BB90_83;

add.s32 %r427, %r10, 384;
cvt.s64.s32	%rd314, %r427;
add.s64 %rd315, %rd314, %rd37;
shl.b64 %rd316, %rd315, 2;
add.s64 %rd313, %rd136, %rd316;

	ld.global.nc.u32 %r426, [%rd313];

	mov.b32 %f125, %r426;

BB90_83:
setp.lt.s32	%p55, %r85, 513;
@%p55 bra BB90_85;

add.s32 %r429, %r10, 512;
cvt.s64.s32	%rd318, %r429;
add.s64 %rd319, %rd318, %rd37;
shl.b64 %rd320, %rd319, 2;
add.s64 %rd317, %rd136, %rd320;

	ld.global.nc.u32 %r428, [%rd317];

	mov.b32 %f126, %r428;

BB90_85:
setp.lt.s32	%p56, %r85, 641;
@%p56 bra BB90_87;

add.s32 %r431, %r10, 640;
cvt.s64.s32	%rd322, %r431;
add.s64 %rd323, %rd322, %rd37;
shl.b64 %rd324, %rd323, 2;
add.s64 %rd321, %rd136, %rd324;

	ld.global.nc.u32 %r430, [%rd321];

	mov.b32 %f127, %r430;

BB90_87:
setp.lt.s32	%p57, %r85, 769;
@%p57 bra BB90_89;

add.s32 %r433, %r10, 768;
cvt.s64.s32	%rd326, %r433;
add.s64 %rd327, %rd326, %rd37;
shl.b64 %rd328, %rd327, 2;
add.s64 %rd325, %rd136, %rd328;

	ld.global.nc.u32 %r432, [%rd325];

	mov.b32 %f128, %r432;

BB90_89:
setp.lt.s32	%p58, %r85, 897;
@%p58 bra BB90_91;

add.s32 %r435, %r10, 896;
cvt.s64.s32	%rd330, %r435;
add.s64 %rd331, %rd330, %rd37;
shl.b64 %rd332, %rd331, 2;
add.s64 %rd329, %rd136, %rd332;

	ld.global.nc.u32 %r434, [%rd329];

	mov.b32 %f129, %r434;

BB90_91:
setp.lt.s32	%p59, %r85, 1025;
@%p59 bra BB90_93;

add.s32 %r437, %r10, 1024;
cvt.s64.s32	%rd334, %r437;
add.s64 %rd335, %rd334, %rd37;
shl.b64 %rd336, %rd335, 2;
add.s64 %rd333, %rd136, %rd336;

	ld.global.nc.u32 %r436, [%rd333];

	mov.b32 %f130, %r436;

BB90_93:
setp.lt.s32	%p60, %r85, 1153;
@%p60 bra BB90_95;

add.s32 %r439, %r10, 1152;
cvt.s64.s32	%rd338, %r439;
add.s64 %rd339, %rd338, %rd37;
shl.b64 %rd340, %rd339, 2;
add.s64 %rd337, %rd136, %rd340;

	ld.global.nc.u32 %r438, [%rd337];

	mov.b32 %f131, %r438;

BB90_95:
setp.lt.s32	%p61, %r85, 1281;
@%p61 bra BB90_97;

add.s32 %r441, %r10, 1280;
cvt.s64.s32	%rd342, %r441;
add.s64 %rd343, %rd342, %rd37;
shl.b64 %rd344, %rd343, 2;
add.s64 %rd341, %rd136, %rd344;

	ld.global.nc.u32 %r440, [%rd341];

	mov.b32 %f132, %r440;

BB90_97:
setp.lt.s32	%p62, %r85, 1409;
@%p62 bra BB90_99;

add.s32 %r443, %r10, 1408;
cvt.s64.s32	%rd346, %r443;
add.s64 %rd347, %rd346, %rd37;
shl.b64 %rd348, %rd347, 2;
add.s64 %rd345, %rd136, %rd348;

	ld.global.nc.u32 %r442, [%rd345];

	mov.b32 %f133, %r442;

BB90_99:
setp.lt.s32	%p63, %r85, 1537;
@%p63 bra BB90_101;

add.s32 %r445, %r10, 1536;
cvt.s64.s32	%rd350, %r445;
add.s64 %rd351, %rd350, %rd37;
shl.b64 %rd352, %rd351, 2;
add.s64 %rd349, %rd136, %rd352;

	ld.global.nc.u32 %r444, [%rd349];

	mov.b32 %f134, %r444;

BB90_101:
setp.lt.s32	%p64, %r85, 1665;
@%p64 bra BB90_103;

add.s32 %r447, %r10, 1664;
cvt.s64.s32	%rd354, %r447;
add.s64 %rd355, %rd354, %rd37;
shl.b64 %rd356, %rd355, 2;
add.s64 %rd353, %rd136, %rd356;

	ld.global.nc.u32 %r446, [%rd353];

	mov.b32 %f135, %r446;

BB90_103:
setp.lt.s32	%p65, %r85, 1793;
@%p65 bra BB90_105;

add.s32 %r449, %r10, 1792;
cvt.s64.s32	%rd358, %r449;
add.s64 %rd359, %rd358, %rd37;
shl.b64 %rd360, %rd359, 2;
add.s64 %rd357, %rd136, %rd360;

	ld.global.nc.u32 %r448, [%rd357];

	mov.b32 %f136, %r448;

BB90_105:
bar.sync 0;
cvt.s64.s32	%rd361, %r10;
add.s64 %rd362, %rd361, %rd37;
shl.b64 %rd363, %rd362, 2;
add.s64 %rd38, %rd1, %rd363;
setp.le.s32	%p66, %r84, %r10;
@%p66 bra BB90_107;

st.global.f32 [%rd38], %f122;

BB90_107:
add.s32 %r450, %r10, 128;
setp.ge.s32	%p67, %r450, %r84;
@%p67 bra BB90_109;

st.global.f32 [%rd38+512], %f123;

BB90_109:
add.s32 %r451, %r10, 256;
setp.ge.s32	%p68, %r451, %r84;
@%p68 bra BB90_111;

st.global.f32 [%rd38+1024], %f124;

BB90_111:
add.s32 %r452, %r10, 384;
setp.ge.s32	%p69, %r452, %r84;
@%p69 bra BB90_113;

st.global.f32 [%rd38+1536], %f125;

BB90_113:
add.s32 %r453, %r10, 512;
setp.ge.s32	%p70, %r453, %r84;
@%p70 bra BB90_115;

st.global.f32 [%rd38+2048], %f126;

BB90_115:
add.s32 %r454, %r10, 640;
setp.ge.s32	%p71, %r454, %r84;
@%p71 bra BB90_117;

st.global.f32 [%rd38+2560], %f127;

BB90_117:
add.s32 %r455, %r10, 768;
setp.ge.s32	%p72, %r455, %r84;
@%p72 bra BB90_119;

st.global.f32 [%rd38+3072], %f128;

BB90_119:
add.s32 %r456, %r10, 896;
setp.ge.s32	%p73, %r456, %r84;
@%p73 bra BB90_121;

st.global.f32 [%rd38+3584], %f129;

BB90_121:
add.s32 %r457, %r10, 1024;
setp.ge.s32	%p74, %r457, %r84;
@%p74 bra BB90_123;

st.global.f32 [%rd38+4096], %f130;

BB90_123:
add.s32 %r458, %r10, 1152;
setp.ge.s32	%p75, %r458, %r84;
@%p75 bra BB90_125;

st.global.f32 [%rd38+4608], %f131;

BB90_125:
add.s32 %r459, %r10, 1280;
setp.ge.s32	%p76, %r459, %r84;
@%p76 bra BB90_127;

st.global.f32 [%rd38+5120], %f132;

BB90_127:
add.s32 %r460, %r10, 1408;
setp.ge.s32	%p77, %r460, %r84;
@%p77 bra BB90_129;

st.global.f32 [%rd38+5632], %f133;

BB90_129:
add.s32 %r461, %r10, 1536;
setp.ge.s32	%p78, %r461, %r84;
@%p78 bra BB90_131;

st.global.f32 [%rd38+6144], %f134;

BB90_131:
add.s32 %r462, %r10, 1664;
setp.ge.s32	%p79, %r462, %r84;
@%p79 bra BB90_133;

st.global.f32 [%rd38+6656], %f135;

BB90_133:
add.s32 %r463, %r10, 1792;
setp.ge.s32	%p80, %r463, %r84;
@%p80 bra BB90_271;

st.global.f32 [%rd38+7168], %f136;
bra.uni BB90_271;

BB90_135:
setp.gt.s32	%p81, %r13, %r1345;
mov.u32 %r1376, %r9;
@%p81 bra BB90_144;

shr.s32 %r465, %r10, 31;
shr.u32 %r466, %r465, 27;
add.s32 %r467, %r10, %r466;
shr.s32 %r468, %r467, 5;
mul.wide.s32 %rd364, %r468, 8;
mov.u64 %rd365, _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage;
add.s64 %rd366, %rd365, %rd364;
add.s64 %rd39, %rd366, 80;

	mov.u32 %r634, %laneid;

	mov.u32 %r1377, %r9;
mov.u32 %r1378, %r13;

BB90_137:
mov.u32 %r1374, %r1378;
mov.u32 %r87, %r1377;
mov.u32 %r1377, %r1374;
mul.lo.s32 %r484, %r10, 15;
cvt.s64.s32	%rd382, %r484;
cvt.s64.s32	%rd383, %r87;
add.s64 %rd384, %rd382, %rd383;
shl.b64 %rd385, %rd384, 2;
add.s64 %rd367, %rd134, %rd385;

	ld.global.nc.u32 %r469, [%rd367];

	add.s32 %r485, %r484, 1;
cvt.s64.s32	%rd386, %r485;
add.s64 %rd387, %rd386, %rd383;
shl.b64 %rd388, %rd387, 2;
add.s64 %rd368, %rd134, %rd388;

	ld.global.nc.u32 %r470, [%rd368];

	add.s32 %r486, %r484, 2;
cvt.s64.s32	%rd389, %r486;
add.s64 %rd390, %rd389, %rd383;
shl.b64 %rd391, %rd390, 2;
add.s64 %rd369, %rd134, %rd391;

	ld.global.nc.u32 %r471, [%rd369];

	add.s32 %r487, %r484, 3;
cvt.s64.s32	%rd392, %r487;
add.s64 %rd393, %rd392, %rd383;
shl.b64 %rd394, %rd393, 2;
add.s64 %rd370, %rd134, %rd394;

	ld.global.nc.u32 %r472, [%rd370];

	add.s32 %r488, %r484, 4;
cvt.s64.s32	%rd395, %r488;
add.s64 %rd396, %rd395, %rd383;
shl.b64 %rd397, %rd396, 2;
add.s64 %rd371, %rd134, %rd397;

	ld.global.nc.u32 %r473, [%rd371];

	add.s32 %r489, %r484, 5;
cvt.s64.s32	%rd398, %r489;
add.s64 %rd399, %rd398, %rd383;
shl.b64 %rd400, %rd399, 2;
add.s64 %rd372, %rd134, %rd400;

	ld.global.nc.u32 %r474, [%rd372];

	add.s32 %r490, %r484, 6;
cvt.s64.s32	%rd401, %r490;
add.s64 %rd402, %rd401, %rd383;
shl.b64 %rd403, %rd402, 2;
add.s64 %rd373, %rd134, %rd403;

	ld.global.nc.u32 %r475, [%rd373];

	add.s32 %r491, %r484, 7;
cvt.s64.s32	%rd404, %r491;
add.s64 %rd405, %rd404, %rd383;
shl.b64 %rd406, %rd405, 2;
add.s64 %rd374, %rd134, %rd406;

	ld.global.nc.u32 %r476, [%rd374];

	add.s32 %r492, %r484, 8;
cvt.s64.s32	%rd407, %r492;
add.s64 %rd408, %rd407, %rd383;
shl.b64 %rd409, %rd408, 2;
add.s64 %rd375, %rd134, %rd409;

	ld.global.nc.u32 %r477, [%rd375];

	add.s32 %r493, %r484, 9;
cvt.s64.s32	%rd410, %r493;
add.s64 %rd411, %rd410, %rd383;
shl.b64 %rd412, %rd411, 2;
add.s64 %rd376, %rd134, %rd412;

	ld.global.nc.u32 %r478, [%rd376];

	add.s32 %r494, %r484, 10;
cvt.s64.s32	%rd413, %r494;
add.s64 %rd414, %rd413, %rd383;
shl.b64 %rd415, %rd414, 2;
add.s64 %rd377, %rd134, %rd415;

	ld.global.nc.u32 %r479, [%rd377];

	add.s32 %r495, %r484, 11;
cvt.s64.s32	%rd416, %r495;
add.s64 %rd417, %rd416, %rd383;
shl.b64 %rd418, %rd417, 2;
add.s64 %rd378, %rd134, %rd418;

	ld.global.nc.u32 %r480, [%rd378];

	add.s32 %r496, %r484, 12;
cvt.s64.s32	%rd419, %r496;
add.s64 %rd420, %rd419, %rd383;
shl.b64 %rd421, %rd420, 2;
add.s64 %rd379, %rd134, %rd421;

	ld.global.nc.u32 %r481, [%rd379];

	add.s32 %r497, %r484, 13;
cvt.s64.s32	%rd422, %r497;
add.s64 %rd423, %rd422, %rd383;
shl.b64 %rd424, %rd423, 2;
add.s64 %rd380, %rd134, %rd424;

	ld.global.nc.u32 %r482, [%rd380];

	add.s32 %r498, %r484, 14;
cvt.s64.s32	%rd425, %r498;
add.s64 %rd426, %rd425, %rd383;
shl.b64 %rd427, %rd426, 2;
add.s64 %rd381, %rd134, %rd427;

	ld.global.nc.u32 %r483, [%rd381];

	bar.sync 0;
shr.s32 %r559, %r469, 31;
or.b32 %r560, %r559, -2147483648;
xor.b32 %r500, %r560, %r469;
shr.s32 %r561, %r470, 31;
or.b32 %r562, %r561, -2147483648;
xor.b32 %r504, %r562, %r470;
shr.s32 %r563, %r471, 31;
or.b32 %r564, %r563, -2147483648;
xor.b32 %r508, %r564, %r471;
shr.s32 %r565, %r472, 31;
or.b32 %r566, %r565, -2147483648;
xor.b32 %r512, %r566, %r472;
shr.s32 %r567, %r473, 31;
or.b32 %r568, %r567, -2147483648;
xor.b32 %r516, %r568, %r473;
shr.s32 %r569, %r474, 31;
or.b32 %r570, %r569, -2147483648;
xor.b32 %r520, %r570, %r474;
shr.s32 %r571, %r475, 31;
or.b32 %r572, %r571, -2147483648;
xor.b32 %r524, %r572, %r475;
shr.s32 %r573, %r476, 31;
or.b32 %r574, %r573, -2147483648;
xor.b32 %r528, %r574, %r476;
shr.s32 %r575, %r477, 31;
or.b32 %r576, %r575, -2147483648;
xor.b32 %r532, %r576, %r477;
shr.s32 %r577, %r478, 31;
or.b32 %r578, %r577, -2147483648;
xor.b32 %r536, %r578, %r478;
shr.s32 %r579, %r479, 31;
or.b32 %r580, %r579, -2147483648;
xor.b32 %r540, %r580, %r479;
shr.s32 %r581, %r480, 31;
or.b32 %r582, %r581, -2147483648;
xor.b32 %r544, %r582, %r480;
shr.s32 %r583, %r481, 31;
or.b32 %r584, %r583, -2147483648;
xor.b32 %r548, %r584, %r481;
shr.s32 %r585, %r482, 31;
or.b32 %r586, %r585, -2147483648;
xor.b32 %r552, %r586, %r482;
shr.s32 %r587, %r483, 31;
or.b32 %r588, %r587, -2147483648;
xor.b32 %r556, %r588, %r483;
cvt.s64.s32	%rd40, %r10;
mul.wide.s32 %rd428, %r10, 8;
add.s64 %rd430, %rd365, 120;
add.s64 %rd431, %rd430, %rd428;
mov.u64 %rd432, 0;
st.shared.u64 [%rd431], %rd432;
st.shared.u64 [%rd431+1024], %rd432;
st.shared.u64 [%rd431+2048], %rd432;
st.shared.u64 [%rd431+3072], %rd432;
st.shared.u64 [%rd431+4096], %rd432;

	bfe.u32 %r499, %r500, %r286, %r287;

	shr.u32 %r589, %r499, 2;
and.b32 %r590, %r499, 3;
mul.wide.u32 %rd433, %r590, 1024;
add.s64 %rd434, %rd430, %rd433;
add.s64 %rd435, %rd434, %rd428;
mul.wide.u32 %rd436, %r589, 2;
add.s64 %rd41, %rd435, %rd436;
ld.shared.u16 %r120, [%rd41];
add.s32 %r591, %r120, 1;
st.shared.u16 [%rd41], %r591;

	bfe.u32 %r503, %r504, %r286, %r287;

	and.b32 %r592, %r503, 3;
shr.u32 %r593, %r503, 2;
mul.wide.u32 %rd437, %r592, 1024;
add.s64 %rd438, %rd430, %rd437;
add.s64 %rd439, %rd438, %rd428;
mul.wide.u32 %rd440, %r593, 2;
add.s64 %rd42, %rd439, %rd440;
ld.shared.u16 %r121, [%rd42];
add.s32 %r594, %r121, 1;
st.shared.u16 [%rd42], %r594;

	bfe.u32 %r507, %r508, %r286, %r287;

	shr.u32 %r595, %r507, 2;
and.b32 %r596, %r507, 3;
mul.wide.u32 %rd441, %r596, 1024;
add.s64 %rd442, %rd430, %rd441;
add.s64 %rd443, %rd442, %rd428;
mul.wide.u32 %rd444, %r595, 2;
add.s64 %rd43, %rd443, %rd444;
ld.shared.u16 %r122, [%rd43];
add.s32 %r597, %r122, 1;
st.shared.u16 [%rd43], %r597;

	bfe.u32 %r511, %r512, %r286, %r287;

	shr.u32 %r598, %r511, 2;
and.b32 %r599, %r511, 3;
mul.wide.u32 %rd445, %r599, 1024;
add.s64 %rd446, %rd430, %rd445;
add.s64 %rd447, %rd446, %rd428;
mul.wide.u32 %rd448, %r598, 2;
add.s64 %rd44, %rd447, %rd448;
ld.shared.u16 %r123, [%rd44];
add.s32 %r600, %r123, 1;
st.shared.u16 [%rd44], %r600;

	bfe.u32 %r515, %r516, %r286, %r287;

	shr.u32 %r601, %r515, 2;
and.b32 %r602, %r515, 3;
mul.wide.u32 %rd449, %r602, 1024;
add.s64 %rd450, %rd430, %rd449;
add.s64 %rd451, %rd450, %rd428;
mul.wide.u32 %rd452, %r601, 2;
add.s64 %rd45, %rd451, %rd452;
ld.shared.u16 %r124, [%rd45];
add.s32 %r603, %r124, 1;
st.shared.u16 [%rd45], %r603;

	bfe.u32 %r519, %r520, %r286, %r287;

	shr.u32 %r604, %r519, 2;
and.b32 %r605, %r519, 3;
mul.wide.u32 %rd453, %r605, 1024;
add.s64 %rd454, %rd430, %rd453;
add.s64 %rd455, %rd454, %rd428;
mul.wide.u32 %rd456, %r604, 2;
add.s64 %rd46, %rd455, %rd456;
ld.shared.u16 %r125, [%rd46];
add.s32 %r606, %r125, 1;
st.shared.u16 [%rd46], %r606;

	bfe.u32 %r523, %r524, %r286, %r287;

	shr.u32 %r607, %r523, 2;
and.b32 %r608, %r523, 3;
mul.wide.u32 %rd457, %r608, 1024;
add.s64 %rd458, %rd430, %rd457;
add.s64 %rd459, %rd458, %rd428;
mul.wide.u32 %rd460, %r607, 2;
add.s64 %rd47, %rd459, %rd460;
ld.shared.u16 %r126, [%rd47];
add.s32 %r609, %r126, 1;
st.shared.u16 [%rd47], %r609;

	bfe.u32 %r527, %r528, %r286, %r287;

	shr.u32 %r610, %r527, 2;
and.b32 %r611, %r527, 3;
mul.wide.u32 %rd461, %r611, 1024;
add.s64 %rd462, %rd430, %rd461;
add.s64 %rd463, %rd462, %rd428;
mul.wide.u32 %rd464, %r610, 2;
add.s64 %rd48, %rd463, %rd464;
ld.shared.u16 %r127, [%rd48];
add.s32 %r612, %r127, 1;
st.shared.u16 [%rd48], %r612;

	bfe.u32 %r531, %r532, %r286, %r287;

	shr.u32 %r613, %r531, 2;
and.b32 %r614, %r531, 3;
mul.wide.u32 %rd465, %r614, 1024;
add.s64 %rd466, %rd430, %rd465;
add.s64 %rd467, %rd466, %rd428;
mul.wide.u32 %rd468, %r613, 2;
add.s64 %rd49, %rd467, %rd468;
ld.shared.u16 %r128, [%rd49];
add.s32 %r615, %r128, 1;
st.shared.u16 [%rd49], %r615;

	bfe.u32 %r535, %r536, %r286, %r287;

	shr.u32 %r616, %r535, 2;
and.b32 %r617, %r535, 3;
mul.wide.u32 %rd469, %r617, 1024;
add.s64 %rd470, %rd430, %rd469;
add.s64 %rd471, %rd470, %rd428;
mul.wide.u32 %rd472, %r616, 2;
add.s64 %rd50, %rd471, %rd472;
ld.shared.u16 %r129, [%rd50];
add.s32 %r618, %r129, 1;
st.shared.u16 [%rd50], %r618;

	bfe.u32 %r539, %r540, %r286, %r287;

	shr.u32 %r619, %r539, 2;
and.b32 %r620, %r539, 3;
mul.wide.u32 %rd473, %r620, 1024;
add.s64 %rd474, %rd430, %rd473;
add.s64 %rd475, %rd474, %rd428;
mul.wide.u32 %rd476, %r619, 2;
add.s64 %rd51, %rd475, %rd476;
ld.shared.u16 %r130, [%rd51];
add.s32 %r621, %r130, 1;
st.shared.u16 [%rd51], %r621;

	bfe.u32 %r543, %r544, %r286, %r287;

	shr.u32 %r622, %r543, 2;
and.b32 %r623, %r543, 3;
mul.wide.u32 %rd477, %r623, 1024;
add.s64 %rd478, %rd430, %rd477;
add.s64 %rd479, %rd478, %rd428;
mul.wide.u32 %rd480, %r622, 2;
add.s64 %rd52, %rd479, %rd480;
ld.shared.u16 %r131, [%rd52];
add.s32 %r624, %r131, 1;
st.shared.u16 [%rd52], %r624;

	bfe.u32 %r547, %r548, %r286, %r287;

	shr.u32 %r625, %r547, 2;
and.b32 %r626, %r547, 3;
mul.wide.u32 %rd481, %r626, 1024;
add.s64 %rd482, %rd430, %rd481;
add.s64 %rd483, %rd482, %rd428;
mul.wide.u32 %rd484, %r625, 2;
add.s64 %rd53, %rd483, %rd484;
ld.shared.u16 %r132, [%rd53];
add.s32 %r627, %r132, 1;
st.shared.u16 [%rd53], %r627;

	bfe.u32 %r551, %r552, %r286, %r287;

	shr.u32 %r628, %r551, 2;
and.b32 %r629, %r551, 3;
mul.wide.u32 %rd485, %r629, 1024;
add.s64 %rd486, %rd430, %rd485;
add.s64 %rd487, %rd486, %rd428;
mul.wide.u32 %rd488, %r628, 2;
add.s64 %rd54, %rd487, %rd488;
ld.shared.u16 %r133, [%rd54];
add.s32 %r630, %r133, 1;
st.shared.u16 [%rd54], %r630;

	bfe.u32 %r555, %r556, %r286, %r287;

	shr.u32 %r631, %r555, 2;
and.b32 %r632, %r555, 3;
mul.wide.u32 %rd489, %r632, 1024;
add.s64 %rd490, %rd430, %rd489;
add.s64 %rd491, %rd490, %rd428;
mul.wide.u32 %rd492, %r631, 2;
add.s64 %rd55, %rd491, %rd492;
ld.shared.u16 %r134, [%rd55];
add.s32 %r633, %r134, 1;
st.shared.u16 [%rd55], %r633;
bar.sync 0;
mul.lo.s64 %rd503, %rd40, 40;
add.s64 %rd505, %rd365, %rd503;
ld.shared.u64 %rd56, [%rd505+128];
ld.shared.u64 %rd57, [%rd505+120];
add.s64 %rd506, %rd56, %rd57;
ld.shared.u64 %rd58, [%rd505+136];
add.s64 %rd507, %rd506, %rd58;
ld.shared.u64 %rd59, [%rd505+144];
add.s64 %rd508, %rd507, %rd59;
ld.shared.u64 %rd509, [%rd505+152];
add.s64 %rd494, %rd508, %rd509;
mov.u32 %r635, 1;
mov.u32 %r644, 0;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd494; shfl.up.b32 lo|p, lo, %r635, %r644; shfl.up.b32 hi|p, hi, %r635, %r644; mov.b64 %rd493, {lo, hi}; @p add.u64 %rd493, %rd493, %rd494;}

	mov.u32 %r637, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd493; shfl.up.b32 lo|p, lo, %r637, %r644; shfl.up.b32 hi|p, hi, %r637, %r644; mov.b64 %rd495, {lo, hi}; @p add.u64 %rd495, %rd495, %rd493;}

	mov.u32 %r639, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd495; shfl.up.b32 lo|p, lo, %r639, %r644; shfl.up.b32 hi|p, hi, %r639, %r644; mov.b64 %rd497, {lo, hi}; @p add.u64 %rd497, %rd497, %rd495;}

	mov.u32 %r641, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd497; shfl.up.b32 lo|p, lo, %r641, %r644; shfl.up.b32 hi|p, hi, %r641, %r644; mov.b64 %rd499, {lo, hi}; @p add.u64 %rd499, %rd499, %rd497;}

	mov.u32 %r643, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd499; shfl.up.b32 lo|p, lo, %r643, %r644; shfl.up.b32 hi|p, hi, %r643, %r644; mov.b64 %rd501, {lo, hi}; @p add.u64 %rd501, %rd501, %rd499;}

	setp.ne.s32	%p82, %r634, 31;
@%p82 bra BB90_139;

st.shared.u64 [%rd39], %rd501;

BB90_139:
sub.s64 %rd62, %rd501, %rd494;
setp.lt.s32	%p1, %r10, 16;
and.b32 %r645, %r10, -32;
setp.eq.s32	%p2, %r645, 96;
setp.eq.s32	%p3, %r645, 64;
setp.eq.s32	%p4, %r645, 32;
bar.sync 0;
ld.shared.u64 %rd511, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+80];
selp.b64	%rd512, %rd511, 0, %p4;
add.s64 %rd513, %rd62, %rd512;
ld.shared.u64 %rd514, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+88];
add.s64 %rd515, %rd514, %rd511;
selp.b64	%rd516, %rd515, 0, %p3;
add.s64 %rd517, %rd513, %rd516;
ld.shared.u64 %rd518, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+96];
add.s64 %rd519, %rd515, %rd518;
selp.b64	%rd520, %rd519, 0, %p2;
add.s64 %rd521, %rd517, %rd520;
ld.shared.u64 %rd522, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+104];
add.s64 %rd523, %rd519, %rd522;
shl.b64 %rd524, %rd523, 16;
add.s64 %rd525, %rd524, %rd521;
shl.b64 %rd526, %rd523, 32;
add.s64 %rd527, %rd526, %rd525;
shl.b64 %rd528, %rd523, 48;
add.s64 %rd529, %rd528, %rd527;
add.s64 %rd530, %rd57, %rd529;
add.s64 %rd531, %rd530, %rd56;
add.s64 %rd532, %rd531, %rd58;
add.s64 %rd533, %rd532, %rd59;
mul.wide.s32 %rd534, %r10, 40;
add.s64 %rd535, %rd365, %rd534;
st.shared.u64 [%rd535+120], %rd529;
st.shared.u64 [%rd535+128], %rd530;
st.shared.u64 [%rd535+136], %rd531;
st.shared.u64 [%rd535+144], %rd532;
st.shared.u64 [%rd535+152], %rd533;
bar.sync 0;
ld.shared.u16 %r646, [%rd41];
add.s32 %r135, %r646, %r120;
ld.shared.u16 %r647, [%rd42];
add.s32 %r136, %r647, %r121;
ld.shared.u16 %r648, [%rd43];
add.s32 %r137, %r648, %r122;
ld.shared.u16 %r649, [%rd44];
add.s32 %r138, %r649, %r123;
ld.shared.u16 %r650, [%rd45];
add.s32 %r139, %r650, %r124;
ld.shared.u16 %r651, [%rd46];
add.s32 %r140, %r651, %r125;
ld.shared.u16 %r652, [%rd47];
add.s32 %r141, %r652, %r126;
ld.shared.u16 %r653, [%rd48];
add.s32 %r142, %r653, %r127;
ld.shared.u16 %r654, [%rd49];
add.s32 %r143, %r654, %r128;
ld.shared.u16 %r655, [%rd50];
add.s32 %r144, %r655, %r129;
ld.shared.u16 %r656, [%rd51];
add.s32 %r145, %r656, %r130;
ld.shared.u16 %r657, [%rd52];
add.s32 %r146, %r657, %r131;
ld.shared.u16 %r658, [%rd53];
add.s32 %r147, %r658, %r132;
ld.shared.u16 %r659, [%rd54];
add.s32 %r148, %r659, %r133;
ld.shared.u16 %r660, [%rd55];
add.s32 %r149, %r660, %r134;
@!%p1 bra BB90_141;
bra.uni BB90_140;

BB90_140:
and.b32 %r661, %r10, 3;
add.s32 %r662, %r661, 1;
shr.s32 %r663, %r10, 2;
mul.wide.u32 %rd536, %r662, 1024;
add.s64 %rd538, %rd365, %rd536;
mul.wide.s32 %rd539, %r663, 2;
add.s64 %rd540, %rd538, %rd539;
ld.shared.u16 %r1361, [%rd540+120];

BB90_141:
@%p9 bra BB90_143;

mov.u32 %r1339, 0;
mov.u32 %r1338, 1;
setp.eq.s32	%p84, %r10, 0;

	shfl.up.b32 %r664, %r1361, %r1338, %r1339;

	selp.b32	%r668, 0, %r664, %p84;
sub.s32 %r669, %r1386, %r668;
mul.wide.u32 %rd541, %r10, 4;
add.s64 %rd543, %rd365, %rd541;
st.shared.u32 [%rd543], %r669;
add.s32 %r1386, %r669, %r1361;

BB90_143:
bar.sync 0;
mul.wide.u32 %rd544, %r135, 4;
add.s64 %rd546, %rd365, 72;
add.s64 %rd64, %rd546, %rd544;
st.shared.u32 [%rd64], %r500;
mul.wide.u32 %rd547, %r136, 4;
add.s64 %rd65, %rd546, %rd547;
st.shared.u32 [%rd65], %r504;
mul.wide.u32 %rd548, %r137, 4;
add.s64 %rd66, %rd546, %rd548;
st.shared.u32 [%rd66], %r508;
mul.wide.u32 %rd549, %r138, 4;
add.s64 %rd67, %rd546, %rd549;
st.shared.u32 [%rd67], %r512;
mul.wide.u32 %rd550, %r139, 4;
add.s64 %rd68, %rd546, %rd550;
st.shared.u32 [%rd68], %r516;
mul.wide.u32 %rd551, %r140, 4;
add.s64 %rd69, %rd546, %rd551;
st.shared.u32 [%rd69], %r520;
mul.wide.u32 %rd552, %r141, 4;
add.s64 %rd70, %rd546, %rd552;
st.shared.u32 [%rd70], %r524;
mul.wide.u32 %rd553, %r142, 4;
add.s64 %rd71, %rd546, %rd553;
st.shared.u32 [%rd71], %r528;
mul.wide.u32 %rd554, %r143, 4;
add.s64 %rd72, %rd546, %rd554;
st.shared.u32 [%rd72], %r532;
mul.wide.u32 %rd555, %r144, 4;
add.s64 %rd73, %rd546, %rd555;
st.shared.u32 [%rd73], %r536;
mul.wide.u32 %rd556, %r145, 4;
add.s64 %rd74, %rd546, %rd556;
st.shared.u32 [%rd74], %r540;
mul.wide.u32 %rd557, %r146, 4;
add.s64 %rd75, %rd546, %rd557;
st.shared.u32 [%rd75], %r544;
mul.wide.u32 %rd558, %r147, 4;
add.s64 %rd76, %rd546, %rd558;
st.shared.u32 [%rd76], %r548;
mul.wide.u32 %rd559, %r148, 4;
add.s64 %rd77, %rd546, %rd559;
st.shared.u32 [%rd77], %r552;
mul.wide.u32 %rd560, %r149, 4;
add.s64 %rd78, %rd546, %rd560;
st.shared.u32 [%rd78], %r556;
bar.sync 0;
shl.b64 %rd561, %rd40, 2;
add.s64 %rd79, %rd365, %rd561;
ld.shared.u32 %r671, [%rd79+72];
ld.shared.u32 %r675, [%rd79+584];
ld.shared.u32 %r679, [%rd79+1096];
ld.shared.u32 %r683, [%rd79+1608];
ld.shared.u32 %r687, [%rd79+2120];
ld.shared.u32 %r691, [%rd79+2632];
ld.shared.u32 %r695, [%rd79+3144];
ld.shared.u32 %r699, [%rd79+3656];
ld.shared.u32 %r703, [%rd79+4168];
ld.shared.u32 %r707, [%rd79+4680];
ld.shared.u32 %r711, [%rd79+5192];
ld.shared.u32 %r715, [%rd79+5704];
ld.shared.u32 %r719, [%rd79+6216];
ld.shared.u32 %r723, [%rd79+6728];
ld.shared.u32 %r727, [%rd79+7240];

	bfe.u32 %r670, %r671, %r286, %r287;

	mul.wide.u32 %rd563, %r670, 4;
add.s64 %rd564, %rd365, %rd563;
ld.shared.u32 %r730, [%rd564];

	bfe.u32 %r674, %r675, %r286, %r287;

	mul.wide.u32 %rd565, %r674, 4;
add.s64 %rd566, %rd365, %rd565;
ld.shared.u32 %r731, [%rd566];

	bfe.u32 %r678, %r679, %r286, %r287;

	mul.wide.u32 %rd567, %r678, 4;
add.s64 %rd568, %rd365, %rd567;
ld.shared.u32 %r732, [%rd568];

	bfe.u32 %r682, %r683, %r286, %r287;

	mul.wide.u32 %rd569, %r682, 4;
add.s64 %rd570, %rd365, %rd569;
ld.shared.u32 %r733, [%rd570];

	bfe.u32 %r686, %r687, %r286, %r287;

	mul.wide.u32 %rd571, %r686, 4;
add.s64 %rd572, %rd365, %rd571;
ld.shared.u32 %r734, [%rd572];

	bfe.u32 %r690, %r691, %r286, %r287;

	mul.wide.u32 %rd573, %r690, 4;
add.s64 %rd574, %rd365, %rd573;
ld.shared.u32 %r735, [%rd574];

	bfe.u32 %r694, %r695, %r286, %r287;

	mul.wide.u32 %rd575, %r694, 4;
add.s64 %rd576, %rd365, %rd575;
ld.shared.u32 %r736, [%rd576];

	bfe.u32 %r698, %r699, %r286, %r287;

	mul.wide.u32 %rd577, %r698, 4;
add.s64 %rd578, %rd365, %rd577;
ld.shared.u32 %r737, [%rd578];

	bfe.u32 %r702, %r703, %r286, %r287;

	mul.wide.u32 %rd579, %r702, 4;
add.s64 %rd580, %rd365, %rd579;
ld.shared.u32 %r738, [%rd580];

	bfe.u32 %r706, %r707, %r286, %r287;

	mul.wide.u32 %rd581, %r706, 4;
add.s64 %rd582, %rd365, %rd581;
ld.shared.u32 %r739, [%rd582];

	bfe.u32 %r710, %r711, %r286, %r287;

	mul.wide.u32 %rd583, %r710, 4;
add.s64 %rd584, %rd365, %rd583;
ld.shared.u32 %r740, [%rd584];

	bfe.u32 %r714, %r715, %r286, %r287;

	mul.wide.u32 %rd585, %r714, 4;
add.s64 %rd586, %rd365, %rd585;
ld.shared.u32 %r741, [%rd586];

	bfe.u32 %r718, %r719, %r286, %r287;

	mul.wide.u32 %rd587, %r718, 4;
add.s64 %rd588, %rd365, %rd587;
ld.shared.u32 %r742, [%rd588];

	bfe.u32 %r722, %r723, %r286, %r287;

	mul.wide.u32 %rd589, %r722, 4;
add.s64 %rd590, %rd365, %rd589;
ld.shared.u32 %r743, [%rd590];

	bfe.u32 %r726, %r727, %r286, %r287;

	mul.wide.u32 %rd591, %r726, 4;
add.s64 %rd592, %rd365, %rd591;
ld.shared.u32 %r744, [%rd592];
shr.s32 %r745, %r671, 31;
and.b32 %r746, %r745, -2147483647;
add.s32 %r747, %r746, -1;
xor.b32 %r748, %r747, %r671;
shr.s32 %r749, %r675, 31;
and.b32 %r750, %r749, -2147483647;
add.s32 %r751, %r750, -1;
xor.b32 %r752, %r751, %r675;
shr.s32 %r753, %r679, 31;
and.b32 %r754, %r753, -2147483647;
add.s32 %r755, %r754, -1;
xor.b32 %r756, %r755, %r679;
shr.s32 %r757, %r683, 31;
and.b32 %r758, %r757, -2147483647;
add.s32 %r759, %r758, -1;
xor.b32 %r760, %r759, %r683;
shr.s32 %r761, %r687, 31;
and.b32 %r762, %r761, -2147483647;
add.s32 %r763, %r762, -1;
xor.b32 %r764, %r763, %r687;
shr.s32 %r765, %r691, 31;
and.b32 %r766, %r765, -2147483647;
add.s32 %r767, %r766, -1;
xor.b32 %r768, %r767, %r691;
shr.s32 %r769, %r695, 31;
and.b32 %r770, %r769, -2147483647;
add.s32 %r771, %r770, -1;
xor.b32 %r772, %r771, %r695;
shr.s32 %r773, %r699, 31;
and.b32 %r774, %r773, -2147483647;
add.s32 %r775, %r774, -1;
xor.b32 %r776, %r775, %r699;
shr.s32 %r777, %r703, 31;
and.b32 %r778, %r777, -2147483647;
add.s32 %r779, %r778, -1;
xor.b32 %r780, %r779, %r703;
shr.s32 %r781, %r707, 31;
and.b32 %r782, %r781, -2147483647;
add.s32 %r783, %r782, -1;
xor.b32 %r784, %r783, %r707;
shr.s32 %r785, %r711, 31;
and.b32 %r786, %r785, -2147483647;
add.s32 %r787, %r786, -1;
xor.b32 %r788, %r787, %r711;
shr.s32 %r789, %r715, 31;
and.b32 %r790, %r789, -2147483647;
add.s32 %r791, %r790, -1;
xor.b32 %r792, %r791, %r715;
shr.s32 %r793, %r719, 31;
and.b32 %r794, %r793, -2147483647;
add.s32 %r795, %r794, -1;
xor.b32 %r796, %r795, %r719;
shr.s32 %r797, %r723, 31;
and.b32 %r798, %r797, -2147483647;
add.s32 %r799, %r798, -1;
xor.b32 %r800, %r799, %r723;
shr.s32 %r801, %r727, 31;
and.b32 %r802, %r801, -2147483647;
add.s32 %r803, %r802, -1;
xor.b32 %r804, %r803, %r727;
add.s32 %r805, %r10, %r730;
cvt.s64.s32	%rd80, %r805;
mul.wide.s32 %rd594, %r805, 4;
add.s64 %rd595, %rd2, %rd594;
st.global.u32 [%rd595], %r748;
add.s32 %r806, %r10, 128;
add.s32 %r807, %r806, %r731;
cvt.s64.s32	%rd81, %r807;
mul.wide.s32 %rd596, %r807, 4;
add.s64 %rd597, %rd2, %rd596;
st.global.u32 [%rd597], %r752;
add.s32 %r808, %r806, %r732;
add.s32 %r809, %r808, 128;
cvt.s64.s32	%rd82, %r809;
mul.wide.s32 %rd598, %r809, 4;
add.s64 %rd599, %rd2, %rd598;
st.global.u32 [%rd599], %r756;
add.s32 %r810, %r806, %r733;
add.s32 %r811, %r810, 256;
cvt.s64.s32	%rd83, %r811;
mul.wide.s32 %rd600, %r811, 4;
add.s64 %rd601, %rd2, %rd600;
st.global.u32 [%rd601], %r760;
add.s32 %r812, %r806, %r734;
add.s32 %r813, %r812, 384;
cvt.s64.s32	%rd84, %r813;
mul.wide.s32 %rd602, %r813, 4;
add.s64 %rd603, %rd2, %rd602;
st.global.u32 [%rd603], %r764;
add.s32 %r814, %r806, %r735;
add.s32 %r815, %r814, 512;
cvt.s64.s32	%rd85, %r815;
mul.wide.s32 %rd604, %r815, 4;
add.s64 %rd605, %rd2, %rd604;
st.global.u32 [%rd605], %r768;
add.s32 %r816, %r806, %r736;
add.s32 %r817, %r816, 640;
cvt.s64.s32	%rd86, %r817;
mul.wide.s32 %rd606, %r817, 4;
add.s64 %rd607, %rd2, %rd606;
st.global.u32 [%rd607], %r772;
add.s32 %r818, %r806, %r737;
add.s32 %r819, %r818, 768;
cvt.s64.s32	%rd87, %r819;
mul.wide.s32 %rd608, %r819, 4;
add.s64 %rd609, %rd2, %rd608;
st.global.u32 [%rd609], %r776;
add.s32 %r820, %r806, %r738;
add.s32 %r821, %r820, 896;
cvt.s64.s32	%rd88, %r821;
mul.wide.s32 %rd610, %r821, 4;
add.s64 %rd611, %rd2, %rd610;
st.global.u32 [%rd611], %r780;
add.s32 %r822, %r806, %r739;
add.s32 %r823, %r822, 1024;
cvt.s64.s32	%rd89, %r823;
mul.wide.s32 %rd612, %r823, 4;
add.s64 %rd613, %rd2, %rd612;
st.global.u32 [%rd613], %r784;
add.s32 %r824, %r806, %r740;
add.s32 %r825, %r824, 1152;
cvt.s64.s32	%rd90, %r825;
mul.wide.s32 %rd614, %r825, 4;
add.s64 %rd615, %rd2, %rd614;
st.global.u32 [%rd615], %r788;
add.s32 %r826, %r806, %r741;
add.s32 %r827, %r826, 1280;
cvt.s64.s32	%rd91, %r827;
mul.wide.s32 %rd616, %r827, 4;
add.s64 %rd617, %rd2, %rd616;
st.global.u32 [%rd617], %r792;
add.s32 %r828, %r806, %r742;
add.s32 %r829, %r828, 1408;
cvt.s64.s32	%rd92, %r829;
mul.wide.s32 %rd618, %r829, 4;
add.s64 %rd619, %rd2, %rd618;
st.global.u32 [%rd619], %r796;
add.s32 %r830, %r806, %r743;
add.s32 %r831, %r830, 1536;
cvt.s64.s32	%rd93, %r831;
mul.wide.s32 %rd620, %r831, 4;
add.s64 %rd621, %rd2, %rd620;
st.global.u32 [%rd621], %r800;
add.s32 %r832, %r806, %r744;
add.s32 %r833, %r832, 1664;
cvt.s64.s32	%rd94, %r833;
mul.wide.s32 %rd622, %r833, 4;
add.s64 %rd623, %rd2, %rd622;
st.global.u32 [%rd623], %r804;
bar.sync 0;
add.s64 %rd624, %rd136, %rd385;

	ld.global.nc.u32 %r834, [%rd624];

	add.s64 %rd625, %rd136, %rd388;

	ld.global.nc.u32 %r835, [%rd625];

	add.s64 %rd626, %rd136, %rd391;

	ld.global.nc.u32 %r836, [%rd626];

	add.s64 %rd627, %rd136, %rd394;

	ld.global.nc.u32 %r837, [%rd627];

	add.s64 %rd628, %rd136, %rd397;

	ld.global.nc.u32 %r838, [%rd628];

	add.s64 %rd629, %rd136, %rd400;

	ld.global.nc.u32 %r839, [%rd629];

	add.s64 %rd630, %rd136, %rd403;

	ld.global.nc.u32 %r840, [%rd630];

	add.s64 %rd631, %rd136, %rd406;

	ld.global.nc.u32 %r841, [%rd631];

	add.s64 %rd632, %rd136, %rd409;

	ld.global.nc.u32 %r842, [%rd632];

	add.s64 %rd633, %rd136, %rd412;

	ld.global.nc.u32 %r843, [%rd633];

	add.s64 %rd634, %rd136, %rd415;

	ld.global.nc.u32 %r844, [%rd634];

	add.s64 %rd635, %rd136, %rd418;

	ld.global.nc.u32 %r845, [%rd635];

	add.s64 %rd636, %rd136, %rd421;

	ld.global.nc.u32 %r846, [%rd636];

	add.s64 %rd637, %rd136, %rd424;

	ld.global.nc.u32 %r847, [%rd637];

	add.s64 %rd638, %rd136, %rd427;

	ld.global.nc.u32 %r848, [%rd638];

	bar.sync 0;
st.shared.u32 [%rd64], %r834;
st.shared.u32 [%rd65], %r835;
st.shared.u32 [%rd66], %r836;
st.shared.u32 [%rd67], %r837;
st.shared.u32 [%rd68], %r838;
st.shared.u32 [%rd69], %r839;
st.shared.u32 [%rd70], %r840;
st.shared.u32 [%rd71], %r841;
st.shared.u32 [%rd72], %r842;
st.shared.u32 [%rd73], %r843;
st.shared.u32 [%rd74], %r844;
st.shared.u32 [%rd75], %r845;
st.shared.u32 [%rd76], %r846;
st.shared.u32 [%rd77], %r847;
st.shared.u32 [%rd78], %r848;
bar.sync 0;
ld.shared.f32 %f137, [%rd79+72];
ld.shared.f32 %f138, [%rd79+584];
ld.shared.f32 %f139, [%rd79+1096];
ld.shared.f32 %f140, [%rd79+1608];
ld.shared.f32 %f141, [%rd79+2120];
ld.shared.f32 %f142, [%rd79+2632];
ld.shared.f32 %f143, [%rd79+3144];
ld.shared.f32 %f144, [%rd79+3656];
ld.shared.f32 %f145, [%rd79+4168];
ld.shared.f32 %f146, [%rd79+4680];
ld.shared.f32 %f147, [%rd79+5192];
ld.shared.f32 %f148, [%rd79+5704];
ld.shared.f32 %f149, [%rd79+6216];
ld.shared.f32 %f150, [%rd79+6728];
ld.shared.f32 %f151, [%rd79+7240];
shl.b64 %rd686, %rd80, 2;
add.s64 %rd687, %rd1, %rd686;
st.global.f32 [%rd687], %f137;
shl.b64 %rd688, %rd81, 2;
add.s64 %rd689, %rd1, %rd688;
st.global.f32 [%rd689], %f138;
shl.b64 %rd690, %rd82, 2;
add.s64 %rd691, %rd1, %rd690;
st.global.f32 [%rd691], %f139;
shl.b64 %rd692, %rd83, 2;
add.s64 %rd693, %rd1, %rd692;
st.global.f32 [%rd693], %f140;
shl.b64 %rd694, %rd84, 2;
add.s64 %rd695, %rd1, %rd694;
st.global.f32 [%rd695], %f141;
shl.b64 %rd696, %rd85, 2;
add.s64 %rd697, %rd1, %rd696;
st.global.f32 [%rd697], %f142;
shl.b64 %rd698, %rd86, 2;
add.s64 %rd699, %rd1, %rd698;
st.global.f32 [%rd699], %f143;
shl.b64 %rd700, %rd87, 2;
add.s64 %rd701, %rd1, %rd700;
st.global.f32 [%rd701], %f144;
shl.b64 %rd702, %rd88, 2;
add.s64 %rd703, %rd1, %rd702;
st.global.f32 [%rd703], %f145;
shl.b64 %rd704, %rd89, 2;
add.s64 %rd705, %rd1, %rd704;
st.global.f32 [%rd705], %f146;
shl.b64 %rd706, %rd90, 2;
add.s64 %rd707, %rd1, %rd706;
st.global.f32 [%rd707], %f147;
shl.b64 %rd708, %rd91, 2;
add.s64 %rd709, %rd1, %rd708;
st.global.f32 [%rd709], %f148;
shl.b64 %rd710, %rd92, 2;
add.s64 %rd711, %rd1, %rd710;
st.global.f32 [%rd711], %f149;
shl.b64 %rd712, %rd93, 2;
add.s64 %rd713, %rd1, %rd712;
st.global.f32 [%rd713], %f150;
shl.b64 %rd714, %rd94, 2;
add.s64 %rd715, %rd1, %rd714;
st.global.f32 [%rd715], %f151;
bar.sync 0;
add.s32 %r1378, %r1377, 1920;
setp.le.s32	%p85, %r1378, %r1345;
mov.u32 %r1376, %r1377;
@%p85 bra BB90_137;

BB90_144:
setp.le.s32	%p86, %r1345, %r1376;
@%p86 bra BB90_271;

sub.s32 %r172, %r1345, %r1376;
cvt.s64.s32	%rd95, %r1376;
mad.lo.s32 %r173, %r10, -15, %r172;
mul.lo.s32 %r174, %r10, 15;
mov.u32 %r864, 2147483647;
setp.lt.s32	%p87, %r173, 1;
mov.u32 %r1415, %r864;
@%p87 bra BB90_147;

cvt.s64.s32	%rd717, %r174;
add.s64 %rd718, %rd717, %rd95;
shl.b64 %rd719, %rd718, 2;
add.s64 %rd716, %rd134, %rd719;

	ld.global.nc.u32 %r865, [%rd716];

	mov.u32 %r1415, %r865;

BB90_147:
mov.u32 %r176, %r1415;
setp.lt.s32	%p88, %r173, 2;
mov.u32 %r1414, %r864;
@%p88 bra BB90_149;

add.s32 %r868, %r174, 1;
cvt.s64.s32	%rd721, %r868;
add.s64 %rd722, %rd721, %rd95;
shl.b64 %rd723, %rd722, 2;
add.s64 %rd720, %rd134, %rd723;

	ld.global.nc.u32 %r1414, [%rd720];


BB90_149:
setp.lt.s32	%p89, %r173, 3;
mov.u32 %r1413, %r864;
@%p89 bra BB90_151;

add.s32 %r871, %r174, 2;
cvt.s64.s32	%rd725, %r871;
add.s64 %rd726, %rd725, %rd95;
shl.b64 %rd727, %rd726, 2;
add.s64 %rd724, %rd134, %rd727;

	ld.global.nc.u32 %r1413, [%rd724];


BB90_151:
setp.lt.s32	%p90, %r173, 4;
mov.u32 %r1412, %r864;
@%p90 bra BB90_153;

add.s32 %r874, %r174, 3;
cvt.s64.s32	%rd729, %r874;
add.s64 %rd730, %rd729, %rd95;
shl.b64 %rd731, %rd730, 2;
add.s64 %rd728, %rd134, %rd731;

	ld.global.nc.u32 %r1412, [%rd728];


BB90_153:
setp.lt.s32	%p91, %r173, 5;
mov.u32 %r1411, %r864;
@%p91 bra BB90_155;

add.s32 %r877, %r174, 4;
cvt.s64.s32	%rd733, %r877;
add.s64 %rd734, %rd733, %rd95;
shl.b64 %rd735, %rd734, 2;
add.s64 %rd732, %rd134, %rd735;

	ld.global.nc.u32 %r1411, [%rd732];


BB90_155:
setp.lt.s32	%p92, %r173, 6;
mov.u32 %r1410, %r864;
@%p92 bra BB90_157;

add.s32 %r880, %r174, 5;
cvt.s64.s32	%rd737, %r880;
add.s64 %rd738, %rd737, %rd95;
shl.b64 %rd739, %rd738, 2;
add.s64 %rd736, %rd134, %rd739;

	ld.global.nc.u32 %r1410, [%rd736];


BB90_157:
setp.lt.s32	%p93, %r173, 7;
mov.u32 %r1409, %r864;
@%p93 bra BB90_159;

add.s32 %r883, %r174, 6;
cvt.s64.s32	%rd741, %r883;
add.s64 %rd742, %rd741, %rd95;
shl.b64 %rd743, %rd742, 2;
add.s64 %rd740, %rd134, %rd743;

	ld.global.nc.u32 %r1409, [%rd740];


BB90_159:
setp.lt.s32	%p94, %r173, 8;
mov.u32 %r1408, %r864;
@%p94 bra BB90_161;

add.s32 %r886, %r174, 7;
cvt.s64.s32	%rd745, %r886;
add.s64 %rd746, %rd745, %rd95;
shl.b64 %rd747, %rd746, 2;
add.s64 %rd744, %rd134, %rd747;

	ld.global.nc.u32 %r1408, [%rd744];


BB90_161:
setp.lt.s32	%p95, %r173, 9;
mov.u32 %r1407, %r864;
@%p95 bra BB90_163;

add.s32 %r889, %r174, 8;
cvt.s64.s32	%rd749, %r889;
add.s64 %rd750, %rd749, %rd95;
shl.b64 %rd751, %rd750, 2;
add.s64 %rd748, %rd134, %rd751;

	ld.global.nc.u32 %r1407, [%rd748];


BB90_163:
setp.lt.s32	%p96, %r173, 10;
mov.u32 %r1406, %r864;
@%p96 bra BB90_165;

add.s32 %r892, %r174, 9;
cvt.s64.s32	%rd753, %r892;
add.s64 %rd754, %rd753, %rd95;
shl.b64 %rd755, %rd754, 2;
add.s64 %rd752, %rd134, %rd755;

	ld.global.nc.u32 %r1406, [%rd752];


BB90_165:
setp.lt.s32	%p97, %r173, 11;
mov.u32 %r1405, %r864;
@%p97 bra BB90_167;

add.s32 %r895, %r174, 10;
cvt.s64.s32	%rd757, %r895;
add.s64 %rd758, %rd757, %rd95;
shl.b64 %rd759, %rd758, 2;
add.s64 %rd756, %rd134, %rd759;

	ld.global.nc.u32 %r1405, [%rd756];


BB90_167:
setp.lt.s32	%p98, %r173, 12;
mov.u32 %r1404, %r864;
@%p98 bra BB90_169;

add.s32 %r898, %r174, 11;
cvt.s64.s32	%rd761, %r898;
add.s64 %rd762, %rd761, %rd95;
shl.b64 %rd763, %rd762, 2;
add.s64 %rd760, %rd134, %rd763;

	ld.global.nc.u32 %r1404, [%rd760];


BB90_169:
setp.lt.s32	%p99, %r173, 13;
mov.u32 %r1403, %r864;
@%p99 bra BB90_171;

add.s32 %r901, %r174, 12;
cvt.s64.s32	%rd765, %r901;
add.s64 %rd766, %rd765, %rd95;
shl.b64 %rd767, %rd766, 2;
add.s64 %rd764, %rd134, %rd767;

	ld.global.nc.u32 %r1403, [%rd764];


BB90_171:
setp.lt.s32	%p100, %r173, 14;
mov.u32 %r1402, %r864;
@%p100 bra BB90_173;

add.s32 %r904, %r174, 13;
cvt.s64.s32	%rd769, %r904;
add.s64 %rd770, %rd769, %rd95;
shl.b64 %rd771, %rd770, 2;
add.s64 %rd768, %rd134, %rd771;

	ld.global.nc.u32 %r1402, [%rd768];


BB90_173:
setp.lt.s32	%p101, %r173, 15;
mov.u32 %r1401, %r864;
@%p101 bra BB90_175;

add.s32 %r907, %r174, 14;
cvt.s64.s32	%rd773, %r907;
add.s64 %rd774, %rd773, %rd95;
shl.b64 %rd775, %rd774, 2;
add.s64 %rd772, %rd134, %rd775;

	ld.global.nc.u32 %r1401, [%rd772];


BB90_175:
bar.sync 0;
shr.s32 %r968, %r176, 31;
or.b32 %r969, %r968, -2147483648;
xor.b32 %r909, %r969, %r176;
shr.s32 %r970, %r1414, 31;
or.b32 %r971, %r970, -2147483648;
xor.b32 %r913, %r971, %r1414;
shr.s32 %r972, %r1413, 31;
or.b32 %r973, %r972, -2147483648;
xor.b32 %r917, %r973, %r1413;
shr.s32 %r974, %r1412, 31;
or.b32 %r975, %r974, -2147483648;
xor.b32 %r921, %r975, %r1412;
shr.s32 %r976, %r1411, 31;
or.b32 %r977, %r976, -2147483648;
xor.b32 %r925, %r977, %r1411;
shr.s32 %r978, %r1410, 31;
or.b32 %r979, %r978, -2147483648;
xor.b32 %r929, %r979, %r1410;
shr.s32 %r980, %r1409, 31;
or.b32 %r981, %r980, -2147483648;
xor.b32 %r933, %r981, %r1409;
shr.s32 %r982, %r1408, 31;
or.b32 %r983, %r982, -2147483648;
xor.b32 %r937, %r983, %r1408;
shr.s32 %r984, %r1407, 31;
or.b32 %r985, %r984, -2147483648;
xor.b32 %r941, %r985, %r1407;
shr.s32 %r986, %r1406, 31;
or.b32 %r987, %r986, -2147483648;
xor.b32 %r945, %r987, %r1406;
shr.s32 %r988, %r1405, 31;
or.b32 %r989, %r988, -2147483648;
xor.b32 %r949, %r989, %r1405;
shr.s32 %r990, %r1404, 31;
or.b32 %r991, %r990, -2147483648;
xor.b32 %r953, %r991, %r1404;
shr.s32 %r992, %r1403, 31;
or.b32 %r993, %r992, -2147483648;
xor.b32 %r957, %r993, %r1403;
shr.s32 %r994, %r1402, 31;
or.b32 %r995, %r994, -2147483648;
xor.b32 %r961, %r995, %r1402;
shr.s32 %r996, %r1401, 31;
or.b32 %r997, %r996, -2147483648;
xor.b32 %r965, %r997, %r1401;
cvt.s64.s32	%rd96, %r10;
mul.wide.s32 %rd776, %r10, 8;
mov.u64 %rd777, _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage;
add.s64 %rd778, %rd777, 120;
add.s64 %rd779, %rd778, %rd776;
mov.u64 %rd780, 0;
st.shared.u64 [%rd779], %rd780;
st.shared.u64 [%rd779+1024], %rd780;
st.shared.u64 [%rd779+2048], %rd780;
st.shared.u64 [%rd779+3072], %rd780;
st.shared.u64 [%rd779+4096], %rd780;

	bfe.u32 %r908, %r909, %r286, %r287;

	shr.u32 %r998, %r908, 2;
and.b32 %r999, %r908, 3;
mul.wide.u32 %rd781, %r999, 1024;
add.s64 %rd782, %rd778, %rd781;
add.s64 %rd783, %rd782, %rd776;
mul.wide.u32 %rd784, %r998, 2;
add.s64 %rd97, %rd783, %rd784;
ld.shared.u16 %r220, [%rd97];
add.s32 %r1000, %r220, 1;
st.shared.u16 [%rd97], %r1000;

	bfe.u32 %r912, %r913, %r286, %r287;

	and.b32 %r1001, %r912, 3;
shr.u32 %r1002, %r912, 2;
mul.wide.u32 %rd785, %r1001, 1024;
add.s64 %rd786, %rd778, %rd785;
add.s64 %rd787, %rd786, %rd776;
mul.wide.u32 %rd788, %r1002, 2;
add.s64 %rd98, %rd787, %rd788;
ld.shared.u16 %r221, [%rd98];
add.s32 %r1003, %r221, 1;
st.shared.u16 [%rd98], %r1003;

	bfe.u32 %r916, %r917, %r286, %r287;

	shr.u32 %r1004, %r916, 2;
and.b32 %r1005, %r916, 3;
mul.wide.u32 %rd789, %r1005, 1024;
add.s64 %rd790, %rd778, %rd789;
add.s64 %rd791, %rd790, %rd776;
mul.wide.u32 %rd792, %r1004, 2;
add.s64 %rd99, %rd791, %rd792;
ld.shared.u16 %r222, [%rd99];
add.s32 %r1006, %r222, 1;
st.shared.u16 [%rd99], %r1006;

	bfe.u32 %r920, %r921, %r286, %r287;

	shr.u32 %r1007, %r920, 2;
and.b32 %r1008, %r920, 3;
mul.wide.u32 %rd793, %r1008, 1024;
add.s64 %rd794, %rd778, %rd793;
add.s64 %rd795, %rd794, %rd776;
mul.wide.u32 %rd796, %r1007, 2;
add.s64 %rd100, %rd795, %rd796;
ld.shared.u16 %r223, [%rd100];
add.s32 %r1009, %r223, 1;
st.shared.u16 [%rd100], %r1009;

	bfe.u32 %r924, %r925, %r286, %r287;

	shr.u32 %r1010, %r924, 2;
and.b32 %r1011, %r924, 3;
mul.wide.u32 %rd797, %r1011, 1024;
add.s64 %rd798, %rd778, %rd797;
add.s64 %rd799, %rd798, %rd776;
mul.wide.u32 %rd800, %r1010, 2;
add.s64 %rd101, %rd799, %rd800;
ld.shared.u16 %r224, [%rd101];
add.s32 %r1012, %r224, 1;
st.shared.u16 [%rd101], %r1012;

	bfe.u32 %r928, %r929, %r286, %r287;

	shr.u32 %r1013, %r928, 2;
and.b32 %r1014, %r928, 3;
mul.wide.u32 %rd801, %r1014, 1024;
add.s64 %rd802, %rd778, %rd801;
add.s64 %rd803, %rd802, %rd776;
mul.wide.u32 %rd804, %r1013, 2;
add.s64 %rd102, %rd803, %rd804;
ld.shared.u16 %r225, [%rd102];
add.s32 %r1015, %r225, 1;
st.shared.u16 [%rd102], %r1015;

	bfe.u32 %r932, %r933, %r286, %r287;

	shr.u32 %r1016, %r932, 2;
and.b32 %r1017, %r932, 3;
mul.wide.u32 %rd805, %r1017, 1024;
add.s64 %rd806, %rd778, %rd805;
add.s64 %rd807, %rd806, %rd776;
mul.wide.u32 %rd808, %r1016, 2;
add.s64 %rd103, %rd807, %rd808;
ld.shared.u16 %r226, [%rd103];
add.s32 %r1018, %r226, 1;
st.shared.u16 [%rd103], %r1018;

	bfe.u32 %r936, %r937, %r286, %r287;

	shr.u32 %r1019, %r936, 2;
and.b32 %r1020, %r936, 3;
mul.wide.u32 %rd809, %r1020, 1024;
add.s64 %rd810, %rd778, %rd809;
add.s64 %rd811, %rd810, %rd776;
mul.wide.u32 %rd812, %r1019, 2;
add.s64 %rd104, %rd811, %rd812;
ld.shared.u16 %r227, [%rd104];
add.s32 %r1021, %r227, 1;
st.shared.u16 [%rd104], %r1021;

	bfe.u32 %r940, %r941, %r286, %r287;

	shr.u32 %r1022, %r940, 2;
and.b32 %r1023, %r940, 3;
mul.wide.u32 %rd813, %r1023, 1024;
add.s64 %rd814, %rd778, %rd813;
add.s64 %rd815, %rd814, %rd776;
mul.wide.u32 %rd816, %r1022, 2;
add.s64 %rd105, %rd815, %rd816;
ld.shared.u16 %r228, [%rd105];
add.s32 %r1024, %r228, 1;
st.shared.u16 [%rd105], %r1024;

	bfe.u32 %r944, %r945, %r286, %r287;

	shr.u32 %r1025, %r944, 2;
and.b32 %r1026, %r944, 3;
mul.wide.u32 %rd817, %r1026, 1024;
add.s64 %rd818, %rd778, %rd817;
add.s64 %rd819, %rd818, %rd776;
mul.wide.u32 %rd820, %r1025, 2;
add.s64 %rd106, %rd819, %rd820;
ld.shared.u16 %r229, [%rd106];
add.s32 %r1027, %r229, 1;
st.shared.u16 [%rd106], %r1027;

	bfe.u32 %r948, %r949, %r286, %r287;

	shr.u32 %r1028, %r948, 2;
and.b32 %r1029, %r948, 3;
mul.wide.u32 %rd821, %r1029, 1024;
add.s64 %rd822, %rd778, %rd821;
add.s64 %rd823, %rd822, %rd776;
mul.wide.u32 %rd824, %r1028, 2;
add.s64 %rd107, %rd823, %rd824;
ld.shared.u16 %r230, [%rd107];
add.s32 %r1030, %r230, 1;
st.shared.u16 [%rd107], %r1030;

	bfe.u32 %r952, %r953, %r286, %r287;

	shr.u32 %r1031, %r952, 2;
and.b32 %r1032, %r952, 3;
mul.wide.u32 %rd825, %r1032, 1024;
add.s64 %rd826, %rd778, %rd825;
add.s64 %rd827, %rd826, %rd776;
mul.wide.u32 %rd828, %r1031, 2;
add.s64 %rd108, %rd827, %rd828;
ld.shared.u16 %r231, [%rd108];
add.s32 %r1033, %r231, 1;
st.shared.u16 [%rd108], %r1033;

	bfe.u32 %r956, %r957, %r286, %r287;

	shr.u32 %r1034, %r956, 2;
and.b32 %r1035, %r956, 3;
mul.wide.u32 %rd829, %r1035, 1024;
add.s64 %rd830, %rd778, %rd829;
add.s64 %rd831, %rd830, %rd776;
mul.wide.u32 %rd832, %r1034, 2;
add.s64 %rd109, %rd831, %rd832;
ld.shared.u16 %r232, [%rd109];
add.s32 %r1036, %r232, 1;
st.shared.u16 [%rd109], %r1036;

	bfe.u32 %r960, %r961, %r286, %r287;

	shr.u32 %r1037, %r960, 2;
and.b32 %r1038, %r960, 3;
mul.wide.u32 %rd833, %r1038, 1024;
add.s64 %rd834, %rd778, %rd833;
add.s64 %rd835, %rd834, %rd776;
mul.wide.u32 %rd836, %r1037, 2;
add.s64 %rd110, %rd835, %rd836;
ld.shared.u16 %r233, [%rd110];
add.s32 %r1039, %r233, 1;
st.shared.u16 [%rd110], %r1039;

	bfe.u32 %r964, %r965, %r286, %r287;

	shr.u32 %r1040, %r964, 2;
and.b32 %r1041, %r964, 3;
mul.wide.u32 %rd837, %r1041, 1024;
add.s64 %rd838, %rd778, %rd837;
add.s64 %rd839, %rd838, %rd776;
mul.wide.u32 %rd840, %r1040, 2;
add.s64 %rd111, %rd839, %rd840;
ld.shared.u16 %r234, [%rd111];
add.s32 %r1042, %r234, 1;
st.shared.u16 [%rd111], %r1042;
bar.sync 0;
mul.lo.s64 %rd851, %rd96, 40;
add.s64 %rd853, %rd777, %rd851;
ld.shared.u64 %rd112, [%rd853+128];
ld.shared.u64 %rd113, [%rd853+120];
add.s64 %rd854, %rd112, %rd113;
ld.shared.u64 %rd114, [%rd853+136];
add.s64 %rd855, %rd854, %rd114;
ld.shared.u64 %rd115, [%rd853+144];
add.s64 %rd856, %rd855, %rd115;
ld.shared.u64 %rd857, [%rd853+152];
add.s64 %rd842, %rd856, %rd857;

	mov.u32 %r1043, %laneid;

	mov.u32 %r1044, 1;
mov.u32 %r1053, 0;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd842; shfl.up.b32 lo|p, lo, %r1044, %r1053; shfl.up.b32 hi|p, hi, %r1044, %r1053; mov.b64 %rd841, {lo, hi}; @p add.u64 %rd841, %rd841, %rd842;}

	mov.u32 %r1046, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd841; shfl.up.b32 lo|p, lo, %r1046, %r1053; shfl.up.b32 hi|p, hi, %r1046, %r1053; mov.b64 %rd843, {lo, hi}; @p add.u64 %rd843, %rd843, %rd841;}

	mov.u32 %r1048, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd843; shfl.up.b32 lo|p, lo, %r1048, %r1053; shfl.up.b32 hi|p, hi, %r1048, %r1053; mov.b64 %rd845, {lo, hi}; @p add.u64 %rd845, %rd845, %rd843;}

	mov.u32 %r1050, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd845; shfl.up.b32 lo|p, lo, %r1050, %r1053; shfl.up.b32 hi|p, hi, %r1050, %r1053; mov.b64 %rd847, {lo, hi}; @p add.u64 %rd847, %rd847, %rd845;}

	mov.u32 %r1052, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd847; shfl.up.b32 lo|p, lo, %r1052, %r1053; shfl.up.b32 hi|p, hi, %r1052, %r1053; mov.b64 %rd849, {lo, hi}; @p add.u64 %rd849, %rd849, %rd847;}

	setp.ne.s32	%p102, %r1043, 31;
@%p102 bra BB90_177;

shr.s32 %r1055, %r10, 31;
shr.u32 %r1056, %r1055, 27;
add.s32 %r1057, %r10, %r1056;
shr.s32 %r1058, %r1057, 5;
mul.wide.s32 %rd858, %r1058, 8;
add.s64 %rd860, %rd777, %rd858;
st.shared.u64 [%rd860+80], %rd849;

BB90_177:
sub.s64 %rd118, %rd849, %rd842;
bar.sync 0;
and.b32 %r1059, %r10, -32;
setp.eq.s32	%p103, %r1059, 32;
ld.shared.u64 %rd862, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+80];
selp.b64	%rd863, %rd862, 0, %p103;
add.s64 %rd864, %rd118, %rd863;
ld.shared.u64 %rd865, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+88];
add.s64 %rd866, %rd865, %rd862;
setp.eq.s32	%p104, %r1059, 64;
selp.b64	%rd867, %rd866, 0, %p104;
add.s64 %rd868, %rd864, %rd867;
ld.shared.u64 %rd869, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+96];
add.s64 %rd870, %rd866, %rd869;
setp.eq.s32	%p105, %r1059, 96;
selp.b64	%rd871, %rd870, 0, %p105;
add.s64 %rd872, %rd868, %rd871;
ld.shared.u64 %rd873, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+104];
add.s64 %rd874, %rd870, %rd873;
shl.b64 %rd875, %rd874, 16;
add.s64 %rd876, %rd875, %rd872;
shl.b64 %rd877, %rd874, 32;
add.s64 %rd878, %rd877, %rd876;
shl.b64 %rd879, %rd874, 48;
add.s64 %rd880, %rd879, %rd878;
add.s64 %rd881, %rd113, %rd880;
add.s64 %rd882, %rd881, %rd112;
add.s64 %rd883, %rd882, %rd114;
add.s64 %rd884, %rd883, %rd115;
mul.wide.s32 %rd885, %r10, 40;
add.s64 %rd886, %rd777, %rd885;
st.shared.u64 [%rd886+120], %rd880;
st.shared.u64 [%rd886+128], %rd881;
st.shared.u64 [%rd886+136], %rd882;
st.shared.u64 [%rd886+144], %rd883;
st.shared.u64 [%rd886+152], %rd884;
bar.sync 0;
ld.shared.u16 %r1061, [%rd97];
add.s32 %r236, %r1061, %r220;
ld.shared.u16 %r1062, [%rd98];
add.s32 %r237, %r1062, %r221;
ld.shared.u16 %r1063, [%rd99];
add.s32 %r238, %r1063, %r222;
ld.shared.u16 %r1064, [%rd100];
add.s32 %r239, %r1064, %r223;
ld.shared.u16 %r1065, [%rd101];
add.s32 %r240, %r1065, %r224;
ld.shared.u16 %r1066, [%rd102];
add.s32 %r241, %r1066, %r225;
ld.shared.u16 %r1067, [%rd103];
add.s32 %r242, %r1067, %r226;
ld.shared.u16 %r1068, [%rd104];
add.s32 %r243, %r1068, %r227;
ld.shared.u16 %r1069, [%rd105];
add.s32 %r244, %r1069, %r228;
ld.shared.u16 %r1070, [%rd106];
add.s32 %r245, %r1070, %r229;
ld.shared.u16 %r1071, [%rd107];
add.s32 %r246, %r1071, %r230;
ld.shared.u16 %r1072, [%rd108];
add.s32 %r247, %r1072, %r231;
ld.shared.u16 %r1073, [%rd109];
add.s32 %r248, %r1073, %r232;
ld.shared.u16 %r1074, [%rd110];
add.s32 %r249, %r1074, %r233;
ld.shared.u16 %r1075, [%rd111];
add.s32 %r250, %r1075, %r234;
setp.gt.s32	%p106, %r10, 15;
@%p106 bra BB90_179;

and.b32 %r1077, %r10, 3;
shr.s32 %r1078, %r10, 2;
add.s32 %r1079, %r1077, 1;
mul.wide.u32 %rd887, %r1079, 1024;
add.s64 %rd889, %rd777, %rd887;
mul.wide.s32 %rd890, %r1078, 2;
add.s64 %rd891, %rd889, %rd890;
ld.shared.u16 %r1416, [%rd891+120];

BB90_179:
@%p9 bra BB90_181;

mov.u32 %r1344, 0;
mov.u32 %r1343, 1;

	shfl.up.b32 %r1081, %r1416, %r1343, %r1344;

	setp.eq.s32	%p108, %r10, 0;
selp.b32	%r1086, 0, %r1081, %p108;
sub.s32 %r1087, %r1386, %r1086;
mul.wide.u32 %rd892, %r10, 4;
add.s64 %rd894, %rd777, %rd892;
st.shared.u32 [%rd894], %r1087;

BB90_181:
bar.sync 0;
mul.wide.u32 %rd895, %r236, 4;
add.s64 %rd897, %rd777, 72;
add.s64 %rd119, %rd897, %rd895;
st.shared.u32 [%rd119], %r909;
mul.wide.u32 %rd898, %r237, 4;
add.s64 %rd120, %rd897, %rd898;
st.shared.u32 [%rd120], %r913;
mul.wide.u32 %rd899, %r238, 4;
add.s64 %rd121, %rd897, %rd899;
st.shared.u32 [%rd121], %r917;
mul.wide.u32 %rd900, %r239, 4;
add.s64 %rd122, %rd897, %rd900;
st.shared.u32 [%rd122], %r921;
mul.wide.u32 %rd901, %r240, 4;
add.s64 %rd123, %rd897, %rd901;
st.shared.u32 [%rd123], %r925;
mul.wide.u32 %rd902, %r241, 4;
add.s64 %rd124, %rd897, %rd902;
st.shared.u32 [%rd124], %r929;
mul.wide.u32 %rd903, %r242, 4;
add.s64 %rd125, %rd897, %rd903;
st.shared.u32 [%rd125], %r933;
mul.wide.u32 %rd904, %r243, 4;
add.s64 %rd126, %rd897, %rd904;
st.shared.u32 [%rd126], %r937;
mul.wide.u32 %rd905, %r244, 4;
add.s64 %rd127, %rd897, %rd905;
st.shared.u32 [%rd127], %r941;
mul.wide.u32 %rd906, %r245, 4;
add.s64 %rd128, %rd897, %rd906;
st.shared.u32 [%rd128], %r945;
mul.wide.u32 %rd907, %r246, 4;
add.s64 %rd129, %rd897, %rd907;
st.shared.u32 [%rd129], %r949;
mul.wide.u32 %rd908, %r247, 4;
add.s64 %rd130, %rd897, %rd908;
st.shared.u32 [%rd130], %r953;
mul.wide.u32 %rd909, %r248, 4;
add.s64 %rd131, %rd897, %rd909;
st.shared.u32 [%rd131], %r957;
mul.wide.u32 %rd910, %r249, 4;
add.s64 %rd132, %rd897, %rd910;
st.shared.u32 [%rd132], %r961;
mul.wide.u32 %rd911, %r250, 4;
add.s64 %rd133, %rd897, %rd911;
st.shared.u32 [%rd133], %r965;
bar.sync 0;
ld.param.u32 %r1341, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7];
ld.param.u32 %r1340, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EffiE21PtxAltDownsweepPolicyELb0EffiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6];
mul.wide.s32 %rd912, %r10, 4;
add.s64 %rd914, %rd777, %rd912;
ld.shared.u32 %r253, [%rd914+72];
add.s32 %r254, %r10, 128;
ld.shared.u32 %r255, [%rd914+584];
ld.shared.u32 %r256, [%rd914+1096];
ld.shared.u32 %r257, [%rd914+1608];
ld.shared.u32 %r258, [%rd914+2120];
ld.shared.u32 %r259, [%rd914+2632];
ld.shared.u32 %r260, [%rd914+3144];
ld.shared.u32 %r261, [%rd914+3656];
ld.shared.u32 %r262, [%rd914+4168];
ld.shared.u32 %r263, [%rd914+4680];
ld.shared.u32 %r264, [%rd914+5192];
ld.shared.u32 %r265, [%rd914+5704];
ld.shared.u32 %r266, [%rd914+6216];
ld.shared.u32 %r267, [%rd914+6728];
ld.shared.u32 %r268, [%rd914+7240];

	bfe.u32 %r1088, %r253, %r1340, %r1341;

	mul.wide.u32 %rd915, %r1088, 4;
add.s64 %rd916, %rd777, %rd915;
ld.shared.u32 %r269, [%rd916];

	bfe.u32 %r1092, %r255, %r1340, %r1341;

	mul.wide.u32 %rd917, %r1092, 4;
add.s64 %rd918, %rd777, %rd917;
ld.shared.u32 %r270, [%rd918];

	bfe.u32 %r1096, %r256, %r1340, %r1341;

	mul.wide.u32 %rd919, %r1096, 4;
add.s64 %rd920, %rd777, %rd919;
ld.shared.u32 %r271, [%rd920];

	bfe.u32 %r1100, %r257, %r1340, %r1341;

	mul.wide.u32 %rd921, %r1100, 4;
add.s64 %rd922, %rd777, %rd921;
ld.shared.u32 %r272, [%rd922];

	bfe.u32 %r1104, %r258, %r1340, %r1341;

	mul.wide.u32 %rd923, %r1104, 4;
add.s64 %rd924, %rd777, %rd923;
ld.shared.u32 %r273, [%rd924];

	bfe.u32 %r1108, %r259, %r1340, %r1341;

	mul.wide.u32 %rd925, %r1108, 4;
add.s64 %rd926, %rd777, %rd925;
ld.shared.u32 %r274, [%rd926];

	bfe.u32 %r1112, %r260, %r1340, %r1341;

	mul.wide.u32 %rd927, %r1112, 4;
add.s64 %rd928, %rd777, %rd927;
ld.shared.u32 %r275, [%rd928];

	bfe.u32 %r1116, %r261, %r1340, %r1341;

	mul.wide.u32 %rd929, %r1116, 4;
add.s64 %rd930, %rd777, %rd929;
ld.shared.u32 %r276, [%rd930];

	bfe.u32 %r1120, %r262, %r1340, %r1341;

	mul.wide.u32 %rd931, %r1120, 4;
add.s64 %rd932, %rd777, %rd931;
ld.shared.u32 %r277, [%rd932];

	bfe.u32 %r1124, %r263, %r1340, %r1341;

	mul.wide.u32 %rd933, %r1124, 4;
add.s64 %rd934, %rd777, %rd933;
ld.shared.u32 %r278, [%rd934];

	bfe.u32 %r1128, %r264, %r1340, %r1341;

	mul.wide.u32 %rd935, %r1128, 4;
add.s64 %rd936, %rd777, %rd935;
ld.shared.u32 %r279, [%rd936];

	bfe.u32 %r1132, %r265, %r1340, %r1341;

	mul.wide.u32 %rd937, %r1132, 4;
add.s64 %rd938, %rd777, %rd937;
ld.shared.u32 %r280, [%rd938];

	bfe.u32 %r1136, %r266, %r1340, %r1341;

	mul.wide.u32 %rd939, %r1136, 4;
add.s64 %rd940, %rd777, %rd939;
ld.shared.u32 %r281, [%rd940];

	bfe.u32 %r1140, %r267, %r1340, %r1341;

	mul.wide.u32 %rd941, %r1140, 4;
add.s64 %rd942, %rd777, %rd941;
ld.shared.u32 %r282, [%rd942];

	bfe.u32 %r1144, %r268, %r1340, %r1341;

	mul.wide.u32 %rd943, %r1144, 4;
add.s64 %rd944, %rd777, %rd943;
ld.shared.u32 %r283, [%rd944];
setp.ge.s32	%p109, %r10, %r172;
@%p109 bra BB90_183;

shr.s32 %r1149, %r253, 31;
and.b32 %r1150, %r1149, -2147483647;
add.s32 %r1151, %r1150, -1;
xor.b32 %r1152, %r1151, %r253;
add.s32 %r1154, %r10, %r269;
mul.wide.s32 %rd946, %r1154, 4;
add.s64 %rd947, %rd2, %rd946;
st.global.u32 [%rd947], %r1152;

BB90_183:
setp.ge.s32	%p110, %r254, %r172;
@%p110 bra BB90_185;

shr.s32 %r1155, %r255, 31;
and.b32 %r1156, %r1155, -2147483647;
add.s32 %r1157, %r1156, -1;
xor.b32 %r1158, %r1157, %r255;
add.s32 %r1159, %r254, %r270;
mul.wide.s32 %rd949, %r1159, 4;
add.s64 %rd950, %rd2, %rd949;
st.global.u32 [%rd950], %r1158;

BB90_185:
add.s32 %r1160, %r254, 128;
setp.ge.s32	%p111, %r1160, %r172;
@%p111 bra BB90_187;

shr.s32 %r1161, %r256, 31;
and.b32 %r1162, %r1161, -2147483647;
add.s32 %r1163, %r1162, -1;
xor.b32 %r1164, %r1163, %r256;
add.s32 %r1165, %r254, %r271;
add.s32 %r1166, %r1165, 128;
mul.wide.s32 %rd952, %r1166, 4;
add.s64 %rd953, %rd2, %rd952;
st.global.u32 [%rd953], %r1164;

BB90_187:
add.s32 %r1167, %r254, 256;
setp.ge.s32	%p112, %r1167, %r172;
@%p112 bra BB90_189;

shr.s32 %r1168, %r257, 31;
and.b32 %r1169, %r1168, -2147483647;
add.s32 %r1170, %r1169, -1;
xor.b32 %r1171, %r1170, %r257;
add.s32 %r1172, %r254, %r272;
add.s32 %r1173, %r1172, 256;
mul.wide.s32 %rd955, %r1173, 4;
add.s64 %rd956, %rd2, %rd955;
st.global.u32 [%rd956], %r1171;

BB90_189:
add.s32 %r1174, %r254, 384;
setp.ge.s32	%p113, %r1174, %r172;
@%p113 bra BB90_191;

shr.s32 %r1175, %r258, 31;
and.b32 %r1176, %r1175, -2147483647;
add.s32 %r1177, %r1176, -1;
xor.b32 %r1178, %r1177, %r258;
add.s32 %r1179, %r254, %r273;
add.s32 %r1180, %r1179, 384;
mul.wide.s32 %rd958, %r1180, 4;
add.s64 %rd959, %rd2, %rd958;
st.global.u32 [%rd959], %r1178;

BB90_191:
add.s32 %r1181, %r254, 512;
setp.ge.s32	%p114, %r1181, %r172;
@%p114 bra BB90_193;

shr.s32 %r1182, %r259, 31;
and.b32 %r1183, %r1182, -2147483647;
add.s32 %r1184, %r1183, -1;
xor.b32 %r1185, %r1184, %r259;
add.s32 %r1186, %r254, %r274;
add.s32 %r1187, %r1186, 512;
mul.wide.s32 %rd961, %r1187, 4;
add.s64 %rd962, %rd2, %rd961;
st.global.u32 [%rd962], %r1185;

BB90_193:
add.s32 %r1188, %r254, 640;
setp.ge.s32	%p115, %r1188, %r172;
@%p115 bra BB90_195;

shr.s32 %r1189, %r260, 31;
and.b32 %r1190, %r1189, -2147483647;
add.s32 %r1191, %r1190, -1;
xor.b32 %r1192, %r1191, %r260;
add.s32 %r1193, %r254, %r275;
add.s32 %r1194, %r1193, 640;
mul.wide.s32 %rd964, %r1194, 4;
add.s64 %rd965, %rd2, %rd964;
st.global.u32 [%rd965], %r1192;

BB90_195:
add.s32 %r1195, %r254, 768;
setp.ge.s32	%p116, %r1195, %r172;
@%p116 bra BB90_197;

shr.s32 %r1196, %r261, 31;
and.b32 %r1197, %r1196, -2147483647;
add.s32 %r1198, %r1197, -1;
xor.b32 %r1199, %r1198, %r261;
add.s32 %r1200, %r254, %r276;
add.s32 %r1201, %r1200, 768;
mul.wide.s32 %rd967, %r1201, 4;
add.s64 %rd968, %rd2, %rd967;
st.global.u32 [%rd968], %r1199;

BB90_197:
add.s32 %r1202, %r254, 896;
setp.ge.s32	%p117, %r1202, %r172;
@%p117 bra BB90_199;

shr.s32 %r1203, %r262, 31;
and.b32 %r1204, %r1203, -2147483647;
add.s32 %r1205, %r1204, -1;
xor.b32 %r1206, %r1205, %r262;
add.s32 %r1207, %r254, %r277;
add.s32 %r1208, %r1207, 896;
mul.wide.s32 %rd970, %r1208, 4;
add.s64 %rd971, %rd2, %rd970;
st.global.u32 [%rd971], %r1206;

BB90_199:
add.s32 %r1209, %r254, 1024;
setp.ge.s32	%p118, %r1209, %r172;
@%p118 bra BB90_201;

shr.s32 %r1210, %r263, 31;
and.b32 %r1211, %r1210, -2147483647;
add.s32 %r1212, %r1211, -1;
xor.b32 %r1213, %r1212, %r263;
add.s32 %r1214, %r254, %r278;
add.s32 %r1215, %r1214, 1024;
mul.wide.s32 %rd973, %r1215, 4;
add.s64 %rd974, %rd2, %rd973;
st.global.u32 [%rd974], %r1213;

BB90_201:
add.s32 %r1216, %r254, 1152;
setp.ge.s32	%p119, %r1216, %r172;
@%p119 bra BB90_203;

shr.s32 %r1217, %r264, 31;
and.b32 %r1218, %r1217, -2147483647;
add.s32 %r1219, %r1218, -1;
xor.b32 %r1220, %r1219, %r264;
add.s32 %r1221, %r254, %r279;
add.s32 %r1222, %r1221, 1152;
mul.wide.s32 %rd976, %r1222, 4;
add.s64 %rd977, %rd2, %rd976;
st.global.u32 [%rd977], %r1220;

BB90_203:
add.s32 %r1223, %r254, 1280;
setp.ge.s32	%p120, %r1223, %r172;
@%p120 bra BB90_205;

shr.s32 %r1224, %r265, 31;
and.b32 %r1225, %r1224, -2147483647;
add.s32 %r1226, %r1225, -1;
xor.b32 %r1227, %r1226, %r265;
add.s32 %r1228, %r254, %r280;
add.s32 %r1229, %r1228, 1280;
mul.wide.s32 %rd979, %r1229, 4;
add.s64 %rd980, %rd2, %rd979;
st.global.u32 [%rd980], %r1227;

BB90_205:
add.s32 %r1230, %r254, 1408;
setp.ge.s32	%p121, %r1230, %r172;
@%p121 bra BB90_207;

shr.s32 %r1231, %r266, 31;
and.b32 %r1232, %r1231, -2147483647;
add.s32 %r1233, %r1232, -1;
xor.b32 %r1234, %r1233, %r266;
add.s32 %r1235, %r254, %r281;
add.s32 %r1236, %r1235, 1408;
mul.wide.s32 %rd982, %r1236, 4;
add.s64 %rd983, %rd2, %rd982;
st.global.u32 [%rd983], %r1234;

BB90_207:
add.s32 %r1237, %r254, 1536;
setp.ge.s32	%p122, %r1237, %r172;
@%p122 bra BB90_209;

shr.s32 %r1238, %r267, 31;
and.b32 %r1239, %r1238, -2147483647;
add.s32 %r1240, %r1239, -1;
xor.b32 %r1241, %r1240, %r267;
add.s32 %r1242, %r254, %r282;
add.s32 %r1243, %r1242, 1536;
mul.wide.s32 %rd985, %r1243, 4;
add.s64 %rd986, %rd2, %rd985;
st.global.u32 [%rd986], %r1241;

BB90_209:
add.s32 %r1244, %r254, 1664;
setp.ge.s32	%p123, %r1244, %r172;
@%p123 bra BB90_211;

shr.s32 %r1245, %r268, 31;
and.b32 %r1246, %r1245, -2147483647;
add.s32 %r1247, %r1246, -1;
xor.b32 %r1248, %r1247, %r268;
add.s32 %r1249, %r254, %r283;
add.s32 %r1250, %r1249, 1664;
mul.wide.s32 %rd988, %r1250, 4;
add.s64 %rd989, %rd2, %rd988;
st.global.u32 [%rd989], %r1248;

BB90_211:
setp.gt.s32	%p5, %r173, 0;
bar.sync 0;
@!%p5 bra BB90_213;
bra.uni BB90_212;

BB90_212:
mul.lo.s32 %r1342, %r10, 15;
cvt.s64.s32	%rd991, %r1342;
add.s64 %rd992, %rd991, %rd95;
shl.b64 %rd993, %rd992, 2;
add.s64 %rd990, %rd136, %rd993;

	ld.global.nc.u32 %r1251, [%rd990];

	mov.b32 %f137, %r1251;

BB90_213:
@%p88 bra BB90_215;

mad.lo.s32 %r1256, %r10, 15, 1;
cvt.s64.s32	%rd995, %r1256;
add.s64 %rd996, %rd995, %rd95;
shl.b64 %rd997, %rd996, 2;
add.s64 %rd994, %rd136, %rd997;

	ld.global.nc.u32 %r1254, [%rd994];

	mov.b32 %f138, %r1254;

BB90_215:
@%p89 bra BB90_217;

mad.lo.s32 %r1259, %r10, 15, 2;
cvt.s64.s32	%rd999, %r1259;
add.s64 %rd1000, %rd999, %rd95;
shl.b64 %rd1001, %rd1000, 2;
add.s64 %rd998, %rd136, %rd1001;

	ld.global.nc.u32 %r1257, [%rd998];

	mov.b32 %f139, %r1257;

BB90_217:
@%p90 bra BB90_219;

mad.lo.s32 %r1262, %r10, 15, 3;
cvt.s64.s32	%rd1003, %r1262;
add.s64 %rd1004, %rd1003, %rd95;
shl.b64 %rd1005, %rd1004, 2;
add.s64 %rd1002, %rd136, %rd1005;

	ld.global.nc.u32 %r1260, [%rd1002];

	mov.b32 %f140, %r1260;

BB90_219:
@%p91 bra BB90_221;

mad.lo.s32 %r1265, %r10, 15, 4;
cvt.s64.s32	%rd1007, %r1265;
add.s64 %rd1008, %rd1007, %rd95;
shl.b64 %rd1009, %rd1008, 2;
add.s64 %rd1006, %rd136, %rd1009;

	ld.global.nc.u32 %r1263, [%rd1006];

	mov.b32 %f141, %r1263;

BB90_221:
@%p92 bra BB90_223;

mad.lo.s32 %r1268, %r10, 15, 5;
cvt.s64.s32	%rd1011, %r1268;
add.s64 %rd1012, %rd1011, %rd95;
shl.b64 %rd1013, %rd1012, 2;
add.s64 %rd1010, %rd136, %rd1013;

	ld.global.nc.u32 %r1266, [%rd1010];

	mov.b32 %f142, %r1266;

BB90_223:
@%p93 bra BB90_225;

mad.lo.s32 %r1271, %r10, 15, 6;
cvt.s64.s32	%rd1015, %r1271;
add.s64 %rd1016, %rd1015, %rd95;
shl.b64 %rd1017, %rd1016, 2;
add.s64 %rd1014, %rd136, %rd1017;

	ld.global.nc.u32 %r1269, [%rd1014];

	mov.b32 %f143, %r1269;

BB90_225:
@%p94 bra BB90_227;

mad.lo.s32 %r1274, %r10, 15, 7;
cvt.s64.s32	%rd1019, %r1274;
add.s64 %rd1020, %rd1019, %rd95;
shl.b64 %rd1021, %rd1020, 2;
add.s64 %rd1018, %rd136, %rd1021;

	ld.global.nc.u32 %r1272, [%rd1018];

	mov.b32 %f144, %r1272;

BB90_227:
@%p95 bra BB90_229;

mad.lo.s32 %r1277, %r10, 15, 8;
cvt.s64.s32	%rd1023, %r1277;
add.s64 %rd1024, %rd1023, %rd95;
shl.b64 %rd1025, %rd1024, 2;
add.s64 %rd1022, %rd136, %rd1025;

	ld.global.nc.u32 %r1275, [%rd1022];

	mov.b32 %f145, %r1275;

BB90_229:
@%p96 bra BB90_231;

mad.lo.s32 %r1280, %r10, 15, 9;
cvt.s64.s32	%rd1027, %r1280;
add.s64 %rd1028, %rd1027, %rd95;
shl.b64 %rd1029, %rd1028, 2;
add.s64 %rd1026, %rd136, %rd1029;

	ld.global.nc.u32 %r1278, [%rd1026];

	mov.b32 %f146, %r1278;

BB90_231:
@%p97 bra BB90_233;

mad.lo.s32 %r1283, %r10, 15, 10;
cvt.s64.s32	%rd1031, %r1283;
add.s64 %rd1032, %rd1031, %rd95;
shl.b64 %rd1033, %rd1032, 2;
add.s64 %rd1030, %rd136, %rd1033;

	ld.global.nc.u32 %r1281, [%rd1030];

	mov.b32 %f147, %r1281;

BB90_233:
@%p98 bra BB90_235;

mad.lo.s32 %r1286, %r10, 15, 11;
cvt.s64.s32	%rd1035, %r1286;
add.s64 %rd1036, %rd1035, %rd95;
shl.b64 %rd1037, %rd1036, 2;
add.s64 %rd1034, %rd136, %rd1037;

	ld.global.nc.u32 %r1284, [%rd1034];

	mov.b32 %f148, %r1284;

BB90_235:
@%p99 bra BB90_237;

mad.lo.s32 %r1289, %r10, 15, 12;
cvt.s64.s32	%rd1039, %r1289;
add.s64 %rd1040, %rd1039, %rd95;
shl.b64 %rd1041, %rd1040, 2;
add.s64 %rd1038, %rd136, %rd1041;

	ld.global.nc.u32 %r1287, [%rd1038];

	mov.b32 %f149, %r1287;

BB90_237:
@%p100 bra BB90_239;

mad.lo.s32 %r1292, %r10, 15, 13;
cvt.s64.s32	%rd1043, %r1292;
add.s64 %rd1044, %rd1043, %rd95;
shl.b64 %rd1045, %rd1044, 2;
add.s64 %rd1042, %rd136, %rd1045;

	ld.global.nc.u32 %r1290, [%rd1042];

	mov.b32 %f150, %r1290;

BB90_239:
@%p101 bra BB90_241;

mad.lo.s32 %r1295, %r10, 15, 14;
cvt.s64.s32	%rd1047, %r1295;
add.s64 %rd1048, %rd1047, %rd95;
shl.b64 %rd1049, %rd1048, 2;
add.s64 %rd1046, %rd136, %rd1049;

	ld.global.nc.u32 %r1293, [%rd1046];

	mov.b32 %f151, %r1293;

BB90_241:
setp.lt.s32	%p6, %r10, %r172;
bar.sync 0;
st.shared.f32 [%rd119], %f137;
st.shared.f32 [%rd120], %f138;
st.shared.f32 [%rd121], %f139;
st.shared.f32 [%rd122], %f140;
st.shared.f32 [%rd123], %f141;
st.shared.f32 [%rd124], %f142;
st.shared.f32 [%rd125], %f143;
st.shared.f32 [%rd126], %f144;
st.shared.f32 [%rd127], %f145;
st.shared.f32 [%rd128], %f146;
st.shared.f32 [%rd129], %f147;
st.shared.f32 [%rd130], %f148;
st.shared.f32 [%rd131], %f149;
st.shared.f32 [%rd132], %f150;
st.shared.f32 [%rd133], %f151;
bar.sync 0;
ld.shared.f32 %f91, [%rd914+584];
ld.shared.f32 %f92, [%rd914+1096];
ld.shared.f32 %f93, [%rd914+1608];
ld.shared.f32 %f94, [%rd914+2120];
ld.shared.f32 %f95, [%rd914+2632];
ld.shared.f32 %f96, [%rd914+3144];
ld.shared.f32 %f97, [%rd914+3656];
ld.shared.f32 %f98, [%rd914+4168];
ld.shared.f32 %f99, [%rd914+4680];
ld.shared.f32 %f100, [%rd914+5192];
ld.shared.f32 %f101, [%rd914+5704];
ld.shared.f32 %f102, [%rd914+6216];
ld.shared.f32 %f103, [%rd914+6728];
ld.shared.f32 %f104, [%rd914+7240];
@!%p6 bra BB90_243;
bra.uni BB90_242;

BB90_242:
ld.shared.f32 %f121, [%rd914+72];
add.s32 %r1297, %r10, %r269;
mul.wide.s32 %rd1057, %r1297, 4;
add.s64 %rd1058, %rd1, %rd1057;
st.global.f32 [%rd1058], %f121;

BB90_243:
@%p110 bra BB90_245;

add.s32 %r1298, %r254, %r270;
mul.wide.s32 %rd1060, %r1298, 4;
add.s64 %rd1061, %rd1, %rd1060;
st.global.f32 [%rd1061], %f91;

BB90_245:
@%p111 bra BB90_247;

add.s32 %r1300, %r254, %r271;
add.s32 %r1301, %r1300, 128;
mul.wide.s32 %rd1063, %r1301, 4;
add.s64 %rd1064, %rd1, %rd1063;
st.global.f32 [%rd1064], %f92;

BB90_247:
@%p112 bra BB90_249;

add.s32 %r1303, %r254, %r272;
add.s32 %r1304, %r1303, 256;
mul.wide.s32 %rd1066, %r1304, 4;
add.s64 %rd1067, %rd1, %rd1066;
st.global.f32 [%rd1067], %f93;

BB90_249:
@%p113 bra BB90_251;

add.s32 %r1306, %r254, %r273;
add.s32 %r1307, %r1306, 384;
mul.wide.s32 %rd1069, %r1307, 4;
add.s64 %rd1070, %rd1, %rd1069;
st.global.f32 [%rd1070], %f94;

BB90_251:
@%p114 bra BB90_253;

add.s32 %r1309, %r254, %r274;
add.s32 %r1310, %r1309, 512;
mul.wide.s32 %rd1072, %r1310, 4;
add.s64 %rd1073, %rd1, %rd1072;
st.global.f32 [%rd1073], %f95;

BB90_253:
@%p115 bra BB90_255;

add.s32 %r1312, %r254, %r275;
add.s32 %r1313, %r1312, 640;
mul.wide.s32 %rd1075, %r1313, 4;
add.s64 %rd1076, %rd1, %rd1075;
st.global.f32 [%rd1076], %f96;

BB90_255:
@%p116 bra BB90_257;

add.s32 %r1315, %r254, %r276;
add.s32 %r1316, %r1315, 768;
mul.wide.s32 %rd1078, %r1316, 4;
add.s64 %rd1079, %rd1, %rd1078;
st.global.f32 [%rd1079], %f97;

BB90_257:
@%p117 bra BB90_259;

add.s32 %r1318, %r254, %r277;
add.s32 %r1319, %r1318, 896;
mul.wide.s32 %rd1081, %r1319, 4;
add.s64 %rd1082, %rd1, %rd1081;
st.global.f32 [%rd1082], %f98;

BB90_259:
@%p118 bra BB90_261;

add.s32 %r1321, %r254, %r278;
add.s32 %r1322, %r1321, 1024;
mul.wide.s32 %rd1084, %r1322, 4;
add.s64 %rd1085, %rd1, %rd1084;
st.global.f32 [%rd1085], %f99;

BB90_261:
@%p119 bra BB90_263;

add.s32 %r1324, %r254, %r279;
add.s32 %r1325, %r1324, 1152;
mul.wide.s32 %rd1087, %r1325, 4;
add.s64 %rd1088, %rd1, %rd1087;
st.global.f32 [%rd1088], %f100;

BB90_263:
@%p120 bra BB90_265;

add.s32 %r1327, %r254, %r280;
add.s32 %r1328, %r1327, 1280;
mul.wide.s32 %rd1090, %r1328, 4;
add.s64 %rd1091, %rd1, %rd1090;
st.global.f32 [%rd1091], %f101;

BB90_265:
@%p121 bra BB90_267;

add.s32 %r1330, %r254, %r281;
add.s32 %r1331, %r1330, 1408;
mul.wide.s32 %rd1093, %r1331, 4;
add.s64 %rd1094, %rd1, %rd1093;
st.global.f32 [%rd1094], %f102;

BB90_267:
@%p122 bra BB90_269;

add.s32 %r1333, %r254, %r282;
add.s32 %r1334, %r1333, 1536;
mul.wide.s32 %rd1096, %r1334, 4;
add.s64 %rd1097, %rd1, %rd1096;
st.global.f32 [%rd1097], %f103;

BB90_269:
@%p123 bra BB90_271;

add.s32 %r1336, %r254, %r283;
add.s32 %r1337, %r1336, 1664;
mul.wide.s32 %rd1099, %r1337, 4;
add.s64 %rd1100, %rd1, %rd1099;
st.global.f32 [%rd1100], %f104;

BB90_271:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE(
.param .u64 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_0,
.param .u64 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_1,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_2,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_3,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_4,
.param .u8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_5,
.param .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6[36]
)
.maxntid 128, 1, 1
{
.reg .pred %p<18>;
.reg .b16 %rs<127>;
.reg .b32 %r<610>;
.reg .b64 %rd<292>;

	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE$__cuda_local_var_232292_74_non_const_temp_storage[4224];

ld.param.u64 %rd10, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_0];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_1];
ld.param.u32 %r110, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_3];
ld.param.u32 %r111, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_4];
ld.param.u32 %r120, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+32];
ld.param.u32 %r119, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+28];
ld.param.u32 %r117, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+20];
ld.param.u32 %r116, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+16];
ld.param.u32 %r115, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+12];
ld.param.u32 %r114, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+8];
ld.param.u32 %r112, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6];
ld.param.u32 %r113, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+4];
mov.u32 %r1, %ctaid.x;
setp.lt.s32	%p3, %r1, %r113;
@%p3 bra BB91_3;
bra.uni BB91_1;

BB91_3:
mul.lo.s32 %r599, %r1, %r114;
add.s32 %r586, %r599, %r114;
bra.uni BB91_4;

BB91_1:
mov.u32 %r586, %r120;
mov.u32 %r599, %r119;
setp.ge.s32	%p4, %r1, %r112;
@%p4 bra BB91_4;

mad.lo.s32 %r599, %r1, %r115, %r116;
add.s32 %r121, %r599, %r115;
min.s32 %r586, %r121, %r117;

BB91_4:
mov.u32 %r8, %r599;
mov.u32 %r130, %tid.x;
mul.wide.u32 %rd12, %r130, 4;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE$__cuda_local_var_232292_74_non_const_temp_storage;
add.s64 %rd14, %rd13, %rd12;
mov.u32 %r608, 0;
st.shared.u32 [%rd14], %r608;
st.shared.u32 [%rd14+512], %r608;
st.shared.u32 [%rd14+1024], %r608;
st.shared.u32 [%rd14+1536], %r608;
st.shared.u32 [%rd14+2048], %r608;
st.shared.u32 [%rd14+2560], %r608;
st.shared.u32 [%rd14+3072], %r608;
st.shared.u32 [%rd14+3584], %r608;
add.s32 %r131, %r8, 32640;
setp.gt.s32	%p5, %r131, %r586;
mov.u32 %r604, %r608;
mov.u32 %r603, %r608;
mov.u32 %r602, %r608;
mov.u32 %r601, %r608;
mov.u32 %r607, %r608;
mov.u32 %r606, %r608;
mov.u32 %r605, %r608;
mov.u32 %r598, %r8;
@%p5 bra BB91_13;

add.s32 %r588, %r8, 30720;
mov.u32 %r608, 0;
mov.u32 %r604, %r608;
mov.u32 %r603, %r608;
mov.u32 %r602, %r608;
mov.u32 %r601, %r608;
mov.u32 %r607, %r608;
mov.u32 %r606, %r608;
mov.u32 %r605, %r608;
mov.u32 %r587, %r608;

BB91_6:
mov.u32 %r20, %r588;
add.s32 %r142, %r8, %r587;
mul.wide.s32 %rd15, %r130, 4;
add.s64 %rd16, %rd10, %rd15;
mul.wide.s32 %rd17, %r142, 4;
add.s64 %rd290, %rd16, %rd17;
mov.u32 %r589, -17;

BB91_7:

	ld.global.nc.u32 %r144, [%rd290];

	add.s64 %rd19, %rd290, 512;

	ld.global.nc.u32 %r145, [%rd19];

	add.s64 %rd20, %rd290, 1024;

	ld.global.nc.u32 %r146, [%rd20];

	add.s64 %rd21, %rd290, 1536;

	ld.global.nc.u32 %r147, [%rd21];

	add.s64 %rd22, %rd290, 2048;

	ld.global.nc.u32 %r148, [%rd22];

	add.s64 %rd23, %rd290, 2560;

	ld.global.nc.u32 %r149, [%rd23];

	add.s64 %rd24, %rd290, 3072;

	ld.global.nc.u32 %r150, [%rd24];

	add.s64 %rd25, %rd290, 3584;

	ld.global.nc.u32 %r151, [%rd25];

	add.s64 %rd26, %rd290, 4096;

	ld.global.nc.u32 %r152, [%rd26];

	add.s64 %rd27, %rd290, 4608;

	ld.global.nc.u32 %r153, [%rd27];

	add.s64 %rd28, %rd290, 5120;

	ld.global.nc.u32 %r154, [%rd28];

	add.s64 %rd29, %rd290, 5632;

	ld.global.nc.u32 %r155, [%rd29];

	add.s64 %rd30, %rd290, 6144;

	ld.global.nc.u32 %r156, [%rd30];

	add.s64 %rd31, %rd290, 6656;

	ld.global.nc.u32 %r157, [%rd31];

	add.s64 %rd32, %rd290, 7168;

	ld.global.nc.u32 %r158, [%rd32];

	bar.sync 0;
xor.b32 %r160, %r144, -2147483648;

	bfe.u32 %r159, %r160, %r110, %r111;

	and.b32 %r219, %r159, 3;
shr.u32 %r220, %r159, 2;
cvt.u64.u32	%rd33, %r219;
mul.wide.u32 %rd34, %r220, 512;
add.s64 %rd36, %rd13, %rd34;
add.s64 %rd38, %rd36, %rd12;
add.s64 %rd39, %rd38, %rd33;
ld.shared.u8 %rs1, [%rd39];
add.s16 %rs2, %rs1, 1;
st.shared.u8 [%rd39], %rs2;
xor.b32 %r164, %r145, -2147483648;

	bfe.u32 %r163, %r164, %r110, %r111;

	and.b32 %r222, %r163, 3;
shr.u32 %r223, %r163, 2;
cvt.u64.u32	%rd40, %r222;
mul.wide.u32 %rd41, %r223, 512;
add.s64 %rd42, %rd13, %rd41;
add.s64 %rd43, %rd42, %rd12;
add.s64 %rd44, %rd43, %rd40;
ld.shared.u8 %rs3, [%rd44];
add.s16 %rs4, %rs3, 1;
st.shared.u8 [%rd44], %rs4;
xor.b32 %r168, %r146, -2147483648;

	bfe.u32 %r167, %r168, %r110, %r111;

	and.b32 %r224, %r167, 3;
shr.u32 %r225, %r167, 2;
cvt.u64.u32	%rd45, %r224;
mul.wide.u32 %rd46, %r225, 512;
add.s64 %rd47, %rd13, %rd46;
add.s64 %rd48, %rd47, %rd12;
add.s64 %rd49, %rd48, %rd45;
ld.shared.u8 %rs5, [%rd49];
add.s16 %rs6, %rs5, 1;
st.shared.u8 [%rd49], %rs6;
xor.b32 %r172, %r147, -2147483648;

	bfe.u32 %r171, %r172, %r110, %r111;

	and.b32 %r226, %r171, 3;
shr.u32 %r227, %r171, 2;
cvt.u64.u32	%rd50, %r226;
mul.wide.u32 %rd51, %r227, 512;
add.s64 %rd52, %rd13, %rd51;
add.s64 %rd53, %rd52, %rd12;
add.s64 %rd54, %rd53, %rd50;
ld.shared.u8 %rs7, [%rd54];
add.s16 %rs8, %rs7, 1;
st.shared.u8 [%rd54], %rs8;
xor.b32 %r176, %r148, -2147483648;

	bfe.u32 %r175, %r176, %r110, %r111;

	and.b32 %r228, %r175, 3;
shr.u32 %r229, %r175, 2;
cvt.u64.u32	%rd55, %r228;
mul.wide.u32 %rd56, %r229, 512;
add.s64 %rd57, %rd13, %rd56;
add.s64 %rd58, %rd57, %rd12;
add.s64 %rd59, %rd58, %rd55;
ld.shared.u8 %rs9, [%rd59];
add.s16 %rs10, %rs9, 1;
st.shared.u8 [%rd59], %rs10;
xor.b32 %r180, %r149, -2147483648;

	bfe.u32 %r179, %r180, %r110, %r111;

	and.b32 %r230, %r179, 3;
shr.u32 %r231, %r179, 2;
cvt.u64.u32	%rd60, %r230;
mul.wide.u32 %rd61, %r231, 512;
add.s64 %rd62, %rd13, %rd61;
add.s64 %rd63, %rd62, %rd12;
add.s64 %rd64, %rd63, %rd60;
ld.shared.u8 %rs11, [%rd64];
add.s16 %rs12, %rs11, 1;
st.shared.u8 [%rd64], %rs12;
xor.b32 %r184, %r150, -2147483648;

	bfe.u32 %r183, %r184, %r110, %r111;

	and.b32 %r232, %r183, 3;
shr.u32 %r233, %r183, 2;
cvt.u64.u32	%rd65, %r232;
mul.wide.u32 %rd66, %r233, 512;
add.s64 %rd67, %rd13, %rd66;
add.s64 %rd68, %rd67, %rd12;
add.s64 %rd69, %rd68, %rd65;
ld.shared.u8 %rs13, [%rd69];
add.s16 %rs14, %rs13, 1;
st.shared.u8 [%rd69], %rs14;
xor.b32 %r188, %r151, -2147483648;

	bfe.u32 %r187, %r188, %r110, %r111;

	and.b32 %r234, %r187, 3;
shr.u32 %r235, %r187, 2;
cvt.u64.u32	%rd70, %r234;
mul.wide.u32 %rd71, %r235, 512;
add.s64 %rd72, %rd13, %rd71;
add.s64 %rd73, %rd72, %rd12;
add.s64 %rd74, %rd73, %rd70;
ld.shared.u8 %rs15, [%rd74];
add.s16 %rs16, %rs15, 1;
st.shared.u8 [%rd74], %rs16;
xor.b32 %r192, %r152, -2147483648;

	bfe.u32 %r191, %r192, %r110, %r111;

	and.b32 %r236, %r191, 3;
shr.u32 %r237, %r191, 2;
cvt.u64.u32	%rd75, %r236;
mul.wide.u32 %rd76, %r237, 512;
add.s64 %rd77, %rd13, %rd76;
add.s64 %rd78, %rd77, %rd12;
add.s64 %rd79, %rd78, %rd75;
ld.shared.u8 %rs17, [%rd79];
add.s16 %rs18, %rs17, 1;
st.shared.u8 [%rd79], %rs18;
xor.b32 %r196, %r153, -2147483648;

	bfe.u32 %r195, %r196, %r110, %r111;

	and.b32 %r238, %r195, 3;
shr.u32 %r239, %r195, 2;
cvt.u64.u32	%rd80, %r238;
mul.wide.u32 %rd81, %r239, 512;
add.s64 %rd82, %rd13, %rd81;
add.s64 %rd83, %rd82, %rd12;
add.s64 %rd84, %rd83, %rd80;
ld.shared.u8 %rs19, [%rd84];
add.s16 %rs20, %rs19, 1;
st.shared.u8 [%rd84], %rs20;
xor.b32 %r200, %r154, -2147483648;

	bfe.u32 %r199, %r200, %r110, %r111;

	and.b32 %r240, %r199, 3;
shr.u32 %r241, %r199, 2;
cvt.u64.u32	%rd85, %r240;
mul.wide.u32 %rd86, %r241, 512;
add.s64 %rd87, %rd13, %rd86;
add.s64 %rd88, %rd87, %rd12;
add.s64 %rd89, %rd88, %rd85;
ld.shared.u8 %rs21, [%rd89];
add.s16 %rs22, %rs21, 1;
st.shared.u8 [%rd89], %rs22;
xor.b32 %r204, %r155, -2147483648;

	bfe.u32 %r203, %r204, %r110, %r111;

	and.b32 %r242, %r203, 3;
shr.u32 %r243, %r203, 2;
cvt.u64.u32	%rd90, %r242;
mul.wide.u32 %rd91, %r243, 512;
add.s64 %rd92, %rd13, %rd91;
add.s64 %rd93, %rd92, %rd12;
add.s64 %rd94, %rd93, %rd90;
ld.shared.u8 %rs23, [%rd94];
add.s16 %rs24, %rs23, 1;
st.shared.u8 [%rd94], %rs24;
xor.b32 %r208, %r156, -2147483648;

	bfe.u32 %r207, %r208, %r110, %r111;

	and.b32 %r244, %r207, 3;
shr.u32 %r245, %r207, 2;
cvt.u64.u32	%rd95, %r244;
mul.wide.u32 %rd96, %r245, 512;
add.s64 %rd97, %rd13, %rd96;
add.s64 %rd98, %rd97, %rd12;
add.s64 %rd99, %rd98, %rd95;
ld.shared.u8 %rs25, [%rd99];
add.s16 %rs26, %rs25, 1;
st.shared.u8 [%rd99], %rs26;
xor.b32 %r212, %r157, -2147483648;

	bfe.u32 %r211, %r212, %r110, %r111;

	and.b32 %r246, %r211, 3;
shr.u32 %r247, %r211, 2;
cvt.u64.u32	%rd100, %r246;
mul.wide.u32 %rd101, %r247, 512;
add.s64 %rd102, %rd13, %rd101;
add.s64 %rd103, %rd102, %rd12;
add.s64 %rd104, %rd103, %rd100;
ld.shared.u8 %rs27, [%rd104];
add.s16 %rs28, %rs27, 1;
st.shared.u8 [%rd104], %rs28;
xor.b32 %r216, %r158, -2147483648;

	bfe.u32 %r215, %r216, %r110, %r111;

	and.b32 %r248, %r215, 3;
shr.u32 %r249, %r215, 2;
cvt.u64.u32	%rd105, %r248;
mul.wide.u32 %rd106, %r249, 512;
add.s64 %rd107, %rd13, %rd106;
add.s64 %rd108, %rd107, %rd12;
add.s64 %rd109, %rd108, %rd105;
ld.shared.u8 %rs29, [%rd109];
add.s16 %rs30, %rs29, 1;
st.shared.u8 [%rd109], %rs30;
add.s64 %rd290, %rd290, 7680;
add.s32 %r589, %r589, 1;
setp.ne.s32	%p6, %r589, 0;
@%p6 bra BB91_7;

setp.lt.u32	%p1, %r130, 256;
bar.sync 0;
@!%p1 bra BB91_10;
bra.uni BB91_9;

BB91_9:
shr.u32 %r252, %r130, 5;
and.b32 %r253, %r130, 31;
mul.wide.u32 %rd110, %r252, 512;
add.s64 %rd112, %rd13, %rd110;
mul.wide.u32 %rd113, %r253, 4;
add.s64 %rd114, %rd112, %rd113;
ld.shared.v4.u8 {%rs31, %rs32, %rs33, %rs34}, [%rd114];
cvt.u32.u16	%r254, %rs34;
cvt.u32.u16	%r255, %rs33;
cvt.u32.u16	%r256, %rs32;
cvt.u32.u16	%r257, %rs31;
add.s32 %r258, %r604, %r257;
add.s32 %r259, %r603, %r256;
add.s32 %r260, %r602, %r255;
add.s32 %r261, %r601, %r254;
ld.shared.v4.u8 {%rs35, %rs36, %rs37, %rs38}, [%rd114+128];
cvt.u32.u16	%r262, %rs38;
cvt.u32.u16	%r263, %rs37;
cvt.u32.u16	%r264, %rs36;
cvt.u32.u16	%r265, %rs35;
add.s32 %r266, %r258, %r265;
add.s32 %r267, %r259, %r264;
add.s32 %r268, %r260, %r263;
add.s32 %r269, %r261, %r262;
ld.shared.v4.u8 {%rs39, %rs40, %rs41, %rs42}, [%rd114+256];
cvt.u32.u16	%r270, %rs42;
cvt.u32.u16	%r271, %rs41;
cvt.u32.u16	%r272, %rs40;
cvt.u32.u16	%r273, %rs39;
add.s32 %r274, %r266, %r273;
add.s32 %r275, %r267, %r272;
add.s32 %r276, %r268, %r271;
add.s32 %r277, %r269, %r270;
ld.shared.v4.u8 {%rs43, %rs44, %rs45, %rs46}, [%rd114+384];
cvt.u32.u16	%r278, %rs46;
cvt.u32.u16	%r279, %rs45;
cvt.u32.u16	%r280, %rs44;
cvt.u32.u16	%r281, %rs43;
add.s32 %r604, %r274, %r281;
add.s32 %r603, %r275, %r280;
add.s32 %r602, %r276, %r279;
add.s32 %r601, %r277, %r278;

BB91_10:
shr.u32 %r283, %r130, 5;
add.s32 %r284, %r283, 4;
setp.gt.u32	%p7, %r284, 7;
@%p7 bra BB91_12;

and.b32 %r287, %r130, 31;
mul.wide.u32 %rd115, %r283, 512;
add.s64 %rd117, %rd13, %rd115;
mul.wide.u32 %rd118, %r287, 4;
add.s64 %rd119, %rd117, %rd118;
ld.shared.v4.u8 {%rs47, %rs48, %rs49, %rs50}, [%rd119+2048];
cvt.u32.u16	%r288, %rs50;
cvt.u32.u16	%r289, %rs49;
cvt.u32.u16	%r290, %rs48;
cvt.u32.u16	%r291, %rs47;
add.s32 %r292, %r607, %r291;
add.s32 %r293, %r606, %r290;
add.s32 %r294, %r605, %r289;
add.s32 %r295, %r608, %r288;
ld.shared.v4.u8 {%rs51, %rs52, %rs53, %rs54}, [%rd119+2176];
cvt.u32.u16	%r296, %rs54;
cvt.u32.u16	%r297, %rs53;
cvt.u32.u16	%r298, %rs52;
cvt.u32.u16	%r299, %rs51;
add.s32 %r300, %r292, %r299;
add.s32 %r301, %r293, %r298;
add.s32 %r302, %r294, %r297;
add.s32 %r303, %r295, %r296;
ld.shared.v4.u8 {%rs55, %rs56, %rs57, %rs58}, [%rd119+2304];
cvt.u32.u16	%r304, %rs58;
cvt.u32.u16	%r305, %rs57;
cvt.u32.u16	%r306, %rs56;
cvt.u32.u16	%r307, %rs55;
add.s32 %r308, %r300, %r307;
add.s32 %r309, %r301, %r306;
add.s32 %r310, %r302, %r305;
add.s32 %r311, %r303, %r304;
ld.shared.v4.u8 {%rs59, %rs60, %rs61, %rs62}, [%rd119+2432];
cvt.u32.u16	%r312, %rs62;
cvt.u32.u16	%r313, %rs61;
cvt.u32.u16	%r314, %rs60;
cvt.u32.u16	%r315, %rs59;
add.s32 %r607, %r308, %r315;
add.s32 %r606, %r309, %r314;
add.s32 %r605, %r310, %r313;
add.s32 %r608, %r311, %r312;

BB91_12:
bar.sync 0;
mov.u32 %r317, 0;
st.shared.u32 [%rd14], %r317;
st.shared.u32 [%rd14+512], %r317;
st.shared.u32 [%rd14+1024], %r317;
st.shared.u32 [%rd14+1536], %r317;
st.shared.u32 [%rd14+2048], %r317;
st.shared.u32 [%rd14+2560], %r317;
st.shared.u32 [%rd14+3072], %r317;
st.shared.u32 [%rd14+3584], %r317;
add.s32 %r318, %r20, 34560;
add.s32 %r588, %r20, 32640;
add.s32 %r587, %r587, 32640;
add.s32 %r56, %r20, 1920;
setp.le.s32	%p8, %r318, %r586;
mov.u32 %r598, %r56;
@%p8 bra BB91_6;

BB91_13:
mov.u32 %r595, %r598;
add.s32 %r597, %r595, 1920;
setp.gt.s32	%p9, %r597, %r586;
@%p9 bra BB91_16;

mov.u32 %r596, %r595;

BB91_15:
mov.u32 %r593, %r597;
mov.u32 %r68, %r596;
mov.u32 %r596, %r593;
cvt.s64.s32	%rd138, %r130;
cvt.s64.s32	%rd139, %r68;
add.s64 %rd140, %rd138, %rd139;
shl.b64 %rd141, %rd140, 2;
add.s64 %rd123, %rd10, %rd141;

	ld.global.nc.u32 %r319, [%rd123];

	add.s32 %r334, %r130, 128;
cvt.s64.s32	%rd142, %r334;
add.s64 %rd143, %rd142, %rd139;
shl.b64 %rd144, %rd143, 2;
add.s64 %rd124, %rd10, %rd144;

	ld.global.nc.u32 %r320, [%rd124];

	add.s32 %r335, %r130, 256;
cvt.s64.s32	%rd145, %r335;
add.s64 %rd146, %rd145, %rd139;
shl.b64 %rd147, %rd146, 2;
add.s64 %rd125, %rd10, %rd147;

	ld.global.nc.u32 %r321, [%rd125];

	add.s32 %r336, %r130, 384;
cvt.s64.s32	%rd148, %r336;
add.s64 %rd149, %rd148, %rd139;
shl.b64 %rd150, %rd149, 2;
add.s64 %rd126, %rd10, %rd150;

	ld.global.nc.u32 %r322, [%rd126];

	add.s32 %r337, %r130, 512;
cvt.s64.s32	%rd151, %r337;
add.s64 %rd152, %rd151, %rd139;
shl.b64 %rd153, %rd152, 2;
add.s64 %rd127, %rd10, %rd153;

	ld.global.nc.u32 %r323, [%rd127];

	add.s32 %r338, %r130, 640;
cvt.s64.s32	%rd154, %r338;
add.s64 %rd155, %rd154, %rd139;
shl.b64 %rd156, %rd155, 2;
add.s64 %rd128, %rd10, %rd156;

	ld.global.nc.u32 %r324, [%rd128];

	add.s32 %r339, %r130, 768;
cvt.s64.s32	%rd157, %r339;
add.s64 %rd158, %rd157, %rd139;
shl.b64 %rd159, %rd158, 2;
add.s64 %rd129, %rd10, %rd159;

	ld.global.nc.u32 %r325, [%rd129];

	add.s32 %r340, %r130, 896;
cvt.s64.s32	%rd160, %r340;
add.s64 %rd161, %rd160, %rd139;
shl.b64 %rd162, %rd161, 2;
add.s64 %rd130, %rd10, %rd162;

	ld.global.nc.u32 %r326, [%rd130];

	add.s32 %r341, %r130, 1024;
cvt.s64.s32	%rd163, %r341;
add.s64 %rd164, %rd163, %rd139;
shl.b64 %rd165, %rd164, 2;
add.s64 %rd131, %rd10, %rd165;

	ld.global.nc.u32 %r327, [%rd131];

	add.s32 %r342, %r130, 1152;
cvt.s64.s32	%rd166, %r342;
add.s64 %rd167, %rd166, %rd139;
shl.b64 %rd168, %rd167, 2;
add.s64 %rd132, %rd10, %rd168;

	ld.global.nc.u32 %r328, [%rd132];

	add.s32 %r343, %r130, 1280;
cvt.s64.s32	%rd169, %r343;
add.s64 %rd170, %rd169, %rd139;
shl.b64 %rd171, %rd170, 2;
add.s64 %rd133, %rd10, %rd171;

	ld.global.nc.u32 %r329, [%rd133];

	add.s32 %r344, %r130, 1408;
cvt.s64.s32	%rd172, %r344;
add.s64 %rd173, %rd172, %rd139;
shl.b64 %rd174, %rd173, 2;
add.s64 %rd134, %rd10, %rd174;

	ld.global.nc.u32 %r330, [%rd134];

	add.s32 %r345, %r130, 1536;
cvt.s64.s32	%rd175, %r345;
add.s64 %rd176, %rd175, %rd139;
shl.b64 %rd177, %rd176, 2;
add.s64 %rd135, %rd10, %rd177;

	ld.global.nc.u32 %r331, [%rd135];

	add.s32 %r346, %r130, 1664;
cvt.s64.s32	%rd178, %r346;
add.s64 %rd179, %rd178, %rd139;
shl.b64 %rd180, %rd179, 2;
add.s64 %rd136, %rd10, %rd180;

	ld.global.nc.u32 %r332, [%rd136];

	add.s32 %r347, %r130, 1792;
cvt.s64.s32	%rd181, %r347;
add.s64 %rd182, %rd181, %rd139;
shl.b64 %rd183, %rd182, 2;
add.s64 %rd137, %rd10, %rd183;

	ld.global.nc.u32 %r333, [%rd137];

	bar.sync 0;
xor.b32 %r349, %r319, -2147483648;

	bfe.u32 %r348, %r349, %r110, %r111;

	and.b32 %r408, %r348, 3;
shr.u32 %r409, %r348, 2;
cvt.u64.u32	%rd184, %r408;
mul.wide.u32 %rd185, %r409, 512;
add.s64 %rd187, %rd13, %rd185;
add.s64 %rd189, %rd187, %rd12;
add.s64 %rd190, %rd189, %rd184;
ld.shared.u8 %rs63, [%rd190];
add.s16 %rs64, %rs63, 1;
st.shared.u8 [%rd190], %rs64;
xor.b32 %r353, %r320, -2147483648;

	bfe.u32 %r352, %r353, %r110, %r111;

	and.b32 %r410, %r352, 3;
shr.u32 %r411, %r352, 2;
cvt.u64.u32	%rd191, %r410;
mul.wide.u32 %rd192, %r411, 512;
add.s64 %rd193, %rd13, %rd192;
add.s64 %rd194, %rd193, %rd12;
add.s64 %rd195, %rd194, %rd191;
ld.shared.u8 %rs65, [%rd195];
add.s16 %rs66, %rs65, 1;
st.shared.u8 [%rd195], %rs66;
xor.b32 %r357, %r321, -2147483648;

	bfe.u32 %r356, %r357, %r110, %r111;

	and.b32 %r412, %r356, 3;
shr.u32 %r413, %r356, 2;
cvt.u64.u32	%rd196, %r412;
mul.wide.u32 %rd197, %r413, 512;
add.s64 %rd198, %rd13, %rd197;
add.s64 %rd199, %rd198, %rd12;
add.s64 %rd200, %rd199, %rd196;
ld.shared.u8 %rs67, [%rd200];
add.s16 %rs68, %rs67, 1;
st.shared.u8 [%rd200], %rs68;
xor.b32 %r361, %r322, -2147483648;

	bfe.u32 %r360, %r361, %r110, %r111;

	and.b32 %r414, %r360, 3;
shr.u32 %r415, %r360, 2;
cvt.u64.u32	%rd201, %r414;
mul.wide.u32 %rd202, %r415, 512;
add.s64 %rd203, %rd13, %rd202;
add.s64 %rd204, %rd203, %rd12;
add.s64 %rd205, %rd204, %rd201;
ld.shared.u8 %rs69, [%rd205];
add.s16 %rs70, %rs69, 1;
st.shared.u8 [%rd205], %rs70;
xor.b32 %r365, %r323, -2147483648;

	bfe.u32 %r364, %r365, %r110, %r111;

	and.b32 %r416, %r364, 3;
shr.u32 %r417, %r364, 2;
cvt.u64.u32	%rd206, %r416;
mul.wide.u32 %rd207, %r417, 512;
add.s64 %rd208, %rd13, %rd207;
add.s64 %rd209, %rd208, %rd12;
add.s64 %rd210, %rd209, %rd206;
ld.shared.u8 %rs71, [%rd210];
add.s16 %rs72, %rs71, 1;
st.shared.u8 [%rd210], %rs72;
xor.b32 %r369, %r324, -2147483648;

	bfe.u32 %r368, %r369, %r110, %r111;

	and.b32 %r418, %r368, 3;
shr.u32 %r419, %r368, 2;
cvt.u64.u32	%rd211, %r418;
mul.wide.u32 %rd212, %r419, 512;
add.s64 %rd213, %rd13, %rd212;
add.s64 %rd214, %rd213, %rd12;
add.s64 %rd215, %rd214, %rd211;
ld.shared.u8 %rs73, [%rd215];
add.s16 %rs74, %rs73, 1;
st.shared.u8 [%rd215], %rs74;
xor.b32 %r373, %r325, -2147483648;

	bfe.u32 %r372, %r373, %r110, %r111;

	and.b32 %r420, %r372, 3;
shr.u32 %r421, %r372, 2;
cvt.u64.u32	%rd216, %r420;
mul.wide.u32 %rd217, %r421, 512;
add.s64 %rd218, %rd13, %rd217;
add.s64 %rd219, %rd218, %rd12;
add.s64 %rd220, %rd219, %rd216;
ld.shared.u8 %rs75, [%rd220];
add.s16 %rs76, %rs75, 1;
st.shared.u8 [%rd220], %rs76;
xor.b32 %r377, %r326, -2147483648;

	bfe.u32 %r376, %r377, %r110, %r111;

	and.b32 %r422, %r376, 3;
shr.u32 %r423, %r376, 2;
cvt.u64.u32	%rd221, %r422;
mul.wide.u32 %rd222, %r423, 512;
add.s64 %rd223, %rd13, %rd222;
add.s64 %rd224, %rd223, %rd12;
add.s64 %rd225, %rd224, %rd221;
ld.shared.u8 %rs77, [%rd225];
add.s16 %rs78, %rs77, 1;
st.shared.u8 [%rd225], %rs78;
xor.b32 %r381, %r327, -2147483648;

	bfe.u32 %r380, %r381, %r110, %r111;

	and.b32 %r424, %r380, 3;
shr.u32 %r425, %r380, 2;
cvt.u64.u32	%rd226, %r424;
mul.wide.u32 %rd227, %r425, 512;
add.s64 %rd228, %rd13, %rd227;
add.s64 %rd229, %rd228, %rd12;
add.s64 %rd230, %rd229, %rd226;
ld.shared.u8 %rs79, [%rd230];
add.s16 %rs80, %rs79, 1;
st.shared.u8 [%rd230], %rs80;
xor.b32 %r385, %r328, -2147483648;

	bfe.u32 %r384, %r385, %r110, %r111;

	and.b32 %r426, %r384, 3;
shr.u32 %r427, %r384, 2;
cvt.u64.u32	%rd231, %r426;
mul.wide.u32 %rd232, %r427, 512;
add.s64 %rd233, %rd13, %rd232;
add.s64 %rd234, %rd233, %rd12;
add.s64 %rd235, %rd234, %rd231;
ld.shared.u8 %rs81, [%rd235];
add.s16 %rs82, %rs81, 1;
st.shared.u8 [%rd235], %rs82;
xor.b32 %r389, %r329, -2147483648;

	bfe.u32 %r388, %r389, %r110, %r111;

	and.b32 %r428, %r388, 3;
shr.u32 %r429, %r388, 2;
cvt.u64.u32	%rd236, %r428;
mul.wide.u32 %rd237, %r429, 512;
add.s64 %rd238, %rd13, %rd237;
add.s64 %rd239, %rd238, %rd12;
add.s64 %rd240, %rd239, %rd236;
ld.shared.u8 %rs83, [%rd240];
add.s16 %rs84, %rs83, 1;
st.shared.u8 [%rd240], %rs84;
xor.b32 %r393, %r330, -2147483648;

	bfe.u32 %r392, %r393, %r110, %r111;

	and.b32 %r430, %r392, 3;
shr.u32 %r431, %r392, 2;
cvt.u64.u32	%rd241, %r430;
mul.wide.u32 %rd242, %r431, 512;
add.s64 %rd243, %rd13, %rd242;
add.s64 %rd244, %rd243, %rd12;
add.s64 %rd245, %rd244, %rd241;
ld.shared.u8 %rs85, [%rd245];
add.s16 %rs86, %rs85, 1;
st.shared.u8 [%rd245], %rs86;
xor.b32 %r397, %r331, -2147483648;

	bfe.u32 %r396, %r397, %r110, %r111;

	and.b32 %r432, %r396, 3;
shr.u32 %r433, %r396, 2;
cvt.u64.u32	%rd246, %r432;
mul.wide.u32 %rd247, %r433, 512;
add.s64 %rd248, %rd13, %rd247;
add.s64 %rd249, %rd248, %rd12;
add.s64 %rd250, %rd249, %rd246;
ld.shared.u8 %rs87, [%rd250];
add.s16 %rs88, %rs87, 1;
st.shared.u8 [%rd250], %rs88;
xor.b32 %r401, %r332, -2147483648;

	bfe.u32 %r400, %r401, %r110, %r111;

	and.b32 %r434, %r400, 3;
shr.u32 %r435, %r400, 2;
cvt.u64.u32	%rd251, %r434;
mul.wide.u32 %rd252, %r435, 512;
add.s64 %rd253, %rd13, %rd252;
add.s64 %rd254, %rd253, %rd12;
add.s64 %rd255, %rd254, %rd251;
ld.shared.u8 %rs89, [%rd255];
add.s16 %rs90, %rs89, 1;
st.shared.u8 [%rd255], %rs90;
xor.b32 %r405, %r333, -2147483648;

	bfe.u32 %r404, %r405, %r110, %r111;

	and.b32 %r436, %r404, 3;
shr.u32 %r437, %r404, 2;
cvt.u64.u32	%rd256, %r436;
mul.wide.u32 %rd257, %r437, 512;
add.s64 %rd258, %rd13, %rd257;
add.s64 %rd259, %rd258, %rd12;
add.s64 %rd260, %rd259, %rd256;
ld.shared.u8 %rs91, [%rd260];
add.s16 %rs92, %rs91, 1;
st.shared.u8 [%rd260], %rs92;
add.s32 %r597, %r596, 1920;
setp.le.s32	%p10, %r597, %r586;
mov.u32 %r595, %r596;
@%p10 bra BB91_15;

BB91_16:
add.s32 %r600, %r130, %r595;
setp.ge.s32	%p11, %r600, %r586;
@%p11 bra BB91_19;

add.s32 %r440, %r130, %r595;
mul.wide.s32 %rd261, %r440, 4;
add.s64 %rd291, %rd10, %rd261;
cvt.u64.u32	%rd5, %r130;
shl.b64 %rd267, %rd5, 2;

BB91_18:

	ld.global.nc.u32 %r441, [%rd291];

	xor.b32 %r443, %r441, -2147483648;

	bfe.u32 %r442, %r443, %r110, %r111;

	and.b32 %r446, %r442, 3;
shr.u32 %r447, %r442, 2;
cvt.u64.u32	%rd263, %r446;
mul.wide.u32 %rd264, %r447, 512;
add.s64 %rd266, %rd13, %rd264;
add.s64 %rd268, %rd266, %rd267;
add.s64 %rd269, %rd268, %rd263;
ld.shared.u8 %rs93, [%rd269];
add.s16 %rs94, %rs93, 1;
st.shared.u8 [%rd269], %rs94;
add.s64 %rd291, %rd291, 512;
add.s32 %r600, %r600, 128;
setp.lt.s32	%p12, %r600, %r586;
@%p12 bra BB91_18;

BB91_19:
bar.sync 0;
setp.gt.u32	%p13, %r130, 255;
@%p13 bra BB91_21;

shr.u32 %r450, %r130, 5;
and.b32 %r451, %r130, 31;
mul.wide.u32 %rd270, %r450, 512;
add.s64 %rd272, %rd13, %rd270;
mul.wide.u32 %rd273, %r451, 4;
add.s64 %rd274, %rd272, %rd273;
ld.shared.v4.u8 {%rs95, %rs96, %rs97, %rs98}, [%rd274];
cvt.u32.u16	%r452, %rs98;
cvt.u32.u16	%r453, %rs97;
cvt.u32.u16	%r454, %rs96;
cvt.u32.u16	%r455, %rs95;
add.s32 %r456, %r604, %r455;
add.s32 %r457, %r603, %r454;
add.s32 %r458, %r602, %r453;
add.s32 %r459, %r601, %r452;
ld.shared.v4.u8 {%rs99, %rs100, %rs101, %rs102}, [%rd274+128];
cvt.u32.u16	%r460, %rs102;
cvt.u32.u16	%r461, %rs101;
cvt.u32.u16	%r462, %rs100;
cvt.u32.u16	%r463, %rs99;
add.s32 %r464, %r456, %r463;
add.s32 %r465, %r457, %r462;
add.s32 %r466, %r458, %r461;
add.s32 %r467, %r459, %r460;
ld.shared.v4.u8 {%rs103, %rs104, %rs105, %rs106}, [%rd274+256];
cvt.u32.u16	%r468, %rs106;
cvt.u32.u16	%r469, %rs105;
cvt.u32.u16	%r470, %rs104;
cvt.u32.u16	%r471, %rs103;
add.s32 %r472, %r464, %r471;
add.s32 %r473, %r465, %r470;
add.s32 %r474, %r466, %r469;
add.s32 %r475, %r467, %r468;
ld.shared.v4.u8 {%rs107, %rs108, %rs109, %rs110}, [%rd274+384];
cvt.u32.u16	%r476, %rs110;
cvt.u32.u16	%r477, %rs109;
cvt.u32.u16	%r478, %rs108;
cvt.u32.u16	%r479, %rs107;
add.s32 %r604, %r472, %r479;
add.s32 %r603, %r473, %r478;
add.s32 %r602, %r474, %r477;
add.s32 %r601, %r475, %r476;

BB91_21:
shr.u32 %r481, %r130, 5;
add.s32 %r98, %r481, 4;
setp.gt.u32	%p14, %r98, 7;
@%p14 bra BB91_23;

and.b32 %r484, %r130, 31;
mul.wide.u32 %rd275, %r481, 512;
add.s64 %rd277, %rd13, %rd275;
mul.wide.u32 %rd278, %r484, 4;
add.s64 %rd279, %rd277, %rd278;
ld.shared.v4.u8 {%rs111, %rs112, %rs113, %rs114}, [%rd279+2048];
cvt.u32.u16	%r485, %rs114;
cvt.u32.u16	%r486, %rs113;
cvt.u32.u16	%r487, %rs112;
cvt.u32.u16	%r488, %rs111;
add.s32 %r489, %r607, %r488;
add.s32 %r490, %r606, %r487;
add.s32 %r491, %r605, %r486;
add.s32 %r492, %r608, %r485;
ld.shared.v4.u8 {%rs115, %rs116, %rs117, %rs118}, [%rd279+2176];
cvt.u32.u16	%r493, %rs118;
cvt.u32.u16	%r494, %rs117;
cvt.u32.u16	%r495, %rs116;
cvt.u32.u16	%r496, %rs115;
add.s32 %r497, %r489, %r496;
add.s32 %r498, %r490, %r495;
add.s32 %r499, %r491, %r494;
add.s32 %r500, %r492, %r493;
ld.shared.v4.u8 {%rs119, %rs120, %rs121, %rs122}, [%rd279+2304];
cvt.u32.u16	%r501, %rs122;
cvt.u32.u16	%r502, %rs121;
cvt.u32.u16	%r503, %rs120;
cvt.u32.u16	%r504, %rs119;
add.s32 %r505, %r497, %r504;
add.s32 %r506, %r498, %r503;
add.s32 %r507, %r499, %r502;
add.s32 %r508, %r500, %r501;
ld.shared.v4.u8 {%rs123, %rs124, %rs125, %rs126}, [%rd279+2432];
cvt.u32.u16	%r509, %rs126;
cvt.u32.u16	%r510, %rs125;
cvt.u32.u16	%r511, %rs124;
cvt.u32.u16	%r512, %rs123;
add.s32 %r607, %r505, %r512;
add.s32 %r606, %r506, %r511;
add.s32 %r605, %r507, %r510;
add.s32 %r608, %r508, %r509;

BB91_23:
setp.lt.u32	%p2, %r130, 256;
and.b32 %r513, %r130, 31;
cvt.u64.u32	%rd8, %r513;
bar.sync 0;
shr.u32 %r514, %r130, 3;
and.b32 %r515, %r514, 536870908;
mul.wide.u32 %rd280, %r515, 132;
add.s64 %rd282, %rd13, %rd280;
shl.b64 %rd283, %rd8, 2;
add.s64 %rd9, %rd282, %rd283;
@!%p2 bra BB91_25;
bra.uni BB91_24;

BB91_24:
st.shared.u32 [%rd9], %r604;
st.shared.u32 [%rd9+132], %r603;
st.shared.u32 [%rd9+264], %r602;
st.shared.u32 [%rd9+396], %r601;

BB91_25:
@%p14 bra BB91_27;

st.shared.u32 [%rd9+2112], %r607;
st.shared.u32 [%rd9+2244], %r606;
st.shared.u32 [%rd9+2376], %r605;
st.shared.u32 [%rd9+2508], %r608;

BB91_27:
bar.sync 0;
setp.gt.u32	%p16, %r130, 31;
@%p16 bra BB91_29;

mul.wide.u32 %rd284, %r130, 132;
add.s64 %rd286, %rd13, %rd284;
ld.shared.u32 %r519, [%rd286+4];
ld.shared.u32 %r520, [%rd286];
add.s32 %r521, %r519, %r520;
ld.shared.u32 %r522, [%rd286+8];
add.s32 %r523, %r521, %r522;
ld.shared.u32 %r524, [%rd286+12];
add.s32 %r525, %r523, %r524;
ld.shared.u32 %r526, [%rd286+16];
add.s32 %r527, %r525, %r526;
ld.shared.u32 %r528, [%rd286+20];
add.s32 %r529, %r527, %r528;
ld.shared.u32 %r530, [%rd286+24];
add.s32 %r531, %r529, %r530;
ld.shared.u32 %r532, [%rd286+28];
add.s32 %r533, %r531, %r532;
ld.shared.u32 %r534, [%rd286+32];
add.s32 %r535, %r533, %r534;
ld.shared.u32 %r536, [%rd286+36];
add.s32 %r537, %r535, %r536;
ld.shared.u32 %r538, [%rd286+40];
add.s32 %r539, %r537, %r538;
ld.shared.u32 %r540, [%rd286+44];
add.s32 %r541, %r539, %r540;
ld.shared.u32 %r542, [%rd286+48];
add.s32 %r543, %r541, %r542;
ld.shared.u32 %r544, [%rd286+52];
add.s32 %r545, %r543, %r544;
ld.shared.u32 %r546, [%rd286+56];
add.s32 %r547, %r545, %r546;
ld.shared.u32 %r548, [%rd286+60];
add.s32 %r549, %r547, %r548;
ld.shared.u32 %r550, [%rd286+64];
add.s32 %r551, %r549, %r550;
ld.shared.u32 %r552, [%rd286+68];
add.s32 %r553, %r551, %r552;
ld.shared.u32 %r554, [%rd286+72];
add.s32 %r555, %r553, %r554;
ld.shared.u32 %r556, [%rd286+76];
add.s32 %r557, %r555, %r556;
ld.shared.u32 %r558, [%rd286+80];
add.s32 %r559, %r557, %r558;
ld.shared.u32 %r560, [%rd286+84];
add.s32 %r561, %r559, %r560;
ld.shared.u32 %r562, [%rd286+88];
add.s32 %r563, %r561, %r562;
ld.shared.u32 %r564, [%rd286+92];
add.s32 %r565, %r563, %r564;
ld.shared.u32 %r566, [%rd286+96];
add.s32 %r567, %r565, %r566;
ld.shared.u32 %r568, [%rd286+100];
add.s32 %r569, %r567, %r568;
ld.shared.u32 %r570, [%rd286+104];
add.s32 %r571, %r569, %r570;
ld.shared.u32 %r572, [%rd286+108];
add.s32 %r573, %r571, %r572;
ld.shared.u32 %r574, [%rd286+112];
add.s32 %r575, %r573, %r574;
ld.shared.u32 %r576, [%rd286+116];
add.s32 %r577, %r575, %r576;
ld.shared.u32 %r578, [%rd286+120];
add.s32 %r579, %r577, %r578;
ld.shared.u32 %r580, [%rd286+124];
add.s32 %r609, %r579, %r580;

BB91_29:
@%p16 bra BB91_31;

mov.u32 %r582, %nctaid.x;
mad.lo.s32 %r585, %r582, %r130, %r1;
cvta.to.global.u64 %rd287, %rd11;
mul.wide.u32 %rd288, %r585, 4;
add.s64 %rd289, %rd287, %rd288;
st.global.u32 [%rd289], %r609;

BB91_31:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE(
.param .u64 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_0,
.param .u64 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_1,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_2,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_3,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_4,
.param .u8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_5,
.param .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6[36]
)
.maxntid 128, 1, 1
{
.reg .pred %p<15>;
.reg .b16 %rs<95>;
.reg .b32 %r<508>;
.reg .b64 %rd<282>;

	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE$__cuda_local_var_232292_74_non_const_temp_storage[2112];

ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_0];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_1];
ld.param.u32 %r84, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_3];
ld.param.u32 %r85, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_4];
ld.param.u32 %r94, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+32];
ld.param.u32 %r93, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+28];
ld.param.u32 %r91, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+20];
ld.param.u32 %r90, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+16];
ld.param.u32 %r89, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+12];
ld.param.u32 %r88, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+8];
ld.param.u32 %r86, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6];
ld.param.u32 %r87, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+4];
mov.u32 %r1, %ctaid.x;
setp.lt.s32	%p3, %r1, %r87;
@%p3 bra BB92_3;
bra.uni BB92_1;

BB92_3:
mul.lo.s32 %r501, %r1, %r88;
add.s32 %r488, %r501, %r88;
bra.uni BB92_4;

BB92_1:
mov.u32 %r488, %r94;
mov.u32 %r501, %r93;
setp.ge.s32	%p4, %r1, %r86;
@%p4 bra BB92_4;

mad.lo.s32 %r501, %r1, %r89, %r90;
add.s32 %r95, %r501, %r89;
min.s32 %r488, %r95, %r91;

BB92_4:
mov.u32 %r8, %r501;
mov.u32 %r100, %tid.x;
mul.wide.u32 %rd14, %r100, 4;
mov.u64 %rd15, _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE$__cuda_local_var_232292_74_non_const_temp_storage;
add.s64 %rd16, %rd15, %rd14;
mov.u32 %r506, 0;
st.shared.u32 [%rd16], %r506;
st.shared.u32 [%rd16+512], %r506;
st.shared.u32 [%rd16+1024], %r506;
st.shared.u32 [%rd16+1536], %r506;
add.s32 %r101, %r8, 32640;
setp.gt.s32	%p5, %r101, %r488;
mov.u32 %r505, %r506;
mov.u32 %r504, %r506;
mov.u32 %r503, %r506;
mov.u32 %r500, %r8;
@%p5 bra BB92_11;

add.s32 %r490, %r8, 30720;
mov.u32 %r506, 0;
mov.u32 %r505, %r506;
mov.u32 %r504, %r506;
mov.u32 %r503, %r506;
mov.u32 %r489, %r506;

BB92_6:
add.s32 %r108, %r8, %r489;
mul.wide.s32 %rd17, %r100, 4;
add.s64 %rd18, %rd12, %rd17;
mul.wide.s32 %rd19, %r108, 4;
add.s64 %rd280, %rd18, %rd19;
mov.u32 %r491, -17;

BB92_7:

	ld.global.nc.u32 %r110, [%rd280];

	add.s64 %rd21, %rd280, 512;

	ld.global.nc.u32 %r111, [%rd21];

	add.s64 %rd22, %rd280, 1024;

	ld.global.nc.u32 %r112, [%rd22];

	add.s64 %rd23, %rd280, 1536;

	ld.global.nc.u32 %r113, [%rd23];

	add.s64 %rd24, %rd280, 2048;

	ld.global.nc.u32 %r114, [%rd24];

	add.s64 %rd25, %rd280, 2560;

	ld.global.nc.u32 %r115, [%rd25];

	add.s64 %rd26, %rd280, 3072;

	ld.global.nc.u32 %r116, [%rd26];

	add.s64 %rd27, %rd280, 3584;

	ld.global.nc.u32 %r117, [%rd27];

	add.s64 %rd28, %rd280, 4096;

	ld.global.nc.u32 %r118, [%rd28];

	add.s64 %rd29, %rd280, 4608;

	ld.global.nc.u32 %r119, [%rd29];

	add.s64 %rd30, %rd280, 5120;

	ld.global.nc.u32 %r120, [%rd30];

	add.s64 %rd31, %rd280, 5632;

	ld.global.nc.u32 %r121, [%rd31];

	add.s64 %rd32, %rd280, 6144;

	ld.global.nc.u32 %r122, [%rd32];

	add.s64 %rd33, %rd280, 6656;

	ld.global.nc.u32 %r123, [%rd33];

	add.s64 %rd34, %rd280, 7168;

	ld.global.nc.u32 %r124, [%rd34];

	bar.sync 0;
xor.b32 %r126, %r110, -2147483648;

	bfe.u32 %r125, %r126, %r84, %r85;

	and.b32 %r185, %r125, 3;
shr.u32 %r186, %r125, 2;
cvt.u64.u32	%rd35, %r185;
mul.wide.u32 %rd36, %r186, 512;
add.s64 %rd38, %rd15, %rd36;
add.s64 %rd40, %rd38, %rd14;
add.s64 %rd41, %rd40, %rd35;
ld.shared.u8 %rs1, [%rd41];
add.s16 %rs2, %rs1, 1;
st.shared.u8 [%rd41], %rs2;
xor.b32 %r130, %r111, -2147483648;

	bfe.u32 %r129, %r130, %r84, %r85;

	and.b32 %r188, %r129, 3;
shr.u32 %r189, %r129, 2;
cvt.u64.u32	%rd42, %r188;
mul.wide.u32 %rd43, %r189, 512;
add.s64 %rd44, %rd15, %rd43;
add.s64 %rd45, %rd44, %rd14;
add.s64 %rd46, %rd45, %rd42;
ld.shared.u8 %rs3, [%rd46];
add.s16 %rs4, %rs3, 1;
st.shared.u8 [%rd46], %rs4;
xor.b32 %r134, %r112, -2147483648;

	bfe.u32 %r133, %r134, %r84, %r85;

	and.b32 %r190, %r133, 3;
shr.u32 %r191, %r133, 2;
cvt.u64.u32	%rd47, %r190;
mul.wide.u32 %rd48, %r191, 512;
add.s64 %rd49, %rd15, %rd48;
add.s64 %rd50, %rd49, %rd14;
add.s64 %rd51, %rd50, %rd47;
ld.shared.u8 %rs5, [%rd51];
add.s16 %rs6, %rs5, 1;
st.shared.u8 [%rd51], %rs6;
xor.b32 %r138, %r113, -2147483648;

	bfe.u32 %r137, %r138, %r84, %r85;

	and.b32 %r192, %r137, 3;
shr.u32 %r193, %r137, 2;
cvt.u64.u32	%rd52, %r192;
mul.wide.u32 %rd53, %r193, 512;
add.s64 %rd54, %rd15, %rd53;
add.s64 %rd55, %rd54, %rd14;
add.s64 %rd56, %rd55, %rd52;
ld.shared.u8 %rs7, [%rd56];
add.s16 %rs8, %rs7, 1;
st.shared.u8 [%rd56], %rs8;
xor.b32 %r142, %r114, -2147483648;

	bfe.u32 %r141, %r142, %r84, %r85;

	and.b32 %r194, %r141, 3;
shr.u32 %r195, %r141, 2;
cvt.u64.u32	%rd57, %r194;
mul.wide.u32 %rd58, %r195, 512;
add.s64 %rd59, %rd15, %rd58;
add.s64 %rd60, %rd59, %rd14;
add.s64 %rd61, %rd60, %rd57;
ld.shared.u8 %rs9, [%rd61];
add.s16 %rs10, %rs9, 1;
st.shared.u8 [%rd61], %rs10;
xor.b32 %r146, %r115, -2147483648;

	bfe.u32 %r145, %r146, %r84, %r85;

	and.b32 %r196, %r145, 3;
shr.u32 %r197, %r145, 2;
cvt.u64.u32	%rd62, %r196;
mul.wide.u32 %rd63, %r197, 512;
add.s64 %rd64, %rd15, %rd63;
add.s64 %rd65, %rd64, %rd14;
add.s64 %rd66, %rd65, %rd62;
ld.shared.u8 %rs11, [%rd66];
add.s16 %rs12, %rs11, 1;
st.shared.u8 [%rd66], %rs12;
xor.b32 %r150, %r116, -2147483648;

	bfe.u32 %r149, %r150, %r84, %r85;

	and.b32 %r198, %r149, 3;
shr.u32 %r199, %r149, 2;
cvt.u64.u32	%rd67, %r198;
mul.wide.u32 %rd68, %r199, 512;
add.s64 %rd69, %rd15, %rd68;
add.s64 %rd70, %rd69, %rd14;
add.s64 %rd71, %rd70, %rd67;
ld.shared.u8 %rs13, [%rd71];
add.s16 %rs14, %rs13, 1;
st.shared.u8 [%rd71], %rs14;
xor.b32 %r154, %r117, -2147483648;

	bfe.u32 %r153, %r154, %r84, %r85;

	and.b32 %r200, %r153, 3;
shr.u32 %r201, %r153, 2;
cvt.u64.u32	%rd72, %r200;
mul.wide.u32 %rd73, %r201, 512;
add.s64 %rd74, %rd15, %rd73;
add.s64 %rd75, %rd74, %rd14;
add.s64 %rd76, %rd75, %rd72;
ld.shared.u8 %rs15, [%rd76];
add.s16 %rs16, %rs15, 1;
st.shared.u8 [%rd76], %rs16;
xor.b32 %r158, %r118, -2147483648;

	bfe.u32 %r157, %r158, %r84, %r85;

	and.b32 %r202, %r157, 3;
shr.u32 %r203, %r157, 2;
cvt.u64.u32	%rd77, %r202;
mul.wide.u32 %rd78, %r203, 512;
add.s64 %rd79, %rd15, %rd78;
add.s64 %rd80, %rd79, %rd14;
add.s64 %rd81, %rd80, %rd77;
ld.shared.u8 %rs17, [%rd81];
add.s16 %rs18, %rs17, 1;
st.shared.u8 [%rd81], %rs18;
xor.b32 %r162, %r119, -2147483648;

	bfe.u32 %r161, %r162, %r84, %r85;

	and.b32 %r204, %r161, 3;
shr.u32 %r205, %r161, 2;
cvt.u64.u32	%rd82, %r204;
mul.wide.u32 %rd83, %r205, 512;
add.s64 %rd84, %rd15, %rd83;
add.s64 %rd85, %rd84, %rd14;
add.s64 %rd86, %rd85, %rd82;
ld.shared.u8 %rs19, [%rd86];
add.s16 %rs20, %rs19, 1;
st.shared.u8 [%rd86], %rs20;
xor.b32 %r166, %r120, -2147483648;

	bfe.u32 %r165, %r166, %r84, %r85;

	and.b32 %r206, %r165, 3;
shr.u32 %r207, %r165, 2;
cvt.u64.u32	%rd87, %r206;
mul.wide.u32 %rd88, %r207, 512;
add.s64 %rd89, %rd15, %rd88;
add.s64 %rd90, %rd89, %rd14;
add.s64 %rd91, %rd90, %rd87;
ld.shared.u8 %rs21, [%rd91];
add.s16 %rs22, %rs21, 1;
st.shared.u8 [%rd91], %rs22;
xor.b32 %r170, %r121, -2147483648;

	bfe.u32 %r169, %r170, %r84, %r85;

	and.b32 %r208, %r169, 3;
shr.u32 %r209, %r169, 2;
cvt.u64.u32	%rd92, %r208;
mul.wide.u32 %rd93, %r209, 512;
add.s64 %rd94, %rd15, %rd93;
add.s64 %rd95, %rd94, %rd14;
add.s64 %rd96, %rd95, %rd92;
ld.shared.u8 %rs23, [%rd96];
add.s16 %rs24, %rs23, 1;
st.shared.u8 [%rd96], %rs24;
xor.b32 %r174, %r122, -2147483648;

	bfe.u32 %r173, %r174, %r84, %r85;

	and.b32 %r210, %r173, 3;
shr.u32 %r211, %r173, 2;
cvt.u64.u32	%rd97, %r210;
mul.wide.u32 %rd98, %r211, 512;
add.s64 %rd99, %rd15, %rd98;
add.s64 %rd100, %rd99, %rd14;
add.s64 %rd101, %rd100, %rd97;
ld.shared.u8 %rs25, [%rd101];
add.s16 %rs26, %rs25, 1;
st.shared.u8 [%rd101], %rs26;
xor.b32 %r178, %r123, -2147483648;

	bfe.u32 %r177, %r178, %r84, %r85;

	and.b32 %r212, %r177, 3;
shr.u32 %r213, %r177, 2;
cvt.u64.u32	%rd102, %r212;
mul.wide.u32 %rd103, %r213, 512;
add.s64 %rd104, %rd15, %rd103;
add.s64 %rd105, %rd104, %rd14;
add.s64 %rd106, %rd105, %rd102;
ld.shared.u8 %rs27, [%rd106];
add.s16 %rs28, %rs27, 1;
st.shared.u8 [%rd106], %rs28;
xor.b32 %r182, %r124, -2147483648;

	bfe.u32 %r181, %r182, %r84, %r85;

	and.b32 %r214, %r181, 3;
shr.u32 %r215, %r181, 2;
cvt.u64.u32	%rd107, %r214;
mul.wide.u32 %rd108, %r215, 512;
add.s64 %rd109, %rd15, %rd108;
add.s64 %rd110, %rd109, %rd14;
add.s64 %rd111, %rd110, %rd107;
ld.shared.u8 %rs29, [%rd111];
add.s16 %rs30, %rs29, 1;
st.shared.u8 [%rd111], %rs30;
add.s64 %rd280, %rd280, 7680;
add.s32 %r491, %r491, 1;
setp.ne.s32	%p6, %r491, 0;
@%p6 bra BB92_7;

setp.lt.u32	%p1, %r100, 128;
bar.sync 0;
@!%p1 bra BB92_10;
bra.uni BB92_9;

BB92_9:
shr.u32 %r218, %r100, 5;
and.b32 %r219, %r100, 31;
mul.wide.u32 %rd112, %r218, 512;
add.s64 %rd114, %rd15, %rd112;
mul.wide.u32 %rd115, %r219, 4;
add.s64 %rd116, %rd114, %rd115;
ld.shared.v4.u8 {%rs31, %rs32, %rs33, %rs34}, [%rd116];
cvt.u32.u16	%r220, %rs34;
cvt.u32.u16	%r221, %rs33;
cvt.u32.u16	%r222, %rs32;
cvt.u32.u16	%r223, %rs31;
add.s32 %r224, %r505, %r223;
add.s32 %r225, %r504, %r222;
add.s32 %r226, %r503, %r221;
add.s32 %r227, %r506, %r220;
ld.shared.v4.u8 {%rs35, %rs36, %rs37, %rs38}, [%rd116+128];
cvt.u32.u16	%r228, %rs38;
cvt.u32.u16	%r229, %rs37;
cvt.u32.u16	%r230, %rs36;
cvt.u32.u16	%r231, %rs35;
add.s32 %r232, %r224, %r231;
add.s32 %r233, %r225, %r230;
add.s32 %r234, %r226, %r229;
add.s32 %r235, %r227, %r228;
ld.shared.v4.u8 {%rs39, %rs40, %rs41, %rs42}, [%rd116+256];
cvt.u32.u16	%r236, %rs42;
cvt.u32.u16	%r237, %rs41;
cvt.u32.u16	%r238, %rs40;
cvt.u32.u16	%r239, %rs39;
add.s32 %r240, %r232, %r239;
add.s32 %r241, %r233, %r238;
add.s32 %r242, %r234, %r237;
add.s32 %r243, %r235, %r236;
ld.shared.v4.u8 {%rs43, %rs44, %rs45, %rs46}, [%rd116+384];
cvt.u32.u16	%r244, %rs46;
cvt.u32.u16	%r245, %rs45;
cvt.u32.u16	%r246, %rs44;
cvt.u32.u16	%r247, %rs43;
add.s32 %r505, %r240, %r247;
add.s32 %r504, %r241, %r246;
add.s32 %r503, %r242, %r245;
add.s32 %r506, %r243, %r244;

BB92_10:
bar.sync 0;
mov.u32 %r249, 0;
st.shared.u32 [%rd16], %r249;
st.shared.u32 [%rd16+512], %r249;
st.shared.u32 [%rd16+1024], %r249;
st.shared.u32 [%rd16+1536], %r249;
add.s32 %r42, %r490, 1920;
add.s32 %r250, %r490, 34560;
add.s32 %r490, %r490, 32640;
add.s32 %r489, %r489, 32640;
setp.le.s32	%p7, %r250, %r488;
mov.u32 %r500, %r42;
@%p7 bra BB92_6;

BB92_11:
mov.u32 %r497, %r500;
add.s32 %r499, %r497, 1920;
setp.gt.s32	%p8, %r499, %r488;
@%p8 bra BB92_14;

add.s32 %r252, %r100, 128;
cvt.s64.s32	%rd4, %r252;
add.s32 %r253, %r100, 256;
cvt.s64.s32	%rd5, %r253;
add.s32 %r254, %r100, 384;
cvt.s64.s32	%rd6, %r254;
cvt.u64.u32	%rd7, %r100;
shl.b64 %rd182, %rd7, 2;
mov.u32 %r498, %r497;

BB92_13:
mov.u32 %r495, %r499;
mov.u32 %r52, %r498;
mov.u32 %r498, %r495;
cvt.s64.s32	%rd135, %r100;
cvt.s64.s32	%rd136, %r52;
add.s64 %rd137, %rd135, %rd136;
shl.b64 %rd138, %rd137, 2;
add.s64 %rd120, %rd12, %rd138;

	ld.global.nc.u32 %r255, [%rd120];

	add.s64 %rd139, %rd4, %rd136;
shl.b64 %rd140, %rd139, 2;
add.s64 %rd121, %rd12, %rd140;

	ld.global.nc.u32 %r256, [%rd121];

	add.s64 %rd141, %rd5, %rd136;
shl.b64 %rd142, %rd141, 2;
add.s64 %rd122, %rd12, %rd142;

	ld.global.nc.u32 %r257, [%rd122];

	add.s64 %rd143, %rd6, %rd136;
shl.b64 %rd144, %rd143, 2;
add.s64 %rd123, %rd12, %rd144;

	ld.global.nc.u32 %r258, [%rd123];

	add.s32 %r271, %r100, 512;
cvt.s64.s32	%rd145, %r271;
add.s64 %rd146, %rd145, %rd136;
shl.b64 %rd147, %rd146, 2;
add.s64 %rd124, %rd12, %rd147;

	ld.global.nc.u32 %r259, [%rd124];

	add.s32 %r272, %r100, 640;
cvt.s64.s32	%rd148, %r272;
add.s64 %rd149, %rd148, %rd136;
shl.b64 %rd150, %rd149, 2;
add.s64 %rd125, %rd12, %rd150;

	ld.global.nc.u32 %r260, [%rd125];

	add.s32 %r273, %r100, 768;
cvt.s64.s32	%rd151, %r273;
add.s64 %rd152, %rd151, %rd136;
shl.b64 %rd153, %rd152, 2;
add.s64 %rd126, %rd12, %rd153;

	ld.global.nc.u32 %r261, [%rd126];

	add.s32 %r274, %r100, 896;
cvt.s64.s32	%rd154, %r274;
add.s64 %rd155, %rd154, %rd136;
shl.b64 %rd156, %rd155, 2;
add.s64 %rd127, %rd12, %rd156;

	ld.global.nc.u32 %r262, [%rd127];

	add.s32 %r275, %r100, 1024;
cvt.s64.s32	%rd157, %r275;
add.s64 %rd158, %rd157, %rd136;
shl.b64 %rd159, %rd158, 2;
add.s64 %rd128, %rd12, %rd159;

	ld.global.nc.u32 %r263, [%rd128];

	add.s32 %r276, %r100, 1152;
cvt.s64.s32	%rd160, %r276;
add.s64 %rd161, %rd160, %rd136;
shl.b64 %rd162, %rd161, 2;
add.s64 %rd129, %rd12, %rd162;

	ld.global.nc.u32 %r264, [%rd129];

	add.s32 %r277, %r100, 1280;
cvt.s64.s32	%rd163, %r277;
add.s64 %rd164, %rd163, %rd136;
shl.b64 %rd165, %rd164, 2;
add.s64 %rd130, %rd12, %rd165;

	ld.global.nc.u32 %r265, [%rd130];

	add.s32 %r278, %r100, 1408;
cvt.s64.s32	%rd166, %r278;
add.s64 %rd167, %rd166, %rd136;
shl.b64 %rd168, %rd167, 2;
add.s64 %rd131, %rd12, %rd168;

	ld.global.nc.u32 %r266, [%rd131];

	add.s32 %r279, %r100, 1536;
cvt.s64.s32	%rd169, %r279;
add.s64 %rd170, %rd169, %rd136;
shl.b64 %rd171, %rd170, 2;
add.s64 %rd132, %rd12, %rd171;

	ld.global.nc.u32 %r267, [%rd132];

	add.s32 %r280, %r100, 1664;
cvt.s64.s32	%rd172, %r280;
add.s64 %rd173, %rd172, %rd136;
shl.b64 %rd174, %rd173, 2;
add.s64 %rd133, %rd12, %rd174;

	ld.global.nc.u32 %r268, [%rd133];

	add.s32 %r281, %r100, 1792;
cvt.s64.s32	%rd175, %r281;
add.s64 %rd176, %rd175, %rd136;
shl.b64 %rd177, %rd176, 2;
add.s64 %rd134, %rd12, %rd177;

	ld.global.nc.u32 %r269, [%rd134];

	bar.sync 0;
xor.b32 %r283, %r255, -2147483648;

	bfe.u32 %r282, %r283, %r84, %r85;

	and.b32 %r342, %r282, 3;
shr.u32 %r343, %r282, 2;
cvt.u64.u32	%rd178, %r342;
mul.wide.u32 %rd179, %r343, 512;
add.s64 %rd181, %rd15, %rd179;
add.s64 %rd183, %rd181, %rd182;
add.s64 %rd184, %rd183, %rd178;
ld.shared.u8 %rs47, [%rd184];
add.s16 %rs48, %rs47, 1;
st.shared.u8 [%rd184], %rs48;
xor.b32 %r287, %r256, -2147483648;

	bfe.u32 %r286, %r287, %r84, %r85;

	and.b32 %r344, %r286, 3;
shr.u32 %r345, %r286, 2;
cvt.u64.u32	%rd185, %r344;
mul.wide.u32 %rd186, %r345, 512;
add.s64 %rd187, %rd15, %rd186;
add.s64 %rd188, %rd187, %rd182;
add.s64 %rd189, %rd188, %rd185;
ld.shared.u8 %rs49, [%rd189];
add.s16 %rs50, %rs49, 1;
st.shared.u8 [%rd189], %rs50;
xor.b32 %r291, %r257, -2147483648;

	bfe.u32 %r290, %r291, %r84, %r85;

	and.b32 %r346, %r290, 3;
shr.u32 %r347, %r290, 2;
cvt.u64.u32	%rd190, %r346;
mul.wide.u32 %rd191, %r347, 512;
add.s64 %rd192, %rd15, %rd191;
add.s64 %rd193, %rd192, %rd182;
add.s64 %rd194, %rd193, %rd190;
ld.shared.u8 %rs51, [%rd194];
add.s16 %rs52, %rs51, 1;
st.shared.u8 [%rd194], %rs52;
xor.b32 %r295, %r258, -2147483648;

	bfe.u32 %r294, %r295, %r84, %r85;

	and.b32 %r348, %r294, 3;
shr.u32 %r349, %r294, 2;
cvt.u64.u32	%rd195, %r348;
mul.wide.u32 %rd196, %r349, 512;
add.s64 %rd197, %rd15, %rd196;
add.s64 %rd198, %rd197, %rd182;
add.s64 %rd199, %rd198, %rd195;
ld.shared.u8 %rs53, [%rd199];
add.s16 %rs54, %rs53, 1;
st.shared.u8 [%rd199], %rs54;
xor.b32 %r299, %r259, -2147483648;

	bfe.u32 %r298, %r299, %r84, %r85;

	and.b32 %r350, %r298, 3;
shr.u32 %r351, %r298, 2;
cvt.u64.u32	%rd200, %r350;
mul.wide.u32 %rd201, %r351, 512;
add.s64 %rd202, %rd15, %rd201;
add.s64 %rd203, %rd202, %rd182;
add.s64 %rd204, %rd203, %rd200;
ld.shared.u8 %rs55, [%rd204];
add.s16 %rs56, %rs55, 1;
st.shared.u8 [%rd204], %rs56;
xor.b32 %r303, %r260, -2147483648;

	bfe.u32 %r302, %r303, %r84, %r85;

	and.b32 %r352, %r302, 3;
shr.u32 %r353, %r302, 2;
cvt.u64.u32	%rd205, %r352;
mul.wide.u32 %rd206, %r353, 512;
add.s64 %rd207, %rd15, %rd206;
add.s64 %rd208, %rd207, %rd182;
add.s64 %rd209, %rd208, %rd205;
ld.shared.u8 %rs57, [%rd209];
add.s16 %rs58, %rs57, 1;
st.shared.u8 [%rd209], %rs58;
xor.b32 %r307, %r261, -2147483648;

	bfe.u32 %r306, %r307, %r84, %r85;

	and.b32 %r354, %r306, 3;
shr.u32 %r355, %r306, 2;
cvt.u64.u32	%rd210, %r354;
mul.wide.u32 %rd211, %r355, 512;
add.s64 %rd212, %rd15, %rd211;
add.s64 %rd213, %rd212, %rd182;
add.s64 %rd214, %rd213, %rd210;
ld.shared.u8 %rs59, [%rd214];
add.s16 %rs60, %rs59, 1;
st.shared.u8 [%rd214], %rs60;
xor.b32 %r311, %r262, -2147483648;

	bfe.u32 %r310, %r311, %r84, %r85;

	and.b32 %r356, %r310, 3;
shr.u32 %r357, %r310, 2;
cvt.u64.u32	%rd215, %r356;
mul.wide.u32 %rd216, %r357, 512;
add.s64 %rd217, %rd15, %rd216;
add.s64 %rd218, %rd217, %rd182;
add.s64 %rd219, %rd218, %rd215;
ld.shared.u8 %rs61, [%rd219];
add.s16 %rs62, %rs61, 1;
st.shared.u8 [%rd219], %rs62;
xor.b32 %r315, %r263, -2147483648;

	bfe.u32 %r314, %r315, %r84, %r85;

	and.b32 %r358, %r314, 3;
shr.u32 %r359, %r314, 2;
cvt.u64.u32	%rd220, %r358;
mul.wide.u32 %rd221, %r359, 512;
add.s64 %rd222, %rd15, %rd221;
add.s64 %rd223, %rd222, %rd182;
add.s64 %rd224, %rd223, %rd220;
ld.shared.u8 %rs63, [%rd224];
add.s16 %rs64, %rs63, 1;
st.shared.u8 [%rd224], %rs64;
xor.b32 %r319, %r264, -2147483648;

	bfe.u32 %r318, %r319, %r84, %r85;

	and.b32 %r360, %r318, 3;
shr.u32 %r361, %r318, 2;
cvt.u64.u32	%rd225, %r360;
mul.wide.u32 %rd226, %r361, 512;
add.s64 %rd227, %rd15, %rd226;
add.s64 %rd228, %rd227, %rd182;
add.s64 %rd229, %rd228, %rd225;
ld.shared.u8 %rs65, [%rd229];
add.s16 %rs66, %rs65, 1;
st.shared.u8 [%rd229], %rs66;
xor.b32 %r323, %r265, -2147483648;

	bfe.u32 %r322, %r323, %r84, %r85;

	and.b32 %r362, %r322, 3;
shr.u32 %r363, %r322, 2;
cvt.u64.u32	%rd230, %r362;
mul.wide.u32 %rd231, %r363, 512;
add.s64 %rd232, %rd15, %rd231;
add.s64 %rd233, %rd232, %rd182;
add.s64 %rd234, %rd233, %rd230;
ld.shared.u8 %rs67, [%rd234];
add.s16 %rs68, %rs67, 1;
st.shared.u8 [%rd234], %rs68;
xor.b32 %r327, %r266, -2147483648;

	bfe.u32 %r326, %r327, %r84, %r85;

	and.b32 %r364, %r326, 3;
shr.u32 %r365, %r326, 2;
cvt.u64.u32	%rd235, %r364;
mul.wide.u32 %rd236, %r365, 512;
add.s64 %rd237, %rd15, %rd236;
add.s64 %rd238, %rd237, %rd182;
add.s64 %rd239, %rd238, %rd235;
ld.shared.u8 %rs69, [%rd239];
add.s16 %rs70, %rs69, 1;
st.shared.u8 [%rd239], %rs70;
xor.b32 %r331, %r267, -2147483648;

	bfe.u32 %r330, %r331, %r84, %r85;

	and.b32 %r366, %r330, 3;
shr.u32 %r367, %r330, 2;
cvt.u64.u32	%rd240, %r366;
mul.wide.u32 %rd241, %r367, 512;
add.s64 %rd242, %rd15, %rd241;
add.s64 %rd243, %rd242, %rd182;
add.s64 %rd244, %rd243, %rd240;
ld.shared.u8 %rs71, [%rd244];
add.s16 %rs72, %rs71, 1;
st.shared.u8 [%rd244], %rs72;
xor.b32 %r335, %r268, -2147483648;

	bfe.u32 %r334, %r335, %r84, %r85;

	and.b32 %r368, %r334, 3;
shr.u32 %r369, %r334, 2;
cvt.u64.u32	%rd245, %r368;
mul.wide.u32 %rd246, %r369, 512;
add.s64 %rd247, %rd15, %rd246;
add.s64 %rd248, %rd247, %rd182;
add.s64 %rd249, %rd248, %rd245;
ld.shared.u8 %rs73, [%rd249];
add.s16 %rs74, %rs73, 1;
st.shared.u8 [%rd249], %rs74;
xor.b32 %r339, %r269, -2147483648;

	bfe.u32 %r338, %r339, %r84, %r85;

	and.b32 %r370, %r338, 3;
shr.u32 %r371, %r338, 2;
cvt.u64.u32	%rd250, %r370;
mul.wide.u32 %rd251, %r371, 512;
add.s64 %rd252, %rd15, %rd251;
add.s64 %rd253, %rd252, %rd182;
add.s64 %rd254, %rd253, %rd250;
ld.shared.u8 %rs75, [%rd254];
add.s16 %rs76, %rs75, 1;
st.shared.u8 [%rd254], %rs76;
add.s32 %r499, %r498, 1920;
setp.le.s32	%p9, %r499, %r488;
mov.u32 %r497, %r498;
@%p9 bra BB92_13;

BB92_14:
add.s32 %r502, %r100, %r497;
setp.ge.s32	%p10, %r502, %r488;
@%p10 bra BB92_17;

add.s32 %r374, %r100, %r497;
mul.wide.s32 %rd255, %r374, 4;
add.s64 %rd281, %rd12, %rd255;
cvt.u64.u32	%rd9, %r100;
shl.b64 %rd261, %rd9, 2;

BB92_16:

	ld.global.nc.u32 %r375, [%rd281];

	xor.b32 %r377, %r375, -2147483648;

	bfe.u32 %r376, %r377, %r84, %r85;

	and.b32 %r380, %r376, 3;
shr.u32 %r381, %r376, 2;
cvt.u64.u32	%rd257, %r380;
mul.wide.u32 %rd258, %r381, 512;
add.s64 %rd260, %rd15, %rd258;
add.s64 %rd262, %rd260, %rd261;
add.s64 %rd263, %rd262, %rd257;
ld.shared.u8 %rs77, [%rd263];
add.s16 %rs78, %rs77, 1;
st.shared.u8 [%rd263], %rs78;
add.s64 %rd281, %rd281, 512;
add.s32 %r502, %r502, 128;
setp.lt.s32	%p11, %r502, %r488;
@%p11 bra BB92_16;

BB92_17:
bar.sync 0;
setp.gt.u32	%p12, %r100, 127;
@%p12 bra BB92_19;

shr.u32 %r384, %r100, 5;
and.b32 %r385, %r100, 31;
mul.wide.u32 %rd264, %r384, 512;
add.s64 %rd266, %rd15, %rd264;
mul.wide.u32 %rd267, %r385, 4;
add.s64 %rd268, %rd266, %rd267;
ld.shared.v4.u8 {%rs79, %rs80, %rs81, %rs82}, [%rd268];
cvt.u32.u16	%r386, %rs82;
cvt.u32.u16	%r387, %rs81;
cvt.u32.u16	%r388, %rs80;
cvt.u32.u16	%r389, %rs79;
add.s32 %r390, %r505, %r389;
add.s32 %r391, %r504, %r388;
add.s32 %r392, %r503, %r387;
add.s32 %r393, %r506, %r386;
ld.shared.v4.u8 {%rs83, %rs84, %rs85, %rs86}, [%rd268+128];
cvt.u32.u16	%r394, %rs86;
cvt.u32.u16	%r395, %rs85;
cvt.u32.u16	%r396, %rs84;
cvt.u32.u16	%r397, %rs83;
add.s32 %r398, %r390, %r397;
add.s32 %r399, %r391, %r396;
add.s32 %r400, %r392, %r395;
add.s32 %r401, %r393, %r394;
ld.shared.v4.u8 {%rs87, %rs88, %rs89, %rs90}, [%rd268+256];
cvt.u32.u16	%r402, %rs90;
cvt.u32.u16	%r403, %rs89;
cvt.u32.u16	%r404, %rs88;
cvt.u32.u16	%r405, %rs87;
add.s32 %r406, %r398, %r405;
add.s32 %r407, %r399, %r404;
add.s32 %r408, %r400, %r403;
add.s32 %r409, %r401, %r402;
ld.shared.v4.u8 {%rs91, %rs92, %rs93, %rs94}, [%rd268+384];
cvt.u32.u16	%r410, %rs94;
cvt.u32.u16	%r411, %rs93;
cvt.u32.u16	%r412, %rs92;
cvt.u32.u16	%r413, %rs91;
add.s32 %r505, %r406, %r413;
add.s32 %r504, %r407, %r412;
add.s32 %r503, %r408, %r411;
add.s32 %r506, %r409, %r410;

BB92_19:
setp.lt.u32	%p2, %r100, 128;
bar.sync 0;
@!%p2 bra BB92_21;
bra.uni BB92_20;

BB92_20:
and.b32 %r414, %r100, 31;
shr.u32 %r416, %r100, 3;
and.b32 %r417, %r416, 536870908;
mul.wide.u32 %rd269, %r417, 132;
add.s64 %rd271, %rd15, %rd269;
mul.wide.u32 %rd272, %r414, 4;
add.s64 %rd273, %rd271, %rd272;
st.shared.u32 [%rd273], %r505;
st.shared.u32 [%rd273+132], %r504;
st.shared.u32 [%rd273+264], %r503;
st.shared.u32 [%rd273+396], %r506;

BB92_21:
bar.sync 0;
setp.gt.u32	%p13, %r100, 15;
@%p13 bra BB92_23;

mul.wide.u32 %rd274, %r100, 132;
add.s64 %rd276, %rd15, %rd274;
ld.shared.u32 %r421, [%rd276+4];
ld.shared.u32 %r422, [%rd276];
add.s32 %r423, %r421, %r422;
ld.shared.u32 %r424, [%rd276+8];
add.s32 %r425, %r423, %r424;
ld.shared.u32 %r426, [%rd276+12];
add.s32 %r427, %r425, %r426;
ld.shared.u32 %r428, [%rd276+16];
add.s32 %r429, %r427, %r428;
ld.shared.u32 %r430, [%rd276+20];
add.s32 %r431, %r429, %r430;
ld.shared.u32 %r432, [%rd276+24];
add.s32 %r433, %r431, %r432;
ld.shared.u32 %r434, [%rd276+28];
add.s32 %r435, %r433, %r434;
ld.shared.u32 %r436, [%rd276+32];
add.s32 %r437, %r435, %r436;
ld.shared.u32 %r438, [%rd276+36];
add.s32 %r439, %r437, %r438;
ld.shared.u32 %r440, [%rd276+40];
add.s32 %r441, %r439, %r440;
ld.shared.u32 %r442, [%rd276+44];
add.s32 %r443, %r441, %r442;
ld.shared.u32 %r444, [%rd276+48];
add.s32 %r445, %r443, %r444;
ld.shared.u32 %r446, [%rd276+52];
add.s32 %r447, %r445, %r446;
ld.shared.u32 %r448, [%rd276+56];
add.s32 %r449, %r447, %r448;
ld.shared.u32 %r450, [%rd276+60];
add.s32 %r451, %r449, %r450;
ld.shared.u32 %r452, [%rd276+64];
add.s32 %r453, %r451, %r452;
ld.shared.u32 %r454, [%rd276+68];
add.s32 %r455, %r453, %r454;
ld.shared.u32 %r456, [%rd276+72];
add.s32 %r457, %r455, %r456;
ld.shared.u32 %r458, [%rd276+76];
add.s32 %r459, %r457, %r458;
ld.shared.u32 %r460, [%rd276+80];
add.s32 %r461, %r459, %r460;
ld.shared.u32 %r462, [%rd276+84];
add.s32 %r463, %r461, %r462;
ld.shared.u32 %r464, [%rd276+88];
add.s32 %r465, %r463, %r464;
ld.shared.u32 %r466, [%rd276+92];
add.s32 %r467, %r465, %r466;
ld.shared.u32 %r468, [%rd276+96];
add.s32 %r469, %r467, %r468;
ld.shared.u32 %r470, [%rd276+100];
add.s32 %r471, %r469, %r470;
ld.shared.u32 %r472, [%rd276+104];
add.s32 %r473, %r471, %r472;
ld.shared.u32 %r474, [%rd276+108];
add.s32 %r475, %r473, %r474;
ld.shared.u32 %r476, [%rd276+112];
add.s32 %r477, %r475, %r476;
ld.shared.u32 %r478, [%rd276+116];
add.s32 %r479, %r477, %r478;
ld.shared.u32 %r480, [%rd276+120];
add.s32 %r481, %r479, %r480;
ld.shared.u32 %r482, [%rd276+124];
add.s32 %r507, %r481, %r482;

BB92_23:
@%p13 bra BB92_25;

mov.u32 %r484, %nctaid.x;
mad.lo.s32 %r487, %r484, %r100, %r1;
cvta.to.global.u64 %rd277, %rd13;
mul.wide.u32 %rd278, %r487, 4;
add.s64 %rd279, %rd277, %rd278;
st.global.u32 [%rd279], %r507;

BB92_25:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i(
.param .u64 _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i_param_0,
.param .u32 _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i_param_1
)
.maxntid 1024, 1, 1
.minnctapersm 1
{
.reg .pred %p<39>;
.reg .b32 %r<193>;
.reg .b64 %rd<14>;

	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage[172];

ld.param.u64 %rd5, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i_param_0];
ld.param.u32 %r20, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i_param_1];
mov.u32 %r21, %ctaid.x;
setp.ne.s32	%p33, %r21, 0;
setp.lt.s32	%p34, %r20, 4096;
or.pred %p35, %p33, %p34;
@%p35 bra BB93_8;

cvta.to.global.u64 %rd13, %rd5;
mov.u32 %r24, %tid.x;
shr.s32 %r25, %r24, 31;
shr.u32 %r26, %r25, 27;
add.s32 %r27, %r24, %r26;
shr.s32 %r28, %r27, 5;
mul.wide.s32 %rd6, %r28, 4;
mov.u64 %rd7, _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage;
add.s64 %rd8, %rd7, %rd6;
add.s64 %rd2, %rd8, 36;
mov.u32 %r191, 0;
mov.u32 %r187, 4096;

	mov.u32 %r31, %laneid;


BB93_2:
mov.u32 %r2, %r191;
shl.b32 %r30, %r24, 2;
mul.wide.s32 %rd9, %r30, 4;
add.s64 %rd10, %rd13, %rd9;
ld.global.u32 %r3, [%rd10];
ld.global.u32 %r4, [%rd10+4];
ld.global.u32 %r5, [%rd10+8];
ld.global.u32 %r6, [%rd10+12];
bar.sync 0;
add.s32 %r57, %r4, %r3;
add.s32 %r58, %r57, %r5;
add.s32 %r36, %r58, %r6;
mov.u32 %r34, 1;
mov.u32 %r55, 0;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r36, %r34, %r55; @p add.u32 r0, r0, %r36; mov.u32 %r32, r0;}

	mov.u32 %r39, 2;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r32, %r39, %r55; @p add.u32 r0, r0, %r32; mov.u32 %r37, r0;}

	mov.u32 %r44, 4;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r37, %r44, %r55; @p add.u32 r0, r0, %r37; mov.u32 %r42, r0;}

	mov.u32 %r49, 8;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r42, %r49, %r55; @p add.u32 r0, r0, %r42; mov.u32 %r47, r0;}

	mov.u32 %r54, 16;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r47, %r54, %r55; @p add.u32 r0, r0, %r47; mov.u32 %r52, r0;}

	setp.ne.s32	%p36, %r31, 31;
@%p36 bra BB93_4;

st.shared.u32 [%rd2], %r52;

BB93_4:
sub.s32 %r10, %r52, %r36;
add.s32 %r60, %r24, 31;
setp.lt.u32	%p1, %r60, 63;
and.b32 %r61, %r24, -32;
setp.eq.s32	%p2, %r61, 992;
setp.eq.s32	%p3, %r61, 960;
setp.eq.s32	%p4, %r61, 928;
setp.eq.s32	%p5, %r61, 896;
setp.eq.s32	%p6, %r61, 864;
setp.eq.s32	%p7, %r61, 832;
setp.eq.s32	%p8, %r61, 800;
setp.eq.s32	%p9, %r61, 768;
setp.eq.s32	%p10, %r61, 736;
setp.eq.s32	%p11, %r61, 704;
setp.eq.s32	%p12, %r61, 672;
setp.eq.s32	%p13, %r61, 640;
setp.eq.s32	%p14, %r61, 608;
setp.eq.s32	%p15, %r61, 576;
setp.eq.s32	%p16, %r61, 544;
setp.eq.s32	%p17, %r61, 512;
setp.eq.s32	%p18, %r61, 480;
setp.eq.s32	%p19, %r61, 448;
setp.eq.s32	%p20, %r61, 416;
setp.eq.s32	%p21, %r61, 384;
setp.eq.s32	%p22, %r61, 352;
setp.eq.s32	%p23, %r61, 320;
setp.eq.s32	%p24, %r61, 288;
setp.eq.s32	%p25, %r61, 256;
setp.eq.s32	%p26, %r61, 224;
setp.eq.s32	%p27, %r61, 192;
setp.eq.s32	%p28, %r61, 160;
setp.eq.s32	%p29, %r61, 128;
setp.eq.s32	%p30, %r61, 96;
setp.eq.s32	%p31, %r61, 64;
setp.eq.s32	%p32, %r61, 32;
bar.sync 0;
ld.shared.u32 %r62, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+36];
selp.b32	%r63, %r62, 0, %p32;
add.s32 %r64, %r10, %r63;
ld.shared.u32 %r65, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+40];
add.s32 %r66, %r65, %r62;
selp.b32	%r67, %r66, 0, %p31;
add.s32 %r68, %r64, %r67;
ld.shared.u32 %r69, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+44];
add.s32 %r70, %r66, %r69;
selp.b32	%r71, %r70, 0, %p30;
add.s32 %r72, %r68, %r71;
ld.shared.u32 %r73, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+48];
add.s32 %r74, %r70, %r73;
selp.b32	%r75, %r74, 0, %p29;
add.s32 %r76, %r72, %r75;
ld.shared.u32 %r77, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+52];
add.s32 %r78, %r74, %r77;
selp.b32	%r79, %r78, 0, %p28;
add.s32 %r80, %r76, %r79;
ld.shared.u32 %r81, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+56];
add.s32 %r82, %r78, %r81;
selp.b32	%r83, %r82, 0, %p27;
add.s32 %r84, %r80, %r83;
ld.shared.u32 %r85, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+60];
add.s32 %r86, %r82, %r85;
selp.b32	%r87, %r86, 0, %p26;
add.s32 %r88, %r84, %r87;
ld.shared.u32 %r89, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+64];
add.s32 %r90, %r86, %r89;
selp.b32	%r91, %r90, 0, %p25;
add.s32 %r92, %r88, %r91;
ld.shared.u32 %r93, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+68];
add.s32 %r94, %r90, %r93;
selp.b32	%r95, %r94, 0, %p24;
add.s32 %r96, %r92, %r95;
ld.shared.u32 %r97, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+72];
add.s32 %r98, %r94, %r97;
selp.b32	%r99, %r98, 0, %p23;
add.s32 %r100, %r96, %r99;
ld.shared.u32 %r101, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+76];
add.s32 %r102, %r98, %r101;
selp.b32	%r103, %r102, 0, %p22;
add.s32 %r104, %r100, %r103;
ld.shared.u32 %r105, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+80];
add.s32 %r106, %r102, %r105;
selp.b32	%r107, %r106, 0, %p21;
add.s32 %r108, %r104, %r107;
ld.shared.u32 %r109, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+84];
add.s32 %r110, %r106, %r109;
selp.b32	%r111, %r110, 0, %p20;
add.s32 %r112, %r108, %r111;
ld.shared.u32 %r113, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+88];
add.s32 %r114, %r110, %r113;
selp.b32	%r115, %r114, 0, %p19;
add.s32 %r116, %r112, %r115;
ld.shared.u32 %r117, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+92];
add.s32 %r118, %r114, %r117;
selp.b32	%r119, %r118, 0, %p18;
add.s32 %r120, %r116, %r119;
ld.shared.u32 %r121, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+96];
add.s32 %r122, %r118, %r121;
selp.b32	%r123, %r122, 0, %p17;
add.s32 %r124, %r120, %r123;
ld.shared.u32 %r125, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+100];
add.s32 %r126, %r122, %r125;
selp.b32	%r127, %r126, 0, %p16;
add.s32 %r128, %r124, %r127;
ld.shared.u32 %r129, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+104];
add.s32 %r130, %r126, %r129;
selp.b32	%r131, %r130, 0, %p15;
add.s32 %r132, %r128, %r131;
ld.shared.u32 %r133, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+108];
add.s32 %r134, %r130, %r133;
selp.b32	%r135, %r134, 0, %p14;
add.s32 %r136, %r132, %r135;
ld.shared.u32 %r137, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+112];
add.s32 %r138, %r134, %r137;
selp.b32	%r139, %r138, 0, %p13;
add.s32 %r140, %r136, %r139;
ld.shared.u32 %r141, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+116];
add.s32 %r142, %r138, %r141;
selp.b32	%r143, %r142, 0, %p12;
add.s32 %r144, %r140, %r143;
ld.shared.u32 %r145, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+120];
add.s32 %r146, %r142, %r145;
selp.b32	%r147, %r146, 0, %p11;
add.s32 %r148, %r144, %r147;
ld.shared.u32 %r149, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+124];
add.s32 %r150, %r146, %r149;
selp.b32	%r151, %r150, 0, %p10;
add.s32 %r152, %r148, %r151;
ld.shared.u32 %r153, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+128];
add.s32 %r154, %r150, %r153;
selp.b32	%r155, %r154, 0, %p9;
add.s32 %r156, %r152, %r155;
ld.shared.u32 %r157, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+132];
add.s32 %r158, %r154, %r157;
selp.b32	%r159, %r158, 0, %p8;
add.s32 %r160, %r156, %r159;
ld.shared.u32 %r161, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+136];
add.s32 %r162, %r158, %r161;
selp.b32	%r163, %r162, 0, %p7;
add.s32 %r164, %r160, %r163;
ld.shared.u32 %r165, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+140];
add.s32 %r166, %r162, %r165;
selp.b32	%r167, %r166, 0, %p6;
add.s32 %r168, %r164, %r167;
ld.shared.u32 %r169, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+144];
add.s32 %r170, %r166, %r169;
selp.b32	%r171, %r170, 0, %p5;
add.s32 %r172, %r168, %r171;
ld.shared.u32 %r173, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+148];
add.s32 %r174, %r170, %r173;
selp.b32	%r175, %r174, 0, %p4;
add.s32 %r176, %r172, %r175;
ld.shared.u32 %r177, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+152];
add.s32 %r178, %r174, %r177;
selp.b32	%r179, %r178, 0, %p3;
add.s32 %r180, %r176, %r179;
ld.shared.u32 %r181, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+156];
add.s32 %r11, %r178, %r181;
selp.b32	%r182, %r11, 0, %p2;
add.s32 %r12, %r180, %r182;
mov.u32 %r192, %r2;
@!%p1 bra BB93_7;
bra.uni BB93_5;

BB93_5:
ld.shared.u32 %r183, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+160];
add.s32 %r184, %r183, %r2;
add.s32 %r13, %r184, %r11;
setp.ne.s32	%p37, %r31, 0;
mov.u32 %r192, %r13;
@%p37 bra BB93_7;

st.shared.u32 [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+164], %r2;
mov.u32 %r192, %r13;

BB93_7:
mov.u32 %r191, %r192;
bar.sync 0;
ld.shared.u32 %r185, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+164];
add.s32 %r15, %r12, %r185;
add.s32 %r16, %r3, %r15;
add.s32 %r17, %r16, %r4;
add.s32 %r18, %r17, %r5;
bar.sync 0;
mul.wide.s32 %rd11, %r24, 16;
add.s64 %rd12, %rd13, %rd11;
st.global.v4.u32 [%rd12], {%r15, %r16, %r17, %r18};
add.s64 %rd13, %rd13, 16384;
add.s32 %r187, %r187, 4096;
setp.le.s32	%p38, %r187, %r20;
@%p38 bra BB93_2;

BB93_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE(
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_0,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_1,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_2,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_3,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_4,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_5,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7,
.param .u8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_8,
.param .u8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_9,
.param .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10[36]
)
.maxntid 128, 1, 1
{
.reg .pred %p<152>;
.reg .b16 %rs<3>;
.reg .b32 %r<1389>;
.reg .b64 %rd<1125>;

	.shared .align 8 .b8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage[9400];

ld.param.u64 %rd142, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_0];
ld.param.u64 %rd143, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_1];
ld.param.u64 %rd144, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_2];
ld.param.u64 %rd145, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_3];
ld.param.u64 %rd146, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_4];
ld.param.u32 %r389, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_5];
ld.param.u32 %r390, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6];
ld.param.u32 %r391, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7];
ld.param.u32 %r400, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+32];
ld.param.u32 %r399, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+28];
ld.param.u32 %r397, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+20];
ld.param.u32 %r396, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+16];
ld.param.u32 %r395, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+12];
ld.param.u32 %r394, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+8];
ld.param.u32 %r392, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10];
ld.param.u32 %r393, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+4];
cvta.to.global.u64 %rd1, %rd145;
cvta.to.global.u64 %rd2, %rd143;
mov.u32 %r1, %ctaid.x;
setp.lt.s32	%p7, %r1, %r393;
@%p7 bra BB94_3;
bra.uni BB94_1;

BB94_3:
mul.lo.s32 %r1342, %r1, %r394;
add.s32 %r1302, %r1342, %r394;
bra.uni BB94_4;

BB94_1:
mov.u32 %r1302, %r400;
mov.u32 %r1342, %r399;
setp.ge.s32	%p8, %r1, %r392;
@%p8 bra BB94_4;

mad.lo.s32 %r1342, %r1, %r395, %r396;
add.s32 %r401, %r1342, %r395;
min.s32 %r1302, %r401, %r397;

BB94_4:
mov.u32 %r9, %r1342;
mov.u32 %r10, %tid.x;
setp.gt.u32	%p9, %r10, 31;
@%p9 bra BB94_6;

cvta.to.global.u64 %rd147, %rd146;
mov.u32 %r405, %nctaid.x;
mul.lo.s32 %r406, %r405, %r10;
mul.wide.u32 %rd148, %r406, 4;
add.s64 %rd149, %rd147, %rd148;
ld.global.u32 %r407, [%rd149];
setp.eq.s32	%p10, %r407, 0;
setp.eq.s32	%p11, %r407, %r389;
or.pred %p12, %p10, %p11;
selp.u32	%r404, 1, 0, %p12;

	{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r404, 0; 
vote.all.pred %p2, %p1; 
selp.s32 %r403, 1, 0, %p2; 
}

	setp.ne.s32	%p13, %r403, 0;
selp.u16	%rs1, 1, 0, %p13;
st.shared.u8 [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+132], %rs1;
add.s32 %r408, %r406, %r1;
mul.wide.u32 %rd150, %r408, 4;
add.s64 %rd151, %rd147, %rd150;
ld.global.u32 %r1343, [%rd151];

BB94_6:
bar.sync 0;
ld.shared.u8 %rs2, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+132];
setp.eq.s16	%p14, %rs2, 0;
add.s32 %r13, %r9, 1920;
@%p14 bra BB94_135;

setp.gt.s32	%p15, %r13, %r1302;
mov.u32 %r1339, %r9;
@%p15 bra BB94_10;

cvt.s64.s32	%rd3, %r10;
add.s32 %r409, %r10, 128;
cvt.s64.s32	%rd4, %r409;
add.s32 %r410, %r10, 256;
cvt.s64.s32	%rd5, %r410;
add.s32 %r411, %r10, 384;
cvt.s64.s32	%rd6, %r411;
add.s32 %r412, %r10, 512;
cvt.s64.s32	%rd7, %r412;
add.s32 %r413, %r10, 640;
cvt.s64.s32	%rd8, %r413;
add.s32 %r414, %r10, 768;
cvt.s64.s32	%rd9, %r414;
add.s32 %r415, %r10, 896;
cvt.s64.s32	%rd10, %r415;
add.s32 %r416, %r10, 1024;
cvt.s64.s32	%rd11, %r416;
add.s32 %r417, %r10, 1152;
cvt.s64.s32	%rd12, %r417;
add.s32 %r418, %r10, 1280;
cvt.s64.s32	%rd13, %r418;
add.s32 %r419, %r10, 1408;
cvt.s64.s32	%rd14, %r419;
add.s32 %r420, %r10, 1536;
cvt.s64.s32	%rd15, %r420;
add.s32 %r421, %r10, 1664;
cvt.s64.s32	%rd16, %r421;
add.s32 %r422, %r10, 1792;
cvt.s64.s32	%rd17, %r422;
mov.u32 %r1340, %r9;
mov.u32 %r1341, %r13;

BB94_9:
mov.u32 %r1327, %r1341;
mov.u32 %r15, %r1340;
mov.u32 %r1340, %r1327;
cvt.s64.s32	%rd167, %r15;
add.s64 %rd18, %rd3, %rd167;
shl.b64 %rd168, %rd18, 2;
add.s64 %rd152, %rd142, %rd168;

	ld.global.nc.u32 %r423, [%rd152];

	add.s64 %rd169, %rd4, %rd167;
shl.b64 %rd170, %rd169, 2;
add.s64 %rd153, %rd142, %rd170;

	ld.global.nc.u32 %r424, [%rd153];

	add.s64 %rd171, %rd5, %rd167;
shl.b64 %rd172, %rd171, 2;
add.s64 %rd154, %rd142, %rd172;

	ld.global.nc.u32 %r425, [%rd154];

	add.s64 %rd173, %rd6, %rd167;
shl.b64 %rd174, %rd173, 2;
add.s64 %rd155, %rd142, %rd174;

	ld.global.nc.u32 %r426, [%rd155];

	add.s64 %rd175, %rd7, %rd167;
shl.b64 %rd176, %rd175, 2;
add.s64 %rd156, %rd142, %rd176;

	ld.global.nc.u32 %r427, [%rd156];

	add.s64 %rd177, %rd8, %rd167;
shl.b64 %rd178, %rd177, 2;
add.s64 %rd157, %rd142, %rd178;

	ld.global.nc.u32 %r428, [%rd157];

	add.s64 %rd179, %rd9, %rd167;
shl.b64 %rd180, %rd179, 2;
add.s64 %rd158, %rd142, %rd180;

	ld.global.nc.u32 %r429, [%rd158];

	add.s64 %rd181, %rd10, %rd167;
shl.b64 %rd182, %rd181, 2;
add.s64 %rd159, %rd142, %rd182;

	ld.global.nc.u32 %r430, [%rd159];

	add.s64 %rd183, %rd11, %rd167;
shl.b64 %rd184, %rd183, 2;
add.s64 %rd160, %rd142, %rd184;

	ld.global.nc.u32 %r431, [%rd160];

	add.s64 %rd185, %rd12, %rd167;
shl.b64 %rd186, %rd185, 2;
add.s64 %rd161, %rd142, %rd186;

	ld.global.nc.u32 %r432, [%rd161];

	add.s64 %rd187, %rd13, %rd167;
shl.b64 %rd188, %rd187, 2;
add.s64 %rd162, %rd142, %rd188;

	ld.global.nc.u32 %r433, [%rd162];

	add.s64 %rd189, %rd14, %rd167;
shl.b64 %rd190, %rd189, 2;
add.s64 %rd163, %rd142, %rd190;

	ld.global.nc.u32 %r434, [%rd163];

	add.s64 %rd191, %rd15, %rd167;
shl.b64 %rd192, %rd191, 2;
add.s64 %rd164, %rd142, %rd192;

	ld.global.nc.u32 %r435, [%rd164];

	add.s64 %rd193, %rd16, %rd167;
shl.b64 %rd194, %rd193, 2;
add.s64 %rd165, %rd142, %rd194;

	ld.global.nc.u32 %r436, [%rd165];

	add.s64 %rd195, %rd17, %rd167;
shl.b64 %rd196, %rd195, 2;
add.s64 %rd166, %rd142, %rd196;

	ld.global.nc.u32 %r437, [%rd166];

	bar.sync 0;
add.s64 %rd198, %rd2, %rd168;
st.global.u32 [%rd198], %r423;
st.global.u32 [%rd198+512], %r424;
st.global.u32 [%rd198+1024], %r425;
st.global.u32 [%rd198+1536], %r426;
st.global.u32 [%rd198+2048], %r427;
st.global.u32 [%rd198+2560], %r428;
st.global.u32 [%rd198+3072], %r429;
st.global.u32 [%rd198+3584], %r430;
st.global.u32 [%rd198+4096], %r431;
st.global.u32 [%rd198+4608], %r432;
st.global.u32 [%rd198+5120], %r433;
st.global.u32 [%rd198+5632], %r434;
st.global.u32 [%rd198+6144], %r435;
st.global.u32 [%rd198+6656], %r436;
st.global.u32 [%rd198+7168], %r437;
add.s32 %r31, %r1340, 1920;
setp.le.s32	%p16, %r31, %r1302;
mov.u32 %r1328, %r1340;
mov.u32 %r1339, %r1328;
mov.u32 %r1341, %r31;
@%p16 bra BB94_9;

BB94_10:
mov.u32 %r32, %r1339;
setp.le.s32	%p17, %r1302, %r32;
@%p17 bra BB94_71;

sub.s32 %r33, %r1302, %r32;
cvt.s64.s32	%rd19, %r32;
sub.s32 %r34, %r33, %r10;
setp.lt.s32	%p18, %r34, 1;
@%p18 bra BB94_13;

cvt.s64.s32	%rd200, %r10;
add.s64 %rd201, %rd200, %rd19;
shl.b64 %rd202, %rd201, 2;
add.s64 %rd199, %rd142, %rd202;

	ld.global.nc.u32 %r1303, [%rd199];


BB94_13:
setp.lt.s32	%p19, %r34, 129;
@%p19 bra BB94_15;

add.s32 %r443, %r10, 128;
cvt.s64.s32	%rd204, %r443;
add.s64 %rd205, %rd204, %rd19;
shl.b64 %rd206, %rd205, 2;
add.s64 %rd203, %rd142, %rd206;

	ld.global.nc.u32 %r1304, [%rd203];


BB94_15:
setp.lt.s32	%p20, %r34, 257;
@%p20 bra BB94_17;

add.s32 %r446, %r10, 256;
cvt.s64.s32	%rd208, %r446;
add.s64 %rd209, %rd208, %rd19;
shl.b64 %rd210, %rd209, 2;
add.s64 %rd207, %rd142, %rd210;

	ld.global.nc.u32 %r1305, [%rd207];


BB94_17:
setp.lt.s32	%p21, %r34, 385;
@%p21 bra BB94_19;

add.s32 %r449, %r10, 384;
cvt.s64.s32	%rd212, %r449;
add.s64 %rd213, %rd212, %rd19;
shl.b64 %rd214, %rd213, 2;
add.s64 %rd211, %rd142, %rd214;

	ld.global.nc.u32 %r1306, [%rd211];


BB94_19:
setp.lt.s32	%p22, %r34, 513;
@%p22 bra BB94_21;

add.s32 %r452, %r10, 512;
cvt.s64.s32	%rd216, %r452;
add.s64 %rd217, %rd216, %rd19;
shl.b64 %rd218, %rd217, 2;
add.s64 %rd215, %rd142, %rd218;

	ld.global.nc.u32 %r1307, [%rd215];


BB94_21:
setp.lt.s32	%p23, %r34, 641;
@%p23 bra BB94_23;

add.s32 %r455, %r10, 640;
cvt.s64.s32	%rd220, %r455;
add.s64 %rd221, %rd220, %rd19;
shl.b64 %rd222, %rd221, 2;
add.s64 %rd219, %rd142, %rd222;

	ld.global.nc.u32 %r1308, [%rd219];


BB94_23:
setp.lt.s32	%p24, %r34, 769;
@%p24 bra BB94_25;

add.s32 %r458, %r10, 768;
cvt.s64.s32	%rd224, %r458;
add.s64 %rd225, %rd224, %rd19;
shl.b64 %rd226, %rd225, 2;
add.s64 %rd223, %rd142, %rd226;

	ld.global.nc.u32 %r1309, [%rd223];


BB94_25:
setp.lt.s32	%p25, %r34, 897;
@%p25 bra BB94_27;

add.s32 %r461, %r10, 896;
cvt.s64.s32	%rd228, %r461;
add.s64 %rd229, %rd228, %rd19;
shl.b64 %rd230, %rd229, 2;
add.s64 %rd227, %rd142, %rd230;

	ld.global.nc.u32 %r1310, [%rd227];


BB94_27:
setp.lt.s32	%p26, %r34, 1025;
@%p26 bra BB94_29;

add.s32 %r464, %r10, 1024;
cvt.s64.s32	%rd232, %r464;
add.s64 %rd233, %rd232, %rd19;
shl.b64 %rd234, %rd233, 2;
add.s64 %rd231, %rd142, %rd234;

	ld.global.nc.u32 %r1311, [%rd231];


BB94_29:
setp.lt.s32	%p27, %r34, 1153;
@%p27 bra BB94_31;

add.s32 %r467, %r10, 1152;
cvt.s64.s32	%rd236, %r467;
add.s64 %rd237, %rd236, %rd19;
shl.b64 %rd238, %rd237, 2;
add.s64 %rd235, %rd142, %rd238;

	ld.global.nc.u32 %r1312, [%rd235];


BB94_31:
setp.lt.s32	%p28, %r34, 1281;
@%p28 bra BB94_33;

add.s32 %r470, %r10, 1280;
cvt.s64.s32	%rd240, %r470;
add.s64 %rd241, %rd240, %rd19;
shl.b64 %rd242, %rd241, 2;
add.s64 %rd239, %rd142, %rd242;

	ld.global.nc.u32 %r1313, [%rd239];


BB94_33:
setp.lt.s32	%p29, %r34, 1409;
@%p29 bra BB94_35;

add.s32 %r473, %r10, 1408;
cvt.s64.s32	%rd244, %r473;
add.s64 %rd245, %rd244, %rd19;
shl.b64 %rd246, %rd245, 2;
add.s64 %rd243, %rd142, %rd246;

	ld.global.nc.u32 %r1314, [%rd243];


BB94_35:
setp.lt.s32	%p30, %r34, 1537;
@%p30 bra BB94_37;

add.s32 %r476, %r10, 1536;
cvt.s64.s32	%rd248, %r476;
add.s64 %rd249, %rd248, %rd19;
shl.b64 %rd250, %rd249, 2;
add.s64 %rd247, %rd142, %rd250;

	ld.global.nc.u32 %r1315, [%rd247];


BB94_37:
setp.lt.s32	%p31, %r34, 1665;
@%p31 bra BB94_39;

add.s32 %r479, %r10, 1664;
cvt.s64.s32	%rd252, %r479;
add.s64 %rd253, %rd252, %rd19;
shl.b64 %rd254, %rd253, 2;
add.s64 %rd251, %rd142, %rd254;

	ld.global.nc.u32 %r1316, [%rd251];


BB94_39:
setp.lt.s32	%p32, %r34, 1793;
@%p32 bra BB94_41;

add.s32 %r482, %r10, 1792;
cvt.s64.s32	%rd256, %r482;
add.s64 %rd257, %rd256, %rd19;
shl.b64 %rd258, %rd257, 2;
add.s64 %rd255, %rd142, %rd258;

	ld.global.nc.u32 %r1317, [%rd255];


BB94_41:
bar.sync 0;
cvt.s64.s32	%rd259, %r10;
add.s64 %rd260, %rd259, %rd19;
shl.b64 %rd261, %rd260, 2;
add.s64 %rd20, %rd2, %rd261;
setp.le.s32	%p33, %r33, %r10;
@%p33 bra BB94_43;

st.global.u32 [%rd20], %r1303;

BB94_43:
add.s32 %r483, %r10, 128;
setp.ge.s32	%p34, %r483, %r33;
@%p34 bra BB94_45;

st.global.u32 [%rd20+512], %r1304;

BB94_45:
add.s32 %r484, %r10, 256;
setp.ge.s32	%p35, %r484, %r33;
@%p35 bra BB94_47;

st.global.u32 [%rd20+1024], %r1305;

BB94_47:
add.s32 %r485, %r10, 384;
setp.ge.s32	%p36, %r485, %r33;
@%p36 bra BB94_49;

st.global.u32 [%rd20+1536], %r1306;

BB94_49:
add.s32 %r486, %r10, 512;
setp.ge.s32	%p37, %r486, %r33;
@%p37 bra BB94_51;

st.global.u32 [%rd20+2048], %r1307;

BB94_51:
add.s32 %r487, %r10, 640;
setp.ge.s32	%p38, %r487, %r33;
@%p38 bra BB94_53;

st.global.u32 [%rd20+2560], %r1308;

BB94_53:
add.s32 %r488, %r10, 768;
setp.ge.s32	%p39, %r488, %r33;
@%p39 bra BB94_55;

st.global.u32 [%rd20+3072], %r1309;

BB94_55:
add.s32 %r489, %r10, 896;
setp.ge.s32	%p40, %r489, %r33;
@%p40 bra BB94_57;

st.global.u32 [%rd20+3584], %r1310;

BB94_57:
add.s32 %r490, %r10, 1024;
setp.ge.s32	%p41, %r490, %r33;
@%p41 bra BB94_59;

st.global.u32 [%rd20+4096], %r1311;

BB94_59:
add.s32 %r491, %r10, 1152;
setp.ge.s32	%p42, %r491, %r33;
@%p42 bra BB94_61;

st.global.u32 [%rd20+4608], %r1312;

BB94_61:
add.s32 %r492, %r10, 1280;
setp.ge.s32	%p43, %r492, %r33;
@%p43 bra BB94_63;

st.global.u32 [%rd20+5120], %r1313;

BB94_63:
add.s32 %r493, %r10, 1408;
setp.ge.s32	%p44, %r493, %r33;
@%p44 bra BB94_65;

st.global.u32 [%rd20+5632], %r1314;

BB94_65:
add.s32 %r494, %r10, 1536;
setp.ge.s32	%p45, %r494, %r33;
@%p45 bra BB94_67;

st.global.u32 [%rd20+6144], %r1315;

BB94_67:
add.s32 %r495, %r10, 1664;
setp.ge.s32	%p46, %r495, %r33;
@%p46 bra BB94_69;

st.global.u32 [%rd20+6656], %r1316;

BB94_69:
add.s32 %r496, %r10, 1792;
setp.ge.s32	%p47, %r496, %r33;
@%p47 bra BB94_71;

st.global.u32 [%rd20+7168], %r1317;

BB94_71:
mov.u32 %r1336, %r9;
@%p15 bra BB94_74;

cvt.s64.s32	%rd21, %r10;
add.s32 %r497, %r10, 128;
cvt.s64.s32	%rd22, %r497;
add.s32 %r498, %r10, 256;
cvt.s64.s32	%rd23, %r498;
add.s32 %r499, %r10, 384;
cvt.s64.s32	%rd24, %r499;
add.s32 %r500, %r10, 512;
cvt.s64.s32	%rd25, %r500;
add.s32 %r501, %r10, 640;
cvt.s64.s32	%rd26, %r501;
add.s32 %r502, %r10, 768;
cvt.s64.s32	%rd27, %r502;
add.s32 %r503, %r10, 896;
cvt.s64.s32	%rd28, %r503;
add.s32 %r504, %r10, 1024;
cvt.s64.s32	%rd29, %r504;
add.s32 %r505, %r10, 1152;
cvt.s64.s32	%rd30, %r505;
add.s32 %r506, %r10, 1280;
cvt.s64.s32	%rd31, %r506;
add.s32 %r507, %r10, 1408;
cvt.s64.s32	%rd32, %r507;
add.s32 %r508, %r10, 1536;
cvt.s64.s32	%rd33, %r508;
add.s32 %r509, %r10, 1664;
cvt.s64.s32	%rd34, %r509;
add.s32 %r510, %r10, 1792;
cvt.s64.s32	%rd35, %r510;
mov.u32 %r1337, %r9;
mov.u32 %r1338, %r13;

BB94_73:
mov.u32 %r1329, %r1338;
mov.u32 %r81, %r1337;
mov.u32 %r1337, %r1329;
cvt.s64.s32	%rd277, %r81;
add.s64 %rd36, %rd21, %rd277;
shl.b64 %rd278, %rd36, 2;
add.s64 %rd262, %rd144, %rd278;

	ld.global.nc.u32 %r511, [%rd262];

	add.s64 %rd279, %rd22, %rd277;
shl.b64 %rd280, %rd279, 2;
add.s64 %rd263, %rd144, %rd280;

	ld.global.nc.u32 %r512, [%rd263];

	add.s64 %rd281, %rd23, %rd277;
shl.b64 %rd282, %rd281, 2;
add.s64 %rd264, %rd144, %rd282;

	ld.global.nc.u32 %r513, [%rd264];

	add.s64 %rd283, %rd24, %rd277;
shl.b64 %rd284, %rd283, 2;
add.s64 %rd265, %rd144, %rd284;

	ld.global.nc.u32 %r514, [%rd265];

	add.s64 %rd285, %rd25, %rd277;
shl.b64 %rd286, %rd285, 2;
add.s64 %rd266, %rd144, %rd286;

	ld.global.nc.u32 %r515, [%rd266];

	add.s64 %rd287, %rd26, %rd277;
shl.b64 %rd288, %rd287, 2;
add.s64 %rd267, %rd144, %rd288;

	ld.global.nc.u32 %r516, [%rd267];

	add.s64 %rd289, %rd27, %rd277;
shl.b64 %rd290, %rd289, 2;
add.s64 %rd268, %rd144, %rd290;

	ld.global.nc.u32 %r517, [%rd268];

	add.s64 %rd291, %rd28, %rd277;
shl.b64 %rd292, %rd291, 2;
add.s64 %rd269, %rd144, %rd292;

	ld.global.nc.u32 %r518, [%rd269];

	add.s64 %rd293, %rd29, %rd277;
shl.b64 %rd294, %rd293, 2;
add.s64 %rd270, %rd144, %rd294;

	ld.global.nc.u32 %r519, [%rd270];

	add.s64 %rd295, %rd30, %rd277;
shl.b64 %rd296, %rd295, 2;
add.s64 %rd271, %rd144, %rd296;

	ld.global.nc.u32 %r520, [%rd271];

	add.s64 %rd297, %rd31, %rd277;
shl.b64 %rd298, %rd297, 2;
add.s64 %rd272, %rd144, %rd298;

	ld.global.nc.u32 %r521, [%rd272];

	add.s64 %rd299, %rd32, %rd277;
shl.b64 %rd300, %rd299, 2;
add.s64 %rd273, %rd144, %rd300;

	ld.global.nc.u32 %r522, [%rd273];

	add.s64 %rd301, %rd33, %rd277;
shl.b64 %rd302, %rd301, 2;
add.s64 %rd274, %rd144, %rd302;

	ld.global.nc.u32 %r523, [%rd274];

	add.s64 %rd303, %rd34, %rd277;
shl.b64 %rd304, %rd303, 2;
add.s64 %rd275, %rd144, %rd304;

	ld.global.nc.u32 %r524, [%rd275];

	add.s64 %rd305, %rd35, %rd277;
shl.b64 %rd306, %rd305, 2;
add.s64 %rd276, %rd144, %rd306;

	ld.global.nc.u32 %r525, [%rd276];

	bar.sync 0;
add.s64 %rd308, %rd1, %rd278;
st.global.u32 [%rd308], %r511;
st.global.u32 [%rd308+512], %r512;
st.global.u32 [%rd308+1024], %r513;
st.global.u32 [%rd308+1536], %r514;
st.global.u32 [%rd308+2048], %r515;
st.global.u32 [%rd308+2560], %r516;
st.global.u32 [%rd308+3072], %r517;
st.global.u32 [%rd308+3584], %r518;
st.global.u32 [%rd308+4096], %r519;
st.global.u32 [%rd308+4608], %r520;
st.global.u32 [%rd308+5120], %r521;
st.global.u32 [%rd308+5632], %r522;
st.global.u32 [%rd308+6144], %r523;
st.global.u32 [%rd308+6656], %r524;
st.global.u32 [%rd308+7168], %r525;
add.s32 %r1338, %r1337, 1920;
setp.le.s32	%p49, %r1338, %r1302;
mov.u32 %r1336, %r1337;
@%p49 bra BB94_73;

BB94_74:
setp.le.s32	%p50, %r1302, %r1336;
@%p50 bra BB94_271;

sub.s32 %r99, %r1302, %r1336;
cvt.s64.s32	%rd37, %r1336;
sub.s32 %r100, %r99, %r10;
setp.lt.s32	%p51, %r100, 1;
@%p51 bra BB94_77;

cvt.s64.s32	%rd310, %r10;
add.s64 %rd311, %rd310, %rd37;
shl.b64 %rd312, %rd311, 2;
add.s64 %rd309, %rd144, %rd312;

	ld.global.nc.u32 %r1303, [%rd309];


BB94_77:
setp.lt.s32	%p52, %r100, 129;
@%p52 bra BB94_79;

add.s32 %r528, %r10, 128;
cvt.s64.s32	%rd314, %r528;
add.s64 %rd315, %rd314, %rd37;
shl.b64 %rd316, %rd315, 2;
add.s64 %rd313, %rd144, %rd316;

	ld.global.nc.u32 %r1304, [%rd313];


BB94_79:
setp.lt.s32	%p53, %r100, 257;
@%p53 bra BB94_81;

add.s32 %r530, %r10, 256;
cvt.s64.s32	%rd318, %r530;
add.s64 %rd319, %rd318, %rd37;
shl.b64 %rd320, %rd319, 2;
add.s64 %rd317, %rd144, %rd320;

	ld.global.nc.u32 %r1305, [%rd317];


BB94_81:
setp.lt.s32	%p54, %r100, 385;
@%p54 bra BB94_83;

add.s32 %r532, %r10, 384;
cvt.s64.s32	%rd322, %r532;
add.s64 %rd323, %rd322, %rd37;
shl.b64 %rd324, %rd323, 2;
add.s64 %rd321, %rd144, %rd324;

	ld.global.nc.u32 %r1306, [%rd321];


BB94_83:
setp.lt.s32	%p55, %r100, 513;
@%p55 bra BB94_85;

add.s32 %r534, %r10, 512;
cvt.s64.s32	%rd326, %r534;
add.s64 %rd327, %rd326, %rd37;
shl.b64 %rd328, %rd327, 2;
add.s64 %rd325, %rd144, %rd328;

	ld.global.nc.u32 %r1307, [%rd325];


BB94_85:
setp.lt.s32	%p56, %r100, 641;
@%p56 bra BB94_87;

add.s32 %r536, %r10, 640;
cvt.s64.s32	%rd330, %r536;
add.s64 %rd331, %rd330, %rd37;
shl.b64 %rd332, %rd331, 2;
add.s64 %rd329, %rd144, %rd332;

	ld.global.nc.u32 %r1308, [%rd329];


BB94_87:
setp.lt.s32	%p57, %r100, 769;
@%p57 bra BB94_89;

add.s32 %r538, %r10, 768;
cvt.s64.s32	%rd334, %r538;
add.s64 %rd335, %rd334, %rd37;
shl.b64 %rd336, %rd335, 2;
add.s64 %rd333, %rd144, %rd336;

	ld.global.nc.u32 %r1309, [%rd333];


BB94_89:
setp.lt.s32	%p58, %r100, 897;
@%p58 bra BB94_91;

add.s32 %r540, %r10, 896;
cvt.s64.s32	%rd338, %r540;
add.s64 %rd339, %rd338, %rd37;
shl.b64 %rd340, %rd339, 2;
add.s64 %rd337, %rd144, %rd340;

	ld.global.nc.u32 %r1310, [%rd337];


BB94_91:
setp.lt.s32	%p59, %r100, 1025;
@%p59 bra BB94_93;

add.s32 %r542, %r10, 1024;
cvt.s64.s32	%rd342, %r542;
add.s64 %rd343, %rd342, %rd37;
shl.b64 %rd344, %rd343, 2;
add.s64 %rd341, %rd144, %rd344;

	ld.global.nc.u32 %r1311, [%rd341];


BB94_93:
setp.lt.s32	%p60, %r100, 1153;
@%p60 bra BB94_95;

add.s32 %r544, %r10, 1152;
cvt.s64.s32	%rd346, %r544;
add.s64 %rd347, %rd346, %rd37;
shl.b64 %rd348, %rd347, 2;
add.s64 %rd345, %rd144, %rd348;

	ld.global.nc.u32 %r1312, [%rd345];


BB94_95:
setp.lt.s32	%p61, %r100, 1281;
@%p61 bra BB94_97;

add.s32 %r546, %r10, 1280;
cvt.s64.s32	%rd350, %r546;
add.s64 %rd351, %rd350, %rd37;
shl.b64 %rd352, %rd351, 2;
add.s64 %rd349, %rd144, %rd352;

	ld.global.nc.u32 %r1313, [%rd349];


BB94_97:
setp.lt.s32	%p62, %r100, 1409;
@%p62 bra BB94_99;

add.s32 %r548, %r10, 1408;
cvt.s64.s32	%rd354, %r548;
add.s64 %rd355, %rd354, %rd37;
shl.b64 %rd356, %rd355, 2;
add.s64 %rd353, %rd144, %rd356;

	ld.global.nc.u32 %r1314, [%rd353];


BB94_99:
setp.lt.s32	%p63, %r100, 1537;
@%p63 bra BB94_101;

add.s32 %r550, %r10, 1536;
cvt.s64.s32	%rd358, %r550;
add.s64 %rd359, %rd358, %rd37;
shl.b64 %rd360, %rd359, 2;
add.s64 %rd357, %rd144, %rd360;

	ld.global.nc.u32 %r1315, [%rd357];


BB94_101:
setp.lt.s32	%p64, %r100, 1665;
@%p64 bra BB94_103;

add.s32 %r552, %r10, 1664;
cvt.s64.s32	%rd362, %r552;
add.s64 %rd363, %rd362, %rd37;
shl.b64 %rd364, %rd363, 2;
add.s64 %rd361, %rd144, %rd364;

	ld.global.nc.u32 %r1316, [%rd361];


BB94_103:
setp.lt.s32	%p65, %r100, 1793;
@%p65 bra BB94_105;

add.s32 %r554, %r10, 1792;
cvt.s64.s32	%rd366, %r554;
add.s64 %rd367, %rd366, %rd37;
shl.b64 %rd368, %rd367, 2;
add.s64 %rd365, %rd144, %rd368;

	ld.global.nc.u32 %r1317, [%rd365];


BB94_105:
bar.sync 0;
cvt.s64.s32	%rd369, %r10;
add.s64 %rd370, %rd369, %rd37;
shl.b64 %rd371, %rd370, 2;
add.s64 %rd38, %rd1, %rd371;
setp.le.s32	%p66, %r99, %r10;
@%p66 bra BB94_107;

st.global.u32 [%rd38], %r1303;

BB94_107:
add.s32 %r555, %r10, 128;
setp.ge.s32	%p67, %r555, %r99;
@%p67 bra BB94_109;

st.global.u32 [%rd38+512], %r1304;

BB94_109:
add.s32 %r556, %r10, 256;
setp.ge.s32	%p68, %r556, %r99;
@%p68 bra BB94_111;

st.global.u32 [%rd38+1024], %r1305;

BB94_111:
add.s32 %r557, %r10, 384;
setp.ge.s32	%p69, %r557, %r99;
@%p69 bra BB94_113;

st.global.u32 [%rd38+1536], %r1306;

BB94_113:
add.s32 %r558, %r10, 512;
setp.ge.s32	%p70, %r558, %r99;
@%p70 bra BB94_115;

st.global.u32 [%rd38+2048], %r1307;

BB94_115:
add.s32 %r559, %r10, 640;
setp.ge.s32	%p71, %r559, %r99;
@%p71 bra BB94_117;

st.global.u32 [%rd38+2560], %r1308;

BB94_117:
add.s32 %r560, %r10, 768;
setp.ge.s32	%p72, %r560, %r99;
@%p72 bra BB94_119;

st.global.u32 [%rd38+3072], %r1309;

BB94_119:
add.s32 %r561, %r10, 896;
setp.ge.s32	%p73, %r561, %r99;
@%p73 bra BB94_121;

st.global.u32 [%rd38+3584], %r1310;

BB94_121:
add.s32 %r562, %r10, 1024;
setp.ge.s32	%p74, %r562, %r99;
@%p74 bra BB94_123;

st.global.u32 [%rd38+4096], %r1311;

BB94_123:
add.s32 %r563, %r10, 1152;
setp.ge.s32	%p75, %r563, %r99;
@%p75 bra BB94_125;

st.global.u32 [%rd38+4608], %r1312;

BB94_125:
add.s32 %r564, %r10, 1280;
setp.ge.s32	%p76, %r564, %r99;
@%p76 bra BB94_127;

st.global.u32 [%rd38+5120], %r1313;

BB94_127:
add.s32 %r565, %r10, 1408;
setp.ge.s32	%p77, %r565, %r99;
@%p77 bra BB94_129;

st.global.u32 [%rd38+5632], %r1314;

BB94_129:
add.s32 %r566, %r10, 1536;
setp.ge.s32	%p78, %r566, %r99;
@%p78 bra BB94_131;

st.global.u32 [%rd38+6144], %r1315;

BB94_131:
add.s32 %r567, %r10, 1664;
setp.ge.s32	%p79, %r567, %r99;
@%p79 bra BB94_133;

st.global.u32 [%rd38+6656], %r1316;

BB94_133:
add.s32 %r568, %r10, 1792;
setp.ge.s32	%p80, %r568, %r99;
@%p80 bra BB94_271;

st.global.u32 [%rd38+7168], %r1317;
bra.uni BB94_271;

BB94_135:
setp.gt.s32	%p81, %r13, %r1302;
mov.u32 %r1333, %r9;
@%p81 bra BB94_144;

shr.s32 %r571, %r10, 31;
shr.u32 %r572, %r571, 27;
add.s32 %r573, %r10, %r572;
shr.s32 %r574, %r573, 5;
mul.wide.s32 %rd372, %r574, 8;
mov.u64 %rd373, _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage;
add.s64 %rd374, %rd373, %rd372;
add.s64 %rd39, %rd374, 144;

	mov.u32 %r710, %laneid;

	mov.u32 %r1334, %r9;
mov.u32 %r1335, %r13;

BB94_137:
mov.u32 %r1331, %r1335;
mov.u32 %r132, %r1334;
mov.u32 %r1334, %r1331;
mul.lo.s32 %r590, %r10, 15;
cvt.s64.s32	%rd390, %r590;
cvt.s64.s32	%rd391, %r132;
add.s64 %rd392, %rd390, %rd391;
shl.b64 %rd393, %rd392, 2;
add.s64 %rd375, %rd142, %rd393;

	ld.global.nc.u32 %r575, [%rd375];

	add.s32 %r591, %r590, 1;
cvt.s64.s32	%rd394, %r591;
add.s64 %rd395, %rd394, %rd391;
shl.b64 %rd396, %rd395, 2;
add.s64 %rd376, %rd142, %rd396;

	ld.global.nc.u32 %r576, [%rd376];

	add.s32 %r592, %r590, 2;
cvt.s64.s32	%rd397, %r592;
add.s64 %rd398, %rd397, %rd391;
shl.b64 %rd399, %rd398, 2;
add.s64 %rd377, %rd142, %rd399;

	ld.global.nc.u32 %r577, [%rd377];

	add.s32 %r593, %r590, 3;
cvt.s64.s32	%rd400, %r593;
add.s64 %rd401, %rd400, %rd391;
shl.b64 %rd402, %rd401, 2;
add.s64 %rd378, %rd142, %rd402;

	ld.global.nc.u32 %r578, [%rd378];

	add.s32 %r594, %r590, 4;
cvt.s64.s32	%rd403, %r594;
add.s64 %rd404, %rd403, %rd391;
shl.b64 %rd405, %rd404, 2;
add.s64 %rd379, %rd142, %rd405;

	ld.global.nc.u32 %r579, [%rd379];

	add.s32 %r595, %r590, 5;
cvt.s64.s32	%rd406, %r595;
add.s64 %rd407, %rd406, %rd391;
shl.b64 %rd408, %rd407, 2;
add.s64 %rd380, %rd142, %rd408;

	ld.global.nc.u32 %r580, [%rd380];

	add.s32 %r596, %r590, 6;
cvt.s64.s32	%rd409, %r596;
add.s64 %rd410, %rd409, %rd391;
shl.b64 %rd411, %rd410, 2;
add.s64 %rd381, %rd142, %rd411;

	ld.global.nc.u32 %r581, [%rd381];

	add.s32 %r597, %r590, 7;
cvt.s64.s32	%rd412, %r597;
add.s64 %rd413, %rd412, %rd391;
shl.b64 %rd414, %rd413, 2;
add.s64 %rd382, %rd142, %rd414;

	ld.global.nc.u32 %r582, [%rd382];

	add.s32 %r598, %r590, 8;
cvt.s64.s32	%rd415, %r598;
add.s64 %rd416, %rd415, %rd391;
shl.b64 %rd417, %rd416, 2;
add.s64 %rd383, %rd142, %rd417;

	ld.global.nc.u32 %r583, [%rd383];

	add.s32 %r599, %r590, 9;
cvt.s64.s32	%rd418, %r599;
add.s64 %rd419, %rd418, %rd391;
shl.b64 %rd420, %rd419, 2;
add.s64 %rd384, %rd142, %rd420;

	ld.global.nc.u32 %r584, [%rd384];

	add.s32 %r600, %r590, 10;
cvt.s64.s32	%rd421, %r600;
add.s64 %rd422, %rd421, %rd391;
shl.b64 %rd423, %rd422, 2;
add.s64 %rd385, %rd142, %rd423;

	ld.global.nc.u32 %r585, [%rd385];

	add.s32 %r601, %r590, 11;
cvt.s64.s32	%rd424, %r601;
add.s64 %rd425, %rd424, %rd391;
shl.b64 %rd426, %rd425, 2;
add.s64 %rd386, %rd142, %rd426;

	ld.global.nc.u32 %r586, [%rd386];

	add.s32 %r602, %r590, 12;
cvt.s64.s32	%rd427, %r602;
add.s64 %rd428, %rd427, %rd391;
shl.b64 %rd429, %rd428, 2;
add.s64 %rd387, %rd142, %rd429;

	ld.global.nc.u32 %r587, [%rd387];

	add.s32 %r603, %r590, 13;
cvt.s64.s32	%rd430, %r603;
add.s64 %rd431, %rd430, %rd391;
shl.b64 %rd432, %rd431, 2;
add.s64 %rd388, %rd142, %rd432;

	ld.global.nc.u32 %r588, [%rd388];

	add.s32 %r604, %r590, 14;
cvt.s64.s32	%rd433, %r604;
add.s64 %rd434, %rd433, %rd391;
shl.b64 %rd435, %rd434, 2;
add.s64 %rd389, %rd142, %rd435;

	ld.global.nc.u32 %r589, [%rd389];

	bar.sync 0;
xor.b32 %r606, %r575, -2147483648;
xor.b32 %r610, %r576, -2147483648;
xor.b32 %r614, %r577, -2147483648;
xor.b32 %r618, %r578, -2147483648;
xor.b32 %r622, %r579, -2147483648;
xor.b32 %r626, %r580, -2147483648;
xor.b32 %r630, %r581, -2147483648;
xor.b32 %r634, %r582, -2147483648;
xor.b32 %r638, %r583, -2147483648;
xor.b32 %r642, %r584, -2147483648;
xor.b32 %r646, %r585, -2147483648;
xor.b32 %r650, %r586, -2147483648;
xor.b32 %r654, %r587, -2147483648;
xor.b32 %r658, %r588, -2147483648;
xor.b32 %r662, %r589, -2147483648;
cvt.s64.s32	%rd40, %r10;
mul.wide.s32 %rd436, %r10, 8;
add.s64 %rd438, %rd373, 184;
add.s64 %rd439, %rd438, %rd436;
mov.u64 %rd440, 0;
st.shared.u64 [%rd439], %rd440;
st.shared.u64 [%rd439+1024], %rd440;
st.shared.u64 [%rd439+2048], %rd440;
st.shared.u64 [%rd439+3072], %rd440;
st.shared.u64 [%rd439+4096], %rd440;
st.shared.u64 [%rd439+5120], %rd440;
st.shared.u64 [%rd439+6144], %rd440;
st.shared.u64 [%rd439+7168], %rd440;
st.shared.u64 [%rd439+8192], %rd440;

	bfe.u32 %r605, %r606, %r390, %r391;

	shr.u32 %r665, %r605, 3;
and.b32 %r666, %r605, 7;
mul.wide.u32 %rd441, %r666, 1024;
add.s64 %rd442, %rd438, %rd441;
add.s64 %rd443, %rd442, %rd436;
mul.wide.u32 %rd444, %r665, 2;
add.s64 %rd41, %rd443, %rd444;
ld.shared.u16 %r165, [%rd41];
add.s32 %r667, %r165, 1;
st.shared.u16 [%rd41], %r667;

	bfe.u32 %r609, %r610, %r390, %r391;

	and.b32 %r668, %r609, 7;
shr.u32 %r669, %r609, 3;
mul.wide.u32 %rd445, %r668, 1024;
add.s64 %rd446, %rd438, %rd445;
add.s64 %rd447, %rd446, %rd436;
mul.wide.u32 %rd448, %r669, 2;
add.s64 %rd42, %rd447, %rd448;
ld.shared.u16 %r166, [%rd42];
add.s32 %r670, %r166, 1;
st.shared.u16 [%rd42], %r670;

	bfe.u32 %r613, %r614, %r390, %r391;

	shr.u32 %r671, %r613, 3;
and.b32 %r672, %r613, 7;
mul.wide.u32 %rd449, %r672, 1024;
add.s64 %rd450, %rd438, %rd449;
add.s64 %rd451, %rd450, %rd436;
mul.wide.u32 %rd452, %r671, 2;
add.s64 %rd43, %rd451, %rd452;
ld.shared.u16 %r167, [%rd43];
add.s32 %r673, %r167, 1;
st.shared.u16 [%rd43], %r673;

	bfe.u32 %r617, %r618, %r390, %r391;

	shr.u32 %r674, %r617, 3;
and.b32 %r675, %r617, 7;
mul.wide.u32 %rd453, %r675, 1024;
add.s64 %rd454, %rd438, %rd453;
add.s64 %rd455, %rd454, %rd436;
mul.wide.u32 %rd456, %r674, 2;
add.s64 %rd44, %rd455, %rd456;
ld.shared.u16 %r168, [%rd44];
add.s32 %r676, %r168, 1;
st.shared.u16 [%rd44], %r676;

	bfe.u32 %r621, %r622, %r390, %r391;

	shr.u32 %r677, %r621, 3;
and.b32 %r678, %r621, 7;
mul.wide.u32 %rd457, %r678, 1024;
add.s64 %rd458, %rd438, %rd457;
add.s64 %rd459, %rd458, %rd436;
mul.wide.u32 %rd460, %r677, 2;
add.s64 %rd45, %rd459, %rd460;
ld.shared.u16 %r169, [%rd45];
add.s32 %r679, %r169, 1;
st.shared.u16 [%rd45], %r679;

	bfe.u32 %r625, %r626, %r390, %r391;

	shr.u32 %r680, %r625, 3;
and.b32 %r681, %r625, 7;
mul.wide.u32 %rd461, %r681, 1024;
add.s64 %rd462, %rd438, %rd461;
add.s64 %rd463, %rd462, %rd436;
mul.wide.u32 %rd464, %r680, 2;
add.s64 %rd46, %rd463, %rd464;
ld.shared.u16 %r170, [%rd46];
add.s32 %r682, %r170, 1;
st.shared.u16 [%rd46], %r682;

	bfe.u32 %r629, %r630, %r390, %r391;

	shr.u32 %r683, %r629, 3;
and.b32 %r684, %r629, 7;
mul.wide.u32 %rd465, %r684, 1024;
add.s64 %rd466, %rd438, %rd465;
add.s64 %rd467, %rd466, %rd436;
mul.wide.u32 %rd468, %r683, 2;
add.s64 %rd47, %rd467, %rd468;
ld.shared.u16 %r171, [%rd47];
add.s32 %r685, %r171, 1;
st.shared.u16 [%rd47], %r685;

	bfe.u32 %r633, %r634, %r390, %r391;

	shr.u32 %r686, %r633, 3;
and.b32 %r687, %r633, 7;
mul.wide.u32 %rd469, %r687, 1024;
add.s64 %rd470, %rd438, %rd469;
add.s64 %rd471, %rd470, %rd436;
mul.wide.u32 %rd472, %r686, 2;
add.s64 %rd48, %rd471, %rd472;
ld.shared.u16 %r172, [%rd48];
add.s32 %r688, %r172, 1;
st.shared.u16 [%rd48], %r688;

	bfe.u32 %r637, %r638, %r390, %r391;

	shr.u32 %r689, %r637, 3;
and.b32 %r690, %r637, 7;
mul.wide.u32 %rd473, %r690, 1024;
add.s64 %rd474, %rd438, %rd473;
add.s64 %rd475, %rd474, %rd436;
mul.wide.u32 %rd476, %r689, 2;
add.s64 %rd49, %rd475, %rd476;
ld.shared.u16 %r173, [%rd49];
add.s32 %r691, %r173, 1;
st.shared.u16 [%rd49], %r691;

	bfe.u32 %r641, %r642, %r390, %r391;

	shr.u32 %r692, %r641, 3;
and.b32 %r693, %r641, 7;
mul.wide.u32 %rd477, %r693, 1024;
add.s64 %rd478, %rd438, %rd477;
add.s64 %rd479, %rd478, %rd436;
mul.wide.u32 %rd480, %r692, 2;
add.s64 %rd50, %rd479, %rd480;
ld.shared.u16 %r174, [%rd50];
add.s32 %r694, %r174, 1;
st.shared.u16 [%rd50], %r694;

	bfe.u32 %r645, %r646, %r390, %r391;

	shr.u32 %r695, %r645, 3;
and.b32 %r696, %r645, 7;
mul.wide.u32 %rd481, %r696, 1024;
add.s64 %rd482, %rd438, %rd481;
add.s64 %rd483, %rd482, %rd436;
mul.wide.u32 %rd484, %r695, 2;
add.s64 %rd51, %rd483, %rd484;
ld.shared.u16 %r175, [%rd51];
add.s32 %r697, %r175, 1;
st.shared.u16 [%rd51], %r697;

	bfe.u32 %r649, %r650, %r390, %r391;

	shr.u32 %r698, %r649, 3;
and.b32 %r699, %r649, 7;
mul.wide.u32 %rd485, %r699, 1024;
add.s64 %rd486, %rd438, %rd485;
add.s64 %rd487, %rd486, %rd436;
mul.wide.u32 %rd488, %r698, 2;
add.s64 %rd52, %rd487, %rd488;
ld.shared.u16 %r176, [%rd52];
add.s32 %r700, %r176, 1;
st.shared.u16 [%rd52], %r700;

	bfe.u32 %r653, %r654, %r390, %r391;

	shr.u32 %r701, %r653, 3;
and.b32 %r702, %r653, 7;
mul.wide.u32 %rd489, %r702, 1024;
add.s64 %rd490, %rd438, %rd489;
add.s64 %rd491, %rd490, %rd436;
mul.wide.u32 %rd492, %r701, 2;
add.s64 %rd53, %rd491, %rd492;
ld.shared.u16 %r177, [%rd53];
add.s32 %r703, %r177, 1;
st.shared.u16 [%rd53], %r703;

	bfe.u32 %r657, %r658, %r390, %r391;

	shr.u32 %r704, %r657, 3;
and.b32 %r705, %r657, 7;
mul.wide.u32 %rd493, %r705, 1024;
add.s64 %rd494, %rd438, %rd493;
add.s64 %rd495, %rd494, %rd436;
mul.wide.u32 %rd496, %r704, 2;
add.s64 %rd54, %rd495, %rd496;
ld.shared.u16 %r178, [%rd54];
add.s32 %r706, %r178, 1;
st.shared.u16 [%rd54], %r706;

	bfe.u32 %r661, %r662, %r390, %r391;

	shr.u32 %r707, %r661, 3;
and.b32 %r708, %r661, 7;
mul.wide.u32 %rd497, %r708, 1024;
add.s64 %rd498, %rd438, %rd497;
add.s64 %rd499, %rd498, %rd436;
mul.wide.u32 %rd500, %r707, 2;
add.s64 %rd55, %rd499, %rd500;
ld.shared.u16 %r179, [%rd55];
add.s32 %r709, %r179, 1;
st.shared.u16 [%rd55], %r709;
bar.sync 0;
mul.lo.s64 %rd511, %rd40, 72;
add.s64 %rd513, %rd373, %rd511;
ld.shared.u64 %rd56, [%rd513+192];
ld.shared.u64 %rd57, [%rd513+184];
add.s64 %rd514, %rd56, %rd57;
ld.shared.u64 %rd58, [%rd513+200];
add.s64 %rd515, %rd514, %rd58;
ld.shared.u64 %rd59, [%rd513+208];
add.s64 %rd516, %rd515, %rd59;
ld.shared.u64 %rd60, [%rd513+216];
add.s64 %rd517, %rd516, %rd60;
ld.shared.u64 %rd61, [%rd513+224];
add.s64 %rd518, %rd517, %rd61;
ld.shared.u64 %rd62, [%rd513+232];
add.s64 %rd519, %rd518, %rd62;
ld.shared.u64 %rd63, [%rd513+240];
add.s64 %rd520, %rd519, %rd63;
ld.shared.u64 %rd521, [%rd513+248];
add.s64 %rd502, %rd520, %rd521;
mov.u32 %r711, 1;
mov.u32 %r720, 0;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd502; shfl.up.b32 lo|p, lo, %r711, %r720; shfl.up.b32 hi|p, hi, %r711, %r720; mov.b64 %rd501, {lo, hi}; @p add.u64 %rd501, %rd501, %rd502;}

	mov.u32 %r713, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd501; shfl.up.b32 lo|p, lo, %r713, %r720; shfl.up.b32 hi|p, hi, %r713, %r720; mov.b64 %rd503, {lo, hi}; @p add.u64 %rd503, %rd503, %rd501;}

	mov.u32 %r715, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd503; shfl.up.b32 lo|p, lo, %r715, %r720; shfl.up.b32 hi|p, hi, %r715, %r720; mov.b64 %rd505, {lo, hi}; @p add.u64 %rd505, %rd505, %rd503;}

	mov.u32 %r717, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd505; shfl.up.b32 lo|p, lo, %r717, %r720; shfl.up.b32 hi|p, hi, %r717, %r720; mov.b64 %rd507, {lo, hi}; @p add.u64 %rd507, %rd507, %rd505;}

	mov.u32 %r719, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd507; shfl.up.b32 lo|p, lo, %r719, %r720; shfl.up.b32 hi|p, hi, %r719, %r720; mov.b64 %rd509, {lo, hi}; @p add.u64 %rd509, %rd509, %rd507;}

	setp.ne.s32	%p82, %r710, 31;
@%p82 bra BB94_139;

st.shared.u64 [%rd39], %rd509;

BB94_139:
sub.s64 %rd66, %rd509, %rd502;
setp.lt.s32	%p1, %r10, 32;
and.b32 %r721, %r10, -32;
setp.eq.s32	%p2, %r721, 96;
setp.eq.s32	%p3, %r721, 64;
setp.eq.s32	%p4, %r721, 32;
bar.sync 0;
ld.shared.u64 %rd523, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+144];
selp.b64	%rd524, %rd523, 0, %p4;
add.s64 %rd525, %rd66, %rd524;
ld.shared.u64 %rd526, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+152];
add.s64 %rd527, %rd526, %rd523;
selp.b64	%rd528, %rd527, 0, %p3;
add.s64 %rd529, %rd525, %rd528;
ld.shared.u64 %rd530, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+160];
add.s64 %rd531, %rd527, %rd530;
selp.b64	%rd532, %rd531, 0, %p2;
add.s64 %rd533, %rd529, %rd532;
ld.shared.u64 %rd534, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+168];
add.s64 %rd535, %rd531, %rd534;
shl.b64 %rd536, %rd535, 16;
add.s64 %rd537, %rd536, %rd533;
shl.b64 %rd538, %rd535, 32;
add.s64 %rd539, %rd538, %rd537;
shl.b64 %rd540, %rd535, 48;
add.s64 %rd541, %rd540, %rd539;
add.s64 %rd542, %rd57, %rd541;
add.s64 %rd543, %rd542, %rd56;
add.s64 %rd544, %rd543, %rd58;
add.s64 %rd545, %rd544, %rd59;
add.s64 %rd546, %rd545, %rd60;
add.s64 %rd547, %rd546, %rd61;
add.s64 %rd548, %rd547, %rd62;
add.s64 %rd549, %rd548, %rd63;
mul.wide.s32 %rd550, %r10, 72;
add.s64 %rd551, %rd373, %rd550;
st.shared.u64 [%rd551+184], %rd541;
st.shared.u64 [%rd551+192], %rd542;
st.shared.u64 [%rd551+200], %rd543;
st.shared.u64 [%rd551+208], %rd544;
st.shared.u64 [%rd551+216], %rd545;
st.shared.u64 [%rd551+224], %rd546;
st.shared.u64 [%rd551+232], %rd547;
st.shared.u64 [%rd551+240], %rd548;
st.shared.u64 [%rd551+248], %rd549;
bar.sync 0;
ld.shared.u16 %r722, [%rd41];
add.s32 %r180, %r722, %r165;
ld.shared.u16 %r723, [%rd42];
add.s32 %r181, %r723, %r166;
ld.shared.u16 %r724, [%rd43];
add.s32 %r182, %r724, %r167;
ld.shared.u16 %r725, [%rd44];
add.s32 %r183, %r725, %r168;
ld.shared.u16 %r726, [%rd45];
add.s32 %r184, %r726, %r169;
ld.shared.u16 %r727, [%rd46];
add.s32 %r185, %r727, %r170;
ld.shared.u16 %r728, [%rd47];
add.s32 %r186, %r728, %r171;
ld.shared.u16 %r729, [%rd48];
add.s32 %r187, %r729, %r172;
ld.shared.u16 %r730, [%rd49];
add.s32 %r188, %r730, %r173;
ld.shared.u16 %r731, [%rd50];
add.s32 %r189, %r731, %r174;
ld.shared.u16 %r732, [%rd51];
add.s32 %r190, %r732, %r175;
ld.shared.u16 %r733, [%rd52];
add.s32 %r191, %r733, %r176;
ld.shared.u16 %r734, [%rd53];
add.s32 %r192, %r734, %r177;
ld.shared.u16 %r735, [%rd54];
add.s32 %r193, %r735, %r178;
ld.shared.u16 %r736, [%rd55];
add.s32 %r194, %r736, %r179;
@!%p1 bra BB94_141;
bra.uni BB94_140;

BB94_140:
and.b32 %r737, %r10, 7;
add.s32 %r738, %r737, 1;
shr.s32 %r739, %r10, 3;
mul.wide.u32 %rd552, %r738, 1024;
add.s64 %rd554, %rd373, %rd552;
mul.wide.s32 %rd555, %r739, 2;
add.s64 %rd556, %rd554, %rd555;
ld.shared.u16 %r1318, [%rd556+184];

BB94_141:
@%p9 bra BB94_143;

mov.u32 %r1296, 0;
mov.u32 %r1295, 1;
setp.eq.s32	%p84, %r10, 0;

	shfl.up.b32 %r740, %r1318, %r1295, %r1296;

	selp.b32	%r744, 0, %r740, %p84;
sub.s32 %r745, %r1343, %r744;
mul.wide.u32 %rd557, %r10, 4;
add.s64 %rd559, %rd373, %rd557;
st.shared.u32 [%rd559], %r745;
add.s32 %r1343, %r745, %r1318;

BB94_143:
bar.sync 0;
mul.wide.u32 %rd560, %r180, 4;
add.s64 %rd562, %rd373, 136;
add.s64 %rd68, %rd562, %rd560;
st.shared.u32 [%rd68], %r606;
mul.wide.u32 %rd563, %r181, 4;
add.s64 %rd69, %rd562, %rd563;
st.shared.u32 [%rd69], %r610;
mul.wide.u32 %rd564, %r182, 4;
add.s64 %rd70, %rd562, %rd564;
st.shared.u32 [%rd70], %r614;
mul.wide.u32 %rd565, %r183, 4;
add.s64 %rd71, %rd562, %rd565;
st.shared.u32 [%rd71], %r618;
mul.wide.u32 %rd566, %r184, 4;
add.s64 %rd72, %rd562, %rd566;
st.shared.u32 [%rd72], %r622;
mul.wide.u32 %rd567, %r185, 4;
add.s64 %rd73, %rd562, %rd567;
st.shared.u32 [%rd73], %r626;
mul.wide.u32 %rd568, %r186, 4;
add.s64 %rd74, %rd562, %rd568;
st.shared.u32 [%rd74], %r630;
mul.wide.u32 %rd569, %r187, 4;
add.s64 %rd75, %rd562, %rd569;
st.shared.u32 [%rd75], %r634;
mul.wide.u32 %rd570, %r188, 4;
add.s64 %rd76, %rd562, %rd570;
st.shared.u32 [%rd76], %r638;
mul.wide.u32 %rd571, %r189, 4;
add.s64 %rd77, %rd562, %rd571;
st.shared.u32 [%rd77], %r642;
mul.wide.u32 %rd572, %r190, 4;
add.s64 %rd78, %rd562, %rd572;
st.shared.u32 [%rd78], %r646;
mul.wide.u32 %rd573, %r191, 4;
add.s64 %rd79, %rd562, %rd573;
st.shared.u32 [%rd79], %r650;
mul.wide.u32 %rd574, %r192, 4;
add.s64 %rd80, %rd562, %rd574;
st.shared.u32 [%rd80], %r654;
mul.wide.u32 %rd575, %r193, 4;
add.s64 %rd81, %rd562, %rd575;
st.shared.u32 [%rd81], %r658;
mul.wide.u32 %rd576, %r194, 4;
add.s64 %rd82, %rd562, %rd576;
st.shared.u32 [%rd82], %r662;
bar.sync 0;
shl.b64 %rd577, %rd40, 2;
add.s64 %rd83, %rd373, %rd577;
ld.shared.u32 %r747, [%rd83+136];
ld.shared.u32 %r751, [%rd83+648];
ld.shared.u32 %r755, [%rd83+1160];
ld.shared.u32 %r759, [%rd83+1672];
ld.shared.u32 %r763, [%rd83+2184];
ld.shared.u32 %r767, [%rd83+2696];
ld.shared.u32 %r771, [%rd83+3208];
ld.shared.u32 %r775, [%rd83+3720];
ld.shared.u32 %r779, [%rd83+4232];
ld.shared.u32 %r783, [%rd83+4744];
ld.shared.u32 %r787, [%rd83+5256];
ld.shared.u32 %r791, [%rd83+5768];
ld.shared.u32 %r795, [%rd83+6280];
ld.shared.u32 %r799, [%rd83+6792];
ld.shared.u32 %r803, [%rd83+7304];

	bfe.u32 %r746, %r747, %r390, %r391;

	mul.wide.u32 %rd579, %r746, 4;
add.s64 %rd580, %rd373, %rd579;
ld.shared.u32 %r806, [%rd580];

	bfe.u32 %r750, %r751, %r390, %r391;

	mul.wide.u32 %rd581, %r750, 4;
add.s64 %rd582, %rd373, %rd581;
ld.shared.u32 %r807, [%rd582];

	bfe.u32 %r754, %r755, %r390, %r391;

	mul.wide.u32 %rd583, %r754, 4;
add.s64 %rd584, %rd373, %rd583;
ld.shared.u32 %r808, [%rd584];

	bfe.u32 %r758, %r759, %r390, %r391;

	mul.wide.u32 %rd585, %r758, 4;
add.s64 %rd586, %rd373, %rd585;
ld.shared.u32 %r809, [%rd586];

	bfe.u32 %r762, %r763, %r390, %r391;

	mul.wide.u32 %rd587, %r762, 4;
add.s64 %rd588, %rd373, %rd587;
ld.shared.u32 %r810, [%rd588];

	bfe.u32 %r766, %r767, %r390, %r391;

	mul.wide.u32 %rd589, %r766, 4;
add.s64 %rd590, %rd373, %rd589;
ld.shared.u32 %r811, [%rd590];

	bfe.u32 %r770, %r771, %r390, %r391;

	mul.wide.u32 %rd591, %r770, 4;
add.s64 %rd592, %rd373, %rd591;
ld.shared.u32 %r812, [%rd592];

	bfe.u32 %r774, %r775, %r390, %r391;

	mul.wide.u32 %rd593, %r774, 4;
add.s64 %rd594, %rd373, %rd593;
ld.shared.u32 %r813, [%rd594];

	bfe.u32 %r778, %r779, %r390, %r391;

	mul.wide.u32 %rd595, %r778, 4;
add.s64 %rd596, %rd373, %rd595;
ld.shared.u32 %r814, [%rd596];

	bfe.u32 %r782, %r783, %r390, %r391;

	mul.wide.u32 %rd597, %r782, 4;
add.s64 %rd598, %rd373, %rd597;
ld.shared.u32 %r815, [%rd598];

	bfe.u32 %r786, %r787, %r390, %r391;

	mul.wide.u32 %rd599, %r786, 4;
add.s64 %rd600, %rd373, %rd599;
ld.shared.u32 %r816, [%rd600];

	bfe.u32 %r790, %r791, %r390, %r391;

	mul.wide.u32 %rd601, %r790, 4;
add.s64 %rd602, %rd373, %rd601;
ld.shared.u32 %r817, [%rd602];

	bfe.u32 %r794, %r795, %r390, %r391;

	mul.wide.u32 %rd603, %r794, 4;
add.s64 %rd604, %rd373, %rd603;
ld.shared.u32 %r818, [%rd604];

	bfe.u32 %r798, %r799, %r390, %r391;

	mul.wide.u32 %rd605, %r798, 4;
add.s64 %rd606, %rd373, %rd605;
ld.shared.u32 %r819, [%rd606];

	bfe.u32 %r802, %r803, %r390, %r391;

	mul.wide.u32 %rd607, %r802, 4;
add.s64 %rd608, %rd373, %rd607;
ld.shared.u32 %r820, [%rd608];
xor.b32 %r821, %r803, -2147483648;
xor.b32 %r822, %r799, -2147483648;
xor.b32 %r823, %r795, -2147483648;
xor.b32 %r824, %r791, -2147483648;
xor.b32 %r825, %r787, -2147483648;
xor.b32 %r826, %r783, -2147483648;
xor.b32 %r827, %r779, -2147483648;
xor.b32 %r828, %r775, -2147483648;
xor.b32 %r829, %r771, -2147483648;
xor.b32 %r830, %r767, -2147483648;
xor.b32 %r831, %r763, -2147483648;
xor.b32 %r832, %r759, -2147483648;
xor.b32 %r833, %r755, -2147483648;
xor.b32 %r834, %r751, -2147483648;
xor.b32 %r835, %r747, -2147483648;
add.s32 %r836, %r10, %r806;
cvt.s64.s32	%rd84, %r836;
mul.wide.s32 %rd610, %r836, 4;
add.s64 %rd611, %rd2, %rd610;
st.global.u32 [%rd611], %r835;
add.s32 %r837, %r10, 128;
add.s32 %r838, %r837, %r807;
cvt.s64.s32	%rd85, %r838;
mul.wide.s32 %rd612, %r838, 4;
add.s64 %rd613, %rd2, %rd612;
st.global.u32 [%rd613], %r834;
add.s32 %r839, %r837, %r808;
add.s32 %r840, %r839, 128;
cvt.s64.s32	%rd86, %r840;
mul.wide.s32 %rd614, %r840, 4;
add.s64 %rd615, %rd2, %rd614;
st.global.u32 [%rd615], %r833;
add.s32 %r841, %r837, %r809;
add.s32 %r842, %r841, 256;
cvt.s64.s32	%rd87, %r842;
mul.wide.s32 %rd616, %r842, 4;
add.s64 %rd617, %rd2, %rd616;
st.global.u32 [%rd617], %r832;
add.s32 %r843, %r837, %r810;
add.s32 %r844, %r843, 384;
cvt.s64.s32	%rd88, %r844;
mul.wide.s32 %rd618, %r844, 4;
add.s64 %rd619, %rd2, %rd618;
st.global.u32 [%rd619], %r831;
add.s32 %r845, %r837, %r811;
add.s32 %r846, %r845, 512;
cvt.s64.s32	%rd89, %r846;
mul.wide.s32 %rd620, %r846, 4;
add.s64 %rd621, %rd2, %rd620;
st.global.u32 [%rd621], %r830;
add.s32 %r847, %r837, %r812;
add.s32 %r848, %r847, 640;
cvt.s64.s32	%rd90, %r848;
mul.wide.s32 %rd622, %r848, 4;
add.s64 %rd623, %rd2, %rd622;
st.global.u32 [%rd623], %r829;
add.s32 %r849, %r837, %r813;
add.s32 %r850, %r849, 768;
cvt.s64.s32	%rd91, %r850;
mul.wide.s32 %rd624, %r850, 4;
add.s64 %rd625, %rd2, %rd624;
st.global.u32 [%rd625], %r828;
add.s32 %r851, %r837, %r814;
add.s32 %r852, %r851, 896;
cvt.s64.s32	%rd92, %r852;
mul.wide.s32 %rd626, %r852, 4;
add.s64 %rd627, %rd2, %rd626;
st.global.u32 [%rd627], %r827;
add.s32 %r853, %r837, %r815;
add.s32 %r854, %r853, 1024;
cvt.s64.s32	%rd93, %r854;
mul.wide.s32 %rd628, %r854, 4;
add.s64 %rd629, %rd2, %rd628;
st.global.u32 [%rd629], %r826;
add.s32 %r855, %r837, %r816;
add.s32 %r856, %r855, 1152;
cvt.s64.s32	%rd94, %r856;
mul.wide.s32 %rd630, %r856, 4;
add.s64 %rd631, %rd2, %rd630;
st.global.u32 [%rd631], %r825;
add.s32 %r857, %r837, %r817;
add.s32 %r858, %r857, 1280;
cvt.s64.s32	%rd95, %r858;
mul.wide.s32 %rd632, %r858, 4;
add.s64 %rd633, %rd2, %rd632;
st.global.u32 [%rd633], %r824;
add.s32 %r859, %r837, %r818;
add.s32 %r860, %r859, 1408;
cvt.s64.s32	%rd96, %r860;
mul.wide.s32 %rd634, %r860, 4;
add.s64 %rd635, %rd2, %rd634;
st.global.u32 [%rd635], %r823;
add.s32 %r861, %r837, %r819;
add.s32 %r862, %r861, 1536;
cvt.s64.s32	%rd97, %r862;
mul.wide.s32 %rd636, %r862, 4;
add.s64 %rd637, %rd2, %rd636;
st.global.u32 [%rd637], %r822;
add.s32 %r863, %r837, %r820;
add.s32 %r864, %r863, 1664;
cvt.s64.s32	%rd98, %r864;
mul.wide.s32 %rd638, %r864, 4;
add.s64 %rd639, %rd2, %rd638;
st.global.u32 [%rd639], %r821;
bar.sync 0;
add.s64 %rd640, %rd144, %rd393;

	ld.global.nc.u32 %r865, [%rd640];

	add.s64 %rd641, %rd144, %rd396;

	ld.global.nc.u32 %r866, [%rd641];

	add.s64 %rd642, %rd144, %rd399;

	ld.global.nc.u32 %r867, [%rd642];

	add.s64 %rd643, %rd144, %rd402;

	ld.global.nc.u32 %r868, [%rd643];

	add.s64 %rd644, %rd144, %rd405;

	ld.global.nc.u32 %r869, [%rd644];

	add.s64 %rd645, %rd144, %rd408;

	ld.global.nc.u32 %r870, [%rd645];

	add.s64 %rd646, %rd144, %rd411;

	ld.global.nc.u32 %r871, [%rd646];

	add.s64 %rd647, %rd144, %rd414;

	ld.global.nc.u32 %r872, [%rd647];

	add.s64 %rd648, %rd144, %rd417;

	ld.global.nc.u32 %r873, [%rd648];

	add.s64 %rd649, %rd144, %rd420;

	ld.global.nc.u32 %r874, [%rd649];

	add.s64 %rd650, %rd144, %rd423;

	ld.global.nc.u32 %r875, [%rd650];

	add.s64 %rd651, %rd144, %rd426;

	ld.global.nc.u32 %r876, [%rd651];

	add.s64 %rd652, %rd144, %rd429;

	ld.global.nc.u32 %r877, [%rd652];

	add.s64 %rd653, %rd144, %rd432;

	ld.global.nc.u32 %r878, [%rd653];

	add.s64 %rd654, %rd144, %rd435;

	ld.global.nc.u32 %r879, [%rd654];

	bar.sync 0;
st.shared.u32 [%rd68], %r865;
st.shared.u32 [%rd69], %r866;
st.shared.u32 [%rd70], %r867;
st.shared.u32 [%rd71], %r868;
st.shared.u32 [%rd72], %r869;
st.shared.u32 [%rd73], %r870;
st.shared.u32 [%rd74], %r871;
st.shared.u32 [%rd75], %r872;
st.shared.u32 [%rd76], %r873;
st.shared.u32 [%rd77], %r874;
st.shared.u32 [%rd78], %r875;
st.shared.u32 [%rd79], %r876;
st.shared.u32 [%rd80], %r877;
st.shared.u32 [%rd81], %r878;
st.shared.u32 [%rd82], %r879;
bar.sync 0;
ld.shared.u32 %r1374, [%rd83+136];
ld.shared.u32 %r1375, [%rd83+648];
ld.shared.u32 %r1376, [%rd83+1160];
ld.shared.u32 %r1377, [%rd83+1672];
ld.shared.u32 %r1378, [%rd83+2184];
ld.shared.u32 %r1379, [%rd83+2696];
ld.shared.u32 %r1380, [%rd83+3208];
ld.shared.u32 %r1381, [%rd83+3720];
ld.shared.u32 %r1382, [%rd83+4232];
ld.shared.u32 %r1383, [%rd83+4744];
ld.shared.u32 %r1384, [%rd83+5256];
ld.shared.u32 %r1385, [%rd83+5768];
ld.shared.u32 %r1386, [%rd83+6280];
ld.shared.u32 %r1387, [%rd83+6792];
ld.shared.u32 %r1388, [%rd83+7304];
shl.b64 %rd702, %rd84, 2;
add.s64 %rd703, %rd1, %rd702;
st.global.u32 [%rd703], %r1374;
shl.b64 %rd704, %rd85, 2;
add.s64 %rd705, %rd1, %rd704;
st.global.u32 [%rd705], %r1375;
shl.b64 %rd706, %rd86, 2;
add.s64 %rd707, %rd1, %rd706;
st.global.u32 [%rd707], %r1376;
shl.b64 %rd708, %rd87, 2;
add.s64 %rd709, %rd1, %rd708;
st.global.u32 [%rd709], %r1377;
shl.b64 %rd710, %rd88, 2;
add.s64 %rd711, %rd1, %rd710;
st.global.u32 [%rd711], %r1378;
shl.b64 %rd712, %rd89, 2;
add.s64 %rd713, %rd1, %rd712;
st.global.u32 [%rd713], %r1379;
shl.b64 %rd714, %rd90, 2;
add.s64 %rd715, %rd1, %rd714;
st.global.u32 [%rd715], %r1380;
shl.b64 %rd716, %rd91, 2;
add.s64 %rd717, %rd1, %rd716;
st.global.u32 [%rd717], %r1381;
shl.b64 %rd718, %rd92, 2;
add.s64 %rd719, %rd1, %rd718;
st.global.u32 [%rd719], %r1382;
shl.b64 %rd720, %rd93, 2;
add.s64 %rd721, %rd1, %rd720;
st.global.u32 [%rd721], %r1383;
shl.b64 %rd722, %rd94, 2;
add.s64 %rd723, %rd1, %rd722;
st.global.u32 [%rd723], %r1384;
shl.b64 %rd724, %rd95, 2;
add.s64 %rd725, %rd1, %rd724;
st.global.u32 [%rd725], %r1385;
shl.b64 %rd726, %rd96, 2;
add.s64 %rd727, %rd1, %rd726;
st.global.u32 [%rd727], %r1386;
shl.b64 %rd728, %rd97, 2;
add.s64 %rd729, %rd1, %rd728;
st.global.u32 [%rd729], %r1387;
shl.b64 %rd730, %rd98, 2;
add.s64 %rd731, %rd1, %rd730;
st.global.u32 [%rd731], %r1388;
bar.sync 0;
add.s32 %r1335, %r1334, 1920;
setp.le.s32	%p85, %r1335, %r1302;
mov.u32 %r1333, %r1334;
@%p85 bra BB94_137;

BB94_144:
setp.le.s32	%p86, %r1302, %r1333;
@%p86 bra BB94_271;

sub.s32 %r247, %r1302, %r1333;
cvt.s64.s32	%rd99, %r1333;
mad.lo.s32 %r248, %r10, -15, %r247;
mul.lo.s32 %r249, %r10, 15;
mov.u32 %r895, -1;
setp.lt.s32	%p87, %r248, 1;
mov.u32 %r1372, %r895;
@%p87 bra BB94_147;

cvt.s64.s32	%rd733, %r249;
add.s64 %rd734, %rd733, %rd99;
shl.b64 %rd735, %rd734, 2;
add.s64 %rd732, %rd142, %rd735;

	ld.global.nc.u32 %r896, [%rd732];

	xor.b32 %r250, %r896, -2147483648;
mov.u32 %r1372, %r250;

BB94_147:
mov.u32 %r251, %r1372;
setp.lt.s32	%p88, %r248, 2;
mov.u32 %r1371, %r895;
@%p88 bra BB94_149;

add.s32 %r899, %r249, 1;
cvt.s64.s32	%rd737, %r899;
add.s64 %rd738, %rd737, %rd99;
shl.b64 %rd739, %rd738, 2;
add.s64 %rd736, %rd142, %rd739;

	ld.global.nc.u32 %r898, [%rd736];

	xor.b32 %r1371, %r898, -2147483648;

BB94_149:
setp.lt.s32	%p89, %r248, 3;
mov.u32 %r1370, %r895;
@%p89 bra BB94_151;

add.s32 %r902, %r249, 2;
cvt.s64.s32	%rd741, %r902;
add.s64 %rd742, %rd741, %rd99;
shl.b64 %rd743, %rd742, 2;
add.s64 %rd740, %rd142, %rd743;

	ld.global.nc.u32 %r901, [%rd740];

	xor.b32 %r1370, %r901, -2147483648;

BB94_151:
setp.lt.s32	%p90, %r248, 4;
mov.u32 %r1369, %r895;
@%p90 bra BB94_153;

add.s32 %r905, %r249, 3;
cvt.s64.s32	%rd745, %r905;
add.s64 %rd746, %rd745, %rd99;
shl.b64 %rd747, %rd746, 2;
add.s64 %rd744, %rd142, %rd747;

	ld.global.nc.u32 %r904, [%rd744];

	xor.b32 %r1369, %r904, -2147483648;

BB94_153:
setp.lt.s32	%p91, %r248, 5;
mov.u32 %r1368, %r895;
@%p91 bra BB94_155;

add.s32 %r908, %r249, 4;
cvt.s64.s32	%rd749, %r908;
add.s64 %rd750, %rd749, %rd99;
shl.b64 %rd751, %rd750, 2;
add.s64 %rd748, %rd142, %rd751;

	ld.global.nc.u32 %r907, [%rd748];

	xor.b32 %r1368, %r907, -2147483648;

BB94_155:
setp.lt.s32	%p92, %r248, 6;
mov.u32 %r1367, %r895;
@%p92 bra BB94_157;

add.s32 %r911, %r249, 5;
cvt.s64.s32	%rd753, %r911;
add.s64 %rd754, %rd753, %rd99;
shl.b64 %rd755, %rd754, 2;
add.s64 %rd752, %rd142, %rd755;

	ld.global.nc.u32 %r910, [%rd752];

	xor.b32 %r1367, %r910, -2147483648;

BB94_157:
setp.lt.s32	%p93, %r248, 7;
mov.u32 %r1366, %r895;
@%p93 bra BB94_159;

add.s32 %r914, %r249, 6;
cvt.s64.s32	%rd757, %r914;
add.s64 %rd758, %rd757, %rd99;
shl.b64 %rd759, %rd758, 2;
add.s64 %rd756, %rd142, %rd759;

	ld.global.nc.u32 %r913, [%rd756];

	xor.b32 %r1366, %r913, -2147483648;

BB94_159:
setp.lt.s32	%p94, %r248, 8;
mov.u32 %r1365, %r895;
@%p94 bra BB94_161;

add.s32 %r917, %r249, 7;
cvt.s64.s32	%rd761, %r917;
add.s64 %rd762, %rd761, %rd99;
shl.b64 %rd763, %rd762, 2;
add.s64 %rd760, %rd142, %rd763;

	ld.global.nc.u32 %r916, [%rd760];

	xor.b32 %r1365, %r916, -2147483648;

BB94_161:
setp.lt.s32	%p95, %r248, 9;
mov.u32 %r1364, %r895;
@%p95 bra BB94_163;

add.s32 %r920, %r249, 8;
cvt.s64.s32	%rd765, %r920;
add.s64 %rd766, %rd765, %rd99;
shl.b64 %rd767, %rd766, 2;
add.s64 %rd764, %rd142, %rd767;

	ld.global.nc.u32 %r919, [%rd764];

	xor.b32 %r1364, %r919, -2147483648;

BB94_163:
setp.lt.s32	%p96, %r248, 10;
mov.u32 %r1363, %r895;
@%p96 bra BB94_165;

add.s32 %r923, %r249, 9;
cvt.s64.s32	%rd769, %r923;
add.s64 %rd770, %rd769, %rd99;
shl.b64 %rd771, %rd770, 2;
add.s64 %rd768, %rd142, %rd771;

	ld.global.nc.u32 %r922, [%rd768];

	xor.b32 %r1363, %r922, -2147483648;

BB94_165:
setp.lt.s32	%p97, %r248, 11;
mov.u32 %r1362, %r895;
@%p97 bra BB94_167;

add.s32 %r926, %r249, 10;
cvt.s64.s32	%rd773, %r926;
add.s64 %rd774, %rd773, %rd99;
shl.b64 %rd775, %rd774, 2;
add.s64 %rd772, %rd142, %rd775;

	ld.global.nc.u32 %r925, [%rd772];

	xor.b32 %r1362, %r925, -2147483648;

BB94_167:
setp.lt.s32	%p98, %r248, 12;
mov.u32 %r1361, %r895;
@%p98 bra BB94_169;

add.s32 %r929, %r249, 11;
cvt.s64.s32	%rd777, %r929;
add.s64 %rd778, %rd777, %rd99;
shl.b64 %rd779, %rd778, 2;
add.s64 %rd776, %rd142, %rd779;

	ld.global.nc.u32 %r928, [%rd776];

	xor.b32 %r1361, %r928, -2147483648;

BB94_169:
setp.lt.s32	%p99, %r248, 13;
mov.u32 %r1360, %r895;
@%p99 bra BB94_171;

add.s32 %r932, %r249, 12;
cvt.s64.s32	%rd781, %r932;
add.s64 %rd782, %rd781, %rd99;
shl.b64 %rd783, %rd782, 2;
add.s64 %rd780, %rd142, %rd783;

	ld.global.nc.u32 %r931, [%rd780];

	xor.b32 %r1360, %r931, -2147483648;

BB94_171:
setp.lt.s32	%p100, %r248, 14;
mov.u32 %r1359, %r895;
@%p100 bra BB94_173;

add.s32 %r935, %r249, 13;
cvt.s64.s32	%rd785, %r935;
add.s64 %rd786, %rd785, %rd99;
shl.b64 %rd787, %rd786, 2;
add.s64 %rd784, %rd142, %rd787;

	ld.global.nc.u32 %r934, [%rd784];

	xor.b32 %r1359, %r934, -2147483648;

BB94_173:
setp.lt.s32	%p101, %r248, 15;
mov.u32 %r1358, %r895;
@%p101 bra BB94_175;

add.s32 %r938, %r249, 14;
cvt.s64.s32	%rd789, %r938;
add.s64 %rd790, %rd789, %rd99;
shl.b64 %rd791, %rd790, 2;
add.s64 %rd788, %rd142, %rd791;

	ld.global.nc.u32 %r937, [%rd788];

	xor.b32 %r1358, %r937, -2147483648;

BB94_175:
bar.sync 0;
cvt.s64.s32	%rd100, %r10;
mul.wide.s32 %rd792, %r10, 8;
mov.u64 %rd793, _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage;
add.s64 %rd794, %rd793, 184;
add.s64 %rd795, %rd794, %rd792;
mov.u64 %rd796, 0;
st.shared.u64 [%rd795], %rd796;
st.shared.u64 [%rd795+1024], %rd796;
st.shared.u64 [%rd795+2048], %rd796;
st.shared.u64 [%rd795+3072], %rd796;
st.shared.u64 [%rd795+4096], %rd796;
st.shared.u64 [%rd795+5120], %rd796;
st.shared.u64 [%rd795+6144], %rd796;
st.shared.u64 [%rd795+7168], %rd796;
st.shared.u64 [%rd795+8192], %rd796;

	bfe.u32 %r939, %r251, %r390, %r391;

	shr.u32 %r999, %r939, 3;
and.b32 %r1000, %r939, 7;
mul.wide.u32 %rd797, %r1000, 1024;
add.s64 %rd798, %rd794, %rd797;
add.s64 %rd799, %rd798, %rd792;
mul.wide.u32 %rd800, %r999, 2;
add.s64 %rd101, %rd799, %rd800;
ld.shared.u16 %r280, [%rd101];
add.s32 %r1001, %r280, 1;
st.shared.u16 [%rd101], %r1001;

	bfe.u32 %r943, %r1371, %r390, %r391;

	and.b32 %r1002, %r943, 7;
shr.u32 %r1003, %r943, 3;
mul.wide.u32 %rd801, %r1002, 1024;
add.s64 %rd802, %rd794, %rd801;
add.s64 %rd803, %rd802, %rd792;
mul.wide.u32 %rd804, %r1003, 2;
add.s64 %rd102, %rd803, %rd804;
ld.shared.u16 %r281, [%rd102];
add.s32 %r1004, %r281, 1;
st.shared.u16 [%rd102], %r1004;

	bfe.u32 %r947, %r1370, %r390, %r391;

	shr.u32 %r1005, %r947, 3;
and.b32 %r1006, %r947, 7;
mul.wide.u32 %rd805, %r1006, 1024;
add.s64 %rd806, %rd794, %rd805;
add.s64 %rd807, %rd806, %rd792;
mul.wide.u32 %rd808, %r1005, 2;
add.s64 %rd103, %rd807, %rd808;
ld.shared.u16 %r282, [%rd103];
add.s32 %r1007, %r282, 1;
st.shared.u16 [%rd103], %r1007;

	bfe.u32 %r951, %r1369, %r390, %r391;

	shr.u32 %r1008, %r951, 3;
and.b32 %r1009, %r951, 7;
mul.wide.u32 %rd809, %r1009, 1024;
add.s64 %rd810, %rd794, %rd809;
add.s64 %rd811, %rd810, %rd792;
mul.wide.u32 %rd812, %r1008, 2;
add.s64 %rd104, %rd811, %rd812;
ld.shared.u16 %r283, [%rd104];
add.s32 %r1010, %r283, 1;
st.shared.u16 [%rd104], %r1010;

	bfe.u32 %r955, %r1368, %r390, %r391;

	shr.u32 %r1011, %r955, 3;
and.b32 %r1012, %r955, 7;
mul.wide.u32 %rd813, %r1012, 1024;
add.s64 %rd814, %rd794, %rd813;
add.s64 %rd815, %rd814, %rd792;
mul.wide.u32 %rd816, %r1011, 2;
add.s64 %rd105, %rd815, %rd816;
ld.shared.u16 %r284, [%rd105];
add.s32 %r1013, %r284, 1;
st.shared.u16 [%rd105], %r1013;

	bfe.u32 %r959, %r1367, %r390, %r391;

	shr.u32 %r1014, %r959, 3;
and.b32 %r1015, %r959, 7;
mul.wide.u32 %rd817, %r1015, 1024;
add.s64 %rd818, %rd794, %rd817;
add.s64 %rd819, %rd818, %rd792;
mul.wide.u32 %rd820, %r1014, 2;
add.s64 %rd106, %rd819, %rd820;
ld.shared.u16 %r285, [%rd106];
add.s32 %r1016, %r285, 1;
st.shared.u16 [%rd106], %r1016;

	bfe.u32 %r963, %r1366, %r390, %r391;

	shr.u32 %r1017, %r963, 3;
and.b32 %r1018, %r963, 7;
mul.wide.u32 %rd821, %r1018, 1024;
add.s64 %rd822, %rd794, %rd821;
add.s64 %rd823, %rd822, %rd792;
mul.wide.u32 %rd824, %r1017, 2;
add.s64 %rd107, %rd823, %rd824;
ld.shared.u16 %r286, [%rd107];
add.s32 %r1019, %r286, 1;
st.shared.u16 [%rd107], %r1019;

	bfe.u32 %r967, %r1365, %r390, %r391;

	shr.u32 %r1020, %r967, 3;
and.b32 %r1021, %r967, 7;
mul.wide.u32 %rd825, %r1021, 1024;
add.s64 %rd826, %rd794, %rd825;
add.s64 %rd827, %rd826, %rd792;
mul.wide.u32 %rd828, %r1020, 2;
add.s64 %rd108, %rd827, %rd828;
ld.shared.u16 %r287, [%rd108];
add.s32 %r1022, %r287, 1;
st.shared.u16 [%rd108], %r1022;

	bfe.u32 %r971, %r1364, %r390, %r391;

	shr.u32 %r1023, %r971, 3;
and.b32 %r1024, %r971, 7;
mul.wide.u32 %rd829, %r1024, 1024;
add.s64 %rd830, %rd794, %rd829;
add.s64 %rd831, %rd830, %rd792;
mul.wide.u32 %rd832, %r1023, 2;
add.s64 %rd109, %rd831, %rd832;
ld.shared.u16 %r288, [%rd109];
add.s32 %r1025, %r288, 1;
st.shared.u16 [%rd109], %r1025;

	bfe.u32 %r975, %r1363, %r390, %r391;

	shr.u32 %r1026, %r975, 3;
and.b32 %r1027, %r975, 7;
mul.wide.u32 %rd833, %r1027, 1024;
add.s64 %rd834, %rd794, %rd833;
add.s64 %rd835, %rd834, %rd792;
mul.wide.u32 %rd836, %r1026, 2;
add.s64 %rd110, %rd835, %rd836;
ld.shared.u16 %r289, [%rd110];
add.s32 %r1028, %r289, 1;
st.shared.u16 [%rd110], %r1028;

	bfe.u32 %r979, %r1362, %r390, %r391;

	shr.u32 %r1029, %r979, 3;
and.b32 %r1030, %r979, 7;
mul.wide.u32 %rd837, %r1030, 1024;
add.s64 %rd838, %rd794, %rd837;
add.s64 %rd839, %rd838, %rd792;
mul.wide.u32 %rd840, %r1029, 2;
add.s64 %rd111, %rd839, %rd840;
ld.shared.u16 %r290, [%rd111];
add.s32 %r1031, %r290, 1;
st.shared.u16 [%rd111], %r1031;

	bfe.u32 %r983, %r1361, %r390, %r391;

	shr.u32 %r1032, %r983, 3;
and.b32 %r1033, %r983, 7;
mul.wide.u32 %rd841, %r1033, 1024;
add.s64 %rd842, %rd794, %rd841;
add.s64 %rd843, %rd842, %rd792;
mul.wide.u32 %rd844, %r1032, 2;
add.s64 %rd112, %rd843, %rd844;
ld.shared.u16 %r291, [%rd112];
add.s32 %r1034, %r291, 1;
st.shared.u16 [%rd112], %r1034;

	bfe.u32 %r987, %r1360, %r390, %r391;

	shr.u32 %r1035, %r987, 3;
and.b32 %r1036, %r987, 7;
mul.wide.u32 %rd845, %r1036, 1024;
add.s64 %rd846, %rd794, %rd845;
add.s64 %rd847, %rd846, %rd792;
mul.wide.u32 %rd848, %r1035, 2;
add.s64 %rd113, %rd847, %rd848;
ld.shared.u16 %r292, [%rd113];
add.s32 %r1037, %r292, 1;
st.shared.u16 [%rd113], %r1037;

	bfe.u32 %r991, %r1359, %r390, %r391;

	shr.u32 %r1038, %r991, 3;
and.b32 %r1039, %r991, 7;
mul.wide.u32 %rd849, %r1039, 1024;
add.s64 %rd850, %rd794, %rd849;
add.s64 %rd851, %rd850, %rd792;
mul.wide.u32 %rd852, %r1038, 2;
add.s64 %rd114, %rd851, %rd852;
ld.shared.u16 %r293, [%rd114];
add.s32 %r1040, %r293, 1;
st.shared.u16 [%rd114], %r1040;

	bfe.u32 %r995, %r1358, %r390, %r391;

	shr.u32 %r1041, %r995, 3;
and.b32 %r1042, %r995, 7;
mul.wide.u32 %rd853, %r1042, 1024;
add.s64 %rd854, %rd794, %rd853;
add.s64 %rd855, %rd854, %rd792;
mul.wide.u32 %rd856, %r1041, 2;
add.s64 %rd115, %rd855, %rd856;
ld.shared.u16 %r294, [%rd115];
add.s32 %r1043, %r294, 1;
st.shared.u16 [%rd115], %r1043;
bar.sync 0;
mul.lo.s64 %rd867, %rd100, 72;
add.s64 %rd869, %rd793, %rd867;
ld.shared.u64 %rd116, [%rd869+192];
ld.shared.u64 %rd117, [%rd869+184];
add.s64 %rd870, %rd116, %rd117;
ld.shared.u64 %rd118, [%rd869+200];
add.s64 %rd871, %rd870, %rd118;
ld.shared.u64 %rd119, [%rd869+208];
add.s64 %rd872, %rd871, %rd119;
ld.shared.u64 %rd120, [%rd869+216];
add.s64 %rd873, %rd872, %rd120;
ld.shared.u64 %rd121, [%rd869+224];
add.s64 %rd874, %rd873, %rd121;
ld.shared.u64 %rd122, [%rd869+232];
add.s64 %rd875, %rd874, %rd122;
ld.shared.u64 %rd123, [%rd869+240];
add.s64 %rd876, %rd875, %rd123;
ld.shared.u64 %rd877, [%rd869+248];
add.s64 %rd858, %rd876, %rd877;

	mov.u32 %r1044, %laneid;

	mov.u32 %r1045, 1;
mov.u32 %r1054, 0;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd858; shfl.up.b32 lo|p, lo, %r1045, %r1054; shfl.up.b32 hi|p, hi, %r1045, %r1054; mov.b64 %rd857, {lo, hi}; @p add.u64 %rd857, %rd857, %rd858;}

	mov.u32 %r1047, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd857; shfl.up.b32 lo|p, lo, %r1047, %r1054; shfl.up.b32 hi|p, hi, %r1047, %r1054; mov.b64 %rd859, {lo, hi}; @p add.u64 %rd859, %rd859, %rd857;}

	mov.u32 %r1049, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd859; shfl.up.b32 lo|p, lo, %r1049, %r1054; shfl.up.b32 hi|p, hi, %r1049, %r1054; mov.b64 %rd861, {lo, hi}; @p add.u64 %rd861, %rd861, %rd859;}

	mov.u32 %r1051, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd861; shfl.up.b32 lo|p, lo, %r1051, %r1054; shfl.up.b32 hi|p, hi, %r1051, %r1054; mov.b64 %rd863, {lo, hi}; @p add.u64 %rd863, %rd863, %rd861;}

	mov.u32 %r1053, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd863; shfl.up.b32 lo|p, lo, %r1053, %r1054; shfl.up.b32 hi|p, hi, %r1053, %r1054; mov.b64 %rd865, {lo, hi}; @p add.u64 %rd865, %rd865, %rd863;}

	setp.ne.s32	%p102, %r1044, 31;
@%p102 bra BB94_177;

shr.s32 %r1056, %r10, 31;
shr.u32 %r1057, %r1056, 27;
add.s32 %r1058, %r10, %r1057;
shr.s32 %r1059, %r1058, 5;
mul.wide.s32 %rd878, %r1059, 8;
add.s64 %rd880, %rd793, %rd878;
st.shared.u64 [%rd880+144], %rd865;

BB94_177:
sub.s64 %rd126, %rd865, %rd858;
bar.sync 0;
and.b32 %r1060, %r10, -32;
setp.eq.s32	%p103, %r1060, 32;
ld.shared.u64 %rd882, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+144];
selp.b64	%rd883, %rd882, 0, %p103;
add.s64 %rd884, %rd126, %rd883;
ld.shared.u64 %rd885, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+152];
add.s64 %rd886, %rd885, %rd882;
setp.eq.s32	%p104, %r1060, 64;
selp.b64	%rd887, %rd886, 0, %p104;
add.s64 %rd888, %rd884, %rd887;
ld.shared.u64 %rd889, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+160];
add.s64 %rd890, %rd886, %rd889;
setp.eq.s32	%p105, %r1060, 96;
selp.b64	%rd891, %rd890, 0, %p105;
add.s64 %rd892, %rd888, %rd891;
ld.shared.u64 %rd893, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+168];
add.s64 %rd894, %rd890, %rd893;
shl.b64 %rd895, %rd894, 16;
add.s64 %rd896, %rd895, %rd892;
shl.b64 %rd897, %rd894, 32;
add.s64 %rd898, %rd897, %rd896;
shl.b64 %rd899, %rd894, 48;
add.s64 %rd900, %rd899, %rd898;
add.s64 %rd901, %rd117, %rd900;
add.s64 %rd902, %rd901, %rd116;
add.s64 %rd903, %rd902, %rd118;
add.s64 %rd904, %rd903, %rd119;
add.s64 %rd905, %rd904, %rd120;
add.s64 %rd906, %rd905, %rd121;
add.s64 %rd907, %rd906, %rd122;
add.s64 %rd908, %rd907, %rd123;
mul.wide.s32 %rd909, %r10, 72;
add.s64 %rd910, %rd793, %rd909;
st.shared.u64 [%rd910+184], %rd900;
st.shared.u64 [%rd910+192], %rd901;
st.shared.u64 [%rd910+200], %rd902;
st.shared.u64 [%rd910+208], %rd903;
st.shared.u64 [%rd910+216], %rd904;
st.shared.u64 [%rd910+224], %rd905;
st.shared.u64 [%rd910+232], %rd906;
st.shared.u64 [%rd910+240], %rd907;
st.shared.u64 [%rd910+248], %rd908;
bar.sync 0;
ld.shared.u16 %r1062, [%rd101];
add.s32 %r296, %r1062, %r280;
ld.shared.u16 %r1063, [%rd102];
add.s32 %r297, %r1063, %r281;
ld.shared.u16 %r1064, [%rd103];
add.s32 %r298, %r1064, %r282;
ld.shared.u16 %r1065, [%rd104];
add.s32 %r299, %r1065, %r283;
ld.shared.u16 %r1066, [%rd105];
add.s32 %r300, %r1066, %r284;
ld.shared.u16 %r1067, [%rd106];
add.s32 %r301, %r1067, %r285;
ld.shared.u16 %r1068, [%rd107];
add.s32 %r302, %r1068, %r286;
ld.shared.u16 %r1069, [%rd108];
add.s32 %r303, %r1069, %r287;
ld.shared.u16 %r1070, [%rd109];
add.s32 %r304, %r1070, %r288;
ld.shared.u16 %r1071, [%rd110];
add.s32 %r305, %r1071, %r289;
ld.shared.u16 %r1072, [%rd111];
add.s32 %r306, %r1072, %r290;
ld.shared.u16 %r1073, [%rd112];
add.s32 %r307, %r1073, %r291;
ld.shared.u16 %r1074, [%rd113];
add.s32 %r308, %r1074, %r292;
ld.shared.u16 %r1075, [%rd114];
add.s32 %r309, %r1075, %r293;
ld.shared.u16 %r1076, [%rd115];
add.s32 %r310, %r1076, %r294;
setp.gt.s32	%p106, %r10, 31;
@%p106 bra BB94_179;

and.b32 %r1078, %r10, 7;
shr.s32 %r1079, %r10, 3;
add.s32 %r1080, %r1078, 1;
mul.wide.u32 %rd911, %r1080, 1024;
add.s64 %rd913, %rd793, %rd911;
mul.wide.s32 %rd914, %r1079, 2;
add.s64 %rd915, %rd913, %rd914;
ld.shared.u16 %r1373, [%rd915+184];

BB94_179:
@%p9 bra BB94_181;

mov.u32 %r1301, 0;
mov.u32 %r1300, 1;

	shfl.up.b32 %r1082, %r1373, %r1300, %r1301;

	setp.eq.s32	%p108, %r10, 0;
selp.b32	%r1087, 0, %r1082, %p108;
sub.s32 %r1088, %r1343, %r1087;
mul.wide.u32 %rd916, %r10, 4;
add.s64 %rd918, %rd793, %rd916;
st.shared.u32 [%rd918], %r1088;

BB94_181:
bar.sync 0;
mul.wide.u32 %rd919, %r296, 4;
add.s64 %rd921, %rd793, 136;
add.s64 %rd127, %rd921, %rd919;
st.shared.u32 [%rd127], %r251;
mul.wide.u32 %rd922, %r297, 4;
add.s64 %rd128, %rd921, %rd922;
st.shared.u32 [%rd128], %r1371;
mul.wide.u32 %rd923, %r298, 4;
add.s64 %rd129, %rd921, %rd923;
st.shared.u32 [%rd129], %r1370;
mul.wide.u32 %rd924, %r299, 4;
add.s64 %rd130, %rd921, %rd924;
st.shared.u32 [%rd130], %r1369;
mul.wide.u32 %rd925, %r300, 4;
add.s64 %rd131, %rd921, %rd925;
st.shared.u32 [%rd131], %r1368;
mul.wide.u32 %rd926, %r301, 4;
add.s64 %rd132, %rd921, %rd926;
st.shared.u32 [%rd132], %r1367;
mul.wide.u32 %rd927, %r302, 4;
add.s64 %rd133, %rd921, %rd927;
st.shared.u32 [%rd133], %r1366;
mul.wide.u32 %rd928, %r303, 4;
add.s64 %rd134, %rd921, %rd928;
st.shared.u32 [%rd134], %r1365;
mul.wide.u32 %rd929, %r304, 4;
add.s64 %rd135, %rd921, %rd929;
st.shared.u32 [%rd135], %r1364;
mul.wide.u32 %rd930, %r305, 4;
add.s64 %rd136, %rd921, %rd930;
st.shared.u32 [%rd136], %r1363;
mul.wide.u32 %rd931, %r306, 4;
add.s64 %rd137, %rd921, %rd931;
st.shared.u32 [%rd137], %r1362;
mul.wide.u32 %rd932, %r307, 4;
add.s64 %rd138, %rd921, %rd932;
st.shared.u32 [%rd138], %r1361;
mul.wide.u32 %rd933, %r308, 4;
add.s64 %rd139, %rd921, %rd933;
st.shared.u32 [%rd139], %r1360;
mul.wide.u32 %rd934, %r309, 4;
add.s64 %rd140, %rd921, %rd934;
st.shared.u32 [%rd140], %r1359;
mul.wide.u32 %rd935, %r310, 4;
add.s64 %rd141, %rd921, %rd935;
st.shared.u32 [%rd141], %r1358;
bar.sync 0;
ld.param.u32 %r1298, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7];
ld.param.u32 %r1297, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6];
mul.wide.s32 %rd936, %r10, 4;
add.s64 %rd938, %rd793, %rd936;
ld.shared.u32 %r313, [%rd938+136];
add.s32 %r314, %r10, 128;
ld.shared.u32 %r315, [%rd938+648];
ld.shared.u32 %r316, [%rd938+1160];
ld.shared.u32 %r317, [%rd938+1672];
ld.shared.u32 %r318, [%rd938+2184];
ld.shared.u32 %r319, [%rd938+2696];
ld.shared.u32 %r320, [%rd938+3208];
ld.shared.u32 %r321, [%rd938+3720];
ld.shared.u32 %r322, [%rd938+4232];
ld.shared.u32 %r323, [%rd938+4744];
ld.shared.u32 %r324, [%rd938+5256];
ld.shared.u32 %r325, [%rd938+5768];
ld.shared.u32 %r326, [%rd938+6280];
ld.shared.u32 %r327, [%rd938+6792];
ld.shared.u32 %r328, [%rd938+7304];

	bfe.u32 %r1089, %r313, %r1297, %r1298;

	mul.wide.u32 %rd939, %r1089, 4;
add.s64 %rd940, %rd793, %rd939;
ld.shared.u32 %r329, [%rd940];

	bfe.u32 %r1093, %r315, %r1297, %r1298;

	mul.wide.u32 %rd941, %r1093, 4;
add.s64 %rd942, %rd793, %rd941;
ld.shared.u32 %r330, [%rd942];

	bfe.u32 %r1097, %r316, %r1297, %r1298;

	mul.wide.u32 %rd943, %r1097, 4;
add.s64 %rd944, %rd793, %rd943;
ld.shared.u32 %r331, [%rd944];

	bfe.u32 %r1101, %r317, %r1297, %r1298;

	mul.wide.u32 %rd945, %r1101, 4;
add.s64 %rd946, %rd793, %rd945;
ld.shared.u32 %r332, [%rd946];

	bfe.u32 %r1105, %r318, %r1297, %r1298;

	mul.wide.u32 %rd947, %r1105, 4;
add.s64 %rd948, %rd793, %rd947;
ld.shared.u32 %r333, [%rd948];

	bfe.u32 %r1109, %r319, %r1297, %r1298;

	mul.wide.u32 %rd949, %r1109, 4;
add.s64 %rd950, %rd793, %rd949;
ld.shared.u32 %r334, [%rd950];

	bfe.u32 %r1113, %r320, %r1297, %r1298;

	mul.wide.u32 %rd951, %r1113, 4;
add.s64 %rd952, %rd793, %rd951;
ld.shared.u32 %r335, [%rd952];

	bfe.u32 %r1117, %r321, %r1297, %r1298;

	mul.wide.u32 %rd953, %r1117, 4;
add.s64 %rd954, %rd793, %rd953;
ld.shared.u32 %r336, [%rd954];

	bfe.u32 %r1121, %r322, %r1297, %r1298;

	mul.wide.u32 %rd955, %r1121, 4;
add.s64 %rd956, %rd793, %rd955;
ld.shared.u32 %r337, [%rd956];

	bfe.u32 %r1125, %r323, %r1297, %r1298;

	mul.wide.u32 %rd957, %r1125, 4;
add.s64 %rd958, %rd793, %rd957;
ld.shared.u32 %r338, [%rd958];

	bfe.u32 %r1129, %r324, %r1297, %r1298;

	mul.wide.u32 %rd959, %r1129, 4;
add.s64 %rd960, %rd793, %rd959;
ld.shared.u32 %r339, [%rd960];

	bfe.u32 %r1133, %r325, %r1297, %r1298;

	mul.wide.u32 %rd961, %r1133, 4;
add.s64 %rd962, %rd793, %rd961;
ld.shared.u32 %r340, [%rd962];

	bfe.u32 %r1137, %r326, %r1297, %r1298;

	mul.wide.u32 %rd963, %r1137, 4;
add.s64 %rd964, %rd793, %rd963;
ld.shared.u32 %r341, [%rd964];

	bfe.u32 %r1141, %r327, %r1297, %r1298;

	mul.wide.u32 %rd965, %r1141, 4;
add.s64 %rd966, %rd793, %rd965;
ld.shared.u32 %r342, [%rd966];

	bfe.u32 %r1145, %r328, %r1297, %r1298;

	mul.wide.u32 %rd967, %r1145, 4;
add.s64 %rd968, %rd793, %rd967;
ld.shared.u32 %r343, [%rd968];
setp.ge.s32	%p109, %r10, %r247;
@%p109 bra BB94_183;

xor.b32 %r1150, %r313, -2147483648;
add.s32 %r1152, %r10, %r329;
mul.wide.s32 %rd970, %r1152, 4;
add.s64 %rd971, %rd2, %rd970;
st.global.u32 [%rd971], %r1150;

BB94_183:
setp.ge.s32	%p110, %r314, %r247;
@%p110 bra BB94_185;

xor.b32 %r1153, %r315, -2147483648;
add.s32 %r1154, %r314, %r330;
mul.wide.s32 %rd973, %r1154, 4;
add.s64 %rd974, %rd2, %rd973;
st.global.u32 [%rd974], %r1153;

BB94_185:
add.s32 %r1155, %r314, 128;
setp.ge.s32	%p111, %r1155, %r247;
@%p111 bra BB94_187;

xor.b32 %r1156, %r316, -2147483648;
add.s32 %r1157, %r314, %r331;
add.s32 %r1158, %r1157, 128;
mul.wide.s32 %rd976, %r1158, 4;
add.s64 %rd977, %rd2, %rd976;
st.global.u32 [%rd977], %r1156;

BB94_187:
add.s32 %r1159, %r314, 256;
setp.ge.s32	%p112, %r1159, %r247;
@%p112 bra BB94_189;

xor.b32 %r1160, %r317, -2147483648;
add.s32 %r1161, %r314, %r332;
add.s32 %r1162, %r1161, 256;
mul.wide.s32 %rd979, %r1162, 4;
add.s64 %rd980, %rd2, %rd979;
st.global.u32 [%rd980], %r1160;

BB94_189:
add.s32 %r1163, %r314, 384;
setp.ge.s32	%p113, %r1163, %r247;
@%p113 bra BB94_191;

xor.b32 %r1164, %r318, -2147483648;
add.s32 %r1165, %r314, %r333;
add.s32 %r1166, %r1165, 384;
mul.wide.s32 %rd982, %r1166, 4;
add.s64 %rd983, %rd2, %rd982;
st.global.u32 [%rd983], %r1164;

BB94_191:
add.s32 %r1167, %r314, 512;
setp.ge.s32	%p114, %r1167, %r247;
@%p114 bra BB94_193;

xor.b32 %r1168, %r319, -2147483648;
add.s32 %r1169, %r314, %r334;
add.s32 %r1170, %r1169, 512;
mul.wide.s32 %rd985, %r1170, 4;
add.s64 %rd986, %rd2, %rd985;
st.global.u32 [%rd986], %r1168;

BB94_193:
add.s32 %r1171, %r314, 640;
setp.ge.s32	%p115, %r1171, %r247;
@%p115 bra BB94_195;

xor.b32 %r1172, %r320, -2147483648;
add.s32 %r1173, %r314, %r335;
add.s32 %r1174, %r1173, 640;
mul.wide.s32 %rd988, %r1174, 4;
add.s64 %rd989, %rd2, %rd988;
st.global.u32 [%rd989], %r1172;

BB94_195:
add.s32 %r1175, %r314, 768;
setp.ge.s32	%p116, %r1175, %r247;
@%p116 bra BB94_197;

xor.b32 %r1176, %r321, -2147483648;
add.s32 %r1177, %r314, %r336;
add.s32 %r1178, %r1177, 768;
mul.wide.s32 %rd991, %r1178, 4;
add.s64 %rd992, %rd2, %rd991;
st.global.u32 [%rd992], %r1176;

BB94_197:
add.s32 %r1179, %r314, 896;
setp.ge.s32	%p117, %r1179, %r247;
@%p117 bra BB94_199;

xor.b32 %r1180, %r322, -2147483648;
add.s32 %r1181, %r314, %r337;
add.s32 %r1182, %r1181, 896;
mul.wide.s32 %rd994, %r1182, 4;
add.s64 %rd995, %rd2, %rd994;
st.global.u32 [%rd995], %r1180;

BB94_199:
add.s32 %r1183, %r314, 1024;
setp.ge.s32	%p118, %r1183, %r247;
@%p118 bra BB94_201;

xor.b32 %r1184, %r323, -2147483648;
add.s32 %r1185, %r314, %r338;
add.s32 %r1186, %r1185, 1024;
mul.wide.s32 %rd997, %r1186, 4;
add.s64 %rd998, %rd2, %rd997;
st.global.u32 [%rd998], %r1184;

BB94_201:
add.s32 %r1187, %r314, 1152;
setp.ge.s32	%p119, %r1187, %r247;
@%p119 bra BB94_203;

xor.b32 %r1188, %r324, -2147483648;
add.s32 %r1189, %r314, %r339;
add.s32 %r1190, %r1189, 1152;
mul.wide.s32 %rd1000, %r1190, 4;
add.s64 %rd1001, %rd2, %rd1000;
st.global.u32 [%rd1001], %r1188;

BB94_203:
add.s32 %r1191, %r314, 1280;
setp.ge.s32	%p120, %r1191, %r247;
@%p120 bra BB94_205;

xor.b32 %r1192, %r325, -2147483648;
add.s32 %r1193, %r314, %r340;
add.s32 %r1194, %r1193, 1280;
mul.wide.s32 %rd1003, %r1194, 4;
add.s64 %rd1004, %rd2, %rd1003;
st.global.u32 [%rd1004], %r1192;

BB94_205:
add.s32 %r1195, %r314, 1408;
setp.ge.s32	%p121, %r1195, %r247;
@%p121 bra BB94_207;

xor.b32 %r1196, %r326, -2147483648;
add.s32 %r1197, %r314, %r341;
add.s32 %r1198, %r1197, 1408;
mul.wide.s32 %rd1006, %r1198, 4;
add.s64 %rd1007, %rd2, %rd1006;
st.global.u32 [%rd1007], %r1196;

BB94_207:
add.s32 %r1199, %r314, 1536;
setp.ge.s32	%p122, %r1199, %r247;
@%p122 bra BB94_209;

xor.b32 %r1200, %r327, -2147483648;
add.s32 %r1201, %r314, %r342;
add.s32 %r1202, %r1201, 1536;
mul.wide.s32 %rd1009, %r1202, 4;
add.s64 %rd1010, %rd2, %rd1009;
st.global.u32 [%rd1010], %r1200;

BB94_209:
add.s32 %r1203, %r314, 1664;
setp.ge.s32	%p123, %r1203, %r247;
@%p123 bra BB94_211;

xor.b32 %r1204, %r328, -2147483648;
add.s32 %r1205, %r314, %r343;
add.s32 %r1206, %r1205, 1664;
mul.wide.s32 %rd1012, %r1206, 4;
add.s64 %rd1013, %rd2, %rd1012;
st.global.u32 [%rd1013], %r1204;

BB94_211:
setp.gt.s32	%p5, %r248, 0;
bar.sync 0;
@!%p5 bra BB94_213;
bra.uni BB94_212;

BB94_212:
mul.lo.s32 %r1299, %r10, 15;
cvt.s64.s32	%rd1015, %r1299;
add.s64 %rd1016, %rd1015, %rd99;
shl.b64 %rd1017, %rd1016, 2;
add.s64 %rd1014, %rd144, %rd1017;

	ld.global.nc.u32 %r1374, [%rd1014];


BB94_213:
@%p88 bra BB94_215;

mad.lo.s32 %r1212, %r10, 15, 1;
cvt.s64.s32	%rd1019, %r1212;
add.s64 %rd1020, %rd1019, %rd99;
shl.b64 %rd1021, %rd1020, 2;
add.s64 %rd1018, %rd144, %rd1021;

	ld.global.nc.u32 %r1375, [%rd1018];


BB94_215:
@%p89 bra BB94_217;

mad.lo.s32 %r1215, %r10, 15, 2;
cvt.s64.s32	%rd1023, %r1215;
add.s64 %rd1024, %rd1023, %rd99;
shl.b64 %rd1025, %rd1024, 2;
add.s64 %rd1022, %rd144, %rd1025;

	ld.global.nc.u32 %r1376, [%rd1022];


BB94_217:
@%p90 bra BB94_219;

mad.lo.s32 %r1218, %r10, 15, 3;
cvt.s64.s32	%rd1027, %r1218;
add.s64 %rd1028, %rd1027, %rd99;
shl.b64 %rd1029, %rd1028, 2;
add.s64 %rd1026, %rd144, %rd1029;

	ld.global.nc.u32 %r1377, [%rd1026];


BB94_219:
@%p91 bra BB94_221;

mad.lo.s32 %r1221, %r10, 15, 4;
cvt.s64.s32	%rd1031, %r1221;
add.s64 %rd1032, %rd1031, %rd99;
shl.b64 %rd1033, %rd1032, 2;
add.s64 %rd1030, %rd144, %rd1033;

	ld.global.nc.u32 %r1378, [%rd1030];


BB94_221:
@%p92 bra BB94_223;

mad.lo.s32 %r1224, %r10, 15, 5;
cvt.s64.s32	%rd1035, %r1224;
add.s64 %rd1036, %rd1035, %rd99;
shl.b64 %rd1037, %rd1036, 2;
add.s64 %rd1034, %rd144, %rd1037;

	ld.global.nc.u32 %r1379, [%rd1034];


BB94_223:
@%p93 bra BB94_225;

mad.lo.s32 %r1227, %r10, 15, 6;
cvt.s64.s32	%rd1039, %r1227;
add.s64 %rd1040, %rd1039, %rd99;
shl.b64 %rd1041, %rd1040, 2;
add.s64 %rd1038, %rd144, %rd1041;

	ld.global.nc.u32 %r1380, [%rd1038];


BB94_225:
@%p94 bra BB94_227;

mad.lo.s32 %r1230, %r10, 15, 7;
cvt.s64.s32	%rd1043, %r1230;
add.s64 %rd1044, %rd1043, %rd99;
shl.b64 %rd1045, %rd1044, 2;
add.s64 %rd1042, %rd144, %rd1045;

	ld.global.nc.u32 %r1381, [%rd1042];


BB94_227:
@%p95 bra BB94_229;

mad.lo.s32 %r1233, %r10, 15, 8;
cvt.s64.s32	%rd1047, %r1233;
add.s64 %rd1048, %rd1047, %rd99;
shl.b64 %rd1049, %rd1048, 2;
add.s64 %rd1046, %rd144, %rd1049;

	ld.global.nc.u32 %r1382, [%rd1046];


BB94_229:
@%p96 bra BB94_231;

mad.lo.s32 %r1236, %r10, 15, 9;
cvt.s64.s32	%rd1051, %r1236;
add.s64 %rd1052, %rd1051, %rd99;
shl.b64 %rd1053, %rd1052, 2;
add.s64 %rd1050, %rd144, %rd1053;

	ld.global.nc.u32 %r1383, [%rd1050];


BB94_231:
@%p97 bra BB94_233;

mad.lo.s32 %r1239, %r10, 15, 10;
cvt.s64.s32	%rd1055, %r1239;
add.s64 %rd1056, %rd1055, %rd99;
shl.b64 %rd1057, %rd1056, 2;
add.s64 %rd1054, %rd144, %rd1057;

	ld.global.nc.u32 %r1384, [%rd1054];


BB94_233:
@%p98 bra BB94_235;

mad.lo.s32 %r1242, %r10, 15, 11;
cvt.s64.s32	%rd1059, %r1242;
add.s64 %rd1060, %rd1059, %rd99;
shl.b64 %rd1061, %rd1060, 2;
add.s64 %rd1058, %rd144, %rd1061;

	ld.global.nc.u32 %r1385, [%rd1058];


BB94_235:
@%p99 bra BB94_237;

mad.lo.s32 %r1245, %r10, 15, 12;
cvt.s64.s32	%rd1063, %r1245;
add.s64 %rd1064, %rd1063, %rd99;
shl.b64 %rd1065, %rd1064, 2;
add.s64 %rd1062, %rd144, %rd1065;

	ld.global.nc.u32 %r1386, [%rd1062];


BB94_237:
@%p100 bra BB94_239;

mad.lo.s32 %r1248, %r10, 15, 13;
cvt.s64.s32	%rd1067, %r1248;
add.s64 %rd1068, %rd1067, %rd99;
shl.b64 %rd1069, %rd1068, 2;
add.s64 %rd1066, %rd144, %rd1069;

	ld.global.nc.u32 %r1387, [%rd1066];


BB94_239:
@%p101 bra BB94_241;

mad.lo.s32 %r1251, %r10, 15, 14;
cvt.s64.s32	%rd1071, %r1251;
add.s64 %rd1072, %rd1071, %rd99;
shl.b64 %rd1073, %rd1072, 2;
add.s64 %rd1070, %rd144, %rd1073;

	ld.global.nc.u32 %r1388, [%rd1070];


BB94_241:
setp.lt.s32	%p6, %r10, %r247;
bar.sync 0;
st.shared.u32 [%rd127], %r1374;
st.shared.u32 [%rd128], %r1375;
st.shared.u32 [%rd129], %r1376;
st.shared.u32 [%rd130], %r1377;
st.shared.u32 [%rd131], %r1378;
st.shared.u32 [%rd132], %r1379;
st.shared.u32 [%rd133], %r1380;
st.shared.u32 [%rd134], %r1381;
st.shared.u32 [%rd135], %r1382;
st.shared.u32 [%rd136], %r1383;
st.shared.u32 [%rd137], %r1384;
st.shared.u32 [%rd138], %r1385;
st.shared.u32 [%rd139], %r1386;
st.shared.u32 [%rd140], %r1387;
st.shared.u32 [%rd141], %r1388;
bar.sync 0;
ld.shared.u32 %r375, [%rd938+648];
ld.shared.u32 %r376, [%rd938+1160];
ld.shared.u32 %r377, [%rd938+1672];
ld.shared.u32 %r378, [%rd938+2184];
ld.shared.u32 %r379, [%rd938+2696];
ld.shared.u32 %r380, [%rd938+3208];
ld.shared.u32 %r381, [%rd938+3720];
ld.shared.u32 %r382, [%rd938+4232];
ld.shared.u32 %r383, [%rd938+4744];
ld.shared.u32 %r384, [%rd938+5256];
ld.shared.u32 %r385, [%rd938+5768];
ld.shared.u32 %r386, [%rd938+6280];
ld.shared.u32 %r387, [%rd938+6792];
ld.shared.u32 %r388, [%rd938+7304];
@!%p6 bra BB94_243;
bra.uni BB94_242;

BB94_242:
ld.shared.u32 %r1253, [%rd938+136];
add.s32 %r1254, %r10, %r329;
mul.wide.s32 %rd1081, %r1254, 4;
add.s64 %rd1082, %rd1, %rd1081;
st.global.u32 [%rd1082], %r1253;

BB94_243:
@%p110 bra BB94_245;

add.s32 %r1255, %r314, %r330;
mul.wide.s32 %rd1084, %r1255, 4;
add.s64 %rd1085, %rd1, %rd1084;
st.global.u32 [%rd1085], %r375;

BB94_245:
@%p111 bra BB94_247;

add.s32 %r1257, %r314, %r331;
add.s32 %r1258, %r1257, 128;
mul.wide.s32 %rd1087, %r1258, 4;
add.s64 %rd1088, %rd1, %rd1087;
st.global.u32 [%rd1088], %r376;

BB94_247:
@%p112 bra BB94_249;

add.s32 %r1260, %r314, %r332;
add.s32 %r1261, %r1260, 256;
mul.wide.s32 %rd1090, %r1261, 4;
add.s64 %rd1091, %rd1, %rd1090;
st.global.u32 [%rd1091], %r377;

BB94_249:
@%p113 bra BB94_251;

add.s32 %r1263, %r314, %r333;
add.s32 %r1264, %r1263, 384;
mul.wide.s32 %rd1093, %r1264, 4;
add.s64 %rd1094, %rd1, %rd1093;
st.global.u32 [%rd1094], %r378;

BB94_251:
@%p114 bra BB94_253;

add.s32 %r1266, %r314, %r334;
add.s32 %r1267, %r1266, 512;
mul.wide.s32 %rd1096, %r1267, 4;
add.s64 %rd1097, %rd1, %rd1096;
st.global.u32 [%rd1097], %r379;

BB94_253:
@%p115 bra BB94_255;

add.s32 %r1269, %r314, %r335;
add.s32 %r1270, %r1269, 640;
mul.wide.s32 %rd1099, %r1270, 4;
add.s64 %rd1100, %rd1, %rd1099;
st.global.u32 [%rd1100], %r380;

BB94_255:
@%p116 bra BB94_257;

add.s32 %r1272, %r314, %r336;
add.s32 %r1273, %r1272, 768;
mul.wide.s32 %rd1102, %r1273, 4;
add.s64 %rd1103, %rd1, %rd1102;
st.global.u32 [%rd1103], %r381;

BB94_257:
@%p117 bra BB94_259;

add.s32 %r1275, %r314, %r337;
add.s32 %r1276, %r1275, 896;
mul.wide.s32 %rd1105, %r1276, 4;
add.s64 %rd1106, %rd1, %rd1105;
st.global.u32 [%rd1106], %r382;

BB94_259:
@%p118 bra BB94_261;

add.s32 %r1278, %r314, %r338;
add.s32 %r1279, %r1278, 1024;
mul.wide.s32 %rd1108, %r1279, 4;
add.s64 %rd1109, %rd1, %rd1108;
st.global.u32 [%rd1109], %r383;

BB94_261:
@%p119 bra BB94_263;

add.s32 %r1281, %r314, %r339;
add.s32 %r1282, %r1281, 1152;
mul.wide.s32 %rd1111, %r1282, 4;
add.s64 %rd1112, %rd1, %rd1111;
st.global.u32 [%rd1112], %r384;

BB94_263:
@%p120 bra BB94_265;

add.s32 %r1284, %r314, %r340;
add.s32 %r1285, %r1284, 1280;
mul.wide.s32 %rd1114, %r1285, 4;
add.s64 %rd1115, %rd1, %rd1114;
st.global.u32 [%rd1115], %r385;

BB94_265:
@%p121 bra BB94_267;

add.s32 %r1287, %r314, %r341;
add.s32 %r1288, %r1287, 1408;
mul.wide.s32 %rd1117, %r1288, 4;
add.s64 %rd1118, %rd1, %rd1117;
st.global.u32 [%rd1118], %r386;

BB94_267:
@%p122 bra BB94_269;

add.s32 %r1290, %r314, %r342;
add.s32 %r1291, %r1290, 1536;
mul.wide.s32 %rd1120, %r1291, 4;
add.s64 %rd1121, %rd1, %rd1120;
st.global.u32 [%rd1121], %r387;

BB94_269:
@%p123 bra BB94_271;

add.s32 %r1293, %r314, %r343;
add.s32 %r1294, %r1293, 1664;
mul.wide.s32 %rd1123, %r1294, 4;
add.s64 %rd1124, %rd1, %rd1123;
st.global.u32 [%rd1124], %r388;

BB94_271:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE(
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_0,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_1,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_2,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_3,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_4,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_5,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7,
.param .u8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_8,
.param .u8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_9,
.param .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10[36]
)
.maxntid 128, 1, 1
{
.reg .pred %p<152>;
.reg .b16 %rs<3>;
.reg .b32 %r<1389>;
.reg .b64 %rd<1101>;

	.shared .align 8 .b8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage[7752];

ld.param.u64 %rd134, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_0];
ld.param.u64 %rd135, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_1];
ld.param.u64 %rd136, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_2];
ld.param.u64 %rd137, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_3];
ld.param.u64 %rd138, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_4];
ld.param.u32 %r389, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_5];
ld.param.u32 %r390, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6];
ld.param.u32 %r391, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7];
ld.param.u32 %r400, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+32];
ld.param.u32 %r399, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+28];
ld.param.u32 %r397, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+20];
ld.param.u32 %r396, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+16];
ld.param.u32 %r395, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+12];
ld.param.u32 %r394, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+8];
ld.param.u32 %r392, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10];
ld.param.u32 %r393, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+4];
cvta.to.global.u64 %rd1, %rd137;
cvta.to.global.u64 %rd2, %rd135;
mov.u32 %r1, %ctaid.x;
setp.lt.s32	%p7, %r1, %r393;
@%p7 bra BB95_3;
bra.uni BB95_1;

BB95_3:
mul.lo.s32 %r1342, %r1, %r394;
add.s32 %r1302, %r1342, %r394;
bra.uni BB95_4;

BB95_1:
mov.u32 %r1302, %r400;
mov.u32 %r1342, %r399;
setp.ge.s32	%p8, %r1, %r392;
@%p8 bra BB95_4;

mad.lo.s32 %r1342, %r1, %r395, %r396;
add.s32 %r401, %r1342, %r395;
min.s32 %r1302, %r401, %r397;

BB95_4:
mov.u32 %r9, %r1342;
mov.u32 %r10, %tid.x;
setp.gt.u32	%p9, %r10, 15;
@%p9 bra BB95_6;

cvta.to.global.u64 %rd139, %rd138;
mov.u32 %r405, %nctaid.x;
mul.lo.s32 %r406, %r405, %r10;
mul.wide.u32 %rd140, %r406, 4;
add.s64 %rd141, %rd139, %rd140;
ld.global.u32 %r407, [%rd141];
setp.eq.s32	%p10, %r407, 0;
setp.eq.s32	%p11, %r407, %r389;
or.pred %p12, %p10, %p11;
selp.u32	%r404, 1, 0, %p12;

	{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r404, 0; 
vote.all.pred %p2, %p1; 
selp.s32 %r403, 1, 0, %p2; 
}

	setp.ne.s32	%p13, %r403, 0;
selp.u16	%rs1, 1, 0, %p13;
st.shared.u8 [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+68], %rs1;
add.s32 %r408, %r406, %r1;
mul.wide.u32 %rd142, %r408, 4;
add.s64 %rd143, %rd139, %rd142;
ld.global.u32 %r1343, [%rd143];

BB95_6:
bar.sync 0;
ld.shared.u8 %rs2, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+68];
setp.eq.s16	%p14, %rs2, 0;
add.s32 %r13, %r9, 1920;
@%p14 bra BB95_135;

setp.gt.s32	%p15, %r13, %r1302;
mov.u32 %r1339, %r9;
@%p15 bra BB95_10;

cvt.s64.s32	%rd3, %r10;
add.s32 %r409, %r10, 128;
cvt.s64.s32	%rd4, %r409;
add.s32 %r410, %r10, 256;
cvt.s64.s32	%rd5, %r410;
add.s32 %r411, %r10, 384;
cvt.s64.s32	%rd6, %r411;
add.s32 %r412, %r10, 512;
cvt.s64.s32	%rd7, %r412;
add.s32 %r413, %r10, 640;
cvt.s64.s32	%rd8, %r413;
add.s32 %r414, %r10, 768;
cvt.s64.s32	%rd9, %r414;
add.s32 %r415, %r10, 896;
cvt.s64.s32	%rd10, %r415;
add.s32 %r416, %r10, 1024;
cvt.s64.s32	%rd11, %r416;
add.s32 %r417, %r10, 1152;
cvt.s64.s32	%rd12, %r417;
add.s32 %r418, %r10, 1280;
cvt.s64.s32	%rd13, %r418;
add.s32 %r419, %r10, 1408;
cvt.s64.s32	%rd14, %r419;
add.s32 %r420, %r10, 1536;
cvt.s64.s32	%rd15, %r420;
add.s32 %r421, %r10, 1664;
cvt.s64.s32	%rd16, %r421;
add.s32 %r422, %r10, 1792;
cvt.s64.s32	%rd17, %r422;
mov.u32 %r1340, %r9;
mov.u32 %r1341, %r13;

BB95_9:
mov.u32 %r1327, %r1341;
mov.u32 %r15, %r1340;
mov.u32 %r1340, %r1327;
cvt.s64.s32	%rd159, %r15;
add.s64 %rd18, %rd3, %rd159;
shl.b64 %rd160, %rd18, 2;
add.s64 %rd144, %rd134, %rd160;

	ld.global.nc.u32 %r423, [%rd144];

	add.s64 %rd161, %rd4, %rd159;
shl.b64 %rd162, %rd161, 2;
add.s64 %rd145, %rd134, %rd162;

	ld.global.nc.u32 %r424, [%rd145];

	add.s64 %rd163, %rd5, %rd159;
shl.b64 %rd164, %rd163, 2;
add.s64 %rd146, %rd134, %rd164;

	ld.global.nc.u32 %r425, [%rd146];

	add.s64 %rd165, %rd6, %rd159;
shl.b64 %rd166, %rd165, 2;
add.s64 %rd147, %rd134, %rd166;

	ld.global.nc.u32 %r426, [%rd147];

	add.s64 %rd167, %rd7, %rd159;
shl.b64 %rd168, %rd167, 2;
add.s64 %rd148, %rd134, %rd168;

	ld.global.nc.u32 %r427, [%rd148];

	add.s64 %rd169, %rd8, %rd159;
shl.b64 %rd170, %rd169, 2;
add.s64 %rd149, %rd134, %rd170;

	ld.global.nc.u32 %r428, [%rd149];

	add.s64 %rd171, %rd9, %rd159;
shl.b64 %rd172, %rd171, 2;
add.s64 %rd150, %rd134, %rd172;

	ld.global.nc.u32 %r429, [%rd150];

	add.s64 %rd173, %rd10, %rd159;
shl.b64 %rd174, %rd173, 2;
add.s64 %rd151, %rd134, %rd174;

	ld.global.nc.u32 %r430, [%rd151];

	add.s64 %rd175, %rd11, %rd159;
shl.b64 %rd176, %rd175, 2;
add.s64 %rd152, %rd134, %rd176;

	ld.global.nc.u32 %r431, [%rd152];

	add.s64 %rd177, %rd12, %rd159;
shl.b64 %rd178, %rd177, 2;
add.s64 %rd153, %rd134, %rd178;

	ld.global.nc.u32 %r432, [%rd153];

	add.s64 %rd179, %rd13, %rd159;
shl.b64 %rd180, %rd179, 2;
add.s64 %rd154, %rd134, %rd180;

	ld.global.nc.u32 %r433, [%rd154];

	add.s64 %rd181, %rd14, %rd159;
shl.b64 %rd182, %rd181, 2;
add.s64 %rd155, %rd134, %rd182;

	ld.global.nc.u32 %r434, [%rd155];

	add.s64 %rd183, %rd15, %rd159;
shl.b64 %rd184, %rd183, 2;
add.s64 %rd156, %rd134, %rd184;

	ld.global.nc.u32 %r435, [%rd156];

	add.s64 %rd185, %rd16, %rd159;
shl.b64 %rd186, %rd185, 2;
add.s64 %rd157, %rd134, %rd186;

	ld.global.nc.u32 %r436, [%rd157];

	add.s64 %rd187, %rd17, %rd159;
shl.b64 %rd188, %rd187, 2;
add.s64 %rd158, %rd134, %rd188;

	ld.global.nc.u32 %r437, [%rd158];

	bar.sync 0;
add.s64 %rd190, %rd2, %rd160;
st.global.u32 [%rd190], %r423;
st.global.u32 [%rd190+512], %r424;
st.global.u32 [%rd190+1024], %r425;
st.global.u32 [%rd190+1536], %r426;
st.global.u32 [%rd190+2048], %r427;
st.global.u32 [%rd190+2560], %r428;
st.global.u32 [%rd190+3072], %r429;
st.global.u32 [%rd190+3584], %r430;
st.global.u32 [%rd190+4096], %r431;
st.global.u32 [%rd190+4608], %r432;
st.global.u32 [%rd190+5120], %r433;
st.global.u32 [%rd190+5632], %r434;
st.global.u32 [%rd190+6144], %r435;
st.global.u32 [%rd190+6656], %r436;
st.global.u32 [%rd190+7168], %r437;
add.s32 %r31, %r1340, 1920;
setp.le.s32	%p16, %r31, %r1302;
mov.u32 %r1328, %r1340;
mov.u32 %r1339, %r1328;
mov.u32 %r1341, %r31;
@%p16 bra BB95_9;

BB95_10:
mov.u32 %r32, %r1339;
setp.le.s32	%p17, %r1302, %r32;
@%p17 bra BB95_71;

sub.s32 %r33, %r1302, %r32;
cvt.s64.s32	%rd19, %r32;
sub.s32 %r34, %r33, %r10;
setp.lt.s32	%p18, %r34, 1;
@%p18 bra BB95_13;

cvt.s64.s32	%rd192, %r10;
add.s64 %rd193, %rd192, %rd19;
shl.b64 %rd194, %rd193, 2;
add.s64 %rd191, %rd134, %rd194;

	ld.global.nc.u32 %r1303, [%rd191];


BB95_13:
setp.lt.s32	%p19, %r34, 129;
@%p19 bra BB95_15;

add.s32 %r443, %r10, 128;
cvt.s64.s32	%rd196, %r443;
add.s64 %rd197, %rd196, %rd19;
shl.b64 %rd198, %rd197, 2;
add.s64 %rd195, %rd134, %rd198;

	ld.global.nc.u32 %r1304, [%rd195];


BB95_15:
setp.lt.s32	%p20, %r34, 257;
@%p20 bra BB95_17;

add.s32 %r446, %r10, 256;
cvt.s64.s32	%rd200, %r446;
add.s64 %rd201, %rd200, %rd19;
shl.b64 %rd202, %rd201, 2;
add.s64 %rd199, %rd134, %rd202;

	ld.global.nc.u32 %r1305, [%rd199];


BB95_17:
setp.lt.s32	%p21, %r34, 385;
@%p21 bra BB95_19;

add.s32 %r449, %r10, 384;
cvt.s64.s32	%rd204, %r449;
add.s64 %rd205, %rd204, %rd19;
shl.b64 %rd206, %rd205, 2;
add.s64 %rd203, %rd134, %rd206;

	ld.global.nc.u32 %r1306, [%rd203];


BB95_19:
setp.lt.s32	%p22, %r34, 513;
@%p22 bra BB95_21;

add.s32 %r452, %r10, 512;
cvt.s64.s32	%rd208, %r452;
add.s64 %rd209, %rd208, %rd19;
shl.b64 %rd210, %rd209, 2;
add.s64 %rd207, %rd134, %rd210;

	ld.global.nc.u32 %r1307, [%rd207];


BB95_21:
setp.lt.s32	%p23, %r34, 641;
@%p23 bra BB95_23;

add.s32 %r455, %r10, 640;
cvt.s64.s32	%rd212, %r455;
add.s64 %rd213, %rd212, %rd19;
shl.b64 %rd214, %rd213, 2;
add.s64 %rd211, %rd134, %rd214;

	ld.global.nc.u32 %r1308, [%rd211];


BB95_23:
setp.lt.s32	%p24, %r34, 769;
@%p24 bra BB95_25;

add.s32 %r458, %r10, 768;
cvt.s64.s32	%rd216, %r458;
add.s64 %rd217, %rd216, %rd19;
shl.b64 %rd218, %rd217, 2;
add.s64 %rd215, %rd134, %rd218;

	ld.global.nc.u32 %r1309, [%rd215];


BB95_25:
setp.lt.s32	%p25, %r34, 897;
@%p25 bra BB95_27;

add.s32 %r461, %r10, 896;
cvt.s64.s32	%rd220, %r461;
add.s64 %rd221, %rd220, %rd19;
shl.b64 %rd222, %rd221, 2;
add.s64 %rd219, %rd134, %rd222;

	ld.global.nc.u32 %r1310, [%rd219];


BB95_27:
setp.lt.s32	%p26, %r34, 1025;
@%p26 bra BB95_29;

add.s32 %r464, %r10, 1024;
cvt.s64.s32	%rd224, %r464;
add.s64 %rd225, %rd224, %rd19;
shl.b64 %rd226, %rd225, 2;
add.s64 %rd223, %rd134, %rd226;

	ld.global.nc.u32 %r1311, [%rd223];


BB95_29:
setp.lt.s32	%p27, %r34, 1153;
@%p27 bra BB95_31;

add.s32 %r467, %r10, 1152;
cvt.s64.s32	%rd228, %r467;
add.s64 %rd229, %rd228, %rd19;
shl.b64 %rd230, %rd229, 2;
add.s64 %rd227, %rd134, %rd230;

	ld.global.nc.u32 %r1312, [%rd227];


BB95_31:
setp.lt.s32	%p28, %r34, 1281;
@%p28 bra BB95_33;

add.s32 %r470, %r10, 1280;
cvt.s64.s32	%rd232, %r470;
add.s64 %rd233, %rd232, %rd19;
shl.b64 %rd234, %rd233, 2;
add.s64 %rd231, %rd134, %rd234;

	ld.global.nc.u32 %r1313, [%rd231];


BB95_33:
setp.lt.s32	%p29, %r34, 1409;
@%p29 bra BB95_35;

add.s32 %r473, %r10, 1408;
cvt.s64.s32	%rd236, %r473;
add.s64 %rd237, %rd236, %rd19;
shl.b64 %rd238, %rd237, 2;
add.s64 %rd235, %rd134, %rd238;

	ld.global.nc.u32 %r1314, [%rd235];


BB95_35:
setp.lt.s32	%p30, %r34, 1537;
@%p30 bra BB95_37;

add.s32 %r476, %r10, 1536;
cvt.s64.s32	%rd240, %r476;
add.s64 %rd241, %rd240, %rd19;
shl.b64 %rd242, %rd241, 2;
add.s64 %rd239, %rd134, %rd242;

	ld.global.nc.u32 %r1315, [%rd239];


BB95_37:
setp.lt.s32	%p31, %r34, 1665;
@%p31 bra BB95_39;

add.s32 %r479, %r10, 1664;
cvt.s64.s32	%rd244, %r479;
add.s64 %rd245, %rd244, %rd19;
shl.b64 %rd246, %rd245, 2;
add.s64 %rd243, %rd134, %rd246;

	ld.global.nc.u32 %r1316, [%rd243];


BB95_39:
setp.lt.s32	%p32, %r34, 1793;
@%p32 bra BB95_41;

add.s32 %r482, %r10, 1792;
cvt.s64.s32	%rd248, %r482;
add.s64 %rd249, %rd248, %rd19;
shl.b64 %rd250, %rd249, 2;
add.s64 %rd247, %rd134, %rd250;

	ld.global.nc.u32 %r1317, [%rd247];


BB95_41:
bar.sync 0;
cvt.s64.s32	%rd251, %r10;
add.s64 %rd252, %rd251, %rd19;
shl.b64 %rd253, %rd252, 2;
add.s64 %rd20, %rd2, %rd253;
setp.le.s32	%p33, %r33, %r10;
@%p33 bra BB95_43;

st.global.u32 [%rd20], %r1303;

BB95_43:
add.s32 %r483, %r10, 128;
setp.ge.s32	%p34, %r483, %r33;
@%p34 bra BB95_45;

st.global.u32 [%rd20+512], %r1304;

BB95_45:
add.s32 %r484, %r10, 256;
setp.ge.s32	%p35, %r484, %r33;
@%p35 bra BB95_47;

st.global.u32 [%rd20+1024], %r1305;

BB95_47:
add.s32 %r485, %r10, 384;
setp.ge.s32	%p36, %r485, %r33;
@%p36 bra BB95_49;

st.global.u32 [%rd20+1536], %r1306;

BB95_49:
add.s32 %r486, %r10, 512;
setp.ge.s32	%p37, %r486, %r33;
@%p37 bra BB95_51;

st.global.u32 [%rd20+2048], %r1307;

BB95_51:
add.s32 %r487, %r10, 640;
setp.ge.s32	%p38, %r487, %r33;
@%p38 bra BB95_53;

st.global.u32 [%rd20+2560], %r1308;

BB95_53:
add.s32 %r488, %r10, 768;
setp.ge.s32	%p39, %r488, %r33;
@%p39 bra BB95_55;

st.global.u32 [%rd20+3072], %r1309;

BB95_55:
add.s32 %r489, %r10, 896;
setp.ge.s32	%p40, %r489, %r33;
@%p40 bra BB95_57;

st.global.u32 [%rd20+3584], %r1310;

BB95_57:
add.s32 %r490, %r10, 1024;
setp.ge.s32	%p41, %r490, %r33;
@%p41 bra BB95_59;

st.global.u32 [%rd20+4096], %r1311;

BB95_59:
add.s32 %r491, %r10, 1152;
setp.ge.s32	%p42, %r491, %r33;
@%p42 bra BB95_61;

st.global.u32 [%rd20+4608], %r1312;

BB95_61:
add.s32 %r492, %r10, 1280;
setp.ge.s32	%p43, %r492, %r33;
@%p43 bra BB95_63;

st.global.u32 [%rd20+5120], %r1313;

BB95_63:
add.s32 %r493, %r10, 1408;
setp.ge.s32	%p44, %r493, %r33;
@%p44 bra BB95_65;

st.global.u32 [%rd20+5632], %r1314;

BB95_65:
add.s32 %r494, %r10, 1536;
setp.ge.s32	%p45, %r494, %r33;
@%p45 bra BB95_67;

st.global.u32 [%rd20+6144], %r1315;

BB95_67:
add.s32 %r495, %r10, 1664;
setp.ge.s32	%p46, %r495, %r33;
@%p46 bra BB95_69;

st.global.u32 [%rd20+6656], %r1316;

BB95_69:
add.s32 %r496, %r10, 1792;
setp.ge.s32	%p47, %r496, %r33;
@%p47 bra BB95_71;

st.global.u32 [%rd20+7168], %r1317;

BB95_71:
mov.u32 %r1336, %r9;
@%p15 bra BB95_74;

cvt.s64.s32	%rd21, %r10;
add.s32 %r497, %r10, 128;
cvt.s64.s32	%rd22, %r497;
add.s32 %r498, %r10, 256;
cvt.s64.s32	%rd23, %r498;
add.s32 %r499, %r10, 384;
cvt.s64.s32	%rd24, %r499;
add.s32 %r500, %r10, 512;
cvt.s64.s32	%rd25, %r500;
add.s32 %r501, %r10, 640;
cvt.s64.s32	%rd26, %r501;
add.s32 %r502, %r10, 768;
cvt.s64.s32	%rd27, %r502;
add.s32 %r503, %r10, 896;
cvt.s64.s32	%rd28, %r503;
add.s32 %r504, %r10, 1024;
cvt.s64.s32	%rd29, %r504;
add.s32 %r505, %r10, 1152;
cvt.s64.s32	%rd30, %r505;
add.s32 %r506, %r10, 1280;
cvt.s64.s32	%rd31, %r506;
add.s32 %r507, %r10, 1408;
cvt.s64.s32	%rd32, %r507;
add.s32 %r508, %r10, 1536;
cvt.s64.s32	%rd33, %r508;
add.s32 %r509, %r10, 1664;
cvt.s64.s32	%rd34, %r509;
add.s32 %r510, %r10, 1792;
cvt.s64.s32	%rd35, %r510;
mov.u32 %r1337, %r9;
mov.u32 %r1338, %r13;

BB95_73:
mov.u32 %r1329, %r1338;
mov.u32 %r81, %r1337;
mov.u32 %r1337, %r1329;
cvt.s64.s32	%rd269, %r81;
add.s64 %rd36, %rd21, %rd269;
shl.b64 %rd270, %rd36, 2;
add.s64 %rd254, %rd136, %rd270;

	ld.global.nc.u32 %r511, [%rd254];

	add.s64 %rd271, %rd22, %rd269;
shl.b64 %rd272, %rd271, 2;
add.s64 %rd255, %rd136, %rd272;

	ld.global.nc.u32 %r512, [%rd255];

	add.s64 %rd273, %rd23, %rd269;
shl.b64 %rd274, %rd273, 2;
add.s64 %rd256, %rd136, %rd274;

	ld.global.nc.u32 %r513, [%rd256];

	add.s64 %rd275, %rd24, %rd269;
shl.b64 %rd276, %rd275, 2;
add.s64 %rd257, %rd136, %rd276;

	ld.global.nc.u32 %r514, [%rd257];

	add.s64 %rd277, %rd25, %rd269;
shl.b64 %rd278, %rd277, 2;
add.s64 %rd258, %rd136, %rd278;

	ld.global.nc.u32 %r515, [%rd258];

	add.s64 %rd279, %rd26, %rd269;
shl.b64 %rd280, %rd279, 2;
add.s64 %rd259, %rd136, %rd280;

	ld.global.nc.u32 %r516, [%rd259];

	add.s64 %rd281, %rd27, %rd269;
shl.b64 %rd282, %rd281, 2;
add.s64 %rd260, %rd136, %rd282;

	ld.global.nc.u32 %r517, [%rd260];

	add.s64 %rd283, %rd28, %rd269;
shl.b64 %rd284, %rd283, 2;
add.s64 %rd261, %rd136, %rd284;

	ld.global.nc.u32 %r518, [%rd261];

	add.s64 %rd285, %rd29, %rd269;
shl.b64 %rd286, %rd285, 2;
add.s64 %rd262, %rd136, %rd286;

	ld.global.nc.u32 %r519, [%rd262];

	add.s64 %rd287, %rd30, %rd269;
shl.b64 %rd288, %rd287, 2;
add.s64 %rd263, %rd136, %rd288;

	ld.global.nc.u32 %r520, [%rd263];

	add.s64 %rd289, %rd31, %rd269;
shl.b64 %rd290, %rd289, 2;
add.s64 %rd264, %rd136, %rd290;

	ld.global.nc.u32 %r521, [%rd264];

	add.s64 %rd291, %rd32, %rd269;
shl.b64 %rd292, %rd291, 2;
add.s64 %rd265, %rd136, %rd292;

	ld.global.nc.u32 %r522, [%rd265];

	add.s64 %rd293, %rd33, %rd269;
shl.b64 %rd294, %rd293, 2;
add.s64 %rd266, %rd136, %rd294;

	ld.global.nc.u32 %r523, [%rd266];

	add.s64 %rd295, %rd34, %rd269;
shl.b64 %rd296, %rd295, 2;
add.s64 %rd267, %rd136, %rd296;

	ld.global.nc.u32 %r524, [%rd267];

	add.s64 %rd297, %rd35, %rd269;
shl.b64 %rd298, %rd297, 2;
add.s64 %rd268, %rd136, %rd298;

	ld.global.nc.u32 %r525, [%rd268];

	bar.sync 0;
add.s64 %rd300, %rd1, %rd270;
st.global.u32 [%rd300], %r511;
st.global.u32 [%rd300+512], %r512;
st.global.u32 [%rd300+1024], %r513;
st.global.u32 [%rd300+1536], %r514;
st.global.u32 [%rd300+2048], %r515;
st.global.u32 [%rd300+2560], %r516;
st.global.u32 [%rd300+3072], %r517;
st.global.u32 [%rd300+3584], %r518;
st.global.u32 [%rd300+4096], %r519;
st.global.u32 [%rd300+4608], %r520;
st.global.u32 [%rd300+5120], %r521;
st.global.u32 [%rd300+5632], %r522;
st.global.u32 [%rd300+6144], %r523;
st.global.u32 [%rd300+6656], %r524;
st.global.u32 [%rd300+7168], %r525;
add.s32 %r1338, %r1337, 1920;
setp.le.s32	%p49, %r1338, %r1302;
mov.u32 %r1336, %r1337;
@%p49 bra BB95_73;

BB95_74:
setp.le.s32	%p50, %r1302, %r1336;
@%p50 bra BB95_271;

sub.s32 %r99, %r1302, %r1336;
cvt.s64.s32	%rd37, %r1336;
sub.s32 %r100, %r99, %r10;
setp.lt.s32	%p51, %r100, 1;
@%p51 bra BB95_77;

cvt.s64.s32	%rd302, %r10;
add.s64 %rd303, %rd302, %rd37;
shl.b64 %rd304, %rd303, 2;
add.s64 %rd301, %rd136, %rd304;

	ld.global.nc.u32 %r1303, [%rd301];


BB95_77:
setp.lt.s32	%p52, %r100, 129;
@%p52 bra BB95_79;

add.s32 %r528, %r10, 128;
cvt.s64.s32	%rd306, %r528;
add.s64 %rd307, %rd306, %rd37;
shl.b64 %rd308, %rd307, 2;
add.s64 %rd305, %rd136, %rd308;

	ld.global.nc.u32 %r1304, [%rd305];


BB95_79:
setp.lt.s32	%p53, %r100, 257;
@%p53 bra BB95_81;

add.s32 %r530, %r10, 256;
cvt.s64.s32	%rd310, %r530;
add.s64 %rd311, %rd310, %rd37;
shl.b64 %rd312, %rd311, 2;
add.s64 %rd309, %rd136, %rd312;

	ld.global.nc.u32 %r1305, [%rd309];


BB95_81:
setp.lt.s32	%p54, %r100, 385;
@%p54 bra BB95_83;

add.s32 %r532, %r10, 384;
cvt.s64.s32	%rd314, %r532;
add.s64 %rd315, %rd314, %rd37;
shl.b64 %rd316, %rd315, 2;
add.s64 %rd313, %rd136, %rd316;

	ld.global.nc.u32 %r1306, [%rd313];


BB95_83:
setp.lt.s32	%p55, %r100, 513;
@%p55 bra BB95_85;

add.s32 %r534, %r10, 512;
cvt.s64.s32	%rd318, %r534;
add.s64 %rd319, %rd318, %rd37;
shl.b64 %rd320, %rd319, 2;
add.s64 %rd317, %rd136, %rd320;

	ld.global.nc.u32 %r1307, [%rd317];


BB95_85:
setp.lt.s32	%p56, %r100, 641;
@%p56 bra BB95_87;

add.s32 %r536, %r10, 640;
cvt.s64.s32	%rd322, %r536;
add.s64 %rd323, %rd322, %rd37;
shl.b64 %rd324, %rd323, 2;
add.s64 %rd321, %rd136, %rd324;

	ld.global.nc.u32 %r1308, [%rd321];


BB95_87:
setp.lt.s32	%p57, %r100, 769;
@%p57 bra BB95_89;

add.s32 %r538, %r10, 768;
cvt.s64.s32	%rd326, %r538;
add.s64 %rd327, %rd326, %rd37;
shl.b64 %rd328, %rd327, 2;
add.s64 %rd325, %rd136, %rd328;

	ld.global.nc.u32 %r1309, [%rd325];


BB95_89:
setp.lt.s32	%p58, %r100, 897;
@%p58 bra BB95_91;

add.s32 %r540, %r10, 896;
cvt.s64.s32	%rd330, %r540;
add.s64 %rd331, %rd330, %rd37;
shl.b64 %rd332, %rd331, 2;
add.s64 %rd329, %rd136, %rd332;

	ld.global.nc.u32 %r1310, [%rd329];


BB95_91:
setp.lt.s32	%p59, %r100, 1025;
@%p59 bra BB95_93;

add.s32 %r542, %r10, 1024;
cvt.s64.s32	%rd334, %r542;
add.s64 %rd335, %rd334, %rd37;
shl.b64 %rd336, %rd335, 2;
add.s64 %rd333, %rd136, %rd336;

	ld.global.nc.u32 %r1311, [%rd333];


BB95_93:
setp.lt.s32	%p60, %r100, 1153;
@%p60 bra BB95_95;

add.s32 %r544, %r10, 1152;
cvt.s64.s32	%rd338, %r544;
add.s64 %rd339, %rd338, %rd37;
shl.b64 %rd340, %rd339, 2;
add.s64 %rd337, %rd136, %rd340;

	ld.global.nc.u32 %r1312, [%rd337];


BB95_95:
setp.lt.s32	%p61, %r100, 1281;
@%p61 bra BB95_97;

add.s32 %r546, %r10, 1280;
cvt.s64.s32	%rd342, %r546;
add.s64 %rd343, %rd342, %rd37;
shl.b64 %rd344, %rd343, 2;
add.s64 %rd341, %rd136, %rd344;

	ld.global.nc.u32 %r1313, [%rd341];


BB95_97:
setp.lt.s32	%p62, %r100, 1409;
@%p62 bra BB95_99;

add.s32 %r548, %r10, 1408;
cvt.s64.s32	%rd346, %r548;
add.s64 %rd347, %rd346, %rd37;
shl.b64 %rd348, %rd347, 2;
add.s64 %rd345, %rd136, %rd348;

	ld.global.nc.u32 %r1314, [%rd345];


BB95_99:
setp.lt.s32	%p63, %r100, 1537;
@%p63 bra BB95_101;

add.s32 %r550, %r10, 1536;
cvt.s64.s32	%rd350, %r550;
add.s64 %rd351, %rd350, %rd37;
shl.b64 %rd352, %rd351, 2;
add.s64 %rd349, %rd136, %rd352;

	ld.global.nc.u32 %r1315, [%rd349];


BB95_101:
setp.lt.s32	%p64, %r100, 1665;
@%p64 bra BB95_103;

add.s32 %r552, %r10, 1664;
cvt.s64.s32	%rd354, %r552;
add.s64 %rd355, %rd354, %rd37;
shl.b64 %rd356, %rd355, 2;
add.s64 %rd353, %rd136, %rd356;

	ld.global.nc.u32 %r1316, [%rd353];


BB95_103:
setp.lt.s32	%p65, %r100, 1793;
@%p65 bra BB95_105;

add.s32 %r554, %r10, 1792;
cvt.s64.s32	%rd358, %r554;
add.s64 %rd359, %rd358, %rd37;
shl.b64 %rd360, %rd359, 2;
add.s64 %rd357, %rd136, %rd360;

	ld.global.nc.u32 %r1317, [%rd357];


BB95_105:
bar.sync 0;
cvt.s64.s32	%rd361, %r10;
add.s64 %rd362, %rd361, %rd37;
shl.b64 %rd363, %rd362, 2;
add.s64 %rd38, %rd1, %rd363;
setp.le.s32	%p66, %r99, %r10;
@%p66 bra BB95_107;

st.global.u32 [%rd38], %r1303;

BB95_107:
add.s32 %r555, %r10, 128;
setp.ge.s32	%p67, %r555, %r99;
@%p67 bra BB95_109;

st.global.u32 [%rd38+512], %r1304;

BB95_109:
add.s32 %r556, %r10, 256;
setp.ge.s32	%p68, %r556, %r99;
@%p68 bra BB95_111;

st.global.u32 [%rd38+1024], %r1305;

BB95_111:
add.s32 %r557, %r10, 384;
setp.ge.s32	%p69, %r557, %r99;
@%p69 bra BB95_113;

st.global.u32 [%rd38+1536], %r1306;

BB95_113:
add.s32 %r558, %r10, 512;
setp.ge.s32	%p70, %r558, %r99;
@%p70 bra BB95_115;

st.global.u32 [%rd38+2048], %r1307;

BB95_115:
add.s32 %r559, %r10, 640;
setp.ge.s32	%p71, %r559, %r99;
@%p71 bra BB95_117;

st.global.u32 [%rd38+2560], %r1308;

BB95_117:
add.s32 %r560, %r10, 768;
setp.ge.s32	%p72, %r560, %r99;
@%p72 bra BB95_119;

st.global.u32 [%rd38+3072], %r1309;

BB95_119:
add.s32 %r561, %r10, 896;
setp.ge.s32	%p73, %r561, %r99;
@%p73 bra BB95_121;

st.global.u32 [%rd38+3584], %r1310;

BB95_121:
add.s32 %r562, %r10, 1024;
setp.ge.s32	%p74, %r562, %r99;
@%p74 bra BB95_123;

st.global.u32 [%rd38+4096], %r1311;

BB95_123:
add.s32 %r563, %r10, 1152;
setp.ge.s32	%p75, %r563, %r99;
@%p75 bra BB95_125;

st.global.u32 [%rd38+4608], %r1312;

BB95_125:
add.s32 %r564, %r10, 1280;
setp.ge.s32	%p76, %r564, %r99;
@%p76 bra BB95_127;

st.global.u32 [%rd38+5120], %r1313;

BB95_127:
add.s32 %r565, %r10, 1408;
setp.ge.s32	%p77, %r565, %r99;
@%p77 bra BB95_129;

st.global.u32 [%rd38+5632], %r1314;

BB95_129:
add.s32 %r566, %r10, 1536;
setp.ge.s32	%p78, %r566, %r99;
@%p78 bra BB95_131;

st.global.u32 [%rd38+6144], %r1315;

BB95_131:
add.s32 %r567, %r10, 1664;
setp.ge.s32	%p79, %r567, %r99;
@%p79 bra BB95_133;

st.global.u32 [%rd38+6656], %r1316;

BB95_133:
add.s32 %r568, %r10, 1792;
setp.ge.s32	%p80, %r568, %r99;
@%p80 bra BB95_271;

st.global.u32 [%rd38+7168], %r1317;
bra.uni BB95_271;

BB95_135:
setp.gt.s32	%p81, %r13, %r1302;
mov.u32 %r1333, %r9;
@%p81 bra BB95_144;

shr.s32 %r571, %r10, 31;
shr.u32 %r572, %r571, 27;
add.s32 %r573, %r10, %r572;
shr.s32 %r574, %r573, 5;
mul.wide.s32 %rd364, %r574, 8;
mov.u64 %rd365, _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage;
add.s64 %rd366, %rd365, %rd364;
add.s64 %rd39, %rd366, 80;

	mov.u32 %r710, %laneid;

	mov.u32 %r1334, %r9;
mov.u32 %r1335, %r13;

BB95_137:
mov.u32 %r1331, %r1335;
mov.u32 %r132, %r1334;
mov.u32 %r1334, %r1331;
mul.lo.s32 %r590, %r10, 15;
cvt.s64.s32	%rd382, %r590;
cvt.s64.s32	%rd383, %r132;
add.s64 %rd384, %rd382, %rd383;
shl.b64 %rd385, %rd384, 2;
add.s64 %rd367, %rd134, %rd385;

	ld.global.nc.u32 %r575, [%rd367];

	add.s32 %r591, %r590, 1;
cvt.s64.s32	%rd386, %r591;
add.s64 %rd387, %rd386, %rd383;
shl.b64 %rd388, %rd387, 2;
add.s64 %rd368, %rd134, %rd388;

	ld.global.nc.u32 %r576, [%rd368];

	add.s32 %r592, %r590, 2;
cvt.s64.s32	%rd389, %r592;
add.s64 %rd390, %rd389, %rd383;
shl.b64 %rd391, %rd390, 2;
add.s64 %rd369, %rd134, %rd391;

	ld.global.nc.u32 %r577, [%rd369];

	add.s32 %r593, %r590, 3;
cvt.s64.s32	%rd392, %r593;
add.s64 %rd393, %rd392, %rd383;
shl.b64 %rd394, %rd393, 2;
add.s64 %rd370, %rd134, %rd394;

	ld.global.nc.u32 %r578, [%rd370];

	add.s32 %r594, %r590, 4;
cvt.s64.s32	%rd395, %r594;
add.s64 %rd396, %rd395, %rd383;
shl.b64 %rd397, %rd396, 2;
add.s64 %rd371, %rd134, %rd397;

	ld.global.nc.u32 %r579, [%rd371];

	add.s32 %r595, %r590, 5;
cvt.s64.s32	%rd398, %r595;
add.s64 %rd399, %rd398, %rd383;
shl.b64 %rd400, %rd399, 2;
add.s64 %rd372, %rd134, %rd400;

	ld.global.nc.u32 %r580, [%rd372];

	add.s32 %r596, %r590, 6;
cvt.s64.s32	%rd401, %r596;
add.s64 %rd402, %rd401, %rd383;
shl.b64 %rd403, %rd402, 2;
add.s64 %rd373, %rd134, %rd403;

	ld.global.nc.u32 %r581, [%rd373];

	add.s32 %r597, %r590, 7;
cvt.s64.s32	%rd404, %r597;
add.s64 %rd405, %rd404, %rd383;
shl.b64 %rd406, %rd405, 2;
add.s64 %rd374, %rd134, %rd406;

	ld.global.nc.u32 %r582, [%rd374];

	add.s32 %r598, %r590, 8;
cvt.s64.s32	%rd407, %r598;
add.s64 %rd408, %rd407, %rd383;
shl.b64 %rd409, %rd408, 2;
add.s64 %rd375, %rd134, %rd409;

	ld.global.nc.u32 %r583, [%rd375];

	add.s32 %r599, %r590, 9;
cvt.s64.s32	%rd410, %r599;
add.s64 %rd411, %rd410, %rd383;
shl.b64 %rd412, %rd411, 2;
add.s64 %rd376, %rd134, %rd412;

	ld.global.nc.u32 %r584, [%rd376];

	add.s32 %r600, %r590, 10;
cvt.s64.s32	%rd413, %r600;
add.s64 %rd414, %rd413, %rd383;
shl.b64 %rd415, %rd414, 2;
add.s64 %rd377, %rd134, %rd415;

	ld.global.nc.u32 %r585, [%rd377];

	add.s32 %r601, %r590, 11;
cvt.s64.s32	%rd416, %r601;
add.s64 %rd417, %rd416, %rd383;
shl.b64 %rd418, %rd417, 2;
add.s64 %rd378, %rd134, %rd418;

	ld.global.nc.u32 %r586, [%rd378];

	add.s32 %r602, %r590, 12;
cvt.s64.s32	%rd419, %r602;
add.s64 %rd420, %rd419, %rd383;
shl.b64 %rd421, %rd420, 2;
add.s64 %rd379, %rd134, %rd421;

	ld.global.nc.u32 %r587, [%rd379];

	add.s32 %r603, %r590, 13;
cvt.s64.s32	%rd422, %r603;
add.s64 %rd423, %rd422, %rd383;
shl.b64 %rd424, %rd423, 2;
add.s64 %rd380, %rd134, %rd424;

	ld.global.nc.u32 %r588, [%rd380];

	add.s32 %r604, %r590, 14;
cvt.s64.s32	%rd425, %r604;
add.s64 %rd426, %rd425, %rd383;
shl.b64 %rd427, %rd426, 2;
add.s64 %rd381, %rd134, %rd427;

	ld.global.nc.u32 %r589, [%rd381];

	bar.sync 0;
xor.b32 %r606, %r575, -2147483648;
xor.b32 %r610, %r576, -2147483648;
xor.b32 %r614, %r577, -2147483648;
xor.b32 %r618, %r578, -2147483648;
xor.b32 %r622, %r579, -2147483648;
xor.b32 %r626, %r580, -2147483648;
xor.b32 %r630, %r581, -2147483648;
xor.b32 %r634, %r582, -2147483648;
xor.b32 %r638, %r583, -2147483648;
xor.b32 %r642, %r584, -2147483648;
xor.b32 %r646, %r585, -2147483648;
xor.b32 %r650, %r586, -2147483648;
xor.b32 %r654, %r587, -2147483648;
xor.b32 %r658, %r588, -2147483648;
xor.b32 %r662, %r589, -2147483648;
cvt.s64.s32	%rd40, %r10;
mul.wide.s32 %rd428, %r10, 8;
add.s64 %rd430, %rd365, 120;
add.s64 %rd431, %rd430, %rd428;
mov.u64 %rd432, 0;
st.shared.u64 [%rd431], %rd432;
st.shared.u64 [%rd431+1024], %rd432;
st.shared.u64 [%rd431+2048], %rd432;
st.shared.u64 [%rd431+3072], %rd432;
st.shared.u64 [%rd431+4096], %rd432;

	bfe.u32 %r605, %r606, %r390, %r391;

	shr.u32 %r665, %r605, 2;
and.b32 %r666, %r605, 3;
mul.wide.u32 %rd433, %r666, 1024;
add.s64 %rd434, %rd430, %rd433;
add.s64 %rd435, %rd434, %rd428;
mul.wide.u32 %rd436, %r665, 2;
add.s64 %rd41, %rd435, %rd436;
ld.shared.u16 %r165, [%rd41];
add.s32 %r667, %r165, 1;
st.shared.u16 [%rd41], %r667;

	bfe.u32 %r609, %r610, %r390, %r391;

	and.b32 %r668, %r609, 3;
shr.u32 %r669, %r609, 2;
mul.wide.u32 %rd437, %r668, 1024;
add.s64 %rd438, %rd430, %rd437;
add.s64 %rd439, %rd438, %rd428;
mul.wide.u32 %rd440, %r669, 2;
add.s64 %rd42, %rd439, %rd440;
ld.shared.u16 %r166, [%rd42];
add.s32 %r670, %r166, 1;
st.shared.u16 [%rd42], %r670;

	bfe.u32 %r613, %r614, %r390, %r391;

	shr.u32 %r671, %r613, 2;
and.b32 %r672, %r613, 3;
mul.wide.u32 %rd441, %r672, 1024;
add.s64 %rd442, %rd430, %rd441;
add.s64 %rd443, %rd442, %rd428;
mul.wide.u32 %rd444, %r671, 2;
add.s64 %rd43, %rd443, %rd444;
ld.shared.u16 %r167, [%rd43];
add.s32 %r673, %r167, 1;
st.shared.u16 [%rd43], %r673;

	bfe.u32 %r617, %r618, %r390, %r391;

	shr.u32 %r674, %r617, 2;
and.b32 %r675, %r617, 3;
mul.wide.u32 %rd445, %r675, 1024;
add.s64 %rd446, %rd430, %rd445;
add.s64 %rd447, %rd446, %rd428;
mul.wide.u32 %rd448, %r674, 2;
add.s64 %rd44, %rd447, %rd448;
ld.shared.u16 %r168, [%rd44];
add.s32 %r676, %r168, 1;
st.shared.u16 [%rd44], %r676;

	bfe.u32 %r621, %r622, %r390, %r391;

	shr.u32 %r677, %r621, 2;
and.b32 %r678, %r621, 3;
mul.wide.u32 %rd449, %r678, 1024;
add.s64 %rd450, %rd430, %rd449;
add.s64 %rd451, %rd450, %rd428;
mul.wide.u32 %rd452, %r677, 2;
add.s64 %rd45, %rd451, %rd452;
ld.shared.u16 %r169, [%rd45];
add.s32 %r679, %r169, 1;
st.shared.u16 [%rd45], %r679;

	bfe.u32 %r625, %r626, %r390, %r391;

	shr.u32 %r680, %r625, 2;
and.b32 %r681, %r625, 3;
mul.wide.u32 %rd453, %r681, 1024;
add.s64 %rd454, %rd430, %rd453;
add.s64 %rd455, %rd454, %rd428;
mul.wide.u32 %rd456, %r680, 2;
add.s64 %rd46, %rd455, %rd456;
ld.shared.u16 %r170, [%rd46];
add.s32 %r682, %r170, 1;
st.shared.u16 [%rd46], %r682;

	bfe.u32 %r629, %r630, %r390, %r391;

	shr.u32 %r683, %r629, 2;
and.b32 %r684, %r629, 3;
mul.wide.u32 %rd457, %r684, 1024;
add.s64 %rd458, %rd430, %rd457;
add.s64 %rd459, %rd458, %rd428;
mul.wide.u32 %rd460, %r683, 2;
add.s64 %rd47, %rd459, %rd460;
ld.shared.u16 %r171, [%rd47];
add.s32 %r685, %r171, 1;
st.shared.u16 [%rd47], %r685;

	bfe.u32 %r633, %r634, %r390, %r391;

	shr.u32 %r686, %r633, 2;
and.b32 %r687, %r633, 3;
mul.wide.u32 %rd461, %r687, 1024;
add.s64 %rd462, %rd430, %rd461;
add.s64 %rd463, %rd462, %rd428;
mul.wide.u32 %rd464, %r686, 2;
add.s64 %rd48, %rd463, %rd464;
ld.shared.u16 %r172, [%rd48];
add.s32 %r688, %r172, 1;
st.shared.u16 [%rd48], %r688;

	bfe.u32 %r637, %r638, %r390, %r391;

	shr.u32 %r689, %r637, 2;
and.b32 %r690, %r637, 3;
mul.wide.u32 %rd465, %r690, 1024;
add.s64 %rd466, %rd430, %rd465;
add.s64 %rd467, %rd466, %rd428;
mul.wide.u32 %rd468, %r689, 2;
add.s64 %rd49, %rd467, %rd468;
ld.shared.u16 %r173, [%rd49];
add.s32 %r691, %r173, 1;
st.shared.u16 [%rd49], %r691;

	bfe.u32 %r641, %r642, %r390, %r391;

	shr.u32 %r692, %r641, 2;
and.b32 %r693, %r641, 3;
mul.wide.u32 %rd469, %r693, 1024;
add.s64 %rd470, %rd430, %rd469;
add.s64 %rd471, %rd470, %rd428;
mul.wide.u32 %rd472, %r692, 2;
add.s64 %rd50, %rd471, %rd472;
ld.shared.u16 %r174, [%rd50];
add.s32 %r694, %r174, 1;
st.shared.u16 [%rd50], %r694;

	bfe.u32 %r645, %r646, %r390, %r391;

	shr.u32 %r695, %r645, 2;
and.b32 %r696, %r645, 3;
mul.wide.u32 %rd473, %r696, 1024;
add.s64 %rd474, %rd430, %rd473;
add.s64 %rd475, %rd474, %rd428;
mul.wide.u32 %rd476, %r695, 2;
add.s64 %rd51, %rd475, %rd476;
ld.shared.u16 %r175, [%rd51];
add.s32 %r697, %r175, 1;
st.shared.u16 [%rd51], %r697;

	bfe.u32 %r649, %r650, %r390, %r391;

	shr.u32 %r698, %r649, 2;
and.b32 %r699, %r649, 3;
mul.wide.u32 %rd477, %r699, 1024;
add.s64 %rd478, %rd430, %rd477;
add.s64 %rd479, %rd478, %rd428;
mul.wide.u32 %rd480, %r698, 2;
add.s64 %rd52, %rd479, %rd480;
ld.shared.u16 %r176, [%rd52];
add.s32 %r700, %r176, 1;
st.shared.u16 [%rd52], %r700;

	bfe.u32 %r653, %r654, %r390, %r391;

	shr.u32 %r701, %r653, 2;
and.b32 %r702, %r653, 3;
mul.wide.u32 %rd481, %r702, 1024;
add.s64 %rd482, %rd430, %rd481;
add.s64 %rd483, %rd482, %rd428;
mul.wide.u32 %rd484, %r701, 2;
add.s64 %rd53, %rd483, %rd484;
ld.shared.u16 %r177, [%rd53];
add.s32 %r703, %r177, 1;
st.shared.u16 [%rd53], %r703;

	bfe.u32 %r657, %r658, %r390, %r391;

	shr.u32 %r704, %r657, 2;
and.b32 %r705, %r657, 3;
mul.wide.u32 %rd485, %r705, 1024;
add.s64 %rd486, %rd430, %rd485;
add.s64 %rd487, %rd486, %rd428;
mul.wide.u32 %rd488, %r704, 2;
add.s64 %rd54, %rd487, %rd488;
ld.shared.u16 %r178, [%rd54];
add.s32 %r706, %r178, 1;
st.shared.u16 [%rd54], %r706;

	bfe.u32 %r661, %r662, %r390, %r391;

	shr.u32 %r707, %r661, 2;
and.b32 %r708, %r661, 3;
mul.wide.u32 %rd489, %r708, 1024;
add.s64 %rd490, %rd430, %rd489;
add.s64 %rd491, %rd490, %rd428;
mul.wide.u32 %rd492, %r707, 2;
add.s64 %rd55, %rd491, %rd492;
ld.shared.u16 %r179, [%rd55];
add.s32 %r709, %r179, 1;
st.shared.u16 [%rd55], %r709;
bar.sync 0;
mul.lo.s64 %rd503, %rd40, 40;
add.s64 %rd505, %rd365, %rd503;
ld.shared.u64 %rd56, [%rd505+128];
ld.shared.u64 %rd57, [%rd505+120];
add.s64 %rd506, %rd56, %rd57;
ld.shared.u64 %rd58, [%rd505+136];
add.s64 %rd507, %rd506, %rd58;
ld.shared.u64 %rd59, [%rd505+144];
add.s64 %rd508, %rd507, %rd59;
ld.shared.u64 %rd509, [%rd505+152];
add.s64 %rd494, %rd508, %rd509;
mov.u32 %r711, 1;
mov.u32 %r720, 0;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd494; shfl.up.b32 lo|p, lo, %r711, %r720; shfl.up.b32 hi|p, hi, %r711, %r720; mov.b64 %rd493, {lo, hi}; @p add.u64 %rd493, %rd493, %rd494;}

	mov.u32 %r713, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd493; shfl.up.b32 lo|p, lo, %r713, %r720; shfl.up.b32 hi|p, hi, %r713, %r720; mov.b64 %rd495, {lo, hi}; @p add.u64 %rd495, %rd495, %rd493;}

	mov.u32 %r715, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd495; shfl.up.b32 lo|p, lo, %r715, %r720; shfl.up.b32 hi|p, hi, %r715, %r720; mov.b64 %rd497, {lo, hi}; @p add.u64 %rd497, %rd497, %rd495;}

	mov.u32 %r717, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd497; shfl.up.b32 lo|p, lo, %r717, %r720; shfl.up.b32 hi|p, hi, %r717, %r720; mov.b64 %rd499, {lo, hi}; @p add.u64 %rd499, %rd499, %rd497;}

	mov.u32 %r719, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd499; shfl.up.b32 lo|p, lo, %r719, %r720; shfl.up.b32 hi|p, hi, %r719, %r720; mov.b64 %rd501, {lo, hi}; @p add.u64 %rd501, %rd501, %rd499;}

	setp.ne.s32	%p82, %r710, 31;
@%p82 bra BB95_139;

st.shared.u64 [%rd39], %rd501;

BB95_139:
sub.s64 %rd62, %rd501, %rd494;
setp.lt.s32	%p1, %r10, 16;
and.b32 %r721, %r10, -32;
setp.eq.s32	%p2, %r721, 96;
setp.eq.s32	%p3, %r721, 64;
setp.eq.s32	%p4, %r721, 32;
bar.sync 0;
ld.shared.u64 %rd511, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+80];
selp.b64	%rd512, %rd511, 0, %p4;
add.s64 %rd513, %rd62, %rd512;
ld.shared.u64 %rd514, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+88];
add.s64 %rd515, %rd514, %rd511;
selp.b64	%rd516, %rd515, 0, %p3;
add.s64 %rd517, %rd513, %rd516;
ld.shared.u64 %rd518, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+96];
add.s64 %rd519, %rd515, %rd518;
selp.b64	%rd520, %rd519, 0, %p2;
add.s64 %rd521, %rd517, %rd520;
ld.shared.u64 %rd522, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+104];
add.s64 %rd523, %rd519, %rd522;
shl.b64 %rd524, %rd523, 16;
add.s64 %rd525, %rd524, %rd521;
shl.b64 %rd526, %rd523, 32;
add.s64 %rd527, %rd526, %rd525;
shl.b64 %rd528, %rd523, 48;
add.s64 %rd529, %rd528, %rd527;
add.s64 %rd530, %rd57, %rd529;
add.s64 %rd531, %rd530, %rd56;
add.s64 %rd532, %rd531, %rd58;
add.s64 %rd533, %rd532, %rd59;
mul.wide.s32 %rd534, %r10, 40;
add.s64 %rd535, %rd365, %rd534;
st.shared.u64 [%rd535+120], %rd529;
st.shared.u64 [%rd535+128], %rd530;
st.shared.u64 [%rd535+136], %rd531;
st.shared.u64 [%rd535+144], %rd532;
st.shared.u64 [%rd535+152], %rd533;
bar.sync 0;
ld.shared.u16 %r722, [%rd41];
add.s32 %r180, %r722, %r165;
ld.shared.u16 %r723, [%rd42];
add.s32 %r181, %r723, %r166;
ld.shared.u16 %r724, [%rd43];
add.s32 %r182, %r724, %r167;
ld.shared.u16 %r725, [%rd44];
add.s32 %r183, %r725, %r168;
ld.shared.u16 %r726, [%rd45];
add.s32 %r184, %r726, %r169;
ld.shared.u16 %r727, [%rd46];
add.s32 %r185, %r727, %r170;
ld.shared.u16 %r728, [%rd47];
add.s32 %r186, %r728, %r171;
ld.shared.u16 %r729, [%rd48];
add.s32 %r187, %r729, %r172;
ld.shared.u16 %r730, [%rd49];
add.s32 %r188, %r730, %r173;
ld.shared.u16 %r731, [%rd50];
add.s32 %r189, %r731, %r174;
ld.shared.u16 %r732, [%rd51];
add.s32 %r190, %r732, %r175;
ld.shared.u16 %r733, [%rd52];
add.s32 %r191, %r733, %r176;
ld.shared.u16 %r734, [%rd53];
add.s32 %r192, %r734, %r177;
ld.shared.u16 %r735, [%rd54];
add.s32 %r193, %r735, %r178;
ld.shared.u16 %r736, [%rd55];
add.s32 %r194, %r736, %r179;
@!%p1 bra BB95_141;
bra.uni BB95_140;

BB95_140:
and.b32 %r737, %r10, 3;
add.s32 %r738, %r737, 1;
shr.s32 %r739, %r10, 2;
mul.wide.u32 %rd536, %r738, 1024;
add.s64 %rd538, %rd365, %rd536;
mul.wide.s32 %rd539, %r739, 2;
add.s64 %rd540, %rd538, %rd539;
ld.shared.u16 %r1318, [%rd540+120];

BB95_141:
@%p9 bra BB95_143;

mov.u32 %r1296, 0;
mov.u32 %r1295, 1;
setp.eq.s32	%p84, %r10, 0;

	shfl.up.b32 %r740, %r1318, %r1295, %r1296;

	selp.b32	%r744, 0, %r740, %p84;
sub.s32 %r745, %r1343, %r744;
mul.wide.u32 %rd541, %r10, 4;
add.s64 %rd543, %rd365, %rd541;
st.shared.u32 [%rd543], %r745;
add.s32 %r1343, %r745, %r1318;

BB95_143:
bar.sync 0;
mul.wide.u32 %rd544, %r180, 4;
add.s64 %rd546, %rd365, 72;
add.s64 %rd64, %rd546, %rd544;
st.shared.u32 [%rd64], %r606;
mul.wide.u32 %rd547, %r181, 4;
add.s64 %rd65, %rd546, %rd547;
st.shared.u32 [%rd65], %r610;
mul.wide.u32 %rd548, %r182, 4;
add.s64 %rd66, %rd546, %rd548;
st.shared.u32 [%rd66], %r614;
mul.wide.u32 %rd549, %r183, 4;
add.s64 %rd67, %rd546, %rd549;
st.shared.u32 [%rd67], %r618;
mul.wide.u32 %rd550, %r184, 4;
add.s64 %rd68, %rd546, %rd550;
st.shared.u32 [%rd68], %r622;
mul.wide.u32 %rd551, %r185, 4;
add.s64 %rd69, %rd546, %rd551;
st.shared.u32 [%rd69], %r626;
mul.wide.u32 %rd552, %r186, 4;
add.s64 %rd70, %rd546, %rd552;
st.shared.u32 [%rd70], %r630;
mul.wide.u32 %rd553, %r187, 4;
add.s64 %rd71, %rd546, %rd553;
st.shared.u32 [%rd71], %r634;
mul.wide.u32 %rd554, %r188, 4;
add.s64 %rd72, %rd546, %rd554;
st.shared.u32 [%rd72], %r638;
mul.wide.u32 %rd555, %r189, 4;
add.s64 %rd73, %rd546, %rd555;
st.shared.u32 [%rd73], %r642;
mul.wide.u32 %rd556, %r190, 4;
add.s64 %rd74, %rd546, %rd556;
st.shared.u32 [%rd74], %r646;
mul.wide.u32 %rd557, %r191, 4;
add.s64 %rd75, %rd546, %rd557;
st.shared.u32 [%rd75], %r650;
mul.wide.u32 %rd558, %r192, 4;
add.s64 %rd76, %rd546, %rd558;
st.shared.u32 [%rd76], %r654;
mul.wide.u32 %rd559, %r193, 4;
add.s64 %rd77, %rd546, %rd559;
st.shared.u32 [%rd77], %r658;
mul.wide.u32 %rd560, %r194, 4;
add.s64 %rd78, %rd546, %rd560;
st.shared.u32 [%rd78], %r662;
bar.sync 0;
shl.b64 %rd561, %rd40, 2;
add.s64 %rd79, %rd365, %rd561;
ld.shared.u32 %r747, [%rd79+72];
ld.shared.u32 %r751, [%rd79+584];
ld.shared.u32 %r755, [%rd79+1096];
ld.shared.u32 %r759, [%rd79+1608];
ld.shared.u32 %r763, [%rd79+2120];
ld.shared.u32 %r767, [%rd79+2632];
ld.shared.u32 %r771, [%rd79+3144];
ld.shared.u32 %r775, [%rd79+3656];
ld.shared.u32 %r779, [%rd79+4168];
ld.shared.u32 %r783, [%rd79+4680];
ld.shared.u32 %r787, [%rd79+5192];
ld.shared.u32 %r791, [%rd79+5704];
ld.shared.u32 %r795, [%rd79+6216];
ld.shared.u32 %r799, [%rd79+6728];
ld.shared.u32 %r803, [%rd79+7240];

	bfe.u32 %r746, %r747, %r390, %r391;

	mul.wide.u32 %rd563, %r746, 4;
add.s64 %rd564, %rd365, %rd563;
ld.shared.u32 %r806, [%rd564];

	bfe.u32 %r750, %r751, %r390, %r391;

	mul.wide.u32 %rd565, %r750, 4;
add.s64 %rd566, %rd365, %rd565;
ld.shared.u32 %r807, [%rd566];

	bfe.u32 %r754, %r755, %r390, %r391;

	mul.wide.u32 %rd567, %r754, 4;
add.s64 %rd568, %rd365, %rd567;
ld.shared.u32 %r808, [%rd568];

	bfe.u32 %r758, %r759, %r390, %r391;

	mul.wide.u32 %rd569, %r758, 4;
add.s64 %rd570, %rd365, %rd569;
ld.shared.u32 %r809, [%rd570];

	bfe.u32 %r762, %r763, %r390, %r391;

	mul.wide.u32 %rd571, %r762, 4;
add.s64 %rd572, %rd365, %rd571;
ld.shared.u32 %r810, [%rd572];

	bfe.u32 %r766, %r767, %r390, %r391;

	mul.wide.u32 %rd573, %r766, 4;
add.s64 %rd574, %rd365, %rd573;
ld.shared.u32 %r811, [%rd574];

	bfe.u32 %r770, %r771, %r390, %r391;

	mul.wide.u32 %rd575, %r770, 4;
add.s64 %rd576, %rd365, %rd575;
ld.shared.u32 %r812, [%rd576];

	bfe.u32 %r774, %r775, %r390, %r391;

	mul.wide.u32 %rd577, %r774, 4;
add.s64 %rd578, %rd365, %rd577;
ld.shared.u32 %r813, [%rd578];

	bfe.u32 %r778, %r779, %r390, %r391;

	mul.wide.u32 %rd579, %r778, 4;
add.s64 %rd580, %rd365, %rd579;
ld.shared.u32 %r814, [%rd580];

	bfe.u32 %r782, %r783, %r390, %r391;

	mul.wide.u32 %rd581, %r782, 4;
add.s64 %rd582, %rd365, %rd581;
ld.shared.u32 %r815, [%rd582];

	bfe.u32 %r786, %r787, %r390, %r391;

	mul.wide.u32 %rd583, %r786, 4;
add.s64 %rd584, %rd365, %rd583;
ld.shared.u32 %r816, [%rd584];

	bfe.u32 %r790, %r791, %r390, %r391;

	mul.wide.u32 %rd585, %r790, 4;
add.s64 %rd586, %rd365, %rd585;
ld.shared.u32 %r817, [%rd586];

	bfe.u32 %r794, %r795, %r390, %r391;

	mul.wide.u32 %rd587, %r794, 4;
add.s64 %rd588, %rd365, %rd587;
ld.shared.u32 %r818, [%rd588];

	bfe.u32 %r798, %r799, %r390, %r391;

	mul.wide.u32 %rd589, %r798, 4;
add.s64 %rd590, %rd365, %rd589;
ld.shared.u32 %r819, [%rd590];

	bfe.u32 %r802, %r803, %r390, %r391;

	mul.wide.u32 %rd591, %r802, 4;
add.s64 %rd592, %rd365, %rd591;
ld.shared.u32 %r820, [%rd592];
xor.b32 %r821, %r803, -2147483648;
xor.b32 %r822, %r799, -2147483648;
xor.b32 %r823, %r795, -2147483648;
xor.b32 %r824, %r791, -2147483648;
xor.b32 %r825, %r787, -2147483648;
xor.b32 %r826, %r783, -2147483648;
xor.b32 %r827, %r779, -2147483648;
xor.b32 %r828, %r775, -2147483648;
xor.b32 %r829, %r771, -2147483648;
xor.b32 %r830, %r767, -2147483648;
xor.b32 %r831, %r763, -2147483648;
xor.b32 %r832, %r759, -2147483648;
xor.b32 %r833, %r755, -2147483648;
xor.b32 %r834, %r751, -2147483648;
xor.b32 %r835, %r747, -2147483648;
add.s32 %r836, %r10, %r806;
cvt.s64.s32	%rd80, %r836;
mul.wide.s32 %rd594, %r836, 4;
add.s64 %rd595, %rd2, %rd594;
st.global.u32 [%rd595], %r835;
add.s32 %r837, %r10, 128;
add.s32 %r838, %r837, %r807;
cvt.s64.s32	%rd81, %r838;
mul.wide.s32 %rd596, %r838, 4;
add.s64 %rd597, %rd2, %rd596;
st.global.u32 [%rd597], %r834;
add.s32 %r839, %r837, %r808;
add.s32 %r840, %r839, 128;
cvt.s64.s32	%rd82, %r840;
mul.wide.s32 %rd598, %r840, 4;
add.s64 %rd599, %rd2, %rd598;
st.global.u32 [%rd599], %r833;
add.s32 %r841, %r837, %r809;
add.s32 %r842, %r841, 256;
cvt.s64.s32	%rd83, %r842;
mul.wide.s32 %rd600, %r842, 4;
add.s64 %rd601, %rd2, %rd600;
st.global.u32 [%rd601], %r832;
add.s32 %r843, %r837, %r810;
add.s32 %r844, %r843, 384;
cvt.s64.s32	%rd84, %r844;
mul.wide.s32 %rd602, %r844, 4;
add.s64 %rd603, %rd2, %rd602;
st.global.u32 [%rd603], %r831;
add.s32 %r845, %r837, %r811;
add.s32 %r846, %r845, 512;
cvt.s64.s32	%rd85, %r846;
mul.wide.s32 %rd604, %r846, 4;
add.s64 %rd605, %rd2, %rd604;
st.global.u32 [%rd605], %r830;
add.s32 %r847, %r837, %r812;
add.s32 %r848, %r847, 640;
cvt.s64.s32	%rd86, %r848;
mul.wide.s32 %rd606, %r848, 4;
add.s64 %rd607, %rd2, %rd606;
st.global.u32 [%rd607], %r829;
add.s32 %r849, %r837, %r813;
add.s32 %r850, %r849, 768;
cvt.s64.s32	%rd87, %r850;
mul.wide.s32 %rd608, %r850, 4;
add.s64 %rd609, %rd2, %rd608;
st.global.u32 [%rd609], %r828;
add.s32 %r851, %r837, %r814;
add.s32 %r852, %r851, 896;
cvt.s64.s32	%rd88, %r852;
mul.wide.s32 %rd610, %r852, 4;
add.s64 %rd611, %rd2, %rd610;
st.global.u32 [%rd611], %r827;
add.s32 %r853, %r837, %r815;
add.s32 %r854, %r853, 1024;
cvt.s64.s32	%rd89, %r854;
mul.wide.s32 %rd612, %r854, 4;
add.s64 %rd613, %rd2, %rd612;
st.global.u32 [%rd613], %r826;
add.s32 %r855, %r837, %r816;
add.s32 %r856, %r855, 1152;
cvt.s64.s32	%rd90, %r856;
mul.wide.s32 %rd614, %r856, 4;
add.s64 %rd615, %rd2, %rd614;
st.global.u32 [%rd615], %r825;
add.s32 %r857, %r837, %r817;
add.s32 %r858, %r857, 1280;
cvt.s64.s32	%rd91, %r858;
mul.wide.s32 %rd616, %r858, 4;
add.s64 %rd617, %rd2, %rd616;
st.global.u32 [%rd617], %r824;
add.s32 %r859, %r837, %r818;
add.s32 %r860, %r859, 1408;
cvt.s64.s32	%rd92, %r860;
mul.wide.s32 %rd618, %r860, 4;
add.s64 %rd619, %rd2, %rd618;
st.global.u32 [%rd619], %r823;
add.s32 %r861, %r837, %r819;
add.s32 %r862, %r861, 1536;
cvt.s64.s32	%rd93, %r862;
mul.wide.s32 %rd620, %r862, 4;
add.s64 %rd621, %rd2, %rd620;
st.global.u32 [%rd621], %r822;
add.s32 %r863, %r837, %r820;
add.s32 %r864, %r863, 1664;
cvt.s64.s32	%rd94, %r864;
mul.wide.s32 %rd622, %r864, 4;
add.s64 %rd623, %rd2, %rd622;
st.global.u32 [%rd623], %r821;
bar.sync 0;
add.s64 %rd624, %rd136, %rd385;

	ld.global.nc.u32 %r865, [%rd624];

	add.s64 %rd625, %rd136, %rd388;

	ld.global.nc.u32 %r866, [%rd625];

	add.s64 %rd626, %rd136, %rd391;

	ld.global.nc.u32 %r867, [%rd626];

	add.s64 %rd627, %rd136, %rd394;

	ld.global.nc.u32 %r868, [%rd627];

	add.s64 %rd628, %rd136, %rd397;

	ld.global.nc.u32 %r869, [%rd628];

	add.s64 %rd629, %rd136, %rd400;

	ld.global.nc.u32 %r870, [%rd629];

	add.s64 %rd630, %rd136, %rd403;

	ld.global.nc.u32 %r871, [%rd630];

	add.s64 %rd631, %rd136, %rd406;

	ld.global.nc.u32 %r872, [%rd631];

	add.s64 %rd632, %rd136, %rd409;

	ld.global.nc.u32 %r873, [%rd632];

	add.s64 %rd633, %rd136, %rd412;

	ld.global.nc.u32 %r874, [%rd633];

	add.s64 %rd634, %rd136, %rd415;

	ld.global.nc.u32 %r875, [%rd634];

	add.s64 %rd635, %rd136, %rd418;

	ld.global.nc.u32 %r876, [%rd635];

	add.s64 %rd636, %rd136, %rd421;

	ld.global.nc.u32 %r877, [%rd636];

	add.s64 %rd637, %rd136, %rd424;

	ld.global.nc.u32 %r878, [%rd637];

	add.s64 %rd638, %rd136, %rd427;

	ld.global.nc.u32 %r879, [%rd638];

	bar.sync 0;
st.shared.u32 [%rd64], %r865;
st.shared.u32 [%rd65], %r866;
st.shared.u32 [%rd66], %r867;
st.shared.u32 [%rd67], %r868;
st.shared.u32 [%rd68], %r869;
st.shared.u32 [%rd69], %r870;
st.shared.u32 [%rd70], %r871;
st.shared.u32 [%rd71], %r872;
st.shared.u32 [%rd72], %r873;
st.shared.u32 [%rd73], %r874;
st.shared.u32 [%rd74], %r875;
st.shared.u32 [%rd75], %r876;
st.shared.u32 [%rd76], %r877;
st.shared.u32 [%rd77], %r878;
st.shared.u32 [%rd78], %r879;
bar.sync 0;
ld.shared.u32 %r1374, [%rd79+72];
ld.shared.u32 %r1375, [%rd79+584];
ld.shared.u32 %r1376, [%rd79+1096];
ld.shared.u32 %r1377, [%rd79+1608];
ld.shared.u32 %r1378, [%rd79+2120];
ld.shared.u32 %r1379, [%rd79+2632];
ld.shared.u32 %r1380, [%rd79+3144];
ld.shared.u32 %r1381, [%rd79+3656];
ld.shared.u32 %r1382, [%rd79+4168];
ld.shared.u32 %r1383, [%rd79+4680];
ld.shared.u32 %r1384, [%rd79+5192];
ld.shared.u32 %r1385, [%rd79+5704];
ld.shared.u32 %r1386, [%rd79+6216];
ld.shared.u32 %r1387, [%rd79+6728];
ld.shared.u32 %r1388, [%rd79+7240];
shl.b64 %rd686, %rd80, 2;
add.s64 %rd687, %rd1, %rd686;
st.global.u32 [%rd687], %r1374;
shl.b64 %rd688, %rd81, 2;
add.s64 %rd689, %rd1, %rd688;
st.global.u32 [%rd689], %r1375;
shl.b64 %rd690, %rd82, 2;
add.s64 %rd691, %rd1, %rd690;
st.global.u32 [%rd691], %r1376;
shl.b64 %rd692, %rd83, 2;
add.s64 %rd693, %rd1, %rd692;
st.global.u32 [%rd693], %r1377;
shl.b64 %rd694, %rd84, 2;
add.s64 %rd695, %rd1, %rd694;
st.global.u32 [%rd695], %r1378;
shl.b64 %rd696, %rd85, 2;
add.s64 %rd697, %rd1, %rd696;
st.global.u32 [%rd697], %r1379;
shl.b64 %rd698, %rd86, 2;
add.s64 %rd699, %rd1, %rd698;
st.global.u32 [%rd699], %r1380;
shl.b64 %rd700, %rd87, 2;
add.s64 %rd701, %rd1, %rd700;
st.global.u32 [%rd701], %r1381;
shl.b64 %rd702, %rd88, 2;
add.s64 %rd703, %rd1, %rd702;
st.global.u32 [%rd703], %r1382;
shl.b64 %rd704, %rd89, 2;
add.s64 %rd705, %rd1, %rd704;
st.global.u32 [%rd705], %r1383;
shl.b64 %rd706, %rd90, 2;
add.s64 %rd707, %rd1, %rd706;
st.global.u32 [%rd707], %r1384;
shl.b64 %rd708, %rd91, 2;
add.s64 %rd709, %rd1, %rd708;
st.global.u32 [%rd709], %r1385;
shl.b64 %rd710, %rd92, 2;
add.s64 %rd711, %rd1, %rd710;
st.global.u32 [%rd711], %r1386;
shl.b64 %rd712, %rd93, 2;
add.s64 %rd713, %rd1, %rd712;
st.global.u32 [%rd713], %r1387;
shl.b64 %rd714, %rd94, 2;
add.s64 %rd715, %rd1, %rd714;
st.global.u32 [%rd715], %r1388;
bar.sync 0;
add.s32 %r1335, %r1334, 1920;
setp.le.s32	%p85, %r1335, %r1302;
mov.u32 %r1333, %r1334;
@%p85 bra BB95_137;

BB95_144:
setp.le.s32	%p86, %r1302, %r1333;
@%p86 bra BB95_271;

sub.s32 %r247, %r1302, %r1333;
cvt.s64.s32	%rd95, %r1333;
mad.lo.s32 %r248, %r10, -15, %r247;
mul.lo.s32 %r249, %r10, 15;
mov.u32 %r895, -1;
setp.lt.s32	%p87, %r248, 1;
mov.u32 %r1372, %r895;
@%p87 bra BB95_147;

cvt.s64.s32	%rd717, %r249;
add.s64 %rd718, %rd717, %rd95;
shl.b64 %rd719, %rd718, 2;
add.s64 %rd716, %rd134, %rd719;

	ld.global.nc.u32 %r896, [%rd716];

	xor.b32 %r250, %r896, -2147483648;
mov.u32 %r1372, %r250;

BB95_147:
mov.u32 %r251, %r1372;
setp.lt.s32	%p88, %r248, 2;
mov.u32 %r1371, %r895;
@%p88 bra BB95_149;

add.s32 %r899, %r249, 1;
cvt.s64.s32	%rd721, %r899;
add.s64 %rd722, %rd721, %rd95;
shl.b64 %rd723, %rd722, 2;
add.s64 %rd720, %rd134, %rd723;

	ld.global.nc.u32 %r898, [%rd720];

	xor.b32 %r1371, %r898, -2147483648;

BB95_149:
setp.lt.s32	%p89, %r248, 3;
mov.u32 %r1370, %r895;
@%p89 bra BB95_151;

add.s32 %r902, %r249, 2;
cvt.s64.s32	%rd725, %r902;
add.s64 %rd726, %rd725, %rd95;
shl.b64 %rd727, %rd726, 2;
add.s64 %rd724, %rd134, %rd727;

	ld.global.nc.u32 %r901, [%rd724];

	xor.b32 %r1370, %r901, -2147483648;

BB95_151:
setp.lt.s32	%p90, %r248, 4;
mov.u32 %r1369, %r895;
@%p90 bra BB95_153;

add.s32 %r905, %r249, 3;
cvt.s64.s32	%rd729, %r905;
add.s64 %rd730, %rd729, %rd95;
shl.b64 %rd731, %rd730, 2;
add.s64 %rd728, %rd134, %rd731;

	ld.global.nc.u32 %r904, [%rd728];

	xor.b32 %r1369, %r904, -2147483648;

BB95_153:
setp.lt.s32	%p91, %r248, 5;
mov.u32 %r1368, %r895;
@%p91 bra BB95_155;

add.s32 %r908, %r249, 4;
cvt.s64.s32	%rd733, %r908;
add.s64 %rd734, %rd733, %rd95;
shl.b64 %rd735, %rd734, 2;
add.s64 %rd732, %rd134, %rd735;

	ld.global.nc.u32 %r907, [%rd732];

	xor.b32 %r1368, %r907, -2147483648;

BB95_155:
setp.lt.s32	%p92, %r248, 6;
mov.u32 %r1367, %r895;
@%p92 bra BB95_157;

add.s32 %r911, %r249, 5;
cvt.s64.s32	%rd737, %r911;
add.s64 %rd738, %rd737, %rd95;
shl.b64 %rd739, %rd738, 2;
add.s64 %rd736, %rd134, %rd739;

	ld.global.nc.u32 %r910, [%rd736];

	xor.b32 %r1367, %r910, -2147483648;

BB95_157:
setp.lt.s32	%p93, %r248, 7;
mov.u32 %r1366, %r895;
@%p93 bra BB95_159;

add.s32 %r914, %r249, 6;
cvt.s64.s32	%rd741, %r914;
add.s64 %rd742, %rd741, %rd95;
shl.b64 %rd743, %rd742, 2;
add.s64 %rd740, %rd134, %rd743;

	ld.global.nc.u32 %r913, [%rd740];

	xor.b32 %r1366, %r913, -2147483648;

BB95_159:
setp.lt.s32	%p94, %r248, 8;
mov.u32 %r1365, %r895;
@%p94 bra BB95_161;

add.s32 %r917, %r249, 7;
cvt.s64.s32	%rd745, %r917;
add.s64 %rd746, %rd745, %rd95;
shl.b64 %rd747, %rd746, 2;
add.s64 %rd744, %rd134, %rd747;

	ld.global.nc.u32 %r916, [%rd744];

	xor.b32 %r1365, %r916, -2147483648;

BB95_161:
setp.lt.s32	%p95, %r248, 9;
mov.u32 %r1364, %r895;
@%p95 bra BB95_163;

add.s32 %r920, %r249, 8;
cvt.s64.s32	%rd749, %r920;
add.s64 %rd750, %rd749, %rd95;
shl.b64 %rd751, %rd750, 2;
add.s64 %rd748, %rd134, %rd751;

	ld.global.nc.u32 %r919, [%rd748];

	xor.b32 %r1364, %r919, -2147483648;

BB95_163:
setp.lt.s32	%p96, %r248, 10;
mov.u32 %r1363, %r895;
@%p96 bra BB95_165;

add.s32 %r923, %r249, 9;
cvt.s64.s32	%rd753, %r923;
add.s64 %rd754, %rd753, %rd95;
shl.b64 %rd755, %rd754, 2;
add.s64 %rd752, %rd134, %rd755;

	ld.global.nc.u32 %r922, [%rd752];

	xor.b32 %r1363, %r922, -2147483648;

BB95_165:
setp.lt.s32	%p97, %r248, 11;
mov.u32 %r1362, %r895;
@%p97 bra BB95_167;

add.s32 %r926, %r249, 10;
cvt.s64.s32	%rd757, %r926;
add.s64 %rd758, %rd757, %rd95;
shl.b64 %rd759, %rd758, 2;
add.s64 %rd756, %rd134, %rd759;

	ld.global.nc.u32 %r925, [%rd756];

	xor.b32 %r1362, %r925, -2147483648;

BB95_167:
setp.lt.s32	%p98, %r248, 12;
mov.u32 %r1361, %r895;
@%p98 bra BB95_169;

add.s32 %r929, %r249, 11;
cvt.s64.s32	%rd761, %r929;
add.s64 %rd762, %rd761, %rd95;
shl.b64 %rd763, %rd762, 2;
add.s64 %rd760, %rd134, %rd763;

	ld.global.nc.u32 %r928, [%rd760];

	xor.b32 %r1361, %r928, -2147483648;

BB95_169:
setp.lt.s32	%p99, %r248, 13;
mov.u32 %r1360, %r895;
@%p99 bra BB95_171;

add.s32 %r932, %r249, 12;
cvt.s64.s32	%rd765, %r932;
add.s64 %rd766, %rd765, %rd95;
shl.b64 %rd767, %rd766, 2;
add.s64 %rd764, %rd134, %rd767;

	ld.global.nc.u32 %r931, [%rd764];

	xor.b32 %r1360, %r931, -2147483648;

BB95_171:
setp.lt.s32	%p100, %r248, 14;
mov.u32 %r1359, %r895;
@%p100 bra BB95_173;

add.s32 %r935, %r249, 13;
cvt.s64.s32	%rd769, %r935;
add.s64 %rd770, %rd769, %rd95;
shl.b64 %rd771, %rd770, 2;
add.s64 %rd768, %rd134, %rd771;

	ld.global.nc.u32 %r934, [%rd768];

	xor.b32 %r1359, %r934, -2147483648;

BB95_173:
setp.lt.s32	%p101, %r248, 15;
mov.u32 %r1358, %r895;
@%p101 bra BB95_175;

add.s32 %r938, %r249, 14;
cvt.s64.s32	%rd773, %r938;
add.s64 %rd774, %rd773, %rd95;
shl.b64 %rd775, %rd774, 2;
add.s64 %rd772, %rd134, %rd775;

	ld.global.nc.u32 %r937, [%rd772];

	xor.b32 %r1358, %r937, -2147483648;

BB95_175:
bar.sync 0;
cvt.s64.s32	%rd96, %r10;
mul.wide.s32 %rd776, %r10, 8;
mov.u64 %rd777, _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage;
add.s64 %rd778, %rd777, 120;
add.s64 %rd779, %rd778, %rd776;
mov.u64 %rd780, 0;
st.shared.u64 [%rd779], %rd780;
st.shared.u64 [%rd779+1024], %rd780;
st.shared.u64 [%rd779+2048], %rd780;
st.shared.u64 [%rd779+3072], %rd780;
st.shared.u64 [%rd779+4096], %rd780;

	bfe.u32 %r939, %r251, %r390, %r391;

	shr.u32 %r999, %r939, 2;
and.b32 %r1000, %r939, 3;
mul.wide.u32 %rd781, %r1000, 1024;
add.s64 %rd782, %rd778, %rd781;
add.s64 %rd783, %rd782, %rd776;
mul.wide.u32 %rd784, %r999, 2;
add.s64 %rd97, %rd783, %rd784;
ld.shared.u16 %r280, [%rd97];
add.s32 %r1001, %r280, 1;
st.shared.u16 [%rd97], %r1001;

	bfe.u32 %r943, %r1371, %r390, %r391;

	and.b32 %r1002, %r943, 3;
shr.u32 %r1003, %r943, 2;
mul.wide.u32 %rd785, %r1002, 1024;
add.s64 %rd786, %rd778, %rd785;
add.s64 %rd787, %rd786, %rd776;
mul.wide.u32 %rd788, %r1003, 2;
add.s64 %rd98, %rd787, %rd788;
ld.shared.u16 %r281, [%rd98];
add.s32 %r1004, %r281, 1;
st.shared.u16 [%rd98], %r1004;

	bfe.u32 %r947, %r1370, %r390, %r391;

	shr.u32 %r1005, %r947, 2;
and.b32 %r1006, %r947, 3;
mul.wide.u32 %rd789, %r1006, 1024;
add.s64 %rd790, %rd778, %rd789;
add.s64 %rd791, %rd790, %rd776;
mul.wide.u32 %rd792, %r1005, 2;
add.s64 %rd99, %rd791, %rd792;
ld.shared.u16 %r282, [%rd99];
add.s32 %r1007, %r282, 1;
st.shared.u16 [%rd99], %r1007;

	bfe.u32 %r951, %r1369, %r390, %r391;

	shr.u32 %r1008, %r951, 2;
and.b32 %r1009, %r951, 3;
mul.wide.u32 %rd793, %r1009, 1024;
add.s64 %rd794, %rd778, %rd793;
add.s64 %rd795, %rd794, %rd776;
mul.wide.u32 %rd796, %r1008, 2;
add.s64 %rd100, %rd795, %rd796;
ld.shared.u16 %r283, [%rd100];
add.s32 %r1010, %r283, 1;
st.shared.u16 [%rd100], %r1010;

	bfe.u32 %r955, %r1368, %r390, %r391;

	shr.u32 %r1011, %r955, 2;
and.b32 %r1012, %r955, 3;
mul.wide.u32 %rd797, %r1012, 1024;
add.s64 %rd798, %rd778, %rd797;
add.s64 %rd799, %rd798, %rd776;
mul.wide.u32 %rd800, %r1011, 2;
add.s64 %rd101, %rd799, %rd800;
ld.shared.u16 %r284, [%rd101];
add.s32 %r1013, %r284, 1;
st.shared.u16 [%rd101], %r1013;

	bfe.u32 %r959, %r1367, %r390, %r391;

	shr.u32 %r1014, %r959, 2;
and.b32 %r1015, %r959, 3;
mul.wide.u32 %rd801, %r1015, 1024;
add.s64 %rd802, %rd778, %rd801;
add.s64 %rd803, %rd802, %rd776;
mul.wide.u32 %rd804, %r1014, 2;
add.s64 %rd102, %rd803, %rd804;
ld.shared.u16 %r285, [%rd102];
add.s32 %r1016, %r285, 1;
st.shared.u16 [%rd102], %r1016;

	bfe.u32 %r963, %r1366, %r390, %r391;

	shr.u32 %r1017, %r963, 2;
and.b32 %r1018, %r963, 3;
mul.wide.u32 %rd805, %r1018, 1024;
add.s64 %rd806, %rd778, %rd805;
add.s64 %rd807, %rd806, %rd776;
mul.wide.u32 %rd808, %r1017, 2;
add.s64 %rd103, %rd807, %rd808;
ld.shared.u16 %r286, [%rd103];
add.s32 %r1019, %r286, 1;
st.shared.u16 [%rd103], %r1019;

	bfe.u32 %r967, %r1365, %r390, %r391;

	shr.u32 %r1020, %r967, 2;
and.b32 %r1021, %r967, 3;
mul.wide.u32 %rd809, %r1021, 1024;
add.s64 %rd810, %rd778, %rd809;
add.s64 %rd811, %rd810, %rd776;
mul.wide.u32 %rd812, %r1020, 2;
add.s64 %rd104, %rd811, %rd812;
ld.shared.u16 %r287, [%rd104];
add.s32 %r1022, %r287, 1;
st.shared.u16 [%rd104], %r1022;

	bfe.u32 %r971, %r1364, %r390, %r391;

	shr.u32 %r1023, %r971, 2;
and.b32 %r1024, %r971, 3;
mul.wide.u32 %rd813, %r1024, 1024;
add.s64 %rd814, %rd778, %rd813;
add.s64 %rd815, %rd814, %rd776;
mul.wide.u32 %rd816, %r1023, 2;
add.s64 %rd105, %rd815, %rd816;
ld.shared.u16 %r288, [%rd105];
add.s32 %r1025, %r288, 1;
st.shared.u16 [%rd105], %r1025;

	bfe.u32 %r975, %r1363, %r390, %r391;

	shr.u32 %r1026, %r975, 2;
and.b32 %r1027, %r975, 3;
mul.wide.u32 %rd817, %r1027, 1024;
add.s64 %rd818, %rd778, %rd817;
add.s64 %rd819, %rd818, %rd776;
mul.wide.u32 %rd820, %r1026, 2;
add.s64 %rd106, %rd819, %rd820;
ld.shared.u16 %r289, [%rd106];
add.s32 %r1028, %r289, 1;
st.shared.u16 [%rd106], %r1028;

	bfe.u32 %r979, %r1362, %r390, %r391;

	shr.u32 %r1029, %r979, 2;
and.b32 %r1030, %r979, 3;
mul.wide.u32 %rd821, %r1030, 1024;
add.s64 %rd822, %rd778, %rd821;
add.s64 %rd823, %rd822, %rd776;
mul.wide.u32 %rd824, %r1029, 2;
add.s64 %rd107, %rd823, %rd824;
ld.shared.u16 %r290, [%rd107];
add.s32 %r1031, %r290, 1;
st.shared.u16 [%rd107], %r1031;

	bfe.u32 %r983, %r1361, %r390, %r391;

	shr.u32 %r1032, %r983, 2;
and.b32 %r1033, %r983, 3;
mul.wide.u32 %rd825, %r1033, 1024;
add.s64 %rd826, %rd778, %rd825;
add.s64 %rd827, %rd826, %rd776;
mul.wide.u32 %rd828, %r1032, 2;
add.s64 %rd108, %rd827, %rd828;
ld.shared.u16 %r291, [%rd108];
add.s32 %r1034, %r291, 1;
st.shared.u16 [%rd108], %r1034;

	bfe.u32 %r987, %r1360, %r390, %r391;

	shr.u32 %r1035, %r987, 2;
and.b32 %r1036, %r987, 3;
mul.wide.u32 %rd829, %r1036, 1024;
add.s64 %rd830, %rd778, %rd829;
add.s64 %rd831, %rd830, %rd776;
mul.wide.u32 %rd832, %r1035, 2;
add.s64 %rd109, %rd831, %rd832;
ld.shared.u16 %r292, [%rd109];
add.s32 %r1037, %r292, 1;
st.shared.u16 [%rd109], %r1037;

	bfe.u32 %r991, %r1359, %r390, %r391;

	shr.u32 %r1038, %r991, 2;
and.b32 %r1039, %r991, 3;
mul.wide.u32 %rd833, %r1039, 1024;
add.s64 %rd834, %rd778, %rd833;
add.s64 %rd835, %rd834, %rd776;
mul.wide.u32 %rd836, %r1038, 2;
add.s64 %rd110, %rd835, %rd836;
ld.shared.u16 %r293, [%rd110];
add.s32 %r1040, %r293, 1;
st.shared.u16 [%rd110], %r1040;

	bfe.u32 %r995, %r1358, %r390, %r391;

	shr.u32 %r1041, %r995, 2;
and.b32 %r1042, %r995, 3;
mul.wide.u32 %rd837, %r1042, 1024;
add.s64 %rd838, %rd778, %rd837;
add.s64 %rd839, %rd838, %rd776;
mul.wide.u32 %rd840, %r1041, 2;
add.s64 %rd111, %rd839, %rd840;
ld.shared.u16 %r294, [%rd111];
add.s32 %r1043, %r294, 1;
st.shared.u16 [%rd111], %r1043;
bar.sync 0;
mul.lo.s64 %rd851, %rd96, 40;
add.s64 %rd853, %rd777, %rd851;
ld.shared.u64 %rd112, [%rd853+128];
ld.shared.u64 %rd113, [%rd853+120];
add.s64 %rd854, %rd112, %rd113;
ld.shared.u64 %rd114, [%rd853+136];
add.s64 %rd855, %rd854, %rd114;
ld.shared.u64 %rd115, [%rd853+144];
add.s64 %rd856, %rd855, %rd115;
ld.shared.u64 %rd857, [%rd853+152];
add.s64 %rd842, %rd856, %rd857;

	mov.u32 %r1044, %laneid;

	mov.u32 %r1045, 1;
mov.u32 %r1054, 0;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd842; shfl.up.b32 lo|p, lo, %r1045, %r1054; shfl.up.b32 hi|p, hi, %r1045, %r1054; mov.b64 %rd841, {lo, hi}; @p add.u64 %rd841, %rd841, %rd842;}

	mov.u32 %r1047, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd841; shfl.up.b32 lo|p, lo, %r1047, %r1054; shfl.up.b32 hi|p, hi, %r1047, %r1054; mov.b64 %rd843, {lo, hi}; @p add.u64 %rd843, %rd843, %rd841;}

	mov.u32 %r1049, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd843; shfl.up.b32 lo|p, lo, %r1049, %r1054; shfl.up.b32 hi|p, hi, %r1049, %r1054; mov.b64 %rd845, {lo, hi}; @p add.u64 %rd845, %rd845, %rd843;}

	mov.u32 %r1051, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd845; shfl.up.b32 lo|p, lo, %r1051, %r1054; shfl.up.b32 hi|p, hi, %r1051, %r1054; mov.b64 %rd847, {lo, hi}; @p add.u64 %rd847, %rd847, %rd845;}

	mov.u32 %r1053, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd847; shfl.up.b32 lo|p, lo, %r1053, %r1054; shfl.up.b32 hi|p, hi, %r1053, %r1054; mov.b64 %rd849, {lo, hi}; @p add.u64 %rd849, %rd849, %rd847;}

	setp.ne.s32	%p102, %r1044, 31;
@%p102 bra BB95_177;

shr.s32 %r1056, %r10, 31;
shr.u32 %r1057, %r1056, 27;
add.s32 %r1058, %r10, %r1057;
shr.s32 %r1059, %r1058, 5;
mul.wide.s32 %rd858, %r1059, 8;
add.s64 %rd860, %rd777, %rd858;
st.shared.u64 [%rd860+80], %rd849;

BB95_177:
sub.s64 %rd118, %rd849, %rd842;
bar.sync 0;
and.b32 %r1060, %r10, -32;
setp.eq.s32	%p103, %r1060, 32;
ld.shared.u64 %rd862, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+80];
selp.b64	%rd863, %rd862, 0, %p103;
add.s64 %rd864, %rd118, %rd863;
ld.shared.u64 %rd865, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+88];
add.s64 %rd866, %rd865, %rd862;
setp.eq.s32	%p104, %r1060, 64;
selp.b64	%rd867, %rd866, 0, %p104;
add.s64 %rd868, %rd864, %rd867;
ld.shared.u64 %rd869, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+96];
add.s64 %rd870, %rd866, %rd869;
setp.eq.s32	%p105, %r1060, 96;
selp.b64	%rd871, %rd870, 0, %p105;
add.s64 %rd872, %rd868, %rd871;
ld.shared.u64 %rd873, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+104];
add.s64 %rd874, %rd870, %rd873;
shl.b64 %rd875, %rd874, 16;
add.s64 %rd876, %rd875, %rd872;
shl.b64 %rd877, %rd874, 32;
add.s64 %rd878, %rd877, %rd876;
shl.b64 %rd879, %rd874, 48;
add.s64 %rd880, %rd879, %rd878;
add.s64 %rd881, %rd113, %rd880;
add.s64 %rd882, %rd881, %rd112;
add.s64 %rd883, %rd882, %rd114;
add.s64 %rd884, %rd883, %rd115;
mul.wide.s32 %rd885, %r10, 40;
add.s64 %rd886, %rd777, %rd885;
st.shared.u64 [%rd886+120], %rd880;
st.shared.u64 [%rd886+128], %rd881;
st.shared.u64 [%rd886+136], %rd882;
st.shared.u64 [%rd886+144], %rd883;
st.shared.u64 [%rd886+152], %rd884;
bar.sync 0;
ld.shared.u16 %r1062, [%rd97];
add.s32 %r296, %r1062, %r280;
ld.shared.u16 %r1063, [%rd98];
add.s32 %r297, %r1063, %r281;
ld.shared.u16 %r1064, [%rd99];
add.s32 %r298, %r1064, %r282;
ld.shared.u16 %r1065, [%rd100];
add.s32 %r299, %r1065, %r283;
ld.shared.u16 %r1066, [%rd101];
add.s32 %r300, %r1066, %r284;
ld.shared.u16 %r1067, [%rd102];
add.s32 %r301, %r1067, %r285;
ld.shared.u16 %r1068, [%rd103];
add.s32 %r302, %r1068, %r286;
ld.shared.u16 %r1069, [%rd104];
add.s32 %r303, %r1069, %r287;
ld.shared.u16 %r1070, [%rd105];
add.s32 %r304, %r1070, %r288;
ld.shared.u16 %r1071, [%rd106];
add.s32 %r305, %r1071, %r289;
ld.shared.u16 %r1072, [%rd107];
add.s32 %r306, %r1072, %r290;
ld.shared.u16 %r1073, [%rd108];
add.s32 %r307, %r1073, %r291;
ld.shared.u16 %r1074, [%rd109];
add.s32 %r308, %r1074, %r292;
ld.shared.u16 %r1075, [%rd110];
add.s32 %r309, %r1075, %r293;
ld.shared.u16 %r1076, [%rd111];
add.s32 %r310, %r1076, %r294;
setp.gt.s32	%p106, %r10, 15;
@%p106 bra BB95_179;

and.b32 %r1078, %r10, 3;
shr.s32 %r1079, %r10, 2;
add.s32 %r1080, %r1078, 1;
mul.wide.u32 %rd887, %r1080, 1024;
add.s64 %rd889, %rd777, %rd887;
mul.wide.s32 %rd890, %r1079, 2;
add.s64 %rd891, %rd889, %rd890;
ld.shared.u16 %r1373, [%rd891+120];

BB95_179:
@%p9 bra BB95_181;

mov.u32 %r1301, 0;
mov.u32 %r1300, 1;

	shfl.up.b32 %r1082, %r1373, %r1300, %r1301;

	setp.eq.s32	%p108, %r10, 0;
selp.b32	%r1087, 0, %r1082, %p108;
sub.s32 %r1088, %r1343, %r1087;
mul.wide.u32 %rd892, %r10, 4;
add.s64 %rd894, %rd777, %rd892;
st.shared.u32 [%rd894], %r1088;

BB95_181:
bar.sync 0;
mul.wide.u32 %rd895, %r296, 4;
add.s64 %rd897, %rd777, 72;
add.s64 %rd119, %rd897, %rd895;
st.shared.u32 [%rd119], %r251;
mul.wide.u32 %rd898, %r297, 4;
add.s64 %rd120, %rd897, %rd898;
st.shared.u32 [%rd120], %r1371;
mul.wide.u32 %rd899, %r298, 4;
add.s64 %rd121, %rd897, %rd899;
st.shared.u32 [%rd121], %r1370;
mul.wide.u32 %rd900, %r299, 4;
add.s64 %rd122, %rd897, %rd900;
st.shared.u32 [%rd122], %r1369;
mul.wide.u32 %rd901, %r300, 4;
add.s64 %rd123, %rd897, %rd901;
st.shared.u32 [%rd123], %r1368;
mul.wide.u32 %rd902, %r301, 4;
add.s64 %rd124, %rd897, %rd902;
st.shared.u32 [%rd124], %r1367;
mul.wide.u32 %rd903, %r302, 4;
add.s64 %rd125, %rd897, %rd903;
st.shared.u32 [%rd125], %r1366;
mul.wide.u32 %rd904, %r303, 4;
add.s64 %rd126, %rd897, %rd904;
st.shared.u32 [%rd126], %r1365;
mul.wide.u32 %rd905, %r304, 4;
add.s64 %rd127, %rd897, %rd905;
st.shared.u32 [%rd127], %r1364;
mul.wide.u32 %rd906, %r305, 4;
add.s64 %rd128, %rd897, %rd906;
st.shared.u32 [%rd128], %r1363;
mul.wide.u32 %rd907, %r306, 4;
add.s64 %rd129, %rd897, %rd907;
st.shared.u32 [%rd129], %r1362;
mul.wide.u32 %rd908, %r307, 4;
add.s64 %rd130, %rd897, %rd908;
st.shared.u32 [%rd130], %r1361;
mul.wide.u32 %rd909, %r308, 4;
add.s64 %rd131, %rd897, %rd909;
st.shared.u32 [%rd131], %r1360;
mul.wide.u32 %rd910, %r309, 4;
add.s64 %rd132, %rd897, %rd910;
st.shared.u32 [%rd132], %r1359;
mul.wide.u32 %rd911, %r310, 4;
add.s64 %rd133, %rd897, %rd911;
st.shared.u32 [%rd133], %r1358;
bar.sync 0;
ld.param.u32 %r1298, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7];
ld.param.u32 %r1297, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6];
mul.wide.s32 %rd912, %r10, 4;
add.s64 %rd914, %rd777, %rd912;
ld.shared.u32 %r313, [%rd914+72];
add.s32 %r314, %r10, 128;
ld.shared.u32 %r315, [%rd914+584];
ld.shared.u32 %r316, [%rd914+1096];
ld.shared.u32 %r317, [%rd914+1608];
ld.shared.u32 %r318, [%rd914+2120];
ld.shared.u32 %r319, [%rd914+2632];
ld.shared.u32 %r320, [%rd914+3144];
ld.shared.u32 %r321, [%rd914+3656];
ld.shared.u32 %r322, [%rd914+4168];
ld.shared.u32 %r323, [%rd914+4680];
ld.shared.u32 %r324, [%rd914+5192];
ld.shared.u32 %r325, [%rd914+5704];
ld.shared.u32 %r326, [%rd914+6216];
ld.shared.u32 %r327, [%rd914+6728];
ld.shared.u32 %r328, [%rd914+7240];

	bfe.u32 %r1089, %r313, %r1297, %r1298;

	mul.wide.u32 %rd915, %r1089, 4;
add.s64 %rd916, %rd777, %rd915;
ld.shared.u32 %r329, [%rd916];

	bfe.u32 %r1093, %r315, %r1297, %r1298;

	mul.wide.u32 %rd917, %r1093, 4;
add.s64 %rd918, %rd777, %rd917;
ld.shared.u32 %r330, [%rd918];

	bfe.u32 %r1097, %r316, %r1297, %r1298;

	mul.wide.u32 %rd919, %r1097, 4;
add.s64 %rd920, %rd777, %rd919;
ld.shared.u32 %r331, [%rd920];

	bfe.u32 %r1101, %r317, %r1297, %r1298;

	mul.wide.u32 %rd921, %r1101, 4;
add.s64 %rd922, %rd777, %rd921;
ld.shared.u32 %r332, [%rd922];

	bfe.u32 %r1105, %r318, %r1297, %r1298;

	mul.wide.u32 %rd923, %r1105, 4;
add.s64 %rd924, %rd777, %rd923;
ld.shared.u32 %r333, [%rd924];

	bfe.u32 %r1109, %r319, %r1297, %r1298;

	mul.wide.u32 %rd925, %r1109, 4;
add.s64 %rd926, %rd777, %rd925;
ld.shared.u32 %r334, [%rd926];

	bfe.u32 %r1113, %r320, %r1297, %r1298;

	mul.wide.u32 %rd927, %r1113, 4;
add.s64 %rd928, %rd777, %rd927;
ld.shared.u32 %r335, [%rd928];

	bfe.u32 %r1117, %r321, %r1297, %r1298;

	mul.wide.u32 %rd929, %r1117, 4;
add.s64 %rd930, %rd777, %rd929;
ld.shared.u32 %r336, [%rd930];

	bfe.u32 %r1121, %r322, %r1297, %r1298;

	mul.wide.u32 %rd931, %r1121, 4;
add.s64 %rd932, %rd777, %rd931;
ld.shared.u32 %r337, [%rd932];

	bfe.u32 %r1125, %r323, %r1297, %r1298;

	mul.wide.u32 %rd933, %r1125, 4;
add.s64 %rd934, %rd777, %rd933;
ld.shared.u32 %r338, [%rd934];

	bfe.u32 %r1129, %r324, %r1297, %r1298;

	mul.wide.u32 %rd935, %r1129, 4;
add.s64 %rd936, %rd777, %rd935;
ld.shared.u32 %r339, [%rd936];

	bfe.u32 %r1133, %r325, %r1297, %r1298;

	mul.wide.u32 %rd937, %r1133, 4;
add.s64 %rd938, %rd777, %rd937;
ld.shared.u32 %r340, [%rd938];

	bfe.u32 %r1137, %r326, %r1297, %r1298;

	mul.wide.u32 %rd939, %r1137, 4;
add.s64 %rd940, %rd777, %rd939;
ld.shared.u32 %r341, [%rd940];

	bfe.u32 %r1141, %r327, %r1297, %r1298;

	mul.wide.u32 %rd941, %r1141, 4;
add.s64 %rd942, %rd777, %rd941;
ld.shared.u32 %r342, [%rd942];

	bfe.u32 %r1145, %r328, %r1297, %r1298;

	mul.wide.u32 %rd943, %r1145, 4;
add.s64 %rd944, %rd777, %rd943;
ld.shared.u32 %r343, [%rd944];
setp.ge.s32	%p109, %r10, %r247;
@%p109 bra BB95_183;

xor.b32 %r1150, %r313, -2147483648;
add.s32 %r1152, %r10, %r329;
mul.wide.s32 %rd946, %r1152, 4;
add.s64 %rd947, %rd2, %rd946;
st.global.u32 [%rd947], %r1150;

BB95_183:
setp.ge.s32	%p110, %r314, %r247;
@%p110 bra BB95_185;

xor.b32 %r1153, %r315, -2147483648;
add.s32 %r1154, %r314, %r330;
mul.wide.s32 %rd949, %r1154, 4;
add.s64 %rd950, %rd2, %rd949;
st.global.u32 [%rd950], %r1153;

BB95_185:
add.s32 %r1155, %r314, 128;
setp.ge.s32	%p111, %r1155, %r247;
@%p111 bra BB95_187;

xor.b32 %r1156, %r316, -2147483648;
add.s32 %r1157, %r314, %r331;
add.s32 %r1158, %r1157, 128;
mul.wide.s32 %rd952, %r1158, 4;
add.s64 %rd953, %rd2, %rd952;
st.global.u32 [%rd953], %r1156;

BB95_187:
add.s32 %r1159, %r314, 256;
setp.ge.s32	%p112, %r1159, %r247;
@%p112 bra BB95_189;

xor.b32 %r1160, %r317, -2147483648;
add.s32 %r1161, %r314, %r332;
add.s32 %r1162, %r1161, 256;
mul.wide.s32 %rd955, %r1162, 4;
add.s64 %rd956, %rd2, %rd955;
st.global.u32 [%rd956], %r1160;

BB95_189:
add.s32 %r1163, %r314, 384;
setp.ge.s32	%p113, %r1163, %r247;
@%p113 bra BB95_191;

xor.b32 %r1164, %r318, -2147483648;
add.s32 %r1165, %r314, %r333;
add.s32 %r1166, %r1165, 384;
mul.wide.s32 %rd958, %r1166, 4;
add.s64 %rd959, %rd2, %rd958;
st.global.u32 [%rd959], %r1164;

BB95_191:
add.s32 %r1167, %r314, 512;
setp.ge.s32	%p114, %r1167, %r247;
@%p114 bra BB95_193;

xor.b32 %r1168, %r319, -2147483648;
add.s32 %r1169, %r314, %r334;
add.s32 %r1170, %r1169, 512;
mul.wide.s32 %rd961, %r1170, 4;
add.s64 %rd962, %rd2, %rd961;
st.global.u32 [%rd962], %r1168;

BB95_193:
add.s32 %r1171, %r314, 640;
setp.ge.s32	%p115, %r1171, %r247;
@%p115 bra BB95_195;

xor.b32 %r1172, %r320, -2147483648;
add.s32 %r1173, %r314, %r335;
add.s32 %r1174, %r1173, 640;
mul.wide.s32 %rd964, %r1174, 4;
add.s64 %rd965, %rd2, %rd964;
st.global.u32 [%rd965], %r1172;

BB95_195:
add.s32 %r1175, %r314, 768;
setp.ge.s32	%p116, %r1175, %r247;
@%p116 bra BB95_197;

xor.b32 %r1176, %r321, -2147483648;
add.s32 %r1177, %r314, %r336;
add.s32 %r1178, %r1177, 768;
mul.wide.s32 %rd967, %r1178, 4;
add.s64 %rd968, %rd2, %rd967;
st.global.u32 [%rd968], %r1176;

BB95_197:
add.s32 %r1179, %r314, 896;
setp.ge.s32	%p117, %r1179, %r247;
@%p117 bra BB95_199;

xor.b32 %r1180, %r322, -2147483648;
add.s32 %r1181, %r314, %r337;
add.s32 %r1182, %r1181, 896;
mul.wide.s32 %rd970, %r1182, 4;
add.s64 %rd971, %rd2, %rd970;
st.global.u32 [%rd971], %r1180;

BB95_199:
add.s32 %r1183, %r314, 1024;
setp.ge.s32	%p118, %r1183, %r247;
@%p118 bra BB95_201;

xor.b32 %r1184, %r323, -2147483648;
add.s32 %r1185, %r314, %r338;
add.s32 %r1186, %r1185, 1024;
mul.wide.s32 %rd973, %r1186, 4;
add.s64 %rd974, %rd2, %rd973;
st.global.u32 [%rd974], %r1184;

BB95_201:
add.s32 %r1187, %r314, 1152;
setp.ge.s32	%p119, %r1187, %r247;
@%p119 bra BB95_203;

xor.b32 %r1188, %r324, -2147483648;
add.s32 %r1189, %r314, %r339;
add.s32 %r1190, %r1189, 1152;
mul.wide.s32 %rd976, %r1190, 4;
add.s64 %rd977, %rd2, %rd976;
st.global.u32 [%rd977], %r1188;

BB95_203:
add.s32 %r1191, %r314, 1280;
setp.ge.s32	%p120, %r1191, %r247;
@%p120 bra BB95_205;

xor.b32 %r1192, %r325, -2147483648;
add.s32 %r1193, %r314, %r340;
add.s32 %r1194, %r1193, 1280;
mul.wide.s32 %rd979, %r1194, 4;
add.s64 %rd980, %rd2, %rd979;
st.global.u32 [%rd980], %r1192;

BB95_205:
add.s32 %r1195, %r314, 1408;
setp.ge.s32	%p121, %r1195, %r247;
@%p121 bra BB95_207;

xor.b32 %r1196, %r326, -2147483648;
add.s32 %r1197, %r314, %r341;
add.s32 %r1198, %r1197, 1408;
mul.wide.s32 %rd982, %r1198, 4;
add.s64 %rd983, %rd2, %rd982;
st.global.u32 [%rd983], %r1196;

BB95_207:
add.s32 %r1199, %r314, 1536;
setp.ge.s32	%p122, %r1199, %r247;
@%p122 bra BB95_209;

xor.b32 %r1200, %r327, -2147483648;
add.s32 %r1201, %r314, %r342;
add.s32 %r1202, %r1201, 1536;
mul.wide.s32 %rd985, %r1202, 4;
add.s64 %rd986, %rd2, %rd985;
st.global.u32 [%rd986], %r1200;

BB95_209:
add.s32 %r1203, %r314, 1664;
setp.ge.s32	%p123, %r1203, %r247;
@%p123 bra BB95_211;

xor.b32 %r1204, %r328, -2147483648;
add.s32 %r1205, %r314, %r343;
add.s32 %r1206, %r1205, 1664;
mul.wide.s32 %rd988, %r1206, 4;
add.s64 %rd989, %rd2, %rd988;
st.global.u32 [%rd989], %r1204;

BB95_211:
setp.gt.s32	%p5, %r248, 0;
bar.sync 0;
@!%p5 bra BB95_213;
bra.uni BB95_212;

BB95_212:
mul.lo.s32 %r1299, %r10, 15;
cvt.s64.s32	%rd991, %r1299;
add.s64 %rd992, %rd991, %rd95;
shl.b64 %rd993, %rd992, 2;
add.s64 %rd990, %rd136, %rd993;

	ld.global.nc.u32 %r1374, [%rd990];


BB95_213:
@%p88 bra BB95_215;

mad.lo.s32 %r1212, %r10, 15, 1;
cvt.s64.s32	%rd995, %r1212;
add.s64 %rd996, %rd995, %rd95;
shl.b64 %rd997, %rd996, 2;
add.s64 %rd994, %rd136, %rd997;

	ld.global.nc.u32 %r1375, [%rd994];


BB95_215:
@%p89 bra BB95_217;

mad.lo.s32 %r1215, %r10, 15, 2;
cvt.s64.s32	%rd999, %r1215;
add.s64 %rd1000, %rd999, %rd95;
shl.b64 %rd1001, %rd1000, 2;
add.s64 %rd998, %rd136, %rd1001;

	ld.global.nc.u32 %r1376, [%rd998];


BB95_217:
@%p90 bra BB95_219;

mad.lo.s32 %r1218, %r10, 15, 3;
cvt.s64.s32	%rd1003, %r1218;
add.s64 %rd1004, %rd1003, %rd95;
shl.b64 %rd1005, %rd1004, 2;
add.s64 %rd1002, %rd136, %rd1005;

	ld.global.nc.u32 %r1377, [%rd1002];


BB95_219:
@%p91 bra BB95_221;

mad.lo.s32 %r1221, %r10, 15, 4;
cvt.s64.s32	%rd1007, %r1221;
add.s64 %rd1008, %rd1007, %rd95;
shl.b64 %rd1009, %rd1008, 2;
add.s64 %rd1006, %rd136, %rd1009;

	ld.global.nc.u32 %r1378, [%rd1006];


BB95_221:
@%p92 bra BB95_223;

mad.lo.s32 %r1224, %r10, 15, 5;
cvt.s64.s32	%rd1011, %r1224;
add.s64 %rd1012, %rd1011, %rd95;
shl.b64 %rd1013, %rd1012, 2;
add.s64 %rd1010, %rd136, %rd1013;

	ld.global.nc.u32 %r1379, [%rd1010];


BB95_223:
@%p93 bra BB95_225;

mad.lo.s32 %r1227, %r10, 15, 6;
cvt.s64.s32	%rd1015, %r1227;
add.s64 %rd1016, %rd1015, %rd95;
shl.b64 %rd1017, %rd1016, 2;
add.s64 %rd1014, %rd136, %rd1017;

	ld.global.nc.u32 %r1380, [%rd1014];


BB95_225:
@%p94 bra BB95_227;

mad.lo.s32 %r1230, %r10, 15, 7;
cvt.s64.s32	%rd1019, %r1230;
add.s64 %rd1020, %rd1019, %rd95;
shl.b64 %rd1021, %rd1020, 2;
add.s64 %rd1018, %rd136, %rd1021;

	ld.global.nc.u32 %r1381, [%rd1018];


BB95_227:
@%p95 bra BB95_229;

mad.lo.s32 %r1233, %r10, 15, 8;
cvt.s64.s32	%rd1023, %r1233;
add.s64 %rd1024, %rd1023, %rd95;
shl.b64 %rd1025, %rd1024, 2;
add.s64 %rd1022, %rd136, %rd1025;

	ld.global.nc.u32 %r1382, [%rd1022];


BB95_229:
@%p96 bra BB95_231;

mad.lo.s32 %r1236, %r10, 15, 9;
cvt.s64.s32	%rd1027, %r1236;
add.s64 %rd1028, %rd1027, %rd95;
shl.b64 %rd1029, %rd1028, 2;
add.s64 %rd1026, %rd136, %rd1029;

	ld.global.nc.u32 %r1383, [%rd1026];


BB95_231:
@%p97 bra BB95_233;

mad.lo.s32 %r1239, %r10, 15, 10;
cvt.s64.s32	%rd1031, %r1239;
add.s64 %rd1032, %rd1031, %rd95;
shl.b64 %rd1033, %rd1032, 2;
add.s64 %rd1030, %rd136, %rd1033;

	ld.global.nc.u32 %r1384, [%rd1030];


BB95_233:
@%p98 bra BB95_235;

mad.lo.s32 %r1242, %r10, 15, 11;
cvt.s64.s32	%rd1035, %r1242;
add.s64 %rd1036, %rd1035, %rd95;
shl.b64 %rd1037, %rd1036, 2;
add.s64 %rd1034, %rd136, %rd1037;

	ld.global.nc.u32 %r1385, [%rd1034];


BB95_235:
@%p99 bra BB95_237;

mad.lo.s32 %r1245, %r10, 15, 12;
cvt.s64.s32	%rd1039, %r1245;
add.s64 %rd1040, %rd1039, %rd95;
shl.b64 %rd1041, %rd1040, 2;
add.s64 %rd1038, %rd136, %rd1041;

	ld.global.nc.u32 %r1386, [%rd1038];


BB95_237:
@%p100 bra BB95_239;

mad.lo.s32 %r1248, %r10, 15, 13;
cvt.s64.s32	%rd1043, %r1248;
add.s64 %rd1044, %rd1043, %rd95;
shl.b64 %rd1045, %rd1044, 2;
add.s64 %rd1042, %rd136, %rd1045;

	ld.global.nc.u32 %r1387, [%rd1042];


BB95_239:
@%p101 bra BB95_241;

mad.lo.s32 %r1251, %r10, 15, 14;
cvt.s64.s32	%rd1047, %r1251;
add.s64 %rd1048, %rd1047, %rd95;
shl.b64 %rd1049, %rd1048, 2;
add.s64 %rd1046, %rd136, %rd1049;

	ld.global.nc.u32 %r1388, [%rd1046];


BB95_241:
setp.lt.s32	%p6, %r10, %r247;
bar.sync 0;
st.shared.u32 [%rd119], %r1374;
st.shared.u32 [%rd120], %r1375;
st.shared.u32 [%rd121], %r1376;
st.shared.u32 [%rd122], %r1377;
st.shared.u32 [%rd123], %r1378;
st.shared.u32 [%rd124], %r1379;
st.shared.u32 [%rd125], %r1380;
st.shared.u32 [%rd126], %r1381;
st.shared.u32 [%rd127], %r1382;
st.shared.u32 [%rd128], %r1383;
st.shared.u32 [%rd129], %r1384;
st.shared.u32 [%rd130], %r1385;
st.shared.u32 [%rd131], %r1386;
st.shared.u32 [%rd132], %r1387;
st.shared.u32 [%rd133], %r1388;
bar.sync 0;
ld.shared.u32 %r375, [%rd914+584];
ld.shared.u32 %r376, [%rd914+1096];
ld.shared.u32 %r377, [%rd914+1608];
ld.shared.u32 %r378, [%rd914+2120];
ld.shared.u32 %r379, [%rd914+2632];
ld.shared.u32 %r380, [%rd914+3144];
ld.shared.u32 %r381, [%rd914+3656];
ld.shared.u32 %r382, [%rd914+4168];
ld.shared.u32 %r383, [%rd914+4680];
ld.shared.u32 %r384, [%rd914+5192];
ld.shared.u32 %r385, [%rd914+5704];
ld.shared.u32 %r386, [%rd914+6216];
ld.shared.u32 %r387, [%rd914+6728];
ld.shared.u32 %r388, [%rd914+7240];
@!%p6 bra BB95_243;
bra.uni BB95_242;

BB95_242:
ld.shared.u32 %r1253, [%rd914+72];
add.s32 %r1254, %r10, %r329;
mul.wide.s32 %rd1057, %r1254, 4;
add.s64 %rd1058, %rd1, %rd1057;
st.global.u32 [%rd1058], %r1253;

BB95_243:
@%p110 bra BB95_245;

add.s32 %r1255, %r314, %r330;
mul.wide.s32 %rd1060, %r1255, 4;
add.s64 %rd1061, %rd1, %rd1060;
st.global.u32 [%rd1061], %r375;

BB95_245:
@%p111 bra BB95_247;

add.s32 %r1257, %r314, %r331;
add.s32 %r1258, %r1257, 128;
mul.wide.s32 %rd1063, %r1258, 4;
add.s64 %rd1064, %rd1, %rd1063;
st.global.u32 [%rd1064], %r376;

BB95_247:
@%p112 bra BB95_249;

add.s32 %r1260, %r314, %r332;
add.s32 %r1261, %r1260, 256;
mul.wide.s32 %rd1066, %r1261, 4;
add.s64 %rd1067, %rd1, %rd1066;
st.global.u32 [%rd1067], %r377;

BB95_249:
@%p113 bra BB95_251;

add.s32 %r1263, %r314, %r333;
add.s32 %r1264, %r1263, 384;
mul.wide.s32 %rd1069, %r1264, 4;
add.s64 %rd1070, %rd1, %rd1069;
st.global.u32 [%rd1070], %r378;

BB95_251:
@%p114 bra BB95_253;

add.s32 %r1266, %r314, %r334;
add.s32 %r1267, %r1266, 512;
mul.wide.s32 %rd1072, %r1267, 4;
add.s64 %rd1073, %rd1, %rd1072;
st.global.u32 [%rd1073], %r379;

BB95_253:
@%p115 bra BB95_255;

add.s32 %r1269, %r314, %r335;
add.s32 %r1270, %r1269, 640;
mul.wide.s32 %rd1075, %r1270, 4;
add.s64 %rd1076, %rd1, %rd1075;
st.global.u32 [%rd1076], %r380;

BB95_255:
@%p116 bra BB95_257;

add.s32 %r1272, %r314, %r336;
add.s32 %r1273, %r1272, 768;
mul.wide.s32 %rd1078, %r1273, 4;
add.s64 %rd1079, %rd1, %rd1078;
st.global.u32 [%rd1079], %r381;

BB95_257:
@%p117 bra BB95_259;

add.s32 %r1275, %r314, %r337;
add.s32 %r1276, %r1275, 896;
mul.wide.s32 %rd1081, %r1276, 4;
add.s64 %rd1082, %rd1, %rd1081;
st.global.u32 [%rd1082], %r382;

BB95_259:
@%p118 bra BB95_261;

add.s32 %r1278, %r314, %r338;
add.s32 %r1279, %r1278, 1024;
mul.wide.s32 %rd1084, %r1279, 4;
add.s64 %rd1085, %rd1, %rd1084;
st.global.u32 [%rd1085], %r383;

BB95_261:
@%p119 bra BB95_263;

add.s32 %r1281, %r314, %r339;
add.s32 %r1282, %r1281, 1152;
mul.wide.s32 %rd1087, %r1282, 4;
add.s64 %rd1088, %rd1, %rd1087;
st.global.u32 [%rd1088], %r384;

BB95_263:
@%p120 bra BB95_265;

add.s32 %r1284, %r314, %r340;
add.s32 %r1285, %r1284, 1280;
mul.wide.s32 %rd1090, %r1285, 4;
add.s64 %rd1091, %rd1, %rd1090;
st.global.u32 [%rd1091], %r385;

BB95_265:
@%p121 bra BB95_267;

add.s32 %r1287, %r314, %r341;
add.s32 %r1288, %r1287, 1408;
mul.wide.s32 %rd1093, %r1288, 4;
add.s64 %rd1094, %rd1, %rd1093;
st.global.u32 [%rd1094], %r386;

BB95_267:
@%p122 bra BB95_269;

add.s32 %r1290, %r314, %r342;
add.s32 %r1291, %r1290, 1536;
mul.wide.s32 %rd1096, %r1291, 4;
add.s64 %rd1097, %rd1, %rd1096;
st.global.u32 [%rd1097], %r387;

BB95_269:
@%p123 bra BB95_271;

add.s32 %r1293, %r314, %r343;
add.s32 %r1294, %r1293, 1664;
mul.wide.s32 %rd1099, %r1294, 4;
add.s64 %rd1100, %rd1, %rd1099;
st.global.u32 [%rd1100], %r388;

BB95_271:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE(
.param .u64 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_0,
.param .u64 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_1,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_2,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_3,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_4,
.param .u8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_5,
.param .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6[36]
)
.maxntid 128, 1, 1
{
.reg .pred %p<18>;
.reg .b16 %rs<95>;
.reg .b32 %r<357>;
.reg .b64 %rd<272>;

	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE$__cuda_local_var_232292_74_non_const_temp_storage[4224];

ld.param.u64 %rd27, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_0];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_1];
ld.param.u32 %r79, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_3];
ld.param.u32 %r80, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_4];
ld.param.u32 %r89, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+32];
ld.param.u32 %r88, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+28];
ld.param.u32 %r86, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+20];
ld.param.u32 %r85, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+16];
ld.param.u32 %r84, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+12];
ld.param.u32 %r83, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+8];
ld.param.u32 %r81, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6];
ld.param.u32 %r82, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+4];
mov.u32 %r1, %ctaid.x;
setp.lt.s32	%p3, %r1, %r82;
@%p3 bra BB96_3;
bra.uni BB96_1;

BB96_3:
mul.lo.s32 %r346, %r1, %r83;
add.s32 %r333, %r346, %r83;
bra.uni BB96_4;

BB96_1:
mov.u32 %r333, %r89;
mov.u32 %r346, %r88;
setp.ge.s32	%p4, %r1, %r81;
@%p4 bra BB96_4;

mad.lo.s32 %r346, %r1, %r84, %r85;
add.s32 %r90, %r346, %r84;
min.s32 %r333, %r90, %r86;

BB96_4:
mov.u32 %r8, %r346;
mov.u32 %r99, %tid.x;
mul.wide.u32 %rd29, %r99, 4;
mov.u64 %rd30, _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE$__cuda_local_var_232292_74_non_const_temp_storage;
add.s64 %rd31, %rd30, %rd29;
mov.u32 %r355, 0;
st.shared.u32 [%rd31], %r355;
st.shared.u32 [%rd31+512], %r355;
st.shared.u32 [%rd31+1024], %r355;
st.shared.u32 [%rd31+1536], %r355;
st.shared.u32 [%rd31+2048], %r355;
st.shared.u32 [%rd31+2560], %r355;
st.shared.u32 [%rd31+3072], %r355;
st.shared.u32 [%rd31+3584], %r355;
add.s32 %r100, %r8, 32256;
setp.gt.s32	%p5, %r100, %r333;
mov.u32 %r351, %r355;
mov.u32 %r350, %r355;
mov.u32 %r349, %r355;
mov.u32 %r348, %r355;
mov.u32 %r354, %r355;
mov.u32 %r353, %r355;
mov.u32 %r352, %r355;
mov.u32 %r345, %r8;
@%p5 bra BB96_13;

add.s32 %r335, %r8, 31360;
mov.u32 %r355, 0;
mov.u32 %r351, %r355;
mov.u32 %r350, %r355;
mov.u32 %r349, %r355;
mov.u32 %r348, %r355;
mov.u32 %r354, %r355;
mov.u32 %r353, %r355;
mov.u32 %r352, %r355;
mov.u32 %r334, %r355;

BB96_6:
mov.u32 %r20, %r335;
add.s32 %r111, %r8, %r334;
mul.wide.s32 %rd32, %r99, 8;
add.s64 %rd33, %rd27, %rd32;
mul.wide.s32 %rd34, %r111, 8;
add.s64 %rd270, %rd33, %rd34;
mov.u32 %r336, -36;

BB96_7:

	ld.global.nc.u64 %rd35, [%rd270];

	add.s64 %rd38, %rd270, 1024;

	ld.global.nc.u64 %rd37, [%rd38];

	add.s64 %rd40, %rd270, 2048;

	ld.global.nc.u64 %rd39, [%rd40];

	add.s64 %rd42, %rd270, 3072;

	ld.global.nc.u64 %rd41, [%rd42];

	add.s64 %rd44, %rd270, 4096;

	ld.global.nc.u64 %rd43, [%rd44];

	add.s64 %rd46, %rd270, 5120;

	ld.global.nc.u64 %rd45, [%rd46];

	add.s64 %rd48, %rd270, 6144;

	ld.global.nc.u64 %rd47, [%rd48];

	bar.sync 0;
xor.b64 %rd49, %rd35, -9223372036854775808;
shr.u64 %rd50, %rd49, %r79;
mov.u64 %rd51, 1;
shl.b64 %rd52, %rd51, %r80;
add.s64 %rd53, %rd52, 4294967295;
and.b64 %rd54, %rd53, %rd50;
and.b64 %rd55, %rd54, 3;
shl.b64 %rd56, %rd54, 7;
and.b64 %rd57, %rd56, 549755813376;
add.s64 %rd59, %rd30, %rd57;
add.s64 %rd61, %rd59, %rd29;
add.s64 %rd62, %rd61, %rd55;
ld.shared.u8 %rs1, [%rd62];
add.s16 %rs2, %rs1, 1;
st.shared.u8 [%rd62], %rs2;
xor.b64 %rd63, %rd37, -9223372036854775808;
shr.u64 %rd64, %rd63, %r79;
and.b64 %rd65, %rd53, %rd64;
and.b64 %rd66, %rd65, 3;
shl.b64 %rd67, %rd65, 7;
and.b64 %rd68, %rd67, 549755813376;
add.s64 %rd69, %rd30, %rd68;
add.s64 %rd70, %rd69, %rd29;
add.s64 %rd71, %rd70, %rd66;
ld.shared.u8 %rs3, [%rd71];
add.s16 %rs4, %rs3, 1;
st.shared.u8 [%rd71], %rs4;
xor.b64 %rd72, %rd39, -9223372036854775808;
shr.u64 %rd73, %rd72, %r79;
and.b64 %rd74, %rd53, %rd73;
and.b64 %rd75, %rd74, 3;
shl.b64 %rd76, %rd74, 7;
and.b64 %rd77, %rd76, 549755813376;
add.s64 %rd78, %rd30, %rd77;
add.s64 %rd79, %rd78, %rd29;
add.s64 %rd80, %rd79, %rd75;
ld.shared.u8 %rs5, [%rd80];
add.s16 %rs6, %rs5, 1;
st.shared.u8 [%rd80], %rs6;
xor.b64 %rd81, %rd41, -9223372036854775808;
shr.u64 %rd82, %rd81, %r79;
and.b64 %rd83, %rd53, %rd82;
and.b64 %rd84, %rd83, 3;
shl.b64 %rd85, %rd83, 7;
and.b64 %rd86, %rd85, 549755813376;
add.s64 %rd87, %rd30, %rd86;
add.s64 %rd88, %rd87, %rd29;
add.s64 %rd89, %rd88, %rd84;
ld.shared.u8 %rs7, [%rd89];
add.s16 %rs8, %rs7, 1;
st.shared.u8 [%rd89], %rs8;
xor.b64 %rd90, %rd43, -9223372036854775808;
shr.u64 %rd91, %rd90, %r79;
and.b64 %rd92, %rd53, %rd91;
and.b64 %rd93, %rd92, 3;
shl.b64 %rd94, %rd92, 7;
and.b64 %rd95, %rd94, 549755813376;
add.s64 %rd96, %rd30, %rd95;
add.s64 %rd97, %rd96, %rd29;
add.s64 %rd98, %rd97, %rd93;
ld.shared.u8 %rs9, [%rd98];
add.s16 %rs10, %rs9, 1;
st.shared.u8 [%rd98], %rs10;
xor.b64 %rd99, %rd45, -9223372036854775808;
shr.u64 %rd100, %rd99, %r79;
and.b64 %rd101, %rd53, %rd100;
and.b64 %rd102, %rd101, 3;
shl.b64 %rd103, %rd101, 7;
and.b64 %rd104, %rd103, 549755813376;
add.s64 %rd105, %rd30, %rd104;
add.s64 %rd106, %rd105, %rd29;
add.s64 %rd107, %rd106, %rd102;
ld.shared.u8 %rs11, [%rd107];
add.s16 %rs12, %rs11, 1;
st.shared.u8 [%rd107], %rs12;
xor.b64 %rd108, %rd47, -9223372036854775808;
shr.u64 %rd109, %rd108, %r79;
and.b64 %rd110, %rd53, %rd109;
and.b64 %rd111, %rd110, 3;
shl.b64 %rd112, %rd110, 7;
and.b64 %rd113, %rd112, 549755813376;
add.s64 %rd114, %rd30, %rd113;
add.s64 %rd115, %rd114, %rd29;
add.s64 %rd116, %rd115, %rd111;
ld.shared.u8 %rs13, [%rd116];
add.s16 %rs14, %rs13, 1;
st.shared.u8 [%rd116], %rs14;
add.s64 %rd270, %rd270, 7168;
add.s32 %r336, %r336, 1;
setp.ne.s32	%p6, %r336, 0;
@%p6 bra BB96_7;

setp.lt.u32	%p1, %r99, 256;
bar.sync 0;
@!%p1 bra BB96_10;
bra.uni BB96_9;

BB96_9:
shr.u32 %r116, %r99, 5;
and.b32 %r117, %r99, 31;
mul.wide.u32 %rd117, %r116, 512;
add.s64 %rd119, %rd30, %rd117;
mul.wide.u32 %rd120, %r117, 4;
add.s64 %rd121, %rd119, %rd120;
ld.shared.v4.u8 {%rs15, %rs16, %rs17, %rs18}, [%rd121];
cvt.u32.u16	%r118, %rs18;
cvt.u32.u16	%r119, %rs17;
cvt.u32.u16	%r120, %rs16;
cvt.u32.u16	%r121, %rs15;
add.s32 %r122, %r351, %r121;
add.s32 %r123, %r350, %r120;
add.s32 %r124, %r349, %r119;
add.s32 %r125, %r348, %r118;
ld.shared.v4.u8 {%rs19, %rs20, %rs21, %rs22}, [%rd121+128];
cvt.u32.u16	%r126, %rs22;
cvt.u32.u16	%r127, %rs21;
cvt.u32.u16	%r128, %rs20;
cvt.u32.u16	%r129, %rs19;
add.s32 %r130, %r122, %r129;
add.s32 %r131, %r123, %r128;
add.s32 %r132, %r124, %r127;
add.s32 %r133, %r125, %r126;
ld.shared.v4.u8 {%rs23, %rs24, %rs25, %rs26}, [%rd121+256];
cvt.u32.u16	%r134, %rs26;
cvt.u32.u16	%r135, %rs25;
cvt.u32.u16	%r136, %rs24;
cvt.u32.u16	%r137, %rs23;
add.s32 %r138, %r130, %r137;
add.s32 %r139, %r131, %r136;
add.s32 %r140, %r132, %r135;
add.s32 %r141, %r133, %r134;
ld.shared.v4.u8 {%rs27, %rs28, %rs29, %rs30}, [%rd121+384];
cvt.u32.u16	%r142, %rs30;
cvt.u32.u16	%r143, %rs29;
cvt.u32.u16	%r144, %rs28;
cvt.u32.u16	%r145, %rs27;
add.s32 %r351, %r138, %r145;
add.s32 %r350, %r139, %r144;
add.s32 %r349, %r140, %r143;
add.s32 %r348, %r141, %r142;

BB96_10:
shr.u32 %r147, %r99, 5;
add.s32 %r148, %r147, 4;
setp.gt.u32	%p7, %r148, 7;
@%p7 bra BB96_12;

and.b32 %r151, %r99, 31;
mul.wide.u32 %rd122, %r147, 512;
add.s64 %rd124, %rd30, %rd122;
mul.wide.u32 %rd125, %r151, 4;
add.s64 %rd126, %rd124, %rd125;
ld.shared.v4.u8 {%rs31, %rs32, %rs33, %rs34}, [%rd126+2048];
cvt.u32.u16	%r152, %rs34;
cvt.u32.u16	%r153, %rs33;
cvt.u32.u16	%r154, %rs32;
cvt.u32.u16	%r155, %rs31;
add.s32 %r156, %r354, %r155;
add.s32 %r157, %r353, %r154;
add.s32 %r158, %r352, %r153;
add.s32 %r159, %r355, %r152;
ld.shared.v4.u8 {%rs35, %rs36, %rs37, %rs38}, [%rd126+2176];
cvt.u32.u16	%r160, %rs38;
cvt.u32.u16	%r161, %rs37;
cvt.u32.u16	%r162, %rs36;
cvt.u32.u16	%r163, %rs35;
add.s32 %r164, %r156, %r163;
add.s32 %r165, %r157, %r162;
add.s32 %r166, %r158, %r161;
add.s32 %r167, %r159, %r160;
ld.shared.v4.u8 {%rs39, %rs40, %rs41, %rs42}, [%rd126+2304];
cvt.u32.u16	%r168, %rs42;
cvt.u32.u16	%r169, %rs41;
cvt.u32.u16	%r170, %rs40;
cvt.u32.u16	%r171, %rs39;
add.s32 %r172, %r164, %r171;
add.s32 %r173, %r165, %r170;
add.s32 %r174, %r166, %r169;
add.s32 %r175, %r167, %r168;
ld.shared.v4.u8 {%rs43, %rs44, %rs45, %rs46}, [%rd126+2432];
cvt.u32.u16	%r176, %rs46;
cvt.u32.u16	%r177, %rs45;
cvt.u32.u16	%r178, %rs44;
cvt.u32.u16	%r179, %rs43;
add.s32 %r354, %r172, %r179;
add.s32 %r353, %r173, %r178;
add.s32 %r352, %r174, %r177;
add.s32 %r355, %r175, %r176;

BB96_12:
bar.sync 0;
mov.u32 %r181, 0;
st.shared.u32 [%rd31], %r181;
st.shared.u32 [%rd31+512], %r181;
st.shared.u32 [%rd31+1024], %r181;
st.shared.u32 [%rd31+1536], %r181;
st.shared.u32 [%rd31+2048], %r181;
st.shared.u32 [%rd31+2560], %r181;
st.shared.u32 [%rd31+3072], %r181;
st.shared.u32 [%rd31+3584], %r181;
add.s32 %r182, %r20, 33152;
add.s32 %r335, %r20, 32256;
add.s32 %r334, %r334, 32256;
add.s32 %r41, %r20, 896;
setp.le.s32	%p8, %r182, %r333;
mov.u32 %r345, %r41;
@%p8 bra BB96_6;

BB96_13:
mov.u32 %r342, %r345;
add.s32 %r344, %r342, 896;
setp.gt.s32	%p9, %r344, %r333;
@%p9 bra BB96_16;

cvt.u64.u32	%rd11, %r99;
shl.b64 %rd177, %rd11, 2;
mov.u32 %r343, %r342;

BB96_15:
mov.u32 %r340, %r344;
mov.u32 %r53, %r343;
mov.u32 %r343, %r340;
cvt.s64.s32	%rd144, %r99;
cvt.s64.s32	%rd145, %r53;
add.s64 %rd146, %rd144, %rd145;
shl.b64 %rd147, %rd146, 3;
add.s64 %rd131, %rd27, %rd147;

	ld.global.nc.u64 %rd130, [%rd131];

	add.s32 %r185, %r99, 128;
cvt.s64.s32	%rd148, %r185;
add.s64 %rd149, %rd148, %rd145;
shl.b64 %rd150, %rd149, 3;
add.s64 %rd133, %rd27, %rd150;

	ld.global.nc.u64 %rd132, [%rd133];

	add.s32 %r186, %r99, 256;
cvt.s64.s32	%rd151, %r186;
add.s64 %rd152, %rd151, %rd145;
shl.b64 %rd153, %rd152, 3;
add.s64 %rd135, %rd27, %rd153;

	ld.global.nc.u64 %rd134, [%rd135];

	add.s32 %r187, %r99, 384;
cvt.s64.s32	%rd154, %r187;
add.s64 %rd155, %rd154, %rd145;
shl.b64 %rd156, %rd155, 3;
add.s64 %rd137, %rd27, %rd156;

	ld.global.nc.u64 %rd136, [%rd137];

	add.s32 %r188, %r99, 512;
cvt.s64.s32	%rd157, %r188;
add.s64 %rd158, %rd157, %rd145;
shl.b64 %rd159, %rd158, 3;
add.s64 %rd139, %rd27, %rd159;

	ld.global.nc.u64 %rd138, [%rd139];

	add.s32 %r189, %r99, 640;
cvt.s64.s32	%rd160, %r189;
add.s64 %rd161, %rd160, %rd145;
shl.b64 %rd162, %rd161, 3;
add.s64 %rd141, %rd27, %rd162;

	ld.global.nc.u64 %rd140, [%rd141];

	add.s32 %r190, %r99, 768;
cvt.s64.s32	%rd163, %r190;
add.s64 %rd164, %rd163, %rd145;
shl.b64 %rd165, %rd164, 3;
add.s64 %rd143, %rd27, %rd165;

	ld.global.nc.u64 %rd142, [%rd143];

	bar.sync 0;
xor.b64 %rd166, %rd130, -9223372036854775808;
shr.u64 %rd167, %rd166, %r79;
mov.u64 %rd168, 1;
shl.b64 %rd169, %rd168, %r80;
add.s64 %rd170, %rd169, 4294967295;
and.b64 %rd171, %rd170, %rd167;
and.b64 %rd172, %rd171, 3;
shl.b64 %rd173, %rd171, 7;
and.b64 %rd174, %rd173, 549755813376;
add.s64 %rd176, %rd30, %rd174;
add.s64 %rd178, %rd176, %rd177;
add.s64 %rd179, %rd178, %rd172;
ld.shared.u8 %rs47, [%rd179];
add.s16 %rs48, %rs47, 1;
st.shared.u8 [%rd179], %rs48;
xor.b64 %rd180, %rd132, -9223372036854775808;
shr.u64 %rd181, %rd180, %r79;
and.b64 %rd182, %rd170, %rd181;
and.b64 %rd183, %rd182, 3;
shl.b64 %rd184, %rd182, 7;
and.b64 %rd185, %rd184, 549755813376;
add.s64 %rd186, %rd30, %rd185;
add.s64 %rd187, %rd186, %rd177;
add.s64 %rd188, %rd187, %rd183;
ld.shared.u8 %rs49, [%rd188];
add.s16 %rs50, %rs49, 1;
st.shared.u8 [%rd188], %rs50;
xor.b64 %rd189, %rd134, -9223372036854775808;
shr.u64 %rd190, %rd189, %r79;
and.b64 %rd191, %rd170, %rd190;
and.b64 %rd192, %rd191, 3;
shl.b64 %rd193, %rd191, 7;
and.b64 %rd194, %rd193, 549755813376;
add.s64 %rd195, %rd30, %rd194;
add.s64 %rd196, %rd195, %rd177;
add.s64 %rd197, %rd196, %rd192;
ld.shared.u8 %rs51, [%rd197];
add.s16 %rs52, %rs51, 1;
st.shared.u8 [%rd197], %rs52;
xor.b64 %rd198, %rd136, -9223372036854775808;
shr.u64 %rd199, %rd198, %r79;
and.b64 %rd200, %rd170, %rd199;
and.b64 %rd201, %rd200, 3;
shl.b64 %rd202, %rd200, 7;
and.b64 %rd203, %rd202, 549755813376;
add.s64 %rd204, %rd30, %rd203;
add.s64 %rd205, %rd204, %rd177;
add.s64 %rd206, %rd205, %rd201;
ld.shared.u8 %rs53, [%rd206];
add.s16 %rs54, %rs53, 1;
st.shared.u8 [%rd206], %rs54;
xor.b64 %rd207, %rd138, -9223372036854775808;
shr.u64 %rd208, %rd207, %r79;
and.b64 %rd209, %rd170, %rd208;
and.b64 %rd210, %rd209, 3;
shl.b64 %rd211, %rd209, 7;
and.b64 %rd212, %rd211, 549755813376;
add.s64 %rd213, %rd30, %rd212;
add.s64 %rd214, %rd213, %rd177;
add.s64 %rd215, %rd214, %rd210;
ld.shared.u8 %rs55, [%rd215];
add.s16 %rs56, %rs55, 1;
st.shared.u8 [%rd215], %rs56;
xor.b64 %rd216, %rd140, -9223372036854775808;
shr.u64 %rd217, %rd216, %r79;
and.b64 %rd218, %rd170, %rd217;
and.b64 %rd219, %rd218, 3;
shl.b64 %rd220, %rd218, 7;
and.b64 %rd221, %rd220, 549755813376;
add.s64 %rd222, %rd30, %rd221;
add.s64 %rd223, %rd222, %rd177;
add.s64 %rd224, %rd223, %rd219;
ld.shared.u8 %rs57, [%rd224];
add.s16 %rs58, %rs57, 1;
st.shared.u8 [%rd224], %rs58;
xor.b64 %rd225, %rd142, -9223372036854775808;
shr.u64 %rd226, %rd225, %r79;
and.b64 %rd227, %rd170, %rd226;
and.b64 %rd228, %rd227, 3;
shl.b64 %rd229, %rd227, 7;
and.b64 %rd230, %rd229, 549755813376;
add.s64 %rd231, %rd30, %rd230;
add.s64 %rd232, %rd231, %rd177;
add.s64 %rd233, %rd232, %rd228;
ld.shared.u8 %rs59, [%rd233];
add.s16 %rs60, %rs59, 1;
st.shared.u8 [%rd233], %rs60;
add.s32 %r344, %r343, 896;
setp.le.s32	%p10, %r344, %r333;
mov.u32 %r342, %r343;
@%p10 bra BB96_15;

BB96_16:
add.s32 %r347, %r99, %r342;
setp.ge.s32	%p11, %r347, %r333;
@%p11 bra BB96_19;

mov.u64 %rd234, 1;
shl.b64 %rd235, %rd234, %r80;
add.s64 %rd19, %rd235, 4294967295;
cvt.u64.u32	%rd20, %r79;
add.s32 %r193, %r99, %r342;
mul.wide.s32 %rd236, %r193, 8;
add.s64 %rd271, %rd27, %rd236;
cvt.u64.u32	%rd22, %r99;
shl.b64 %rd247, %rd22, 2;

BB96_18:

	ld.global.nc.u64 %rd237, [%rd271];

	xor.b64 %rd239, %rd237, -9223372036854775808;
cvt.u32.u64	%r194, %rd20;
shr.u64 %rd240, %rd239, %r194;
and.b64 %rd241, %rd19, %rd240;
and.b64 %rd242, %rd241, 4294967292;
and.b64 %rd243, %rd241, 3;
shl.b64 %rd244, %rd242, 7;
add.s64 %rd246, %rd30, %rd244;
add.s64 %rd248, %rd246, %rd247;
add.s64 %rd249, %rd248, %rd243;
ld.shared.u8 %rs61, [%rd249];
add.s16 %rs62, %rs61, 1;
st.shared.u8 [%rd249], %rs62;
add.s64 %rd271, %rd271, 1024;
add.s32 %r347, %r347, 128;
setp.lt.s32	%p12, %r347, %r333;
@%p12 bra BB96_18;

BB96_19:
bar.sync 0;
setp.gt.u32	%p13, %r99, 255;
@%p13 bra BB96_21;

shr.u32 %r197, %r99, 5;
and.b32 %r198, %r99, 31;
mul.wide.u32 %rd250, %r197, 512;
add.s64 %rd252, %rd30, %rd250;
mul.wide.u32 %rd253, %r198, 4;
add.s64 %rd254, %rd252, %rd253;
ld.shared.v4.u8 {%rs63, %rs64, %rs65, %rs66}, [%rd254];
cvt.u32.u16	%r199, %rs66;
cvt.u32.u16	%r200, %rs65;
cvt.u32.u16	%r201, %rs64;
cvt.u32.u16	%r202, %rs63;
add.s32 %r203, %r351, %r202;
add.s32 %r204, %r350, %r201;
add.s32 %r205, %r349, %r200;
add.s32 %r206, %r348, %r199;
ld.shared.v4.u8 {%rs67, %rs68, %rs69, %rs70}, [%rd254+128];
cvt.u32.u16	%r207, %rs70;
cvt.u32.u16	%r208, %rs69;
cvt.u32.u16	%r209, %rs68;
cvt.u32.u16	%r210, %rs67;
add.s32 %r211, %r203, %r210;
add.s32 %r212, %r204, %r209;
add.s32 %r213, %r205, %r208;
add.s32 %r214, %r206, %r207;
ld.shared.v4.u8 {%rs71, %rs72, %rs73, %rs74}, [%rd254+256];
cvt.u32.u16	%r215, %rs74;
cvt.u32.u16	%r216, %rs73;
cvt.u32.u16	%r217, %rs72;
cvt.u32.u16	%r218, %rs71;
add.s32 %r219, %r211, %r218;
add.s32 %r220, %r212, %r217;
add.s32 %r221, %r213, %r216;
add.s32 %r222, %r214, %r215;
ld.shared.v4.u8 {%rs75, %rs76, %rs77, %rs78}, [%rd254+384];
cvt.u32.u16	%r223, %rs78;
cvt.u32.u16	%r224, %rs77;
cvt.u32.u16	%r225, %rs76;
cvt.u32.u16	%r226, %rs75;
add.s32 %r351, %r219, %r226;
add.s32 %r350, %r220, %r225;
add.s32 %r349, %r221, %r224;
add.s32 %r348, %r222, %r223;

BB96_21:
shr.u32 %r228, %r99, 5;
add.s32 %r67, %r228, 4;
setp.gt.u32	%p14, %r67, 7;
@%p14 bra BB96_23;

and.b32 %r231, %r99, 31;
mul.wide.u32 %rd255, %r228, 512;
add.s64 %rd257, %rd30, %rd255;
mul.wide.u32 %rd258, %r231, 4;
add.s64 %rd259, %rd257, %rd258;
ld.shared.v4.u8 {%rs79, %rs80, %rs81, %rs82}, [%rd259+2048];
cvt.u32.u16	%r232, %rs82;
cvt.u32.u16	%r233, %rs81;
cvt.u32.u16	%r234, %rs80;
cvt.u32.u16	%r235, %rs79;
add.s32 %r236, %r354, %r235;
add.s32 %r237, %r353, %r234;
add.s32 %r238, %r352, %r233;
add.s32 %r239, %r355, %r232;
ld.shared.v4.u8 {%rs83, %rs84, %rs85, %rs86}, [%rd259+2176];
cvt.u32.u16	%r240, %rs86;
cvt.u32.u16	%r241, %rs85;
cvt.u32.u16	%r242, %rs84;
cvt.u32.u16	%r243, %rs83;
add.s32 %r244, %r236, %r243;
add.s32 %r245, %r237, %r242;
add.s32 %r246, %r238, %r241;
add.s32 %r247, %r239, %r240;
ld.shared.v4.u8 {%rs87, %rs88, %rs89, %rs90}, [%rd259+2304];
cvt.u32.u16	%r248, %rs90;
cvt.u32.u16	%r249, %rs89;
cvt.u32.u16	%r250, %rs88;
cvt.u32.u16	%r251, %rs87;
add.s32 %r252, %r244, %r251;
add.s32 %r253, %r245, %r250;
add.s32 %r254, %r246, %r249;
add.s32 %r255, %r247, %r248;
ld.shared.v4.u8 {%rs91, %rs92, %rs93, %rs94}, [%rd259+2432];
cvt.u32.u16	%r256, %rs94;
cvt.u32.u16	%r257, %rs93;
cvt.u32.u16	%r258, %rs92;
cvt.u32.u16	%r259, %rs91;
add.s32 %r354, %r252, %r259;
add.s32 %r353, %r253, %r258;
add.s32 %r352, %r254, %r257;
add.s32 %r355, %r255, %r256;

BB96_23:
setp.lt.u32	%p2, %r99, 256;
and.b32 %r260, %r99, 31;
cvt.u64.u32	%rd25, %r260;
bar.sync 0;
shr.u32 %r261, %r99, 3;
and.b32 %r262, %r261, 536870908;
mul.wide.u32 %rd260, %r262, 132;
add.s64 %rd262, %rd30, %rd260;
shl.b64 %rd263, %rd25, 2;
add.s64 %rd26, %rd262, %rd263;
@!%p2 bra BB96_25;
bra.uni BB96_24;

BB96_24:
st.shared.u32 [%rd26], %r351;
st.shared.u32 [%rd26+132], %r350;
st.shared.u32 [%rd26+264], %r349;
st.shared.u32 [%rd26+396], %r348;

BB96_25:
@%p14 bra BB96_27;

st.shared.u32 [%rd26+2112], %r354;
st.shared.u32 [%rd26+2244], %r353;
st.shared.u32 [%rd26+2376], %r352;
st.shared.u32 [%rd26+2508], %r355;

BB96_27:
bar.sync 0;
setp.gt.u32	%p16, %r99, 31;
@%p16 bra BB96_29;

mul.wide.u32 %rd264, %r99, 132;
add.s64 %rd266, %rd30, %rd264;
ld.shared.u32 %r266, [%rd266+4];
ld.shared.u32 %r267, [%rd266];
add.s32 %r268, %r266, %r267;
ld.shared.u32 %r269, [%rd266+8];
add.s32 %r270, %r268, %r269;
ld.shared.u32 %r271, [%rd266+12];
add.s32 %r272, %r270, %r271;
ld.shared.u32 %r273, [%rd266+16];
add.s32 %r274, %r272, %r273;
ld.shared.u32 %r275, [%rd266+20];
add.s32 %r276, %r274, %r275;
ld.shared.u32 %r277, [%rd266+24];
add.s32 %r278, %r276, %r277;
ld.shared.u32 %r279, [%rd266+28];
add.s32 %r280, %r278, %r279;
ld.shared.u32 %r281, [%rd266+32];
add.s32 %r282, %r280, %r281;
ld.shared.u32 %r283, [%rd266+36];
add.s32 %r284, %r282, %r283;
ld.shared.u32 %r285, [%rd266+40];
add.s32 %r286, %r284, %r285;
ld.shared.u32 %r287, [%rd266+44];
add.s32 %r288, %r286, %r287;
ld.shared.u32 %r289, [%rd266+48];
add.s32 %r290, %r288, %r289;
ld.shared.u32 %r291, [%rd266+52];
add.s32 %r292, %r290, %r291;
ld.shared.u32 %r293, [%rd266+56];
add.s32 %r294, %r292, %r293;
ld.shared.u32 %r295, [%rd266+60];
add.s32 %r296, %r294, %r295;
ld.shared.u32 %r297, [%rd266+64];
add.s32 %r298, %r296, %r297;
ld.shared.u32 %r299, [%rd266+68];
add.s32 %r300, %r298, %r299;
ld.shared.u32 %r301, [%rd266+72];
add.s32 %r302, %r300, %r301;
ld.shared.u32 %r303, [%rd266+76];
add.s32 %r304, %r302, %r303;
ld.shared.u32 %r305, [%rd266+80];
add.s32 %r306, %r304, %r305;
ld.shared.u32 %r307, [%rd266+84];
add.s32 %r308, %r306, %r307;
ld.shared.u32 %r309, [%rd266+88];
add.s32 %r310, %r308, %r309;
ld.shared.u32 %r311, [%rd266+92];
add.s32 %r312, %r310, %r311;
ld.shared.u32 %r313, [%rd266+96];
add.s32 %r314, %r312, %r313;
ld.shared.u32 %r315, [%rd266+100];
add.s32 %r316, %r314, %r315;
ld.shared.u32 %r317, [%rd266+104];
add.s32 %r318, %r316, %r317;
ld.shared.u32 %r319, [%rd266+108];
add.s32 %r320, %r318, %r319;
ld.shared.u32 %r321, [%rd266+112];
add.s32 %r322, %r320, %r321;
ld.shared.u32 %r323, [%rd266+116];
add.s32 %r324, %r322, %r323;
ld.shared.u32 %r325, [%rd266+120];
add.s32 %r326, %r324, %r325;
ld.shared.u32 %r327, [%rd266+124];
add.s32 %r356, %r326, %r327;

BB96_29:
@%p16 bra BB96_31;

mov.u32 %r329, %nctaid.x;
mad.lo.s32 %r332, %r329, %r99, %r1;
cvta.to.global.u64 %rd267, %rd28;
mul.wide.u32 %rd268, %r332, 4;
add.s64 %rd269, %rd267, %rd268;
st.global.u32 [%rd269], %r356;

BB96_31:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE(
.param .u64 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_0,
.param .u64 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_1,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_2,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_3,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_4,
.param .u8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_5,
.param .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6[36]
)
.maxntid 128, 1, 1
{
.reg .pred %p<15>;
.reg .b16 %rs<63>;
.reg .b32 %r<254>;
.reg .b64 %rd<261>;

	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE$__cuda_local_var_232292_74_non_const_temp_storage[2112];

ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_0];
ld.param.u64 %rd30, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_1];
ld.param.u32 %r54, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_3];
ld.param.u32 %r55, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_4];
ld.param.u32 %r64, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+32];
ld.param.u32 %r63, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+28];
ld.param.u32 %r61, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+20];
ld.param.u32 %r60, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+16];
ld.param.u32 %r59, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+12];
ld.param.u32 %r58, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+8];
ld.param.u32 %r56, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6];
ld.param.u32 %r57, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+4];
mov.u32 %r1, %ctaid.x;
setp.lt.s32	%p3, %r1, %r57;
@%p3 bra BB97_3;
bra.uni BB97_1;

BB97_3:
mul.lo.s32 %r247, %r1, %r58;
add.s32 %r234, %r247, %r58;
bra.uni BB97_4;

BB97_1:
mov.u32 %r234, %r64;
mov.u32 %r247, %r63;
setp.ge.s32	%p4, %r1, %r56;
@%p4 bra BB97_4;

mad.lo.s32 %r247, %r1, %r59, %r60;
add.s32 %r65, %r247, %r59;
min.s32 %r234, %r65, %r61;

BB97_4:
mov.u32 %r8, %r247;
mov.u32 %r70, %tid.x;
mul.wide.u32 %rd31, %r70, 4;
mov.u64 %rd32, _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE$__cuda_local_var_232292_74_non_const_temp_storage;
add.s64 %rd33, %rd32, %rd31;
mov.u32 %r252, 0;
st.shared.u32 [%rd33], %r252;
st.shared.u32 [%rd33+512], %r252;
st.shared.u32 [%rd33+1024], %r252;
st.shared.u32 [%rd33+1536], %r252;
add.s32 %r71, %r8, 32256;
setp.gt.s32	%p5, %r71, %r234;
mov.u32 %r251, %r252;
mov.u32 %r250, %r252;
mov.u32 %r249, %r252;
mov.u32 %r246, %r8;
@%p5 bra BB97_11;

add.s32 %r236, %r8, 31360;
mov.u32 %r252, 0;
mov.u32 %r251, %r252;
mov.u32 %r250, %r252;
mov.u32 %r249, %r252;
mov.u32 %r235, %r252;

BB97_6:
add.s32 %r78, %r8, %r235;
mul.wide.s32 %rd34, %r70, 8;
add.s64 %rd35, %rd29, %rd34;
mul.wide.s32 %rd36, %r78, 8;
add.s64 %rd259, %rd35, %rd36;
mov.u32 %r237, -36;

BB97_7:

	ld.global.nc.u64 %rd37, [%rd259];

	add.s64 %rd40, %rd259, 1024;

	ld.global.nc.u64 %rd39, [%rd40];

	add.s64 %rd42, %rd259, 2048;

	ld.global.nc.u64 %rd41, [%rd42];

	add.s64 %rd44, %rd259, 3072;

	ld.global.nc.u64 %rd43, [%rd44];

	add.s64 %rd46, %rd259, 4096;

	ld.global.nc.u64 %rd45, [%rd46];

	add.s64 %rd48, %rd259, 5120;

	ld.global.nc.u64 %rd47, [%rd48];

	add.s64 %rd50, %rd259, 6144;

	ld.global.nc.u64 %rd49, [%rd50];

	bar.sync 0;
xor.b64 %rd51, %rd37, -9223372036854775808;
shr.u64 %rd52, %rd51, %r54;
mov.u64 %rd53, 1;
shl.b64 %rd54, %rd53, %r55;
add.s64 %rd55, %rd54, 4294967295;
and.b64 %rd56, %rd55, %rd52;
and.b64 %rd57, %rd56, 3;
shl.b64 %rd58, %rd56, 7;
and.b64 %rd59, %rd58, 549755813376;
add.s64 %rd61, %rd32, %rd59;
add.s64 %rd63, %rd61, %rd31;
add.s64 %rd64, %rd63, %rd57;
ld.shared.u8 %rs1, [%rd64];
add.s16 %rs2, %rs1, 1;
st.shared.u8 [%rd64], %rs2;
xor.b64 %rd65, %rd39, -9223372036854775808;
shr.u64 %rd66, %rd65, %r54;
and.b64 %rd67, %rd55, %rd66;
and.b64 %rd68, %rd67, 3;
shl.b64 %rd69, %rd67, 7;
and.b64 %rd70, %rd69, 549755813376;
add.s64 %rd71, %rd32, %rd70;
add.s64 %rd72, %rd71, %rd31;
add.s64 %rd73, %rd72, %rd68;
ld.shared.u8 %rs3, [%rd73];
add.s16 %rs4, %rs3, 1;
st.shared.u8 [%rd73], %rs4;
xor.b64 %rd74, %rd41, -9223372036854775808;
shr.u64 %rd75, %rd74, %r54;
and.b64 %rd76, %rd55, %rd75;
and.b64 %rd77, %rd76, 3;
shl.b64 %rd78, %rd76, 7;
and.b64 %rd79, %rd78, 549755813376;
add.s64 %rd80, %rd32, %rd79;
add.s64 %rd81, %rd80, %rd31;
add.s64 %rd82, %rd81, %rd77;
ld.shared.u8 %rs5, [%rd82];
add.s16 %rs6, %rs5, 1;
st.shared.u8 [%rd82], %rs6;
xor.b64 %rd83, %rd43, -9223372036854775808;
shr.u64 %rd84, %rd83, %r54;
and.b64 %rd85, %rd55, %rd84;
and.b64 %rd86, %rd85, 3;
shl.b64 %rd87, %rd85, 7;
and.b64 %rd88, %rd87, 549755813376;
add.s64 %rd89, %rd32, %rd88;
add.s64 %rd90, %rd89, %rd31;
add.s64 %rd91, %rd90, %rd86;
ld.shared.u8 %rs7, [%rd91];
add.s16 %rs8, %rs7, 1;
st.shared.u8 [%rd91], %rs8;
xor.b64 %rd92, %rd45, -9223372036854775808;
shr.u64 %rd93, %rd92, %r54;
and.b64 %rd94, %rd55, %rd93;
and.b64 %rd95, %rd94, 3;
shl.b64 %rd96, %rd94, 7;
and.b64 %rd97, %rd96, 549755813376;
add.s64 %rd98, %rd32, %rd97;
add.s64 %rd99, %rd98, %rd31;
add.s64 %rd100, %rd99, %rd95;
ld.shared.u8 %rs9, [%rd100];
add.s16 %rs10, %rs9, 1;
st.shared.u8 [%rd100], %rs10;
xor.b64 %rd101, %rd47, -9223372036854775808;
shr.u64 %rd102, %rd101, %r54;
and.b64 %rd103, %rd55, %rd102;
and.b64 %rd104, %rd103, 3;
shl.b64 %rd105, %rd103, 7;
and.b64 %rd106, %rd105, 549755813376;
add.s64 %rd107, %rd32, %rd106;
add.s64 %rd108, %rd107, %rd31;
add.s64 %rd109, %rd108, %rd104;
ld.shared.u8 %rs11, [%rd109];
add.s16 %rs12, %rs11, 1;
st.shared.u8 [%rd109], %rs12;
xor.b64 %rd110, %rd49, -9223372036854775808;
shr.u64 %rd111, %rd110, %r54;
and.b64 %rd112, %rd55, %rd111;
and.b64 %rd113, %rd112, 3;
shl.b64 %rd114, %rd112, 7;
and.b64 %rd115, %rd114, 549755813376;
add.s64 %rd116, %rd32, %rd115;
add.s64 %rd117, %rd116, %rd31;
add.s64 %rd118, %rd117, %rd113;
ld.shared.u8 %rs13, [%rd118];
add.s16 %rs14, %rs13, 1;
st.shared.u8 [%rd118], %rs14;
add.s64 %rd259, %rd259, 7168;
add.s32 %r237, %r237, 1;
setp.ne.s32	%p6, %r237, 0;
@%p6 bra BB97_7;

setp.lt.u32	%p1, %r70, 128;
bar.sync 0;
@!%p1 bra BB97_10;
bra.uni BB97_9;

BB97_9:
shr.u32 %r83, %r70, 5;
and.b32 %r84, %r70, 31;
mul.wide.u32 %rd119, %r83, 512;
add.s64 %rd121, %rd32, %rd119;
mul.wide.u32 %rd122, %r84, 4;
add.s64 %rd123, %rd121, %rd122;
ld.shared.v4.u8 {%rs15, %rs16, %rs17, %rs18}, [%rd123];
cvt.u32.u16	%r85, %rs18;
cvt.u32.u16	%r86, %rs17;
cvt.u32.u16	%r87, %rs16;
cvt.u32.u16	%r88, %rs15;
add.s32 %r89, %r251, %r88;
add.s32 %r90, %r250, %r87;
add.s32 %r91, %r249, %r86;
add.s32 %r92, %r252, %r85;
ld.shared.v4.u8 {%rs19, %rs20, %rs21, %rs22}, [%rd123+128];
cvt.u32.u16	%r93, %rs22;
cvt.u32.u16	%r94, %rs21;
cvt.u32.u16	%r95, %rs20;
cvt.u32.u16	%r96, %rs19;
add.s32 %r97, %r89, %r96;
add.s32 %r98, %r90, %r95;
add.s32 %r99, %r91, %r94;
add.s32 %r100, %r92, %r93;
ld.shared.v4.u8 {%rs23, %rs24, %rs25, %rs26}, [%rd123+256];
cvt.u32.u16	%r101, %rs26;
cvt.u32.u16	%r102, %rs25;
cvt.u32.u16	%r103, %rs24;
cvt.u32.u16	%r104, %rs23;
add.s32 %r105, %r97, %r104;
add.s32 %r106, %r98, %r103;
add.s32 %r107, %r99, %r102;
add.s32 %r108, %r100, %r101;
ld.shared.v4.u8 {%rs27, %rs28, %rs29, %rs30}, [%rd123+384];
cvt.u32.u16	%r109, %rs30;
cvt.u32.u16	%r110, %rs29;
cvt.u32.u16	%r111, %rs28;
cvt.u32.u16	%r112, %rs27;
add.s32 %r251, %r105, %r112;
add.s32 %r250, %r106, %r111;
add.s32 %r249, %r107, %r110;
add.s32 %r252, %r108, %r109;

BB97_10:
bar.sync 0;
mov.u32 %r114, 0;
st.shared.u32 [%rd33], %r114;
st.shared.u32 [%rd33+512], %r114;
st.shared.u32 [%rd33+1024], %r114;
st.shared.u32 [%rd33+1536], %r114;
add.s32 %r27, %r236, 896;
add.s32 %r115, %r236, 33152;
add.s32 %r236, %r236, 32256;
add.s32 %r235, %r235, 32256;
setp.le.s32	%p7, %r115, %r234;
mov.u32 %r246, %r27;
@%p7 bra BB97_6;

BB97_11:
mov.u32 %r243, %r246;
add.s32 %r245, %r243, 896;
setp.gt.s32	%p8, %r245, %r234;
@%p8 bra BB97_14;

mov.u64 %rd127, 1;
shl.b64 %rd128, %rd127, %r55;
add.s64 %rd11, %rd128, 4294967295;
add.s32 %r117, %r70, 128;
cvt.s64.s32	%rd12, %r117;
add.s32 %r118, %r70, 640;
cvt.s64.s32	%rd13, %r118;
add.s32 %r119, %r70, 768;
cvt.s64.s32	%rd14, %r119;
cvt.u64.u32	%rd15, %r70;
shl.b64 %rd170, %rd15, 2;
mov.u32 %r244, %r243;

BB97_13:
mov.u32 %r241, %r245;
mov.u32 %r37, %r244;
mov.u32 %r244, %r241;
cvt.s64.s32	%rd143, %r70;
cvt.s64.s32	%rd144, %r37;
add.s64 %rd145, %rd143, %rd144;
shl.b64 %rd146, %rd145, 3;
add.s64 %rd130, %rd29, %rd146;

	ld.global.nc.u64 %rd129, [%rd130];

	add.s64 %rd147, %rd12, %rd144;
shl.b64 %rd148, %rd147, 3;
add.s64 %rd132, %rd29, %rd148;

	ld.global.nc.u64 %rd131, [%rd132];

	add.s32 %r121, %r70, 256;
cvt.s64.s32	%rd149, %r121;
add.s64 %rd150, %rd149, %rd144;
shl.b64 %rd151, %rd150, 3;
add.s64 %rd134, %rd29, %rd151;

	ld.global.nc.u64 %rd133, [%rd134];

	add.s32 %r122, %r70, 384;
cvt.s64.s32	%rd152, %r122;
add.s64 %rd153, %rd152, %rd144;
shl.b64 %rd154, %rd153, 3;
add.s64 %rd136, %rd29, %rd154;

	ld.global.nc.u64 %rd135, [%rd136];

	add.s32 %r123, %r70, 512;
cvt.s64.s32	%rd155, %r123;
add.s64 %rd156, %rd155, %rd144;
shl.b64 %rd157, %rd156, 3;
add.s64 %rd138, %rd29, %rd157;

	ld.global.nc.u64 %rd137, [%rd138];

	add.s64 %rd158, %rd13, %rd144;
shl.b64 %rd159, %rd158, 3;
add.s64 %rd140, %rd29, %rd159;

	ld.global.nc.u64 %rd139, [%rd140];

	add.s64 %rd160, %rd14, %rd144;
shl.b64 %rd161, %rd160, 3;
add.s64 %rd142, %rd29, %rd161;

	ld.global.nc.u64 %rd141, [%rd142];

	bar.sync 0;
xor.b64 %rd162, %rd129, -9223372036854775808;
shr.u64 %rd163, %rd162, %r54;
and.b64 %rd164, %rd11, %rd163;
and.b64 %rd165, %rd164, 3;
shl.b64 %rd166, %rd164, 7;
and.b64 %rd167, %rd166, 549755813376;
add.s64 %rd169, %rd32, %rd167;
add.s64 %rd171, %rd169, %rd170;
add.s64 %rd172, %rd171, %rd165;
ld.shared.u8 %rs31, [%rd172];
add.s16 %rs32, %rs31, 1;
st.shared.u8 [%rd172], %rs32;
xor.b64 %rd173, %rd131, -9223372036854775808;
shr.u64 %rd174, %rd173, %r54;
and.b64 %rd175, %rd11, %rd174;
and.b64 %rd176, %rd175, 3;
shl.b64 %rd177, %rd175, 7;
and.b64 %rd178, %rd177, 549755813376;
add.s64 %rd179, %rd32, %rd178;
add.s64 %rd180, %rd179, %rd170;
add.s64 %rd181, %rd180, %rd176;
ld.shared.u8 %rs33, [%rd181];
add.s16 %rs34, %rs33, 1;
st.shared.u8 [%rd181], %rs34;
xor.b64 %rd182, %rd133, -9223372036854775808;
shr.u64 %rd183, %rd182, %r54;
and.b64 %rd184, %rd11, %rd183;
and.b64 %rd185, %rd184, 3;
shl.b64 %rd186, %rd184, 7;
and.b64 %rd187, %rd186, 549755813376;
add.s64 %rd188, %rd32, %rd187;
add.s64 %rd189, %rd188, %rd170;
add.s64 %rd190, %rd189, %rd185;
ld.shared.u8 %rs35, [%rd190];
add.s16 %rs36, %rs35, 1;
st.shared.u8 [%rd190], %rs36;
xor.b64 %rd191, %rd135, -9223372036854775808;
shr.u64 %rd192, %rd191, %r54;
and.b64 %rd193, %rd11, %rd192;
and.b64 %rd194, %rd193, 3;
shl.b64 %rd195, %rd193, 7;
and.b64 %rd196, %rd195, 549755813376;
add.s64 %rd197, %rd32, %rd196;
add.s64 %rd198, %rd197, %rd170;
add.s64 %rd199, %rd198, %rd194;
ld.shared.u8 %rs37, [%rd199];
add.s16 %rs38, %rs37, 1;
st.shared.u8 [%rd199], %rs38;
xor.b64 %rd200, %rd137, -9223372036854775808;
shr.u64 %rd201, %rd200, %r54;
and.b64 %rd202, %rd11, %rd201;
and.b64 %rd203, %rd202, 3;
shl.b64 %rd204, %rd202, 7;
and.b64 %rd205, %rd204, 549755813376;
add.s64 %rd206, %rd32, %rd205;
add.s64 %rd207, %rd206, %rd170;
add.s64 %rd208, %rd207, %rd203;
ld.shared.u8 %rs39, [%rd208];
add.s16 %rs40, %rs39, 1;
st.shared.u8 [%rd208], %rs40;
xor.b64 %rd209, %rd139, -9223372036854775808;
shr.u64 %rd210, %rd209, %r54;
and.b64 %rd211, %rd11, %rd210;
and.b64 %rd212, %rd211, 3;
shl.b64 %rd213, %rd211, 7;
and.b64 %rd214, %rd213, 549755813376;
add.s64 %rd215, %rd32, %rd214;
add.s64 %rd216, %rd215, %rd170;
add.s64 %rd217, %rd216, %rd212;
ld.shared.u8 %rs41, [%rd217];
add.s16 %rs42, %rs41, 1;
st.shared.u8 [%rd217], %rs42;
xor.b64 %rd218, %rd141, -9223372036854775808;
shr.u64 %rd219, %rd218, %r54;
and.b64 %rd220, %rd11, %rd219;
and.b64 %rd221, %rd220, 3;
shl.b64 %rd222, %rd220, 7;
and.b64 %rd223, %rd222, 549755813376;
add.s64 %rd224, %rd32, %rd223;
add.s64 %rd225, %rd224, %rd170;
add.s64 %rd226, %rd225, %rd221;
ld.shared.u8 %rs43, [%rd226];
add.s16 %rs44, %rs43, 1;
st.shared.u8 [%rd226], %rs44;
add.s32 %r245, %r244, 896;
setp.le.s32	%p9, %r245, %r234;
mov.u32 %r243, %r244;
@%p9 bra BB97_13;

BB97_14:
add.s32 %r248, %r70, %r243;
setp.ge.s32	%p10, %r248, %r234;
@%p10 bra BB97_17;

mov.u64 %rd227, 1;
shl.b64 %rd228, %rd227, %r55;
add.s64 %rd23, %rd228, 4294967295;
cvt.u64.u32	%rd24, %r54;
add.s32 %r126, %r70, %r243;
mul.wide.s32 %rd229, %r126, 8;
add.s64 %rd260, %rd29, %rd229;
cvt.u64.u32	%rd26, %r70;
shl.b64 %rd240, %rd26, 2;

BB97_16:

	ld.global.nc.u64 %rd230, [%rd260];

	xor.b64 %rd232, %rd230, -9223372036854775808;
cvt.u32.u64	%r127, %rd24;
shr.u64 %rd233, %rd232, %r127;
and.b64 %rd234, %rd23, %rd233;
and.b64 %rd235, %rd234, 4294967292;
and.b64 %rd236, %rd234, 3;
shl.b64 %rd237, %rd235, 7;
add.s64 %rd239, %rd32, %rd237;
add.s64 %rd241, %rd239, %rd240;
add.s64 %rd242, %rd241, %rd236;
ld.shared.u8 %rs45, [%rd242];
add.s16 %rs46, %rs45, 1;
st.shared.u8 [%rd242], %rs46;
add.s64 %rd260, %rd260, 1024;
add.s32 %r248, %r248, 128;
setp.lt.s32	%p11, %r248, %r234;
@%p11 bra BB97_16;

BB97_17:
bar.sync 0;
setp.gt.u32	%p12, %r70, 127;
@%p12 bra BB97_19;

shr.u32 %r130, %r70, 5;
and.b32 %r131, %r70, 31;
mul.wide.u32 %rd243, %r130, 512;
add.s64 %rd245, %rd32, %rd243;
mul.wide.u32 %rd246, %r131, 4;
add.s64 %rd247, %rd245, %rd246;
ld.shared.v4.u8 {%rs47, %rs48, %rs49, %rs50}, [%rd247];
cvt.u32.u16	%r132, %rs50;
cvt.u32.u16	%r133, %rs49;
cvt.u32.u16	%r134, %rs48;
cvt.u32.u16	%r135, %rs47;
add.s32 %r136, %r251, %r135;
add.s32 %r137, %r250, %r134;
add.s32 %r138, %r249, %r133;
add.s32 %r139, %r252, %r132;
ld.shared.v4.u8 {%rs51, %rs52, %rs53, %rs54}, [%rd247+128];
cvt.u32.u16	%r140, %rs54;
cvt.u32.u16	%r141, %rs53;
cvt.u32.u16	%r142, %rs52;
cvt.u32.u16	%r143, %rs51;
add.s32 %r144, %r136, %r143;
add.s32 %r145, %r137, %r142;
add.s32 %r146, %r138, %r141;
add.s32 %r147, %r139, %r140;
ld.shared.v4.u8 {%rs55, %rs56, %rs57, %rs58}, [%rd247+256];
cvt.u32.u16	%r148, %rs58;
cvt.u32.u16	%r149, %rs57;
cvt.u32.u16	%r150, %rs56;
cvt.u32.u16	%r151, %rs55;
add.s32 %r152, %r144, %r151;
add.s32 %r153, %r145, %r150;
add.s32 %r154, %r146, %r149;
add.s32 %r155, %r147, %r148;
ld.shared.v4.u8 {%rs59, %rs60, %rs61, %rs62}, [%rd247+384];
cvt.u32.u16	%r156, %rs62;
cvt.u32.u16	%r157, %rs61;
cvt.u32.u16	%r158, %rs60;
cvt.u32.u16	%r159, %rs59;
add.s32 %r251, %r152, %r159;
add.s32 %r250, %r153, %r158;
add.s32 %r249, %r154, %r157;
add.s32 %r252, %r155, %r156;

BB97_19:
setp.lt.u32	%p2, %r70, 128;
bar.sync 0;
@!%p2 bra BB97_21;
bra.uni BB97_20;

BB97_20:
and.b32 %r160, %r70, 31;
shr.u32 %r162, %r70, 3;
and.b32 %r163, %r162, 536870908;
mul.wide.u32 %rd248, %r163, 132;
add.s64 %rd250, %rd32, %rd248;
mul.wide.u32 %rd251, %r160, 4;
add.s64 %rd252, %rd250, %rd251;
st.shared.u32 [%rd252], %r251;
st.shared.u32 [%rd252+132], %r250;
st.shared.u32 [%rd252+264], %r249;
st.shared.u32 [%rd252+396], %r252;

BB97_21:
bar.sync 0;
setp.gt.u32	%p13, %r70, 15;
@%p13 bra BB97_23;

mul.wide.u32 %rd253, %r70, 132;
add.s64 %rd255, %rd32, %rd253;
ld.shared.u32 %r167, [%rd255+4];
ld.shared.u32 %r168, [%rd255];
add.s32 %r169, %r167, %r168;
ld.shared.u32 %r170, [%rd255+8];
add.s32 %r171, %r169, %r170;
ld.shared.u32 %r172, [%rd255+12];
add.s32 %r173, %r171, %r172;
ld.shared.u32 %r174, [%rd255+16];
add.s32 %r175, %r173, %r174;
ld.shared.u32 %r176, [%rd255+20];
add.s32 %r177, %r175, %r176;
ld.shared.u32 %r178, [%rd255+24];
add.s32 %r179, %r177, %r178;
ld.shared.u32 %r180, [%rd255+28];
add.s32 %r181, %r179, %r180;
ld.shared.u32 %r182, [%rd255+32];
add.s32 %r183, %r181, %r182;
ld.shared.u32 %r184, [%rd255+36];
add.s32 %r185, %r183, %r184;
ld.shared.u32 %r186, [%rd255+40];
add.s32 %r187, %r185, %r186;
ld.shared.u32 %r188, [%rd255+44];
add.s32 %r189, %r187, %r188;
ld.shared.u32 %r190, [%rd255+48];
add.s32 %r191, %r189, %r190;
ld.shared.u32 %r192, [%rd255+52];
add.s32 %r193, %r191, %r192;
ld.shared.u32 %r194, [%rd255+56];
add.s32 %r195, %r193, %r194;
ld.shared.u32 %r196, [%rd255+60];
add.s32 %r197, %r195, %r196;
ld.shared.u32 %r198, [%rd255+64];
add.s32 %r199, %r197, %r198;
ld.shared.u32 %r200, [%rd255+68];
add.s32 %r201, %r199, %r200;
ld.shared.u32 %r202, [%rd255+72];
add.s32 %r203, %r201, %r202;
ld.shared.u32 %r204, [%rd255+76];
add.s32 %r205, %r203, %r204;
ld.shared.u32 %r206, [%rd255+80];
add.s32 %r207, %r205, %r206;
ld.shared.u32 %r208, [%rd255+84];
add.s32 %r209, %r207, %r208;
ld.shared.u32 %r210, [%rd255+88];
add.s32 %r211, %r209, %r210;
ld.shared.u32 %r212, [%rd255+92];
add.s32 %r213, %r211, %r212;
ld.shared.u32 %r214, [%rd255+96];
add.s32 %r215, %r213, %r214;
ld.shared.u32 %r216, [%rd255+100];
add.s32 %r217, %r215, %r216;
ld.shared.u32 %r218, [%rd255+104];
add.s32 %r219, %r217, %r218;
ld.shared.u32 %r220, [%rd255+108];
add.s32 %r221, %r219, %r220;
ld.shared.u32 %r222, [%rd255+112];
add.s32 %r223, %r221, %r222;
ld.shared.u32 %r224, [%rd255+116];
add.s32 %r225, %r223, %r224;
ld.shared.u32 %r226, [%rd255+120];
add.s32 %r227, %r225, %r226;
ld.shared.u32 %r228, [%rd255+124];
add.s32 %r253, %r227, %r228;

BB97_23:
@%p13 bra BB97_25;

mov.u32 %r230, %nctaid.x;
mad.lo.s32 %r233, %r230, %r70, %r1;
cvta.to.global.u64 %rd256, %rd30;
mul.wide.u32 %rd257, %r233, 4;
add.s64 %rd258, %rd256, %rd257;
st.global.u32 [%rd258], %r253;

BB97_25:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0ElliE13PtxScanPolicyEiEEvPT0_i(
.param .u64 _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0ElliE13PtxScanPolicyEiEEvPT0_i_param_0,
.param .u32 _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0ElliE13PtxScanPolicyEiEEvPT0_i_param_1
)
.maxntid 1024, 1, 1
.minnctapersm 1
{
.reg .pred %p<39>;
.reg .b32 %r<193>;
.reg .b64 %rd<14>;

	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0ElliE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage[172];

ld.param.u64 %rd5, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0ElliE13PtxScanPolicyEiEEvPT0_i_param_0];
ld.param.u32 %r20, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0ElliE13PtxScanPolicyEiEEvPT0_i_param_1];
mov.u32 %r21, %ctaid.x;
setp.ne.s32	%p33, %r21, 0;
setp.lt.s32	%p34, %r20, 4096;
or.pred %p35, %p33, %p34;
@%p35 bra BB98_8;

cvta.to.global.u64 %rd13, %rd5;
mov.u32 %r24, %tid.x;
shr.s32 %r25, %r24, 31;
shr.u32 %r26, %r25, 27;
add.s32 %r27, %r24, %r26;
shr.s32 %r28, %r27, 5;
mul.wide.s32 %rd6, %r28, 4;
mov.u64 %rd7, _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0ElliE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage;
add.s64 %rd8, %rd7, %rd6;
add.s64 %rd2, %rd8, 36;
mov.u32 %r191, 0;
mov.u32 %r187, 4096;

	mov.u32 %r31, %laneid;


BB98_2:
mov.u32 %r2, %r191;
shl.b32 %r30, %r24, 2;
mul.wide.s32 %rd9, %r30, 4;
add.s64 %rd10, %rd13, %rd9;
ld.global.u32 %r3, [%rd10];
ld.global.u32 %r4, [%rd10+4];
ld.global.u32 %r5, [%rd10+8];
ld.global.u32 %r6, [%rd10+12];
bar.sync 0;
add.s32 %r57, %r4, %r3;
add.s32 %r58, %r57, %r5;
add.s32 %r36, %r58, %r6;
mov.u32 %r34, 1;
mov.u32 %r55, 0;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r36, %r34, %r55; @p add.u32 r0, r0, %r36; mov.u32 %r32, r0;}

	mov.u32 %r39, 2;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r32, %r39, %r55; @p add.u32 r0, r0, %r32; mov.u32 %r37, r0;}

	mov.u32 %r44, 4;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r37, %r44, %r55; @p add.u32 r0, r0, %r37; mov.u32 %r42, r0;}

	mov.u32 %r49, 8;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r42, %r49, %r55; @p add.u32 r0, r0, %r42; mov.u32 %r47, r0;}

	mov.u32 %r54, 16;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r47, %r54, %r55; @p add.u32 r0, r0, %r47; mov.u32 %r52, r0;}

	setp.ne.s32	%p36, %r31, 31;
@%p36 bra BB98_4;

st.shared.u32 [%rd2], %r52;

BB98_4:
sub.s32 %r10, %r52, %r36;
add.s32 %r60, %r24, 31;
setp.lt.u32	%p1, %r60, 63;
and.b32 %r61, %r24, -32;
setp.eq.s32	%p2, %r61, 992;
setp.eq.s32	%p3, %r61, 960;
setp.eq.s32	%p4, %r61, 928;
setp.eq.s32	%p5, %r61, 896;
setp.eq.s32	%p6, %r61, 864;
setp.eq.s32	%p7, %r61, 832;
setp.eq.s32	%p8, %r61, 800;
setp.eq.s32	%p9, %r61, 768;
setp.eq.s32	%p10, %r61, 736;
setp.eq.s32	%p11, %r61, 704;
setp.eq.s32	%p12, %r61, 672;
setp.eq.s32	%p13, %r61, 640;
setp.eq.s32	%p14, %r61, 608;
setp.eq.s32	%p15, %r61, 576;
setp.eq.s32	%p16, %r61, 544;
setp.eq.s32	%p17, %r61, 512;
setp.eq.s32	%p18, %r61, 480;
setp.eq.s32	%p19, %r61, 448;
setp.eq.s32	%p20, %r61, 416;
setp.eq.s32	%p21, %r61, 384;
setp.eq.s32	%p22, %r61, 352;
setp.eq.s32	%p23, %r61, 320;
setp.eq.s32	%p24, %r61, 288;
setp.eq.s32	%p25, %r61, 256;
setp.eq.s32	%p26, %r61, 224;
setp.eq.s32	%p27, %r61, 192;
setp.eq.s32	%p28, %r61, 160;
setp.eq.s32	%p29, %r61, 128;
setp.eq.s32	%p30, %r61, 96;
setp.eq.s32	%p31, %r61, 64;
setp.eq.s32	%p32, %r61, 32;
bar.sync 0;
ld.shared.u32 %r62, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0ElliE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+36];
selp.b32	%r63, %r62, 0, %p32;
add.s32 %r64, %r10, %r63;
ld.shared.u32 %r65, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0ElliE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+40];
add.s32 %r66, %r65, %r62;
selp.b32	%r67, %r66, 0, %p31;
add.s32 %r68, %r64, %r67;
ld.shared.u32 %r69, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0ElliE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+44];
add.s32 %r70, %r66, %r69;
selp.b32	%r71, %r70, 0, %p30;
add.s32 %r72, %r68, %r71;
ld.shared.u32 %r73, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0ElliE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+48];
add.s32 %r74, %r70, %r73;
selp.b32	%r75, %r74, 0, %p29;
add.s32 %r76, %r72, %r75;
ld.shared.u32 %r77, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0ElliE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+52];
add.s32 %r78, %r74, %r77;
selp.b32	%r79, %r78, 0, %p28;
add.s32 %r80, %r76, %r79;
ld.shared.u32 %r81, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0ElliE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+56];
add.s32 %r82, %r78, %r81;
selp.b32	%r83, %r82, 0, %p27;
add.s32 %r84, %r80, %r83;
ld.shared.u32 %r85, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0ElliE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+60];
add.s32 %r86, %r82, %r85;
selp.b32	%r87, %r86, 0, %p26;
add.s32 %r88, %r84, %r87;
ld.shared.u32 %r89, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0ElliE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+64];
add.s32 %r90, %r86, %r89;
selp.b32	%r91, %r90, 0, %p25;
add.s32 %r92, %r88, %r91;
ld.shared.u32 %r93, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0ElliE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+68];
add.s32 %r94, %r90, %r93;
selp.b32	%r95, %r94, 0, %p24;
add.s32 %r96, %r92, %r95;
ld.shared.u32 %r97, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0ElliE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+72];
add.s32 %r98, %r94, %r97;
selp.b32	%r99, %r98, 0, %p23;
add.s32 %r100, %r96, %r99;
ld.shared.u32 %r101, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0ElliE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+76];
add.s32 %r102, %r98, %r101;
selp.b32	%r103, %r102, 0, %p22;
add.s32 %r104, %r100, %r103;
ld.shared.u32 %r105, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0ElliE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+80];
add.s32 %r106, %r102, %r105;
selp.b32	%r107, %r106, 0, %p21;
add.s32 %r108, %r104, %r107;
ld.shared.u32 %r109, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0ElliE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+84];
add.s32 %r110, %r106, %r109;
selp.b32	%r111, %r110, 0, %p20;
add.s32 %r112, %r108, %r111;
ld.shared.u32 %r113, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0ElliE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+88];
add.s32 %r114, %r110, %r113;
selp.b32	%r115, %r114, 0, %p19;
add.s32 %r116, %r112, %r115;
ld.shared.u32 %r117, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0ElliE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+92];
add.s32 %r118, %r114, %r117;
selp.b32	%r119, %r118, 0, %p18;
add.s32 %r120, %r116, %r119;
ld.shared.u32 %r121, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0ElliE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+96];
add.s32 %r122, %r118, %r121;
selp.b32	%r123, %r122, 0, %p17;
add.s32 %r124, %r120, %r123;
ld.shared.u32 %r125, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0ElliE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+100];
add.s32 %r126, %r122, %r125;
selp.b32	%r127, %r126, 0, %p16;
add.s32 %r128, %r124, %r127;
ld.shared.u32 %r129, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0ElliE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+104];
add.s32 %r130, %r126, %r129;
selp.b32	%r131, %r130, 0, %p15;
add.s32 %r132, %r128, %r131;
ld.shared.u32 %r133, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0ElliE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+108];
add.s32 %r134, %r130, %r133;
selp.b32	%r135, %r134, 0, %p14;
add.s32 %r136, %r132, %r135;
ld.shared.u32 %r137, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0ElliE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+112];
add.s32 %r138, %r134, %r137;
selp.b32	%r139, %r138, 0, %p13;
add.s32 %r140, %r136, %r139;
ld.shared.u32 %r141, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0ElliE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+116];
add.s32 %r142, %r138, %r141;
selp.b32	%r143, %r142, 0, %p12;
add.s32 %r144, %r140, %r143;
ld.shared.u32 %r145, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0ElliE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+120];
add.s32 %r146, %r142, %r145;
selp.b32	%r147, %r146, 0, %p11;
add.s32 %r148, %r144, %r147;
ld.shared.u32 %r149, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0ElliE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+124];
add.s32 %r150, %r146, %r149;
selp.b32	%r151, %r150, 0, %p10;
add.s32 %r152, %r148, %r151;
ld.shared.u32 %r153, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0ElliE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+128];
add.s32 %r154, %r150, %r153;
selp.b32	%r155, %r154, 0, %p9;
add.s32 %r156, %r152, %r155;
ld.shared.u32 %r157, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0ElliE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+132];
add.s32 %r158, %r154, %r157;
selp.b32	%r159, %r158, 0, %p8;
add.s32 %r160, %r156, %r159;
ld.shared.u32 %r161, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0ElliE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+136];
add.s32 %r162, %r158, %r161;
selp.b32	%r163, %r162, 0, %p7;
add.s32 %r164, %r160, %r163;
ld.shared.u32 %r165, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0ElliE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+140];
add.s32 %r166, %r162, %r165;
selp.b32	%r167, %r166, 0, %p6;
add.s32 %r168, %r164, %r167;
ld.shared.u32 %r169, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0ElliE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+144];
add.s32 %r170, %r166, %r169;
selp.b32	%r171, %r170, 0, %p5;
add.s32 %r172, %r168, %r171;
ld.shared.u32 %r173, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0ElliE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+148];
add.s32 %r174, %r170, %r173;
selp.b32	%r175, %r174, 0, %p4;
add.s32 %r176, %r172, %r175;
ld.shared.u32 %r177, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0ElliE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+152];
add.s32 %r178, %r174, %r177;
selp.b32	%r179, %r178, 0, %p3;
add.s32 %r180, %r176, %r179;
ld.shared.u32 %r181, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0ElliE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+156];
add.s32 %r11, %r178, %r181;
selp.b32	%r182, %r11, 0, %p2;
add.s32 %r12, %r180, %r182;
mov.u32 %r192, %r2;
@!%p1 bra BB98_7;
bra.uni BB98_5;

BB98_5:
ld.shared.u32 %r183, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0ElliE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+160];
add.s32 %r184, %r183, %r2;
add.s32 %r13, %r184, %r11;
setp.ne.s32	%p37, %r31, 0;
mov.u32 %r192, %r13;
@%p37 bra BB98_7;

st.shared.u32 [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0ElliE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+164], %r2;
mov.u32 %r192, %r13;

BB98_7:
mov.u32 %r191, %r192;
bar.sync 0;
ld.shared.u32 %r185, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0ElliE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+164];
add.s32 %r15, %r12, %r185;
add.s32 %r16, %r3, %r15;
add.s32 %r17, %r16, %r4;
add.s32 %r18, %r17, %r5;
bar.sync 0;
mul.wide.s32 %rd11, %r24, 16;
add.s64 %rd12, %rd13, %rd11;
st.global.v4.u32 [%rd12], {%r15, %r16, %r17, %r18};
add.s64 %rd13, %rd13, 16384;
add.s32 %r187, %r187, 4096;
setp.le.s32	%p38, %r187, %r20;
@%p38 bra BB98_2;

BB98_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE(
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_0,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_1,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_2,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_3,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_4,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_5,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7,
.param .u8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_8,
.param .u8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_9,
.param .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10[36]
)
.maxntid 128, 1, 1
{
.reg .pred %p<88>;
.reg .b16 %rs<3>;
.reg .b32 %r<351>;
.reg .b64 %rd<1073>;

	.shared .align 8 .b8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage[9400];

ld.param.u64 %rd203, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_0];
ld.param.u64 %rd204, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_1];
ld.param.u64 %rd205, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_2];
ld.param.u64 %rd206, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_3];
ld.param.u64 %rd207, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_4];
ld.param.u32 %r82, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_5];
ld.param.u32 %r83, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6];
ld.param.u32 %r84, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7];
ld.param.u32 %r93, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+32];
ld.param.u32 %r92, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+28];
ld.param.u32 %r90, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+20];
ld.param.u32 %r89, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+16];
ld.param.u32 %r88, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+12];
ld.param.u32 %r87, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+8];
ld.param.u32 %r85, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10];
ld.param.u32 %r86, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+4];
cvta.to.global.u64 %rd1, %rd206;
cvta.to.global.u64 %rd2, %rd204;
mov.u32 %r1, %ctaid.x;
setp.lt.s32	%p7, %r1, %r86;
@%p7 bra BB99_3;
bra.uni BB99_1;

BB99_3:
mul.lo.s32 %r348, %r1, %r87;
add.s32 %r323, %r348, %r87;
bra.uni BB99_4;

BB99_1:
mov.u32 %r323, %r93;
mov.u32 %r348, %r92;
setp.ge.s32	%p8, %r1, %r85;
@%p8 bra BB99_4;

mad.lo.s32 %r348, %r1, %r88, %r89;
add.s32 %r94, %r348, %r88;
min.s32 %r323, %r94, %r90;

BB99_4:
mov.u32 %r9, %r348;
mov.u32 %r10, %tid.x;
setp.gt.u32	%p9, %r10, 31;
@%p9 bra BB99_6;

cvta.to.global.u64 %rd208, %rd207;
mov.u32 %r98, %nctaid.x;
mul.lo.s32 %r99, %r98, %r10;
mul.wide.u32 %rd209, %r99, 4;
add.s64 %rd210, %rd208, %rd209;
ld.global.u32 %r100, [%rd210];
setp.eq.s32	%p10, %r100, 0;
setp.eq.s32	%p11, %r100, %r82;
or.pred %p12, %p10, %p11;
selp.u32	%r97, 1, 0, %p12;

	{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r97, 0; 
vote.all.pred %p2, %p1; 
selp.s32 %r96, 1, 0, %p2; 
}

	setp.ne.s32	%p13, %r96, 0;
selp.u16	%rs1, 1, 0, %p13;
st.shared.u8 [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+132], %rs1;
add.s32 %r101, %r99, %r1;
mul.wide.u32 %rd211, %r101, 4;
add.s64 %rd212, %rd208, %rd211;
ld.global.u32 %r349, [%rd212];

BB99_6:
bar.sync 0;
ld.shared.u8 %rs2, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+132];
setp.eq.s16	%p14, %rs2, 0;
add.s32 %r13, %r9, 896;
@%p14 bra BB99_71;

setp.gt.s32	%p15, %r13, %r323;
mov.u32 %r345, %r9;
@%p15 bra BB99_10;

cvt.s64.s32	%rd3, %r10;
add.s32 %r102, %r10, 128;
cvt.s64.s32	%rd4, %r102;
add.s32 %r103, %r10, 256;
cvt.s64.s32	%rd5, %r103;
add.s32 %r104, %r10, 384;
cvt.s64.s32	%rd6, %r104;
add.s32 %r105, %r10, 512;
cvt.s64.s32	%rd7, %r105;
add.s32 %r106, %r10, 640;
cvt.s64.s32	%rd8, %r106;
add.s32 %r107, %r10, 768;
cvt.s64.s32	%rd9, %r107;
mov.u32 %r346, %r9;
mov.u32 %r347, %r13;

BB99_9:
mov.u32 %r333, %r347;
mov.u32 %r15, %r346;
mov.u32 %r346, %r333;
cvt.s64.s32	%rd227, %r15;
add.s64 %rd10, %rd3, %rd227;
shl.b64 %rd228, %rd10, 3;
add.s64 %rd214, %rd203, %rd228;

	ld.global.nc.u64 %rd213, [%rd214];

	add.s64 %rd229, %rd4, %rd227;
shl.b64 %rd230, %rd229, 3;
add.s64 %rd216, %rd203, %rd230;

	ld.global.nc.u64 %rd215, [%rd216];

	add.s64 %rd231, %rd5, %rd227;
shl.b64 %rd232, %rd231, 3;
add.s64 %rd218, %rd203, %rd232;

	ld.global.nc.u64 %rd217, [%rd218];

	add.s64 %rd233, %rd6, %rd227;
shl.b64 %rd234, %rd233, 3;
add.s64 %rd220, %rd203, %rd234;

	ld.global.nc.u64 %rd219, [%rd220];

	add.s64 %rd235, %rd7, %rd227;
shl.b64 %rd236, %rd235, 3;
add.s64 %rd222, %rd203, %rd236;

	ld.global.nc.u64 %rd221, [%rd222];

	add.s64 %rd237, %rd8, %rd227;
shl.b64 %rd238, %rd237, 3;
add.s64 %rd224, %rd203, %rd238;

	ld.global.nc.u64 %rd223, [%rd224];

	add.s64 %rd239, %rd9, %rd227;
shl.b64 %rd240, %rd239, 3;
add.s64 %rd226, %rd203, %rd240;

	ld.global.nc.u64 %rd225, [%rd226];

	bar.sync 0;
add.s64 %rd242, %rd2, %rd228;
st.global.u64 [%rd242], %rd213;
st.global.u64 [%rd242+1024], %rd215;
st.global.u64 [%rd242+2048], %rd217;
st.global.u64 [%rd242+3072], %rd219;
st.global.u64 [%rd242+4096], %rd221;
st.global.u64 [%rd242+5120], %rd223;
st.global.u64 [%rd242+6144], %rd225;
add.s32 %r16, %r346, 896;
setp.le.s32	%p16, %r16, %r323;
mov.u32 %r334, %r346;
mov.u32 %r345, %r334;
mov.u32 %r347, %r16;
@%p16 bra BB99_9;

BB99_10:
mov.u32 %r17, %r345;
setp.le.s32	%p17, %r323, %r17;
@%p17 bra BB99_39;

sub.s32 %r18, %r323, %r17;
cvt.s64.s32	%rd18, %r17;
sub.s32 %r19, %r18, %r10;
setp.lt.s32	%p18, %r19, 1;
@%p18 bra BB99_13;

cvt.s64.s32	%rd247, %r10;
add.s64 %rd248, %rd247, %rd18;
shl.b64 %rd249, %rd248, 3;
add.s64 %rd246, %rd203, %rd249;

	ld.global.nc.u64 %rd1046, [%rd246];


BB99_13:
setp.lt.s32	%p19, %r19, 129;
@%p19 bra BB99_15;

add.s32 %r108, %r10, 128;
cvt.s64.s32	%rd253, %r108;
add.s64 %rd254, %rd253, %rd18;
shl.b64 %rd255, %rd254, 3;
add.s64 %rd252, %rd203, %rd255;

	ld.global.nc.u64 %rd1047, [%rd252];


BB99_15:
setp.lt.s32	%p20, %r19, 257;
@%p20 bra BB99_17;

add.s32 %r109, %r10, 256;
cvt.s64.s32	%rd259, %r109;
add.s64 %rd260, %rd259, %rd18;
shl.b64 %rd261, %rd260, 3;
add.s64 %rd258, %rd203, %rd261;

	ld.global.nc.u64 %rd1048, [%rd258];


BB99_17:
setp.lt.s32	%p21, %r19, 385;
@%p21 bra BB99_19;

add.s32 %r110, %r10, 384;
cvt.s64.s32	%rd265, %r110;
add.s64 %rd266, %rd265, %rd18;
shl.b64 %rd267, %rd266, 3;
add.s64 %rd264, %rd203, %rd267;

	ld.global.nc.u64 %rd1049, [%rd264];


BB99_19:
setp.lt.s32	%p22, %r19, 513;
@%p22 bra BB99_21;

add.s32 %r111, %r10, 512;
cvt.s64.s32	%rd271, %r111;
add.s64 %rd272, %rd271, %rd18;
shl.b64 %rd273, %rd272, 3;
add.s64 %rd270, %rd203, %rd273;

	ld.global.nc.u64 %rd1050, [%rd270];


BB99_21:
setp.lt.s32	%p23, %r19, 641;
@%p23 bra BB99_23;

add.s32 %r112, %r10, 640;
cvt.s64.s32	%rd277, %r112;
add.s64 %rd278, %rd277, %rd18;
shl.b64 %rd279, %rd278, 3;
add.s64 %rd276, %rd203, %rd279;

	ld.global.nc.u64 %rd1051, [%rd276];


BB99_23:
setp.lt.s32	%p24, %r19, 769;
@%p24 bra BB99_25;

add.s32 %r113, %r10, 768;
cvt.s64.s32	%rd283, %r113;
add.s64 %rd284, %rd283, %rd18;
shl.b64 %rd285, %rd284, 3;
add.s64 %rd282, %rd203, %rd285;

	ld.global.nc.u64 %rd1052, [%rd282];


BB99_25:
bar.sync 0;
cvt.s64.s32	%rd286, %r10;
add.s64 %rd287, %rd286, %rd18;
shl.b64 %rd288, %rd287, 3;
add.s64 %rd33, %rd2, %rd288;
setp.le.s32	%p25, %r18, %r10;
@%p25 bra BB99_27;

st.global.u64 [%rd33], %rd1046;

BB99_27:
add.s32 %r114, %r10, 128;
setp.ge.s32	%p26, %r114, %r18;
@%p26 bra BB99_29;

st.global.u64 [%rd33+1024], %rd1047;

BB99_29:
add.s32 %r115, %r10, 256;
setp.ge.s32	%p27, %r115, %r18;
@%p27 bra BB99_31;

st.global.u64 [%rd33+2048], %rd1048;

BB99_31:
add.s32 %r116, %r10, 384;
setp.ge.s32	%p28, %r116, %r18;
@%p28 bra BB99_33;

st.global.u64 [%rd33+3072], %rd1049;

BB99_33:
add.s32 %r117, %r10, 512;
setp.ge.s32	%p29, %r117, %r18;
@%p29 bra BB99_35;

st.global.u64 [%rd33+4096], %rd1050;

BB99_35:
add.s32 %r118, %r10, 640;
setp.ge.s32	%p30, %r118, %r18;
@%p30 bra BB99_37;

st.global.u64 [%rd33+5120], %rd1051;

BB99_37:
add.s32 %r119, %r10, 768;
setp.ge.s32	%p31, %r119, %r18;
@%p31 bra BB99_39;

st.global.u64 [%rd33+6144], %rd1052;

BB99_39:
mov.u32 %r342, %r9;
@%p15 bra BB99_42;

cvt.s64.s32	%rd41, %r10;
add.s32 %r120, %r10, 128;
cvt.s64.s32	%rd42, %r120;
add.s32 %r121, %r10, 256;
cvt.s64.s32	%rd43, %r121;
add.s32 %r122, %r10, 384;
cvt.s64.s32	%rd44, %r122;
add.s32 %r123, %r10, 512;
cvt.s64.s32	%rd45, %r123;
add.s32 %r124, %r10, 640;
cvt.s64.s32	%rd46, %r124;
add.s32 %r125, %r10, 768;
cvt.s64.s32	%rd47, %r125;
mov.u32 %r343, %r9;
mov.u32 %r344, %r13;

BB99_41:
mov.u32 %r335, %r344;
mov.u32 %r21, %r343;
mov.u32 %r343, %r335;
cvt.s64.s32	%rd303, %r21;
add.s64 %rd48, %rd41, %rd303;
shl.b64 %rd304, %rd48, 3;
add.s64 %rd290, %rd205, %rd304;

	ld.global.nc.u64 %rd289, [%rd290];

	add.s64 %rd305, %rd42, %rd303;
shl.b64 %rd306, %rd305, 3;
add.s64 %rd292, %rd205, %rd306;

	ld.global.nc.u64 %rd291, [%rd292];

	add.s64 %rd307, %rd43, %rd303;
shl.b64 %rd308, %rd307, 3;
add.s64 %rd294, %rd205, %rd308;

	ld.global.nc.u64 %rd293, [%rd294];

	add.s64 %rd309, %rd44, %rd303;
shl.b64 %rd310, %rd309, 3;
add.s64 %rd296, %rd205, %rd310;

	ld.global.nc.u64 %rd295, [%rd296];

	add.s64 %rd311, %rd45, %rd303;
shl.b64 %rd312, %rd311, 3;
add.s64 %rd298, %rd205, %rd312;

	ld.global.nc.u64 %rd297, [%rd298];

	add.s64 %rd313, %rd46, %rd303;
shl.b64 %rd314, %rd313, 3;
add.s64 %rd300, %rd205, %rd314;

	ld.global.nc.u64 %rd299, [%rd300];

	add.s64 %rd315, %rd47, %rd303;
shl.b64 %rd316, %rd315, 3;
add.s64 %rd302, %rd205, %rd316;

	ld.global.nc.u64 %rd301, [%rd302];

	bar.sync 0;
add.s64 %rd318, %rd1, %rd304;
st.global.u64 [%rd318], %rd289;
st.global.u64 [%rd318+1024], %rd291;
st.global.u64 [%rd318+2048], %rd293;
st.global.u64 [%rd318+3072], %rd295;
st.global.u64 [%rd318+4096], %rd297;
st.global.u64 [%rd318+5120], %rd299;
st.global.u64 [%rd318+6144], %rd301;
add.s32 %r344, %r343, 896;
setp.le.s32	%p33, %r344, %r323;
mov.u32 %r342, %r343;
@%p33 bra BB99_41;

BB99_42:
setp.le.s32	%p34, %r323, %r342;
@%p34 bra BB99_143;

sub.s32 %r24, %r323, %r342;
cvt.s64.s32	%rd56, %r342;
sub.s32 %r25, %r24, %r10;
setp.lt.s32	%p35, %r25, 1;
@%p35 bra BB99_45;

cvt.s64.s32	%rd321, %r10;
add.s64 %rd322, %rd321, %rd56;
shl.b64 %rd323, %rd322, 3;
add.s64 %rd320, %rd205, %rd323;

	ld.global.nc.u64 %rd1046, [%rd320];


BB99_45:
setp.lt.s32	%p36, %r25, 129;
@%p36 bra BB99_47;

add.s32 %r126, %r10, 128;
cvt.s64.s32	%rd326, %r126;
add.s64 %rd327, %rd326, %rd56;
shl.b64 %rd328, %rd327, 3;
add.s64 %rd325, %rd205, %rd328;

	ld.global.nc.u64 %rd1047, [%rd325];


BB99_47:
setp.lt.s32	%p37, %r25, 257;
@%p37 bra BB99_49;

add.s32 %r127, %r10, 256;
cvt.s64.s32	%rd331, %r127;
add.s64 %rd332, %rd331, %rd56;
shl.b64 %rd333, %rd332, 3;
add.s64 %rd330, %rd205, %rd333;

	ld.global.nc.u64 %rd1048, [%rd330];


BB99_49:
setp.lt.s32	%p38, %r25, 385;
@%p38 bra BB99_51;

add.s32 %r128, %r10, 384;
cvt.s64.s32	%rd336, %r128;
add.s64 %rd337, %rd336, %rd56;
shl.b64 %rd338, %rd337, 3;
add.s64 %rd335, %rd205, %rd338;

	ld.global.nc.u64 %rd1049, [%rd335];


BB99_51:
setp.lt.s32	%p39, %r25, 513;
@%p39 bra BB99_53;

add.s32 %r129, %r10, 512;
cvt.s64.s32	%rd341, %r129;
add.s64 %rd342, %rd341, %rd56;
shl.b64 %rd343, %rd342, 3;
add.s64 %rd340, %rd205, %rd343;

	ld.global.nc.u64 %rd1050, [%rd340];


BB99_53:
setp.lt.s32	%p40, %r25, 641;
@%p40 bra BB99_55;

add.s32 %r130, %r10, 640;
cvt.s64.s32	%rd346, %r130;
add.s64 %rd347, %rd346, %rd56;
shl.b64 %rd348, %rd347, 3;
add.s64 %rd345, %rd205, %rd348;

	ld.global.nc.u64 %rd1051, [%rd345];


BB99_55:
setp.lt.s32	%p41, %r25, 769;
@%p41 bra BB99_57;

add.s32 %r131, %r10, 768;
cvt.s64.s32	%rd351, %r131;
add.s64 %rd352, %rd351, %rd56;
shl.b64 %rd353, %rd352, 3;
add.s64 %rd350, %rd205, %rd353;

	ld.global.nc.u64 %rd1052, [%rd350];


BB99_57:
bar.sync 0;
cvt.s64.s32	%rd354, %r10;
add.s64 %rd355, %rd354, %rd56;
shl.b64 %rd356, %rd355, 3;
add.s64 %rd71, %rd1, %rd356;
setp.le.s32	%p42, %r24, %r10;
@%p42 bra BB99_59;

st.global.u64 [%rd71], %rd1046;

BB99_59:
add.s32 %r132, %r10, 128;
setp.ge.s32	%p43, %r132, %r24;
@%p43 bra BB99_61;

st.global.u64 [%rd71+1024], %rd1047;

BB99_61:
add.s32 %r133, %r10, 256;
setp.ge.s32	%p44, %r133, %r24;
@%p44 bra BB99_63;

st.global.u64 [%rd71+2048], %rd1048;

BB99_63:
add.s32 %r134, %r10, 384;
setp.ge.s32	%p45, %r134, %r24;
@%p45 bra BB99_65;

st.global.u64 [%rd71+3072], %rd1049;

BB99_65:
add.s32 %r135, %r10, 512;
setp.ge.s32	%p46, %r135, %r24;
@%p46 bra BB99_67;

st.global.u64 [%rd71+4096], %rd1050;

BB99_67:
add.s32 %r136, %r10, 640;
setp.ge.s32	%p47, %r136, %r24;
@%p47 bra BB99_69;

st.global.u64 [%rd71+5120], %rd1051;

BB99_69:
add.s32 %r137, %r10, 768;
setp.ge.s32	%p48, %r137, %r24;
@%p48 bra BB99_143;

st.global.u64 [%rd71+6144], %rd1052;
bra.uni BB99_143;

BB99_71:
setp.gt.s32	%p49, %r13, %r323;
mov.u32 %r339, %r9;
@%p49 bra BB99_80;

shr.s32 %r139, %r10, 31;
shr.u32 %r140, %r139, 27;
add.s32 %r141, %r10, %r140;
shr.s32 %r142, %r141, 5;
mul.wide.s32 %rd358, %r142, 8;
mov.u64 %rd359, _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage;
add.s64 %rd360, %rd359, %rd358;
add.s64 %rd72, %rd360, 144;

	mov.u32 %r157, %laneid;

	mov.u32 %r340, %r9;
mov.u32 %r341, %r13;

BB99_73:
mov.u32 %r337, %r341;
mov.u32 %r27, %r340;
mov.u32 %r340, %r337;
mul.lo.s32 %r143, %r10, 7;
cvt.s64.s32	%rd375, %r143;
cvt.s64.s32	%rd376, %r27;
add.s64 %rd377, %rd375, %rd376;
shl.b64 %rd378, %rd377, 3;
add.s64 %rd362, %rd203, %rd378;

	ld.global.nc.u64 %rd361, [%rd362];

	add.s32 %r144, %r143, 1;
cvt.s64.s32	%rd379, %r144;
add.s64 %rd380, %rd379, %rd376;
shl.b64 %rd381, %rd380, 3;
add.s64 %rd364, %rd203, %rd381;

	ld.global.nc.u64 %rd363, [%rd364];

	add.s32 %r145, %r143, 2;
cvt.s64.s32	%rd382, %r145;
add.s64 %rd383, %rd382, %rd376;
shl.b64 %rd384, %rd383, 3;
add.s64 %rd366, %rd203, %rd384;

	ld.global.nc.u64 %rd365, [%rd366];

	add.s32 %r146, %r143, 3;
cvt.s64.s32	%rd385, %r146;
add.s64 %rd386, %rd385, %rd376;
shl.b64 %rd387, %rd386, 3;
add.s64 %rd368, %rd203, %rd387;

	ld.global.nc.u64 %rd367, [%rd368];

	add.s32 %r147, %r143, 4;
cvt.s64.s32	%rd388, %r147;
add.s64 %rd389, %rd388, %rd376;
shl.b64 %rd390, %rd389, 3;
add.s64 %rd370, %rd203, %rd390;

	ld.global.nc.u64 %rd369, [%rd370];

	add.s32 %r148, %r143, 5;
cvt.s64.s32	%rd391, %r148;
add.s64 %rd392, %rd391, %rd376;
shl.b64 %rd393, %rd392, 3;
add.s64 %rd372, %rd203, %rd393;

	ld.global.nc.u64 %rd371, [%rd372];

	add.s32 %r149, %r143, 6;
cvt.s64.s32	%rd394, %r149;
add.s64 %rd395, %rd394, %rd376;
shl.b64 %rd396, %rd395, 3;
add.s64 %rd374, %rd203, %rd396;

	ld.global.nc.u64 %rd373, [%rd374];

	bar.sync 0;
xor.b64 %rd80, %rd361, -9223372036854775808;
xor.b64 %rd81, %rd363, -9223372036854775808;
xor.b64 %rd82, %rd365, -9223372036854775808;
xor.b64 %rd83, %rd367, -9223372036854775808;
xor.b64 %rd84, %rd369, -9223372036854775808;
xor.b64 %rd85, %rd371, -9223372036854775808;
xor.b64 %rd86, %rd373, -9223372036854775808;
cvt.s64.s32	%rd87, %r10;
mul.wide.s32 %rd397, %r10, 8;
add.s64 %rd399, %rd359, 184;
add.s64 %rd400, %rd399, %rd397;
mov.u64 %rd401, 0;
st.shared.u64 [%rd400], %rd401;
st.shared.u64 [%rd400+1024], %rd401;
st.shared.u64 [%rd400+2048], %rd401;
st.shared.u64 [%rd400+3072], %rd401;
st.shared.u64 [%rd400+4096], %rd401;
st.shared.u64 [%rd400+5120], %rd401;
st.shared.u64 [%rd400+6144], %rd401;
st.shared.u64 [%rd400+7168], %rd401;
st.shared.u64 [%rd400+8192], %rd401;
shr.u64 %rd402, %rd80, %r83;
mov.u64 %rd403, 1;
shl.b64 %rd404, %rd403, %r84;
add.s64 %rd405, %rd404, 4294967295;
and.b64 %rd406, %rd402, %rd405;
and.b64 %rd407, %rd406, 4294967288;
shl.b64 %rd408, %rd406, 10;
and.b64 %rd409, %rd408, 7168;
add.s64 %rd410, %rd399, %rd409;
add.s64 %rd411, %rd410, %rd397;
shr.u64 %rd412, %rd407, 2;
add.s64 %rd88, %rd411, %rd412;
ld.shared.u16 %r31, [%rd88];
add.s32 %r150, %r31, 1;
st.shared.u16 [%rd88], %r150;
shr.u64 %rd413, %rd81, %r83;
and.b64 %rd414, %rd413, %rd405;
and.b64 %rd415, %rd414, 4294967288;
shl.b64 %rd416, %rd414, 10;
and.b64 %rd417, %rd416, 7168;
add.s64 %rd418, %rd399, %rd417;
add.s64 %rd419, %rd418, %rd397;
shr.u64 %rd420, %rd415, 2;
add.s64 %rd89, %rd419, %rd420;
ld.shared.u16 %r32, [%rd89];
add.s32 %r151, %r32, 1;
st.shared.u16 [%rd89], %r151;
shr.u64 %rd421, %rd82, %r83;
and.b64 %rd422, %rd421, %rd405;
and.b64 %rd423, %rd422, 4294967288;
shl.b64 %rd424, %rd422, 10;
and.b64 %rd425, %rd424, 7168;
add.s64 %rd426, %rd399, %rd425;
add.s64 %rd427, %rd426, %rd397;
shr.u64 %rd428, %rd423, 2;
add.s64 %rd90, %rd427, %rd428;
ld.shared.u16 %r33, [%rd90];
add.s32 %r152, %r33, 1;
st.shared.u16 [%rd90], %r152;
shr.u64 %rd429, %rd83, %r83;
and.b64 %rd430, %rd429, %rd405;
and.b64 %rd431, %rd430, 4294967288;
shl.b64 %rd432, %rd430, 10;
and.b64 %rd433, %rd432, 7168;
add.s64 %rd434, %rd399, %rd433;
add.s64 %rd435, %rd434, %rd397;
shr.u64 %rd436, %rd431, 2;
add.s64 %rd91, %rd435, %rd436;
ld.shared.u16 %r34, [%rd91];
add.s32 %r153, %r34, 1;
st.shared.u16 [%rd91], %r153;
shr.u64 %rd437, %rd84, %r83;
and.b64 %rd438, %rd437, %rd405;
and.b64 %rd439, %rd438, 4294967288;
shl.b64 %rd440, %rd438, 10;
and.b64 %rd441, %rd440, 7168;
add.s64 %rd442, %rd399, %rd441;
add.s64 %rd443, %rd442, %rd397;
shr.u64 %rd444, %rd439, 2;
add.s64 %rd92, %rd443, %rd444;
ld.shared.u16 %r35, [%rd92];
add.s32 %r154, %r35, 1;
st.shared.u16 [%rd92], %r154;
shr.u64 %rd445, %rd85, %r83;
and.b64 %rd446, %rd445, %rd405;
and.b64 %rd447, %rd446, 4294967288;
shl.b64 %rd448, %rd446, 10;
and.b64 %rd449, %rd448, 7168;
add.s64 %rd450, %rd399, %rd449;
add.s64 %rd451, %rd450, %rd397;
shr.u64 %rd452, %rd447, 2;
add.s64 %rd93, %rd451, %rd452;
ld.shared.u16 %r36, [%rd93];
add.s32 %r155, %r36, 1;
st.shared.u16 [%rd93], %r155;
shr.u64 %rd453, %rd86, %r83;
and.b64 %rd454, %rd453, %rd405;
and.b64 %rd455, %rd454, 4294967288;
shl.b64 %rd456, %rd454, 10;
and.b64 %rd457, %rd456, 7168;
add.s64 %rd458, %rd399, %rd457;
add.s64 %rd459, %rd458, %rd397;
shr.u64 %rd460, %rd455, 2;
add.s64 %rd94, %rd459, %rd460;
ld.shared.u16 %r37, [%rd94];
add.s32 %r156, %r37, 1;
st.shared.u16 [%rd94], %r156;
bar.sync 0;
mul.lo.s64 %rd471, %rd87, 72;
add.s64 %rd473, %rd359, %rd471;
ld.shared.u64 %rd95, [%rd473+192];
ld.shared.u64 %rd96, [%rd473+184];
add.s64 %rd474, %rd95, %rd96;
ld.shared.u64 %rd97, [%rd473+200];
add.s64 %rd475, %rd474, %rd97;
ld.shared.u64 %rd98, [%rd473+208];
add.s64 %rd476, %rd475, %rd98;
ld.shared.u64 %rd99, [%rd473+216];
add.s64 %rd477, %rd476, %rd99;
ld.shared.u64 %rd100, [%rd473+224];
add.s64 %rd478, %rd477, %rd100;
ld.shared.u64 %rd101, [%rd473+232];
add.s64 %rd479, %rd478, %rd101;
ld.shared.u64 %rd102, [%rd473+240];
add.s64 %rd480, %rd479, %rd102;
ld.shared.u64 %rd481, [%rd473+248];
add.s64 %rd462, %rd480, %rd481;
mov.u32 %r158, 1;
mov.u32 %r167, 0;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd462; shfl.up.b32 lo|p, lo, %r158, %r167; shfl.up.b32 hi|p, hi, %r158, %r167; mov.b64 %rd461, {lo, hi}; @p add.u64 %rd461, %rd461, %rd462;}

	mov.u32 %r160, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd461; shfl.up.b32 lo|p, lo, %r160, %r167; shfl.up.b32 hi|p, hi, %r160, %r167; mov.b64 %rd463, {lo, hi}; @p add.u64 %rd463, %rd463, %rd461;}

	mov.u32 %r162, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd463; shfl.up.b32 lo|p, lo, %r162, %r167; shfl.up.b32 hi|p, hi, %r162, %r167; mov.b64 %rd465, {lo, hi}; @p add.u64 %rd465, %rd465, %rd463;}

	mov.u32 %r164, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd465; shfl.up.b32 lo|p, lo, %r164, %r167; shfl.up.b32 hi|p, hi, %r164, %r167; mov.b64 %rd467, {lo, hi}; @p add.u64 %rd467, %rd467, %rd465;}

	mov.u32 %r166, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd467; shfl.up.b32 lo|p, lo, %r166, %r167; shfl.up.b32 hi|p, hi, %r166, %r167; mov.b64 %rd469, {lo, hi}; @p add.u64 %rd469, %rd469, %rd467;}

	sub.s64 %rd104, %rd469, %rd462;
setp.ne.s32	%p50, %r157, 31;
@%p50 bra BB99_75;

st.shared.u64 [%rd72], %rd469;

BB99_75:
setp.lt.s32	%p1, %r10, 32;
and.b32 %r168, %r10, -32;
setp.eq.s32	%p2, %r168, 96;
setp.eq.s32	%p3, %r168, 64;
setp.eq.s32	%p4, %r168, 32;
bar.sync 0;
ld.shared.u64 %rd483, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+144];
selp.b64	%rd484, %rd483, 0, %p4;
add.s64 %rd485, %rd104, %rd484;
ld.shared.u64 %rd486, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+152];
add.s64 %rd487, %rd486, %rd483;
selp.b64	%rd488, %rd487, 0, %p3;
add.s64 %rd489, %rd485, %rd488;
ld.shared.u64 %rd490, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+160];
add.s64 %rd491, %rd487, %rd490;
selp.b64	%rd492, %rd491, 0, %p2;
add.s64 %rd493, %rd489, %rd492;
ld.shared.u64 %rd494, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+168];
add.s64 %rd495, %rd491, %rd494;
shl.b64 %rd496, %rd495, 16;
add.s64 %rd497, %rd496, %rd493;
shl.b64 %rd498, %rd495, 32;
add.s64 %rd499, %rd498, %rd497;
shl.b64 %rd500, %rd495, 48;
add.s64 %rd501, %rd500, %rd499;
add.s64 %rd502, %rd96, %rd501;
add.s64 %rd503, %rd502, %rd95;
add.s64 %rd504, %rd503, %rd97;
add.s64 %rd505, %rd504, %rd98;
add.s64 %rd506, %rd505, %rd99;
add.s64 %rd507, %rd506, %rd100;
add.s64 %rd508, %rd507, %rd101;
add.s64 %rd509, %rd508, %rd102;
mul.wide.s32 %rd510, %r10, 72;
add.s64 %rd511, %rd359, %rd510;
st.shared.u64 [%rd511+184], %rd501;
st.shared.u64 [%rd511+192], %rd502;
st.shared.u64 [%rd511+200], %rd503;
st.shared.u64 [%rd511+208], %rd504;
st.shared.u64 [%rd511+216], %rd505;
st.shared.u64 [%rd511+224], %rd506;
st.shared.u64 [%rd511+232], %rd507;
st.shared.u64 [%rd511+240], %rd508;
st.shared.u64 [%rd511+248], %rd509;
bar.sync 0;
ld.shared.u16 %r169, [%rd88];
add.s32 %r39, %r169, %r31;
ld.shared.u16 %r170, [%rd89];
add.s32 %r40, %r170, %r32;
ld.shared.u16 %r171, [%rd90];
add.s32 %r41, %r171, %r33;
ld.shared.u16 %r172, [%rd91];
add.s32 %r42, %r172, %r34;
ld.shared.u16 %r173, [%rd92];
add.s32 %r43, %r173, %r35;
ld.shared.u16 %r174, [%rd93];
add.s32 %r44, %r174, %r36;
ld.shared.u16 %r175, [%rd94];
add.s32 %r45, %r175, %r37;
@!%p1 bra BB99_77;
bra.uni BB99_76;

BB99_76:
and.b32 %r177, %r10, 7;
add.s32 %r178, %r177, 1;
shr.s32 %r179, %r10, 3;
mul.wide.u32 %rd512, %r178, 1024;
add.s64 %rd514, %rd359, %rd512;
mul.wide.s32 %rd515, %r179, 2;
add.s64 %rd516, %rd514, %rd515;
ld.shared.u16 %r324, [%rd516+184];

BB99_77:
@%p9 bra BB99_79;

mov.u32 %r318, 0;
mov.u32 %r317, 1;
setp.eq.s32	%p52, %r10, 0;

	shfl.up.b32 %r180, %r324, %r317, %r318;

	selp.b32	%r185, 0, %r180, %p52;
sub.s32 %r186, %r349, %r185;
mul.wide.u32 %rd517, %r10, 4;
add.s64 %rd519, %rd359, %rd517;
st.shared.u32 [%rd519], %r186;
add.s32 %r349, %r186, %r324;

BB99_79:
bar.sync 0;
xor.b64 %rd1041, %rd373, -9223372036854775808;
xor.b64 %rd1040, %rd371, -9223372036854775808;
xor.b64 %rd1039, %rd369, -9223372036854775808;
xor.b64 %rd1038, %rd367, -9223372036854775808;
xor.b64 %rd1037, %rd365, -9223372036854775808;
xor.b64 %rd1036, %rd363, -9223372036854775808;
xor.b64 %rd1035, %rd361, -9223372036854775808;
mul.wide.u32 %rd520, %r39, 8;
add.s64 %rd522, %rd520, %rd359;
add.s64 %rd106, %rd522, 136;
st.shared.u64 [%rd522+136], %rd1035;
mul.wide.u32 %rd523, %r40, 8;
add.s64 %rd524, %rd523, %rd359;
add.s64 %rd107, %rd524, 136;
st.shared.u64 [%rd524+136], %rd1036;
mul.wide.u32 %rd525, %r41, 8;
add.s64 %rd526, %rd525, %rd359;
add.s64 %rd108, %rd526, 136;
st.shared.u64 [%rd526+136], %rd1037;
mul.wide.u32 %rd527, %r42, 8;
add.s64 %rd528, %rd527, %rd359;
add.s64 %rd109, %rd528, 136;
st.shared.u64 [%rd528+136], %rd1038;
mul.wide.u32 %rd529, %r43, 8;
add.s64 %rd530, %rd529, %rd359;
add.s64 %rd110, %rd530, 136;
st.shared.u64 [%rd530+136], %rd1039;
mul.wide.u32 %rd531, %r44, 8;
add.s64 %rd532, %rd531, %rd359;
add.s64 %rd111, %rd532, 136;
st.shared.u64 [%rd532+136], %rd1040;
mul.wide.u32 %rd533, %r45, 8;
add.s64 %rd534, %rd533, %rd359;
add.s64 %rd112, %rd534, 136;
st.shared.u64 [%rd534+136], %rd1041;
bar.sync 0;
mov.u64 %rd1044, 1;
shl.b64 %rd1043, %rd1044, %r84;
add.s64 %rd1042, %rd1043, 4294967295;
shl.b64 %rd535, %rd87, 3;
add.s64 %rd537, %rd359, %rd535;
add.s64 %rd113, %rd537, 184;
ld.shared.u64 %rd538, [%rd537+136];
shr.u64 %rd539, %rd538, %r83;
and.b64 %rd543, %rd1042, 4294967295;
and.b64 %rd544, %rd543, %rd539;
shl.b64 %rd545, %rd544, 2;
add.s64 %rd546, %rd359, %rd545;
ld.shared.u64 %rd547, [%rd537+1160];
shr.u64 %rd548, %rd547, %r83;
and.b64 %rd549, %rd543, %rd548;
shl.b64 %rd550, %rd549, 2;
add.s64 %rd551, %rd359, %rd550;
ld.shared.u32 %r187, [%rd551];
ld.shared.u64 %rd552, [%rd537+2184];
shr.u64 %rd553, %rd552, %r83;
and.b64 %rd554, %rd543, %rd553;
shl.b64 %rd555, %rd554, 2;
add.s64 %rd556, %rd359, %rd555;
ld.shared.u32 %r188, [%rd556];
ld.shared.u64 %rd557, [%rd537+3208];
shr.u64 %rd558, %rd557, %r83;
and.b64 %rd559, %rd543, %rd558;
shl.b64 %rd560, %rd559, 2;
add.s64 %rd561, %rd359, %rd560;
ld.shared.u32 %r189, [%rd561];
ld.shared.u64 %rd562, [%rd537+4232];
shr.u64 %rd563, %rd562, %r83;
and.b64 %rd564, %rd543, %rd563;
shl.b64 %rd565, %rd564, 2;
add.s64 %rd566, %rd359, %rd565;
ld.shared.u32 %r190, [%rd566];
ld.shared.u64 %rd567, [%rd537+5256];
shr.u64 %rd568, %rd567, %r83;
and.b64 %rd569, %rd543, %rd568;
shl.b64 %rd570, %rd569, 2;
add.s64 %rd571, %rd359, %rd570;
ld.shared.u32 %r191, [%rd571];
ld.shared.u64 %rd572, [%rd537+6280];
shr.u64 %rd573, %rd572, %r83;
and.b64 %rd574, %rd543, %rd573;
shl.b64 %rd575, %rd574, 2;
add.s64 %rd576, %rd359, %rd575;
ld.shared.u32 %r192, [%rd576];
xor.b64 %rd577, %rd572, -9223372036854775808;
xor.b64 %rd578, %rd567, -9223372036854775808;
xor.b64 %rd579, %rd562, -9223372036854775808;
xor.b64 %rd580, %rd557, -9223372036854775808;
xor.b64 %rd581, %rd552, -9223372036854775808;
xor.b64 %rd582, %rd547, -9223372036854775808;
xor.b64 %rd583, %rd538, -9223372036854775808;
ld.shared.u32 %r193, [%rd546];
add.s32 %r194, %r10, %r193;
cvt.s64.s32	%rd114, %r194;
mul.wide.s32 %rd585, %r194, 8;
add.s64 %rd586, %rd2, %rd585;
st.global.u64 [%rd586], %rd583;
add.s32 %r195, %r10, 128;
add.s32 %r196, %r195, %r187;
cvt.s64.s32	%rd115, %r196;
mul.wide.s32 %rd587, %r196, 8;
add.s64 %rd588, %rd2, %rd587;
st.global.u64 [%rd588], %rd582;
add.s32 %r197, %r195, %r188;
add.s32 %r198, %r197, 128;
cvt.s64.s32	%rd116, %r198;
mul.wide.s32 %rd589, %r198, 8;
add.s64 %rd590, %rd2, %rd589;
st.global.u64 [%rd590], %rd581;
add.s32 %r199, %r195, %r189;
add.s32 %r200, %r199, 256;
cvt.s64.s32	%rd117, %r200;
mul.wide.s32 %rd591, %r200, 8;
add.s64 %rd592, %rd2, %rd591;
st.global.u64 [%rd592], %rd580;
add.s32 %r201, %r195, %r190;
add.s32 %r202, %r201, 384;
cvt.s64.s32	%rd118, %r202;
mul.wide.s32 %rd593, %r202, 8;
add.s64 %rd594, %rd2, %rd593;
st.global.u64 [%rd594], %rd579;
add.s32 %r203, %r195, %r191;
add.s32 %r204, %r203, 512;
cvt.s64.s32	%rd119, %r204;
mul.wide.s32 %rd595, %r204, 8;
add.s64 %rd596, %rd2, %rd595;
st.global.u64 [%rd596], %rd578;
add.s32 %r205, %r195, %r192;
add.s32 %r206, %r205, 640;
cvt.s64.s32	%rd120, %r206;
mul.wide.s32 %rd597, %r206, 8;
add.s64 %rd598, %rd2, %rd597;
st.global.u64 [%rd598], %rd577;
bar.sync 0;
add.s64 %rd600, %rd205, %rd378;

	ld.global.nc.u64 %rd599, [%rd600];

	add.s64 %rd602, %rd205, %rd381;

	ld.global.nc.u64 %rd601, [%rd602];

	add.s64 %rd604, %rd205, %rd384;

	ld.global.nc.u64 %rd603, [%rd604];

	add.s64 %rd606, %rd205, %rd387;

	ld.global.nc.u64 %rd605, [%rd606];

	add.s64 %rd608, %rd205, %rd390;

	ld.global.nc.u64 %rd607, [%rd608];

	add.s64 %rd610, %rd205, %rd393;

	ld.global.nc.u64 %rd609, [%rd610];

	add.s64 %rd612, %rd205, %rd396;

	ld.global.nc.u64 %rd611, [%rd612];

	bar.sync 0;
st.shared.u64 [%rd106], %rd599;
st.shared.u64 [%rd107], %rd601;
st.shared.u64 [%rd108], %rd603;
st.shared.u64 [%rd109], %rd605;
st.shared.u64 [%rd110], %rd607;
st.shared.u64 [%rd111], %rd609;
st.shared.u64 [%rd112], %rd611;
bar.sync 0;
ld.shared.u64 %rd1066, [%rd113+-48];
ld.shared.u64 %rd1067, [%rd113+976];
ld.shared.u64 %rd1068, [%rd113+2000];
ld.shared.u64 %rd1069, [%rd113+3024];
ld.shared.u64 %rd1070, [%rd113+4048];
ld.shared.u64 %rd1071, [%rd113+5072];
ld.shared.u64 %rd1072, [%rd113+6096];
shl.b64 %rd636, %rd114, 3;
add.s64 %rd637, %rd1, %rd636;
st.global.u64 [%rd637], %rd1066;
shl.b64 %rd638, %rd115, 3;
add.s64 %rd639, %rd1, %rd638;
st.global.u64 [%rd639], %rd1067;
shl.b64 %rd640, %rd116, 3;
add.s64 %rd641, %rd1, %rd640;
st.global.u64 [%rd641], %rd1068;
shl.b64 %rd642, %rd117, 3;
add.s64 %rd643, %rd1, %rd642;
st.global.u64 [%rd643], %rd1069;
shl.b64 %rd644, %rd118, 3;
add.s64 %rd645, %rd1, %rd644;
st.global.u64 [%rd645], %rd1070;
shl.b64 %rd646, %rd119, 3;
add.s64 %rd647, %rd1, %rd646;
st.global.u64 [%rd647], %rd1071;
shl.b64 %rd648, %rd120, 3;
add.s64 %rd649, %rd1, %rd648;
st.global.u64 [%rd649], %rd1072;
bar.sync 0;
add.s32 %r341, %r340, 896;
setp.le.s32	%p53, %r341, %r323;
mov.u32 %r339, %r340;
@%p53 bra BB99_73;

BB99_80:
setp.le.s32	%p54, %r323, %r339;
@%p54 bra BB99_143;

sub.s32 %r53, %r323, %r339;
cvt.s64.s32	%rd142, %r339;
mad.lo.s32 %r54, %r10, -7, %r53;
mul.lo.s32 %r55, %r10, 7;
mov.u64 %rd650, -1;
setp.lt.s32	%p55, %r54, 1;
mov.u64 %rd1065, %rd650;
@%p55 bra BB99_83;

cvt.s64.s32	%rd653, %r55;
add.s64 %rd654, %rd653, %rd142;
shl.b64 %rd655, %rd654, 3;
add.s64 %rd652, %rd203, %rd655;

	ld.global.nc.u64 %rd651, [%rd652];

	xor.b64 %rd143, %rd651, -9223372036854775808;
mov.u64 %rd1065, %rd143;

BB99_83:
mov.u64 %rd144, %rd1065;
setp.lt.s32	%p56, %r54, 2;
mov.u64 %rd1064, %rd650;
@%p56 bra BB99_85;

add.s32 %r215, %r55, 1;
cvt.s64.s32	%rd659, %r215;
add.s64 %rd660, %rd659, %rd142;
shl.b64 %rd661, %rd660, 3;
add.s64 %rd658, %rd203, %rd661;

	ld.global.nc.u64 %rd657, [%rd658];

	xor.b64 %rd1064, %rd657, -9223372036854775808;

BB99_85:
setp.lt.s32	%p57, %r54, 3;
mov.u64 %rd1063, %rd650;
@%p57 bra BB99_87;

add.s32 %r216, %r55, 2;
cvt.s64.s32	%rd665, %r216;
add.s64 %rd666, %rd665, %rd142;
shl.b64 %rd667, %rd666, 3;
add.s64 %rd664, %rd203, %rd667;

	ld.global.nc.u64 %rd663, [%rd664];

	xor.b64 %rd1063, %rd663, -9223372036854775808;

BB99_87:
setp.lt.s32	%p58, %r54, 4;
mov.u64 %rd1062, %rd650;
@%p58 bra BB99_89;

add.s32 %r217, %r55, 3;
cvt.s64.s32	%rd671, %r217;
add.s64 %rd672, %rd671, %rd142;
shl.b64 %rd673, %rd672, 3;
add.s64 %rd670, %rd203, %rd673;

	ld.global.nc.u64 %rd669, [%rd670];

	xor.b64 %rd1062, %rd669, -9223372036854775808;

BB99_89:
setp.lt.s32	%p59, %r54, 5;
mov.u64 %rd1061, %rd650;
@%p59 bra BB99_91;

add.s32 %r218, %r55, 4;
cvt.s64.s32	%rd677, %r218;
add.s64 %rd678, %rd677, %rd142;
shl.b64 %rd679, %rd678, 3;
add.s64 %rd676, %rd203, %rd679;

	ld.global.nc.u64 %rd675, [%rd676];

	xor.b64 %rd1061, %rd675, -9223372036854775808;

BB99_91:
setp.lt.s32	%p60, %r54, 6;
mov.u64 %rd1060, %rd650;
@%p60 bra BB99_93;

add.s32 %r219, %r55, 5;
cvt.s64.s32	%rd683, %r219;
add.s64 %rd684, %rd683, %rd142;
shl.b64 %rd685, %rd684, 3;
add.s64 %rd682, %rd203, %rd685;

	ld.global.nc.u64 %rd681, [%rd682];

	xor.b64 %rd1060, %rd681, -9223372036854775808;

BB99_93:
setp.lt.s32	%p61, %r54, 7;
mov.u64 %rd1059, %rd650;
@%p61 bra BB99_95;

add.s32 %r220, %r55, 6;
cvt.s64.s32	%rd689, %r220;
add.s64 %rd690, %rd689, %rd142;
shl.b64 %rd691, %rd690, 3;
add.s64 %rd688, %rd203, %rd691;

	ld.global.nc.u64 %rd687, [%rd688];

	xor.b64 %rd1059, %rd687, -9223372036854775808;

BB99_95:
bar.sync 0;
cvt.s64.s32	%rd157, %r10;
mul.wide.s32 %rd692, %r10, 8;
mov.u64 %rd693, _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage;
add.s64 %rd694, %rd693, 184;
add.s64 %rd695, %rd694, %rd692;
mov.u64 %rd696, 0;
st.shared.u64 [%rd695], %rd696;
st.shared.u64 [%rd695+1024], %rd696;
st.shared.u64 [%rd695+2048], %rd696;
st.shared.u64 [%rd695+3072], %rd696;
st.shared.u64 [%rd695+4096], %rd696;
st.shared.u64 [%rd695+5120], %rd696;
st.shared.u64 [%rd695+6144], %rd696;
st.shared.u64 [%rd695+7168], %rd696;
st.shared.u64 [%rd695+8192], %rd696;
mov.u64 %rd697, 1;
shl.b64 %rd698, %rd697, %r84;
add.s64 %rd699, %rd698, 4294967295;
shr.u64 %rd700, %rd144, %r83;
and.b64 %rd701, %rd700, %rd699;
and.b64 %rd702, %rd701, 4294967288;
shl.b64 %rd703, %rd701, 10;
and.b64 %rd704, %rd703, 7168;
add.s64 %rd705, %rd694, %rd704;
add.s64 %rd706, %rd705, %rd692;
shr.u64 %rd707, %rd702, 2;
add.s64 %rd708, %rd706, %rd707;
ld.shared.u16 %r56, [%rd708];
add.s32 %r222, %r56, 1;
st.shared.u16 [%rd708], %r222;
shr.u64 %rd709, %rd1064, %r83;
and.b64 %rd710, %rd709, %rd699;
and.b64 %rd711, %rd710, 4294967288;
shl.b64 %rd712, %rd710, 10;
and.b64 %rd713, %rd712, 7168;
add.s64 %rd714, %rd694, %rd713;
add.s64 %rd715, %rd714, %rd692;
shr.u64 %rd716, %rd711, 2;
add.s64 %rd717, %rd715, %rd716;
ld.shared.u16 %r57, [%rd717];
add.s32 %r223, %r57, 1;
st.shared.u16 [%rd717], %r223;
shr.u64 %rd718, %rd1063, %r83;
and.b64 %rd719, %rd718, %rd699;
and.b64 %rd720, %rd719, 4294967288;
shl.b64 %rd721, %rd719, 10;
and.b64 %rd722, %rd721, 7168;
add.s64 %rd723, %rd694, %rd722;
add.s64 %rd724, %rd723, %rd692;
shr.u64 %rd725, %rd720, 2;
add.s64 %rd726, %rd724, %rd725;
ld.shared.u16 %r58, [%rd726];
add.s32 %r224, %r58, 1;
st.shared.u16 [%rd726], %r224;
shr.u64 %rd727, %rd1062, %r83;
and.b64 %rd728, %rd727, %rd699;
and.b64 %rd729, %rd728, 4294967288;
shl.b64 %rd730, %rd728, 10;
and.b64 %rd731, %rd730, 7168;
add.s64 %rd732, %rd694, %rd731;
add.s64 %rd733, %rd732, %rd692;
shr.u64 %rd734, %rd729, 2;
add.s64 %rd735, %rd733, %rd734;
ld.shared.u16 %r59, [%rd735];
add.s32 %r225, %r59, 1;
st.shared.u16 [%rd735], %r225;
shr.u64 %rd736, %rd1061, %r83;
and.b64 %rd737, %rd736, %rd699;
and.b64 %rd738, %rd737, 4294967288;
shl.b64 %rd739, %rd737, 10;
and.b64 %rd740, %rd739, 7168;
add.s64 %rd741, %rd694, %rd740;
add.s64 %rd742, %rd741, %rd692;
shr.u64 %rd743, %rd738, 2;
add.s64 %rd744, %rd742, %rd743;
ld.shared.u16 %r60, [%rd744];
add.s32 %r226, %r60, 1;
st.shared.u16 [%rd744], %r226;
shr.u64 %rd745, %rd1060, %r83;
and.b64 %rd746, %rd745, %rd699;
and.b64 %rd747, %rd746, 4294967288;
shl.b64 %rd748, %rd746, 10;
and.b64 %rd749, %rd748, 7168;
add.s64 %rd750, %rd694, %rd749;
add.s64 %rd751, %rd750, %rd692;
shr.u64 %rd752, %rd747, 2;
add.s64 %rd753, %rd751, %rd752;
ld.shared.u16 %r61, [%rd753];
add.s32 %r227, %r61, 1;
st.shared.u16 [%rd753], %r227;
shr.u64 %rd754, %rd1059, %r83;
and.b64 %rd755, %rd754, %rd699;
and.b64 %rd756, %rd755, 4294967288;
shl.b64 %rd757, %rd755, 10;
and.b64 %rd758, %rd757, 7168;
add.s64 %rd759, %rd694, %rd758;
add.s64 %rd760, %rd759, %rd692;
shr.u64 %rd761, %rd756, 2;
add.s64 %rd762, %rd760, %rd761;
ld.shared.u16 %r62, [%rd762];
add.s32 %r228, %r62, 1;
st.shared.u16 [%rd762], %r228;
bar.sync 0;
mul.lo.s64 %rd773, %rd157, 72;
add.s64 %rd775, %rd693, %rd773;
ld.shared.u64 %rd158, [%rd775+192];
ld.shared.u64 %rd159, [%rd775+184];
add.s64 %rd776, %rd158, %rd159;
ld.shared.u64 %rd160, [%rd775+200];
add.s64 %rd777, %rd776, %rd160;
ld.shared.u64 %rd161, [%rd775+208];
add.s64 %rd778, %rd777, %rd161;
ld.shared.u64 %rd162, [%rd775+216];
add.s64 %rd779, %rd778, %rd162;
ld.shared.u64 %rd163, [%rd775+224];
add.s64 %rd780, %rd779, %rd163;
ld.shared.u64 %rd164, [%rd775+232];
add.s64 %rd781, %rd780, %rd164;
ld.shared.u64 %rd165, [%rd775+240];
add.s64 %rd782, %rd781, %rd165;
ld.shared.u64 %rd783, [%rd775+248];
add.s64 %rd764, %rd782, %rd783;

	mov.u32 %r229, %laneid;

	mov.u32 %r230, 1;
mov.u32 %r239, 0;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd764; shfl.up.b32 lo|p, lo, %r230, %r239; shfl.up.b32 hi|p, hi, %r230, %r239; mov.b64 %rd763, {lo, hi}; @p add.u64 %rd763, %rd763, %rd764;}

	mov.u32 %r232, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd763; shfl.up.b32 lo|p, lo, %r232, %r239; shfl.up.b32 hi|p, hi, %r232, %r239; mov.b64 %rd765, {lo, hi}; @p add.u64 %rd765, %rd765, %rd763;}

	mov.u32 %r234, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd765; shfl.up.b32 lo|p, lo, %r234, %r239; shfl.up.b32 hi|p, hi, %r234, %r239; mov.b64 %rd767, {lo, hi}; @p add.u64 %rd767, %rd767, %rd765;}

	mov.u32 %r236, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd767; shfl.up.b32 lo|p, lo, %r236, %r239; shfl.up.b32 hi|p, hi, %r236, %r239; mov.b64 %rd769, {lo, hi}; @p add.u64 %rd769, %rd769, %rd767;}

	mov.u32 %r238, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd769; shfl.up.b32 lo|p, lo, %r238, %r239; shfl.up.b32 hi|p, hi, %r238, %r239; mov.b64 %rd771, {lo, hi}; @p add.u64 %rd771, %rd771, %rd769;}

	setp.ne.s32	%p62, %r229, 31;
@%p62 bra BB99_97;

shr.s32 %r241, %r10, 31;
shr.u32 %r242, %r241, 27;
add.s32 %r243, %r10, %r242;
shr.s32 %r244, %r243, 5;
mul.wide.s32 %rd784, %r244, 8;
add.s64 %rd786, %rd693, %rd784;
st.shared.u64 [%rd786+144], %rd771;

BB99_97:
sub.s64 %rd168, %rd771, %rd764;
bar.sync 0;
and.b32 %r245, %r10, -32;
setp.eq.s32	%p63, %r245, 32;
ld.shared.u64 %rd788, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+144];
selp.b64	%rd789, %rd788, 0, %p63;
add.s64 %rd790, %rd168, %rd789;
ld.shared.u64 %rd791, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+152];
add.s64 %rd792, %rd791, %rd788;
setp.eq.s32	%p64, %r245, 64;
selp.b64	%rd793, %rd792, 0, %p64;
add.s64 %rd794, %rd790, %rd793;
ld.shared.u64 %rd795, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+160];
add.s64 %rd796, %rd792, %rd795;
setp.eq.s32	%p65, %r245, 96;
selp.b64	%rd797, %rd796, 0, %p65;
add.s64 %rd798, %rd794, %rd797;
ld.shared.u64 %rd799, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+168];
add.s64 %rd800, %rd796, %rd799;
shl.b64 %rd801, %rd800, 16;
add.s64 %rd802, %rd801, %rd798;
shl.b64 %rd803, %rd800, 32;
add.s64 %rd804, %rd803, %rd802;
shl.b64 %rd805, %rd800, 48;
add.s64 %rd806, %rd805, %rd804;
add.s64 %rd807, %rd159, %rd806;
add.s64 %rd808, %rd807, %rd158;
add.s64 %rd809, %rd808, %rd160;
add.s64 %rd810, %rd809, %rd161;
add.s64 %rd811, %rd810, %rd162;
add.s64 %rd812, %rd811, %rd163;
add.s64 %rd813, %rd812, %rd164;
add.s64 %rd814, %rd813, %rd165;
mul.wide.s32 %rd815, %r10, 72;
add.s64 %rd816, %rd693, %rd815;
st.shared.u64 [%rd816+184], %rd806;
st.shared.u64 [%rd816+192], %rd807;
st.shared.u64 [%rd816+200], %rd808;
st.shared.u64 [%rd816+208], %rd809;
st.shared.u64 [%rd816+216], %rd810;
st.shared.u64 [%rd816+224], %rd811;
st.shared.u64 [%rd816+232], %rd812;
st.shared.u64 [%rd816+240], %rd813;
st.shared.u64 [%rd816+248], %rd814;
bar.sync 0;
ld.shared.u16 %r247, [%rd708];
add.s32 %r64, %r247, %r56;
ld.shared.u16 %r248, [%rd717];
add.s32 %r65, %r248, %r57;
ld.shared.u16 %r249, [%rd726];
add.s32 %r66, %r249, %r58;
ld.shared.u16 %r250, [%rd735];
add.s32 %r67, %r250, %r59;
ld.shared.u16 %r251, [%rd744];
add.s32 %r68, %r251, %r60;
ld.shared.u16 %r252, [%rd753];
add.s32 %r69, %r252, %r61;
ld.shared.u16 %r253, [%rd762];
add.s32 %r70, %r253, %r62;
setp.gt.s32	%p66, %r10, 31;
@%p66 bra BB99_99;

and.b32 %r255, %r10, 7;
shr.s32 %r256, %r10, 3;
add.s32 %r257, %r255, 1;
mul.wide.u32 %rd886, %r257, 1024;
add.s64 %rd888, %rd693, %rd886;
mul.wide.s32 %rd889, %r256, 2;
add.s64 %rd890, %rd888, %rd889;
ld.shared.u16 %r350, [%rd890+184];

BB99_99:
@%p9 bra BB99_101;

mov.u32 %r322, 0;
mov.u32 %r321, 1;

	shfl.up.b32 %r259, %r350, %r321, %r322;

	setp.eq.s32	%p68, %r10, 0;
selp.b32	%r264, 0, %r259, %p68;
sub.s32 %r265, %r349, %r264;
mul.wide.u32 %rd891, %r10, 4;
add.s64 %rd893, %rd693, %rd891;
st.shared.u32 [%rd893], %r265;

BB99_101:
bar.sync 0;
mul.wide.u32 %rd894, %r64, 8;
add.s64 %rd896, %rd894, %rd693;
add.s64 %rd169, %rd896, 136;
st.shared.u64 [%rd896+136], %rd144;
mul.wide.u32 %rd897, %r65, 8;
add.s64 %rd898, %rd897, %rd693;
add.s64 %rd170, %rd898, 136;
st.shared.u64 [%rd898+136], %rd1064;
mul.wide.u32 %rd899, %r66, 8;
add.s64 %rd900, %rd899, %rd693;
add.s64 %rd171, %rd900, 136;
st.shared.u64 [%rd900+136], %rd1063;
mul.wide.u32 %rd901, %r67, 8;
add.s64 %rd902, %rd901, %rd693;
add.s64 %rd172, %rd902, 136;
st.shared.u64 [%rd902+136], %rd1062;
mul.wide.u32 %rd903, %r68, 8;
add.s64 %rd904, %rd903, %rd693;
add.s64 %rd173, %rd904, 136;
st.shared.u64 [%rd904+136], %rd1061;
mul.wide.u32 %rd905, %r69, 8;
add.s64 %rd906, %rd905, %rd693;
add.s64 %rd174, %rd906, 136;
st.shared.u64 [%rd906+136], %rd1060;
mul.wide.u32 %rd907, %r70, 8;
add.s64 %rd908, %rd907, %rd693;
add.s64 %rd175, %rd908, 136;
st.shared.u64 [%rd908+136], %rd1059;
bar.sync 0;
mul.wide.s32 %rd1045, %r10, 8;
ld.param.u32 %r319, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE18PtxDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6];
add.s64 %rd911, %rd693, %rd1045;
add.s32 %r73, %r10, 128;
and.b64 %rd915, %rd699, 4294967295;
ld.shared.u64 %rd176, [%rd911+136];
shr.u64 %rd916, %rd176, %r319;
and.b64 %rd917, %rd915, %rd916;
shl.b64 %rd918, %rd917, 2;
add.s64 %rd919, %rd693, %rd918;
ld.shared.u32 %r74, [%rd919];
ld.shared.u64 %rd177, [%rd911+1160];
shr.u64 %rd920, %rd177, %r319;
and.b64 %rd921, %rd915, %rd920;
shl.b64 %rd922, %rd921, 2;
add.s64 %rd923, %rd693, %rd922;
ld.shared.u32 %r75, [%rd923];
ld.shared.u64 %rd178, [%rd911+2184];
shr.u64 %rd924, %rd178, %r319;
and.b64 %rd925, %rd915, %rd924;
shl.b64 %rd926, %rd925, 2;
add.s64 %rd927, %rd693, %rd926;
ld.shared.u32 %r76, [%rd927];
ld.shared.u64 %rd179, [%rd911+3208];
shr.u64 %rd928, %rd179, %r319;
and.b64 %rd929, %rd915, %rd928;
shl.b64 %rd930, %rd929, 2;
add.s64 %rd931, %rd693, %rd930;
ld.shared.u32 %r77, [%rd931];
ld.shared.u64 %rd180, [%rd911+4232];
shr.u64 %rd932, %rd180, %r319;
and.b64 %rd933, %rd915, %rd932;
shl.b64 %rd934, %rd933, 2;
add.s64 %rd935, %rd693, %rd934;
ld.shared.u32 %r78, [%rd935];
ld.shared.u64 %rd181, [%rd911+5256];
shr.u64 %rd936, %rd181, %r319;
and.b64 %rd937, %rd915, %rd936;
shl.b64 %rd938, %rd937, 2;
add.s64 %rd939, %rd693, %rd938;
ld.shared.u32 %r79, [%rd939];
ld.shared.u64 %rd182, [%rd911+6280];
shr.u64 %rd940, %rd182, %r319;
and.b64 %rd941, %rd915, %rd940;
shl.b64 %rd942, %rd941, 2;
add.s64 %rd943, %rd693, %rd942;
ld.shared.u32 %r80, [%rd943];
setp.ge.s32	%p69, %r10, %r53;
@%p69 bra BB99_103;

xor.b64 %rd944, %rd176, -9223372036854775808;
add.s32 %r268, %r10, %r74;
mul.wide.s32 %rd946, %r268, 8;
add.s64 %rd947, %rd2, %rd946;
st.global.u64 [%rd947], %rd944;

BB99_103:
setp.ge.s32	%p70, %r73, %r53;
@%p70 bra BB99_105;

xor.b64 %rd948, %rd177, -9223372036854775808;
add.s32 %r269, %r73, %r75;
mul.wide.s32 %rd950, %r269, 8;
add.s64 %rd951, %rd2, %rd950;
st.global.u64 [%rd951], %rd948;

BB99_105:
add.s32 %r270, %r73, 128;
setp.ge.s32	%p71, %r270, %r53;
@%p71 bra BB99_107;

xor.b64 %rd952, %rd178, -9223372036854775808;
add.s32 %r271, %r73, %r76;
add.s32 %r272, %r271, 128;
mul.wide.s32 %rd954, %r272, 8;
add.s64 %rd955, %rd2, %rd954;
st.global.u64 [%rd955], %rd952;

BB99_107:
add.s32 %r273, %r73, 256;
setp.ge.s32	%p72, %r273, %r53;
@%p72 bra BB99_109;

xor.b64 %rd956, %rd179, -9223372036854775808;
add.s32 %r274, %r73, %r77;
add.s32 %r275, %r274, 256;
mul.wide.s32 %rd958, %r275, 8;
add.s64 %rd959, %rd2, %rd958;
st.global.u64 [%rd959], %rd956;

BB99_109:
add.s32 %r276, %r73, 384;
setp.ge.s32	%p73, %r276, %r53;
@%p73 bra BB99_111;

xor.b64 %rd960, %rd180, -9223372036854775808;
add.s32 %r277, %r73, %r78;
add.s32 %r278, %r277, 384;
mul.wide.s32 %rd962, %r278, 8;
add.s64 %rd963, %rd2, %rd962;
st.global.u64 [%rd963], %rd960;

BB99_111:
add.s32 %r279, %r73, 512;
setp.ge.s32	%p74, %r279, %r53;
@%p74 bra BB99_113;

xor.b64 %rd964, %rd181, -9223372036854775808;
add.s32 %r280, %r73, %r79;
add.s32 %r281, %r280, 512;
mul.wide.s32 %rd966, %r281, 8;
add.s64 %rd967, %rd2, %rd966;
st.global.u64 [%rd967], %rd964;

BB99_113:
add.s32 %r282, %r73, 640;
setp.ge.s32	%p75, %r282, %r53;
@%p75 bra BB99_115;

xor.b64 %rd968, %rd182, -9223372036854775808;
add.s32 %r283, %r73, %r80;
add.s32 %r284, %r283, 640;
mul.wide.s32 %rd970, %r284, 8;
add.s64 %rd971, %rd2, %rd970;
st.global.u64 [%rd971], %rd968;

BB99_115:
setp.gt.s32	%p5, %r54, 0;
bar.sync 0;
@!%p5 bra BB99_117;
bra.uni BB99_116;

BB99_116:
mul.lo.s32 %r320, %r10, 7;
cvt.s64.s32	%rd974, %r320;
add.s64 %rd975, %rd974, %rd142;
shl.b64 %rd976, %rd975, 3;
add.s64 %rd973, %rd205, %rd976;

	ld.global.nc.u64 %rd1066, [%rd973];


BB99_117:
@%p56 bra BB99_119;

mad.lo.s32 %r288, %r10, 7, 1;
cvt.s64.s32	%rd979, %r288;
add.s64 %rd980, %rd979, %rd142;
shl.b64 %rd981, %rd980, 3;
add.s64 %rd978, %rd205, %rd981;

	ld.global.nc.u64 %rd1067, [%rd978];


BB99_119:
@%p57 bra BB99_121;

mad.lo.s32 %r290, %r10, 7, 2;
cvt.s64.s32	%rd984, %r290;
add.s64 %rd985, %rd984, %rd142;
shl.b64 %rd986, %rd985, 3;
add.s64 %rd983, %rd205, %rd986;

	ld.global.nc.u64 %rd1068, [%rd983];


BB99_121:
@%p58 bra BB99_123;

mad.lo.s32 %r292, %r10, 7, 3;
cvt.s64.s32	%rd989, %r292;
add.s64 %rd990, %rd989, %rd142;
shl.b64 %rd991, %rd990, 3;
add.s64 %rd988, %rd205, %rd991;

	ld.global.nc.u64 %rd1069, [%rd988];


BB99_123:
@%p59 bra BB99_125;

mad.lo.s32 %r294, %r10, 7, 4;
cvt.s64.s32	%rd994, %r294;
add.s64 %rd995, %rd994, %rd142;
shl.b64 %rd996, %rd995, 3;
add.s64 %rd993, %rd205, %rd996;

	ld.global.nc.u64 %rd1070, [%rd993];


BB99_125:
@%p60 bra BB99_127;

mad.lo.s32 %r296, %r10, 7, 5;
cvt.s64.s32	%rd999, %r296;
add.s64 %rd1000, %rd999, %rd142;
shl.b64 %rd1001, %rd1000, 3;
add.s64 %rd998, %rd205, %rd1001;

	ld.global.nc.u64 %rd1071, [%rd998];


BB99_127:
@%p61 bra BB99_129;

mad.lo.s32 %r298, %r10, 7, 6;
cvt.s64.s32	%rd1004, %r298;
add.s64 %rd1005, %rd1004, %rd142;
shl.b64 %rd1006, %rd1005, 3;
add.s64 %rd1003, %rd205, %rd1006;

	ld.global.nc.u64 %rd1072, [%rd1003];


BB99_129:
setp.lt.s32	%p6, %r10, %r53;
bar.sync 0;
st.shared.u64 [%rd169], %rd1066;
st.shared.u64 [%rd170], %rd1067;
st.shared.u64 [%rd171], %rd1068;
st.shared.u64 [%rd172], %rd1069;
st.shared.u64 [%rd173], %rd1070;
st.shared.u64 [%rd174], %rd1071;
st.shared.u64 [%rd175], %rd1072;
bar.sync 0;
ld.shared.u64 %rd197, [%rd911+1160];
ld.shared.u64 %rd198, [%rd911+2184];
ld.shared.u64 %rd199, [%rd911+3208];
ld.shared.u64 %rd200, [%rd911+4232];
ld.shared.u64 %rd201, [%rd911+5256];
ld.shared.u64 %rd202, [%rd911+6280];
@!%p6 bra BB99_131;
bra.uni BB99_130;

BB99_130:
ld.shared.u64 %rd1013, [%rd911+136];
add.s32 %r300, %r10, %r74;
mul.wide.s32 %rd1015, %r300, 8;
add.s64 %rd1016, %rd1, %rd1015;
st.global.u64 [%rd1016], %rd1013;

BB99_131:
@%p70 bra BB99_133;

add.s32 %r301, %r73, %r75;
mul.wide.s32 %rd1018, %r301, 8;
add.s64 %rd1019, %rd1, %rd1018;
st.global.u64 [%rd1019], %rd197;

BB99_133:
@%p71 bra BB99_135;

add.s32 %r303, %r73, %r76;
add.s32 %r304, %r303, 128;
mul.wide.s32 %rd1021, %r304, 8;
add.s64 %rd1022, %rd1, %rd1021;
st.global.u64 [%rd1022], %rd198;

BB99_135:
@%p72 bra BB99_137;

add.s32 %r306, %r73, %r77;
add.s32 %r307, %r306, 256;
mul.wide.s32 %rd1024, %r307, 8;
add.s64 %rd1025, %rd1, %rd1024;
st.global.u64 [%rd1025], %rd199;

BB99_137:
@%p73 bra BB99_139;

add.s32 %r309, %r73, %r78;
add.s32 %r310, %r309, 384;
mul.wide.s32 %rd1027, %r310, 8;
add.s64 %rd1028, %rd1, %rd1027;
st.global.u64 [%rd1028], %rd200;

BB99_139:
@%p74 bra BB99_141;

add.s32 %r312, %r73, %r79;
add.s32 %r313, %r312, 512;
mul.wide.s32 %rd1030, %r313, 8;
add.s64 %rd1031, %rd1, %rd1030;
st.global.u64 [%rd1031], %rd201;

BB99_141:
@%p75 bra BB99_143;

add.s32 %r315, %r73, %r80;
add.s32 %r316, %r315, 640;
mul.wide.s32 %rd1033, %r316, 8;
add.s64 %rd1034, %rd1, %rd1033;
st.global.u64 [%rd1034], %rd202;

BB99_143:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE(
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_0,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_1,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_2,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_3,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_4,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_5,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7,
.param .u8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_8,
.param .u8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_9,
.param .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10[36]
)
.maxntid 128, 1, 1
{
.reg .pred %p<88>;
.reg .b16 %rs<3>;
.reg .b32 %r<351>;
.reg .b64 %rd<1049>;

	.shared .align 8 .b8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage[7240];

ld.param.u64 %rd195, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_0];
ld.param.u64 %rd196, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_1];
ld.param.u64 %rd197, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_2];
ld.param.u64 %rd198, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_3];
ld.param.u64 %rd199, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_4];
ld.param.u32 %r82, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_5];
ld.param.u32 %r83, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6];
ld.param.u32 %r84, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7];
ld.param.u32 %r93, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+32];
ld.param.u32 %r92, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+28];
ld.param.u32 %r90, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+20];
ld.param.u32 %r89, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+16];
ld.param.u32 %r88, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+12];
ld.param.u32 %r87, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+8];
ld.param.u32 %r85, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10];
ld.param.u32 %r86, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+4];
cvta.to.global.u64 %rd1, %rd198;
cvta.to.global.u64 %rd2, %rd196;
mov.u32 %r1, %ctaid.x;
setp.lt.s32	%p7, %r1, %r86;
@%p7 bra BB100_3;
bra.uni BB100_1;

BB100_3:
mul.lo.s32 %r348, %r1, %r87;
add.s32 %r323, %r348, %r87;
bra.uni BB100_4;

BB100_1:
mov.u32 %r323, %r93;
mov.u32 %r348, %r92;
setp.ge.s32	%p8, %r1, %r85;
@%p8 bra BB100_4;

mad.lo.s32 %r348, %r1, %r88, %r89;
add.s32 %r94, %r348, %r88;
min.s32 %r323, %r94, %r90;

BB100_4:
mov.u32 %r9, %r348;
mov.u32 %r10, %tid.x;
setp.gt.u32	%p9, %r10, 15;
@%p9 bra BB100_6;

cvta.to.global.u64 %rd200, %rd199;
mov.u32 %r98, %nctaid.x;
mul.lo.s32 %r99, %r98, %r10;
mul.wide.u32 %rd201, %r99, 4;
add.s64 %rd202, %rd200, %rd201;
ld.global.u32 %r100, [%rd202];
setp.eq.s32	%p10, %r100, 0;
setp.eq.s32	%p11, %r100, %r82;
or.pred %p12, %p10, %p11;
selp.u32	%r97, 1, 0, %p12;

	{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r97, 0; 
vote.all.pred %p2, %p1; 
selp.s32 %r96, 1, 0, %p2; 
}

	setp.ne.s32	%p13, %r96, 0;
selp.u16	%rs1, 1, 0, %p13;
st.shared.u8 [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+68], %rs1;
add.s32 %r101, %r99, %r1;
mul.wide.u32 %rd203, %r101, 4;
add.s64 %rd204, %rd200, %rd203;
ld.global.u32 %r349, [%rd204];

BB100_6:
bar.sync 0;
ld.shared.u8 %rs2, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+68];
setp.eq.s16	%p14, %rs2, 0;
add.s32 %r13, %r9, 896;
@%p14 bra BB100_71;

setp.gt.s32	%p15, %r13, %r323;
mov.u32 %r345, %r9;
@%p15 bra BB100_10;

cvt.s64.s32	%rd3, %r10;
add.s32 %r102, %r10, 128;
cvt.s64.s32	%rd4, %r102;
add.s32 %r103, %r10, 256;
cvt.s64.s32	%rd5, %r103;
add.s32 %r104, %r10, 384;
cvt.s64.s32	%rd6, %r104;
add.s32 %r105, %r10, 512;
cvt.s64.s32	%rd7, %r105;
add.s32 %r106, %r10, 640;
cvt.s64.s32	%rd8, %r106;
add.s32 %r107, %r10, 768;
cvt.s64.s32	%rd9, %r107;
mov.u32 %r346, %r9;
mov.u32 %r347, %r13;

BB100_9:
mov.u32 %r333, %r347;
mov.u32 %r15, %r346;
mov.u32 %r346, %r333;
cvt.s64.s32	%rd219, %r15;
add.s64 %rd10, %rd3, %rd219;
shl.b64 %rd220, %rd10, 3;
add.s64 %rd206, %rd195, %rd220;

	ld.global.nc.u64 %rd205, [%rd206];

	add.s64 %rd221, %rd4, %rd219;
shl.b64 %rd222, %rd221, 3;
add.s64 %rd208, %rd195, %rd222;

	ld.global.nc.u64 %rd207, [%rd208];

	add.s64 %rd223, %rd5, %rd219;
shl.b64 %rd224, %rd223, 3;
add.s64 %rd210, %rd195, %rd224;

	ld.global.nc.u64 %rd209, [%rd210];

	add.s64 %rd225, %rd6, %rd219;
shl.b64 %rd226, %rd225, 3;
add.s64 %rd212, %rd195, %rd226;

	ld.global.nc.u64 %rd211, [%rd212];

	add.s64 %rd227, %rd7, %rd219;
shl.b64 %rd228, %rd227, 3;
add.s64 %rd214, %rd195, %rd228;

	ld.global.nc.u64 %rd213, [%rd214];

	add.s64 %rd229, %rd8, %rd219;
shl.b64 %rd230, %rd229, 3;
add.s64 %rd216, %rd195, %rd230;

	ld.global.nc.u64 %rd215, [%rd216];

	add.s64 %rd231, %rd9, %rd219;
shl.b64 %rd232, %rd231, 3;
add.s64 %rd218, %rd195, %rd232;

	ld.global.nc.u64 %rd217, [%rd218];

	bar.sync 0;
add.s64 %rd234, %rd2, %rd220;
st.global.u64 [%rd234], %rd205;
st.global.u64 [%rd234+1024], %rd207;
st.global.u64 [%rd234+2048], %rd209;
st.global.u64 [%rd234+3072], %rd211;
st.global.u64 [%rd234+4096], %rd213;
st.global.u64 [%rd234+5120], %rd215;
st.global.u64 [%rd234+6144], %rd217;
add.s32 %r16, %r346, 896;
setp.le.s32	%p16, %r16, %r323;
mov.u32 %r334, %r346;
mov.u32 %r345, %r334;
mov.u32 %r347, %r16;
@%p16 bra BB100_9;

BB100_10:
mov.u32 %r17, %r345;
setp.le.s32	%p17, %r323, %r17;
@%p17 bra BB100_39;

sub.s32 %r18, %r323, %r17;
cvt.s64.s32	%rd18, %r17;
sub.s32 %r19, %r18, %r10;
setp.lt.s32	%p18, %r19, 1;
@%p18 bra BB100_13;

cvt.s64.s32	%rd239, %r10;
add.s64 %rd240, %rd239, %rd18;
shl.b64 %rd241, %rd240, 3;
add.s64 %rd238, %rd195, %rd241;

	ld.global.nc.u64 %rd1022, [%rd238];


BB100_13:
setp.lt.s32	%p19, %r19, 129;
@%p19 bra BB100_15;

add.s32 %r108, %r10, 128;
cvt.s64.s32	%rd245, %r108;
add.s64 %rd246, %rd245, %rd18;
shl.b64 %rd247, %rd246, 3;
add.s64 %rd244, %rd195, %rd247;

	ld.global.nc.u64 %rd1023, [%rd244];


BB100_15:
setp.lt.s32	%p20, %r19, 257;
@%p20 bra BB100_17;

add.s32 %r109, %r10, 256;
cvt.s64.s32	%rd251, %r109;
add.s64 %rd252, %rd251, %rd18;
shl.b64 %rd253, %rd252, 3;
add.s64 %rd250, %rd195, %rd253;

	ld.global.nc.u64 %rd1024, [%rd250];


BB100_17:
setp.lt.s32	%p21, %r19, 385;
@%p21 bra BB100_19;

add.s32 %r110, %r10, 384;
cvt.s64.s32	%rd257, %r110;
add.s64 %rd258, %rd257, %rd18;
shl.b64 %rd259, %rd258, 3;
add.s64 %rd256, %rd195, %rd259;

	ld.global.nc.u64 %rd1025, [%rd256];


BB100_19:
setp.lt.s32	%p22, %r19, 513;
@%p22 bra BB100_21;

add.s32 %r111, %r10, 512;
cvt.s64.s32	%rd263, %r111;
add.s64 %rd264, %rd263, %rd18;
shl.b64 %rd265, %rd264, 3;
add.s64 %rd262, %rd195, %rd265;

	ld.global.nc.u64 %rd1026, [%rd262];


BB100_21:
setp.lt.s32	%p23, %r19, 641;
@%p23 bra BB100_23;

add.s32 %r112, %r10, 640;
cvt.s64.s32	%rd269, %r112;
add.s64 %rd270, %rd269, %rd18;
shl.b64 %rd271, %rd270, 3;
add.s64 %rd268, %rd195, %rd271;

	ld.global.nc.u64 %rd1027, [%rd268];


BB100_23:
setp.lt.s32	%p24, %r19, 769;
@%p24 bra BB100_25;

add.s32 %r113, %r10, 768;
cvt.s64.s32	%rd275, %r113;
add.s64 %rd276, %rd275, %rd18;
shl.b64 %rd277, %rd276, 3;
add.s64 %rd274, %rd195, %rd277;

	ld.global.nc.u64 %rd1028, [%rd274];


BB100_25:
bar.sync 0;
cvt.s64.s32	%rd278, %r10;
add.s64 %rd279, %rd278, %rd18;
shl.b64 %rd280, %rd279, 3;
add.s64 %rd33, %rd2, %rd280;
setp.le.s32	%p25, %r18, %r10;
@%p25 bra BB100_27;

st.global.u64 [%rd33], %rd1022;

BB100_27:
add.s32 %r114, %r10, 128;
setp.ge.s32	%p26, %r114, %r18;
@%p26 bra BB100_29;

st.global.u64 [%rd33+1024], %rd1023;

BB100_29:
add.s32 %r115, %r10, 256;
setp.ge.s32	%p27, %r115, %r18;
@%p27 bra BB100_31;

st.global.u64 [%rd33+2048], %rd1024;

BB100_31:
add.s32 %r116, %r10, 384;
setp.ge.s32	%p28, %r116, %r18;
@%p28 bra BB100_33;

st.global.u64 [%rd33+3072], %rd1025;

BB100_33:
add.s32 %r117, %r10, 512;
setp.ge.s32	%p29, %r117, %r18;
@%p29 bra BB100_35;

st.global.u64 [%rd33+4096], %rd1026;

BB100_35:
add.s32 %r118, %r10, 640;
setp.ge.s32	%p30, %r118, %r18;
@%p30 bra BB100_37;

st.global.u64 [%rd33+5120], %rd1027;

BB100_37:
add.s32 %r119, %r10, 768;
setp.ge.s32	%p31, %r119, %r18;
@%p31 bra BB100_39;

st.global.u64 [%rd33+6144], %rd1028;

BB100_39:
mov.u32 %r342, %r9;
@%p15 bra BB100_42;

cvt.s64.s32	%rd41, %r10;
add.s32 %r120, %r10, 128;
cvt.s64.s32	%rd42, %r120;
add.s32 %r121, %r10, 256;
cvt.s64.s32	%rd43, %r121;
add.s32 %r122, %r10, 384;
cvt.s64.s32	%rd44, %r122;
add.s32 %r123, %r10, 512;
cvt.s64.s32	%rd45, %r123;
add.s32 %r124, %r10, 640;
cvt.s64.s32	%rd46, %r124;
add.s32 %r125, %r10, 768;
cvt.s64.s32	%rd47, %r125;
mov.u32 %r343, %r9;
mov.u32 %r344, %r13;

BB100_41:
mov.u32 %r335, %r344;
mov.u32 %r21, %r343;
mov.u32 %r343, %r335;
cvt.s64.s32	%rd295, %r21;
add.s64 %rd48, %rd41, %rd295;
shl.b64 %rd296, %rd48, 3;
add.s64 %rd282, %rd197, %rd296;

	ld.global.nc.u64 %rd281, [%rd282];

	add.s64 %rd297, %rd42, %rd295;
shl.b64 %rd298, %rd297, 3;
add.s64 %rd284, %rd197, %rd298;

	ld.global.nc.u64 %rd283, [%rd284];

	add.s64 %rd299, %rd43, %rd295;
shl.b64 %rd300, %rd299, 3;
add.s64 %rd286, %rd197, %rd300;

	ld.global.nc.u64 %rd285, [%rd286];

	add.s64 %rd301, %rd44, %rd295;
shl.b64 %rd302, %rd301, 3;
add.s64 %rd288, %rd197, %rd302;

	ld.global.nc.u64 %rd287, [%rd288];

	add.s64 %rd303, %rd45, %rd295;
shl.b64 %rd304, %rd303, 3;
add.s64 %rd290, %rd197, %rd304;

	ld.global.nc.u64 %rd289, [%rd290];

	add.s64 %rd305, %rd46, %rd295;
shl.b64 %rd306, %rd305, 3;
add.s64 %rd292, %rd197, %rd306;

	ld.global.nc.u64 %rd291, [%rd292];

	add.s64 %rd307, %rd47, %rd295;
shl.b64 %rd308, %rd307, 3;
add.s64 %rd294, %rd197, %rd308;

	ld.global.nc.u64 %rd293, [%rd294];

	bar.sync 0;
add.s64 %rd310, %rd1, %rd296;
st.global.u64 [%rd310], %rd281;
st.global.u64 [%rd310+1024], %rd283;
st.global.u64 [%rd310+2048], %rd285;
st.global.u64 [%rd310+3072], %rd287;
st.global.u64 [%rd310+4096], %rd289;
st.global.u64 [%rd310+5120], %rd291;
st.global.u64 [%rd310+6144], %rd293;
add.s32 %r344, %r343, 896;
setp.le.s32	%p33, %r344, %r323;
mov.u32 %r342, %r343;
@%p33 bra BB100_41;

BB100_42:
setp.le.s32	%p34, %r323, %r342;
@%p34 bra BB100_143;

sub.s32 %r24, %r323, %r342;
cvt.s64.s32	%rd56, %r342;
sub.s32 %r25, %r24, %r10;
setp.lt.s32	%p35, %r25, 1;
@%p35 bra BB100_45;

cvt.s64.s32	%rd313, %r10;
add.s64 %rd314, %rd313, %rd56;
shl.b64 %rd315, %rd314, 3;
add.s64 %rd312, %rd197, %rd315;

	ld.global.nc.u64 %rd1022, [%rd312];


BB100_45:
setp.lt.s32	%p36, %r25, 129;
@%p36 bra BB100_47;

add.s32 %r126, %r10, 128;
cvt.s64.s32	%rd318, %r126;
add.s64 %rd319, %rd318, %rd56;
shl.b64 %rd320, %rd319, 3;
add.s64 %rd317, %rd197, %rd320;

	ld.global.nc.u64 %rd1023, [%rd317];


BB100_47:
setp.lt.s32	%p37, %r25, 257;
@%p37 bra BB100_49;

add.s32 %r127, %r10, 256;
cvt.s64.s32	%rd323, %r127;
add.s64 %rd324, %rd323, %rd56;
shl.b64 %rd325, %rd324, 3;
add.s64 %rd322, %rd197, %rd325;

	ld.global.nc.u64 %rd1024, [%rd322];


BB100_49:
setp.lt.s32	%p38, %r25, 385;
@%p38 bra BB100_51;

add.s32 %r128, %r10, 384;
cvt.s64.s32	%rd328, %r128;
add.s64 %rd329, %rd328, %rd56;
shl.b64 %rd330, %rd329, 3;
add.s64 %rd327, %rd197, %rd330;

	ld.global.nc.u64 %rd1025, [%rd327];


BB100_51:
setp.lt.s32	%p39, %r25, 513;
@%p39 bra BB100_53;

add.s32 %r129, %r10, 512;
cvt.s64.s32	%rd333, %r129;
add.s64 %rd334, %rd333, %rd56;
shl.b64 %rd335, %rd334, 3;
add.s64 %rd332, %rd197, %rd335;

	ld.global.nc.u64 %rd1026, [%rd332];


BB100_53:
setp.lt.s32	%p40, %r25, 641;
@%p40 bra BB100_55;

add.s32 %r130, %r10, 640;
cvt.s64.s32	%rd338, %r130;
add.s64 %rd339, %rd338, %rd56;
shl.b64 %rd340, %rd339, 3;
add.s64 %rd337, %rd197, %rd340;

	ld.global.nc.u64 %rd1027, [%rd337];


BB100_55:
setp.lt.s32	%p41, %r25, 769;
@%p41 bra BB100_57;

add.s32 %r131, %r10, 768;
cvt.s64.s32	%rd343, %r131;
add.s64 %rd344, %rd343, %rd56;
shl.b64 %rd345, %rd344, 3;
add.s64 %rd342, %rd197, %rd345;

	ld.global.nc.u64 %rd1028, [%rd342];


BB100_57:
bar.sync 0;
cvt.s64.s32	%rd346, %r10;
add.s64 %rd347, %rd346, %rd56;
shl.b64 %rd348, %rd347, 3;
add.s64 %rd71, %rd1, %rd348;
setp.le.s32	%p42, %r24, %r10;
@%p42 bra BB100_59;

st.global.u64 [%rd71], %rd1022;

BB100_59:
add.s32 %r132, %r10, 128;
setp.ge.s32	%p43, %r132, %r24;
@%p43 bra BB100_61;

st.global.u64 [%rd71+1024], %rd1023;

BB100_61:
add.s32 %r133, %r10, 256;
setp.ge.s32	%p44, %r133, %r24;
@%p44 bra BB100_63;

st.global.u64 [%rd71+2048], %rd1024;

BB100_63:
add.s32 %r134, %r10, 384;
setp.ge.s32	%p45, %r134, %r24;
@%p45 bra BB100_65;

st.global.u64 [%rd71+3072], %rd1025;

BB100_65:
add.s32 %r135, %r10, 512;
setp.ge.s32	%p46, %r135, %r24;
@%p46 bra BB100_67;

st.global.u64 [%rd71+4096], %rd1026;

BB100_67:
add.s32 %r136, %r10, 640;
setp.ge.s32	%p47, %r136, %r24;
@%p47 bra BB100_69;

st.global.u64 [%rd71+5120], %rd1027;

BB100_69:
add.s32 %r137, %r10, 768;
setp.ge.s32	%p48, %r137, %r24;
@%p48 bra BB100_143;

st.global.u64 [%rd71+6144], %rd1028;
bra.uni BB100_143;

BB100_71:
setp.gt.s32	%p49, %r13, %r323;
mov.u32 %r339, %r9;
@%p49 bra BB100_80;

shr.s32 %r139, %r10, 31;
shr.u32 %r140, %r139, 27;
add.s32 %r141, %r10, %r140;
shr.s32 %r142, %r141, 5;
mul.wide.s32 %rd350, %r142, 8;
mov.u64 %rd351, _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage;
add.s64 %rd352, %rd351, %rd350;
add.s64 %rd72, %rd352, 80;

	mov.u32 %r157, %laneid;

	mov.u32 %r340, %r9;
mov.u32 %r341, %r13;

BB100_73:
mov.u32 %r337, %r341;
mov.u32 %r27, %r340;
mov.u32 %r340, %r337;
mul.lo.s32 %r143, %r10, 7;
cvt.s64.s32	%rd367, %r143;
cvt.s64.s32	%rd368, %r27;
add.s64 %rd369, %rd367, %rd368;
shl.b64 %rd370, %rd369, 3;
add.s64 %rd354, %rd195, %rd370;

	ld.global.nc.u64 %rd353, [%rd354];

	add.s32 %r144, %r143, 1;
cvt.s64.s32	%rd371, %r144;
add.s64 %rd372, %rd371, %rd368;
shl.b64 %rd373, %rd372, 3;
add.s64 %rd356, %rd195, %rd373;

	ld.global.nc.u64 %rd355, [%rd356];

	add.s32 %r145, %r143, 2;
cvt.s64.s32	%rd374, %r145;
add.s64 %rd375, %rd374, %rd368;
shl.b64 %rd376, %rd375, 3;
add.s64 %rd358, %rd195, %rd376;

	ld.global.nc.u64 %rd357, [%rd358];

	add.s32 %r146, %r143, 3;
cvt.s64.s32	%rd377, %r146;
add.s64 %rd378, %rd377, %rd368;
shl.b64 %rd379, %rd378, 3;
add.s64 %rd360, %rd195, %rd379;

	ld.global.nc.u64 %rd359, [%rd360];

	add.s32 %r147, %r143, 4;
cvt.s64.s32	%rd380, %r147;
add.s64 %rd381, %rd380, %rd368;
shl.b64 %rd382, %rd381, 3;
add.s64 %rd362, %rd195, %rd382;

	ld.global.nc.u64 %rd361, [%rd362];

	add.s32 %r148, %r143, 5;
cvt.s64.s32	%rd383, %r148;
add.s64 %rd384, %rd383, %rd368;
shl.b64 %rd385, %rd384, 3;
add.s64 %rd364, %rd195, %rd385;

	ld.global.nc.u64 %rd363, [%rd364];

	add.s32 %r149, %r143, 6;
cvt.s64.s32	%rd386, %r149;
add.s64 %rd387, %rd386, %rd368;
shl.b64 %rd388, %rd387, 3;
add.s64 %rd366, %rd195, %rd388;

	ld.global.nc.u64 %rd365, [%rd366];

	bar.sync 0;
xor.b64 %rd80, %rd353, -9223372036854775808;
xor.b64 %rd81, %rd355, -9223372036854775808;
xor.b64 %rd82, %rd357, -9223372036854775808;
xor.b64 %rd83, %rd359, -9223372036854775808;
xor.b64 %rd84, %rd361, -9223372036854775808;
xor.b64 %rd85, %rd363, -9223372036854775808;
xor.b64 %rd86, %rd365, -9223372036854775808;
cvt.s64.s32	%rd87, %r10;
mul.wide.s32 %rd389, %r10, 8;
add.s64 %rd391, %rd351, 120;
add.s64 %rd392, %rd391, %rd389;
mov.u64 %rd393, 0;
st.shared.u64 [%rd392], %rd393;
st.shared.u64 [%rd392+1024], %rd393;
st.shared.u64 [%rd392+2048], %rd393;
st.shared.u64 [%rd392+3072], %rd393;
st.shared.u64 [%rd392+4096], %rd393;
shr.u64 %rd394, %rd80, %r83;
mov.u64 %rd395, 1;
shl.b64 %rd396, %rd395, %r84;
add.s64 %rd397, %rd396, 4294967295;
and.b64 %rd398, %rd394, %rd397;
and.b64 %rd399, %rd398, 4294967292;
shl.b64 %rd400, %rd398, 10;
and.b64 %rd401, %rd400, 3072;
add.s64 %rd402, %rd391, %rd401;
add.s64 %rd403, %rd402, %rd389;
shr.u64 %rd404, %rd399, 1;
add.s64 %rd88, %rd403, %rd404;
ld.shared.u16 %r31, [%rd88];
add.s32 %r150, %r31, 1;
st.shared.u16 [%rd88], %r150;
shr.u64 %rd405, %rd81, %r83;
and.b64 %rd406, %rd405, %rd397;
and.b64 %rd407, %rd406, 4294967292;
shl.b64 %rd408, %rd406, 10;
and.b64 %rd409, %rd408, 3072;
add.s64 %rd410, %rd391, %rd409;
add.s64 %rd411, %rd410, %rd389;
shr.u64 %rd412, %rd407, 1;
add.s64 %rd89, %rd411, %rd412;
ld.shared.u16 %r32, [%rd89];
add.s32 %r151, %r32, 1;
st.shared.u16 [%rd89], %r151;
shr.u64 %rd413, %rd82, %r83;
and.b64 %rd414, %rd413, %rd397;
and.b64 %rd415, %rd414, 4294967292;
shl.b64 %rd416, %rd414, 10;
and.b64 %rd417, %rd416, 3072;
add.s64 %rd418, %rd391, %rd417;
add.s64 %rd419, %rd418, %rd389;
shr.u64 %rd420, %rd415, 1;
add.s64 %rd90, %rd419, %rd420;
ld.shared.u16 %r33, [%rd90];
add.s32 %r152, %r33, 1;
st.shared.u16 [%rd90], %r152;
shr.u64 %rd421, %rd83, %r83;
and.b64 %rd422, %rd421, %rd397;
and.b64 %rd423, %rd422, 4294967292;
shl.b64 %rd424, %rd422, 10;
and.b64 %rd425, %rd424, 3072;
add.s64 %rd426, %rd391, %rd425;
add.s64 %rd427, %rd426, %rd389;
shr.u64 %rd428, %rd423, 1;
add.s64 %rd91, %rd427, %rd428;
ld.shared.u16 %r34, [%rd91];
add.s32 %r153, %r34, 1;
st.shared.u16 [%rd91], %r153;
shr.u64 %rd429, %rd84, %r83;
and.b64 %rd430, %rd429, %rd397;
and.b64 %rd431, %rd430, 4294967292;
shl.b64 %rd432, %rd430, 10;
and.b64 %rd433, %rd432, 3072;
add.s64 %rd434, %rd391, %rd433;
add.s64 %rd435, %rd434, %rd389;
shr.u64 %rd436, %rd431, 1;
add.s64 %rd92, %rd435, %rd436;
ld.shared.u16 %r35, [%rd92];
add.s32 %r154, %r35, 1;
st.shared.u16 [%rd92], %r154;
shr.u64 %rd437, %rd85, %r83;
and.b64 %rd438, %rd437, %rd397;
and.b64 %rd439, %rd438, 4294967292;
shl.b64 %rd440, %rd438, 10;
and.b64 %rd441, %rd440, 3072;
add.s64 %rd442, %rd391, %rd441;
add.s64 %rd443, %rd442, %rd389;
shr.u64 %rd444, %rd439, 1;
add.s64 %rd93, %rd443, %rd444;
ld.shared.u16 %r36, [%rd93];
add.s32 %r155, %r36, 1;
st.shared.u16 [%rd93], %r155;
shr.u64 %rd445, %rd86, %r83;
and.b64 %rd446, %rd445, %rd397;
and.b64 %rd447, %rd446, 4294967292;
shl.b64 %rd448, %rd446, 10;
and.b64 %rd449, %rd448, 3072;
add.s64 %rd450, %rd391, %rd449;
add.s64 %rd451, %rd450, %rd389;
shr.u64 %rd452, %rd447, 1;
add.s64 %rd94, %rd451, %rd452;
ld.shared.u16 %r37, [%rd94];
add.s32 %r156, %r37, 1;
st.shared.u16 [%rd94], %r156;
bar.sync 0;
mul.lo.s64 %rd463, %rd87, 40;
add.s64 %rd465, %rd351, %rd463;
ld.shared.u64 %rd95, [%rd465+128];
ld.shared.u64 %rd96, [%rd465+120];
add.s64 %rd466, %rd95, %rd96;
ld.shared.u64 %rd97, [%rd465+136];
add.s64 %rd467, %rd466, %rd97;
ld.shared.u64 %rd98, [%rd465+144];
add.s64 %rd468, %rd467, %rd98;
ld.shared.u64 %rd469, [%rd465+152];
add.s64 %rd454, %rd468, %rd469;
mov.u32 %r158, 1;
mov.u32 %r167, 0;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd454; shfl.up.b32 lo|p, lo, %r158, %r167; shfl.up.b32 hi|p, hi, %r158, %r167; mov.b64 %rd453, {lo, hi}; @p add.u64 %rd453, %rd453, %rd454;}

	mov.u32 %r160, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd453; shfl.up.b32 lo|p, lo, %r160, %r167; shfl.up.b32 hi|p, hi, %r160, %r167; mov.b64 %rd455, {lo, hi}; @p add.u64 %rd455, %rd455, %rd453;}

	mov.u32 %r162, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd455; shfl.up.b32 lo|p, lo, %r162, %r167; shfl.up.b32 hi|p, hi, %r162, %r167; mov.b64 %rd457, {lo, hi}; @p add.u64 %rd457, %rd457, %rd455;}

	mov.u32 %r164, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd457; shfl.up.b32 lo|p, lo, %r164, %r167; shfl.up.b32 hi|p, hi, %r164, %r167; mov.b64 %rd459, {lo, hi}; @p add.u64 %rd459, %rd459, %rd457;}

	mov.u32 %r166, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd459; shfl.up.b32 lo|p, lo, %r166, %r167; shfl.up.b32 hi|p, hi, %r166, %r167; mov.b64 %rd461, {lo, hi}; @p add.u64 %rd461, %rd461, %rd459;}

	sub.s64 %rd100, %rd461, %rd454;
setp.ne.s32	%p50, %r157, 31;
@%p50 bra BB100_75;

st.shared.u64 [%rd72], %rd461;

BB100_75:
setp.lt.s32	%p1, %r10, 16;
and.b32 %r168, %r10, -32;
setp.eq.s32	%p2, %r168, 96;
setp.eq.s32	%p3, %r168, 64;
setp.eq.s32	%p4, %r168, 32;
bar.sync 0;
ld.shared.u64 %rd471, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+80];
selp.b64	%rd472, %rd471, 0, %p4;
add.s64 %rd473, %rd100, %rd472;
ld.shared.u64 %rd474, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+88];
add.s64 %rd475, %rd474, %rd471;
selp.b64	%rd476, %rd475, 0, %p3;
add.s64 %rd477, %rd473, %rd476;
ld.shared.u64 %rd478, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+96];
add.s64 %rd479, %rd475, %rd478;
selp.b64	%rd480, %rd479, 0, %p2;
add.s64 %rd481, %rd477, %rd480;
ld.shared.u64 %rd482, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+104];
add.s64 %rd483, %rd479, %rd482;
shl.b64 %rd484, %rd483, 16;
add.s64 %rd485, %rd484, %rd481;
shl.b64 %rd486, %rd483, 32;
add.s64 %rd487, %rd486, %rd485;
shl.b64 %rd488, %rd483, 48;
add.s64 %rd489, %rd488, %rd487;
add.s64 %rd490, %rd96, %rd489;
add.s64 %rd491, %rd490, %rd95;
add.s64 %rd492, %rd491, %rd97;
add.s64 %rd493, %rd492, %rd98;
mul.wide.s32 %rd494, %r10, 40;
add.s64 %rd495, %rd351, %rd494;
st.shared.u64 [%rd495+120], %rd489;
st.shared.u64 [%rd495+128], %rd490;
st.shared.u64 [%rd495+136], %rd491;
st.shared.u64 [%rd495+144], %rd492;
st.shared.u64 [%rd495+152], %rd493;
bar.sync 0;
ld.shared.u16 %r169, [%rd88];
add.s32 %r39, %r169, %r31;
ld.shared.u16 %r170, [%rd89];
add.s32 %r40, %r170, %r32;
ld.shared.u16 %r171, [%rd90];
add.s32 %r41, %r171, %r33;
ld.shared.u16 %r172, [%rd91];
add.s32 %r42, %r172, %r34;
ld.shared.u16 %r173, [%rd92];
add.s32 %r43, %r173, %r35;
ld.shared.u16 %r174, [%rd93];
add.s32 %r44, %r174, %r36;
ld.shared.u16 %r175, [%rd94];
add.s32 %r45, %r175, %r37;
@!%p1 bra BB100_77;
bra.uni BB100_76;

BB100_76:
and.b32 %r177, %r10, 3;
add.s32 %r178, %r177, 1;
shr.s32 %r179, %r10, 2;
mul.wide.u32 %rd496, %r178, 1024;
add.s64 %rd498, %rd351, %rd496;
mul.wide.s32 %rd499, %r179, 2;
add.s64 %rd500, %rd498, %rd499;
ld.shared.u16 %r324, [%rd500+120];

BB100_77:
@%p9 bra BB100_79;

mov.u32 %r318, 0;
mov.u32 %r317, 1;
setp.eq.s32	%p52, %r10, 0;

	shfl.up.b32 %r180, %r324, %r317, %r318;

	selp.b32	%r185, 0, %r180, %p52;
sub.s32 %r186, %r349, %r185;
mul.wide.u32 %rd501, %r10, 4;
add.s64 %rd503, %rd351, %rd501;
st.shared.u32 [%rd503], %r186;
add.s32 %r349, %r186, %r324;

BB100_79:
bar.sync 0;
xor.b64 %rd1017, %rd365, -9223372036854775808;
xor.b64 %rd1016, %rd363, -9223372036854775808;
xor.b64 %rd1015, %rd361, -9223372036854775808;
xor.b64 %rd1014, %rd359, -9223372036854775808;
xor.b64 %rd1013, %rd357, -9223372036854775808;
xor.b64 %rd1012, %rd355, -9223372036854775808;
xor.b64 %rd1011, %rd353, -9223372036854775808;
mul.wide.u32 %rd504, %r39, 8;
add.s64 %rd506, %rd504, %rd351;
add.s64 %rd102, %rd506, 72;
st.shared.u64 [%rd506+72], %rd1011;
mul.wide.u32 %rd507, %r40, 8;
add.s64 %rd508, %rd507, %rd351;
add.s64 %rd103, %rd508, 72;
st.shared.u64 [%rd508+72], %rd1012;
mul.wide.u32 %rd509, %r41, 8;
add.s64 %rd510, %rd509, %rd351;
add.s64 %rd104, %rd510, 72;
st.shared.u64 [%rd510+72], %rd1013;
mul.wide.u32 %rd511, %r42, 8;
add.s64 %rd512, %rd511, %rd351;
add.s64 %rd105, %rd512, 72;
st.shared.u64 [%rd512+72], %rd1014;
mul.wide.u32 %rd513, %r43, 8;
add.s64 %rd514, %rd513, %rd351;
add.s64 %rd106, %rd514, 72;
st.shared.u64 [%rd514+72], %rd1015;
mul.wide.u32 %rd515, %r44, 8;
add.s64 %rd516, %rd515, %rd351;
add.s64 %rd107, %rd516, 72;
st.shared.u64 [%rd516+72], %rd1016;
mul.wide.u32 %rd517, %r45, 8;
add.s64 %rd518, %rd517, %rd351;
add.s64 %rd108, %rd518, 72;
st.shared.u64 [%rd518+72], %rd1017;
bar.sync 0;
mov.u64 %rd1020, 1;
shl.b64 %rd1019, %rd1020, %r84;
add.s64 %rd1018, %rd1019, 4294967295;
shl.b64 %rd519, %rd87, 3;
add.s64 %rd521, %rd351, %rd519;
add.s64 %rd109, %rd521, 120;
ld.shared.u64 %rd522, [%rd521+72];
shr.u64 %rd523, %rd522, %r83;
and.b64 %rd527, %rd1018, 4294967295;
and.b64 %rd528, %rd527, %rd523;
shl.b64 %rd529, %rd528, 2;
add.s64 %rd530, %rd351, %rd529;
ld.shared.u64 %rd531, [%rd521+1096];
shr.u64 %rd532, %rd531, %r83;
and.b64 %rd533, %rd527, %rd532;
shl.b64 %rd534, %rd533, 2;
add.s64 %rd535, %rd351, %rd534;
ld.shared.u32 %r187, [%rd535];
ld.shared.u64 %rd536, [%rd521+2120];
shr.u64 %rd537, %rd536, %r83;
and.b64 %rd538, %rd527, %rd537;
shl.b64 %rd539, %rd538, 2;
add.s64 %rd540, %rd351, %rd539;
ld.shared.u32 %r188, [%rd540];
ld.shared.u64 %rd541, [%rd521+3144];
shr.u64 %rd542, %rd541, %r83;
and.b64 %rd543, %rd527, %rd542;
shl.b64 %rd544, %rd543, 2;
add.s64 %rd545, %rd351, %rd544;
ld.shared.u32 %r189, [%rd545];
ld.shared.u64 %rd546, [%rd521+4168];
shr.u64 %rd547, %rd546, %r83;
and.b64 %rd548, %rd527, %rd547;
shl.b64 %rd549, %rd548, 2;
add.s64 %rd550, %rd351, %rd549;
ld.shared.u32 %r190, [%rd550];
ld.shared.u64 %rd551, [%rd521+5192];
shr.u64 %rd552, %rd551, %r83;
and.b64 %rd553, %rd527, %rd552;
shl.b64 %rd554, %rd553, 2;
add.s64 %rd555, %rd351, %rd554;
ld.shared.u32 %r191, [%rd555];
ld.shared.u64 %rd556, [%rd521+6216];
shr.u64 %rd557, %rd556, %r83;
and.b64 %rd558, %rd527, %rd557;
shl.b64 %rd559, %rd558, 2;
add.s64 %rd560, %rd351, %rd559;
ld.shared.u32 %r192, [%rd560];
xor.b64 %rd561, %rd556, -9223372036854775808;
xor.b64 %rd562, %rd551, -9223372036854775808;
xor.b64 %rd563, %rd546, -9223372036854775808;
xor.b64 %rd564, %rd541, -9223372036854775808;
xor.b64 %rd565, %rd536, -9223372036854775808;
xor.b64 %rd566, %rd531, -9223372036854775808;
xor.b64 %rd567, %rd522, -9223372036854775808;
ld.shared.u32 %r193, [%rd530];
add.s32 %r194, %r10, %r193;
cvt.s64.s32	%rd110, %r194;
mul.wide.s32 %rd569, %r194, 8;
add.s64 %rd570, %rd2, %rd569;
st.global.u64 [%rd570], %rd567;
add.s32 %r195, %r10, 128;
add.s32 %r196, %r195, %r187;
cvt.s64.s32	%rd111, %r196;
mul.wide.s32 %rd571, %r196, 8;
add.s64 %rd572, %rd2, %rd571;
st.global.u64 [%rd572], %rd566;
add.s32 %r197, %r195, %r188;
add.s32 %r198, %r197, 128;
cvt.s64.s32	%rd112, %r198;
mul.wide.s32 %rd573, %r198, 8;
add.s64 %rd574, %rd2, %rd573;
st.global.u64 [%rd574], %rd565;
add.s32 %r199, %r195, %r189;
add.s32 %r200, %r199, 256;
cvt.s64.s32	%rd113, %r200;
mul.wide.s32 %rd575, %r200, 8;
add.s64 %rd576, %rd2, %rd575;
st.global.u64 [%rd576], %rd564;
add.s32 %r201, %r195, %r190;
add.s32 %r202, %r201, 384;
cvt.s64.s32	%rd114, %r202;
mul.wide.s32 %rd577, %r202, 8;
add.s64 %rd578, %rd2, %rd577;
st.global.u64 [%rd578], %rd563;
add.s32 %r203, %r195, %r191;
add.s32 %r204, %r203, 512;
cvt.s64.s32	%rd115, %r204;
mul.wide.s32 %rd579, %r204, 8;
add.s64 %rd580, %rd2, %rd579;
st.global.u64 [%rd580], %rd562;
add.s32 %r205, %r195, %r192;
add.s32 %r206, %r205, 640;
cvt.s64.s32	%rd116, %r206;
mul.wide.s32 %rd581, %r206, 8;
add.s64 %rd582, %rd2, %rd581;
st.global.u64 [%rd582], %rd561;
bar.sync 0;
add.s64 %rd584, %rd197, %rd370;

	ld.global.nc.u64 %rd583, [%rd584];

	add.s64 %rd586, %rd197, %rd373;

	ld.global.nc.u64 %rd585, [%rd586];

	add.s64 %rd588, %rd197, %rd376;

	ld.global.nc.u64 %rd587, [%rd588];

	add.s64 %rd590, %rd197, %rd379;

	ld.global.nc.u64 %rd589, [%rd590];

	add.s64 %rd592, %rd197, %rd382;

	ld.global.nc.u64 %rd591, [%rd592];

	add.s64 %rd594, %rd197, %rd385;

	ld.global.nc.u64 %rd593, [%rd594];

	add.s64 %rd596, %rd197, %rd388;

	ld.global.nc.u64 %rd595, [%rd596];

	bar.sync 0;
st.shared.u64 [%rd102], %rd583;
st.shared.u64 [%rd103], %rd585;
st.shared.u64 [%rd104], %rd587;
st.shared.u64 [%rd105], %rd589;
st.shared.u64 [%rd106], %rd591;
st.shared.u64 [%rd107], %rd593;
st.shared.u64 [%rd108], %rd595;
bar.sync 0;
ld.shared.u64 %rd1042, [%rd109+-48];
ld.shared.u64 %rd1043, [%rd109+976];
ld.shared.u64 %rd1044, [%rd109+2000];
ld.shared.u64 %rd1045, [%rd109+3024];
ld.shared.u64 %rd1046, [%rd109+4048];
ld.shared.u64 %rd1047, [%rd109+5072];
ld.shared.u64 %rd1048, [%rd109+6096];
shl.b64 %rd620, %rd110, 3;
add.s64 %rd621, %rd1, %rd620;
st.global.u64 [%rd621], %rd1042;
shl.b64 %rd622, %rd111, 3;
add.s64 %rd623, %rd1, %rd622;
st.global.u64 [%rd623], %rd1043;
shl.b64 %rd624, %rd112, 3;
add.s64 %rd625, %rd1, %rd624;
st.global.u64 [%rd625], %rd1044;
shl.b64 %rd626, %rd113, 3;
add.s64 %rd627, %rd1, %rd626;
st.global.u64 [%rd627], %rd1045;
shl.b64 %rd628, %rd114, 3;
add.s64 %rd629, %rd1, %rd628;
st.global.u64 [%rd629], %rd1046;
shl.b64 %rd630, %rd115, 3;
add.s64 %rd631, %rd1, %rd630;
st.global.u64 [%rd631], %rd1047;
shl.b64 %rd632, %rd116, 3;
add.s64 %rd633, %rd1, %rd632;
st.global.u64 [%rd633], %rd1048;
bar.sync 0;
add.s32 %r341, %r340, 896;
setp.le.s32	%p53, %r341, %r323;
mov.u32 %r339, %r340;
@%p53 bra BB100_73;

BB100_80:
setp.le.s32	%p54, %r323, %r339;
@%p54 bra BB100_143;

sub.s32 %r53, %r323, %r339;
cvt.s64.s32	%rd138, %r339;
mad.lo.s32 %r54, %r10, -7, %r53;
mul.lo.s32 %r55, %r10, 7;
mov.u64 %rd634, -1;
setp.lt.s32	%p55, %r54, 1;
mov.u64 %rd1041, %rd634;
@%p55 bra BB100_83;

cvt.s64.s32	%rd637, %r55;
add.s64 %rd638, %rd637, %rd138;
shl.b64 %rd639, %rd638, 3;
add.s64 %rd636, %rd195, %rd639;

	ld.global.nc.u64 %rd635, [%rd636];

	xor.b64 %rd139, %rd635, -9223372036854775808;
mov.u64 %rd1041, %rd139;

BB100_83:
mov.u64 %rd140, %rd1041;
setp.lt.s32	%p56, %r54, 2;
mov.u64 %rd1040, %rd634;
@%p56 bra BB100_85;

add.s32 %r215, %r55, 1;
cvt.s64.s32	%rd643, %r215;
add.s64 %rd644, %rd643, %rd138;
shl.b64 %rd645, %rd644, 3;
add.s64 %rd642, %rd195, %rd645;

	ld.global.nc.u64 %rd641, [%rd642];

	xor.b64 %rd1040, %rd641, -9223372036854775808;

BB100_85:
setp.lt.s32	%p57, %r54, 3;
mov.u64 %rd1039, %rd634;
@%p57 bra BB100_87;

add.s32 %r216, %r55, 2;
cvt.s64.s32	%rd649, %r216;
add.s64 %rd650, %rd649, %rd138;
shl.b64 %rd651, %rd650, 3;
add.s64 %rd648, %rd195, %rd651;

	ld.global.nc.u64 %rd647, [%rd648];

	xor.b64 %rd1039, %rd647, -9223372036854775808;

BB100_87:
setp.lt.s32	%p58, %r54, 4;
mov.u64 %rd1038, %rd634;
@%p58 bra BB100_89;

add.s32 %r217, %r55, 3;
cvt.s64.s32	%rd655, %r217;
add.s64 %rd656, %rd655, %rd138;
shl.b64 %rd657, %rd656, 3;
add.s64 %rd654, %rd195, %rd657;

	ld.global.nc.u64 %rd653, [%rd654];

	xor.b64 %rd1038, %rd653, -9223372036854775808;

BB100_89:
setp.lt.s32	%p59, %r54, 5;
mov.u64 %rd1037, %rd634;
@%p59 bra BB100_91;

add.s32 %r218, %r55, 4;
cvt.s64.s32	%rd661, %r218;
add.s64 %rd662, %rd661, %rd138;
shl.b64 %rd663, %rd662, 3;
add.s64 %rd660, %rd195, %rd663;

	ld.global.nc.u64 %rd659, [%rd660];

	xor.b64 %rd1037, %rd659, -9223372036854775808;

BB100_91:
setp.lt.s32	%p60, %r54, 6;
mov.u64 %rd1036, %rd634;
@%p60 bra BB100_93;

add.s32 %r219, %r55, 5;
cvt.s64.s32	%rd667, %r219;
add.s64 %rd668, %rd667, %rd138;
shl.b64 %rd669, %rd668, 3;
add.s64 %rd666, %rd195, %rd669;

	ld.global.nc.u64 %rd665, [%rd666];

	xor.b64 %rd1036, %rd665, -9223372036854775808;

BB100_93:
setp.lt.s32	%p61, %r54, 7;
mov.u64 %rd1035, %rd634;
@%p61 bra BB100_95;

add.s32 %r220, %r55, 6;
cvt.s64.s32	%rd673, %r220;
add.s64 %rd674, %rd673, %rd138;
shl.b64 %rd675, %rd674, 3;
add.s64 %rd672, %rd195, %rd675;

	ld.global.nc.u64 %rd671, [%rd672];

	xor.b64 %rd1035, %rd671, -9223372036854775808;

BB100_95:
bar.sync 0;
cvt.s64.s32	%rd153, %r10;
mul.wide.s32 %rd676, %r10, 8;
mov.u64 %rd677, _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage;
add.s64 %rd678, %rd677, 120;
add.s64 %rd679, %rd678, %rd676;
mov.u64 %rd680, 0;
st.shared.u64 [%rd679], %rd680;
st.shared.u64 [%rd679+1024], %rd680;
st.shared.u64 [%rd679+2048], %rd680;
st.shared.u64 [%rd679+3072], %rd680;
st.shared.u64 [%rd679+4096], %rd680;
mov.u64 %rd681, 1;
shl.b64 %rd682, %rd681, %r84;
add.s64 %rd683, %rd682, 4294967295;
shr.u64 %rd684, %rd140, %r83;
and.b64 %rd685, %rd684, %rd683;
and.b64 %rd686, %rd685, 4294967292;
shl.b64 %rd687, %rd685, 10;
and.b64 %rd688, %rd687, 3072;
add.s64 %rd689, %rd678, %rd688;
add.s64 %rd690, %rd689, %rd676;
shr.u64 %rd691, %rd686, 1;
add.s64 %rd692, %rd690, %rd691;
ld.shared.u16 %r56, [%rd692];
add.s32 %r222, %r56, 1;
st.shared.u16 [%rd692], %r222;
shr.u64 %rd693, %rd1040, %r83;
and.b64 %rd694, %rd693, %rd683;
and.b64 %rd695, %rd694, 4294967292;
shl.b64 %rd696, %rd694, 10;
and.b64 %rd697, %rd696, 3072;
add.s64 %rd698, %rd678, %rd697;
add.s64 %rd699, %rd698, %rd676;
shr.u64 %rd700, %rd695, 1;
add.s64 %rd701, %rd699, %rd700;
ld.shared.u16 %r57, [%rd701];
add.s32 %r223, %r57, 1;
st.shared.u16 [%rd701], %r223;
shr.u64 %rd702, %rd1039, %r83;
and.b64 %rd703, %rd702, %rd683;
and.b64 %rd704, %rd703, 4294967292;
shl.b64 %rd705, %rd703, 10;
and.b64 %rd706, %rd705, 3072;
add.s64 %rd707, %rd678, %rd706;
add.s64 %rd708, %rd707, %rd676;
shr.u64 %rd709, %rd704, 1;
add.s64 %rd710, %rd708, %rd709;
ld.shared.u16 %r58, [%rd710];
add.s32 %r224, %r58, 1;
st.shared.u16 [%rd710], %r224;
shr.u64 %rd711, %rd1038, %r83;
and.b64 %rd712, %rd711, %rd683;
and.b64 %rd713, %rd712, 4294967292;
shl.b64 %rd714, %rd712, 10;
and.b64 %rd715, %rd714, 3072;
add.s64 %rd716, %rd678, %rd715;
add.s64 %rd717, %rd716, %rd676;
shr.u64 %rd718, %rd713, 1;
add.s64 %rd719, %rd717, %rd718;
ld.shared.u16 %r59, [%rd719];
add.s32 %r225, %r59, 1;
st.shared.u16 [%rd719], %r225;
shr.u64 %rd720, %rd1037, %r83;
and.b64 %rd721, %rd720, %rd683;
and.b64 %rd722, %rd721, 4294967292;
shl.b64 %rd723, %rd721, 10;
and.b64 %rd724, %rd723, 3072;
add.s64 %rd725, %rd678, %rd724;
add.s64 %rd726, %rd725, %rd676;
shr.u64 %rd727, %rd722, 1;
add.s64 %rd728, %rd726, %rd727;
ld.shared.u16 %r60, [%rd728];
add.s32 %r226, %r60, 1;
st.shared.u16 [%rd728], %r226;
shr.u64 %rd729, %rd1036, %r83;
and.b64 %rd730, %rd729, %rd683;
and.b64 %rd731, %rd730, 4294967292;
shl.b64 %rd732, %rd730, 10;
and.b64 %rd733, %rd732, 3072;
add.s64 %rd734, %rd678, %rd733;
add.s64 %rd735, %rd734, %rd676;
shr.u64 %rd736, %rd731, 1;
add.s64 %rd737, %rd735, %rd736;
ld.shared.u16 %r61, [%rd737];
add.s32 %r227, %r61, 1;
st.shared.u16 [%rd737], %r227;
shr.u64 %rd738, %rd1035, %r83;
and.b64 %rd739, %rd738, %rd683;
and.b64 %rd740, %rd739, 4294967292;
shl.b64 %rd741, %rd739, 10;
and.b64 %rd742, %rd741, 3072;
add.s64 %rd743, %rd678, %rd742;
add.s64 %rd744, %rd743, %rd676;
shr.u64 %rd745, %rd740, 1;
add.s64 %rd746, %rd744, %rd745;
ld.shared.u16 %r62, [%rd746];
add.s32 %r228, %r62, 1;
st.shared.u16 [%rd746], %r228;
bar.sync 0;
mul.lo.s64 %rd757, %rd153, 40;
add.s64 %rd759, %rd677, %rd757;
ld.shared.u64 %rd154, [%rd759+128];
ld.shared.u64 %rd155, [%rd759+120];
add.s64 %rd760, %rd154, %rd155;
ld.shared.u64 %rd156, [%rd759+136];
add.s64 %rd761, %rd760, %rd156;
ld.shared.u64 %rd157, [%rd759+144];
add.s64 %rd762, %rd761, %rd157;
ld.shared.u64 %rd763, [%rd759+152];
add.s64 %rd748, %rd762, %rd763;

	mov.u32 %r229, %laneid;

	mov.u32 %r230, 1;
mov.u32 %r239, 0;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd748; shfl.up.b32 lo|p, lo, %r230, %r239; shfl.up.b32 hi|p, hi, %r230, %r239; mov.b64 %rd747, {lo, hi}; @p add.u64 %rd747, %rd747, %rd748;}

	mov.u32 %r232, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd747; shfl.up.b32 lo|p, lo, %r232, %r239; shfl.up.b32 hi|p, hi, %r232, %r239; mov.b64 %rd749, {lo, hi}; @p add.u64 %rd749, %rd749, %rd747;}

	mov.u32 %r234, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd749; shfl.up.b32 lo|p, lo, %r234, %r239; shfl.up.b32 hi|p, hi, %r234, %r239; mov.b64 %rd751, {lo, hi}; @p add.u64 %rd751, %rd751, %rd749;}

	mov.u32 %r236, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd751; shfl.up.b32 lo|p, lo, %r236, %r239; shfl.up.b32 hi|p, hi, %r236, %r239; mov.b64 %rd753, {lo, hi}; @p add.u64 %rd753, %rd753, %rd751;}

	mov.u32 %r238, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd753; shfl.up.b32 lo|p, lo, %r238, %r239; shfl.up.b32 hi|p, hi, %r238, %r239; mov.b64 %rd755, {lo, hi}; @p add.u64 %rd755, %rd755, %rd753;}

	setp.ne.s32	%p62, %r229, 31;
@%p62 bra BB100_97;

shr.s32 %r241, %r10, 31;
shr.u32 %r242, %r241, 27;
add.s32 %r243, %r10, %r242;
shr.s32 %r244, %r243, 5;
mul.wide.s32 %rd764, %r244, 8;
add.s64 %rd766, %rd677, %rd764;
st.shared.u64 [%rd766+80], %rd755;

BB100_97:
sub.s64 %rd160, %rd755, %rd748;
bar.sync 0;
and.b32 %r245, %r10, -32;
setp.eq.s32	%p63, %r245, 32;
ld.shared.u64 %rd768, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+80];
selp.b64	%rd769, %rd768, 0, %p63;
add.s64 %rd770, %rd160, %rd769;
ld.shared.u64 %rd771, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+88];
add.s64 %rd772, %rd771, %rd768;
setp.eq.s32	%p64, %r245, 64;
selp.b64	%rd773, %rd772, 0, %p64;
add.s64 %rd774, %rd770, %rd773;
ld.shared.u64 %rd775, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+96];
add.s64 %rd776, %rd772, %rd775;
setp.eq.s32	%p65, %r245, 96;
selp.b64	%rd777, %rd776, 0, %p65;
add.s64 %rd778, %rd774, %rd777;
ld.shared.u64 %rd779, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+104];
add.s64 %rd780, %rd776, %rd779;
shl.b64 %rd781, %rd780, 16;
add.s64 %rd782, %rd781, %rd778;
shl.b64 %rd783, %rd780, 32;
add.s64 %rd784, %rd783, %rd782;
shl.b64 %rd785, %rd780, 48;
add.s64 %rd786, %rd785, %rd784;
add.s64 %rd787, %rd155, %rd786;
add.s64 %rd788, %rd787, %rd154;
add.s64 %rd789, %rd788, %rd156;
add.s64 %rd790, %rd789, %rd157;
mul.wide.s32 %rd791, %r10, 40;
add.s64 %rd792, %rd677, %rd791;
st.shared.u64 [%rd792+120], %rd786;
st.shared.u64 [%rd792+128], %rd787;
st.shared.u64 [%rd792+136], %rd788;
st.shared.u64 [%rd792+144], %rd789;
st.shared.u64 [%rd792+152], %rd790;
bar.sync 0;
ld.shared.u16 %r247, [%rd692];
add.s32 %r64, %r247, %r56;
ld.shared.u16 %r248, [%rd701];
add.s32 %r65, %r248, %r57;
ld.shared.u16 %r249, [%rd710];
add.s32 %r66, %r249, %r58;
ld.shared.u16 %r250, [%rd719];
add.s32 %r67, %r250, %r59;
ld.shared.u16 %r251, [%rd728];
add.s32 %r68, %r251, %r60;
ld.shared.u16 %r252, [%rd737];
add.s32 %r69, %r252, %r61;
ld.shared.u16 %r253, [%rd746];
add.s32 %r70, %r253, %r62;
setp.gt.s32	%p66, %r10, 15;
@%p66 bra BB100_99;

and.b32 %r255, %r10, 3;
shr.s32 %r256, %r10, 2;
add.s32 %r257, %r255, 1;
mul.wide.u32 %rd862, %r257, 1024;
add.s64 %rd864, %rd677, %rd862;
mul.wide.s32 %rd865, %r256, 2;
add.s64 %rd866, %rd864, %rd865;
ld.shared.u16 %r350, [%rd866+120];

BB100_99:
@%p9 bra BB100_101;

mov.u32 %r322, 0;
mov.u32 %r321, 1;

	shfl.up.b32 %r259, %r350, %r321, %r322;

	setp.eq.s32	%p68, %r10, 0;
selp.b32	%r264, 0, %r259, %p68;
sub.s32 %r265, %r349, %r264;
mul.wide.u32 %rd867, %r10, 4;
add.s64 %rd869, %rd677, %rd867;
st.shared.u32 [%rd869], %r265;

BB100_101:
bar.sync 0;
mul.wide.u32 %rd870, %r64, 8;
add.s64 %rd872, %rd870, %rd677;
add.s64 %rd161, %rd872, 72;
st.shared.u64 [%rd872+72], %rd140;
mul.wide.u32 %rd873, %r65, 8;
add.s64 %rd874, %rd873, %rd677;
add.s64 %rd162, %rd874, 72;
st.shared.u64 [%rd874+72], %rd1040;
mul.wide.u32 %rd875, %r66, 8;
add.s64 %rd876, %rd875, %rd677;
add.s64 %rd163, %rd876, 72;
st.shared.u64 [%rd876+72], %rd1039;
mul.wide.u32 %rd877, %r67, 8;
add.s64 %rd878, %rd877, %rd677;
add.s64 %rd164, %rd878, 72;
st.shared.u64 [%rd878+72], %rd1038;
mul.wide.u32 %rd879, %r68, 8;
add.s64 %rd880, %rd879, %rd677;
add.s64 %rd165, %rd880, 72;
st.shared.u64 [%rd880+72], %rd1037;
mul.wide.u32 %rd881, %r69, 8;
add.s64 %rd882, %rd881, %rd677;
add.s64 %rd166, %rd882, 72;
st.shared.u64 [%rd882+72], %rd1036;
mul.wide.u32 %rd883, %r70, 8;
add.s64 %rd884, %rd883, %rd677;
add.s64 %rd167, %rd884, 72;
st.shared.u64 [%rd884+72], %rd1035;
bar.sync 0;
mul.wide.s32 %rd1021, %r10, 8;
ld.param.u32 %r319, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0ElliE21PtxAltDownsweepPolicyELb0ElliEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6];
add.s64 %rd887, %rd677, %rd1021;
add.s32 %r73, %r10, 128;
and.b64 %rd891, %rd683, 4294967295;
ld.shared.u64 %rd168, [%rd887+72];
shr.u64 %rd892, %rd168, %r319;
and.b64 %rd893, %rd891, %rd892;
shl.b64 %rd894, %rd893, 2;
add.s64 %rd895, %rd677, %rd894;
ld.shared.u32 %r74, [%rd895];
ld.shared.u64 %rd169, [%rd887+1096];
shr.u64 %rd896, %rd169, %r319;
and.b64 %rd897, %rd891, %rd896;
shl.b64 %rd898, %rd897, 2;
add.s64 %rd899, %rd677, %rd898;
ld.shared.u32 %r75, [%rd899];
ld.shared.u64 %rd170, [%rd887+2120];
shr.u64 %rd900, %rd170, %r319;
and.b64 %rd901, %rd891, %rd900;
shl.b64 %rd902, %rd901, 2;
add.s64 %rd903, %rd677, %rd902;
ld.shared.u32 %r76, [%rd903];
ld.shared.u64 %rd171, [%rd887+3144];
shr.u64 %rd904, %rd171, %r319;
and.b64 %rd905, %rd891, %rd904;
shl.b64 %rd906, %rd905, 2;
add.s64 %rd907, %rd677, %rd906;
ld.shared.u32 %r77, [%rd907];
ld.shared.u64 %rd172, [%rd887+4168];
shr.u64 %rd908, %rd172, %r319;
and.b64 %rd909, %rd891, %rd908;
shl.b64 %rd910, %rd909, 2;
add.s64 %rd911, %rd677, %rd910;
ld.shared.u32 %r78, [%rd911];
ld.shared.u64 %rd173, [%rd887+5192];
shr.u64 %rd912, %rd173, %r319;
and.b64 %rd913, %rd891, %rd912;
shl.b64 %rd914, %rd913, 2;
add.s64 %rd915, %rd677, %rd914;
ld.shared.u32 %r79, [%rd915];
ld.shared.u64 %rd174, [%rd887+6216];
shr.u64 %rd916, %rd174, %r319;
and.b64 %rd917, %rd891, %rd916;
shl.b64 %rd918, %rd917, 2;
add.s64 %rd919, %rd677, %rd918;
ld.shared.u32 %r80, [%rd919];
setp.ge.s32	%p69, %r10, %r53;
@%p69 bra BB100_103;

xor.b64 %rd920, %rd168, -9223372036854775808;
add.s32 %r268, %r10, %r74;
mul.wide.s32 %rd922, %r268, 8;
add.s64 %rd923, %rd2, %rd922;
st.global.u64 [%rd923], %rd920;

BB100_103:
setp.ge.s32	%p70, %r73, %r53;
@%p70 bra BB100_105;

xor.b64 %rd924, %rd169, -9223372036854775808;
add.s32 %r269, %r73, %r75;
mul.wide.s32 %rd926, %r269, 8;
add.s64 %rd927, %rd2, %rd926;
st.global.u64 [%rd927], %rd924;

BB100_105:
add.s32 %r270, %r73, 128;
setp.ge.s32	%p71, %r270, %r53;
@%p71 bra BB100_107;

xor.b64 %rd928, %rd170, -9223372036854775808;
add.s32 %r271, %r73, %r76;
add.s32 %r272, %r271, 128;
mul.wide.s32 %rd930, %r272, 8;
add.s64 %rd931, %rd2, %rd930;
st.global.u64 [%rd931], %rd928;

BB100_107:
add.s32 %r273, %r73, 256;
setp.ge.s32	%p72, %r273, %r53;
@%p72 bra BB100_109;

xor.b64 %rd932, %rd171, -9223372036854775808;
add.s32 %r274, %r73, %r77;
add.s32 %r275, %r274, 256;
mul.wide.s32 %rd934, %r275, 8;
add.s64 %rd935, %rd2, %rd934;
st.global.u64 [%rd935], %rd932;

BB100_109:
add.s32 %r276, %r73, 384;
setp.ge.s32	%p73, %r276, %r53;
@%p73 bra BB100_111;

xor.b64 %rd936, %rd172, -9223372036854775808;
add.s32 %r277, %r73, %r78;
add.s32 %r278, %r277, 384;
mul.wide.s32 %rd938, %r278, 8;
add.s64 %rd939, %rd2, %rd938;
st.global.u64 [%rd939], %rd936;

BB100_111:
add.s32 %r279, %r73, 512;
setp.ge.s32	%p74, %r279, %r53;
@%p74 bra BB100_113;

xor.b64 %rd940, %rd173, -9223372036854775808;
add.s32 %r280, %r73, %r79;
add.s32 %r281, %r280, 512;
mul.wide.s32 %rd942, %r281, 8;
add.s64 %rd943, %rd2, %rd942;
st.global.u64 [%rd943], %rd940;

BB100_113:
add.s32 %r282, %r73, 640;
setp.ge.s32	%p75, %r282, %r53;
@%p75 bra BB100_115;

xor.b64 %rd944, %rd174, -9223372036854775808;
add.s32 %r283, %r73, %r80;
add.s32 %r284, %r283, 640;
mul.wide.s32 %rd946, %r284, 8;
add.s64 %rd947, %rd2, %rd946;
st.global.u64 [%rd947], %rd944;

BB100_115:
setp.gt.s32	%p5, %r54, 0;
bar.sync 0;
@!%p5 bra BB100_117;
bra.uni BB100_116;

BB100_116:
mul.lo.s32 %r320, %r10, 7;
cvt.s64.s32	%rd950, %r320;
add.s64 %rd951, %rd950, %rd138;
shl.b64 %rd952, %rd951, 3;
add.s64 %rd949, %rd197, %rd952;

	ld.global.nc.u64 %rd1042, [%rd949];


BB100_117:
@%p56 bra BB100_119;

mad.lo.s32 %r288, %r10, 7, 1;
cvt.s64.s32	%rd955, %r288;
add.s64 %rd956, %rd955, %rd138;
shl.b64 %rd957, %rd956, 3;
add.s64 %rd954, %rd197, %rd957;

	ld.global.nc.u64 %rd1043, [%rd954];


BB100_119:
@%p57 bra BB100_121;

mad.lo.s32 %r290, %r10, 7, 2;
cvt.s64.s32	%rd960, %r290;
add.s64 %rd961, %rd960, %rd138;
shl.b64 %rd962, %rd961, 3;
add.s64 %rd959, %rd197, %rd962;

	ld.global.nc.u64 %rd1044, [%rd959];


BB100_121:
@%p58 bra BB100_123;

mad.lo.s32 %r292, %r10, 7, 3;
cvt.s64.s32	%rd965, %r292;
add.s64 %rd966, %rd965, %rd138;
shl.b64 %rd967, %rd966, 3;
add.s64 %rd964, %rd197, %rd967;

	ld.global.nc.u64 %rd1045, [%rd964];


BB100_123:
@%p59 bra BB100_125;

mad.lo.s32 %r294, %r10, 7, 4;
cvt.s64.s32	%rd970, %r294;
add.s64 %rd971, %rd970, %rd138;
shl.b64 %rd972, %rd971, 3;
add.s64 %rd969, %rd197, %rd972;

	ld.global.nc.u64 %rd1046, [%rd969];


BB100_125:
@%p60 bra BB100_127;

mad.lo.s32 %r296, %r10, 7, 5;
cvt.s64.s32	%rd975, %r296;
add.s64 %rd976, %rd975, %rd138;
shl.b64 %rd977, %rd976, 3;
add.s64 %rd974, %rd197, %rd977;

	ld.global.nc.u64 %rd1047, [%rd974];


BB100_127:
@%p61 bra BB100_129;

mad.lo.s32 %r298, %r10, 7, 6;
cvt.s64.s32	%rd980, %r298;
add.s64 %rd981, %rd980, %rd138;
shl.b64 %rd982, %rd981, 3;
add.s64 %rd979, %rd197, %rd982;

	ld.global.nc.u64 %rd1048, [%rd979];


BB100_129:
setp.lt.s32	%p6, %r10, %r53;
bar.sync 0;
st.shared.u64 [%rd161], %rd1042;
st.shared.u64 [%rd162], %rd1043;
st.shared.u64 [%rd163], %rd1044;
st.shared.u64 [%rd164], %rd1045;
st.shared.u64 [%rd165], %rd1046;
st.shared.u64 [%rd166], %rd1047;
st.shared.u64 [%rd167], %rd1048;
bar.sync 0;
ld.shared.u64 %rd189, [%rd887+1096];
ld.shared.u64 %rd190, [%rd887+2120];
ld.shared.u64 %rd191, [%rd887+3144];
ld.shared.u64 %rd192, [%rd887+4168];
ld.shared.u64 %rd193, [%rd887+5192];
ld.shared.u64 %rd194, [%rd887+6216];
@!%p6 bra BB100_131;
bra.uni BB100_130;

BB100_130:
ld.shared.u64 %rd989, [%rd887+72];
add.s32 %r300, %r10, %r74;
mul.wide.s32 %rd991, %r300, 8;
add.s64 %rd992, %rd1, %rd991;
st.global.u64 [%rd992], %rd989;

BB100_131:
@%p70 bra BB100_133;

add.s32 %r301, %r73, %r75;
mul.wide.s32 %rd994, %r301, 8;
add.s64 %rd995, %rd1, %rd994;
st.global.u64 [%rd995], %rd189;

BB100_133:
@%p71 bra BB100_135;

add.s32 %r303, %r73, %r76;
add.s32 %r304, %r303, 128;
mul.wide.s32 %rd997, %r304, 8;
add.s64 %rd998, %rd1, %rd997;
st.global.u64 [%rd998], %rd190;

BB100_135:
@%p72 bra BB100_137;

add.s32 %r306, %r73, %r77;
add.s32 %r307, %r306, 256;
mul.wide.s32 %rd1000, %r307, 8;
add.s64 %rd1001, %rd1, %rd1000;
st.global.u64 [%rd1001], %rd191;

BB100_137:
@%p73 bra BB100_139;

add.s32 %r309, %r73, %r78;
add.s32 %r310, %r309, 384;
mul.wide.s32 %rd1003, %r310, 8;
add.s64 %rd1004, %rd1, %rd1003;
st.global.u64 [%rd1004], %rd192;

BB100_139:
@%p74 bra BB100_141;

add.s32 %r312, %r73, %r79;
add.s32 %r313, %r312, 512;
mul.wide.s32 %rd1006, %r313, 8;
add.s64 %rd1007, %rd1, %rd1006;
st.global.u64 [%rd1007], %rd193;

BB100_141:
@%p75 bra BB100_143;

add.s32 %r315, %r73, %r80;
add.s32 %r316, %r315, 640;
mul.wide.s32 %rd1009, %r316, 8;
add.s64 %rd1010, %rd1, %rd1009;
st.global.u64 [%rd1010], %rd194;

BB100_143:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE16PtxUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE(
.param .u64 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE16PtxUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_0,
.param .u64 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE16PtxUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_1,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE16PtxUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_2,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE16PtxUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_3,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE16PtxUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_4,
.param .u8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE16PtxUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_5,
.param .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE16PtxUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6[36]
)
.maxntid 128, 1, 1
{
.reg .pred %p<18>;
.reg .b16 %rs<188>;
.reg .b32 %r<549>;
.reg .b64 %rd<323>;

	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE16PtxUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE$__cuda_local_var_232292_74_non_const_temp_storage[4224];

ld.param.u64 %rd10, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE16PtxUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_0];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE16PtxUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_1];
ld.param.u32 %r80, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE16PtxUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_3];
ld.param.u32 %r81, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE16PtxUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_4];
ld.param.u32 %r90, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE16PtxUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+32];
ld.param.u32 %r89, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE16PtxUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+28];
ld.param.u32 %r87, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE16PtxUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+20];
ld.param.u32 %r86, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE16PtxUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+16];
ld.param.u32 %r85, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE16PtxUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+12];
ld.param.u32 %r84, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE16PtxUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+8];
ld.param.u32 %r82, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE16PtxUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6];
ld.param.u32 %r83, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE16PtxUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+4];
mov.u32 %r1, %ctaid.x;
setp.lt.s32	%p3, %r1, %r83;
@%p3 bra BB101_3;
bra.uni BB101_1;

BB101_3:
mul.lo.s32 %r538, %r1, %r84;
add.s32 %r525, %r538, %r84;
bra.uni BB101_4;

BB101_1:
mov.u32 %r525, %r90;
mov.u32 %r538, %r89;
setp.ge.s32	%p4, %r1, %r82;
@%p4 bra BB101_4;

mad.lo.s32 %r538, %r1, %r85, %r86;
add.s32 %r91, %r538, %r85;
min.s32 %r525, %r91, %r87;

BB101_4:
mov.u32 %r8, %r538;
mov.u32 %r100, %tid.x;
mul.wide.u32 %rd12, %r100, 4;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE16PtxUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE$__cuda_local_var_232292_74_non_const_temp_storage;
add.s64 %rd14, %rd13, %rd12;
mov.u32 %r547, 0;
st.shared.u32 [%rd14], %r547;
st.shared.u32 [%rd14+512], %r547;
st.shared.u32 [%rd14+1024], %r547;
st.shared.u32 [%rd14+1536], %r547;
st.shared.u32 [%rd14+2048], %r547;
st.shared.u32 [%rd14+2560], %r547;
st.shared.u32 [%rd14+3072], %r547;
st.shared.u32 [%rd14+3584], %r547;
add.s32 %r101, %r8, 32640;
setp.gt.s32	%p5, %r101, %r525;
mov.u32 %r543, %r547;
mov.u32 %r542, %r547;
mov.u32 %r541, %r547;
mov.u32 %r540, %r547;
mov.u32 %r546, %r547;
mov.u32 %r545, %r547;
mov.u32 %r544, %r547;
mov.u32 %r537, %r8;
@%p5 bra BB101_13;

add.s32 %r527, %r8, 30720;
mov.u32 %r547, 0;
mov.u32 %r543, %r547;
mov.u32 %r542, %r547;
mov.u32 %r541, %r547;
mov.u32 %r540, %r547;
mov.u32 %r546, %r547;
mov.u32 %r545, %r547;
mov.u32 %r544, %r547;
mov.u32 %r526, %r547;

BB101_6:
mov.u32 %r20, %r527;
add.s32 %r112, %r8, %r526;
mul.wide.s32 %rd15, %r100, 2;
add.s64 %rd16, %rd10, %rd15;
mul.wide.s32 %rd17, %r112, 2;
add.s64 %rd321, %rd16, %rd17;
mov.u32 %r528, -17;

BB101_7:

	ld.global.nc.u16 %rs31, [%rd321];

	add.s64 %rd19, %rd321, 256;

	ld.global.nc.u16 %rs32, [%rd19];

	add.s64 %rd20, %rd321, 512;

	ld.global.nc.u16 %rs33, [%rd20];

	add.s64 %rd21, %rd321, 768;

	ld.global.nc.u16 %rs34, [%rd21];

	add.s64 %rd22, %rd321, 1024;

	ld.global.nc.u16 %rs35, [%rd22];

	add.s64 %rd23, %rd321, 1280;

	ld.global.nc.u16 %rs36, [%rd23];

	add.s64 %rd24, %rd321, 1536;

	ld.global.nc.u16 %rs37, [%rd24];

	add.s64 %rd25, %rd321, 1792;

	ld.global.nc.u16 %rs38, [%rd25];

	add.s64 %rd26, %rd321, 2048;

	ld.global.nc.u16 %rs39, [%rd26];

	add.s64 %rd27, %rd321, 2304;

	ld.global.nc.u16 %rs40, [%rd27];

	add.s64 %rd28, %rd321, 2560;

	ld.global.nc.u16 %rs41, [%rd28];

	add.s64 %rd29, %rd321, 2816;

	ld.global.nc.u16 %rs42, [%rd29];

	add.s64 %rd30, %rd321, 3072;

	ld.global.nc.u16 %rs43, [%rd30];

	add.s64 %rd31, %rd321, 3328;

	ld.global.nc.u16 %rs44, [%rd31];

	add.s64 %rd32, %rd321, 3584;

	ld.global.nc.u16 %rs45, [%rd32];

	bar.sync 0;
cvt.u32.u16	%r174, %rs31;
xor.b32 %r115, %r174, 32768;

	bfe.u32 %r114, %r115, %r80, %r81;

	cvt.u64.u32	%rd33, %r114;
and.b64 %rd34, %rd33, 3;
bfe.u32 %r175, %r114, 2, 14;
mul.wide.u32 %rd35, %r175, 512;
add.s64 %rd37, %rd13, %rd35;
add.s64 %rd39, %rd37, %rd12;
add.s64 %rd40, %rd39, %rd34;
ld.shared.u8 %rs46, [%rd40];
add.s16 %rs47, %rs46, 1;
st.shared.u8 [%rd40], %rs47;
cvt.u32.u16	%r177, %rs32;
xor.b32 %r119, %r177, 32768;

	bfe.u32 %r118, %r119, %r80, %r81;

	cvt.u64.u32	%rd41, %r118;
and.b64 %rd42, %rd41, 3;
bfe.u32 %r178, %r118, 2, 14;
mul.wide.u32 %rd43, %r178, 512;
add.s64 %rd44, %rd13, %rd43;
add.s64 %rd45, %rd44, %rd12;
add.s64 %rd46, %rd45, %rd42;
ld.shared.u8 %rs48, [%rd46];
add.s16 %rs49, %rs48, 1;
st.shared.u8 [%rd46], %rs49;
cvt.u32.u16	%r179, %rs33;
xor.b32 %r123, %r179, 32768;

	bfe.u32 %r122, %r123, %r80, %r81;

	cvt.u64.u32	%rd47, %r122;
and.b64 %rd48, %rd47, 3;
bfe.u32 %r180, %r122, 2, 14;
mul.wide.u32 %rd49, %r180, 512;
add.s64 %rd50, %rd13, %rd49;
add.s64 %rd51, %rd50, %rd12;
add.s64 %rd52, %rd51, %rd48;
ld.shared.u8 %rs50, [%rd52];
add.s16 %rs51, %rs50, 1;
st.shared.u8 [%rd52], %rs51;
cvt.u32.u16	%r181, %rs34;
xor.b32 %r127, %r181, 32768;

	bfe.u32 %r126, %r127, %r80, %r81;

	cvt.u64.u32	%rd53, %r126;
and.b64 %rd54, %rd53, 3;
bfe.u32 %r182, %r126, 2, 14;
mul.wide.u32 %rd55, %r182, 512;
add.s64 %rd56, %rd13, %rd55;
add.s64 %rd57, %rd56, %rd12;
add.s64 %rd58, %rd57, %rd54;
ld.shared.u8 %rs52, [%rd58];
add.s16 %rs53, %rs52, 1;
st.shared.u8 [%rd58], %rs53;
cvt.u32.u16	%r183, %rs35;
xor.b32 %r131, %r183, 32768;

	bfe.u32 %r130, %r131, %r80, %r81;

	cvt.u64.u32	%rd59, %r130;
and.b64 %rd60, %rd59, 3;
bfe.u32 %r184, %r130, 2, 14;
mul.wide.u32 %rd61, %r184, 512;
add.s64 %rd62, %rd13, %rd61;
add.s64 %rd63, %rd62, %rd12;
add.s64 %rd64, %rd63, %rd60;
ld.shared.u8 %rs54, [%rd64];
add.s16 %rs55, %rs54, 1;
st.shared.u8 [%rd64], %rs55;
cvt.u32.u16	%r185, %rs36;
xor.b32 %r135, %r185, 32768;

	bfe.u32 %r134, %r135, %r80, %r81;

	cvt.u64.u32	%rd65, %r134;
and.b64 %rd66, %rd65, 3;
bfe.u32 %r186, %r134, 2, 14;
mul.wide.u32 %rd67, %r186, 512;
add.s64 %rd68, %rd13, %rd67;
add.s64 %rd69, %rd68, %rd12;
add.s64 %rd70, %rd69, %rd66;
ld.shared.u8 %rs56, [%rd70];
add.s16 %rs57, %rs56, 1;
st.shared.u8 [%rd70], %rs57;
cvt.u32.u16	%r187, %rs37;
xor.b32 %r139, %r187, 32768;

	bfe.u32 %r138, %r139, %r80, %r81;

	cvt.u64.u32	%rd71, %r138;
and.b64 %rd72, %rd71, 3;
bfe.u32 %r188, %r138, 2, 14;
mul.wide.u32 %rd73, %r188, 512;
add.s64 %rd74, %rd13, %rd73;
add.s64 %rd75, %rd74, %rd12;
add.s64 %rd76, %rd75, %rd72;
ld.shared.u8 %rs58, [%rd76];
add.s16 %rs59, %rs58, 1;
st.shared.u8 [%rd76], %rs59;
cvt.u32.u16	%r189, %rs38;
xor.b32 %r143, %r189, 32768;

	bfe.u32 %r142, %r143, %r80, %r81;

	cvt.u64.u32	%rd77, %r142;
and.b64 %rd78, %rd77, 3;
bfe.u32 %r190, %r142, 2, 14;
mul.wide.u32 %rd79, %r190, 512;
add.s64 %rd80, %rd13, %rd79;
add.s64 %rd81, %rd80, %rd12;
add.s64 %rd82, %rd81, %rd78;
ld.shared.u8 %rs60, [%rd82];
add.s16 %rs61, %rs60, 1;
st.shared.u8 [%rd82], %rs61;
cvt.u32.u16	%r191, %rs39;
xor.b32 %r147, %r191, 32768;

	bfe.u32 %r146, %r147, %r80, %r81;

	cvt.u64.u32	%rd83, %r146;
and.b64 %rd84, %rd83, 3;
bfe.u32 %r192, %r146, 2, 14;
mul.wide.u32 %rd85, %r192, 512;
add.s64 %rd86, %rd13, %rd85;
add.s64 %rd87, %rd86, %rd12;
add.s64 %rd88, %rd87, %rd84;
ld.shared.u8 %rs62, [%rd88];
add.s16 %rs63, %rs62, 1;
st.shared.u8 [%rd88], %rs63;
cvt.u32.u16	%r193, %rs40;
xor.b32 %r151, %r193, 32768;

	bfe.u32 %r150, %r151, %r80, %r81;

	cvt.u64.u32	%rd89, %r150;
and.b64 %rd90, %rd89, 3;
bfe.u32 %r194, %r150, 2, 14;
mul.wide.u32 %rd91, %r194, 512;
add.s64 %rd92, %rd13, %rd91;
add.s64 %rd93, %rd92, %rd12;
add.s64 %rd94, %rd93, %rd90;
ld.shared.u8 %rs64, [%rd94];
add.s16 %rs65, %rs64, 1;
st.shared.u8 [%rd94], %rs65;
cvt.u32.u16	%r195, %rs41;
xor.b32 %r155, %r195, 32768;

	bfe.u32 %r154, %r155, %r80, %r81;

	cvt.u64.u32	%rd95, %r154;
and.b64 %rd96, %rd95, 3;
bfe.u32 %r196, %r154, 2, 14;
mul.wide.u32 %rd97, %r196, 512;
add.s64 %rd98, %rd13, %rd97;
add.s64 %rd99, %rd98, %rd12;
add.s64 %rd100, %rd99, %rd96;
ld.shared.u8 %rs66, [%rd100];
add.s16 %rs67, %rs66, 1;
st.shared.u8 [%rd100], %rs67;
cvt.u32.u16	%r197, %rs42;
xor.b32 %r159, %r197, 32768;

	bfe.u32 %r158, %r159, %r80, %r81;

	cvt.u64.u32	%rd101, %r158;
and.b64 %rd102, %rd101, 3;
bfe.u32 %r198, %r158, 2, 14;
mul.wide.u32 %rd103, %r198, 512;
add.s64 %rd104, %rd13, %rd103;
add.s64 %rd105, %rd104, %rd12;
add.s64 %rd106, %rd105, %rd102;
ld.shared.u8 %rs68, [%rd106];
add.s16 %rs69, %rs68, 1;
st.shared.u8 [%rd106], %rs69;
cvt.u32.u16	%r199, %rs43;
xor.b32 %r163, %r199, 32768;

	bfe.u32 %r162, %r163, %r80, %r81;

	cvt.u64.u32	%rd107, %r162;
and.b64 %rd108, %rd107, 3;
bfe.u32 %r200, %r162, 2, 14;
mul.wide.u32 %rd109, %r200, 512;
add.s64 %rd110, %rd13, %rd109;
add.s64 %rd111, %rd110, %rd12;
add.s64 %rd112, %rd111, %rd108;
ld.shared.u8 %rs70, [%rd112];
add.s16 %rs71, %rs70, 1;
st.shared.u8 [%rd112], %rs71;
cvt.u32.u16	%r201, %rs44;
xor.b32 %r167, %r201, 32768;

	bfe.u32 %r166, %r167, %r80, %r81;

	cvt.u64.u32	%rd113, %r166;
and.b64 %rd114, %rd113, 3;
bfe.u32 %r202, %r166, 2, 14;
mul.wide.u32 %rd115, %r202, 512;
add.s64 %rd116, %rd13, %rd115;
add.s64 %rd117, %rd116, %rd12;
add.s64 %rd118, %rd117, %rd114;
ld.shared.u8 %rs72, [%rd118];
add.s16 %rs73, %rs72, 1;
st.shared.u8 [%rd118], %rs73;
cvt.u32.u16	%r203, %rs45;
xor.b32 %r171, %r203, 32768;

	bfe.u32 %r170, %r171, %r80, %r81;

	cvt.u64.u32	%rd119, %r170;
and.b64 %rd120, %rd119, 3;
bfe.u32 %r204, %r170, 2, 14;
mul.wide.u32 %rd121, %r204, 512;
add.s64 %rd122, %rd13, %rd121;
add.s64 %rd123, %rd122, %rd12;
add.s64 %rd124, %rd123, %rd120;
ld.shared.u8 %rs74, [%rd124];
add.s16 %rs75, %rs74, 1;
st.shared.u8 [%rd124], %rs75;
add.s64 %rd321, %rd321, 3840;
add.s32 %r528, %r528, 1;
setp.ne.s32	%p6, %r528, 0;
@%p6 bra BB101_7;

setp.lt.u32	%p1, %r100, 256;
bar.sync 0;
@!%p1 bra BB101_10;
bra.uni BB101_9;

BB101_9:
shr.u32 %r207, %r100, 5;
and.b32 %r208, %r100, 31;
mul.wide.u32 %rd125, %r207, 512;
add.s64 %rd127, %rd13, %rd125;
mul.wide.u32 %rd128, %r208, 4;
add.s64 %rd129, %rd127, %rd128;
ld.shared.v4.u8 {%rs76, %rs77, %rs78, %rs79}, [%rd129];
cvt.u32.u16	%r209, %rs79;
cvt.u32.u16	%r210, %rs78;
cvt.u32.u16	%r211, %rs77;
cvt.u32.u16	%r212, %rs76;
add.s32 %r213, %r543, %r212;
add.s32 %r214, %r542, %r211;
add.s32 %r215, %r541, %r210;
add.s32 %r216, %r540, %r209;
ld.shared.v4.u8 {%rs80, %rs81, %rs82, %rs83}, [%rd129+128];
cvt.u32.u16	%r217, %rs83;
cvt.u32.u16	%r218, %rs82;
cvt.u32.u16	%r219, %rs81;
cvt.u32.u16	%r220, %rs80;
add.s32 %r221, %r213, %r220;
add.s32 %r222, %r214, %r219;
add.s32 %r223, %r215, %r218;
add.s32 %r224, %r216, %r217;
ld.shared.v4.u8 {%rs84, %rs85, %rs86, %rs87}, [%rd129+256];
cvt.u32.u16	%r225, %rs87;
cvt.u32.u16	%r226, %rs86;
cvt.u32.u16	%r227, %rs85;
cvt.u32.u16	%r228, %rs84;
add.s32 %r229, %r221, %r228;
add.s32 %r230, %r222, %r227;
add.s32 %r231, %r223, %r226;
add.s32 %r232, %r224, %r225;
ld.shared.v4.u8 {%rs88, %rs89, %rs90, %rs91}, [%rd129+384];
cvt.u32.u16	%r233, %rs91;
cvt.u32.u16	%r234, %rs90;
cvt.u32.u16	%r235, %rs89;
cvt.u32.u16	%r236, %rs88;
add.s32 %r543, %r229, %r236;
add.s32 %r542, %r230, %r235;
add.s32 %r541, %r231, %r234;
add.s32 %r540, %r232, %r233;

BB101_10:
shr.u32 %r238, %r100, 5;
add.s32 %r239, %r238, 4;
setp.gt.u32	%p7, %r239, 7;
@%p7 bra BB101_12;

and.b32 %r242, %r100, 31;
mul.wide.u32 %rd130, %r238, 512;
add.s64 %rd132, %rd13, %rd130;
mul.wide.u32 %rd133, %r242, 4;
add.s64 %rd134, %rd132, %rd133;
ld.shared.v4.u8 {%rs92, %rs93, %rs94, %rs95}, [%rd134+2048];
cvt.u32.u16	%r243, %rs95;
cvt.u32.u16	%r244, %rs94;
cvt.u32.u16	%r245, %rs93;
cvt.u32.u16	%r246, %rs92;
add.s32 %r247, %r546, %r246;
add.s32 %r248, %r545, %r245;
add.s32 %r249, %r544, %r244;
add.s32 %r250, %r547, %r243;
ld.shared.v4.u8 {%rs96, %rs97, %rs98, %rs99}, [%rd134+2176];
cvt.u32.u16	%r251, %rs99;
cvt.u32.u16	%r252, %rs98;
cvt.u32.u16	%r253, %rs97;
cvt.u32.u16	%r254, %rs96;
add.s32 %r255, %r247, %r254;
add.s32 %r256, %r248, %r253;
add.s32 %r257, %r249, %r252;
add.s32 %r258, %r250, %r251;
ld.shared.v4.u8 {%rs100, %rs101, %rs102, %rs103}, [%rd134+2304];
cvt.u32.u16	%r259, %rs103;
cvt.u32.u16	%r260, %rs102;
cvt.u32.u16	%r261, %rs101;
cvt.u32.u16	%r262, %rs100;
add.s32 %r263, %r255, %r262;
add.s32 %r264, %r256, %r261;
add.s32 %r265, %r257, %r260;
add.s32 %r266, %r258, %r259;
ld.shared.v4.u8 {%rs104, %rs105, %rs106, %rs107}, [%rd134+2432];
cvt.u32.u16	%r267, %rs107;
cvt.u32.u16	%r268, %rs106;
cvt.u32.u16	%r269, %rs105;
cvt.u32.u16	%r270, %rs104;
add.s32 %r546, %r263, %r270;
add.s32 %r545, %r264, %r269;
add.s32 %r544, %r265, %r268;
add.s32 %r547, %r266, %r267;

BB101_12:
bar.sync 0;
mov.u32 %r272, 0;
st.shared.u32 [%rd14], %r272;
st.shared.u32 [%rd14+512], %r272;
st.shared.u32 [%rd14+1024], %r272;
st.shared.u32 [%rd14+1536], %r272;
st.shared.u32 [%rd14+2048], %r272;
st.shared.u32 [%rd14+2560], %r272;
st.shared.u32 [%rd14+3072], %r272;
st.shared.u32 [%rd14+3584], %r272;
add.s32 %r273, %r20, 34560;
add.s32 %r527, %r20, 32640;
add.s32 %r526, %r526, 32640;
add.s32 %r41, %r20, 1920;
setp.le.s32	%p8, %r273, %r525;
mov.u32 %r537, %r41;
@%p8 bra BB101_6;

BB101_13:
mov.u32 %r534, %r537;
add.s32 %r536, %r534, 1920;
setp.gt.s32	%p9, %r536, %r525;
@%p9 bra BB101_16;

mov.u32 %r535, %r534;

BB101_15:
mov.u32 %r532, %r536;
mov.u32 %r53, %r535;
mov.u32 %r535, %r532;
cvt.s64.s32	%rd153, %r100;
cvt.s64.s32	%rd154, %r53;
add.s64 %rd155, %rd153, %rd154;
shl.b64 %rd156, %rd155, 1;
add.s64 %rd138, %rd10, %rd156;

	ld.global.nc.u16 %rs108, [%rd138];

	add.s32 %r274, %r100, 128;
cvt.s64.s32	%rd157, %r274;
add.s64 %rd158, %rd157, %rd154;
shl.b64 %rd159, %rd158, 1;
add.s64 %rd139, %rd10, %rd159;

	ld.global.nc.u16 %rs109, [%rd139];

	add.s32 %r275, %r100, 256;
cvt.s64.s32	%rd160, %r275;
add.s64 %rd161, %rd160, %rd154;
shl.b64 %rd162, %rd161, 1;
add.s64 %rd140, %rd10, %rd162;

	ld.global.nc.u16 %rs110, [%rd140];

	add.s32 %r276, %r100, 384;
cvt.s64.s32	%rd163, %r276;
add.s64 %rd164, %rd163, %rd154;
shl.b64 %rd165, %rd164, 1;
add.s64 %rd141, %rd10, %rd165;

	ld.global.nc.u16 %rs111, [%rd141];

	add.s32 %r277, %r100, 512;
cvt.s64.s32	%rd166, %r277;
add.s64 %rd167, %rd166, %rd154;
shl.b64 %rd168, %rd167, 1;
add.s64 %rd142, %rd10, %rd168;

	ld.global.nc.u16 %rs112, [%rd142];

	add.s32 %r278, %r100, 640;
cvt.s64.s32	%rd169, %r278;
add.s64 %rd170, %rd169, %rd154;
shl.b64 %rd171, %rd170, 1;
add.s64 %rd143, %rd10, %rd171;

	ld.global.nc.u16 %rs113, [%rd143];

	add.s32 %r279, %r100, 768;
cvt.s64.s32	%rd172, %r279;
add.s64 %rd173, %rd172, %rd154;
shl.b64 %rd174, %rd173, 1;
add.s64 %rd144, %rd10, %rd174;

	ld.global.nc.u16 %rs114, [%rd144];

	add.s32 %r280, %r100, 896;
cvt.s64.s32	%rd175, %r280;
add.s64 %rd176, %rd175, %rd154;
shl.b64 %rd177, %rd176, 1;
add.s64 %rd145, %rd10, %rd177;

	ld.global.nc.u16 %rs115, [%rd145];

	add.s32 %r281, %r100, 1024;
cvt.s64.s32	%rd178, %r281;
add.s64 %rd179, %rd178, %rd154;
shl.b64 %rd180, %rd179, 1;
add.s64 %rd146, %rd10, %rd180;

	ld.global.nc.u16 %rs116, [%rd146];

	add.s32 %r282, %r100, 1152;
cvt.s64.s32	%rd181, %r282;
add.s64 %rd182, %rd181, %rd154;
shl.b64 %rd183, %rd182, 1;
add.s64 %rd147, %rd10, %rd183;

	ld.global.nc.u16 %rs117, [%rd147];

	add.s32 %r283, %r100, 1280;
cvt.s64.s32	%rd184, %r283;
add.s64 %rd185, %rd184, %rd154;
shl.b64 %rd186, %rd185, 1;
add.s64 %rd148, %rd10, %rd186;

	ld.global.nc.u16 %rs118, [%rd148];

	add.s32 %r284, %r100, 1408;
cvt.s64.s32	%rd187, %r284;
add.s64 %rd188, %rd187, %rd154;
shl.b64 %rd189, %rd188, 1;
add.s64 %rd149, %rd10, %rd189;

	ld.global.nc.u16 %rs119, [%rd149];

	add.s32 %r285, %r100, 1536;
cvt.s64.s32	%rd190, %r285;
add.s64 %rd191, %rd190, %rd154;
shl.b64 %rd192, %rd191, 1;
add.s64 %rd150, %rd10, %rd192;

	ld.global.nc.u16 %rs120, [%rd150];

	add.s32 %r286, %r100, 1664;
cvt.s64.s32	%rd193, %r286;
add.s64 %rd194, %rd193, %rd154;
shl.b64 %rd195, %rd194, 1;
add.s64 %rd151, %rd10, %rd195;

	ld.global.nc.u16 %rs121, [%rd151];

	add.s32 %r287, %r100, 1792;
cvt.s64.s32	%rd196, %r287;
add.s64 %rd197, %rd196, %rd154;
shl.b64 %rd198, %rd197, 1;
add.s64 %rd152, %rd10, %rd198;

	ld.global.nc.u16 %rs122, [%rd152];

	bar.sync 0;
cvt.u32.u16	%r348, %rs108;
xor.b32 %r289, %r348, 32768;

	bfe.u32 %r288, %r289, %r80, %r81;

	cvt.u64.u32	%rd199, %r288;
and.b64 %rd200, %rd199, 3;
bfe.u32 %r349, %r288, 2, 14;
mul.wide.u32 %rd201, %r349, 512;
add.s64 %rd203, %rd13, %rd201;
add.s64 %rd205, %rd203, %rd12;
add.s64 %rd206, %rd205, %rd200;
ld.shared.u8 %rs123, [%rd206];
add.s16 %rs124, %rs123, 1;
st.shared.u8 [%rd206], %rs124;
cvt.u32.u16	%r350, %rs109;
xor.b32 %r293, %r350, 32768;

	bfe.u32 %r292, %r293, %r80, %r81;

	cvt.u64.u32	%rd207, %r292;
and.b64 %rd208, %rd207, 3;
bfe.u32 %r351, %r292, 2, 14;
mul.wide.u32 %rd209, %r351, 512;
add.s64 %rd210, %rd13, %rd209;
add.s64 %rd211, %rd210, %rd12;
add.s64 %rd212, %rd211, %rd208;
ld.shared.u8 %rs125, [%rd212];
add.s16 %rs126, %rs125, 1;
st.shared.u8 [%rd212], %rs126;
cvt.u32.u16	%r352, %rs110;
xor.b32 %r297, %r352, 32768;

	bfe.u32 %r296, %r297, %r80, %r81;

	cvt.u64.u32	%rd213, %r296;
and.b64 %rd214, %rd213, 3;
bfe.u32 %r353, %r296, 2, 14;
mul.wide.u32 %rd215, %r353, 512;
add.s64 %rd216, %rd13, %rd215;
add.s64 %rd217, %rd216, %rd12;
add.s64 %rd218, %rd217, %rd214;
ld.shared.u8 %rs127, [%rd218];
add.s16 %rs128, %rs127, 1;
st.shared.u8 [%rd218], %rs128;
cvt.u32.u16	%r354, %rs111;
xor.b32 %r301, %r354, 32768;

	bfe.u32 %r300, %r301, %r80, %r81;

	cvt.u64.u32	%rd219, %r300;
and.b64 %rd220, %rd219, 3;
bfe.u32 %r355, %r300, 2, 14;
mul.wide.u32 %rd221, %r355, 512;
add.s64 %rd222, %rd13, %rd221;
add.s64 %rd223, %rd222, %rd12;
add.s64 %rd224, %rd223, %rd220;
ld.shared.u8 %rs129, [%rd224];
add.s16 %rs130, %rs129, 1;
st.shared.u8 [%rd224], %rs130;
cvt.u32.u16	%r356, %rs112;
xor.b32 %r305, %r356, 32768;

	bfe.u32 %r304, %r305, %r80, %r81;

	cvt.u64.u32	%rd225, %r304;
and.b64 %rd226, %rd225, 3;
bfe.u32 %r357, %r304, 2, 14;
mul.wide.u32 %rd227, %r357, 512;
add.s64 %rd228, %rd13, %rd227;
add.s64 %rd229, %rd228, %rd12;
add.s64 %rd230, %rd229, %rd226;
ld.shared.u8 %rs131, [%rd230];
add.s16 %rs132, %rs131, 1;
st.shared.u8 [%rd230], %rs132;
cvt.u32.u16	%r358, %rs113;
xor.b32 %r309, %r358, 32768;

	bfe.u32 %r308, %r309, %r80, %r81;

	cvt.u64.u32	%rd231, %r308;
and.b64 %rd232, %rd231, 3;
bfe.u32 %r359, %r308, 2, 14;
mul.wide.u32 %rd233, %r359, 512;
add.s64 %rd234, %rd13, %rd233;
add.s64 %rd235, %rd234, %rd12;
add.s64 %rd236, %rd235, %rd232;
ld.shared.u8 %rs133, [%rd236];
add.s16 %rs134, %rs133, 1;
st.shared.u8 [%rd236], %rs134;
cvt.u32.u16	%r360, %rs114;
xor.b32 %r313, %r360, 32768;

	bfe.u32 %r312, %r313, %r80, %r81;

	cvt.u64.u32	%rd237, %r312;
and.b64 %rd238, %rd237, 3;
bfe.u32 %r361, %r312, 2, 14;
mul.wide.u32 %rd239, %r361, 512;
add.s64 %rd240, %rd13, %rd239;
add.s64 %rd241, %rd240, %rd12;
add.s64 %rd242, %rd241, %rd238;
ld.shared.u8 %rs135, [%rd242];
add.s16 %rs136, %rs135, 1;
st.shared.u8 [%rd242], %rs136;
cvt.u32.u16	%r362, %rs115;
xor.b32 %r317, %r362, 32768;

	bfe.u32 %r316, %r317, %r80, %r81;

	cvt.u64.u32	%rd243, %r316;
and.b64 %rd244, %rd243, 3;
bfe.u32 %r363, %r316, 2, 14;
mul.wide.u32 %rd245, %r363, 512;
add.s64 %rd246, %rd13, %rd245;
add.s64 %rd247, %rd246, %rd12;
add.s64 %rd248, %rd247, %rd244;
ld.shared.u8 %rs137, [%rd248];
add.s16 %rs138, %rs137, 1;
st.shared.u8 [%rd248], %rs138;
cvt.u32.u16	%r364, %rs116;
xor.b32 %r321, %r364, 32768;

	bfe.u32 %r320, %r321, %r80, %r81;

	cvt.u64.u32	%rd249, %r320;
and.b64 %rd250, %rd249, 3;
bfe.u32 %r365, %r320, 2, 14;
mul.wide.u32 %rd251, %r365, 512;
add.s64 %rd252, %rd13, %rd251;
add.s64 %rd253, %rd252, %rd12;
add.s64 %rd254, %rd253, %rd250;
ld.shared.u8 %rs139, [%rd254];
add.s16 %rs140, %rs139, 1;
st.shared.u8 [%rd254], %rs140;
cvt.u32.u16	%r366, %rs117;
xor.b32 %r325, %r366, 32768;

	bfe.u32 %r324, %r325, %r80, %r81;

	cvt.u64.u32	%rd255, %r324;
and.b64 %rd256, %rd255, 3;
bfe.u32 %r367, %r324, 2, 14;
mul.wide.u32 %rd257, %r367, 512;
add.s64 %rd258, %rd13, %rd257;
add.s64 %rd259, %rd258, %rd12;
add.s64 %rd260, %rd259, %rd256;
ld.shared.u8 %rs141, [%rd260];
add.s16 %rs142, %rs141, 1;
st.shared.u8 [%rd260], %rs142;
cvt.u32.u16	%r368, %rs118;
xor.b32 %r329, %r368, 32768;

	bfe.u32 %r328, %r329, %r80, %r81;

	cvt.u64.u32	%rd261, %r328;
and.b64 %rd262, %rd261, 3;
bfe.u32 %r369, %r328, 2, 14;
mul.wide.u32 %rd263, %r369, 512;
add.s64 %rd264, %rd13, %rd263;
add.s64 %rd265, %rd264, %rd12;
add.s64 %rd266, %rd265, %rd262;
ld.shared.u8 %rs143, [%rd266];
add.s16 %rs144, %rs143, 1;
st.shared.u8 [%rd266], %rs144;
cvt.u32.u16	%r370, %rs119;
xor.b32 %r333, %r370, 32768;

	bfe.u32 %r332, %r333, %r80, %r81;

	cvt.u64.u32	%rd267, %r332;
and.b64 %rd268, %rd267, 3;
bfe.u32 %r371, %r332, 2, 14;
mul.wide.u32 %rd269, %r371, 512;
add.s64 %rd270, %rd13, %rd269;
add.s64 %rd271, %rd270, %rd12;
add.s64 %rd272, %rd271, %rd268;
ld.shared.u8 %rs145, [%rd272];
add.s16 %rs146, %rs145, 1;
st.shared.u8 [%rd272], %rs146;
cvt.u32.u16	%r372, %rs120;
xor.b32 %r337, %r372, 32768;

	bfe.u32 %r336, %r337, %r80, %r81;

	cvt.u64.u32	%rd273, %r336;
and.b64 %rd274, %rd273, 3;
bfe.u32 %r373, %r336, 2, 14;
mul.wide.u32 %rd275, %r373, 512;
add.s64 %rd276, %rd13, %rd275;
add.s64 %rd277, %rd276, %rd12;
add.s64 %rd278, %rd277, %rd274;
ld.shared.u8 %rs147, [%rd278];
add.s16 %rs148, %rs147, 1;
st.shared.u8 [%rd278], %rs148;
cvt.u32.u16	%r374, %rs121;
xor.b32 %r341, %r374, 32768;

	bfe.u32 %r340, %r341, %r80, %r81;

	cvt.u64.u32	%rd279, %r340;
and.b64 %rd280, %rd279, 3;
bfe.u32 %r375, %r340, 2, 14;
mul.wide.u32 %rd281, %r375, 512;
add.s64 %rd282, %rd13, %rd281;
add.s64 %rd283, %rd282, %rd12;
add.s64 %rd284, %rd283, %rd280;
ld.shared.u8 %rs149, [%rd284];
add.s16 %rs150, %rs149, 1;
st.shared.u8 [%rd284], %rs150;
cvt.u32.u16	%r376, %rs122;
xor.b32 %r345, %r376, 32768;

	bfe.u32 %r344, %r345, %r80, %r81;

	cvt.u64.u32	%rd285, %r344;
and.b64 %rd286, %rd285, 3;
bfe.u32 %r377, %r344, 2, 14;
mul.wide.u32 %rd287, %r377, 512;
add.s64 %rd288, %rd13, %rd287;
add.s64 %rd289, %rd288, %rd12;
add.s64 %rd290, %rd289, %rd286;
ld.shared.u8 %rs151, [%rd290];
add.s16 %rs152, %rs151, 1;
st.shared.u8 [%rd290], %rs152;
add.s32 %r536, %r535, 1920;
setp.le.s32	%p10, %r536, %r525;
mov.u32 %r534, %r535;
@%p10 bra BB101_15;

BB101_16:
add.s32 %r539, %r100, %r534;
setp.ge.s32	%p11, %r539, %r525;
@%p11 bra BB101_19;

add.s32 %r380, %r100, %r534;
mul.wide.s32 %rd291, %r380, 2;
add.s64 %rd322, %rd10, %rd291;
cvt.u64.u32	%rd5, %r100;
shl.b64 %rd298, %rd5, 2;

BB101_18:

	ld.global.nc.u16 %rs153, [%rd322];

	cvt.u32.u16	%r385, %rs153;
xor.b32 %r382, %r385, 32768;

	bfe.u32 %r381, %r382, %r80, %r81;

	cvt.u64.u32	%rd293, %r381;
and.b64 %rd294, %rd293, 3;
bfe.u32 %r386, %r381, 2, 14;
mul.wide.u32 %rd295, %r386, 512;
add.s64 %rd297, %rd13, %rd295;
add.s64 %rd299, %rd297, %rd298;
add.s64 %rd300, %rd299, %rd294;
ld.shared.u8 %rs154, [%rd300];
add.s16 %rs155, %rs154, 1;
st.shared.u8 [%rd300], %rs155;
add.s64 %rd322, %rd322, 256;
add.s32 %r539, %r539, 128;
setp.lt.s32	%p12, %r539, %r525;
@%p12 bra BB101_18;

BB101_19:
bar.sync 0;
setp.gt.u32	%p13, %r100, 255;
@%p13 bra BB101_21;

shr.u32 %r389, %r100, 5;
and.b32 %r390, %r100, 31;
mul.wide.u32 %rd301, %r389, 512;
add.s64 %rd303, %rd13, %rd301;
mul.wide.u32 %rd304, %r390, 4;
add.s64 %rd305, %rd303, %rd304;
ld.shared.v4.u8 {%rs156, %rs157, %rs158, %rs159}, [%rd305];
cvt.u32.u16	%r391, %rs159;
cvt.u32.u16	%r392, %rs158;
cvt.u32.u16	%r393, %rs157;
cvt.u32.u16	%r394, %rs156;
add.s32 %r395, %r543, %r394;
add.s32 %r396, %r542, %r393;
add.s32 %r397, %r541, %r392;
add.s32 %r398, %r540, %r391;
ld.shared.v4.u8 {%rs160, %rs161, %rs162, %rs163}, [%rd305+128];
cvt.u32.u16	%r399, %rs163;
cvt.u32.u16	%r400, %rs162;
cvt.u32.u16	%r401, %rs161;
cvt.u32.u16	%r402, %rs160;
add.s32 %r403, %r395, %r402;
add.s32 %r404, %r396, %r401;
add.s32 %r405, %r397, %r400;
add.s32 %r406, %r398, %r399;
ld.shared.v4.u8 {%rs164, %rs165, %rs166, %rs167}, [%rd305+256];
cvt.u32.u16	%r407, %rs167;
cvt.u32.u16	%r408, %rs166;
cvt.u32.u16	%r409, %rs165;
cvt.u32.u16	%r410, %rs164;
add.s32 %r411, %r403, %r410;
add.s32 %r412, %r404, %r409;
add.s32 %r413, %r405, %r408;
add.s32 %r414, %r406, %r407;
ld.shared.v4.u8 {%rs168, %rs169, %rs170, %rs171}, [%rd305+384];
cvt.u32.u16	%r415, %rs171;
cvt.u32.u16	%r416, %rs170;
cvt.u32.u16	%r417, %rs169;
cvt.u32.u16	%r418, %rs168;
add.s32 %r543, %r411, %r418;
add.s32 %r542, %r412, %r417;
add.s32 %r541, %r413, %r416;
add.s32 %r540, %r414, %r415;

BB101_21:
shr.u32 %r420, %r100, 5;
add.s32 %r68, %r420, 4;
setp.gt.u32	%p14, %r68, 7;
@%p14 bra BB101_23;

and.b32 %r423, %r100, 31;
mul.wide.u32 %rd306, %r420, 512;
add.s64 %rd308, %rd13, %rd306;
mul.wide.u32 %rd309, %r423, 4;
add.s64 %rd310, %rd308, %rd309;
ld.shared.v4.u8 {%rs172, %rs173, %rs174, %rs175}, [%rd310+2048];
cvt.u32.u16	%r424, %rs175;
cvt.u32.u16	%r425, %rs174;
cvt.u32.u16	%r426, %rs173;
cvt.u32.u16	%r427, %rs172;
add.s32 %r428, %r546, %r427;
add.s32 %r429, %r545, %r426;
add.s32 %r430, %r544, %r425;
add.s32 %r431, %r547, %r424;
ld.shared.v4.u8 {%rs176, %rs177, %rs178, %rs179}, [%rd310+2176];
cvt.u32.u16	%r432, %rs179;
cvt.u32.u16	%r433, %rs178;
cvt.u32.u16	%r434, %rs177;
cvt.u32.u16	%r435, %rs176;
add.s32 %r436, %r428, %r435;
add.s32 %r437, %r429, %r434;
add.s32 %r438, %r430, %r433;
add.s32 %r439, %r431, %r432;
ld.shared.v4.u8 {%rs180, %rs181, %rs182, %rs183}, [%rd310+2304];
cvt.u32.u16	%r440, %rs183;
cvt.u32.u16	%r441, %rs182;
cvt.u32.u16	%r442, %rs181;
cvt.u32.u16	%r443, %rs180;
add.s32 %r444, %r436, %r443;
add.s32 %r445, %r437, %r442;
add.s32 %r446, %r438, %r441;
add.s32 %r447, %r439, %r440;
ld.shared.v4.u8 {%rs184, %rs185, %rs186, %rs187}, [%rd310+2432];
cvt.u32.u16	%r448, %rs187;
cvt.u32.u16	%r449, %rs186;
cvt.u32.u16	%r450, %rs185;
cvt.u32.u16	%r451, %rs184;
add.s32 %r546, %r444, %r451;
add.s32 %r545, %r445, %r450;
add.s32 %r544, %r446, %r449;
add.s32 %r547, %r447, %r448;

BB101_23:
setp.lt.u32	%p2, %r100, 256;
and.b32 %r452, %r100, 31;
cvt.u64.u32	%rd8, %r452;
bar.sync 0;
shr.u32 %r453, %r100, 3;
and.b32 %r454, %r453, 536870908;
mul.wide.u32 %rd311, %r454, 132;
add.s64 %rd313, %rd13, %rd311;
shl.b64 %rd314, %rd8, 2;
add.s64 %rd9, %rd313, %rd314;
@!%p2 bra BB101_25;
bra.uni BB101_24;

BB101_24:
st.shared.u32 [%rd9], %r543;
st.shared.u32 [%rd9+132], %r542;
st.shared.u32 [%rd9+264], %r541;
st.shared.u32 [%rd9+396], %r540;

BB101_25:
@%p14 bra BB101_27;

st.shared.u32 [%rd9+2112], %r546;
st.shared.u32 [%rd9+2244], %r545;
st.shared.u32 [%rd9+2376], %r544;
st.shared.u32 [%rd9+2508], %r547;

BB101_27:
bar.sync 0;
setp.gt.u32	%p16, %r100, 31;
@%p16 bra BB101_29;

mul.wide.u32 %rd315, %r100, 132;
add.s64 %rd317, %rd13, %rd315;
ld.shared.u32 %r458, [%rd317+4];
ld.shared.u32 %r459, [%rd317];
add.s32 %r460, %r458, %r459;
ld.shared.u32 %r461, [%rd317+8];
add.s32 %r462, %r460, %r461;
ld.shared.u32 %r463, [%rd317+12];
add.s32 %r464, %r462, %r463;
ld.shared.u32 %r465, [%rd317+16];
add.s32 %r466, %r464, %r465;
ld.shared.u32 %r467, [%rd317+20];
add.s32 %r468, %r466, %r467;
ld.shared.u32 %r469, [%rd317+24];
add.s32 %r470, %r468, %r469;
ld.shared.u32 %r471, [%rd317+28];
add.s32 %r472, %r470, %r471;
ld.shared.u32 %r473, [%rd317+32];
add.s32 %r474, %r472, %r473;
ld.shared.u32 %r475, [%rd317+36];
add.s32 %r476, %r474, %r475;
ld.shared.u32 %r477, [%rd317+40];
add.s32 %r478, %r476, %r477;
ld.shared.u32 %r479, [%rd317+44];
add.s32 %r480, %r478, %r479;
ld.shared.u32 %r481, [%rd317+48];
add.s32 %r482, %r480, %r481;
ld.shared.u32 %r483, [%rd317+52];
add.s32 %r484, %r482, %r483;
ld.shared.u32 %r485, [%rd317+56];
add.s32 %r486, %r484, %r485;
ld.shared.u32 %r487, [%rd317+60];
add.s32 %r488, %r486, %r487;
ld.shared.u32 %r489, [%rd317+64];
add.s32 %r490, %r488, %r489;
ld.shared.u32 %r491, [%rd317+68];
add.s32 %r492, %r490, %r491;
ld.shared.u32 %r493, [%rd317+72];
add.s32 %r494, %r492, %r493;
ld.shared.u32 %r495, [%rd317+76];
add.s32 %r496, %r494, %r495;
ld.shared.u32 %r497, [%rd317+80];
add.s32 %r498, %r496, %r497;
ld.shared.u32 %r499, [%rd317+84];
add.s32 %r500, %r498, %r499;
ld.shared.u32 %r501, [%rd317+88];
add.s32 %r502, %r500, %r501;
ld.shared.u32 %r503, [%rd317+92];
add.s32 %r504, %r502, %r503;
ld.shared.u32 %r505, [%rd317+96];
add.s32 %r506, %r504, %r505;
ld.shared.u32 %r507, [%rd317+100];
add.s32 %r508, %r506, %r507;
ld.shared.u32 %r509, [%rd317+104];
add.s32 %r510, %r508, %r509;
ld.shared.u32 %r511, [%rd317+108];
add.s32 %r512, %r510, %r511;
ld.shared.u32 %r513, [%rd317+112];
add.s32 %r514, %r512, %r513;
ld.shared.u32 %r515, [%rd317+116];
add.s32 %r516, %r514, %r515;
ld.shared.u32 %r517, [%rd317+120];
add.s32 %r518, %r516, %r517;
ld.shared.u32 %r519, [%rd317+124];
add.s32 %r548, %r518, %r519;

BB101_29:
@%p16 bra BB101_31;

mov.u32 %r521, %nctaid.x;
mad.lo.s32 %r524, %r521, %r100, %r1;
cvta.to.global.u64 %rd318, %rd11;
mul.wide.u32 %rd319, %r524, 4;
add.s64 %rd320, %rd318, %rd319;
st.global.u32 [%rd320], %r548;

BB101_31:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE19PtxAltUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE(
.param .u64 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE19PtxAltUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_0,
.param .u64 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE19PtxAltUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_1,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE19PtxAltUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_2,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE19PtxAltUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_3,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE19PtxAltUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_4,
.param .u8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE19PtxAltUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_5,
.param .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE19PtxAltUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6[36]
)
.maxntid 128, 1, 1
{
.reg .pred %p<15>;
.reg .b16 %rs<156>;
.reg .b32 %r<447>;
.reg .b64 %rd<313>;

	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE19PtxAltUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE$__cuda_local_var_232292_74_non_const_temp_storage[2112];

ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE19PtxAltUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_0];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE19PtxAltUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_1];
ld.param.u32 %r54, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE19PtxAltUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_3];
ld.param.u32 %r55, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE19PtxAltUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_4];
ld.param.u32 %r64, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE19PtxAltUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+32];
ld.param.u32 %r63, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE19PtxAltUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+28];
ld.param.u32 %r61, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE19PtxAltUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+20];
ld.param.u32 %r60, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE19PtxAltUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+16];
ld.param.u32 %r59, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE19PtxAltUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+12];
ld.param.u32 %r58, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE19PtxAltUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+8];
ld.param.u32 %r56, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE19PtxAltUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6];
ld.param.u32 %r57, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE19PtxAltUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+4];
mov.u32 %r1, %ctaid.x;
setp.lt.s32	%p3, %r1, %r57;
@%p3 bra BB102_3;
bra.uni BB102_1;

BB102_3:
mul.lo.s32 %r440, %r1, %r58;
add.s32 %r427, %r440, %r58;
bra.uni BB102_4;

BB102_1:
mov.u32 %r427, %r64;
mov.u32 %r440, %r63;
setp.ge.s32	%p4, %r1, %r56;
@%p4 bra BB102_4;

mad.lo.s32 %r440, %r1, %r59, %r60;
add.s32 %r65, %r440, %r59;
min.s32 %r427, %r65, %r61;

BB102_4:
mov.u32 %r8, %r440;
mov.u32 %r70, %tid.x;
mul.wide.u32 %rd14, %r70, 4;
mov.u64 %rd15, _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE19PtxAltUpsweepPolicyELb0EsiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE$__cuda_local_var_232292_74_non_const_temp_storage;
add.s64 %rd16, %rd15, %rd14;
mov.u32 %r445, 0;
st.shared.u32 [%rd16], %r445;
st.shared.u32 [%rd16+512], %r445;
st.shared.u32 [%rd16+1024], %r445;
st.shared.u32 [%rd16+1536], %r445;
add.s32 %r71, %r8, 32640;
setp.gt.s32	%p5, %r71, %r427;
mov.u32 %r444, %r445;
mov.u32 %r443, %r445;
mov.u32 %r442, %r445;
mov.u32 %r439, %r8;
@%p5 bra BB102_11;

add.s32 %r429, %r8, 30720;
mov.u32 %r445, 0;
mov.u32 %r444, %r445;
mov.u32 %r443, %r445;
mov.u32 %r442, %r445;
mov.u32 %r428, %r445;

BB102_6:
add.s32 %r78, %r8, %r428;
mul.wide.s32 %rd17, %r70, 2;
add.s64 %rd18, %rd12, %rd17;
mul.wide.s32 %rd19, %r78, 2;
add.s64 %rd311, %rd18, %rd19;
mov.u32 %r430, -17;

BB102_7:

	ld.global.nc.u16 %rs31, [%rd311];

	add.s64 %rd21, %rd311, 256;

	ld.global.nc.u16 %rs32, [%rd21];

	add.s64 %rd22, %rd311, 512;

	ld.global.nc.u16 %rs33, [%rd22];

	add.s64 %rd23, %rd311, 768;

	ld.global.nc.u16 %rs34, [%rd23];

	add.s64 %rd24, %rd311, 1024;

	ld.global.nc.u16 %rs35, [%rd24];

	add.s64 %rd25, %rd311, 1280;

	ld.global.nc.u16 %rs36, [%rd25];

	add.s64 %rd26, %rd311, 1536;

	ld.global.nc.u16 %rs37, [%rd26];

	add.s64 %rd27, %rd311, 1792;

	ld.global.nc.u16 %rs38, [%rd27];

	add.s64 %rd28, %rd311, 2048;

	ld.global.nc.u16 %rs39, [%rd28];

	add.s64 %rd29, %rd311, 2304;

	ld.global.nc.u16 %rs40, [%rd29];

	add.s64 %rd30, %rd311, 2560;

	ld.global.nc.u16 %rs41, [%rd30];

	add.s64 %rd31, %rd311, 2816;

	ld.global.nc.u16 %rs42, [%rd31];

	add.s64 %rd32, %rd311, 3072;

	ld.global.nc.u16 %rs43, [%rd32];

	add.s64 %rd33, %rd311, 3328;

	ld.global.nc.u16 %rs44, [%rd33];

	add.s64 %rd34, %rd311, 3584;

	ld.global.nc.u16 %rs45, [%rd34];

	bar.sync 0;
cvt.u32.u16	%r140, %rs31;
xor.b32 %r81, %r140, 32768;

	bfe.u32 %r80, %r81, %r54, %r55;

	cvt.u64.u32	%rd35, %r80;
and.b64 %rd36, %rd35, 3;
bfe.u32 %r141, %r80, 2, 14;
mul.wide.u32 %rd37, %r141, 512;
add.s64 %rd39, %rd15, %rd37;
add.s64 %rd41, %rd39, %rd14;
add.s64 %rd42, %rd41, %rd36;
ld.shared.u8 %rs46, [%rd42];
add.s16 %rs47, %rs46, 1;
st.shared.u8 [%rd42], %rs47;
cvt.u32.u16	%r143, %rs32;
xor.b32 %r85, %r143, 32768;

	bfe.u32 %r84, %r85, %r54, %r55;

	cvt.u64.u32	%rd43, %r84;
and.b64 %rd44, %rd43, 3;
bfe.u32 %r144, %r84, 2, 14;
mul.wide.u32 %rd45, %r144, 512;
add.s64 %rd46, %rd15, %rd45;
add.s64 %rd47, %rd46, %rd14;
add.s64 %rd48, %rd47, %rd44;
ld.shared.u8 %rs48, [%rd48];
add.s16 %rs49, %rs48, 1;
st.shared.u8 [%rd48], %rs49;
cvt.u32.u16	%r145, %rs33;
xor.b32 %r89, %r145, 32768;

	bfe.u32 %r88, %r89, %r54, %r55;

	cvt.u64.u32	%rd49, %r88;
and.b64 %rd50, %rd49, 3;
bfe.u32 %r146, %r88, 2, 14;
mul.wide.u32 %rd51, %r146, 512;
add.s64 %rd52, %rd15, %rd51;
add.s64 %rd53, %rd52, %rd14;
add.s64 %rd54, %rd53, %rd50;
ld.shared.u8 %rs50, [%rd54];
add.s16 %rs51, %rs50, 1;
st.shared.u8 [%rd54], %rs51;
cvt.u32.u16	%r147, %rs34;
xor.b32 %r93, %r147, 32768;

	bfe.u32 %r92, %r93, %r54, %r55;

	cvt.u64.u32	%rd55, %r92;
and.b64 %rd56, %rd55, 3;
bfe.u32 %r148, %r92, 2, 14;
mul.wide.u32 %rd57, %r148, 512;
add.s64 %rd58, %rd15, %rd57;
add.s64 %rd59, %rd58, %rd14;
add.s64 %rd60, %rd59, %rd56;
ld.shared.u8 %rs52, [%rd60];
add.s16 %rs53, %rs52, 1;
st.shared.u8 [%rd60], %rs53;
cvt.u32.u16	%r149, %rs35;
xor.b32 %r97, %r149, 32768;

	bfe.u32 %r96, %r97, %r54, %r55;

	cvt.u64.u32	%rd61, %r96;
and.b64 %rd62, %rd61, 3;
bfe.u32 %r150, %r96, 2, 14;
mul.wide.u32 %rd63, %r150, 512;
add.s64 %rd64, %rd15, %rd63;
add.s64 %rd65, %rd64, %rd14;
add.s64 %rd66, %rd65, %rd62;
ld.shared.u8 %rs54, [%rd66];
add.s16 %rs55, %rs54, 1;
st.shared.u8 [%rd66], %rs55;
cvt.u32.u16	%r151, %rs36;
xor.b32 %r101, %r151, 32768;

	bfe.u32 %r100, %r101, %r54, %r55;

	cvt.u64.u32	%rd67, %r100;
and.b64 %rd68, %rd67, 3;
bfe.u32 %r152, %r100, 2, 14;
mul.wide.u32 %rd69, %r152, 512;
add.s64 %rd70, %rd15, %rd69;
add.s64 %rd71, %rd70, %rd14;
add.s64 %rd72, %rd71, %rd68;
ld.shared.u8 %rs56, [%rd72];
add.s16 %rs57, %rs56, 1;
st.shared.u8 [%rd72], %rs57;
cvt.u32.u16	%r153, %rs37;
xor.b32 %r105, %r153, 32768;

	bfe.u32 %r104, %r105, %r54, %r55;

	cvt.u64.u32	%rd73, %r104;
and.b64 %rd74, %rd73, 3;
bfe.u32 %r154, %r104, 2, 14;
mul.wide.u32 %rd75, %r154, 512;
add.s64 %rd76, %rd15, %rd75;
add.s64 %rd77, %rd76, %rd14;
add.s64 %rd78, %rd77, %rd74;
ld.shared.u8 %rs58, [%rd78];
add.s16 %rs59, %rs58, 1;
st.shared.u8 [%rd78], %rs59;
cvt.u32.u16	%r155, %rs38;
xor.b32 %r109, %r155, 32768;

	bfe.u32 %r108, %r109, %r54, %r55;

	cvt.u64.u32	%rd79, %r108;
and.b64 %rd80, %rd79, 3;
bfe.u32 %r156, %r108, 2, 14;
mul.wide.u32 %rd81, %r156, 512;
add.s64 %rd82, %rd15, %rd81;
add.s64 %rd83, %rd82, %rd14;
add.s64 %rd84, %rd83, %rd80;
ld.shared.u8 %rs60, [%rd84];
add.s16 %rs61, %rs60, 1;
st.shared.u8 [%rd84], %rs61;
cvt.u32.u16	%r157, %rs39;
xor.b32 %r113, %r157, 32768;

	bfe.u32 %r112, %r113, %r54, %r55;

	cvt.u64.u32	%rd85, %r112;
and.b64 %rd86, %rd85, 3;
bfe.u32 %r158, %r112, 2, 14;
mul.wide.u32 %rd87, %r158, 512;
add.s64 %rd88, %rd15, %rd87;
add.s64 %rd89, %rd88, %rd14;
add.s64 %rd90, %rd89, %rd86;
ld.shared.u8 %rs62, [%rd90];
add.s16 %rs63, %rs62, 1;
st.shared.u8 [%rd90], %rs63;
cvt.u32.u16	%r159, %rs40;
xor.b32 %r117, %r159, 32768;

	bfe.u32 %r116, %r117, %r54, %r55;

	cvt.u64.u32	%rd91, %r116;
and.b64 %rd92, %rd91, 3;
bfe.u32 %r160, %r116, 2, 14;
mul.wide.u32 %rd93, %r160, 512;
add.s64 %rd94, %rd15, %rd93;
add.s64 %rd95, %rd94, %rd14;
add.s64 %rd96, %rd95, %rd92;
ld.shared.u8 %rs64, [%rd96];
add.s16 %rs65, %rs64, 1;
st.shared.u8 [%rd96], %rs65;
cvt.u32.u16	%r161, %rs41;
xor.b32 %r121, %r161, 32768;

	bfe.u32 %r120, %r121, %r54, %r55;

	cvt.u64.u32	%rd97, %r120;
and.b64 %rd98, %rd97, 3;
bfe.u32 %r162, %r120, 2, 14;
mul.wide.u32 %rd99, %r162, 512;
add.s64 %rd100, %rd15, %rd99;
add.s64 %rd101, %rd100, %rd14;
add.s64 %rd102, %rd101, %rd98;
ld.shared.u8 %rs66, [%rd102];
add.s16 %rs67, %rs66, 1;
st.shared.u8 [%rd102], %rs67;
cvt.u32.u16	%r163, %rs42;
xor.b32 %r125, %r163, 32768;

	bfe.u32 %r124, %r125, %r54, %r55;

	cvt.u64.u32	%rd103, %r124;
and.b64 %rd104, %rd103, 3;
bfe.u32 %r164, %r124, 2, 14;
mul.wide.u32 %rd105, %r164, 512;
add.s64 %rd106, %rd15, %rd105;
add.s64 %rd107, %rd106, %rd14;
add.s64 %rd108, %rd107, %rd104;
ld.shared.u8 %rs68, [%rd108];
add.s16 %rs69, %rs68, 1;
st.shared.u8 [%rd108], %rs69;
cvt.u32.u16	%r165, %rs43;
xor.b32 %r129, %r165, 32768;

	bfe.u32 %r128, %r129, %r54, %r55;

	cvt.u64.u32	%rd109, %r128;
and.b64 %rd110, %rd109, 3;
bfe.u32 %r166, %r128, 2, 14;
mul.wide.u32 %rd111, %r166, 512;
add.s64 %rd112, %rd15, %rd111;
add.s64 %rd113, %rd112, %rd14;
add.s64 %rd114, %rd113, %rd110;
ld.shared.u8 %rs70, [%rd114];
add.s16 %rs71, %rs70, 1;
st.shared.u8 [%rd114], %rs71;
cvt.u32.u16	%r167, %rs44;
xor.b32 %r133, %r167, 32768;

	bfe.u32 %r132, %r133, %r54, %r55;

	cvt.u64.u32	%rd115, %r132;
and.b64 %rd116, %rd115, 3;
bfe.u32 %r168, %r132, 2, 14;
mul.wide.u32 %rd117, %r168, 512;
add.s64 %rd118, %rd15, %rd117;
add.s64 %rd119, %rd118, %rd14;
add.s64 %rd120, %rd119, %rd116;
ld.shared.u8 %rs72, [%rd120];
add.s16 %rs73, %rs72, 1;
st.shared.u8 [%rd120], %rs73;
cvt.u32.u16	%r169, %rs45;
xor.b32 %r137, %r169, 32768;

	bfe.u32 %r136, %r137, %r54, %r55;

	cvt.u64.u32	%rd121, %r136;
and.b64 %rd122, %rd121, 3;
bfe.u32 %r170, %r136, 2, 14;
mul.wide.u32 %rd123, %r170, 512;
add.s64 %rd124, %rd15, %rd123;
add.s64 %rd125, %rd124, %rd14;
add.s64 %rd126, %rd125, %rd122;
ld.shared.u8 %rs74, [%rd126];
add.s16 %rs75, %rs74, 1;
st.shared.u8 [%rd126], %rs75;
add.s64 %rd311, %rd311, 3840;
add.s32 %r430, %r430, 1;
setp.ne.s32	%p6, %r430, 0;
@%p6 bra BB102_7;

setp.lt.u32	%p1, %r70, 128;
bar.sync 0;
@!%p1 bra BB102_10;
bra.uni BB102_9;

BB102_9:
shr.u32 %r173, %r70, 5;
and.b32 %r174, %r70, 31;
mul.wide.u32 %rd127, %r173, 512;
add.s64 %rd129, %rd15, %rd127;
mul.wide.u32 %rd130, %r174, 4;
add.s64 %rd131, %rd129, %rd130;
ld.shared.v4.u8 {%rs76, %rs77, %rs78, %rs79}, [%rd131];
cvt.u32.u16	%r175, %rs79;
cvt.u32.u16	%r176, %rs78;
cvt.u32.u16	%r177, %rs77;
cvt.u32.u16	%r178, %rs76;
add.s32 %r179, %r444, %r178;
add.s32 %r180, %r443, %r177;
add.s32 %r181, %r442, %r176;
add.s32 %r182, %r445, %r175;
ld.shared.v4.u8 {%rs80, %rs81, %rs82, %rs83}, [%rd131+128];
cvt.u32.u16	%r183, %rs83;
cvt.u32.u16	%r184, %rs82;
cvt.u32.u16	%r185, %rs81;
cvt.u32.u16	%r186, %rs80;
add.s32 %r187, %r179, %r186;
add.s32 %r188, %r180, %r185;
add.s32 %r189, %r181, %r184;
add.s32 %r190, %r182, %r183;
ld.shared.v4.u8 {%rs84, %rs85, %rs86, %rs87}, [%rd131+256];
cvt.u32.u16	%r191, %rs87;
cvt.u32.u16	%r192, %rs86;
cvt.u32.u16	%r193, %rs85;
cvt.u32.u16	%r194, %rs84;
add.s32 %r195, %r187, %r194;
add.s32 %r196, %r188, %r193;
add.s32 %r197, %r189, %r192;
add.s32 %r198, %r190, %r191;
ld.shared.v4.u8 {%rs88, %rs89, %rs90, %rs91}, [%rd131+384];
cvt.u32.u16	%r199, %rs91;
cvt.u32.u16	%r200, %rs90;
cvt.u32.u16	%r201, %rs89;
cvt.u32.u16	%r202, %rs88;
add.s32 %r444, %r195, %r202;
add.s32 %r443, %r196, %r201;
add.s32 %r442, %r197, %r200;
add.s32 %r445, %r198, %r199;

BB102_10:
bar.sync 0;
mov.u32 %r204, 0;
st.shared.u32 [%rd16], %r204;
st.shared.u32 [%rd16+512], %r204;
st.shared.u32 [%rd16+1024], %r204;
st.shared.u32 [%rd16+1536], %r204;
add.s32 %r27, %r429, 1920;
add.s32 %r205, %r429, 34560;
add.s32 %r429, %r429, 32640;
add.s32 %r428, %r428, 32640;
setp.le.s32	%p7, %r205, %r427;
mov.u32 %r439, %r27;
@%p7 bra BB102_6;

BB102_11:
mov.u32 %r436, %r439;
add.s32 %r438, %r436, 1920;
setp.gt.s32	%p8, %r438, %r427;
@%p8 bra BB102_14;

add.s32 %r207, %r70, 128;
cvt.s64.s32	%rd4, %r207;
add.s32 %r208, %r70, 256;
cvt.s64.s32	%rd5, %r208;
add.s32 %r209, %r70, 384;
cvt.s64.s32	%rd6, %r209;
cvt.u64.u32	%rd7, %r70;
shl.b64 %rd198, %rd7, 2;
mov.u32 %r437, %r436;

BB102_13:
mov.u32 %r434, %r438;
mov.u32 %r37, %r437;
mov.u32 %r437, %r434;
cvt.s64.s32	%rd150, %r70;
cvt.s64.s32	%rd151, %r37;
add.s64 %rd152, %rd150, %rd151;
shl.b64 %rd153, %rd152, 1;
add.s64 %rd135, %rd12, %rd153;

	ld.global.nc.u16 %rs92, [%rd135];

	add.s64 %rd154, %rd4, %rd151;
shl.b64 %rd155, %rd154, 1;
add.s64 %rd136, %rd12, %rd155;

	ld.global.nc.u16 %rs93, [%rd136];

	add.s64 %rd156, %rd5, %rd151;
shl.b64 %rd157, %rd156, 1;
add.s64 %rd137, %rd12, %rd157;

	ld.global.nc.u16 %rs94, [%rd137];

	add.s64 %rd158, %rd6, %rd151;
shl.b64 %rd159, %rd158, 1;
add.s64 %rd138, %rd12, %rd159;

	ld.global.nc.u16 %rs95, [%rd138];

	add.s32 %r211, %r70, 512;
cvt.s64.s32	%rd160, %r211;
add.s64 %rd161, %rd160, %rd151;
shl.b64 %rd162, %rd161, 1;
add.s64 %rd139, %rd12, %rd162;

	ld.global.nc.u16 %rs96, [%rd139];

	add.s32 %r212, %r70, 640;
cvt.s64.s32	%rd163, %r212;
add.s64 %rd164, %rd163, %rd151;
shl.b64 %rd165, %rd164, 1;
add.s64 %rd140, %rd12, %rd165;

	ld.global.nc.u16 %rs97, [%rd140];

	add.s32 %r213, %r70, 768;
cvt.s64.s32	%rd166, %r213;
add.s64 %rd167, %rd166, %rd151;
shl.b64 %rd168, %rd167, 1;
add.s64 %rd141, %rd12, %rd168;

	ld.global.nc.u16 %rs98, [%rd141];

	add.s32 %r214, %r70, 896;
cvt.s64.s32	%rd169, %r214;
add.s64 %rd170, %rd169, %rd151;
shl.b64 %rd171, %rd170, 1;
add.s64 %rd142, %rd12, %rd171;

	ld.global.nc.u16 %rs99, [%rd142];

	add.s32 %r215, %r70, 1024;
cvt.s64.s32	%rd172, %r215;
add.s64 %rd173, %rd172, %rd151;
shl.b64 %rd174, %rd173, 1;
add.s64 %rd143, %rd12, %rd174;

	ld.global.nc.u16 %rs100, [%rd143];

	add.s32 %r216, %r70, 1152;
cvt.s64.s32	%rd175, %r216;
add.s64 %rd176, %rd175, %rd151;
shl.b64 %rd177, %rd176, 1;
add.s64 %rd144, %rd12, %rd177;

	ld.global.nc.u16 %rs101, [%rd144];

	add.s32 %r217, %r70, 1280;
cvt.s64.s32	%rd178, %r217;
add.s64 %rd179, %rd178, %rd151;
shl.b64 %rd180, %rd179, 1;
add.s64 %rd145, %rd12, %rd180;

	ld.global.nc.u16 %rs102, [%rd145];

	add.s32 %r218, %r70, 1408;
cvt.s64.s32	%rd181, %r218;
add.s64 %rd182, %rd181, %rd151;
shl.b64 %rd183, %rd182, 1;
add.s64 %rd146, %rd12, %rd183;

	ld.global.nc.u16 %rs103, [%rd146];

	add.s32 %r219, %r70, 1536;
cvt.s64.s32	%rd184, %r219;
add.s64 %rd185, %rd184, %rd151;
shl.b64 %rd186, %rd185, 1;
add.s64 %rd147, %rd12, %rd186;

	ld.global.nc.u16 %rs104, [%rd147];

	add.s32 %r220, %r70, 1664;
cvt.s64.s32	%rd187, %r220;
add.s64 %rd188, %rd187, %rd151;
shl.b64 %rd189, %rd188, 1;
add.s64 %rd148, %rd12, %rd189;

	ld.global.nc.u16 %rs105, [%rd148];

	add.s32 %r221, %r70, 1792;
cvt.s64.s32	%rd190, %r221;
add.s64 %rd191, %rd190, %rd151;
shl.b64 %rd192, %rd191, 1;
add.s64 %rd149, %rd12, %rd192;

	ld.global.nc.u16 %rs106, [%rd149];

	bar.sync 0;
cvt.u32.u16	%r282, %rs92;
xor.b32 %r223, %r282, 32768;

	bfe.u32 %r222, %r223, %r54, %r55;

	cvt.u64.u32	%rd193, %r222;
and.b64 %rd194, %rd193, 3;
bfe.u32 %r283, %r222, 2, 14;
mul.wide.u32 %rd195, %r283, 512;
add.s64 %rd197, %rd15, %rd195;
add.s64 %rd199, %rd197, %rd198;
add.s64 %rd200, %rd199, %rd194;
ld.shared.u8 %rs107, [%rd200];
add.s16 %rs108, %rs107, 1;
st.shared.u8 [%rd200], %rs108;
cvt.u32.u16	%r284, %rs93;
xor.b32 %r227, %r284, 32768;

	bfe.u32 %r226, %r227, %r54, %r55;

	cvt.u64.u32	%rd201, %r226;
and.b64 %rd202, %rd201, 3;
bfe.u32 %r285, %r226, 2, 14;
mul.wide.u32 %rd203, %r285, 512;
add.s64 %rd204, %rd15, %rd203;
add.s64 %rd205, %rd204, %rd198;
add.s64 %rd206, %rd205, %rd202;
ld.shared.u8 %rs109, [%rd206];
add.s16 %rs110, %rs109, 1;
st.shared.u8 [%rd206], %rs110;
cvt.u32.u16	%r286, %rs94;
xor.b32 %r231, %r286, 32768;

	bfe.u32 %r230, %r231, %r54, %r55;

	cvt.u64.u32	%rd207, %r230;
and.b64 %rd208, %rd207, 3;
bfe.u32 %r287, %r230, 2, 14;
mul.wide.u32 %rd209, %r287, 512;
add.s64 %rd210, %rd15, %rd209;
add.s64 %rd211, %rd210, %rd198;
add.s64 %rd212, %rd211, %rd208;
ld.shared.u8 %rs111, [%rd212];
add.s16 %rs112, %rs111, 1;
st.shared.u8 [%rd212], %rs112;
cvt.u32.u16	%r288, %rs95;
xor.b32 %r235, %r288, 32768;

	bfe.u32 %r234, %r235, %r54, %r55;

	cvt.u64.u32	%rd213, %r234;
and.b64 %rd214, %rd213, 3;
bfe.u32 %r289, %r234, 2, 14;
mul.wide.u32 %rd215, %r289, 512;
add.s64 %rd216, %rd15, %rd215;
add.s64 %rd217, %rd216, %rd198;
add.s64 %rd218, %rd217, %rd214;
ld.shared.u8 %rs113, [%rd218];
add.s16 %rs114, %rs113, 1;
st.shared.u8 [%rd218], %rs114;
cvt.u32.u16	%r290, %rs96;
xor.b32 %r239, %r290, 32768;

	bfe.u32 %r238, %r239, %r54, %r55;

	cvt.u64.u32	%rd219, %r238;
and.b64 %rd220, %rd219, 3;
bfe.u32 %r291, %r238, 2, 14;
mul.wide.u32 %rd221, %r291, 512;
add.s64 %rd222, %rd15, %rd221;
add.s64 %rd223, %rd222, %rd198;
add.s64 %rd224, %rd223, %rd220;
ld.shared.u8 %rs115, [%rd224];
add.s16 %rs116, %rs115, 1;
st.shared.u8 [%rd224], %rs116;
cvt.u32.u16	%r292, %rs97;
xor.b32 %r243, %r292, 32768;

	bfe.u32 %r242, %r243, %r54, %r55;

	cvt.u64.u32	%rd225, %r242;
and.b64 %rd226, %rd225, 3;
bfe.u32 %r293, %r242, 2, 14;
mul.wide.u32 %rd227, %r293, 512;
add.s64 %rd228, %rd15, %rd227;
add.s64 %rd229, %rd228, %rd198;
add.s64 %rd230, %rd229, %rd226;
ld.shared.u8 %rs117, [%rd230];
add.s16 %rs118, %rs117, 1;
st.shared.u8 [%rd230], %rs118;
cvt.u32.u16	%r294, %rs98;
xor.b32 %r247, %r294, 32768;

	bfe.u32 %r246, %r247, %r54, %r55;

	cvt.u64.u32	%rd231, %r246;
and.b64 %rd232, %rd231, 3;
bfe.u32 %r295, %r246, 2, 14;
mul.wide.u32 %rd233, %r295, 512;
add.s64 %rd234, %rd15, %rd233;
add.s64 %rd235, %rd234, %rd198;
add.s64 %rd236, %rd235, %rd232;
ld.shared.u8 %rs119, [%rd236];
add.s16 %rs120, %rs119, 1;
st.shared.u8 [%rd236], %rs120;
cvt.u32.u16	%r296, %rs99;
xor.b32 %r251, %r296, 32768;

	bfe.u32 %r250, %r251, %r54, %r55;

	cvt.u64.u32	%rd237, %r250;
and.b64 %rd238, %rd237, 3;
bfe.u32 %r297, %r250, 2, 14;
mul.wide.u32 %rd239, %r297, 512;
add.s64 %rd240, %rd15, %rd239;
add.s64 %rd241, %rd240, %rd198;
add.s64 %rd242, %rd241, %rd238;
ld.shared.u8 %rs121, [%rd242];
add.s16 %rs122, %rs121, 1;
st.shared.u8 [%rd242], %rs122;
cvt.u32.u16	%r298, %rs100;
xor.b32 %r255, %r298, 32768;

	bfe.u32 %r254, %r255, %r54, %r55;

	cvt.u64.u32	%rd243, %r254;
and.b64 %rd244, %rd243, 3;
bfe.u32 %r299, %r254, 2, 14;
mul.wide.u32 %rd245, %r299, 512;
add.s64 %rd246, %rd15, %rd245;
add.s64 %rd247, %rd246, %rd198;
add.s64 %rd248, %rd247, %rd244;
ld.shared.u8 %rs123, [%rd248];
add.s16 %rs124, %rs123, 1;
st.shared.u8 [%rd248], %rs124;
cvt.u32.u16	%r300, %rs101;
xor.b32 %r259, %r300, 32768;

	bfe.u32 %r258, %r259, %r54, %r55;

	cvt.u64.u32	%rd249, %r258;
and.b64 %rd250, %rd249, 3;
bfe.u32 %r301, %r258, 2, 14;
mul.wide.u32 %rd251, %r301, 512;
add.s64 %rd252, %rd15, %rd251;
add.s64 %rd253, %rd252, %rd198;
add.s64 %rd254, %rd253, %rd250;
ld.shared.u8 %rs125, [%rd254];
add.s16 %rs126, %rs125, 1;
st.shared.u8 [%rd254], %rs126;
cvt.u32.u16	%r302, %rs102;
xor.b32 %r263, %r302, 32768;

	bfe.u32 %r262, %r263, %r54, %r55;

	cvt.u64.u32	%rd255, %r262;
and.b64 %rd256, %rd255, 3;
bfe.u32 %r303, %r262, 2, 14;
mul.wide.u32 %rd257, %r303, 512;
add.s64 %rd258, %rd15, %rd257;
add.s64 %rd259, %rd258, %rd198;
add.s64 %rd260, %rd259, %rd256;
ld.shared.u8 %rs127, [%rd260];
add.s16 %rs128, %rs127, 1;
st.shared.u8 [%rd260], %rs128;
cvt.u32.u16	%r304, %rs103;
xor.b32 %r267, %r304, 32768;

	bfe.u32 %r266, %r267, %r54, %r55;

	cvt.u64.u32	%rd261, %r266;
and.b64 %rd262, %rd261, 3;
bfe.u32 %r305, %r266, 2, 14;
mul.wide.u32 %rd263, %r305, 512;
add.s64 %rd264, %rd15, %rd263;
add.s64 %rd265, %rd264, %rd198;
add.s64 %rd266, %rd265, %rd262;
ld.shared.u8 %rs129, [%rd266];
add.s16 %rs130, %rs129, 1;
st.shared.u8 [%rd266], %rs130;
cvt.u32.u16	%r306, %rs104;
xor.b32 %r271, %r306, 32768;

	bfe.u32 %r270, %r271, %r54, %r55;

	cvt.u64.u32	%rd267, %r270;
and.b64 %rd268, %rd267, 3;
bfe.u32 %r307, %r270, 2, 14;
mul.wide.u32 %rd269, %r307, 512;
add.s64 %rd270, %rd15, %rd269;
add.s64 %rd271, %rd270, %rd198;
add.s64 %rd272, %rd271, %rd268;
ld.shared.u8 %rs131, [%rd272];
add.s16 %rs132, %rs131, 1;
st.shared.u8 [%rd272], %rs132;
cvt.u32.u16	%r308, %rs105;
xor.b32 %r275, %r308, 32768;

	bfe.u32 %r274, %r275, %r54, %r55;

	cvt.u64.u32	%rd273, %r274;
and.b64 %rd274, %rd273, 3;
bfe.u32 %r309, %r274, 2, 14;
mul.wide.u32 %rd275, %r309, 512;
add.s64 %rd276, %rd15, %rd275;
add.s64 %rd277, %rd276, %rd198;
add.s64 %rd278, %rd277, %rd274;
ld.shared.u8 %rs133, [%rd278];
add.s16 %rs134, %rs133, 1;
st.shared.u8 [%rd278], %rs134;
cvt.u32.u16	%r310, %rs106;
xor.b32 %r279, %r310, 32768;

	bfe.u32 %r278, %r279, %r54, %r55;

	cvt.u64.u32	%rd279, %r278;
and.b64 %rd280, %rd279, 3;
bfe.u32 %r311, %r278, 2, 14;
mul.wide.u32 %rd281, %r311, 512;
add.s64 %rd282, %rd15, %rd281;
add.s64 %rd283, %rd282, %rd198;
add.s64 %rd284, %rd283, %rd280;
ld.shared.u8 %rs135, [%rd284];
add.s16 %rs136, %rs135, 1;
st.shared.u8 [%rd284], %rs136;
add.s32 %r438, %r437, 1920;
setp.le.s32	%p9, %r438, %r427;
mov.u32 %r436, %r437;
@%p9 bra BB102_13;

BB102_14:
add.s32 %r441, %r70, %r436;
setp.ge.s32	%p10, %r441, %r427;
@%p10 bra BB102_17;

add.s32 %r314, %r70, %r436;
mul.wide.s32 %rd285, %r314, 2;
add.s64 %rd312, %rd12, %rd285;
cvt.u64.u32	%rd9, %r70;
shl.b64 %rd292, %rd9, 2;

BB102_16:

	ld.global.nc.u16 %rs137, [%rd312];

	cvt.u32.u16	%r319, %rs137;
xor.b32 %r316, %r319, 32768;

	bfe.u32 %r315, %r316, %r54, %r55;

	cvt.u64.u32	%rd287, %r315;
and.b64 %rd288, %rd287, 3;
bfe.u32 %r320, %r315, 2, 14;
mul.wide.u32 %rd289, %r320, 512;
add.s64 %rd291, %rd15, %rd289;
add.s64 %rd293, %rd291, %rd292;
add.s64 %rd294, %rd293, %rd288;
ld.shared.u8 %rs138, [%rd294];
add.s16 %rs139, %rs138, 1;
st.shared.u8 [%rd294], %rs139;
add.s64 %rd312, %rd312, 256;
add.s32 %r441, %r441, 128;
setp.lt.s32	%p11, %r441, %r427;
@%p11 bra BB102_16;

BB102_17:
bar.sync 0;
setp.gt.u32	%p12, %r70, 127;
@%p12 bra BB102_19;

shr.u32 %r323, %r70, 5;
and.b32 %r324, %r70, 31;
mul.wide.u32 %rd295, %r323, 512;
add.s64 %rd297, %rd15, %rd295;
mul.wide.u32 %rd298, %r324, 4;
add.s64 %rd299, %rd297, %rd298;
ld.shared.v4.u8 {%rs140, %rs141, %rs142, %rs143}, [%rd299];
cvt.u32.u16	%r325, %rs143;
cvt.u32.u16	%r326, %rs142;
cvt.u32.u16	%r327, %rs141;
cvt.u32.u16	%r328, %rs140;
add.s32 %r329, %r444, %r328;
add.s32 %r330, %r443, %r327;
add.s32 %r331, %r442, %r326;
add.s32 %r332, %r445, %r325;
ld.shared.v4.u8 {%rs144, %rs145, %rs146, %rs147}, [%rd299+128];
cvt.u32.u16	%r333, %rs147;
cvt.u32.u16	%r334, %rs146;
cvt.u32.u16	%r335, %rs145;
cvt.u32.u16	%r336, %rs144;
add.s32 %r337, %r329, %r336;
add.s32 %r338, %r330, %r335;
add.s32 %r339, %r331, %r334;
add.s32 %r340, %r332, %r333;
ld.shared.v4.u8 {%rs148, %rs149, %rs150, %rs151}, [%rd299+256];
cvt.u32.u16	%r341, %rs151;
cvt.u32.u16	%r342, %rs150;
cvt.u32.u16	%r343, %rs149;
cvt.u32.u16	%r344, %rs148;
add.s32 %r345, %r337, %r344;
add.s32 %r346, %r338, %r343;
add.s32 %r347, %r339, %r342;
add.s32 %r348, %r340, %r341;
ld.shared.v4.u8 {%rs152, %rs153, %rs154, %rs155}, [%rd299+384];
cvt.u32.u16	%r349, %rs155;
cvt.u32.u16	%r350, %rs154;
cvt.u32.u16	%r351, %rs153;
cvt.u32.u16	%r352, %rs152;
add.s32 %r444, %r345, %r352;
add.s32 %r443, %r346, %r351;
add.s32 %r442, %r347, %r350;
add.s32 %r445, %r348, %r349;

BB102_19:
setp.lt.u32	%p2, %r70, 128;
bar.sync 0;
@!%p2 bra BB102_21;
bra.uni BB102_20;

BB102_20:
and.b32 %r353, %r70, 31;
shr.u32 %r355, %r70, 3;
and.b32 %r356, %r355, 536870908;
mul.wide.u32 %rd300, %r356, 132;
add.s64 %rd302, %rd15, %rd300;
mul.wide.u32 %rd303, %r353, 4;
add.s64 %rd304, %rd302, %rd303;
st.shared.u32 [%rd304], %r444;
st.shared.u32 [%rd304+132], %r443;
st.shared.u32 [%rd304+264], %r442;
st.shared.u32 [%rd304+396], %r445;

BB102_21:
bar.sync 0;
setp.gt.u32	%p13, %r70, 15;
@%p13 bra BB102_23;

mul.wide.u32 %rd305, %r70, 132;
add.s64 %rd307, %rd15, %rd305;
ld.shared.u32 %r360, [%rd307+4];
ld.shared.u32 %r361, [%rd307];
add.s32 %r362, %r360, %r361;
ld.shared.u32 %r363, [%rd307+8];
add.s32 %r364, %r362, %r363;
ld.shared.u32 %r365, [%rd307+12];
add.s32 %r366, %r364, %r365;
ld.shared.u32 %r367, [%rd307+16];
add.s32 %r368, %r366, %r367;
ld.shared.u32 %r369, [%rd307+20];
add.s32 %r370, %r368, %r369;
ld.shared.u32 %r371, [%rd307+24];
add.s32 %r372, %r370, %r371;
ld.shared.u32 %r373, [%rd307+28];
add.s32 %r374, %r372, %r373;
ld.shared.u32 %r375, [%rd307+32];
add.s32 %r376, %r374, %r375;
ld.shared.u32 %r377, [%rd307+36];
add.s32 %r378, %r376, %r377;
ld.shared.u32 %r379, [%rd307+40];
add.s32 %r380, %r378, %r379;
ld.shared.u32 %r381, [%rd307+44];
add.s32 %r382, %r380, %r381;
ld.shared.u32 %r383, [%rd307+48];
add.s32 %r384, %r382, %r383;
ld.shared.u32 %r385, [%rd307+52];
add.s32 %r386, %r384, %r385;
ld.shared.u32 %r387, [%rd307+56];
add.s32 %r388, %r386, %r387;
ld.shared.u32 %r389, [%rd307+60];
add.s32 %r390, %r388, %r389;
ld.shared.u32 %r391, [%rd307+64];
add.s32 %r392, %r390, %r391;
ld.shared.u32 %r393, [%rd307+68];
add.s32 %r394, %r392, %r393;
ld.shared.u32 %r395, [%rd307+72];
add.s32 %r396, %r394, %r395;
ld.shared.u32 %r397, [%rd307+76];
add.s32 %r398, %r396, %r397;
ld.shared.u32 %r399, [%rd307+80];
add.s32 %r400, %r398, %r399;
ld.shared.u32 %r401, [%rd307+84];
add.s32 %r402, %r400, %r401;
ld.shared.u32 %r403, [%rd307+88];
add.s32 %r404, %r402, %r403;
ld.shared.u32 %r405, [%rd307+92];
add.s32 %r406, %r404, %r405;
ld.shared.u32 %r407, [%rd307+96];
add.s32 %r408, %r406, %r407;
ld.shared.u32 %r409, [%rd307+100];
add.s32 %r410, %r408, %r409;
ld.shared.u32 %r411, [%rd307+104];
add.s32 %r412, %r410, %r411;
ld.shared.u32 %r413, [%rd307+108];
add.s32 %r414, %r412, %r413;
ld.shared.u32 %r415, [%rd307+112];
add.s32 %r416, %r414, %r415;
ld.shared.u32 %r417, [%rd307+116];
add.s32 %r418, %r416, %r417;
ld.shared.u32 %r419, [%rd307+120];
add.s32 %r420, %r418, %r419;
ld.shared.u32 %r421, [%rd307+124];
add.s32 %r446, %r420, %r421;

BB102_23:
@%p13 bra BB102_25;

mov.u32 %r423, %nctaid.x;
mad.lo.s32 %r426, %r423, %r70, %r1;
cvta.to.global.u64 %rd308, %rd13;
mul.wide.u32 %rd309, %r426, 4;
add.s64 %rd310, %rd308, %rd309;
st.global.u32 [%rd310], %r446;

BB102_25:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EssiE13PtxScanPolicyEiEEvPT0_i(
.param .u64 _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EssiE13PtxScanPolicyEiEEvPT0_i_param_0,
.param .u32 _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EssiE13PtxScanPolicyEiEEvPT0_i_param_1
)
.maxntid 1024, 1, 1
.minnctapersm 1
{
.reg .pred %p<39>;
.reg .b32 %r<193>;
.reg .b64 %rd<14>;

	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EssiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage[172];

ld.param.u64 %rd5, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EssiE13PtxScanPolicyEiEEvPT0_i_param_0];
ld.param.u32 %r20, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EssiE13PtxScanPolicyEiEEvPT0_i_param_1];
mov.u32 %r21, %ctaid.x;
setp.ne.s32	%p33, %r21, 0;
setp.lt.s32	%p34, %r20, 4096;
or.pred %p35, %p33, %p34;
@%p35 bra BB103_8;

cvta.to.global.u64 %rd13, %rd5;
mov.u32 %r24, %tid.x;
shr.s32 %r25, %r24, 31;
shr.u32 %r26, %r25, 27;
add.s32 %r27, %r24, %r26;
shr.s32 %r28, %r27, 5;
mul.wide.s32 %rd6, %r28, 4;
mov.u64 %rd7, _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EssiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage;
add.s64 %rd8, %rd7, %rd6;
add.s64 %rd2, %rd8, 36;
mov.u32 %r191, 0;
mov.u32 %r187, 4096;

	mov.u32 %r31, %laneid;


BB103_2:
mov.u32 %r2, %r191;
shl.b32 %r30, %r24, 2;
mul.wide.s32 %rd9, %r30, 4;
add.s64 %rd10, %rd13, %rd9;
ld.global.u32 %r3, [%rd10];
ld.global.u32 %r4, [%rd10+4];
ld.global.u32 %r5, [%rd10+8];
ld.global.u32 %r6, [%rd10+12];
bar.sync 0;
add.s32 %r57, %r4, %r3;
add.s32 %r58, %r57, %r5;
add.s32 %r36, %r58, %r6;
mov.u32 %r34, 1;
mov.u32 %r55, 0;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r36, %r34, %r55; @p add.u32 r0, r0, %r36; mov.u32 %r32, r0;}

	mov.u32 %r39, 2;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r32, %r39, %r55; @p add.u32 r0, r0, %r32; mov.u32 %r37, r0;}

	mov.u32 %r44, 4;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r37, %r44, %r55; @p add.u32 r0, r0, %r37; mov.u32 %r42, r0;}

	mov.u32 %r49, 8;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r42, %r49, %r55; @p add.u32 r0, r0, %r42; mov.u32 %r47, r0;}

	mov.u32 %r54, 16;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r47, %r54, %r55; @p add.u32 r0, r0, %r47; mov.u32 %r52, r0;}

	setp.ne.s32	%p36, %r31, 31;
@%p36 bra BB103_4;

st.shared.u32 [%rd2], %r52;

BB103_4:
sub.s32 %r10, %r52, %r36;
add.s32 %r60, %r24, 31;
setp.lt.u32	%p1, %r60, 63;
and.b32 %r61, %r24, -32;
setp.eq.s32	%p2, %r61, 992;
setp.eq.s32	%p3, %r61, 960;
setp.eq.s32	%p4, %r61, 928;
setp.eq.s32	%p5, %r61, 896;
setp.eq.s32	%p6, %r61, 864;
setp.eq.s32	%p7, %r61, 832;
setp.eq.s32	%p8, %r61, 800;
setp.eq.s32	%p9, %r61, 768;
setp.eq.s32	%p10, %r61, 736;
setp.eq.s32	%p11, %r61, 704;
setp.eq.s32	%p12, %r61, 672;
setp.eq.s32	%p13, %r61, 640;
setp.eq.s32	%p14, %r61, 608;
setp.eq.s32	%p15, %r61, 576;
setp.eq.s32	%p16, %r61, 544;
setp.eq.s32	%p17, %r61, 512;
setp.eq.s32	%p18, %r61, 480;
setp.eq.s32	%p19, %r61, 448;
setp.eq.s32	%p20, %r61, 416;
setp.eq.s32	%p21, %r61, 384;
setp.eq.s32	%p22, %r61, 352;
setp.eq.s32	%p23, %r61, 320;
setp.eq.s32	%p24, %r61, 288;
setp.eq.s32	%p25, %r61, 256;
setp.eq.s32	%p26, %r61, 224;
setp.eq.s32	%p27, %r61, 192;
setp.eq.s32	%p28, %r61, 160;
setp.eq.s32	%p29, %r61, 128;
setp.eq.s32	%p30, %r61, 96;
setp.eq.s32	%p31, %r61, 64;
setp.eq.s32	%p32, %r61, 32;
bar.sync 0;
ld.shared.u32 %r62, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EssiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+36];
selp.b32	%r63, %r62, 0, %p32;
add.s32 %r64, %r10, %r63;
ld.shared.u32 %r65, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EssiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+40];
add.s32 %r66, %r65, %r62;
selp.b32	%r67, %r66, 0, %p31;
add.s32 %r68, %r64, %r67;
ld.shared.u32 %r69, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EssiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+44];
add.s32 %r70, %r66, %r69;
selp.b32	%r71, %r70, 0, %p30;
add.s32 %r72, %r68, %r71;
ld.shared.u32 %r73, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EssiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+48];
add.s32 %r74, %r70, %r73;
selp.b32	%r75, %r74, 0, %p29;
add.s32 %r76, %r72, %r75;
ld.shared.u32 %r77, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EssiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+52];
add.s32 %r78, %r74, %r77;
selp.b32	%r79, %r78, 0, %p28;
add.s32 %r80, %r76, %r79;
ld.shared.u32 %r81, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EssiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+56];
add.s32 %r82, %r78, %r81;
selp.b32	%r83, %r82, 0, %p27;
add.s32 %r84, %r80, %r83;
ld.shared.u32 %r85, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EssiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+60];
add.s32 %r86, %r82, %r85;
selp.b32	%r87, %r86, 0, %p26;
add.s32 %r88, %r84, %r87;
ld.shared.u32 %r89, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EssiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+64];
add.s32 %r90, %r86, %r89;
selp.b32	%r91, %r90, 0, %p25;
add.s32 %r92, %r88, %r91;
ld.shared.u32 %r93, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EssiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+68];
add.s32 %r94, %r90, %r93;
selp.b32	%r95, %r94, 0, %p24;
add.s32 %r96, %r92, %r95;
ld.shared.u32 %r97, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EssiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+72];
add.s32 %r98, %r94, %r97;
selp.b32	%r99, %r98, 0, %p23;
add.s32 %r100, %r96, %r99;
ld.shared.u32 %r101, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EssiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+76];
add.s32 %r102, %r98, %r101;
selp.b32	%r103, %r102, 0, %p22;
add.s32 %r104, %r100, %r103;
ld.shared.u32 %r105, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EssiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+80];
add.s32 %r106, %r102, %r105;
selp.b32	%r107, %r106, 0, %p21;
add.s32 %r108, %r104, %r107;
ld.shared.u32 %r109, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EssiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+84];
add.s32 %r110, %r106, %r109;
selp.b32	%r111, %r110, 0, %p20;
add.s32 %r112, %r108, %r111;
ld.shared.u32 %r113, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EssiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+88];
add.s32 %r114, %r110, %r113;
selp.b32	%r115, %r114, 0, %p19;
add.s32 %r116, %r112, %r115;
ld.shared.u32 %r117, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EssiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+92];
add.s32 %r118, %r114, %r117;
selp.b32	%r119, %r118, 0, %p18;
add.s32 %r120, %r116, %r119;
ld.shared.u32 %r121, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EssiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+96];
add.s32 %r122, %r118, %r121;
selp.b32	%r123, %r122, 0, %p17;
add.s32 %r124, %r120, %r123;
ld.shared.u32 %r125, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EssiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+100];
add.s32 %r126, %r122, %r125;
selp.b32	%r127, %r126, 0, %p16;
add.s32 %r128, %r124, %r127;
ld.shared.u32 %r129, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EssiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+104];
add.s32 %r130, %r126, %r129;
selp.b32	%r131, %r130, 0, %p15;
add.s32 %r132, %r128, %r131;
ld.shared.u32 %r133, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EssiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+108];
add.s32 %r134, %r130, %r133;
selp.b32	%r135, %r134, 0, %p14;
add.s32 %r136, %r132, %r135;
ld.shared.u32 %r137, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EssiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+112];
add.s32 %r138, %r134, %r137;
selp.b32	%r139, %r138, 0, %p13;
add.s32 %r140, %r136, %r139;
ld.shared.u32 %r141, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EssiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+116];
add.s32 %r142, %r138, %r141;
selp.b32	%r143, %r142, 0, %p12;
add.s32 %r144, %r140, %r143;
ld.shared.u32 %r145, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EssiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+120];
add.s32 %r146, %r142, %r145;
selp.b32	%r147, %r146, 0, %p11;
add.s32 %r148, %r144, %r147;
ld.shared.u32 %r149, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EssiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+124];
add.s32 %r150, %r146, %r149;
selp.b32	%r151, %r150, 0, %p10;
add.s32 %r152, %r148, %r151;
ld.shared.u32 %r153, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EssiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+128];
add.s32 %r154, %r150, %r153;
selp.b32	%r155, %r154, 0, %p9;
add.s32 %r156, %r152, %r155;
ld.shared.u32 %r157, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EssiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+132];
add.s32 %r158, %r154, %r157;
selp.b32	%r159, %r158, 0, %p8;
add.s32 %r160, %r156, %r159;
ld.shared.u32 %r161, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EssiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+136];
add.s32 %r162, %r158, %r161;
selp.b32	%r163, %r162, 0, %p7;
add.s32 %r164, %r160, %r163;
ld.shared.u32 %r165, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EssiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+140];
add.s32 %r166, %r162, %r165;
selp.b32	%r167, %r166, 0, %p6;
add.s32 %r168, %r164, %r167;
ld.shared.u32 %r169, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EssiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+144];
add.s32 %r170, %r166, %r169;
selp.b32	%r171, %r170, 0, %p5;
add.s32 %r172, %r168, %r171;
ld.shared.u32 %r173, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EssiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+148];
add.s32 %r174, %r170, %r173;
selp.b32	%r175, %r174, 0, %p4;
add.s32 %r176, %r172, %r175;
ld.shared.u32 %r177, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EssiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+152];
add.s32 %r178, %r174, %r177;
selp.b32	%r179, %r178, 0, %p3;
add.s32 %r180, %r176, %r179;
ld.shared.u32 %r181, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EssiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+156];
add.s32 %r11, %r178, %r181;
selp.b32	%r182, %r11, 0, %p2;
add.s32 %r12, %r180, %r182;
mov.u32 %r192, %r2;
@!%p1 bra BB103_7;
bra.uni BB103_5;

BB103_5:
ld.shared.u32 %r183, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EssiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+160];
add.s32 %r184, %r183, %r2;
add.s32 %r13, %r184, %r11;
setp.ne.s32	%p37, %r31, 0;
mov.u32 %r192, %r13;
@%p37 bra BB103_7;

st.shared.u32 [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EssiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+164], %r2;
mov.u32 %r192, %r13;

BB103_7:
mov.u32 %r191, %r192;
bar.sync 0;
ld.shared.u32 %r185, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EssiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_232330_67_non_const_temp_storage+164];
add.s32 %r15, %r12, %r185;
add.s32 %r16, %r3, %r15;
add.s32 %r17, %r16, %r4;
add.s32 %r18, %r17, %r5;
bar.sync 0;
mul.wide.s32 %rd11, %r24, 16;
add.s64 %rd12, %rd13, %rd11;
st.global.v4.u32 [%rd12], {%r15, %r16, %r17, %r18};
add.s64 %rd13, %rd13, 16384;
add.s32 %r187, %r187, 4096;
setp.le.s32	%p38, %r187, %r20;
@%p38 bra BB103_2;

BB103_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE(
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_0,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_1,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_2,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_3,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_4,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_5,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7,
.param .u8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_8,
.param .u8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_9,
.param .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10[36]
)
.maxntid 128, 1, 1
{
.reg .pred %p<152>;
.reg .b16 %rs<469>;
.reg .b32 %r<953>;
.reg .b64 %rd<1215>;

	.shared .align 8 .b8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage[9400];

ld.param.u64 %rd142, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_0];
ld.param.u64 %rd143, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_1];
ld.param.u64 %rd144, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_2];
ld.param.u64 %rd145, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_3];
ld.param.u64 %rd146, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_4];
ld.param.u32 %r150, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_5];
ld.param.u32 %r151, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6];
ld.param.u32 %r152, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7];
ld.param.u32 %r161, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+32];
ld.param.u32 %r160, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+28];
ld.param.u32 %r158, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+20];
ld.param.u32 %r157, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+16];
ld.param.u32 %r156, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+12];
ld.param.u32 %r155, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+8];
ld.param.u32 %r153, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10];
ld.param.u32 %r154, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+4];
cvta.to.global.u64 %rd1, %rd145;
cvta.to.global.u64 %rd2, %rd143;
mov.u32 %r1, %ctaid.x;
setp.lt.s32	%p7, %r1, %r154;
@%p7 bra BB104_3;
bra.uni BB104_1;

BB104_3:
mul.lo.s32 %r950, %r1, %r155;
add.s32 %r925, %r950, %r155;
bra.uni BB104_4;

BB104_1:
mov.u32 %r925, %r161;
mov.u32 %r950, %r160;
setp.ge.s32	%p8, %r1, %r153;
@%p8 bra BB104_4;

mad.lo.s32 %r950, %r1, %r156, %r157;
add.s32 %r162, %r950, %r156;
min.s32 %r925, %r162, %r158;

BB104_4:
mov.u32 %r9, %r950;
mov.u32 %r10, %tid.x;
setp.gt.u32	%p9, %r10, 31;
@%p9 bra BB104_6;

cvta.to.global.u64 %rd147, %rd146;
mov.u32 %r166, %nctaid.x;
mul.lo.s32 %r167, %r166, %r10;
mul.wide.u32 %rd148, %r167, 4;
add.s64 %rd149, %rd147, %rd148;
ld.global.u32 %r168, [%rd149];
setp.eq.s32	%p10, %r168, 0;
setp.eq.s32	%p11, %r168, %r150;
or.pred %p12, %p10, %p11;
selp.u32	%r165, 1, 0, %p12;

	{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r165, 0; 
vote.all.pred %p2, %p1; 
selp.s32 %r164, 1, 0, %p2; 
}

	setp.ne.s32	%p13, %r164, 0;
selp.u16	%rs255, 1, 0, %p13;
st.shared.u8 [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+132], %rs255;
add.s32 %r169, %r167, %r1;
mul.wide.u32 %rd150, %r169, 4;
add.s64 %rd151, %rd147, %rd150;
ld.global.u32 %r951, [%rd151];

BB104_6:
bar.sync 0;
ld.shared.u8 %rs256, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+132];
setp.eq.s16	%p14, %rs256, 0;
add.s32 %r13, %r9, 1920;
@%p14 bra BB104_135;

setp.gt.s32	%p15, %r13, %r925;
mov.u32 %r947, %r9;
@%p15 bra BB104_10;

cvt.s64.s32	%rd3, %r10;
add.s32 %r170, %r10, 128;
cvt.s64.s32	%rd4, %r170;
add.s32 %r171, %r10, 256;
cvt.s64.s32	%rd5, %r171;
add.s32 %r172, %r10, 384;
cvt.s64.s32	%rd6, %r172;
add.s32 %r173, %r10, 512;
cvt.s64.s32	%rd7, %r173;
add.s32 %r174, %r10, 640;
cvt.s64.s32	%rd8, %r174;
add.s32 %r175, %r10, 768;
cvt.s64.s32	%rd9, %r175;
add.s32 %r176, %r10, 896;
cvt.s64.s32	%rd10, %r176;
add.s32 %r177, %r10, 1024;
cvt.s64.s32	%rd11, %r177;
add.s32 %r178, %r10, 1152;
cvt.s64.s32	%rd12, %r178;
add.s32 %r179, %r10, 1280;
cvt.s64.s32	%rd13, %r179;
add.s32 %r180, %r10, 1408;
cvt.s64.s32	%rd14, %r180;
add.s32 %r181, %r10, 1536;
cvt.s64.s32	%rd15, %r181;
add.s32 %r182, %r10, 1664;
cvt.s64.s32	%rd16, %r182;
add.s32 %r183, %r10, 1792;
cvt.s64.s32	%rd17, %r183;
mov.u32 %r948, %r9;
mov.u32 %r949, %r13;

BB104_9:
mov.u32 %r935, %r949;
mov.u32 %r15, %r948;
mov.u32 %r948, %r935;
cvt.s64.s32	%rd167, %r15;
add.s64 %rd18, %rd3, %rd167;
shl.b64 %rd168, %rd18, 1;
add.s64 %rd152, %rd142, %rd168;

	ld.global.nc.u16 %rs257, [%rd152];

	add.s64 %rd169, %rd4, %rd167;
shl.b64 %rd170, %rd169, 1;
add.s64 %rd153, %rd142, %rd170;

	ld.global.nc.u16 %rs258, [%rd153];

	add.s64 %rd171, %rd5, %rd167;
shl.b64 %rd172, %rd171, 1;
add.s64 %rd154, %rd142, %rd172;

	ld.global.nc.u16 %rs259, [%rd154];

	add.s64 %rd173, %rd6, %rd167;
shl.b64 %rd174, %rd173, 1;
add.s64 %rd155, %rd142, %rd174;

	ld.global.nc.u16 %rs260, [%rd155];

	add.s64 %rd175, %rd7, %rd167;
shl.b64 %rd176, %rd175, 1;
add.s64 %rd156, %rd142, %rd176;

	ld.global.nc.u16 %rs261, [%rd156];

	add.s64 %rd177, %rd8, %rd167;
shl.b64 %rd178, %rd177, 1;
add.s64 %rd157, %rd142, %rd178;

	ld.global.nc.u16 %rs262, [%rd157];

	add.s64 %rd179, %rd9, %rd167;
shl.b64 %rd180, %rd179, 1;
add.s64 %rd158, %rd142, %rd180;

	ld.global.nc.u16 %rs263, [%rd158];

	add.s64 %rd181, %rd10, %rd167;
shl.b64 %rd182, %rd181, 1;
add.s64 %rd159, %rd142, %rd182;

	ld.global.nc.u16 %rs264, [%rd159];

	add.s64 %rd183, %rd11, %rd167;
shl.b64 %rd184, %rd183, 1;
add.s64 %rd160, %rd142, %rd184;

	ld.global.nc.u16 %rs265, [%rd160];

	add.s64 %rd185, %rd12, %rd167;
shl.b64 %rd186, %rd185, 1;
add.s64 %rd161, %rd142, %rd186;

	ld.global.nc.u16 %rs266, [%rd161];

	add.s64 %rd187, %rd13, %rd167;
shl.b64 %rd188, %rd187, 1;
add.s64 %rd162, %rd142, %rd188;

	ld.global.nc.u16 %rs267, [%rd162];

	add.s64 %rd189, %rd14, %rd167;
shl.b64 %rd190, %rd189, 1;
add.s64 %rd163, %rd142, %rd190;

	ld.global.nc.u16 %rs268, [%rd163];

	add.s64 %rd191, %rd15, %rd167;
shl.b64 %rd192, %rd191, 1;
add.s64 %rd164, %rd142, %rd192;

	ld.global.nc.u16 %rs269, [%rd164];

	add.s64 %rd193, %rd16, %rd167;
shl.b64 %rd194, %rd193, 1;
add.s64 %rd165, %rd142, %rd194;

	ld.global.nc.u16 %rs270, [%rd165];

	add.s64 %rd195, %rd17, %rd167;
shl.b64 %rd196, %rd195, 1;
add.s64 %rd166, %rd142, %rd196;

	ld.global.nc.u16 %rs271, [%rd166];

	bar.sync 0;
add.s64 %rd198, %rd2, %rd168;
st.global.u16 [%rd198], %rs257;
st.global.u16 [%rd198+256], %rs258;
st.global.u16 [%rd198+512], %rs259;
st.global.u16 [%rd198+768], %rs260;
st.global.u16 [%rd198+1024], %rs261;
st.global.u16 [%rd198+1280], %rs262;
st.global.u16 [%rd198+1536], %rs263;
st.global.u16 [%rd198+1792], %rs264;
st.global.u16 [%rd198+2048], %rs265;
st.global.u16 [%rd198+2304], %rs266;
st.global.u16 [%rd198+2560], %rs267;
st.global.u16 [%rd198+2816], %rs268;
st.global.u16 [%rd198+3072], %rs269;
st.global.u16 [%rd198+3328], %rs270;
st.global.u16 [%rd198+3584], %rs271;
add.s32 %r16, %r948, 1920;
setp.le.s32	%p16, %r16, %r925;
mov.u32 %r936, %r948;
mov.u32 %r947, %r936;
mov.u32 %r949, %r16;
@%p16 bra BB104_9;

BB104_10:
mov.u32 %r17, %r947;
setp.le.s32	%p17, %r925, %r17;
@%p17 bra BB104_71;

sub.s32 %r18, %r925, %r17;
cvt.s64.s32	%rd19, %r17;
sub.s32 %r19, %r18, %r10;
setp.lt.s32	%p18, %r19, 1;
@%p18 bra BB104_13;

cvt.s64.s32	%rd200, %r10;
add.s64 %rd201, %rd200, %rd19;
shl.b64 %rd202, %rd201, 1;
add.s64 %rd199, %rd142, %rd202;

	ld.global.nc.u16 %rs410, [%rd199];


BB104_13:
setp.lt.s32	%p19, %r19, 129;
@%p19 bra BB104_15;

add.s32 %r184, %r10, 128;
cvt.s64.s32	%rd204, %r184;
add.s64 %rd205, %rd204, %rd19;
shl.b64 %rd206, %rd205, 1;
add.s64 %rd203, %rd142, %rd206;

	ld.global.nc.u16 %rs411, [%rd203];


BB104_15:
setp.lt.s32	%p20, %r19, 257;
@%p20 bra BB104_17;

add.s32 %r185, %r10, 256;
cvt.s64.s32	%rd208, %r185;
add.s64 %rd209, %rd208, %rd19;
shl.b64 %rd210, %rd209, 1;
add.s64 %rd207, %rd142, %rd210;

	ld.global.nc.u16 %rs412, [%rd207];


BB104_17:
setp.lt.s32	%p21, %r19, 385;
@%p21 bra BB104_19;

add.s32 %r186, %r10, 384;
cvt.s64.s32	%rd212, %r186;
add.s64 %rd213, %rd212, %rd19;
shl.b64 %rd214, %rd213, 1;
add.s64 %rd211, %rd142, %rd214;

	ld.global.nc.u16 %rs413, [%rd211];


BB104_19:
setp.lt.s32	%p22, %r19, 513;
@%p22 bra BB104_21;

add.s32 %r187, %r10, 512;
cvt.s64.s32	%rd216, %r187;
add.s64 %rd217, %rd216, %rd19;
shl.b64 %rd218, %rd217, 1;
add.s64 %rd215, %rd142, %rd218;

	ld.global.nc.u16 %rs414, [%rd215];


BB104_21:
setp.lt.s32	%p23, %r19, 641;
@%p23 bra BB104_23;

add.s32 %r188, %r10, 640;
cvt.s64.s32	%rd220, %r188;
add.s64 %rd221, %rd220, %rd19;
shl.b64 %rd222, %rd221, 1;
add.s64 %rd219, %rd142, %rd222;

	ld.global.nc.u16 %rs415, [%rd219];


BB104_23:
setp.lt.s32	%p24, %r19, 769;
@%p24 bra BB104_25;

add.s32 %r189, %r10, 768;
cvt.s64.s32	%rd224, %r189;
add.s64 %rd225, %rd224, %rd19;
shl.b64 %rd226, %rd225, 1;
add.s64 %rd223, %rd142, %rd226;

	ld.global.nc.u16 %rs416, [%rd223];


BB104_25:
setp.lt.s32	%p25, %r19, 897;
@%p25 bra BB104_27;

add.s32 %r190, %r10, 896;
cvt.s64.s32	%rd228, %r190;
add.s64 %rd229, %rd228, %rd19;
shl.b64 %rd230, %rd229, 1;
add.s64 %rd227, %rd142, %rd230;

	ld.global.nc.u16 %rs417, [%rd227];


BB104_27:
setp.lt.s32	%p26, %r19, 1025;
@%p26 bra BB104_29;

add.s32 %r191, %r10, 1024;
cvt.s64.s32	%rd232, %r191;
add.s64 %rd233, %rd232, %rd19;
shl.b64 %rd234, %rd233, 1;
add.s64 %rd231, %rd142, %rd234;

	ld.global.nc.u16 %rs418, [%rd231];


BB104_29:
setp.lt.s32	%p27, %r19, 1153;
@%p27 bra BB104_31;

add.s32 %r192, %r10, 1152;
cvt.s64.s32	%rd236, %r192;
add.s64 %rd237, %rd236, %rd19;
shl.b64 %rd238, %rd237, 1;
add.s64 %rd235, %rd142, %rd238;

	ld.global.nc.u16 %rs419, [%rd235];


BB104_31:
setp.lt.s32	%p28, %r19, 1281;
@%p28 bra BB104_33;

add.s32 %r193, %r10, 1280;
cvt.s64.s32	%rd240, %r193;
add.s64 %rd241, %rd240, %rd19;
shl.b64 %rd242, %rd241, 1;
add.s64 %rd239, %rd142, %rd242;

	ld.global.nc.u16 %rs420, [%rd239];


BB104_33:
setp.lt.s32	%p29, %r19, 1409;
@%p29 bra BB104_35;

add.s32 %r194, %r10, 1408;
cvt.s64.s32	%rd244, %r194;
add.s64 %rd245, %rd244, %rd19;
shl.b64 %rd246, %rd245, 1;
add.s64 %rd243, %rd142, %rd246;

	ld.global.nc.u16 %rs421, [%rd243];


BB104_35:
setp.lt.s32	%p30, %r19, 1537;
@%p30 bra BB104_37;

add.s32 %r195, %r10, 1536;
cvt.s64.s32	%rd248, %r195;
add.s64 %rd249, %rd248, %rd19;
shl.b64 %rd250, %rd249, 1;
add.s64 %rd247, %rd142, %rd250;

	ld.global.nc.u16 %rs422, [%rd247];


BB104_37:
setp.lt.s32	%p31, %r19, 1665;
@%p31 bra BB104_39;

add.s32 %r196, %r10, 1664;
cvt.s64.s32	%rd252, %r196;
add.s64 %rd253, %rd252, %rd19;
shl.b64 %rd254, %rd253, 1;
add.s64 %rd251, %rd142, %rd254;

	ld.global.nc.u16 %rs423, [%rd251];


BB104_39:
setp.lt.s32	%p32, %r19, 1793;
@%p32 bra BB104_41;

add.s32 %r197, %r10, 1792;
cvt.s64.s32	%rd256, %r197;
add.s64 %rd257, %rd256, %rd19;
shl.b64 %rd258, %rd257, 1;
add.s64 %rd255, %rd142, %rd258;

	ld.global.nc.u16 %rs424, [%rd255];


BB104_41:
bar.sync 0;
cvt.s64.s32	%rd259, %r10;
add.s64 %rd260, %rd259, %rd19;
shl.b64 %rd261, %rd260, 1;
add.s64 %rd20, %rd2, %rd261;
setp.le.s32	%p33, %r18, %r10;
@%p33 bra BB104_43;

st.global.u16 [%rd20], %rs410;

BB104_43:
add.s32 %r198, %r10, 128;
setp.ge.s32	%p34, %r198, %r18;
@%p34 bra BB104_45;

st.global.u16 [%rd20+256], %rs411;

BB104_45:
add.s32 %r199, %r10, 256;
setp.ge.s32	%p35, %r199, %r18;
@%p35 bra BB104_47;

st.global.u16 [%rd20+512], %rs412;

BB104_47:
add.s32 %r200, %r10, 384;
setp.ge.s32	%p36, %r200, %r18;
@%p36 bra BB104_49;

st.global.u16 [%rd20+768], %rs413;

BB104_49:
add.s32 %r201, %r10, 512;
setp.ge.s32	%p37, %r201, %r18;
@%p37 bra BB104_51;

st.global.u16 [%rd20+1024], %rs414;

BB104_51:
add.s32 %r202, %r10, 640;
setp.ge.s32	%p38, %r202, %r18;
@%p38 bra BB104_53;

st.global.u16 [%rd20+1280], %rs415;

BB104_53:
add.s32 %r203, %r10, 768;
setp.ge.s32	%p39, %r203, %r18;
@%p39 bra BB104_55;

st.global.u16 [%rd20+1536], %rs416;

BB104_55:
add.s32 %r204, %r10, 896;
setp.ge.s32	%p40, %r204, %r18;
@%p40 bra BB104_57;

st.global.u16 [%rd20+1792], %rs417;

BB104_57:
add.s32 %r205, %r10, 1024;
setp.ge.s32	%p41, %r205, %r18;
@%p41 bra BB104_59;

st.global.u16 [%rd20+2048], %rs418;

BB104_59:
add.s32 %r206, %r10, 1152;
setp.ge.s32	%p42, %r206, %r18;
@%p42 bra BB104_61;

st.global.u16 [%rd20+2304], %rs419;

BB104_61:
add.s32 %r207, %r10, 1280;
setp.ge.s32	%p43, %r207, %r18;
@%p43 bra BB104_63;

st.global.u16 [%rd20+2560], %rs420;

BB104_63:
add.s32 %r208, %r10, 1408;
setp.ge.s32	%p44, %r208, %r18;
@%p44 bra BB104_65;

st.global.u16 [%rd20+2816], %rs421;

BB104_65:
add.s32 %r209, %r10, 1536;
setp.ge.s32	%p45, %r209, %r18;
@%p45 bra BB104_67;

st.global.u16 [%rd20+3072], %rs422;

BB104_67:
add.s32 %r210, %r10, 1664;
setp.ge.s32	%p46, %r210, %r18;
@%p46 bra BB104_69;

st.global.u16 [%rd20+3328], %rs423;

BB104_69:
add.s32 %r211, %r10, 1792;
setp.ge.s32	%p47, %r211, %r18;
@%p47 bra BB104_71;

st.global.u16 [%rd20+3584], %rs424;

BB104_71:
mov.u32 %r944, %r9;
@%p15 bra BB104_74;

cvt.s64.s32	%rd21, %r10;
add.s32 %r212, %r10, 128;
cvt.s64.s32	%rd22, %r212;
add.s32 %r213, %r10, 256;
cvt.s64.s32	%rd23, %r213;
add.s32 %r214, %r10, 384;
cvt.s64.s32	%rd24, %r214;
add.s32 %r215, %r10, 512;
cvt.s64.s32	%rd25, %r215;
add.s32 %r216, %r10, 640;
cvt.s64.s32	%rd26, %r216;
add.s32 %r217, %r10, 768;
cvt.s64.s32	%rd27, %r217;
add.s32 %r218, %r10, 896;
cvt.s64.s32	%rd28, %r218;
add.s32 %r219, %r10, 1024;
cvt.s64.s32	%rd29, %r219;
add.s32 %r220, %r10, 1152;
cvt.s64.s32	%rd30, %r220;
add.s32 %r221, %r10, 1280;
cvt.s64.s32	%rd31, %r221;
add.s32 %r222, %r10, 1408;
cvt.s64.s32	%rd32, %r222;
add.s32 %r223, %r10, 1536;
cvt.s64.s32	%rd33, %r223;
add.s32 %r224, %r10, 1664;
cvt.s64.s32	%rd34, %r224;
add.s32 %r225, %r10, 1792;
cvt.s64.s32	%rd35, %r225;
mov.u32 %r945, %r9;
mov.u32 %r946, %r13;

BB104_73:
mov.u32 %r937, %r946;
mov.u32 %r21, %r945;
mov.u32 %r945, %r937;
cvt.s64.s32	%rd277, %r21;
add.s64 %rd36, %rd21, %rd277;
shl.b64 %rd278, %rd36, 1;
add.s64 %rd262, %rd144, %rd278;

	ld.global.nc.u16 %rs303, [%rd262];

	add.s64 %rd279, %rd22, %rd277;
shl.b64 %rd280, %rd279, 1;
add.s64 %rd263, %rd144, %rd280;

	ld.global.nc.u16 %rs304, [%rd263];

	add.s64 %rd281, %rd23, %rd277;
shl.b64 %rd282, %rd281, 1;
add.s64 %rd264, %rd144, %rd282;

	ld.global.nc.u16 %rs305, [%rd264];

	add.s64 %rd283, %rd24, %rd277;
shl.b64 %rd284, %rd283, 1;
add.s64 %rd265, %rd144, %rd284;

	ld.global.nc.u16 %rs306, [%rd265];

	add.s64 %rd285, %rd25, %rd277;
shl.b64 %rd286, %rd285, 1;
add.s64 %rd266, %rd144, %rd286;

	ld.global.nc.u16 %rs307, [%rd266];

	add.s64 %rd287, %rd26, %rd277;
shl.b64 %rd288, %rd287, 1;
add.s64 %rd267, %rd144, %rd288;

	ld.global.nc.u16 %rs308, [%rd267];

	add.s64 %rd289, %rd27, %rd277;
shl.b64 %rd290, %rd289, 1;
add.s64 %rd268, %rd144, %rd290;

	ld.global.nc.u16 %rs309, [%rd268];

	add.s64 %rd291, %rd28, %rd277;
shl.b64 %rd292, %rd291, 1;
add.s64 %rd269, %rd144, %rd292;

	ld.global.nc.u16 %rs310, [%rd269];

	add.s64 %rd293, %rd29, %rd277;
shl.b64 %rd294, %rd293, 1;
add.s64 %rd270, %rd144, %rd294;

	ld.global.nc.u16 %rs311, [%rd270];

	add.s64 %rd295, %rd30, %rd277;
shl.b64 %rd296, %rd295, 1;
add.s64 %rd271, %rd144, %rd296;

	ld.global.nc.u16 %rs312, [%rd271];

	add.s64 %rd297, %rd31, %rd277;
shl.b64 %rd298, %rd297, 1;
add.s64 %rd272, %rd144, %rd298;

	ld.global.nc.u16 %rs313, [%rd272];

	add.s64 %rd299, %rd32, %rd277;
shl.b64 %rd300, %rd299, 1;
add.s64 %rd273, %rd144, %rd300;

	ld.global.nc.u16 %rs314, [%rd273];

	add.s64 %rd301, %rd33, %rd277;
shl.b64 %rd302, %rd301, 1;
add.s64 %rd274, %rd144, %rd302;

	ld.global.nc.u16 %rs315, [%rd274];

	add.s64 %rd303, %rd34, %rd277;
shl.b64 %rd304, %rd303, 1;
add.s64 %rd275, %rd144, %rd304;

	ld.global.nc.u16 %rs316, [%rd275];

	add.s64 %rd305, %rd35, %rd277;
shl.b64 %rd306, %rd305, 1;
add.s64 %rd276, %rd144, %rd306;

	ld.global.nc.u16 %rs317, [%rd276];

	bar.sync 0;
add.s64 %rd308, %rd1, %rd278;
st.global.u16 [%rd308], %rs303;
st.global.u16 [%rd308+256], %rs304;
st.global.u16 [%rd308+512], %rs305;
st.global.u16 [%rd308+768], %rs306;
st.global.u16 [%rd308+1024], %rs307;
st.global.u16 [%rd308+1280], %rs308;
st.global.u16 [%rd308+1536], %rs309;
st.global.u16 [%rd308+1792], %rs310;
st.global.u16 [%rd308+2048], %rs311;
st.global.u16 [%rd308+2304], %rs312;
st.global.u16 [%rd308+2560], %rs313;
st.global.u16 [%rd308+2816], %rs314;
st.global.u16 [%rd308+3072], %rs315;
st.global.u16 [%rd308+3328], %rs316;
st.global.u16 [%rd308+3584], %rs317;
add.s32 %r946, %r945, 1920;
setp.le.s32	%p49, %r946, %r925;
mov.u32 %r944, %r945;
@%p49 bra BB104_73;

BB104_74:
setp.le.s32	%p50, %r925, %r944;
@%p50 bra BB104_271;

sub.s32 %r24, %r925, %r944;
cvt.s64.s32	%rd37, %r944;
sub.s32 %r25, %r24, %r10;
setp.lt.s32	%p51, %r25, 1;
@%p51 bra BB104_77;

cvt.s64.s32	%rd310, %r10;
add.s64 %rd311, %rd310, %rd37;
shl.b64 %rd312, %rd311, 1;
add.s64 %rd309, %rd144, %rd312;

	ld.global.nc.u16 %rs410, [%rd309];


BB104_77:
setp.lt.s32	%p52, %r25, 129;
@%p52 bra BB104_79;

add.s32 %r226, %r10, 128;
cvt.s64.s32	%rd314, %r226;
add.s64 %rd315, %rd314, %rd37;
shl.b64 %rd316, %rd315, 1;
add.s64 %rd313, %rd144, %rd316;

	ld.global.nc.u16 %rs411, [%rd313];


BB104_79:
setp.lt.s32	%p53, %r25, 257;
@%p53 bra BB104_81;

add.s32 %r227, %r10, 256;
cvt.s64.s32	%rd318, %r227;
add.s64 %rd319, %rd318, %rd37;
shl.b64 %rd320, %rd319, 1;
add.s64 %rd317, %rd144, %rd320;

	ld.global.nc.u16 %rs412, [%rd317];


BB104_81:
setp.lt.s32	%p54, %r25, 385;
@%p54 bra BB104_83;

add.s32 %r228, %r10, 384;
cvt.s64.s32	%rd322, %r228;
add.s64 %rd323, %rd322, %rd37;
shl.b64 %rd324, %rd323, 1;
add.s64 %rd321, %rd144, %rd324;

	ld.global.nc.u16 %rs413, [%rd321];


BB104_83:
setp.lt.s32	%p55, %r25, 513;
@%p55 bra BB104_85;

add.s32 %r229, %r10, 512;
cvt.s64.s32	%rd326, %r229;
add.s64 %rd327, %rd326, %rd37;
shl.b64 %rd328, %rd327, 1;
add.s64 %rd325, %rd144, %rd328;

	ld.global.nc.u16 %rs414, [%rd325];


BB104_85:
setp.lt.s32	%p56, %r25, 641;
@%p56 bra BB104_87;

add.s32 %r230, %r10, 640;
cvt.s64.s32	%rd330, %r230;
add.s64 %rd331, %rd330, %rd37;
shl.b64 %rd332, %rd331, 1;
add.s64 %rd329, %rd144, %rd332;

	ld.global.nc.u16 %rs415, [%rd329];


BB104_87:
setp.lt.s32	%p57, %r25, 769;
@%p57 bra BB104_89;

add.s32 %r231, %r10, 768;
cvt.s64.s32	%rd334, %r231;
add.s64 %rd335, %rd334, %rd37;
shl.b64 %rd336, %rd335, 1;
add.s64 %rd333, %rd144, %rd336;

	ld.global.nc.u16 %rs416, [%rd333];


BB104_89:
setp.lt.s32	%p58, %r25, 897;
@%p58 bra BB104_91;

add.s32 %r232, %r10, 896;
cvt.s64.s32	%rd338, %r232;
add.s64 %rd339, %rd338, %rd37;
shl.b64 %rd340, %rd339, 1;
add.s64 %rd337, %rd144, %rd340;

	ld.global.nc.u16 %rs417, [%rd337];


BB104_91:
setp.lt.s32	%p59, %r25, 1025;
@%p59 bra BB104_93;

add.s32 %r233, %r10, 1024;
cvt.s64.s32	%rd342, %r233;
add.s64 %rd343, %rd342, %rd37;
shl.b64 %rd344, %rd343, 1;
add.s64 %rd341, %rd144, %rd344;

	ld.global.nc.u16 %rs418, [%rd341];


BB104_93:
setp.lt.s32	%p60, %r25, 1153;
@%p60 bra BB104_95;

add.s32 %r234, %r10, 1152;
cvt.s64.s32	%rd346, %r234;
add.s64 %rd347, %rd346, %rd37;
shl.b64 %rd348, %rd347, 1;
add.s64 %rd345, %rd144, %rd348;

	ld.global.nc.u16 %rs419, [%rd345];


BB104_95:
setp.lt.s32	%p61, %r25, 1281;
@%p61 bra BB104_97;

add.s32 %r235, %r10, 1280;
cvt.s64.s32	%rd350, %r235;
add.s64 %rd351, %rd350, %rd37;
shl.b64 %rd352, %rd351, 1;
add.s64 %rd349, %rd144, %rd352;

	ld.global.nc.u16 %rs420, [%rd349];


BB104_97:
setp.lt.s32	%p62, %r25, 1409;
@%p62 bra BB104_99;

add.s32 %r236, %r10, 1408;
cvt.s64.s32	%rd354, %r236;
add.s64 %rd355, %rd354, %rd37;
shl.b64 %rd356, %rd355, 1;
add.s64 %rd353, %rd144, %rd356;

	ld.global.nc.u16 %rs421, [%rd353];


BB104_99:
setp.lt.s32	%p63, %r25, 1537;
@%p63 bra BB104_101;

add.s32 %r237, %r10, 1536;
cvt.s64.s32	%rd358, %r237;
add.s64 %rd359, %rd358, %rd37;
shl.b64 %rd360, %rd359, 1;
add.s64 %rd357, %rd144, %rd360;

	ld.global.nc.u16 %rs422, [%rd357];


BB104_101:
setp.lt.s32	%p64, %r25, 1665;
@%p64 bra BB104_103;

add.s32 %r238, %r10, 1664;
cvt.s64.s32	%rd362, %r238;
add.s64 %rd363, %rd362, %rd37;
shl.b64 %rd364, %rd363, 1;
add.s64 %rd361, %rd144, %rd364;

	ld.global.nc.u16 %rs423, [%rd361];


BB104_103:
setp.lt.s32	%p65, %r25, 1793;
@%p65 bra BB104_105;

add.s32 %r239, %r10, 1792;
cvt.s64.s32	%rd366, %r239;
add.s64 %rd367, %rd366, %rd37;
shl.b64 %rd368, %rd367, 1;
add.s64 %rd365, %rd144, %rd368;

	ld.global.nc.u16 %rs424, [%rd365];


BB104_105:
bar.sync 0;
cvt.s64.s32	%rd369, %r10;
add.s64 %rd370, %rd369, %rd37;
shl.b64 %rd371, %rd370, 1;
add.s64 %rd38, %rd1, %rd371;
setp.le.s32	%p66, %r24, %r10;
@%p66 bra BB104_107;

st.global.u16 [%rd38], %rs410;

BB104_107:
add.s32 %r240, %r10, 128;
setp.ge.s32	%p67, %r240, %r24;
@%p67 bra BB104_109;

st.global.u16 [%rd38+256], %rs411;

BB104_109:
add.s32 %r241, %r10, 256;
setp.ge.s32	%p68, %r241, %r24;
@%p68 bra BB104_111;

st.global.u16 [%rd38+512], %rs412;

BB104_111:
add.s32 %r242, %r10, 384;
setp.ge.s32	%p69, %r242, %r24;
@%p69 bra BB104_113;

st.global.u16 [%rd38+768], %rs413;

BB104_113:
add.s32 %r243, %r10, 512;
setp.ge.s32	%p70, %r243, %r24;
@%p70 bra BB104_115;

st.global.u16 [%rd38+1024], %rs414;

BB104_115:
add.s32 %r244, %r10, 640;
setp.ge.s32	%p71, %r244, %r24;
@%p71 bra BB104_117;

st.global.u16 [%rd38+1280], %rs415;

BB104_117:
add.s32 %r245, %r10, 768;
setp.ge.s32	%p72, %r245, %r24;
@%p72 bra BB104_119;

st.global.u16 [%rd38+1536], %rs416;

BB104_119:
add.s32 %r246, %r10, 896;
setp.ge.s32	%p73, %r246, %r24;
@%p73 bra BB104_121;

st.global.u16 [%rd38+1792], %rs417;

BB104_121:
add.s32 %r247, %r10, 1024;
setp.ge.s32	%p74, %r247, %r24;
@%p74 bra BB104_123;

st.global.u16 [%rd38+2048], %rs418;

BB104_123:
add.s32 %r248, %r10, 1152;
setp.ge.s32	%p75, %r248, %r24;
@%p75 bra BB104_125;

st.global.u16 [%rd38+2304], %rs419;

BB104_125:
add.s32 %r249, %r10, 1280;
setp.ge.s32	%p76, %r249, %r24;
@%p76 bra BB104_127;

st.global.u16 [%rd38+2560], %rs420;

BB104_127:
add.s32 %r250, %r10, 1408;
setp.ge.s32	%p77, %r250, %r24;
@%p77 bra BB104_129;

st.global.u16 [%rd38+2816], %rs421;

BB104_129:
add.s32 %r251, %r10, 1536;
setp.ge.s32	%p78, %r251, %r24;
@%p78 bra BB104_131;

st.global.u16 [%rd38+3072], %rs422;

BB104_131:
add.s32 %r252, %r10, 1664;
setp.ge.s32	%p79, %r252, %r24;
@%p79 bra BB104_133;

st.global.u16 [%rd38+3328], %rs423;

BB104_133:
add.s32 %r253, %r10, 1792;
setp.ge.s32	%p80, %r253, %r24;
@%p80 bra BB104_271;

st.global.u16 [%rd38+3584], %rs424;
bra.uni BB104_271;

BB104_135:
setp.gt.s32	%p81, %r13, %r925;
mov.u32 %r941, %r9;
@%p81 bra BB104_144;

shr.s32 %r255, %r10, 31;
shr.u32 %r256, %r255, 27;
add.s32 %r257, %r10, %r256;
shr.s32 %r258, %r257, 5;
mul.wide.s32 %rd372, %r258, 8;
mov.u64 %rd373, _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage;
add.s64 %rd374, %rd373, %rd372;
add.s64 %rd39, %rd374, 144;

	mov.u32 %r379, %laneid;

	mov.u32 %r942, %r9;
mov.u32 %r943, %r13;

BB104_137:
mov.u32 %r939, %r943;
mov.u32 %r27, %r942;
mov.u32 %r942, %r939;
mul.lo.s32 %r259, %r10, 15;
cvt.s64.s32	%rd390, %r259;
cvt.s64.s32	%rd391, %r27;
add.s64 %rd392, %rd390, %rd391;
shl.b64 %rd393, %rd392, 1;
add.s64 %rd375, %rd142, %rd393;

	ld.global.nc.u16 %rs334, [%rd375];

	add.s32 %r260, %r259, 1;
cvt.s64.s32	%rd394, %r260;
add.s64 %rd395, %rd394, %rd391;
shl.b64 %rd396, %rd395, 1;
add.s64 %rd376, %rd142, %rd396;

	ld.global.nc.u16 %rs335, [%rd376];

	add.s32 %r261, %r259, 2;
cvt.s64.s32	%rd397, %r261;
add.s64 %rd398, %rd397, %rd391;
shl.b64 %rd399, %rd398, 1;
add.s64 %rd377, %rd142, %rd399;

	ld.global.nc.u16 %rs336, [%rd377];

	add.s32 %r262, %r259, 3;
cvt.s64.s32	%rd400, %r262;
add.s64 %rd401, %rd400, %rd391;
shl.b64 %rd402, %rd401, 1;
add.s64 %rd378, %rd142, %rd402;

	ld.global.nc.u16 %rs337, [%rd378];

	add.s32 %r263, %r259, 4;
cvt.s64.s32	%rd403, %r263;
add.s64 %rd404, %rd403, %rd391;
shl.b64 %rd405, %rd404, 1;
add.s64 %rd379, %rd142, %rd405;

	ld.global.nc.u16 %rs338, [%rd379];

	add.s32 %r264, %r259, 5;
cvt.s64.s32	%rd406, %r264;
add.s64 %rd407, %rd406, %rd391;
shl.b64 %rd408, %rd407, 1;
add.s64 %rd380, %rd142, %rd408;

	ld.global.nc.u16 %rs339, [%rd380];

	add.s32 %r265, %r259, 6;
cvt.s64.s32	%rd409, %r265;
add.s64 %rd410, %rd409, %rd391;
shl.b64 %rd411, %rd410, 1;
add.s64 %rd381, %rd142, %rd411;

	ld.global.nc.u16 %rs340, [%rd381];

	add.s32 %r266, %r259, 7;
cvt.s64.s32	%rd412, %r266;
add.s64 %rd413, %rd412, %rd391;
shl.b64 %rd414, %rd413, 1;
add.s64 %rd382, %rd142, %rd414;

	ld.global.nc.u16 %rs341, [%rd382];

	add.s32 %r267, %r259, 8;
cvt.s64.s32	%rd415, %r267;
add.s64 %rd416, %rd415, %rd391;
shl.b64 %rd417, %rd416, 1;
add.s64 %rd383, %rd142, %rd417;

	ld.global.nc.u16 %rs342, [%rd383];

	add.s32 %r268, %r259, 9;
cvt.s64.s32	%rd418, %r268;
add.s64 %rd419, %rd418, %rd391;
shl.b64 %rd420, %rd419, 1;
add.s64 %rd384, %rd142, %rd420;

	ld.global.nc.u16 %rs343, [%rd384];

	add.s32 %r269, %r259, 10;
cvt.s64.s32	%rd421, %r269;
add.s64 %rd422, %rd421, %rd391;
shl.b64 %rd423, %rd422, 1;
add.s64 %rd385, %rd142, %rd423;

	ld.global.nc.u16 %rs344, [%rd385];

	add.s32 %r270, %r259, 11;
cvt.s64.s32	%rd424, %r270;
add.s64 %rd425, %rd424, %rd391;
shl.b64 %rd426, %rd425, 1;
add.s64 %rd386, %rd142, %rd426;

	ld.global.nc.u16 %rs345, [%rd386];

	add.s32 %r271, %r259, 12;
cvt.s64.s32	%rd427, %r271;
add.s64 %rd428, %rd427, %rd391;
shl.b64 %rd429, %rd428, 1;
add.s64 %rd387, %rd142, %rd429;

	ld.global.nc.u16 %rs346, [%rd387];

	add.s32 %r272, %r259, 13;
cvt.s64.s32	%rd430, %r272;
add.s64 %rd431, %rd430, %rd391;
shl.b64 %rd432, %rd431, 1;
add.s64 %rd388, %rd142, %rd432;

	ld.global.nc.u16 %rs347, [%rd388];

	add.s32 %r273, %r259, 14;
cvt.s64.s32	%rd433, %r273;
add.s64 %rd434, %rd433, %rd391;
shl.b64 %rd435, %rd434, 1;
add.s64 %rd389, %rd142, %rd435;

	ld.global.nc.u16 %rs348, [%rd389];

	bar.sync 0;
cvt.u32.u16	%r334, %rs334;
xor.b32 %r275, %r334, 32768;
cvt.u32.u16	%r335, %rs335;
xor.b32 %r279, %r335, 32768;
cvt.u32.u16	%r336, %rs336;
xor.b32 %r283, %r336, 32768;
cvt.u32.u16	%r337, %rs337;
xor.b32 %r287, %r337, 32768;
cvt.u32.u16	%r338, %rs338;
xor.b32 %r291, %r338, 32768;
cvt.u32.u16	%r339, %rs339;
xor.b32 %r295, %r339, 32768;
cvt.u32.u16	%r340, %rs340;
xor.b32 %r299, %r340, 32768;
cvt.u32.u16	%r341, %rs341;
xor.b32 %r303, %r341, 32768;
cvt.u32.u16	%r342, %rs342;
xor.b32 %r307, %r342, 32768;
cvt.u32.u16	%r343, %rs343;
xor.b32 %r311, %r343, 32768;
cvt.u32.u16	%r344, %rs344;
xor.b32 %r315, %r344, 32768;
cvt.u32.u16	%r345, %rs345;
xor.b32 %r319, %r345, 32768;
cvt.u32.u16	%r346, %rs346;
xor.b32 %r323, %r346, 32768;
cvt.u32.u16	%r347, %rs347;
xor.b32 %r327, %r347, 32768;
cvt.u32.u16	%r348, %rs348;
xor.b32 %r331, %r348, 32768;
cvt.s64.s32	%rd40, %r10;
mul.wide.s32 %rd436, %r10, 8;
add.s64 %rd438, %rd373, 184;
add.s64 %rd439, %rd438, %rd436;
mov.u64 %rd440, 0;
st.shared.u64 [%rd439], %rd440;
st.shared.u64 [%rd439+1024], %rd440;
st.shared.u64 [%rd439+2048], %rd440;
st.shared.u64 [%rd439+3072], %rd440;
st.shared.u64 [%rd439+4096], %rd440;
st.shared.u64 [%rd439+5120], %rd440;
st.shared.u64 [%rd439+6144], %rd440;
st.shared.u64 [%rd439+7168], %rd440;
st.shared.u64 [%rd439+8192], %rd440;

	bfe.u32 %r274, %r275, %r151, %r152;

	bfe.u32 %r349, %r274, 3, 13;
cvt.u64.u32	%rd441, %r274;
and.b64 %rd442, %rd441, 7;
shl.b64 %rd443, %rd442, 10;
add.s64 %rd444, %rd438, %rd443;
add.s64 %rd445, %rd444, %rd436;
mul.wide.u32 %rd446, %r349, 2;
add.s64 %rd41, %rd445, %rd446;
ld.shared.u16 %r45, [%rd41];
add.s32 %r350, %r45, 1;
st.shared.u16 [%rd41], %r350;

	bfe.u32 %r278, %r279, %r151, %r152;

	bfe.u32 %r351, %r278, 3, 13;
cvt.u64.u32	%rd447, %r278;
and.b64 %rd448, %rd447, 7;
shl.b64 %rd449, %rd448, 10;
add.s64 %rd450, %rd438, %rd449;
add.s64 %rd451, %rd450, %rd436;
mul.wide.u32 %rd452, %r351, 2;
add.s64 %rd42, %rd451, %rd452;
ld.shared.u16 %r46, [%rd42];
add.s32 %r352, %r46, 1;
st.shared.u16 [%rd42], %r352;

	bfe.u32 %r282, %r283, %r151, %r152;

	bfe.u32 %r353, %r282, 3, 13;
cvt.u64.u32	%rd453, %r282;
and.b64 %rd454, %rd453, 7;
shl.b64 %rd455, %rd454, 10;
add.s64 %rd456, %rd438, %rd455;
add.s64 %rd457, %rd456, %rd436;
mul.wide.u32 %rd458, %r353, 2;
add.s64 %rd43, %rd457, %rd458;
ld.shared.u16 %r47, [%rd43];
add.s32 %r354, %r47, 1;
st.shared.u16 [%rd43], %r354;

	bfe.u32 %r286, %r287, %r151, %r152;

	bfe.u32 %r355, %r286, 3, 13;
cvt.u64.u32	%rd459, %r286;
and.b64 %rd460, %rd459, 7;
shl.b64 %rd461, %rd460, 10;
add.s64 %rd462, %rd438, %rd461;
add.s64 %rd463, %rd462, %rd436;
mul.wide.u32 %rd464, %r355, 2;
add.s64 %rd44, %rd463, %rd464;
ld.shared.u16 %r48, [%rd44];
add.s32 %r356, %r48, 1;
st.shared.u16 [%rd44], %r356;

	bfe.u32 %r290, %r291, %r151, %r152;

	bfe.u32 %r357, %r290, 3, 13;
cvt.u64.u32	%rd465, %r290;
and.b64 %rd466, %rd465, 7;
shl.b64 %rd467, %rd466, 10;
add.s64 %rd468, %rd438, %rd467;
add.s64 %rd469, %rd468, %rd436;
mul.wide.u32 %rd470, %r357, 2;
add.s64 %rd45, %rd469, %rd470;
ld.shared.u16 %r49, [%rd45];
add.s32 %r358, %r49, 1;
st.shared.u16 [%rd45], %r358;

	bfe.u32 %r294, %r295, %r151, %r152;

	bfe.u32 %r359, %r294, 3, 13;
cvt.u64.u32	%rd471, %r294;
and.b64 %rd472, %rd471, 7;
shl.b64 %rd473, %rd472, 10;
add.s64 %rd474, %rd438, %rd473;
add.s64 %rd475, %rd474, %rd436;
mul.wide.u32 %rd476, %r359, 2;
add.s64 %rd46, %rd475, %rd476;
ld.shared.u16 %r50, [%rd46];
add.s32 %r360, %r50, 1;
st.shared.u16 [%rd46], %r360;

	bfe.u32 %r298, %r299, %r151, %r152;

	bfe.u32 %r361, %r298, 3, 13;
cvt.u64.u32	%rd477, %r298;
and.b64 %rd478, %rd477, 7;
shl.b64 %rd479, %rd478, 10;
add.s64 %rd480, %rd438, %rd479;
add.s64 %rd481, %rd480, %rd436;
mul.wide.u32 %rd482, %r361, 2;
add.s64 %rd47, %rd481, %rd482;
ld.shared.u16 %r51, [%rd47];
add.s32 %r362, %r51, 1;
st.shared.u16 [%rd47], %r362;

	bfe.u32 %r302, %r303, %r151, %r152;

	bfe.u32 %r363, %r302, 3, 13;
cvt.u64.u32	%rd483, %r302;
and.b64 %rd484, %rd483, 7;
shl.b64 %rd485, %rd484, 10;
add.s64 %rd486, %rd438, %rd485;
add.s64 %rd487, %rd486, %rd436;
mul.wide.u32 %rd488, %r363, 2;
add.s64 %rd48, %rd487, %rd488;
ld.shared.u16 %r52, [%rd48];
add.s32 %r364, %r52, 1;
st.shared.u16 [%rd48], %r364;

	bfe.u32 %r306, %r307, %r151, %r152;

	bfe.u32 %r365, %r306, 3, 13;
cvt.u64.u32	%rd489, %r306;
and.b64 %rd490, %rd489, 7;
shl.b64 %rd491, %rd490, 10;
add.s64 %rd492, %rd438, %rd491;
add.s64 %rd493, %rd492, %rd436;
mul.wide.u32 %rd494, %r365, 2;
add.s64 %rd49, %rd493, %rd494;
ld.shared.u16 %r53, [%rd49];
add.s32 %r366, %r53, 1;
st.shared.u16 [%rd49], %r366;

	bfe.u32 %r310, %r311, %r151, %r152;

	bfe.u32 %r367, %r310, 3, 13;
cvt.u64.u32	%rd495, %r310;
and.b64 %rd496, %rd495, 7;
shl.b64 %rd497, %rd496, 10;
add.s64 %rd498, %rd438, %rd497;
add.s64 %rd499, %rd498, %rd436;
mul.wide.u32 %rd500, %r367, 2;
add.s64 %rd50, %rd499, %rd500;
ld.shared.u16 %r54, [%rd50];
add.s32 %r368, %r54, 1;
st.shared.u16 [%rd50], %r368;

	bfe.u32 %r314, %r315, %r151, %r152;

	bfe.u32 %r369, %r314, 3, 13;
cvt.u64.u32	%rd501, %r314;
and.b64 %rd502, %rd501, 7;
shl.b64 %rd503, %rd502, 10;
add.s64 %rd504, %rd438, %rd503;
add.s64 %rd505, %rd504, %rd436;
mul.wide.u32 %rd506, %r369, 2;
add.s64 %rd51, %rd505, %rd506;
ld.shared.u16 %r55, [%rd51];
add.s32 %r370, %r55, 1;
st.shared.u16 [%rd51], %r370;

	bfe.u32 %r318, %r319, %r151, %r152;

	bfe.u32 %r371, %r318, 3, 13;
cvt.u64.u32	%rd507, %r318;
and.b64 %rd508, %rd507, 7;
shl.b64 %rd509, %rd508, 10;
add.s64 %rd510, %rd438, %rd509;
add.s64 %rd511, %rd510, %rd436;
mul.wide.u32 %rd512, %r371, 2;
add.s64 %rd52, %rd511, %rd512;
ld.shared.u16 %r56, [%rd52];
add.s32 %r372, %r56, 1;
st.shared.u16 [%rd52], %r372;

	bfe.u32 %r322, %r323, %r151, %r152;

	bfe.u32 %r373, %r322, 3, 13;
cvt.u64.u32	%rd513, %r322;
and.b64 %rd514, %rd513, 7;
shl.b64 %rd515, %rd514, 10;
add.s64 %rd516, %rd438, %rd515;
add.s64 %rd517, %rd516, %rd436;
mul.wide.u32 %rd518, %r373, 2;
add.s64 %rd53, %rd517, %rd518;
ld.shared.u16 %r57, [%rd53];
add.s32 %r374, %r57, 1;
st.shared.u16 [%rd53], %r374;

	bfe.u32 %r326, %r327, %r151, %r152;

	bfe.u32 %r375, %r326, 3, 13;
cvt.u64.u32	%rd519, %r326;
and.b64 %rd520, %rd519, 7;
shl.b64 %rd521, %rd520, 10;
add.s64 %rd522, %rd438, %rd521;
add.s64 %rd523, %rd522, %rd436;
mul.wide.u32 %rd524, %r375, 2;
add.s64 %rd54, %rd523, %rd524;
ld.shared.u16 %r58, [%rd54];
add.s32 %r376, %r58, 1;
st.shared.u16 [%rd54], %r376;

	bfe.u32 %r330, %r331, %r151, %r152;

	bfe.u32 %r377, %r330, 3, 13;
cvt.u64.u32	%rd525, %r330;
and.b64 %rd526, %rd525, 7;
shl.b64 %rd527, %rd526, 10;
add.s64 %rd528, %rd438, %rd527;
add.s64 %rd529, %rd528, %rd436;
mul.wide.u32 %rd530, %r377, 2;
add.s64 %rd55, %rd529, %rd530;
ld.shared.u16 %r59, [%rd55];
add.s32 %r378, %r59, 1;
st.shared.u16 [%rd55], %r378;
bar.sync 0;
mul.lo.s64 %rd541, %rd40, 72;
add.s64 %rd543, %rd373, %rd541;
ld.shared.u64 %rd56, [%rd543+192];
ld.shared.u64 %rd57, [%rd543+184];
add.s64 %rd544, %rd56, %rd57;
ld.shared.u64 %rd58, [%rd543+200];
add.s64 %rd545, %rd544, %rd58;
ld.shared.u64 %rd59, [%rd543+208];
add.s64 %rd546, %rd545, %rd59;
ld.shared.u64 %rd60, [%rd543+216];
add.s64 %rd547, %rd546, %rd60;
ld.shared.u64 %rd61, [%rd543+224];
add.s64 %rd548, %rd547, %rd61;
ld.shared.u64 %rd62, [%rd543+232];
add.s64 %rd549, %rd548, %rd62;
ld.shared.u64 %rd63, [%rd543+240];
add.s64 %rd550, %rd549, %rd63;
ld.shared.u64 %rd551, [%rd543+248];
add.s64 %rd532, %rd550, %rd551;
mov.u32 %r380, 1;
mov.u32 %r389, 0;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd532; shfl.up.b32 lo|p, lo, %r380, %r389; shfl.up.b32 hi|p, hi, %r380, %r389; mov.b64 %rd531, {lo, hi}; @p add.u64 %rd531, %rd531, %rd532;}

	mov.u32 %r382, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd531; shfl.up.b32 lo|p, lo, %r382, %r389; shfl.up.b32 hi|p, hi, %r382, %r389; mov.b64 %rd533, {lo, hi}; @p add.u64 %rd533, %rd533, %rd531;}

	mov.u32 %r384, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd533; shfl.up.b32 lo|p, lo, %r384, %r389; shfl.up.b32 hi|p, hi, %r384, %r389; mov.b64 %rd535, {lo, hi}; @p add.u64 %rd535, %rd535, %rd533;}

	mov.u32 %r386, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd535; shfl.up.b32 lo|p, lo, %r386, %r389; shfl.up.b32 hi|p, hi, %r386, %r389; mov.b64 %rd537, {lo, hi}; @p add.u64 %rd537, %rd537, %rd535;}

	mov.u32 %r388, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd537; shfl.up.b32 lo|p, lo, %r388, %r389; shfl.up.b32 hi|p, hi, %r388, %r389; mov.b64 %rd539, {lo, hi}; @p add.u64 %rd539, %rd539, %rd537;}

	setp.ne.s32	%p82, %r379, 31;
@%p82 bra BB104_139;

st.shared.u64 [%rd39], %rd539;

BB104_139:
cvt.u16.u32	%rs121, %r275;
cvt.u16.u32	%rs122, %r279;
cvt.u16.u32	%rs123, %r283;
cvt.u16.u32	%rs124, %r287;
cvt.u16.u32	%rs125, %r291;
cvt.u16.u32	%rs126, %r295;
cvt.u16.u32	%rs127, %r299;
cvt.u16.u32	%rs128, %r303;
cvt.u16.u32	%rs129, %r307;
cvt.u16.u32	%rs130, %r311;
cvt.u16.u32	%rs131, %r315;
cvt.u16.u32	%rs132, %r319;
cvt.u16.u32	%rs133, %r323;
cvt.u16.u32	%rs134, %r327;
cvt.u16.u32	%rs135, %r331;
sub.s64 %rd66, %rd539, %rd532;
setp.lt.s32	%p1, %r10, 32;
and.b32 %r390, %r10, -32;
setp.eq.s32	%p2, %r390, 96;
setp.eq.s32	%p3, %r390, 64;
setp.eq.s32	%p4, %r390, 32;
bar.sync 0;
ld.shared.u64 %rd553, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+144];
selp.b64	%rd554, %rd553, 0, %p4;
add.s64 %rd555, %rd66, %rd554;
ld.shared.u64 %rd556, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+152];
add.s64 %rd557, %rd556, %rd553;
selp.b64	%rd558, %rd557, 0, %p3;
add.s64 %rd559, %rd555, %rd558;
ld.shared.u64 %rd560, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+160];
add.s64 %rd561, %rd557, %rd560;
selp.b64	%rd562, %rd561, 0, %p2;
add.s64 %rd563, %rd559, %rd562;
ld.shared.u64 %rd564, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+168];
add.s64 %rd565, %rd561, %rd564;
shl.b64 %rd566, %rd565, 16;
add.s64 %rd567, %rd566, %rd563;
shl.b64 %rd568, %rd565, 32;
add.s64 %rd569, %rd568, %rd567;
shl.b64 %rd570, %rd565, 48;
add.s64 %rd571, %rd570, %rd569;
add.s64 %rd572, %rd57, %rd571;
add.s64 %rd573, %rd572, %rd56;
add.s64 %rd574, %rd573, %rd58;
add.s64 %rd575, %rd574, %rd59;
add.s64 %rd576, %rd575, %rd60;
add.s64 %rd577, %rd576, %rd61;
add.s64 %rd578, %rd577, %rd62;
add.s64 %rd579, %rd578, %rd63;
mul.wide.s32 %rd580, %r10, 72;
add.s64 %rd581, %rd373, %rd580;
st.shared.u64 [%rd581+184], %rd571;
st.shared.u64 [%rd581+192], %rd572;
st.shared.u64 [%rd581+200], %rd573;
st.shared.u64 [%rd581+208], %rd574;
st.shared.u64 [%rd581+216], %rd575;
st.shared.u64 [%rd581+224], %rd576;
st.shared.u64 [%rd581+232], %rd577;
st.shared.u64 [%rd581+240], %rd578;
st.shared.u64 [%rd581+248], %rd579;
bar.sync 0;
ld.shared.u16 %r391, [%rd41];
add.s32 %r60, %r391, %r45;
ld.shared.u16 %r392, [%rd42];
add.s32 %r61, %r392, %r46;
ld.shared.u16 %r393, [%rd43];
add.s32 %r62, %r393, %r47;
ld.shared.u16 %r394, [%rd44];
add.s32 %r63, %r394, %r48;
ld.shared.u16 %r395, [%rd45];
add.s32 %r64, %r395, %r49;
ld.shared.u16 %r396, [%rd46];
add.s32 %r65, %r396, %r50;
ld.shared.u16 %r397, [%rd47];
add.s32 %r66, %r397, %r51;
ld.shared.u16 %r398, [%rd48];
add.s32 %r67, %r398, %r52;
ld.shared.u16 %r399, [%rd49];
add.s32 %r68, %r399, %r53;
ld.shared.u16 %r400, [%rd50];
add.s32 %r69, %r400, %r54;
ld.shared.u16 %r401, [%rd51];
add.s32 %r70, %r401, %r55;
ld.shared.u16 %r402, [%rd52];
add.s32 %r71, %r402, %r56;
ld.shared.u16 %r403, [%rd53];
add.s32 %r72, %r403, %r57;
ld.shared.u16 %r404, [%rd54];
add.s32 %r73, %r404, %r58;
ld.shared.u16 %r405, [%rd55];
add.s32 %r74, %r405, %r59;
@!%p1 bra BB104_141;
bra.uni BB104_140;

BB104_140:
and.b32 %r406, %r10, 7;
add.s32 %r407, %r406, 1;
shr.s32 %r408, %r10, 3;
mul.wide.u32 %rd582, %r407, 1024;
add.s64 %rd584, %rd373, %rd582;
mul.wide.s32 %rd585, %r408, 2;
add.s64 %rd586, %rd584, %rd585;
ld.shared.u16 %r926, [%rd586+184];

BB104_141:
@%p9 bra BB104_143;

mov.u32 %r919, 0;
mov.u32 %r918, 1;
setp.eq.s32	%p84, %r10, 0;

	shfl.up.b32 %r409, %r926, %r918, %r919;

	selp.b32	%r413, 0, %r409, %p84;
sub.s32 %r414, %r951, %r413;
mul.wide.u32 %rd587, %r10, 4;
add.s64 %rd589, %rd373, %rd587;
st.shared.u32 [%rd589], %r414;
add.s32 %r951, %r414, %r926;

BB104_143:
bar.sync 0;
mul.wide.u32 %rd590, %r60, 2;
add.s64 %rd592, %rd373, 136;
add.s64 %rd68, %rd592, %rd590;
st.shared.u16 [%rd68], %rs121;
mul.wide.u32 %rd593, %r61, 2;
add.s64 %rd69, %rd592, %rd593;
st.shared.u16 [%rd69], %rs122;
mul.wide.u32 %rd594, %r62, 2;
add.s64 %rd70, %rd592, %rd594;
st.shared.u16 [%rd70], %rs123;
mul.wide.u32 %rd595, %r63, 2;
add.s64 %rd71, %rd592, %rd595;
st.shared.u16 [%rd71], %rs124;
mul.wide.u32 %rd596, %r64, 2;
add.s64 %rd72, %rd592, %rd596;
st.shared.u16 [%rd72], %rs125;
mul.wide.u32 %rd597, %r65, 2;
add.s64 %rd73, %rd592, %rd597;
st.shared.u16 [%rd73], %rs126;
mul.wide.u32 %rd598, %r66, 2;
add.s64 %rd74, %rd592, %rd598;
st.shared.u16 [%rd74], %rs127;
mul.wide.u32 %rd599, %r67, 2;
add.s64 %rd75, %rd592, %rd599;
st.shared.u16 [%rd75], %rs128;
mul.wide.u32 %rd600, %r68, 2;
add.s64 %rd76, %rd592, %rd600;
st.shared.u16 [%rd76], %rs129;
mul.wide.u32 %rd601, %r69, 2;
add.s64 %rd77, %rd592, %rd601;
st.shared.u16 [%rd77], %rs130;
mul.wide.u32 %rd602, %r70, 2;
add.s64 %rd78, %rd592, %rd602;
st.shared.u16 [%rd78], %rs131;
mul.wide.u32 %rd603, %r71, 2;
add.s64 %rd79, %rd592, %rd603;
st.shared.u16 [%rd79], %rs132;
mul.wide.u32 %rd604, %r72, 2;
add.s64 %rd80, %rd592, %rd604;
st.shared.u16 [%rd80], %rs133;
mul.wide.u32 %rd605, %r73, 2;
add.s64 %rd81, %rd592, %rd605;
st.shared.u16 [%rd81], %rs134;
mul.wide.u32 %rd606, %r74, 2;
add.s64 %rd82, %rd592, %rd606;
st.shared.u16 [%rd82], %rs135;
bar.sync 0;
shl.b64 %rd607, %rd40, 1;
add.s64 %rd83, %rd373, %rd607;
ld.shared.u16 %r416, [%rd83+136];

	bfe.u32 %r415, %r416, %r151, %r152;

	shl.b32 %r475, %r415, 2;
cvt.u64.u32	%rd609, %r475;
and.b64 %rd610, %rd609, 262140;
add.s64 %rd611, %rd373, %rd610;
ld.shared.u32 %r476, [%rd611];
ld.shared.u16 %r420, [%rd83+392];

	bfe.u32 %r419, %r420, %r151, %r152;

	shl.b32 %r477, %r419, 2;
cvt.u64.u32	%rd612, %r477;
and.b64 %rd613, %rd612, 262140;
add.s64 %rd614, %rd373, %rd613;
ld.shared.u32 %r478, [%rd614];
ld.shared.u16 %r424, [%rd83+648];

	bfe.u32 %r423, %r424, %r151, %r152;

	shl.b32 %r479, %r423, 2;
cvt.u64.u32	%rd615, %r479;
and.b64 %rd616, %rd615, 262140;
add.s64 %rd617, %rd373, %rd616;
ld.shared.u32 %r480, [%rd617];
ld.shared.u16 %r428, [%rd83+904];

	bfe.u32 %r427, %r428, %r151, %r152;

	shl.b32 %r481, %r427, 2;
cvt.u64.u32	%rd618, %r481;
and.b64 %rd619, %rd618, 262140;
add.s64 %rd620, %rd373, %rd619;
ld.shared.u32 %r482, [%rd620];
ld.shared.u16 %r432, [%rd83+1160];

	bfe.u32 %r431, %r432, %r151, %r152;

	shl.b32 %r483, %r431, 2;
cvt.u64.u32	%rd621, %r483;
and.b64 %rd622, %rd621, 262140;
add.s64 %rd623, %rd373, %rd622;
ld.shared.u32 %r484, [%rd623];
ld.shared.u16 %r436, [%rd83+1416];

	bfe.u32 %r435, %r436, %r151, %r152;

	shl.b32 %r485, %r435, 2;
cvt.u64.u32	%rd624, %r485;
and.b64 %rd625, %rd624, 262140;
add.s64 %rd626, %rd373, %rd625;
ld.shared.u32 %r486, [%rd626];
ld.shared.u16 %r440, [%rd83+1672];

	bfe.u32 %r439, %r440, %r151, %r152;

	shl.b32 %r487, %r439, 2;
cvt.u64.u32	%rd627, %r487;
and.b64 %rd628, %rd627, 262140;
add.s64 %rd629, %rd373, %rd628;
ld.shared.u32 %r488, [%rd629];
ld.shared.u16 %r444, [%rd83+1928];

	bfe.u32 %r443, %r444, %r151, %r152;

	shl.b32 %r489, %r443, 2;
cvt.u64.u32	%rd630, %r489;
and.b64 %rd631, %rd630, 262140;
add.s64 %rd632, %rd373, %rd631;
ld.shared.u32 %r490, [%rd632];
ld.shared.u16 %r448, [%rd83+2184];

	bfe.u32 %r447, %r448, %r151, %r152;

	shl.b32 %r491, %r447, 2;
cvt.u64.u32	%rd633, %r491;
and.b64 %rd634, %rd633, 262140;
add.s64 %rd635, %rd373, %rd634;
ld.shared.u32 %r492, [%rd635];
ld.shared.u16 %r452, [%rd83+2440];

	bfe.u32 %r451, %r452, %r151, %r152;

	shl.b32 %r493, %r451, 2;
cvt.u64.u32	%rd636, %r493;
and.b64 %rd637, %rd636, 262140;
add.s64 %rd638, %rd373, %rd637;
ld.shared.u32 %r494, [%rd638];
ld.shared.u16 %r456, [%rd83+2696];

	bfe.u32 %r455, %r456, %r151, %r152;

	shl.b32 %r495, %r455, 2;
cvt.u64.u32	%rd639, %r495;
and.b64 %rd640, %rd639, 262140;
add.s64 %rd641, %rd373, %rd640;
ld.shared.u32 %r496, [%rd641];
ld.shared.u16 %r460, [%rd83+2952];

	bfe.u32 %r459, %r460, %r151, %r152;

	shl.b32 %r497, %r459, 2;
cvt.u64.u32	%rd642, %r497;
and.b64 %rd643, %rd642, 262140;
add.s64 %rd644, %rd373, %rd643;
ld.shared.u32 %r498, [%rd644];
ld.shared.u16 %r464, [%rd83+3208];

	bfe.u32 %r463, %r464, %r151, %r152;

	shl.b32 %r499, %r463, 2;
cvt.u64.u32	%rd645, %r499;
and.b64 %rd646, %rd645, 262140;
add.s64 %rd647, %rd373, %rd646;
ld.shared.u32 %r500, [%rd647];
ld.shared.u16 %r468, [%rd83+3464];

	bfe.u32 %r467, %r468, %r151, %r152;

	shl.b32 %r501, %r467, 2;
cvt.u64.u32	%rd648, %r501;
and.b64 %rd649, %rd648, 262140;
add.s64 %rd650, %rd373, %rd649;
ld.shared.u32 %r502, [%rd650];
ld.shared.u16 %r472, [%rd83+3720];

	bfe.u32 %r471, %r472, %r151, %r152;

	shl.b32 %r503, %r471, 2;
cvt.u64.u32	%rd651, %r503;
and.b64 %rd652, %rd651, 262140;
add.s64 %rd653, %rd373, %rd652;
ld.shared.u32 %r504, [%rd653];
xor.b32 %r505, %r472, 32768;
xor.b32 %r506, %r468, 32768;
xor.b32 %r507, %r464, 32768;
xor.b32 %r508, %r460, 32768;
xor.b32 %r509, %r456, 32768;
xor.b32 %r510, %r452, 32768;
xor.b32 %r511, %r448, 32768;
xor.b32 %r512, %r444, 32768;
xor.b32 %r513, %r440, 32768;
xor.b32 %r514, %r436, 32768;
xor.b32 %r515, %r432, 32768;
xor.b32 %r516, %r428, 32768;
xor.b32 %r517, %r424, 32768;
xor.b32 %r518, %r420, 32768;
xor.b32 %r519, %r416, 32768;
add.s32 %r520, %r10, %r476;
cvt.s64.s32	%rd84, %r520;
mul.wide.s32 %rd655, %r520, 2;
add.s64 %rd656, %rd2, %rd655;
st.global.u16 [%rd656], %r519;
add.s32 %r521, %r10, 128;
add.s32 %r522, %r521, %r478;
cvt.s64.s32	%rd85, %r522;
mul.wide.s32 %rd657, %r522, 2;
add.s64 %rd658, %rd2, %rd657;
st.global.u16 [%rd658], %r518;
add.s32 %r523, %r521, %r480;
add.s32 %r524, %r523, 128;
cvt.s64.s32	%rd86, %r524;
mul.wide.s32 %rd659, %r524, 2;
add.s64 %rd660, %rd2, %rd659;
st.global.u16 [%rd660], %r517;
add.s32 %r525, %r521, %r482;
add.s32 %r526, %r525, 256;
cvt.s64.s32	%rd87, %r526;
mul.wide.s32 %rd661, %r526, 2;
add.s64 %rd662, %rd2, %rd661;
st.global.u16 [%rd662], %r516;
add.s32 %r527, %r521, %r484;
add.s32 %r528, %r527, 384;
cvt.s64.s32	%rd88, %r528;
mul.wide.s32 %rd663, %r528, 2;
add.s64 %rd664, %rd2, %rd663;
st.global.u16 [%rd664], %r515;
add.s32 %r529, %r521, %r486;
add.s32 %r530, %r529, 512;
cvt.s64.s32	%rd89, %r530;
mul.wide.s32 %rd665, %r530, 2;
add.s64 %rd666, %rd2, %rd665;
st.global.u16 [%rd666], %r514;
add.s32 %r531, %r521, %r488;
add.s32 %r532, %r531, 640;
cvt.s64.s32	%rd90, %r532;
mul.wide.s32 %rd667, %r532, 2;
add.s64 %rd668, %rd2, %rd667;
st.global.u16 [%rd668], %r513;
add.s32 %r533, %r521, %r490;
add.s32 %r534, %r533, 768;
cvt.s64.s32	%rd91, %r534;
mul.wide.s32 %rd669, %r534, 2;
add.s64 %rd670, %rd2, %rd669;
st.global.u16 [%rd670], %r512;
add.s32 %r535, %r521, %r492;
add.s32 %r536, %r535, 896;
cvt.s64.s32	%rd92, %r536;
mul.wide.s32 %rd671, %r536, 2;
add.s64 %rd672, %rd2, %rd671;
st.global.u16 [%rd672], %r511;
add.s32 %r537, %r521, %r494;
add.s32 %r538, %r537, 1024;
cvt.s64.s32	%rd93, %r538;
mul.wide.s32 %rd673, %r538, 2;
add.s64 %rd674, %rd2, %rd673;
st.global.u16 [%rd674], %r510;
add.s32 %r539, %r521, %r496;
add.s32 %r540, %r539, 1152;
cvt.s64.s32	%rd94, %r540;
mul.wide.s32 %rd675, %r540, 2;
add.s64 %rd676, %rd2, %rd675;
st.global.u16 [%rd676], %r509;
add.s32 %r541, %r521, %r498;
add.s32 %r542, %r541, 1280;
cvt.s64.s32	%rd95, %r542;
mul.wide.s32 %rd677, %r542, 2;
add.s64 %rd678, %rd2, %rd677;
st.global.u16 [%rd678], %r508;
add.s32 %r543, %r521, %r500;
add.s32 %r544, %r543, 1408;
cvt.s64.s32	%rd96, %r544;
mul.wide.s32 %rd679, %r544, 2;
add.s64 %rd680, %rd2, %rd679;
st.global.u16 [%rd680], %r507;
add.s32 %r545, %r521, %r502;
add.s32 %r546, %r545, 1536;
cvt.s64.s32	%rd97, %r546;
mul.wide.s32 %rd681, %r546, 2;
add.s64 %rd682, %rd2, %rd681;
st.global.u16 [%rd682], %r506;
add.s32 %r547, %r521, %r504;
add.s32 %r548, %r547, 1664;
cvt.s64.s32	%rd98, %r548;
mul.wide.s32 %rd683, %r548, 2;
add.s64 %rd684, %rd2, %rd683;
st.global.u16 [%rd684], %r505;
bar.sync 0;
add.s64 %rd685, %rd144, %rd393;

	ld.global.nc.u16 %rs349, [%rd685];

	add.s64 %rd686, %rd144, %rd396;

	ld.global.nc.u16 %rs350, [%rd686];

	add.s64 %rd687, %rd144, %rd399;

	ld.global.nc.u16 %rs351, [%rd687];

	add.s64 %rd688, %rd144, %rd402;

	ld.global.nc.u16 %rs352, [%rd688];

	add.s64 %rd689, %rd144, %rd405;

	ld.global.nc.u16 %rs353, [%rd689];

	add.s64 %rd690, %rd144, %rd408;

	ld.global.nc.u16 %rs354, [%rd690];

	add.s64 %rd691, %rd144, %rd411;

	ld.global.nc.u16 %rs355, [%rd691];

	add.s64 %rd692, %rd144, %rd414;

	ld.global.nc.u16 %rs356, [%rd692];

	add.s64 %rd693, %rd144, %rd417;

	ld.global.nc.u16 %rs357, [%rd693];

	add.s64 %rd694, %rd144, %rd420;

	ld.global.nc.u16 %rs358, [%rd694];

	add.s64 %rd695, %rd144, %rd423;

	ld.global.nc.u16 %rs359, [%rd695];

	add.s64 %rd696, %rd144, %rd426;

	ld.global.nc.u16 %rs360, [%rd696];

	add.s64 %rd697, %rd144, %rd429;

	ld.global.nc.u16 %rs361, [%rd697];

	add.s64 %rd698, %rd144, %rd432;

	ld.global.nc.u16 %rs362, [%rd698];

	add.s64 %rd699, %rd144, %rd435;

	ld.global.nc.u16 %rs363, [%rd699];

	bar.sync 0;
st.shared.u16 [%rd68], %rs349;
st.shared.u16 [%rd69], %rs350;
st.shared.u16 [%rd70], %rs351;
st.shared.u16 [%rd71], %rs352;
st.shared.u16 [%rd72], %rs353;
st.shared.u16 [%rd73], %rs354;
st.shared.u16 [%rd74], %rs355;
st.shared.u16 [%rd75], %rs356;
st.shared.u16 [%rd76], %rs357;
st.shared.u16 [%rd77], %rs358;
st.shared.u16 [%rd78], %rs359;
st.shared.u16 [%rd79], %rs360;
st.shared.u16 [%rd80], %rs361;
st.shared.u16 [%rd81], %rs362;
st.shared.u16 [%rd82], %rs363;
bar.sync 0;
ld.shared.u16 %rs454, [%rd83+136];
ld.shared.u16 %rs455, [%rd83+392];
ld.shared.u16 %rs456, [%rd83+648];
ld.shared.u16 %rs457, [%rd83+904];
ld.shared.u16 %rs458, [%rd83+1160];
ld.shared.u16 %rs459, [%rd83+1416];
ld.shared.u16 %rs460, [%rd83+1672];
ld.shared.u16 %rs461, [%rd83+1928];
ld.shared.u16 %rs462, [%rd83+2184];
ld.shared.u16 %rs463, [%rd83+2440];
ld.shared.u16 %rs464, [%rd83+2696];
ld.shared.u16 %rs465, [%rd83+2952];
ld.shared.u16 %rs466, [%rd83+3208];
ld.shared.u16 %rs467, [%rd83+3464];
ld.shared.u16 %rs468, [%rd83+3720];
shl.b64 %rd747, %rd84, 1;
add.s64 %rd748, %rd1, %rd747;
st.global.u16 [%rd748], %rs454;
shl.b64 %rd749, %rd85, 1;
add.s64 %rd750, %rd1, %rd749;
st.global.u16 [%rd750], %rs455;
shl.b64 %rd751, %rd86, 1;
add.s64 %rd752, %rd1, %rd751;
st.global.u16 [%rd752], %rs456;
shl.b64 %rd753, %rd87, 1;
add.s64 %rd754, %rd1, %rd753;
st.global.u16 [%rd754], %rs457;
shl.b64 %rd755, %rd88, 1;
add.s64 %rd756, %rd1, %rd755;
st.global.u16 [%rd756], %rs458;
shl.b64 %rd757, %rd89, 1;
add.s64 %rd758, %rd1, %rd757;
st.global.u16 [%rd758], %rs459;
shl.b64 %rd759, %rd90, 1;
add.s64 %rd760, %rd1, %rd759;
st.global.u16 [%rd760], %rs460;
shl.b64 %rd761, %rd91, 1;
add.s64 %rd762, %rd1, %rd761;
st.global.u16 [%rd762], %rs461;
shl.b64 %rd763, %rd92, 1;
add.s64 %rd764, %rd1, %rd763;
st.global.u16 [%rd764], %rs462;
shl.b64 %rd765, %rd93, 1;
add.s64 %rd766, %rd1, %rd765;
st.global.u16 [%rd766], %rs463;
shl.b64 %rd767, %rd94, 1;
add.s64 %rd768, %rd1, %rd767;
st.global.u16 [%rd768], %rs464;
shl.b64 %rd769, %rd95, 1;
add.s64 %rd770, %rd1, %rd769;
st.global.u16 [%rd770], %rs465;
shl.b64 %rd771, %rd96, 1;
add.s64 %rd772, %rd1, %rd771;
st.global.u16 [%rd772], %rs466;
shl.b64 %rd773, %rd97, 1;
add.s64 %rd774, %rd1, %rd773;
st.global.u16 [%rd774], %rs467;
shl.b64 %rd775, %rd98, 1;
add.s64 %rd776, %rd1, %rd775;
st.global.u16 [%rd776], %rs468;
bar.sync 0;
add.s32 %r943, %r942, 1920;
setp.le.s32	%p85, %r943, %r925;
mov.u32 %r941, %r942;
@%p85 bra BB104_137;

BB104_144:
setp.le.s32	%p86, %r925, %r941;
@%p86 bra BB104_271;

sub.s32 %r82, %r925, %r941;
cvt.s64.s32	%rd99, %r941;
mad.lo.s32 %r83, %r10, -15, %r82;
mul.lo.s32 %r84, %r10, 15;
mov.u16 %rs364, -1;
setp.lt.s32	%p87, %r83, 1;
mov.u16 %rs453, %rs364;
@%p87 bra BB104_147;

cvt.s64.s32	%rd778, %r84;
add.s64 %rd779, %rd778, %rd99;
shl.b64 %rd780, %rd779, 1;
add.s64 %rd777, %rd142, %rd780;

	ld.global.nc.u16 %rs365, [%rd777];

	xor.b16 %rs181, %rs365, -32768;
mov.u16 %rs453, %rs181;

BB104_147:
mov.u16 %rs182, %rs453;
setp.lt.s32	%p88, %r83, 2;
mov.u16 %rs452, %rs364;
@%p88 bra BB104_149;

add.s32 %r564, %r84, 1;
cvt.s64.s32	%rd782, %r564;
add.s64 %rd783, %rd782, %rd99;
shl.b64 %rd784, %rd783, 1;
add.s64 %rd781, %rd142, %rd784;

	ld.global.nc.u16 %rs367, [%rd781];

	xor.b16 %rs452, %rs367, -32768;

BB104_149:
setp.lt.s32	%p89, %r83, 3;
mov.u16 %rs451, %rs364;
@%p89 bra BB104_151;

add.s32 %r565, %r84, 2;
cvt.s64.s32	%rd786, %r565;
add.s64 %rd787, %rd786, %rd99;
shl.b64 %rd788, %rd787, 1;
add.s64 %rd785, %rd142, %rd788;

	ld.global.nc.u16 %rs369, [%rd785];

	xor.b16 %rs451, %rs369, -32768;

BB104_151:
setp.lt.s32	%p90, %r83, 4;
mov.u16 %rs450, %rs364;
@%p90 bra BB104_153;

add.s32 %r566, %r84, 3;
cvt.s64.s32	%rd790, %r566;
add.s64 %rd791, %rd790, %rd99;
shl.b64 %rd792, %rd791, 1;
add.s64 %rd789, %rd142, %rd792;

	ld.global.nc.u16 %rs371, [%rd789];

	xor.b16 %rs450, %rs371, -32768;

BB104_153:
setp.lt.s32	%p91, %r83, 5;
mov.u16 %rs449, %rs364;
@%p91 bra BB104_155;

add.s32 %r567, %r84, 4;
cvt.s64.s32	%rd794, %r567;
add.s64 %rd795, %rd794, %rd99;
shl.b64 %rd796, %rd795, 1;
add.s64 %rd793, %rd142, %rd796;

	ld.global.nc.u16 %rs373, [%rd793];

	xor.b16 %rs449, %rs373, -32768;

BB104_155:
setp.lt.s32	%p92, %r83, 6;
mov.u16 %rs448, %rs364;
@%p92 bra BB104_157;

add.s32 %r568, %r84, 5;
cvt.s64.s32	%rd798, %r568;
add.s64 %rd799, %rd798, %rd99;
shl.b64 %rd800, %rd799, 1;
add.s64 %rd797, %rd142, %rd800;

	ld.global.nc.u16 %rs375, [%rd797];

	xor.b16 %rs448, %rs375, -32768;

BB104_157:
setp.lt.s32	%p93, %r83, 7;
mov.u16 %rs447, %rs364;
@%p93 bra BB104_159;

add.s32 %r569, %r84, 6;
cvt.s64.s32	%rd802, %r569;
add.s64 %rd803, %rd802, %rd99;
shl.b64 %rd804, %rd803, 1;
add.s64 %rd801, %rd142, %rd804;

	ld.global.nc.u16 %rs377, [%rd801];

	xor.b16 %rs447, %rs377, -32768;

BB104_159:
setp.lt.s32	%p94, %r83, 8;
mov.u16 %rs446, %rs364;
@%p94 bra BB104_161;

add.s32 %r570, %r84, 7;
cvt.s64.s32	%rd806, %r570;
add.s64 %rd807, %rd806, %rd99;
shl.b64 %rd808, %rd807, 1;
add.s64 %rd805, %rd142, %rd808;

	ld.global.nc.u16 %rs379, [%rd805];

	xor.b16 %rs446, %rs379, -32768;

BB104_161:
setp.lt.s32	%p95, %r83, 9;
mov.u16 %rs445, %rs364;
@%p95 bra BB104_163;

add.s32 %r571, %r84, 8;
cvt.s64.s32	%rd810, %r571;
add.s64 %rd811, %rd810, %rd99;
shl.b64 %rd812, %rd811, 1;
add.s64 %rd809, %rd142, %rd812;

	ld.global.nc.u16 %rs381, [%rd809];

	xor.b16 %rs445, %rs381, -32768;

BB104_163:
setp.lt.s32	%p96, %r83, 10;
mov.u16 %rs444, %rs364;
@%p96 bra BB104_165;

add.s32 %r572, %r84, 9;
cvt.s64.s32	%rd814, %r572;
add.s64 %rd815, %rd814, %rd99;
shl.b64 %rd816, %rd815, 1;
add.s64 %rd813, %rd142, %rd816;

	ld.global.nc.u16 %rs383, [%rd813];

	xor.b16 %rs444, %rs383, -32768;

BB104_165:
setp.lt.s32	%p97, %r83, 11;
mov.u16 %rs443, %rs364;
@%p97 bra BB104_167;

add.s32 %r573, %r84, 10;
cvt.s64.s32	%rd818, %r573;
add.s64 %rd819, %rd818, %rd99;
shl.b64 %rd820, %rd819, 1;
add.s64 %rd817, %rd142, %rd820;

	ld.global.nc.u16 %rs385, [%rd817];

	xor.b16 %rs443, %rs385, -32768;

BB104_167:
setp.lt.s32	%p98, %r83, 12;
mov.u16 %rs442, %rs364;
@%p98 bra BB104_169;

add.s32 %r574, %r84, 11;
cvt.s64.s32	%rd822, %r574;
add.s64 %rd823, %rd822, %rd99;
shl.b64 %rd824, %rd823, 1;
add.s64 %rd821, %rd142, %rd824;

	ld.global.nc.u16 %rs387, [%rd821];

	xor.b16 %rs442, %rs387, -32768;

BB104_169:
setp.lt.s32	%p99, %r83, 13;
mov.u16 %rs441, %rs364;
@%p99 bra BB104_171;

add.s32 %r575, %r84, 12;
cvt.s64.s32	%rd826, %r575;
add.s64 %rd827, %rd826, %rd99;
shl.b64 %rd828, %rd827, 1;
add.s64 %rd825, %rd142, %rd828;

	ld.global.nc.u16 %rs389, [%rd825];

	xor.b16 %rs441, %rs389, -32768;

BB104_171:
setp.lt.s32	%p100, %r83, 14;
mov.u16 %rs440, %rs364;
@%p100 bra BB104_173;

add.s32 %r576, %r84, 13;
cvt.s64.s32	%rd830, %r576;
add.s64 %rd831, %rd830, %rd99;
shl.b64 %rd832, %rd831, 1;
add.s64 %rd829, %rd142, %rd832;

	ld.global.nc.u16 %rs391, [%rd829];

	xor.b16 %rs440, %rs391, -32768;

BB104_173:
setp.lt.s32	%p101, %r83, 15;
mov.u16 %rs439, %rs364;
@%p101 bra BB104_175;

add.s32 %r577, %r84, 14;
cvt.s64.s32	%rd834, %r577;
add.s64 %rd835, %rd834, %rd99;
shl.b64 %rd836, %rd835, 1;
add.s64 %rd833, %rd142, %rd836;

	ld.global.nc.u16 %rs393, [%rd833];

	xor.b16 %rs439, %rs393, -32768;

BB104_175:
bar.sync 0;
cvt.s64.s32	%rd100, %r10;
mul.wide.s32 %rd837, %r10, 8;
mov.u64 %rd838, _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage;
add.s64 %rd839, %rd838, 184;
add.s64 %rd840, %rd839, %rd837;
mov.u64 %rd841, 0;
st.shared.u64 [%rd840], %rd841;
st.shared.u64 [%rd840+1024], %rd841;
st.shared.u64 [%rd840+2048], %rd841;
st.shared.u64 [%rd840+3072], %rd841;
st.shared.u64 [%rd840+4096], %rd841;
st.shared.u64 [%rd840+5120], %rd841;
st.shared.u64 [%rd840+6144], %rd841;
st.shared.u64 [%rd840+7168], %rd841;
st.shared.u64 [%rd840+8192], %rd841;
cvt.u32.u16	%r579, %rs182;

	bfe.u32 %r578, %r579, %r151, %r152;

	bfe.u32 %r638, %r578, 3, 13;
cvt.u64.u32	%rd842, %r578;
and.b64 %rd843, %rd842, 7;
shl.b64 %rd844, %rd843, 10;
add.s64 %rd845, %rd839, %rd844;
add.s64 %rd846, %rd845, %rd837;
mul.wide.u32 %rd847, %r638, 2;
add.s64 %rd101, %rd846, %rd847;
ld.shared.u16 %r85, [%rd101];
add.s32 %r639, %r85, 1;
st.shared.u16 [%rd101], %r639;
cvt.u32.u16	%r583, %rs452;

	bfe.u32 %r582, %r583, %r151, %r152;

	bfe.u32 %r640, %r582, 3, 13;
cvt.u64.u32	%rd848, %r582;
and.b64 %rd849, %rd848, 7;
shl.b64 %rd850, %rd849, 10;
add.s64 %rd851, %rd839, %rd850;
add.s64 %rd852, %rd851, %rd837;
mul.wide.u32 %rd853, %r640, 2;
add.s64 %rd102, %rd852, %rd853;
ld.shared.u16 %r86, [%rd102];
add.s32 %r641, %r86, 1;
st.shared.u16 [%rd102], %r641;
cvt.u32.u16	%r587, %rs451;

	bfe.u32 %r586, %r587, %r151, %r152;

	bfe.u32 %r642, %r586, 3, 13;
cvt.u64.u32	%rd854, %r586;
and.b64 %rd855, %rd854, 7;
shl.b64 %rd856, %rd855, 10;
add.s64 %rd857, %rd839, %rd856;
add.s64 %rd858, %rd857, %rd837;
mul.wide.u32 %rd859, %r642, 2;
add.s64 %rd103, %rd858, %rd859;
ld.shared.u16 %r87, [%rd103];
add.s32 %r643, %r87, 1;
st.shared.u16 [%rd103], %r643;
cvt.u32.u16	%r591, %rs450;

	bfe.u32 %r590, %r591, %r151, %r152;

	bfe.u32 %r644, %r590, 3, 13;
cvt.u64.u32	%rd860, %r590;
and.b64 %rd861, %rd860, 7;
shl.b64 %rd862, %rd861, 10;
add.s64 %rd863, %rd839, %rd862;
add.s64 %rd864, %rd863, %rd837;
mul.wide.u32 %rd865, %r644, 2;
add.s64 %rd104, %rd864, %rd865;
ld.shared.u16 %r88, [%rd104];
add.s32 %r645, %r88, 1;
st.shared.u16 [%rd104], %r645;
cvt.u32.u16	%r595, %rs449;

	bfe.u32 %r594, %r595, %r151, %r152;

	bfe.u32 %r646, %r594, 3, 13;
cvt.u64.u32	%rd866, %r594;
and.b64 %rd867, %rd866, 7;
shl.b64 %rd868, %rd867, 10;
add.s64 %rd869, %rd839, %rd868;
add.s64 %rd870, %rd869, %rd837;
mul.wide.u32 %rd871, %r646, 2;
add.s64 %rd105, %rd870, %rd871;
ld.shared.u16 %r89, [%rd105];
add.s32 %r647, %r89, 1;
st.shared.u16 [%rd105], %r647;
cvt.u32.u16	%r599, %rs448;

	bfe.u32 %r598, %r599, %r151, %r152;

	bfe.u32 %r648, %r598, 3, 13;
cvt.u64.u32	%rd872, %r598;
and.b64 %rd873, %rd872, 7;
shl.b64 %rd874, %rd873, 10;
add.s64 %rd875, %rd839, %rd874;
add.s64 %rd876, %rd875, %rd837;
mul.wide.u32 %rd877, %r648, 2;
add.s64 %rd106, %rd876, %rd877;
ld.shared.u16 %r90, [%rd106];
add.s32 %r649, %r90, 1;
st.shared.u16 [%rd106], %r649;
cvt.u32.u16	%r603, %rs447;

	bfe.u32 %r602, %r603, %r151, %r152;

	bfe.u32 %r650, %r602, 3, 13;
cvt.u64.u32	%rd878, %r602;
and.b64 %rd879, %rd878, 7;
shl.b64 %rd880, %rd879, 10;
add.s64 %rd881, %rd839, %rd880;
add.s64 %rd882, %rd881, %rd837;
mul.wide.u32 %rd883, %r650, 2;
add.s64 %rd107, %rd882, %rd883;
ld.shared.u16 %r91, [%rd107];
add.s32 %r651, %r91, 1;
st.shared.u16 [%rd107], %r651;
cvt.u32.u16	%r607, %rs446;

	bfe.u32 %r606, %r607, %r151, %r152;

	bfe.u32 %r652, %r606, 3, 13;
cvt.u64.u32	%rd884, %r606;
and.b64 %rd885, %rd884, 7;
shl.b64 %rd886, %rd885, 10;
add.s64 %rd887, %rd839, %rd886;
add.s64 %rd888, %rd887, %rd837;
mul.wide.u32 %rd889, %r652, 2;
add.s64 %rd108, %rd888, %rd889;
ld.shared.u16 %r92, [%rd108];
add.s32 %r653, %r92, 1;
st.shared.u16 [%rd108], %r653;
cvt.u32.u16	%r611, %rs445;

	bfe.u32 %r610, %r611, %r151, %r152;

	bfe.u32 %r654, %r610, 3, 13;
cvt.u64.u32	%rd890, %r610;
and.b64 %rd891, %rd890, 7;
shl.b64 %rd892, %rd891, 10;
add.s64 %rd893, %rd839, %rd892;
add.s64 %rd894, %rd893, %rd837;
mul.wide.u32 %rd895, %r654, 2;
add.s64 %rd109, %rd894, %rd895;
ld.shared.u16 %r93, [%rd109];
add.s32 %r655, %r93, 1;
st.shared.u16 [%rd109], %r655;
cvt.u32.u16	%r615, %rs444;

	bfe.u32 %r614, %r615, %r151, %r152;

	bfe.u32 %r656, %r614, 3, 13;
cvt.u64.u32	%rd896, %r614;
and.b64 %rd897, %rd896, 7;
shl.b64 %rd898, %rd897, 10;
add.s64 %rd899, %rd839, %rd898;
add.s64 %rd900, %rd899, %rd837;
mul.wide.u32 %rd901, %r656, 2;
add.s64 %rd110, %rd900, %rd901;
ld.shared.u16 %r94, [%rd110];
add.s32 %r657, %r94, 1;
st.shared.u16 [%rd110], %r657;
cvt.u32.u16	%r619, %rs443;

	bfe.u32 %r618, %r619, %r151, %r152;

	bfe.u32 %r658, %r618, 3, 13;
cvt.u64.u32	%rd902, %r618;
and.b64 %rd903, %rd902, 7;
shl.b64 %rd904, %rd903, 10;
add.s64 %rd905, %rd839, %rd904;
add.s64 %rd906, %rd905, %rd837;
mul.wide.u32 %rd907, %r658, 2;
add.s64 %rd111, %rd906, %rd907;
ld.shared.u16 %r95, [%rd111];
add.s32 %r659, %r95, 1;
st.shared.u16 [%rd111], %r659;
cvt.u32.u16	%r623, %rs442;

	bfe.u32 %r622, %r623, %r151, %r152;

	bfe.u32 %r660, %r622, 3, 13;
cvt.u64.u32	%rd908, %r622;
and.b64 %rd909, %rd908, 7;
shl.b64 %rd910, %rd909, 10;
add.s64 %rd911, %rd839, %rd910;
add.s64 %rd912, %rd911, %rd837;
mul.wide.u32 %rd913, %r660, 2;
add.s64 %rd112, %rd912, %rd913;
ld.shared.u16 %r96, [%rd112];
add.s32 %r661, %r96, 1;
st.shared.u16 [%rd112], %r661;
cvt.u32.u16	%r627, %rs441;

	bfe.u32 %r626, %r627, %r151, %r152;

	bfe.u32 %r662, %r626, 3, 13;
cvt.u64.u32	%rd914, %r626;
and.b64 %rd915, %rd914, 7;
shl.b64 %rd916, %rd915, 10;
add.s64 %rd917, %rd839, %rd916;
add.s64 %rd918, %rd917, %rd837;
mul.wide.u32 %rd919, %r662, 2;
add.s64 %rd113, %rd918, %rd919;
ld.shared.u16 %r97, [%rd113];
add.s32 %r663, %r97, 1;
st.shared.u16 [%rd113], %r663;
cvt.u32.u16	%r631, %rs440;

	bfe.u32 %r630, %r631, %r151, %r152;

	bfe.u32 %r664, %r630, 3, 13;
cvt.u64.u32	%rd920, %r630;
and.b64 %rd921, %rd920, 7;
shl.b64 %rd922, %rd921, 10;
add.s64 %rd923, %rd839, %rd922;
add.s64 %rd924, %rd923, %rd837;
mul.wide.u32 %rd925, %r664, 2;
add.s64 %rd114, %rd924, %rd925;
ld.shared.u16 %r98, [%rd114];
add.s32 %r665, %r98, 1;
st.shared.u16 [%rd114], %r665;
cvt.u32.u16	%r635, %rs439;

	bfe.u32 %r634, %r635, %r151, %r152;

	bfe.u32 %r666, %r634, 3, 13;
cvt.u64.u32	%rd926, %r634;
and.b64 %rd927, %rd926, 7;
shl.b64 %rd928, %rd927, 10;
add.s64 %rd929, %rd839, %rd928;
add.s64 %rd930, %rd929, %rd837;
mul.wide.u32 %rd931, %r666, 2;
add.s64 %rd115, %rd930, %rd931;
ld.shared.u16 %r99, [%rd115];
add.s32 %r667, %r99, 1;
st.shared.u16 [%rd115], %r667;
bar.sync 0;
mul.lo.s64 %rd942, %rd100, 72;
add.s64 %rd944, %rd838, %rd942;
ld.shared.u64 %rd116, [%rd944+192];
ld.shared.u64 %rd117, [%rd944+184];
add.s64 %rd945, %rd116, %rd117;
ld.shared.u64 %rd118, [%rd944+200];
add.s64 %rd946, %rd945, %rd118;
ld.shared.u64 %rd119, [%rd944+208];
add.s64 %rd947, %rd946, %rd119;
ld.shared.u64 %rd120, [%rd944+216];
add.s64 %rd948, %rd947, %rd120;
ld.shared.u64 %rd121, [%rd944+224];
add.s64 %rd949, %rd948, %rd121;
ld.shared.u64 %rd122, [%rd944+232];
add.s64 %rd950, %rd949, %rd122;
ld.shared.u64 %rd123, [%rd944+240];
add.s64 %rd951, %rd950, %rd123;
ld.shared.u64 %rd952, [%rd944+248];
add.s64 %rd933, %rd951, %rd952;

	mov.u32 %r668, %laneid;

	mov.u32 %r669, 1;
mov.u32 %r678, 0;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd933; shfl.up.b32 lo|p, lo, %r669, %r678; shfl.up.b32 hi|p, hi, %r669, %r678; mov.b64 %rd932, {lo, hi}; @p add.u64 %rd932, %rd932, %rd933;}

	mov.u32 %r671, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd932; shfl.up.b32 lo|p, lo, %r671, %r678; shfl.up.b32 hi|p, hi, %r671, %r678; mov.b64 %rd934, {lo, hi}; @p add.u64 %rd934, %rd934, %rd932;}

	mov.u32 %r673, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd934; shfl.up.b32 lo|p, lo, %r673, %r678; shfl.up.b32 hi|p, hi, %r673, %r678; mov.b64 %rd936, {lo, hi}; @p add.u64 %rd936, %rd936, %rd934;}

	mov.u32 %r675, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd936; shfl.up.b32 lo|p, lo, %r675, %r678; shfl.up.b32 hi|p, hi, %r675, %r678; mov.b64 %rd938, {lo, hi}; @p add.u64 %rd938, %rd938, %rd936;}

	mov.u32 %r677, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd938; shfl.up.b32 lo|p, lo, %r677, %r678; shfl.up.b32 hi|p, hi, %r677, %r678; mov.b64 %rd940, {lo, hi}; @p add.u64 %rd940, %rd940, %rd938;}

	setp.ne.s32	%p102, %r668, 31;
@%p102 bra BB104_177;

shr.s32 %r680, %r10, 31;
shr.u32 %r681, %r680, 27;
add.s32 %r682, %r10, %r681;
shr.s32 %r683, %r682, 5;
mul.wide.s32 %rd953, %r683, 8;
add.s64 %rd955, %rd838, %rd953;
st.shared.u64 [%rd955+144], %rd940;

BB104_177:
sub.s64 %rd126, %rd940, %rd933;
bar.sync 0;
and.b32 %r684, %r10, -32;
setp.eq.s32	%p103, %r684, 32;
ld.shared.u64 %rd957, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+144];
selp.b64	%rd958, %rd957, 0, %p103;
add.s64 %rd959, %rd126, %rd958;
ld.shared.u64 %rd960, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+152];
add.s64 %rd961, %rd960, %rd957;
setp.eq.s32	%p104, %r684, 64;
selp.b64	%rd962, %rd961, 0, %p104;
add.s64 %rd963, %rd959, %rd962;
ld.shared.u64 %rd964, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+160];
add.s64 %rd965, %rd961, %rd964;
setp.eq.s32	%p105, %r684, 96;
selp.b64	%rd966, %rd965, 0, %p105;
add.s64 %rd967, %rd963, %rd966;
ld.shared.u64 %rd968, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+168];
add.s64 %rd969, %rd965, %rd968;
shl.b64 %rd970, %rd969, 16;
add.s64 %rd971, %rd970, %rd967;
shl.b64 %rd972, %rd969, 32;
add.s64 %rd973, %rd972, %rd971;
shl.b64 %rd974, %rd969, 48;
add.s64 %rd975, %rd974, %rd973;
add.s64 %rd976, %rd117, %rd975;
add.s64 %rd977, %rd976, %rd116;
add.s64 %rd978, %rd977, %rd118;
add.s64 %rd979, %rd978, %rd119;
add.s64 %rd980, %rd979, %rd120;
add.s64 %rd981, %rd980, %rd121;
add.s64 %rd982, %rd981, %rd122;
add.s64 %rd983, %rd982, %rd123;
mul.wide.s32 %rd984, %r10, 72;
add.s64 %rd985, %rd838, %rd984;
st.shared.u64 [%rd985+184], %rd975;
st.shared.u64 [%rd985+192], %rd976;
st.shared.u64 [%rd985+200], %rd977;
st.shared.u64 [%rd985+208], %rd978;
st.shared.u64 [%rd985+216], %rd979;
st.shared.u64 [%rd985+224], %rd980;
st.shared.u64 [%rd985+232], %rd981;
st.shared.u64 [%rd985+240], %rd982;
st.shared.u64 [%rd985+248], %rd983;
bar.sync 0;
ld.shared.u16 %r686, [%rd101];
add.s32 %r101, %r686, %r85;
ld.shared.u16 %r687, [%rd102];
add.s32 %r102, %r687, %r86;
ld.shared.u16 %r688, [%rd103];
add.s32 %r103, %r688, %r87;
ld.shared.u16 %r689, [%rd104];
add.s32 %r104, %r689, %r88;
ld.shared.u16 %r690, [%rd105];
add.s32 %r105, %r690, %r89;
ld.shared.u16 %r691, [%rd106];
add.s32 %r106, %r691, %r90;
ld.shared.u16 %r692, [%rd107];
add.s32 %r107, %r692, %r91;
ld.shared.u16 %r693, [%rd108];
add.s32 %r108, %r693, %r92;
ld.shared.u16 %r694, [%rd109];
add.s32 %r109, %r694, %r93;
ld.shared.u16 %r695, [%rd110];
add.s32 %r110, %r695, %r94;
ld.shared.u16 %r696, [%rd111];
add.s32 %r111, %r696, %r95;
ld.shared.u16 %r697, [%rd112];
add.s32 %r112, %r697, %r96;
ld.shared.u16 %r698, [%rd113];
add.s32 %r113, %r698, %r97;
ld.shared.u16 %r699, [%rd114];
add.s32 %r114, %r699, %r98;
ld.shared.u16 %r700, [%rd115];
add.s32 %r115, %r700, %r99;
setp.gt.s32	%p106, %r10, 31;
@%p106 bra BB104_179;

and.b32 %r702, %r10, 7;
shr.s32 %r703, %r10, 3;
add.s32 %r704, %r702, 1;
mul.wide.u32 %rd986, %r704, 1024;
add.s64 %rd988, %rd838, %rd986;
mul.wide.s32 %rd989, %r703, 2;
add.s64 %rd990, %rd988, %rd989;
ld.shared.u16 %r952, [%rd990+184];

BB104_179:
@%p9 bra BB104_181;

mov.u32 %r924, 0;
mov.u32 %r923, 1;

	shfl.up.b32 %r706, %r952, %r923, %r924;

	setp.eq.s32	%p108, %r10, 0;
selp.b32	%r711, 0, %r706, %p108;
sub.s32 %r712, %r951, %r711;
mul.wide.u32 %rd991, %r10, 4;
add.s64 %rd993, %rd838, %rd991;
st.shared.u32 [%rd993], %r712;

BB104_181:
bar.sync 0;
mul.wide.u32 %rd994, %r101, 2;
add.s64 %rd996, %rd838, 136;
add.s64 %rd127, %rd996, %rd994;
st.shared.u16 [%rd127], %rs182;
mul.wide.u32 %rd997, %r102, 2;
add.s64 %rd128, %rd996, %rd997;
st.shared.u16 [%rd128], %rs452;
mul.wide.u32 %rd998, %r103, 2;
add.s64 %rd129, %rd996, %rd998;
st.shared.u16 [%rd129], %rs451;
mul.wide.u32 %rd999, %r104, 2;
add.s64 %rd130, %rd996, %rd999;
st.shared.u16 [%rd130], %rs450;
mul.wide.u32 %rd1000, %r105, 2;
add.s64 %rd131, %rd996, %rd1000;
st.shared.u16 [%rd131], %rs449;
mul.wide.u32 %rd1001, %r106, 2;
add.s64 %rd132, %rd996, %rd1001;
st.shared.u16 [%rd132], %rs448;
mul.wide.u32 %rd1002, %r107, 2;
add.s64 %rd133, %rd996, %rd1002;
st.shared.u16 [%rd133], %rs447;
mul.wide.u32 %rd1003, %r108, 2;
add.s64 %rd134, %rd996, %rd1003;
st.shared.u16 [%rd134], %rs446;
mul.wide.u32 %rd1004, %r109, 2;
add.s64 %rd135, %rd996, %rd1004;
st.shared.u16 [%rd135], %rs445;
mul.wide.u32 %rd1005, %r110, 2;
add.s64 %rd136, %rd996, %rd1005;
st.shared.u16 [%rd136], %rs444;
mul.wide.u32 %rd1006, %r111, 2;
add.s64 %rd137, %rd996, %rd1006;
st.shared.u16 [%rd137], %rs443;
mul.wide.u32 %rd1007, %r112, 2;
add.s64 %rd138, %rd996, %rd1007;
st.shared.u16 [%rd138], %rs442;
mul.wide.u32 %rd1008, %r113, 2;
add.s64 %rd139, %rd996, %rd1008;
st.shared.u16 [%rd139], %rs441;
mul.wide.u32 %rd1009, %r114, 2;
add.s64 %rd140, %rd996, %rd1009;
st.shared.u16 [%rd140], %rs440;
mul.wide.u32 %rd1010, %r115, 2;
add.s64 %rd141, %rd996, %rd1010;
st.shared.u16 [%rd141], %rs439;
bar.sync 0;
ld.param.u32 %r921, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7];
ld.param.u32 %r920, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE18PtxDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6];
mul.wide.s32 %rd1011, %r10, 2;
add.s64 %rd1013, %rd838, %rd1011;
add.s32 %r118, %r10, 128;
ld.shared.u16 %r714, [%rd1013+136];

	bfe.u32 %r713, %r714, %r920, %r921;

	shl.b32 %r774, %r713, 2;
cvt.u64.u32	%rd1014, %r774;
and.b64 %rd1015, %rd1014, 262140;
add.s64 %rd1016, %rd838, %rd1015;
ld.shared.u32 %r120, [%rd1016];
ld.shared.u16 %r718, [%rd1013+392];

	bfe.u32 %r717, %r718, %r920, %r921;

	shl.b32 %r775, %r717, 2;
cvt.u64.u32	%rd1017, %r775;
and.b64 %rd1018, %rd1017, 262140;
add.s64 %rd1019, %rd838, %rd1018;
ld.shared.u32 %r122, [%rd1019];
ld.shared.u16 %r722, [%rd1013+648];

	bfe.u32 %r721, %r722, %r920, %r921;

	shl.b32 %r776, %r721, 2;
cvt.u64.u32	%rd1020, %r776;
and.b64 %rd1021, %rd1020, 262140;
add.s64 %rd1022, %rd838, %rd1021;
ld.shared.u32 %r124, [%rd1022];
ld.shared.u16 %r726, [%rd1013+904];

	bfe.u32 %r725, %r726, %r920, %r921;

	shl.b32 %r777, %r725, 2;
cvt.u64.u32	%rd1023, %r777;
and.b64 %rd1024, %rd1023, 262140;
add.s64 %rd1025, %rd838, %rd1024;
ld.shared.u32 %r126, [%rd1025];
ld.shared.u16 %r730, [%rd1013+1160];

	bfe.u32 %r729, %r730, %r920, %r921;

	shl.b32 %r778, %r729, 2;
cvt.u64.u32	%rd1026, %r778;
and.b64 %rd1027, %rd1026, 262140;
add.s64 %rd1028, %rd838, %rd1027;
ld.shared.u32 %r128, [%rd1028];
ld.shared.u16 %r734, [%rd1013+1416];

	bfe.u32 %r733, %r734, %r920, %r921;

	shl.b32 %r779, %r733, 2;
cvt.u64.u32	%rd1029, %r779;
and.b64 %rd1030, %rd1029, 262140;
add.s64 %rd1031, %rd838, %rd1030;
ld.shared.u32 %r130, [%rd1031];
ld.shared.u16 %r738, [%rd1013+1672];

	bfe.u32 %r737, %r738, %r920, %r921;

	shl.b32 %r780, %r737, 2;
cvt.u64.u32	%rd1032, %r780;
and.b64 %rd1033, %rd1032, 262140;
add.s64 %rd1034, %rd838, %rd1033;
ld.shared.u32 %r132, [%rd1034];
ld.shared.u16 %r742, [%rd1013+1928];

	bfe.u32 %r741, %r742, %r920, %r921;

	shl.b32 %r781, %r741, 2;
cvt.u64.u32	%rd1035, %r781;
and.b64 %rd1036, %rd1035, 262140;
add.s64 %rd1037, %rd838, %rd1036;
ld.shared.u32 %r134, [%rd1037];
ld.shared.u16 %r746, [%rd1013+2184];

	bfe.u32 %r745, %r746, %r920, %r921;

	shl.b32 %r782, %r745, 2;
cvt.u64.u32	%rd1038, %r782;
and.b64 %rd1039, %rd1038, 262140;
add.s64 %rd1040, %rd838, %rd1039;
ld.shared.u32 %r136, [%rd1040];
ld.shared.u16 %r750, [%rd1013+2440];

	bfe.u32 %r749, %r750, %r920, %r921;

	shl.b32 %r783, %r749, 2;
cvt.u64.u32	%rd1041, %r783;
and.b64 %rd1042, %rd1041, 262140;
add.s64 %rd1043, %rd838, %rd1042;
ld.shared.u32 %r138, [%rd1043];
ld.shared.u16 %r754, [%rd1013+2696];

	bfe.u32 %r753, %r754, %r920, %r921;

	shl.b32 %r784, %r753, 2;
cvt.u64.u32	%rd1044, %r784;
and.b64 %rd1045, %rd1044, 262140;
add.s64 %rd1046, %rd838, %rd1045;
ld.shared.u32 %r140, [%rd1046];
ld.shared.u16 %r758, [%rd1013+2952];

	bfe.u32 %r757, %r758, %r920, %r921;

	shl.b32 %r785, %r757, 2;
cvt.u64.u32	%rd1047, %r785;
and.b64 %rd1048, %rd1047, 262140;
add.s64 %rd1049, %rd838, %rd1048;
ld.shared.u32 %r142, [%rd1049];
ld.shared.u16 %r762, [%rd1013+3208];

	bfe.u32 %r761, %r762, %r920, %r921;

	shl.b32 %r786, %r761, 2;
cvt.u64.u32	%rd1050, %r786;
and.b64 %rd1051, %rd1050, 262140;
add.s64 %rd1052, %rd838, %rd1051;
ld.shared.u32 %r144, [%rd1052];
ld.shared.u16 %r766, [%rd1013+3464];

	bfe.u32 %r765, %r766, %r920, %r921;

	shl.b32 %r787, %r765, 2;
cvt.u64.u32	%rd1053, %r787;
and.b64 %rd1054, %rd1053, 262140;
add.s64 %rd1055, %rd838, %rd1054;
ld.shared.u32 %r146, [%rd1055];
ld.shared.u16 %r770, [%rd1013+3720];

	bfe.u32 %r769, %r770, %r920, %r921;

	shl.b32 %r788, %r769, 2;
cvt.u64.u32	%rd1056, %r788;
and.b64 %rd1057, %rd1056, 262140;
add.s64 %rd1058, %rd838, %rd1057;
ld.shared.u32 %r148, [%rd1058];
setp.ge.s32	%p109, %r10, %r82;
@%p109 bra BB104_183;

xor.b32 %r789, %r714, 32768;
add.s32 %r791, %r10, %r120;
mul.wide.s32 %rd1060, %r791, 2;
add.s64 %rd1061, %rd2, %rd1060;
st.global.u16 [%rd1061], %r789;

BB104_183:
setp.ge.s32	%p110, %r118, %r82;
@%p110 bra BB104_185;

xor.b32 %r792, %r718, 32768;
add.s32 %r793, %r118, %r122;
mul.wide.s32 %rd1063, %r793, 2;
add.s64 %rd1064, %rd2, %rd1063;
st.global.u16 [%rd1064], %r792;

BB104_185:
add.s32 %r794, %r118, 128;
setp.ge.s32	%p111, %r794, %r82;
@%p111 bra BB104_187;

xor.b32 %r795, %r722, 32768;
add.s32 %r796, %r118, %r124;
add.s32 %r797, %r796, 128;
mul.wide.s32 %rd1066, %r797, 2;
add.s64 %rd1067, %rd2, %rd1066;
st.global.u16 [%rd1067], %r795;

BB104_187:
add.s32 %r798, %r118, 256;
setp.ge.s32	%p112, %r798, %r82;
@%p112 bra BB104_189;

xor.b32 %r799, %r726, 32768;
add.s32 %r800, %r118, %r126;
add.s32 %r801, %r800, 256;
mul.wide.s32 %rd1069, %r801, 2;
add.s64 %rd1070, %rd2, %rd1069;
st.global.u16 [%rd1070], %r799;

BB104_189:
add.s32 %r802, %r118, 384;
setp.ge.s32	%p113, %r802, %r82;
@%p113 bra BB104_191;

xor.b32 %r803, %r730, 32768;
add.s32 %r804, %r118, %r128;
add.s32 %r805, %r804, 384;
mul.wide.s32 %rd1072, %r805, 2;
add.s64 %rd1073, %rd2, %rd1072;
st.global.u16 [%rd1073], %r803;

BB104_191:
add.s32 %r806, %r118, 512;
setp.ge.s32	%p114, %r806, %r82;
@%p114 bra BB104_193;

xor.b32 %r807, %r734, 32768;
add.s32 %r808, %r118, %r130;
add.s32 %r809, %r808, 512;
mul.wide.s32 %rd1075, %r809, 2;
add.s64 %rd1076, %rd2, %rd1075;
st.global.u16 [%rd1076], %r807;

BB104_193:
add.s32 %r810, %r118, 640;
setp.ge.s32	%p115, %r810, %r82;
@%p115 bra BB104_195;

xor.b32 %r811, %r738, 32768;
add.s32 %r812, %r118, %r132;
add.s32 %r813, %r812, 640;
mul.wide.s32 %rd1078, %r813, 2;
add.s64 %rd1079, %rd2, %rd1078;
st.global.u16 [%rd1079], %r811;

BB104_195:
add.s32 %r814, %r118, 768;
setp.ge.s32	%p116, %r814, %r82;
@%p116 bra BB104_197;

xor.b32 %r815, %r742, 32768;
add.s32 %r816, %r118, %r134;
add.s32 %r817, %r816, 768;
mul.wide.s32 %rd1081, %r817, 2;
add.s64 %rd1082, %rd2, %rd1081;
st.global.u16 [%rd1082], %r815;

BB104_197:
add.s32 %r818, %r118, 896;
setp.ge.s32	%p117, %r818, %r82;
@%p117 bra BB104_199;

xor.b32 %r819, %r746, 32768;
add.s32 %r820, %r118, %r136;
add.s32 %r821, %r820, 896;
mul.wide.s32 %rd1084, %r821, 2;
add.s64 %rd1085, %rd2, %rd1084;
st.global.u16 [%rd1085], %r819;

BB104_199:
add.s32 %r822, %r118, 1024;
setp.ge.s32	%p118, %r822, %r82;
@%p118 bra BB104_201;

xor.b32 %r823, %r750, 32768;
add.s32 %r824, %r118, %r138;
add.s32 %r825, %r824, 1024;
mul.wide.s32 %rd1087, %r825, 2;
add.s64 %rd1088, %rd2, %rd1087;
st.global.u16 [%rd1088], %r823;

BB104_201:
add.s32 %r826, %r118, 1152;
setp.ge.s32	%p119, %r826, %r82;
@%p119 bra BB104_203;

xor.b32 %r827, %r754, 32768;
add.s32 %r828, %r118, %r140;
add.s32 %r829, %r828, 1152;
mul.wide.s32 %rd1090, %r829, 2;
add.s64 %rd1091, %rd2, %rd1090;
st.global.u16 [%rd1091], %r827;

BB104_203:
add.s32 %r830, %r118, 1280;
setp.ge.s32	%p120, %r830, %r82;
@%p120 bra BB104_205;

xor.b32 %r831, %r758, 32768;
add.s32 %r832, %r118, %r142;
add.s32 %r833, %r832, 1280;
mul.wide.s32 %rd1093, %r833, 2;
add.s64 %rd1094, %rd2, %rd1093;
st.global.u16 [%rd1094], %r831;

BB104_205:
add.s32 %r834, %r118, 1408;
setp.ge.s32	%p121, %r834, %r82;
@%p121 bra BB104_207;

xor.b32 %r835, %r762, 32768;
add.s32 %r836, %r118, %r144;
add.s32 %r837, %r836, 1408;
mul.wide.s32 %rd1096, %r837, 2;
add.s64 %rd1097, %rd2, %rd1096;
st.global.u16 [%rd1097], %r835;

BB104_207:
add.s32 %r838, %r118, 1536;
setp.ge.s32	%p122, %r838, %r82;
@%p122 bra BB104_209;

xor.b32 %r839, %r766, 32768;
add.s32 %r840, %r118, %r146;
add.s32 %r841, %r840, 1536;
mul.wide.s32 %rd1099, %r841, 2;
add.s64 %rd1100, %rd2, %rd1099;
st.global.u16 [%rd1100], %r839;

BB104_209:
add.s32 %r842, %r118, 1664;
setp.ge.s32	%p123, %r842, %r82;
@%p123 bra BB104_211;

xor.b32 %r843, %r770, 32768;
add.s32 %r844, %r118, %r148;
add.s32 %r845, %r844, 1664;
mul.wide.s32 %rd1102, %r845, 2;
add.s64 %rd1103, %rd2, %rd1102;
st.global.u16 [%rd1103], %r843;

BB104_211:
setp.gt.s32	%p5, %r83, 0;
bar.sync 0;
@!%p5 bra BB104_213;
bra.uni BB104_212;

BB104_212:
mul.lo.s32 %r922, %r10, 15;
cvt.s64.s32	%rd1105, %r922;
add.s64 %rd1106, %rd1105, %rd99;
shl.b64 %rd1107, %rd1106, 1;
add.s64 %rd1104, %rd144, %rd1107;

	ld.global.nc.u16 %rs454, [%rd1104];


BB104_213:
@%p88 bra BB104_215;

mad.lo.s32 %r849, %r10, 15, 1;
cvt.s64.s32	%rd1109, %r849;
add.s64 %rd1110, %rd1109, %rd99;
shl.b64 %rd1111, %rd1110, 1;
add.s64 %rd1108, %rd144, %rd1111;

	ld.global.nc.u16 %rs455, [%rd1108];


BB104_215:
@%p89 bra BB104_217;

mad.lo.s32 %r851, %r10, 15, 2;
cvt.s64.s32	%rd1113, %r851;
add.s64 %rd1114, %rd1113, %rd99;
shl.b64 %rd1115, %rd1114, 1;
add.s64 %rd1112, %rd144, %rd1115;

	ld.global.nc.u16 %rs456, [%rd1112];


BB104_217:
@%p90 bra BB104_219;

mad.lo.s32 %r853, %r10, 15, 3;
cvt.s64.s32	%rd1117, %r853;
add.s64 %rd1118, %rd1117, %rd99;
shl.b64 %rd1119, %rd1118, 1;
add.s64 %rd1116, %rd144, %rd1119;

	ld.global.nc.u16 %rs457, [%rd1116];


BB104_219:
@%p91 bra BB104_221;

mad.lo.s32 %r855, %r10, 15, 4;
cvt.s64.s32	%rd1121, %r855;
add.s64 %rd1122, %rd1121, %rd99;
shl.b64 %rd1123, %rd1122, 1;
add.s64 %rd1120, %rd144, %rd1123;

	ld.global.nc.u16 %rs458, [%rd1120];


BB104_221:
@%p92 bra BB104_223;

mad.lo.s32 %r857, %r10, 15, 5;
cvt.s64.s32	%rd1125, %r857;
add.s64 %rd1126, %rd1125, %rd99;
shl.b64 %rd1127, %rd1126, 1;
add.s64 %rd1124, %rd144, %rd1127;

	ld.global.nc.u16 %rs459, [%rd1124];


BB104_223:
@%p93 bra BB104_225;

mad.lo.s32 %r859, %r10, 15, 6;
cvt.s64.s32	%rd1129, %r859;
add.s64 %rd1130, %rd1129, %rd99;
shl.b64 %rd1131, %rd1130, 1;
add.s64 %rd1128, %rd144, %rd1131;

	ld.global.nc.u16 %rs460, [%rd1128];


BB104_225:
@%p94 bra BB104_227;

mad.lo.s32 %r861, %r10, 15, 7;
cvt.s64.s32	%rd1133, %r861;
add.s64 %rd1134, %rd1133, %rd99;
shl.b64 %rd1135, %rd1134, 1;
add.s64 %rd1132, %rd144, %rd1135;

	ld.global.nc.u16 %rs461, [%rd1132];


BB104_227:
@%p95 bra BB104_229;

mad.lo.s32 %r863, %r10, 15, 8;
cvt.s64.s32	%rd1137, %r863;
add.s64 %rd1138, %rd1137, %rd99;
shl.b64 %rd1139, %rd1138, 1;
add.s64 %rd1136, %rd144, %rd1139;

	ld.global.nc.u16 %rs462, [%rd1136];


BB104_229:
@%p96 bra BB104_231;

mad.lo.s32 %r865, %r10, 15, 9;
cvt.s64.s32	%rd1141, %r865;
add.s64 %rd1142, %rd1141, %rd99;
shl.b64 %rd1143, %rd1142, 1;
add.s64 %rd1140, %rd144, %rd1143;

	ld.global.nc.u16 %rs463, [%rd1140];


BB104_231:
@%p97 bra BB104_233;

mad.lo.s32 %r867, %r10, 15, 10;
cvt.s64.s32	%rd1145, %r867;
add.s64 %rd1146, %rd1145, %rd99;
shl.b64 %rd1147, %rd1146, 1;
add.s64 %rd1144, %rd144, %rd1147;

	ld.global.nc.u16 %rs464, [%rd1144];


BB104_233:
@%p98 bra BB104_235;

mad.lo.s32 %r869, %r10, 15, 11;
cvt.s64.s32	%rd1149, %r869;
add.s64 %rd1150, %rd1149, %rd99;
shl.b64 %rd1151, %rd1150, 1;
add.s64 %rd1148, %rd144, %rd1151;

	ld.global.nc.u16 %rs465, [%rd1148];


BB104_235:
@%p99 bra BB104_237;

mad.lo.s32 %r871, %r10, 15, 12;
cvt.s64.s32	%rd1153, %r871;
add.s64 %rd1154, %rd1153, %rd99;
shl.b64 %rd1155, %rd1154, 1;
add.s64 %rd1152, %rd144, %rd1155;

	ld.global.nc.u16 %rs466, [%rd1152];


BB104_237:
@%p100 bra BB104_239;

mad.lo.s32 %r873, %r10, 15, 13;
cvt.s64.s32	%rd1157, %r873;
add.s64 %rd1158, %rd1157, %rd99;
shl.b64 %rd1159, %rd1158, 1;
add.s64 %rd1156, %rd144, %rd1159;

	ld.global.nc.u16 %rs467, [%rd1156];


BB104_239:
@%p101 bra BB104_241;

mad.lo.s32 %r875, %r10, 15, 14;
cvt.s64.s32	%rd1161, %r875;
add.s64 %rd1162, %rd1161, %rd99;
shl.b64 %rd1163, %rd1162, 1;
add.s64 %rd1160, %rd144, %rd1163;

	ld.global.nc.u16 %rs468, [%rd1160];


BB104_241:
setp.lt.s32	%p6, %r10, %r82;
bar.sync 0;
st.shared.u16 [%rd127], %rs454;
st.shared.u16 [%rd128], %rs455;
st.shared.u16 [%rd129], %rs456;
st.shared.u16 [%rd130], %rs457;
st.shared.u16 [%rd131], %rs458;
st.shared.u16 [%rd132], %rs459;
st.shared.u16 [%rd133], %rs460;
st.shared.u16 [%rd134], %rs461;
st.shared.u16 [%rd135], %rs462;
st.shared.u16 [%rd136], %rs463;
st.shared.u16 [%rd137], %rs464;
st.shared.u16 [%rd138], %rs465;
st.shared.u16 [%rd139], %rs466;
st.shared.u16 [%rd140], %rs467;
st.shared.u16 [%rd141], %rs468;
bar.sync 0;
ld.shared.u16 %rs241, [%rd1013+392];
ld.shared.u16 %rs242, [%rd1013+648];
ld.shared.u16 %rs243, [%rd1013+904];
ld.shared.u16 %rs244, [%rd1013+1160];
ld.shared.u16 %rs245, [%rd1013+1416];
ld.shared.u16 %rs246, [%rd1013+1672];
ld.shared.u16 %rs247, [%rd1013+1928];
ld.shared.u16 %rs248, [%rd1013+2184];
ld.shared.u16 %rs249, [%rd1013+2440];
ld.shared.u16 %rs250, [%rd1013+2696];
ld.shared.u16 %rs251, [%rd1013+2952];
ld.shared.u16 %rs252, [%rd1013+3208];
ld.shared.u16 %rs253, [%rd1013+3464];
ld.shared.u16 %rs254, [%rd1013+3720];
@!%p6 bra BB104_243;
bra.uni BB104_242;

BB104_242:
ld.shared.u16 %rs409, [%rd1013+136];
add.s32 %r877, %r10, %r120;
mul.wide.s32 %rd1171, %r877, 2;
add.s64 %rd1172, %rd1, %rd1171;
st.global.u16 [%rd1172], %rs409;

BB104_243:
@%p110 bra BB104_245;

add.s32 %r878, %r118, %r122;
mul.wide.s32 %rd1174, %r878, 2;
add.s64 %rd1175, %rd1, %rd1174;
st.global.u16 [%rd1175], %rs241;

BB104_245:
@%p111 bra BB104_247;

add.s32 %r880, %r118, %r124;
add.s32 %r881, %r880, 128;
mul.wide.s32 %rd1177, %r881, 2;
add.s64 %rd1178, %rd1, %rd1177;
st.global.u16 [%rd1178], %rs242;

BB104_247:
@%p112 bra BB104_249;

add.s32 %r883, %r118, %r126;
add.s32 %r884, %r883, 256;
mul.wide.s32 %rd1180, %r884, 2;
add.s64 %rd1181, %rd1, %rd1180;
st.global.u16 [%rd1181], %rs243;

BB104_249:
@%p113 bra BB104_251;

add.s32 %r886, %r118, %r128;
add.s32 %r887, %r886, 384;
mul.wide.s32 %rd1183, %r887, 2;
add.s64 %rd1184, %rd1, %rd1183;
st.global.u16 [%rd1184], %rs244;

BB104_251:
@%p114 bra BB104_253;

add.s32 %r889, %r118, %r130;
add.s32 %r890, %r889, 512;
mul.wide.s32 %rd1186, %r890, 2;
add.s64 %rd1187, %rd1, %rd1186;
st.global.u16 [%rd1187], %rs245;

BB104_253:
@%p115 bra BB104_255;

add.s32 %r892, %r118, %r132;
add.s32 %r893, %r892, 640;
mul.wide.s32 %rd1189, %r893, 2;
add.s64 %rd1190, %rd1, %rd1189;
st.global.u16 [%rd1190], %rs246;

BB104_255:
@%p116 bra BB104_257;

add.s32 %r895, %r118, %r134;
add.s32 %r896, %r895, 768;
mul.wide.s32 %rd1192, %r896, 2;
add.s64 %rd1193, %rd1, %rd1192;
st.global.u16 [%rd1193], %rs247;

BB104_257:
@%p117 bra BB104_259;

add.s32 %r898, %r118, %r136;
add.s32 %r899, %r898, 896;
mul.wide.s32 %rd1195, %r899, 2;
add.s64 %rd1196, %rd1, %rd1195;
st.global.u16 [%rd1196], %rs248;

BB104_259:
@%p118 bra BB104_261;

add.s32 %r901, %r118, %r138;
add.s32 %r902, %r901, 1024;
mul.wide.s32 %rd1198, %r902, 2;
add.s64 %rd1199, %rd1, %rd1198;
st.global.u16 [%rd1199], %rs249;

BB104_261:
@%p119 bra BB104_263;

add.s32 %r904, %r118, %r140;
add.s32 %r905, %r904, 1152;
mul.wide.s32 %rd1201, %r905, 2;
add.s64 %rd1202, %rd1, %rd1201;
st.global.u16 [%rd1202], %rs250;

BB104_263:
@%p120 bra BB104_265;

add.s32 %r907, %r118, %r142;
add.s32 %r908, %r907, 1280;
mul.wide.s32 %rd1204, %r908, 2;
add.s64 %rd1205, %rd1, %rd1204;
st.global.u16 [%rd1205], %rs251;

BB104_265:
@%p121 bra BB104_267;

add.s32 %r910, %r118, %r144;
add.s32 %r911, %r910, 1408;
mul.wide.s32 %rd1207, %r911, 2;
add.s64 %rd1208, %rd1, %rd1207;
st.global.u16 [%rd1208], %rs252;

BB104_267:
@%p122 bra BB104_269;

add.s32 %r913, %r118, %r146;
add.s32 %r914, %r913, 1536;
mul.wide.s32 %rd1210, %r914, 2;
add.s64 %rd1211, %rd1, %rd1210;
st.global.u16 [%rd1211], %rs253;

BB104_269:
@%p123 bra BB104_271;

add.s32 %r916, %r118, %r148;
add.s32 %r917, %r916, 1664;
mul.wide.s32 %rd1213, %r917, 2;
add.s64 %rd1214, %rd1, %rd1213;
st.global.u16 [%rd1214], %rs254;

BB104_271:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE(
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_0,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_1,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_2,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_3,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_4,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_5,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7,
.param .u8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_8,
.param .u8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_9,
.param .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10[36]
)
.maxntid 128, 1, 1
{
.reg .pred %p<152>;
.reg .b16 %rs<469>;
.reg .b32 %r<953>;
.reg .b64 %rd<1191>;

	.shared .align 8 .b8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage[5240];

ld.param.u64 %rd134, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_0];
ld.param.u64 %rd135, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_1];
ld.param.u64 %rd136, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_2];
ld.param.u64 %rd137, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_3];
ld.param.u64 %rd138, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_4];
ld.param.u32 %r150, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_5];
ld.param.u32 %r151, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6];
ld.param.u32 %r152, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7];
ld.param.u32 %r161, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+32];
ld.param.u32 %r160, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+28];
ld.param.u32 %r158, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+20];
ld.param.u32 %r157, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+16];
ld.param.u32 %r156, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+12];
ld.param.u32 %r155, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+8];
ld.param.u32 %r153, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10];
ld.param.u32 %r154, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+4];
cvta.to.global.u64 %rd1, %rd137;
cvta.to.global.u64 %rd2, %rd135;
mov.u32 %r1, %ctaid.x;
setp.lt.s32	%p7, %r1, %r154;
@%p7 bra BB105_3;
bra.uni BB105_1;

BB105_3:
mul.lo.s32 %r950, %r1, %r155;
add.s32 %r925, %r950, %r155;
bra.uni BB105_4;

BB105_1:
mov.u32 %r925, %r161;
mov.u32 %r950, %r160;
setp.ge.s32	%p8, %r1, %r153;
@%p8 bra BB105_4;

mad.lo.s32 %r950, %r1, %r156, %r157;
add.s32 %r162, %r950, %r156;
min.s32 %r925, %r162, %r158;

BB105_4:
mov.u32 %r9, %r950;
mov.u32 %r10, %tid.x;
setp.gt.u32	%p9, %r10, 15;
@%p9 bra BB105_6;

cvta.to.global.u64 %rd139, %rd138;
mov.u32 %r166, %nctaid.x;
mul.lo.s32 %r167, %r166, %r10;
mul.wide.u32 %rd140, %r167, 4;
add.s64 %rd141, %rd139, %rd140;
ld.global.u32 %r168, [%rd141];
setp.eq.s32	%p10, %r168, 0;
setp.eq.s32	%p11, %r168, %r150;
or.pred %p12, %p10, %p11;
selp.u32	%r165, 1, 0, %p12;

	{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r165, 0; 
vote.all.pred %p2, %p1; 
selp.s32 %r164, 1, 0, %p2; 
}

	setp.ne.s32	%p13, %r164, 0;
selp.u16	%rs255, 1, 0, %p13;
st.shared.u8 [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+68], %rs255;
add.s32 %r169, %r167, %r1;
mul.wide.u32 %rd142, %r169, 4;
add.s64 %rd143, %rd139, %rd142;
ld.global.u32 %r951, [%rd143];

BB105_6:
bar.sync 0;
ld.shared.u8 %rs256, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+68];
setp.eq.s16	%p14, %rs256, 0;
add.s32 %r13, %r9, 1920;
@%p14 bra BB105_135;

setp.gt.s32	%p15, %r13, %r925;
mov.u32 %r947, %r9;
@%p15 bra BB105_10;

cvt.s64.s32	%rd3, %r10;
add.s32 %r170, %r10, 128;
cvt.s64.s32	%rd4, %r170;
add.s32 %r171, %r10, 256;
cvt.s64.s32	%rd5, %r171;
add.s32 %r172, %r10, 384;
cvt.s64.s32	%rd6, %r172;
add.s32 %r173, %r10, 512;
cvt.s64.s32	%rd7, %r173;
add.s32 %r174, %r10, 640;
cvt.s64.s32	%rd8, %r174;
add.s32 %r175, %r10, 768;
cvt.s64.s32	%rd9, %r175;
add.s32 %r176, %r10, 896;
cvt.s64.s32	%rd10, %r176;
add.s32 %r177, %r10, 1024;
cvt.s64.s32	%rd11, %r177;
add.s32 %r178, %r10, 1152;
cvt.s64.s32	%rd12, %r178;
add.s32 %r179, %r10, 1280;
cvt.s64.s32	%rd13, %r179;
add.s32 %r180, %r10, 1408;
cvt.s64.s32	%rd14, %r180;
add.s32 %r181, %r10, 1536;
cvt.s64.s32	%rd15, %r181;
add.s32 %r182, %r10, 1664;
cvt.s64.s32	%rd16, %r182;
add.s32 %r183, %r10, 1792;
cvt.s64.s32	%rd17, %r183;
mov.u32 %r948, %r9;
mov.u32 %r949, %r13;

BB105_9:
mov.u32 %r935, %r949;
mov.u32 %r15, %r948;
mov.u32 %r948, %r935;
cvt.s64.s32	%rd159, %r15;
add.s64 %rd18, %rd3, %rd159;
shl.b64 %rd160, %rd18, 1;
add.s64 %rd144, %rd134, %rd160;

	ld.global.nc.u16 %rs257, [%rd144];

	add.s64 %rd161, %rd4, %rd159;
shl.b64 %rd162, %rd161, 1;
add.s64 %rd145, %rd134, %rd162;

	ld.global.nc.u16 %rs258, [%rd145];

	add.s64 %rd163, %rd5, %rd159;
shl.b64 %rd164, %rd163, 1;
add.s64 %rd146, %rd134, %rd164;

	ld.global.nc.u16 %rs259, [%rd146];

	add.s64 %rd165, %rd6, %rd159;
shl.b64 %rd166, %rd165, 1;
add.s64 %rd147, %rd134, %rd166;

	ld.global.nc.u16 %rs260, [%rd147];

	add.s64 %rd167, %rd7, %rd159;
shl.b64 %rd168, %rd167, 1;
add.s64 %rd148, %rd134, %rd168;

	ld.global.nc.u16 %rs261, [%rd148];

	add.s64 %rd169, %rd8, %rd159;
shl.b64 %rd170, %rd169, 1;
add.s64 %rd149, %rd134, %rd170;

	ld.global.nc.u16 %rs262, [%rd149];

	add.s64 %rd171, %rd9, %rd159;
shl.b64 %rd172, %rd171, 1;
add.s64 %rd150, %rd134, %rd172;

	ld.global.nc.u16 %rs263, [%rd150];

	add.s64 %rd173, %rd10, %rd159;
shl.b64 %rd174, %rd173, 1;
add.s64 %rd151, %rd134, %rd174;

	ld.global.nc.u16 %rs264, [%rd151];

	add.s64 %rd175, %rd11, %rd159;
shl.b64 %rd176, %rd175, 1;
add.s64 %rd152, %rd134, %rd176;

	ld.global.nc.u16 %rs265, [%rd152];

	add.s64 %rd177, %rd12, %rd159;
shl.b64 %rd178, %rd177, 1;
add.s64 %rd153, %rd134, %rd178;

	ld.global.nc.u16 %rs266, [%rd153];

	add.s64 %rd179, %rd13, %rd159;
shl.b64 %rd180, %rd179, 1;
add.s64 %rd154, %rd134, %rd180;

	ld.global.nc.u16 %rs267, [%rd154];

	add.s64 %rd181, %rd14, %rd159;
shl.b64 %rd182, %rd181, 1;
add.s64 %rd155, %rd134, %rd182;

	ld.global.nc.u16 %rs268, [%rd155];

	add.s64 %rd183, %rd15, %rd159;
shl.b64 %rd184, %rd183, 1;
add.s64 %rd156, %rd134, %rd184;

	ld.global.nc.u16 %rs269, [%rd156];

	add.s64 %rd185, %rd16, %rd159;
shl.b64 %rd186, %rd185, 1;
add.s64 %rd157, %rd134, %rd186;

	ld.global.nc.u16 %rs270, [%rd157];

	add.s64 %rd187, %rd17, %rd159;
shl.b64 %rd188, %rd187, 1;
add.s64 %rd158, %rd134, %rd188;

	ld.global.nc.u16 %rs271, [%rd158];

	bar.sync 0;
add.s64 %rd190, %rd2, %rd160;
st.global.u16 [%rd190], %rs257;
st.global.u16 [%rd190+256], %rs258;
st.global.u16 [%rd190+512], %rs259;
st.global.u16 [%rd190+768], %rs260;
st.global.u16 [%rd190+1024], %rs261;
st.global.u16 [%rd190+1280], %rs262;
st.global.u16 [%rd190+1536], %rs263;
st.global.u16 [%rd190+1792], %rs264;
st.global.u16 [%rd190+2048], %rs265;
st.global.u16 [%rd190+2304], %rs266;
st.global.u16 [%rd190+2560], %rs267;
st.global.u16 [%rd190+2816], %rs268;
st.global.u16 [%rd190+3072], %rs269;
st.global.u16 [%rd190+3328], %rs270;
st.global.u16 [%rd190+3584], %rs271;
add.s32 %r16, %r948, 1920;
setp.le.s32	%p16, %r16, %r925;
mov.u32 %r936, %r948;
mov.u32 %r947, %r936;
mov.u32 %r949, %r16;
@%p16 bra BB105_9;

BB105_10:
mov.u32 %r17, %r947;
setp.le.s32	%p17, %r925, %r17;
@%p17 bra BB105_71;

sub.s32 %r18, %r925, %r17;
cvt.s64.s32	%rd19, %r17;
sub.s32 %r19, %r18, %r10;
setp.lt.s32	%p18, %r19, 1;
@%p18 bra BB105_13;

cvt.s64.s32	%rd192, %r10;
add.s64 %rd193, %rd192, %rd19;
shl.b64 %rd194, %rd193, 1;
add.s64 %rd191, %rd134, %rd194;

	ld.global.nc.u16 %rs410, [%rd191];


BB105_13:
setp.lt.s32	%p19, %r19, 129;
@%p19 bra BB105_15;

add.s32 %r184, %r10, 128;
cvt.s64.s32	%rd196, %r184;
add.s64 %rd197, %rd196, %rd19;
shl.b64 %rd198, %rd197, 1;
add.s64 %rd195, %rd134, %rd198;

	ld.global.nc.u16 %rs411, [%rd195];


BB105_15:
setp.lt.s32	%p20, %r19, 257;
@%p20 bra BB105_17;

add.s32 %r185, %r10, 256;
cvt.s64.s32	%rd200, %r185;
add.s64 %rd201, %rd200, %rd19;
shl.b64 %rd202, %rd201, 1;
add.s64 %rd199, %rd134, %rd202;

	ld.global.nc.u16 %rs412, [%rd199];


BB105_17:
setp.lt.s32	%p21, %r19, 385;
@%p21 bra BB105_19;

add.s32 %r186, %r10, 384;
cvt.s64.s32	%rd204, %r186;
add.s64 %rd205, %rd204, %rd19;
shl.b64 %rd206, %rd205, 1;
add.s64 %rd203, %rd134, %rd206;

	ld.global.nc.u16 %rs413, [%rd203];


BB105_19:
setp.lt.s32	%p22, %r19, 513;
@%p22 bra BB105_21;

add.s32 %r187, %r10, 512;
cvt.s64.s32	%rd208, %r187;
add.s64 %rd209, %rd208, %rd19;
shl.b64 %rd210, %rd209, 1;
add.s64 %rd207, %rd134, %rd210;

	ld.global.nc.u16 %rs414, [%rd207];


BB105_21:
setp.lt.s32	%p23, %r19, 641;
@%p23 bra BB105_23;

add.s32 %r188, %r10, 640;
cvt.s64.s32	%rd212, %r188;
add.s64 %rd213, %rd212, %rd19;
shl.b64 %rd214, %rd213, 1;
add.s64 %rd211, %rd134, %rd214;

	ld.global.nc.u16 %rs415, [%rd211];


BB105_23:
setp.lt.s32	%p24, %r19, 769;
@%p24 bra BB105_25;

add.s32 %r189, %r10, 768;
cvt.s64.s32	%rd216, %r189;
add.s64 %rd217, %rd216, %rd19;
shl.b64 %rd218, %rd217, 1;
add.s64 %rd215, %rd134, %rd218;

	ld.global.nc.u16 %rs416, [%rd215];


BB105_25:
setp.lt.s32	%p25, %r19, 897;
@%p25 bra BB105_27;

add.s32 %r190, %r10, 896;
cvt.s64.s32	%rd220, %r190;
add.s64 %rd221, %rd220, %rd19;
shl.b64 %rd222, %rd221, 1;
add.s64 %rd219, %rd134, %rd222;

	ld.global.nc.u16 %rs417, [%rd219];


BB105_27:
setp.lt.s32	%p26, %r19, 1025;
@%p26 bra BB105_29;

add.s32 %r191, %r10, 1024;
cvt.s64.s32	%rd224, %r191;
add.s64 %rd225, %rd224, %rd19;
shl.b64 %rd226, %rd225, 1;
add.s64 %rd223, %rd134, %rd226;

	ld.global.nc.u16 %rs418, [%rd223];


BB105_29:
setp.lt.s32	%p27, %r19, 1153;
@%p27 bra BB105_31;

add.s32 %r192, %r10, 1152;
cvt.s64.s32	%rd228, %r192;
add.s64 %rd229, %rd228, %rd19;
shl.b64 %rd230, %rd229, 1;
add.s64 %rd227, %rd134, %rd230;

	ld.global.nc.u16 %rs419, [%rd227];


BB105_31:
setp.lt.s32	%p28, %r19, 1281;
@%p28 bra BB105_33;

add.s32 %r193, %r10, 1280;
cvt.s64.s32	%rd232, %r193;
add.s64 %rd233, %rd232, %rd19;
shl.b64 %rd234, %rd233, 1;
add.s64 %rd231, %rd134, %rd234;

	ld.global.nc.u16 %rs420, [%rd231];


BB105_33:
setp.lt.s32	%p29, %r19, 1409;
@%p29 bra BB105_35;

add.s32 %r194, %r10, 1408;
cvt.s64.s32	%rd236, %r194;
add.s64 %rd237, %rd236, %rd19;
shl.b64 %rd238, %rd237, 1;
add.s64 %rd235, %rd134, %rd238;

	ld.global.nc.u16 %rs421, [%rd235];


BB105_35:
setp.lt.s32	%p30, %r19, 1537;
@%p30 bra BB105_37;

add.s32 %r195, %r10, 1536;
cvt.s64.s32	%rd240, %r195;
add.s64 %rd241, %rd240, %rd19;
shl.b64 %rd242, %rd241, 1;
add.s64 %rd239, %rd134, %rd242;

	ld.global.nc.u16 %rs422, [%rd239];


BB105_37:
setp.lt.s32	%p31, %r19, 1665;
@%p31 bra BB105_39;

add.s32 %r196, %r10, 1664;
cvt.s64.s32	%rd244, %r196;
add.s64 %rd245, %rd244, %rd19;
shl.b64 %rd246, %rd245, 1;
add.s64 %rd243, %rd134, %rd246;

	ld.global.nc.u16 %rs423, [%rd243];


BB105_39:
setp.lt.s32	%p32, %r19, 1793;
@%p32 bra BB105_41;

add.s32 %r197, %r10, 1792;
cvt.s64.s32	%rd248, %r197;
add.s64 %rd249, %rd248, %rd19;
shl.b64 %rd250, %rd249, 1;
add.s64 %rd247, %rd134, %rd250;

	ld.global.nc.u16 %rs424, [%rd247];


BB105_41:
bar.sync 0;
cvt.s64.s32	%rd251, %r10;
add.s64 %rd252, %rd251, %rd19;
shl.b64 %rd253, %rd252, 1;
add.s64 %rd20, %rd2, %rd253;
setp.le.s32	%p33, %r18, %r10;
@%p33 bra BB105_43;

st.global.u16 [%rd20], %rs410;

BB105_43:
add.s32 %r198, %r10, 128;
setp.ge.s32	%p34, %r198, %r18;
@%p34 bra BB105_45;

st.global.u16 [%rd20+256], %rs411;

BB105_45:
add.s32 %r199, %r10, 256;
setp.ge.s32	%p35, %r199, %r18;
@%p35 bra BB105_47;

st.global.u16 [%rd20+512], %rs412;

BB105_47:
add.s32 %r200, %r10, 384;
setp.ge.s32	%p36, %r200, %r18;
@%p36 bra BB105_49;

st.global.u16 [%rd20+768], %rs413;

BB105_49:
add.s32 %r201, %r10, 512;
setp.ge.s32	%p37, %r201, %r18;
@%p37 bra BB105_51;

st.global.u16 [%rd20+1024], %rs414;

BB105_51:
add.s32 %r202, %r10, 640;
setp.ge.s32	%p38, %r202, %r18;
@%p38 bra BB105_53;

st.global.u16 [%rd20+1280], %rs415;

BB105_53:
add.s32 %r203, %r10, 768;
setp.ge.s32	%p39, %r203, %r18;
@%p39 bra BB105_55;

st.global.u16 [%rd20+1536], %rs416;

BB105_55:
add.s32 %r204, %r10, 896;
setp.ge.s32	%p40, %r204, %r18;
@%p40 bra BB105_57;

st.global.u16 [%rd20+1792], %rs417;

BB105_57:
add.s32 %r205, %r10, 1024;
setp.ge.s32	%p41, %r205, %r18;
@%p41 bra BB105_59;

st.global.u16 [%rd20+2048], %rs418;

BB105_59:
add.s32 %r206, %r10, 1152;
setp.ge.s32	%p42, %r206, %r18;
@%p42 bra BB105_61;

st.global.u16 [%rd20+2304], %rs419;

BB105_61:
add.s32 %r207, %r10, 1280;
setp.ge.s32	%p43, %r207, %r18;
@%p43 bra BB105_63;

st.global.u16 [%rd20+2560], %rs420;

BB105_63:
add.s32 %r208, %r10, 1408;
setp.ge.s32	%p44, %r208, %r18;
@%p44 bra BB105_65;

st.global.u16 [%rd20+2816], %rs421;

BB105_65:
add.s32 %r209, %r10, 1536;
setp.ge.s32	%p45, %r209, %r18;
@%p45 bra BB105_67;

st.global.u16 [%rd20+3072], %rs422;

BB105_67:
add.s32 %r210, %r10, 1664;
setp.ge.s32	%p46, %r210, %r18;
@%p46 bra BB105_69;

st.global.u16 [%rd20+3328], %rs423;

BB105_69:
add.s32 %r211, %r10, 1792;
setp.ge.s32	%p47, %r211, %r18;
@%p47 bra BB105_71;

st.global.u16 [%rd20+3584], %rs424;

BB105_71:
mov.u32 %r944, %r9;
@%p15 bra BB105_74;

cvt.s64.s32	%rd21, %r10;
add.s32 %r212, %r10, 128;
cvt.s64.s32	%rd22, %r212;
add.s32 %r213, %r10, 256;
cvt.s64.s32	%rd23, %r213;
add.s32 %r214, %r10, 384;
cvt.s64.s32	%rd24, %r214;
add.s32 %r215, %r10, 512;
cvt.s64.s32	%rd25, %r215;
add.s32 %r216, %r10, 640;
cvt.s64.s32	%rd26, %r216;
add.s32 %r217, %r10, 768;
cvt.s64.s32	%rd27, %r217;
add.s32 %r218, %r10, 896;
cvt.s64.s32	%rd28, %r218;
add.s32 %r219, %r10, 1024;
cvt.s64.s32	%rd29, %r219;
add.s32 %r220, %r10, 1152;
cvt.s64.s32	%rd30, %r220;
add.s32 %r221, %r10, 1280;
cvt.s64.s32	%rd31, %r221;
add.s32 %r222, %r10, 1408;
cvt.s64.s32	%rd32, %r222;
add.s32 %r223, %r10, 1536;
cvt.s64.s32	%rd33, %r223;
add.s32 %r224, %r10, 1664;
cvt.s64.s32	%rd34, %r224;
add.s32 %r225, %r10, 1792;
cvt.s64.s32	%rd35, %r225;
mov.u32 %r945, %r9;
mov.u32 %r946, %r13;

BB105_73:
mov.u32 %r937, %r946;
mov.u32 %r21, %r945;
mov.u32 %r945, %r937;
cvt.s64.s32	%rd269, %r21;
add.s64 %rd36, %rd21, %rd269;
shl.b64 %rd270, %rd36, 1;
add.s64 %rd254, %rd136, %rd270;

	ld.global.nc.u16 %rs303, [%rd254];

	add.s64 %rd271, %rd22, %rd269;
shl.b64 %rd272, %rd271, 1;
add.s64 %rd255, %rd136, %rd272;

	ld.global.nc.u16 %rs304, [%rd255];

	add.s64 %rd273, %rd23, %rd269;
shl.b64 %rd274, %rd273, 1;
add.s64 %rd256, %rd136, %rd274;

	ld.global.nc.u16 %rs305, [%rd256];

	add.s64 %rd275, %rd24, %rd269;
shl.b64 %rd276, %rd275, 1;
add.s64 %rd257, %rd136, %rd276;

	ld.global.nc.u16 %rs306, [%rd257];

	add.s64 %rd277, %rd25, %rd269;
shl.b64 %rd278, %rd277, 1;
add.s64 %rd258, %rd136, %rd278;

	ld.global.nc.u16 %rs307, [%rd258];

	add.s64 %rd279, %rd26, %rd269;
shl.b64 %rd280, %rd279, 1;
add.s64 %rd259, %rd136, %rd280;

	ld.global.nc.u16 %rs308, [%rd259];

	add.s64 %rd281, %rd27, %rd269;
shl.b64 %rd282, %rd281, 1;
add.s64 %rd260, %rd136, %rd282;

	ld.global.nc.u16 %rs309, [%rd260];

	add.s64 %rd283, %rd28, %rd269;
shl.b64 %rd284, %rd283, 1;
add.s64 %rd261, %rd136, %rd284;

	ld.global.nc.u16 %rs310, [%rd261];

	add.s64 %rd285, %rd29, %rd269;
shl.b64 %rd286, %rd285, 1;
add.s64 %rd262, %rd136, %rd286;

	ld.global.nc.u16 %rs311, [%rd262];

	add.s64 %rd287, %rd30, %rd269;
shl.b64 %rd288, %rd287, 1;
add.s64 %rd263, %rd136, %rd288;

	ld.global.nc.u16 %rs312, [%rd263];

	add.s64 %rd289, %rd31, %rd269;
shl.b64 %rd290, %rd289, 1;
add.s64 %rd264, %rd136, %rd290;

	ld.global.nc.u16 %rs313, [%rd264];

	add.s64 %rd291, %rd32, %rd269;
shl.b64 %rd292, %rd291, 1;
add.s64 %rd265, %rd136, %rd292;

	ld.global.nc.u16 %rs314, [%rd265];

	add.s64 %rd293, %rd33, %rd269;
shl.b64 %rd294, %rd293, 1;
add.s64 %rd266, %rd136, %rd294;

	ld.global.nc.u16 %rs315, [%rd266];

	add.s64 %rd295, %rd34, %rd269;
shl.b64 %rd296, %rd295, 1;
add.s64 %rd267, %rd136, %rd296;

	ld.global.nc.u16 %rs316, [%rd267];

	add.s64 %rd297, %rd35, %rd269;
shl.b64 %rd298, %rd297, 1;
add.s64 %rd268, %rd136, %rd298;

	ld.global.nc.u16 %rs317, [%rd268];

	bar.sync 0;
add.s64 %rd300, %rd1, %rd270;
st.global.u16 [%rd300], %rs303;
st.global.u16 [%rd300+256], %rs304;
st.global.u16 [%rd300+512], %rs305;
st.global.u16 [%rd300+768], %rs306;
st.global.u16 [%rd300+1024], %rs307;
st.global.u16 [%rd300+1280], %rs308;
st.global.u16 [%rd300+1536], %rs309;
st.global.u16 [%rd300+1792], %rs310;
st.global.u16 [%rd300+2048], %rs311;
st.global.u16 [%rd300+2304], %rs312;
st.global.u16 [%rd300+2560], %rs313;
st.global.u16 [%rd300+2816], %rs314;
st.global.u16 [%rd300+3072], %rs315;
st.global.u16 [%rd300+3328], %rs316;
st.global.u16 [%rd300+3584], %rs317;
add.s32 %r946, %r945, 1920;
setp.le.s32	%p49, %r946, %r925;
mov.u32 %r944, %r945;
@%p49 bra BB105_73;

BB105_74:
setp.le.s32	%p50, %r925, %r944;
@%p50 bra BB105_271;

sub.s32 %r24, %r925, %r944;
cvt.s64.s32	%rd37, %r944;
sub.s32 %r25, %r24, %r10;
setp.lt.s32	%p51, %r25, 1;
@%p51 bra BB105_77;

cvt.s64.s32	%rd302, %r10;
add.s64 %rd303, %rd302, %rd37;
shl.b64 %rd304, %rd303, 1;
add.s64 %rd301, %rd136, %rd304;

	ld.global.nc.u16 %rs410, [%rd301];


BB105_77:
setp.lt.s32	%p52, %r25, 129;
@%p52 bra BB105_79;

add.s32 %r226, %r10, 128;
cvt.s64.s32	%rd306, %r226;
add.s64 %rd307, %rd306, %rd37;
shl.b64 %rd308, %rd307, 1;
add.s64 %rd305, %rd136, %rd308;

	ld.global.nc.u16 %rs411, [%rd305];


BB105_79:
setp.lt.s32	%p53, %r25, 257;
@%p53 bra BB105_81;

add.s32 %r227, %r10, 256;
cvt.s64.s32	%rd310, %r227;
add.s64 %rd311, %rd310, %rd37;
shl.b64 %rd312, %rd311, 1;
add.s64 %rd309, %rd136, %rd312;

	ld.global.nc.u16 %rs412, [%rd309];


BB105_81:
setp.lt.s32	%p54, %r25, 385;
@%p54 bra BB105_83;

add.s32 %r228, %r10, 384;
cvt.s64.s32	%rd314, %r228;
add.s64 %rd315, %rd314, %rd37;
shl.b64 %rd316, %rd315, 1;
add.s64 %rd313, %rd136, %rd316;

	ld.global.nc.u16 %rs413, [%rd313];


BB105_83:
setp.lt.s32	%p55, %r25, 513;
@%p55 bra BB105_85;

add.s32 %r229, %r10, 512;
cvt.s64.s32	%rd318, %r229;
add.s64 %rd319, %rd318, %rd37;
shl.b64 %rd320, %rd319, 1;
add.s64 %rd317, %rd136, %rd320;

	ld.global.nc.u16 %rs414, [%rd317];


BB105_85:
setp.lt.s32	%p56, %r25, 641;
@%p56 bra BB105_87;

add.s32 %r230, %r10, 640;
cvt.s64.s32	%rd322, %r230;
add.s64 %rd323, %rd322, %rd37;
shl.b64 %rd324, %rd323, 1;
add.s64 %rd321, %rd136, %rd324;

	ld.global.nc.u16 %rs415, [%rd321];


BB105_87:
setp.lt.s32	%p57, %r25, 769;
@%p57 bra BB105_89;

add.s32 %r231, %r10, 768;
cvt.s64.s32	%rd326, %r231;
add.s64 %rd327, %rd326, %rd37;
shl.b64 %rd328, %rd327, 1;
add.s64 %rd325, %rd136, %rd328;

	ld.global.nc.u16 %rs416, [%rd325];


BB105_89:
setp.lt.s32	%p58, %r25, 897;
@%p58 bra BB105_91;

add.s32 %r232, %r10, 896;
cvt.s64.s32	%rd330, %r232;
add.s64 %rd331, %rd330, %rd37;
shl.b64 %rd332, %rd331, 1;
add.s64 %rd329, %rd136, %rd332;

	ld.global.nc.u16 %rs417, [%rd329];


BB105_91:
setp.lt.s32	%p59, %r25, 1025;
@%p59 bra BB105_93;

add.s32 %r233, %r10, 1024;
cvt.s64.s32	%rd334, %r233;
add.s64 %rd335, %rd334, %rd37;
shl.b64 %rd336, %rd335, 1;
add.s64 %rd333, %rd136, %rd336;

	ld.global.nc.u16 %rs418, [%rd333];


BB105_93:
setp.lt.s32	%p60, %r25, 1153;
@%p60 bra BB105_95;

add.s32 %r234, %r10, 1152;
cvt.s64.s32	%rd338, %r234;
add.s64 %rd339, %rd338, %rd37;
shl.b64 %rd340, %rd339, 1;
add.s64 %rd337, %rd136, %rd340;

	ld.global.nc.u16 %rs419, [%rd337];


BB105_95:
setp.lt.s32	%p61, %r25, 1281;
@%p61 bra BB105_97;

add.s32 %r235, %r10, 1280;
cvt.s64.s32	%rd342, %r235;
add.s64 %rd343, %rd342, %rd37;
shl.b64 %rd344, %rd343, 1;
add.s64 %rd341, %rd136, %rd344;

	ld.global.nc.u16 %rs420, [%rd341];


BB105_97:
setp.lt.s32	%p62, %r25, 1409;
@%p62 bra BB105_99;

add.s32 %r236, %r10, 1408;
cvt.s64.s32	%rd346, %r236;
add.s64 %rd347, %rd346, %rd37;
shl.b64 %rd348, %rd347, 1;
add.s64 %rd345, %rd136, %rd348;

	ld.global.nc.u16 %rs421, [%rd345];


BB105_99:
setp.lt.s32	%p63, %r25, 1537;
@%p63 bra BB105_101;

add.s32 %r237, %r10, 1536;
cvt.s64.s32	%rd350, %r237;
add.s64 %rd351, %rd350, %rd37;
shl.b64 %rd352, %rd351, 1;
add.s64 %rd349, %rd136, %rd352;

	ld.global.nc.u16 %rs422, [%rd349];


BB105_101:
setp.lt.s32	%p64, %r25, 1665;
@%p64 bra BB105_103;

add.s32 %r238, %r10, 1664;
cvt.s64.s32	%rd354, %r238;
add.s64 %rd355, %rd354, %rd37;
shl.b64 %rd356, %rd355, 1;
add.s64 %rd353, %rd136, %rd356;

	ld.global.nc.u16 %rs423, [%rd353];


BB105_103:
setp.lt.s32	%p65, %r25, 1793;
@%p65 bra BB105_105;

add.s32 %r239, %r10, 1792;
cvt.s64.s32	%rd358, %r239;
add.s64 %rd359, %rd358, %rd37;
shl.b64 %rd360, %rd359, 1;
add.s64 %rd357, %rd136, %rd360;

	ld.global.nc.u16 %rs424, [%rd357];


BB105_105:
bar.sync 0;
cvt.s64.s32	%rd361, %r10;
add.s64 %rd362, %rd361, %rd37;
shl.b64 %rd363, %rd362, 1;
add.s64 %rd38, %rd1, %rd363;
setp.le.s32	%p66, %r24, %r10;
@%p66 bra BB105_107;

st.global.u16 [%rd38], %rs410;

BB105_107:
add.s32 %r240, %r10, 128;
setp.ge.s32	%p67, %r240, %r24;
@%p67 bra BB105_109;

st.global.u16 [%rd38+256], %rs411;

BB105_109:
add.s32 %r241, %r10, 256;
setp.ge.s32	%p68, %r241, %r24;
@%p68 bra BB105_111;

st.global.u16 [%rd38+512], %rs412;

BB105_111:
add.s32 %r242, %r10, 384;
setp.ge.s32	%p69, %r242, %r24;
@%p69 bra BB105_113;

st.global.u16 [%rd38+768], %rs413;

BB105_113:
add.s32 %r243, %r10, 512;
setp.ge.s32	%p70, %r243, %r24;
@%p70 bra BB105_115;

st.global.u16 [%rd38+1024], %rs414;

BB105_115:
add.s32 %r244, %r10, 640;
setp.ge.s32	%p71, %r244, %r24;
@%p71 bra BB105_117;

st.global.u16 [%rd38+1280], %rs415;

BB105_117:
add.s32 %r245, %r10, 768;
setp.ge.s32	%p72, %r245, %r24;
@%p72 bra BB105_119;

st.global.u16 [%rd38+1536], %rs416;

BB105_119:
add.s32 %r246, %r10, 896;
setp.ge.s32	%p73, %r246, %r24;
@%p73 bra BB105_121;

st.global.u16 [%rd38+1792], %rs417;

BB105_121:
add.s32 %r247, %r10, 1024;
setp.ge.s32	%p74, %r247, %r24;
@%p74 bra BB105_123;

st.global.u16 [%rd38+2048], %rs418;

BB105_123:
add.s32 %r248, %r10, 1152;
setp.ge.s32	%p75, %r248, %r24;
@%p75 bra BB105_125;

st.global.u16 [%rd38+2304], %rs419;

BB105_125:
add.s32 %r249, %r10, 1280;
setp.ge.s32	%p76, %r249, %r24;
@%p76 bra BB105_127;

st.global.u16 [%rd38+2560], %rs420;

BB105_127:
add.s32 %r250, %r10, 1408;
setp.ge.s32	%p77, %r250, %r24;
@%p77 bra BB105_129;

st.global.u16 [%rd38+2816], %rs421;

BB105_129:
add.s32 %r251, %r10, 1536;
setp.ge.s32	%p78, %r251, %r24;
@%p78 bra BB105_131;

st.global.u16 [%rd38+3072], %rs422;

BB105_131:
add.s32 %r252, %r10, 1664;
setp.ge.s32	%p79, %r252, %r24;
@%p79 bra BB105_133;

st.global.u16 [%rd38+3328], %rs423;

BB105_133:
add.s32 %r253, %r10, 1792;
setp.ge.s32	%p80, %r253, %r24;
@%p80 bra BB105_271;

st.global.u16 [%rd38+3584], %rs424;
bra.uni BB105_271;

BB105_135:
setp.gt.s32	%p81, %r13, %r925;
mov.u32 %r941, %r9;
@%p81 bra BB105_144;

shr.s32 %r255, %r10, 31;
shr.u32 %r256, %r255, 27;
add.s32 %r257, %r10, %r256;
shr.s32 %r258, %r257, 5;
mul.wide.s32 %rd364, %r258, 8;
mov.u64 %rd365, _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage;
add.s64 %rd366, %rd365, %rd364;
add.s64 %rd39, %rd366, 80;

	mov.u32 %r379, %laneid;

	mov.u32 %r942, %r9;
mov.u32 %r943, %r13;

BB105_137:
mov.u32 %r939, %r943;
mov.u32 %r27, %r942;
mov.u32 %r942, %r939;
mul.lo.s32 %r259, %r10, 15;
cvt.s64.s32	%rd382, %r259;
cvt.s64.s32	%rd383, %r27;
add.s64 %rd384, %rd382, %rd383;
shl.b64 %rd385, %rd384, 1;
add.s64 %rd367, %rd134, %rd385;

	ld.global.nc.u16 %rs334, [%rd367];

	add.s32 %r260, %r259, 1;
cvt.s64.s32	%rd386, %r260;
add.s64 %rd387, %rd386, %rd383;
shl.b64 %rd388, %rd387, 1;
add.s64 %rd368, %rd134, %rd388;

	ld.global.nc.u16 %rs335, [%rd368];

	add.s32 %r261, %r259, 2;
cvt.s64.s32	%rd389, %r261;
add.s64 %rd390, %rd389, %rd383;
shl.b64 %rd391, %rd390, 1;
add.s64 %rd369, %rd134, %rd391;

	ld.global.nc.u16 %rs336, [%rd369];

	add.s32 %r262, %r259, 3;
cvt.s64.s32	%rd392, %r262;
add.s64 %rd393, %rd392, %rd383;
shl.b64 %rd394, %rd393, 1;
add.s64 %rd370, %rd134, %rd394;

	ld.global.nc.u16 %rs337, [%rd370];

	add.s32 %r263, %r259, 4;
cvt.s64.s32	%rd395, %r263;
add.s64 %rd396, %rd395, %rd383;
shl.b64 %rd397, %rd396, 1;
add.s64 %rd371, %rd134, %rd397;

	ld.global.nc.u16 %rs338, [%rd371];

	add.s32 %r264, %r259, 5;
cvt.s64.s32	%rd398, %r264;
add.s64 %rd399, %rd398, %rd383;
shl.b64 %rd400, %rd399, 1;
add.s64 %rd372, %rd134, %rd400;

	ld.global.nc.u16 %rs339, [%rd372];

	add.s32 %r265, %r259, 6;
cvt.s64.s32	%rd401, %r265;
add.s64 %rd402, %rd401, %rd383;
shl.b64 %rd403, %rd402, 1;
add.s64 %rd373, %rd134, %rd403;

	ld.global.nc.u16 %rs340, [%rd373];

	add.s32 %r266, %r259, 7;
cvt.s64.s32	%rd404, %r266;
add.s64 %rd405, %rd404, %rd383;
shl.b64 %rd406, %rd405, 1;
add.s64 %rd374, %rd134, %rd406;

	ld.global.nc.u16 %rs341, [%rd374];

	add.s32 %r267, %r259, 8;
cvt.s64.s32	%rd407, %r267;
add.s64 %rd408, %rd407, %rd383;
shl.b64 %rd409, %rd408, 1;
add.s64 %rd375, %rd134, %rd409;

	ld.global.nc.u16 %rs342, [%rd375];

	add.s32 %r268, %r259, 9;
cvt.s64.s32	%rd410, %r268;
add.s64 %rd411, %rd410, %rd383;
shl.b64 %rd412, %rd411, 1;
add.s64 %rd376, %rd134, %rd412;

	ld.global.nc.u16 %rs343, [%rd376];

	add.s32 %r269, %r259, 10;
cvt.s64.s32	%rd413, %r269;
add.s64 %rd414, %rd413, %rd383;
shl.b64 %rd415, %rd414, 1;
add.s64 %rd377, %rd134, %rd415;

	ld.global.nc.u16 %rs344, [%rd377];

	add.s32 %r270, %r259, 11;
cvt.s64.s32	%rd416, %r270;
add.s64 %rd417, %rd416, %rd383;
shl.b64 %rd418, %rd417, 1;
add.s64 %rd378, %rd134, %rd418;

	ld.global.nc.u16 %rs345, [%rd378];

	add.s32 %r271, %r259, 12;
cvt.s64.s32	%rd419, %r271;
add.s64 %rd420, %rd419, %rd383;
shl.b64 %rd421, %rd420, 1;
add.s64 %rd379, %rd134, %rd421;

	ld.global.nc.u16 %rs346, [%rd379];

	add.s32 %r272, %r259, 13;
cvt.s64.s32	%rd422, %r272;
add.s64 %rd423, %rd422, %rd383;
shl.b64 %rd424, %rd423, 1;
add.s64 %rd380, %rd134, %rd424;

	ld.global.nc.u16 %rs347, [%rd380];

	add.s32 %r273, %r259, 14;
cvt.s64.s32	%rd425, %r273;
add.s64 %rd426, %rd425, %rd383;
shl.b64 %rd427, %rd426, 1;
add.s64 %rd381, %rd134, %rd427;

	ld.global.nc.u16 %rs348, [%rd381];

	bar.sync 0;
cvt.u32.u16	%r334, %rs334;
xor.b32 %r275, %r334, 32768;
cvt.u32.u16	%r335, %rs335;
xor.b32 %r279, %r335, 32768;
cvt.u32.u16	%r336, %rs336;
xor.b32 %r283, %r336, 32768;
cvt.u32.u16	%r337, %rs337;
xor.b32 %r287, %r337, 32768;
cvt.u32.u16	%r338, %rs338;
xor.b32 %r291, %r338, 32768;
cvt.u32.u16	%r339, %rs339;
xor.b32 %r295, %r339, 32768;
cvt.u32.u16	%r340, %rs340;
xor.b32 %r299, %r340, 32768;
cvt.u32.u16	%r341, %rs341;
xor.b32 %r303, %r341, 32768;
cvt.u32.u16	%r342, %rs342;
xor.b32 %r307, %r342, 32768;
cvt.u32.u16	%r343, %rs343;
xor.b32 %r311, %r343, 32768;
cvt.u32.u16	%r344, %rs344;
xor.b32 %r315, %r344, 32768;
cvt.u32.u16	%r345, %rs345;
xor.b32 %r319, %r345, 32768;
cvt.u32.u16	%r346, %rs346;
xor.b32 %r323, %r346, 32768;
cvt.u32.u16	%r347, %rs347;
xor.b32 %r327, %r347, 32768;
cvt.u32.u16	%r348, %rs348;
xor.b32 %r331, %r348, 32768;
cvt.s64.s32	%rd40, %r10;
mul.wide.s32 %rd428, %r10, 8;
add.s64 %rd430, %rd365, 120;
add.s64 %rd431, %rd430, %rd428;
mov.u64 %rd432, 0;
st.shared.u64 [%rd431], %rd432;
st.shared.u64 [%rd431+1024], %rd432;
st.shared.u64 [%rd431+2048], %rd432;
st.shared.u64 [%rd431+3072], %rd432;
st.shared.u64 [%rd431+4096], %rd432;

	bfe.u32 %r274, %r275, %r151, %r152;

	bfe.u32 %r349, %r274, 2, 14;
cvt.u64.u32	%rd433, %r274;
and.b64 %rd434, %rd433, 3;
shl.b64 %rd435, %rd434, 10;
add.s64 %rd436, %rd430, %rd435;
add.s64 %rd437, %rd436, %rd428;
mul.wide.u32 %rd438, %r349, 2;
add.s64 %rd41, %rd437, %rd438;
ld.shared.u16 %r45, [%rd41];
add.s32 %r350, %r45, 1;
st.shared.u16 [%rd41], %r350;

	bfe.u32 %r278, %r279, %r151, %r152;

	bfe.u32 %r351, %r278, 2, 14;
cvt.u64.u32	%rd439, %r278;
and.b64 %rd440, %rd439, 3;
shl.b64 %rd441, %rd440, 10;
add.s64 %rd442, %rd430, %rd441;
add.s64 %rd443, %rd442, %rd428;
mul.wide.u32 %rd444, %r351, 2;
add.s64 %rd42, %rd443, %rd444;
ld.shared.u16 %r46, [%rd42];
add.s32 %r352, %r46, 1;
st.shared.u16 [%rd42], %r352;

	bfe.u32 %r282, %r283, %r151, %r152;

	bfe.u32 %r353, %r282, 2, 14;
cvt.u64.u32	%rd445, %r282;
and.b64 %rd446, %rd445, 3;
shl.b64 %rd447, %rd446, 10;
add.s64 %rd448, %rd430, %rd447;
add.s64 %rd449, %rd448, %rd428;
mul.wide.u32 %rd450, %r353, 2;
add.s64 %rd43, %rd449, %rd450;
ld.shared.u16 %r47, [%rd43];
add.s32 %r354, %r47, 1;
st.shared.u16 [%rd43], %r354;

	bfe.u32 %r286, %r287, %r151, %r152;

	bfe.u32 %r355, %r286, 2, 14;
cvt.u64.u32	%rd451, %r286;
and.b64 %rd452, %rd451, 3;
shl.b64 %rd453, %rd452, 10;
add.s64 %rd454, %rd430, %rd453;
add.s64 %rd455, %rd454, %rd428;
mul.wide.u32 %rd456, %r355, 2;
add.s64 %rd44, %rd455, %rd456;
ld.shared.u16 %r48, [%rd44];
add.s32 %r356, %r48, 1;
st.shared.u16 [%rd44], %r356;

	bfe.u32 %r290, %r291, %r151, %r152;

	bfe.u32 %r357, %r290, 2, 14;
cvt.u64.u32	%rd457, %r290;
and.b64 %rd458, %rd457, 3;
shl.b64 %rd459, %rd458, 10;
add.s64 %rd460, %rd430, %rd459;
add.s64 %rd461, %rd460, %rd428;
mul.wide.u32 %rd462, %r357, 2;
add.s64 %rd45, %rd461, %rd462;
ld.shared.u16 %r49, [%rd45];
add.s32 %r358, %r49, 1;
st.shared.u16 [%rd45], %r358;

	bfe.u32 %r294, %r295, %r151, %r152;

	bfe.u32 %r359, %r294, 2, 14;
cvt.u64.u32	%rd463, %r294;
and.b64 %rd464, %rd463, 3;
shl.b64 %rd465, %rd464, 10;
add.s64 %rd466, %rd430, %rd465;
add.s64 %rd467, %rd466, %rd428;
mul.wide.u32 %rd468, %r359, 2;
add.s64 %rd46, %rd467, %rd468;
ld.shared.u16 %r50, [%rd46];
add.s32 %r360, %r50, 1;
st.shared.u16 [%rd46], %r360;

	bfe.u32 %r298, %r299, %r151, %r152;

	bfe.u32 %r361, %r298, 2, 14;
cvt.u64.u32	%rd469, %r298;
and.b64 %rd470, %rd469, 3;
shl.b64 %rd471, %rd470, 10;
add.s64 %rd472, %rd430, %rd471;
add.s64 %rd473, %rd472, %rd428;
mul.wide.u32 %rd474, %r361, 2;
add.s64 %rd47, %rd473, %rd474;
ld.shared.u16 %r51, [%rd47];
add.s32 %r362, %r51, 1;
st.shared.u16 [%rd47], %r362;

	bfe.u32 %r302, %r303, %r151, %r152;

	bfe.u32 %r363, %r302, 2, 14;
cvt.u64.u32	%rd475, %r302;
and.b64 %rd476, %rd475, 3;
shl.b64 %rd477, %rd476, 10;
add.s64 %rd478, %rd430, %rd477;
add.s64 %rd479, %rd478, %rd428;
mul.wide.u32 %rd480, %r363, 2;
add.s64 %rd48, %rd479, %rd480;
ld.shared.u16 %r52, [%rd48];
add.s32 %r364, %r52, 1;
st.shared.u16 [%rd48], %r364;

	bfe.u32 %r306, %r307, %r151, %r152;

	bfe.u32 %r365, %r306, 2, 14;
cvt.u64.u32	%rd481, %r306;
and.b64 %rd482, %rd481, 3;
shl.b64 %rd483, %rd482, 10;
add.s64 %rd484, %rd430, %rd483;
add.s64 %rd485, %rd484, %rd428;
mul.wide.u32 %rd486, %r365, 2;
add.s64 %rd49, %rd485, %rd486;
ld.shared.u16 %r53, [%rd49];
add.s32 %r366, %r53, 1;
st.shared.u16 [%rd49], %r366;

	bfe.u32 %r310, %r311, %r151, %r152;

	bfe.u32 %r367, %r310, 2, 14;
cvt.u64.u32	%rd487, %r310;
and.b64 %rd488, %rd487, 3;
shl.b64 %rd489, %rd488, 10;
add.s64 %rd490, %rd430, %rd489;
add.s64 %rd491, %rd490, %rd428;
mul.wide.u32 %rd492, %r367, 2;
add.s64 %rd50, %rd491, %rd492;
ld.shared.u16 %r54, [%rd50];
add.s32 %r368, %r54, 1;
st.shared.u16 [%rd50], %r368;

	bfe.u32 %r314, %r315, %r151, %r152;

	bfe.u32 %r369, %r314, 2, 14;
cvt.u64.u32	%rd493, %r314;
and.b64 %rd494, %rd493, 3;
shl.b64 %rd495, %rd494, 10;
add.s64 %rd496, %rd430, %rd495;
add.s64 %rd497, %rd496, %rd428;
mul.wide.u32 %rd498, %r369, 2;
add.s64 %rd51, %rd497, %rd498;
ld.shared.u16 %r55, [%rd51];
add.s32 %r370, %r55, 1;
st.shared.u16 [%rd51], %r370;

	bfe.u32 %r318, %r319, %r151, %r152;

	bfe.u32 %r371, %r318, 2, 14;
cvt.u64.u32	%rd499, %r318;
and.b64 %rd500, %rd499, 3;
shl.b64 %rd501, %rd500, 10;
add.s64 %rd502, %rd430, %rd501;
add.s64 %rd503, %rd502, %rd428;
mul.wide.u32 %rd504, %r371, 2;
add.s64 %rd52, %rd503, %rd504;
ld.shared.u16 %r56, [%rd52];
add.s32 %r372, %r56, 1;
st.shared.u16 [%rd52], %r372;

	bfe.u32 %r322, %r323, %r151, %r152;

	bfe.u32 %r373, %r322, 2, 14;
cvt.u64.u32	%rd505, %r322;
and.b64 %rd506, %rd505, 3;
shl.b64 %rd507, %rd506, 10;
add.s64 %rd508, %rd430, %rd507;
add.s64 %rd509, %rd508, %rd428;
mul.wide.u32 %rd510, %r373, 2;
add.s64 %rd53, %rd509, %rd510;
ld.shared.u16 %r57, [%rd53];
add.s32 %r374, %r57, 1;
st.shared.u16 [%rd53], %r374;

	bfe.u32 %r326, %r327, %r151, %r152;

	bfe.u32 %r375, %r326, 2, 14;
cvt.u64.u32	%rd511, %r326;
and.b64 %rd512, %rd511, 3;
shl.b64 %rd513, %rd512, 10;
add.s64 %rd514, %rd430, %rd513;
add.s64 %rd515, %rd514, %rd428;
mul.wide.u32 %rd516, %r375, 2;
add.s64 %rd54, %rd515, %rd516;
ld.shared.u16 %r58, [%rd54];
add.s32 %r376, %r58, 1;
st.shared.u16 [%rd54], %r376;

	bfe.u32 %r330, %r331, %r151, %r152;

	bfe.u32 %r377, %r330, 2, 14;
cvt.u64.u32	%rd517, %r330;
and.b64 %rd518, %rd517, 3;
shl.b64 %rd519, %rd518, 10;
add.s64 %rd520, %rd430, %rd519;
add.s64 %rd521, %rd520, %rd428;
mul.wide.u32 %rd522, %r377, 2;
add.s64 %rd55, %rd521, %rd522;
ld.shared.u16 %r59, [%rd55];
add.s32 %r378, %r59, 1;
st.shared.u16 [%rd55], %r378;
bar.sync 0;
mul.lo.s64 %rd533, %rd40, 40;
add.s64 %rd535, %rd365, %rd533;
ld.shared.u64 %rd56, [%rd535+128];
ld.shared.u64 %rd57, [%rd535+120];
add.s64 %rd536, %rd56, %rd57;
ld.shared.u64 %rd58, [%rd535+136];
add.s64 %rd537, %rd536, %rd58;
ld.shared.u64 %rd59, [%rd535+144];
add.s64 %rd538, %rd537, %rd59;
ld.shared.u64 %rd539, [%rd535+152];
add.s64 %rd524, %rd538, %rd539;
mov.u32 %r380, 1;
mov.u32 %r389, 0;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd524; shfl.up.b32 lo|p, lo, %r380, %r389; shfl.up.b32 hi|p, hi, %r380, %r389; mov.b64 %rd523, {lo, hi}; @p add.u64 %rd523, %rd523, %rd524;}

	mov.u32 %r382, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd523; shfl.up.b32 lo|p, lo, %r382, %r389; shfl.up.b32 hi|p, hi, %r382, %r389; mov.b64 %rd525, {lo, hi}; @p add.u64 %rd525, %rd525, %rd523;}

	mov.u32 %r384, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd525; shfl.up.b32 lo|p, lo, %r384, %r389; shfl.up.b32 hi|p, hi, %r384, %r389; mov.b64 %rd527, {lo, hi}; @p add.u64 %rd527, %rd527, %rd525;}

	mov.u32 %r386, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd527; shfl.up.b32 lo|p, lo, %r386, %r389; shfl.up.b32 hi|p, hi, %r386, %r389; mov.b64 %rd529, {lo, hi}; @p add.u64 %rd529, %rd529, %rd527;}

	mov.u32 %r388, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd529; shfl.up.b32 lo|p, lo, %r388, %r389; shfl.up.b32 hi|p, hi, %r388, %r389; mov.b64 %rd531, {lo, hi}; @p add.u64 %rd531, %rd531, %rd529;}

	setp.ne.s32	%p82, %r379, 31;
@%p82 bra BB105_139;

st.shared.u64 [%rd39], %rd531;

BB105_139:
cvt.u16.u32	%rs121, %r275;
cvt.u16.u32	%rs122, %r279;
cvt.u16.u32	%rs123, %r283;
cvt.u16.u32	%rs124, %r287;
cvt.u16.u32	%rs125, %r291;
cvt.u16.u32	%rs126, %r295;
cvt.u16.u32	%rs127, %r299;
cvt.u16.u32	%rs128, %r303;
cvt.u16.u32	%rs129, %r307;
cvt.u16.u32	%rs130, %r311;
cvt.u16.u32	%rs131, %r315;
cvt.u16.u32	%rs132, %r319;
cvt.u16.u32	%rs133, %r323;
cvt.u16.u32	%rs134, %r327;
cvt.u16.u32	%rs135, %r331;
sub.s64 %rd62, %rd531, %rd524;
setp.lt.s32	%p1, %r10, 16;
and.b32 %r390, %r10, -32;
setp.eq.s32	%p2, %r390, 96;
setp.eq.s32	%p3, %r390, 64;
setp.eq.s32	%p4, %r390, 32;
bar.sync 0;
ld.shared.u64 %rd541, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+80];
selp.b64	%rd542, %rd541, 0, %p4;
add.s64 %rd543, %rd62, %rd542;
ld.shared.u64 %rd544, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+88];
add.s64 %rd545, %rd544, %rd541;
selp.b64	%rd546, %rd545, 0, %p3;
add.s64 %rd547, %rd543, %rd546;
ld.shared.u64 %rd548, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+96];
add.s64 %rd549, %rd545, %rd548;
selp.b64	%rd550, %rd549, 0, %p2;
add.s64 %rd551, %rd547, %rd550;
ld.shared.u64 %rd552, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+104];
add.s64 %rd553, %rd549, %rd552;
shl.b64 %rd554, %rd553, 16;
add.s64 %rd555, %rd554, %rd551;
shl.b64 %rd556, %rd553, 32;
add.s64 %rd557, %rd556, %rd555;
shl.b64 %rd558, %rd553, 48;
add.s64 %rd559, %rd558, %rd557;
add.s64 %rd560, %rd57, %rd559;
add.s64 %rd561, %rd560, %rd56;
add.s64 %rd562, %rd561, %rd58;
add.s64 %rd563, %rd562, %rd59;
mul.wide.s32 %rd564, %r10, 40;
add.s64 %rd565, %rd365, %rd564;
st.shared.u64 [%rd565+120], %rd559;
st.shared.u64 [%rd565+128], %rd560;
st.shared.u64 [%rd565+136], %rd561;
st.shared.u64 [%rd565+144], %rd562;
st.shared.u64 [%rd565+152], %rd563;
bar.sync 0;
ld.shared.u16 %r391, [%rd41];
add.s32 %r60, %r391, %r45;
ld.shared.u16 %r392, [%rd42];
add.s32 %r61, %r392, %r46;
ld.shared.u16 %r393, [%rd43];
add.s32 %r62, %r393, %r47;
ld.shared.u16 %r394, [%rd44];
add.s32 %r63, %r394, %r48;
ld.shared.u16 %r395, [%rd45];
add.s32 %r64, %r395, %r49;
ld.shared.u16 %r396, [%rd46];
add.s32 %r65, %r396, %r50;
ld.shared.u16 %r397, [%rd47];
add.s32 %r66, %r397, %r51;
ld.shared.u16 %r398, [%rd48];
add.s32 %r67, %r398, %r52;
ld.shared.u16 %r399, [%rd49];
add.s32 %r68, %r399, %r53;
ld.shared.u16 %r400, [%rd50];
add.s32 %r69, %r400, %r54;
ld.shared.u16 %r401, [%rd51];
add.s32 %r70, %r401, %r55;
ld.shared.u16 %r402, [%rd52];
add.s32 %r71, %r402, %r56;
ld.shared.u16 %r403, [%rd53];
add.s32 %r72, %r403, %r57;
ld.shared.u16 %r404, [%rd54];
add.s32 %r73, %r404, %r58;
ld.shared.u16 %r405, [%rd55];
add.s32 %r74, %r405, %r59;
@!%p1 bra BB105_141;
bra.uni BB105_140;

BB105_140:
and.b32 %r406, %r10, 3;
add.s32 %r407, %r406, 1;
shr.s32 %r408, %r10, 2;
mul.wide.u32 %rd566, %r407, 1024;
add.s64 %rd568, %rd365, %rd566;
mul.wide.s32 %rd569, %r408, 2;
add.s64 %rd570, %rd568, %rd569;
ld.shared.u16 %r926, [%rd570+120];

BB105_141:
@%p9 bra BB105_143;

mov.u32 %r919, 0;
mov.u32 %r918, 1;
setp.eq.s32	%p84, %r10, 0;

	shfl.up.b32 %r409, %r926, %r918, %r919;

	selp.b32	%r413, 0, %r409, %p84;
sub.s32 %r414, %r951, %r413;
mul.wide.u32 %rd571, %r10, 4;
add.s64 %rd573, %rd365, %rd571;
st.shared.u32 [%rd573], %r414;
add.s32 %r951, %r414, %r926;

BB105_143:
bar.sync 0;
mul.wide.u32 %rd574, %r60, 2;
add.s64 %rd576, %rd365, 72;
add.s64 %rd64, %rd576, %rd574;
st.shared.u16 [%rd64], %rs121;
mul.wide.u32 %rd577, %r61, 2;
add.s64 %rd65, %rd576, %rd577;
st.shared.u16 [%rd65], %rs122;
mul.wide.u32 %rd578, %r62, 2;
add.s64 %rd66, %rd576, %rd578;
st.shared.u16 [%rd66], %rs123;
mul.wide.u32 %rd579, %r63, 2;
add.s64 %rd67, %rd576, %rd579;
st.shared.u16 [%rd67], %rs124;
mul.wide.u32 %rd580, %r64, 2;
add.s64 %rd68, %rd576, %rd580;
st.shared.u16 [%rd68], %rs125;
mul.wide.u32 %rd581, %r65, 2;
add.s64 %rd69, %rd576, %rd581;
st.shared.u16 [%rd69], %rs126;
mul.wide.u32 %rd582, %r66, 2;
add.s64 %rd70, %rd576, %rd582;
st.shared.u16 [%rd70], %rs127;
mul.wide.u32 %rd583, %r67, 2;
add.s64 %rd71, %rd576, %rd583;
st.shared.u16 [%rd71], %rs128;
mul.wide.u32 %rd584, %r68, 2;
add.s64 %rd72, %rd576, %rd584;
st.shared.u16 [%rd72], %rs129;
mul.wide.u32 %rd585, %r69, 2;
add.s64 %rd73, %rd576, %rd585;
st.shared.u16 [%rd73], %rs130;
mul.wide.u32 %rd586, %r70, 2;
add.s64 %rd74, %rd576, %rd586;
st.shared.u16 [%rd74], %rs131;
mul.wide.u32 %rd587, %r71, 2;
add.s64 %rd75, %rd576, %rd587;
st.shared.u16 [%rd75], %rs132;
mul.wide.u32 %rd588, %r72, 2;
add.s64 %rd76, %rd576, %rd588;
st.shared.u16 [%rd76], %rs133;
mul.wide.u32 %rd589, %r73, 2;
add.s64 %rd77, %rd576, %rd589;
st.shared.u16 [%rd77], %rs134;
mul.wide.u32 %rd590, %r74, 2;
add.s64 %rd78, %rd576, %rd590;
st.shared.u16 [%rd78], %rs135;
bar.sync 0;
shl.b64 %rd591, %rd40, 1;
add.s64 %rd79, %rd365, %rd591;
ld.shared.u16 %r416, [%rd79+72];

	bfe.u32 %r415, %r416, %r151, %r152;

	shl.b32 %r475, %r415, 2;
cvt.u64.u32	%rd593, %r475;
and.b64 %rd594, %rd593, 262140;
add.s64 %rd595, %rd365, %rd594;
ld.shared.u32 %r476, [%rd595];
ld.shared.u16 %r420, [%rd79+328];

	bfe.u32 %r419, %r420, %r151, %r152;

	shl.b32 %r477, %r419, 2;
cvt.u64.u32	%rd596, %r477;
and.b64 %rd597, %rd596, 262140;
add.s64 %rd598, %rd365, %rd597;
ld.shared.u32 %r478, [%rd598];
ld.shared.u16 %r424, [%rd79+584];

	bfe.u32 %r423, %r424, %r151, %r152;

	shl.b32 %r479, %r423, 2;
cvt.u64.u32	%rd599, %r479;
and.b64 %rd600, %rd599, 262140;
add.s64 %rd601, %rd365, %rd600;
ld.shared.u32 %r480, [%rd601];
ld.shared.u16 %r428, [%rd79+840];

	bfe.u32 %r427, %r428, %r151, %r152;

	shl.b32 %r481, %r427, 2;
cvt.u64.u32	%rd602, %r481;
and.b64 %rd603, %rd602, 262140;
add.s64 %rd604, %rd365, %rd603;
ld.shared.u32 %r482, [%rd604];
ld.shared.u16 %r432, [%rd79+1096];

	bfe.u32 %r431, %r432, %r151, %r152;

	shl.b32 %r483, %r431, 2;
cvt.u64.u32	%rd605, %r483;
and.b64 %rd606, %rd605, 262140;
add.s64 %rd607, %rd365, %rd606;
ld.shared.u32 %r484, [%rd607];
ld.shared.u16 %r436, [%rd79+1352];

	bfe.u32 %r435, %r436, %r151, %r152;

	shl.b32 %r485, %r435, 2;
cvt.u64.u32	%rd608, %r485;
and.b64 %rd609, %rd608, 262140;
add.s64 %rd610, %rd365, %rd609;
ld.shared.u32 %r486, [%rd610];
ld.shared.u16 %r440, [%rd79+1608];

	bfe.u32 %r439, %r440, %r151, %r152;

	shl.b32 %r487, %r439, 2;
cvt.u64.u32	%rd611, %r487;
and.b64 %rd612, %rd611, 262140;
add.s64 %rd613, %rd365, %rd612;
ld.shared.u32 %r488, [%rd613];
ld.shared.u16 %r444, [%rd79+1864];

	bfe.u32 %r443, %r444, %r151, %r152;

	shl.b32 %r489, %r443, 2;
cvt.u64.u32	%rd614, %r489;
and.b64 %rd615, %rd614, 262140;
add.s64 %rd616, %rd365, %rd615;
ld.shared.u32 %r490, [%rd616];
ld.shared.u16 %r448, [%rd79+2120];

	bfe.u32 %r447, %r448, %r151, %r152;

	shl.b32 %r491, %r447, 2;
cvt.u64.u32	%rd617, %r491;
and.b64 %rd618, %rd617, 262140;
add.s64 %rd619, %rd365, %rd618;
ld.shared.u32 %r492, [%rd619];
ld.shared.u16 %r452, [%rd79+2376];

	bfe.u32 %r451, %r452, %r151, %r152;

	shl.b32 %r493, %r451, 2;
cvt.u64.u32	%rd620, %r493;
and.b64 %rd621, %rd620, 262140;
add.s64 %rd622, %rd365, %rd621;
ld.shared.u32 %r494, [%rd622];
ld.shared.u16 %r456, [%rd79+2632];

	bfe.u32 %r455, %r456, %r151, %r152;

	shl.b32 %r495, %r455, 2;
cvt.u64.u32	%rd623, %r495;
and.b64 %rd624, %rd623, 262140;
add.s64 %rd625, %rd365, %rd624;
ld.shared.u32 %r496, [%rd625];
ld.shared.u16 %r460, [%rd79+2888];

	bfe.u32 %r459, %r460, %r151, %r152;

	shl.b32 %r497, %r459, 2;
cvt.u64.u32	%rd626, %r497;
and.b64 %rd627, %rd626, 262140;
add.s64 %rd628, %rd365, %rd627;
ld.shared.u32 %r498, [%rd628];
ld.shared.u16 %r464, [%rd79+3144];

	bfe.u32 %r463, %r464, %r151, %r152;

	shl.b32 %r499, %r463, 2;
cvt.u64.u32	%rd629, %r499;
and.b64 %rd630, %rd629, 262140;
add.s64 %rd631, %rd365, %rd630;
ld.shared.u32 %r500, [%rd631];
ld.shared.u16 %r468, [%rd79+3400];

	bfe.u32 %r467, %r468, %r151, %r152;

	shl.b32 %r501, %r467, 2;
cvt.u64.u32	%rd632, %r501;
and.b64 %rd633, %rd632, 262140;
add.s64 %rd634, %rd365, %rd633;
ld.shared.u32 %r502, [%rd634];
ld.shared.u16 %r472, [%rd79+3656];

	bfe.u32 %r471, %r472, %r151, %r152;

	shl.b32 %r503, %r471, 2;
cvt.u64.u32	%rd635, %r503;
and.b64 %rd636, %rd635, 262140;
add.s64 %rd637, %rd365, %rd636;
ld.shared.u32 %r504, [%rd637];
xor.b32 %r505, %r472, 32768;
xor.b32 %r506, %r468, 32768;
xor.b32 %r507, %r464, 32768;
xor.b32 %r508, %r460, 32768;
xor.b32 %r509, %r456, 32768;
xor.b32 %r510, %r452, 32768;
xor.b32 %r511, %r448, 32768;
xor.b32 %r512, %r444, 32768;
xor.b32 %r513, %r440, 32768;
xor.b32 %r514, %r436, 32768;
xor.b32 %r515, %r432, 32768;
xor.b32 %r516, %r428, 32768;
xor.b32 %r517, %r424, 32768;
xor.b32 %r518, %r420, 32768;
xor.b32 %r519, %r416, 32768;
add.s32 %r520, %r10, %r476;
cvt.s64.s32	%rd80, %r520;
mul.wide.s32 %rd639, %r520, 2;
add.s64 %rd640, %rd2, %rd639;
st.global.u16 [%rd640], %r519;
add.s32 %r521, %r10, 128;
add.s32 %r522, %r521, %r478;
cvt.s64.s32	%rd81, %r522;
mul.wide.s32 %rd641, %r522, 2;
add.s64 %rd642, %rd2, %rd641;
st.global.u16 [%rd642], %r518;
add.s32 %r523, %r521, %r480;
add.s32 %r524, %r523, 128;
cvt.s64.s32	%rd82, %r524;
mul.wide.s32 %rd643, %r524, 2;
add.s64 %rd644, %rd2, %rd643;
st.global.u16 [%rd644], %r517;
add.s32 %r525, %r521, %r482;
add.s32 %r526, %r525, 256;
cvt.s64.s32	%rd83, %r526;
mul.wide.s32 %rd645, %r526, 2;
add.s64 %rd646, %rd2, %rd645;
st.global.u16 [%rd646], %r516;
add.s32 %r527, %r521, %r484;
add.s32 %r528, %r527, 384;
cvt.s64.s32	%rd84, %r528;
mul.wide.s32 %rd647, %r528, 2;
add.s64 %rd648, %rd2, %rd647;
st.global.u16 [%rd648], %r515;
add.s32 %r529, %r521, %r486;
add.s32 %r530, %r529, 512;
cvt.s64.s32	%rd85, %r530;
mul.wide.s32 %rd649, %r530, 2;
add.s64 %rd650, %rd2, %rd649;
st.global.u16 [%rd650], %r514;
add.s32 %r531, %r521, %r488;
add.s32 %r532, %r531, 640;
cvt.s64.s32	%rd86, %r532;
mul.wide.s32 %rd651, %r532, 2;
add.s64 %rd652, %rd2, %rd651;
st.global.u16 [%rd652], %r513;
add.s32 %r533, %r521, %r490;
add.s32 %r534, %r533, 768;
cvt.s64.s32	%rd87, %r534;
mul.wide.s32 %rd653, %r534, 2;
add.s64 %rd654, %rd2, %rd653;
st.global.u16 [%rd654], %r512;
add.s32 %r535, %r521, %r492;
add.s32 %r536, %r535, 896;
cvt.s64.s32	%rd88, %r536;
mul.wide.s32 %rd655, %r536, 2;
add.s64 %rd656, %rd2, %rd655;
st.global.u16 [%rd656], %r511;
add.s32 %r537, %r521, %r494;
add.s32 %r538, %r537, 1024;
cvt.s64.s32	%rd89, %r538;
mul.wide.s32 %rd657, %r538, 2;
add.s64 %rd658, %rd2, %rd657;
st.global.u16 [%rd658], %r510;
add.s32 %r539, %r521, %r496;
add.s32 %r540, %r539, 1152;
cvt.s64.s32	%rd90, %r540;
mul.wide.s32 %rd659, %r540, 2;
add.s64 %rd660, %rd2, %rd659;
st.global.u16 [%rd660], %r509;
add.s32 %r541, %r521, %r498;
add.s32 %r542, %r541, 1280;
cvt.s64.s32	%rd91, %r542;
mul.wide.s32 %rd661, %r542, 2;
add.s64 %rd662, %rd2, %rd661;
st.global.u16 [%rd662], %r508;
add.s32 %r543, %r521, %r500;
add.s32 %r544, %r543, 1408;
cvt.s64.s32	%rd92, %r544;
mul.wide.s32 %rd663, %r544, 2;
add.s64 %rd664, %rd2, %rd663;
st.global.u16 [%rd664], %r507;
add.s32 %r545, %r521, %r502;
add.s32 %r546, %r545, 1536;
cvt.s64.s32	%rd93, %r546;
mul.wide.s32 %rd665, %r546, 2;
add.s64 %rd666, %rd2, %rd665;
st.global.u16 [%rd666], %r506;
add.s32 %r547, %r521, %r504;
add.s32 %r548, %r547, 1664;
cvt.s64.s32	%rd94, %r548;
mul.wide.s32 %rd667, %r548, 2;
add.s64 %rd668, %rd2, %rd667;
st.global.u16 [%rd668], %r505;
bar.sync 0;
add.s64 %rd669, %rd136, %rd385;

	ld.global.nc.u16 %rs349, [%rd669];

	add.s64 %rd670, %rd136, %rd388;

	ld.global.nc.u16 %rs350, [%rd670];

	add.s64 %rd671, %rd136, %rd391;

	ld.global.nc.u16 %rs351, [%rd671];

	add.s64 %rd672, %rd136, %rd394;

	ld.global.nc.u16 %rs352, [%rd672];

	add.s64 %rd673, %rd136, %rd397;

	ld.global.nc.u16 %rs353, [%rd673];

	add.s64 %rd674, %rd136, %rd400;

	ld.global.nc.u16 %rs354, [%rd674];

	add.s64 %rd675, %rd136, %rd403;

	ld.global.nc.u16 %rs355, [%rd675];

	add.s64 %rd676, %rd136, %rd406;

	ld.global.nc.u16 %rs356, [%rd676];

	add.s64 %rd677, %rd136, %rd409;

	ld.global.nc.u16 %rs357, [%rd677];

	add.s64 %rd678, %rd136, %rd412;

	ld.global.nc.u16 %rs358, [%rd678];

	add.s64 %rd679, %rd136, %rd415;

	ld.global.nc.u16 %rs359, [%rd679];

	add.s64 %rd680, %rd136, %rd418;

	ld.global.nc.u16 %rs360, [%rd680];

	add.s64 %rd681, %rd136, %rd421;

	ld.global.nc.u16 %rs361, [%rd681];

	add.s64 %rd682, %rd136, %rd424;

	ld.global.nc.u16 %rs362, [%rd682];

	add.s64 %rd683, %rd136, %rd427;

	ld.global.nc.u16 %rs363, [%rd683];

	bar.sync 0;
st.shared.u16 [%rd64], %rs349;
st.shared.u16 [%rd65], %rs350;
st.shared.u16 [%rd66], %rs351;
st.shared.u16 [%rd67], %rs352;
st.shared.u16 [%rd68], %rs353;
st.shared.u16 [%rd69], %rs354;
st.shared.u16 [%rd70], %rs355;
st.shared.u16 [%rd71], %rs356;
st.shared.u16 [%rd72], %rs357;
st.shared.u16 [%rd73], %rs358;
st.shared.u16 [%rd74], %rs359;
st.shared.u16 [%rd75], %rs360;
st.shared.u16 [%rd76], %rs361;
st.shared.u16 [%rd77], %rs362;
st.shared.u16 [%rd78], %rs363;
bar.sync 0;
ld.shared.u16 %rs454, [%rd79+72];
ld.shared.u16 %rs455, [%rd79+328];
ld.shared.u16 %rs456, [%rd79+584];
ld.shared.u16 %rs457, [%rd79+840];
ld.shared.u16 %rs458, [%rd79+1096];
ld.shared.u16 %rs459, [%rd79+1352];
ld.shared.u16 %rs460, [%rd79+1608];
ld.shared.u16 %rs461, [%rd79+1864];
ld.shared.u16 %rs462, [%rd79+2120];
ld.shared.u16 %rs463, [%rd79+2376];
ld.shared.u16 %rs464, [%rd79+2632];
ld.shared.u16 %rs465, [%rd79+2888];
ld.shared.u16 %rs466, [%rd79+3144];
ld.shared.u16 %rs467, [%rd79+3400];
ld.shared.u16 %rs468, [%rd79+3656];
shl.b64 %rd731, %rd80, 1;
add.s64 %rd732, %rd1, %rd731;
st.global.u16 [%rd732], %rs454;
shl.b64 %rd733, %rd81, 1;
add.s64 %rd734, %rd1, %rd733;
st.global.u16 [%rd734], %rs455;
shl.b64 %rd735, %rd82, 1;
add.s64 %rd736, %rd1, %rd735;
st.global.u16 [%rd736], %rs456;
shl.b64 %rd737, %rd83, 1;
add.s64 %rd738, %rd1, %rd737;
st.global.u16 [%rd738], %rs457;
shl.b64 %rd739, %rd84, 1;
add.s64 %rd740, %rd1, %rd739;
st.global.u16 [%rd740], %rs458;
shl.b64 %rd741, %rd85, 1;
add.s64 %rd742, %rd1, %rd741;
st.global.u16 [%rd742], %rs459;
shl.b64 %rd743, %rd86, 1;
add.s64 %rd744, %rd1, %rd743;
st.global.u16 [%rd744], %rs460;
shl.b64 %rd745, %rd87, 1;
add.s64 %rd746, %rd1, %rd745;
st.global.u16 [%rd746], %rs461;
shl.b64 %rd747, %rd88, 1;
add.s64 %rd748, %rd1, %rd747;
st.global.u16 [%rd748], %rs462;
shl.b64 %rd749, %rd89, 1;
add.s64 %rd750, %rd1, %rd749;
st.global.u16 [%rd750], %rs463;
shl.b64 %rd751, %rd90, 1;
add.s64 %rd752, %rd1, %rd751;
st.global.u16 [%rd752], %rs464;
shl.b64 %rd753, %rd91, 1;
add.s64 %rd754, %rd1, %rd753;
st.global.u16 [%rd754], %rs465;
shl.b64 %rd755, %rd92, 1;
add.s64 %rd756, %rd1, %rd755;
st.global.u16 [%rd756], %rs466;
shl.b64 %rd757, %rd93, 1;
add.s64 %rd758, %rd1, %rd757;
st.global.u16 [%rd758], %rs467;
shl.b64 %rd759, %rd94, 1;
add.s64 %rd760, %rd1, %rd759;
st.global.u16 [%rd760], %rs468;
bar.sync 0;
add.s32 %r943, %r942, 1920;
setp.le.s32	%p85, %r943, %r925;
mov.u32 %r941, %r942;
@%p85 bra BB105_137;

BB105_144:
setp.le.s32	%p86, %r925, %r941;
@%p86 bra BB105_271;

sub.s32 %r82, %r925, %r941;
cvt.s64.s32	%rd95, %r941;
mad.lo.s32 %r83, %r10, -15, %r82;
mul.lo.s32 %r84, %r10, 15;
mov.u16 %rs364, -1;
setp.lt.s32	%p87, %r83, 1;
mov.u16 %rs453, %rs364;
@%p87 bra BB105_147;

cvt.s64.s32	%rd762, %r84;
add.s64 %rd763, %rd762, %rd95;
shl.b64 %rd764, %rd763, 1;
add.s64 %rd761, %rd134, %rd764;

	ld.global.nc.u16 %rs365, [%rd761];

	xor.b16 %rs181, %rs365, -32768;
mov.u16 %rs453, %rs181;

BB105_147:
mov.u16 %rs182, %rs453;
setp.lt.s32	%p88, %r83, 2;
mov.u16 %rs452, %rs364;
@%p88 bra BB105_149;

add.s32 %r564, %r84, 1;
cvt.s64.s32	%rd766, %r564;
add.s64 %rd767, %rd766, %rd95;
shl.b64 %rd768, %rd767, 1;
add.s64 %rd765, %rd134, %rd768;

	ld.global.nc.u16 %rs367, [%rd765];

	xor.b16 %rs452, %rs367, -32768;

BB105_149:
setp.lt.s32	%p89, %r83, 3;
mov.u16 %rs451, %rs364;
@%p89 bra BB105_151;

add.s32 %r565, %r84, 2;
cvt.s64.s32	%rd770, %r565;
add.s64 %rd771, %rd770, %rd95;
shl.b64 %rd772, %rd771, 1;
add.s64 %rd769, %rd134, %rd772;

	ld.global.nc.u16 %rs369, [%rd769];

	xor.b16 %rs451, %rs369, -32768;

BB105_151:
setp.lt.s32	%p90, %r83, 4;
mov.u16 %rs450, %rs364;
@%p90 bra BB105_153;

add.s32 %r566, %r84, 3;
cvt.s64.s32	%rd774, %r566;
add.s64 %rd775, %rd774, %rd95;
shl.b64 %rd776, %rd775, 1;
add.s64 %rd773, %rd134, %rd776;

	ld.global.nc.u16 %rs371, [%rd773];

	xor.b16 %rs450, %rs371, -32768;

BB105_153:
setp.lt.s32	%p91, %r83, 5;
mov.u16 %rs449, %rs364;
@%p91 bra BB105_155;

add.s32 %r567, %r84, 4;
cvt.s64.s32	%rd778, %r567;
add.s64 %rd779, %rd778, %rd95;
shl.b64 %rd780, %rd779, 1;
add.s64 %rd777, %rd134, %rd780;

	ld.global.nc.u16 %rs373, [%rd777];

	xor.b16 %rs449, %rs373, -32768;

BB105_155:
setp.lt.s32	%p92, %r83, 6;
mov.u16 %rs448, %rs364;
@%p92 bra BB105_157;

add.s32 %r568, %r84, 5;
cvt.s64.s32	%rd782, %r568;
add.s64 %rd783, %rd782, %rd95;
shl.b64 %rd784, %rd783, 1;
add.s64 %rd781, %rd134, %rd784;

	ld.global.nc.u16 %rs375, [%rd781];

	xor.b16 %rs448, %rs375, -32768;

BB105_157:
setp.lt.s32	%p93, %r83, 7;
mov.u16 %rs447, %rs364;
@%p93 bra BB105_159;

add.s32 %r569, %r84, 6;
cvt.s64.s32	%rd786, %r569;
add.s64 %rd787, %rd786, %rd95;
shl.b64 %rd788, %rd787, 1;
add.s64 %rd785, %rd134, %rd788;

	ld.global.nc.u16 %rs377, [%rd785];

	xor.b16 %rs447, %rs377, -32768;

BB105_159:
setp.lt.s32	%p94, %r83, 8;
mov.u16 %rs446, %rs364;
@%p94 bra BB105_161;

add.s32 %r570, %r84, 7;
cvt.s64.s32	%rd790, %r570;
add.s64 %rd791, %rd790, %rd95;
shl.b64 %rd792, %rd791, 1;
add.s64 %rd789, %rd134, %rd792;

	ld.global.nc.u16 %rs379, [%rd789];

	xor.b16 %rs446, %rs379, -32768;

BB105_161:
setp.lt.s32	%p95, %r83, 9;
mov.u16 %rs445, %rs364;
@%p95 bra BB105_163;

add.s32 %r571, %r84, 8;
cvt.s64.s32	%rd794, %r571;
add.s64 %rd795, %rd794, %rd95;
shl.b64 %rd796, %rd795, 1;
add.s64 %rd793, %rd134, %rd796;

	ld.global.nc.u16 %rs381, [%rd793];

	xor.b16 %rs445, %rs381, -32768;

BB105_163:
setp.lt.s32	%p96, %r83, 10;
mov.u16 %rs444, %rs364;
@%p96 bra BB105_165;

add.s32 %r572, %r84, 9;
cvt.s64.s32	%rd798, %r572;
add.s64 %rd799, %rd798, %rd95;
shl.b64 %rd800, %rd799, 1;
add.s64 %rd797, %rd134, %rd800;

	ld.global.nc.u16 %rs383, [%rd797];

	xor.b16 %rs444, %rs383, -32768;

BB105_165:
setp.lt.s32	%p97, %r83, 11;
mov.u16 %rs443, %rs364;
@%p97 bra BB105_167;

add.s32 %r573, %r84, 10;
cvt.s64.s32	%rd802, %r573;
add.s64 %rd803, %rd802, %rd95;
shl.b64 %rd804, %rd803, 1;
add.s64 %rd801, %rd134, %rd804;

	ld.global.nc.u16 %rs385, [%rd801];

	xor.b16 %rs443, %rs385, -32768;

BB105_167:
setp.lt.s32	%p98, %r83, 12;
mov.u16 %rs442, %rs364;
@%p98 bra BB105_169;

add.s32 %r574, %r84, 11;
cvt.s64.s32	%rd806, %r574;
add.s64 %rd807, %rd806, %rd95;
shl.b64 %rd808, %rd807, 1;
add.s64 %rd805, %rd134, %rd808;

	ld.global.nc.u16 %rs387, [%rd805];

	xor.b16 %rs442, %rs387, -32768;

BB105_169:
setp.lt.s32	%p99, %r83, 13;
mov.u16 %rs441, %rs364;
@%p99 bra BB105_171;

add.s32 %r575, %r84, 12;
cvt.s64.s32	%rd810, %r575;
add.s64 %rd811, %rd810, %rd95;
shl.b64 %rd812, %rd811, 1;
add.s64 %rd809, %rd134, %rd812;

	ld.global.nc.u16 %rs389, [%rd809];

	xor.b16 %rs441, %rs389, -32768;

BB105_171:
setp.lt.s32	%p100, %r83, 14;
mov.u16 %rs440, %rs364;
@%p100 bra BB105_173;

add.s32 %r576, %r84, 13;
cvt.s64.s32	%rd814, %r576;
add.s64 %rd815, %rd814, %rd95;
shl.b64 %rd816, %rd815, 1;
add.s64 %rd813, %rd134, %rd816;

	ld.global.nc.u16 %rs391, [%rd813];

	xor.b16 %rs440, %rs391, -32768;

BB105_173:
setp.lt.s32	%p101, %r83, 15;
mov.u16 %rs439, %rs364;
@%p101 bra BB105_175;

add.s32 %r577, %r84, 14;
cvt.s64.s32	%rd818, %r577;
add.s64 %rd819, %rd818, %rd95;
shl.b64 %rd820, %rd819, 1;
add.s64 %rd817, %rd134, %rd820;

	ld.global.nc.u16 %rs393, [%rd817];

	xor.b16 %rs439, %rs393, -32768;

BB105_175:
bar.sync 0;
cvt.s64.s32	%rd96, %r10;
mul.wide.s32 %rd821, %r10, 8;
mov.u64 %rd822, _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage;
add.s64 %rd823, %rd822, 120;
add.s64 %rd824, %rd823, %rd821;
mov.u64 %rd825, 0;
st.shared.u64 [%rd824], %rd825;
st.shared.u64 [%rd824+1024], %rd825;
st.shared.u64 [%rd824+2048], %rd825;
st.shared.u64 [%rd824+3072], %rd825;
st.shared.u64 [%rd824+4096], %rd825;
cvt.u32.u16	%r579, %rs182;

	bfe.u32 %r578, %r579, %r151, %r152;

	bfe.u32 %r638, %r578, 2, 14;
cvt.u64.u32	%rd826, %r578;
and.b64 %rd827, %rd826, 3;
shl.b64 %rd828, %rd827, 10;
add.s64 %rd829, %rd823, %rd828;
add.s64 %rd830, %rd829, %rd821;
mul.wide.u32 %rd831, %r638, 2;
add.s64 %rd97, %rd830, %rd831;
ld.shared.u16 %r85, [%rd97];
add.s32 %r639, %r85, 1;
st.shared.u16 [%rd97], %r639;
cvt.u32.u16	%r583, %rs452;

	bfe.u32 %r582, %r583, %r151, %r152;

	bfe.u32 %r640, %r582, 2, 14;
cvt.u64.u32	%rd832, %r582;
and.b64 %rd833, %rd832, 3;
shl.b64 %rd834, %rd833, 10;
add.s64 %rd835, %rd823, %rd834;
add.s64 %rd836, %rd835, %rd821;
mul.wide.u32 %rd837, %r640, 2;
add.s64 %rd98, %rd836, %rd837;
ld.shared.u16 %r86, [%rd98];
add.s32 %r641, %r86, 1;
st.shared.u16 [%rd98], %r641;
cvt.u32.u16	%r587, %rs451;

	bfe.u32 %r586, %r587, %r151, %r152;

	bfe.u32 %r642, %r586, 2, 14;
cvt.u64.u32	%rd838, %r586;
and.b64 %rd839, %rd838, 3;
shl.b64 %rd840, %rd839, 10;
add.s64 %rd841, %rd823, %rd840;
add.s64 %rd842, %rd841, %rd821;
mul.wide.u32 %rd843, %r642, 2;
add.s64 %rd99, %rd842, %rd843;
ld.shared.u16 %r87, [%rd99];
add.s32 %r643, %r87, 1;
st.shared.u16 [%rd99], %r643;
cvt.u32.u16	%r591, %rs450;

	bfe.u32 %r590, %r591, %r151, %r152;

	bfe.u32 %r644, %r590, 2, 14;
cvt.u64.u32	%rd844, %r590;
and.b64 %rd845, %rd844, 3;
shl.b64 %rd846, %rd845, 10;
add.s64 %rd847, %rd823, %rd846;
add.s64 %rd848, %rd847, %rd821;
mul.wide.u32 %rd849, %r644, 2;
add.s64 %rd100, %rd848, %rd849;
ld.shared.u16 %r88, [%rd100];
add.s32 %r645, %r88, 1;
st.shared.u16 [%rd100], %r645;
cvt.u32.u16	%r595, %rs449;

	bfe.u32 %r594, %r595, %r151, %r152;

	bfe.u32 %r646, %r594, 2, 14;
cvt.u64.u32	%rd850, %r594;
and.b64 %rd851, %rd850, 3;
shl.b64 %rd852, %rd851, 10;
add.s64 %rd853, %rd823, %rd852;
add.s64 %rd854, %rd853, %rd821;
mul.wide.u32 %rd855, %r646, 2;
add.s64 %rd101, %rd854, %rd855;
ld.shared.u16 %r89, [%rd101];
add.s32 %r647, %r89, 1;
st.shared.u16 [%rd101], %r647;
cvt.u32.u16	%r599, %rs448;

	bfe.u32 %r598, %r599, %r151, %r152;

	bfe.u32 %r648, %r598, 2, 14;
cvt.u64.u32	%rd856, %r598;
and.b64 %rd857, %rd856, 3;
shl.b64 %rd858, %rd857, 10;
add.s64 %rd859, %rd823, %rd858;
add.s64 %rd860, %rd859, %rd821;
mul.wide.u32 %rd861, %r648, 2;
add.s64 %rd102, %rd860, %rd861;
ld.shared.u16 %r90, [%rd102];
add.s32 %r649, %r90, 1;
st.shared.u16 [%rd102], %r649;
cvt.u32.u16	%r603, %rs447;

	bfe.u32 %r602, %r603, %r151, %r152;

	bfe.u32 %r650, %r602, 2, 14;
cvt.u64.u32	%rd862, %r602;
and.b64 %rd863, %rd862, 3;
shl.b64 %rd864, %rd863, 10;
add.s64 %rd865, %rd823, %rd864;
add.s64 %rd866, %rd865, %rd821;
mul.wide.u32 %rd867, %r650, 2;
add.s64 %rd103, %rd866, %rd867;
ld.shared.u16 %r91, [%rd103];
add.s32 %r651, %r91, 1;
st.shared.u16 [%rd103], %r651;
cvt.u32.u16	%r607, %rs446;

	bfe.u32 %r606, %r607, %r151, %r152;

	bfe.u32 %r652, %r606, 2, 14;
cvt.u64.u32	%rd868, %r606;
and.b64 %rd869, %rd868, 3;
shl.b64 %rd870, %rd869, 10;
add.s64 %rd871, %rd823, %rd870;
add.s64 %rd872, %rd871, %rd821;
mul.wide.u32 %rd873, %r652, 2;
add.s64 %rd104, %rd872, %rd873;
ld.shared.u16 %r92, [%rd104];
add.s32 %r653, %r92, 1;
st.shared.u16 [%rd104], %r653;
cvt.u32.u16	%r611, %rs445;

	bfe.u32 %r610, %r611, %r151, %r152;

	bfe.u32 %r654, %r610, 2, 14;
cvt.u64.u32	%rd874, %r610;
and.b64 %rd875, %rd874, 3;
shl.b64 %rd876, %rd875, 10;
add.s64 %rd877, %rd823, %rd876;
add.s64 %rd878, %rd877, %rd821;
mul.wide.u32 %rd879, %r654, 2;
add.s64 %rd105, %rd878, %rd879;
ld.shared.u16 %r93, [%rd105];
add.s32 %r655, %r93, 1;
st.shared.u16 [%rd105], %r655;
cvt.u32.u16	%r615, %rs444;

	bfe.u32 %r614, %r615, %r151, %r152;

	bfe.u32 %r656, %r614, 2, 14;
cvt.u64.u32	%rd880, %r614;
and.b64 %rd881, %rd880, 3;
shl.b64 %rd882, %rd881, 10;
add.s64 %rd883, %rd823, %rd882;
add.s64 %rd884, %rd883, %rd821;
mul.wide.u32 %rd885, %r656, 2;
add.s64 %rd106, %rd884, %rd885;
ld.shared.u16 %r94, [%rd106];
add.s32 %r657, %r94, 1;
st.shared.u16 [%rd106], %r657;
cvt.u32.u16	%r619, %rs443;

	bfe.u32 %r618, %r619, %r151, %r152;

	bfe.u32 %r658, %r618, 2, 14;
cvt.u64.u32	%rd886, %r618;
and.b64 %rd887, %rd886, 3;
shl.b64 %rd888, %rd887, 10;
add.s64 %rd889, %rd823, %rd888;
add.s64 %rd890, %rd889, %rd821;
mul.wide.u32 %rd891, %r658, 2;
add.s64 %rd107, %rd890, %rd891;
ld.shared.u16 %r95, [%rd107];
add.s32 %r659, %r95, 1;
st.shared.u16 [%rd107], %r659;
cvt.u32.u16	%r623, %rs442;

	bfe.u32 %r622, %r623, %r151, %r152;

	bfe.u32 %r660, %r622, 2, 14;
cvt.u64.u32	%rd892, %r622;
and.b64 %rd893, %rd892, 3;
shl.b64 %rd894, %rd893, 10;
add.s64 %rd895, %rd823, %rd894;
add.s64 %rd896, %rd895, %rd821;
mul.wide.u32 %rd897, %r660, 2;
add.s64 %rd108, %rd896, %rd897;
ld.shared.u16 %r96, [%rd108];
add.s32 %r661, %r96, 1;
st.shared.u16 [%rd108], %r661;
cvt.u32.u16	%r627, %rs441;

	bfe.u32 %r626, %r627, %r151, %r152;

	bfe.u32 %r662, %r626, 2, 14;
cvt.u64.u32	%rd898, %r626;
and.b64 %rd899, %rd898, 3;
shl.b64 %rd900, %rd899, 10;
add.s64 %rd901, %rd823, %rd900;
add.s64 %rd902, %rd901, %rd821;
mul.wide.u32 %rd903, %r662, 2;
add.s64 %rd109, %rd902, %rd903;
ld.shared.u16 %r97, [%rd109];
add.s32 %r663, %r97, 1;
st.shared.u16 [%rd109], %r663;
cvt.u32.u16	%r631, %rs440;

	bfe.u32 %r630, %r631, %r151, %r152;

	bfe.u32 %r664, %r630, 2, 14;
cvt.u64.u32	%rd904, %r630;
and.b64 %rd905, %rd904, 3;
shl.b64 %rd906, %rd905, 10;
add.s64 %rd907, %rd823, %rd906;
add.s64 %rd908, %rd907, %rd821;
mul.wide.u32 %rd909, %r664, 2;
add.s64 %rd110, %rd908, %rd909;
ld.shared.u16 %r98, [%rd110];
add.s32 %r665, %r98, 1;
st.shared.u16 [%rd110], %r665;
cvt.u32.u16	%r635, %rs439;

	bfe.u32 %r634, %r635, %r151, %r152;

	bfe.u32 %r666, %r634, 2, 14;
cvt.u64.u32	%rd910, %r634;
and.b64 %rd911, %rd910, 3;
shl.b64 %rd912, %rd911, 10;
add.s64 %rd913, %rd823, %rd912;
add.s64 %rd914, %rd913, %rd821;
mul.wide.u32 %rd915, %r666, 2;
add.s64 %rd111, %rd914, %rd915;
ld.shared.u16 %r99, [%rd111];
add.s32 %r667, %r99, 1;
st.shared.u16 [%rd111], %r667;
bar.sync 0;
mul.lo.s64 %rd926, %rd96, 40;
add.s64 %rd928, %rd822, %rd926;
ld.shared.u64 %rd112, [%rd928+128];
ld.shared.u64 %rd113, [%rd928+120];
add.s64 %rd929, %rd112, %rd113;
ld.shared.u64 %rd114, [%rd928+136];
add.s64 %rd930, %rd929, %rd114;
ld.shared.u64 %rd115, [%rd928+144];
add.s64 %rd931, %rd930, %rd115;
ld.shared.u64 %rd932, [%rd928+152];
add.s64 %rd917, %rd931, %rd932;

	mov.u32 %r668, %laneid;

	mov.u32 %r669, 1;
mov.u32 %r678, 0;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd917; shfl.up.b32 lo|p, lo, %r669, %r678; shfl.up.b32 hi|p, hi, %r669, %r678; mov.b64 %rd916, {lo, hi}; @p add.u64 %rd916, %rd916, %rd917;}

	mov.u32 %r671, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd916; shfl.up.b32 lo|p, lo, %r671, %r678; shfl.up.b32 hi|p, hi, %r671, %r678; mov.b64 %rd918, {lo, hi}; @p add.u64 %rd918, %rd918, %rd916;}

	mov.u32 %r673, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd918; shfl.up.b32 lo|p, lo, %r673, %r678; shfl.up.b32 hi|p, hi, %r673, %r678; mov.b64 %rd920, {lo, hi}; @p add.u64 %rd920, %rd920, %rd918;}

	mov.u32 %r675, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd920; shfl.up.b32 lo|p, lo, %r675, %r678; shfl.up.b32 hi|p, hi, %r675, %r678; mov.b64 %rd922, {lo, hi}; @p add.u64 %rd922, %rd922, %rd920;}

	mov.u32 %r677, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd922; shfl.up.b32 lo|p, lo, %r677, %r678; shfl.up.b32 hi|p, hi, %r677, %r678; mov.b64 %rd924, {lo, hi}; @p add.u64 %rd924, %rd924, %rd922;}

	setp.ne.s32	%p102, %r668, 31;
@%p102 bra BB105_177;

shr.s32 %r680, %r10, 31;
shr.u32 %r681, %r680, 27;
add.s32 %r682, %r10, %r681;
shr.s32 %r683, %r682, 5;
mul.wide.s32 %rd933, %r683, 8;
add.s64 %rd935, %rd822, %rd933;
st.shared.u64 [%rd935+80], %rd924;

BB105_177:
sub.s64 %rd118, %rd924, %rd917;
bar.sync 0;
and.b32 %r684, %r10, -32;
setp.eq.s32	%p103, %r684, 32;
ld.shared.u64 %rd937, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+80];
selp.b64	%rd938, %rd937, 0, %p103;
add.s64 %rd939, %rd118, %rd938;
ld.shared.u64 %rd940, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+88];
add.s64 %rd941, %rd940, %rd937;
setp.eq.s32	%p104, %r684, 64;
selp.b64	%rd942, %rd941, 0, %p104;
add.s64 %rd943, %rd939, %rd942;
ld.shared.u64 %rd944, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+96];
add.s64 %rd945, %rd941, %rd944;
setp.eq.s32	%p105, %r684, 96;
selp.b64	%rd946, %rd945, 0, %p105;
add.s64 %rd947, %rd943, %rd946;
ld.shared.u64 %rd948, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_232375_76_non_const_temp_storage+104];
add.s64 %rd949, %rd945, %rd948;
shl.b64 %rd950, %rd949, 16;
add.s64 %rd951, %rd950, %rd947;
shl.b64 %rd952, %rd949, 32;
add.s64 %rd953, %rd952, %rd951;
shl.b64 %rd954, %rd949, 48;
add.s64 %rd955, %rd954, %rd953;
add.s64 %rd956, %rd113, %rd955;
add.s64 %rd957, %rd956, %rd112;
add.s64 %rd958, %rd957, %rd114;
add.s64 %rd959, %rd958, %rd115;
mul.wide.s32 %rd960, %r10, 40;
add.s64 %rd961, %rd822, %rd960;
st.shared.u64 [%rd961+120], %rd955;
st.shared.u64 [%rd961+128], %rd956;
st.shared.u64 [%rd961+136], %rd957;
st.shared.u64 [%rd961+144], %rd958;
st.shared.u64 [%rd961+152], %rd959;
bar.sync 0;
ld.shared.u16 %r686, [%rd97];
add.s32 %r101, %r686, %r85;
ld.shared.u16 %r687, [%rd98];
add.s32 %r102, %r687, %r86;
ld.shared.u16 %r688, [%rd99];
add.s32 %r103, %r688, %r87;
ld.shared.u16 %r689, [%rd100];
add.s32 %r104, %r689, %r88;
ld.shared.u16 %r690, [%rd101];
add.s32 %r105, %r690, %r89;
ld.shared.u16 %r691, [%rd102];
add.s32 %r106, %r691, %r90;
ld.shared.u16 %r692, [%rd103];
add.s32 %r107, %r692, %r91;
ld.shared.u16 %r693, [%rd104];
add.s32 %r108, %r693, %r92;
ld.shared.u16 %r694, [%rd105];
add.s32 %r109, %r694, %r93;
ld.shared.u16 %r695, [%rd106];
add.s32 %r110, %r695, %r94;
ld.shared.u16 %r696, [%rd107];
add.s32 %r111, %r696, %r95;
ld.shared.u16 %r697, [%rd108];
add.s32 %r112, %r697, %r96;
ld.shared.u16 %r698, [%rd109];
add.s32 %r113, %r698, %r97;
ld.shared.u16 %r699, [%rd110];
add.s32 %r114, %r699, %r98;
ld.shared.u16 %r700, [%rd111];
add.s32 %r115, %r700, %r99;
setp.gt.s32	%p106, %r10, 15;
@%p106 bra BB105_179;

and.b32 %r702, %r10, 3;
shr.s32 %r703, %r10, 2;
add.s32 %r704, %r702, 1;
mul.wide.u32 %rd962, %r704, 1024;
add.s64 %rd964, %rd822, %rd962;
mul.wide.s32 %rd965, %r703, 2;
add.s64 %rd966, %rd964, %rd965;
ld.shared.u16 %r952, [%rd966+120];

BB105_179:
@%p9 bra BB105_181;

mov.u32 %r924, 0;
mov.u32 %r923, 1;

	shfl.up.b32 %r706, %r952, %r923, %r924;

	setp.eq.s32	%p108, %r10, 0;
selp.b32	%r711, 0, %r706, %p108;
sub.s32 %r712, %r951, %r711;
mul.wide.u32 %rd967, %r10, 4;
add.s64 %rd969, %rd822, %rd967;
st.shared.u32 [%rd969], %r712;

BB105_181:
bar.sync 0;
mul.wide.u32 %rd970, %r101, 2;
add.s64 %rd972, %rd822, 72;
add.s64 %rd119, %rd972, %rd970;
st.shared.u16 [%rd119], %rs182;
mul.wide.u32 %rd973, %r102, 2;
add.s64 %rd120, %rd972, %rd973;
st.shared.u16 [%rd120], %rs452;
mul.wide.u32 %rd974, %r103, 2;
add.s64 %rd121, %rd972, %rd974;
st.shared.u16 [%rd121], %rs451;
mul.wide.u32 %rd975, %r104, 2;
add.s64 %rd122, %rd972, %rd975;
st.shared.u16 [%rd122], %rs450;
mul.wide.u32 %rd976, %r105, 2;
add.s64 %rd123, %rd972, %rd976;
st.shared.u16 [%rd123], %rs449;
mul.wide.u32 %rd977, %r106, 2;
add.s64 %rd124, %rd972, %rd977;
st.shared.u16 [%rd124], %rs448;
mul.wide.u32 %rd978, %r107, 2;
add.s64 %rd125, %rd972, %rd978;
st.shared.u16 [%rd125], %rs447;
mul.wide.u32 %rd979, %r108, 2;
add.s64 %rd126, %rd972, %rd979;
st.shared.u16 [%rd126], %rs446;
mul.wide.u32 %rd980, %r109, 2;
add.s64 %rd127, %rd972, %rd980;
st.shared.u16 [%rd127], %rs445;
mul.wide.u32 %rd981, %r110, 2;
add.s64 %rd128, %rd972, %rd981;
st.shared.u16 [%rd128], %rs444;
mul.wide.u32 %rd982, %r111, 2;
add.s64 %rd129, %rd972, %rd982;
st.shared.u16 [%rd129], %rs443;
mul.wide.u32 %rd983, %r112, 2;
add.s64 %rd130, %rd972, %rd983;
st.shared.u16 [%rd130], %rs442;
mul.wide.u32 %rd984, %r113, 2;
add.s64 %rd131, %rd972, %rd984;
st.shared.u16 [%rd131], %rs441;
mul.wide.u32 %rd985, %r114, 2;
add.s64 %rd132, %rd972, %rd985;
st.shared.u16 [%rd132], %rs440;
mul.wide.u32 %rd986, %r115, 2;
add.s64 %rd133, %rd972, %rd986;
st.shared.u16 [%rd133], %rs439;
bar.sync 0;
ld.param.u32 %r921, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7];
ld.param.u32 %r920, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EssiE21PtxAltDownsweepPolicyELb0EssiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6];
mul.wide.s32 %rd987, %r10, 2;
add.s64 %rd989, %rd822, %rd987;
add.s32 %r118, %r10, 128;
ld.shared.u16 %r714, [%rd989+72];

	bfe.u32 %r713, %r714, %r920, %r921;

	shl.b32 %r774, %r713, 2;
cvt.u64.u32	%rd990, %r774;
and.b64 %rd991, %rd990, 262140;
add.s64 %rd992, %rd822, %rd991;
ld.shared.u32 %r120, [%rd992];
ld.shared.u16 %r718, [%rd989+328];

	bfe.u32 %r717, %r718, %r920, %r921;

	shl.b32 %r775, %r717, 2;
cvt.u64.u32	%rd993, %r775;
and.b64 %rd994, %rd993, 262140;
add.s64 %rd995, %rd822, %rd994;
ld.shared.u32 %r122, [%rd995];
ld.shared.u16 %r722, [%rd989+584];

	bfe.u32 %r721, %r722, %r920, %r921;

	shl.b32 %r776, %r721, 2;
cvt.u64.u32	%rd996, %r776;
and.b64 %rd997, %rd996, 262140;
add.s64 %rd998, %rd822, %rd997;
ld.shared.u32 %r124, [%rd998];
ld.shared.u16 %r726, [%rd989+840];

	bfe.u32 %r725, %r726, %r920, %r921;

	shl.b32 %r777, %r725, 2;
cvt.u64.u32	%rd999, %r777;
and.b64 %rd1000, %rd999, 262140;
add.s64 %rd1001, %rd822, %rd1000;
ld.shared.u32 %r126, [%rd1001];
ld.shared.u16 %r730, [%rd989+1096];

	bfe.u32 %r729, %r730, %r920, %r921;

	shl.b32 %r778, %r729, 2;
cvt.u64.u32	%rd1002, %r778;
and.b64 %rd1003, %rd1002, 262140;
add.s64 %rd1004, %rd822, %rd1003;
ld.shared.u32 %r128, [%rd1004];
ld.shared.u16 %r734, [%rd989+1352];

	bfe.u32 %r733, %r734, %r920, %r921;

	shl.b32 %r779, %r733, 2;
cvt.u64.u32	%rd1005, %r779;
and.b64 %rd1006, %rd1005, 262140;
add.s64 %rd1007, %rd822, %rd1006;
ld.shared.u32 %r130, [%rd1007];
ld.shared.u16 %r738, [%rd989+1608];

	bfe.u32 %r737, %r738, %r920, %r921;

	shl.b32 %r780, %r737, 2;
cvt.u64.u32	%rd1008, %r780;
and.b64 %rd1009, %rd1008, 262140;
add.s64 %rd1010, %rd822, %rd1009;
ld.shared.u32 %r132, [%rd1010];
ld.shared.u16 %r742, [%rd989+1864];

	bfe.u32 %r741, %r742, %r920, %r921;

	shl.b32 %r781, %r741, 2;
cvt.u64.u32	%rd1011, %r781;
and.b64 %rd1012, %rd1011, 262140;
add.s64 %rd1013, %rd822, %rd1012;
ld.shared.u32 %r134, [%rd1013];
ld.shared.u16 %r746, [%rd989+2120];

	bfe.u32 %r745, %r746, %r920, %r921;

	shl.b32 %r782, %r745, 2;
cvt.u64.u32	%rd1014, %r782;
and.b64 %rd1015, %rd1014, 262140;
add.s64 %rd1016, %rd822, %rd1015;
ld.shared.u32 %r136, [%rd1016];
ld.shared.u16 %r750, [%rd989+2376];

	bfe.u32 %r749, %r750, %r920, %r921;

	shl.b32 %r783, %r749, 2;
cvt.u64.u32	%rd1017, %r783;
and.b64 %rd1018, %rd1017, 262140;
add.s64 %rd1019, %rd822, %rd1018;
ld.shared.u32 %r138, [%rd1019];
ld.shared.u16 %r754, [%rd989+2632];

	bfe.u32 %r753, %r754, %r920, %r921;

	shl.b32 %r784, %r753, 2;
cvt.u64.u32	%rd1020, %r784;
and.b64 %rd1021, %rd1020, 262140;
add.s64 %rd1022, %rd822, %rd1021;
ld.shared.u32 %r140, [%rd1022];
ld.shared.u16 %r758, [%rd989+2888];

	bfe.u32 %r757, %r758, %r920, %r921;

	shl.b32 %r785, %r757, 2;
cvt.u64.u32	%rd1023, %r785;
and.b64 %rd1024, %rd1023, 262140;
add.s64 %rd1025, %rd822, %rd1024;
ld.shared.u32 %r142, [%rd1025];
ld.shared.u16 %r762, [%rd989+3144];

	bfe.u32 %r761, %r762, %r920, %r921;

	shl.b32 %r786, %r761, 2;
cvt.u64.u32	%rd1026, %r786;
and.b64 %rd1027, %rd1026, 262140;
add.s64 %rd1028, %rd822, %rd1027;
ld.shared.u32 %r144, [%rd1028];
ld.shared.u16 %r766, [%rd989+3400];

	bfe.u32 %r765, %r766, %r920, %r921;

	shl.b32 %r787, %r765, 2;
cvt.u64.u32	%rd1029, %r787;
and.b64 %rd1030, %rd1029, 262140;
add.s64 %rd1031, %rd822, %rd1030;
ld.shared.u32 %r146, [%rd1031];
ld.shared.u16 %r770, [%rd989+3656];

	bfe.u32 %r769, %r770, %r920, %r921;

	shl.b32 %r788, %r769, 2;
cvt.u64.u32	%rd1032, %r788;
and.b64 %rd1033, %rd1032, 262140;
add.s64 %rd1034, %rd822, %rd1033;
ld.shared.u32 %r148, [%rd1034];
setp.ge.s32	%p109, %r10, %r82;
@%p109 bra BB105_183;

xor.b32 %r789, %r714, 32768;
add.s32 %r791, %r10, %r120;
mul.wide.s32 %rd1036, %r791, 2;
add.s64 %rd1037, %rd2, %rd1036;
st.global.u16 [%rd1037], %r789;

BB105_183:
setp.ge.s32	%p110, %r118, %r82;
@%p110 bra BB105_185;

xor.b32 %r792, %r718, 32768;
add.s32 %r793, %r118, %r122;
mul.wide.s32 %rd1039, %r793, 2;
add.s64 %rd1040, %rd2, %rd1039;
st.global.u16 [%rd1040], %r792;

BB105_185:
add.s32 %r794, %r118, 128;
setp.ge.s32	%p111, %r794, %r82;
@%p111 bra BB105_187;

xor.b32 %r795, %r722, 32768;
add.s32 %r796, %r118, %r124;
add.s32 %r797, %r796, 128;
mul.wide.s32 %rd1042, %r797, 2;
add.s64 %rd1043, %rd2, %rd1042;
st.global.u16 [%rd1043], %r795;

BB105_187:
add.s32 %r798, %r118, 256;
setp.ge.s32	%p112, %r798, %r82;
@%p112 bra BB105_189;

xor.b32 %r799, %r726, 32768;
add.s32 %r800, %r118, %r126;
add.s32 %r801, %r800, 256;
mul.wide.s32 %rd1045, %r801, 2;
add.s64 %rd1046, %rd2, %rd1045;
st.global.u16 [%rd1046], %r799;

BB105_189:
add.s32 %r802, %r118, 384;
setp.ge.s32	%p113, %r802, %r82;
@%p113 bra BB105_191;

xor.b32 %r803, %r730, 32768;
add.s32 %r804, %r118, %r128;
add.s32 %r805, %r804, 384;
mul.wide.s32 %rd1048, %r805, 2;
add.s64 %rd1049, %rd2, %rd1048;
st.global.u16 [%rd1049], %r803;

BB105_191:
add.s32 %r806, %r118, 512;
setp.ge.s32	%p114, %r806, %r82;
@%p114 bra BB105_193;

xor.b32 %r807, %r734, 32768;
add.s32 %r808, %r118, %r130;
add.s32 %r809, %r808, 512;
mul.wide.s32 %rd1051, %r809, 2;
add.s64 %rd1052, %rd2, %rd1051;
st.global.u16 [%rd1052], %r807;

BB105_193:
add.s32 %r810, %r118, 640;
setp.ge.s32	%p115, %r810, %r82;
@%p115 bra BB105_195;

xor.b32 %r811, %r738, 32768;
add.s32 %r812, %r118, %r132;
add.s32 %r813, %r812, 640;
mul.wide.s32 %rd1054, %r813, 2;
add.s64 %rd1055, %rd2, %rd1054;
st.global.u16 [%rd1055], %r811;

BB105_195:
add.s32 %r814, %r118, 768;
setp.ge.s32	%p116, %r814, %r82;
@%p116 bra BB105_197;

xor.b32 %r815, %r742, 32768;
add.s32 %r816, %r118, %r134;
add.s32 %r817, %r816, 768;
mul.wide.s32 %rd1057, %r817, 2;
add.s64 %rd1058, %rd2, %rd1057;
st.global.u16 [%rd1058], %r815;

BB105_197:
add.s32 %r818, %r118, 896;
setp.ge.s32	%p117, %r818, %r82;
@%p117 bra BB105_199;

xor.b32 %r819, %r746, 32768;
add.s32 %r820, %r118, %r136;
add.s32 %r821, %r820, 896;
mul.wide.s32 %rd1060, %r821, 2;
add.s64 %rd1061, %rd2, %rd1060;
st.global.u16 [%rd1061], %r819;

BB105_199:
add.s32 %r822, %r118, 1024;
setp.ge.s32	%p118, %r822, %r82;
@%p118 bra BB105_201;

xor.b32 %r823, %r750, 32768;
add.s32 %r824, %r118, %r138;
add.s32 %r825, %r824, 1024;
mul.wide.s32 %rd1063, %r825, 2;
add.s64 %rd1064, %rd2, %rd1063;
st.global.u16 [%rd1064], %r823;

BB105_201:
add.s32 %r826, %r118, 1152;
setp.ge.s32	%p119, %r826, %r82;
@%p119 bra BB105_203;

xor.b32 %r827, %r754, 32768;
add.s32 %r828, %r118, %r140;
add.s32 %r829, %r828, 1152;
mul.wide.s32 %rd1066, %r829, 2;
add.s64 %rd1067, %rd2, %rd1066;
st.global.u16 [%rd1067], %r827;

BB105_203:
add.s32 %r830, %r118, 1280;
setp.ge.s32	%p120, %r830, %r82;
@%p120 bra BB105_205;

xor.b32 %r831, %r758, 32768;
add.s32 %r832, %r118, %r142;
add.s32 %r833, %r832, 1280;
mul.wide.s32 %rd1069, %r833, 2;
add.s64 %rd1070, %rd2, %rd1069;
st.global.u16 [%rd1070], %r831;

BB105_205:
add.s32 %r834, %r118, 1408;
setp.ge.s32	%p121, %r834, %r82;
@%p121 bra BB105_207;

xor.b32 %r835, %r762, 32768;
add.s32 %r836, %r118, %r144;
add.s32 %r837, %r836, 1408;
mul.wide.s32 %rd1072, %r837, 2;
add.s64 %rd1073, %rd2, %rd1072;
st.global.u16 [%rd1073], %r835;

BB105_207:
add.s32 %r838, %r118, 1536;
setp.ge.s32	%p122, %r838, %r82;
@%p122 bra BB105_209;

xor.b32 %r839, %r766, 32768;
add.s32 %r840, %r118, %r146;
add.s32 %r841, %r840, 1536;
mul.wide.s32 %rd1075, %r841, 2;
add.s64 %rd1076, %rd2, %rd1075;
st.global.u16 [%rd1076], %r839;

BB105_209:
add.s32 %r842, %r118, 1664;
setp.ge.s32	%p123, %r842, %r82;
@%p123 bra BB105_211;

xor.b32 %r843, %r770, 32768;
add.s32 %r844, %r118, %r148;
add.s32 %r845, %r844, 1664;
mul.wide.s32 %rd1078, %r845, 2;
add.s64 %rd1079, %rd2, %rd1078;
st.global.u16 [%rd1079], %r843;

BB105_211:
setp.gt.s32	%p5, %r83, 0;
bar.sync 0;
@!%p5 bra BB105_213;
bra.uni BB105_212;

BB105_212:
mul.lo.s32 %r922, %r10, 15;
cvt.s64.s32	%rd1081, %r922;
add.s64 %rd1082, %rd1081, %rd95;
shl.b64 %rd1083, %rd1082, 1;
add.s64 %rd1080, %rd136, %rd1083;

	ld.global.nc.u16 %rs454, [%rd1080];


BB105_213:
@%p88 bra BB105_215;

mad.lo.s32 %r849, %r10, 15, 1;
cvt.s64.s32	%rd1085, %r849;
add.s64 %rd1086, %rd1085, %rd95;
shl.b64 %rd1087, %rd1086, 1;
add.s64 %rd1084, %rd136, %rd1087;

	ld.global.nc.u16 %rs455, [%rd1084];


BB105_215:
@%p89 bra BB105_217;

mad.lo.s32 %r851, %r10, 15, 2;
cvt.s64.s32	%rd1089, %r851;
add.s64 %rd1090, %rd1089, %rd95;
shl.b64 %rd1091, %rd1090, 1;
add.s64 %rd1088, %rd136, %rd1091;

	ld.global.nc.u16 %rs456, [%rd1088];


BB105_217:
@%p90 bra BB105_219;

mad.lo.s32 %r853, %r10, 15, 3;
cvt.s64.s32	%rd1093, %r853;
add.s64 %rd1094, %rd1093, %rd95;
shl.b64 %rd1095, %rd1094, 1;
add.s64 %rd1092, %rd136, %rd1095;

	ld.global.nc.u16 %rs457, [%rd1092];


BB105_219:
@%p91 bra BB105_221;

mad.lo.s32 %r855, %r10, 15, 4;
cvt.s64.s32	%rd1097, %r855;
add.s64 %rd1098, %rd1097, %rd95;
shl.b64 %rd1099, %rd1098, 1;
add.s64 %rd1096, %rd136, %rd1099;

	ld.global.nc.u16 %rs458, [%rd1096];


BB105_221:
@%p92 bra BB105_223;

mad.lo.s32 %r857, %r10, 15, 5;
cvt.s64.s32	%rd1101, %r857;
add.s64 %rd1102, %rd1101, %rd95;
shl.b64 %rd1103, %rd1102, 1;
add.s64 %rd1100, %rd136, %rd1103;

	ld.global.nc.u16 %rs459, [%rd1100];


BB105_223:
@%p93 bra BB105_225;

mad.lo.s32 %r859, %r10, 15, 6;
cvt.s64.s32	%rd1105, %r859;
add.s64 %rd1106, %rd1105, %rd95;
shl.b64 %rd1107, %rd1106, 1;
add.s64 %rd1104, %rd136, %rd1107;

	ld.global.nc.u16 %rs460, [%rd1104];


BB105_225:
@%p94 bra BB105_227;

mad.lo.s32 %r861, %r10, 15, 7;
cvt.s64.s32	%rd1109, %r861;
add.s64 %rd1110, %rd1109, %rd95;
shl.b64 %rd1111, %rd1110, 1;
add.s64 %rd1108, %rd136, %rd1111;

	ld.global.nc.u16 %rs461, [%rd1108];


BB105_227:
@%p95 bra BB105_229;

mad.lo.s32 %r863, %r10, 15, 8;
cvt.s64.s32	%rd1113, %r863;
add.s64 %rd1114, %rd1113, %rd95;
shl.b64 %rd1115, %rd1114, 1;
add.s64 %rd1112, %rd136, %rd1115;

	ld.global.nc.u16 %rs462, [%rd1112];


BB105_229:
@%p96 bra BB105_231;

mad.lo.s32 %r865, %r10, 15, 9;
cvt.s64.s32	%rd1117, %r865;
add.s64 %rd1118, %rd1117, %rd95;
shl.b64 %rd1119, %rd1118, 1;
add.s64 %rd1116, %rd136, %rd1119;

	ld.global.nc.u16 %rs463, [%rd1116];


BB105_231:
@%p97 bra BB105_233;

mad.lo.s32 %r867, %r10, 15, 10;
cvt.s64.s32	%rd1121, %r867;
add.s64 %rd1122, %rd1121, %rd95;
shl.b64 %rd1123, %rd1122, 1;
add.s64 %rd1120, %rd136, %rd1123;

	ld.global.nc.u16 %rs464, [%rd1120];


BB105_233:
@%p98 bra BB105_235;

mad.lo.s32 %r869, %r10, 15, 11;
cvt.s64.s32	%rd1125, %r869;
add.s64 %rd1126, %rd1125, %rd95;
shl.b64 %rd1127, %rd1126, 1;
add.s64 %rd1124, %rd136, %rd1127;

	ld.global.nc.u16 %rs465, [%rd1124];


BB105_235:
@%p99 bra BB105_237;

mad.lo.s32 %r871, %r10, 15, 12;
cvt.s64.s32	%rd1129, %r871;
add.s64 %rd1130, %rd1129, %rd95;
shl.b64 %rd1131, %rd1130, 1;
add.s64 %rd1128, %rd136, %rd1131;

	ld.global.nc.u16 %rs466, [%rd1128];


BB105_237:
@%p100 bra BB105_239;

mad.lo.s32 %r873, %r10, 15, 13;
cvt.s64.s32	%rd1133, %r873;
add.s64 %rd1134, %rd1133, %rd95;
shl.b64 %rd1135, %rd1134, 1;
add.s64 %rd1132, %rd136, %rd1135;

	ld.global.nc.u16 %rs467, [%rd1132];


BB105_239:
@%p101 bra BB105_241;

mad.lo.s32 %r875, %r10, 15, 14;
cvt.s64.s32	%rd1137, %r875;
add.s64 %rd1138, %rd1137, %rd95;
shl.b64 %rd1139, %rd1138, 1;
add.s64 %rd1136, %rd136, %rd1139;

	ld.global.nc.u16 %rs468, [%rd1136];


BB105_241:
setp.lt.s32	%p6, %r10, %r82;
bar.sync 0;
st.shared.u16 [%rd119], %rs454;
st.shared.u16 [%rd120], %rs455;
st.shared.u16 [%rd121], %rs456;
st.shared.u16 [%rd122], %rs457;
st.shared.u16 [%rd123], %rs458;
st.shared.u16 [%rd124], %rs459;
st.shared.u16 [%rd125], %rs460;
st.shared.u16 [%rd126], %rs461;
st.shared.u16 [%rd127], %rs462;
st.shared.u16 [%rd128], %rs463;
st.shared.u16 [%rd129], %rs464;
st.shared.u16 [%rd130], %rs465;
st.shared.u16 [%rd131], %rs466;
st.shared.u16 [%rd132], %rs467;
st.shared.u16 [%rd133], %rs468;
bar.sync 0;
ld.shared.u16 %rs241, [%rd989+328];
ld.shared.u16 %rs242, [%rd989+584];
ld.shared.u16 %rs243, [%rd989+840];
ld.shared.u16 %rs244, [%rd989+1096];
ld.shared.u16 %rs245, [%rd989+1352];
ld.shared.u16 %rs246, [%rd989+1608];
ld.shared.u16 %rs247, [%rd989+1864];
ld.shared.u16 %rs248, [%rd989+2120];
ld.shared.u16 %rs249, [%rd989+2376];
ld.shared.u16 %rs250, [%rd989+2632];
ld.shared.u16 %rs251, [%rd989+2888];
ld.shared.u16 %rs252, [%rd989+3144];
ld.shared.u16 %rs253, [%rd989+3400];
ld.shared.u16 %rs254, [%rd989+3656];
@!%p6 bra BB105_243;
bra.uni BB105_242;

BB105_242:
ld.shared.u16 %rs409, [%rd989+72];
add.s32 %r877, %r10, %r120;
mul.wide.s32 %rd1147, %r877, 2;
add.s64 %rd1148, %rd1, %rd1147;
st.global.u16 [%rd1148], %rs409;

BB105_243:
@%p110 bra BB105_245;

add.s32 %r878, %r118, %r122;
mul.wide.s32 %rd1150, %r878, 2;
add.s64 %rd1151, %rd1, %rd1150;
st.global.u16 [%rd1151], %rs241;

BB105_245:
@%p111 bra BB105_247;

add.s32 %r880, %r118, %r124;
add.s32 %r881, %r880, 128;
mul.wide.s32 %rd1153, %r881, 2;
add.s64 %rd1154, %rd1, %rd1153;
st.global.u16 [%rd1154], %rs242;

BB105_247:
@%p112 bra BB105_249;

add.s32 %r883, %r118, %r126;
add.s32 %r884, %r883, 256;
mul.wide.s32 %rd1156, %r884, 2;
add.s64 %rd1157, %rd1, %rd1156;
st.global.u16 [%rd1157], %rs243;

BB105_249:
@%p113 bra BB105_251;

add.s32 %r886, %r118, %r128;
add.s32 %r887, %r886, 384;
mul.wide.s32 %rd1159, %r887, 2;
add.s64 %rd1160, %rd1, %rd1159;
st.global.u16 [%rd1160], %rs244;

BB105_251:
@%p114 bra BB105_253;

add.s32 %r889, %r118, %r130;
add.s32 %r890, %r889, 512;
mul.wide.s32 %rd1162, %r890, 2;
add.s64 %rd1163, %rd1, %rd1162;
st.global.u16 [%rd1163], %rs245;

BB105_253:
@%p115 bra BB105_255;

add.s32 %r892, %r118, %r132;
add.s32 %r893, %r892, 640;
mul.wide.s32 %rd1165, %r893, 2;
add.s64 %rd1166, %rd1, %rd1165;
st.global.u16 [%rd1166], %rs246;

BB105_255:
@%p116 bra BB105_257;

add.s32 %r895, %r118, %r134;
add.s32 %r896, %r895, 768;
mul.wide.s32 %rd1168, %r896, 2;
add.s64 %rd1169, %rd1, %rd1168;
st.global.u16 [%rd1169], %rs247;

BB105_257:
@%p117 bra BB105_259;

add.s32 %r898, %r118, %r136;
add.s32 %r899, %r898, 896;
mul.wide.s32 %rd1171, %r899, 2;
add.s64 %rd1172, %rd1, %rd1171;
st.global.u16 [%rd1172], %rs248;

BB105_259:
@%p118 bra BB105_261;

add.s32 %r901, %r118, %r138;
add.s32 %r902, %r901, 1024;
mul.wide.s32 %rd1174, %r902, 2;
add.s64 %rd1175, %rd1, %rd1174;
st.global.u16 [%rd1175], %rs249;

BB105_261:
@%p119 bra BB105_263;

add.s32 %r904, %r118, %r140;
add.s32 %r905, %r904, 1152;
mul.wide.s32 %rd1177, %r905, 2;
add.s64 %rd1178, %rd1, %rd1177;
st.global.u16 [%rd1178], %rs250;

BB105_263:
@%p120 bra BB105_265;

add.s32 %r907, %r118, %r142;
add.s32 %r908, %r907, 1280;
mul.wide.s32 %rd1180, %r908, 2;
add.s64 %rd1181, %rd1, %rd1180;
st.global.u16 [%rd1181], %rs251;

BB105_265:
@%p121 bra BB105_267;

add.s32 %r910, %r118, %r144;
add.s32 %r911, %r910, 1408;
mul.wide.s32 %rd1183, %r911, 2;
add.s64 %rd1184, %rd1, %rd1183;
st.global.u16 [%rd1184], %rs252;

BB105_267:
@%p122 bra BB105_269;

add.s32 %r913, %r118, %r146;
add.s32 %r914, %r913, 1536;
mul.wide.s32 %rd1186, %r914, 2;
add.s64 %rd1187, %rd1, %rd1186;
st.global.u16 [%rd1187], %rs253;

BB105_269:
@%p123 bra BB105_271;

add.s32 %r916, %r118, %r148;
add.s32 %r917, %r916, 1664;
mul.wide.s32 %rd1189, %r917, 2;
add.s64 %rd1190, %rd1, %rd1189;
st.global.u16 [%rd1190], %rs254;

BB105_271:
ret;
}


