$date
	Sun Jan 10 16:54:28 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dff_AsyncReset_tb $end
$var wire 1 ! Q $end
$var reg 1 " Clock $end
$var reg 1 # D $end
$var reg 1 $ Reset $end
$scope module DUT $end
$var wire 1 " Clock $end
$var wire 1 # D $end
$var wire 1 $ Reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
x#
0"
0!
$end
#1000
1!
1$
1#
1"
#2000
0"
#3000
0!
0#
1"
#4000
0$
0"
#5000
1$
1"
#6000
0"
#7000
1!
1#
1"
#8000
0!
0$
0"
#9000
1"
#10000
