TimeQuest Timing Analyzer report for Basic_Organ_Solution
Mon Jan 14 12:32:10 2019
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Fmax Summary
  7. Timing Closure Recommendations
  8. Setup Summary
  9. Hold Summary
 10. Recovery Summary
 11. Removal Summary
 12. Minimum Pulse Width Summary
 13. Setup Times
 14. Hold Times
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Metastability Report
 18. Board Trace Model Assignments
 19. Input Transition Times
 20. Signal Integrity Metrics (Slow 1100mv 85c Model)
 21. Setup Transfers
 22. Hold Transfers
 23. Recovery Transfers
 24. Removal Transfers
 25. Report TCCS
 26. Report RSKM
 27. Unconstrained Paths
 28. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name      ; Basic_Organ_Solution                               ;
; Device Family      ; Cyclone V                                          ;
; Device Name        ; 5CSEMA5F31C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Slow 1100mV 85C Model                              ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------+
; SDC File List                                              ;
+------------------------+--------+--------------------------+
; SDC File Path          ; Status ; Read at                  ;
+------------------------+--------+--------------------------+
; timing_constraints.sdc ; OK     ; Mon Jan 14 12:31:40 2019 ;
+------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                   ;
+---------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 33.333 ; 30.0 MHz  ; 0.000 ; 16.666 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; clock_in            ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_in }            ;
+---------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Fmax Summary                                             ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 63.39 MHz ; 63.39 MHz       ; altera_reserved_tck ;      ;
; 150.4 MHz ; 150.4 MHz       ; clock_in            ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Setup Summary                                ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 8.779  ; 0.000         ;
; clock_in            ; 33.351 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Hold Summary                                ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.240 ; 0.000         ;
; clock_in            ; 0.462 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Recovery Summary                             ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 14.821 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Removal Summary                             ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.591 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Minimum Pulse Width Summary                  ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 15.082 ; 0.000         ;
; clock_in            ; 19.239 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.450 ; 3.256 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.615 ; 4.395 ; Rise       ; altera_reserved_tck ;
; count_end[*]        ; clock_in            ; 5.516 ; 6.369 ; Rise       ; clock_in            ;
;  count_end[0]       ; clock_in            ; 4.803 ; 5.112 ; Rise       ; clock_in            ;
;  count_end[1]       ; clock_in            ; 4.558 ; 4.797 ; Rise       ; clock_in            ;
;  count_end[2]       ; clock_in            ; 4.428 ; 4.827 ; Rise       ; clock_in            ;
;  count_end[3]       ; clock_in            ; 4.448 ; 4.777 ; Rise       ; clock_in            ;
;  count_end[4]       ; clock_in            ; 5.055 ; 5.712 ; Rise       ; clock_in            ;
;  count_end[5]       ; clock_in            ; 4.458 ; 4.930 ; Rise       ; clock_in            ;
;  count_end[6]       ; clock_in            ; 4.974 ; 5.577 ; Rise       ; clock_in            ;
;  count_end[7]       ; clock_in            ; 4.551 ; 5.051 ; Rise       ; clock_in            ;
;  count_end[8]       ; clock_in            ; 4.005 ; 4.269 ; Rise       ; clock_in            ;
;  count_end[9]       ; clock_in            ; 3.908 ; 4.384 ; Rise       ; clock_in            ;
;  count_end[10]      ; clock_in            ; 5.516 ; 6.369 ; Rise       ; clock_in            ;
;  count_end[11]      ; clock_in            ; 4.979 ; 5.534 ; Rise       ; clock_in            ;
;  count_end[12]      ; clock_in            ; 4.759 ; 5.139 ; Rise       ; clock_in            ;
;  count_end[13]      ; clock_in            ; 5.092 ; 5.556 ; Rise       ; clock_in            ;
;  count_end[14]      ; clock_in            ; 4.259 ; 4.590 ; Rise       ; clock_in            ;
;  count_end[15]      ; clock_in            ; 5.394 ; 6.045 ; Rise       ; clock_in            ;
;  count_end[16]      ; clock_in            ; 4.416 ; 4.933 ; Rise       ; clock_in            ;
;  count_end[17]      ; clock_in            ; 4.761 ; 5.291 ; Rise       ; clock_in            ;
;  count_end[18]      ; clock_in            ; 3.952 ; 4.461 ; Rise       ; clock_in            ;
;  count_end[19]      ; clock_in            ; 4.246 ; 4.764 ; Rise       ; clock_in            ;
;  count_end[20]      ; clock_in            ; 4.358 ; 4.786 ; Rise       ; clock_in            ;
;  count_end[21]      ; clock_in            ; 4.343 ; 4.713 ; Rise       ; clock_in            ;
;  count_end[22]      ; clock_in            ; 3.861 ; 4.436 ; Rise       ; clock_in            ;
;  count_end[23]      ; clock_in            ; 3.780 ; 4.306 ; Rise       ; clock_in            ;
;  count_end[24]      ; clock_in            ; 4.430 ; 4.964 ; Rise       ; clock_in            ;
;  count_end[25]      ; clock_in            ; 3.353 ; 3.807 ; Rise       ; clock_in            ;
;  count_end[26]      ; clock_in            ; 4.743 ; 5.283 ; Rise       ; clock_in            ;
;  count_end[27]      ; clock_in            ; 4.369 ; 4.948 ; Rise       ; clock_in            ;
;  count_end[28]      ; clock_in            ; 4.477 ; 4.982 ; Rise       ; clock_in            ;
;  count_end[29]      ; clock_in            ; 3.724 ; 4.645 ; Rise       ; clock_in            ;
;  count_end[30]      ; clock_in            ; 4.218 ; 5.170 ; Rise       ; clock_in            ;
;  count_end[31]      ; clock_in            ; 3.494 ; 4.051 ; Rise       ; clock_in            ;
; reset               ; clock_in            ; 0.966 ; 1.596 ; Rise       ; clock_in            ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.761  ; 0.384  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.586  ; 0.175  ; Rise       ; altera_reserved_tck ;
; count_end[*]        ; clock_in            ; -0.071 ; -0.380 ; Rise       ; clock_in            ;
;  count_end[0]       ; clock_in            ; -1.819 ; -2.207 ; Rise       ; clock_in            ;
;  count_end[1]       ; clock_in            ; -1.614 ; -1.870 ; Rise       ; clock_in            ;
;  count_end[2]       ; clock_in            ; -1.169 ; -1.584 ; Rise       ; clock_in            ;
;  count_end[3]       ; clock_in            ; -1.285 ; -1.623 ; Rise       ; clock_in            ;
;  count_end[4]       ; clock_in            ; -0.906 ; -1.454 ; Rise       ; clock_in            ;
;  count_end[5]       ; clock_in            ; -0.797 ; -1.132 ; Rise       ; clock_in            ;
;  count_end[6]       ; clock_in            ; -1.750 ; -2.292 ; Rise       ; clock_in            ;
;  count_end[7]       ; clock_in            ; -0.816 ; -1.295 ; Rise       ; clock_in            ;
;  count_end[8]       ; clock_in            ; -0.831 ; -1.156 ; Rise       ; clock_in            ;
;  count_end[9]       ; clock_in            ; -0.729 ; -1.177 ; Rise       ; clock_in            ;
;  count_end[10]      ; clock_in            ; -2.050 ; -2.584 ; Rise       ; clock_in            ;
;  count_end[11]      ; clock_in            ; -1.437 ; -1.689 ; Rise       ; clock_in            ;
;  count_end[12]      ; clock_in            ; -1.402 ; -1.721 ; Rise       ; clock_in            ;
;  count_end[13]      ; clock_in            ; -1.631 ; -2.053 ; Rise       ; clock_in            ;
;  count_end[14]      ; clock_in            ; -0.897 ; -1.205 ; Rise       ; clock_in            ;
;  count_end[15]      ; clock_in            ; -0.845 ; -1.162 ; Rise       ; clock_in            ;
;  count_end[16]      ; clock_in            ; -0.071 ; -0.380 ; Rise       ; clock_in            ;
;  count_end[17]      ; clock_in            ; -0.970 ; -1.227 ; Rise       ; clock_in            ;
;  count_end[18]      ; clock_in            ; -0.702 ; -1.093 ; Rise       ; clock_in            ;
;  count_end[19]      ; clock_in            ; -0.857 ; -1.313 ; Rise       ; clock_in            ;
;  count_end[20]      ; clock_in            ; -0.938 ; -1.329 ; Rise       ; clock_in            ;
;  count_end[21]      ; clock_in            ; -1.002 ; -1.324 ; Rise       ; clock_in            ;
;  count_end[22]      ; clock_in            ; -0.802 ; -1.137 ; Rise       ; clock_in            ;
;  count_end[23]      ; clock_in            ; -0.428 ; -0.756 ; Rise       ; clock_in            ;
;  count_end[24]      ; clock_in            ; -1.003 ; -1.279 ; Rise       ; clock_in            ;
;  count_end[25]      ; clock_in            ; -0.174 ; -0.582 ; Rise       ; clock_in            ;
;  count_end[26]      ; clock_in            ; -1.409 ; -1.895 ; Rise       ; clock_in            ;
;  count_end[27]      ; clock_in            ; -1.095 ; -1.611 ; Rise       ; clock_in            ;
;  count_end[28]      ; clock_in            ; -1.145 ; -1.599 ; Rise       ; clock_in            ;
;  count_end[29]      ; clock_in            ; -0.869 ; -1.576 ; Rise       ; clock_in            ;
;  count_end[30]      ; clock_in            ; -1.268 ; -2.022 ; Rise       ; clock_in            ;
;  count_end[31]      ; clock_in            ; -0.698 ; -1.110 ; Rise       ; clock_in            ;
; reset               ; clock_in            ; 0.970  ; 0.548  ; Rise       ; clock_in            ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.509 ; 5.570 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.558 ; 6.643 ; Fall       ; altera_reserved_tck ;
; clock_out           ; clock_in            ; 8.408 ; 8.710 ; Rise       ; clock_in            ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.229 ; 5.278 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.291 ; 5.363 ; Fall       ; altera_reserved_tck ;
; clock_out           ; clock_in            ; 7.694 ; 7.945 ; Rise       ; clock_in            ;
+---------------------+---------------------+-------+-------+------------+---------------------+


------------------------
; Metastability Report ;
------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; clock_out           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; reset               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; count_end[7]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; count_end[6]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; count_end[5]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; count_end[4]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; count_end[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; count_end[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; count_end[3]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; count_end[2]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; count_end[14]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; count_end[13]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; count_end[12]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; count_end[11]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; count_end[9]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; count_end[10]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; count_end[8]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; count_end[18]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; count_end[21]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; count_end[20]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; count_end[19]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; count_end[17]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; count_end[16]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; count_end[15]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; count_end[25]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; count_end[28]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; count_end[27]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; count_end[26]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; count_end[24]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; count_end[23]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; count_end[22]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; count_end[31]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; count_end[30]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; count_end[29]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clock_in            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clock_out           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.39e-05 V                   ; 3.12 V              ; -0.0432 V           ; 0.292 V                              ; 0.097 V                              ; 6.42e-10 s                  ; 3.87e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.39e-05 V                  ; 3.12 V             ; -0.0432 V          ; 0.292 V                             ; 0.097 V                             ; 6.42e-10 s                 ; 3.87e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 14226    ; 0        ; 48       ; 1        ;
; clock_in            ; clock_in            ; 3433     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 14226    ; 0        ; 48       ; 1        ;
; clock_in            ; clock_in            ; 3433     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1300     ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1300     ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 35    ; 35   ;
; Unconstrained Input Port Paths  ; 1152  ; 1152 ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 6     ; 6    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Mon Jan 14 12:31:29 2019
Info: Command: quartus_sta Basic_Organ_Solution -c Basic_Organ_Solution
Info: qsta_default_script.tcl version: #3
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'timing_constraints.sdc'
Warning (332174): Ignored filter at timing_constraints.sdc(3): CLOCK_50 could not be matched with a port
Warning (332049): Ignored create_clock at timing_constraints.sdc(3): Argument <targets> is an empty collection
    Info (332050): create_clock  -period 20 [get_ports CLOCK_50]
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 40.000 -name clock_in clock_in
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info (332146): Worst-case setup slack is 8.779
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.779               0.000 altera_reserved_tck 
    Info (332119):    33.351               0.000 clock_in 
Info (332146): Worst-case hold slack is 0.240
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.240               0.000 altera_reserved_tck 
    Info (332119):     0.462               0.000 clock_in 
Info (332146): Worst-case recovery slack is 14.821
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.821               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.591
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.591               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 15.082
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.082               0.000 altera_reserved_tck 
    Info (332119):    19.239               0.000 clock_in 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 8.779
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 8.779 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.417      2.417  R        clock network delay
    Info (332115):      2.417      0.000     uTco  sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]
    Info (332115):      2.417      0.000 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3]|q
    Info (332115):      5.090      2.673 FF    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0|datac
    Info (332115):      5.508      0.418 FF  CELL  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0|combout
    Info (332115):      6.037      0.529 FF    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5|datae
    Info (332115):      6.203      0.166 FF  CELL  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5|combout
    Info (332115):      6.751      0.548 FF    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3|datac
    Info (332115):      7.191      0.440 FF  CELL  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3|combout
    Info (332115):      7.826      0.635 FF    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo~0|dataa
    Info (332115):      8.283      0.457 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo~0|combout
    Info (332115):      8.913      0.630 FF    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo~6|dataa
    Info (332115):      9.393      0.480 FR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo~6|combout
    Info (332115):      9.393      0.000 RR    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo|d
    Info (332115):      9.612      0.219 RR  CELL  sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     16.666     16.666           latch edge time
    Info (332115):     18.658      1.992  F        clock network delay
    Info (332115):     18.701      0.043           clock pessimism removed
    Info (332115):     18.391     -0.310           clock uncertainty
    Info (332115):     18.391      0.000     uTsu  sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): 
    Info (332115): Data Arrival Time  :     9.612
    Info (332115): Data Required Time :    18.391
    Info (332115): Slack              :     8.779 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 33.351
    Info (332115): -to_clock [get_clocks {clock_in}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 33.351 
    Info (332115): ===================================================================
    Info (332115): From Node    : count[17]
    Info (332115): To Node      : count[20]
    Info (332115): Launch Clock : clock_in
    Info (332115): Latch Clock  : clock_in
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.908      3.908  R        clock network delay
    Info (332115):      3.908      0.000     uTco  count[17]
    Info (332115):      3.908      0.000 FF  CELL  count[17]|q
    Info (332115):      4.826      0.918 FF    IC  LessThan0~16|dataa
    Info (332115):      5.302      0.476 FF  CELL  LessThan0~16|combout
    Info (332115):      5.485      0.183 FF    IC  LessThan0~19|dataa
    Info (332115):      5.951      0.466 FR  CELL  LessThan0~19|combout
    Info (332115):      6.458      0.507 RR    IC  LessThan0~20|datad
    Info (332115):      6.827      0.369 RR  CELL  LessThan0~20|combout
    Info (332115):      7.309      0.482 RR    IC  LessThan0~36|datac
    Info (332115):      7.732      0.423 RF  CELL  LessThan0~36|combout
    Info (332115):      8.451      0.719 FF    IC  count[16]~0|datab
    Info (332115):      8.903      0.452 FF  CELL  count[16]~0|combout
    Info (332115):      9.565      0.662 FF    IC  count[20]|sclr
    Info (332115):     10.290      0.725 FR  CELL  count[20]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     40.000     40.000           latch edge time
    Info (332115):     43.419      3.419  R        clock network delay
    Info (332115):     43.811      0.392           clock pessimism removed
    Info (332115):     43.641     -0.170           clock uncertainty
    Info (332115):     43.641      0.000     uTsu  count[20]
    Info (332115): 
    Info (332115): Data Arrival Time  :    10.290
    Info (332115): Data Required Time :    43.641
    Info (332115): Slack              :    33.351 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.240
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.240 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]
    Info (332115): To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.119      2.119  R        clock network delay
    Info (332115):      2.119      0.000     uTco  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]
    Info (332115):      2.119      0.000 FF  CELL  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[0]|q
    Info (332115):      2.334      0.215 FF    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~0|datae
    Info (332115):      2.472      0.138 FR  CELL  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~0|combout
    Info (332115):      2.472      0.000 RR    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[0]|d
    Info (332115):      2.529      0.057 RR  CELL  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.436      2.436  R        clock network delay
    Info (332115):      2.289     -0.147           clock pessimism removed
    Info (332115):      2.289      0.000           clock uncertainty
    Info (332115):      2.289      0.000      uTh  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.529
    Info (332115): Data Required Time :     2.289
    Info (332115): Slack              :     0.240 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.462
    Info (332115): -to_clock [get_clocks {clock_in}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.462 
    Info (332115): ===================================================================
    Info (332115): From Node    : clock_out~reg0
    Info (332115): To Node      : clock_out~reg0
    Info (332115): Launch Clock : clock_in
    Info (332115): Latch Clock  : clock_in
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.421      3.421  R        clock network delay
    Info (332115):      3.421      0.000     uTco  clock_out~reg0
    Info (332115):      3.421      0.000 RR  CELL  clock_out~reg0|q
    Info (332115):      3.421      0.000 RR    IC  clock_out~0|datae
    Info (332115):      3.899      0.478 RR  CELL  clock_out~0|combout
    Info (332115):      3.899      0.000 RR    IC  clock_out~reg0|d
    Info (332115):      3.954      0.055 RR  CELL  clock_out~reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.902      3.902  R        clock network delay
    Info (332115):      3.492     -0.410           clock pessimism removed
    Info (332115):      3.492      0.000           clock uncertainty
    Info (332115):      3.492      0.000      uTh  clock_out~reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.954
    Info (332115): Data Required Time :     3.492
    Info (332115): Slack              :     0.462 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.821
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 14.821 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.397      2.397  R        clock network delay
    Info (332115):      2.397      0.000     uTco  sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]
    Info (332115):      2.397      0.000 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]|q
    Info (332115):      3.090      0.693 RR    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo|clrn
    Info (332115):      3.570      0.480 RF  CELL  sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     16.666     16.666           latch edge time
    Info (332115):     18.658      1.992  F        clock network delay
    Info (332115):     18.701      0.043           clock pessimism removed
    Info (332115):     18.391     -0.310           clock uncertainty
    Info (332115):     18.391      0.000     uTsu  sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.570
    Info (332115): Data Required Time :    18.391
    Info (332115): Slack              :    14.821 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.591
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.591 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all
    Info (332115): To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.152      2.152  R        clock network delay
    Info (332115):      2.152      0.000     uTco  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all
    Info (332115):      2.152      0.000 RR  CELL  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all|q
    Info (332115):      3.151      0.999 RR    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[113]|clrn
    Info (332115):      3.582      0.431 RF  CELL  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.034      3.034  R        clock network delay
    Info (332115):      2.991     -0.043           clock pessimism removed
    Info (332115):      2.991      0.000           clock uncertainty
    Info (332115):      2.991      0.000      uTh  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.582
    Info (332115): Data Required Time :     2.991
    Info (332115): Slack              :     0.591 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 15.082
    Info (332113): Targets: [get_clocks {altera_reserved_tck}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 15.082 
    Info (332113): ===================================================================
    Info (332113): Node             : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~CLOCK1_ENABLE1_0
    Info (332113): Clock            : altera_reserved_tck
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     16.666     16.666           launch edge time
    Info (332113):     16.666      0.000           source latency
    Info (332113):     16.666      0.000           altera_reserved_tck
    Info (332113):     16.666      0.000 FF    IC  altera_reserved_tck~input|i
    Info (332113):     17.666      1.000 FF  CELL  altera_reserved_tck~input|o
    Info (332113):     17.666      0.000 FF    IC  altera_internal_jtag|tck
    Info (332113):     18.060      0.394 FF  CELL  altera_internal_jtag|tckutap
    Info (332113):     19.767      1.707 FF    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40|clk1
    Info (332113):     19.947      0.180 FF  CELL  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~CLOCK1_ENABLE1_0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     33.333     33.333           launch edge time
    Info (332113):     33.333      0.000           source latency
    Info (332113):     33.333      0.000           altera_reserved_tck
    Info (332113):     33.333      0.000 RR    IC  altera_reserved_tck~input|i
    Info (332113):     34.003      0.670 RR  CELL  altera_reserved_tck~input|o
    Info (332113):     34.003      0.000 RR    IC  altera_internal_jtag|tck
    Info (332113):     34.358      0.355 RR  CELL  altera_internal_jtag|tckutap
    Info (332113):     35.591      1.233 RR    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40|clk1
    Info (332113):     35.731      0.140 RR  CELL  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~CLOCK1_ENABLE1_0
    Info (332113):     35.981      0.250           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.952
    Info (332113): Actual Width     :    16.034
    Info (332113): Slack            :    15.082
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.239
    Info (332113): Targets: [get_clocks {clock_in}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 19.239 
    Info (332113): ===================================================================
    Info (332113): Node             : count[10]
    Info (332113): Clock            : clock_in
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           clock_in
    Info (332113):     20.000      0.000 FF    IC  clock_in~input|i
    Info (332113):     20.848      0.848 FF  CELL  clock_in~input|o
    Info (332113):     21.320      0.472 FF    IC  clock_in~inputCLKENA0|inclk
    Info (332113):     21.704      0.384 FF  CELL  clock_in~inputCLKENA0|outclk
    Info (332113):     23.557      1.853 FF    IC  count[10]|clk
    Info (332113):     24.092      0.535 FF  CELL  count[10]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     40.000     40.000           launch edge time
    Info (332113):     40.000      0.000           source latency
    Info (332113):     40.000      0.000           clock_in
    Info (332113):     40.000      0.000 RR    IC  clock_in~input|i
    Info (332113):     40.512      0.512 RR  CELL  clock_in~input|o
    Info (332113):     40.977      0.465 RR    IC  clock_in~inputCLKENA0|inclk
    Info (332113):     41.333      0.356 RR  CELL  clock_in~inputCLKENA0|outclk
    Info (332113):     43.014      1.681 RR    IC  count[10]|clk
    Info (332113):     43.421      0.407 RR  CELL  count[10]
    Info (332113):     43.888      0.467           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.557
    Info (332113): Actual Width     :    19.796
    Info (332113): Slack            :    19.239
    Info (332113): ===================================================================
    Info (332113): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 5092 megabytes
    Info: Processing ended: Mon Jan 14 12:32:10 2019
    Info: Elapsed time: 00:00:41
    Info: Total CPU time (on all processors): 00:00:40


