Adve, S., Pai, V., and Ranganathan, P.1999. Recent advances in memory consistency models for hardware shared-memory systems.Proc. IEEESpecial Issue On Distributed Shared-Memory. 445--455.
Anant Agarwal , Markus Levy, The kill rule for multicore, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278668]
A. Agarwal , R. Simoni , J. Hennessy , M. Horowitz, An evaluation of directory schemes for cache coherence, Proceedings of the 15th Annual International Symposium on Computer architecture, p.280-298, May 30-June 02, 1988, Honolulu, Hawaii, USA
Ghiath Al-Kadi , Andrei Sergeevich Terechko, A Hardware Task Scheduler for Embedded Video Processing, Proceedings of the 4th International Conference on High Performance Embedded Architectures and Compilers, January 25-28, 2009, Paphos, Cyprus[doi>10.1007/978-3-540-92990-1_12]
Al-Kadi, G., Hoogerbrugge, J., Guntur, S., Terechko, A., and Duranton, M.2010. Meandering based parallel 3DRS algorithm for the multicore era. InProceedings of the IEEE International Conference on Consumer Electronics.
Amphion. 2004. AmphionCS7050 part. http://www.design-reuse.com/news/7611/amphion-immediate-performanceh-264-avc-video-cores.html.
Greg R Andrews, Foundations of Parallel and Distributed Programming, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1999
Gabriel Antoniu , Luc Bougé, Implementing Multithreaded Protocols for Release Consistency on Top of the Generic DSM-PM Platform, Proceedings of the NATO Advanced Research Workshop on Advanced Environments, Tools, and Applications for Cluster Computing-Revised Papers, p.179-188, September 01-06, 2001
James Archibald , Jean-Loup Baer, Cache coherence protocols: evaluation using a multiprocessor simulation model, ACM Transactions on Computer Systems (TOCS), v.4 n.4, p.273-298, Nov. 1986[doi>10.1145/6513.6514]
Azevedo, A., Juurlink, B., Meenderinck, C., Terechko, A., Hoogerbrugge, J., Alvarez, M., Ramirez, A., and Valero, M.2009. A highly scalable parallel implementation of H.264.Trans. High-Perform. Embed. Archit. Compil. 4, 2, 404--418.
Robert D. Blumofe , Christopher F. Joerg , Bradley C. Kuszmaul , Charles E. Leiserson , Keith H. Randall , Yuli Zhou, Cilk: an efficient multithreaded runtime system, Proceedings of the fifth ACM SIGPLAN symposium on Principles and practice of parallel programming, p.207-216, July 19-21, 1995, Santa Barbara, California, USA[doi>10.1145/209936.209958]
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
David R. Butenhof, Programming with POSIX threads, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1997
CACTI. http://www.hpl.hp.com/research/cacti/, technology model for cache structures.
Chaudhry, S.2008. Rock: A SPARC CMT processor. http://www.opensparc.net/pubs/preszo/08/RockHotChips.pdf.
Christie, P., Nackaerts, A., Kumar, A., Terechko, A. S., and Doornbos, G.2008. Rapid design flows for advanced technology pathfinding. InProceedings of the International Electron Devices Meeting.
David E. Culler , Anoop Gupta , Jaswinder Pal Singh, Parallel Computer Architecture: A Hardware/Software Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1997
Frederica Darema, The SPMD Model: Past, Present and Future, Proceedings of the 8th European PVM/MPI Users' Group Meeting on Recent Advances in Parallel Virtual Machine and Message Passing Interface, p.1, September 23-26, 2001
de Haan, G., Biezen, P. W. A. C., Huijgen, H., and Ojo, O. A.1993. True-motion estimation with 3-D recursive search block matching.IEEE Trans. Circ. Syst. Video Techn. 3, 5, 368--379.
David L. Detlefs , Paul A. Martin , Mark Moir , Guy L. Steele, Jr., Lock-free reference counting, Proceedings of the twentieth annual ACM symposium on Principles of distributed computing, p.190-199, August 2001, Newport, Rhode Island, USA[doi>10.1145/383962.384016]
Kourosh Gharachorloo , Daniel Lenoski , James Laudon , Phillip Gibbons , Anoop Gupta , John Hennessy, Memory consistency and event ordering in scalable shared-memory multiprocessors, Proceedings of the 17th annual international symposium on Computer Architecture, p.15-26, May 28-31, 1990, Seattle, Washington, USA[doi>10.1145/325164.325102]
Mark D. Hill, What is scalability?, ACM SIGARCH Computer Architecture News, v.18 n.4, p.18-21, Dec. 1990[doi>10.1145/121973.121975]
Mark D. Hill , Michael R. Marty, Amdahl's Law in the Multicore Era, Computer, v.41 n.7, p.33-38, July 2008[doi>10.1109/MC.2008.209]
Hoogerbrugge, J. and Augusteijn, L.1999. Instruction scheduling for TriMedia.J. Instruct.-Level Parallel. 1.
Hoogerbrugge, J. and Terechko, A.2008. A multithreaded multicore system for embedded media processing.Trans. High-Perform. Embed. Archit. Compil. 4, 2.
J. A. Kahle , M. N. Day , H. P. Hofstee , C. R. Johns , T. R. Maeurer , D. Shippy, Introduction to the cell multiprocessor, IBM Journal of Research and Development, v.49 n.4/5, p.589-604, July 2005
Kelm, J. H., Johnson, D. R., Mahesri, A., Lumetta, S. S., Frank, M., and Patel, S. J.2008. SChISM: Scalable cache incoherent shared memory. Tech. rep. UILU-ENG-08-2212, University of Illinois.
Khronos. http://www.khronos.org.
Rakesh Kumar , Dean M. Tullsen , Norman P. Jouppi, Core architecture optimization for heterogeneous chip multiprocessors, Proceedings of the 15th international conference on Parallel architectures and compilation techniques, September 16-20, 2006, Seattle, Washington, USA[doi>10.1145/1152154.1152162]
Robert Kunz , Mark Horowitz, The case for simple, visible cache coherency, Proceedings of the 2008 ACM SIGPLAN workshop on Memory systems performance and correctness: held in conjunction with the Thirteenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '08), March 02-02, 2008, Seattle, Washington[doi>10.1145/1353522.1353532]
L. Lamport, How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs, IEEE Transactions on Computers, v.28 n.9, p.690-691, September 1979[doi>10.1109/TC.1979.1675439]
Hsien-Hsin S. Lee , Gary S. Tyson , Matthew K. Farrens, Eager writeback - a technique for improving bandwidth utilization, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.11-21, December 2000, Monterey, California, USA[doi>10.1145/360128.360132]
Eric Li , Wenlong Li , Xiaofeng Tong , Jianguo Li , Yurong Chen , Tao Wang , Patricia P. Wang , Wei Hu , Yangzhou Du , Yimin Zhang , Yen-Kuang Chen, Accelerating Video-Mining Applications Using Many Small, General-Purpose Cores, IEEE Micro, v.28 n.5, p.8-21, September 2008[doi>10.1109/MM.2008.64]
Limberg, T., Winter, M. et al.2009. A heterogeneous MPSoC with hardware supported dynamic task scheduling for software defined radio. InProceedings of the Design Automation Conference.
Ross A. Overbeek , James Boyle, Portable Programs for Parallel Processors, Saunders College Publishing, Philadelphia, PA, 1987
Jeffrey C. Mogul , Jayaram Mudigonda , Nathan Binkert , Parthasarathy Ranganathan , Vanish Talwar, Using Asymmetric Single-ISA CMPs to Save Energy on Operating Systems, IEEE Micro, v.28 n.3, p.26-41, May 2008[doi>10.1109/MM.2008.47]
S. Mohanty , V. K. Prasanna , S. Neema , J. Davis, Rapid design space exploration of heterogeneous embedded systems using symbolic search and multi-granular simulation, Proceedings of the joint conference on Languages, compilers and tools for embedded systems: software and compilers for embedded systems, June 19-21, 2002, Berlin, Germany[doi>10.1145/513829.513835]
Moudgill, M., Glossner, J., Agrawal, S., and Nacer, G.2008. The Sandblaster 2.0 architecture and SB3500 implementation. InProceedings of the Software Defined Radio Technical Forum.
Munk, H., Ayguadé, E. et al.2011. ACOTES programming model.Int. J. Paral. Program. 39, 3, 397--400.
John Oliver , Ravishankar Rao , Diana Franklin , Frederic T. Chong , Venkatesh Akella, Synchroscalar: Evaluation of an embedded, multi-core architecture for media applications, Journal of Embedded Computing, v.2 n.2, p.157-166, April 2006
Vijay S. Pai , Parthasarathy Ranganathan , Sarita V. Adve , Tracy Harton, An evaluation of memory consistency models for shared-memory systems with ILP processors, Proceedings of the seventh international conference on Architectural support for programming languages and operating systems, p.12-23, October 01-04, 1996, Cambridge, Massachusetts, USA[doi>10.1145/237090.237142]
Christian Panis , Ulrich Hirnschrott , Gunther Laure , Wolfgang Lazian , Jari Nurmi, DSPxPlore: design space exploration methodology for an embedded DSP core, Proceedings of the 2004 ACM symposium on Applied computing, March 14-17, 2004, Nicosia, Cyprus[doi>10.1145/967900.968078]
PNX8550. 2004. Philips/NXP PNX8550 (Viper2) MPSoC. http://www.nxp.com.
Posix. 1995. The POSIX threads standard. ISO/IEC standard 9945-1:1996, also known as ANSI/IEEE POSIX 1003.1-1995.
Sandbridge. http://www.sandbridgetech.com.
Smruti R. Sarangi , Abhishek Tiwari , Josep Torrellas, Phoenix: Detecting and Recovering from Permanent Processor Design Bugs with Programmable Hardware, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.26-37, December 09-13, 2006[doi>10.1109/MICRO.2006.41]
Ruchira Sasanka , Man-Lap Li , Sarita V. Adve , Yen-Kuang Chen , Eric Debes, ALP: Efficient support for all levels of parallelism for complex media applications, ACM Transactions on Architecture and Code Optimization (TACO), v.4 n.1, p.3-es, March 2007[doi>10.1145/1216544.1216546]
Magnus Själander , Andrei Terechko , Marc Duranton, A Look-Ahead Task Management Unit for Embedded Multi-Core Architectures, Proceedings of the 2008 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools, p.149-157, September 03-05, 2008[doi>10.1109/DSD.2008.45]
TAD. Technology-aware design. IMEC, Leuven. http://www.imec.be/tad/.
Terechko, A., Hoogerbrugge, J., Al-Kadi, G., Lahiri, A., Guntur, S., Duranton. M., Christie, P., Nackaerts, A., and Kumar, A.2009. Performance density exploration of heterogeneous multicore architectures. InProceedings of the Rapid Simulation and Performance Evaluation: Methods and Tools in Conjunction with the 4th International Conference on High-Performance and Embedded Architectures and Compilers.
Toshiba. 2008. Toshiba Spurs Engine. http://www.toshiba.co.jp/about/press/2008_04/pr0801.htm.
Theo Ungerer , Borut Robič , Jurij Šilc, A survey of processors with explicit multithreading, ACM Computing Surveys (CSUR), v.35 n.1, p.29-63, March 2003[doi>10.1145/641865.641867]
Frederik Vandeputte , Lieven Eeckhout, Finding Stress Patterns in Microprocessor Workloads, Proceedings of the 4th International Conference on High Performance Embedded Architectures and Compilers, January 25-28, 2009, Paphos, Cyprus[doi>10.1007/978-3-540-92990-1_13]
van der Horst, R. and Hogema, J.1993. Time-to-collision and collision avoidance systems. InProceedings of the 6th International Cooperation on Theories and Concepts in Traffic Safety Workshop.
van de Waerdt, J.-W.2006. The TM3270 Media-processor. Ph.D. thesis, TU Delft, The Netherlands.
Jan-Willem van de Waerdt , Stamatis Vassiliadis , Sanjeev Das , Sebastian Mirolo , Chris Yen , Bill Zhong , Carlos Basto , Jean-Paul van Itegem , Dinesh Amirtharaj , Kulbhushan Kalra , Pedro Rodriguez , Hans van Antwerpen, The TM3270 Media-Processor, Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, p.331-342, November 12-16, 2005, Barcelona, Spain[doi>10.1109/MICRO.2005.35]
van Eijndhoven, J., Hoogerbrugge, J., Jayram M. N., Stravers, P., and Terechko, A.2006. Cache-coherent heterogeneous multiprocessing as basis for streaming applications. InDynamic and Robust Streaming in and between Connected Consumer-Electronic Devices, F. Toolenaar and P. van der Stok Eds., Philips Research, 61--80.
Manish Verma , Peter Marwedel, Overlay techniques for scratchpad memories in low power embedded processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.8, p.802-815, August 2006[doi>10.1109/TVLSI.2006.878469]
Henry Wong , Anne Bracy , Ethan Schuchman , Tor M. Aamodt , Jamison D. Collins , Perry H. Wang , Gautham Chinya , Ankur Khandelwal Groen , Hong Jiang , Hong Wang, Pangaea: a tightly-coupled IA32 heterogeneous chip multiprocessor, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454125]
Dong Hyuk Woo , Hsien-Hsin S. Lee, Extending Amdahl's Law for Energy-Efficient Computing in the Many-Core Era, Computer, v.41 n.12, p.24-31, December 2008[doi>10.1109/MC.2008.494]
Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223990]
