[15:39:29.350] <TB3>     INFO: *** Welcome to pxar ***
[15:39:29.350] <TB3>     INFO: *** Today: 2016/05/16
[15:39:29.357] <TB3>     INFO: *** Version: b2a7-dirty
[15:39:29.357] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C15.dat
[15:39:29.358] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:39:29.358] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//defaultMaskFile.dat
[15:39:29.358] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters_C15.dat
[15:39:29.434] <TB3>     INFO:         clk: 4
[15:39:29.434] <TB3>     INFO:         ctr: 4
[15:39:29.434] <TB3>     INFO:         sda: 19
[15:39:29.434] <TB3>     INFO:         tin: 9
[15:39:29.434] <TB3>     INFO:         level: 15
[15:39:29.434] <TB3>     INFO:         triggerdelay: 0
[15:39:29.434] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[15:39:29.434] <TB3>     INFO: Log level: DEBUG
[15:39:29.445] <TB3>     INFO: Found DTB DTB_WRE7QJ
[15:39:29.464] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[15:39:29.467] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[15:39:29.470] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[15:39:31.029] <TB3>     INFO: DUT info: 
[15:39:31.029] <TB3>     INFO: The DUT currently contains the following objects:
[15:39:31.029] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[15:39:31.029] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[15:39:31.029] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[15:39:31.029] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[15:39:31.029] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:31.029] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:31.029] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:31.029] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:31.029] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:31.029] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:31.029] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:31.029] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:31.030] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:31.030] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:31.030] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:31.030] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:31.030] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:31.030] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:31.030] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:31.030] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:31.030] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[15:39:31.030] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:39:31.030] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:39:31.030] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:39:31.030] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:39:31.030] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[15:39:31.030] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:39:31.030] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[15:39:31.030] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[15:39:31.030] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:39:31.030] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:39:31.030] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[15:39:31.030] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:39:31.030] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:39:31.030] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:39:31.030] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:39:31.030] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[15:39:31.030] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[15:39:31.030] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[15:39:31.031] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:39:31.032] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:39:31.034] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 28499968
[15:39:31.034] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1173f20
[15:39:31.034] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x10ea770
[15:39:31.034] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7ff119d94010
[15:39:31.034] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7ff11ffff510
[15:39:31.034] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 28565504 fPxarMemory = 0x7ff119d94010
[15:39:31.035] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 369.8mA
[15:39:31.036] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 459mA
[15:39:31.037] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.2 C
[15:39:31.037] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[15:39:31.437] <TB3>     INFO: enter 'restricted' command line mode
[15:39:31.437] <TB3>     INFO: enter test to run
[15:39:31.437] <TB3>     INFO:   test: FPIXTest no parameter change
[15:39:31.437] <TB3>     INFO:   running: fpixtest
[15:39:31.437] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[15:39:31.440] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[15:39:31.440] <TB3>     INFO: ######################################################################
[15:39:31.440] <TB3>     INFO: PixTestFPIXTest::doTest()
[15:39:31.440] <TB3>     INFO: ######################################################################
[15:39:31.443] <TB3>     INFO: ######################################################################
[15:39:31.443] <TB3>     INFO: PixTestPretest::doTest()
[15:39:31.443] <TB3>     INFO: ######################################################################
[15:39:31.446] <TB3>     INFO:    ----------------------------------------------------------------------
[15:39:31.446] <TB3>     INFO:    PixTestPretest::programROC() 
[15:39:31.446] <TB3>     INFO:    ----------------------------------------------------------------------
[15:39:49.465] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[15:39:49.465] <TB3>     INFO: IA differences per ROC:  16.9 17.7 16.9 17.7 18.5 17.7 17.7 17.7 18.5 20.1 17.7 18.5 17.7 17.7 20.1 18.5
[15:39:49.534] <TB3>     INFO:    ----------------------------------------------------------------------
[15:39:49.534] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[15:39:49.534] <TB3>     INFO:    ----------------------------------------------------------------------
[15:39:49.637] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.7812 mA
[15:39:49.738] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 21.4188 mA
[15:39:49.839] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  94 Ia 25.4188 mA
[15:39:49.940] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  87 Ia 23.8187 mA
[15:39:50.040] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  88 Ia 23.8187 mA
[15:39:50.141] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  89 Ia 23.8187 mA
[15:39:50.242] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  90 Ia 23.8187 mA
[15:39:50.342] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  91 Ia 24.6187 mA
[15:39:50.444] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  88 Ia 23.8187 mA
[15:39:50.544] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  89 Ia 24.6187 mA
[15:39:50.645] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  86 Ia 23.8187 mA
[15:39:50.746] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  87 Ia 23.8187 mA
[15:39:50.847] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  88 Ia 23.8187 mA
[15:39:50.948] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.0188 mA
[15:39:51.049] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  84 Ia 24.6187 mA
[15:39:51.149] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  81 Ia 23.8187 mA
[15:39:51.250] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  82 Ia 23.8187 mA
[15:39:51.351] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  83 Ia 23.8187 mA
[15:39:51.454] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  84 Ia 24.6187 mA
[15:39:51.555] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  81 Ia 23.8187 mA
[15:39:51.655] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  82 Ia 23.8187 mA
[15:39:51.756] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  83 Ia 24.6187 mA
[15:39:51.857] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  80 Ia 23.8187 mA
[15:39:51.958] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  81 Ia 23.8187 mA
[15:39:52.058] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  82 Ia 23.8187 mA
[15:39:52.160] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 21.4188 mA
[15:39:52.261] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  94 Ia 25.4188 mA
[15:39:52.362] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  87 Ia 23.8187 mA
[15:39:52.463] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  88 Ia 23.8187 mA
[15:39:52.563] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  89 Ia 24.6187 mA
[15:39:52.664] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  86 Ia 23.8187 mA
[15:39:52.764] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  87 Ia 23.8187 mA
[15:39:52.865] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  88 Ia 23.8187 mA
[15:39:52.966] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  89 Ia 23.8187 mA
[15:39:53.067] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  90 Ia 23.8187 mA
[15:39:53.168] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  91 Ia 24.6187 mA
[15:39:53.269] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  88 Ia 23.8187 mA
[15:39:53.371] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.0188 mA
[15:39:53.471] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  84 Ia 24.6187 mA
[15:39:53.572] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  81 Ia 23.8187 mA
[15:39:53.673] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  82 Ia 23.8187 mA
[15:39:53.774] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  83 Ia 24.6187 mA
[15:39:53.875] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  80 Ia 23.8187 mA
[15:39:53.976] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  81 Ia 23.8187 mA
[15:39:54.076] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  82 Ia 23.8187 mA
[15:39:54.176] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  83 Ia 24.6187 mA
[15:39:54.277] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  80 Ia 23.8187 mA
[15:39:54.378] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  81 Ia 23.8187 mA
[15:39:54.479] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  82 Ia 23.8187 mA
[15:39:54.580] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.0188 mA
[15:39:54.681] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  84 Ia 24.6187 mA
[15:39:54.782] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  81 Ia 23.8187 mA
[15:39:54.883] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  82 Ia 23.8187 mA
[15:39:54.983] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  83 Ia 24.6187 mA
[15:39:55.084] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  80 Ia 23.8187 mA
[15:39:55.185] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  81 Ia 23.8187 mA
[15:39:55.285] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  82 Ia 24.6187 mA
[15:39:55.386] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  79 Ia 23.0188 mA
[15:39:55.487] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  85 Ia 24.6187 mA
[15:39:55.587] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  82 Ia 23.8187 mA
[15:39:55.688] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  83 Ia 24.6187 mA
[15:39:55.789] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.0188 mA
[15:39:55.890] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  84 Ia 24.6187 mA
[15:39:55.990] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  81 Ia 23.8187 mA
[15:39:56.091] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  82 Ia 24.6187 mA
[15:39:56.191] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  79 Ia 23.0188 mA
[15:39:56.292] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  85 Ia 25.4188 mA
[15:39:56.393] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  78 Ia 23.0188 mA
[15:39:56.494] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  84 Ia 23.8187 mA
[15:39:56.595] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  85 Ia 24.6187 mA
[15:39:56.696] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  82 Ia 23.8187 mA
[15:39:56.797] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  83 Ia 23.8187 mA
[15:39:56.898] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  84 Ia 24.6187 mA
[15:39:56.999] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 22.2188 mA
[15:39:57.100] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  89 Ia 24.6187 mA
[15:39:57.201] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  86 Ia 24.6187 mA
[15:39:57.302] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  83 Ia 23.8187 mA
[15:39:57.402] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  84 Ia 24.6187 mA
[15:39:57.503] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  81 Ia 23.8187 mA
[15:39:57.603] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  82 Ia 23.8187 mA
[15:39:57.704] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  83 Ia 23.8187 mA
[15:39:57.805] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  84 Ia 23.8187 mA
[15:39:57.905] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  85 Ia 24.6187 mA
[15:39:58.006] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  82 Ia 23.8187 mA
[15:39:58.106] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  83 Ia 23.8187 mA
[15:39:58.208] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.2188 mA
[15:39:58.309] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  89 Ia 24.6187 mA
[15:39:58.409] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  86 Ia 24.6187 mA
[15:39:58.510] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  83 Ia 23.8187 mA
[15:39:58.611] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  84 Ia 23.8187 mA
[15:39:58.712] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  85 Ia 23.8187 mA
[15:39:58.812] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  86 Ia 24.6187 mA
[15:39:58.913] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  83 Ia 23.8187 mA
[15:39:59.014] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  84 Ia 23.8187 mA
[15:39:59.115] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  85 Ia 23.8187 mA
[15:39:59.216] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  86 Ia 23.8187 mA
[15:39:59.317] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  87 Ia 24.6187 mA
[15:39:59.418] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.0188 mA
[15:39:59.518] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  84 Ia 24.6187 mA
[15:39:59.624] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  81 Ia 23.8187 mA
[15:39:59.725] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  82 Ia 23.8187 mA
[15:39:59.826] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  83 Ia 24.6187 mA
[15:39:59.927] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  80 Ia 23.8187 mA
[15:40:00.027] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  81 Ia 23.8187 mA
[15:40:00.128] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  82 Ia 24.6187 mA
[15:40:00.229] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  79 Ia 23.0188 mA
[15:40:00.329] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  85 Ia 24.6187 mA
[15:40:00.431] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  82 Ia 23.8187 mA
[15:40:00.531] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  83 Ia 23.8187 mA
[15:40:00.633] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 24.6187 mA
[15:40:00.734] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  75 Ia 23.8187 mA
[15:40:00.835] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  76 Ia 23.8187 mA
[15:40:00.935] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  77 Ia 24.6187 mA
[15:40:01.036] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  74 Ia 23.8187 mA
[15:40:01.137] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  75 Ia 23.8187 mA
[15:40:01.238] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  76 Ia 23.8187 mA
[15:40:01.339] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  77 Ia 24.6187 mA
[15:40:01.440] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  74 Ia 23.8187 mA
[15:40:01.540] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  75 Ia 23.8187 mA
[15:40:01.641] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  76 Ia 23.8187 mA
[15:40:01.742] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  77 Ia 23.8187 mA
[15:40:01.843] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 21.4188 mA
[15:40:01.944] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  94 Ia 25.4188 mA
[15:40:02.045] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  87 Ia 23.8187 mA
[15:40:02.145] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  88 Ia 23.8187 mA
[15:40:02.246] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  89 Ia 23.8187 mA
[15:40:02.347] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  90 Ia 23.8187 mA
[15:40:02.448] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  91 Ia 24.6187 mA
[15:40:02.549] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  88 Ia 23.8187 mA
[15:40:02.649] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  89 Ia 23.8187 mA
[15:40:02.750] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  90 Ia 24.6187 mA
[15:40:02.851] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  87 Ia 23.8187 mA
[15:40:02.954] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  88 Ia 23.8187 mA
[15:40:03.055] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.2188 mA
[15:40:03.156] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  89 Ia 24.6187 mA
[15:40:03.257] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  86 Ia 24.6187 mA
[15:40:03.358] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  83 Ia 23.8187 mA
[15:40:03.459] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  84 Ia 23.8187 mA
[15:40:03.560] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  85 Ia 24.6187 mA
[15:40:03.660] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  82 Ia 23.8187 mA
[15:40:03.761] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  83 Ia 23.8187 mA
[15:40:03.862] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  84 Ia 23.8187 mA
[15:40:03.963] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  85 Ia 24.6187 mA
[15:40:04.063] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  82 Ia 23.8187 mA
[15:40:04.164] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  83 Ia 23.8187 mA
[15:40:04.265] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 22.2188 mA
[15:40:04.366] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  89 Ia 25.4188 mA
[15:40:04.467] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  82 Ia 23.8187 mA
[15:40:04.568] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  83 Ia 23.8187 mA
[15:40:04.668] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  84 Ia 23.8187 mA
[15:40:04.769] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  85 Ia 24.6187 mA
[15:40:04.872] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  82 Ia 23.8187 mA
[15:40:04.973] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  83 Ia 23.8187 mA
[15:40:05.074] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  84 Ia 23.8187 mA
[15:40:05.174] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  85 Ia 24.6187 mA
[15:40:05.275] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  82 Ia 23.8187 mA
[15:40:05.375] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  83 Ia 23.8187 mA
[15:40:05.477] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 22.2188 mA
[15:40:05.578] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  89 Ia 24.6187 mA
[15:40:05.679] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  86 Ia 24.6187 mA
[15:40:05.780] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  83 Ia 23.8187 mA
[15:40:05.880] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  84 Ia 23.8187 mA
[15:40:05.981] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  85 Ia 23.8187 mA
[15:40:06.082] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  86 Ia 23.8187 mA
[15:40:06.182] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  87 Ia 24.6187 mA
[15:40:06.283] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  84 Ia 23.8187 mA
[15:40:06.384] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  85 Ia 23.8187 mA
[15:40:06.485] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  86 Ia 23.8187 mA
[15:40:06.586] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  87 Ia 23.8187 mA
[15:40:06.687] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 24.6187 mA
[15:40:06.788] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  75 Ia 23.8187 mA
[15:40:06.889] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  76 Ia 23.8187 mA
[15:40:06.989] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  77 Ia 23.8187 mA
[15:40:07.090] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  78 Ia 24.6187 mA
[15:40:07.190] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  75 Ia 23.8187 mA
[15:40:07.291] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  76 Ia 23.8187 mA
[15:40:07.392] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  77 Ia 23.8187 mA
[15:40:07.493] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  78 Ia 24.6187 mA
[15:40:07.593] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  75 Ia 23.8187 mA
[15:40:07.694] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  76 Ia 23.8187 mA
[15:40:07.795] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  77 Ia 23.8187 mA
[15:40:07.896] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.0188 mA
[15:40:07.997] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  84 Ia 24.6187 mA
[15:40:08.098] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  81 Ia 23.8187 mA
[15:40:08.199] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  82 Ia 23.8187 mA
[15:40:08.300] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  83 Ia 24.6187 mA
[15:40:08.400] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  80 Ia 23.8187 mA
[15:40:08.501] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  81 Ia 23.8187 mA
[15:40:08.602] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  82 Ia 23.8187 mA
[15:40:08.703] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  83 Ia 24.6187 mA
[15:40:08.803] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  80 Ia 23.8187 mA
[15:40:08.904] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  81 Ia 23.8187 mA
[15:40:09.005] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  82 Ia 24.6187 mA
[15:40:09.031] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  88
[15:40:09.032] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  82
[15:40:09.032] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  88
[15:40:09.032] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  82
[15:40:09.032] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  83
[15:40:09.032] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  84
[15:40:09.033] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  83
[15:40:09.033] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  87
[15:40:09.033] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  83
[15:40:09.033] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  77
[15:40:09.033] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  88
[15:40:09.033] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  83
[15:40:09.033] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  83
[15:40:09.033] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  87
[15:40:09.034] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  77
[15:40:09.034] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  82
[15:40:10.863] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 394.7 mA = 24.6687 mA/ROC
[15:40:10.863] <TB3>     INFO: i(loss) [mA/ROC]:     20.1  19.3  19.3  19.3  20.1  20.1  20.1  20.9  20.1  20.1  20.1  19.3  18.5  20.1  20.1  19.3
[15:40:10.896] <TB3>     INFO:    ----------------------------------------------------------------------
[15:40:10.896] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[15:40:10.896] <TB3>     INFO:    ----------------------------------------------------------------------
[15:40:11.033] <TB3>     INFO: Expecting 231680 events.
[15:40:19.228] <TB3>     INFO: 231680 events read in total (7478ms).
[15:40:19.382] <TB3>     INFO: Test took 8482ms.
[15:40:19.582] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 91 and Delta(CalDel) = 65
[15:40:19.586] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 84 and Delta(CalDel) = 62
[15:40:19.589] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 94 and Delta(CalDel) = 64
[15:40:19.594] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 106 and Delta(CalDel) = 64
[15:40:19.597] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 112 and Delta(CalDel) = 63
[15:40:19.601] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 107 and Delta(CalDel) = 62
[15:40:19.605] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 91 and Delta(CalDel) = 62
[15:40:19.609] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 96 and Delta(CalDel) = 61
[15:40:19.613] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 79 and Delta(CalDel) = 61
[15:40:19.617] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 100 and Delta(CalDel) = 59
[15:40:19.620] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 77 and Delta(CalDel) = 64
[15:40:19.624] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 94 and Delta(CalDel) = 59
[15:40:19.628] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 96 and Delta(CalDel) = 62
[15:40:19.632] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 73 and Delta(CalDel) = 60
[15:40:19.635] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 94 and Delta(CalDel) = 63
[15:40:19.639] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 88 and Delta(CalDel) = 63
[15:40:19.682] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[15:40:19.716] <TB3>     INFO:    ----------------------------------------------------------------------
[15:40:19.716] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[15:40:19.716] <TB3>     INFO:    ----------------------------------------------------------------------
[15:40:19.853] <TB3>     INFO: Expecting 231680 events.
[15:40:28.105] <TB3>     INFO: 231680 events read in total (7537ms).
[15:40:28.109] <TB3>     INFO: Test took 8389ms.
[15:40:28.132] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31.5
[15:40:28.447] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[15:40:28.451] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 32
[15:40:28.454] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[15:40:28.458] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 31
[15:40:28.461] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 31
[15:40:28.465] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[15:40:28.468] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 30
[15:40:28.472] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 31
[15:40:28.475] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 30
[15:40:28.479] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 31.5
[15:40:28.482] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 29.5
[15:40:28.486] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 31
[15:40:28.490] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 29
[15:40:28.493] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[15:40:28.497] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 31.5
[15:40:28.531] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[15:40:28.531] <TB3>     INFO: CalDel:      144   143   146   143   139   139   143   135   147   126   146   127   141   136   144   145
[15:40:28.531] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[15:40:28.536] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C0.dat
[15:40:28.536] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C1.dat
[15:40:28.536] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C2.dat
[15:40:28.537] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C3.dat
[15:40:28.537] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C4.dat
[15:40:28.537] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C5.dat
[15:40:28.537] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C6.dat
[15:40:28.537] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C7.dat
[15:40:28.538] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C8.dat
[15:40:28.538] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C9.dat
[15:40:28.538] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C10.dat
[15:40:28.538] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C11.dat
[15:40:28.538] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C12.dat
[15:40:28.539] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C13.dat
[15:40:28.539] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C14.dat
[15:40:28.539] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C15.dat
[15:40:28.539] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:40:28.539] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:40:28.539] <TB3>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[15:40:28.539] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[15:40:28.628] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[15:40:28.628] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[15:40:28.628] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[15:40:28.628] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[15:40:28.631] <TB3>     INFO: ######################################################################
[15:40:28.631] <TB3>     INFO: PixTestTiming::doTest()
[15:40:28.631] <TB3>     INFO: ######################################################################
[15:40:28.631] <TB3>     INFO:    ----------------------------------------------------------------------
[15:40:28.631] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[15:40:28.631] <TB3>     INFO:    ----------------------------------------------------------------------
[15:40:28.631] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:40:30.527] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:40:32.801] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:40:35.073] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:40:37.348] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:40:39.621] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:40:41.894] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:40:44.167] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:40:46.443] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:40:48.716] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:40:50.989] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:40:53.264] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:40:55.537] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:41:08.206] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:41:10.479] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:41:12.752] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:41:15.026] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:41:16.548] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:41:18.066] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:41:19.586] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:41:21.106] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:41:22.633] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:41:24.152] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:41:25.672] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:41:27.192] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:41:29.088] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:41:41.588] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:41:54.068] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:41:55.590] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:42:08.057] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:42:19.697] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:42:32.177] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:42:44.659] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:42:46.180] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:42:47.700] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:42:49.221] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:42:50.742] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:42:52.263] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:42:53.783] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:42:55.304] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:42:56.825] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:42:59.098] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:43:01.373] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:43:03.647] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:43:05.919] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:43:08.192] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:43:10.466] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:43:12.739] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:43:15.012] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:43:17.286] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:43:19.559] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:43:21.833] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:43:24.108] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:43:26.383] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:43:28.656] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:43:30.929] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:43:33.204] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:43:35.476] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:43:37.749] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:43:40.022] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:43:42.295] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:43:44.569] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:43:46.842] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:43:49.115] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:43:51.388] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:43:53.661] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:43:55.934] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:43:58.209] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:44:00.481] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:44:02.755] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:44:05.028] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:44:07.301] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:44:09.576] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:44:11.095] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:44:13.368] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:44:15.641] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:44:17.916] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:44:20.190] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:44:22.467] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:44:24.741] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:44:27.025] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:44:28.737] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:44:30.257] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:44:31.776] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:44:33.298] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:44:34.821] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:44:36.344] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:44:37.863] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:44:39.392] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:44:52.109] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:45:04.609] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:45:06.131] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:45:07.652] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:45:09.174] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:45:10.696] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:45:23.173] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:45:35.839] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:45:47.404] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:45:59.924] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:46:12.445] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:46:24.267] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:46:35.963] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:46:48.556] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:47:00.994] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:47:13.298] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:47:15.573] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:47:17.846] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:47:20.119] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:47:22.392] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:47:24.670] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:47:26.944] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:47:29.216] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:47:31.490] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:47:33.765] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:47:36.037] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:47:38.316] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:47:40.588] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:47:42.864] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:47:45.139] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:47:47.414] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:47:49.690] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:47:51.963] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:47:54.236] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:47:56.515] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:47:58.789] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:48:01.062] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:48:03.335] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:48:05.613] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:48:08.271] <TB3>     INFO: TBM Phase Settings: 220
[15:48:08.271] <TB3>     INFO: 400MHz Phase: 7
[15:48:08.271] <TB3>     INFO: 160MHz Phase: 6
[15:48:08.271] <TB3>     INFO: Functional Phase Area: 4
[15:48:08.273] <TB3>     INFO: Test took 459642 ms.
[15:48:08.273] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[15:48:08.274] <TB3>     INFO:    ----------------------------------------------------------------------
[15:48:08.274] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[15:48:08.274] <TB3>     INFO:    ----------------------------------------------------------------------
[15:48:08.274] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[15:48:09.415] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[15:48:10.935] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[15:48:12.456] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[15:48:13.979] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[15:48:15.499] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[15:48:17.019] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[15:48:18.540] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[15:48:20.060] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[15:48:21.580] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[15:48:23.099] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[15:48:24.619] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[15:48:26.139] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[15:48:27.659] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[15:48:29.178] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[15:48:30.698] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[15:48:32.217] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[15:48:33.737] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[15:48:36.010] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[15:48:38.285] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[15:48:40.559] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[15:48:42.832] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[15:48:45.105] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[15:48:46.632] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[15:48:48.151] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[15:48:49.670] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[15:48:51.947] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[15:48:54.224] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[15:48:56.508] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[15:48:58.785] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[15:49:01.062] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[15:49:02.590] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[15:49:04.109] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[15:49:05.629] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[15:49:07.902] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[15:49:10.179] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[15:49:12.452] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[15:49:14.725] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[15:49:16.999] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[15:49:18.519] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[15:49:20.039] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[15:49:21.559] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[15:49:23.832] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[15:49:26.106] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[15:49:28.381] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[15:49:30.654] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[15:49:32.929] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[15:49:34.449] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[15:49:35.968] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[15:49:37.492] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[15:49:39.015] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[15:49:40.537] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[15:49:42.070] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[15:49:43.592] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[15:49:45.112] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[15:49:46.633] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[15:49:48.163] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[15:49:49.687] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[15:49:51.208] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[15:49:52.727] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[15:49:54.248] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[15:49:55.767] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[15:49:57.290] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[15:49:58.808] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[15:50:00.714] <TB3>     INFO: ROC Delay Settings: 219
[15:50:00.714] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[15:50:00.714] <TB3>     INFO: ROC Port 0 Delay: 3
[15:50:00.714] <TB3>     INFO: ROC Port 1 Delay: 3
[15:50:00.714] <TB3>     INFO: Functional ROC Area: 4
[15:50:00.716] <TB3>     INFO: Test took 112443 ms.
[15:50:00.716] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[15:50:00.717] <TB3>     INFO:    ----------------------------------------------------------------------
[15:50:00.717] <TB3>     INFO:    PixTestTiming::TimingTest()
[15:50:00.717] <TB3>     INFO:    ----------------------------------------------------------------------
[15:50:01.856] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c08 e062 c000 a101 80b1 4c09 4c09 4c09 4c08 4c09 4c09 4c09 4c09 e062 c000 
[15:50:01.856] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4c08 4c08 4c08 4c08 4c09 4c09 4c09 4c09 e022 c000 a102 80c0 4c08 4c08 4c08 4c08 4c09 4c09 4c09 4c09 e022 c000 
[15:50:01.856] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4c08 4c08 4c09 4c09 4c08 4c08 4c09 4c09 e022 c000 a103 8000 4c08 4c08 4c09 4c08 4c08 4c08 4c09 4c09 e022 c000 
[15:50:01.856] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[15:50:15.928] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:50:15.929] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[15:50:29.994] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:50:29.995] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[15:50:44.183] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:50:44.183] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[15:50:58.212] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:50:58.212] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[15:51:12.233] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:51:12.233] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[15:51:26.246] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:51:26.246] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[15:51:40.247] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:51:40.247] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[15:51:54.290] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:51:54.290] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[15:52:08.246] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:52:08.246] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[15:52:21.996] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:52:22.377] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:52:22.390] <TB3>     INFO: Decoding statistics:
[15:52:22.390] <TB3>     INFO:   General information:
[15:52:22.390] <TB3>     INFO: 	 16bit words read:         240000000
[15:52:22.390] <TB3>     INFO: 	 valid events total:       20000000
[15:52:22.390] <TB3>     INFO: 	 empty events:             20000000
[15:52:22.390] <TB3>     INFO: 	 valid events with pixels: 0
[15:52:22.390] <TB3>     INFO: 	 valid pixel hits:         0
[15:52:22.390] <TB3>     INFO:   Event errors: 	           0
[15:52:22.390] <TB3>     INFO: 	 start marker:             0
[15:52:22.390] <TB3>     INFO: 	 stop marker:              0
[15:52:22.390] <TB3>     INFO: 	 overflow:                 0
[15:52:22.390] <TB3>     INFO: 	 invalid 5bit words:       0
[15:52:22.390] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[15:52:22.390] <TB3>     INFO:   TBM errors: 		           0
[15:52:22.390] <TB3>     INFO: 	 flawed TBM headers:       0
[15:52:22.390] <TB3>     INFO: 	 flawed TBM trailers:      0
[15:52:22.390] <TB3>     INFO: 	 event ID mismatches:      0
[15:52:22.390] <TB3>     INFO:   ROC errors: 		           0
[15:52:22.390] <TB3>     INFO: 	 missing ROC header(s):    0
[15:52:22.390] <TB3>     INFO: 	 misplaced readback start: 0
[15:52:22.390] <TB3>     INFO:   Pixel decoding errors:	   0
[15:52:22.390] <TB3>     INFO: 	 pixel data incomplete:    0
[15:52:22.390] <TB3>     INFO: 	 pixel address:            0
[15:52:22.390] <TB3>     INFO: 	 pulse height fill bit:    0
[15:52:22.390] <TB3>     INFO: 	 buffer corruption:        0
[15:52:22.390] <TB3>     INFO:    ----------------------------------------------------------------------
[15:52:22.390] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[15:52:22.390] <TB3>     INFO:    ----------------------------------------------------------------------
[15:52:22.390] <TB3>     INFO:    ----------------------------------------------------------------------
[15:52:22.390] <TB3>     INFO:    Read back bit status: 1
[15:52:22.390] <TB3>     INFO:    ----------------------------------------------------------------------
[15:52:22.390] <TB3>     INFO:    ----------------------------------------------------------------------
[15:52:22.390] <TB3>     INFO:    Timings are good!
[15:52:22.390] <TB3>     INFO:    ----------------------------------------------------------------------
[15:52:22.390] <TB3>     INFO: Test took 141673 ms.
[15:52:22.390] <TB3>     INFO: PixTestTiming::TimingTest() done.
[15:52:22.390] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:52:22.391] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:52:22.391] <TB3>     INFO: PixTestTiming::doTest took 713763 ms.
[15:52:22.391] <TB3>     INFO: PixTestTiming::doTest() done
[15:52:22.391] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[15:52:22.391] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[15:52:22.391] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[15:52:22.391] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[15:52:22.391] <TB3>     INFO: Write out ROCDelayScan3_V0
[15:52:22.392] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[15:52:22.392] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[15:52:22.745] <TB3>     INFO: ######################################################################
[15:52:22.745] <TB3>     INFO: PixTestAlive::doTest()
[15:52:22.745] <TB3>     INFO: ######################################################################
[15:52:22.748] <TB3>     INFO:    ----------------------------------------------------------------------
[15:52:22.748] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:52:22.748] <TB3>     INFO:    ----------------------------------------------------------------------
[15:52:22.750] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:52:23.093] <TB3>     INFO: Expecting 41600 events.
[15:52:27.333] <TB3>     INFO: 41600 events read in total (3525ms).
[15:52:27.339] <TB3>     INFO: Test took 4589ms.
[15:52:27.354] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:52:27.355] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[15:52:27.358] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:52:27.715] <TB3>     INFO: PixTestAlive::aliveTest() done
[15:52:27.717] <TB3>     INFO: number of dead pixels (per ROC):     0    1    0    0    0    0    0    0    1    0    0    0    0    0    0    0
[15:52:27.718] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    1    0    0    0    0    0    0    1    0    0    0    0    0    0    0
[15:52:27.722] <TB3>     INFO:    ----------------------------------------------------------------------
[15:52:27.723] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:52:27.723] <TB3>     INFO:    ----------------------------------------------------------------------
[15:52:27.724] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:52:28.097] <TB3>     INFO: Expecting 41600 events.
[15:52:31.036] <TB3>     INFO: 41600 events read in total (2224ms).
[15:52:31.039] <TB3>     INFO: Test took 3315ms.
[15:52:31.039] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:52:31.039] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[15:52:31.039] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[15:52:31.039] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[15:52:31.439] <TB3>     INFO: PixTestAlive::maskTest() done
[15:52:31.441] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:52:31.445] <TB3>     INFO:    ----------------------------------------------------------------------
[15:52:31.445] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:52:31.445] <TB3>     INFO:    ----------------------------------------------------------------------
[15:52:31.446] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:52:31.796] <TB3>     INFO: Expecting 41600 events.
[15:52:35.828] <TB3>     INFO: 41600 events read in total (3317ms).
[15:52:35.830] <TB3>     INFO: Test took 4384ms.
[15:52:35.837] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:52:35.838] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[15:52:35.838] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[15:52:36.215] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[15:52:36.215] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:52:36.215] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[15:52:36.215] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[15:52:36.223] <TB3>     INFO: ######################################################################
[15:52:36.223] <TB3>     INFO: PixTestTrim::doTest()
[15:52:36.223] <TB3>     INFO: ######################################################################
[15:52:36.226] <TB3>     INFO:    ----------------------------------------------------------------------
[15:52:36.226] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[15:52:36.226] <TB3>     INFO:    ----------------------------------------------------------------------
[15:52:36.303] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[15:52:36.303] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:52:36.333] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:52:36.333] <TB3>     INFO:     run 1 of 1
[15:52:36.333] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:52:36.677] <TB3>     INFO: Expecting 5025280 events.
[15:53:20.911] <TB3>     INFO: 1366616 events read in total (43520ms).
[15:54:05.373] <TB3>     INFO: 2715952 events read in total (87982ms).
[15:54:48.934] <TB3>     INFO: 4075264 events read in total (131544ms).
[15:55:19.398] <TB3>     INFO: 5025280 events read in total (162007ms).
[15:55:19.444] <TB3>     INFO: Test took 163111ms.
[15:55:19.508] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:55:19.642] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:55:21.080] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:55:22.432] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:55:23.807] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:55:25.181] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:55:26.612] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:55:28.064] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:55:29.438] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:55:30.837] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:55:32.200] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:55:33.600] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:55:34.933] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:55:36.301] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:55:37.733] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:55:39.073] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:55:40.471] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:55:41.811] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 210108416
[15:55:41.814] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.9308 minThrLimit = 88.9232 minThrNLimit = 115.334 -> result = 88.9308 -> 88
[15:55:41.814] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.0346 minThrLimit = 90.0274 minThrNLimit = 113.692 -> result = 90.0346 -> 90
[15:55:41.815] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.922 minThrLimit = 96.9027 minThrNLimit = 121.6 -> result = 96.922 -> 96
[15:55:41.815] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.6298 minThrLimit = 89.6128 minThrNLimit = 117.495 -> result = 89.6298 -> 89
[15:55:41.816] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.038 minThrLimit = 104.983 minThrNLimit = 132.581 -> result = 105.038 -> 105
[15:55:41.816] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.657 minThrLimit = 101.612 minThrNLimit = 130.145 -> result = 101.657 -> 101
[15:55:41.816] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.9442 minThrLimit = 92.9258 minThrNLimit = 118.111 -> result = 92.9442 -> 92
[15:55:41.817] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.5625 minThrLimit = 98.5497 minThrNLimit = 124.456 -> result = 98.5625 -> 98
[15:55:41.817] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.5239 minThrLimit = 87.5112 minThrNLimit = 115.271 -> result = 87.5239 -> 87
[15:55:41.817] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.2533 minThrLimit = 88.1664 minThrNLimit = 120.104 -> result = 88.2533 -> 88
[15:55:41.818] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.569 minThrLimit = 100.533 minThrNLimit = 118.335 -> result = 100.569 -> 100
[15:55:41.818] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.2187 minThrLimit = 89.1842 minThrNLimit = 117.371 -> result = 89.2187 -> 89
[15:55:41.819] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.8616 minThrLimit = 97.8387 minThrNLimit = 129.382 -> result = 97.8616 -> 97
[15:55:41.819] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.0915 minThrLimit = 86.0504 minThrNLimit = 111.466 -> result = 86.0915 -> 86
[15:55:41.819] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.0737 minThrLimit = 89.0547 minThrNLimit = 120.17 -> result = 89.0737 -> 89
[15:55:41.820] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.3936 minThrLimit = 85.3738 minThrNLimit = 110.448 -> result = 85.3936 -> 85
[15:55:41.820] <TB3>     INFO: ROC 0 VthrComp = 88
[15:55:41.820] <TB3>     INFO: ROC 1 VthrComp = 90
[15:55:41.824] <TB3>     INFO: ROC 2 VthrComp = 96
[15:55:41.824] <TB3>     INFO: ROC 3 VthrComp = 89
[15:55:41.824] <TB3>     INFO: ROC 4 VthrComp = 105
[15:55:41.825] <TB3>     INFO: ROC 5 VthrComp = 101
[15:55:41.825] <TB3>     INFO: ROC 6 VthrComp = 92
[15:55:41.825] <TB3>     INFO: ROC 7 VthrComp = 98
[15:55:41.825] <TB3>     INFO: ROC 8 VthrComp = 87
[15:55:41.825] <TB3>     INFO: ROC 9 VthrComp = 88
[15:55:41.825] <TB3>     INFO: ROC 10 VthrComp = 100
[15:55:41.825] <TB3>     INFO: ROC 11 VthrComp = 89
[15:55:41.825] <TB3>     INFO: ROC 12 VthrComp = 97
[15:55:41.826] <TB3>     INFO: ROC 13 VthrComp = 86
[15:55:41.826] <TB3>     INFO: ROC 14 VthrComp = 89
[15:55:41.826] <TB3>     INFO: ROC 15 VthrComp = 85
[15:55:41.826] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[15:55:41.826] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:55:41.846] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:55:41.846] <TB3>     INFO:     run 1 of 1
[15:55:41.846] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:55:42.194] <TB3>     INFO: Expecting 5025280 events.
[15:56:18.699] <TB3>     INFO: 879816 events read in total (35790ms).
[15:56:54.194] <TB3>     INFO: 1759160 events read in total (71285ms).
[15:57:29.511] <TB3>     INFO: 2637856 events read in total (106602ms).
[15:58:03.117] <TB3>     INFO: 3508528 events read in total (140208ms).
[15:58:38.481] <TB3>     INFO: 4375840 events read in total (175572ms).
[15:59:05.078] <TB3>     INFO: 5025280 events read in total (202169ms).
[15:59:05.149] <TB3>     INFO: Test took 203304ms.
[15:59:05.315] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:59:05.712] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:59:07.268] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:59:08.849] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:59:10.416] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:59:11.963] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:59:13.543] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:59:15.113] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:59:16.690] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:59:18.254] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:59:19.816] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:59:21.342] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:59:22.931] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:59:24.475] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:59:26.015] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:59:27.571] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:59:29.103] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:59:30.650] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 233254912
[15:59:30.654] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.8538 for pixel 5/0 mean/min/max = 46.2099/34.3311/58.0886
[15:59:30.655] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 61.621 for pixel 0/65 mean/min/max = 46.7119/31.7314/61.6924
[15:59:30.655] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.3286 for pixel 13/2 mean/min/max = 44.3167/33.2571/55.3764
[15:59:30.655] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.8068 for pixel 13/79 mean/min/max = 44.9905/34.165/55.8161
[15:59:30.656] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 62.7636 for pixel 20/74 mean/min/max = 47.3845/31.9787/62.7904
[15:59:30.656] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.7255 for pixel 18/28 mean/min/max = 45.1128/32.3535/57.8721
[15:59:30.656] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 62.5873 for pixel 21/77 mean/min/max = 46.7698/30.8528/62.6868
[15:59:30.657] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.2313 for pixel 12/2 mean/min/max = 44.0837/31.8173/56.3502
[15:59:30.657] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.4467 for pixel 0/78 mean/min/max = 44.7456/31.9911/57.5002
[15:59:30.657] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 53.3842 for pixel 0/17 mean/min/max = 43.9956/34.3521/53.6392
[15:59:30.658] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.6079 for pixel 35/1 mean/min/max = 44.8496/32.078/57.6212
[15:59:30.658] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 54.5317 for pixel 22/25 mean/min/max = 44.1964/33.7055/54.6873
[15:59:30.658] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 53.7487 for pixel 25/19 mean/min/max = 43.4019/32.811/53.9927
[15:59:30.659] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.3192 for pixel 23/78 mean/min/max = 43.1172/31.8686/54.3658
[15:59:30.659] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 53.8809 for pixel 23/79 mean/min/max = 43.9866/33.9433/54.03
[15:59:30.659] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 53.864 for pixel 7/79 mean/min/max = 43.1411/32.2698/54.0124
[15:59:30.660] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:59:30.791] <TB3>     INFO: Expecting 411648 events.
[15:59:38.461] <TB3>     INFO: 411648 events read in total (6955ms).
[15:59:38.468] <TB3>     INFO: Expecting 411648 events.
[15:59:46.079] <TB3>     INFO: 411648 events read in total (6950ms).
[15:59:46.087] <TB3>     INFO: Expecting 411648 events.
[15:59:53.745] <TB3>     INFO: 411648 events read in total (6989ms).
[15:59:53.757] <TB3>     INFO: Expecting 411648 events.
[16:00:01.365] <TB3>     INFO: 411648 events read in total (6946ms).
[16:00:01.381] <TB3>     INFO: Expecting 411648 events.
[16:00:08.971] <TB3>     INFO: 411648 events read in total (6931ms).
[16:00:08.987] <TB3>     INFO: Expecting 411648 events.
[16:00:16.611] <TB3>     INFO: 411648 events read in total (6966ms).
[16:00:16.631] <TB3>     INFO: Expecting 411648 events.
[16:00:24.239] <TB3>     INFO: 411648 events read in total (6954ms).
[16:00:24.262] <TB3>     INFO: Expecting 411648 events.
[16:00:31.872] <TB3>     INFO: 411648 events read in total (6962ms).
[16:00:31.897] <TB3>     INFO: Expecting 411648 events.
[16:00:39.483] <TB3>     INFO: 411648 events read in total (6939ms).
[16:00:39.509] <TB3>     INFO: Expecting 411648 events.
[16:00:47.152] <TB3>     INFO: 411648 events read in total (6990ms).
[16:00:47.183] <TB3>     INFO: Expecting 411648 events.
[16:00:54.812] <TB3>     INFO: 411648 events read in total (6993ms).
[16:00:54.847] <TB3>     INFO: Expecting 411648 events.
[16:01:02.715] <TB3>     INFO: 411648 events read in total (7227ms).
[16:01:02.750] <TB3>     INFO: Expecting 411648 events.
[16:01:10.491] <TB3>     INFO: 411648 events read in total (7102ms).
[16:01:10.530] <TB3>     INFO: Expecting 411648 events.
[16:01:18.193] <TB3>     INFO: 411648 events read in total (7040ms).
[16:01:18.236] <TB3>     INFO: Expecting 411648 events.
[16:01:25.936] <TB3>     INFO: 411648 events read in total (7073ms).
[16:01:25.979] <TB3>     INFO: Expecting 411648 events.
[16:01:33.620] <TB3>     INFO: 411648 events read in total (7021ms).
[16:01:33.665] <TB3>     INFO: Test took 123005ms.
[16:01:34.189] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1711 < 35 for itrim = 113; old thr = 34.327 ... break
[16:01:34.215] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3567 < 35 for itrim = 111; old thr = 34.6032 ... break
[16:01:34.259] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8835 < 35 for itrim+1 = 105; old thr = 34.711 ... break
[16:01:34.295] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3443 < 35 for itrim+1 = 90; old thr = 34.7382 ... break
[16:01:34.331] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.405 < 35 for itrim = 125; old thr = 33.8886 ... break
[16:01:34.369] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1126 < 35 for itrim = 98; old thr = 34.7452 ... break
[16:01:34.406] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0444 < 35 for itrim = 124; old thr = 33.6169 ... break
[16:01:34.449] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0047 < 35 for itrim = 103; old thr = 34.6891 ... break
[16:01:34.479] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9608 < 35 for itrim+1 = 91; old thr = 34.2548 ... break
[16:01:34.529] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0607 < 35 for itrim = 110; old thr = 33.7481 ... break
[16:01:34.562] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.037 < 35 for itrim = 97; old thr = 34.0222 ... break
[16:01:34.608] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8124 < 35 for itrim+1 = 97; old thr = 34.5083 ... break
[16:01:34.663] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4124 < 35 for itrim = 112; old thr = 33.6146 ... break
[16:01:34.708] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.834 < 35 for itrim+1 = 101; old thr = 34.5197 ... break
[16:01:34.757] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6177 < 35 for itrim = 110; old thr = 33.4333 ... break
[16:01:34.789] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3483 < 35 for itrim = 93; old thr = 34.4128 ... break
[16:01:34.865] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[16:01:34.876] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:01:34.876] <TB3>     INFO:     run 1 of 1
[16:01:34.876] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:01:35.219] <TB3>     INFO: Expecting 5025280 events.
[16:02:11.807] <TB3>     INFO: 867816 events read in total (35873ms).
[16:02:46.429] <TB3>     INFO: 1735296 events read in total (70495ms).
[16:03:22.154] <TB3>     INFO: 2602504 events read in total (106220ms).
[16:03:57.763] <TB3>     INFO: 3460520 events read in total (141829ms).
[16:04:32.946] <TB3>     INFO: 4312992 events read in total (177012ms).
[16:05:01.778] <TB3>     INFO: 5025280 events read in total (205844ms).
[16:05:01.866] <TB3>     INFO: Test took 206990ms.
[16:05:02.063] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:05:02.495] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:05:04.050] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:05:05.634] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:05:07.202] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:05:08.762] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:05:10.327] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:05:12.009] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:05:13.609] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:05:15.150] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:05:16.678] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:05:18.179] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:05:19.762] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:05:21.270] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:05:22.764] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:05:24.273] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:05:25.759] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:05:27.276] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 279982080
[16:05:27.278] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 9.878525 .. 52.671033
[16:05:27.356] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 9 .. 62 (-1/-1) hits flags = 528 (plus default)
[16:05:27.367] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:05:27.367] <TB3>     INFO:     run 1 of 1
[16:05:27.367] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:05:27.717] <TB3>     INFO: Expecting 1797120 events.
[16:06:08.029] <TB3>     INFO: 1077608 events read in total (39597ms).
[16:06:35.255] <TB3>     INFO: 1797120 events read in total (66823ms).
[16:06:35.277] <TB3>     INFO: Test took 67910ms.
[16:06:35.329] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:06:35.418] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:06:36.450] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:06:37.479] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:06:38.513] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:06:39.538] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:06:40.568] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:06:41.598] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:06:42.630] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:06:43.662] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:06:44.697] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:06:45.730] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:06:46.759] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:06:47.787] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:06:48.822] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:06:49.864] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:06:50.909] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:06:51.956] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 239235072
[16:06:52.039] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 14.642659 .. 45.209322
[16:06:52.115] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 4 .. 55 (-1/-1) hits flags = 528 (plus default)
[16:06:52.126] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:06:52.126] <TB3>     INFO:     run 1 of 1
[16:06:52.126] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:06:52.489] <TB3>     INFO: Expecting 1730560 events.
[16:07:36.538] <TB3>     INFO: 1174024 events read in total (43334ms).
[16:07:56.760] <TB3>     INFO: 1730560 events read in total (63556ms).
[16:07:56.775] <TB3>     INFO: Test took 64649ms.
[16:07:56.809] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:07:56.913] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:07:57.990] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:07:59.043] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:08:00.110] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:08:01.160] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:08:02.239] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:08:03.236] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:08:04.276] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:08:05.273] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:08:06.244] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:08:07.224] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:08:08.207] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:08:09.194] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:08:10.308] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:08:11.303] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:08:12.286] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:08:13.265] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 253841408
[16:08:13.348] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.784341 .. 41.888424
[16:08:13.424] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 51 (-1/-1) hits flags = 528 (plus default)
[16:08:13.434] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:08:13.434] <TB3>     INFO:     run 1 of 1
[16:08:13.434] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:08:13.777] <TB3>     INFO: Expecting 1397760 events.
[16:08:55.021] <TB3>     INFO: 1176920 events read in total (40529ms).
[16:09:03.128] <TB3>     INFO: 1397760 events read in total (48636ms).
[16:09:03.148] <TB3>     INFO: Test took 49715ms.
[16:09:03.181] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:09:03.245] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:09:04.183] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:09:05.123] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:09:06.057] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:09:06.996] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:09:07.929] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:09:08.864] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:09:09.793] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:09:10.729] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:09:11.668] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:09:12.609] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:09:13.539] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:09:14.471] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:09:15.404] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:09:16.339] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:09:17.276] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:09:18.211] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 334639104
[16:09:18.294] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.814491 .. 41.888424
[16:09:18.371] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 51 (-1/-1) hits flags = 528 (plus default)
[16:09:18.381] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:09:18.382] <TB3>     INFO:     run 1 of 1
[16:09:18.382] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:09:18.724] <TB3>     INFO: Expecting 1331200 events.
[16:10:00.869] <TB3>     INFO: 1160544 events read in total (41430ms).
[16:10:07.593] <TB3>     INFO: 1331200 events read in total (48154ms).
[16:10:07.610] <TB3>     INFO: Test took 49228ms.
[16:10:07.641] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:10:07.704] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:10:08.643] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:10:09.577] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:10:10.512] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:10:11.448] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:10:12.392] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:10:13.326] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:10:14.261] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:10:15.199] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:10:16.133] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:10:17.071] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:10:18.029] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:10:19.027] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:10:19.970] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:10:20.911] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:10:21.869] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:10:22.816] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 340836352
[16:10:22.905] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[16:10:22.905] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[16:10:22.916] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:10:22.916] <TB3>     INFO:     run 1 of 1
[16:10:22.916] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:10:23.260] <TB3>     INFO: Expecting 1364480 events.
[16:11:04.103] <TB3>     INFO: 1074240 events read in total (40128ms).
[16:11:14.566] <TB3>     INFO: 1364480 events read in total (50592ms).
[16:11:14.581] <TB3>     INFO: Test took 51665ms.
[16:11:14.615] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:11:14.690] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:11:15.667] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:11:16.639] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:11:17.619] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:11:18.585] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:11:19.552] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:11:20.519] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:11:21.487] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:11:22.464] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:11:23.440] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:11:24.412] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:11:25.378] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:11:26.358] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:11:27.337] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:11:28.310] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:11:29.304] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:11:30.285] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 355057664
[16:11:30.322] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C0.dat
[16:11:30.322] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C1.dat
[16:11:30.322] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C2.dat
[16:11:30.322] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C3.dat
[16:11:30.322] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C4.dat
[16:11:30.322] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C5.dat
[16:11:30.322] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C6.dat
[16:11:30.323] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C7.dat
[16:11:30.323] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C8.dat
[16:11:30.323] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C9.dat
[16:11:30.323] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C10.dat
[16:11:30.323] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C11.dat
[16:11:30.323] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C12.dat
[16:11:30.323] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C13.dat
[16:11:30.323] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C14.dat
[16:11:30.323] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C15.dat
[16:11:30.323] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C0.dat
[16:11:30.331] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C1.dat
[16:11:30.338] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C2.dat
[16:11:30.345] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C3.dat
[16:11:30.352] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C4.dat
[16:11:30.359] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C5.dat
[16:11:30.366] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C6.dat
[16:11:30.373] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C7.dat
[16:11:30.380] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C8.dat
[16:11:30.387] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C9.dat
[16:11:30.393] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C10.dat
[16:11:30.400] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C11.dat
[16:11:30.407] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C12.dat
[16:11:30.415] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C13.dat
[16:11:30.422] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C14.dat
[16:11:30.428] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C15.dat
[16:11:30.435] <TB3>     INFO: PixTestTrim::trimTest() done
[16:11:30.435] <TB3>     INFO: vtrim:     113 111 105  90 125  98 124 103  91 110  97  97 112 101 110  93 
[16:11:30.435] <TB3>     INFO: vthrcomp:   88  90  96  89 105 101  92  98  87  88 100  89  97  86  89  85 
[16:11:30.435] <TB3>     INFO: vcal mean:  34.93  34.96  34.98  35.02  34.99  34.96  34.98  34.94  34.90  34.96  34.94  34.96  34.97  34.91  34.95  34.93 
[16:11:30.435] <TB3>     INFO: vcal RMS:    0.81   0.98   0.78   0.75   0.86   0.82   0.85   0.82   0.95   0.70   0.87   0.75   0.77   0.81   0.71   0.78 
[16:11:30.435] <TB3>     INFO: bits mean:   9.29   8.84   9.96   8.98   9.32   9.73   9.61  10.00   9.30   9.59   9.77   9.94  10.31  10.58   9.58  10.21 
[16:11:30.435] <TB3>     INFO: bits RMS:    2.50   2.94   2.43   2.55   2.62   2.61   2.62   2.62   2.88   2.39   2.65   2.33   2.35   2.37   2.49   2.44 
[16:11:30.449] <TB3>     INFO:    ----------------------------------------------------------------------
[16:11:30.449] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[16:11:30.449] <TB3>     INFO:    ----------------------------------------------------------------------
[16:11:30.452] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[16:11:30.452] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[16:11:30.462] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:11:30.462] <TB3>     INFO:     run 1 of 1
[16:11:30.462] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:11:30.813] <TB3>     INFO: Expecting 4160000 events.
[16:12:15.585] <TB3>     INFO: 1092795 events read in total (44057ms).
[16:12:59.766] <TB3>     INFO: 2178855 events read in total (88238ms).
[16:13:44.633] <TB3>     INFO: 3253795 events read in total (133105ms).
[16:14:22.134] <TB3>     INFO: 4160000 events read in total (170606ms).
[16:14:22.199] <TB3>     INFO: Test took 171736ms.
[16:14:22.336] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:14:22.615] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:14:24.489] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:14:26.339] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:14:28.180] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:14:30.054] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:14:31.909] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:14:33.787] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:14:35.658] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:14:37.505] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:14:39.385] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:14:41.269] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:14:43.131] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:14:45.020] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:14:46.880] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:14:48.772] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:14:50.655] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:14:52.536] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 354443264
[16:14:52.537] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[16:14:52.612] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[16:14:52.612] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 187 (-1/-1) hits flags = 528 (plus default)
[16:14:52.626] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:14:52.626] <TB3>     INFO:     run 1 of 1
[16:14:52.626] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:14:52.973] <TB3>     INFO: Expecting 3910400 events.
[16:15:38.629] <TB3>     INFO: 1081790 events read in total (44942ms).
[16:16:21.983] <TB3>     INFO: 2156395 events read in total (88296ms).
[16:17:06.500] <TB3>     INFO: 3221335 events read in total (132813ms).
[16:17:36.925] <TB3>     INFO: 3910400 events read in total (163238ms).
[16:17:36.991] <TB3>     INFO: Test took 164366ms.
[16:17:37.128] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:17:37.405] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:17:39.261] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:17:41.221] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:17:43.050] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:17:44.877] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:17:46.672] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:17:48.481] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:17:50.306] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:17:52.105] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:17:53.917] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:17:55.746] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:17:57.544] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:17:59.359] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:18:01.178] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:18:03.011] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:18:04.824] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:18:06.669] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 327819264
[16:18:06.670] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[16:18:06.743] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[16:18:06.743] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 176 (-1/-1) hits flags = 528 (plus default)
[16:18:06.753] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:18:06.753] <TB3>     INFO:     run 1 of 1
[16:18:06.753] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:18:07.100] <TB3>     INFO: Expecting 3681600 events.
[16:18:52.416] <TB3>     INFO: 1111200 events read in total (44601ms).
[16:19:37.164] <TB3>     INFO: 2212665 events read in total (89349ms).
[16:20:20.786] <TB3>     INFO: 3305130 events read in total (132972ms).
[16:20:36.472] <TB3>     INFO: 3681600 events read in total (148657ms).
[16:20:36.528] <TB3>     INFO: Test took 149775ms.
[16:20:36.646] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:20:36.876] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:20:38.642] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:20:40.405] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:20:42.163] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:20:43.939] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:20:45.660] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:20:47.397] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:20:49.159] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:20:50.897] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:20:52.667] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:20:54.447] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:20:56.182] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:20:57.952] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:20:59.724] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:21:01.502] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:21:03.272] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:21:05.067] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 327819264
[16:21:05.068] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[16:21:05.141] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[16:21:05.141] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 173 (-1/-1) hits flags = 528 (plus default)
[16:21:05.152] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:21:05.152] <TB3>     INFO:     run 1 of 1
[16:21:05.152] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:21:05.496] <TB3>     INFO: Expecting 3619200 events.
[16:21:52.518] <TB3>     INFO: 1119780 events read in total (46307ms).
[16:22:37.599] <TB3>     INFO: 2228710 events read in total (91388ms).
[16:23:22.988] <TB3>     INFO: 3329460 events read in total (136778ms).
[16:23:35.076] <TB3>     INFO: 3619200 events read in total (148865ms).
[16:23:35.137] <TB3>     INFO: Test took 149985ms.
[16:23:35.256] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:23:35.476] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:23:37.228] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:23:38.976] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:23:40.716] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:23:42.457] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:23:44.156] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:23:45.889] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:23:47.646] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:23:49.376] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:23:51.130] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:23:52.995] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:23:54.728] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:23:56.494] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:23:58.376] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:24:00.317] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:24:02.164] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:24:04.043] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 379195392
[16:24:04.044] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[16:24:04.117] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[16:24:04.117] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 175 (-1/-1) hits flags = 528 (plus default)
[16:24:04.128] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:24:04.128] <TB3>     INFO:     run 1 of 1
[16:24:04.128] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:24:04.473] <TB3>     INFO: Expecting 3660800 events.
[16:24:50.515] <TB3>     INFO: 1113035 events read in total (45327ms).
[16:25:35.863] <TB3>     INFO: 2216270 events read in total (90675ms).
[16:26:21.169] <TB3>     INFO: 3311205 events read in total (135981ms).
[16:26:35.932] <TB3>     INFO: 3660800 events read in total (150744ms).
[16:26:35.988] <TB3>     INFO: Test took 151860ms.
[16:26:36.102] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:26:36.351] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:26:38.126] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:26:39.892] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:26:41.660] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:26:43.427] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:26:45.152] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:26:46.911] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:26:48.693] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:26:50.448] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:26:52.224] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:26:54.016] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:26:55.756] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:26:57.525] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:26:59.296] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:27:01.080] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:27:02.851] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:27:04.649] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 390479872
[16:27:04.650] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.5048, thr difference RMS: 1.40336
[16:27:04.650] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.66767, thr difference RMS: 1.76912
[16:27:04.650] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 7.86014, thr difference RMS: 1.68384
[16:27:04.651] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.34492, thr difference RMS: 1.26824
[16:27:04.651] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.4075, thr difference RMS: 1.64902
[16:27:04.651] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.40632, thr difference RMS: 1.70576
[16:27:04.651] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.94111, thr difference RMS: 1.83062
[16:27:04.652] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.08164, thr difference RMS: 1.64606
[16:27:04.652] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.03565, thr difference RMS: 1.42883
[16:27:04.652] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 7.25104, thr difference RMS: 1.07652
[16:27:04.652] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 10.4177, thr difference RMS: 1.34161
[16:27:04.652] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.81388, thr difference RMS: 1.1744
[16:27:04.653] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.48205, thr difference RMS: 1.33766
[16:27:04.653] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.19658, thr difference RMS: 1.27523
[16:27:04.653] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 7.43856, thr difference RMS: 1.17748
[16:27:04.653] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.62904, thr difference RMS: 1.09887
[16:27:04.654] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.45003, thr difference RMS: 1.36882
[16:27:04.654] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.53966, thr difference RMS: 1.77434
[16:27:04.654] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 7.77959, thr difference RMS: 1.69648
[16:27:04.654] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.28844, thr difference RMS: 1.26423
[16:27:04.654] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.3048, thr difference RMS: 1.64633
[16:27:04.655] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.55795, thr difference RMS: 1.67311
[16:27:04.655] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.98954, thr difference RMS: 1.87928
[16:27:04.655] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.17713, thr difference RMS: 1.64997
[16:27:04.655] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.11369, thr difference RMS: 1.44536
[16:27:04.655] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 7.19893, thr difference RMS: 1.0652
[16:27:04.656] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 10.3375, thr difference RMS: 1.30637
[16:27:04.656] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.84766, thr difference RMS: 1.1754
[16:27:04.656] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.38874, thr difference RMS: 1.33974
[16:27:04.656] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.25685, thr difference RMS: 1.25314
[16:27:04.656] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 7.26878, thr difference RMS: 1.15705
[16:27:04.657] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.61271, thr difference RMS: 1.08848
[16:27:04.657] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.5458, thr difference RMS: 1.39403
[16:27:04.657] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.57343, thr difference RMS: 1.74864
[16:27:04.657] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 7.82921, thr difference RMS: 1.66953
[16:27:04.658] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.69172, thr difference RMS: 1.25216
[16:27:04.658] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.463, thr difference RMS: 1.64801
[16:27:04.658] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.68726, thr difference RMS: 1.66123
[16:27:04.658] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.16768, thr difference RMS: 1.85329
[16:27:04.658] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.33019, thr difference RMS: 1.6487
[16:27:04.659] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.22641, thr difference RMS: 1.43793
[16:27:04.659] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 7.21615, thr difference RMS: 1.06477
[16:27:04.659] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 10.429, thr difference RMS: 1.29348
[16:27:04.659] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.01198, thr difference RMS: 1.17675
[16:27:04.659] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.3788, thr difference RMS: 1.34394
[16:27:04.660] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.404, thr difference RMS: 1.21763
[16:27:04.660] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 7.2357, thr difference RMS: 1.15346
[16:27:04.660] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.75006, thr difference RMS: 1.10314
[16:27:04.660] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.66486, thr difference RMS: 1.36744
[16:27:04.661] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.51374, thr difference RMS: 1.74895
[16:27:04.661] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 7.88205, thr difference RMS: 1.67147
[16:27:04.661] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.95777, thr difference RMS: 1.2574
[16:27:04.661] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.5214, thr difference RMS: 1.68093
[16:27:04.661] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.89397, thr difference RMS: 1.66961
[16:27:04.662] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.15101, thr difference RMS: 1.87415
[16:27:04.662] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.46091, thr difference RMS: 1.64193
[16:27:04.662] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.40546, thr difference RMS: 1.46371
[16:27:04.662] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 7.36436, thr difference RMS: 1.06565
[16:27:04.662] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.5004, thr difference RMS: 1.28428
[16:27:04.663] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.14555, thr difference RMS: 1.18188
[16:27:04.663] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.42102, thr difference RMS: 1.33248
[16:27:04.663] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.55066, thr difference RMS: 1.22956
[16:27:04.663] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 7.09624, thr difference RMS: 1.14575
[16:27:04.664] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.78195, thr difference RMS: 1.06417
[16:27:04.768] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[16:27:04.771] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2068 seconds
[16:27:04.771] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[16:27:05.479] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[16:27:05.479] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[16:27:05.482] <TB3>     INFO: ######################################################################
[16:27:05.482] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[16:27:05.482] <TB3>     INFO: ######################################################################
[16:27:05.483] <TB3>     INFO:    ----------------------------------------------------------------------
[16:27:05.483] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[16:27:05.483] <TB3>     INFO:    ----------------------------------------------------------------------
[16:27:05.483] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[16:27:05.496] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[16:27:05.496] <TB3>     INFO:     run 1 of 1
[16:27:05.496] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:27:05.841] <TB3>     INFO: Expecting 59072000 events.
[16:27:35.334] <TB3>     INFO: 1072400 events read in total (28778ms).
[16:28:04.047] <TB3>     INFO: 2141000 events read in total (57491ms).
[16:28:32.751] <TB3>     INFO: 3209000 events read in total (86195ms).
[16:29:01.553] <TB3>     INFO: 4281400 events read in total (114997ms).
[16:29:30.341] <TB3>     INFO: 5349600 events read in total (143785ms).
[16:29:58.978] <TB3>     INFO: 6417400 events read in total (172422ms).
[16:30:27.638] <TB3>     INFO: 7487800 events read in total (201082ms).
[16:30:56.404] <TB3>     INFO: 8557800 events read in total (229848ms).
[16:31:24.943] <TB3>     INFO: 9625600 events read in total (258387ms).
[16:31:53.629] <TB3>     INFO: 10695400 events read in total (287073ms).
[16:32:22.275] <TB3>     INFO: 11766000 events read in total (315719ms).
[16:32:50.775] <TB3>     INFO: 12834600 events read in total (344219ms).
[16:33:19.266] <TB3>     INFO: 13903000 events read in total (372710ms).
[16:33:47.922] <TB3>     INFO: 14974400 events read in total (401366ms).
[16:34:16.510] <TB3>     INFO: 16042200 events read in total (429954ms).
[16:34:45.066] <TB3>     INFO: 17110200 events read in total (458510ms).
[16:35:13.628] <TB3>     INFO: 18181400 events read in total (487072ms).
[16:35:42.334] <TB3>     INFO: 19250600 events read in total (515778ms).
[16:36:10.944] <TB3>     INFO: 20318400 events read in total (544388ms).
[16:36:39.517] <TB3>     INFO: 21387400 events read in total (572961ms).
[16:37:08.226] <TB3>     INFO: 22458000 events read in total (601670ms).
[16:37:36.786] <TB3>     INFO: 23526400 events read in total (630230ms).
[16:38:05.470] <TB3>     INFO: 24595200 events read in total (658914ms).
[16:38:34.204] <TB3>     INFO: 25666800 events read in total (687648ms).
[16:39:02.837] <TB3>     INFO: 26734800 events read in total (716282ms).
[16:39:31.428] <TB3>     INFO: 27802200 events read in total (744872ms).
[16:40:00.322] <TB3>     INFO: 28872400 events read in total (773766ms).
[16:40:29.125] <TB3>     INFO: 29942600 events read in total (802569ms).
[16:41:00.085] <TB3>     INFO: 31010600 events read in total (833529ms).
[16:41:31.176] <TB3>     INFO: 32078800 events read in total (864620ms).
[16:42:01.031] <TB3>     INFO: 33150400 events read in total (894475ms).
[16:42:30.121] <TB3>     INFO: 34218400 events read in total (923565ms).
[16:43:00.550] <TB3>     INFO: 35286400 events read in total (953994ms).
[16:43:30.411] <TB3>     INFO: 36357200 events read in total (983855ms).
[16:44:00.907] <TB3>     INFO: 37425800 events read in total (1014351ms).
[16:44:30.265] <TB3>     INFO: 38493800 events read in total (1043709ms).
[16:44:59.370] <TB3>     INFO: 39562600 events read in total (1072814ms).
[16:45:29.803] <TB3>     INFO: 40633800 events read in total (1103247ms).
[16:45:59.073] <TB3>     INFO: 41701600 events read in total (1132517ms).
[16:46:27.890] <TB3>     INFO: 42769600 events read in total (1161334ms).
[16:46:56.685] <TB3>     INFO: 43839800 events read in total (1190129ms).
[16:47:25.466] <TB3>     INFO: 44909800 events read in total (1218910ms).
[16:47:54.207] <TB3>     INFO: 45978000 events read in total (1247651ms).
[16:48:22.853] <TB3>     INFO: 47046600 events read in total (1276297ms).
[16:48:50.904] <TB3>     INFO: 48117200 events read in total (1304348ms).
[16:49:19.094] <TB3>     INFO: 49185200 events read in total (1332538ms).
[16:49:47.406] <TB3>     INFO: 50252600 events read in total (1360850ms).
[16:50:15.487] <TB3>     INFO: 51321200 events read in total (1388931ms).
[16:50:42.920] <TB3>     INFO: 52391600 events read in total (1416364ms).
[16:51:11.472] <TB3>     INFO: 53459200 events read in total (1444916ms).
[16:51:39.847] <TB3>     INFO: 54526600 events read in total (1473291ms).
[16:52:08.230] <TB3>     INFO: 55595800 events read in total (1501674ms).
[16:52:36.578] <TB3>     INFO: 56665400 events read in total (1530022ms).
[16:53:04.942] <TB3>     INFO: 57733000 events read in total (1558386ms).
[16:53:33.318] <TB3>     INFO: 58800800 events read in total (1586762ms).
[16:53:40.763] <TB3>     INFO: 59072000 events read in total (1594207ms).
[16:53:40.786] <TB3>     INFO: Test took 1595290ms.
[16:53:40.844] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:53:40.975] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:53:40.975] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:53:42.124] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:53:42.124] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:53:43.291] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:53:43.291] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:53:44.467] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:53:44.467] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:53:45.635] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:53:45.635] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:53:46.821] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:53:46.821] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:53:47.989] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:53:47.989] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:53:49.177] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:53:49.177] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:53:50.361] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:53:50.361] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:53:51.512] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:53:51.512] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:53:52.720] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:53:52.720] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:53:53.913] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:53:53.913] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:53:55.091] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:53:55.091] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:53:56.247] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:53:56.247] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:53:57.410] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:53:57.410] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:53:58.591] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:53:58.591] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:53:59.782] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 496246784
[16:53:59.813] <TB3>     INFO: PixTestScurves::scurves() done 
[16:53:59.813] <TB3>     INFO: Vcal mean:  35.07  35.11  35.08  34.76  35.08  35.06  35.08  35.02  35.08  35.03  35.08  35.00  35.10  35.03  35.04  35.02 
[16:53:59.813] <TB3>     INFO: Vcal RMS:    0.68   0.88   0.66   0.60   0.76   0.69   0.75   0.69   0.87   0.56   0.75   0.61   0.64   0.68   0.58   0.65 
[16:53:59.814] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[16:53:59.889] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[16:53:59.889] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[16:53:59.889] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[16:53:59.889] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[16:53:59.889] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[16:53:59.890] <TB3>     INFO: ######################################################################
[16:53:59.890] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[16:53:59.890] <TB3>     INFO: ######################################################################
[16:53:59.893] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:54:00.235] <TB3>     INFO: Expecting 41600 events.
[16:54:04.308] <TB3>     INFO: 41600 events read in total (3342ms).
[16:54:04.308] <TB3>     INFO: Test took 4415ms.
[16:54:04.317] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:54:04.317] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[16:54:04.317] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:54:04.321] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 3, 59] has eff 0/10
[16:54:04.321] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 3, 59]
[16:54:04.322] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 11, 79] has eff 0/10
[16:54:04.322] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 11, 79]
[16:54:04.326] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 2
[16:54:04.326] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[16:54:04.326] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[16:54:04.326] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[16:54:04.665] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:54:05.008] <TB3>     INFO: Expecting 41600 events.
[16:54:09.149] <TB3>     INFO: 41600 events read in total (3427ms).
[16:54:09.149] <TB3>     INFO: Test took 4484ms.
[16:54:09.157] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:54:09.157] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[16:54:09.157] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[16:54:09.162] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.159
[16:54:09.162] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[16:54:09.162] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.297
[16:54:09.162] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 174
[16:54:09.162] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.501
[16:54:09.162] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 178
[16:54:09.162] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.012
[16:54:09.162] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,5] phvalue 179
[16:54:09.163] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.308
[16:54:09.163] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 184
[16:54:09.163] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.979
[16:54:09.163] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[16:54:09.163] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.919
[16:54:09.163] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 186
[16:54:09.163] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.349
[16:54:09.163] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 192
[16:54:09.163] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.551
[16:54:09.163] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 179
[16:54:09.163] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.036
[16:54:09.163] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 193
[16:54:09.163] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.266
[16:54:09.164] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[16:54:09.164] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.748
[16:54:09.164] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[16:54:09.164] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.404
[16:54:09.164] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 191
[16:54:09.164] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.584
[16:54:09.164] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 179
[16:54:09.164] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.809
[16:54:09.164] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 178
[16:54:09.164] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.69
[16:54:09.164] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,8] phvalue 192
[16:54:09.164] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[16:54:09.164] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[16:54:09.164] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[16:54:09.253] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:54:09.597] <TB3>     INFO: Expecting 41600 events.
[16:54:13.754] <TB3>     INFO: 41600 events read in total (3442ms).
[16:54:13.755] <TB3>     INFO: Test took 4502ms.
[16:54:13.762] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:54:13.762] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[16:54:13.762] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[16:54:13.766] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[16:54:13.767] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 69minph_roc = 3
[16:54:13.767] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.7616
[16:54:13.767] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 84
[16:54:13.767] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.7692
[16:54:13.767] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 76
[16:54:13.768] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.2001
[16:54:13.768] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 75
[16:54:13.768] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.4098
[16:54:13.768] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 73
[16:54:13.768] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.9297
[16:54:13.768] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 77
[16:54:13.768] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.6169
[16:54:13.768] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,14] phvalue 84
[16:54:13.768] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.5407
[16:54:13.768] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 88
[16:54:13.768] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.7492
[16:54:13.768] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 86
[16:54:13.769] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.2612
[16:54:13.769] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,8] phvalue 75
[16:54:13.769] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.3959
[16:54:13.769] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 93
[16:54:13.769] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.4933
[16:54:13.769] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,60] phvalue 78
[16:54:13.769] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 94.2824
[16:54:13.769] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,67] phvalue 95
[16:54:13.769] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 95.7323
[16:54:13.769] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,68] phvalue 96
[16:54:13.769] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.5182
[16:54:13.769] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 74
[16:54:13.770] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.1034
[16:54:13.770] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 80
[16:54:13.770] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.309
[16:54:13.770] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 87
[16:54:13.771] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 0 0
[16:54:14.177] <TB3>     INFO: Expecting 2560 events.
[16:54:15.136] <TB3>     INFO: 2560 events read in total (245ms).
[16:54:15.136] <TB3>     INFO: Test took 1365ms.
[16:54:15.137] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:54:15.137] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 1 1
[16:54:15.644] <TB3>     INFO: Expecting 2560 events.
[16:54:16.602] <TB3>     INFO: 2560 events read in total (242ms).
[16:54:16.602] <TB3>     INFO: Test took 1465ms.
[16:54:16.602] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:54:16.603] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 2 2
[16:54:17.110] <TB3>     INFO: Expecting 2560 events.
[16:54:18.067] <TB3>     INFO: 2560 events read in total (242ms).
[16:54:18.068] <TB3>     INFO: Test took 1465ms.
[16:54:18.068] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:54:18.068] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 3 3
[16:54:18.576] <TB3>     INFO: Expecting 2560 events.
[16:54:19.533] <TB3>     INFO: 2560 events read in total (243ms).
[16:54:19.533] <TB3>     INFO: Test took 1465ms.
[16:54:19.533] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:54:19.534] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 4 4
[16:54:20.041] <TB3>     INFO: Expecting 2560 events.
[16:54:20.000] <TB3>     INFO: 2560 events read in total (244ms).
[16:54:20.000] <TB3>     INFO: Test took 1466ms.
[16:54:20.001] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:54:20.001] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 14, 5 5
[16:54:21.508] <TB3>     INFO: Expecting 2560 events.
[16:54:22.467] <TB3>     INFO: 2560 events read in total (244ms).
[16:54:22.467] <TB3>     INFO: Test took 1466ms.
[16:54:22.467] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:54:22.468] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 6 6
[16:54:22.975] <TB3>     INFO: Expecting 2560 events.
[16:54:23.933] <TB3>     INFO: 2560 events read in total (243ms).
[16:54:23.933] <TB3>     INFO: Test took 1466ms.
[16:54:23.934] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:54:23.934] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 7 7
[16:54:24.441] <TB3>     INFO: Expecting 2560 events.
[16:54:25.399] <TB3>     INFO: 2560 events read in total (243ms).
[16:54:25.399] <TB3>     INFO: Test took 1465ms.
[16:54:25.399] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:54:25.400] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 8, 8 8
[16:54:25.907] <TB3>     INFO: Expecting 2560 events.
[16:54:26.865] <TB3>     INFO: 2560 events read in total (243ms).
[16:54:26.866] <TB3>     INFO: Test took 1466ms.
[16:54:26.868] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:54:26.868] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 9 9
[16:54:27.373] <TB3>     INFO: Expecting 2560 events.
[16:54:28.332] <TB3>     INFO: 2560 events read in total (243ms).
[16:54:28.332] <TB3>     INFO: Test took 1464ms.
[16:54:28.333] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:54:28.333] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 60, 10 10
[16:54:28.839] <TB3>     INFO: Expecting 2560 events.
[16:54:29.801] <TB3>     INFO: 2560 events read in total (247ms).
[16:54:29.801] <TB3>     INFO: Test took 1468ms.
[16:54:29.801] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:54:29.802] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 67, 11 11
[16:54:30.309] <TB3>     INFO: Expecting 2560 events.
[16:54:31.267] <TB3>     INFO: 2560 events read in total (243ms).
[16:54:31.267] <TB3>     INFO: Test took 1465ms.
[16:54:31.267] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:54:31.267] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 68, 12 12
[16:54:31.775] <TB3>     INFO: Expecting 2560 events.
[16:54:32.735] <TB3>     INFO: 2560 events read in total (245ms).
[16:54:32.735] <TB3>     INFO: Test took 1468ms.
[16:54:32.735] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:54:32.735] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 13 13
[16:54:33.243] <TB3>     INFO: Expecting 2560 events.
[16:54:34.201] <TB3>     INFO: 2560 events read in total (243ms).
[16:54:34.202] <TB3>     INFO: Test took 1467ms.
[16:54:34.202] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:54:34.202] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 14 14
[16:54:34.710] <TB3>     INFO: Expecting 2560 events.
[16:54:35.668] <TB3>     INFO: 2560 events read in total (244ms).
[16:54:35.668] <TB3>     INFO: Test took 1465ms.
[16:54:35.668] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:54:35.669] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 15 15
[16:54:36.176] <TB3>     INFO: Expecting 2560 events.
[16:54:37.132] <TB3>     INFO: 2560 events read in total (241ms).
[16:54:37.132] <TB3>     INFO: Test took 1463ms.
[16:54:37.132] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:54:37.133] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[16:54:37.133] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC1
[16:54:37.133] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[16:54:37.133] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC3
[16:54:37.133] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[16:54:37.133] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[16:54:37.133] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[16:54:37.133] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC7
[16:54:37.133] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC8
[16:54:37.133] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[16:54:37.133] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[16:54:37.133] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[16:54:37.133] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[16:54:37.133] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[16:54:37.133] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[16:54:37.133] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[16:54:37.137] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:54:37.642] <TB3>     INFO: Expecting 655360 events.
[16:54:49.390] <TB3>     INFO: 655360 events read in total (11033ms).
[16:54:49.401] <TB3>     INFO: Expecting 655360 events.
[16:55:01.071] <TB3>     INFO: 655360 events read in total (11101ms).
[16:55:01.086] <TB3>     INFO: Expecting 655360 events.
[16:55:12.712] <TB3>     INFO: 655360 events read in total (11061ms).
[16:55:12.732] <TB3>     INFO: Expecting 655360 events.
[16:55:24.330] <TB3>     INFO: 655360 events read in total (11037ms).
[16:55:24.355] <TB3>     INFO: Expecting 655360 events.
[16:55:35.976] <TB3>     INFO: 655360 events read in total (11071ms).
[16:55:36.004] <TB3>     INFO: Expecting 655360 events.
[16:55:47.670] <TB3>     INFO: 655360 events read in total (11121ms).
[16:55:47.706] <TB3>     INFO: Expecting 655360 events.
[16:55:59.347] <TB3>     INFO: 655360 events read in total (11105ms).
[16:55:59.383] <TB3>     INFO: Expecting 655360 events.
[16:56:11.044] <TB3>     INFO: 655360 events read in total (11121ms).
[16:56:11.084] <TB3>     INFO: Expecting 655360 events.
[16:56:22.788] <TB3>     INFO: 655360 events read in total (11164ms).
[16:56:22.837] <TB3>     INFO: Expecting 655360 events.
[16:56:34.560] <TB3>     INFO: 655360 events read in total (11191ms).
[16:56:34.610] <TB3>     INFO: Expecting 655360 events.
[16:56:46.324] <TB3>     INFO: 655360 events read in total (11180ms).
[16:56:46.380] <TB3>     INFO: Expecting 655360 events.
[16:56:58.113] <TB3>     INFO: 655360 events read in total (11207ms).
[16:56:58.171] <TB3>     INFO: Expecting 655360 events.
[16:57:09.881] <TB3>     INFO: 655360 events read in total (11184ms).
[16:57:09.944] <TB3>     INFO: Expecting 655360 events.
[16:57:21.724] <TB3>     INFO: 655360 events read in total (11254ms).
[16:57:21.791] <TB3>     INFO: Expecting 655360 events.
[16:57:33.552] <TB3>     INFO: 655360 events read in total (11235ms).
[16:57:33.624] <TB3>     INFO: Expecting 655360 events.
[16:57:45.743] <TB3>     INFO: 655360 events read in total (11593ms).
[16:57:45.821] <TB3>     INFO: Test took 188684ms.
[16:57:45.917] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:57:46.231] <TB3>     INFO: Expecting 655360 events.
[16:57:58.258] <TB3>     INFO: 655360 events read in total (11312ms).
[16:57:58.269] <TB3>     INFO: Expecting 655360 events.
[16:58:09.976] <TB3>     INFO: 655360 events read in total (11137ms).
[16:58:09.993] <TB3>     INFO: Expecting 655360 events.
[16:58:21.597] <TB3>     INFO: 655360 events read in total (11042ms).
[16:58:21.616] <TB3>     INFO: Expecting 655360 events.
[16:58:33.295] <TB3>     INFO: 655360 events read in total (11115ms).
[16:58:33.320] <TB3>     INFO: Expecting 655360 events.
[16:58:44.973] <TB3>     INFO: 655360 events read in total (11096ms).
[16:58:44.002] <TB3>     INFO: Expecting 655360 events.
[16:58:56.690] <TB3>     INFO: 655360 events read in total (11136ms).
[16:58:56.724] <TB3>     INFO: Expecting 655360 events.
[16:59:08.154] <TB3>     INFO: 655360 events read in total (10884ms).
[16:59:08.193] <TB3>     INFO: Expecting 655360 events.
[16:59:19.564] <TB3>     INFO: 655360 events read in total (10832ms).
[16:59:19.606] <TB3>     INFO: Expecting 655360 events.
[16:59:31.058] <TB3>     INFO: 655360 events read in total (10912ms).
[16:59:31.106] <TB3>     INFO: Expecting 655360 events.
[16:59:42.655] <TB3>     INFO: 655360 events read in total (11022ms).
[16:59:42.707] <TB3>     INFO: Expecting 655360 events.
[16:59:54.413] <TB3>     INFO: 655360 events read in total (11178ms).
[16:59:54.470] <TB3>     INFO: Expecting 655360 events.
[17:00:06.259] <TB3>     INFO: 655360 events read in total (11261ms).
[17:00:06.320] <TB3>     INFO: Expecting 655360 events.
[17:00:17.827] <TB3>     INFO: 655360 events read in total (10981ms).
[17:00:17.895] <TB3>     INFO: Expecting 655360 events.
[17:00:29.314] <TB3>     INFO: 655360 events read in total (10892ms).
[17:00:29.384] <TB3>     INFO: Expecting 655360 events.
[17:00:40.782] <TB3>     INFO: 655360 events read in total (10871ms).
[17:00:40.859] <TB3>     INFO: Expecting 655360 events.
[17:00:52.305] <TB3>     INFO: 655360 events read in total (10919ms).
[17:00:52.386] <TB3>     INFO: Test took 186469ms.
[17:00:52.562] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:00:52.563] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[17:00:52.563] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:00:52.563] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[17:00:52.563] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:00:52.563] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[17:00:52.563] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:00:52.564] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[17:00:52.564] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:00:52.564] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[17:00:52.564] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:00:52.565] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[17:00:52.565] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:00:52.565] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[17:00:52.565] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:00:52.566] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[17:00:52.566] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:00:52.566] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[17:00:52.566] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:00:52.566] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[17:00:52.566] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:00:52.567] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[17:00:52.567] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:00:52.567] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[17:00:52.567] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:00:52.568] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[17:00:52.568] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:00:52.568] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[17:00:52.568] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:00:52.569] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[17:00:52.569] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:00:52.569] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[17:00:52.569] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:00:52.577] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:00:52.584] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:00:52.591] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:00:52.598] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:00:52.605] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[17:00:52.612] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[17:00:52.619] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:00:52.626] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:00:52.633] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:00:52.640] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:00:52.647] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:00:52.654] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:00:52.661] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[17:00:52.668] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:00:52.676] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:00:52.683] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:00:52.690] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[17:00:52.697] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[17:00:52.704] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[17:00:52.711] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[17:00:52.718] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:00:52.726] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:00:52.733] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:00:52.740] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:00:52.747] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:00:52.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[17:00:52.783] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C0.dat
[17:00:52.783] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C1.dat
[17:00:52.783] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C2.dat
[17:00:52.783] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C3.dat
[17:00:52.783] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C4.dat
[17:00:52.783] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C5.dat
[17:00:52.783] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C6.dat
[17:00:52.784] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C7.dat
[17:00:52.784] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C8.dat
[17:00:52.784] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C9.dat
[17:00:52.784] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C10.dat
[17:00:52.784] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C11.dat
[17:00:52.784] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C12.dat
[17:00:52.784] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C13.dat
[17:00:52.784] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C14.dat
[17:00:52.785] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C15.dat
[17:00:53.129] <TB3>     INFO: Expecting 41600 events.
[17:00:56.987] <TB3>     INFO: 41600 events read in total (3143ms).
[17:00:56.988] <TB3>     INFO: Test took 4201ms.
[17:00:57.636] <TB3>     INFO: Expecting 41600 events.
[17:01:01.467] <TB3>     INFO: 41600 events read in total (3115ms).
[17:01:01.468] <TB3>     INFO: Test took 4174ms.
[17:01:02.119] <TB3>     INFO: Expecting 41600 events.
[17:01:05.901] <TB3>     INFO: 41600 events read in total (3067ms).
[17:01:05.901] <TB3>     INFO: Test took 4125ms.
[17:01:06.209] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:06.341] <TB3>     INFO: Expecting 2560 events.
[17:01:07.298] <TB3>     INFO: 2560 events read in total (241ms).
[17:01:07.298] <TB3>     INFO: Test took 1089ms.
[17:01:07.300] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:07.806] <TB3>     INFO: Expecting 2560 events.
[17:01:08.763] <TB3>     INFO: 2560 events read in total (242ms).
[17:01:08.763] <TB3>     INFO: Test took 1463ms.
[17:01:08.765] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:09.271] <TB3>     INFO: Expecting 2560 events.
[17:01:10.228] <TB3>     INFO: 2560 events read in total (242ms).
[17:01:10.228] <TB3>     INFO: Test took 1463ms.
[17:01:10.231] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:10.737] <TB3>     INFO: Expecting 2560 events.
[17:01:11.693] <TB3>     INFO: 2560 events read in total (241ms).
[17:01:11.694] <TB3>     INFO: Test took 1463ms.
[17:01:11.696] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:12.202] <TB3>     INFO: Expecting 2560 events.
[17:01:13.158] <TB3>     INFO: 2560 events read in total (241ms).
[17:01:13.159] <TB3>     INFO: Test took 1463ms.
[17:01:13.161] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:13.666] <TB3>     INFO: Expecting 2560 events.
[17:01:14.623] <TB3>     INFO: 2560 events read in total (242ms).
[17:01:14.623] <TB3>     INFO: Test took 1462ms.
[17:01:14.625] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:15.132] <TB3>     INFO: Expecting 2560 events.
[17:01:16.088] <TB3>     INFO: 2560 events read in total (241ms).
[17:01:16.089] <TB3>     INFO: Test took 1464ms.
[17:01:16.091] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:16.597] <TB3>     INFO: Expecting 2560 events.
[17:01:17.554] <TB3>     INFO: 2560 events read in total (243ms).
[17:01:17.555] <TB3>     INFO: Test took 1464ms.
[17:01:17.557] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:18.063] <TB3>     INFO: Expecting 2560 events.
[17:01:19.020] <TB3>     INFO: 2560 events read in total (242ms).
[17:01:19.020] <TB3>     INFO: Test took 1463ms.
[17:01:19.022] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:19.528] <TB3>     INFO: Expecting 2560 events.
[17:01:20.484] <TB3>     INFO: 2560 events read in total (241ms).
[17:01:20.484] <TB3>     INFO: Test took 1462ms.
[17:01:20.487] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:20.992] <TB3>     INFO: Expecting 2560 events.
[17:01:21.949] <TB3>     INFO: 2560 events read in total (242ms).
[17:01:21.949] <TB3>     INFO: Test took 1462ms.
[17:01:21.951] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:22.458] <TB3>     INFO: Expecting 2560 events.
[17:01:23.414] <TB3>     INFO: 2560 events read in total (241ms).
[17:01:23.415] <TB3>     INFO: Test took 1464ms.
[17:01:23.416] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:23.923] <TB3>     INFO: Expecting 2560 events.
[17:01:24.881] <TB3>     INFO: 2560 events read in total (242ms).
[17:01:24.881] <TB3>     INFO: Test took 1465ms.
[17:01:24.882] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:25.389] <TB3>     INFO: Expecting 2560 events.
[17:01:26.346] <TB3>     INFO: 2560 events read in total (242ms).
[17:01:26.347] <TB3>     INFO: Test took 1465ms.
[17:01:26.350] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:26.855] <TB3>     INFO: Expecting 2560 events.
[17:01:27.811] <TB3>     INFO: 2560 events read in total (241ms).
[17:01:27.812] <TB3>     INFO: Test took 1462ms.
[17:01:27.815] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:28.320] <TB3>     INFO: Expecting 2560 events.
[17:01:29.277] <TB3>     INFO: 2560 events read in total (242ms).
[17:01:29.277] <TB3>     INFO: Test took 1463ms.
[17:01:29.279] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:29.787] <TB3>     INFO: Expecting 2560 events.
[17:01:30.743] <TB3>     INFO: 2560 events read in total (241ms).
[17:01:30.743] <TB3>     INFO: Test took 1464ms.
[17:01:30.745] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:31.252] <TB3>     INFO: Expecting 2560 events.
[17:01:32.210] <TB3>     INFO: 2560 events read in total (243ms).
[17:01:32.211] <TB3>     INFO: Test took 1466ms.
[17:01:32.213] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:32.719] <TB3>     INFO: Expecting 2560 events.
[17:01:33.676] <TB3>     INFO: 2560 events read in total (243ms).
[17:01:33.676] <TB3>     INFO: Test took 1464ms.
[17:01:33.679] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:34.184] <TB3>     INFO: Expecting 2560 events.
[17:01:35.143] <TB3>     INFO: 2560 events read in total (244ms).
[17:01:35.144] <TB3>     INFO: Test took 1465ms.
[17:01:35.146] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:35.652] <TB3>     INFO: Expecting 2560 events.
[17:01:36.616] <TB3>     INFO: 2560 events read in total (249ms).
[17:01:36.616] <TB3>     INFO: Test took 1470ms.
[17:01:36.618] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:37.124] <TB3>     INFO: Expecting 2560 events.
[17:01:38.081] <TB3>     INFO: 2560 events read in total (242ms).
[17:01:38.082] <TB3>     INFO: Test took 1464ms.
[17:01:38.086] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:38.590] <TB3>     INFO: Expecting 2560 events.
[17:01:39.547] <TB3>     INFO: 2560 events read in total (243ms).
[17:01:39.548] <TB3>     INFO: Test took 1462ms.
[17:01:39.552] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:40.057] <TB3>     INFO: Expecting 2560 events.
[17:01:41.021] <TB3>     INFO: 2560 events read in total (249ms).
[17:01:41.021] <TB3>     INFO: Test took 1470ms.
[17:01:41.024] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:41.529] <TB3>     INFO: Expecting 2560 events.
[17:01:42.486] <TB3>     INFO: 2560 events read in total (242ms).
[17:01:42.487] <TB3>     INFO: Test took 1463ms.
[17:01:42.489] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:42.995] <TB3>     INFO: Expecting 2560 events.
[17:01:43.951] <TB3>     INFO: 2560 events read in total (241ms).
[17:01:43.952] <TB3>     INFO: Test took 1463ms.
[17:01:43.954] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:44.460] <TB3>     INFO: Expecting 2560 events.
[17:01:45.417] <TB3>     INFO: 2560 events read in total (241ms).
[17:01:45.417] <TB3>     INFO: Test took 1463ms.
[17:01:45.419] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:45.927] <TB3>     INFO: Expecting 2560 events.
[17:01:46.883] <TB3>     INFO: 2560 events read in total (242ms).
[17:01:46.883] <TB3>     INFO: Test took 1464ms.
[17:01:46.885] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:47.392] <TB3>     INFO: Expecting 2560 events.
[17:01:48.350] <TB3>     INFO: 2560 events read in total (243ms).
[17:01:48.350] <TB3>     INFO: Test took 1465ms.
[17:01:48.353] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:48.859] <TB3>     INFO: Expecting 2560 events.
[17:01:49.816] <TB3>     INFO: 2560 events read in total (243ms).
[17:01:49.816] <TB3>     INFO: Test took 1463ms.
[17:01:49.818] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:50.325] <TB3>     INFO: Expecting 2560 events.
[17:01:51.282] <TB3>     INFO: 2560 events read in total (242ms).
[17:01:51.282] <TB3>     INFO: Test took 1464ms.
[17:01:51.284] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:51.792] <TB3>     INFO: Expecting 2560 events.
[17:01:52.749] <TB3>     INFO: 2560 events read in total (241ms).
[17:01:52.750] <TB3>     INFO: Test took 1466ms.
[17:01:53.751] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[17:01:53.751] <TB3>     INFO: PH scale (per ROC):    80  73  79  80  79  77  75  79  80  88  69  76  81  81  83  85
[17:01:53.751] <TB3>     INFO: PH offset (per ROC):  164 175 173 174 173 165 164 163 173 154 176 157 152 172 166 158
[17:01:53.926] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[17:01:53.929] <TB3>     INFO: ######################################################################
[17:01:53.929] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[17:01:53.929] <TB3>     INFO: ######################################################################
[17:01:53.929] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[17:01:53.942] <TB3>     INFO: scanning low vcal = 10
[17:01:54.286] <TB3>     INFO: Expecting 41600 events.
[17:01:57.990] <TB3>     INFO: 41600 events read in total (2990ms).
[17:01:57.990] <TB3>     INFO: Test took 4048ms.
[17:01:57.992] <TB3>     INFO: scanning low vcal = 20
[17:01:58.498] <TB3>     INFO: Expecting 41600 events.
[17:02:02.201] <TB3>     INFO: 41600 events read in total (2988ms).
[17:02:02.202] <TB3>     INFO: Test took 4210ms.
[17:02:02.203] <TB3>     INFO: scanning low vcal = 30
[17:02:02.709] <TB3>     INFO: Expecting 41600 events.
[17:02:06.450] <TB3>     INFO: 41600 events read in total (3025ms).
[17:02:06.451] <TB3>     INFO: Test took 4248ms.
[17:02:06.453] <TB3>     INFO: scanning low vcal = 40
[17:02:06.956] <TB3>     INFO: Expecting 41600 events.
[17:02:11.207] <TB3>     INFO: 41600 events read in total (3536ms).
[17:02:11.208] <TB3>     INFO: Test took 4755ms.
[17:02:11.212] <TB3>     INFO: scanning low vcal = 50
[17:02:11.633] <TB3>     INFO: Expecting 41600 events.
[17:02:15.910] <TB3>     INFO: 41600 events read in total (3562ms).
[17:02:15.910] <TB3>     INFO: Test took 4698ms.
[17:02:15.914] <TB3>     INFO: scanning low vcal = 60
[17:02:16.334] <TB3>     INFO: Expecting 41600 events.
[17:02:20.574] <TB3>     INFO: 41600 events read in total (3525ms).
[17:02:20.574] <TB3>     INFO: Test took 4660ms.
[17:02:20.578] <TB3>     INFO: scanning low vcal = 70
[17:02:20.999] <TB3>     INFO: Expecting 41600 events.
[17:02:25.250] <TB3>     INFO: 41600 events read in total (3536ms).
[17:02:25.251] <TB3>     INFO: Test took 4673ms.
[17:02:25.253] <TB3>     INFO: scanning low vcal = 80
[17:02:25.678] <TB3>     INFO: Expecting 41600 events.
[17:02:29.936] <TB3>     INFO: 41600 events read in total (3543ms).
[17:02:29.937] <TB3>     INFO: Test took 4684ms.
[17:02:29.940] <TB3>     INFO: scanning low vcal = 90
[17:02:30.363] <TB3>     INFO: Expecting 41600 events.
[17:02:34.649] <TB3>     INFO: 41600 events read in total (3571ms).
[17:02:34.650] <TB3>     INFO: Test took 4710ms.
[17:02:34.653] <TB3>     INFO: scanning low vcal = 100
[17:02:35.075] <TB3>     INFO: Expecting 41600 events.
[17:02:39.495] <TB3>     INFO: 41600 events read in total (3705ms).
[17:02:39.496] <TB3>     INFO: Test took 4843ms.
[17:02:39.499] <TB3>     INFO: scanning low vcal = 110
[17:02:39.919] <TB3>     INFO: Expecting 41600 events.
[17:02:44.173] <TB3>     INFO: 41600 events read in total (3539ms).
[17:02:44.174] <TB3>     INFO: Test took 4675ms.
[17:02:44.177] <TB3>     INFO: scanning low vcal = 120
[17:02:44.598] <TB3>     INFO: Expecting 41600 events.
[17:02:48.851] <TB3>     INFO: 41600 events read in total (3537ms).
[17:02:48.852] <TB3>     INFO: Test took 4675ms.
[17:02:48.855] <TB3>     INFO: scanning low vcal = 130
[17:02:49.276] <TB3>     INFO: Expecting 41600 events.
[17:02:53.487] <TB3>     INFO: 41600 events read in total (3496ms).
[17:02:53.488] <TB3>     INFO: Test took 4633ms.
[17:02:53.490] <TB3>     INFO: scanning low vcal = 140
[17:02:53.916] <TB3>     INFO: Expecting 41600 events.
[17:02:58.134] <TB3>     INFO: 41600 events read in total (3503ms).
[17:02:58.135] <TB3>     INFO: Test took 4644ms.
[17:02:58.138] <TB3>     INFO: scanning low vcal = 150
[17:02:58.561] <TB3>     INFO: Expecting 41600 events.
[17:03:02.785] <TB3>     INFO: 41600 events read in total (3508ms).
[17:03:02.786] <TB3>     INFO: Test took 4648ms.
[17:03:02.789] <TB3>     INFO: scanning low vcal = 160
[17:03:03.213] <TB3>     INFO: Expecting 41600 events.
[17:03:07.432] <TB3>     INFO: 41600 events read in total (3504ms).
[17:03:07.432] <TB3>     INFO: Test took 4643ms.
[17:03:07.435] <TB3>     INFO: scanning low vcal = 170
[17:03:07.862] <TB3>     INFO: Expecting 41600 events.
[17:03:12.074] <TB3>     INFO: 41600 events read in total (3497ms).
[17:03:12.075] <TB3>     INFO: Test took 4640ms.
[17:03:12.080] <TB3>     INFO: scanning low vcal = 180
[17:03:12.502] <TB3>     INFO: Expecting 41600 events.
[17:03:16.754] <TB3>     INFO: 41600 events read in total (3537ms).
[17:03:16.754] <TB3>     INFO: Test took 4674ms.
[17:03:16.758] <TB3>     INFO: scanning low vcal = 190
[17:03:17.180] <TB3>     INFO: Expecting 41600 events.
[17:03:21.453] <TB3>     INFO: 41600 events read in total (3558ms).
[17:03:21.453] <TB3>     INFO: Test took 4695ms.
[17:03:21.456] <TB3>     INFO: scanning low vcal = 200
[17:03:21.879] <TB3>     INFO: Expecting 41600 events.
[17:03:26.153] <TB3>     INFO: 41600 events read in total (3559ms).
[17:03:26.154] <TB3>     INFO: Test took 4698ms.
[17:03:26.156] <TB3>     INFO: scanning low vcal = 210
[17:03:26.581] <TB3>     INFO: Expecting 41600 events.
[17:03:30.855] <TB3>     INFO: 41600 events read in total (3560ms).
[17:03:30.856] <TB3>     INFO: Test took 4699ms.
[17:03:30.859] <TB3>     INFO: scanning low vcal = 220
[17:03:31.281] <TB3>     INFO: Expecting 41600 events.
[17:03:35.548] <TB3>     INFO: 41600 events read in total (3552ms).
[17:03:35.548] <TB3>     INFO: Test took 4689ms.
[17:03:35.551] <TB3>     INFO: scanning low vcal = 230
[17:03:35.984] <TB3>     INFO: Expecting 41600 events.
[17:03:40.254] <TB3>     INFO: 41600 events read in total (3555ms).
[17:03:40.254] <TB3>     INFO: Test took 4703ms.
[17:03:40.258] <TB3>     INFO: scanning low vcal = 240
[17:03:40.681] <TB3>     INFO: Expecting 41600 events.
[17:03:44.918] <TB3>     INFO: 41600 events read in total (3522ms).
[17:03:44.919] <TB3>     INFO: Test took 4661ms.
[17:03:44.922] <TB3>     INFO: scanning low vcal = 250
[17:03:45.342] <TB3>     INFO: Expecting 41600 events.
[17:03:49.564] <TB3>     INFO: 41600 events read in total (3507ms).
[17:03:49.565] <TB3>     INFO: Test took 4643ms.
[17:03:49.569] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[17:03:49.995] <TB3>     INFO: Expecting 41600 events.
[17:03:54.214] <TB3>     INFO: 41600 events read in total (3504ms).
[17:03:54.215] <TB3>     INFO: Test took 4646ms.
[17:03:54.218] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[17:03:54.641] <TB3>     INFO: Expecting 41600 events.
[17:03:58.868] <TB3>     INFO: 41600 events read in total (3512ms).
[17:03:58.869] <TB3>     INFO: Test took 4651ms.
[17:03:58.872] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[17:03:59.296] <TB3>     INFO: Expecting 41600 events.
[17:04:03.533] <TB3>     INFO: 41600 events read in total (3522ms).
[17:04:03.534] <TB3>     INFO: Test took 4662ms.
[17:04:03.537] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[17:04:03.964] <TB3>     INFO: Expecting 41600 events.
[17:04:08.186] <TB3>     INFO: 41600 events read in total (3507ms).
[17:04:08.187] <TB3>     INFO: Test took 4650ms.
[17:04:08.190] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[17:04:08.618] <TB3>     INFO: Expecting 41600 events.
[17:04:12.843] <TB3>     INFO: 41600 events read in total (3510ms).
[17:04:12.844] <TB3>     INFO: Test took 4654ms.
[17:04:13.402] <TB3>     INFO: PixTestGainPedestal::measure() done 
[17:04:13.404] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[17:04:13.405] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[17:04:13.405] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[17:04:13.405] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[17:04:13.405] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[17:04:13.405] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[17:04:13.405] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[17:04:13.406] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[17:04:13.406] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[17:04:13.406] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[17:04:13.406] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[17:04:13.406] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[17:04:13.406] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[17:04:13.407] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[17:04:13.407] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[17:04:13.407] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[17:04:51.526] <TB3>     INFO: PixTestGainPedestal::fit() done
[17:04:51.526] <TB3>     INFO: non-linearity mean:  0.955 0.954 0.958 0.957 0.959 0.951 0.959 0.950 0.957 0.953 0.970 0.959 0.953 0.954 0.958 0.959
[17:04:51.526] <TB3>     INFO: non-linearity RMS:   0.005 0.006 0.006 0.005 0.005 0.005 0.005 0.006 0.005 0.005 0.004 0.006 0.006 0.005 0.005 0.006
[17:04:51.526] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[17:04:51.548] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[17:04:51.571] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[17:04:51.593] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[17:04:51.616] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[17:04:51.638] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[17:04:51.661] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[17:04:51.683] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[17:04:51.706] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[17:04:51.728] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[17:04:51.751] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[17:04:51.773] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[17:04:51.796] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[17:04:51.818] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[17:04:51.841] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[17:04:51.863] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-K-NL_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[17:04:51.885] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[17:04:51.886] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[17:04:51.893] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[17:04:51.893] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[17:04:51.896] <TB3>     INFO: ######################################################################
[17:04:51.896] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[17:04:51.896] <TB3>     INFO: ######################################################################
[17:04:51.898] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[17:04:51.908] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:04:51.908] <TB3>     INFO:     run 1 of 1
[17:04:51.908] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:04:52.246] <TB3>     INFO: Expecting 3120000 events.
[17:05:40.770] <TB3>     INFO: 1285975 events read in total (47809ms).
[17:06:28.575] <TB3>     INFO: 2569220 events read in total (95614ms).
[17:06:49.234] <TB3>     INFO: 3120000 events read in total (116273ms).
[17:06:49.271] <TB3>     INFO: Test took 117364ms.
[17:06:49.342] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:06:49.457] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:06:50.858] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:06:52.244] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:06:53.699] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:06:55.091] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:06:56.558] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:06:58.067] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:06:59.482] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:07:00.961] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:07:02.372] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:07:03.814] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:07:05.252] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:07:06.682] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:07:08.167] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:07:09.552] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:07:10.004] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:07:12.388] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 390963200
[17:07:12.419] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[17:07:12.419] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.3006, RMS = 1.58445
[17:07:12.419] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:07:12.419] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[17:07:12.419] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.3317, RMS = 1.61785
[17:07:12.419] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:07:12.420] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[17:07:12.420] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2803, RMS = 1.18269
[17:07:12.420] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[17:07:12.420] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[17:07:12.420] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.0447, RMS = 1.47912
[17:07:12.420] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:07:12.421] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[17:07:12.421] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.0808, RMS = 1.36956
[17:07:12.422] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[17:07:12.422] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[17:07:12.422] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.5036, RMS = 1.56859
[17:07:12.422] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[17:07:12.423] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[17:07:12.423] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.8456, RMS = 1.21544
[17:07:12.423] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[17:07:12.423] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[17:07:12.423] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.9582, RMS = 1.45835
[17:07:12.423] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:07:12.424] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[17:07:12.424] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 93.2511, RMS = 1.81791
[17:07:12.424] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 103
[17:07:12.424] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[17:07:12.424] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 91.0001, RMS = 2.32961
[17:07:12.424] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 103
[17:07:12.425] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[17:07:12.425] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.2265, RMS = 2.37443
[17:07:12.425] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[17:07:12.425] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[17:07:12.425] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.6185, RMS = 2.31572
[17:07:12.425] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[17:07:12.426] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[17:07:12.426] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.8627, RMS = 1.31419
[17:07:12.426] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[17:07:12.426] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[17:07:12.426] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.977, RMS = 1.42712
[17:07:12.426] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[17:07:12.427] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[17:07:12.427] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.6554, RMS = 1.72164
[17:07:12.427] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[17:07:12.427] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[17:07:12.427] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.9934, RMS = 1.63972
[17:07:12.427] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[17:07:12.429] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[17:07:12.429] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1697, RMS = 0.874692
[17:07:12.429] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:07:12.429] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[17:07:12.429] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.6939, RMS = 1.11117
[17:07:12.429] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:07:12.430] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[17:07:12.430] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.1555, RMS = 1.11865
[17:07:12.430] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:07:12.430] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[17:07:12.430] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.4759, RMS = 1.05423
[17:07:12.430] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:07:12.431] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[17:07:12.431] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.2734, RMS = 1.54606
[17:07:12.431] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[17:07:12.431] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[17:07:12.431] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.2298, RMS = 1.60932
[17:07:12.431] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[17:07:12.432] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[17:07:12.432] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.4759, RMS = 1.10163
[17:07:12.432] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[17:07:12.432] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[17:07:12.432] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.1985, RMS = 1.46322
[17:07:12.432] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:07:12.433] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[17:07:12.433] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.9383, RMS = 1.82898
[17:07:12.433] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[17:07:12.433] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[17:07:12.433] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.3895, RMS = 2.07888
[17:07:12.433] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[17:07:12.434] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[17:07:12.434] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.1838, RMS = 1.31283
[17:07:12.434] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[17:07:12.434] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[17:07:12.434] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.9065, RMS = 1.34712
[17:07:12.434] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[17:07:12.435] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[17:07:12.436] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2869, RMS = 0.930118
[17:07:12.436] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:07:12.436] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[17:07:12.436] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.6665, RMS = 0.907868
[17:07:12.436] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:07:12.437] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[17:07:12.437] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.0591, RMS = 1.16216
[17:07:12.437] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[17:07:12.437] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[17:07:12.437] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.0995, RMS = 1.2215
[17:07:12.437] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:07:12.440] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 140 seconds
[17:07:12.440] <TB3>     INFO: number of dead bumps (per ROC):     0    4    1    0    0    0    0    0    3    1    0    0    0    0    0    1
[17:07:12.440] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[17:07:12.536] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[17:07:12.536] <TB3>     INFO: enter test to run
[17:07:12.536] <TB3>     INFO:   test:  no parameter change
[17:07:12.537] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 396.3mA
[17:07:12.537] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 461.4mA
[17:07:12.537] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.8 C
[17:07:12.537] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[17:07:13.051] <TB3>    QUIET: Connection to board 24 closed.
[17:07:13.052] <TB3>     INFO: pXar: this is the end, my friend
[17:07:13.052] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
