
Praktikum 2 temp light.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002792  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000064  00802000  00002792  00002826  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000296  00802064  00802064  0000288a  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000288a  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000044  00000000  00000000  000028e8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000428  00000000  00000000  00002930  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0001086f  00000000  00000000  00002d58  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000055ab  00000000  00000000  000135c7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00009187  00000000  00000000  00018b72  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000e80  00000000  00000000  00021cfc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0003433f  00000000  00000000  00022b7c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00006d5f  00000000  00000000  00056ebb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000510  00000000  00000000  0005dc20  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000c8d2  00000000  00000000  0005e130  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	46 c2       	rjmp	.+1164   	; 0x48e <__ctors_end>
       2:	00 00       	nop
       4:	65 c2       	rjmp	.+1226   	; 0x4d0 <__bad_interrupt>
       6:	00 00       	nop
       8:	63 c2       	rjmp	.+1222   	; 0x4d0 <__bad_interrupt>
       a:	00 00       	nop
       c:	61 c2       	rjmp	.+1218   	; 0x4d0 <__bad_interrupt>
       e:	00 00       	nop
      10:	5f c2       	rjmp	.+1214   	; 0x4d0 <__bad_interrupt>
      12:	00 00       	nop
      14:	5d c2       	rjmp	.+1210   	; 0x4d0 <__bad_interrupt>
      16:	00 00       	nop
      18:	5b c2       	rjmp	.+1206   	; 0x4d0 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	59 c2       	rjmp	.+1202   	; 0x4d0 <__bad_interrupt>
      1e:	00 00       	nop
      20:	57 c2       	rjmp	.+1198   	; 0x4d0 <__bad_interrupt>
      22:	00 00       	nop
      24:	55 c2       	rjmp	.+1194   	; 0x4d0 <__bad_interrupt>
      26:	00 00       	nop
      28:	53 c2       	rjmp	.+1190   	; 0x4d0 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	51 c2       	rjmp	.+1186   	; 0x4d0 <__bad_interrupt>
      2e:	00 00       	nop
      30:	4f c2       	rjmp	.+1182   	; 0x4d0 <__bad_interrupt>
      32:	00 00       	nop
      34:	4d c2       	rjmp	.+1178   	; 0x4d0 <__bad_interrupt>
      36:	00 00       	nop
      38:	4b c2       	rjmp	.+1174   	; 0x4d0 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	49 c2       	rjmp	.+1170   	; 0x4d0 <__bad_interrupt>
      3e:	00 00       	nop
      40:	47 c2       	rjmp	.+1166   	; 0x4d0 <__bad_interrupt>
      42:	00 00       	nop
      44:	45 c2       	rjmp	.+1162   	; 0x4d0 <__bad_interrupt>
      46:	00 00       	nop
      48:	43 c2       	rjmp	.+1158   	; 0x4d0 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	41 c2       	rjmp	.+1154   	; 0x4d0 <__bad_interrupt>
      4e:	00 00       	nop
      50:	3f c2       	rjmp	.+1150   	; 0x4d0 <__bad_interrupt>
      52:	00 00       	nop
      54:	3d c2       	rjmp	.+1146   	; 0x4d0 <__bad_interrupt>
      56:	00 00       	nop
      58:	3b c2       	rjmp	.+1142   	; 0x4d0 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	39 c2       	rjmp	.+1138   	; 0x4d0 <__bad_interrupt>
      5e:	00 00       	nop
      60:	37 c2       	rjmp	.+1134   	; 0x4d0 <__bad_interrupt>
      62:	00 00       	nop
      64:	35 c2       	rjmp	.+1130   	; 0x4d0 <__bad_interrupt>
      66:	00 00       	nop
      68:	33 c2       	rjmp	.+1126   	; 0x4d0 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	31 c2       	rjmp	.+1122   	; 0x4d0 <__bad_interrupt>
      6e:	00 00       	nop
      70:	2f c2       	rjmp	.+1118   	; 0x4d0 <__bad_interrupt>
      72:	00 00       	nop
      74:	2d c2       	rjmp	.+1114   	; 0x4d0 <__bad_interrupt>
      76:	00 00       	nop
      78:	2b c2       	rjmp	.+1110   	; 0x4d0 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	29 c2       	rjmp	.+1106   	; 0x4d0 <__bad_interrupt>
      7e:	00 00       	nop
      80:	27 c2       	rjmp	.+1102   	; 0x4d0 <__bad_interrupt>
      82:	00 00       	nop
      84:	25 c2       	rjmp	.+1098   	; 0x4d0 <__bad_interrupt>
      86:	00 00       	nop
      88:	23 c2       	rjmp	.+1094   	; 0x4d0 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	21 c2       	rjmp	.+1090   	; 0x4d0 <__bad_interrupt>
      8e:	00 00       	nop
      90:	1f c2       	rjmp	.+1086   	; 0x4d0 <__bad_interrupt>
      92:	00 00       	nop
      94:	1d c2       	rjmp	.+1082   	; 0x4d0 <__bad_interrupt>
      96:	00 00       	nop
      98:	1b c2       	rjmp	.+1078   	; 0x4d0 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	0c 94 e1 09 	jmp	0x13c2	; 0x13c2 <__vector_39>
      a0:	0c 94 13 0a 	jmp	0x1426	; 0x1426 <__vector_40>
      a4:	0c 94 45 0a 	jmp	0x148a	; 0x148a <__vector_41>
      a8:	0c 94 77 0a 	jmp	0x14ee	; 0x14ee <__vector_42>
      ac:	11 c2       	rjmp	.+1058   	; 0x4d0 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	0f c2       	rjmp	.+1054   	; 0x4d0 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	0d c2       	rjmp	.+1050   	; 0x4d0 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	0b c2       	rjmp	.+1046   	; 0x4d0 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	09 c2       	rjmp	.+1042   	; 0x4d0 <__bad_interrupt>
      be:	00 00       	nop
      c0:	07 c2       	rjmp	.+1038   	; 0x4d0 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	05 c2       	rjmp	.+1034   	; 0x4d0 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	03 c2       	rjmp	.+1030   	; 0x4d0 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	01 c2       	rjmp	.+1026   	; 0x4d0 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	ff c1       	rjmp	.+1022   	; 0x4d0 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	fd c1       	rjmp	.+1018   	; 0x4d0 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	fb c1       	rjmp	.+1014   	; 0x4d0 <__bad_interrupt>
      da:	00 00       	nop
      dc:	f9 c1       	rjmp	.+1010   	; 0x4d0 <__bad_interrupt>
      de:	00 00       	nop
      e0:	f7 c1       	rjmp	.+1006   	; 0x4d0 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	f5 c1       	rjmp	.+1002   	; 0x4d0 <__bad_interrupt>
      e6:	00 00       	nop
      e8:	f3 c1       	rjmp	.+998    	; 0x4d0 <__bad_interrupt>
      ea:	00 00       	nop
      ec:	f1 c1       	rjmp	.+994    	; 0x4d0 <__bad_interrupt>
      ee:	00 00       	nop
      f0:	ef c1       	rjmp	.+990    	; 0x4d0 <__bad_interrupt>
      f2:	00 00       	nop
      f4:	ed c1       	rjmp	.+986    	; 0x4d0 <__bad_interrupt>
      f6:	00 00       	nop
      f8:	eb c1       	rjmp	.+982    	; 0x4d0 <__bad_interrupt>
      fa:	00 00       	nop
      fc:	e9 c1       	rjmp	.+978    	; 0x4d0 <__bad_interrupt>
      fe:	00 00       	nop
     100:	e7 c1       	rjmp	.+974    	; 0x4d0 <__bad_interrupt>
     102:	00 00       	nop
     104:	e5 c1       	rjmp	.+970    	; 0x4d0 <__bad_interrupt>
     106:	00 00       	nop
     108:	e3 c1       	rjmp	.+966    	; 0x4d0 <__bad_interrupt>
     10a:	00 00       	nop
     10c:	e1 c1       	rjmp	.+962    	; 0x4d0 <__bad_interrupt>
     10e:	00 00       	nop
     110:	df c1       	rjmp	.+958    	; 0x4d0 <__bad_interrupt>
     112:	00 00       	nop
     114:	dd c1       	rjmp	.+954    	; 0x4d0 <__bad_interrupt>
     116:	00 00       	nop
     118:	db c1       	rjmp	.+950    	; 0x4d0 <__bad_interrupt>
     11a:	00 00       	nop
     11c:	0c 94 19 09 	jmp	0x1232	; 0x1232 <__vector_71>
     120:	0c 94 4b 09 	jmp	0x1296	; 0x1296 <__vector_72>
     124:	0c 94 7d 09 	jmp	0x12fa	; 0x12fa <__vector_73>
     128:	0c 94 af 09 	jmp	0x135e	; 0x135e <__vector_74>
     12c:	d1 c1       	rjmp	.+930    	; 0x4d0 <__bad_interrupt>
     12e:	00 00       	nop
     130:	cf c1       	rjmp	.+926    	; 0x4d0 <__bad_interrupt>
     132:	00 00       	nop
     134:	cd c1       	rjmp	.+922    	; 0x4d0 <__bad_interrupt>
     136:	00 00       	nop
     138:	cb c1       	rjmp	.+918    	; 0x4d0 <__bad_interrupt>
     13a:	00 00       	nop
     13c:	c9 c1       	rjmp	.+914    	; 0x4d0 <__bad_interrupt>
     13e:	00 00       	nop
     140:	c7 c1       	rjmp	.+910    	; 0x4d0 <__bad_interrupt>
     142:	00 00       	nop
     144:	c5 c1       	rjmp	.+906    	; 0x4d0 <__bad_interrupt>
     146:	00 00       	nop
     148:	c3 c1       	rjmp	.+902    	; 0x4d0 <__bad_interrupt>
     14a:	00 00       	nop
     14c:	c1 c1       	rjmp	.+898    	; 0x4d0 <__bad_interrupt>
     14e:	00 00       	nop
     150:	bf c1       	rjmp	.+894    	; 0x4d0 <__bad_interrupt>
     152:	00 00       	nop
     154:	bd c1       	rjmp	.+890    	; 0x4d0 <__bad_interrupt>
     156:	00 00       	nop
     158:	bb c1       	rjmp	.+886    	; 0x4d0 <__bad_interrupt>
     15a:	00 00       	nop
     15c:	b9 c1       	rjmp	.+882    	; 0x4d0 <__bad_interrupt>
     15e:	00 00       	nop
     160:	b7 c1       	rjmp	.+878    	; 0x4d0 <__bad_interrupt>
     162:	00 00       	nop
     164:	b5 c1       	rjmp	.+874    	; 0x4d0 <__bad_interrupt>
     166:	00 00       	nop
     168:	b3 c1       	rjmp	.+870    	; 0x4d0 <__bad_interrupt>
     16a:	00 00       	nop
     16c:	b1 c1       	rjmp	.+866    	; 0x4d0 <__bad_interrupt>
     16e:	00 00       	nop
     170:	af c1       	rjmp	.+862    	; 0x4d0 <__bad_interrupt>
     172:	00 00       	nop
     174:	ad c1       	rjmp	.+858    	; 0x4d0 <__bad_interrupt>
     176:	00 00       	nop
     178:	ab c1       	rjmp	.+854    	; 0x4d0 <__bad_interrupt>
     17a:	00 00       	nop
     17c:	a9 c1       	rjmp	.+850    	; 0x4d0 <__bad_interrupt>
     17e:	00 00       	nop
     180:	a7 c1       	rjmp	.+846    	; 0x4d0 <__bad_interrupt>
     182:	00 00       	nop
     184:	a5 c1       	rjmp	.+842    	; 0x4d0 <__bad_interrupt>
     186:	00 00       	nop
     188:	a3 c1       	rjmp	.+838    	; 0x4d0 <__bad_interrupt>
     18a:	00 00       	nop
     18c:	a1 c1       	rjmp	.+834    	; 0x4d0 <__bad_interrupt>
     18e:	00 00       	nop
     190:	9f c1       	rjmp	.+830    	; 0x4d0 <__bad_interrupt>
     192:	00 00       	nop
     194:	9d c1       	rjmp	.+826    	; 0x4d0 <__bad_interrupt>
     196:	00 00       	nop
     198:	9b c1       	rjmp	.+822    	; 0x4d0 <__bad_interrupt>
     19a:	00 00       	nop
     19c:	99 c1       	rjmp	.+818    	; 0x4d0 <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	97 c1       	rjmp	.+814    	; 0x4d0 <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	95 c1       	rjmp	.+810    	; 0x4d0 <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	93 c1       	rjmp	.+806    	; 0x4d0 <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	91 c1       	rjmp	.+802    	; 0x4d0 <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	8f c1       	rjmp	.+798    	; 0x4d0 <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	8d c1       	rjmp	.+794    	; 0x4d0 <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	8b c1       	rjmp	.+790    	; 0x4d0 <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	89 c1       	rjmp	.+786    	; 0x4d0 <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	87 c1       	rjmp	.+782    	; 0x4d0 <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	85 c1       	rjmp	.+778    	; 0x4d0 <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	83 c1       	rjmp	.+774    	; 0x4d0 <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	81 c1       	rjmp	.+770    	; 0x4d0 <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	7f c1       	rjmp	.+766    	; 0x4d0 <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	7d c1       	rjmp	.+762    	; 0x4d0 <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	7b c1       	rjmp	.+758    	; 0x4d0 <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	79 c1       	rjmp	.+754    	; 0x4d0 <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	77 c1       	rjmp	.+750    	; 0x4d0 <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	75 c1       	rjmp	.+746    	; 0x4d0 <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	73 c1       	rjmp	.+742    	; 0x4d0 <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	71 c1       	rjmp	.+738    	; 0x4d0 <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	6f c1       	rjmp	.+734    	; 0x4d0 <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	6d c1       	rjmp	.+730    	; 0x4d0 <__bad_interrupt>
     1f6:	00 00       	nop
     1f8:	6b c1       	rjmp	.+726    	; 0x4d0 <__bad_interrupt>
	...

000001fc <__trampolines_end>:
     1fc:	00 00       	nop
     1fe:	00 00       	nop
     200:	00 00       	nop
     202:	00 20       	and	r0, r0
     204:	20 20       	and	r2, r0
     206:	20 20       	and	r2, r0
     208:	00 20       	and	r0, r0
     20a:	50 50       	subi	r21, 0x00	; 0
     20c:	50 00       	.word	0x0050	; ????
     20e:	00 00       	nop
     210:	00 50       	subi	r16, 0x00	; 0
     212:	50 f8       	bld	r5, 0
     214:	50 f8       	bld	r5, 0
     216:	50 50       	subi	r21, 0x00	; 0
     218:	20 78       	andi	r18, 0x80	; 128
     21a:	a0 70       	andi	r26, 0x00	; 0
     21c:	28 f0       	brcs	.+10     	; 0x228 <__trampolines_end+0x2c>
     21e:	20 c0       	rjmp	.+64     	; 0x260 <__trampolines_end+0x64>
     220:	c8 10       	cpse	r12, r8
     222:	20 40       	sbci	r18, 0x00	; 0
     224:	98 18       	sub	r9, r8
     226:	60 90 a0 40 	lds	r6, 0x40A0	; 0x8040a0 <__bss_end+0x1da6>
     22a:	a8 90       	.word	0x90a8	; ????
     22c:	68 60       	ori	r22, 0x08	; 8
     22e:	20 40       	sbci	r18, 0x00	; 0
     230:	00 00       	nop
     232:	00 00       	nop
     234:	10 20       	and	r1, r0
     236:	40 40       	sbci	r20, 0x00	; 0
     238:	40 20       	and	r4, r0
     23a:	10 40       	sbci	r17, 0x00	; 0
     23c:	20 10       	cpse	r2, r0
     23e:	10 10       	cpse	r1, r0
     240:	20 40       	sbci	r18, 0x00	; 0
     242:	00 50       	subi	r16, 0x00	; 0
     244:	20 f8       	bld	r2, 0
     246:	20 50       	subi	r18, 0x00	; 0
     248:	00 00       	nop
     24a:	20 20       	and	r2, r0
     24c:	f8 20       	and	r15, r8
     24e:	20 00       	.word	0x0020	; ????
     250:	00 00       	nop
     252:	00 00       	nop
     254:	60 20       	and	r6, r0
     256:	40 00       	.word	0x0040	; ????
     258:	00 00       	nop
     25a:	f8 00       	.word	0x00f8	; ????
     25c:	00 00       	nop
     25e:	00 00       	nop
     260:	00 00       	nop
     262:	00 60       	ori	r16, 0x00	; 0
     264:	60 00       	.word	0x0060	; ????
     266:	08 10       	cpse	r0, r8
     268:	20 40       	sbci	r18, 0x00	; 0
     26a:	80 00       	.word	0x0080	; ????
     26c:	70 88       	ldd	r7, Z+16	; 0x10
     26e:	98 a8       	ldd	r9, Y+48	; 0x30
     270:	c8 88       	ldd	r12, Y+16	; 0x10
     272:	70 20       	and	r7, r0
     274:	60 20       	and	r6, r0
     276:	20 20       	and	r2, r0
     278:	20 70       	andi	r18, 0x00	; 0
     27a:	70 88       	ldd	r7, Z+16	; 0x10
     27c:	08 10       	cpse	r0, r8
     27e:	20 40       	sbci	r18, 0x00	; 0
     280:	f8 f8       	.word	0xf8f8	; ????
     282:	10 20       	and	r1, r0
     284:	10 08       	sbc	r1, r0
     286:	88 70       	andi	r24, 0x08	; 8
     288:	10 30       	cpi	r17, 0x00	; 0
     28a:	50 90 f8 10 	lds	r5, 0x10F8	; 0x8010f8 <__TEXT_REGION_LENGTH__+0x7bf0f8>
     28e:	10 f8       	bld	r1, 0
     290:	80 f0       	brcs	.+32     	; 0x2b2 <__trampolines_end+0xb6>
     292:	08 08       	sbc	r0, r8
     294:	88 70       	andi	r24, 0x08	; 8
     296:	30 40       	sbci	r19, 0x00	; 0
     298:	80 f0       	brcs	.+32     	; 0x2ba <__trampolines_end+0xbe>
     29a:	88 88       	ldd	r8, Y+16	; 0x10
     29c:	70 f8       	bld	r7, 0
     29e:	08 10       	cpse	r0, r8
     2a0:	20 40       	sbci	r18, 0x00	; 0
     2a2:	40 40       	sbci	r20, 0x00	; 0
     2a4:	70 88       	ldd	r7, Z+16	; 0x10
     2a6:	88 70       	andi	r24, 0x08	; 8
     2a8:	88 88       	ldd	r8, Y+16	; 0x10
     2aa:	70 70       	andi	r23, 0x00	; 0
     2ac:	88 88       	ldd	r8, Y+16	; 0x10
     2ae:	78 08       	sbc	r7, r8
     2b0:	10 60       	ori	r17, 0x00	; 0
     2b2:	00 60       	ori	r16, 0x00	; 0
     2b4:	60 00       	.word	0x0060	; ????
     2b6:	60 60       	ori	r22, 0x00	; 0
     2b8:	00 00       	nop
     2ba:	60 60       	ori	r22, 0x00	; 0
     2bc:	00 60       	ori	r16, 0x00	; 0
     2be:	20 40       	sbci	r18, 0x00	; 0
     2c0:	08 10       	cpse	r0, r8
     2c2:	20 40       	sbci	r18, 0x00	; 0
     2c4:	20 10       	cpse	r2, r0
     2c6:	08 00       	.word	0x0008	; ????
     2c8:	00 f8       	bld	r0, 0
     2ca:	00 f8       	bld	r0, 0
     2cc:	00 00       	nop
     2ce:	80 40       	sbci	r24, 0x00	; 0
     2d0:	20 10       	cpse	r2, r0
     2d2:	20 40       	sbci	r18, 0x00	; 0
     2d4:	80 70       	andi	r24, 0x00	; 0
     2d6:	88 08       	sbc	r8, r8
     2d8:	10 20       	and	r1, r0
     2da:	00 20       	and	r0, r0
     2dc:	70 88       	ldd	r7, Z+16	; 0x10
     2de:	08 68       	ori	r16, 0x88	; 136
     2e0:	a8 a8       	ldd	r10, Y+48	; 0x30
     2e2:	70 70       	andi	r23, 0x00	; 0
     2e4:	88 88       	ldd	r8, Y+16	; 0x10
     2e6:	88 f8       	.word	0xf888	; ????
     2e8:	88 88       	ldd	r8, Y+16	; 0x10
     2ea:	f0 88       	ldd	r15, Z+16	; 0x10
     2ec:	88 f0       	brcs	.+34     	; 0x310 <__trampolines_end+0x114>
     2ee:	88 88       	ldd	r8, Y+16	; 0x10
     2f0:	f0 70       	andi	r31, 0x00	; 0
     2f2:	88 80       	ld	r8, Y
     2f4:	80 80       	ld	r8, Z
     2f6:	88 70       	andi	r24, 0x08	; 8
     2f8:	e0 90 88 88 	lds	r14, 0x8888	; 0x808888 <__bss_end+0x658e>
     2fc:	88 90       	.word	0x9088	; ????
     2fe:	e0 f8       	bld	r14, 0
     300:	80 80       	ld	r8, Z
     302:	f0 80       	ld	r15, Z
     304:	80 f8       	bld	r8, 0
     306:	f8 80       	ld	r15, Y
     308:	80 e0       	ldi	r24, 0x00	; 0
     30a:	80 80       	ld	r8, Z
     30c:	80 70       	andi	r24, 0x00	; 0
     30e:	88 80       	ld	r8, Y
     310:	80 98       	cbi	0x10, 0	; 16
     312:	88 70       	andi	r24, 0x08	; 8
     314:	88 88       	ldd	r8, Y+16	; 0x10
     316:	88 f8       	.word	0xf888	; ????
     318:	88 88       	ldd	r8, Y+16	; 0x10
     31a:	88 70       	andi	r24, 0x08	; 8
     31c:	20 20       	and	r2, r0
     31e:	20 20       	and	r2, r0
     320:	20 70       	andi	r18, 0x00	; 0
     322:	38 10       	cpse	r3, r8
     324:	10 10       	cpse	r1, r0
     326:	10 90 60 88 	lds	r1, 0x8860	; 0x808860 <__bss_end+0x6566>
     32a:	90 a0       	ldd	r9, Z+32	; 0x20
     32c:	c0 a0       	ldd	r12, Z+32	; 0x20
     32e:	90 88       	ldd	r9, Z+16	; 0x10
     330:	80 80       	ld	r8, Z
     332:	80 80       	ld	r8, Z
     334:	80 80       	ld	r8, Z
     336:	f8 88       	ldd	r15, Y+16	; 0x10
     338:	d8 a8       	ldd	r13, Y+48	; 0x30
     33a:	88 88       	ldd	r8, Y+16	; 0x10
     33c:	88 88       	ldd	r8, Y+16	; 0x10
     33e:	88 88       	ldd	r8, Y+16	; 0x10
     340:	c8 a8       	ldd	r12, Y+48	; 0x30
     342:	98 88       	ldd	r9, Y+16	; 0x10
     344:	88 70       	andi	r24, 0x08	; 8
     346:	88 88       	ldd	r8, Y+16	; 0x10
     348:	88 88       	ldd	r8, Y+16	; 0x10
     34a:	88 70       	andi	r24, 0x08	; 8
     34c:	f0 88       	ldd	r15, Z+16	; 0x10
     34e:	88 f0       	brcs	.+34     	; 0x372 <__trampolines_end+0x176>
     350:	80 80       	ld	r8, Z
     352:	80 70       	andi	r24, 0x00	; 0
     354:	88 88       	ldd	r8, Y+16	; 0x10
     356:	88 a8       	ldd	r8, Y+48	; 0x30
     358:	90 68       	ori	r25, 0x80	; 128
     35a:	f0 88       	ldd	r15, Z+16	; 0x10
     35c:	88 f0       	brcs	.+34     	; 0x380 <__trampolines_end+0x184>
     35e:	a0 90 88 78 	lds	r10, 0x7888	; 0x807888 <__bss_end+0x558e>
     362:	80 80       	ld	r8, Z
     364:	70 08       	sbc	r7, r0
     366:	08 f0       	brcs	.+2      	; 0x36a <__trampolines_end+0x16e>
     368:	f8 20       	and	r15, r8
     36a:	20 20       	and	r2, r0
     36c:	20 20       	and	r2, r0
     36e:	20 88       	ldd	r2, Z+16	; 0x10
     370:	88 88       	ldd	r8, Y+16	; 0x10
     372:	88 88       	ldd	r8, Y+16	; 0x10
     374:	88 70       	andi	r24, 0x08	; 8
     376:	88 88       	ldd	r8, Y+16	; 0x10
     378:	88 88       	ldd	r8, Y+16	; 0x10
     37a:	88 50       	subi	r24, 0x08	; 8
     37c:	20 88       	ldd	r2, Z+16	; 0x10
     37e:	88 88       	ldd	r8, Y+16	; 0x10
     380:	a8 a8       	ldd	r10, Y+48	; 0x30
     382:	d8 88       	ldd	r13, Y+16	; 0x10
     384:	88 88       	ldd	r8, Y+16	; 0x10
     386:	50 20       	and	r5, r0
     388:	50 88       	ldd	r5, Z+16	; 0x10
     38a:	88 88       	ldd	r8, Y+16	; 0x10
     38c:	88 50       	subi	r24, 0x08	; 8
     38e:	20 20       	and	r2, r0
     390:	20 20       	and	r2, r0
     392:	f8 08       	sbc	r15, r8
     394:	10 20       	and	r1, r0
     396:	40 80       	ld	r4, Z
     398:	f8 38       	cpi	r31, 0x88	; 136
     39a:	20 20       	and	r2, r0
     39c:	20 20       	and	r2, r0
     39e:	20 38       	cpi	r18, 0x80	; 128
     3a0:	00 80       	ld	r0, Z
     3a2:	40 20       	and	r4, r0
     3a4:	10 08       	sbc	r1, r0
     3a6:	00 e0       	ldi	r16, 0x00	; 0
     3a8:	20 20       	and	r2, r0
     3aa:	20 20       	and	r2, r0
     3ac:	20 e0       	ldi	r18, 0x00	; 0
     3ae:	20 50       	subi	r18, 0x00	; 0
     3b0:	88 00       	.word	0x0088	; ????
	...
     3ba:	00 f8       	bld	r0, 0
     3bc:	40 20       	and	r4, r0
     3be:	10 00       	.word	0x0010	; ????
     3c0:	00 00       	nop
     3c2:	00 00       	nop
     3c4:	00 70       	andi	r16, 0x00	; 0
     3c6:	08 78       	andi	r16, 0x88	; 136
     3c8:	88 78       	andi	r24, 0x88	; 136
     3ca:	80 80       	ld	r8, Z
     3cc:	b0 c8       	rjmp	.-3744   	; 0xfffff52e <__eeprom_end+0xff7ef52e>
     3ce:	88 88       	ldd	r8, Y+16	; 0x10
     3d0:	f0 00       	.word	0x00f0	; ????
     3d2:	00 70       	andi	r16, 0x00	; 0
     3d4:	80 80       	ld	r8, Z
     3d6:	88 70       	andi	r24, 0x08	; 8
     3d8:	08 08       	sbc	r0, r8
     3da:	68 98       	cbi	0x0d, 0	; 13
     3dc:	88 88       	ldd	r8, Y+16	; 0x10
     3de:	78 00       	.word	0x0078	; ????
     3e0:	00 70       	andi	r16, 0x00	; 0
     3e2:	88 f8       	.word	0xf888	; ????
     3e4:	80 70       	andi	r24, 0x00	; 0
     3e6:	30 48       	sbci	r19, 0x80	; 128
     3e8:	40 e0       	ldi	r20, 0x00	; 0
     3ea:	40 40       	sbci	r20, 0x00	; 0
     3ec:	40 00       	.word	0x0040	; ????
     3ee:	00 78       	andi	r16, 0x80	; 128
     3f0:	88 78       	andi	r24, 0x88	; 136
     3f2:	08 30       	cpi	r16, 0x08	; 8
     3f4:	80 80       	ld	r8, Z
     3f6:	b0 c8       	rjmp	.-3744   	; 0xfffff558 <__eeprom_end+0xff7ef558>
     3f8:	88 88       	ldd	r8, Y+16	; 0x10
     3fa:	88 20       	and	r8, r8
     3fc:	00 60       	ori	r16, 0x00	; 0
     3fe:	20 20       	and	r2, r0
     400:	20 70       	andi	r18, 0x00	; 0
     402:	10 00       	.word	0x0010	; ????
     404:	30 10       	cpse	r3, r0
     406:	10 90 60 40 	lds	r1, 0x4060	; 0x804060 <__bss_end+0x1d66>
     40a:	40 48       	sbci	r20, 0x80	; 128
     40c:	50 60       	ori	r21, 0x00	; 0
     40e:	50 48       	sbci	r21, 0x80	; 128
     410:	60 20       	and	r6, r0
     412:	20 20       	and	r2, r0
     414:	20 20       	and	r2, r0
     416:	70 00       	.word	0x0070	; ????
     418:	00 d0       	rcall	.+0      	; 0x41a <__LOCK_REGION_LENGTH__+0x1a>
     41a:	a8 a8       	ldd	r10, Y+48	; 0x30
     41c:	88 88       	ldd	r8, Y+16	; 0x10
     41e:	00 00       	nop
     420:	b0 c8       	rjmp	.-3744   	; 0xfffff582 <__eeprom_end+0xff7ef582>
     422:	88 88       	ldd	r8, Y+16	; 0x10
     424:	88 00       	.word	0x0088	; ????
     426:	00 70       	andi	r16, 0x00	; 0
     428:	88 88       	ldd	r8, Y+16	; 0x10
     42a:	88 70       	andi	r24, 0x08	; 8
     42c:	00 00       	nop
     42e:	f0 88       	ldd	r15, Z+16	; 0x10
     430:	f0 80       	ld	r15, Z
     432:	80 00       	.word	0x0080	; ????
     434:	00 68       	ori	r16, 0x80	; 128
     436:	98 78       	andi	r25, 0x88	; 136
     438:	08 08       	sbc	r0, r8
     43a:	00 00       	nop
     43c:	b0 c8       	rjmp	.-3744   	; 0xfffff59e <__eeprom_end+0xff7ef59e>
     43e:	80 80       	ld	r8, Z
     440:	80 00       	.word	0x0080	; ????
     442:	00 70       	andi	r16, 0x00	; 0
     444:	80 70       	andi	r24, 0x00	; 0
     446:	08 f0       	brcs	.+2      	; 0x44a <__LOCK_REGION_LENGTH__+0x4a>
     448:	40 40       	sbci	r20, 0x00	; 0
     44a:	e0 40       	sbci	r30, 0x00	; 0
     44c:	40 48       	sbci	r20, 0x80	; 128
     44e:	30 00       	.word	0x0030	; ????
     450:	00 88       	ldd	r0, Z+16	; 0x10
     452:	88 88       	ldd	r8, Y+16	; 0x10
     454:	98 68       	ori	r25, 0x88	; 136
     456:	00 00       	nop
     458:	88 88       	ldd	r8, Y+16	; 0x10
     45a:	88 50       	subi	r24, 0x08	; 8
     45c:	20 00       	.word	0x0020	; ????
     45e:	00 88       	ldd	r0, Z+16	; 0x10
     460:	88 a8       	ldd	r8, Y+48	; 0x30
     462:	a8 50       	subi	r26, 0x08	; 8
     464:	00 00       	nop
     466:	88 50       	subi	r24, 0x08	; 8
     468:	20 50       	subi	r18, 0x00	; 0
     46a:	88 00       	.word	0x0088	; ????
     46c:	00 88       	ldd	r0, Z+16	; 0x10
     46e:	88 78       	andi	r24, 0x88	; 136
     470:	08 70       	andi	r16, 0x08	; 8
     472:	00 00       	nop
     474:	f8 10       	cpse	r15, r8
     476:	20 40       	sbci	r18, 0x00	; 0
     478:	f8 10       	cpse	r15, r8
     47a:	20 20       	and	r2, r0
     47c:	40 20       	and	r4, r0
     47e:	20 10       	cpse	r2, r0
     480:	20 20       	and	r2, r0
     482:	20 20       	and	r2, r0
     484:	20 20       	and	r2, r0
     486:	20 40       	sbci	r18, 0x00	; 0
     488:	20 20       	and	r2, r0
     48a:	10 20       	and	r1, r0
     48c:	20 40       	sbci	r18, 0x00	; 0

0000048e <__ctors_end>:
     48e:	11 24       	eor	r1, r1
     490:	1f be       	out	0x3f, r1	; 63
     492:	cf ef       	ldi	r28, 0xFF	; 255
     494:	cd bf       	out	0x3d, r28	; 61
     496:	df e5       	ldi	r29, 0x5F	; 95
     498:	de bf       	out	0x3e, r29	; 62
     49a:	00 e0       	ldi	r16, 0x00	; 0
     49c:	0c bf       	out	0x3c, r16	; 60

0000049e <__do_copy_data>:
     49e:	10 e2       	ldi	r17, 0x20	; 32
     4a0:	a0 e0       	ldi	r26, 0x00	; 0
     4a2:	b0 e2       	ldi	r27, 0x20	; 32
     4a4:	e2 e9       	ldi	r30, 0x92	; 146
     4a6:	f7 e2       	ldi	r31, 0x27	; 39
     4a8:	00 e0       	ldi	r16, 0x00	; 0
     4aa:	0b bf       	out	0x3b, r16	; 59
     4ac:	02 c0       	rjmp	.+4      	; 0x4b2 <__do_copy_data+0x14>
     4ae:	07 90       	elpm	r0, Z+
     4b0:	0d 92       	st	X+, r0
     4b2:	a4 36       	cpi	r26, 0x64	; 100
     4b4:	b1 07       	cpc	r27, r17
     4b6:	d9 f7       	brne	.-10     	; 0x4ae <__do_copy_data+0x10>

000004b8 <__do_clear_bss>:
     4b8:	22 e2       	ldi	r18, 0x22	; 34
     4ba:	a4 e6       	ldi	r26, 0x64	; 100
     4bc:	b0 e2       	ldi	r27, 0x20	; 32
     4be:	01 c0       	rjmp	.+2      	; 0x4c2 <.do_clear_bss_start>

000004c0 <.do_clear_bss_loop>:
     4c0:	1d 92       	st	X+, r1

000004c2 <.do_clear_bss_start>:
     4c2:	aa 3f       	cpi	r26, 0xFA	; 250
     4c4:	b2 07       	cpc	r27, r18
     4c6:	e1 f7       	brne	.-8      	; 0x4c0 <.do_clear_bss_loop>
     4c8:	0e 94 7a 0e 	call	0x1cf4	; 0x1cf4 <main>
     4cc:	0c 94 c7 13 	jmp	0x278e	; 0x278e <_exit>

000004d0 <__bad_interrupt>:
     4d0:	97 cd       	rjmp	.-1234   	; 0x0 <__vectors>

000004d2 <adc_handler>:
 * \retval the raw ADC value from the current ntc_sensor_sample
 */
int16_t ntc_get_raw_value(void)
{
	return ntc_sensor_sample;
}
     4d2:	cf 93       	push	r28
     4d4:	df 93       	push	r29
     4d6:	1f 92       	push	r1
     4d8:	1f 92       	push	r1
     4da:	cd b7       	in	r28, 0x3d	; 61
     4dc:	de b7       	in	r29, 0x3e	; 62
     4de:	61 30       	cpi	r22, 0x01	; 1
     4e0:	69 f5       	brne	.+90     	; 0x53c <adc_handler+0x6a>
     4e2:	80 91 65 20 	lds	r24, 0x2065	; 0x802065 <light_sensor_samples.4860>
     4e6:	8f 5f       	subi	r24, 0xFF	; 255
     4e8:	80 93 65 20 	sts	0x2065, r24	; 0x802065 <light_sensor_samples.4860>
     4ec:	81 30       	cpi	r24, 0x01	; 1
     4ee:	39 f4       	brne	.+14     	; 0x4fe <adc_handler+0x2c>
     4f0:	40 93 66 20 	sts	0x2066, r20	; 0x802066 <light_sensor_sample>
     4f4:	50 93 67 20 	sts	0x2067, r21	; 0x802067 <light_sensor_sample+0x1>
     4f8:	10 92 6a 20 	sts	0x206A, r1	; 0x80206a <light_sensor_data_ready>
     4fc:	14 c0       	rjmp	.+40     	; 0x526 <adc_handler+0x54>
     4fe:	20 91 66 20 	lds	r18, 0x2066	; 0x802066 <light_sensor_sample>
     502:	30 91 67 20 	lds	r19, 0x2067	; 0x802067 <light_sensor_sample+0x1>
     506:	42 0f       	add	r20, r18
     508:	53 1f       	adc	r21, r19
     50a:	56 95       	lsr	r21
     50c:	47 95       	ror	r20
     50e:	40 93 66 20 	sts	0x2066, r20	; 0x802066 <light_sensor_sample>
     512:	50 93 67 20 	sts	0x2067, r21	; 0x802067 <light_sensor_sample+0x1>
     516:	84 30       	cpi	r24, 0x04	; 4
     518:	31 f4       	brne	.+12     	; 0x526 <adc_handler+0x54>
     51a:	10 92 65 20 	sts	0x2065, r1	; 0x802065 <light_sensor_samples.4860>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	80 93 6a 20 	sts	0x206A, r24	; 0x80206a <light_sensor_data_ready>
     524:	39 c0       	rjmp	.+114    	; 0x598 <adc_handler+0xc6>
     526:	8f b7       	in	r24, 0x3f	; 63
     528:	8a 83       	std	Y+2, r24	; 0x02
     52a:	f8 94       	cli
     52c:	9a 81       	ldd	r25, Y+2	; 0x02
     52e:	e0 e0       	ldi	r30, 0x00	; 0
     530:	f2 e0       	ldi	r31, 0x02	; 2
     532:	80 81       	ld	r24, Z
     534:	84 60       	ori	r24, 0x04	; 4
     536:	80 83       	st	Z, r24
     538:	9f bf       	out	0x3f, r25	; 63
     53a:	2e c0       	rjmp	.+92     	; 0x598 <adc_handler+0xc6>
     53c:	62 30       	cpi	r22, 0x02	; 2
     53e:	61 f5       	brne	.+88     	; 0x598 <adc_handler+0xc6>
     540:	80 91 64 20 	lds	r24, 0x2064	; 0x802064 <__data_end>
     544:	8f 5f       	subi	r24, 0xFF	; 255
     546:	80 93 64 20 	sts	0x2064, r24	; 0x802064 <__data_end>
     54a:	81 30       	cpi	r24, 0x01	; 1
     54c:	39 f4       	brne	.+14     	; 0x55c <adc_handler+0x8a>
     54e:	40 93 68 20 	sts	0x2068, r20	; 0x802068 <ntc_sensor_sample>
     552:	50 93 69 20 	sts	0x2069, r21	; 0x802069 <ntc_sensor_sample+0x1>
     556:	10 92 6b 20 	sts	0x206B, r1	; 0x80206b <ntc_sensor_data_ready>
     55a:	14 c0       	rjmp	.+40     	; 0x584 <adc_handler+0xb2>
     55c:	20 91 68 20 	lds	r18, 0x2068	; 0x802068 <ntc_sensor_sample>
     560:	30 91 69 20 	lds	r19, 0x2069	; 0x802069 <ntc_sensor_sample+0x1>
     564:	42 0f       	add	r20, r18
     566:	53 1f       	adc	r21, r19
     568:	56 95       	lsr	r21
     56a:	47 95       	ror	r20
     56c:	40 93 68 20 	sts	0x2068, r20	; 0x802068 <ntc_sensor_sample>
     570:	50 93 69 20 	sts	0x2069, r21	; 0x802069 <ntc_sensor_sample+0x1>
     574:	84 30       	cpi	r24, 0x04	; 4
     576:	31 f4       	brne	.+12     	; 0x584 <adc_handler+0xb2>
     578:	10 92 64 20 	sts	0x2064, r1	; 0x802064 <__data_end>
     57c:	81 e0       	ldi	r24, 0x01	; 1
     57e:	80 93 6b 20 	sts	0x206B, r24	; 0x80206b <ntc_sensor_data_ready>
     582:	0a c0       	rjmp	.+20     	; 0x598 <adc_handler+0xc6>
     584:	8f b7       	in	r24, 0x3f	; 63
     586:	89 83       	std	Y+1, r24	; 0x01
     588:	f8 94       	cli
     58a:	99 81       	ldd	r25, Y+1	; 0x01
     58c:	e0 e0       	ldi	r30, 0x00	; 0
     58e:	f2 e0       	ldi	r31, 0x02	; 2
     590:	80 81       	ld	r24, Z
     592:	88 60       	ori	r24, 0x08	; 8
     594:	80 83       	st	Z, r24
     596:	9f bf       	out	0x3f, r25	; 63
     598:	0f 90       	pop	r0
     59a:	0f 90       	pop	r0
     59c:	df 91       	pop	r29
     59e:	cf 91       	pop	r28
     5a0:	08 95       	ret

000005a2 <ntc_data_is_ready>:
     5a2:	cf 93       	push	r28
     5a4:	df 93       	push	r29
     5a6:	1f 92       	push	r1
     5a8:	cd b7       	in	r28, 0x3d	; 61
     5aa:	de b7       	in	r29, 0x3e	; 62
     5ac:	8f b7       	in	r24, 0x3f	; 63
     5ae:	89 83       	std	Y+1, r24	; 0x01
     5b0:	f8 94       	cli
     5b2:	99 81       	ldd	r25, Y+1	; 0x01
     5b4:	80 91 6b 20 	lds	r24, 0x206B	; 0x80206b <ntc_sensor_data_ready>
     5b8:	88 23       	and	r24, r24
     5ba:	21 f0       	breq	.+8      	; 0x5c4 <ntc_data_is_ready+0x22>
     5bc:	10 92 6b 20 	sts	0x206B, r1	; 0x80206b <ntc_sensor_data_ready>
     5c0:	9f bf       	out	0x3f, r25	; 63
     5c2:	01 c0       	rjmp	.+2      	; 0x5c6 <ntc_data_is_ready+0x24>
     5c4:	9f bf       	out	0x3f, r25	; 63
     5c6:	0f 90       	pop	r0
     5c8:	df 91       	pop	r29
     5ca:	cf 91       	pop	r28
     5cc:	08 95       	ret

000005ce <lightsensor_data_is_ready>:
     5ce:	cf 93       	push	r28
     5d0:	df 93       	push	r29
     5d2:	1f 92       	push	r1
     5d4:	cd b7       	in	r28, 0x3d	; 61
     5d6:	de b7       	in	r29, 0x3e	; 62
     5d8:	8f b7       	in	r24, 0x3f	; 63
     5da:	89 83       	std	Y+1, r24	; 0x01
     5dc:	f8 94       	cli
     5de:	99 81       	ldd	r25, Y+1	; 0x01
     5e0:	80 91 6a 20 	lds	r24, 0x206A	; 0x80206a <light_sensor_data_ready>
     5e4:	88 23       	and	r24, r24
     5e6:	21 f0       	breq	.+8      	; 0x5f0 <lightsensor_data_is_ready+0x22>
     5e8:	10 92 6a 20 	sts	0x206A, r1	; 0x80206a <light_sensor_data_ready>
     5ec:	9f bf       	out	0x3f, r25	; 63
     5ee:	01 c0       	rjmp	.+2      	; 0x5f2 <lightsensor_data_is_ready+0x24>
     5f0:	9f bf       	out	0x3f, r25	; 63
     5f2:	0f 90       	pop	r0
     5f4:	df 91       	pop	r29
     5f6:	cf 91       	pop	r28
     5f8:	08 95       	ret

000005fa <adc_sensors_init>:
     5fa:	1f 93       	push	r17
     5fc:	cf 93       	push	r28
     5fe:	df 93       	push	r29
     600:	cd b7       	in	r28, 0x3d	; 61
     602:	de b7       	in	r29, 0x3e	; 62
     604:	2b 97       	sbiw	r28, 0x0b	; 11
     606:	cd bf       	out	0x3d, r28	; 61
     608:	de bf       	out	0x3e, r29	; 62
     60a:	be 01       	movw	r22, r28
     60c:	6f 5f       	subi	r22, 0xFF	; 255
     60e:	7f 4f       	sbci	r23, 0xFF	; 255
     610:	80 e0       	ldi	r24, 0x00	; 0
     612:	92 e0       	ldi	r25, 0x02	; 2
     614:	0e 94 0f 0b 	call	0x161e	; 0x161e <adc_read_configuration>
     618:	ae 01       	movw	r20, r28
     61a:	48 5f       	subi	r20, 0xF8	; 248
     61c:	5f 4f       	sbci	r21, 0xFF	; 255
     61e:	61 e0       	ldi	r22, 0x01	; 1
     620:	80 e0       	ldi	r24, 0x00	; 0
     622:	92 e0       	ldi	r25, 0x02	; 2
     624:	0e 94 93 0b 	call	0x1726	; 0x1726 <adcch_read_configuration>
     628:	8a 81       	ldd	r24, Y+2	; 0x02
     62a:	9b 81       	ldd	r25, Y+3	; 0x03
     62c:	9f 78       	andi	r25, 0x8F	; 143
     62e:	90 61       	ori	r25, 0x10	; 16
     630:	9b 83       	std	Y+3, r25	; 0x03
     632:	92 e0       	ldi	r25, 0x02	; 2
     634:	9d 83       	std	Y+5, r25	; 0x05
     636:	81 7e       	andi	r24, 0xE1	; 225
     638:	80 61       	ori	r24, 0x10	; 16
     63a:	8a 83       	std	Y+2, r24	; 0x02
     63c:	1c 82       	std	Y+4, r1	; 0x04
     63e:	be 01       	movw	r22, r28
     640:	6f 5f       	subi	r22, 0xFF	; 255
     642:	7f 4f       	sbci	r23, 0xFF	; 255
     644:	80 e0       	ldi	r24, 0x00	; 0
     646:	92 e0       	ldi	r25, 0x02	; 2
     648:	84 d7       	rcall	.+3848   	; 0x1552 <adc_write_configuration>
     64a:	69 e6       	ldi	r22, 0x69	; 105
     64c:	72 e0       	ldi	r23, 0x02	; 2
     64e:	80 e0       	ldi	r24, 0x00	; 0
     650:	92 e0       	ldi	r25, 0x02	; 2
     652:	51 d3       	rcall	.+1698   	; 0xcf6 <adc_set_callback>
     654:	11 e0       	ldi	r17, 0x01	; 1
     656:	18 87       	std	Y+8, r17	; 0x08
     658:	19 86       	std	Y+9, r1	; 0x09
     65a:	8a 85       	ldd	r24, Y+10	; 0x0a
     65c:	80 7f       	andi	r24, 0xF0	; 240
     65e:	81 60       	ori	r24, 0x01	; 1
     660:	8a 87       	std	Y+10, r24	; 0x0a
     662:	ae 01       	movw	r20, r28
     664:	48 5f       	subi	r20, 0xF8	; 248
     666:	5f 4f       	sbci	r21, 0xFF	; 255
     668:	61 e0       	ldi	r22, 0x01	; 1
     66a:	80 e0       	ldi	r24, 0x00	; 0
     66c:	92 e0       	ldi	r25, 0x02	; 2
     66e:	0e 94 48 0b 	call	0x1690	; 0x1690 <adcch_write_configuration>
     672:	18 87       	std	Y+8, r17	; 0x08
     674:	88 e0       	ldi	r24, 0x08	; 8
     676:	89 87       	std	Y+9, r24	; 0x09
     678:	ae 01       	movw	r20, r28
     67a:	48 5f       	subi	r20, 0xF8	; 248
     67c:	5f 4f       	sbci	r21, 0xFF	; 255
     67e:	62 e0       	ldi	r22, 0x02	; 2
     680:	80 e0       	ldi	r24, 0x00	; 0
     682:	92 e0       	ldi	r25, 0x02	; 2
     684:	0e 94 48 0b 	call	0x1690	; 0x1690 <adcch_write_configuration>
     688:	80 e0       	ldi	r24, 0x00	; 0
     68a:	92 e0       	ldi	r25, 0x02	; 2
     68c:	90 d3       	rcall	.+1824   	; 0xdae <adc_enable>
     68e:	2b 96       	adiw	r28, 0x0b	; 11
     690:	cd bf       	out	0x3d, r28	; 61
     692:	de bf       	out	0x3e, r29	; 62
     694:	df 91       	pop	r29
     696:	cf 91       	pop	r28
     698:	1f 91       	pop	r17
     69a:	08 95       	ret

0000069c <ntc_get_temperature>:
 * \note The result is inaccurate for temperatures outside 5-45 degrees.
 *
 * \retval the temperature in Celsius
 */
int8_t ntc_get_temperature(void)
{
     69c:	cf 93       	push	r28
     69e:	df 93       	push	r29
	int8_t retval = 0;
	float ntc_sample = ntc_sensor_sample;
     6a0:	c0 91 68 20 	lds	r28, 0x2068	; 0x802068 <ntc_sensor_sample>
     6a4:	d0 91 69 20 	lds	r29, 0x2069	; 0x802069 <ntc_sensor_sample+0x1>
     6a8:	be 01       	movw	r22, r28
     6aa:	80 e0       	ldi	r24, 0x00	; 0
     6ac:	90 e0       	ldi	r25, 0x00	; 0
     6ae:	0e 94 d7 0f 	call	0x1fae	; 0x1fae <__floatunsisf>
	if (ntc_sensor_sample > 697) {
		retval = (int8_t)((-0.0295 * ntc_sample) + 40.5);
	} if (ntc_sensor_sample > 420) {
     6b2:	c5 3a       	cpi	r28, 0xA5	; 165
     6b4:	d1 40       	sbci	r29, 0x01	; 1
     6b6:	80 f0       	brcs	.+32     	; 0x6d8 <ntc_get_temperature+0x3c>
		retval = (int8_t)((-0.0474 * ntc_sample) + 53.3);
     6b8:	21 e8       	ldi	r18, 0x81	; 129
     6ba:	36 e2       	ldi	r19, 0x26	; 38
     6bc:	42 e4       	ldi	r20, 0x42	; 66
     6be:	5d eb       	ldi	r21, 0xBD	; 189
     6c0:	0e 94 65 10 	call	0x20ca	; 0x20ca <__mulsf3>
     6c4:	23 e3       	ldi	r18, 0x33	; 51
     6c6:	33 e3       	ldi	r19, 0x33	; 51
     6c8:	45 e5       	ldi	r20, 0x55	; 85
     6ca:	52 e4       	ldi	r21, 0x42	; 66
     6cc:	0e 94 42 0f 	call	0x1e84	; 0x1e84 <__addsf3>
     6d0:	0e 94 a6 0f 	call	0x1f4c	; 0x1f4c <__fixsfsi>
     6d4:	86 2f       	mov	r24, r22
     6d6:	0f c0       	rjmp	.+30     	; 0x6f6 <ntc_get_temperature+0x5a>
	} else {
		retval = (int8_t)((-0.0777 * ntc_sample) + 65.1);
     6d8:	2d e2       	ldi	r18, 0x2D	; 45
     6da:	31 e2       	ldi	r19, 0x21	; 33
     6dc:	4f e9       	ldi	r20, 0x9F	; 159
     6de:	5d eb       	ldi	r21, 0xBD	; 189
     6e0:	0e 94 65 10 	call	0x20ca	; 0x20ca <__mulsf3>
     6e4:	23 e3       	ldi	r18, 0x33	; 51
     6e6:	33 e3       	ldi	r19, 0x33	; 51
     6e8:	42 e8       	ldi	r20, 0x82	; 130
     6ea:	52 e4       	ldi	r21, 0x42	; 66
     6ec:	0e 94 42 0f 	call	0x1e84	; 0x1e84 <__addsf3>
     6f0:	0e 94 a6 0f 	call	0x1f4c	; 0x1f4c <__fixsfsi>
     6f4:	86 2f       	mov	r24, r22
	}
	return retval;
}
     6f6:	df 91       	pop	r29
     6f8:	cf 91       	pop	r28
     6fa:	08 95       	ret

000006fc <lightsensor_get_raw_value>:
 * \retval the raw ADC value from the current ntc_sensor_sample
 */
int16_t lightsensor_get_raw_value(void)
{
	return light_sensor_sample;
}
     6fc:	80 91 66 20 	lds	r24, 0x2066	; 0x802066 <light_sensor_sample>
     700:	90 91 67 20 	lds	r25, 0x2067	; 0x802067 <light_sensor_sample+0x1>
     704:	08 95       	ret

00000706 <__portable_avr_delay_cycles>:
 *
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
     706:	04 c0       	rjmp	.+8      	; 0x710 <__portable_avr_delay_cycles+0xa>
	while (n) {
		barrier();
		n--;
     708:	61 50       	subi	r22, 0x01	; 1
     70a:	71 09       	sbc	r23, r1
     70c:	81 09       	sbc	r24, r1
     70e:	91 09       	sbc	r25, r1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
     710:	61 15       	cp	r22, r1
     712:	71 05       	cpc	r23, r1
     714:	81 05       	cpc	r24, r1
     716:	91 05       	cpc	r25, r1
     718:	b9 f7       	brne	.-18     	; 0x708 <__portable_avr_delay_cycles+0x2>
     71a:	08 95       	ret

0000071c <st7565r_init>:
 * Call this function to initialize the hardware interface and the LCD
 * controller. When initialization is done the display is turned on and ready
 * to receive data.
 */
void st7565r_init(void)
{
     71c:	bf 92       	push	r11
     71e:	cf 92       	push	r12
     720:	df 92       	push	r13
     722:	ef 92       	push	r14
     724:	ff 92       	push	r15
     726:	0f 93       	push	r16
     728:	1f 93       	push	r17
     72a:	cf 93       	push	r28
     72c:	df 93       	push	r29
     72e:	1f 92       	push	r1
     730:	cd b7       	in	r28, 0x3d	; 61
     732:	de b7       	in	r29, 0x3e	; 62
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
     734:	00 e0       	ldi	r16, 0x00	; 0
     736:	16 e0       	ldi	r17, 0x06	; 6
     738:	68 94       	set
     73a:	ff 24       	eor	r15, r15
     73c:	f3 f8       	bld	r15, 3
     73e:	f8 01       	movw	r30, r16
     740:	f6 82       	std	Z+6, r15	; 0x06
 * function, this command will control the RST pin.
 */
static inline void st7565r_hard_reset(void)
{
	ioport_set_pin_low(ST7565R_RESET_PIN);
	delay_us(10);
     742:	64 e0       	ldi	r22, 0x04	; 4
     744:	70 e0       	ldi	r23, 0x00	; 0
     746:	80 e0       	ldi	r24, 0x00	; 0
     748:	90 e0       	ldi	r25, 0x00	; 0
     74a:	dd df       	rcall	.-70     	; 0x706 <__portable_avr_delay_cycles>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
     74c:	f8 01       	movw	r30, r16
     74e:	f5 82       	std	Z+5, r15	; 0x05
	ioport_set_pin_high(ST7565R_RESET_PIN);
	delay_us(10);
     750:	64 e0       	ldi	r22, 0x04	; 4
     752:	70 e0       	ldi	r23, 0x00	; 0
     754:	80 e0       	ldi	r24, 0x00	; 0
     756:	90 e0       	ldi	r25, 0x00	; 0
     758:	d6 df       	rcall	.-84     	; 0x706 <__portable_avr_delay_cycles>
	spi_flags_t spi_flags = SPI_MODE_3;
	board_spi_select_id_t spi_select_id = 0;
#endif

#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {
     75a:	0f 2e       	mov	r0, r31
     75c:	fb e2       	ldi	r31, 0x2B	; 43
     75e:	bf 2e       	mov	r11, r31
     760:	f0 2d       	mov	r31, r0
     762:	b9 82       	std	Y+1, r11	; 0x01
		.id = ST7565R_CS_PIN,
	};
	usart_spi_init(ST7565R_USART_SPI);
     764:	80 ea       	ldi	r24, 0xA0	; 160
     766:	99 e0       	ldi	r25, 0x09	; 9
     768:	0e 94 de 0b 	call	0x17bc	; 0x17bc <usart_spi_init>
	usart_spi_setup_device(ST7565R_USART_SPI, &device, spi_flags,
     76c:	c1 2c       	mov	r12, r1
     76e:	d1 2c       	mov	r13, r1
     770:	76 01       	movw	r14, r12
     772:	00 e4       	ldi	r16, 0x40	; 64
     774:	12 e4       	ldi	r17, 0x42	; 66
     776:	2f e0       	ldi	r18, 0x0F	; 15
     778:	30 e0       	ldi	r19, 0x00	; 0
     77a:	43 e0       	ldi	r20, 0x03	; 3
     77c:	be 01       	movw	r22, r28
     77e:	6f 5f       	subi	r22, 0xFF	; 255
     780:	7f 4f       	sbci	r23, 0xFF	; 255
     782:	80 ea       	ldi	r24, 0xA0	; 160
     784:	99 e0       	ldi	r25, 0x09	; 9
     786:	0e 94 0d 0c 	call	0x181a	; 0x181a <usart_spi_setup_device>
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
     78a:	00 e6       	ldi	r16, 0x60	; 96
     78c:	16 e0       	ldi	r17, 0x06	; 6
     78e:	ff 24       	eor	r15, r15
     790:	f3 94       	inc	r15
     792:	f8 01       	movw	r30, r16
     794:	f6 82       	std	Z+6, r15	; 0x06
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     796:	b9 82       	std	Y+1, r11	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     798:	be 01       	movw	r22, r28
     79a:	6f 5f       	subi	r22, 0xFF	; 255
     79c:	7f 4f       	sbci	r23, 0xFF	; 255
     79e:	80 ea       	ldi	r24, 0xA0	; 160
     7a0:	99 e0       	ldi	r25, 0x09	; 9
     7a2:	0e 94 27 0c 	call	0x184e	; 0x184e <usart_spi_select_device>
     7a6:	f8 01       	movw	r30, r16
     7a8:	f6 82       	std	Z+6, r15	; 0x06
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     7aa:	e0 ea       	ldi	r30, 0xA0	; 160
     7ac:	f9 e0       	ldi	r31, 0x09	; 9
     7ae:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     7b0:	85 ff       	sbrs	r24, 5
     7b2:	fd cf       	rjmp	.-6      	; 0x7ae <st7565r_init+0x92>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     7b4:	80 ea       	ldi	r24, 0xA0	; 160
     7b6:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7be9a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     7ba:	e0 ea       	ldi	r30, 0xA0	; 160
     7bc:	f9 e0       	ldi	r31, 0x09	; 9
     7be:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     7c0:	86 ff       	sbrs	r24, 6
     7c2:	fd cf       	rjmp	.-6      	; 0x7be <st7565r_init+0xa2>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     7c4:	e0 ea       	ldi	r30, 0xA0	; 160
     7c6:	f9 e0       	ldi	r31, 0x09	; 9
     7c8:	80 e4       	ldi	r24, 0x40	; 64
     7ca:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     7cc:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     7ce:	be 01       	movw	r22, r28
     7d0:	6f 5f       	subi	r22, 0xFF	; 255
     7d2:	7f 4f       	sbci	r23, 0xFF	; 255
     7d4:	80 ea       	ldi	r24, 0xA0	; 160
     7d6:	99 e0       	ldi	r25, 0x09	; 9
     7d8:	0e 94 3d 0c 	call	0x187a	; 0x187a <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     7dc:	8b e2       	ldi	r24, 0x2B	; 43
     7de:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     7e0:	be 01       	movw	r22, r28
     7e2:	6f 5f       	subi	r22, 0xFF	; 255
     7e4:	7f 4f       	sbci	r23, 0xFF	; 255
     7e6:	80 ea       	ldi	r24, 0xA0	; 160
     7e8:	99 e0       	ldi	r25, 0x09	; 9
     7ea:	0e 94 27 0c 	call	0x184e	; 0x184e <usart_spi_select_device>
     7ee:	81 e0       	ldi	r24, 0x01	; 1
     7f0:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x7be666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     7f4:	e0 ea       	ldi	r30, 0xA0	; 160
     7f6:	f9 e0       	ldi	r31, 0x09	; 9
     7f8:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     7fa:	85 ff       	sbrs	r24, 5
     7fc:	fd cf       	rjmp	.-6      	; 0x7f8 <st7565r_init+0xdc>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     7fe:	86 ea       	ldi	r24, 0xA6	; 166
     800:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7be9a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     804:	e0 ea       	ldi	r30, 0xA0	; 160
     806:	f9 e0       	ldi	r31, 0x09	; 9
     808:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     80a:	86 ff       	sbrs	r24, 6
     80c:	fd cf       	rjmp	.-6      	; 0x808 <st7565r_init+0xec>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     80e:	e0 ea       	ldi	r30, 0xA0	; 160
     810:	f9 e0       	ldi	r31, 0x09	; 9
     812:	80 e4       	ldi	r24, 0x40	; 64
     814:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     816:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     818:	be 01       	movw	r22, r28
     81a:	6f 5f       	subi	r22, 0xFF	; 255
     81c:	7f 4f       	sbci	r23, 0xFF	; 255
     81e:	80 ea       	ldi	r24, 0xA0	; 160
     820:	99 e0       	ldi	r25, 0x09	; 9
     822:	0e 94 3d 0c 	call	0x187a	; 0x187a <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     826:	8b e2       	ldi	r24, 0x2B	; 43
     828:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     82a:	be 01       	movw	r22, r28
     82c:	6f 5f       	subi	r22, 0xFF	; 255
     82e:	7f 4f       	sbci	r23, 0xFF	; 255
     830:	80 ea       	ldi	r24, 0xA0	; 160
     832:	99 e0       	ldi	r25, 0x09	; 9
     834:	0e 94 27 0c 	call	0x184e	; 0x184e <usart_spi_select_device>
     838:	81 e0       	ldi	r24, 0x01	; 1
     83a:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x7be666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     83e:	e0 ea       	ldi	r30, 0xA0	; 160
     840:	f9 e0       	ldi	r31, 0x09	; 9
     842:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     844:	85 ff       	sbrs	r24, 5
     846:	fd cf       	rjmp	.-6      	; 0x842 <st7565r_init+0x126>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     848:	88 ec       	ldi	r24, 0xC8	; 200
     84a:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7be9a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     84e:	e0 ea       	ldi	r30, 0xA0	; 160
     850:	f9 e0       	ldi	r31, 0x09	; 9
     852:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     854:	86 ff       	sbrs	r24, 6
     856:	fd cf       	rjmp	.-6      	; 0x852 <st7565r_init+0x136>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     858:	e0 ea       	ldi	r30, 0xA0	; 160
     85a:	f9 e0       	ldi	r31, 0x09	; 9
     85c:	80 e4       	ldi	r24, 0x40	; 64
     85e:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     860:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     862:	be 01       	movw	r22, r28
     864:	6f 5f       	subi	r22, 0xFF	; 255
     866:	7f 4f       	sbci	r23, 0xFF	; 255
     868:	80 ea       	ldi	r24, 0xA0	; 160
     86a:	99 e0       	ldi	r25, 0x09	; 9
     86c:	0e 94 3d 0c 	call	0x187a	; 0x187a <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     870:	8b e2       	ldi	r24, 0x2B	; 43
     872:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     874:	be 01       	movw	r22, r28
     876:	6f 5f       	subi	r22, 0xFF	; 255
     878:	7f 4f       	sbci	r23, 0xFF	; 255
     87a:	80 ea       	ldi	r24, 0xA0	; 160
     87c:	99 e0       	ldi	r25, 0x09	; 9
     87e:	e7 d7       	rcall	.+4046   	; 0x184e <usart_spi_select_device>
     880:	81 e0       	ldi	r24, 0x01	; 1
     882:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x7be666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     886:	e0 ea       	ldi	r30, 0xA0	; 160
     888:	f9 e0       	ldi	r31, 0x09	; 9
     88a:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     88c:	85 ff       	sbrs	r24, 5
     88e:	fd cf       	rjmp	.-6      	; 0x88a <st7565r_init+0x16e>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     890:	82 ea       	ldi	r24, 0xA2	; 162
     892:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7be9a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     896:	e0 ea       	ldi	r30, 0xA0	; 160
     898:	f9 e0       	ldi	r31, 0x09	; 9
     89a:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     89c:	86 ff       	sbrs	r24, 6
     89e:	fd cf       	rjmp	.-6      	; 0x89a <st7565r_init+0x17e>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     8a0:	e0 ea       	ldi	r30, 0xA0	; 160
     8a2:	f9 e0       	ldi	r31, 0x09	; 9
     8a4:	80 e4       	ldi	r24, 0x40	; 64
     8a6:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     8a8:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     8aa:	be 01       	movw	r22, r28
     8ac:	6f 5f       	subi	r22, 0xFF	; 255
     8ae:	7f 4f       	sbci	r23, 0xFF	; 255
     8b0:	80 ea       	ldi	r24, 0xA0	; 160
     8b2:	99 e0       	ldi	r25, 0x09	; 9
     8b4:	e2 d7       	rcall	.+4036   	; 0x187a <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     8b6:	8b e2       	ldi	r24, 0x2B	; 43
     8b8:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     8ba:	be 01       	movw	r22, r28
     8bc:	6f 5f       	subi	r22, 0xFF	; 255
     8be:	7f 4f       	sbci	r23, 0xFF	; 255
     8c0:	80 ea       	ldi	r24, 0xA0	; 160
     8c2:	99 e0       	ldi	r25, 0x09	; 9
     8c4:	c4 d7       	rcall	.+3976   	; 0x184e <usart_spi_select_device>
     8c6:	81 e0       	ldi	r24, 0x01	; 1
     8c8:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x7be666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     8cc:	e0 ea       	ldi	r30, 0xA0	; 160
     8ce:	f9 e0       	ldi	r31, 0x09	; 9
     8d0:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     8d2:	85 ff       	sbrs	r24, 5
     8d4:	fd cf       	rjmp	.-6      	; 0x8d0 <st7565r_init+0x1b4>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     8d6:	8f e2       	ldi	r24, 0x2F	; 47
     8d8:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7be9a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     8dc:	e0 ea       	ldi	r30, 0xA0	; 160
     8de:	f9 e0       	ldi	r31, 0x09	; 9
     8e0:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     8e2:	86 ff       	sbrs	r24, 6
     8e4:	fd cf       	rjmp	.-6      	; 0x8e0 <st7565r_init+0x1c4>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     8e6:	e0 ea       	ldi	r30, 0xA0	; 160
     8e8:	f9 e0       	ldi	r31, 0x09	; 9
     8ea:	80 e4       	ldi	r24, 0x40	; 64
     8ec:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     8ee:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     8f0:	be 01       	movw	r22, r28
     8f2:	6f 5f       	subi	r22, 0xFF	; 255
     8f4:	7f 4f       	sbci	r23, 0xFF	; 255
     8f6:	80 ea       	ldi	r24, 0xA0	; 160
     8f8:	99 e0       	ldi	r25, 0x09	; 9
     8fa:	bf d7       	rcall	.+3966   	; 0x187a <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     8fc:	8b e2       	ldi	r24, 0x2B	; 43
     8fe:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     900:	be 01       	movw	r22, r28
     902:	6f 5f       	subi	r22, 0xFF	; 255
     904:	7f 4f       	sbci	r23, 0xFF	; 255
     906:	80 ea       	ldi	r24, 0xA0	; 160
     908:	99 e0       	ldi	r25, 0x09	; 9
     90a:	a1 d7       	rcall	.+3906   	; 0x184e <usart_spi_select_device>
     90c:	81 e0       	ldi	r24, 0x01	; 1
     90e:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x7be666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     912:	e0 ea       	ldi	r30, 0xA0	; 160
     914:	f9 e0       	ldi	r31, 0x09	; 9
     916:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     918:	85 ff       	sbrs	r24, 5
     91a:	fd cf       	rjmp	.-6      	; 0x916 <st7565r_init+0x1fa>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     91c:	88 ef       	ldi	r24, 0xF8	; 248
     91e:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7be9a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     922:	e0 ea       	ldi	r30, 0xA0	; 160
     924:	f9 e0       	ldi	r31, 0x09	; 9
     926:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     928:	86 ff       	sbrs	r24, 6
     92a:	fd cf       	rjmp	.-6      	; 0x926 <st7565r_init+0x20a>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     92c:	e0 ea       	ldi	r30, 0xA0	; 160
     92e:	f9 e0       	ldi	r31, 0x09	; 9
     930:	80 e4       	ldi	r24, 0x40	; 64
     932:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     934:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     936:	be 01       	movw	r22, r28
     938:	6f 5f       	subi	r22, 0xFF	; 255
     93a:	7f 4f       	sbci	r23, 0xFF	; 255
     93c:	80 ea       	ldi	r24, 0xA0	; 160
     93e:	99 e0       	ldi	r25, 0x09	; 9
     940:	9c d7       	rcall	.+3896   	; 0x187a <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     942:	8b e2       	ldi	r24, 0x2B	; 43
     944:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     946:	be 01       	movw	r22, r28
     948:	6f 5f       	subi	r22, 0xFF	; 255
     94a:	7f 4f       	sbci	r23, 0xFF	; 255
     94c:	80 ea       	ldi	r24, 0xA0	; 160
     94e:	99 e0       	ldi	r25, 0x09	; 9
     950:	7e d7       	rcall	.+3836   	; 0x184e <usart_spi_select_device>
     952:	81 e0       	ldi	r24, 0x01	; 1
     954:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x7be666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     958:	e0 ea       	ldi	r30, 0xA0	; 160
     95a:	f9 e0       	ldi	r31, 0x09	; 9
     95c:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     95e:	85 ff       	sbrs	r24, 5
     960:	fd cf       	rjmp	.-6      	; 0x95c <st7565r_init+0x240>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     962:	10 92 a0 09 	sts	0x09A0, r1	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7be9a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     966:	e0 ea       	ldi	r30, 0xA0	; 160
     968:	f9 e0       	ldi	r31, 0x09	; 9
     96a:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     96c:	86 ff       	sbrs	r24, 6
     96e:	fd cf       	rjmp	.-6      	; 0x96a <st7565r_init+0x24e>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     970:	e0 ea       	ldi	r30, 0xA0	; 160
     972:	f9 e0       	ldi	r31, 0x09	; 9
     974:	80 e4       	ldi	r24, 0x40	; 64
     976:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     978:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     97a:	be 01       	movw	r22, r28
     97c:	6f 5f       	subi	r22, 0xFF	; 255
     97e:	7f 4f       	sbci	r23, 0xFF	; 255
     980:	80 ea       	ldi	r24, 0xA0	; 160
     982:	99 e0       	ldi	r25, 0x09	; 9
     984:	7a d7       	rcall	.+3828   	; 0x187a <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     986:	8b e2       	ldi	r24, 0x2B	; 43
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     988:	89 83       	std	Y+1, r24	; 0x01
     98a:	be 01       	movw	r22, r28
     98c:	6f 5f       	subi	r22, 0xFF	; 255
     98e:	7f 4f       	sbci	r23, 0xFF	; 255
     990:	80 ea       	ldi	r24, 0xA0	; 160
     992:	99 e0       	ldi	r25, 0x09	; 9
     994:	5c d7       	rcall	.+3768   	; 0x184e <usart_spi_select_device>
     996:	81 e0       	ldi	r24, 0x01	; 1
     998:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x7be666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     99c:	e0 ea       	ldi	r30, 0xA0	; 160
     99e:	f9 e0       	ldi	r31, 0x09	; 9
     9a0:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     9a2:	85 ff       	sbrs	r24, 5
     9a4:	fd cf       	rjmp	.-6      	; 0x9a0 <st7565r_init+0x284>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     9a6:	81 e2       	ldi	r24, 0x21	; 33
     9a8:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7be9a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     9ac:	e0 ea       	ldi	r30, 0xA0	; 160
     9ae:	f9 e0       	ldi	r31, 0x09	; 9
     9b0:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     9b2:	86 ff       	sbrs	r24, 6
     9b4:	fd cf       	rjmp	.-6      	; 0x9b0 <st7565r_init+0x294>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     9b6:	e0 ea       	ldi	r30, 0xA0	; 160
     9b8:	f9 e0       	ldi	r31, 0x09	; 9
     9ba:	80 e4       	ldi	r24, 0x40	; 64
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     9bc:	81 83       	std	Z+1, r24	; 0x01
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     9be:	80 81       	ld	r24, Z
     9c0:	be 01       	movw	r22, r28
     9c2:	6f 5f       	subi	r22, 0xFF	; 255
     9c4:	7f 4f       	sbci	r23, 0xFF	; 255
     9c6:	80 ea       	ldi	r24, 0xA0	; 160
     9c8:	99 e0       	ldi	r25, 0x09	; 9
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     9ca:	57 d7       	rcall	.+3758   	; 0x187a <usart_spi_deselect_device>
     9cc:	8b e2       	ldi	r24, 0x2B	; 43
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     9ce:	89 83       	std	Y+1, r24	; 0x01
     9d0:	be 01       	movw	r22, r28
     9d2:	6f 5f       	subi	r22, 0xFF	; 255
     9d4:	7f 4f       	sbci	r23, 0xFF	; 255
     9d6:	80 ea       	ldi	r24, 0xA0	; 160
     9d8:	99 e0       	ldi	r25, 0x09	; 9
     9da:	39 d7       	rcall	.+3698   	; 0x184e <usart_spi_select_device>
     9dc:	81 e0       	ldi	r24, 0x01	; 1
     9de:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x7be666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     9e2:	e0 ea       	ldi	r30, 0xA0	; 160
     9e4:	f9 e0       	ldi	r31, 0x09	; 9
     9e6:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     9e8:	85 ff       	sbrs	r24, 5
     9ea:	fd cf       	rjmp	.-6      	; 0x9e6 <st7565r_init+0x2ca>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     9ec:	81 e8       	ldi	r24, 0x81	; 129
     9ee:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7be9a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     9f2:	e0 ea       	ldi	r30, 0xA0	; 160
     9f4:	f9 e0       	ldi	r31, 0x09	; 9
     9f6:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     9f8:	86 ff       	sbrs	r24, 6
     9fa:	fd cf       	rjmp	.-6      	; 0x9f6 <st7565r_init+0x2da>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     9fc:	e0 ea       	ldi	r30, 0xA0	; 160
     9fe:	f9 e0       	ldi	r31, 0x09	; 9
     a00:	80 e4       	ldi	r24, 0x40	; 64
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     a02:	81 83       	std	Z+1, r24	; 0x01
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     a04:	80 81       	ld	r24, Z
     a06:	be 01       	movw	r22, r28
     a08:	6f 5f       	subi	r22, 0xFF	; 255
     a0a:	7f 4f       	sbci	r23, 0xFF	; 255
     a0c:	80 ea       	ldi	r24, 0xA0	; 160
     a0e:	99 e0       	ldi	r25, 0x09	; 9
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     a10:	34 d7       	rcall	.+3688   	; 0x187a <usart_spi_deselect_device>
     a12:	8b e2       	ldi	r24, 0x2B	; 43
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     a14:	89 83       	std	Y+1, r24	; 0x01
     a16:	be 01       	movw	r22, r28
     a18:	6f 5f       	subi	r22, 0xFF	; 255
     a1a:	7f 4f       	sbci	r23, 0xFF	; 255
     a1c:	80 ea       	ldi	r24, 0xA0	; 160
     a1e:	99 e0       	ldi	r25, 0x09	; 9
     a20:	16 d7       	rcall	.+3628   	; 0x184e <usart_spi_select_device>
     a22:	81 e0       	ldi	r24, 0x01	; 1
     a24:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x7be666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     a28:	e0 ea       	ldi	r30, 0xA0	; 160
     a2a:	f9 e0       	ldi	r31, 0x09	; 9
     a2c:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     a2e:	85 ff       	sbrs	r24, 5
     a30:	fd cf       	rjmp	.-6      	; 0xa2c <st7565r_init+0x310>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     a32:	81 e2       	ldi	r24, 0x21	; 33
     a34:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7be9a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     a38:	e0 ea       	ldi	r30, 0xA0	; 160
     a3a:	f9 e0       	ldi	r31, 0x09	; 9
     a3c:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     a3e:	86 ff       	sbrs	r24, 6
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     a40:	fd cf       	rjmp	.-6      	; 0xa3c <st7565r_init+0x320>
     a42:	e0 ea       	ldi	r30, 0xA0	; 160
     a44:	f9 e0       	ldi	r31, 0x09	; 9
     a46:	80 e4       	ldi	r24, 0x40	; 64
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     a48:	81 83       	std	Z+1, r24	; 0x01
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     a4a:	80 81       	ld	r24, Z
     a4c:	be 01       	movw	r22, r28
     a4e:	6f 5f       	subi	r22, 0xFF	; 255
     a50:	7f 4f       	sbci	r23, 0xFF	; 255
     a52:	80 ea       	ldi	r24, 0xA0	; 160
     a54:	99 e0       	ldi	r25, 0x09	; 9
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     a56:	11 d7       	rcall	.+3618   	; 0x187a <usart_spi_deselect_device>
     a58:	8b e2       	ldi	r24, 0x2B	; 43
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     a5a:	89 83       	std	Y+1, r24	; 0x01
     a5c:	be 01       	movw	r22, r28
     a5e:	6f 5f       	subi	r22, 0xFF	; 255
     a60:	7f 4f       	sbci	r23, 0xFF	; 255
     a62:	80 ea       	ldi	r24, 0xA0	; 160
     a64:	99 e0       	ldi	r25, 0x09	; 9
     a66:	f3 d6       	rcall	.+3558   	; 0x184e <usart_spi_select_device>
     a68:	81 e0       	ldi	r24, 0x01	; 1
     a6a:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x7be666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     a6e:	e0 ea       	ldi	r30, 0xA0	; 160
     a70:	f9 e0       	ldi	r31, 0x09	; 9
     a72:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     a74:	85 ff       	sbrs	r24, 5
     a76:	fd cf       	rjmp	.-6      	; 0xa72 <st7565r_init+0x356>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     a78:	8f ea       	ldi	r24, 0xAF	; 175
     a7a:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7be9a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     a7e:	e0 ea       	ldi	r30, 0xA0	; 160
     a80:	f9 e0       	ldi	r31, 0x09	; 9
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     a82:	81 81       	ldd	r24, Z+1	; 0x01
     a84:	86 ff       	sbrs	r24, 6
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     a86:	fd cf       	rjmp	.-6      	; 0xa82 <st7565r_init+0x366>
     a88:	e0 ea       	ldi	r30, 0xA0	; 160
     a8a:	f9 e0       	ldi	r31, 0x09	; 9
     a8c:	80 e4       	ldi	r24, 0x40	; 64
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     a8e:	81 83       	std	Z+1, r24	; 0x01
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     a90:	80 81       	ld	r24, Z
     a92:	be 01       	movw	r22, r28
     a94:	6f 5f       	subi	r22, 0xFF	; 255
     a96:	7f 4f       	sbci	r23, 0xFF	; 255
     a98:	80 ea       	ldi	r24, 0xA0	; 160
     a9a:	99 e0       	ldi	r25, 0x09	; 9
     a9c:	ee d6       	rcall	.+3548   	; 0x187a <usart_spi_deselect_device>
	is set to the defined min*/
	st7565r_set_contrast(ST7565R_DISPLAY_CONTRAST_MIN);

	// Turn on the display
	st7565r_display_on();
}
     a9e:	0f 90       	pop	r0
     aa0:	df 91       	pop	r29
     aa2:	cf 91       	pop	r28
     aa4:	1f 91       	pop	r17
     aa6:	0f 91       	pop	r16
     aa8:	ff 90       	pop	r15
     aaa:	ef 90       	pop	r14
     aac:	df 90       	pop	r13
     aae:	cf 90       	pop	r12
     ab0:	bf 90       	pop	r11
     ab2:	08 95       	ret

00000ab4 <gfx_mono_st7565r_put_byte>:
	gfx_mono_st7565r_put_byte(0, 0, 0xFF);
\endcode
 */
void gfx_mono_st7565r_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
     ab4:	ff 92       	push	r15
     ab6:	0f 93       	push	r16
     ab8:	1f 93       	push	r17
     aba:	cf 93       	push	r28
     abc:	df 93       	push	r29
     abe:	1f 92       	push	r1
     ac0:	cd b7       	in	r28, 0x3d	; 61
     ac2:	de b7       	in	r29, 0x3e	; 62
     ac4:	08 2f       	mov	r16, r24
     ac6:	f6 2e       	mov	r15, r22
     ac8:	14 2f       	mov	r17, r20
#ifdef CONFIG_ST7565R_FRAMEBUFFER
	gfx_mono_framebuffer_put_byte(page, column, data);
     aca:	f2 d6       	rcall	.+3556   	; 0x18b0 <gfx_mono_framebuffer_put_byte>
 */
static inline void st7565r_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
	st7565r_write_command(ST7565R_CMD_PAGE_ADDRESS_SET(address));
     acc:	0f 70       	andi	r16, 0x0F	; 15
     ace:	00 6b       	ori	r16, 0xB0	; 176
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     ad0:	8b e2       	ldi	r24, 0x2B	; 43
     ad2:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     ad4:	be 01       	movw	r22, r28
     ad6:	6f 5f       	subi	r22, 0xFF	; 255
     ad8:	7f 4f       	sbci	r23, 0xFF	; 255
     ada:	80 ea       	ldi	r24, 0xA0	; 160
     adc:	99 e0       	ldi	r25, 0x09	; 9
     ade:	b7 d6       	rcall	.+3438   	; 0x184e <usart_spi_select_device>
     ae0:	81 e0       	ldi	r24, 0x01	; 1
     ae2:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x7be666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     ae6:	e0 ea       	ldi	r30, 0xA0	; 160
     ae8:	f9 e0       	ldi	r31, 0x09	; 9
     aea:	91 81       	ldd	r25, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     aec:	95 ff       	sbrs	r25, 5
     aee:	fd cf       	rjmp	.-6      	; 0xaea <gfx_mono_st7565r_put_byte+0x36>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     af0:	00 93 a0 09 	sts	0x09A0, r16	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7be9a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     af4:	e0 ea       	ldi	r30, 0xA0	; 160
     af6:	f9 e0       	ldi	r31, 0x09	; 9
     af8:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     afa:	86 ff       	sbrs	r24, 6
     afc:	fd cf       	rjmp	.-6      	; 0xaf8 <gfx_mono_st7565r_put_byte+0x44>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     afe:	e0 ea       	ldi	r30, 0xA0	; 160
     b00:	f9 e0       	ldi	r31, 0x09	; 9
     b02:	80 e4       	ldi	r24, 0x40	; 64
     b04:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     b06:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     b08:	be 01       	movw	r22, r28
     b0a:	6f 5f       	subi	r22, 0xFF	; 255
     b0c:	7f 4f       	sbci	r23, 0xFF	; 255
     b0e:	80 ea       	ldi	r24, 0xA0	; 160
     b10:	99 e0       	ldi	r25, 0x09	; 9
     b12:	b3 d6       	rcall	.+3430   	; 0x187a <usart_spi_deselect_device>
 */
static inline void st7565r_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	st7565r_write_command(ST7565R_CMD_COLUMN_ADDRESS_SET_MSB(address >> 4));
     b14:	0f 2d       	mov	r16, r15
     b16:	0f 77       	andi	r16, 0x7F	; 127
     b18:	02 95       	swap	r16
     b1a:	0f 70       	andi	r16, 0x0F	; 15
     b1c:	00 61       	ori	r16, 0x10	; 16
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     b1e:	8b e2       	ldi	r24, 0x2B	; 43
     b20:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     b22:	be 01       	movw	r22, r28
     b24:	6f 5f       	subi	r22, 0xFF	; 255
     b26:	7f 4f       	sbci	r23, 0xFF	; 255
     b28:	80 ea       	ldi	r24, 0xA0	; 160
     b2a:	99 e0       	ldi	r25, 0x09	; 9
     b2c:	90 d6       	rcall	.+3360   	; 0x184e <usart_spi_select_device>
     b2e:	81 e0       	ldi	r24, 0x01	; 1
     b30:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x7be666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     b34:	e0 ea       	ldi	r30, 0xA0	; 160
     b36:	f9 e0       	ldi	r31, 0x09	; 9
     b38:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     b3a:	85 ff       	sbrs	r24, 5
     b3c:	fd cf       	rjmp	.-6      	; 0xb38 <gfx_mono_st7565r_put_byte+0x84>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     b3e:	00 93 a0 09 	sts	0x09A0, r16	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7be9a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     b42:	e0 ea       	ldi	r30, 0xA0	; 160
     b44:	f9 e0       	ldi	r31, 0x09	; 9
     b46:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     b48:	86 ff       	sbrs	r24, 6
     b4a:	fd cf       	rjmp	.-6      	; 0xb46 <gfx_mono_st7565r_put_byte+0x92>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     b4c:	e0 ea       	ldi	r30, 0xA0	; 160
     b4e:	f9 e0       	ldi	r31, 0x09	; 9
     b50:	80 e4       	ldi	r24, 0x40	; 64
     b52:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     b54:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     b56:	be 01       	movw	r22, r28
     b58:	6f 5f       	subi	r22, 0xFF	; 255
     b5a:	7f 4f       	sbci	r23, 0xFF	; 255
     b5c:	80 ea       	ldi	r24, 0xA0	; 160
     b5e:	99 e0       	ldi	r25, 0x09	; 9
     b60:	8c d6       	rcall	.+3352   	; 0x187a <usart_spi_deselect_device>
static inline void st7565r_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	st7565r_write_command(ST7565R_CMD_COLUMN_ADDRESS_SET_MSB(address >> 4));
	st7565r_write_command(ST7565R_CMD_COLUMN_ADDRESS_SET_LSB(address & 0x0F));
     b62:	0f 2d       	mov	r16, r15
     b64:	0f 70       	andi	r16, 0x0F	; 15
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     b66:	8b e2       	ldi	r24, 0x2B	; 43
     b68:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     b6a:	be 01       	movw	r22, r28
     b6c:	6f 5f       	subi	r22, 0xFF	; 255
     b6e:	7f 4f       	sbci	r23, 0xFF	; 255
     b70:	80 ea       	ldi	r24, 0xA0	; 160
     b72:	99 e0       	ldi	r25, 0x09	; 9
     b74:	6c d6       	rcall	.+3288   	; 0x184e <usart_spi_select_device>
     b76:	81 e0       	ldi	r24, 0x01	; 1
     b78:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x7be666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     b7c:	e0 ea       	ldi	r30, 0xA0	; 160
     b7e:	f9 e0       	ldi	r31, 0x09	; 9
     b80:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     b82:	85 ff       	sbrs	r24, 5
     b84:	fd cf       	rjmp	.-6      	; 0xb80 <gfx_mono_st7565r_put_byte+0xcc>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     b86:	00 93 a0 09 	sts	0x09A0, r16	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7be9a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     b8a:	e0 ea       	ldi	r30, 0xA0	; 160
     b8c:	f9 e0       	ldi	r31, 0x09	; 9
     b8e:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     b90:	86 ff       	sbrs	r24, 6
     b92:	fd cf       	rjmp	.-6      	; 0xb8e <gfx_mono_st7565r_put_byte+0xda>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     b94:	e0 ea       	ldi	r30, 0xA0	; 160
     b96:	f9 e0       	ldi	r31, 0x09	; 9
     b98:	80 e4       	ldi	r24, 0x40	; 64
     b9a:	81 83       	std	Z+1, r24	; 0x01
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     b9c:	80 81       	ld	r24, Z
     b9e:	be 01       	movw	r22, r28
     ba0:	6f 5f       	subi	r22, 0xFF	; 255
     ba2:	7f 4f       	sbci	r23, 0xFF	; 255
     ba4:	80 ea       	ldi	r24, 0xA0	; 160
     ba6:	99 e0       	ldi	r25, 0x09	; 9
     ba8:	68 d6       	rcall	.+3280   	; 0x187a <usart_spi_deselect_device>
 * \param data the data to write
 */
static inline void st7565r_write_data(uint8_t data)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     baa:	8b e2       	ldi	r24, 0x2B	; 43
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     bac:	89 83       	std	Y+1, r24	; 0x01
     bae:	be 01       	movw	r22, r28
     bb0:	6f 5f       	subi	r22, 0xFF	; 255
     bb2:	7f 4f       	sbci	r23, 0xFF	; 255
     bb4:	80 ea       	ldi	r24, 0xA0	; 160
     bb6:	99 e0       	ldi	r25, 0x09	; 9
     bb8:	4a d6       	rcall	.+3220   	; 0x184e <usart_spi_select_device>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
     bba:	81 e0       	ldi	r24, 0x01	; 1
     bbc:	80 93 65 06 	sts	0x0665, r24	; 0x800665 <__TEXT_REGION_LENGTH__+0x7be665>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     bc0:	e0 ea       	ldi	r30, 0xA0	; 160
     bc2:	f9 e0       	ldi	r31, 0x09	; 9
     bc4:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     bc6:	85 ff       	sbrs	r24, 5
     bc8:	fd cf       	rjmp	.-6      	; 0xbc4 <gfx_mono_st7565r_put_byte+0x110>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     bca:	10 93 a0 09 	sts	0x09A0, r17	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7be9a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     bce:	e0 ea       	ldi	r30, 0xA0	; 160
     bd0:	f9 e0       	ldi	r31, 0x09	; 9
     bd2:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     bd4:	86 ff       	sbrs	r24, 6
     bd6:	fd cf       	rjmp	.-6      	; 0xbd2 <gfx_mono_st7565r_put_byte+0x11e>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     bd8:	e0 ea       	ldi	r30, 0xA0	; 160
     bda:	f9 e0       	ldi	r31, 0x09	; 9
     bdc:	80 e4       	ldi	r24, 0x40	; 64
     bde:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     be0:	80 81       	ld	r24, Z
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
     be2:	81 e0       	ldi	r24, 0x01	; 1
     be4:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x7be666>
	ioport_set_pin_high(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, data);
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     be8:	be 01       	movw	r22, r28
     bea:	6f 5f       	subi	r22, 0xFF	; 255
     bec:	7f 4f       	sbci	r23, 0xFF	; 255
     bee:	80 ea       	ldi	r24, 0xA0	; 160
     bf0:	99 e0       	ldi	r25, 0x09	; 9
     bf2:	43 d6       	rcall	.+3206   	; 0x187a <usart_spi_deselect_device>

	st7565r_set_page_address(page);
	st7565r_set_column_address(column);

	st7565r_write_data(data);
}
     bf4:	0f 90       	pop	r0
     bf6:	df 91       	pop	r29
     bf8:	cf 91       	pop	r28
     bfa:	1f 91       	pop	r17
     bfc:	0f 91       	pop	r16
     bfe:	ff 90       	pop	r15
     c00:	08 95       	ret

00000c02 <gfx_mono_st7565r_init>:
 * It will also write the graphic controller RAM to all zeroes.
 *
 * \note This function will clear the contents of the display.
 */
void gfx_mono_st7565r_init(void)
{
     c02:	0f 93       	push	r16
     c04:	1f 93       	push	r17
     c06:	cf 93       	push	r28
     c08:	df 93       	push	r29
     c0a:	1f 92       	push	r1
     c0c:	cd b7       	in	r28, 0x3d	; 61
     c0e:	de b7       	in	r29, 0x3e	; 62
	uint8_t page;
	uint8_t column;

#ifdef CONFIG_ST7565R_FRAMEBUFFER
	gfx_mono_set_framebuffer(framebuffer);
     c10:	8c e6       	ldi	r24, 0x6C	; 108
     c12:	90 e2       	ldi	r25, 0x20	; 32
     c14:	48 d6       	rcall	.+3216   	; 0x18a6 <gfx_mono_set_framebuffer>
#endif

	/* Initialize the low-level display controller. */
	st7565r_init();
     c16:	82 dd       	rcall	.-1276   	; 0x71c <st7565r_init>
     c18:	8b e2       	ldi	r24, 0x2B	; 43
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     c1a:	89 83       	std	Y+1, r24	; 0x01
     c1c:	be 01       	movw	r22, r28
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     c1e:	6f 5f       	subi	r22, 0xFF	; 255
     c20:	7f 4f       	sbci	r23, 0xFF	; 255
     c22:	80 ea       	ldi	r24, 0xA0	; 160
     c24:	99 e0       	ldi	r25, 0x09	; 9
     c26:	13 d6       	rcall	.+3110   	; 0x184e <usart_spi_select_device>
     c28:	81 e0       	ldi	r24, 0x01	; 1
     c2a:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x7be666>
     c2e:	e0 ea       	ldi	r30, 0xA0	; 160
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     c30:	f9 e0       	ldi	r31, 0x09	; 9
     c32:	81 81       	ldd	r24, Z+1	; 0x01
     c34:	85 ff       	sbrs	r24, 5
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     c36:	fd cf       	rjmp	.-6      	; 0xc32 <gfx_mono_st7565r_init+0x30>
     c38:	80 e4       	ldi	r24, 0x40	; 64
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     c3a:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7be9a0>
     c3e:	e0 ea       	ldi	r30, 0xA0	; 160
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     c40:	f9 e0       	ldi	r31, 0x09	; 9
     c42:	81 81       	ldd	r24, Z+1	; 0x01
     c44:	86 ff       	sbrs	r24, 6
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     c46:	fd cf       	rjmp	.-6      	; 0xc42 <gfx_mono_st7565r_init+0x40>
     c48:	e0 ea       	ldi	r30, 0xA0	; 160
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     c4a:	f9 e0       	ldi	r31, 0x09	; 9
     c4c:	80 e4       	ldi	r24, 0x40	; 64
     c4e:	81 83       	std	Z+1, r24	; 0x01
     c50:	80 81       	ld	r24, Z
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     c52:	be 01       	movw	r22, r28
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     c54:	6f 5f       	subi	r22, 0xFF	; 255
     c56:	7f 4f       	sbci	r23, 0xFF	; 255
     c58:	80 ea       	ldi	r24, 0xA0	; 160
     c5a:	99 e0       	ldi	r25, 0x09	; 9
     c5c:	0e d6       	rcall	.+3100   	; 0x187a <usart_spi_deselect_device>
     c5e:	00 e0       	ldi	r16, 0x00	; 0

	/* Clear the contents of the display.
	 * If using a framebuffer (SPI interface) it will both clear the
	 * controller memory and the framebuffer.
	 */
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
     c60:	0a c0       	rjmp	.+20     	; 0xc76 <gfx_mono_st7565r_init+0x74>
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
			gfx_mono_put_byte(page, column, 0x00);
     c62:	40 e0       	ldi	r20, 0x00	; 0
     c64:	61 2f       	mov	r22, r17
     c66:	80 2f       	mov	r24, r16
     c68:	25 df       	rcall	.-438    	; 0xab4 <gfx_mono_st7565r_put_byte>
     c6a:	1f 5f       	subi	r17, 0xFF	; 255
	/* Clear the contents of the display.
	 * If using a framebuffer (SPI interface) it will both clear the
	 * controller memory and the framebuffer.
	 */
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
     c6c:	10 38       	cpi	r17, 0x80	; 128
     c6e:	c9 f7       	brne	.-14     	; 0xc62 <gfx_mono_st7565r_init+0x60>
     c70:	0f 5f       	subi	r16, 0xFF	; 255

	/* Clear the contents of the display.
	 * If using a framebuffer (SPI interface) it will both clear the
	 * controller memory and the framebuffer.
	 */
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
     c72:	04 30       	cpi	r16, 0x04	; 4
     c74:	11 f0       	breq	.+4      	; 0xc7a <gfx_mono_st7565r_init+0x78>
     c76:	10 e0       	ldi	r17, 0x00	; 0
 * It will also write the graphic controller RAM to all zeroes.
 *
 * \note This function will clear the contents of the display.
 */
void gfx_mono_st7565r_init(void)
{
     c78:	f4 cf       	rjmp	.-24     	; 0xc62 <gfx_mono_st7565r_init+0x60>
     c7a:	0f 90       	pop	r0
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
			gfx_mono_put_byte(page, column, 0x00);
		}
	}
}
     c7c:	df 91       	pop	r29
     c7e:	cf 91       	pop	r28
     c80:	1f 91       	pop	r17
     c82:	0f 91       	pop	r16
     c84:	08 95       	ret

00000c86 <gfx_mono_st7565r_draw_pixel>:
     c86:	ff 92       	push	r15
	gfx_mono_st7565r_draw_pixel(10, 10, GFX_PIXEL_XOR);
\endcode
 */
void gfx_mono_st7565r_draw_pixel(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t color)
{
     c88:	0f 93       	push	r16
     c8a:	1f 93       	push	r17
     c8c:	cf 93       	push	r28
     c8e:	df 93       	push	r29
	uint8_t page;
	uint8_t pixel_mask;
	uint8_t pixel_value;

	/* Discard pixels drawn outside the screen */
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
     c90:	88 23       	and	r24, r24
     c92:	4c f1       	brlt	.+82     	; 0xce6 <gfx_mono_st7565r_draw_pixel+0x60>
     c94:	60 32       	cpi	r22, 0x20	; 32
     c96:	38 f5       	brcc	.+78     	; 0xce6 <gfx_mono_st7565r_draw_pixel+0x60>
     c98:	d4 2f       	mov	r29, r20
     c9a:	c8 2f       	mov	r28, r24
		return;
	}

	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
     c9c:	f6 2e       	mov	r15, r22
     c9e:	f6 94       	lsr	r15
     ca0:	f6 94       	lsr	r15
     ca2:	f6 94       	lsr	r15
	pixel_mask = (1 << (y - (page * 8)));
     ca4:	70 e0       	ldi	r23, 0x00	; 0
     ca6:	88 e0       	ldi	r24, 0x08	; 8
     ca8:	f8 9e       	mul	r15, r24
     caa:	60 19       	sub	r22, r0
     cac:	71 09       	sbc	r23, r1
     cae:	11 24       	eor	r1, r1
     cb0:	81 e0       	ldi	r24, 0x01	; 1
     cb2:	90 e0       	ldi	r25, 0x00	; 0
     cb4:	8c 01       	movw	r16, r24
     cb6:	02 c0       	rjmp	.+4      	; 0xcbc <gfx_mono_st7565r_draw_pixel+0x36>
     cb8:	00 0f       	add	r16, r16
     cba:	11 1f       	adc	r17, r17
     cbc:	6a 95       	dec	r22
     cbe:	e2 f7       	brpl	.-8      	; 0xcb8 <gfx_mono_st7565r_draw_pixel+0x32>
\endcode
 */
uint8_t gfx_mono_st7565r_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_ST7565R_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
     cc0:	6c 2f       	mov	r22, r28
     cc2:	8f 2d       	mov	r24, r15
     cc4:	03 d6       	rcall	.+3078   	; 0x18cc <gfx_mono_framebuffer_get_byte>
	 * requested action on this pixel before writing the page back to the
	 * display.
	 */
	pixel_value = gfx_mono_get_byte(page, x);

	switch (color) {
     cc6:	d1 30       	cpi	r29, 0x01	; 1
     cc8:	21 f0       	breq	.+8      	; 0xcd2 <gfx_mono_st7565r_draw_pixel+0x4c>
     cca:	28 f0       	brcs	.+10     	; 0xcd6 <gfx_mono_st7565r_draw_pixel+0x50>
     ccc:	d2 30       	cpi	r29, 0x02	; 2
     cce:	31 f0       	breq	.+12     	; 0xcdc <gfx_mono_st7565r_draw_pixel+0x56>
     cd0:	06 c0       	rjmp	.+12     	; 0xcde <gfx_mono_st7565r_draw_pixel+0x58>
	case GFX_PIXEL_SET:
		pixel_value |= pixel_mask;
     cd2:	80 2b       	or	r24, r16
		break;
     cd4:	04 c0       	rjmp	.+8      	; 0xcde <gfx_mono_st7565r_draw_pixel+0x58>

	case GFX_PIXEL_CLR:
		pixel_value &= ~pixel_mask;
     cd6:	00 95       	com	r16
     cd8:	80 23       	and	r24, r16
		break;
     cda:	01 c0       	rjmp	.+2      	; 0xcde <gfx_mono_st7565r_draw_pixel+0x58>

	case GFX_PIXEL_XOR:
		pixel_value ^= pixel_mask;
     cdc:	80 27       	eor	r24, r16

	default:
		break;
	}

	gfx_mono_put_byte(page, x, pixel_value);
     cde:	48 2f       	mov	r20, r24
     ce0:	6c 2f       	mov	r22, r28
     ce2:	8f 2d       	mov	r24, r15
     ce4:	e7 de       	rcall	.-562    	; 0xab4 <gfx_mono_st7565r_put_byte>
}
     ce6:	df 91       	pop	r29
     ce8:	cf 91       	pop	r28
     cea:	1f 91       	pop	r17
     cec:	0f 91       	pop	r16
     cee:	ff 90       	pop	r15
     cf0:	08 95       	ret

00000cf2 <gfx_mono_st7565r_get_byte>:
\endcode
 */
uint8_t gfx_mono_st7565r_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_ST7565R_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
     cf2:	ec c5       	rjmp	.+3032   	; 0x18cc <gfx_mono_framebuffer_get_byte>
	st7565r_set_column_address(column);

	return st7565r_read_data();

#endif
}
     cf4:	08 95       	ret

00000cf6 <adc_set_callback>:
 *
 * \param adc Pointer to ADC module.
 * \param callback Pointer to the callback function to set.
 */
void adc_set_callback(ADC_t *adc, adc_callback_t callback)
{
     cf6:	cf 93       	push	r28
     cf8:	df 93       	push	r29
     cfa:	1f 92       	push	r1
     cfc:	cd b7       	in	r28, 0x3d	; 61
     cfe:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     d00:	2f b7       	in	r18, 0x3f	; 63
     d02:	29 83       	std	Y+1, r18	; 0x01
	cpu_irq_disable();
     d04:	f8 94       	cli
	return flags;
     d06:	49 81       	ldd	r20, Y+1	; 0x01
	Assert(callback);

	flags = cpu_irq_save();

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
     d08:	28 2f       	mov	r18, r24
     d0a:	39 2f       	mov	r19, r25
     d0c:	21 15       	cp	r18, r1
     d0e:	82 e0       	ldi	r24, 0x02	; 2
     d10:	38 07       	cpc	r19, r24
     d12:	29 f4       	brne	.+10     	; 0xd1e <adc_set_callback+0x28>
		adca_callback = callback;
     d14:	60 93 f2 22 	sts	0x22F2, r22	; 0x8022f2 <adca_callback>
     d18:	70 93 f3 22 	sts	0x22F3, r23	; 0x8022f3 <adca_callback+0x1>
     d1c:	07 c0       	rjmp	.+14     	; 0xd2c <adc_set_callback+0x36>
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
     d1e:	20 34       	cpi	r18, 0x40	; 64
     d20:	32 40       	sbci	r19, 0x02	; 2
     d22:	21 f4       	brne	.+8      	; 0xd2c <adc_set_callback+0x36>
		adcb_callback = callback;
     d24:	60 93 f0 22 	sts	0x22F0, r22	; 0x8022f0 <adcb_callback>
     d28:	70 93 f1 22 	sts	0x22F1, r23	; 0x8022f1 <adcb_callback+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     d2c:	4f bf       	out	0x3f, r20	; 63
	{
		Assert(0);
	}

	cpu_irq_restore(flags);
}
     d2e:	0f 90       	pop	r0
     d30:	df 91       	pop	r29
     d32:	cf 91       	pop	r28
     d34:	08 95       	ret

00000d36 <adc_enable_clock>:
void adc_enable_clock(ADC_t *adc);

void adc_enable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
     d36:	81 15       	cp	r24, r1
     d38:	22 e0       	ldi	r18, 0x02	; 2
     d3a:	92 07       	cpc	r25, r18
     d3c:	61 f4       	brne	.+24     	; 0xd56 <adc_enable_clock+0x20>
		Assert(adca_enable_count < 0xff);
		if (!adca_enable_count++) {
     d3e:	80 91 6d 22 	lds	r24, 0x226D	; 0x80226d <adca_enable_count>
     d42:	91 e0       	ldi	r25, 0x01	; 1
     d44:	98 0f       	add	r25, r24
     d46:	90 93 6d 22 	sts	0x226D, r25	; 0x80226d <adca_enable_count>
     d4a:	81 11       	cpse	r24, r1
     d4c:	12 c0       	rjmp	.+36     	; 0xd72 <adc_enable_clock+0x3c>
			sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     d4e:	62 e0       	ldi	r22, 0x02	; 2
     d50:	81 e0       	ldi	r24, 0x01	; 1
     d52:	46 c6       	rjmp	.+3212   	; 0x19e0 <sysclk_enable_module>
     d54:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
     d56:	80 34       	cpi	r24, 0x40	; 64
     d58:	92 40       	sbci	r25, 0x02	; 2
     d5a:	59 f4       	brne	.+22     	; 0xd72 <adc_enable_clock+0x3c>
		Assert(adcb_enable_count < 0xff);
		if (!adcb_enable_count++) {
     d5c:	80 91 6c 22 	lds	r24, 0x226C	; 0x80226c <adcb_enable_count>
     d60:	91 e0       	ldi	r25, 0x01	; 1
     d62:	98 0f       	add	r25, r24
     d64:	90 93 6c 22 	sts	0x226C, r25	; 0x80226c <adcb_enable_count>
     d68:	81 11       	cpse	r24, r1
     d6a:	03 c0       	rjmp	.+6      	; 0xd72 <adc_enable_clock+0x3c>
			sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
     d6c:	62 e0       	ldi	r22, 0x02	; 2
     d6e:	82 e0       	ldi	r24, 0x02	; 2
     d70:	37 c6       	rjmp	.+3182   	; 0x19e0 <sysclk_enable_module>
     d72:	08 95       	ret

00000d74 <adc_disable_clock>:
void adc_disable_clock(ADC_t *adc);

void adc_disable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
     d74:	81 15       	cp	r24, r1
     d76:	22 e0       	ldi	r18, 0x02	; 2
     d78:	92 07       	cpc	r25, r18
     d7a:	59 f4       	brne	.+22     	; 0xd92 <adc_disable_clock+0x1e>
		Assert(adca_enable_count);
		if (!--adca_enable_count) {
     d7c:	80 91 6d 22 	lds	r24, 0x226D	; 0x80226d <adca_enable_count>
     d80:	81 50       	subi	r24, 0x01	; 1
     d82:	80 93 6d 22 	sts	0x226D, r24	; 0x80226d <adca_enable_count>
     d86:	81 11       	cpse	r24, r1
     d88:	11 c0       	rjmp	.+34     	; 0xdac <adc_disable_clock+0x38>
			sysclk_disable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     d8a:	62 e0       	ldi	r22, 0x02	; 2
     d8c:	81 e0       	ldi	r24, 0x01	; 1
     d8e:	3e c6       	rjmp	.+3196   	; 0x1a0c <sysclk_disable_module>
     d90:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
     d92:	80 34       	cpi	r24, 0x40	; 64
     d94:	92 40       	sbci	r25, 0x02	; 2
     d96:	51 f4       	brne	.+20     	; 0xdac <adc_disable_clock+0x38>
		Assert(adcb_enable_count);
		if (!--adcb_enable_count) {
     d98:	80 91 6c 22 	lds	r24, 0x226C	; 0x80226c <adcb_enable_count>
     d9c:	81 50       	subi	r24, 0x01	; 1
     d9e:	80 93 6c 22 	sts	0x226C, r24	; 0x80226c <adcb_enable_count>
     da2:	81 11       	cpse	r24, r1
     da4:	03 c0       	rjmp	.+6      	; 0xdac <adc_disable_clock+0x38>
			sysclk_disable_module(SYSCLK_PORT_B, SYSCLK_ADC);
     da6:	62 e0       	ldi	r22, 0x02	; 2
     da8:	82 e0       	ldi	r24, 0x02	; 2
     daa:	30 c6       	rjmp	.+3168   	; 0x1a0c <sysclk_disable_module>
     dac:	08 95       	ret

00000dae <adc_enable>:
 * a conversion. For most XMEGA devices the start-up time is specified
 * to be a maximum of 24 ADC clock cycles. Please verify the start-up time for
 * the device in use.
 */
void adc_enable(ADC_t *adc)
{
     dae:	ef 92       	push	r14
     db0:	ff 92       	push	r15
     db2:	1f 93       	push	r17
     db4:	cf 93       	push	r28
     db6:	df 93       	push	r29
     db8:	1f 92       	push	r1
     dba:	1f 92       	push	r1
     dbc:	cd b7       	in	r28, 0x3d	; 61
     dbe:	de b7       	in	r29, 0x3e	; 62
     dc0:	7c 01       	movw	r14, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     dc2:	8f b7       	in	r24, 0x3f	; 63
     dc4:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     dc6:	f8 94       	cli
	return flags;
     dc8:	19 81       	ldd	r17, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();
	adc_enable_clock(adc);
     dca:	c7 01       	movw	r24, r14
     dcc:	b4 df       	rcall	.-152    	; 0xd36 <adc_enable_clock>
	adc->CTRLA |= ADC_ENABLE_bm;
     dce:	f7 01       	movw	r30, r14
     dd0:	80 81       	ld	r24, Z
     dd2:	81 60       	ori	r24, 0x01	; 1
     dd4:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     dd6:	1f bf       	out	0x3f, r17	; 63
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
     dd8:	80 91 f5 22 	lds	r24, 0x22F5	; 0x8022f5 <sleepmgr_locks+0x1>
     ddc:	8f 3f       	cpi	r24, 0xFF	; 255
     dde:	09 f4       	brne	.+2      	; 0xde2 <adc_enable+0x34>
     de0:	ff cf       	rjmp	.-2      	; 0xde0 <adc_enable+0x32>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     de2:	8f b7       	in	r24, 0x3f	; 63
     de4:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
     de6:	f8 94       	cli
	return flags;
     de8:	9a 81       	ldd	r25, Y+2	; 0x02
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
     dea:	e4 ef       	ldi	r30, 0xF4	; 244
     dec:	f2 e2       	ldi	r31, 0x22	; 34
     dee:	81 81       	ldd	r24, Z+1	; 0x01
     df0:	8f 5f       	subi	r24, 0xFF	; 255
     df2:	81 83       	std	Z+1, r24	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     df4:	9f bf       	out	0x3f, r25	; 63
	cpu_irq_restore(flags);

	sleepmgr_lock_mode(SLEEPMGR_IDLE);
}
     df6:	0f 90       	pop	r0
     df8:	0f 90       	pop	r0
     dfa:	df 91       	pop	r29
     dfc:	cf 91       	pop	r28
     dfe:	1f 91       	pop	r17
     e00:	ff 90       	pop	r15
     e02:	ef 90       	pop	r14
     e04:	08 95       	ret

00000e06 <usart_spi_set_baudrate>:
 * \param usart The USART(SPI) module.
 * \param baud The baudrate.
 * \param cpu_hz The CPU frequency.
 */
void usart_spi_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
     e06:	cf 92       	push	r12
     e08:	df 92       	push	r13
     e0a:	ef 92       	push	r14
     e0c:	ff 92       	push	r15
     e0e:	0f 93       	push	r16
     e10:	1f 93       	push	r17
     e12:	cf 93       	push	r28
     e14:	df 93       	push	r29
     e16:	ec 01       	movw	r28, r24
	uint16_t bsel_value;

	/* Check if baudrate is less than the maximim limit specified in
	 * datasheet */
	if (baud < (cpu_hz / 2)) {
     e18:	d9 01       	movw	r26, r18
     e1a:	c8 01       	movw	r24, r16
     e1c:	b6 95       	lsr	r27
     e1e:	a7 95       	ror	r26
     e20:	97 95       	ror	r25
     e22:	87 95       	ror	r24
     e24:	48 17       	cp	r20, r24
     e26:	59 07       	cpc	r21, r25
     e28:	6a 07       	cpc	r22, r26
     e2a:	7b 07       	cpc	r23, r27
     e2c:	78 f4       	brcc	.+30     	; 0xe4c <usart_spi_set_baudrate+0x46>
		bsel_value = (cpu_hz / (baud * 2)) - 1;
     e2e:	6a 01       	movw	r12, r20
     e30:	7b 01       	movw	r14, r22
     e32:	cc 0c       	add	r12, r12
     e34:	dd 1c       	adc	r13, r13
     e36:	ee 1c       	adc	r14, r14
     e38:	ff 1c       	adc	r15, r15
     e3a:	c9 01       	movw	r24, r18
     e3c:	b8 01       	movw	r22, r16
     e3e:	a7 01       	movw	r20, r14
     e40:	96 01       	movw	r18, r12
     e42:	0e 94 c8 10 	call	0x2190	; 0x2190 <__udivmodsi4>
     e46:	21 50       	subi	r18, 0x01	; 1
     e48:	31 09       	sbc	r19, r1
     e4a:	02 c0       	rjmp	.+4      	; 0xe50 <usart_spi_set_baudrate+0x4a>
	} else {
		/* If baudrate is not within the specfication in datasheet,
		 * assign maximum baudrate possible for the current CPU frequency */
		bsel_value = 0;
     e4c:	20 e0       	ldi	r18, 0x00	; 0
     e4e:	30 e0       	ldi	r19, 0x00	; 0
	}

	(usart)->BAUDCTRLB = (uint8_t)((~USART_BSCALE_gm) & (bsel_value >> 8));
     e50:	83 2f       	mov	r24, r19
     e52:	8f 70       	andi	r24, 0x0F	; 15
     e54:	8f 83       	std	Y+7, r24	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)(bsel_value);
     e56:	2e 83       	std	Y+6, r18	; 0x06
}
     e58:	df 91       	pop	r29
     e5a:	cf 91       	pop	r28
     e5c:	1f 91       	pop	r17
     e5e:	0f 91       	pop	r16
     e60:	ff 90       	pop	r15
     e62:	ef 90       	pop	r14
     e64:	df 90       	pop	r13
     e66:	cf 90       	pop	r12
     e68:	08 95       	ret

00000e6a <usart_init_spi>:
 *
 * \param usart The USART module.
 * \param opt The RS232 configuration option.
 */
void usart_init_spi(USART_t *usart, const usart_spi_options_t *opt)
{
     e6a:	df 92       	push	r13
     e6c:	ef 92       	push	r14
     e6e:	ff 92       	push	r15
     e70:	0f 93       	push	r16
     e72:	1f 93       	push	r17
     e74:	cf 93       	push	r28
     e76:	df 93       	push	r29
     e78:	1f 92       	push	r1
     e7a:	cd b7       	in	r28, 0x3d	; 61
     e7c:	de b7       	in	r29, 0x3e	; 62
     e7e:	7c 01       	movw	r14, r24
     e80:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
     e82:	00 97       	sbiw	r24, 0x00	; 0
     e84:	09 f4       	brne	.+2      	; 0xe88 <usart_init_spi+0x1e>
     e86:	b2 c1       	rjmp	.+868    	; 0x11ec <__EEPROM_REGION_LENGTH__+0x1ec>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
     e88:	80 3c       	cpi	r24, 0xC0	; 192
     e8a:	91 05       	cpc	r25, r1
     e8c:	21 f4       	brne	.+8      	; 0xe96 <usart_init_spi+0x2c>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
     e8e:	60 e1       	ldi	r22, 0x10	; 16
     e90:	80 e0       	ldi	r24, 0x00	; 0
     e92:	a6 d5       	rcall	.+2892   	; 0x19e0 <sysclk_enable_module>
     e94:	ab c1       	rjmp	.+854    	; 0x11ec <__EEPROM_REGION_LENGTH__+0x1ec>
	else if (module == &RTC) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
     e96:	80 e8       	ldi	r24, 0x80	; 128
     e98:	e8 16       	cp	r14, r24
     e9a:	81 e0       	ldi	r24, 0x01	; 1
     e9c:	f8 06       	cpc	r15, r24
     e9e:	21 f4       	brne	.+8      	; 0xea8 <usart_init_spi+0x3e>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
     ea0:	62 e0       	ldi	r22, 0x02	; 2
     ea2:	80 e0       	ldi	r24, 0x00	; 0
     ea4:	9d d5       	rcall	.+2874   	; 0x19e0 <sysclk_enable_module>
     ea6:	a2 c1       	rjmp	.+836    	; 0x11ec <__EEPROM_REGION_LENGTH__+0x1ec>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
     ea8:	e1 14       	cp	r14, r1
     eaa:	e1 e0       	ldi	r30, 0x01	; 1
     eac:	fe 06       	cpc	r15, r30
     eae:	21 f4       	brne	.+8      	; 0xeb8 <usart_init_spi+0x4e>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
     eb0:	61 e0       	ldi	r22, 0x01	; 1
     eb2:	80 e0       	ldi	r24, 0x00	; 0
     eb4:	95 d5       	rcall	.+2858   	; 0x19e0 <sysclk_enable_module>
     eb6:	9a c1       	rjmp	.+820    	; 0x11ec <__EEPROM_REGION_LENGTH__+0x1ec>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
     eb8:	f0 e8       	ldi	r31, 0x80	; 128
     eba:	ef 16       	cp	r14, r31
     ebc:	f3 e0       	ldi	r31, 0x03	; 3
     ebe:	ff 06       	cpc	r15, r31
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
     ec0:	21 f4       	brne	.+8      	; 0xeca <usart_init_spi+0x60>
     ec2:	61 e0       	ldi	r22, 0x01	; 1
     ec4:	81 e0       	ldi	r24, 0x01	; 1
     ec6:	8c d5       	rcall	.+2840   	; 0x19e0 <sysclk_enable_module>
     ec8:	91 c1       	rjmp	.+802    	; 0x11ec <__EEPROM_REGION_LENGTH__+0x1ec>
	}
#endif
#ifdef ACB
	else if (module == &ACB) {
     eca:	30 e9       	ldi	r19, 0x90	; 144
     ecc:	e3 16       	cp	r14, r19
     ece:	33 e0       	ldi	r19, 0x03	; 3
     ed0:	f3 06       	cpc	r15, r19
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
     ed2:	21 f4       	brne	.+8      	; 0xedc <usart_init_spi+0x72>
     ed4:	61 e0       	ldi	r22, 0x01	; 1
     ed6:	82 e0       	ldi	r24, 0x02	; 2
     ed8:	83 d5       	rcall	.+2822   	; 0x19e0 <sysclk_enable_module>
     eda:	88 c1       	rjmp	.+784    	; 0x11ec <__EEPROM_REGION_LENGTH__+0x1ec>
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
     edc:	e1 14       	cp	r14, r1
     ede:	82 e0       	ldi	r24, 0x02	; 2
     ee0:	f8 06       	cpc	r15, r24
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     ee2:	21 f4       	brne	.+8      	; 0xeec <usart_init_spi+0x82>
     ee4:	62 e0       	ldi	r22, 0x02	; 2
     ee6:	81 e0       	ldi	r24, 0x01	; 1
     ee8:	7b d5       	rcall	.+2806   	; 0x19e0 <sysclk_enable_module>
     eea:	80 c1       	rjmp	.+768    	; 0x11ec <__EEPROM_REGION_LENGTH__+0x1ec>
	}
#endif
#ifdef ADCB
	else if (module == &ADCB) {
     eec:	e0 e4       	ldi	r30, 0x40	; 64
     eee:	ee 16       	cp	r14, r30
     ef0:	e2 e0       	ldi	r30, 0x02	; 2
     ef2:	fe 06       	cpc	r15, r30
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
     ef4:	21 f4       	brne	.+8      	; 0xefe <usart_init_spi+0x94>
     ef6:	62 e0       	ldi	r22, 0x02	; 2
     ef8:	82 e0       	ldi	r24, 0x02	; 2
     efa:	72 d5       	rcall	.+2788   	; 0x19e0 <sysclk_enable_module>
     efc:	77 c1       	rjmp	.+750    	; 0x11ec <__EEPROM_REGION_LENGTH__+0x1ec>
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
     efe:	f0 e2       	ldi	r31, 0x20	; 32
     f00:	ef 16       	cp	r14, r31
     f02:	f3 e0       	ldi	r31, 0x03	; 3
     f04:	ff 06       	cpc	r15, r31
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
     f06:	21 f4       	brne	.+8      	; 0xf10 <usart_init_spi+0xa6>
     f08:	64 e0       	ldi	r22, 0x04	; 4
     f0a:	82 e0       	ldi	r24, 0x02	; 2
     f0c:	69 d5       	rcall	.+2770   	; 0x19e0 <sysclk_enable_module>
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
     f0e:	6e c1       	rjmp	.+732    	; 0x11ec <__EEPROM_REGION_LENGTH__+0x1ec>
     f10:	e1 14       	cp	r14, r1
     f12:	38 e0       	ldi	r19, 0x08	; 8
     f14:	f3 06       	cpc	r15, r19
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
     f16:	21 f4       	brne	.+8      	; 0xf20 <usart_init_spi+0xb6>
     f18:	61 e0       	ldi	r22, 0x01	; 1
     f1a:	83 e0       	ldi	r24, 0x03	; 3
     f1c:	61 d5       	rcall	.+2754   	; 0x19e0 <sysclk_enable_module>
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
     f1e:	66 c1       	rjmp	.+716    	; 0x11ec <__EEPROM_REGION_LENGTH__+0x1ec>
     f20:	e1 14       	cp	r14, r1
     f22:	89 e0       	ldi	r24, 0x09	; 9
     f24:	f8 06       	cpc	r15, r24
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
     f26:	21 f4       	brne	.+8      	; 0xf30 <usart_init_spi+0xc6>
     f28:	61 e0       	ldi	r22, 0x01	; 1
     f2a:	84 e0       	ldi	r24, 0x04	; 4
     f2c:	59 d5       	rcall	.+2738   	; 0x19e0 <sysclk_enable_module>
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
     f2e:	5e c1       	rjmp	.+700    	; 0x11ec <__EEPROM_REGION_LENGTH__+0x1ec>
     f30:	e1 14       	cp	r14, r1
     f32:	ea e0       	ldi	r30, 0x0A	; 10
     f34:	fe 06       	cpc	r15, r30
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
     f36:	21 f4       	brne	.+8      	; 0xf40 <usart_init_spi+0xd6>
     f38:	61 e0       	ldi	r22, 0x01	; 1
     f3a:	85 e0       	ldi	r24, 0x05	; 5
     f3c:	51 d5       	rcall	.+2722   	; 0x19e0 <sysclk_enable_module>
	}
#endif
#ifdef TCF0
	else if (module == &TCF0) {
     f3e:	56 c1       	rjmp	.+684    	; 0x11ec <__EEPROM_REGION_LENGTH__+0x1ec>
     f40:	e1 14       	cp	r14, r1
     f42:	fb e0       	ldi	r31, 0x0B	; 11
     f44:	ff 06       	cpc	r15, r31
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
     f46:	21 f4       	brne	.+8      	; 0xf50 <usart_init_spi+0xe6>
     f48:	61 e0       	ldi	r22, 0x01	; 1
     f4a:	86 e0       	ldi	r24, 0x06	; 6
     f4c:	49 d5       	rcall	.+2706   	; 0x19e0 <sysclk_enable_module>
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
     f4e:	4e c1       	rjmp	.+668    	; 0x11ec <__EEPROM_REGION_LENGTH__+0x1ec>
     f50:	30 e4       	ldi	r19, 0x40	; 64
     f52:	e3 16       	cp	r14, r19
     f54:	38 e0       	ldi	r19, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
     f56:	f3 06       	cpc	r15, r19
     f58:	21 f4       	brne	.+8      	; 0xf62 <usart_init_spi+0xf8>
     f5a:	62 e0       	ldi	r22, 0x02	; 2
     f5c:	83 e0       	ldi	r24, 0x03	; 3
     f5e:	40 d5       	rcall	.+2688   	; 0x19e0 <sysclk_enable_module>
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
     f60:	45 c1       	rjmp	.+650    	; 0x11ec <__EEPROM_REGION_LENGTH__+0x1ec>
     f62:	80 e4       	ldi	r24, 0x40	; 64
     f64:	e8 16       	cp	r14, r24
     f66:	89 e0       	ldi	r24, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
     f68:	f8 06       	cpc	r15, r24
     f6a:	21 f4       	brne	.+8      	; 0xf74 <usart_init_spi+0x10a>
     f6c:	62 e0       	ldi	r22, 0x02	; 2
     f6e:	84 e0       	ldi	r24, 0x04	; 4
     f70:	37 d5       	rcall	.+2670   	; 0x19e0 <sysclk_enable_module>
	}
#endif
#ifdef TCE1
	else if (module == &TCE1) {
     f72:	3c c1       	rjmp	.+632    	; 0x11ec <__EEPROM_REGION_LENGTH__+0x1ec>
     f74:	e0 e4       	ldi	r30, 0x40	; 64
     f76:	ee 16       	cp	r14, r30
     f78:	ea e0       	ldi	r30, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
     f7a:	fe 06       	cpc	r15, r30
     f7c:	21 f4       	brne	.+8      	; 0xf86 <usart_init_spi+0x11c>
     f7e:	62 e0       	ldi	r22, 0x02	; 2
     f80:	85 e0       	ldi	r24, 0x05	; 5
     f82:	2e d5       	rcall	.+2652   	; 0x19e0 <sysclk_enable_module>
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
     f84:	33 c1       	rjmp	.+614    	; 0x11ec <__EEPROM_REGION_LENGTH__+0x1ec>
     f86:	f0 e9       	ldi	r31, 0x90	; 144
     f88:	ef 16       	cp	r14, r31
     f8a:	f8 e0       	ldi	r31, 0x08	; 8
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
     f8c:	ff 06       	cpc	r15, r31
     f8e:	21 f4       	brne	.+8      	; 0xf98 <usart_init_spi+0x12e>
     f90:	64 e0       	ldi	r22, 0x04	; 4
     f92:	83 e0       	ldi	r24, 0x03	; 3
     f94:	25 d5       	rcall	.+2634   	; 0x19e0 <sysclk_enable_module>
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
     f96:	2a c1       	rjmp	.+596    	; 0x11ec <__EEPROM_REGION_LENGTH__+0x1ec>
     f98:	30 e9       	ldi	r19, 0x90	; 144
     f9a:	e3 16       	cp	r14, r19
     f9c:	39 e0       	ldi	r19, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
     f9e:	f3 06       	cpc	r15, r19
     fa0:	21 f4       	brne	.+8      	; 0xfaa <usart_init_spi+0x140>
     fa2:	64 e0       	ldi	r22, 0x04	; 4
     fa4:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
     fa6:	1c d5       	rcall	.+2616   	; 0x19e0 <sysclk_enable_module>
     fa8:	21 c1       	rjmp	.+578    	; 0x11ec <__EEPROM_REGION_LENGTH__+0x1ec>
     faa:	80 e9       	ldi	r24, 0x90	; 144
     fac:	e8 16       	cp	r14, r24
     fae:	8a e0       	ldi	r24, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
     fb0:	f8 06       	cpc	r15, r24
     fb2:	21 f4       	brne	.+8      	; 0xfbc <usart_init_spi+0x152>
     fb4:	64 e0       	ldi	r22, 0x04	; 4
     fb6:	85 e0       	ldi	r24, 0x05	; 5
	}
#endif
#ifdef HIRESF
	else if (module == &HIRESF) {
     fb8:	13 d5       	rcall	.+2598   	; 0x19e0 <sysclk_enable_module>
     fba:	18 c1       	rjmp	.+560    	; 0x11ec <__EEPROM_REGION_LENGTH__+0x1ec>
     fbc:	e0 e9       	ldi	r30, 0x90	; 144
     fbe:	ee 16       	cp	r14, r30
     fc0:	eb e0       	ldi	r30, 0x0B	; 11
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
     fc2:	fe 06       	cpc	r15, r30
     fc4:	21 f4       	brne	.+8      	; 0xfce <usart_init_spi+0x164>
     fc6:	64 e0       	ldi	r22, 0x04	; 4
     fc8:	86 e0       	ldi	r24, 0x06	; 6
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
     fca:	0a d5       	rcall	.+2580   	; 0x19e0 <sysclk_enable_module>
     fcc:	0f c1       	rjmp	.+542    	; 0x11ec <__EEPROM_REGION_LENGTH__+0x1ec>
     fce:	f0 ec       	ldi	r31, 0xC0	; 192
     fd0:	ef 16       	cp	r14, r31
     fd2:	f8 e0       	ldi	r31, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
     fd4:	ff 06       	cpc	r15, r31
     fd6:	21 f4       	brne	.+8      	; 0xfe0 <usart_init_spi+0x176>
     fd8:	68 e0       	ldi	r22, 0x08	; 8
     fda:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
     fdc:	01 d5       	rcall	.+2562   	; 0x19e0 <sysclk_enable_module>
     fde:	06 c1       	rjmp	.+524    	; 0x11ec <__EEPROM_REGION_LENGTH__+0x1ec>
     fe0:	30 ec       	ldi	r19, 0xC0	; 192
     fe2:	e3 16       	cp	r14, r19
     fe4:	39 e0       	ldi	r19, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
     fe6:	f3 06       	cpc	r15, r19
     fe8:	21 f4       	brne	.+8      	; 0xff2 <usart_init_spi+0x188>
     fea:	68 e0       	ldi	r22, 0x08	; 8
     fec:	84 e0       	ldi	r24, 0x04	; 4
     fee:	f8 d4       	rcall	.+2544   	; 0x19e0 <sysclk_enable_module>
	else if (module == &SPIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
     ff0:	fd c0       	rjmp	.+506    	; 0x11ec <__EEPROM_REGION_LENGTH__+0x1ec>
     ff2:	80 ea       	ldi	r24, 0xA0	; 160
     ff4:	e8 16       	cp	r14, r24
     ff6:	88 e0       	ldi	r24, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
     ff8:	f8 06       	cpc	r15, r24
     ffa:	61 f4       	brne	.+24     	; 0x1014 <__EEPROM_REGION_LENGTH__+0x14>
     ffc:	60 e1       	ldi	r22, 0x10	; 16
     ffe:	83 e0       	ldi	r24, 0x03	; 3
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_rx_disable(USART_t *usart)
{
	(usart)->CTRLB &= ~USART_RXEN_bm;
    1000:	ef d4       	rcall	.+2526   	; 0x19e0 <sysclk_enable_module>
    1002:	e0 ea       	ldi	r30, 0xA0	; 160
    1004:	f8 e0       	ldi	r31, 0x08	; 8
    1006:	84 81       	ldd	r24, Z+4	; 0x04
	sysclk_enable_peripheral_clock(usart);

	usart_rx_disable(usart);

	/* configure Clock polarity using INVEN bit of the correct SCK I/O port **/
	invert_sck = (opt->spimode == 2) || (opt->spimode == 3);
    1008:	8f 7e       	andi	r24, 0xEF	; 239
    100a:	84 83       	std	Z+4, r24	; 0x04
    100c:	f8 01       	movw	r30, r16
    100e:	24 81       	ldd	r18, Z+4	; 0x04
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
    1010:	22 50       	subi	r18, 0x02	; 2
    1012:	4c c0       	rjmp	.+152    	; 0x10ac <__EEPROM_REGION_LENGTH__+0xac>
    1014:	f0 ea       	ldi	r31, 0xA0	; 160
    1016:	ef 16       	cp	r14, r31
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
    1018:	f9 e0       	ldi	r31, 0x09	; 9
    101a:	ff 06       	cpc	r15, r31
    101c:	21 f4       	brne	.+8      	; 0x1026 <__EEPROM_REGION_LENGTH__+0x26>
    101e:	60 e1       	ldi	r22, 0x10	; 16
    1020:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
    1022:	de d4       	rcall	.+2492   	; 0x19e0 <sysclk_enable_module>
    1024:	e3 c0       	rjmp	.+454    	; 0x11ec <__EEPROM_REGION_LENGTH__+0x1ec>
    1026:	30 ea       	ldi	r19, 0xA0	; 160
    1028:	e3 16       	cp	r14, r19
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
    102a:	3a e0       	ldi	r19, 0x0A	; 10
    102c:	f3 06       	cpc	r15, r19
    102e:	21 f4       	brne	.+8      	; 0x1038 <__EEPROM_REGION_LENGTH__+0x38>
    1030:	60 e1       	ldi	r22, 0x10	; 16
    1032:	85 e0       	ldi	r24, 0x05	; 5
	}
#endif
#ifdef USARTF0
	else if (module == &USARTF0) {
    1034:	d5 d4       	rcall	.+2474   	; 0x19e0 <sysclk_enable_module>
    1036:	da c0       	rjmp	.+436    	; 0x11ec <__EEPROM_REGION_LENGTH__+0x1ec>
    1038:	80 ea       	ldi	r24, 0xA0	; 160
    103a:	e8 16       	cp	r14, r24
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
    103c:	8b e0       	ldi	r24, 0x0B	; 11
    103e:	f8 06       	cpc	r15, r24
    1040:	21 f4       	brne	.+8      	; 0x104a <__EEPROM_REGION_LENGTH__+0x4a>
    1042:	60 e1       	ldi	r22, 0x10	; 16
    1044:	86 e0       	ldi	r24, 0x06	; 6
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
    1046:	cc d4       	rcall	.+2456   	; 0x19e0 <sysclk_enable_module>
    1048:	d1 c0       	rjmp	.+418    	; 0x11ec <__EEPROM_REGION_LENGTH__+0x1ec>
    104a:	e0 eb       	ldi	r30, 0xB0	; 176
    104c:	ee 16       	cp	r14, r30
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
    104e:	e8 e0       	ldi	r30, 0x08	; 8
    1050:	fe 06       	cpc	r15, r30
    1052:	21 f4       	brne	.+8      	; 0x105c <__EEPROM_REGION_LENGTH__+0x5c>
    1054:	60 e2       	ldi	r22, 0x20	; 32
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
    1056:	83 e0       	ldi	r24, 0x03	; 3
    1058:	c3 d4       	rcall	.+2438   	; 0x19e0 <sysclk_enable_module>
    105a:	c8 c0       	rjmp	.+400    	; 0x11ec <__EEPROM_REGION_LENGTH__+0x1ec>
    105c:	f0 eb       	ldi	r31, 0xB0	; 176
    105e:	ef 16       	cp	r14, r31
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
    1060:	f9 e0       	ldi	r31, 0x09	; 9
    1062:	ff 06       	cpc	r15, r31
    1064:	21 f4       	brne	.+8      	; 0x106e <__EEPROM_REGION_LENGTH__+0x6e>
    1066:	60 e2       	ldi	r22, 0x20	; 32
    1068:	84 e0       	ldi	r24, 0x04	; 4
	else if (module == &USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
    106a:	ba d4       	rcall	.+2420   	; 0x19e0 <sysclk_enable_module>
    106c:	bf c0       	rjmp	.+382    	; 0x11ec <__EEPROM_REGION_LENGTH__+0x1ec>
    106e:	30 e8       	ldi	r19, 0x80	; 128
    1070:	e3 16       	cp	r14, r19
    1072:	34 e0       	ldi	r19, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
    1074:	f3 06       	cpc	r15, r19
    1076:	21 f4       	brne	.+8      	; 0x1080 <__EEPROM_REGION_LENGTH__+0x80>
    1078:	60 e4       	ldi	r22, 0x40	; 64
    107a:	83 e0       	ldi	r24, 0x03	; 3
    107c:	b1 d4       	rcall	.+2402   	; 0x19e0 <sysclk_enable_module>
	else if (module == &TWID) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
    107e:	b6 c0       	rjmp	.+364    	; 0x11ec <__EEPROM_REGION_LENGTH__+0x1ec>
    1080:	80 ea       	ldi	r24, 0xA0	; 160
    1082:	e8 16       	cp	r14, r24
    1084:	84 e0       	ldi	r24, 0x04	; 4
    1086:	f8 06       	cpc	r15, r24
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
    1088:	21 f4       	brne	.+8      	; 0x1092 <__EEPROM_REGION_LENGTH__+0x92>
    108a:	60 e4       	ldi	r22, 0x40	; 64
    108c:	85 e0       	ldi	r24, 0x05	; 5
    108e:	a8 d4       	rcall	.+2384   	; 0x19e0 <sysclk_enable_module>
    1090:	ad c0       	rjmp	.+346    	; 0x11ec <__EEPROM_REGION_LENGTH__+0x1ec>
    1092:	f7 01       	movw	r30, r14
    1094:	84 81       	ldd	r24, Z+4	; 0x04
    1096:	8f 7e       	andi	r24, 0xEF	; 239
    1098:	84 83       	std	Z+4, r24	; 0x04
    109a:	fb 01       	movw	r30, r22
    109c:	24 81       	ldd	r18, Z+4	; 0x04
    109e:	22 50       	subi	r18, 0x02	; 2
	UNUSED(invert_sck);

#ifdef USARTC0
	if ((uint16_t)usart == (uint16_t)&USARTC0) {
    10a0:	c7 01       	movw	r24, r14
    10a2:	f0 ea       	ldi	r31, 0xA0	; 160
    10a4:	ef 16       	cp	r14, r31
    10a6:	f8 e0       	ldi	r31, 0x08	; 8
    10a8:	ff 06       	cpc	r15, r31
    10aa:	49 f4       	brne	.+18     	; 0x10be <__EEPROM_REGION_LENGTH__+0xbe>
#  ifdef PORT_USART0_bm
		if (PORTC.REMAP & PORT_USART0_bm) {
    10ac:	80 91 4e 06 	lds	r24, 0x064E	; 0x80064e <__TEXT_REGION_LENGTH__+0x7be64e>
    10b0:	84 fd       	sbrc	r24, 4
    10b2:	a5 c0       	rjmp	.+330    	; 0x11fe <__EEPROM_REGION_LENGTH__+0x1fe>
			sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
		} else {
			sck_pin = IOPORT_CREATE_PIN(PORTC, 1);
    10b4:	0f 2e       	mov	r0, r31
    10b6:	f1 e1       	ldi	r31, 0x11	; 17
    10b8:	df 2e       	mov	r13, r31
    10ba:	f0 2d       	mov	r31, r0
    10bc:	a4 c0       	rjmp	.+328    	; 0x1206 <__EEPROM_REGION_LENGTH__+0x206>
		sck_pin = IOPORT_CREATE_PIN(PORTC, 1);
#  endif
	}
#endif
#ifdef USARTC1
	if ((uint16_t)usart == (uint16_t)&USARTC1) {
    10be:	80 3b       	cpi	r24, 0xB0	; 176
    10c0:	38 e0       	ldi	r19, 0x08	; 8
    10c2:	93 07       	cpc	r25, r19
    10c4:	91 f0       	breq	.+36     	; 0x10ea <__EEPROM_REGION_LENGTH__+0xea>
		sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
	}
#endif
#ifdef USARTD0
	if ((uint16_t)usart == (uint16_t)&USARTD0) {
    10c6:	80 3a       	cpi	r24, 0xA0	; 160
    10c8:	e9 e0       	ldi	r30, 0x09	; 9
    10ca:	9e 07       	cpc	r25, r30
    10cc:	49 f4       	brne	.+18     	; 0x10e0 <__EEPROM_REGION_LENGTH__+0xe0>
#  ifdef PORT_USART0_bm
		if (PORTD.REMAP & PORT_USART0_bm) {
    10ce:	30 91 6e 06 	lds	r19, 0x066E	; 0x80066e <__TEXT_REGION_LENGTH__+0x7be66e>
    10d2:	34 fd       	sbrc	r19, 4
    10d4:	9b c0       	rjmp	.+310    	; 0x120c <__EEPROM_REGION_LENGTH__+0x20c>
			sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
		} else {
			sck_pin = IOPORT_CREATE_PIN(PORTD, 1);
    10d6:	0f 2e       	mov	r0, r31
    10d8:	f9 e1       	ldi	r31, 0x19	; 25
    10da:	df 2e       	mov	r13, r31
    10dc:	f0 2d       	mov	r31, r0
    10de:	16 c0       	rjmp	.+44     	; 0x110c <__EEPROM_REGION_LENGTH__+0x10c>
		sck_pin = IOPORT_CREATE_PIN(PORTD, 1);
#  endif
	}
#endif
#ifdef USARTD1
	if ((uint16_t)usart == (uint16_t)&USARTD1) {
    10e0:	80 3b       	cpi	r24, 0xB0	; 176
    10e2:	f9 e0       	ldi	r31, 0x09	; 9
    10e4:	9f 07       	cpc	r25, r31
    10e6:	f1 f0       	breq	.+60     	; 0x1124 <__EEPROM_REGION_LENGTH__+0x124>
    10e8:	04 c0       	rjmp	.+8      	; 0x10f2 <__EEPROM_REGION_LENGTH__+0xf2>
#  endif
	}
#endif
#ifdef USARTC1
	if ((uint16_t)usart == (uint16_t)&USARTC1) {
		sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
    10ea:	0f 2e       	mov	r0, r31
    10ec:	f5 e1       	ldi	r31, 0x15	; 21
    10ee:	df 2e       	mov	r13, r31
    10f0:	f0 2d       	mov	r31, r0
	if ((uint16_t)usart == (uint16_t)&USARTD1) {
		sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
	}
#endif
#ifdef USARTE0
	if ((uint16_t)usart == (uint16_t)&USARTE0) {
    10f2:	80 3a       	cpi	r24, 0xA0	; 160
    10f4:	3a e0       	ldi	r19, 0x0A	; 10
    10f6:	93 07       	cpc	r25, r19
    10f8:	49 f4       	brne	.+18     	; 0x110c <__EEPROM_REGION_LENGTH__+0x10c>
#  ifdef PORT_USART0_bm
		if(PORTE.REMAP & PORT_USART0_bm) {
    10fa:	80 91 8e 06 	lds	r24, 0x068E	; 0x80068e <__TEXT_REGION_LENGTH__+0x7be68e>
    10fe:	84 fd       	sbrc	r24, 4
    1100:	8a c0       	rjmp	.+276    	; 0x1216 <__EEPROM_REGION_LENGTH__+0x216>
			sck_pin = IOPORT_CREATE_PIN(PORTE, 5);
		} else {
			sck_pin = IOPORT_CREATE_PIN(PORTE, 1);
    1102:	0f 2e       	mov	r0, r31
    1104:	f1 e2       	ldi	r31, 0x21	; 33
    1106:	df 2e       	mov	r13, r31
    1108:	f0 2d       	mov	r31, r0
    110a:	15 c0       	rjmp	.+42     	; 0x1136 <__EEPROM_REGION_LENGTH__+0x136>
	if ((uint16_t)usart == (uint16_t)&USARTE1) {
		sck_pin = IOPORT_CREATE_PIN(PORTE, 5);
	}
#endif
#ifdef USARTF0
	if ((uint16_t)usart == (uint16_t)&USARTF0) {
    110c:	80 3a       	cpi	r24, 0xA0	; 160
    110e:	9b 40       	sbci	r25, 0x0B	; 11
    1110:	91 f4       	brne	.+36     	; 0x1136 <__EEPROM_REGION_LENGTH__+0x136>
#  ifdef PORT_USART0_bm
		if(PORTF.REMAP & PORT_USART0_bm) {
    1112:	80 91 ae 06 	lds	r24, 0x06AE	; 0x8006ae <__TEXT_REGION_LENGTH__+0x7be6ae>
    1116:	84 fd       	sbrc	r24, 4
    1118:	0a c0       	rjmp	.+20     	; 0x112e <__EEPROM_REGION_LENGTH__+0x12e>
			sck_pin = IOPORT_CREATE_PIN(PORTF, 5);
		} else {
			sck_pin = IOPORT_CREATE_PIN(PORTF, 1);
    111a:	0f 2e       	mov	r0, r31
    111c:	f9 e2       	ldi	r31, 0x29	; 41
    111e:	df 2e       	mov	r13, r31
    1120:	f0 2d       	mov	r31, r0
    1122:	09 c0       	rjmp	.+18     	; 0x1136 <__EEPROM_REGION_LENGTH__+0x136>
#  endif
	}
#endif
#ifdef USARTD1
	if ((uint16_t)usart == (uint16_t)&USARTD1) {
		sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
    1124:	0f 2e       	mov	r0, r31
    1126:	fd e1       	ldi	r31, 0x1D	; 29
    1128:	df 2e       	mov	r13, r31
    112a:	f0 2d       	mov	r31, r0
    112c:	04 c0       	rjmp	.+8      	; 0x1136 <__EEPROM_REGION_LENGTH__+0x136>
#endif
#ifdef USARTF0
	if ((uint16_t)usart == (uint16_t)&USARTF0) {
#  ifdef PORT_USART0_bm
		if(PORTF.REMAP & PORT_USART0_bm) {
			sck_pin = IOPORT_CREATE_PIN(PORTF, 5);
    112e:	0f 2e       	mov	r0, r31
    1130:	fd e2       	ldi	r31, 0x2D	; 45
    1132:	df 2e       	mov	r13, r31
    1134:	f0 2d       	mov	r31, r0
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    1136:	ed 2d       	mov	r30, r13
    1138:	e6 95       	lsr	r30
    113a:	e6 95       	lsr	r30
    113c:	e6 95       	lsr	r30
    113e:	30 e2       	ldi	r19, 0x20	; 32
    1140:	e3 9f       	mul	r30, r19
    1142:	f0 01       	movw	r30, r0
    1144:	11 24       	eor	r1, r1
    1146:	fa 5f       	subi	r31, 0xFA	; 250
    1148:	3d 2d       	mov	r19, r13
    114a:	37 70       	andi	r19, 0x07	; 7
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    114c:	81 e0       	ldi	r24, 0x01	; 1
    114e:	90 e0       	ldi	r25, 0x00	; 0
    1150:	03 2e       	mov	r0, r19
    1152:	02 c0       	rjmp	.+4      	; 0x1158 <__EEPROM_REGION_LENGTH__+0x158>
    1154:	88 0f       	add	r24, r24
    1156:	99 1f       	adc	r25, r25
    1158:	0a 94       	dec	r0
    115a:	e2 f7       	brpl	.-8      	; 0x1154 <__EEPROM_REGION_LENGTH__+0x154>
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
    115c:	81 83       	std	Z+1, r24	; 0x01
	}
#endif

	/* Configure the USART output pin */
	ioport_set_pin_dir(sck_pin, IOPORT_DIR_OUTPUT);
	ioport_set_pin_mode(sck_pin,
    115e:	22 30       	cpi	r18, 0x02	; 2
    1160:	10 f0       	brcs	.+4      	; 0x1166 <__EEPROM_REGION_LENGTH__+0x166>
    1162:	40 e0       	ldi	r20, 0x00	; 0
    1164:	01 c0       	rjmp	.+2      	; 0x1168 <__EEPROM_REGION_LENGTH__+0x168>
    1166:	40 e4       	ldi	r20, 0x40	; 64
__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
	volatile uint8_t *pin_ctrl
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));
    1168:	df 01       	movw	r26, r30
    116a:	50 96       	adiw	r26, 0x10	; 16

__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
	volatile uint8_t *pin_ctrl
    116c:	a3 0f       	add	r26, r19
    116e:	b1 1d       	adc	r27, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1170:	9f b7       	in	r25, 0x3f	; 63
    1172:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    1174:	f8 94       	cli
	return flags;
    1176:	39 81       	ldd	r19, Y+1	; 0x01
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));

	uint8_t flags = cpu_irq_save();

	*pin_ctrl &= PORT_ISC_gm;
    1178:	2c 91       	ld	r18, X
    117a:	27 70       	andi	r18, 0x07	; 7
    117c:	2c 93       	st	X, r18
	*pin_ctrl |= mode;
    117e:	9c 91       	ld	r25, X
    1180:	94 2b       	or	r25, r20
    1182:	9c 93       	st	X, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1184:	3f bf       	out	0x3f, r19	; 63
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    1186:	85 83       	std	Z+5, r24	; 0x05
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
    1188:	f7 01       	movw	r30, r14
    118a:	85 81       	ldd	r24, Z+5	; 0x05
    118c:	80 6c       	ori	r24, 0xC0	; 192
    118e:	85 83       	std	Z+5, r24	; 0x05
			IOPORT_MODE_TOTEM | (invert_sck? IOPORT_MODE_INVERT_PIN : 0));
	ioport_set_pin_level(sck_pin, IOPORT_PIN_LEVEL_HIGH);

	usart_set_mode(usart, USART_CMODE_MSPI_gc);

	if (opt->spimode == 1 || opt->spimode == 3) {
    1190:	f8 01       	movw	r30, r16
    1192:	84 81       	ldd	r24, Z+4	; 0x04
    1194:	8d 7f       	andi	r24, 0xFD	; 253
    1196:	81 30       	cpi	r24, 0x01	; 1
    1198:	29 f4       	brne	.+10     	; 0x11a4 <__EEPROM_REGION_LENGTH__+0x1a4>
		usart->CTRLC |= USART_UCPHA_bm;
    119a:	f7 01       	movw	r30, r14
    119c:	85 81       	ldd	r24, Z+5	; 0x05
    119e:	82 60       	ori	r24, 0x02	; 2
    11a0:	85 83       	std	Z+5, r24	; 0x05
	} else {
		usart->CTRLC &= ~USART_UCPHA_bm;
    11a2:	04 c0       	rjmp	.+8      	; 0x11ac <__EEPROM_REGION_LENGTH__+0x1ac>
    11a4:	f7 01       	movw	r30, r14
    11a6:	85 81       	ldd	r24, Z+5	; 0x05
    11a8:	8d 7f       	andi	r24, 0xFD	; 253
	}
	if (opt->data_order) {
    11aa:	85 83       	std	Z+5, r24	; 0x05
    11ac:	f8 01       	movw	r30, r16
    11ae:	85 81       	ldd	r24, Z+5	; 0x05
    11b0:	88 23       	and	r24, r24
		(usart)->CTRLC |= USART_DORD_bm;
    11b2:	29 f0       	breq	.+10     	; 0x11be <__EEPROM_REGION_LENGTH__+0x1be>
    11b4:	f7 01       	movw	r30, r14
    11b6:	85 81       	ldd	r24, Z+5	; 0x05
    11b8:	84 60       	ori	r24, 0x04	; 4
    11ba:	85 83       	std	Z+5, r24	; 0x05
	} else {
		(usart)->CTRLC &= ~USART_DORD_bm;
    11bc:	04 c0       	rjmp	.+8      	; 0x11c6 <__EEPROM_REGION_LENGTH__+0x1c6>
    11be:	f7 01       	movw	r30, r14
    11c0:	85 81       	ldd	r24, Z+5	; 0x05
    11c2:	8b 7f       	andi	r24, 0xFB	; 251
	}

	usart_spi_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
    11c4:	85 83       	std	Z+5, r24	; 0x05
    11c6:	f8 01       	movw	r30, r16
    11c8:	40 81       	ld	r20, Z
    11ca:	51 81       	ldd	r21, Z+1	; 0x01
    11cc:	62 81       	ldd	r22, Z+2	; 0x02
    11ce:	73 81       	ldd	r23, Z+3	; 0x03
    11d0:	00 e8       	ldi	r16, 0x80	; 128
    11d2:	14 e8       	ldi	r17, 0x84	; 132
    11d4:	2e e1       	ldi	r18, 0x1E	; 30
    11d6:	30 e0       	ldi	r19, 0x00	; 0
    11d8:	c7 01       	movw	r24, r14
    11da:	15 de       	rcall	.-982    	; 0xe06 <usart_spi_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
    11dc:	f7 01       	movw	r30, r14
    11de:	84 81       	ldd	r24, Z+4	; 0x04
    11e0:	88 60       	ori	r24, 0x08	; 8
    11e2:	84 83       	std	Z+4, r24	; 0x04
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
    11e4:	84 81       	ldd	r24, Z+4	; 0x04
    11e6:	80 61       	ori	r24, 0x10	; 16
    11e8:	84 83       	std	Z+4, r24	; 0x04
	usart_tx_enable(usart);
	usart_rx_enable(usart);
}
    11ea:	1a c0       	rjmp	.+52     	; 0x1220 <__EEPROM_REGION_LENGTH__+0x220>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_rx_disable(USART_t *usart)
{
	(usart)->CTRLB &= ~USART_RXEN_bm;
    11ec:	f7 01       	movw	r30, r14
    11ee:	84 81       	ldd	r24, Z+4	; 0x04
    11f0:	8f 7e       	andi	r24, 0xEF	; 239
    11f2:	84 83       	std	Z+4, r24	; 0x04
	sysclk_enable_peripheral_clock(usart);

	usart_rx_disable(usart);

	/* configure Clock polarity using INVEN bit of the correct SCK I/O port **/
	invert_sck = (opt->spimode == 2) || (opt->spimode == 3);
    11f4:	f8 01       	movw	r30, r16
    11f6:	24 81       	ldd	r18, Z+4	; 0x04
    11f8:	22 50       	subi	r18, 0x02	; 2
	UNUSED(invert_sck);

#ifdef USARTC0
	if ((uint16_t)usart == (uint16_t)&USARTC0) {
    11fa:	c7 01       	movw	r24, r14
    11fc:	60 cf       	rjmp	.-320    	; 0x10be <__EEPROM_REGION_LENGTH__+0xbe>
#  ifdef PORT_USART0_bm
		if (PORTC.REMAP & PORT_USART0_bm) {
			sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
    11fe:	0f 2e       	mov	r0, r31
    1200:	f5 e1       	ldi	r31, 0x15	; 21
    1202:	df 2e       	mov	r13, r31
    1204:	f0 2d       	mov	r31, r0
 *
 * \param usart The USART module.
 * \param opt The RS232 configuration option.
 */
void usart_init_spi(USART_t *usart, const usart_spi_options_t *opt)
{
    1206:	80 ea       	ldi	r24, 0xA0	; 160
    1208:	98 e0       	ldi	r25, 0x08	; 8
    120a:	6a cf       	rjmp	.-300    	; 0x10e0 <__EEPROM_REGION_LENGTH__+0xe0>
#endif
#ifdef USARTD0
	if ((uint16_t)usart == (uint16_t)&USARTD0) {
#  ifdef PORT_USART0_bm
		if (PORTD.REMAP & PORT_USART0_bm) {
			sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
    120c:	0f 2e       	mov	r0, r31
    120e:	fd e1       	ldi	r31, 0x1D	; 29
    1210:	df 2e       	mov	r13, r31
    1212:	f0 2d       	mov	r31, r0
    1214:	7b cf       	rjmp	.-266    	; 0x110c <__EEPROM_REGION_LENGTH__+0x10c>
#endif
#ifdef USARTE0
	if ((uint16_t)usart == (uint16_t)&USARTE0) {
#  ifdef PORT_USART0_bm
		if(PORTE.REMAP & PORT_USART0_bm) {
			sck_pin = IOPORT_CREATE_PIN(PORTE, 5);
    1216:	0f 2e       	mov	r0, r31
    1218:	f5 e2       	ldi	r31, 0x25	; 37
    121a:	df 2e       	mov	r13, r31
    121c:	f0 2d       	mov	r31, r0
    121e:	8b cf       	rjmp	.-234    	; 0x1136 <__EEPROM_REGION_LENGTH__+0x136>
	}

	usart_spi_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
	usart_tx_enable(usart);
	usart_rx_enable(usart);
}
    1220:	0f 90       	pop	r0
    1222:	df 91       	pop	r29
    1224:	cf 91       	pop	r28
    1226:	1f 91       	pop	r17
    1228:	0f 91       	pop	r16
    122a:	ff 90       	pop	r15
    122c:	ef 90       	pop	r14
    122e:	df 90       	pop	r13
    1230:	08 95       	ret

00001232 <__vector_71>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH0_vect)
{
    1232:	1f 92       	push	r1
    1234:	0f 92       	push	r0
    1236:	0f b6       	in	r0, 0x3f	; 63
    1238:	0f 92       	push	r0
    123a:	11 24       	eor	r1, r1
    123c:	0b b6       	in	r0, 0x3b	; 59
    123e:	0f 92       	push	r0
    1240:	2f 93       	push	r18
    1242:	3f 93       	push	r19
    1244:	4f 93       	push	r20
    1246:	5f 93       	push	r21
    1248:	6f 93       	push	r22
    124a:	7f 93       	push	r23
    124c:	8f 93       	push	r24
    124e:	9f 93       	push	r25
    1250:	af 93       	push	r26
    1252:	bf 93       	push	r27
    1254:	ef 93       	push	r30
    1256:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH0, adc_get_result(&ADCA, ADC_CH0));
    1258:	40 91 24 02 	lds	r20, 0x0224	; 0x800224 <__TEXT_REGION_LENGTH__+0x7be224>
    125c:	50 91 25 02 	lds	r21, 0x0225	; 0x800225 <__TEXT_REGION_LENGTH__+0x7be225>
    1260:	e0 91 f2 22 	lds	r30, 0x22F2	; 0x8022f2 <adca_callback>
    1264:	f0 91 f3 22 	lds	r31, 0x22F3	; 0x8022f3 <adca_callback+0x1>
    1268:	61 e0       	ldi	r22, 0x01	; 1
    126a:	80 e0       	ldi	r24, 0x00	; 0
    126c:	92 e0       	ldi	r25, 0x02	; 2
    126e:	19 95       	eicall
}
    1270:	ff 91       	pop	r31
    1272:	ef 91       	pop	r30
    1274:	bf 91       	pop	r27
    1276:	af 91       	pop	r26
    1278:	9f 91       	pop	r25
    127a:	8f 91       	pop	r24
    127c:	7f 91       	pop	r23
    127e:	6f 91       	pop	r22
    1280:	5f 91       	pop	r21
    1282:	4f 91       	pop	r20
    1284:	3f 91       	pop	r19
    1286:	2f 91       	pop	r18
    1288:	0f 90       	pop	r0
    128a:	0b be       	out	0x3b, r0	; 59
    128c:	0f 90       	pop	r0
    128e:	0f be       	out	0x3f, r0	; 63
    1290:	0f 90       	pop	r0
    1292:	1f 90       	pop	r1
    1294:	18 95       	reti

00001296 <__vector_72>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH1_vect)
{
    1296:	1f 92       	push	r1
    1298:	0f 92       	push	r0
    129a:	0f b6       	in	r0, 0x3f	; 63
    129c:	0f 92       	push	r0
    129e:	11 24       	eor	r1, r1
    12a0:	0b b6       	in	r0, 0x3b	; 59
    12a2:	0f 92       	push	r0
    12a4:	2f 93       	push	r18
    12a6:	3f 93       	push	r19
    12a8:	4f 93       	push	r20
    12aa:	5f 93       	push	r21
    12ac:	6f 93       	push	r22
    12ae:	7f 93       	push	r23
    12b0:	8f 93       	push	r24
    12b2:	9f 93       	push	r25
    12b4:	af 93       	push	r26
    12b6:	bf 93       	push	r27
    12b8:	ef 93       	push	r30
    12ba:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH1, adc_get_result(&ADCA, ADC_CH1));
    12bc:	40 91 2c 02 	lds	r20, 0x022C	; 0x80022c <__TEXT_REGION_LENGTH__+0x7be22c>
    12c0:	50 91 2d 02 	lds	r21, 0x022D	; 0x80022d <__TEXT_REGION_LENGTH__+0x7be22d>
    12c4:	e0 91 f2 22 	lds	r30, 0x22F2	; 0x8022f2 <adca_callback>
    12c8:	f0 91 f3 22 	lds	r31, 0x22F3	; 0x8022f3 <adca_callback+0x1>
    12cc:	62 e0       	ldi	r22, 0x02	; 2
    12ce:	80 e0       	ldi	r24, 0x00	; 0
    12d0:	92 e0       	ldi	r25, 0x02	; 2
    12d2:	19 95       	eicall
}
    12d4:	ff 91       	pop	r31
    12d6:	ef 91       	pop	r30
    12d8:	bf 91       	pop	r27
    12da:	af 91       	pop	r26
    12dc:	9f 91       	pop	r25
    12de:	8f 91       	pop	r24
    12e0:	7f 91       	pop	r23
    12e2:	6f 91       	pop	r22
    12e4:	5f 91       	pop	r21
    12e6:	4f 91       	pop	r20
    12e8:	3f 91       	pop	r19
    12ea:	2f 91       	pop	r18
    12ec:	0f 90       	pop	r0
    12ee:	0b be       	out	0x3b, r0	; 59
    12f0:	0f 90       	pop	r0
    12f2:	0f be       	out	0x3f, r0	; 63
    12f4:	0f 90       	pop	r0
    12f6:	1f 90       	pop	r1
    12f8:	18 95       	reti

000012fa <__vector_73>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH2_vect)
{
    12fa:	1f 92       	push	r1
    12fc:	0f 92       	push	r0
    12fe:	0f b6       	in	r0, 0x3f	; 63
    1300:	0f 92       	push	r0
    1302:	11 24       	eor	r1, r1
    1304:	0b b6       	in	r0, 0x3b	; 59
    1306:	0f 92       	push	r0
    1308:	2f 93       	push	r18
    130a:	3f 93       	push	r19
    130c:	4f 93       	push	r20
    130e:	5f 93       	push	r21
    1310:	6f 93       	push	r22
    1312:	7f 93       	push	r23
    1314:	8f 93       	push	r24
    1316:	9f 93       	push	r25
    1318:	af 93       	push	r26
    131a:	bf 93       	push	r27
    131c:	ef 93       	push	r30
    131e:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH2, adc_get_result(&ADCA, ADC_CH2));
    1320:	40 91 34 02 	lds	r20, 0x0234	; 0x800234 <__TEXT_REGION_LENGTH__+0x7be234>
    1324:	50 91 35 02 	lds	r21, 0x0235	; 0x800235 <__TEXT_REGION_LENGTH__+0x7be235>
    1328:	e0 91 f2 22 	lds	r30, 0x22F2	; 0x8022f2 <adca_callback>
    132c:	f0 91 f3 22 	lds	r31, 0x22F3	; 0x8022f3 <adca_callback+0x1>
    1330:	64 e0       	ldi	r22, 0x04	; 4
    1332:	80 e0       	ldi	r24, 0x00	; 0
    1334:	92 e0       	ldi	r25, 0x02	; 2
    1336:	19 95       	eicall
}
    1338:	ff 91       	pop	r31
    133a:	ef 91       	pop	r30
    133c:	bf 91       	pop	r27
    133e:	af 91       	pop	r26
    1340:	9f 91       	pop	r25
    1342:	8f 91       	pop	r24
    1344:	7f 91       	pop	r23
    1346:	6f 91       	pop	r22
    1348:	5f 91       	pop	r21
    134a:	4f 91       	pop	r20
    134c:	3f 91       	pop	r19
    134e:	2f 91       	pop	r18
    1350:	0f 90       	pop	r0
    1352:	0b be       	out	0x3b, r0	; 59
    1354:	0f 90       	pop	r0
    1356:	0f be       	out	0x3f, r0	; 63
    1358:	0f 90       	pop	r0
    135a:	1f 90       	pop	r1
    135c:	18 95       	reti

0000135e <__vector_74>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH3_vect)
{
    135e:	1f 92       	push	r1
    1360:	0f 92       	push	r0
    1362:	0f b6       	in	r0, 0x3f	; 63
    1364:	0f 92       	push	r0
    1366:	11 24       	eor	r1, r1
    1368:	0b b6       	in	r0, 0x3b	; 59
    136a:	0f 92       	push	r0
    136c:	2f 93       	push	r18
    136e:	3f 93       	push	r19
    1370:	4f 93       	push	r20
    1372:	5f 93       	push	r21
    1374:	6f 93       	push	r22
    1376:	7f 93       	push	r23
    1378:	8f 93       	push	r24
    137a:	9f 93       	push	r25
    137c:	af 93       	push	r26
    137e:	bf 93       	push	r27
    1380:	ef 93       	push	r30
    1382:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH3, adc_get_result(&ADCA, ADC_CH3));
    1384:	40 91 3c 02 	lds	r20, 0x023C	; 0x80023c <__TEXT_REGION_LENGTH__+0x7be23c>
    1388:	50 91 3d 02 	lds	r21, 0x023D	; 0x80023d <__TEXT_REGION_LENGTH__+0x7be23d>
    138c:	e0 91 f2 22 	lds	r30, 0x22F2	; 0x8022f2 <adca_callback>
    1390:	f0 91 f3 22 	lds	r31, 0x22F3	; 0x8022f3 <adca_callback+0x1>
    1394:	68 e0       	ldi	r22, 0x08	; 8
    1396:	80 e0       	ldi	r24, 0x00	; 0
    1398:	92 e0       	ldi	r25, 0x02	; 2
    139a:	19 95       	eicall
}
    139c:	ff 91       	pop	r31
    139e:	ef 91       	pop	r30
    13a0:	bf 91       	pop	r27
    13a2:	af 91       	pop	r26
    13a4:	9f 91       	pop	r25
    13a6:	8f 91       	pop	r24
    13a8:	7f 91       	pop	r23
    13aa:	6f 91       	pop	r22
    13ac:	5f 91       	pop	r21
    13ae:	4f 91       	pop	r20
    13b0:	3f 91       	pop	r19
    13b2:	2f 91       	pop	r18
    13b4:	0f 90       	pop	r0
    13b6:	0b be       	out	0x3b, r0	; 59
    13b8:	0f 90       	pop	r0
    13ba:	0f be       	out	0x3f, r0	; 63
    13bc:	0f 90       	pop	r0
    13be:	1f 90       	pop	r1
    13c0:	18 95       	reti

000013c2 <__vector_39>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH0_vect)
{
    13c2:	1f 92       	push	r1
    13c4:	0f 92       	push	r0
    13c6:	0f b6       	in	r0, 0x3f	; 63
    13c8:	0f 92       	push	r0
    13ca:	11 24       	eor	r1, r1
    13cc:	0b b6       	in	r0, 0x3b	; 59
    13ce:	0f 92       	push	r0
    13d0:	2f 93       	push	r18
    13d2:	3f 93       	push	r19
    13d4:	4f 93       	push	r20
    13d6:	5f 93       	push	r21
    13d8:	6f 93       	push	r22
    13da:	7f 93       	push	r23
    13dc:	8f 93       	push	r24
    13de:	9f 93       	push	r25
    13e0:	af 93       	push	r26
    13e2:	bf 93       	push	r27
    13e4:	ef 93       	push	r30
    13e6:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH0, adc_get_result(&ADCB, ADC_CH0));
    13e8:	40 91 64 02 	lds	r20, 0x0264	; 0x800264 <__TEXT_REGION_LENGTH__+0x7be264>
    13ec:	50 91 65 02 	lds	r21, 0x0265	; 0x800265 <__TEXT_REGION_LENGTH__+0x7be265>
    13f0:	e0 91 f0 22 	lds	r30, 0x22F0	; 0x8022f0 <adcb_callback>
    13f4:	f0 91 f1 22 	lds	r31, 0x22F1	; 0x8022f1 <adcb_callback+0x1>
    13f8:	61 e0       	ldi	r22, 0x01	; 1
    13fa:	80 e4       	ldi	r24, 0x40	; 64
    13fc:	92 e0       	ldi	r25, 0x02	; 2
    13fe:	19 95       	eicall
}
    1400:	ff 91       	pop	r31
    1402:	ef 91       	pop	r30
    1404:	bf 91       	pop	r27
    1406:	af 91       	pop	r26
    1408:	9f 91       	pop	r25
    140a:	8f 91       	pop	r24
    140c:	7f 91       	pop	r23
    140e:	6f 91       	pop	r22
    1410:	5f 91       	pop	r21
    1412:	4f 91       	pop	r20
    1414:	3f 91       	pop	r19
    1416:	2f 91       	pop	r18
    1418:	0f 90       	pop	r0
    141a:	0b be       	out	0x3b, r0	; 59
    141c:	0f 90       	pop	r0
    141e:	0f be       	out	0x3f, r0	; 63
    1420:	0f 90       	pop	r0
    1422:	1f 90       	pop	r1
    1424:	18 95       	reti

00001426 <__vector_40>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH1_vect)
{
    1426:	1f 92       	push	r1
    1428:	0f 92       	push	r0
    142a:	0f b6       	in	r0, 0x3f	; 63
    142c:	0f 92       	push	r0
    142e:	11 24       	eor	r1, r1
    1430:	0b b6       	in	r0, 0x3b	; 59
    1432:	0f 92       	push	r0
    1434:	2f 93       	push	r18
    1436:	3f 93       	push	r19
    1438:	4f 93       	push	r20
    143a:	5f 93       	push	r21
    143c:	6f 93       	push	r22
    143e:	7f 93       	push	r23
    1440:	8f 93       	push	r24
    1442:	9f 93       	push	r25
    1444:	af 93       	push	r26
    1446:	bf 93       	push	r27
    1448:	ef 93       	push	r30
    144a:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH1, adc_get_result(&ADCB, ADC_CH1));
    144c:	40 91 6c 02 	lds	r20, 0x026C	; 0x80026c <__TEXT_REGION_LENGTH__+0x7be26c>
    1450:	50 91 6d 02 	lds	r21, 0x026D	; 0x80026d <__TEXT_REGION_LENGTH__+0x7be26d>
    1454:	e0 91 f0 22 	lds	r30, 0x22F0	; 0x8022f0 <adcb_callback>
    1458:	f0 91 f1 22 	lds	r31, 0x22F1	; 0x8022f1 <adcb_callback+0x1>
    145c:	62 e0       	ldi	r22, 0x02	; 2
    145e:	80 e4       	ldi	r24, 0x40	; 64
    1460:	92 e0       	ldi	r25, 0x02	; 2
    1462:	19 95       	eicall
}
    1464:	ff 91       	pop	r31
    1466:	ef 91       	pop	r30
    1468:	bf 91       	pop	r27
    146a:	af 91       	pop	r26
    146c:	9f 91       	pop	r25
    146e:	8f 91       	pop	r24
    1470:	7f 91       	pop	r23
    1472:	6f 91       	pop	r22
    1474:	5f 91       	pop	r21
    1476:	4f 91       	pop	r20
    1478:	3f 91       	pop	r19
    147a:	2f 91       	pop	r18
    147c:	0f 90       	pop	r0
    147e:	0b be       	out	0x3b, r0	; 59
    1480:	0f 90       	pop	r0
    1482:	0f be       	out	0x3f, r0	; 63
    1484:	0f 90       	pop	r0
    1486:	1f 90       	pop	r1
    1488:	18 95       	reti

0000148a <__vector_41>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH2_vect)
{
    148a:	1f 92       	push	r1
    148c:	0f 92       	push	r0
    148e:	0f b6       	in	r0, 0x3f	; 63
    1490:	0f 92       	push	r0
    1492:	11 24       	eor	r1, r1
    1494:	0b b6       	in	r0, 0x3b	; 59
    1496:	0f 92       	push	r0
    1498:	2f 93       	push	r18
    149a:	3f 93       	push	r19
    149c:	4f 93       	push	r20
    149e:	5f 93       	push	r21
    14a0:	6f 93       	push	r22
    14a2:	7f 93       	push	r23
    14a4:	8f 93       	push	r24
    14a6:	9f 93       	push	r25
    14a8:	af 93       	push	r26
    14aa:	bf 93       	push	r27
    14ac:	ef 93       	push	r30
    14ae:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH2, adc_get_result(&ADCB, ADC_CH2));
    14b0:	40 91 74 02 	lds	r20, 0x0274	; 0x800274 <__TEXT_REGION_LENGTH__+0x7be274>
    14b4:	50 91 75 02 	lds	r21, 0x0275	; 0x800275 <__TEXT_REGION_LENGTH__+0x7be275>
    14b8:	e0 91 f0 22 	lds	r30, 0x22F0	; 0x8022f0 <adcb_callback>
    14bc:	f0 91 f1 22 	lds	r31, 0x22F1	; 0x8022f1 <adcb_callback+0x1>
    14c0:	64 e0       	ldi	r22, 0x04	; 4
    14c2:	80 e4       	ldi	r24, 0x40	; 64
    14c4:	92 e0       	ldi	r25, 0x02	; 2
    14c6:	19 95       	eicall
}
    14c8:	ff 91       	pop	r31
    14ca:	ef 91       	pop	r30
    14cc:	bf 91       	pop	r27
    14ce:	af 91       	pop	r26
    14d0:	9f 91       	pop	r25
    14d2:	8f 91       	pop	r24
    14d4:	7f 91       	pop	r23
    14d6:	6f 91       	pop	r22
    14d8:	5f 91       	pop	r21
    14da:	4f 91       	pop	r20
    14dc:	3f 91       	pop	r19
    14de:	2f 91       	pop	r18
    14e0:	0f 90       	pop	r0
    14e2:	0b be       	out	0x3b, r0	; 59
    14e4:	0f 90       	pop	r0
    14e6:	0f be       	out	0x3f, r0	; 63
    14e8:	0f 90       	pop	r0
    14ea:	1f 90       	pop	r1
    14ec:	18 95       	reti

000014ee <__vector_42>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH3_vect)
{
    14ee:	1f 92       	push	r1
    14f0:	0f 92       	push	r0
    14f2:	0f b6       	in	r0, 0x3f	; 63
    14f4:	0f 92       	push	r0
    14f6:	11 24       	eor	r1, r1
    14f8:	0b b6       	in	r0, 0x3b	; 59
    14fa:	0f 92       	push	r0
    14fc:	2f 93       	push	r18
    14fe:	3f 93       	push	r19
    1500:	4f 93       	push	r20
    1502:	5f 93       	push	r21
    1504:	6f 93       	push	r22
    1506:	7f 93       	push	r23
    1508:	8f 93       	push	r24
    150a:	9f 93       	push	r25
    150c:	af 93       	push	r26
    150e:	bf 93       	push	r27
    1510:	ef 93       	push	r30
    1512:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH3, adc_get_result(&ADCB, ADC_CH3));
    1514:	40 91 7c 02 	lds	r20, 0x027C	; 0x80027c <__TEXT_REGION_LENGTH__+0x7be27c>
    1518:	50 91 7d 02 	lds	r21, 0x027D	; 0x80027d <__TEXT_REGION_LENGTH__+0x7be27d>
    151c:	e0 91 f0 22 	lds	r30, 0x22F0	; 0x8022f0 <adcb_callback>
    1520:	f0 91 f1 22 	lds	r31, 0x22F1	; 0x8022f1 <adcb_callback+0x1>
    1524:	68 e0       	ldi	r22, 0x08	; 8
    1526:	80 e4       	ldi	r24, 0x40	; 64
    1528:	92 e0       	ldi	r25, 0x02	; 2
    152a:	19 95       	eicall
}
    152c:	ff 91       	pop	r31
    152e:	ef 91       	pop	r30
    1530:	bf 91       	pop	r27
    1532:	af 91       	pop	r26
    1534:	9f 91       	pop	r25
    1536:	8f 91       	pop	r24
    1538:	7f 91       	pop	r23
    153a:	6f 91       	pop	r22
    153c:	5f 91       	pop	r21
    153e:	4f 91       	pop	r20
    1540:	3f 91       	pop	r19
    1542:	2f 91       	pop	r18
    1544:	0f 90       	pop	r0
    1546:	0b be       	out	0x3b, r0	; 59
    1548:	0f 90       	pop	r0
    154a:	0f be       	out	0x3f, r0	; 63
    154c:	0f 90       	pop	r0
    154e:	1f 90       	pop	r1
    1550:	18 95       	reti

00001552 <adc_write_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_write_configuration(ADC_t *adc, const struct adc_config *conf)
{
    1552:	bf 92       	push	r11
    1554:	cf 92       	push	r12
    1556:	df 92       	push	r13
    1558:	ef 92       	push	r14
    155a:	ff 92       	push	r15
    155c:	0f 93       	push	r16
    155e:	1f 93       	push	r17
    1560:	cf 93       	push	r28
    1562:	df 93       	push	r29
    1564:	1f 92       	push	r1
    1566:	cd b7       	in	r28, 0x3d	; 61
    1568:	de b7       	in	r29, 0x3e	; 62
    156a:	8c 01       	movw	r16, r24
    156c:	7b 01       	movw	r14, r22
	uint16_t cal;
	uint8_t enable;
	irqflags_t flags;

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
    156e:	81 15       	cp	r24, r1
    1570:	22 e0       	ldi	r18, 0x02	; 2
    1572:	92 07       	cpc	r25, r18
    1574:	71 f4       	brne	.+28     	; 0x1592 <adc_write_configuration+0x40>
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
    1576:	61 e2       	ldi	r22, 0x21	; 33
    1578:	70 e0       	ldi	r23, 0x00	; 0
    157a:	82 e0       	ldi	r24, 0x02	; 2
    157c:	5c d2       	rcall	.+1208   	; 0x1a36 <nvm_read_byte>
	uint16_t data;

	switch (cal) {
#ifdef ADCA
	case ADC_CAL_ADCA:
		data = nvm_read_production_signature_row(ADCACAL1);
    157e:	c8 2e       	mov	r12, r24
    1580:	d1 2c       	mov	r13, r1
    1582:	60 e2       	ldi	r22, 0x20	; 32
    1584:	70 e0       	ldi	r23, 0x00	; 0
    1586:	82 e0       	ldi	r24, 0x02	; 2
    1588:	56 d2       	rcall	.+1196   	; 0x1a36 <nvm_read_byte>
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCACAL0);
    158a:	dc 2c       	mov	r13, r12
    158c:	cc 24       	eor	r12, r12
    158e:	c8 2a       	or	r12, r24
    1590:	10 c0       	rjmp	.+32     	; 0x15b2 <adc_write_configuration+0x60>
		cal = adc_get_calibration_data(ADC_CAL_ADCA);
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
    1592:	80 34       	cpi	r24, 0x40	; 64
    1594:	92 40       	sbci	r25, 0x02	; 2
    1596:	c1 f5       	brne	.+112    	; 0x1608 <adc_write_configuration+0xb6>
    1598:	65 e2       	ldi	r22, 0x25	; 37
    159a:	70 e0       	ldi	r23, 0x00	; 0
    159c:	82 e0       	ldi	r24, 0x02	; 2
    159e:	4b d2       	rcall	.+1174   	; 0x1a36 <nvm_read_byte>
		break;
#endif

#ifdef ADCB
	case ADC_CAL_ADCB:
		data = nvm_read_production_signature_row(ADCBCAL1);
    15a0:	c8 2e       	mov	r12, r24
    15a2:	d1 2c       	mov	r13, r1
    15a4:	64 e2       	ldi	r22, 0x24	; 36
    15a6:	70 e0       	ldi	r23, 0x00	; 0
    15a8:	82 e0       	ldi	r24, 0x02	; 2
    15aa:	45 d2       	rcall	.+1162   	; 0x1a36 <nvm_read_byte>
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCBCAL0);
    15ac:	dc 2c       	mov	r13, r12
    15ae:	cc 24       	eor	r12, r12
    15b0:	c8 2a       	or	r12, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    15b2:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
    15b4:	89 83       	std	Y+1, r24	; 0x01
	return flags;
    15b6:	f8 94       	cli
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
	adc_enable_clock(adc);
    15b8:	b9 80       	ldd	r11, Y+1	; 0x01
    15ba:	c8 01       	movw	r24, r16
    15bc:	bc db       	rcall	.-2184   	; 0xd36 <adc_enable_clock>
	enable = adc->CTRLA & ADC_ENABLE_bm;
    15be:	f8 01       	movw	r30, r16
    15c0:	80 81       	ld	r24, Z

	adc->CTRLA = ADC_FLUSH_bm;
    15c2:	92 e0       	ldi	r25, 0x02	; 2
    15c4:	90 83       	st	Z, r25
	adc->CAL = cal;
    15c6:	c4 86       	std	Z+12, r12	; 0x0c
    15c8:	d5 86       	std	Z+13, r13	; 0x0d
	adc->CMP = conf->cmp;
    15ca:	f7 01       	movw	r30, r14
    15cc:	25 81       	ldd	r18, Z+5	; 0x05
    15ce:	36 81       	ldd	r19, Z+6	; 0x06
    15d0:	f8 01       	movw	r30, r16
    15d2:	20 8f       	std	Z+24, r18	; 0x18
    15d4:	31 8f       	std	Z+25, r19	; 0x19
	adc->REFCTRL = conf->refctrl;
    15d6:	f7 01       	movw	r30, r14
    15d8:	92 81       	ldd	r25, Z+2	; 0x02
    15da:	f8 01       	movw	r30, r16
    15dc:	92 83       	std	Z+2, r25	; 0x02
	adc->PRESCALER = conf->prescaler;
    15de:	f7 01       	movw	r30, r14
    15e0:	94 81       	ldd	r25, Z+4	; 0x04
    15e2:	f8 01       	movw	r30, r16
    15e4:	94 83       	std	Z+4, r25	; 0x04
	adc->EVCTRL = conf->evctrl;
    15e6:	f7 01       	movw	r30, r14
    15e8:	93 81       	ldd	r25, Z+3	; 0x03
    15ea:	f8 01       	movw	r30, r16
    15ec:	93 83       	std	Z+3, r25	; 0x03
	adc->CTRLB = conf->ctrlb;
    15ee:	f7 01       	movw	r30, r14
    15f0:	91 81       	ldd	r25, Z+1	; 0x01
    15f2:	f8 01       	movw	r30, r16
    15f4:	91 83       	std	Z+1, r25	; 0x01

	adc->CTRLA = enable | conf->ctrla;
    15f6:	81 70       	andi	r24, 0x01	; 1
    15f8:	f7 01       	movw	r30, r14
    15fa:	90 81       	ld	r25, Z
    15fc:	89 2b       	or	r24, r25
    15fe:	f8 01       	movw	r30, r16

	adc_disable_clock(adc);
    1600:	80 83       	st	Z, r24
    1602:	c8 01       	movw	r24, r16
    1604:	b7 db       	rcall	.-2194   	; 0xd74 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1606:	bf be       	out	0x3f, r11	; 63

	cpu_irq_restore(flags);
}
    1608:	0f 90       	pop	r0
    160a:	df 91       	pop	r29
    160c:	cf 91       	pop	r28
    160e:	1f 91       	pop	r17
    1610:	0f 91       	pop	r16
    1612:	ff 90       	pop	r15
    1614:	ef 90       	pop	r14
    1616:	df 90       	pop	r13
    1618:	cf 90       	pop	r12
    161a:	bf 90       	pop	r11
    161c:	08 95       	ret

0000161e <adc_read_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_read_configuration(ADC_t *adc, struct adc_config *conf)
{
    161e:	df 92       	push	r13
    1620:	ef 92       	push	r14
    1622:	ff 92       	push	r15
    1624:	0f 93       	push	r16
    1626:	1f 93       	push	r17
    1628:	cf 93       	push	r28
    162a:	df 93       	push	r29
    162c:	1f 92       	push	r1
    162e:	cd b7       	in	r28, 0x3d	; 61
    1630:	de b7       	in	r29, 0x3e	; 62
    1632:	8c 01       	movw	r16, r24
    1634:	7b 01       	movw	r14, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1636:	8f b7       	in	r24, 0x3f	; 63
    1638:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    163a:	f8 94       	cli
	return flags;
    163c:	d9 80       	ldd	r13, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	adc_enable_clock(adc);
    163e:	c8 01       	movw	r24, r16
    1640:	7a db       	rcall	.-2316   	; 0xd36 <adc_enable_clock>

	conf->ctrla = adc->CTRLA & ADC_DMASEL_gm;
    1642:	f8 01       	movw	r30, r16
    1644:	80 81       	ld	r24, Z
    1646:	80 7c       	andi	r24, 0xC0	; 192
    1648:	f7 01       	movw	r30, r14
    164a:	80 83       	st	Z, r24

	conf->cmp = adc->CMP;
    164c:	f8 01       	movw	r30, r16
    164e:	80 8d       	ldd	r24, Z+24	; 0x18
    1650:	91 8d       	ldd	r25, Z+25	; 0x19
    1652:	f7 01       	movw	r30, r14
    1654:	85 83       	std	Z+5, r24	; 0x05
    1656:	96 83       	std	Z+6, r25	; 0x06
	conf->refctrl = adc->REFCTRL;
    1658:	f8 01       	movw	r30, r16
    165a:	82 81       	ldd	r24, Z+2	; 0x02
    165c:	f7 01       	movw	r30, r14
    165e:	82 83       	std	Z+2, r24	; 0x02
	conf->prescaler = adc->PRESCALER;
    1660:	f8 01       	movw	r30, r16
    1662:	84 81       	ldd	r24, Z+4	; 0x04
    1664:	f7 01       	movw	r30, r14
    1666:	84 83       	std	Z+4, r24	; 0x04
	conf->evctrl = adc->EVCTRL;
    1668:	f8 01       	movw	r30, r16
    166a:	83 81       	ldd	r24, Z+3	; 0x03
    166c:	f7 01       	movw	r30, r14
    166e:	83 83       	std	Z+3, r24	; 0x03
	conf->ctrlb = adc->CTRLB;
    1670:	f8 01       	movw	r30, r16
    1672:	81 81       	ldd	r24, Z+1	; 0x01
    1674:	f7 01       	movw	r30, r14
    1676:	81 83       	std	Z+1, r24	; 0x01

	adc_disable_clock(adc);
    1678:	c8 01       	movw	r24, r16
    167a:	7c db       	rcall	.-2312   	; 0xd74 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    167c:	df be       	out	0x3f, r13	; 63

	cpu_irq_restore(flags);
}
    167e:	0f 90       	pop	r0
    1680:	df 91       	pop	r29
    1682:	cf 91       	pop	r28
    1684:	1f 91       	pop	r17
    1686:	0f 91       	pop	r16
    1688:	ff 90       	pop	r15
    168a:	ef 90       	pop	r14
    168c:	df 90       	pop	r13
    168e:	08 95       	ret

00001690 <adcch_write_configuration>:
 * is called if callbacks are enabled and interrupts are enabled in the
 * channel configuration.
 */
void adcch_write_configuration(ADC_t *adc, uint8_t ch_mask,
		const struct adc_channel_config *ch_conf)
{
    1690:	af 92       	push	r10
    1692:	bf 92       	push	r11
    1694:	cf 92       	push	r12
    1696:	df 92       	push	r13
    1698:	ef 92       	push	r14
    169a:	ff 92       	push	r15
    169c:	0f 93       	push	r16
    169e:	1f 93       	push	r17
    16a0:	cf 93       	push	r28
    16a2:	df 93       	push	r29
    16a4:	1f 92       	push	r1
    16a6:	cd b7       	in	r28, 0x3d	; 61
    16a8:	de b7       	in	r29, 0x3e	; 62
    16aa:	6c 01       	movw	r12, r24
    16ac:	b6 2e       	mov	r11, r22
    16ae:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    16b0:	86 2f       	mov	r24, r22
    16b2:	83 70       	andi	r24, 0x03	; 3
    16b4:	29 f4       	brne	.+10     	; 0x16c0 <adcch_write_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
    16b6:	96 2f       	mov	r25, r22
    16b8:	96 95       	lsr	r25
    16ba:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
    16bc:	82 e0       	ldi	r24, 0x02	; 2
    16be:	02 c0       	rjmp	.+4      	; 0x16c4 <adcch_write_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    16c0:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
    16c2:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
    16c4:	90 ff       	sbrs	r25, 0
		index++;
    16c6:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
    16c8:	86 01       	movw	r16, r12
    16ca:	00 5e       	subi	r16, 0xE0	; 224
    16cc:	1f 4f       	sbci	r17, 0xFF	; 255
    16ce:	98 e0       	ldi	r25, 0x08	; 8
    16d0:	89 9f       	mul	r24, r25
    16d2:	00 0d       	add	r16, r0
    16d4:	11 1d       	adc	r17, r1
    16d6:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    16d8:	8f b7       	in	r24, 0x3f	; 63
    16da:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    16dc:	f8 94       	cli
	return flags;
    16de:	a9 80       	ldd	r10, Y+1	; 0x01
			return;
		}
	}
#endif

	adc_enable_clock(adc);
    16e0:	c6 01       	movw	r24, r12
    16e2:	29 db       	rcall	.-2478   	; 0xd36 <adc_enable_clock>
	adc_ch->CTRL = ch_conf->ctrl;
    16e4:	f7 01       	movw	r30, r14
    16e6:	80 81       	ld	r24, Z
    16e8:	f8 01       	movw	r30, r16
    16ea:	80 83       	st	Z, r24
	adc_ch->INTCTRL = ch_conf->intctrl;
    16ec:	f7 01       	movw	r30, r14
    16ee:	82 81       	ldd	r24, Z+2	; 0x02
    16f0:	f8 01       	movw	r30, r16
    16f2:	82 83       	std	Z+2, r24	; 0x02
	adc_ch->MUXCTRL = ch_conf->muxctrl;
    16f4:	f7 01       	movw	r30, r14
    16f6:	81 81       	ldd	r24, Z+1	; 0x01
    16f8:	f8 01       	movw	r30, r16
    16fa:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
    16fc:	b0 fe       	sbrs	r11, 0
    16fe:	04 c0       	rjmp	.+8      	; 0x1708 <adcch_write_configuration+0x78>
		/* USB devices has channel scan available on ADC channel 0 */
		adc_ch->SCAN = ch_conf->scan;
    1700:	f7 01       	movw	r30, r14
    1702:	83 81       	ldd	r24, Z+3	; 0x03
    1704:	f8 01       	movw	r30, r16
    1706:	86 83       	std	Z+6, r24	; 0x06
	}
	adc_disable_clock(adc);
    1708:	c6 01       	movw	r24, r12
    170a:	34 db       	rcall	.-2456   	; 0xd74 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    170c:	af be       	out	0x3f, r10	; 63

	cpu_irq_restore(flags);
}
    170e:	0f 90       	pop	r0
    1710:	df 91       	pop	r29
    1712:	cf 91       	pop	r28
    1714:	1f 91       	pop	r17
    1716:	0f 91       	pop	r16
    1718:	ff 90       	pop	r15
    171a:	ef 90       	pop	r14
    171c:	df 90       	pop	r13
    171e:	cf 90       	pop	r12
    1720:	bf 90       	pop	r11
    1722:	af 90       	pop	r10
    1724:	08 95       	ret

00001726 <adcch_read_configuration>:
 * can be given in mask)
 * \param ch_conf Pointer to ADC channel configuration.
 */
void adcch_read_configuration(ADC_t *adc, uint8_t ch_mask,
		struct adc_channel_config *ch_conf)
{
    1726:	af 92       	push	r10
    1728:	bf 92       	push	r11
    172a:	cf 92       	push	r12
    172c:	df 92       	push	r13
    172e:	ef 92       	push	r14
    1730:	ff 92       	push	r15
    1732:	0f 93       	push	r16
    1734:	1f 93       	push	r17
    1736:	cf 93       	push	r28
    1738:	df 93       	push	r29
    173a:	1f 92       	push	r1
    173c:	cd b7       	in	r28, 0x3d	; 61
    173e:	de b7       	in	r29, 0x3e	; 62
    1740:	6c 01       	movw	r12, r24
    1742:	b6 2e       	mov	r11, r22
    1744:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    1746:	86 2f       	mov	r24, r22
    1748:	83 70       	andi	r24, 0x03	; 3
    174a:	29 f4       	brne	.+10     	; 0x1756 <adcch_read_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
    174c:	96 2f       	mov	r25, r22
    174e:	96 95       	lsr	r25
    1750:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
    1752:	82 e0       	ldi	r24, 0x02	; 2
    1754:	02 c0       	rjmp	.+4      	; 0x175a <adcch_read_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    1756:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
    1758:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
    175a:	90 ff       	sbrs	r25, 0
		index++;
    175c:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
    175e:	86 01       	movw	r16, r12
    1760:	00 5e       	subi	r16, 0xE0	; 224
    1762:	1f 4f       	sbci	r17, 0xFF	; 255
    1764:	98 e0       	ldi	r25, 0x08	; 8
    1766:	89 9f       	mul	r24, r25
    1768:	00 0d       	add	r16, r0
    176a:	11 1d       	adc	r17, r1
    176c:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    176e:	8f b7       	in	r24, 0x3f	; 63
    1770:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    1772:	f8 94       	cli
	return flags;
    1774:	a9 80       	ldd	r10, Y+1	; 0x01

	adc_ch = adc_get_channel(adc, ch_mask);

	flags = cpu_irq_save();

	adc_enable_clock(adc);
    1776:	c6 01       	movw	r24, r12
    1778:	de da       	rcall	.-2628   	; 0xd36 <adc_enable_clock>
	ch_conf->ctrl = adc_ch->CTRL;
    177a:	f8 01       	movw	r30, r16
    177c:	80 81       	ld	r24, Z
    177e:	f7 01       	movw	r30, r14
    1780:	80 83       	st	Z, r24
	ch_conf->intctrl = adc_ch->INTCTRL;
    1782:	f8 01       	movw	r30, r16
    1784:	82 81       	ldd	r24, Z+2	; 0x02
    1786:	f7 01       	movw	r30, r14
    1788:	82 83       	std	Z+2, r24	; 0x02
	ch_conf->muxctrl = adc_ch->MUXCTRL;
    178a:	f8 01       	movw	r30, r16
    178c:	81 81       	ldd	r24, Z+1	; 0x01
    178e:	f7 01       	movw	r30, r14
    1790:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
    1792:	b0 fe       	sbrs	r11, 0
    1794:	04 c0       	rjmp	.+8      	; 0x179e <adcch_read_configuration+0x78>
		/* USB devices has channel scan available on ADC channel 0 */
		ch_conf->scan = adc_ch->SCAN;
    1796:	f8 01       	movw	r30, r16
    1798:	86 81       	ldd	r24, Z+6	; 0x06
    179a:	f7 01       	movw	r30, r14
    179c:	83 83       	std	Z+3, r24	; 0x03
	}
	adc_disable_clock(adc);
    179e:	c6 01       	movw	r24, r12
    17a0:	e9 da       	rcall	.-2606   	; 0xd74 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    17a2:	af be       	out	0x3f, r10	; 63

	cpu_irq_restore(flags);
}
    17a4:	0f 90       	pop	r0
    17a6:	df 91       	pop	r29
    17a8:	cf 91       	pop	r28
    17aa:	1f 91       	pop	r17
    17ac:	0f 91       	pop	r16
    17ae:	ff 90       	pop	r15
    17b0:	ef 90       	pop	r14
    17b2:	df 90       	pop	r13
    17b4:	cf 90       	pop	r12
    17b6:	bf 90       	pop	r11
    17b8:	af 90       	pop	r10
    17ba:	08 95       	ret

000017bc <usart_spi_init>:
		*data = usart_spi_transmit(usart, CONFIG_USART_SPI_DUMMY);
		len--;
		data++;
 	}
	return STATUS_OK;
}
    17bc:	80 3a       	cpi	r24, 0xA0	; 160
    17be:	28 e0       	ldi	r18, 0x08	; 8
    17c0:	92 07       	cpc	r25, r18
    17c2:	21 f4       	brne	.+8      	; 0x17cc <usart_spi_init+0x10>
    17c4:	60 e1       	ldi	r22, 0x10	; 16
    17c6:	83 e0       	ldi	r24, 0x03	; 3
    17c8:	0b c1       	rjmp	.+534    	; 0x19e0 <sysclk_enable_module>
    17ca:	08 95       	ret
    17cc:	80 3b       	cpi	r24, 0xB0	; 176
    17ce:	28 e0       	ldi	r18, 0x08	; 8
    17d0:	92 07       	cpc	r25, r18
    17d2:	21 f4       	brne	.+8      	; 0x17dc <usart_spi_init+0x20>
    17d4:	60 e2       	ldi	r22, 0x20	; 32
    17d6:	83 e0       	ldi	r24, 0x03	; 3
    17d8:	03 c1       	rjmp	.+518    	; 0x19e0 <sysclk_enable_module>
    17da:	08 95       	ret
    17dc:	80 3a       	cpi	r24, 0xA0	; 160
    17de:	29 e0       	ldi	r18, 0x09	; 9
    17e0:	92 07       	cpc	r25, r18
    17e2:	21 f4       	brne	.+8      	; 0x17ec <usart_spi_init+0x30>
    17e4:	60 e1       	ldi	r22, 0x10	; 16
    17e6:	84 e0       	ldi	r24, 0x04	; 4
    17e8:	fb c0       	rjmp	.+502    	; 0x19e0 <sysclk_enable_module>
    17ea:	08 95       	ret
    17ec:	80 3b       	cpi	r24, 0xB0	; 176
    17ee:	29 e0       	ldi	r18, 0x09	; 9
    17f0:	92 07       	cpc	r25, r18
    17f2:	21 f4       	brne	.+8      	; 0x17fc <usart_spi_init+0x40>
    17f4:	60 e2       	ldi	r22, 0x20	; 32
    17f6:	84 e0       	ldi	r24, 0x04	; 4
    17f8:	f3 c0       	rjmp	.+486    	; 0x19e0 <sysclk_enable_module>
    17fa:	08 95       	ret
    17fc:	80 3a       	cpi	r24, 0xA0	; 160
    17fe:	2a e0       	ldi	r18, 0x0A	; 10
    1800:	92 07       	cpc	r25, r18
    1802:	21 f4       	brne	.+8      	; 0x180c <usart_spi_init+0x50>
    1804:	60 e1       	ldi	r22, 0x10	; 16
    1806:	85 e0       	ldi	r24, 0x05	; 5
    1808:	eb c0       	rjmp	.+470    	; 0x19e0 <sysclk_enable_module>
    180a:	08 95       	ret
    180c:	80 3a       	cpi	r24, 0xA0	; 160
    180e:	9b 40       	sbci	r25, 0x0B	; 11
    1810:	19 f4       	brne	.+6      	; 0x1818 <usart_spi_init+0x5c>
    1812:	60 e1       	ldi	r22, 0x10	; 16
    1814:	86 e0       	ldi	r24, 0x06	; 6
    1816:	e4 c0       	rjmp	.+456    	; 0x19e0 <sysclk_enable_module>
    1818:	08 95       	ret

0000181a <usart_spi_setup_device>:
    181a:	0f 93       	push	r16
    181c:	1f 93       	push	r17
    181e:	cf 93       	push	r28
    1820:	df 93       	push	r29
    1822:	00 d0       	rcall	.+0      	; 0x1824 <usart_spi_setup_device+0xa>
    1824:	00 d0       	rcall	.+0      	; 0x1826 <usart_spi_setup_device+0xc>
    1826:	cd b7       	in	r28, 0x3d	; 61
    1828:	de b7       	in	r29, 0x3e	; 62
    182a:	09 83       	std	Y+1, r16	; 0x01
    182c:	1a 83       	std	Y+2, r17	; 0x02
    182e:	2b 83       	std	Y+3, r18	; 0x03
    1830:	3c 83       	std	Y+4, r19	; 0x04
    1832:	4d 83       	std	Y+5, r20	; 0x05
    1834:	1e 82       	std	Y+6, r1	; 0x06
    1836:	be 01       	movw	r22, r28
    1838:	6f 5f       	subi	r22, 0xFF	; 255
    183a:	7f 4f       	sbci	r23, 0xFF	; 255
    183c:	16 db       	rcall	.-2516   	; 0xe6a <usart_init_spi>
    183e:	26 96       	adiw	r28, 0x06	; 6
    1840:	cd bf       	out	0x3d, r28	; 61
    1842:	de bf       	out	0x3e, r29	; 62
    1844:	df 91       	pop	r29
    1846:	cf 91       	pop	r28
    1848:	1f 91       	pop	r17
    184a:	0f 91       	pop	r16
    184c:	08 95       	ret

0000184e <usart_spi_select_device>:

void usart_spi_select_device(USART_t *usart, struct usart_spi_device *device)
{
	ioport_set_pin_low(device->id);
    184e:	fb 01       	movw	r30, r22
    1850:	80 81       	ld	r24, Z
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    1852:	e8 2f       	mov	r30, r24
    1854:	e6 95       	lsr	r30
    1856:	e6 95       	lsr	r30
    1858:	e6 95       	lsr	r30
    185a:	40 e2       	ldi	r20, 0x20	; 32
    185c:	e4 9f       	mul	r30, r20
    185e:	f0 01       	movw	r30, r0
    1860:	11 24       	eor	r1, r1
    1862:	fa 5f       	subi	r31, 0xFA	; 250
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    1864:	87 70       	andi	r24, 0x07	; 7
    1866:	21 e0       	ldi	r18, 0x01	; 1
    1868:	30 e0       	ldi	r19, 0x00	; 0
    186a:	a9 01       	movw	r20, r18
    186c:	02 c0       	rjmp	.+4      	; 0x1872 <usart_spi_select_device+0x24>
    186e:	44 0f       	add	r20, r20
    1870:	55 1f       	adc	r21, r21
    1872:	8a 95       	dec	r24
    1874:	e2 f7       	brpl	.-8      	; 0x186e <usart_spi_select_device+0x20>
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    1876:	46 83       	std	Z+6, r20	; 0x06
    1878:	08 95       	ret

0000187a <usart_spi_deselect_device>:
}

void usart_spi_deselect_device(USART_t *usart, struct usart_spi_device *device)
{
	ioport_set_pin_high(device->id);
    187a:	fb 01       	movw	r30, r22
    187c:	80 81       	ld	r24, Z
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    187e:	e8 2f       	mov	r30, r24
    1880:	e6 95       	lsr	r30
    1882:	e6 95       	lsr	r30
    1884:	e6 95       	lsr	r30
    1886:	40 e2       	ldi	r20, 0x20	; 32
    1888:	e4 9f       	mul	r30, r20
    188a:	f0 01       	movw	r30, r0
    188c:	11 24       	eor	r1, r1
    188e:	fa 5f       	subi	r31, 0xFA	; 250
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    1890:	87 70       	andi	r24, 0x07	; 7
    1892:	21 e0       	ldi	r18, 0x01	; 1
    1894:	30 e0       	ldi	r19, 0x00	; 0
    1896:	a9 01       	movw	r20, r18
    1898:	02 c0       	rjmp	.+4      	; 0x189e <usart_spi_deselect_device+0x24>
    189a:	44 0f       	add	r20, r20
    189c:	55 1f       	adc	r21, r21
    189e:	8a 95       	dec	r24
    18a0:	e2 f7       	brpl	.-8      	; 0x189a <usart_spi_deselect_device+0x20>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    18a2:	45 83       	std	Z+5, r20	; 0x05
    18a4:	08 95       	ret

000018a6 <gfx_mono_set_framebuffer>:
	gfx_coord_t *framebuffer_pt = fbpointer +
			((page * GFX_MONO_LCD_WIDTH) + column);
	do {
		*data++ = *framebuffer_pt++;
	} while (--width > 0);
}
    18a6:	80 93 6e 22 	sts	0x226E, r24	; 0x80226e <fbpointer>
    18aa:	90 93 6f 22 	sts	0x226F, r25	; 0x80226f <fbpointer+0x1>
    18ae:	08 95       	ret

000018b0 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
    18b0:	20 91 6e 22 	lds	r18, 0x226E	; 0x80226e <fbpointer>
    18b4:	30 91 6f 22 	lds	r19, 0x226F	; 0x80226f <fbpointer+0x1>
    18b8:	90 e8       	ldi	r25, 0x80	; 128
    18ba:	89 9f       	mul	r24, r25
    18bc:	20 0d       	add	r18, r0
    18be:	31 1d       	adc	r19, r1
    18c0:	11 24       	eor	r1, r1
    18c2:	f9 01       	movw	r30, r18
    18c4:	e6 0f       	add	r30, r22
    18c6:	f1 1d       	adc	r31, r1
    18c8:	40 83       	st	Z, r20
    18ca:	08 95       	ret

000018cc <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
    18cc:	20 91 6e 22 	lds	r18, 0x226E	; 0x80226e <fbpointer>
    18d0:	30 91 6f 22 	lds	r19, 0x226F	; 0x80226f <fbpointer+0x1>
    18d4:	90 e8       	ldi	r25, 0x80	; 128
    18d6:	89 9f       	mul	r24, r25
    18d8:	20 0d       	add	r18, r0
    18da:	31 1d       	adc	r19, r1
    18dc:	11 24       	eor	r1, r1
    18de:	f9 01       	movw	r30, r18
    18e0:	e6 0f       	add	r30, r22
    18e2:	f1 1d       	adc	r31, r1
}
    18e4:	80 81       	ld	r24, Z
    18e6:	08 95       	ret

000018e8 <gfx_mono_generic_draw_horizontal_line>:
	gfx_mono_draw_horizontal_line(x, y, width, color);
	gfx_mono_draw_horizontal_line(x, y + height - 1, width, color);

	gfx_mono_draw_vertical_line(x, y, height, color);
	gfx_mono_draw_vertical_line(x + width - 1, y, height, color);
}
    18e8:	ff 92       	push	r15
    18ea:	0f 93       	push	r16
    18ec:	1f 93       	push	r17
    18ee:	cf 93       	push	r28
    18f0:	df 93       	push	r29
    18f2:	e4 2f       	mov	r30, r20
    18f4:	f0 e0       	ldi	r31, 0x00	; 0
    18f6:	e8 0f       	add	r30, r24
    18f8:	f1 1d       	adc	r31, r1
    18fa:	e1 38       	cpi	r30, 0x81	; 129
    18fc:	f1 05       	cpc	r31, r1
    18fe:	1c f0       	brlt	.+6      	; 0x1906 <gfx_mono_generic_draw_horizontal_line+0x1e>
    1900:	c0 e8       	ldi	r28, 0x80	; 128
    1902:	4c 2f       	mov	r20, r28
    1904:	48 1b       	sub	r20, r24
    1906:	44 23       	and	r20, r20
    1908:	09 f4       	brne	.+2      	; 0x190c <gfx_mono_generic_draw_horizontal_line+0x24>
    190a:	4a c0       	rjmp	.+148    	; 0x19a0 <gfx_mono_generic_draw_horizontal_line+0xb8>
    190c:	d6 2f       	mov	r29, r22
    190e:	d6 95       	lsr	r29
    1910:	d6 95       	lsr	r29
    1912:	d6 95       	lsr	r29
    1914:	70 e0       	ldi	r23, 0x00	; 0
    1916:	98 e0       	ldi	r25, 0x08	; 8
    1918:	d9 9f       	mul	r29, r25
    191a:	60 19       	sub	r22, r0
    191c:	71 09       	sbc	r23, r1
    191e:	11 24       	eor	r1, r1
    1920:	e1 e0       	ldi	r30, 0x01	; 1
    1922:	f0 e0       	ldi	r31, 0x00	; 0
    1924:	df 01       	movw	r26, r30
    1926:	02 c0       	rjmp	.+4      	; 0x192c <gfx_mono_generic_draw_horizontal_line+0x44>
    1928:	aa 0f       	add	r26, r26
    192a:	bb 1f       	adc	r27, r27
    192c:	6a 95       	dec	r22
    192e:	e2 f7       	brpl	.-8      	; 0x1928 <gfx_mono_generic_draw_horizontal_line+0x40>
    1930:	fa 2e       	mov	r15, r26
    1932:	21 30       	cpi	r18, 0x01	; 1
    1934:	21 f0       	breq	.+8      	; 0x193e <gfx_mono_generic_draw_horizontal_line+0x56>
    1936:	98 f0       	brcs	.+38     	; 0x195e <gfx_mono_generic_draw_horizontal_line+0x76>
    1938:	22 30       	cpi	r18, 0x02	; 2
    193a:	19 f1       	breq	.+70     	; 0x1982 <gfx_mono_generic_draw_horizontal_line+0x9a>
    193c:	31 c0       	rjmp	.+98     	; 0x19a0 <gfx_mono_generic_draw_horizontal_line+0xb8>
    193e:	c4 2f       	mov	r28, r20
    1940:	1f ef       	ldi	r17, 0xFF	; 255
    1942:	18 0f       	add	r17, r24
    1944:	01 2f       	mov	r16, r17
    1946:	0c 0f       	add	r16, r28
    1948:	60 2f       	mov	r22, r16
    194a:	8d 2f       	mov	r24, r29
    194c:	d2 d9       	rcall	.-3164   	; 0xcf2 <gfx_mono_st7565r_get_byte>
    194e:	4f 2d       	mov	r20, r15
    1950:	48 2b       	or	r20, r24
    1952:	60 2f       	mov	r22, r16
    1954:	8d 2f       	mov	r24, r29
    1956:	ae d8       	rcall	.-3748   	; 0xab4 <gfx_mono_st7565r_put_byte>
    1958:	c1 50       	subi	r28, 0x01	; 1
    195a:	a1 f7       	brne	.-24     	; 0x1944 <gfx_mono_generic_draw_horizontal_line+0x5c>
    195c:	21 c0       	rjmp	.+66     	; 0x19a0 <gfx_mono_generic_draw_horizontal_line+0xb8>
    195e:	c4 2f       	mov	r28, r20
    1960:	1f ef       	ldi	r17, 0xFF	; 255
    1962:	18 0f       	add	r17, r24
    1964:	fa 2e       	mov	r15, r26
    1966:	f0 94       	com	r15
    1968:	01 2f       	mov	r16, r17
    196a:	0c 0f       	add	r16, r28
    196c:	60 2f       	mov	r22, r16
    196e:	8d 2f       	mov	r24, r29
    1970:	c0 d9       	rcall	.-3200   	; 0xcf2 <gfx_mono_st7565r_get_byte>
    1972:	4f 2d       	mov	r20, r15
    1974:	48 23       	and	r20, r24
    1976:	60 2f       	mov	r22, r16
    1978:	8d 2f       	mov	r24, r29
    197a:	9c d8       	rcall	.-3784   	; 0xab4 <gfx_mono_st7565r_put_byte>
    197c:	c1 50       	subi	r28, 0x01	; 1
    197e:	a1 f7       	brne	.-24     	; 0x1968 <gfx_mono_generic_draw_horizontal_line+0x80>
    1980:	0f c0       	rjmp	.+30     	; 0x19a0 <gfx_mono_generic_draw_horizontal_line+0xb8>
    1982:	c4 2f       	mov	r28, r20
    1984:	1f ef       	ldi	r17, 0xFF	; 255
    1986:	18 0f       	add	r17, r24
    1988:	01 2f       	mov	r16, r17
    198a:	0c 0f       	add	r16, r28
    198c:	60 2f       	mov	r22, r16
    198e:	8d 2f       	mov	r24, r29
    1990:	b0 d9       	rcall	.-3232   	; 0xcf2 <gfx_mono_st7565r_get_byte>
    1992:	4f 2d       	mov	r20, r15
    1994:	48 27       	eor	r20, r24
    1996:	60 2f       	mov	r22, r16
    1998:	8d 2f       	mov	r24, r29
    199a:	8c d8       	rcall	.-3816   	; 0xab4 <gfx_mono_st7565r_put_byte>
    199c:	c1 50       	subi	r28, 0x01	; 1
    199e:	a1 f7       	brne	.-24     	; 0x1988 <gfx_mono_generic_draw_horizontal_line+0xa0>
    19a0:	df 91       	pop	r29
    19a2:	cf 91       	pop	r28
    19a4:	1f 91       	pop	r17
    19a6:	0f 91       	pop	r16
    19a8:	ff 90       	pop	r15
    19aa:	08 95       	ret

000019ac <gfx_mono_generic_draw_filled_rect>:
 * \param  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
    19ac:	ff 92       	push	r15
    19ae:	0f 93       	push	r16
    19b0:	1f 93       	push	r17
    19b2:	cf 93       	push	r28
    19b4:	df 93       	push	r29
	if (height == 0) {
    19b6:	22 23       	and	r18, r18
    19b8:	69 f0       	breq	.+26     	; 0x19d4 <gfx_mono_generic_draw_filled_rect+0x28>
    19ba:	f4 2e       	mov	r15, r20
    19bc:	18 2f       	mov	r17, r24
    19be:	c2 2f       	mov	r28, r18
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
    19c0:	df ef       	ldi	r29, 0xFF	; 255
    19c2:	d6 0f       	add	r29, r22
    19c4:	6d 2f       	mov	r22, r29
    19c6:	6c 0f       	add	r22, r28
    19c8:	20 2f       	mov	r18, r16
    19ca:	4f 2d       	mov	r20, r15
    19cc:	81 2f       	mov	r24, r17
    19ce:	8c df       	rcall	.-232    	; 0x18e8 <gfx_mono_generic_draw_horizontal_line>
    19d0:	c1 50       	subi	r28, 0x01	; 1
	if (height == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
    19d2:	c1 f7       	brne	.-16     	; 0x19c4 <gfx_mono_generic_draw_filled_rect+0x18>
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
	}
}
    19d4:	df 91       	pop	r29
    19d6:	cf 91       	pop	r28
    19d8:	1f 91       	pop	r17
    19da:	0f 91       	pop	r16
    19dc:	ff 90       	pop	r15
    19de:	08 95       	ret

000019e0 <sysclk_enable_module>:
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
    19e0:	cf 93       	push	r28
    19e2:	df 93       	push	r29
    19e4:	1f 92       	push	r1
    19e6:	cd b7       	in	r28, 0x3d	; 61
    19e8:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    19ea:	9f b7       	in	r25, 0x3f	; 63
    19ec:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    19ee:	f8 94       	cli
	return flags;
    19f0:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
    19f2:	e8 2f       	mov	r30, r24
    19f4:	f0 e0       	ldi	r31, 0x00	; 0
    19f6:	e0 59       	subi	r30, 0x90	; 144
    19f8:	ff 4f       	sbci	r31, 0xFF	; 255
    19fa:	60 95       	com	r22
    19fc:	80 81       	ld	r24, Z
    19fe:	68 23       	and	r22, r24
    1a00:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1a02:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    1a04:	0f 90       	pop	r0
    1a06:	df 91       	pop	r29
    1a08:	cf 91       	pop	r28
    1a0a:	08 95       	ret

00001a0c <sysclk_disable_module>:

void sysclk_disable_module(enum sysclk_port_id port, uint8_t id)
{
    1a0c:	cf 93       	push	r28
    1a0e:	df 93       	push	r29
    1a10:	1f 92       	push	r1
    1a12:	cd b7       	in	r28, 0x3d	; 61
    1a14:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1a16:	9f b7       	in	r25, 0x3f	; 63
    1a18:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    1a1a:	f8 94       	cli
	return flags;
    1a1c:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) |= id;
    1a1e:	e8 2f       	mov	r30, r24
    1a20:	f0 e0       	ldi	r31, 0x00	; 0
    1a22:	e0 59       	subi	r30, 0x90	; 144
    1a24:	ff 4f       	sbci	r31, 0xFF	; 255
    1a26:	80 81       	ld	r24, Z
    1a28:	68 2b       	or	r22, r24
    1a2a:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1a2c:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    1a2e:	0f 90       	pop	r0
    1a30:	df 91       	pop	r29
    1a32:	cf 91       	pop	r28
    1a34:	08 95       	ret

00001a36 <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    1a36:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7be1ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
    1a3a:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    1a3c:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    1a3e:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7be1ca>
	lpm r24, Z                ; Perform an LPM to read out byte
    1a42:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    1a44:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7be1ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    1a48:	08 95       	ret

00001a4a <gfx_mono_draw_char>:
 * \param y        Y coordinate on screen.
 * \param font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
    1a4a:	af 92       	push	r10
    1a4c:	bf 92       	push	r11
    1a4e:	cf 92       	push	r12
    1a50:	df 92       	push	r13
    1a52:	ef 92       	push	r14
    1a54:	ff 92       	push	r15
    1a56:	0f 93       	push	r16
    1a58:	1f 93       	push	r17
    1a5a:	cf 93       	push	r28
    1a5c:	df 93       	push	r29
    1a5e:	c8 2f       	mov	r28, r24
    1a60:	e6 2e       	mov	r14, r22
    1a62:	b4 2e       	mov	r11, r20
    1a64:	69 01       	movw	r12, r18
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
    1a66:	00 e0       	ldi	r16, 0x00	; 0
    1a68:	f9 01       	movw	r30, r18
    1a6a:	24 81       	ldd	r18, Z+4	; 0x04
    1a6c:	43 81       	ldd	r20, Z+3	; 0x03
    1a6e:	6b 2d       	mov	r22, r11
    1a70:	8e 2d       	mov	r24, r14
    1a72:	9c df       	rcall	.-200    	; 0x19ac <gfx_mono_generic_draw_filled_rect>
			GFX_PIXEL_CLR);

	switch (font->type) {
    1a74:	f6 01       	movw	r30, r12
    1a76:	80 81       	ld	r24, Z
    1a78:	81 11       	cpse	r24, r1
    1a7a:	39 c0       	rjmp	.+114    	; 0x1aee <gfx_mono_draw_char+0xa4>
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
	gfx_coord_t inc_y = y;

	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
    1a7c:	83 81       	ldd	r24, Z+3	; 0x03
    1a7e:	28 2f       	mov	r18, r24
    1a80:	26 95       	lsr	r18
    1a82:	26 95       	lsr	r18
    1a84:	26 95       	lsr	r18
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
    1a86:	87 70       	andi	r24, 0x07	; 7
    1a88:	09 f0       	breq	.+2      	; 0x1a8c <gfx_mono_draw_char+0x42>
		char_row_size++;
    1a8a:	2f 5f       	subi	r18, 0xFF	; 255
	}

	glyph_data_offset = char_row_size * font->height *
    1a8c:	f6 01       	movw	r30, r12
    1a8e:	a4 80       	ldd	r10, Z+4	; 0x04
			((uint8_t)ch - font->first_char);
	glyph_data = font->data.progmem + glyph_data_offset;
    1a90:	8c 2f       	mov	r24, r28
    1a92:	90 e0       	ldi	r25, 0x00	; 0
    1a94:	35 81       	ldd	r19, Z+5	; 0x05
    1a96:	83 1b       	sub	r24, r19
    1a98:	91 09       	sbc	r25, r1
    1a9a:	2a 9d       	mul	r18, r10
    1a9c:	90 01       	movw	r18, r0
    1a9e:	11 24       	eor	r1, r1
    1aa0:	82 9f       	mul	r24, r18
    1aa2:	a0 01       	movw	r20, r0
    1aa4:	83 9f       	mul	r24, r19
    1aa6:	50 0d       	add	r21, r0
    1aa8:	92 9f       	mul	r25, r18
    1aaa:	50 0d       	add	r21, r0
    1aac:	11 24       	eor	r1, r1
    1aae:	01 81       	ldd	r16, Z+1	; 0x01
    1ab0:	12 81       	ldd	r17, Z+2	; 0x02
    1ab2:	04 0f       	add	r16, r20
    1ab4:	15 1f       	adc	r17, r21
	rows_left = font->height;

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;
    1ab6:	f6 01       	movw	r30, r12
    1ab8:	f3 80       	ldd	r15, Z+3	; 0x03

		for (i = 0; i < pixelsToDraw; i++) {
    1aba:	ff 20       	and	r15, r15
    1abc:	a1 f0       	breq	.+40     	; 0x1ae6 <gfx_mono_draw_char+0x9c>
    1abe:	d0 e0       	ldi	r29, 0x00	; 0
    1ac0:	c0 e0       	ldi	r28, 0x00	; 0
    1ac2:	8e 2d       	mov	r24, r14
    1ac4:	8c 0f       	add	r24, r28
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
    1ac6:	9c 2f       	mov	r25, r28
    1ac8:	97 70       	andi	r25, 0x07	; 7
    1aca:	21 f4       	brne	.+8      	; 0x1ad4 <gfx_mono_draw_char+0x8a>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
    1acc:	f8 01       	movw	r30, r16
    1ace:	d4 91       	lpm	r29, Z
				glyph_data++;
    1ad0:	0f 5f       	subi	r16, 0xFF	; 255
    1ad2:	1f 4f       	sbci	r17, 0xFF	; 255
			}

			if ((glyph_byte & 0x80)) {
    1ad4:	dd 23       	and	r29, r29
    1ad6:	1c f4       	brge	.+6      	; 0x1ade <gfx_mono_draw_char+0x94>
				gfx_mono_draw_pixel(inc_x, inc_y,
    1ad8:	41 e0       	ldi	r20, 0x01	; 1
    1ada:	6b 2d       	mov	r22, r11
    1adc:	d4 d8       	rcall	.-3672   	; 0xc86 <gfx_mono_st7565r_draw_pixel>
						GFX_PIXEL_SET);
			}

			inc_x += 1;
			glyph_byte <<= 1;
    1ade:	dd 0f       	add	r29, r29

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
    1ae0:	cf 5f       	subi	r28, 0xFF	; 255
    1ae2:	fc 12       	cpse	r15, r28
    1ae4:	ee cf       	rjmp	.-36     	; 0x1ac2 <gfx_mono_draw_char+0x78>

			inc_x += 1;
			glyph_byte <<= 1;
		}

		inc_y += 1;
    1ae6:	b3 94       	inc	r11
		inc_x = x;
		rows_left--;
    1ae8:	aa 94       	dec	r10
	} while (rows_left > 0);
    1aea:	a1 10       	cpse	r10, r1
    1aec:	e4 cf       	rjmp	.-56     	; 0x1ab6 <gfx_mono_draw_char+0x6c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
    1aee:	df 91       	pop	r29
    1af0:	cf 91       	pop	r28
    1af2:	1f 91       	pop	r17
    1af4:	0f 91       	pop	r16
    1af6:	ff 90       	pop	r15
    1af8:	ef 90       	pop	r14
    1afa:	df 90       	pop	r13
    1afc:	cf 90       	pop	r12
    1afe:	bf 90       	pop	r11
    1b00:	af 90       	pop	r10
    1b02:	08 95       	ret

00001b04 <gfx_mono_draw_string>:
 * \param y         Y coordinate on screen.
 * \param font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
    1b04:	df 92       	push	r13
    1b06:	ef 92       	push	r14
    1b08:	ff 92       	push	r15
    1b0a:	0f 93       	push	r16
    1b0c:	1f 93       	push	r17
    1b0e:	cf 93       	push	r28
    1b10:	df 93       	push	r29
    1b12:	d6 2e       	mov	r13, r22
    1b14:	04 2f       	mov	r16, r20
    1b16:	79 01       	movw	r14, r18
    1b18:	ec 01       	movw	r28, r24
    1b1a:	16 2f       	mov	r17, r22
	Assert(font != NULL);

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
    1b1c:	89 91       	ld	r24, Y+
    1b1e:	8a 30       	cpi	r24, 0x0A	; 10
    1b20:	31 f4       	brne	.+12     	; 0x1b2e <gfx_mono_draw_string+0x2a>
			x = start_of_string_position_x;
			y += font->height + 1;
    1b22:	f7 01       	movw	r30, r14
    1b24:	84 81       	ldd	r24, Z+4	; 0x04
    1b26:	8f 5f       	subi	r24, 0xFF	; 255
    1b28:	08 0f       	add	r16, r24

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
			x = start_of_string_position_x;
    1b2a:	1d 2d       	mov	r17, r13
    1b2c:	09 c0       	rjmp	.+18     	; 0x1b40 <gfx_mono_draw_string+0x3c>
			y += font->height + 1;
		} else if (*str == '\r') {
    1b2e:	8d 30       	cpi	r24, 0x0D	; 13
    1b30:	39 f0       	breq	.+14     	; 0x1b40 <gfx_mono_draw_string+0x3c>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
    1b32:	97 01       	movw	r18, r14
    1b34:	40 2f       	mov	r20, r16
    1b36:	61 2f       	mov	r22, r17
    1b38:	88 df       	rcall	.-240    	; 0x1a4a <gfx_mono_draw_char>
			x += font->width;
    1b3a:	f7 01       	movw	r30, r14
    1b3c:	83 81       	ldd	r24, Z+3	; 0x03
    1b3e:	18 0f       	add	r17, r24
		}
	} while (*(++str));
    1b40:	88 81       	ld	r24, Y
    1b42:	81 11       	cpse	r24, r1
    1b44:	eb cf       	rjmp	.-42     	; 0x1b1c <gfx_mono_draw_string+0x18>
}
    1b46:	df 91       	pop	r29
    1b48:	cf 91       	pop	r28
    1b4a:	1f 91       	pop	r17
    1b4c:	0f 91       	pop	r16
    1b4e:	ff 90       	pop	r15
    1b50:	ef 90       	pop	r14
    1b52:	df 90       	pop	r13
    1b54:	08 95       	ret

00001b56 <ioport_configure_port_pin>:
#include "ioport_compat.h"

#if defined(IOPORT_XMEGA_COMPAT)
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
    1b56:	cf 93       	push	r28
    1b58:	df 93       	push	r29
    1b5a:	fc 01       	movw	r30, r24
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
		if (pin_mask & (1 << pin)) {
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
    1b5c:	20 e0       	ldi	r18, 0x00	; 0
    1b5e:	30 e0       	ldi	r19, 0x00	; 0
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
		if (pin_mask & (1 << pin)) {
    1b60:	c6 2f       	mov	r28, r22
    1b62:	d0 e0       	ldi	r29, 0x00	; 0
    1b64:	de 01       	movw	r26, r28
    1b66:	02 2e       	mov	r0, r18
    1b68:	02 c0       	rjmp	.+4      	; 0x1b6e <ioport_configure_port_pin+0x18>
    1b6a:	b5 95       	asr	r27
    1b6c:	a7 95       	ror	r26
    1b6e:	0a 94       	dec	r0
    1b70:	e2 f7       	brpl	.-8      	; 0x1b6a <ioport_configure_port_pin+0x14>
    1b72:	a0 fd       	sbrc	r26, 0
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
    1b74:	50 8b       	std	Z+16, r21	; 0x10
    1b76:	2f 5f       	subi	r18, 0xFF	; 255
    1b78:	3f 4f       	sbci	r19, 0xFF	; 255
    1b7a:	31 96       	adiw	r30, 0x01	; 1
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
    1b7c:	28 30       	cpi	r18, 0x08	; 8
    1b7e:	31 05       	cpc	r19, r1
    1b80:	89 f7       	brne	.-30     	; 0x1b64 <ioport_configure_port_pin+0xe>
		if (pin_mask & (1 << pin)) {
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
		}
	}
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    1b82:	40 ff       	sbrs	r20, 0
    1b84:	0a c0       	rjmp	.+20     	; 0x1b9a <ioport_configure_port_pin+0x44>
		if (flags & IOPORT_INIT_HIGH) {
    1b86:	41 ff       	sbrs	r20, 1
    1b88:	03 c0       	rjmp	.+6      	; 0x1b90 <ioport_configure_port_pin+0x3a>
			*((uint8_t *)port + PORT_OUTSET) = pin_mask;
    1b8a:	fc 01       	movw	r30, r24
    1b8c:	65 83       	std	Z+5, r22	; 0x05
    1b8e:	02 c0       	rjmp	.+4      	; 0x1b94 <ioport_configure_port_pin+0x3e>
		} else {
			*((uint8_t *)port + PORT_OUTCLR) = pin_mask;
    1b90:	fc 01       	movw	r30, r24
    1b92:	66 83       	std	Z+6, r22	; 0x06
		}

		*((uint8_t *)port + PORT_DIRSET) = pin_mask;
    1b94:	fc 01       	movw	r30, r24
    1b96:	61 83       	std	Z+1, r22	; 0x01
    1b98:	02 c0       	rjmp	.+4      	; 0x1b9e <ioport_configure_port_pin+0x48>
	} else {
		*((uint8_t *)port + PORT_DIRCLR) = pin_mask;
    1b9a:	fc 01       	movw	r30, r24
    1b9c:	62 83       	std	Z+2, r22	; 0x02
	}
}
    1b9e:	df 91       	pop	r29
    1ba0:	cf 91       	pop	r28
    1ba2:	08 95       	ret

00001ba4 <board_init>:
 * \param flags Bitmask of flags specifying additional configuration
 * parameters.
 */
static inline void ioport_configure_pin(port_pin_t pin, port_pin_flags_t flags)
{
	ioport_configure_port_pin(arch_ioport_pin_to_base(pin),
    1ba4:	43 e0       	ldi	r20, 0x03	; 3
    1ba6:	50 e0       	ldi	r21, 0x00	; 0
    1ba8:	61 e0       	ldi	r22, 0x01	; 1
    1baa:	80 ee       	ldi	r24, 0xE0	; 224
    1bac:	97 e0       	ldi	r25, 0x07	; 7
    1bae:	d3 df       	rcall	.-90     	; 0x1b56 <ioport_configure_port_pin>
    1bb0:	43 e0       	ldi	r20, 0x03	; 3
    1bb2:	50 e0       	ldi	r21, 0x00	; 0
    1bb4:	62 e0       	ldi	r22, 0x02	; 2
    1bb6:	80 ee       	ldi	r24, 0xE0	; 224
    1bb8:	97 e0       	ldi	r25, 0x07	; 7
    1bba:	cd df       	rcall	.-102    	; 0x1b56 <ioport_configure_port_pin>
    1bbc:	43 e0       	ldi	r20, 0x03	; 3
    1bbe:	50 e0       	ldi	r21, 0x00	; 0
    1bc0:	60 e1       	ldi	r22, 0x10	; 16
    1bc2:	80 e6       	ldi	r24, 0x60	; 96
    1bc4:	96 e0       	ldi	r25, 0x06	; 6
    1bc6:	c7 df       	rcall	.-114    	; 0x1b56 <ioport_configure_port_pin>
    1bc8:	41 e0       	ldi	r20, 0x01	; 1
    1bca:	50 e4       	ldi	r21, 0x40	; 64
    1bcc:	60 e2       	ldi	r22, 0x20	; 32
    1bce:	80 e6       	ldi	r24, 0x60	; 96
    1bd0:	96 e0       	ldi	r25, 0x06	; 6
    1bd2:	c1 df       	rcall	.-126    	; 0x1b56 <ioport_configure_port_pin>
    1bd4:	40 e0       	ldi	r20, 0x00	; 0
    1bd6:	5b e1       	ldi	r21, 0x1B	; 27
    1bd8:	60 e2       	ldi	r22, 0x20	; 32
    1bda:	80 e8       	ldi	r24, 0x80	; 128
    1bdc:	96 e0       	ldi	r25, 0x06	; 6
    1bde:	bb df       	rcall	.-138    	; 0x1b56 <ioport_configure_port_pin>
    1be0:	40 e0       	ldi	r20, 0x00	; 0
    1be2:	5b e1       	ldi	r21, 0x1B	; 27
    1be4:	62 e0       	ldi	r22, 0x02	; 2
    1be6:	80 ea       	ldi	r24, 0xA0	; 160
    1be8:	96 e0       	ldi	r25, 0x06	; 6
    1bea:	b5 df       	rcall	.-150    	; 0x1b56 <ioport_configure_port_pin>
    1bec:	40 e0       	ldi	r20, 0x00	; 0
    1bee:	5b e1       	ldi	r21, 0x1B	; 27
    1bf0:	64 e0       	ldi	r22, 0x04	; 4
    1bf2:	80 ea       	ldi	r24, 0xA0	; 160
    1bf4:	96 e0       	ldi	r25, 0x06	; 6
    1bf6:	af df       	rcall	.-162    	; 0x1b56 <ioport_configure_port_pin>
    1bf8:	43 e0       	ldi	r20, 0x03	; 3
    1bfa:	50 e0       	ldi	r21, 0x00	; 0
    1bfc:	62 e0       	ldi	r22, 0x02	; 2
    1bfe:	80 e6       	ldi	r24, 0x60	; 96
    1c00:	96 e0       	ldi	r25, 0x06	; 6
    1c02:	a9 df       	rcall	.-174    	; 0x1b56 <ioport_configure_port_pin>
    1c04:	43 e0       	ldi	r20, 0x03	; 3
    1c06:	50 e0       	ldi	r21, 0x00	; 0
    1c08:	68 e0       	ldi	r22, 0x08	; 8
    1c0a:	80 e6       	ldi	r24, 0x60	; 96
    1c0c:	96 e0       	ldi	r25, 0x06	; 6
    1c0e:	a3 df       	rcall	.-186    	; 0x1b56 <ioport_configure_port_pin>
    1c10:	43 e0       	ldi	r20, 0x03	; 3
    1c12:	50 e0       	ldi	r21, 0x00	; 0
    1c14:	68 e0       	ldi	r22, 0x08	; 8
    1c16:	80 ea       	ldi	r24, 0xA0	; 160
    1c18:	96 e0       	ldi	r25, 0x06	; 6
    1c1a:	9d df       	rcall	.-198    	; 0x1b56 <ioport_configure_port_pin>
    1c1c:	43 e0       	ldi	r20, 0x03	; 3
    1c1e:	50 e0       	ldi	r21, 0x00	; 0
    1c20:	61 e0       	ldi	r22, 0x01	; 1
    1c22:	80 e6       	ldi	r24, 0x60	; 96
    1c24:	96 e0       	ldi	r25, 0x06	; 6
    1c26:	97 df       	rcall	.-210    	; 0x1b56 <ioport_configure_port_pin>
    1c28:	43 e0       	ldi	r20, 0x03	; 3
    1c2a:	50 e0       	ldi	r21, 0x00	; 0
    1c2c:	68 e0       	ldi	r22, 0x08	; 8
    1c2e:	80 e0       	ldi	r24, 0x00	; 0
    1c30:	96 e0       	ldi	r25, 0x06	; 6
    1c32:	91 df       	rcall	.-222    	; 0x1b56 <ioport_configure_port_pin>
    1c34:	41 e0       	ldi	r20, 0x01	; 1
    1c36:	50 e0       	ldi	r21, 0x00	; 0
    1c38:	60 e1       	ldi	r22, 0x10	; 16
    1c3a:	80 e8       	ldi	r24, 0x80	; 128
    1c3c:	96 e0       	ldi	r25, 0x06	; 6
    1c3e:	8b df       	rcall	.-234    	; 0x1b56 <ioport_configure_port_pin>
    1c40:	43 e0       	ldi	r20, 0x03	; 3
    1c42:	50 e0       	ldi	r21, 0x00	; 0
    1c44:	62 e0       	ldi	r22, 0x02	; 2
    1c46:	80 e6       	ldi	r24, 0x60	; 96
    1c48:	96 e0       	ldi	r25, 0x06	; 6
    1c4a:	85 df       	rcall	.-246    	; 0x1b56 <ioport_configure_port_pin>
    1c4c:	43 e0       	ldi	r20, 0x03	; 3
    1c4e:	50 e0       	ldi	r21, 0x00	; 0
    1c50:	68 e0       	ldi	r22, 0x08	; 8
    1c52:	80 e6       	ldi	r24, 0x60	; 96
    1c54:	96 e0       	ldi	r25, 0x06	; 6
    1c56:	7f df       	rcall	.-258    	; 0x1b56 <ioport_configure_port_pin>
    1c58:	40 e0       	ldi	r20, 0x00	; 0
    1c5a:	50 e0       	ldi	r21, 0x00	; 0
    1c5c:	64 e0       	ldi	r22, 0x04	; 4
    1c5e:	80 e6       	ldi	r24, 0x60	; 96
    1c60:	96 e0       	ldi	r25, 0x06	; 6
    1c62:	79 df       	rcall	.-270    	; 0x1b56 <ioport_configure_port_pin>
    1c64:	43 e0       	ldi	r20, 0x03	; 3
    1c66:	50 e0       	ldi	r21, 0x00	; 0
    1c68:	60 e1       	ldi	r22, 0x10	; 16
    1c6a:	80 ea       	ldi	r24, 0xA0	; 160
    1c6c:	96 e0       	ldi	r25, 0x06	; 6
    1c6e:	73 df       	rcall	.-282    	; 0x1b56 <ioport_configure_port_pin>
    1c70:	40 e0       	ldi	r20, 0x00	; 0
    1c72:	50 e0       	ldi	r21, 0x00	; 0
    1c74:	61 e0       	ldi	r22, 0x01	; 1
    1c76:	80 e0       	ldi	r24, 0x00	; 0
    1c78:	96 e0       	ldi	r25, 0x06	; 6
    1c7a:	6d df       	rcall	.-294    	; 0x1b56 <ioport_configure_port_pin>
    1c7c:	40 e0       	ldi	r20, 0x00	; 0
    1c7e:	50 e0       	ldi	r21, 0x00	; 0
    1c80:	64 e0       	ldi	r22, 0x04	; 4
    1c82:	80 e0       	ldi	r24, 0x00	; 0
    1c84:	96 e0       	ldi	r25, 0x06	; 6
    1c86:	67 df       	rcall	.-306    	; 0x1b56 <ioport_configure_port_pin>
    1c88:	40 e0       	ldi	r20, 0x00	; 0
    1c8a:	50 e0       	ldi	r21, 0x00	; 0
    1c8c:	62 e0       	ldi	r22, 0x02	; 2
    1c8e:	80 e2       	ldi	r24, 0x20	; 32
    1c90:	96 e0       	ldi	r25, 0x06	; 6
    1c92:	61 df       	rcall	.-318    	; 0x1b56 <ioport_configure_port_pin>
    1c94:	43 e0       	ldi	r20, 0x03	; 3
    1c96:	50 e0       	ldi	r21, 0x00	; 0
    1c98:	68 e0       	ldi	r22, 0x08	; 8
    1c9a:	80 e4       	ldi	r24, 0x40	; 64
    1c9c:	96 e0       	ldi	r25, 0x06	; 6
    1c9e:	5b df       	rcall	.-330    	; 0x1b56 <ioport_configure_port_pin>
    1ca0:	40 e0       	ldi	r20, 0x00	; 0
    1ca2:	50 e0       	ldi	r21, 0x00	; 0
    1ca4:	64 e0       	ldi	r22, 0x04	; 4
    1ca6:	80 e4       	ldi	r24, 0x40	; 64
    1ca8:	96 e0       	ldi	r25, 0x06	; 6
    1caa:	55 df       	rcall	.-342    	; 0x1b56 <ioport_configure_port_pin>
    1cac:	43 e0       	ldi	r20, 0x03	; 3
    1cae:	50 e0       	ldi	r21, 0x00	; 0
    1cb0:	68 e0       	ldi	r22, 0x08	; 8
    1cb2:	80 e6       	ldi	r24, 0x60	; 96
    1cb4:	96 e0       	ldi	r25, 0x06	; 6
    1cb6:	4f df       	rcall	.-354    	; 0x1b56 <ioport_configure_port_pin>
    1cb8:	40 e0       	ldi	r20, 0x00	; 0
    1cba:	50 e0       	ldi	r21, 0x00	; 0
    1cbc:	64 e0       	ldi	r22, 0x04	; 4
    1cbe:	80 e6       	ldi	r24, 0x60	; 96
    1cc0:	96 e0       	ldi	r25, 0x06	; 6
    1cc2:	49 df       	rcall	.-366    	; 0x1b56 <ioport_configure_port_pin>
    1cc4:	43 e0       	ldi	r20, 0x03	; 3
    1cc6:	50 e0       	ldi	r21, 0x00	; 0
    1cc8:	68 e0       	ldi	r22, 0x08	; 8
    1cca:	80 e8       	ldi	r24, 0x80	; 128
    1ccc:	96 e0       	ldi	r25, 0x06	; 6
    1cce:	43 df       	rcall	.-378    	; 0x1b56 <ioport_configure_port_pin>
    1cd0:	40 e0       	ldi	r20, 0x00	; 0
    1cd2:	50 e0       	ldi	r21, 0x00	; 0
    1cd4:	64 e0       	ldi	r22, 0x04	; 4
    1cd6:	80 e8       	ldi	r24, 0x80	; 128
    1cd8:	96 e0       	ldi	r25, 0x06	; 6
    1cda:	3d cf       	rjmp	.-390    	; 0x1b56 <ioport_configure_port_pin>
    1cdc:	08 95       	ret

00001cde <__portable_avr_delay_cycles>:
 *
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
    1cde:	04 c0       	rjmp	.+8      	; 0x1ce8 <__portable_avr_delay_cycles+0xa>
	while (n) {
		barrier();
		n--;
    1ce0:	61 50       	subi	r22, 0x01	; 1
    1ce2:	71 09       	sbc	r23, r1
    1ce4:	81 09       	sbc	r24, r1
    1ce6:	91 09       	sbc	r25, r1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
    1ce8:	61 15       	cp	r22, r1
    1cea:	71 05       	cpc	r23, r1
    1cec:	81 05       	cpc	r24, r1
    1cee:	91 05       	cpc	r25, r1
    1cf0:	b9 f7       	brne	.-18     	; 0x1ce0 <__portable_avr_delay_cycles+0x2>
    1cf2:	08 95       	ret

00001cf4 <main>:
#include <adc_sensors/adc_sensors.h>

static char strbuf[128];

int main (void)
{
    1cf4:	cf 93       	push	r28
    1cf6:	df 93       	push	r29
    1cf8:	00 d0       	rcall	.+0      	; 0x1cfa <main+0x6>
    1cfa:	cd b7       	in	r28, 0x3d	; 61
    1cfc:	de b7       	in	r29, 0x3e	; 62
	/* Insert system clock initialization code here (sysclk_init()). */
	board_init();
    1cfe:	52 df       	rcall	.-348    	; 0x1ba4 <board_init>

	/* Insert application code here, after the board has been initialized. */

	//init lcd
	gfx_mono_init();	
    1d00:	0e 94 01 06 	call	0xc02	; 0xc02 <gfx_mono_st7565r_init>
	adc_sensors_init();
    1d04:	0e 94 fd 02 	call	0x5fa	; 0x5fa <adc_sensors_init>
 * Enables all interrupt levels, with vectors located in the application section
 * and fixed priority scheduling.
 */
static inline void pmic_init(void)
{
	PMIC.CTRL = PMIC_LVL_LOW | PMIC_LVL_MEDIUM |
    1d08:	87 e0       	ldi	r24, 0x07	; 7
    1d0a:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7be0a2>
	
	// Inisialisasi interrupt vector
	pmic_init();
	cpu_irq_enable();
    1d0e:	78 94       	sei
    1d10:	80 e1       	ldi	r24, 0x10	; 16
    1d12:	80 93 85 06 	sts	0x0685, r24	; 0x800685 <__TEXT_REGION_LENGTH__+0x7be685>

	//set background lcd on
	gpio_set_pin_high(LCD_BACKLIGHT_ENABLE_PIN);

	//set display - output lcd
	gfx_mono_draw_string("Welcome!",0, 0, &sysfont);
    1d16:	20 e0       	ldi	r18, 0x00	; 0
    1d18:	30 e2       	ldi	r19, 0x20	; 32
    1d1a:	40 e0       	ldi	r20, 0x00	; 0
    1d1c:	60 e0       	ldi	r22, 0x00	; 0
    1d1e:	87 e0       	ldi	r24, 0x07	; 7
    1d20:	90 e2       	ldi	r25, 0x20	; 32
    1d22:	f0 de       	rcall	.-544    	; 0x1b04 <gfx_mono_draw_string>
	delay_ms(1000);
    1d24:	66 e1       	ldi	r22, 0x16	; 22
    1d26:	76 e1       	ldi	r23, 0x16	; 22
    1d28:	85 e0       	ldi	r24, 0x05	; 5
    1d2a:	90 e0       	ldi	r25, 0x00	; 0
    1d2c:	d8 df       	rcall	.-80     	; 0x1cde <__portable_avr_delay_cycles>
	gfx_mono_draw_string("We will use sensor",0, 8, &sysfont);
    1d2e:	20 e0       	ldi	r18, 0x00	; 0
    1d30:	30 e2       	ldi	r19, 0x20	; 32
    1d32:	48 e0       	ldi	r20, 0x08	; 8
    1d34:	60 e0       	ldi	r22, 0x00	; 0
    1d36:	80 e1       	ldi	r24, 0x10	; 16
    1d38:	90 e2       	ldi	r25, 0x20	; 32
    1d3a:	e4 de       	rcall	.-568    	; 0x1b04 <gfx_mono_draw_string>
	delay_ms(1000);
    1d3c:	66 e1       	ldi	r22, 0x16	; 22
    1d3e:	76 e1       	ldi	r23, 0x16	; 22
    1d40:	85 e0       	ldi	r24, 0x05	; 5
    1d42:	90 e0       	ldi	r25, 0x00	; 0
    1d44:	cc df       	rcall	.-104    	; 0x1cde <__portable_avr_delay_cycles>
	gfx_mono_draw_string("    Sensor Read    ",0, 0, &sysfont);
    1d46:	20 e0       	ldi	r18, 0x00	; 0
    1d48:	30 e2       	ldi	r19, 0x20	; 32
    1d4a:	40 e0       	ldi	r20, 0x00	; 0
    1d4c:	60 e0       	ldi	r22, 0x00	; 0
    1d4e:	83 e2       	ldi	r24, 0x23	; 35
    1d50:	90 e2       	ldi	r25, 0x20	; 32
    1d52:	d8 de       	rcall	.-592    	; 0x1b04 <gfx_mono_draw_string>
	gfx_mono_draw_string("                   ",0, 8, &sysfont);
    1d54:	20 e0       	ldi	r18, 0x00	; 0
    1d56:	30 e2       	ldi	r19, 0x20	; 32
    1d58:	48 e0       	ldi	r20, 0x08	; 8
    1d5a:	60 e0       	ldi	r22, 0x00	; 0
    1d5c:	87 e3       	ldi	r24, 0x37	; 55
    1d5e:	90 e2       	ldi	r25, 0x20	; 32
    1d60:	d1 de       	rcall	.-606    	; 0x1b04 <gfx_mono_draw_string>
 */
static inline void adc_start_conversion(ADC_t *adc, uint8_t ch_mask)
{
	irqflags_t flags = cpu_irq_save();
#if !XMEGA_E
	adc->CTRLA |= ch_mask << ADC_CH0START_bp;
    1d62:	00 e0       	ldi	r16, 0x00	; 0
    1d64:	12 e0       	ldi	r17, 0x02	; 2
	{
		ntc_measure();												// Mengambil data dari pengukuran suhu oleh NTC temperature sensor
		while(!ntc_data_is_ready());								// Menunggu data sampai siap untuk ditampilkan		
		volatile int8_t temperature = ntc_get_temperature();	// Mengambil hasil olah data dalam Celcius

		snprintf(strbuf, sizeof(strbuf), "Tempr : %3d",temperature);
    1d66:	0f 2e       	mov	r0, r31
    1d68:	fb e4       	ldi	r31, 0x4B	; 75
    1d6a:	af 2e       	mov	r10, r31
    1d6c:	f0 e2       	ldi	r31, 0x20	; 32
    1d6e:	bf 2e       	mov	r11, r31
    1d70:	f0 2d       	mov	r31, r0
    1d72:	68 94       	set
    1d74:	ee 24       	eor	r14, r14
    1d76:	e7 f8       	bld	r14, 7
    1d78:	0f 2e       	mov	r0, r31
    1d7a:	f0 e7       	ldi	r31, 0x70	; 112
    1d7c:	cf 2e       	mov	r12, r31
    1d7e:	f2 e2       	ldi	r31, 0x22	; 34
    1d80:	df 2e       	mov	r13, r31
    1d82:	f0 2d       	mov	r31, r0
    1d84:	2c 2c       	mov	r2, r12
    1d86:	3d 2c       	mov	r3, r13
		// Dikarenakan hasil yang diperoleh merupakan data raw diperlukan sampling agar mendapatkan hasil yang baik
		if(iterations++ >= LIGHTSENSOR_NUM_SAMPLES) {
			iterations = 0;
			intensity /= LIGHTSENSOR_NUM_SAMPLES;
			
			snprintf(strbuf, sizeof(strbuf), "Light : %3d",intensity);
    1d88:	0f 2e       	mov	r0, r31
    1d8a:	f7 e5       	ldi	r31, 0x57	; 87
    1d8c:	8f 2e       	mov	r8, r31
    1d8e:	f0 e2       	ldi	r31, 0x20	; 32
    1d90:	9f 2e       	mov	r9, r31
    1d92:	f0 2d       	mov	r31, r0
#include <adc_sensors/adc_sensors.h>

static char strbuf[128];

int main (void)
{
    1d94:	0f 2e       	mov	r0, r31
    1d96:	f5 e1       	ldi	r31, 0x15	; 21
    1d98:	ff 2e       	mov	r15, r31
    1d9a:	f0 2d       	mov	r31, r0
    1d9c:	41 2c       	mov	r4, r1
    1d9e:	51 2c       	mov	r5, r1
    1da0:	32 01       	movw	r6, r4

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1da2:	8f b7       	in	r24, 0x3f	; 63
    1da4:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    1da6:	f8 94       	cli
	return flags;
    1da8:	9a 81       	ldd	r25, Y+2	; 0x02
    1daa:	f8 01       	movw	r30, r16
    1dac:	80 81       	ld	r24, Z
    1dae:	88 60       	ori	r24, 0x08	; 8
    1db0:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1db2:	9f bf       	out	0x3f, r25	; 63
	

	while (1)
	{
		ntc_measure();												// Mengambil data dari pengukuran suhu oleh NTC temperature sensor
		while(!ntc_data_is_ready());								// Menunggu data sampai siap untuk ditampilkan		
    1db4:	0e 94 d1 02 	call	0x5a2	; 0x5a2 <ntc_data_is_ready>
    1db8:	88 23       	and	r24, r24
    1dba:	e1 f3       	breq	.-8      	; 0x1db4 <main+0xc0>
		volatile int8_t temperature = ntc_get_temperature();	// Mengambil hasil olah data dalam Celcius
    1dbc:	0e 94 4e 03 	call	0x69c	; 0x69c <ntc_get_temperature>
    1dc0:	8b 83       	std	Y+3, r24	; 0x03

		snprintf(strbuf, sizeof(strbuf), "Tempr : %3d",temperature);
    1dc2:	8b 81       	ldd	r24, Y+3	; 0x03
    1dc4:	28 2f       	mov	r18, r24
    1dc6:	08 2e       	mov	r0, r24
    1dc8:	00 0c       	add	r0, r0
    1dca:	33 0b       	sbc	r19, r19
    1dcc:	3f 93       	push	r19
    1dce:	8f 93       	push	r24
    1dd0:	bf 92       	push	r11
    1dd2:	af 92       	push	r10
    1dd4:	1f 92       	push	r1
    1dd6:	ef 92       	push	r14
    1dd8:	df 92       	push	r13
    1dda:	cf 92       	push	r12
		gfx_mono_draw_string(strbuf,0, 8, &sysfont);
    1ddc:	fb d1       	rcall	.+1014   	; 0x21d4 <snprintf>
    1dde:	20 e0       	ldi	r18, 0x00	; 0
    1de0:	30 e2       	ldi	r19, 0x20	; 32
    1de2:	48 e0       	ldi	r20, 0x08	; 8
    1de4:	60 e0       	ldi	r22, 0x00	; 0
    1de6:	82 2d       	mov	r24, r2
    1de8:	93 2d       	mov	r25, r3
    1dea:	8c de       	rcall	.-744    	; 0x1b04 <gfx_mono_draw_string>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1dec:	8f b7       	in	r24, 0x3f	; 63
    1dee:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    1df0:	f8 94       	cli
	return flags;
    1df2:	99 81       	ldd	r25, Y+1	; 0x01
    1df4:	f8 01       	movw	r30, r16
    1df6:	80 81       	ld	r24, Z
    1df8:	84 60       	ori	r24, 0x04	; 4
    1dfa:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1dfc:	9f bf       	out	0x3f, r25	; 63
    1dfe:	cd bf       	out	0x3d, r28	; 61
    1e00:	de bf       	out	0x3e, r29	; 62

		lightsensor_measure();									// Mengambil data dari pengukuran intensitas oleh light sensor
		while(!lightsensor_data_is_ready());					// Menunggu data sampai siap untuk ditampilkan
    1e02:	0e 94 e7 02 	call	0x5ce	; 0x5ce <lightsensor_data_is_ready>
    1e06:	88 23       	and	r24, r24
    1e08:	e1 f3       	breq	.-8      	; 0x1e02 <main+0x10e>
		intensity += lightsensor_get_raw_value();				// Mengambil hasil olah data dalam raw ADC value
    1e0a:	0e 94 7e 03 	call	0x6fc	; 0x6fc <lightsensor_get_raw_value>
    1e0e:	09 2e       	mov	r0, r25
    1e10:	00 0c       	add	r0, r0
    1e12:	aa 0b       	sbc	r26, r26
    1e14:	bb 0b       	sbc	r27, r27
    1e16:	48 0e       	add	r4, r24
    1e18:	59 1e       	adc	r5, r25
    1e1a:	6a 1e       	adc	r6, r26
    1e1c:	7b 1e       	adc	r7, r27

		// Dikarenakan hasil yang diperoleh merupakan data raw diperlukan sampling agar mendapatkan hasil yang baik
		if(iterations++ >= LIGHTSENSOR_NUM_SAMPLES) {
    1e1e:	fa 94       	dec	r15
    1e20:	f1 10       	cpse	r15, r1
			iterations = 0;
			intensity /= LIGHTSENSOR_NUM_SAMPLES;
    1e22:	bf cf       	rjmp	.-130    	; 0x1da2 <main+0xae>
    1e24:	c3 01       	movw	r24, r6
    1e26:	b2 01       	movw	r22, r4
    1e28:	24 e1       	ldi	r18, 0x14	; 20
    1e2a:	30 e0       	ldi	r19, 0x00	; 0
    1e2c:	40 e0       	ldi	r20, 0x00	; 0
    1e2e:	50 e0       	ldi	r21, 0x00	; 0
    1e30:	af d1       	rcall	.+862    	; 0x2190 <__udivmodsi4>
    1e32:	29 01       	movw	r4, r18
    1e34:	3a 01       	movw	r6, r20
			
			snprintf(strbuf, sizeof(strbuf), "Light : %3d",intensity);
    1e36:	7f 92       	push	r7
    1e38:	6f 92       	push	r6
    1e3a:	5f 92       	push	r5
    1e3c:	2f 93       	push	r18
    1e3e:	9f 92       	push	r9
    1e40:	8f 92       	push	r8
    1e42:	1f 92       	push	r1
    1e44:	ef 92       	push	r14
    1e46:	df 92       	push	r13
    1e48:	cf 92       	push	r12
			gfx_mono_draw_string(strbuf,0, 16, &sysfont);
    1e4a:	c4 d1       	rcall	.+904    	; 0x21d4 <snprintf>
    1e4c:	20 e0       	ldi	r18, 0x00	; 0
    1e4e:	30 e2       	ldi	r19, 0x20	; 32
    1e50:	40 e1       	ldi	r20, 0x10	; 16
    1e52:	60 e0       	ldi	r22, 0x00	; 0
    1e54:	c6 01       	movw	r24, r12
    1e56:	56 de       	rcall	.-852    	; 0x1b04 <gfx_mono_draw_string>
			delay_ms(50);
    1e58:	6b e1       	ldi	r22, 0x1B	; 27
    1e5a:	71 e4       	ldi	r23, 0x41	; 65
    1e5c:	80 e0       	ldi	r24, 0x00	; 0
    1e5e:	90 e0       	ldi	r25, 0x00	; 0
    1e60:	3e df       	rcall	.-388    	; 0x1cde <__portable_avr_delay_cycles>
    1e62:	cd bf       	out	0x3d, r28	; 61
__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
    1e64:	de bf       	out	0x3e, r29	; 62
    1e66:	fd e3       	ldi	r31, 0x3D	; 61
    1e68:	4f 16       	cp	r4, r31
    1e6a:	51 04       	cpc	r5, r1
    1e6c:	61 04       	cpc	r6, r1
    1e6e:	71 04       	cpc	r7, r1
    1e70:	20 f4       	brcc	.+8      	; 0x1e7a <main+0x186>
    1e72:	81 e0       	ldi	r24, 0x01	; 1
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    1e74:	80 93 e5 07 	sts	0x07E5, r24	; 0x8007e5 <__TEXT_REGION_LENGTH__+0x7be7e5>
    1e78:	8d cf       	rjmp	.-230    	; 0x1d94 <main+0xa0>
    1e7a:	91 e0       	ldi	r25, 0x01	; 1
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    1e7c:	90 93 e6 07 	sts	0x07E6, r25	; 0x8007e6 <__TEXT_REGION_LENGTH__+0x7be7e6>
    1e80:	89 cf       	rjmp	.-238    	; 0x1d94 <main+0xa0>

00001e82 <__subsf3>:
    1e82:	50 58       	subi	r21, 0x80	; 128

00001e84 <__addsf3>:
    1e84:	bb 27       	eor	r27, r27
    1e86:	aa 27       	eor	r26, r26
    1e88:	0e d0       	rcall	.+28     	; 0x1ea6 <__addsf3x>
    1e8a:	e5 c0       	rjmp	.+458    	; 0x2056 <__fp_round>
    1e8c:	d6 d0       	rcall	.+428    	; 0x203a <__fp_pscA>
    1e8e:	30 f0       	brcs	.+12     	; 0x1e9c <__addsf3+0x18>
    1e90:	db d0       	rcall	.+438    	; 0x2048 <__fp_pscB>
    1e92:	20 f0       	brcs	.+8      	; 0x1e9c <__addsf3+0x18>
    1e94:	31 f4       	brne	.+12     	; 0x1ea2 <__addsf3+0x1e>
    1e96:	9f 3f       	cpi	r25, 0xFF	; 255
    1e98:	11 f4       	brne	.+4      	; 0x1e9e <__addsf3+0x1a>
    1e9a:	1e f4       	brtc	.+6      	; 0x1ea2 <__addsf3+0x1e>
    1e9c:	cb c0       	rjmp	.+406    	; 0x2034 <__fp_nan>
    1e9e:	0e f4       	brtc	.+2      	; 0x1ea2 <__addsf3+0x1e>
    1ea0:	e0 95       	com	r30
    1ea2:	e7 fb       	bst	r30, 7
    1ea4:	c1 c0       	rjmp	.+386    	; 0x2028 <__fp_inf>

00001ea6 <__addsf3x>:
    1ea6:	e9 2f       	mov	r30, r25
    1ea8:	e7 d0       	rcall	.+462    	; 0x2078 <__fp_split3>
    1eaa:	80 f3       	brcs	.-32     	; 0x1e8c <__addsf3+0x8>
    1eac:	ba 17       	cp	r27, r26
    1eae:	62 07       	cpc	r22, r18
    1eb0:	73 07       	cpc	r23, r19
    1eb2:	84 07       	cpc	r24, r20
    1eb4:	95 07       	cpc	r25, r21
    1eb6:	18 f0       	brcs	.+6      	; 0x1ebe <__addsf3x+0x18>
    1eb8:	71 f4       	brne	.+28     	; 0x1ed6 <__addsf3x+0x30>
    1eba:	9e f5       	brtc	.+102    	; 0x1f22 <__addsf3x+0x7c>
    1ebc:	ff c0       	rjmp	.+510    	; 0x20bc <__fp_zero>
    1ebe:	0e f4       	brtc	.+2      	; 0x1ec2 <__addsf3x+0x1c>
    1ec0:	e0 95       	com	r30
    1ec2:	0b 2e       	mov	r0, r27
    1ec4:	ba 2f       	mov	r27, r26
    1ec6:	a0 2d       	mov	r26, r0
    1ec8:	0b 01       	movw	r0, r22
    1eca:	b9 01       	movw	r22, r18
    1ecc:	90 01       	movw	r18, r0
    1ece:	0c 01       	movw	r0, r24
    1ed0:	ca 01       	movw	r24, r20
    1ed2:	a0 01       	movw	r20, r0
    1ed4:	11 24       	eor	r1, r1
    1ed6:	ff 27       	eor	r31, r31
    1ed8:	59 1b       	sub	r21, r25
    1eda:	99 f0       	breq	.+38     	; 0x1f02 <__addsf3x+0x5c>
    1edc:	59 3f       	cpi	r21, 0xF9	; 249
    1ede:	50 f4       	brcc	.+20     	; 0x1ef4 <__addsf3x+0x4e>
    1ee0:	50 3e       	cpi	r21, 0xE0	; 224
    1ee2:	68 f1       	brcs	.+90     	; 0x1f3e <__addsf3x+0x98>
    1ee4:	1a 16       	cp	r1, r26
    1ee6:	f0 40       	sbci	r31, 0x00	; 0
    1ee8:	a2 2f       	mov	r26, r18
    1eea:	23 2f       	mov	r18, r19
    1eec:	34 2f       	mov	r19, r20
    1eee:	44 27       	eor	r20, r20
    1ef0:	58 5f       	subi	r21, 0xF8	; 248
    1ef2:	f3 cf       	rjmp	.-26     	; 0x1eda <__addsf3x+0x34>
    1ef4:	46 95       	lsr	r20
    1ef6:	37 95       	ror	r19
    1ef8:	27 95       	ror	r18
    1efa:	a7 95       	ror	r26
    1efc:	f0 40       	sbci	r31, 0x00	; 0
    1efe:	53 95       	inc	r21
    1f00:	c9 f7       	brne	.-14     	; 0x1ef4 <__addsf3x+0x4e>
    1f02:	7e f4       	brtc	.+30     	; 0x1f22 <__addsf3x+0x7c>
    1f04:	1f 16       	cp	r1, r31
    1f06:	ba 0b       	sbc	r27, r26
    1f08:	62 0b       	sbc	r22, r18
    1f0a:	73 0b       	sbc	r23, r19
    1f0c:	84 0b       	sbc	r24, r20
    1f0e:	ba f0       	brmi	.+46     	; 0x1f3e <__addsf3x+0x98>
    1f10:	91 50       	subi	r25, 0x01	; 1
    1f12:	a1 f0       	breq	.+40     	; 0x1f3c <__addsf3x+0x96>
    1f14:	ff 0f       	add	r31, r31
    1f16:	bb 1f       	adc	r27, r27
    1f18:	66 1f       	adc	r22, r22
    1f1a:	77 1f       	adc	r23, r23
    1f1c:	88 1f       	adc	r24, r24
    1f1e:	c2 f7       	brpl	.-16     	; 0x1f10 <__addsf3x+0x6a>
    1f20:	0e c0       	rjmp	.+28     	; 0x1f3e <__addsf3x+0x98>
    1f22:	ba 0f       	add	r27, r26
    1f24:	62 1f       	adc	r22, r18
    1f26:	73 1f       	adc	r23, r19
    1f28:	84 1f       	adc	r24, r20
    1f2a:	48 f4       	brcc	.+18     	; 0x1f3e <__addsf3x+0x98>
    1f2c:	87 95       	ror	r24
    1f2e:	77 95       	ror	r23
    1f30:	67 95       	ror	r22
    1f32:	b7 95       	ror	r27
    1f34:	f7 95       	ror	r31
    1f36:	9e 3f       	cpi	r25, 0xFE	; 254
    1f38:	08 f0       	brcs	.+2      	; 0x1f3c <__addsf3x+0x96>
    1f3a:	b3 cf       	rjmp	.-154    	; 0x1ea2 <__addsf3+0x1e>
    1f3c:	93 95       	inc	r25
    1f3e:	88 0f       	add	r24, r24
    1f40:	08 f0       	brcs	.+2      	; 0x1f44 <__addsf3x+0x9e>
    1f42:	99 27       	eor	r25, r25
    1f44:	ee 0f       	add	r30, r30
    1f46:	97 95       	ror	r25
    1f48:	87 95       	ror	r24
    1f4a:	08 95       	ret

00001f4c <__fixsfsi>:
    1f4c:	04 d0       	rcall	.+8      	; 0x1f56 <__fixunssfsi>
    1f4e:	68 94       	set
    1f50:	b1 11       	cpse	r27, r1
    1f52:	b5 c0       	rjmp	.+362    	; 0x20be <__fp_szero>
    1f54:	08 95       	ret

00001f56 <__fixunssfsi>:
    1f56:	98 d0       	rcall	.+304    	; 0x2088 <__fp_splitA>
    1f58:	88 f0       	brcs	.+34     	; 0x1f7c <__fixunssfsi+0x26>
    1f5a:	9f 57       	subi	r25, 0x7F	; 127
    1f5c:	90 f0       	brcs	.+36     	; 0x1f82 <__fixunssfsi+0x2c>
    1f5e:	b9 2f       	mov	r27, r25
    1f60:	99 27       	eor	r25, r25
    1f62:	b7 51       	subi	r27, 0x17	; 23
    1f64:	a0 f0       	brcs	.+40     	; 0x1f8e <__fixunssfsi+0x38>
    1f66:	d1 f0       	breq	.+52     	; 0x1f9c <__fixunssfsi+0x46>
    1f68:	66 0f       	add	r22, r22
    1f6a:	77 1f       	adc	r23, r23
    1f6c:	88 1f       	adc	r24, r24
    1f6e:	99 1f       	adc	r25, r25
    1f70:	1a f0       	brmi	.+6      	; 0x1f78 <__fixunssfsi+0x22>
    1f72:	ba 95       	dec	r27
    1f74:	c9 f7       	brne	.-14     	; 0x1f68 <__fixunssfsi+0x12>
    1f76:	12 c0       	rjmp	.+36     	; 0x1f9c <__fixunssfsi+0x46>
    1f78:	b1 30       	cpi	r27, 0x01	; 1
    1f7a:	81 f0       	breq	.+32     	; 0x1f9c <__fixunssfsi+0x46>
    1f7c:	9f d0       	rcall	.+318    	; 0x20bc <__fp_zero>
    1f7e:	b1 e0       	ldi	r27, 0x01	; 1
    1f80:	08 95       	ret
    1f82:	9c c0       	rjmp	.+312    	; 0x20bc <__fp_zero>
    1f84:	67 2f       	mov	r22, r23
    1f86:	78 2f       	mov	r23, r24
    1f88:	88 27       	eor	r24, r24
    1f8a:	b8 5f       	subi	r27, 0xF8	; 248
    1f8c:	39 f0       	breq	.+14     	; 0x1f9c <__fixunssfsi+0x46>
    1f8e:	b9 3f       	cpi	r27, 0xF9	; 249
    1f90:	cc f3       	brlt	.-14     	; 0x1f84 <__fixunssfsi+0x2e>
    1f92:	86 95       	lsr	r24
    1f94:	77 95       	ror	r23
    1f96:	67 95       	ror	r22
    1f98:	b3 95       	inc	r27
    1f9a:	d9 f7       	brne	.-10     	; 0x1f92 <__fixunssfsi+0x3c>
    1f9c:	3e f4       	brtc	.+14     	; 0x1fac <__fixunssfsi+0x56>
    1f9e:	90 95       	com	r25
    1fa0:	80 95       	com	r24
    1fa2:	70 95       	com	r23
    1fa4:	61 95       	neg	r22
    1fa6:	7f 4f       	sbci	r23, 0xFF	; 255
    1fa8:	8f 4f       	sbci	r24, 0xFF	; 255
    1faa:	9f 4f       	sbci	r25, 0xFF	; 255
    1fac:	08 95       	ret

00001fae <__floatunsisf>:
    1fae:	e8 94       	clt
    1fb0:	09 c0       	rjmp	.+18     	; 0x1fc4 <__floatsisf+0x12>

00001fb2 <__floatsisf>:
    1fb2:	97 fb       	bst	r25, 7
    1fb4:	3e f4       	brtc	.+14     	; 0x1fc4 <__floatsisf+0x12>
    1fb6:	90 95       	com	r25
    1fb8:	80 95       	com	r24
    1fba:	70 95       	com	r23
    1fbc:	61 95       	neg	r22
    1fbe:	7f 4f       	sbci	r23, 0xFF	; 255
    1fc0:	8f 4f       	sbci	r24, 0xFF	; 255
    1fc2:	9f 4f       	sbci	r25, 0xFF	; 255
    1fc4:	99 23       	and	r25, r25
    1fc6:	a9 f0       	breq	.+42     	; 0x1ff2 <__floatsisf+0x40>
    1fc8:	f9 2f       	mov	r31, r25
    1fca:	96 e9       	ldi	r25, 0x96	; 150
    1fcc:	bb 27       	eor	r27, r27
    1fce:	93 95       	inc	r25
    1fd0:	f6 95       	lsr	r31
    1fd2:	87 95       	ror	r24
    1fd4:	77 95       	ror	r23
    1fd6:	67 95       	ror	r22
    1fd8:	b7 95       	ror	r27
    1fda:	f1 11       	cpse	r31, r1
    1fdc:	f8 cf       	rjmp	.-16     	; 0x1fce <__floatsisf+0x1c>
    1fde:	fa f4       	brpl	.+62     	; 0x201e <__floatsisf+0x6c>
    1fe0:	bb 0f       	add	r27, r27
    1fe2:	11 f4       	brne	.+4      	; 0x1fe8 <__floatsisf+0x36>
    1fe4:	60 ff       	sbrs	r22, 0
    1fe6:	1b c0       	rjmp	.+54     	; 0x201e <__floatsisf+0x6c>
    1fe8:	6f 5f       	subi	r22, 0xFF	; 255
    1fea:	7f 4f       	sbci	r23, 0xFF	; 255
    1fec:	8f 4f       	sbci	r24, 0xFF	; 255
    1fee:	9f 4f       	sbci	r25, 0xFF	; 255
    1ff0:	16 c0       	rjmp	.+44     	; 0x201e <__floatsisf+0x6c>
    1ff2:	88 23       	and	r24, r24
    1ff4:	11 f0       	breq	.+4      	; 0x1ffa <__floatsisf+0x48>
    1ff6:	96 e9       	ldi	r25, 0x96	; 150
    1ff8:	11 c0       	rjmp	.+34     	; 0x201c <__floatsisf+0x6a>
    1ffa:	77 23       	and	r23, r23
    1ffc:	21 f0       	breq	.+8      	; 0x2006 <__floatsisf+0x54>
    1ffe:	9e e8       	ldi	r25, 0x8E	; 142
    2000:	87 2f       	mov	r24, r23
    2002:	76 2f       	mov	r23, r22
    2004:	05 c0       	rjmp	.+10     	; 0x2010 <__floatsisf+0x5e>
    2006:	66 23       	and	r22, r22
    2008:	71 f0       	breq	.+28     	; 0x2026 <__floatsisf+0x74>
    200a:	96 e8       	ldi	r25, 0x86	; 134
    200c:	86 2f       	mov	r24, r22
    200e:	70 e0       	ldi	r23, 0x00	; 0
    2010:	60 e0       	ldi	r22, 0x00	; 0
    2012:	2a f0       	brmi	.+10     	; 0x201e <__floatsisf+0x6c>
    2014:	9a 95       	dec	r25
    2016:	66 0f       	add	r22, r22
    2018:	77 1f       	adc	r23, r23
    201a:	88 1f       	adc	r24, r24
    201c:	da f7       	brpl	.-10     	; 0x2014 <__floatsisf+0x62>
    201e:	88 0f       	add	r24, r24
    2020:	96 95       	lsr	r25
    2022:	87 95       	ror	r24
    2024:	97 f9       	bld	r25, 7
    2026:	08 95       	ret

00002028 <__fp_inf>:
    2028:	97 f9       	bld	r25, 7
    202a:	9f 67       	ori	r25, 0x7F	; 127
    202c:	80 e8       	ldi	r24, 0x80	; 128
    202e:	70 e0       	ldi	r23, 0x00	; 0
    2030:	60 e0       	ldi	r22, 0x00	; 0
    2032:	08 95       	ret

00002034 <__fp_nan>:
    2034:	9f ef       	ldi	r25, 0xFF	; 255
    2036:	80 ec       	ldi	r24, 0xC0	; 192
    2038:	08 95       	ret

0000203a <__fp_pscA>:
    203a:	00 24       	eor	r0, r0
    203c:	0a 94       	dec	r0
    203e:	16 16       	cp	r1, r22
    2040:	17 06       	cpc	r1, r23
    2042:	18 06       	cpc	r1, r24
    2044:	09 06       	cpc	r0, r25
    2046:	08 95       	ret

00002048 <__fp_pscB>:
    2048:	00 24       	eor	r0, r0
    204a:	0a 94       	dec	r0
    204c:	12 16       	cp	r1, r18
    204e:	13 06       	cpc	r1, r19
    2050:	14 06       	cpc	r1, r20
    2052:	05 06       	cpc	r0, r21
    2054:	08 95       	ret

00002056 <__fp_round>:
    2056:	09 2e       	mov	r0, r25
    2058:	03 94       	inc	r0
    205a:	00 0c       	add	r0, r0
    205c:	11 f4       	brne	.+4      	; 0x2062 <__fp_round+0xc>
    205e:	88 23       	and	r24, r24
    2060:	52 f0       	brmi	.+20     	; 0x2076 <__fp_round+0x20>
    2062:	bb 0f       	add	r27, r27
    2064:	40 f4       	brcc	.+16     	; 0x2076 <__fp_round+0x20>
    2066:	bf 2b       	or	r27, r31
    2068:	11 f4       	brne	.+4      	; 0x206e <__fp_round+0x18>
    206a:	60 ff       	sbrs	r22, 0
    206c:	04 c0       	rjmp	.+8      	; 0x2076 <__fp_round+0x20>
    206e:	6f 5f       	subi	r22, 0xFF	; 255
    2070:	7f 4f       	sbci	r23, 0xFF	; 255
    2072:	8f 4f       	sbci	r24, 0xFF	; 255
    2074:	9f 4f       	sbci	r25, 0xFF	; 255
    2076:	08 95       	ret

00002078 <__fp_split3>:
    2078:	57 fd       	sbrc	r21, 7
    207a:	90 58       	subi	r25, 0x80	; 128
    207c:	44 0f       	add	r20, r20
    207e:	55 1f       	adc	r21, r21
    2080:	59 f0       	breq	.+22     	; 0x2098 <__fp_splitA+0x10>
    2082:	5f 3f       	cpi	r21, 0xFF	; 255
    2084:	71 f0       	breq	.+28     	; 0x20a2 <__fp_splitA+0x1a>
    2086:	47 95       	ror	r20

00002088 <__fp_splitA>:
    2088:	88 0f       	add	r24, r24
    208a:	97 fb       	bst	r25, 7
    208c:	99 1f       	adc	r25, r25
    208e:	61 f0       	breq	.+24     	; 0x20a8 <__fp_splitA+0x20>
    2090:	9f 3f       	cpi	r25, 0xFF	; 255
    2092:	79 f0       	breq	.+30     	; 0x20b2 <__fp_splitA+0x2a>
    2094:	87 95       	ror	r24
    2096:	08 95       	ret
    2098:	12 16       	cp	r1, r18
    209a:	13 06       	cpc	r1, r19
    209c:	14 06       	cpc	r1, r20
    209e:	55 1f       	adc	r21, r21
    20a0:	f2 cf       	rjmp	.-28     	; 0x2086 <__fp_split3+0xe>
    20a2:	46 95       	lsr	r20
    20a4:	f1 df       	rcall	.-30     	; 0x2088 <__fp_splitA>
    20a6:	08 c0       	rjmp	.+16     	; 0x20b8 <__fp_splitA+0x30>
    20a8:	16 16       	cp	r1, r22
    20aa:	17 06       	cpc	r1, r23
    20ac:	18 06       	cpc	r1, r24
    20ae:	99 1f       	adc	r25, r25
    20b0:	f1 cf       	rjmp	.-30     	; 0x2094 <__fp_splitA+0xc>
    20b2:	86 95       	lsr	r24
    20b4:	71 05       	cpc	r23, r1
    20b6:	61 05       	cpc	r22, r1
    20b8:	08 94       	sec
    20ba:	08 95       	ret

000020bc <__fp_zero>:
    20bc:	e8 94       	clt

000020be <__fp_szero>:
    20be:	bb 27       	eor	r27, r27
    20c0:	66 27       	eor	r22, r22
    20c2:	77 27       	eor	r23, r23
    20c4:	cb 01       	movw	r24, r22
    20c6:	97 f9       	bld	r25, 7
    20c8:	08 95       	ret

000020ca <__mulsf3>:
    20ca:	0b d0       	rcall	.+22     	; 0x20e2 <__mulsf3x>
    20cc:	c4 cf       	rjmp	.-120    	; 0x2056 <__fp_round>
    20ce:	b5 df       	rcall	.-150    	; 0x203a <__fp_pscA>
    20d0:	28 f0       	brcs	.+10     	; 0x20dc <__mulsf3+0x12>
    20d2:	ba df       	rcall	.-140    	; 0x2048 <__fp_pscB>
    20d4:	18 f0       	brcs	.+6      	; 0x20dc <__mulsf3+0x12>
    20d6:	95 23       	and	r25, r21
    20d8:	09 f0       	breq	.+2      	; 0x20dc <__mulsf3+0x12>
    20da:	a6 cf       	rjmp	.-180    	; 0x2028 <__fp_inf>
    20dc:	ab cf       	rjmp	.-170    	; 0x2034 <__fp_nan>
    20de:	11 24       	eor	r1, r1
    20e0:	ee cf       	rjmp	.-36     	; 0x20be <__fp_szero>

000020e2 <__mulsf3x>:
    20e2:	ca df       	rcall	.-108    	; 0x2078 <__fp_split3>
    20e4:	a0 f3       	brcs	.-24     	; 0x20ce <__mulsf3+0x4>

000020e6 <__mulsf3_pse>:
    20e6:	95 9f       	mul	r25, r21
    20e8:	d1 f3       	breq	.-12     	; 0x20de <__mulsf3+0x14>
    20ea:	95 0f       	add	r25, r21
    20ec:	50 e0       	ldi	r21, 0x00	; 0
    20ee:	55 1f       	adc	r21, r21
    20f0:	62 9f       	mul	r22, r18
    20f2:	f0 01       	movw	r30, r0
    20f4:	72 9f       	mul	r23, r18
    20f6:	bb 27       	eor	r27, r27
    20f8:	f0 0d       	add	r31, r0
    20fa:	b1 1d       	adc	r27, r1
    20fc:	63 9f       	mul	r22, r19
    20fe:	aa 27       	eor	r26, r26
    2100:	f0 0d       	add	r31, r0
    2102:	b1 1d       	adc	r27, r1
    2104:	aa 1f       	adc	r26, r26
    2106:	64 9f       	mul	r22, r20
    2108:	66 27       	eor	r22, r22
    210a:	b0 0d       	add	r27, r0
    210c:	a1 1d       	adc	r26, r1
    210e:	66 1f       	adc	r22, r22
    2110:	82 9f       	mul	r24, r18
    2112:	22 27       	eor	r18, r18
    2114:	b0 0d       	add	r27, r0
    2116:	a1 1d       	adc	r26, r1
    2118:	62 1f       	adc	r22, r18
    211a:	73 9f       	mul	r23, r19
    211c:	b0 0d       	add	r27, r0
    211e:	a1 1d       	adc	r26, r1
    2120:	62 1f       	adc	r22, r18
    2122:	83 9f       	mul	r24, r19
    2124:	a0 0d       	add	r26, r0
    2126:	61 1d       	adc	r22, r1
    2128:	22 1f       	adc	r18, r18
    212a:	74 9f       	mul	r23, r20
    212c:	33 27       	eor	r19, r19
    212e:	a0 0d       	add	r26, r0
    2130:	61 1d       	adc	r22, r1
    2132:	23 1f       	adc	r18, r19
    2134:	84 9f       	mul	r24, r20
    2136:	60 0d       	add	r22, r0
    2138:	21 1d       	adc	r18, r1
    213a:	82 2f       	mov	r24, r18
    213c:	76 2f       	mov	r23, r22
    213e:	6a 2f       	mov	r22, r26
    2140:	11 24       	eor	r1, r1
    2142:	9f 57       	subi	r25, 0x7F	; 127
    2144:	50 40       	sbci	r21, 0x00	; 0
    2146:	8a f0       	brmi	.+34     	; 0x216a <__mulsf3_pse+0x84>
    2148:	e1 f0       	breq	.+56     	; 0x2182 <__mulsf3_pse+0x9c>
    214a:	88 23       	and	r24, r24
    214c:	4a f0       	brmi	.+18     	; 0x2160 <__mulsf3_pse+0x7a>
    214e:	ee 0f       	add	r30, r30
    2150:	ff 1f       	adc	r31, r31
    2152:	bb 1f       	adc	r27, r27
    2154:	66 1f       	adc	r22, r22
    2156:	77 1f       	adc	r23, r23
    2158:	88 1f       	adc	r24, r24
    215a:	91 50       	subi	r25, 0x01	; 1
    215c:	50 40       	sbci	r21, 0x00	; 0
    215e:	a9 f7       	brne	.-22     	; 0x214a <__mulsf3_pse+0x64>
    2160:	9e 3f       	cpi	r25, 0xFE	; 254
    2162:	51 05       	cpc	r21, r1
    2164:	70 f0       	brcs	.+28     	; 0x2182 <__mulsf3_pse+0x9c>
    2166:	60 cf       	rjmp	.-320    	; 0x2028 <__fp_inf>
    2168:	aa cf       	rjmp	.-172    	; 0x20be <__fp_szero>
    216a:	5f 3f       	cpi	r21, 0xFF	; 255
    216c:	ec f3       	brlt	.-6      	; 0x2168 <__mulsf3_pse+0x82>
    216e:	98 3e       	cpi	r25, 0xE8	; 232
    2170:	dc f3       	brlt	.-10     	; 0x2168 <__mulsf3_pse+0x82>
    2172:	86 95       	lsr	r24
    2174:	77 95       	ror	r23
    2176:	67 95       	ror	r22
    2178:	b7 95       	ror	r27
    217a:	f7 95       	ror	r31
    217c:	e7 95       	ror	r30
    217e:	9f 5f       	subi	r25, 0xFF	; 255
    2180:	c1 f7       	brne	.-16     	; 0x2172 <__mulsf3_pse+0x8c>
    2182:	fe 2b       	or	r31, r30
    2184:	88 0f       	add	r24, r24
    2186:	91 1d       	adc	r25, r1
    2188:	96 95       	lsr	r25
    218a:	87 95       	ror	r24
    218c:	97 f9       	bld	r25, 7
    218e:	08 95       	ret

00002190 <__udivmodsi4>:
    2190:	a1 e2       	ldi	r26, 0x21	; 33
    2192:	1a 2e       	mov	r1, r26
    2194:	aa 1b       	sub	r26, r26
    2196:	bb 1b       	sub	r27, r27
    2198:	fd 01       	movw	r30, r26
    219a:	0d c0       	rjmp	.+26     	; 0x21b6 <__udivmodsi4_ep>

0000219c <__udivmodsi4_loop>:
    219c:	aa 1f       	adc	r26, r26
    219e:	bb 1f       	adc	r27, r27
    21a0:	ee 1f       	adc	r30, r30
    21a2:	ff 1f       	adc	r31, r31
    21a4:	a2 17       	cp	r26, r18
    21a6:	b3 07       	cpc	r27, r19
    21a8:	e4 07       	cpc	r30, r20
    21aa:	f5 07       	cpc	r31, r21
    21ac:	20 f0       	brcs	.+8      	; 0x21b6 <__udivmodsi4_ep>
    21ae:	a2 1b       	sub	r26, r18
    21b0:	b3 0b       	sbc	r27, r19
    21b2:	e4 0b       	sbc	r30, r20
    21b4:	f5 0b       	sbc	r31, r21

000021b6 <__udivmodsi4_ep>:
    21b6:	66 1f       	adc	r22, r22
    21b8:	77 1f       	adc	r23, r23
    21ba:	88 1f       	adc	r24, r24
    21bc:	99 1f       	adc	r25, r25
    21be:	1a 94       	dec	r1
    21c0:	69 f7       	brne	.-38     	; 0x219c <__udivmodsi4_loop>
    21c2:	60 95       	com	r22
    21c4:	70 95       	com	r23
    21c6:	80 95       	com	r24
    21c8:	90 95       	com	r25
    21ca:	9b 01       	movw	r18, r22
    21cc:	ac 01       	movw	r20, r24
    21ce:	bd 01       	movw	r22, r26
    21d0:	cf 01       	movw	r24, r30
    21d2:	08 95       	ret

000021d4 <snprintf>:
    21d4:	0f 93       	push	r16
    21d6:	1f 93       	push	r17
    21d8:	cf 93       	push	r28
    21da:	df 93       	push	r29
    21dc:	cd b7       	in	r28, 0x3d	; 61
    21de:	de b7       	in	r29, 0x3e	; 62
    21e0:	2e 97       	sbiw	r28, 0x0e	; 14
    21e2:	cd bf       	out	0x3d, r28	; 61
    21e4:	de bf       	out	0x3e, r29	; 62
    21e6:	0e 89       	ldd	r16, Y+22	; 0x16
    21e8:	1f 89       	ldd	r17, Y+23	; 0x17
    21ea:	88 8d       	ldd	r24, Y+24	; 0x18
    21ec:	99 8d       	ldd	r25, Y+25	; 0x19
    21ee:	26 e0       	ldi	r18, 0x06	; 6
    21f0:	2c 83       	std	Y+4, r18	; 0x04
    21f2:	09 83       	std	Y+1, r16	; 0x01
    21f4:	1a 83       	std	Y+2, r17	; 0x02
    21f6:	97 ff       	sbrs	r25, 7
    21f8:	02 c0       	rjmp	.+4      	; 0x21fe <snprintf+0x2a>
    21fa:	80 e0       	ldi	r24, 0x00	; 0
    21fc:	90 e8       	ldi	r25, 0x80	; 128
    21fe:	01 97       	sbiw	r24, 0x01	; 1
    2200:	8d 83       	std	Y+5, r24	; 0x05
    2202:	9e 83       	std	Y+6, r25	; 0x06
    2204:	ae 01       	movw	r20, r28
    2206:	44 5e       	subi	r20, 0xE4	; 228
    2208:	5f 4f       	sbci	r21, 0xFF	; 255
    220a:	6a 8d       	ldd	r22, Y+26	; 0x1a
    220c:	7b 8d       	ldd	r23, Y+27	; 0x1b
    220e:	ce 01       	movw	r24, r28
    2210:	01 96       	adiw	r24, 0x01	; 1
    2212:	16 d0       	rcall	.+44     	; 0x2240 <vfprintf>
    2214:	4d 81       	ldd	r20, Y+5	; 0x05
    2216:	5e 81       	ldd	r21, Y+6	; 0x06
    2218:	57 fd       	sbrc	r21, 7
    221a:	0a c0       	rjmp	.+20     	; 0x2230 <snprintf+0x5c>
    221c:	2f 81       	ldd	r18, Y+7	; 0x07
    221e:	38 85       	ldd	r19, Y+8	; 0x08
    2220:	42 17       	cp	r20, r18
    2222:	53 07       	cpc	r21, r19
    2224:	0c f4       	brge	.+2      	; 0x2228 <snprintf+0x54>
    2226:	9a 01       	movw	r18, r20
    2228:	f8 01       	movw	r30, r16
    222a:	e2 0f       	add	r30, r18
    222c:	f3 1f       	adc	r31, r19
    222e:	10 82       	st	Z, r1
    2230:	2e 96       	adiw	r28, 0x0e	; 14
    2232:	cd bf       	out	0x3d, r28	; 61
    2234:	de bf       	out	0x3e, r29	; 62
    2236:	df 91       	pop	r29
    2238:	cf 91       	pop	r28
    223a:	1f 91       	pop	r17
    223c:	0f 91       	pop	r16
    223e:	08 95       	ret

00002240 <vfprintf>:
    2240:	2f 92       	push	r2
    2242:	3f 92       	push	r3
    2244:	4f 92       	push	r4
    2246:	5f 92       	push	r5
    2248:	6f 92       	push	r6
    224a:	7f 92       	push	r7
    224c:	8f 92       	push	r8
    224e:	9f 92       	push	r9
    2250:	af 92       	push	r10
    2252:	bf 92       	push	r11
    2254:	cf 92       	push	r12
    2256:	df 92       	push	r13
    2258:	ef 92       	push	r14
    225a:	ff 92       	push	r15
    225c:	0f 93       	push	r16
    225e:	1f 93       	push	r17
    2260:	cf 93       	push	r28
    2262:	df 93       	push	r29
    2264:	cd b7       	in	r28, 0x3d	; 61
    2266:	de b7       	in	r29, 0x3e	; 62
    2268:	2b 97       	sbiw	r28, 0x0b	; 11
    226a:	cd bf       	out	0x3d, r28	; 61
    226c:	de bf       	out	0x3e, r29	; 62
    226e:	6c 01       	movw	r12, r24
    2270:	7b 01       	movw	r14, r22
    2272:	8a 01       	movw	r16, r20
    2274:	fc 01       	movw	r30, r24
    2276:	16 82       	std	Z+6, r1	; 0x06
    2278:	17 82       	std	Z+7, r1	; 0x07
    227a:	83 81       	ldd	r24, Z+3	; 0x03
    227c:	81 ff       	sbrs	r24, 1
    227e:	bf c1       	rjmp	.+894    	; 0x25fe <vfprintf+0x3be>
    2280:	ce 01       	movw	r24, r28
    2282:	01 96       	adiw	r24, 0x01	; 1
    2284:	3c 01       	movw	r6, r24
    2286:	f6 01       	movw	r30, r12
    2288:	93 81       	ldd	r25, Z+3	; 0x03
    228a:	f7 01       	movw	r30, r14
    228c:	93 fd       	sbrc	r25, 3
    228e:	85 91       	lpm	r24, Z+
    2290:	93 ff       	sbrs	r25, 3
    2292:	81 91       	ld	r24, Z+
    2294:	7f 01       	movw	r14, r30
    2296:	88 23       	and	r24, r24
    2298:	09 f4       	brne	.+2      	; 0x229c <vfprintf+0x5c>
    229a:	ad c1       	rjmp	.+858    	; 0x25f6 <vfprintf+0x3b6>
    229c:	85 32       	cpi	r24, 0x25	; 37
    229e:	39 f4       	brne	.+14     	; 0x22ae <vfprintf+0x6e>
    22a0:	93 fd       	sbrc	r25, 3
    22a2:	85 91       	lpm	r24, Z+
    22a4:	93 ff       	sbrs	r25, 3
    22a6:	81 91       	ld	r24, Z+
    22a8:	7f 01       	movw	r14, r30
    22aa:	85 32       	cpi	r24, 0x25	; 37
    22ac:	21 f4       	brne	.+8      	; 0x22b6 <vfprintf+0x76>
    22ae:	b6 01       	movw	r22, r12
    22b0:	90 e0       	ldi	r25, 0x00	; 0
    22b2:	d3 d1       	rcall	.+934    	; 0x265a <fputc>
    22b4:	e8 cf       	rjmp	.-48     	; 0x2286 <vfprintf+0x46>
    22b6:	91 2c       	mov	r9, r1
    22b8:	21 2c       	mov	r2, r1
    22ba:	31 2c       	mov	r3, r1
    22bc:	ff e1       	ldi	r31, 0x1F	; 31
    22be:	f3 15       	cp	r31, r3
    22c0:	d8 f0       	brcs	.+54     	; 0x22f8 <vfprintf+0xb8>
    22c2:	8b 32       	cpi	r24, 0x2B	; 43
    22c4:	79 f0       	breq	.+30     	; 0x22e4 <vfprintf+0xa4>
    22c6:	38 f4       	brcc	.+14     	; 0x22d6 <vfprintf+0x96>
    22c8:	80 32       	cpi	r24, 0x20	; 32
    22ca:	79 f0       	breq	.+30     	; 0x22ea <vfprintf+0xaa>
    22cc:	83 32       	cpi	r24, 0x23	; 35
    22ce:	a1 f4       	brne	.+40     	; 0x22f8 <vfprintf+0xb8>
    22d0:	23 2d       	mov	r18, r3
    22d2:	20 61       	ori	r18, 0x10	; 16
    22d4:	1d c0       	rjmp	.+58     	; 0x2310 <vfprintf+0xd0>
    22d6:	8d 32       	cpi	r24, 0x2D	; 45
    22d8:	61 f0       	breq	.+24     	; 0x22f2 <vfprintf+0xb2>
    22da:	80 33       	cpi	r24, 0x30	; 48
    22dc:	69 f4       	brne	.+26     	; 0x22f8 <vfprintf+0xb8>
    22de:	23 2d       	mov	r18, r3
    22e0:	21 60       	ori	r18, 0x01	; 1
    22e2:	16 c0       	rjmp	.+44     	; 0x2310 <vfprintf+0xd0>
    22e4:	83 2d       	mov	r24, r3
    22e6:	82 60       	ori	r24, 0x02	; 2
    22e8:	38 2e       	mov	r3, r24
    22ea:	e3 2d       	mov	r30, r3
    22ec:	e4 60       	ori	r30, 0x04	; 4
    22ee:	3e 2e       	mov	r3, r30
    22f0:	2a c0       	rjmp	.+84     	; 0x2346 <vfprintf+0x106>
    22f2:	f3 2d       	mov	r31, r3
    22f4:	f8 60       	ori	r31, 0x08	; 8
    22f6:	1d c0       	rjmp	.+58     	; 0x2332 <vfprintf+0xf2>
    22f8:	37 fc       	sbrc	r3, 7
    22fa:	2d c0       	rjmp	.+90     	; 0x2356 <vfprintf+0x116>
    22fc:	20 ed       	ldi	r18, 0xD0	; 208
    22fe:	28 0f       	add	r18, r24
    2300:	2a 30       	cpi	r18, 0x0A	; 10
    2302:	40 f0       	brcs	.+16     	; 0x2314 <vfprintf+0xd4>
    2304:	8e 32       	cpi	r24, 0x2E	; 46
    2306:	b9 f4       	brne	.+46     	; 0x2336 <vfprintf+0xf6>
    2308:	36 fc       	sbrc	r3, 6
    230a:	75 c1       	rjmp	.+746    	; 0x25f6 <vfprintf+0x3b6>
    230c:	23 2d       	mov	r18, r3
    230e:	20 64       	ori	r18, 0x40	; 64
    2310:	32 2e       	mov	r3, r18
    2312:	19 c0       	rjmp	.+50     	; 0x2346 <vfprintf+0x106>
    2314:	36 fe       	sbrs	r3, 6
    2316:	06 c0       	rjmp	.+12     	; 0x2324 <vfprintf+0xe4>
    2318:	8a e0       	ldi	r24, 0x0A	; 10
    231a:	98 9e       	mul	r9, r24
    231c:	20 0d       	add	r18, r0
    231e:	11 24       	eor	r1, r1
    2320:	92 2e       	mov	r9, r18
    2322:	11 c0       	rjmp	.+34     	; 0x2346 <vfprintf+0x106>
    2324:	ea e0       	ldi	r30, 0x0A	; 10
    2326:	2e 9e       	mul	r2, r30
    2328:	20 0d       	add	r18, r0
    232a:	11 24       	eor	r1, r1
    232c:	22 2e       	mov	r2, r18
    232e:	f3 2d       	mov	r31, r3
    2330:	f0 62       	ori	r31, 0x20	; 32
    2332:	3f 2e       	mov	r3, r31
    2334:	08 c0       	rjmp	.+16     	; 0x2346 <vfprintf+0x106>
    2336:	8c 36       	cpi	r24, 0x6C	; 108
    2338:	21 f4       	brne	.+8      	; 0x2342 <vfprintf+0x102>
    233a:	83 2d       	mov	r24, r3
    233c:	80 68       	ori	r24, 0x80	; 128
    233e:	38 2e       	mov	r3, r24
    2340:	02 c0       	rjmp	.+4      	; 0x2346 <vfprintf+0x106>
    2342:	88 36       	cpi	r24, 0x68	; 104
    2344:	41 f4       	brne	.+16     	; 0x2356 <vfprintf+0x116>
    2346:	f7 01       	movw	r30, r14
    2348:	93 fd       	sbrc	r25, 3
    234a:	85 91       	lpm	r24, Z+
    234c:	93 ff       	sbrs	r25, 3
    234e:	81 91       	ld	r24, Z+
    2350:	7f 01       	movw	r14, r30
    2352:	81 11       	cpse	r24, r1
    2354:	b3 cf       	rjmp	.-154    	; 0x22bc <vfprintf+0x7c>
    2356:	98 2f       	mov	r25, r24
    2358:	9f 7d       	andi	r25, 0xDF	; 223
    235a:	95 54       	subi	r25, 0x45	; 69
    235c:	93 30       	cpi	r25, 0x03	; 3
    235e:	28 f4       	brcc	.+10     	; 0x236a <vfprintf+0x12a>
    2360:	0c 5f       	subi	r16, 0xFC	; 252
    2362:	1f 4f       	sbci	r17, 0xFF	; 255
    2364:	9f e3       	ldi	r25, 0x3F	; 63
    2366:	99 83       	std	Y+1, r25	; 0x01
    2368:	0d c0       	rjmp	.+26     	; 0x2384 <vfprintf+0x144>
    236a:	83 36       	cpi	r24, 0x63	; 99
    236c:	31 f0       	breq	.+12     	; 0x237a <vfprintf+0x13a>
    236e:	83 37       	cpi	r24, 0x73	; 115
    2370:	71 f0       	breq	.+28     	; 0x238e <vfprintf+0x14e>
    2372:	83 35       	cpi	r24, 0x53	; 83
    2374:	09 f0       	breq	.+2      	; 0x2378 <vfprintf+0x138>
    2376:	55 c0       	rjmp	.+170    	; 0x2422 <vfprintf+0x1e2>
    2378:	20 c0       	rjmp	.+64     	; 0x23ba <vfprintf+0x17a>
    237a:	f8 01       	movw	r30, r16
    237c:	80 81       	ld	r24, Z
    237e:	89 83       	std	Y+1, r24	; 0x01
    2380:	0e 5f       	subi	r16, 0xFE	; 254
    2382:	1f 4f       	sbci	r17, 0xFF	; 255
    2384:	88 24       	eor	r8, r8
    2386:	83 94       	inc	r8
    2388:	91 2c       	mov	r9, r1
    238a:	53 01       	movw	r10, r6
    238c:	12 c0       	rjmp	.+36     	; 0x23b2 <vfprintf+0x172>
    238e:	28 01       	movw	r4, r16
    2390:	f2 e0       	ldi	r31, 0x02	; 2
    2392:	4f 0e       	add	r4, r31
    2394:	51 1c       	adc	r5, r1
    2396:	f8 01       	movw	r30, r16
    2398:	a0 80       	ld	r10, Z
    239a:	b1 80       	ldd	r11, Z+1	; 0x01
    239c:	36 fe       	sbrs	r3, 6
    239e:	03 c0       	rjmp	.+6      	; 0x23a6 <vfprintf+0x166>
    23a0:	69 2d       	mov	r22, r9
    23a2:	70 e0       	ldi	r23, 0x00	; 0
    23a4:	02 c0       	rjmp	.+4      	; 0x23aa <vfprintf+0x16a>
    23a6:	6f ef       	ldi	r22, 0xFF	; 255
    23a8:	7f ef       	ldi	r23, 0xFF	; 255
    23aa:	c5 01       	movw	r24, r10
    23ac:	4b d1       	rcall	.+662    	; 0x2644 <strnlen>
    23ae:	4c 01       	movw	r8, r24
    23b0:	82 01       	movw	r16, r4
    23b2:	f3 2d       	mov	r31, r3
    23b4:	ff 77       	andi	r31, 0x7F	; 127
    23b6:	3f 2e       	mov	r3, r31
    23b8:	15 c0       	rjmp	.+42     	; 0x23e4 <vfprintf+0x1a4>
    23ba:	28 01       	movw	r4, r16
    23bc:	22 e0       	ldi	r18, 0x02	; 2
    23be:	42 0e       	add	r4, r18
    23c0:	51 1c       	adc	r5, r1
    23c2:	f8 01       	movw	r30, r16
    23c4:	a0 80       	ld	r10, Z
    23c6:	b1 80       	ldd	r11, Z+1	; 0x01
    23c8:	36 fe       	sbrs	r3, 6
    23ca:	03 c0       	rjmp	.+6      	; 0x23d2 <vfprintf+0x192>
    23cc:	69 2d       	mov	r22, r9
    23ce:	70 e0       	ldi	r23, 0x00	; 0
    23d0:	02 c0       	rjmp	.+4      	; 0x23d6 <vfprintf+0x196>
    23d2:	6f ef       	ldi	r22, 0xFF	; 255
    23d4:	7f ef       	ldi	r23, 0xFF	; 255
    23d6:	c5 01       	movw	r24, r10
    23d8:	2a d1       	rcall	.+596    	; 0x262e <strnlen_P>
    23da:	4c 01       	movw	r8, r24
    23dc:	f3 2d       	mov	r31, r3
    23de:	f0 68       	ori	r31, 0x80	; 128
    23e0:	3f 2e       	mov	r3, r31
    23e2:	82 01       	movw	r16, r4
    23e4:	33 fc       	sbrc	r3, 3
    23e6:	19 c0       	rjmp	.+50     	; 0x241a <vfprintf+0x1da>
    23e8:	82 2d       	mov	r24, r2
    23ea:	90 e0       	ldi	r25, 0x00	; 0
    23ec:	88 16       	cp	r8, r24
    23ee:	99 06       	cpc	r9, r25
    23f0:	a0 f4       	brcc	.+40     	; 0x241a <vfprintf+0x1da>
    23f2:	b6 01       	movw	r22, r12
    23f4:	80 e2       	ldi	r24, 0x20	; 32
    23f6:	90 e0       	ldi	r25, 0x00	; 0
    23f8:	30 d1       	rcall	.+608    	; 0x265a <fputc>
    23fa:	2a 94       	dec	r2
    23fc:	f5 cf       	rjmp	.-22     	; 0x23e8 <vfprintf+0x1a8>
    23fe:	f5 01       	movw	r30, r10
    2400:	37 fc       	sbrc	r3, 7
    2402:	85 91       	lpm	r24, Z+
    2404:	37 fe       	sbrs	r3, 7
    2406:	81 91       	ld	r24, Z+
    2408:	5f 01       	movw	r10, r30
    240a:	b6 01       	movw	r22, r12
    240c:	90 e0       	ldi	r25, 0x00	; 0
    240e:	25 d1       	rcall	.+586    	; 0x265a <fputc>
    2410:	21 10       	cpse	r2, r1
    2412:	2a 94       	dec	r2
    2414:	21 e0       	ldi	r18, 0x01	; 1
    2416:	82 1a       	sub	r8, r18
    2418:	91 08       	sbc	r9, r1
    241a:	81 14       	cp	r8, r1
    241c:	91 04       	cpc	r9, r1
    241e:	79 f7       	brne	.-34     	; 0x23fe <vfprintf+0x1be>
    2420:	e1 c0       	rjmp	.+450    	; 0x25e4 <vfprintf+0x3a4>
    2422:	84 36       	cpi	r24, 0x64	; 100
    2424:	11 f0       	breq	.+4      	; 0x242a <vfprintf+0x1ea>
    2426:	89 36       	cpi	r24, 0x69	; 105
    2428:	39 f5       	brne	.+78     	; 0x2478 <vfprintf+0x238>
    242a:	f8 01       	movw	r30, r16
    242c:	37 fe       	sbrs	r3, 7
    242e:	07 c0       	rjmp	.+14     	; 0x243e <vfprintf+0x1fe>
    2430:	60 81       	ld	r22, Z
    2432:	71 81       	ldd	r23, Z+1	; 0x01
    2434:	82 81       	ldd	r24, Z+2	; 0x02
    2436:	93 81       	ldd	r25, Z+3	; 0x03
    2438:	0c 5f       	subi	r16, 0xFC	; 252
    243a:	1f 4f       	sbci	r17, 0xFF	; 255
    243c:	08 c0       	rjmp	.+16     	; 0x244e <vfprintf+0x20e>
    243e:	60 81       	ld	r22, Z
    2440:	71 81       	ldd	r23, Z+1	; 0x01
    2442:	07 2e       	mov	r0, r23
    2444:	00 0c       	add	r0, r0
    2446:	88 0b       	sbc	r24, r24
    2448:	99 0b       	sbc	r25, r25
    244a:	0e 5f       	subi	r16, 0xFE	; 254
    244c:	1f 4f       	sbci	r17, 0xFF	; 255
    244e:	f3 2d       	mov	r31, r3
    2450:	ff 76       	andi	r31, 0x6F	; 111
    2452:	3f 2e       	mov	r3, r31
    2454:	97 ff       	sbrs	r25, 7
    2456:	09 c0       	rjmp	.+18     	; 0x246a <vfprintf+0x22a>
    2458:	90 95       	com	r25
    245a:	80 95       	com	r24
    245c:	70 95       	com	r23
    245e:	61 95       	neg	r22
    2460:	7f 4f       	sbci	r23, 0xFF	; 255
    2462:	8f 4f       	sbci	r24, 0xFF	; 255
    2464:	9f 4f       	sbci	r25, 0xFF	; 255
    2466:	f0 68       	ori	r31, 0x80	; 128
    2468:	3f 2e       	mov	r3, r31
    246a:	2a e0       	ldi	r18, 0x0A	; 10
    246c:	30 e0       	ldi	r19, 0x00	; 0
    246e:	a3 01       	movw	r20, r6
    2470:	30 d1       	rcall	.+608    	; 0x26d2 <__ultoa_invert>
    2472:	88 2e       	mov	r8, r24
    2474:	86 18       	sub	r8, r6
    2476:	44 c0       	rjmp	.+136    	; 0x2500 <vfprintf+0x2c0>
    2478:	85 37       	cpi	r24, 0x75	; 117
    247a:	31 f4       	brne	.+12     	; 0x2488 <vfprintf+0x248>
    247c:	23 2d       	mov	r18, r3
    247e:	2f 7e       	andi	r18, 0xEF	; 239
    2480:	b2 2e       	mov	r11, r18
    2482:	2a e0       	ldi	r18, 0x0A	; 10
    2484:	30 e0       	ldi	r19, 0x00	; 0
    2486:	25 c0       	rjmp	.+74     	; 0x24d2 <vfprintf+0x292>
    2488:	93 2d       	mov	r25, r3
    248a:	99 7f       	andi	r25, 0xF9	; 249
    248c:	b9 2e       	mov	r11, r25
    248e:	8f 36       	cpi	r24, 0x6F	; 111
    2490:	c1 f0       	breq	.+48     	; 0x24c2 <vfprintf+0x282>
    2492:	18 f4       	brcc	.+6      	; 0x249a <vfprintf+0x25a>
    2494:	88 35       	cpi	r24, 0x58	; 88
    2496:	79 f0       	breq	.+30     	; 0x24b6 <vfprintf+0x276>
    2498:	ae c0       	rjmp	.+348    	; 0x25f6 <vfprintf+0x3b6>
    249a:	80 37       	cpi	r24, 0x70	; 112
    249c:	19 f0       	breq	.+6      	; 0x24a4 <vfprintf+0x264>
    249e:	88 37       	cpi	r24, 0x78	; 120
    24a0:	21 f0       	breq	.+8      	; 0x24aa <vfprintf+0x26a>
    24a2:	a9 c0       	rjmp	.+338    	; 0x25f6 <vfprintf+0x3b6>
    24a4:	e9 2f       	mov	r30, r25
    24a6:	e0 61       	ori	r30, 0x10	; 16
    24a8:	be 2e       	mov	r11, r30
    24aa:	b4 fe       	sbrs	r11, 4
    24ac:	0d c0       	rjmp	.+26     	; 0x24c8 <vfprintf+0x288>
    24ae:	fb 2d       	mov	r31, r11
    24b0:	f4 60       	ori	r31, 0x04	; 4
    24b2:	bf 2e       	mov	r11, r31
    24b4:	09 c0       	rjmp	.+18     	; 0x24c8 <vfprintf+0x288>
    24b6:	34 fe       	sbrs	r3, 4
    24b8:	0a c0       	rjmp	.+20     	; 0x24ce <vfprintf+0x28e>
    24ba:	29 2f       	mov	r18, r25
    24bc:	26 60       	ori	r18, 0x06	; 6
    24be:	b2 2e       	mov	r11, r18
    24c0:	06 c0       	rjmp	.+12     	; 0x24ce <vfprintf+0x28e>
    24c2:	28 e0       	ldi	r18, 0x08	; 8
    24c4:	30 e0       	ldi	r19, 0x00	; 0
    24c6:	05 c0       	rjmp	.+10     	; 0x24d2 <vfprintf+0x292>
    24c8:	20 e1       	ldi	r18, 0x10	; 16
    24ca:	30 e0       	ldi	r19, 0x00	; 0
    24cc:	02 c0       	rjmp	.+4      	; 0x24d2 <vfprintf+0x292>
    24ce:	20 e1       	ldi	r18, 0x10	; 16
    24d0:	32 e0       	ldi	r19, 0x02	; 2
    24d2:	f8 01       	movw	r30, r16
    24d4:	b7 fe       	sbrs	r11, 7
    24d6:	07 c0       	rjmp	.+14     	; 0x24e6 <vfprintf+0x2a6>
    24d8:	60 81       	ld	r22, Z
    24da:	71 81       	ldd	r23, Z+1	; 0x01
    24dc:	82 81       	ldd	r24, Z+2	; 0x02
    24de:	93 81       	ldd	r25, Z+3	; 0x03
    24e0:	0c 5f       	subi	r16, 0xFC	; 252
    24e2:	1f 4f       	sbci	r17, 0xFF	; 255
    24e4:	06 c0       	rjmp	.+12     	; 0x24f2 <vfprintf+0x2b2>
    24e6:	60 81       	ld	r22, Z
    24e8:	71 81       	ldd	r23, Z+1	; 0x01
    24ea:	80 e0       	ldi	r24, 0x00	; 0
    24ec:	90 e0       	ldi	r25, 0x00	; 0
    24ee:	0e 5f       	subi	r16, 0xFE	; 254
    24f0:	1f 4f       	sbci	r17, 0xFF	; 255
    24f2:	a3 01       	movw	r20, r6
    24f4:	ee d0       	rcall	.+476    	; 0x26d2 <__ultoa_invert>
    24f6:	88 2e       	mov	r8, r24
    24f8:	86 18       	sub	r8, r6
    24fa:	fb 2d       	mov	r31, r11
    24fc:	ff 77       	andi	r31, 0x7F	; 127
    24fe:	3f 2e       	mov	r3, r31
    2500:	36 fe       	sbrs	r3, 6
    2502:	0d c0       	rjmp	.+26     	; 0x251e <vfprintf+0x2de>
    2504:	23 2d       	mov	r18, r3
    2506:	2e 7f       	andi	r18, 0xFE	; 254
    2508:	a2 2e       	mov	r10, r18
    250a:	89 14       	cp	r8, r9
    250c:	58 f4       	brcc	.+22     	; 0x2524 <vfprintf+0x2e4>
    250e:	34 fe       	sbrs	r3, 4
    2510:	0b c0       	rjmp	.+22     	; 0x2528 <vfprintf+0x2e8>
    2512:	32 fc       	sbrc	r3, 2
    2514:	09 c0       	rjmp	.+18     	; 0x2528 <vfprintf+0x2e8>
    2516:	83 2d       	mov	r24, r3
    2518:	8e 7e       	andi	r24, 0xEE	; 238
    251a:	a8 2e       	mov	r10, r24
    251c:	05 c0       	rjmp	.+10     	; 0x2528 <vfprintf+0x2e8>
    251e:	b8 2c       	mov	r11, r8
    2520:	a3 2c       	mov	r10, r3
    2522:	03 c0       	rjmp	.+6      	; 0x252a <vfprintf+0x2ea>
    2524:	b8 2c       	mov	r11, r8
    2526:	01 c0       	rjmp	.+2      	; 0x252a <vfprintf+0x2ea>
    2528:	b9 2c       	mov	r11, r9
    252a:	a4 fe       	sbrs	r10, 4
    252c:	0f c0       	rjmp	.+30     	; 0x254c <vfprintf+0x30c>
    252e:	fe 01       	movw	r30, r28
    2530:	e8 0d       	add	r30, r8
    2532:	f1 1d       	adc	r31, r1
    2534:	80 81       	ld	r24, Z
    2536:	80 33       	cpi	r24, 0x30	; 48
    2538:	21 f4       	brne	.+8      	; 0x2542 <vfprintf+0x302>
    253a:	9a 2d       	mov	r25, r10
    253c:	99 7e       	andi	r25, 0xE9	; 233
    253e:	a9 2e       	mov	r10, r25
    2540:	09 c0       	rjmp	.+18     	; 0x2554 <vfprintf+0x314>
    2542:	a2 fe       	sbrs	r10, 2
    2544:	06 c0       	rjmp	.+12     	; 0x2552 <vfprintf+0x312>
    2546:	b3 94       	inc	r11
    2548:	b3 94       	inc	r11
    254a:	04 c0       	rjmp	.+8      	; 0x2554 <vfprintf+0x314>
    254c:	8a 2d       	mov	r24, r10
    254e:	86 78       	andi	r24, 0x86	; 134
    2550:	09 f0       	breq	.+2      	; 0x2554 <vfprintf+0x314>
    2552:	b3 94       	inc	r11
    2554:	a3 fc       	sbrc	r10, 3
    2556:	10 c0       	rjmp	.+32     	; 0x2578 <vfprintf+0x338>
    2558:	a0 fe       	sbrs	r10, 0
    255a:	06 c0       	rjmp	.+12     	; 0x2568 <vfprintf+0x328>
    255c:	b2 14       	cp	r11, r2
    255e:	80 f4       	brcc	.+32     	; 0x2580 <vfprintf+0x340>
    2560:	28 0c       	add	r2, r8
    2562:	92 2c       	mov	r9, r2
    2564:	9b 18       	sub	r9, r11
    2566:	0d c0       	rjmp	.+26     	; 0x2582 <vfprintf+0x342>
    2568:	b2 14       	cp	r11, r2
    256a:	58 f4       	brcc	.+22     	; 0x2582 <vfprintf+0x342>
    256c:	b6 01       	movw	r22, r12
    256e:	80 e2       	ldi	r24, 0x20	; 32
    2570:	90 e0       	ldi	r25, 0x00	; 0
    2572:	73 d0       	rcall	.+230    	; 0x265a <fputc>
    2574:	b3 94       	inc	r11
    2576:	f8 cf       	rjmp	.-16     	; 0x2568 <vfprintf+0x328>
    2578:	b2 14       	cp	r11, r2
    257a:	18 f4       	brcc	.+6      	; 0x2582 <vfprintf+0x342>
    257c:	2b 18       	sub	r2, r11
    257e:	02 c0       	rjmp	.+4      	; 0x2584 <vfprintf+0x344>
    2580:	98 2c       	mov	r9, r8
    2582:	21 2c       	mov	r2, r1
    2584:	a4 fe       	sbrs	r10, 4
    2586:	0f c0       	rjmp	.+30     	; 0x25a6 <vfprintf+0x366>
    2588:	b6 01       	movw	r22, r12
    258a:	80 e3       	ldi	r24, 0x30	; 48
    258c:	90 e0       	ldi	r25, 0x00	; 0
    258e:	65 d0       	rcall	.+202    	; 0x265a <fputc>
    2590:	a2 fe       	sbrs	r10, 2
    2592:	16 c0       	rjmp	.+44     	; 0x25c0 <vfprintf+0x380>
    2594:	a1 fc       	sbrc	r10, 1
    2596:	03 c0       	rjmp	.+6      	; 0x259e <vfprintf+0x35e>
    2598:	88 e7       	ldi	r24, 0x78	; 120
    259a:	90 e0       	ldi	r25, 0x00	; 0
    259c:	02 c0       	rjmp	.+4      	; 0x25a2 <vfprintf+0x362>
    259e:	88 e5       	ldi	r24, 0x58	; 88
    25a0:	90 e0       	ldi	r25, 0x00	; 0
    25a2:	b6 01       	movw	r22, r12
    25a4:	0c c0       	rjmp	.+24     	; 0x25be <vfprintf+0x37e>
    25a6:	8a 2d       	mov	r24, r10
    25a8:	86 78       	andi	r24, 0x86	; 134
    25aa:	51 f0       	breq	.+20     	; 0x25c0 <vfprintf+0x380>
    25ac:	a1 fe       	sbrs	r10, 1
    25ae:	02 c0       	rjmp	.+4      	; 0x25b4 <vfprintf+0x374>
    25b0:	8b e2       	ldi	r24, 0x2B	; 43
    25b2:	01 c0       	rjmp	.+2      	; 0x25b6 <vfprintf+0x376>
    25b4:	80 e2       	ldi	r24, 0x20	; 32
    25b6:	a7 fc       	sbrc	r10, 7
    25b8:	8d e2       	ldi	r24, 0x2D	; 45
    25ba:	b6 01       	movw	r22, r12
    25bc:	90 e0       	ldi	r25, 0x00	; 0
    25be:	4d d0       	rcall	.+154    	; 0x265a <fputc>
    25c0:	89 14       	cp	r8, r9
    25c2:	30 f4       	brcc	.+12     	; 0x25d0 <vfprintf+0x390>
    25c4:	b6 01       	movw	r22, r12
    25c6:	80 e3       	ldi	r24, 0x30	; 48
    25c8:	90 e0       	ldi	r25, 0x00	; 0
    25ca:	47 d0       	rcall	.+142    	; 0x265a <fputc>
    25cc:	9a 94       	dec	r9
    25ce:	f8 cf       	rjmp	.-16     	; 0x25c0 <vfprintf+0x380>
    25d0:	8a 94       	dec	r8
    25d2:	f3 01       	movw	r30, r6
    25d4:	e8 0d       	add	r30, r8
    25d6:	f1 1d       	adc	r31, r1
    25d8:	80 81       	ld	r24, Z
    25da:	b6 01       	movw	r22, r12
    25dc:	90 e0       	ldi	r25, 0x00	; 0
    25de:	3d d0       	rcall	.+122    	; 0x265a <fputc>
    25e0:	81 10       	cpse	r8, r1
    25e2:	f6 cf       	rjmp	.-20     	; 0x25d0 <vfprintf+0x390>
    25e4:	22 20       	and	r2, r2
    25e6:	09 f4       	brne	.+2      	; 0x25ea <vfprintf+0x3aa>
    25e8:	4e ce       	rjmp	.-868    	; 0x2286 <vfprintf+0x46>
    25ea:	b6 01       	movw	r22, r12
    25ec:	80 e2       	ldi	r24, 0x20	; 32
    25ee:	90 e0       	ldi	r25, 0x00	; 0
    25f0:	34 d0       	rcall	.+104    	; 0x265a <fputc>
    25f2:	2a 94       	dec	r2
    25f4:	f7 cf       	rjmp	.-18     	; 0x25e4 <vfprintf+0x3a4>
    25f6:	f6 01       	movw	r30, r12
    25f8:	86 81       	ldd	r24, Z+6	; 0x06
    25fa:	97 81       	ldd	r25, Z+7	; 0x07
    25fc:	02 c0       	rjmp	.+4      	; 0x2602 <vfprintf+0x3c2>
    25fe:	8f ef       	ldi	r24, 0xFF	; 255
    2600:	9f ef       	ldi	r25, 0xFF	; 255
    2602:	2b 96       	adiw	r28, 0x0b	; 11
    2604:	cd bf       	out	0x3d, r28	; 61
    2606:	de bf       	out	0x3e, r29	; 62
    2608:	df 91       	pop	r29
    260a:	cf 91       	pop	r28
    260c:	1f 91       	pop	r17
    260e:	0f 91       	pop	r16
    2610:	ff 90       	pop	r15
    2612:	ef 90       	pop	r14
    2614:	df 90       	pop	r13
    2616:	cf 90       	pop	r12
    2618:	bf 90       	pop	r11
    261a:	af 90       	pop	r10
    261c:	9f 90       	pop	r9
    261e:	8f 90       	pop	r8
    2620:	7f 90       	pop	r7
    2622:	6f 90       	pop	r6
    2624:	5f 90       	pop	r5
    2626:	4f 90       	pop	r4
    2628:	3f 90       	pop	r3
    262a:	2f 90       	pop	r2
    262c:	08 95       	ret

0000262e <strnlen_P>:
    262e:	fc 01       	movw	r30, r24
    2630:	05 90       	lpm	r0, Z+
    2632:	61 50       	subi	r22, 0x01	; 1
    2634:	70 40       	sbci	r23, 0x00	; 0
    2636:	01 10       	cpse	r0, r1
    2638:	d8 f7       	brcc	.-10     	; 0x2630 <strnlen_P+0x2>
    263a:	80 95       	com	r24
    263c:	90 95       	com	r25
    263e:	8e 0f       	add	r24, r30
    2640:	9f 1f       	adc	r25, r31
    2642:	08 95       	ret

00002644 <strnlen>:
    2644:	fc 01       	movw	r30, r24
    2646:	61 50       	subi	r22, 0x01	; 1
    2648:	70 40       	sbci	r23, 0x00	; 0
    264a:	01 90       	ld	r0, Z+
    264c:	01 10       	cpse	r0, r1
    264e:	d8 f7       	brcc	.-10     	; 0x2646 <strnlen+0x2>
    2650:	80 95       	com	r24
    2652:	90 95       	com	r25
    2654:	8e 0f       	add	r24, r30
    2656:	9f 1f       	adc	r25, r31
    2658:	08 95       	ret

0000265a <fputc>:
    265a:	0f 93       	push	r16
    265c:	1f 93       	push	r17
    265e:	cf 93       	push	r28
    2660:	df 93       	push	r29
    2662:	fb 01       	movw	r30, r22
    2664:	23 81       	ldd	r18, Z+3	; 0x03
    2666:	21 fd       	sbrc	r18, 1
    2668:	03 c0       	rjmp	.+6      	; 0x2670 <fputc+0x16>
    266a:	8f ef       	ldi	r24, 0xFF	; 255
    266c:	9f ef       	ldi	r25, 0xFF	; 255
    266e:	2c c0       	rjmp	.+88     	; 0x26c8 <fputc+0x6e>
    2670:	22 ff       	sbrs	r18, 2
    2672:	16 c0       	rjmp	.+44     	; 0x26a0 <fputc+0x46>
    2674:	46 81       	ldd	r20, Z+6	; 0x06
    2676:	57 81       	ldd	r21, Z+7	; 0x07
    2678:	24 81       	ldd	r18, Z+4	; 0x04
    267a:	35 81       	ldd	r19, Z+5	; 0x05
    267c:	42 17       	cp	r20, r18
    267e:	53 07       	cpc	r21, r19
    2680:	44 f4       	brge	.+16     	; 0x2692 <fputc+0x38>
    2682:	a0 81       	ld	r26, Z
    2684:	b1 81       	ldd	r27, Z+1	; 0x01
    2686:	9d 01       	movw	r18, r26
    2688:	2f 5f       	subi	r18, 0xFF	; 255
    268a:	3f 4f       	sbci	r19, 0xFF	; 255
    268c:	20 83       	st	Z, r18
    268e:	31 83       	std	Z+1, r19	; 0x01
    2690:	8c 93       	st	X, r24
    2692:	26 81       	ldd	r18, Z+6	; 0x06
    2694:	37 81       	ldd	r19, Z+7	; 0x07
    2696:	2f 5f       	subi	r18, 0xFF	; 255
    2698:	3f 4f       	sbci	r19, 0xFF	; 255
    269a:	26 83       	std	Z+6, r18	; 0x06
    269c:	37 83       	std	Z+7, r19	; 0x07
    269e:	14 c0       	rjmp	.+40     	; 0x26c8 <fputc+0x6e>
    26a0:	8b 01       	movw	r16, r22
    26a2:	ec 01       	movw	r28, r24
    26a4:	fb 01       	movw	r30, r22
    26a6:	00 84       	ldd	r0, Z+8	; 0x08
    26a8:	f1 85       	ldd	r31, Z+9	; 0x09
    26aa:	e0 2d       	mov	r30, r0
    26ac:	19 95       	eicall
    26ae:	89 2b       	or	r24, r25
    26b0:	e1 f6       	brne	.-72     	; 0x266a <fputc+0x10>
    26b2:	d8 01       	movw	r26, r16
    26b4:	16 96       	adiw	r26, 0x06	; 6
    26b6:	8d 91       	ld	r24, X+
    26b8:	9c 91       	ld	r25, X
    26ba:	17 97       	sbiw	r26, 0x07	; 7
    26bc:	01 96       	adiw	r24, 0x01	; 1
    26be:	16 96       	adiw	r26, 0x06	; 6
    26c0:	8d 93       	st	X+, r24
    26c2:	9c 93       	st	X, r25
    26c4:	17 97       	sbiw	r26, 0x07	; 7
    26c6:	ce 01       	movw	r24, r28
    26c8:	df 91       	pop	r29
    26ca:	cf 91       	pop	r28
    26cc:	1f 91       	pop	r17
    26ce:	0f 91       	pop	r16
    26d0:	08 95       	ret

000026d2 <__ultoa_invert>:
    26d2:	fa 01       	movw	r30, r20
    26d4:	aa 27       	eor	r26, r26
    26d6:	28 30       	cpi	r18, 0x08	; 8
    26d8:	51 f1       	breq	.+84     	; 0x272e <__ultoa_invert+0x5c>
    26da:	20 31       	cpi	r18, 0x10	; 16
    26dc:	81 f1       	breq	.+96     	; 0x273e <__ultoa_invert+0x6c>
    26de:	e8 94       	clt
    26e0:	6f 93       	push	r22
    26e2:	6e 7f       	andi	r22, 0xFE	; 254
    26e4:	6e 5f       	subi	r22, 0xFE	; 254
    26e6:	7f 4f       	sbci	r23, 0xFF	; 255
    26e8:	8f 4f       	sbci	r24, 0xFF	; 255
    26ea:	9f 4f       	sbci	r25, 0xFF	; 255
    26ec:	af 4f       	sbci	r26, 0xFF	; 255
    26ee:	b1 e0       	ldi	r27, 0x01	; 1
    26f0:	3e d0       	rcall	.+124    	; 0x276e <__ultoa_invert+0x9c>
    26f2:	b4 e0       	ldi	r27, 0x04	; 4
    26f4:	3c d0       	rcall	.+120    	; 0x276e <__ultoa_invert+0x9c>
    26f6:	67 0f       	add	r22, r23
    26f8:	78 1f       	adc	r23, r24
    26fa:	89 1f       	adc	r24, r25
    26fc:	9a 1f       	adc	r25, r26
    26fe:	a1 1d       	adc	r26, r1
    2700:	68 0f       	add	r22, r24
    2702:	79 1f       	adc	r23, r25
    2704:	8a 1f       	adc	r24, r26
    2706:	91 1d       	adc	r25, r1
    2708:	a1 1d       	adc	r26, r1
    270a:	6a 0f       	add	r22, r26
    270c:	71 1d       	adc	r23, r1
    270e:	81 1d       	adc	r24, r1
    2710:	91 1d       	adc	r25, r1
    2712:	a1 1d       	adc	r26, r1
    2714:	20 d0       	rcall	.+64     	; 0x2756 <__ultoa_invert+0x84>
    2716:	09 f4       	brne	.+2      	; 0x271a <__ultoa_invert+0x48>
    2718:	68 94       	set
    271a:	3f 91       	pop	r19
    271c:	2a e0       	ldi	r18, 0x0A	; 10
    271e:	26 9f       	mul	r18, r22
    2720:	11 24       	eor	r1, r1
    2722:	30 19       	sub	r19, r0
    2724:	30 5d       	subi	r19, 0xD0	; 208
    2726:	31 93       	st	Z+, r19
    2728:	de f6       	brtc	.-74     	; 0x26e0 <__ultoa_invert+0xe>
    272a:	cf 01       	movw	r24, r30
    272c:	08 95       	ret
    272e:	46 2f       	mov	r20, r22
    2730:	47 70       	andi	r20, 0x07	; 7
    2732:	40 5d       	subi	r20, 0xD0	; 208
    2734:	41 93       	st	Z+, r20
    2736:	b3 e0       	ldi	r27, 0x03	; 3
    2738:	0f d0       	rcall	.+30     	; 0x2758 <__ultoa_invert+0x86>
    273a:	c9 f7       	brne	.-14     	; 0x272e <__ultoa_invert+0x5c>
    273c:	f6 cf       	rjmp	.-20     	; 0x272a <__ultoa_invert+0x58>
    273e:	46 2f       	mov	r20, r22
    2740:	4f 70       	andi	r20, 0x0F	; 15
    2742:	40 5d       	subi	r20, 0xD0	; 208
    2744:	4a 33       	cpi	r20, 0x3A	; 58
    2746:	18 f0       	brcs	.+6      	; 0x274e <__ultoa_invert+0x7c>
    2748:	49 5d       	subi	r20, 0xD9	; 217
    274a:	31 fd       	sbrc	r19, 1
    274c:	40 52       	subi	r20, 0x20	; 32
    274e:	41 93       	st	Z+, r20
    2750:	02 d0       	rcall	.+4      	; 0x2756 <__ultoa_invert+0x84>
    2752:	a9 f7       	brne	.-22     	; 0x273e <__ultoa_invert+0x6c>
    2754:	ea cf       	rjmp	.-44     	; 0x272a <__ultoa_invert+0x58>
    2756:	b4 e0       	ldi	r27, 0x04	; 4
    2758:	a6 95       	lsr	r26
    275a:	97 95       	ror	r25
    275c:	87 95       	ror	r24
    275e:	77 95       	ror	r23
    2760:	67 95       	ror	r22
    2762:	ba 95       	dec	r27
    2764:	c9 f7       	brne	.-14     	; 0x2758 <__ultoa_invert+0x86>
    2766:	00 97       	sbiw	r24, 0x00	; 0
    2768:	61 05       	cpc	r22, r1
    276a:	71 05       	cpc	r23, r1
    276c:	08 95       	ret
    276e:	9b 01       	movw	r18, r22
    2770:	ac 01       	movw	r20, r24
    2772:	0a 2e       	mov	r0, r26
    2774:	06 94       	lsr	r0
    2776:	57 95       	ror	r21
    2778:	47 95       	ror	r20
    277a:	37 95       	ror	r19
    277c:	27 95       	ror	r18
    277e:	ba 95       	dec	r27
    2780:	c9 f7       	brne	.-14     	; 0x2774 <__ultoa_invert+0xa2>
    2782:	62 0f       	add	r22, r18
    2784:	73 1f       	adc	r23, r19
    2786:	84 1f       	adc	r24, r20
    2788:	95 1f       	adc	r25, r21
    278a:	a0 1d       	adc	r26, r0
    278c:	08 95       	ret

0000278e <_exit>:
    278e:	f8 94       	cli

00002790 <__stop_program>:
    2790:	ff cf       	rjmp	.-2      	; 0x2790 <__stop_program>
