{"vcs1":{"timestamp_begin":1684261197.008095668, "rt":1.26, "ut":0.35, "st":0.21}}
{"vcselab":{"timestamp_begin":1684261198.356163050, "rt":1.19, "ut":0.42, "st":0.17}}
{"link":{"timestamp_begin":1684261199.621256012, "rt":0.43, "ut":0.22, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684261196.352265300}
{"VCS_COMP_START_TIME": 1684261196.352265300}
{"VCS_COMP_END_TIME": 1684261201.612844954}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330372}}
{"stitch_vcselab": {"peak_mem": 211968}}
