<profile>

<section name = "Vivado HLS Report for 'fir'" level="0">
<item name = "Date">Wed Oct 16 11:02:36 2019
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">LAB1_FIR</item>
<item name = "Solution">FIR_solution3</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 9.293, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">63, 63, 63, 63, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, -, -</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 14, 1174, 2372</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 495</column>
<column name="Register">-, -, 1025, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">0, 17, 6, 16</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="fir_dadd_64ns_64ns_64_5_full_dsp_1_U1">fir_dadd_64ns_64ns_64_5_full_dsp_1, 0, 3, 445, 1149</column>
<column name="fir_dmul_64ns_64ns_64_6_max_dsp_1_U2">fir_dmul_64ns_64ns_64_6_max_dsp_1, 0, 11, 317, 578</column>
<column name="fir_sitodp_32ns_64_6_1_U3">fir_sitodp_32ns_64_6_1, 0, 0, 412, 645</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">293, 65, 1, 65</column>
<column name="coeff_address0">50, 11, 4, 44</column>
<column name="grp_fu_178_p0">15, 3, 64, 192</column>
<column name="grp_fu_178_p1">15, 3, 64, 192</column>
<column name="grp_fu_184_p0">50, 11, 64, 704</column>
<column name="grp_fu_184_p1">21, 4, 64, 256</column>
<column name="grp_fu_189_p0">15, 3, 32, 96</column>
<column name="probe_in_ap_vld_in_sig">9, 2, 1, 2</column>
<column name="probe_in_ap_vld_preg">9, 2, 1, 2</column>
<column name="probe_in_blk_n">9, 2, 1, 2</column>
<column name="probe_in_in_sig">9, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">64, 0, 64, 0</column>
<column name="data_in_0">64, 0, 64, 0</column>
<column name="data_in_1">64, 0, 64, 0</column>
<column name="data_in_2">64, 0, 64, 0</column>
<column name="data_in_3">64, 0, 64, 0</column>
<column name="data_in_4">64, 0, 64, 0</column>
<column name="data_in_5">64, 0, 64, 0</column>
<column name="data_in_6">64, 0, 64, 0</column>
<column name="data_in_7">64, 0, 64, 0</column>
<column name="data_in_8">64, 0, 64, 0</column>
<column name="probe_in_ap_vld_preg">1, 0, 1, 0</column>
<column name="probe_in_preg">64, 0, 64, 0</column>
<column name="reg_192">32, 0, 32, 0</column>
<column name="reg_197">32, 0, 32, 0</column>
<column name="reg_202">64, 0, 64, 0</column>
<column name="reg_207">64, 0, 64, 0</column>
<column name="reg_213">64, 0, 64, 0</column>
<column name="reg_219">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fir, return value</column>
<column name="probe_in">in, 64, ap_vld, probe_in, scalar</column>
<column name="probe_in_ap_vld">in, 1, ap_vld, probe_in, scalar</column>
<column name="out_r">out, 64, ap_vld, out_r, pointer</column>
<column name="out_r_ap_vld">out, 1, ap_vld, out_r, pointer</column>
<column name="coeff_address0">out, 4, ap_memory, coeff, array</column>
<column name="coeff_ce0">out, 1, ap_memory, coeff, array</column>
<column name="coeff_q0">in, 32, ap_memory, coeff, array</column>
</table>
</item>
</section>
</profile>
