###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       209265   # Number of WRITE/WRITEP commands
num_reads_done                 =       956215   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       721925   # Number of read row buffer hits
num_read_cmds                  =       956219   # Number of READ/READP commands
num_writes_done                =       209270   # Number of read requests issued
num_write_row_hits             =       149596   # Number of write row buffer hits
num_act_cmds                   =       295662   # Number of ACT commands
num_pre_cmds                   =       295635   # Number of PRE commands
num_ondemand_pres              =       271561   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9463321   # Cyles of rank active rank.0
rank_active_cycles.1           =      9195972   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       536679   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       804028   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1107112   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        18592   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7907   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1564   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1477   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1785   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1555   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2335   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1883   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          395   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20904   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           11   # Write cmd latency (cycles)
write_latency[20-39]           =          186   # Write cmd latency (cycles)
write_latency[40-59]           =          213   # Write cmd latency (cycles)
write_latency[60-79]           =          357   # Write cmd latency (cycles)
write_latency[80-99]           =          837   # Write cmd latency (cycles)
write_latency[100-119]         =         1508   # Write cmd latency (cycles)
write_latency[120-139]         =         2713   # Write cmd latency (cycles)
write_latency[140-159]         =         3948   # Write cmd latency (cycles)
write_latency[160-179]         =         5365   # Write cmd latency (cycles)
write_latency[180-199]         =         6408   # Write cmd latency (cycles)
write_latency[200-]            =       187719   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       293141   # Read request latency (cycles)
read_latency[40-59]            =        99980   # Read request latency (cycles)
read_latency[60-79]            =       127749   # Read request latency (cycles)
read_latency[80-99]            =        67303   # Read request latency (cycles)
read_latency[100-119]          =        51250   # Read request latency (cycles)
read_latency[120-139]          =        41924   # Read request latency (cycles)
read_latency[140-159]          =        30008   # Read request latency (cycles)
read_latency[160-179]          =        23887   # Read request latency (cycles)
read_latency[180-199]          =        19695   # Read request latency (cycles)
read_latency[200-]             =       201276   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.04465e+09   # Write energy
read_energy                    =  3.85548e+09   # Read energy
act_energy                     =  8.08931e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.57606e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.85933e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90511e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.73829e+09   # Active standby energy rank.1
average_read_latency           =      158.964   # Average read request latency (cycles)
average_interarrival           =      8.57991   # Average request interarrival latency (cycles)
total_energy                   =  1.87006e+10   # Total energy (pJ)
average_power                  =      1870.06   # Average power (mW)
average_bandwidth              =      9.94547   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       211099   # Number of WRITE/WRITEP commands
num_reads_done                 =       993620   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       744998   # Number of read row buffer hits
num_read_cmds                  =       993617   # Number of READ/READP commands
num_writes_done                =       211114   # Number of read requests issued
num_write_row_hits             =       149249   # Number of write row buffer hits
num_act_cmds                   =       312314   # Number of ACT commands
num_pre_cmds                   =       312285   # Number of PRE commands
num_ondemand_pres              =       287755   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9332936   # Cyles of rank active rank.0
rank_active_cycles.1           =      9292025   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       667064   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       707975   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1147101   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        18789   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7200   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1427   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1496   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1757   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1581   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2500   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1673   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          382   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20862   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            9   # Write cmd latency (cycles)
write_latency[20-39]           =          162   # Write cmd latency (cycles)
write_latency[40-59]           =          239   # Write cmd latency (cycles)
write_latency[60-79]           =          402   # Write cmd latency (cycles)
write_latency[80-99]           =          686   # Write cmd latency (cycles)
write_latency[100-119]         =         1252   # Write cmd latency (cycles)
write_latency[120-139]         =         2301   # Write cmd latency (cycles)
write_latency[140-159]         =         3528   # Write cmd latency (cycles)
write_latency[160-179]         =         4789   # Write cmd latency (cycles)
write_latency[180-199]         =         5859   # Write cmd latency (cycles)
write_latency[200-]            =       191872   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       290709   # Read request latency (cycles)
read_latency[40-59]            =       101703   # Read request latency (cycles)
read_latency[60-79]            =       130452   # Read request latency (cycles)
read_latency[80-99]            =        70217   # Read request latency (cycles)
read_latency[100-119]          =        53782   # Read request latency (cycles)
read_latency[120-139]          =        44296   # Read request latency (cycles)
read_latency[140-159]          =        32731   # Read request latency (cycles)
read_latency[160-179]          =        25656   # Read request latency (cycles)
read_latency[180-199]          =        21883   # Read request latency (cycles)
read_latency[200-]             =       222189   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.05381e+09   # Write energy
read_energy                    =  4.00626e+09   # Read energy
act_energy                     =  8.54491e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.20191e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.39828e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.82375e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.79822e+09   # Active standby energy rank.1
average_read_latency           =      167.761   # Average read request latency (cycles)
average_interarrival           =      8.30033   # Average request interarrival latency (cycles)
total_energy                   =  1.89012e+10   # Total energy (pJ)
average_power                  =      1890.12   # Average power (mW)
average_bandwidth              =      10.2804   # Average bandwidth
