0:	buf
17:	i
21:	ptr
25:	output_addr
29:	buf_size
33:	const_1
37:	const_FF
41:	_start
61:	while
116:	end
---
mem[0..16]: 	48 65 6c 6c 6f 0a 00 57 6f 72 6c 64 21 00 00 00 00	@"buf"
mem[17..20]: 	00 00 00 00	@"i"
mem[21..24]: 	00 00 00 00	@"ptr"
mem[25..28]: 	84 00 00 00	@"output_addr"
mem[29..32]: 	0d 00 00 00	@"buf_size"
mem[33..36]: 	01 00 00 00	@"const_1"
mem[37..40]: 	ff 00 00 00	@"const_FF"
mem[41..45]: 	LoadImm 0 	@_start
mem[46..50]: 	StoreAddr 21
mem[51..55]: 	LoadAddr 29
mem[56..60]: 	StoreRel (-39)
mem[61..65]: 	Beqz 116 	@while
mem[66..70]: 	LoadInd 21
mem[71..75]: 	And 37
mem[76..80]: 	StoreInd 25
mem[81..85]: 	LoadAddr 21
mem[86..90]: 	Add 33
mem[91..95]: 	StoreAddr 21
mem[96..100]: 	LoadRel (-79)
mem[101..105]: 	Sub 33
mem[106..110]: 	StoreRel (-89)
mem[111..115]: 	Jmp 61
mem[116..120]: 	Halt 	@end
---
