Release 6.1.03i - xst G.26
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.22 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.22 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: cpu32bit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : cpu32bit.prj
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : cpu32bit
Output Format                      : NGC
Target Device                      : xc3s200-4-pq208

---- Source Options
Top Module Name                    : cpu32bit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : cpu32bit.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
Optimize Instantiated Primitives   : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_utils.vhd in Library work.
Architecture cpuc_utils of Entity cpuc_utils is up to date.
Compiling vhdl file C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_iu.vhd in Library work.
Architecture iuc_struct of Entity cpuc_iu is up to date.
Compiling vhdl file C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_cu.vhd in Library work.
Architecture cuc_struct of Entity cpuc_cu is up to date.
Compiling vhdl file C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_du.vhd in Library work.
Architecture duc_struct of Entity cpuc_du is up to date.
Compiling vhdl file C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_oa.vhd in Library work.
Architecture oac_struct of Entity cpuc_oa is up to date.
Compiling vhdl file C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_wd.vhd in Library work.
Architecture wdc_struct of Entity cpuc_wd is up to date.
Compiling vhdl file C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC.vhd in Library work.
Architecture cpuc_arch of Entity cpuc is up to date.
Compiling vhdl file C:/CpuGen/Applications/Cpu32bit/Xilinx/cpu32bit.vhf in Library work.
Entity <cpu32bit> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpu32bit> (Architecture <behavioral>).
WARNING:Xst:766 - C:/CpuGen/Applications/Cpu32bit/Xilinx/cpu32bit.vhf line 89: Generating a Black Box for component <ram>.
WARNING:Xst:766 - C:/CpuGen/Applications/Cpu32bit/Xilinx/cpu32bit.vhf line 94: Generating a Black Box for component <rom>.
Entity <cpu32bit> analyzed. Unit <cpu32bit> generated.

Analyzing Entity <cpuc> (Architecture <cpuc_arch>).
Entity <cpuc> analyzed. Unit <cpuc> generated.

Analyzing Entity <CPUC_IU> (Architecture <iuc_struct>).
INFO:Xst:1561 - C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_iu.vhd line 92: Mux is complete : default of case is discarded
Entity <CPUC_IU> analyzed. Unit <CPUC_IU> generated.

Analyzing Entity <CPUC_CU> (Architecture <cuc_struct>).
Entity <CPUC_CU> analyzed. Unit <CPUC_CU> generated.

Analyzing Entity <CPUC_DU> (Architecture <duc_struct>).
WARNING:Xst:819 - C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_du.vhd line 78: The following signals are missing in the process sensitivity list:
   acc_c<0><31>, acc_c<0><30>, acc_c<0><29>, acc_c<0><28>, acc_c<0><27>, acc_c<0><26>, acc_c<0><25>, acc_c<0><24>, acc_c<0><23>, acc_c<0><22>, acc_c<0><21>, acc_c<0><20>, acc_c<0><19>, acc_c<0><18>, acc_c<0><17>, acc_c<0><16>, acc_c<0><15>, acc_c<0><14>, acc_c<0><13>, acc_c<0><12>, acc_c<0><11>, acc_c<0><10>, acc_c<0><9>, acc_c<0><8>, acc_c<0><7>, acc_c<0><6>, acc_c<0><5>, acc_c<0><4>, acc_c<0><3>, acc_c<0><2>, acc_c<0><1>, acc_c<0><0>, acc_c<0><32>.
Entity <CPUC_DU> analyzed. Unit <CPUC_DU> generated.

Analyzing Entity <CPUC_OA> (Architecture <oac_struct>).
Entity <CPUC_OA> analyzed. Unit <CPUC_OA> generated.

Analyzing Entity <CPUC_WD> (Architecture <wdc_struct>).
Entity <CPUC_WD> analyzed. Unit <CPUC_WD> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CPUC_WD>.
    Related source file is C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_wd.vhd.
    Found 27-bit register for signal <daddr_c>.
    Found 1-bit register for signal <ndwe_c>.
    Found 27 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred  27 Multiplexer(s).
Unit <CPUC_WD> synthesized.


Synthesizing Unit <CPUC_OA>.
    Related source file is C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_oa.vhd.
WARNING:Xst:646 - Signal <iadata_x<53:32>> is assigned but never used.
WARNING:Xst:646 - Signal <int_re_c> is assigned but never used.
    Found 2-bit comparator less for signal <$n0292> created at line 107.
    Found 2-bit comparator greater for signal <$n0294> created at line 145.
    Found 27-bit adder for signal <$n0308> created at line 151.
    Found 2-bit adder for signal <$n0325> created at line 108.
    Found 27-bit register for signal <data_exp_c>.
    Found 27-bit register for signal <data_exp_i>.
    Found 1-bit register for signal <dexp_we_c>.
    Found 27-bit register for signal <iinc_c>.
    Found 27-bit register for signal <iinc_i>.
    Found 1-bit register for signal <iinc_we_c>.
    Found 27-bit register for signal <ireg_c>.
    Found 27-bit register for signal <ireg_i>.
    Found 1-bit register for signal <ireg_we_c>.
    Found 2-bit register for signal <nreset_v>.
    Found 27 1-bit 2-to-1 multiplexers.
    Summary:
	inferred 167 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred  27 Multiplexer(s).
Unit <CPUC_OA> synthesized.


Synthesizing Unit <CPUC_DU>.
    Related source file is C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_du.vhd.
WARNING:Xst:646 - Signal <acc_i<2:1>> is assigned but never used.
WARNING:Xst:646 - Signal <code_c> is assigned but never used.
WARNING:Xst:737 - Found 64-bit latch for signal <mul>.
    Found 2-bit comparator less for signal <$n0048> created at line 310.
    Found 32x32-bit multiplier for signal <$n0051>.
    Found 2-bit comparator greater for signal <$n0053> created at line 95.
    Found 1-bit xor2 for signal <$n0055> created at line 187.
    Found 1-bit xor2 for signal <$n0056> created at line 187.
    Found 1-bit xor2 for signal <$n0057> created at line 187.
    Found 1-bit xor2 for signal <$n0058> created at line 187.
    Found 1-bit xor2 for signal <$n0059> created at line 187.
    Found 1-bit xor2 for signal <$n0060> created at line 187.
    Found 1-bit xor2 for signal <$n0061> created at line 187.
    Found 1-bit xor2 for signal <$n0062> created at line 187.
    Found 1-bit xor2 for signal <$n0063> created at line 187.
    Found 1-bit xor2 for signal <$n0064> created at line 187.
    Found 1-bit xor2 for signal <$n0065> created at line 187.
    Found 1-bit xor2 for signal <$n0066> created at line 187.
    Found 1-bit xor2 for signal <$n0067> created at line 187.
    Found 1-bit xor2 for signal <$n0068> created at line 187.
    Found 1-bit xor2 for signal <$n0069> created at line 187.
    Found 1-bit xor2 for signal <$n0070> created at line 187.
    Found 1-bit xor2 for signal <$n0071> created at line 187.
    Found 1-bit xor2 for signal <$n0072> created at line 187.
    Found 1-bit xor2 for signal <$n0073> created at line 187.
    Found 1-bit xor2 for signal <$n0074> created at line 187.
    Found 1-bit xor2 for signal <$n0075> created at line 187.
    Found 1-bit xor2 for signal <$n0076> created at line 187.
    Found 1-bit xor2 for signal <$n0077> created at line 187.
    Found 1-bit xor2 for signal <$n0078> created at line 187.
    Found 1-bit xor2 for signal <$n0079> created at line 187.
    Found 1-bit xor2 for signal <$n0080> created at line 187.
    Found 1-bit xor2 for signal <$n0081> created at line 187.
    Found 1-bit xor2 for signal <$n0082> created at line 187.
    Found 1-bit xor2 for signal <$n0083> created at line 187.
    Found 1-bit xor2 for signal <$n0084> created at line 187.
    Found 1-bit xor2 for signal <$n0085> created at line 187.
    Found 1-bit xor2 for signal <$n0086> created at line 187.
    Found 33-bit subtractor for signal <$n0166>.
    Found 2-bit adder for signal <$n0240> created at line 69.
    Found 32-bit adder carry out for signal <$n0251> created at line 195.
    Found 1-bit xor2 for signal <$n0275> created at line 228.
    Found 99-bit register for signal <acc_c>.
    Found 33-bit register for signal <acc_i<0>>.
    Found 2-bit register for signal <nreset_v>.
    Found 1-bit register for signal <skip_i>.
    Found 96 1-bit 2-to-1 multiplexers.
    Summary:
	inferred 135 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Multiplier(s).
	inferred   2 Comparator(s).
	inferred  96 Multiplexer(s).
Unit <CPUC_DU> synthesized.


Synthesizing Unit <CPUC_CU>.
    Related source file is C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_cu.vhd.
WARNING:Xst:646 - Signal <ndre_c> is assigned but never used.
WARNING:Xst:646 - Signal <ndwe_c> is assigned but never used.
WARNING:Xst:646 - Signal <daddr_c> is assigned but never used.
    Found finite state machine <FSM_0> for signal <E_c>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 30                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_in (rising_edge)                           |
    | Reset              | nreset_in (negative)                           |
    | Reset type         | asynchronous                                   |
    | Reset State        | none_e                                         |
    | Power Up State     | none_e                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <S_c>.
    Found 16x5-bit ROM for signal <$n0063>.
    Found 2-bit comparator greater for signal <$n0050> created at line 323.
    Found 2-bit comparator less for signal <$n0065> created at line 428.
    Found 2-bit comparator less for signal <$n0077> created at line 117.
    Found 2-bit adder for signal <$n0103> created at line 118.
    Found 27-bit register for signal <data_is_c>.
    Found 32-bit register for signal <idata_c>.
    Found 1-bit register for signal <int_start_c>.
    Found 1-bit register for signal <int_stop_c>.
    Found 2-bit register for signal <nreset_v>.
    Found 3-bit register for signal <S_c>.
    Found 1-bit register for signal <skip_c>.
    Found 3-bit register for signal <TC_c>.
    Found 5-bit register for signal <TD_c>.
    Found 1-bit register for signal <valid_c>.
    Found 32 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred  73 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   3 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <CPUC_CU> synthesized.


Synthesizing Unit <CPUC_IU>.
    Related source file is C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_iu.vhd.
WARNING:Xst:737 - Found 27-bit latch for signal <eaddr_x>.
    Found 2-bit comparator greater for signal <$n0022> created at line 64.
    Found 27-bit adder for signal <$n0024> created at line 77.
    Found 2-bit comparator less for signal <$n0026> created at line 47.
    Found 2-bit comparator lessequal for signal <$n0036> created at line 64.
    Found 2-bit adder for signal <$n0037> created at line 48.
    Found 2-bit register for signal <nreset_v>.
    Found 27-bit register for signal <pc>.
    Found 216-bit register for signal <stack_addrs_c>.
    Found 34 1-bit 2-to-1 multiplexers.
    Summary:
	inferred 245 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   3 Comparator(s).
	inferred 216 Multiplexer(s).
Unit <CPUC_IU> synthesized.


Synthesizing Unit <cpuc>.
    Related source file is C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC.vhd.
WARNING:Xst:1780 - Signal <dwait_valid> is never used or assigned.
Unit <cpuc> synthesized.


Synthesizing Unit <cpu32bit>.
    Related source file is C:/CpuGen/Applications/Cpu32bit/Xilinx/cpu32bit.vhf.
WARNING:Xst:646 - Signal <IADDR_OUT<26:10>> is assigned but never used.
WARNING:Xst:646 - Signal <NADWE_OUT> is assigned but never used.
WARNING:Xst:646 - Signal <ADADDR_OUT> is assigned but never used.
Unit <cpu32bit> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
  16x5-bit ROM                     : 1
# Registers                        : 38
  27-bit register                  : 17
  3-bit register                   : 2
  32-bit register                  : 1
  5-bit register                   : 1
  1-bit register                   : 9
  2-bit register                   : 4
  33-bit register                  : 4
# Latches                          : 2
  64-bit latch                     : 1
  27-bit latch                     : 1
# Multiplexers                     : 13
  2-to-1 multiplexer               : 13
# Adders/Subtractors               : 8
  27-bit adder                     : 2
  2-bit adder                      : 4
  32-bit adder carry out           : 1
  33-bit subtractor                : 1
# Multipliers                      : 1
  32x32-bit multiplier             : 1
# Comparators                      : 10
  2-bit comparator less            : 5
  2-bit comparator greater         : 4
  2-bit comparator lessequal       : 1
# Xors                             : 33
  1-bit xor2                       : 33

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
INFO:Xst:1784 - HDL ADVISOR - Multiplier(s) is(are) identified in your design. You can improve the performance of your multiplier by using the pipeline feature available with mult_style attribute.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <E_c> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Launcher: "ram.ngo" is up to date.
Launcher: "rom.ngo" is up to date.
Loading core <ram> for timing and area information for instance <XLXI_2>.
Loading core <rom> for timing and area information for instance <XLXI_3>.
WARNING:Xst:1710 - FF/Latch  <acc_c_1_32> (without init value) is constant in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_0> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_1> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_2> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_3> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_4> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_5> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_6> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_7> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_8> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_9> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_10> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_11> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_12> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_13> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_14> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_15> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_16> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_17> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_18> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_19> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_20> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_21> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_22> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_23> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_24> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_25> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_26> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_27> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_28> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_29> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_30> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_31> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <0> is unconnected in block <S_c>.
WARNING:Xst:1291 - FF/Latch <S_c_0> is unconnected in block <CPUC_CU>.

Optimizing unit <cpu32bit> ...

Optimizing unit <CPUC_WD> ...

Optimizing unit <CPUC_IU> ...

Optimizing unit <CPUC_CU> ...

Optimizing unit <CPUC_DU> ...

Optimizing unit <CPUC_OA> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1293 - FF/Latch  <XLXI_1_I2_E_c_FFd2> is constant in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_6> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_5> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_4> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_3> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_2> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_0> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_7> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_29> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_30> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_31> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_1> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_28> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_27> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_9> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_8> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_13> is unconnected in block <cpu32bit>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu32bit, actual ratio is 86.
Register XLXI_1_I2_E_c_FFd1 equivalent to XLXI_1_I2_int_start_c has been removed
FlipFlop XLXI_1_I2_TD_c_2 has been replicated 1 time(s)
FlipFlop XLXI_1_I2_TD_c_1 has been replicated 1 time(s)
FlipFlop XLXI_1_I2_TD_c_3 has been replicated 1 time(s)
FlipFlop XLXI_1_I3_acc_c_0_31 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_27 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_29 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_28 has been replicated 2 time(s)
FlipFlop XLXI_1_I2_TD_c_4 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_32 has been replicated 2 time(s)
FlipFlop XLXI_1_I2_int_start_c has been replicated 1 time(s)
FlipFlop XLXI_1_I3_acc_c_0_6 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_0 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_11 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_13 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_14 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_16 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_15 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_17 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_18 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_19 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_20 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_21 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_22 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_23 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_26 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_24 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_25 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_30 has been replicated 2 time(s)
FlipFlop XLXI_1_I2_TD_c_0 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_9 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_1 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_7 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_8 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_12 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_2 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_5 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_4 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_3 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_10 has been replicated 3 time(s)
FlipFlop XLXI_1_I4_nreset_v_1 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : cpu32bit.ngr
Top Level Output File Name         : cpu32bit
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 64

Macro Statistics :
# ROMs                             : 1
#      16x5-bit ROM                : 1
# Registers                        : 40
#      1-bit register              : 12
#      2-bit register              : 4
#      27-bit register             : 17
#      3-bit register              : 1
#      32-bit register             : 1
#      33-bit register             : 4
#      5-bit register              : 1
# Multiplexers                     : 6
#      2-to-1 multiplexer          : 6
# Adders/Subtractors               : 4
#      27-bit adder                : 2
#      32-bit adder carry out      : 1
#      33-bit subtractor           : 1
# Multipliers                      : 1
#      32x32-bit multiplier        : 1
# Comparators                      : 10
#      2-bit comparator greater    : 4
#      2-bit comparator less       : 5
#      2-bit comparator lessequal  : 1

Cell Usage :
# BELS                             : 3491
#      GND                         : 3
#      INV                         : 1
#      LUT1                        : 39
#      LUT2                        : 212
#      LUT2_D                      : 4
#      LUT2_L                      : 33
#      LUT3                        : 339
#      LUT3_D                      : 28
#      LUT3_L                      : 25
#      LUT4                        : 1586
#      LUT4_D                      : 188
#      LUT4_L                      : 546
#      MUXCY                       : 191
#      MUXF5                       : 102
#      VCC                         : 3
#      XORCY                       : 191
# FlipFlops/Latches                : 602
#      FDC                         : 272
#      FDCE                        : 93
#      FDE                         : 161
#      FDP                         : 2
#      LDE                         : 74
# RAMS                             : 4
#      RAMB16_S18                  : 4
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 62
#      IBUF                        : 1
#      OBUF                        : 61
# MULTs                            : 4
#      MULT18X18                   : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-4 

 Number of Slices:                    1599  out of   1920    83%  
 Number of Slice Flip Flops:           602  out of   3840    15%  
 Number of 4 input LUTs:              3000  out of   3840    78%  
 Number of bonded IOBs:                 62  out of    141    43%  
 Number of BRAMs:                        4  out of     12    33%  
 Number of MULT18X18s:                   4  out of     12    33%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_IN                             | BUFGP                  | 532   |
NRESET_IN                          | BUFGP                  | 10    |
XLXI_1_I3__n00421_1(XLXI_1_I3__n00421_1:O)| NONE(*)(XLXI_1_I3_mul_14)| 64    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 27.569ns (Maximum Frequency: 36.273MHz)
   Minimum input arrival time before clock: 30.469ns
   Maximum output required time after clock: 21.811ns
   Maximum combinational path delay: 20.250ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'CLK_IN'
Delay:               27.569ns (Levels of Logic = 22)
  Source:            XLXI_1_I3_acc_c_0_12 (FF)
  Destination:       XLXI_1_I3_acc_c_0_24 (FF)
  Source Clock:      CLK_IN rising
  Destination Clock: CLK_IN rising

  Data Path: XLXI_1_I3_acc_c_0_12 to XLXI_1_I3_acc_c_0_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             18   0.619   1.066  XLXI_1_I3_acc_c_0_12 (XLXI_1_I3_acc_c_0_12)
     LUT4:I0->O            1   0.720   0.240  XLXI_1_I3__n024262 (CHOICE6402)
     LUT2:I1->O            1   0.720   0.240  XLXI_1_I3__n024263 (CHOICE6403)
     LUT4:I2->O            1   0.720   0.240  XLXI_1_I3__n0242182 (XLXI_1_I3__n0242)
     LUT4_L:I3->LO         1   0.720   0.100  XLXI_1_I3_skip_l46 (CHOICE6002)
     LUT4:I3->O            3   0.720   0.577  XLXI_1_I3_skip_l112 (CHOICE6018)
     LUT4:I0->O            4   0.720   0.629  XLXI_1_I2_Ker395051 (XLXI_1_I2_N39507)
     LUT4:I0->O           14   0.720   0.925  XLXI_1_I2__n00891 (XLXI_1_I2_C_store_x)
     LUT4_D:I0->O         11   0.720   0.836  XLXI_1_I2_ndre_x (XLXI_1_ndre_int)
     LUT4:I3->O            1   0.720   0.240  XLXI_1_I3_Mmux_data_x_Result<15>43 (CHOICE5880)
     LUT4:I3->O            5   0.720   0.658  XLXI_1_I3_Mmux_data_x_Result<15>67 (CHOICE5882)
     LUT4:I0->O            1   0.720   0.240  XLXI_1_I3_Ker4316225_SW1 (N89004)
     LUT4_D:I3->LO         1   0.720   0.100  XLXI_1_I3_Ker4316225 (N91592)
     LUT2:I1->O            5   0.720   0.658  XLXI_1_I3_Ker4316226 (CHOICE6337)
     LUT4_D:I0->O         10   0.720   0.806  XLXI_1_I3_Ker430741 (XLXI_1_I3_N43076)
     LUT4_D:I1->O         11   0.720   0.836  XLXI_1_I3__n02101 (XLXI_1_I3__n0210)
     LUT4:I1->O           15   0.720   0.960  XLXI_1_I3_Ker412231 (XLXI_1_I3_N41225)
     LUT4:I0->O            1   0.720   0.240  XLXI_1_I3__n0345<24>410_SW0 (N88006)
     LUT4_L:I3->LO         1   0.720   0.100  XLXI_1_I3__n0345<24>411 (CHOICE4553)
     LUT4:I3->O            1   0.720   0.240  XLXI_1_I3__n0345<24>431 (CHOICE4555)
     LUT4_L:I0->LO         1   0.720   0.100  XLXI_1_I3__n0345<24>442 (CHOICE4556)
     LUT4:I2->O            3   0.720   0.577  XLXI_1_I3__n0345<24>508 (CHOICE4569)
     LUT4_L:I2->LO         1   0.720   0.000  XLXI_1_I3__n0345<24>588_1 (N90309)
     FDC:D                     0.502          XLXI_1_I3_acc_c_0_24_1
    ----------------------------------------
    Total                     27.569ns (16.961ns logic, 10.608ns route)
                                       (61.5% logic, 38.5% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'NRESET_IN'
Delay:               2.414ns (Levels of Logic = 1)
  Source:            XLXI_1_I1_eaddr_x_0 (LATCH)
  Destination:       XLXI_1_I1_eaddr_x_0 (LATCH)
  Source Clock:      NRESET_IN falling
  Destination Clock: NRESET_IN falling

  Data Path: XLXI_1_I1_eaddr_x_0 to XLXI_1_I1_eaddr_x_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.727   0.465  XLXI_1_I1_eaddr_x_0 (XLXI_1_I1_eaddr_x_0)
     LUT3:I2->O            1   0.720   0.000  XLXI_1_I1_Mmux__n0023_Result<0>1 (XLXI_1_I1__n0023<0>)
     LDE:D                     0.502          XLXI_1_I1_eaddr_x_0
    ----------------------------------------
    Total                      2.414ns (1.949ns logic, 0.465ns route)
                                       (80.7% logic, 19.3% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'XLXI_1_I3__n00421_1:O'
Delay:               2.414ns (Levels of Logic = 1)
  Source:            XLXI_1_I3_mul_61 (LATCH)
  Destination:       XLXI_1_I3_mul_61 (LATCH)
  Source Clock:      XLXI_1_I3__n00421_1:O falling
  Destination Clock: XLXI_1_I3__n00421_1:O falling

  Data Path: XLXI_1_I3_mul_61 to XLXI_1_I3_mul_61
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.727   0.465  XLXI_1_I3_mul_61 (XLXI_1_I3_mul_61)
     LUT3:I2->O            1   0.720   0.000  XLXI_1_I3_Mmux__n0043_Result<61>1 (XLXI_1_I3__n0043<61>)
     LDE:D                     0.502          XLXI_1_I3_mul_61
    ----------------------------------------
    Total                      2.414ns (1.949ns logic, 0.465ns route)
                                       (80.7% logic, 19.3% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_IN'
Offset:              26.474ns (Levels of Logic = 21)
  Source:            NRESET_IN (PAD)
  Destination:       XLXI_1_I3_acc_c_0_24 (FF)
  Destination Clock: CLK_IN rising

  Data Path: NRESET_IN to XLXI_1_I3_acc_c_0_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O           70   1.291   1.359  NRESET_IN_BUFGP (NRESET_IN_BUFGP)
     LUT4_D:I0->LO         1   0.720   0.100  XLXI_1_I3__n00421 (N91043)
     LUT3:I1->O            3   0.720   0.577  XLXI_1_I3_skip_l146 (CHOICE6023)
     LUT4_L:I1->LO         1   0.720   0.100  XLXI_1_I3_skip1_SW1 (N88260)
     LUT4:I1->O            4   0.720   0.629  XLXI_1_I2_Ker395051 (XLXI_1_I2_N39507)
     LUT4:I0->O           14   0.720   0.925  XLXI_1_I2__n00891 (XLXI_1_I2_C_store_x)
     LUT4_D:I0->O         11   0.720   0.836  XLXI_1_I2_ndre_x (XLXI_1_ndre_int)
     LUT4:I3->O            1   0.720   0.240  XLXI_1_I3_Mmux_data_x_Result<15>43 (CHOICE5880)
     LUT4:I3->O            5   0.720   0.658  XLXI_1_I3_Mmux_data_x_Result<15>67 (CHOICE5882)
     LUT4:I0->O            1   0.720   0.240  XLXI_1_I3_Ker4316225_SW1 (N89004)
     LUT4_D:I3->LO         1   0.720   0.100  XLXI_1_I3_Ker4316225 (N91592)
     LUT2:I1->O            5   0.720   0.658  XLXI_1_I3_Ker4316226 (CHOICE6337)
     LUT4_D:I0->O         10   0.720   0.806  XLXI_1_I3_Ker430741 (XLXI_1_I3_N43076)
     LUT4_D:I1->O         11   0.720   0.836  XLXI_1_I3__n02101 (XLXI_1_I3__n0210)
     LUT4:I1->O           15   0.720   0.960  XLXI_1_I3_Ker412231 (XLXI_1_I3_N41225)
     LUT4:I0->O            1   0.720   0.240  XLXI_1_I3__n0345<24>410_SW0 (N88006)
     LUT4_L:I3->LO         1   0.720   0.100  XLXI_1_I3__n0345<24>411 (CHOICE4553)
     LUT4:I3->O            1   0.720   0.240  XLXI_1_I3__n0345<24>431 (CHOICE4555)
     LUT4_L:I0->LO         1   0.720   0.100  XLXI_1_I3__n0345<24>442 (CHOICE4556)
     LUT4:I2->O            3   0.720   0.577  XLXI_1_I3__n0345<24>508 (CHOICE4569)
     LUT4_L:I2->LO         1   0.720   0.000  XLXI_1_I3__n0345<24>588_1 (N90309)
     FDC:D                     0.502          XLXI_1_I3_acc_c_0_24_1
    ----------------------------------------
    Total                     26.474ns (16.193ns logic, 10.281ns route)
                                       (61.2% logic, 38.8% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'NRESET_IN'
Offset:              14.918ns (Levels of Logic = 11)
  Source:            NRESET_IN (PAD)
  Destination:       XLXI_1_I1_eaddr_x_0 (LATCH)
  Destination Clock: NRESET_IN falling

  Data Path: NRESET_IN to XLXI_1_I1_eaddr_x_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O           70   1.291   1.359  NRESET_IN_BUFGP (NRESET_IN_BUFGP)
     LUT4_D:I0->LO         1   0.720   0.100  XLXI_1_I3__n00421 (N91043)
     LUT3:I1->O            3   0.720   0.577  XLXI_1_I3_skip_l146 (CHOICE6023)
     LUT4_L:I1->LO         1   0.720   0.100  XLXI_1_I3_skip1_SW1 (N88260)
     LUT4:I1->O            4   0.720   0.629  XLXI_1_I2_Ker395051 (XLXI_1_I2_N39507)
     LUT4:I1->O            2   0.720   0.465  XLXI_1_I2__n00831 (XLXI_1_I2_C_jmp)
     LUT4:I1->O            1   0.720   0.240  XLXI_1_I2_pc_mux_x<0>12 (CHOICE1570)
     LUT3:I2->O            1   0.720   0.240  XLXI_1_I2_pc_mux_x<0>75_SW0 (N89310)
     LUT4:I1->O          167   0.720   1.409  XLXI_1_I2_pc_mux_x<0>75 (XLXI_1_pc_mux<0>)
     LUT3:I1->O           10   0.720   0.806  XLXI_1_I1__n00341 (XLXI_1_I1__n0034)
     LUT3:I0->O            1   0.720   0.000  XLXI_1_I1_Mmux__n0023_Result<1>1 (XLXI_1_I1__n0023<1>)
     LDE:D                     0.502          XLXI_1_I1_eaddr_x_1
    ----------------------------------------
    Total                     14.918ns (8.993ns logic, 5.925ns route)
                                       (60.3% logic, 39.7% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1_I3__n00421_1:O'
Offset:              30.469ns (Levels of Logic = 46)
  Source:            NRESET_IN (PAD)
  Destination:       XLXI_1_I3_mul_63 (LATCH)
  Destination Clock: XLXI_1_I3__n00421_1:O falling

  Data Path: NRESET_IN to XLXI_1_I3_mul_63
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O           70   1.291   1.359  NRESET_IN_BUFGP (NRESET_IN_BUFGP)
     LUT4_D:I0->LO         1   0.720   0.100  XLXI_1_I3__n00421 (N91043)
     LUT3:I1->O            3   0.720   0.577  XLXI_1_I3_skip_l146 (CHOICE6023)
     LUT4_L:I1->LO         1   0.720   0.100  XLXI_1_I3_skip1_SW1 (N88260)
     LUT4:I1->O            4   0.720   0.629  XLXI_1_I2_Ker395051 (XLXI_1_I2_N39507)
     LUT4:I0->O           14   0.720   0.925  XLXI_1_I2__n00891 (XLXI_1_I2_C_store_x)
     LUT4_D:I0->O         11   0.720   0.836  XLXI_1_I2_ndre_x (XLXI_1_ndre_int)
     LUT4:I3->O            1   0.720   0.240  XLXI_1_I3_Mmux_data_x_Result<15>43 (CHOICE5880)
     LUT4:I3->O            5   0.720   0.658  XLXI_1_I3_Mmux_data_x_Result<15>67 (CHOICE5882)
     LUT3_D:I2->O          3   0.720   0.577  XLXI_1_I3_Mmux_data_x_Result<15>96 (XLXI_1_I3_data_x<15>)
     MULT18X18:B15->P33    1   7.645   0.240  XLXI_1_I3_Mmult__n0051_inst_mult_0 (XLXI_1_I3_Mmult__n0051_N33185)
     LUT2:I1->O            1   0.720   0.000  XLXI_1_I3_Mmult__n0051_inst_lut2_431 (XLXI_1_I3_Mmult__n0051_inst_lut2_43)
     MUXCY:S->O            1   0.629   0.000  XLXI_1_I3_Mmult__n0051_inst_cy_43 (XLXI_1_I3_Mmult__n0051_inst_cy_43)
     MUXCY:CI->O           1   0.090   0.000  XLXI_1_I3_Mmult__n0051_inst_cy_44 (XLXI_1_I3_Mmult__n0051_inst_cy_44)
     MUXCY:CI->O           1   0.090   0.000  XLXI_1_I3_Mmult__n0051_inst_cy_45 (XLXI_1_I3_Mmult__n0051_inst_cy_45)
     MUXCY:CI->O           1   0.090   0.000  XLXI_1_I3_Mmult__n0051_inst_cy_46 (XLXI_1_I3_Mmult__n0051_inst_cy_46)
     MUXCY:CI->O           1   0.090   0.000  XLXI_1_I3_Mmult__n0051_inst_cy_47 (XLXI_1_I3_Mmult__n0051_inst_cy_47)
     MUXCY:CI->O           1   0.090   0.000  XLXI_1_I3_Mmult__n0051_inst_cy_48 (XLXI_1_I3_Mmult__n0051_inst_cy_48)
     MUXCY:CI->O           1   0.090   0.000  XLXI_1_I3_Mmult__n0051_inst_cy_49 (XLXI_1_I3_Mmult__n0051_inst_cy_49)
     MUXCY:CI->O           1   0.090   0.000  XLXI_1_I3_Mmult__n0051_inst_cy_50 (XLXI_1_I3_Mmult__n0051_inst_cy_50)
     MUXCY:CI->O           1   0.090   0.000  XLXI_1_I3_Mmult__n0051_inst_cy_51 (XLXI_1_I3_Mmult__n0051_inst_cy_51)
     MUXCY:CI->O           1   0.090   0.000  XLXI_1_I3_Mmult__n0051_inst_cy_52 (XLXI_1_I3_Mmult__n0051_inst_cy_52)
     MUXCY:CI->O           1   0.090   0.000  XLXI_1_I3_Mmult__n0051_inst_cy_53 (XLXI_1_I3_Mmult__n0051_inst_cy_53)
     MUXCY:CI->O           1   0.090   0.000  XLXI_1_I3_Mmult__n0051_inst_cy_54 (XLXI_1_I3_Mmult__n0051_inst_cy_54)
     MUXCY:CI->O           1   0.090   0.000  XLXI_1_I3_Mmult__n0051_inst_cy_55 (XLXI_1_I3_Mmult__n0051_inst_cy_55)
     MUXCY:CI->O           1   0.090   0.000  XLXI_1_I3_Mmult__n0051_inst_cy_56 (XLXI_1_I3_Mmult__n0051_inst_cy_56)
     MUXCY:CI->O           1   0.090   0.000  XLXI_1_I3_Mmult__n0051_inst_cy_57 (XLXI_1_I3_Mmult__n0051_inst_cy_57)
     MUXCY:CI->O           1   0.090   0.000  XLXI_1_I3_Mmult__n0051_inst_cy_58 (XLXI_1_I3_Mmult__n0051_inst_cy_58)
     MUXCY:CI->O           1   0.090   0.000  XLXI_1_I3_Mmult__n0051_inst_cy_59 (XLXI_1_I3_Mmult__n0051_inst_cy_59)
     MUXCY:CI->O           1   0.090   0.000  XLXI_1_I3_Mmult__n0051_inst_cy_60 (XLXI_1_I3_Mmult__n0051_inst_cy_60)
     MUXCY:CI->O           1   0.090   0.000  XLXI_1_I3_Mmult__n0051_inst_cy_61 (XLXI_1_I3_Mmult__n0051_inst_cy_61)
     MUXCY:CI->O           1   0.090   0.000  XLXI_1_I3_Mmult__n0051_inst_cy_62 (XLXI_1_I3_Mmult__n0051_inst_cy_62)
     MUXCY:CI->O           1   0.090   0.000  XLXI_1_I3_Mmult__n0051_inst_cy_63 (XLXI_1_I3_Mmult__n0051_inst_cy_63)
     MUXCY:CI->O           1   0.090   0.000  XLXI_1_I3_Mmult__n0051_inst_cy_64 (XLXI_1_I3_Mmult__n0051_inst_cy_64)
     MUXCY:CI->O           1   0.090   0.000  XLXI_1_I3_Mmult__n0051_inst_cy_65 (XLXI_1_I3_Mmult__n0051_inst_cy_65)
     MUXCY:CI->O           1   0.090   0.000  XLXI_1_I3_Mmult__n0051_inst_cy_66 (XLXI_1_I3_Mmult__n0051_inst_cy_66)
     MUXCY:CI->O           1   0.090   0.000  XLXI_1_I3_Mmult__n0051_inst_cy_67 (XLXI_1_I3_Mmult__n0051_inst_cy_67)
     MUXCY:CI->O           1   0.090   0.000  XLXI_1_I3_Mmult__n0051_inst_cy_68 (XLXI_1_I3_Mmult__n0051_inst_cy_68)
     MUXCY:CI->O           1   0.090   0.000  XLXI_1_I3_Mmult__n0051_inst_cy_69 (XLXI_1_I3_Mmult__n0051_inst_cy_69)
     MUXCY:CI->O           1   0.090   0.000  XLXI_1_I3_Mmult__n0051_inst_cy_70 (XLXI_1_I3_Mmult__n0051_inst_cy_70)
     MUXCY:CI->O           1   0.090   0.000  XLXI_1_I3_Mmult__n0051_inst_cy_71 (XLXI_1_I3_Mmult__n0051_inst_cy_71)
     XORCY:CI->O           1   0.939   0.240  XLXI_1_I3_Mmult__n0051_inst_sum_72 (XLXI_1_I3_Mmult__n0051_inst_lut2_119)
     LUT1:I0->O            1   0.720   0.000  XLXI_1_I3_Mmult__n0051_inst_lut2_119_rt (XLXI_1_I3_Mmult__n0051_inst_lut2_119_rt)
     MUXCY:S->O            0   0.629   0.000  XLXI_1_I3_Mmult__n0051_inst_cy_118 (XLXI_1_I3_Mmult__n0051_inst_cy_118)
     XORCY:CI->O           1   0.939   0.240  XLXI_1_I3_Mmult__n0051_inst_sum_120 (XLXI_1_I3__n0284<127>)
     LUT3:I1->O            1   0.720   0.000  XLXI_1_I3_Mmux__n0043_Result<63>1 (XLXI_1_I3__n0043<63>)
     LDE:D                     0.502          XLXI_1_I3_mul_63
    ----------------------------------------
    Total                     30.469ns (23.748ns logic, 6.721ns route)
                                       (77.9% logic, 22.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_IN'
Offset:              21.811ns (Levels of Logic = 13)
  Source:            XLXI_1_I3_acc_c_0_12 (FF)
  Destination:       DADDR_OUT<9> (PAD)
  Source Clock:      CLK_IN rising

  Data Path: XLXI_1_I3_acc_c_0_12 to DADDR_OUT<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             18   0.619   1.066  XLXI_1_I3_acc_c_0_12 (XLXI_1_I3_acc_c_0_12)
     LUT4:I0->O            1   0.720   0.240  XLXI_1_I3__n024262 (CHOICE6402)
     LUT2:I1->O            1   0.720   0.240  XLXI_1_I3__n024263 (CHOICE6403)
     LUT4:I2->O            1   0.720   0.240  XLXI_1_I3__n0242182 (XLXI_1_I3__n0242)
     LUT4_L:I3->LO         1   0.720   0.100  XLXI_1_I3_skip_l46 (CHOICE6002)
     LUT4:I3->O            3   0.720   0.577  XLXI_1_I3_skip_l112 (CHOICE6018)
     LUT4_D:I2->LO         1   0.720   0.100  XLXI_1_I3_skip1 (N91471)
     LUT4:I1->O           15   0.720   0.960  XLXI_1_I2__n008158 (XLXI_1_I2_C_raw)
     LUT3_D:I0->O          1   0.720   0.240  XLXI_1_I4__n0328148_SW0 (N87954)
     LUT4_D:I2->O         16   0.720   0.995  XLXI_1_I4__n0328148_1 (XLXI_1_I4__n0328148_1)
     LUT4:I1->O           51   0.720   1.340  XLXI_1_I4_Ker445511 (XLXI_1_I4_N44553)
     LUT4:I2->O            2   0.720   0.465  XLXI_1_I4_daddr_x<9>1 (XLXI_1_adaddr_out<9>)
     LUT3:I2->O            3   0.720   0.577  XLXI_1_I5_Mmux_daddr_out_Result<9>1 (DADDR_OUT_9_OBUF)
     OBUF:I->O                 5.412          DADDR_OUT_9_OBUF (DADDR_OUT<9>)
    ----------------------------------------
    Total                     21.811ns (14.671ns logic, 7.140ns route)
                                       (67.3% logic, 32.7% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               20.250ns (Levels of Logic = 11)
  Source:            NRESET_IN (PAD)
  Destination:       DADDR_OUT<9> (PAD)

  Data Path: NRESET_IN to DADDR_OUT<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O           70   1.291   1.359  NRESET_IN_BUFGP (NRESET_IN_BUFGP)
     LUT4_D:I0->LO         1   0.720   0.100  XLXI_1_I3__n00421 (N91043)
     LUT3:I1->O            3   0.720   0.577  XLXI_1_I3_skip_l146 (CHOICE6023)
     LUT4_L:I1->LO         1   0.720   0.100  XLXI_1_I3_skip1_SW1 (N88260)
     LUT4:I1->O            4   0.720   0.629  XLXI_1_I2_Ker395051 (XLXI_1_I2_N39507)
     LUT4:I0->O           14   0.720   0.925  XLXI_1_I2__n00891 (XLXI_1_I2_C_store_x)
     LUT4_D:I0->O         16   0.720   0.995  XLXI_1_I4__n0328148_1 (XLXI_1_I4__n0328148_1)
     LUT4:I1->O           51   0.720   1.340  XLXI_1_I4_Ker445511 (XLXI_1_I4_N44553)
     LUT4:I2->O            2   0.720   0.465  XLXI_1_I4_daddr_x<9>1 (XLXI_1_adaddr_out<9>)
     LUT3:I2->O            3   0.720   0.577  XLXI_1_I5_Mmux_daddr_out_Result<9>1 (DADDR_OUT_9_OBUF)
     OBUF:I->O                 5.412          DADDR_OUT_9_OBUF (DADDR_OUT<9>)
    ----------------------------------------
    Total                     20.250ns (13.183ns logic, 7.067ns route)
                                       (65.1% logic, 34.9% route)

=========================================================================
CPU : 74.14 / 74.51 s | Elapsed : 74.00 / 74.00 s
 
--> 

Total memory usage is 135400 kilobytes


