# Complex SDC constraints for SPI Controller
# Multiple clock domains with strict timing requirements
# Primary clock domains
create_clock -name core_domain -period 10.0 [get_ports core_clock_int]
create_clock -name serial_tx_domain -period 40.0 [get_ports serial_tx_clk]  
create_clock -name serial_rx_domain -period 40.0 [get_ports serial_rx_clk]
# Generated clocks for internal dividers
create_generated_clock -name spi_internal_clk -source [get_ports core_clock_int] -divide_by 4 [get_pins clk_div_counter_reg[1]/Q]
# Clock groups (asynchronous domains)
set_clock_groups -asynchronous -group {core_domain} -group {serial_tx_domain serial_rx_domain}
# Input constraints - STRICT timing for control signals
set_input_delay -clock core_domain -max 1.5 [get_ports spi_enable_pin]
set_input_delay -clock core_domain -min 0.2 [get_ports spi_enable_pin]
set_input_delay -clock core_domain -max 1.2 [get_ports spi_mode_pin]
set_input_delay -clock core_domain -min 0.3 [get_ports spi_mode_pin]
# Very strict timing for configuration
set_input_delay -clock core_domain -max 0.8 [get_ports cpol_cpha[0]]
set_input_delay -clock core_domain -min 0.1 [get_ports cpol_cpha[0]]
set_input_delay -clock core_domain -max 0.8 [get_ports cpol_cpha[1]]
set_input_delay -clock core_domain -min 0.1 [get_ports cpol_cpha[1]]
# Clock divider settings
set_input_delay -clock core_domain -max 2.0 [get_ports div_ratio[0]]
set_input_delay -clock core_domain -min 0.5 [get_ports div_ratio[0]]
set_input_delay -clock core_domain -max 2.0 [get_ports div_ratio[1]]
set_input_delay -clock core_domain -min 0.5 [get_ports div_ratio[1]]
set_input_delay -clock core_domain -max 2.0 [get_ports div_ratio[2]]
set_input_delay -clock core_domain -min 0.5 [get_ports div_ratio[2]]
set_input_delay -clock core_domain -max 2.0 [get_ports div_ratio[3]]
set_input_delay -clock core_domain -min 0.5 [get_ports div_ratio[3]]
set_input_delay -clock core_domain -max 2.0 [get_ports div_ratio[4]]
set_input_delay -clock core_domain -min 0.5 [get_ports div_ratio[4]]
set_input_delay -clock core_domain -max 2.0 [get_ports div_ratio[5]]
set_input_delay -clock core_domain -min 0.5 [get_ports div_ratio[5]]
set_input_delay -clock core_domain -max 2.0 [get_ports div_ratio[6]]
set_input_delay -clock core_domain -min 0.5 [get_ports div_ratio[6]]
set_input_delay -clock core_domain -max 2.0 [get_ports div_ratio[7]]
set_input_delay -clock core_domain -min 0.5 [get_ports div_ratio[7]]
# Data interface - VERY strict for 32-bit data
set_input_delay -clock core_domain -max 1.0 [get_ports tx_data[0]]
set_input_delay -clock core_domain -min 0.1 [get_ports tx_data[0]]
set_input_delay -clock core_domain -max 1.0 [get_ports tx_data[1]]
set_input_delay -clock core_domain -min 0.1 [get_ports tx_data[1]]
set_input_delay -clock core_domain -max 1.0 [get_ports tx_data[2]]
set_input_delay -clock core_domain -min 0.1 [get_ports tx_data[2]]
set_input_delay -clock core_domain -max 1.0 [get_ports tx_data[3]]
set_input_delay -clock core_domain -min 0.1 [get_ports tx_data[3]]
set_input_delay -clock core_domain -max 1.0 [get_ports tx_data[4]]
set_input_delay -clock core_domain -min 0.1 [get_ports tx_data[4]]
set_input_delay -clock core_domain -max 1.0 [get_ports tx_data[5]]
set_input_delay -clock core_domain -min 0.1 [get_ports tx_data[5]]
# Control signals
set_input_delay -clock core_domain -max 1.8 [get_ports tx_push]
set_input_delay -clock core_domain -min 0.4 [get_ports tx_push]
set_input_delay -clock core_domain -max 1.6 [get_ports rx_pop]
set_input_delay -clock core_domain -min 0.3 [get_ports rx_pop]
# SPI physical interface inputs
set_input_delay -clock serial_rx_domain -max 15.0 [get_ports spi_miso_ext]
set_input_delay -clock serial_rx_domain -min 5.0 [get_ports spi_miso_ext]
# Output constraints - STRICT timing requirements
set_output_delay -clock core_domain -max 2.0 [get_ports tx_full_flag]
set_output_delay -clock core_domain -min 0.5 [get_ports tx_full_flag]
# 32-bit output data constraints
set_output_delay -clock core_domain -max 2.5 [get_ports rx_data[0]]
set_output_delay -clock core_domain -min 0.8 [get_ports rx_data[0]]
set_output_delay -clock core_domain -max 2.5 [get_ports rx_data[1]]
set_output_delay -clock core_domain -min 0.8 [get_ports rx_data[1]]
set_output_delay -clock core_domain -max 2.5 [get_ports rx_data[2]]
set_output_delay -clock core_domain -min 0.8 [get_ports rx_data[2]]
set_output_delay -clock core_domain -max 2.5 [get_ports rx_data[3]]
set_output_delay -clock core_domain -min 0.8 [get_ports rx_data[3]]
set_output_delay -clock core_domain -max 1.8 [get_ports rx_data_avail]
set_output_delay -clock core_domain -min 0.6 [get_ports rx_data_avail]
# SPI physical outputs - VERY strict for signal integrity
set_output_delay -clock serial_tx_domain -max 8.0 [get_ports spi_cs_ext]
set_output_delay -clock serial_tx_domain -min 2.0 [get_ports spi_cs_ext]
set_output_delay -clock serial_tx_domain -max 12.0 [get_ports spi_mosi_ext]
set_output_delay -clock serial_tx_domain -min 3.0 [get_ports spi_mosi_ext]
set_output_delay -clock serial_tx_domain -max 10.0 [get_ports spi_sclk_ext]
set_output_delay -clock serial_tx_domain -min 2.5 [get_ports spi_sclk_ext]
# Status outputs
set_output_delay -clock core_domain -max 3.0 [get_ports spi_busy_flag]
set_output_delay -clock core_domain -min 1.0 [get_ports spi_busy_flag]
set_output_delay -clock core_domain -max 2.8 [get_ports error_flags[0]]
set_output_delay -clock core_domain -min 0.9 [get_ports error_flags[0]]
set_output_delay -clock core_domain -max 2.8 [get_ports error_flags[1]]
set_output_delay -clock core_domain -min 0.9 [get_ports error_flags[1]]
set_output_delay -clock core_domain -max 2.8 [get_ports error_flags[2]]
set_output_delay -clock core_domain -min 0.9 [get_ports error_flags[2]]
set_output_delay -clock core_domain -max 2.8 [get_ports error_flags[3]]
set_output_delay -clock core_domain -min 0.9 [get_ports error_flags[3]]
# False paths for asynchronous reset
set_false_path -from [get_ports system_reset_n] -to [all_registers]
# Multicycle paths for configuration setup (takes 2 cycles)
set_multicycle_path -setup 2 -from [get_ports div_ratio] -to [get_registers *clk_div_counter*]
set_multicycle_path -hold 1 -from [get_ports div_ratio] -to [get_registers *clk_div_counter*]
# Max delay constraints for critical paths
set_max_delay 5.0 -from [get_registers *enable_sync2*] -to [get_registers *state*]
set_max_delay 3.0 -from [get_registers *tx_valid_sync2*] -to [get_registers *spi_active*]
# Min delay for setup/hold
set_min_delay 0.5 -from [get_registers *state*] -to [get_ports tx_full_flag]
# Max transition constraints for signal integrity
set_max_transition 0.2 [get_ports spi_cs_ext]
set_max_transition 0.3 [get_ports spi_mosi_ext]
set_max_transition 0.25 [get_ports spi_sclk_ext]
set_max_transition 0.4 [get_ports spi_busy_flag]# Complex SDC constraints for Memory Controller
# DDR interface with multiple clock domains and strict timing
create_clock -name system_domain -period 8.0 [get_ports memory_sys_clk]
create_clock -name ddr_domain -period 4.0 [get_ports dram_if_clk]
create_clock -name refresh_domain -period 64000.0 [get_ports refresh_timing_clk]
# Generated clocks from PLL outputs
create_generated_clock -name ddr_internal_clk -source [get_ports dram_if_clk] -divide_by 1 [get_pins pll_lock_sync_reg[1]/Q]
# Clock groups - DDR domain synchronous to system, refresh independent
set_clock_groups -asynchronous -group {refresh_domain} -group {system_domain ddr_domain}
set_clock_groups -physically_exclusive -group {system_domain} -group {ddr_domain}
# Input constraints - VERY strict for command interface
set_input_delay -clock system_domain -max 1.0 [get_ports host_req]
set_input_delay -clock system_domain -min 0.1 [get_ports host_req]
set_input_delay -clock system_domain -max 1.2 [get_ports host_ack]
set_input_delay -clock system_domain -min 0.2 [get_ports host_ack]
# Command address - critical timing for 32-bit addressing
set_input_delay -clock system_domain -max 0.8 [get_ports cmd_addr[0]]
set_input_delay -clock system_domain -min 0.1 [get_ports cmd_addr[0]]
set_input_delay -clock system_domain -max 0.8 [get_ports cmd_addr[1]]
set_input_delay -clock system_domain -min 0.1 [get_ports cmd_addr[1]]
set_input_delay -clock system_domain -max 0.8 [get_ports cmd_addr[2]]
set_input_delay -clock system_domain -min 0.1 [get_ports cmd_addr[2]]
set_input_delay -clock system_domain -max 0.8 [get_ports cmd_addr[3]]
set_input_delay -clock system_domain -min 0.1 [get_ports cmd_addr[3]]
set_input_delay -clock system_domain -max 0.8 [get_ports cmd_addr[4]]
set_input_delay -clock system_domain -min 0.1 [get_ports cmd_addr[4]]
set_input_delay -clock system_domain -max 0.8 [get_ports cmd_addr[5]]
set_input_delay -clock system_domain -min 0.1 [get_ports cmd_addr[5]]
set_input_delay -clock system_domain -max 1.0 [get_ports cmd_write]
set_input_delay -clock system_domain -min 0.15 [get_ports cmd_write]
set_input_delay -clock system_domain -max 1.0 [get_ports cmd_burst_len[0]]
set_input_delay -clock system_domain -min 0.15 [get_ports cmd_burst_len[0]]
set_input_delay -clock system_domain -max 1.0 [get_ports cmd_burst_len[1]]
set_input_delay -clock system_domain -min 0.15 [get_ports cmd_burst_len[1]]
set_input_delay -clock system_domain -max 1.0 [get_ports cmd_burst_len[2]]
set_input_delay -clock system_domain -min 0.15 [get_ports cmd_burst_len[2]]
set_input_delay -clock system_domain -max 1.0 [get_ports cmd_burst_len[3]]
set_input_delay -clock system_domain -min 0.15 [get_ports cmd_burst_len[3]]
# Write data interface - EXTREMELY strict for data integrity
set_input_delay -clock system_domain -max 0.6 [get_ports wr_data[0]]
set_input_delay -clock system_domain -min 0.05 [get_ports wr_data[0]]
set_input_delay -clock system_domain -max 0.6 [get_ports wr_data[1]]
set_input_delay -clock system_domain -min 0.05 [get_ports wr_data[1]]
set_input_delay -clock system_domain -max 0.6 [get_ports wr_data[2]]
set_input_delay -clock system_domain -min 0.05 [get_ports wr_data[2]]
set_input_delay -clock system_domain -max 0.6 [get_ports wr_data[3]]
set_input_delay -clock system_domain -min 0.05 [get_ports wr_data[3]]
set_input_delay -clock system_domain -max 0.6 [get_ports wr_data[4]]
set_input_delay -clock system_domain -min 0.05 [get_ports wr_data[4]]
set_input_delay -clock system_domain -max 0.6 [get_ports wr_data[5]]
set_input_delay -clock system_domain -min 0.05 [get_ports wr_data[5]]
set_input_delay -clock system_domain -max 0.6 [get_ports wr_data[6]]
set_input_delay -clock system_domain -min 0.05 [get_ports wr_data[6]]
set_input_delay -clock system_domain -max 0.6 [get_ports wr_data[7]]
set_input_delay -clock system_domain -min 0.05 [get_ports wr_data[7]]
set_input_delay -clock system_domain -max 0.7 [get_ports host_wvalid]
set_input_delay -clock system_domain -min 0.1 [get_ports host_wvalid]
set_input_delay -clock system_domain -max 0.8 [get_ports host_rready]
set_input_delay -clock system_domain -min 0.12 [get_ports host_rready]
# DDR physical interface inputs - strict DDR4 timing
set_input_delay -clock ddr_domain -max 1.8 [get_ports ddr_dqs[0]]
set_input_delay -clock ddr_domain -min 0.2 [get_ports ddr_dqs[0]]
set_input_delay -clock ddr_domain -max 1.8 [get_ports ddr_dqs[1]]
set_input_delay -clock ddr_domain -min 0.2 [get_ports ddr_dqs[1]]
set_input_delay -clock ddr_domain -max 1.8 [get_ports ddr_dqs[2]]
set_input_delay -clock ddr_domain -min 0.2 [get_ports ddr_dqs[2]]
set_input_delay -clock ddr_domain -max 1.8 [get_ports ddr_dqs[3]]
set_input_delay -clock ddr_domain -min 0.2 [get_ports ddr_dqs[3]]
# DDR data input constraints
set_input_delay -clock ddr_domain -max 1.5 [get_ports ddr_dq[0]]
set_input_delay -clock ddr_domain -min 0.1 [get_ports ddr_dq[0]]
set_input_delay -clock ddr_domain -max 1.5 [get_ports ddr_dq[1]]
set_input_delay -clock ddr_domain -min 0.1 [get_ports ddr_dq[1]]
set_input_delay -clock ddr_domain -max 1.5 [get_ports ddr_dq[2]]
set_input_delay -clock ddr_domain -min 0.1 [get_ports ddr_dq[2]]
set_input_delay -clock ddr_domain -max 1.5 [get_ports ddr_dq[3]]
set_input_delay -clock ddr_domain -min 0.1 [get_ports ddr_dq[3]]
# Enable and control
set_input_delay -clock system_domain -max 1.5 [get_ports enable]
set_input_delay -clock system_domain -min 0.3 [get_ports enable]
set_input_delay -clock system_domain -max 1.2 [get_ports mem_init_complete]
set_input_delay -clock system_domain -min 0.25 [get_ports mem_init_complete]
# Output constraints - System domain outputs
set_output_delay -clock system_domain -max 2.0 [get_ports cmd_ready_out]
set_output_delay -clock system_domain -min 0.5 [get_ports cmd_ready_out]
# Read data outputs - strict timing for data integrity
set_output_delay -clock system_domain -max 2.5 [get_ports rd_data[0]]
set_output_delay -clock system_domain -min 0.8 [get_ports rd_data[0]]
set_output_delay -clock system_domain -max 2.5 [get_ports rd_data[1]]
set_output_delay -clock system_domain -min 0.8 [get_ports rd_data[1]]
set_output_delay -clock system_domain -max 2.5 [get_ports rd_data[2]]
set_output_delay -clock system_domain -min 0.8 [get_ports rd_data[2]]
set_output_delay -clock system_domain -max 2.5 [get_ports rd_data[3]]
set_output_delay -clock system_domain -min 0.8 [get_ports rd_data[3]]
set_output_delay -clock system_domain -max 2.2 [get_ports host_rvalid]
set_output_delay -clock system_domain -min 0.7 [get_ports host_rvalid]
set_output_delay -clock system_domain -max 2.0 [get_ports host_wready]
set_output_delay -clock system_domain -min 0.6 [get_ports host_wready]
# DDR physical outputs - CRITICAL DDR4 timing
set_output_delay -clock ddr_domain -max 0.8 [get_ports ddr_clk_p]
set_output_delay -clock ddr_domain -min 0.1 [get_ports ddr_clk_p]
set_output_delay -clock ddr_domain -max 0.8 [get_ports ddr_clk_n]
set_output_delay -clock ddr_domain -min 0.1 [get_ports ddr_clk_n]
# DDR command/address outputs
set_output_delay -clock ddr_domain -max 1.0 [get_ports dram_cas]
set_output_delay -clock ddr_domain -min 0.15 [get_ports dram_cas]
set_output_delay -clock ddr_domain -max 1.0 [get_ports dram_ras]
set_output_delay -clock ddr_domain -min 0.15 [get_ports dram_ras]
set_output_delay -clock ddr_domain -max 1.0 [get_ports dram_we]
set_output_delay -clock ddr_domain -min 0.15 [get_ports dram_we]
# DDR address outputs
set_output_delay -clock ddr_domain -max 1.2 [get_ports ddr_addr[0]]
set_output_delay -clock ddr_domain -min 0.2 [get_ports ddr_addr[0]]
set_output_delay -clock ddr_domain -max 1.2 [get_ports ddr_addr[1]]
set_output_delay -clock ddr_domain -min 0.2 [get_ports ddr_addr[1]]
set_output_delay -clock ddr_domain -max 1.2 [get_ports ddr_addr[2]]
set_output_delay -clock ddr_domain -min 0.2 [get_ports ddr_addr[2]]
set_output_delay -clock ddr_domain -max 1.2 [get_ports ddr_addr[3]]
set_output_delay -clock ddr_domain -min 0.2 [get_ports ddr_addr[3]]
set_output_delay -clock ddr_domain -max 1.1 [get_ports ddr_ba[0]]
set_output_delay -clock ddr_domain -min 0.18 [get_ports ddr_ba[0]]
set_output_delay -clock ddr_domain -max 1.1 [get_ports ddr_ba[1]]
set_output_delay -clock ddr_domain -min 0.18 [get_ports ddr_ba[1]]
set_output_delay -clock ddr_domain -max 1.1 [get_ports ddr_ba[2]]
set_output_delay -clock ddr_domain -min 0.18 [get_ports ddr_ba[2]]
set_output_delay -clock ddr_domain -max 1.0 [get_ports dram_cs]
set_output_delay -clock ddr_domain -min 0.15 [get_ports dram_cs]
set_output_delay -clock ddr_domain -max 1.0 [get_ports dram_cke]
set_output_delay -clock ddr_domain -min 0.15 [get_ports dram_cke]
set_output_delay -clock ddr_domain -max 1.0 [get_ports dram_odt]
set_output_delay -clock ddr_domain -min 0.15 [get_ports dram_odt]
# Status and error outputs
set_output_delay -clock system_domain -max 3.0 [get_ports init_complete]
set_output_delay -clock system_domain -min 1.0 [get_ports init_complete]
set_output_delay -clock system_domain -max 2.8 [get_ports error_status[0]]
set_output_delay -clock system_domain -min 0.9 [get_ports error_status[0]]
set_output_delay -clock system_domain -max 2.8 [get_ports error_status[1]]
set_output_delay -clock system_domain -min 0.9 [get_ports error_status[1]]
set_output_delay -clock system_domain -max 2.8 [get_ports error_status[2]]
set_output_delay -clock system_domain -min 0.9 [get_ports error_status[2]]
# False paths - asynchronous signals
set_false_path -from [get_ports arst_n] -to [all_registers]
set_false_path -from [get_ports mem_init_complete] -to [get_registers *init_state*]
# Multicycle paths - DDR initialization takes multiple cycles
set_multicycle_path -setup 4 -from [get_registers *init_state*] -to [get_registers *ddr_cmd*]
set_multicycle_path -hold 3 -from [get_registers *init_state*] -to [get_registers *ddr_cmd*]
# Refresh controller multicycle (slow refresh domain)
set_multicycle_path -setup 8000 -from [get_ports refresh_timing_clk] -to [get_registers *refresh_req*]
set_multicycle_path -hold 7999 -from [get_ports refresh_timing_clk] -to [get_registers *refresh_req*]
# Max delay constraints for critical DDR paths
set_max_delay 2.0 -from [get_registers *cmd_valid_sync2*] -to [get_registers *ddr_state*]
set_max_delay 1.5 -from [get_registers *ddr_state*] -to [get_ports dram_cas]
set_max_delay 1.5 -from [get_registers *ddr_state*] -to [get_ports dram_ras]
set_max_delay 1.5 -from [get_registers *ddr_state*] -to [get_ports dram_we]
# Min delay for DDR command/address setup
set_min_delay 0.3 -from [get_registers *ddr_addr_reg*] -to [get_ports ddr_addr]
set_min_delay 0.25 -from [get_registers *ddr_ba_reg*] -to [get_ports ddr_ba]
# Max transition for DDR signal integrity (very strict)
set_max_transition 0.1 [get_ports ddr_clk_p]
set_max_transition 0.1 [get_ports ddr_clk_n]
set_max_transition 0.15 [get_ports dram_cas]
set_max_transition 0.15 [get_ports dram_ras]
set_max_transition 0.15 [get_ports dram_we]
set_max_transition 0.2 [get_ports ddr_addr]
set_max_transition 0.18 [get_ports ddr_ba]
# DDR data strobe timing
set_max_transition 0.12 [get_ports ddr_dqs]
set_min_delay 0.05 -from [get_registers *ddr_dqs_reg*] -to [get_ports ddr_dqs]