# programmable_delay
FPGA design to allow for programmable delay on a single signal. Implemented and tested on CMOD_A7
