//! MicroFPGA TTL Output generic device.
use mm_device::error::{MmError, MmResult};
use mm_device::property::PropertyMap;
use mm_device::traits::{Device, Generic};
use mm_device::transport::Transport;
use mm_device::types::{DeviceType, PropertyValue};
use crate::{OFFSET_TTL, MAX_TTL};

pub struct FpgaTtl {
    props: PropertyMap,
    transport: Option<Box<dyn Transport>>,
    initialized: bool,
}

impl FpgaTtl {
    pub fn new() -> Self {
        let mut props = PropertyMap::new();
        for i in 0..MAX_TTL {
            props.define_property(&format!("TTL{}", i), PropertyValue::Integer(0), false).unwrap();
        }
        Self { props, transport: None, initialized: false }
    }

    pub fn with_transport(mut self, t: Box<dyn Transport>) -> Self {
        self.transport = Some(t); self
    }

    fn call_transport<R, F>(&mut self, f: F) -> MmResult<R>
    where F: FnOnce(&mut dyn Transport) -> MmResult<R> {
        match self.transport.as_mut() {
            Some(t) => f(t.as_mut()),
            None => Err(MmError::NotConnected),
        }
    }

    fn write_reg(&mut self, addr: u32, value: u32) -> MmResult<()> {
        let bytes = [
            0x80u8,
            (addr & 0xFF) as u8, ((addr >> 8) & 0xFF) as u8,
            ((addr >> 16) & 0xFF) as u8, ((addr >> 24) & 0xFF) as u8,
            (value & 0xFF) as u8, ((value >> 8) & 0xFF) as u8,
            ((value >> 16) & 0xFF) as u8, ((value >> 24) & 0xFF) as u8,
        ];
        self.call_transport(|t| t.send_bytes(&bytes))
    }
}

impl Default for FpgaTtl { fn default() -> Self { Self::new() } }

impl Device for FpgaTtl {
    fn name(&self) -> &str { "TTL" }
    fn description(&self) -> &str { "TTL Output" }
    fn initialize(&mut self) -> MmResult<()> { self.initialized = true; Ok(()) }
    fn shutdown(&mut self) -> MmResult<()> { self.initialized = false; Ok(()) }
    fn get_property(&self, name: &str) -> MmResult<PropertyValue> { self.props.get(name).cloned() }
    fn set_property(&mut self, name: &str, val: PropertyValue) -> MmResult<()> {
        let v = val.as_i64().ok_or(MmError::InvalidPropertyValue)? as u32;
        for i in 0..MAX_TTL {
            let key = format!("TTL{}", i);
            if name == key {
                if self.initialized { self.write_reg(OFFSET_TTL + i, v)?; }
                return self.props.set(name, PropertyValue::Integer(v as i64));
            }
        }
        self.props.set(name, val)
    }
    fn property_names(&self) -> Vec<String> { self.props.property_names().to_vec() }
    fn has_property(&self, name: &str) -> bool { self.props.has_property(name) }
    fn is_property_read_only(&self, name: &str) -> bool {
        self.props.entry(name).map(|e| e.read_only).unwrap_or(false)
    }
    fn device_type(&self) -> DeviceType { DeviceType::Generic }
    fn busy(&self) -> bool { false }
}
impl Generic for FpgaTtl {}

#[cfg(test)]
mod tests {
    use super::*;
    use mm_device::transport::MockTransport;

    #[test]
    fn set_ttl_channel_writes_register() {
        let t = MockTransport::new();
        let mut ttl = FpgaTtl::new().with_transport(Box::new(t));
        ttl.initialize().unwrap();
        ttl.set_property("TTL0", PropertyValue::Integer(1)).unwrap();
        assert_eq!(ttl.get_property("TTL0").unwrap(), PropertyValue::Integer(1));
    }

    #[test]
    fn has_four_channels() {
        let ttl = FpgaTtl::new();
        assert!(ttl.has_property("TTL0"));
        assert!(ttl.has_property("TTL3"));
        assert!(!ttl.has_property("TTL4"));
    }
}
