{
  "module_name": "emif.h",
  "hash_id": "aae1011ec016e02e4454b726e21de6d121de37fabfbc4bac4604ed572ed0d98b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/memory/emif.h",
  "human_readable_source": " \n \n#ifndef __EMIF_H\n#define __EMIF_H\n\n \n#define EMIF_MAX_NUM_FREQUENCIES\t\t\t6\n\n \n#define DDR_VOLTAGE_STABLE\t\t\t\t0\n#define DDR_VOLTAGE_RAMPING\t\t\t\t1\n\n \n#define EMIF_NORMAL_TIMINGS\t\t\t\t0\n#define EMIF_DERATED_TIMINGS\t\t\t\t1\n\n \n#define EMIF_READ_IDLE_LEN_VAL\t\t\t\t5\n\n \n#define READ_IDLE_INTERVAL_DVFS\t\t\t\t(1*1000000)\n\n \n#define READ_IDLE_INTERVAL_NORMAL\t\t\t(50*1000000)\n\n \n#define DLL_CALIB_INTERVAL_DVFS\t\t\t\t(1*1000000)\n\n#define DLL_CALIB_ACK_WAIT_VAL\t\t\t\t5\n\n \n#define EMIF_ZQCS_INTERVAL_US\t\t\t\t(50*1000)\n \n#define ZQ_SFEXITEN_ENABLE\t\t\t\t1\n \n#define\tZQ_DUALCALEN_DISABLE\t\t\t\t0\n#define\tZQ_DUALCALEN_ENABLE\t\t\t\t1\n\n#define T_ZQCS_DEFAULT_NS\t\t\t\t90\n#define T_ZQCL_DEFAULT_NS\t\t\t\t360\n#define T_ZQINIT_DEFAULT_NS\t\t\t\t1000\n\n \n#define DPD_DISABLE\t\t\t\t\t0\n#define DPD_ENABLE\t\t\t\t\t1\n\n \n#define EMIF_LP_MODE_TIMEOUT_PERFORMANCE\t\t2048\n#define EMIF_LP_MODE_TIMEOUT_POWER\t\t\t512\n#define EMIF_LP_MODE_FREQ_THRESHOLD\t\t\t400000000\n\n \n#define EMIF_DDR_PHY_CTRL_1_BASE_VAL_ATTILAPHY\t\t0x049FF000\n#define EMIF_DLL_SLAVE_DLY_CTRL_400_MHZ_ATTILAPHY\t0x41\n#define EMIF_DLL_SLAVE_DLY_CTRL_200_MHZ_ATTILAPHY\t0x80\n#define EMIF_DLL_SLAVE_DLY_CTRL_100_MHZ_AND_LESS_ATTILAPHY 0xFF\n\n \n#define EMIF_DDR_PHY_CTRL_1_BASE_VAL_INTELLIPHY\t\t0x0E084200\n#define EMIF_PHY_TOTAL_READ_LATENCY_INTELLIPHY_PS\t10000\n\n \n#define TEMP_ALERT_POLL_INTERVAL_DEFAULT_MS\t\t360\n\n#define EMIF_T_CSTA\t\t\t\t\t3\n#define EMIF_T_PDLL_UL\t\t\t\t\t128\n\n \n#define EMIF_EXT_PHY_CTRL_1_VAL\t\t\t\t0x04020080\n#define EMIF_EXT_PHY_CTRL_5_VAL\t\t\t\t0x04010040\n#define EMIF_EXT_PHY_CTRL_6_VAL\t\t\t\t0x01004010\n#define EMIF_EXT_PHY_CTRL_7_VAL\t\t\t\t0x00001004\n#define EMIF_EXT_PHY_CTRL_8_VAL\t\t\t\t0x04010040\n#define EMIF_EXT_PHY_CTRL_9_VAL\t\t\t\t0x01004010\n#define EMIF_EXT_PHY_CTRL_10_VAL\t\t\t0x00001004\n#define EMIF_EXT_PHY_CTRL_11_VAL\t\t\t0x00000000\n#define EMIF_EXT_PHY_CTRL_12_VAL\t\t\t0x00000000\n#define EMIF_EXT_PHY_CTRL_13_VAL\t\t\t0x00000000\n#define EMIF_EXT_PHY_CTRL_14_VAL\t\t\t0x80080080\n#define EMIF_EXT_PHY_CTRL_15_VAL\t\t\t0x00800800\n#define EMIF_EXT_PHY_CTRL_16_VAL\t\t\t0x08102040\n#define EMIF_EXT_PHY_CTRL_17_VAL\t\t\t0x00000001\n#define EMIF_EXT_PHY_CTRL_18_VAL\t\t\t0x540A8150\n#define EMIF_EXT_PHY_CTRL_19_VAL\t\t\t0xA81502A0\n#define EMIF_EXT_PHY_CTRL_20_VAL\t\t\t0x002A0540\n#define EMIF_EXT_PHY_CTRL_21_VAL\t\t\t0x00000000\n#define EMIF_EXT_PHY_CTRL_22_VAL\t\t\t0x00000000\n#define EMIF_EXT_PHY_CTRL_23_VAL\t\t\t0x00000000\n#define EMIF_EXT_PHY_CTRL_24_VAL\t\t\t0x00000077\n\n#define EMIF_INTELLI_PHY_DQS_GATE_OPENING_DELAY_PS\t1200\n\n \n#define EMIF_MODULE_ID_AND_REVISION\t\t\t0x0000\n#define EMIF_STATUS\t\t\t\t\t0x0004\n#define EMIF_SDRAM_CONFIG\t\t\t\t0x0008\n#define EMIF_SDRAM_CONFIG_2\t\t\t\t0x000c\n#define EMIF_SDRAM_REFRESH_CONTROL\t\t\t0x0010\n#define EMIF_SDRAM_REFRESH_CTRL_SHDW\t\t\t0x0014\n#define EMIF_SDRAM_TIMING_1\t\t\t\t0x0018\n#define EMIF_SDRAM_TIMING_1_SHDW\t\t\t0x001c\n#define EMIF_SDRAM_TIMING_2\t\t\t\t0x0020\n#define EMIF_SDRAM_TIMING_2_SHDW\t\t\t0x0024\n#define EMIF_SDRAM_TIMING_3\t\t\t\t0x0028\n#define EMIF_SDRAM_TIMING_3_SHDW\t\t\t0x002c\n#define EMIF_LPDDR2_NVM_TIMING\t\t\t\t0x0030\n#define EMIF_LPDDR2_NVM_TIMING_SHDW\t\t\t0x0034\n#define EMIF_POWER_MANAGEMENT_CONTROL\t\t\t0x0038\n#define EMIF_POWER_MANAGEMENT_CTRL_SHDW\t\t\t0x003c\n#define EMIF_LPDDR2_MODE_REG_DATA\t\t\t0x0040\n#define EMIF_LPDDR2_MODE_REG_CONFIG\t\t\t0x0050\n#define EMIF_OCP_CONFIG\t\t\t\t\t0x0054\n#define EMIF_OCP_CONFIG_VALUE_1\t\t\t\t0x0058\n#define EMIF_OCP_CONFIG_VALUE_2\t\t\t\t0x005c\n#define EMIF_IODFT_TEST_LOGIC_GLOBAL_CONTROL\t\t0x0060\n#define EMIF_IODFT_TEST_LOGIC_CTRL_MISR_RESULT\t\t0x0064\n#define EMIF_IODFT_TEST_LOGIC_ADDRESS_MISR_RESULT\t0x0068\n#define EMIF_IODFT_TEST_LOGIC_DATA_MISR_RESULT_1\t0x006c\n#define EMIF_IODFT_TEST_LOGIC_DATA_MISR_RESULT_2\t0x0070\n#define EMIF_IODFT_TEST_LOGIC_DATA_MISR_RESULT_3\t0x0074\n#define EMIF_PERFORMANCE_COUNTER_1\t\t\t0x0080\n#define EMIF_PERFORMANCE_COUNTER_2\t\t\t0x0084\n#define EMIF_PERFORMANCE_COUNTER_CONFIG\t\t\t0x0088\n#define EMIF_PERFORMANCE_COUNTER_MASTER_REGION_SELECT\t0x008c\n#define EMIF_PERFORMANCE_COUNTER_TIME\t\t\t0x0090\n#define EMIF_MISC_REG\t\t\t\t\t0x0094\n#define EMIF_DLL_CALIB_CTRL\t\t\t\t0x0098\n#define EMIF_DLL_CALIB_CTRL_SHDW\t\t\t0x009c\n#define EMIF_END_OF_INTERRUPT\t\t\t\t0x00a0\n#define EMIF_SYSTEM_OCP_INTERRUPT_RAW_STATUS\t\t0x00a4\n#define EMIF_LL_OCP_INTERRUPT_RAW_STATUS\t\t0x00a8\n#define EMIF_SYSTEM_OCP_INTERRUPT_STATUS\t\t0x00ac\n#define EMIF_LL_OCP_INTERRUPT_STATUS\t\t\t0x00b0\n#define EMIF_SYSTEM_OCP_INTERRUPT_ENABLE_SET\t\t0x00b4\n#define EMIF_LL_OCP_INTERRUPT_ENABLE_SET\t\t0x00b8\n#define EMIF_SYSTEM_OCP_INTERRUPT_ENABLE_CLEAR\t\t0x00bc\n#define EMIF_LL_OCP_INTERRUPT_ENABLE_CLEAR\t\t0x00c0\n#define EMIF_SDRAM_OUTPUT_IMPEDANCE_CALIBRATION_CONFIG\t0x00c8\n#define EMIF_TEMPERATURE_ALERT_CONFIG\t\t\t0x00cc\n#define EMIF_OCP_ERROR_LOG\t\t\t\t0x00d0\n#define EMIF_READ_WRITE_LEVELING_RAMP_WINDOW\t\t0x00d4\n#define EMIF_READ_WRITE_LEVELING_RAMP_CONTROL\t\t0x00d8\n#define EMIF_READ_WRITE_LEVELING_CONTROL\t\t0x00dc\n#define EMIF_DDR_PHY_CTRL_1\t\t\t\t0x00e4\n#define EMIF_DDR_PHY_CTRL_1_SHDW\t\t\t0x00e8\n#define EMIF_DDR_PHY_CTRL_2\t\t\t\t0x00ec\n#define EMIF_PRIORITY_TO_CLASS_OF_SERVICE_MAPPING\t0x0100\n#define EMIF_CONNECTION_ID_TO_CLASS_OF_SERVICE_1_MAPPING 0x0104\n#define EMIF_CONNECTION_ID_TO_CLASS_OF_SERVICE_2_MAPPING 0x0108\n#define EMIF_READ_WRITE_EXECUTION_THRESHOLD\t\t0x0120\n#define EMIF_COS_CONFIG\t\t\t\t\t0x0124\n#define EMIF_PHY_STATUS_1\t\t\t\t0x0140\n#define EMIF_PHY_STATUS_2\t\t\t\t0x0144\n#define EMIF_PHY_STATUS_3\t\t\t\t0x0148\n#define EMIF_PHY_STATUS_4\t\t\t\t0x014c\n#define EMIF_PHY_STATUS_5\t\t\t\t0x0150\n#define EMIF_PHY_STATUS_6\t\t\t\t0x0154\n#define EMIF_PHY_STATUS_7\t\t\t\t0x0158\n#define EMIF_PHY_STATUS_8\t\t\t\t0x015c\n#define EMIF_PHY_STATUS_9\t\t\t\t0x0160\n#define EMIF_PHY_STATUS_10\t\t\t\t0x0164\n#define EMIF_PHY_STATUS_11\t\t\t\t0x0168\n#define EMIF_PHY_STATUS_12\t\t\t\t0x016c\n#define EMIF_PHY_STATUS_13\t\t\t\t0x0170\n#define EMIF_PHY_STATUS_14\t\t\t\t0x0174\n#define EMIF_PHY_STATUS_15\t\t\t\t0x0178\n#define EMIF_PHY_STATUS_16\t\t\t\t0x017c\n#define EMIF_PHY_STATUS_17\t\t\t\t0x0180\n#define EMIF_PHY_STATUS_18\t\t\t\t0x0184\n#define EMIF_PHY_STATUS_19\t\t\t\t0x0188\n#define EMIF_PHY_STATUS_20\t\t\t\t0x018c\n#define EMIF_PHY_STATUS_21\t\t\t\t0x0190\n#define EMIF_EXT_PHY_CTRL_1\t\t\t\t0x0200\n#define EMIF_EXT_PHY_CTRL_1_SHDW\t\t\t0x0204\n#define EMIF_EXT_PHY_CTRL_2\t\t\t\t0x0208\n#define EMIF_EXT_PHY_CTRL_2_SHDW\t\t\t0x020c\n#define EMIF_EXT_PHY_CTRL_3\t\t\t\t0x0210\n#define EMIF_EXT_PHY_CTRL_3_SHDW\t\t\t0x0214\n#define EMIF_EXT_PHY_CTRL_4\t\t\t\t0x0218\n#define EMIF_EXT_PHY_CTRL_4_SHDW\t\t\t0x021c\n#define EMIF_EXT_PHY_CTRL_5\t\t\t\t0x0220\n#define EMIF_EXT_PHY_CTRL_5_SHDW\t\t\t0x0224\n#define EMIF_EXT_PHY_CTRL_6\t\t\t\t0x0228\n#define EMIF_EXT_PHY_CTRL_6_SHDW\t\t\t0x022c\n#define EMIF_EXT_PHY_CTRL_7\t\t\t\t0x0230\n#define EMIF_EXT_PHY_CTRL_7_SHDW\t\t\t0x0234\n#define EMIF_EXT_PHY_CTRL_8\t\t\t\t0x0238\n#define EMIF_EXT_PHY_CTRL_8_SHDW\t\t\t0x023c\n#define EMIF_EXT_PHY_CTRL_9\t\t\t\t0x0240\n#define EMIF_EXT_PHY_CTRL_9_SHDW\t\t\t0x0244\n#define EMIF_EXT_PHY_CTRL_10\t\t\t\t0x0248\n#define EMIF_EXT_PHY_CTRL_10_SHDW\t\t\t0x024c\n#define EMIF_EXT_PHY_CTRL_11\t\t\t\t0x0250\n#define EMIF_EXT_PHY_CTRL_11_SHDW\t\t\t0x0254\n#define EMIF_EXT_PHY_CTRL_12\t\t\t\t0x0258\n#define EMIF_EXT_PHY_CTRL_12_SHDW\t\t\t0x025c\n#define EMIF_EXT_PHY_CTRL_13\t\t\t\t0x0260\n#define EMIF_EXT_PHY_CTRL_13_SHDW\t\t\t0x0264\n#define EMIF_EXT_PHY_CTRL_14\t\t\t\t0x0268\n#define EMIF_EXT_PHY_CTRL_14_SHDW\t\t\t0x026c\n#define EMIF_EXT_PHY_CTRL_15\t\t\t\t0x0270\n#define EMIF_EXT_PHY_CTRL_15_SHDW\t\t\t0x0274\n#define EMIF_EXT_PHY_CTRL_16\t\t\t\t0x0278\n#define EMIF_EXT_PHY_CTRL_16_SHDW\t\t\t0x027c\n#define EMIF_EXT_PHY_CTRL_17\t\t\t\t0x0280\n#define EMIF_EXT_PHY_CTRL_17_SHDW\t\t\t0x0284\n#define EMIF_EXT_PHY_CTRL_18\t\t\t\t0x0288\n#define EMIF_EXT_PHY_CTRL_18_SHDW\t\t\t0x028c\n#define EMIF_EXT_PHY_CTRL_19\t\t\t\t0x0290\n#define EMIF_EXT_PHY_CTRL_19_SHDW\t\t\t0x0294\n#define EMIF_EXT_PHY_CTRL_20\t\t\t\t0x0298\n#define EMIF_EXT_PHY_CTRL_20_SHDW\t\t\t0x029c\n#define EMIF_EXT_PHY_CTRL_21\t\t\t\t0x02a0\n#define EMIF_EXT_PHY_CTRL_21_SHDW\t\t\t0x02a4\n#define EMIF_EXT_PHY_CTRL_22\t\t\t\t0x02a8\n#define EMIF_EXT_PHY_CTRL_22_SHDW\t\t\t0x02ac\n#define EMIF_EXT_PHY_CTRL_23\t\t\t\t0x02b0\n#define EMIF_EXT_PHY_CTRL_23_SHDW\t\t\t0x02b4\n#define EMIF_EXT_PHY_CTRL_24\t\t\t\t0x02b8\n#define EMIF_EXT_PHY_CTRL_24_SHDW\t\t\t0x02bc\n#define EMIF_EXT_PHY_CTRL_25\t\t\t\t0x02c0\n#define EMIF_EXT_PHY_CTRL_25_SHDW\t\t\t0x02c4\n#define EMIF_EXT_PHY_CTRL_26\t\t\t\t0x02c8\n#define EMIF_EXT_PHY_CTRL_26_SHDW\t\t\t0x02cc\n#define EMIF_EXT_PHY_CTRL_27\t\t\t\t0x02d0\n#define EMIF_EXT_PHY_CTRL_27_SHDW\t\t\t0x02d4\n#define EMIF_EXT_PHY_CTRL_28\t\t\t\t0x02d8\n#define EMIF_EXT_PHY_CTRL_28_SHDW\t\t\t0x02dc\n#define EMIF_EXT_PHY_CTRL_29\t\t\t\t0x02e0\n#define EMIF_EXT_PHY_CTRL_29_SHDW\t\t\t0x02e4\n#define EMIF_EXT_PHY_CTRL_30\t\t\t\t0x02e8\n#define EMIF_EXT_PHY_CTRL_30_SHDW\t\t\t0x02ec\n\n \n\n \n#define SCHEME_SHIFT\t\t\t\t\t30\n#define SCHEME_MASK\t\t\t\t\t(0x3 << 30)\n#define MODULE_ID_SHIFT\t\t\t\t\t16\n#define MODULE_ID_MASK\t\t\t\t\t(0xfff << 16)\n#define RTL_VERSION_SHIFT\t\t\t\t11\n#define RTL_VERSION_MASK\t\t\t\t(0x1f << 11)\n#define MAJOR_REVISION_SHIFT\t\t\t\t8\n#define MAJOR_REVISION_MASK\t\t\t\t(0x7 << 8)\n#define MINOR_REVISION_SHIFT\t\t\t\t0\n#define MINOR_REVISION_MASK\t\t\t\t(0x3f << 0)\n\n \n#define BE_SHIFT\t\t\t\t\t31\n#define BE_MASK\t\t\t\t\t\t(1 << 31)\n#define DUAL_CLK_MODE_SHIFT\t\t\t\t30\n#define DUAL_CLK_MODE_MASK\t\t\t\t(1 << 30)\n#define FAST_INIT_SHIFT\t\t\t\t\t29\n#define FAST_INIT_MASK\t\t\t\t\t(1 << 29)\n#define RDLVLGATETO_SHIFT\t\t\t\t6\n#define RDLVLGATETO_MASK\t\t\t\t(1 << 6)\n#define RDLVLTO_SHIFT\t\t\t\t\t5\n#define RDLVLTO_MASK\t\t\t\t\t(1 << 5)\n#define WRLVLTO_SHIFT\t\t\t\t\t4\n#define WRLVLTO_MASK\t\t\t\t\t(1 << 4)\n#define PHY_DLL_READY_SHIFT\t\t\t\t2\n#define PHY_DLL_READY_MASK\t\t\t\t(1 << 2)\n\n \n#define SDRAM_TYPE_SHIFT\t\t\t\t29\n#define SDRAM_TYPE_MASK\t\t\t\t\t(0x7 << 29)\n#define IBANK_POS_SHIFT\t\t\t\t\t27\n#define IBANK_POS_MASK\t\t\t\t\t(0x3 << 27)\n#define DDR_TERM_SHIFT\t\t\t\t\t24\n#define DDR_TERM_MASK\t\t\t\t\t(0x7 << 24)\n#define DDR2_DDQS_SHIFT\t\t\t\t\t23\n#define DDR2_DDQS_MASK\t\t\t\t\t(1 << 23)\n#define DYN_ODT_SHIFT\t\t\t\t\t21\n#define DYN_ODT_MASK\t\t\t\t\t(0x3 << 21)\n#define DDR_DISABLE_DLL_SHIFT\t\t\t\t20\n#define DDR_DISABLE_DLL_MASK\t\t\t\t(1 << 20)\n#define SDRAM_DRIVE_SHIFT\t\t\t\t18\n#define SDRAM_DRIVE_MASK\t\t\t\t(0x3 << 18)\n#define CWL_SHIFT\t\t\t\t\t16\n#define CWL_MASK\t\t\t\t\t(0x3 << 16)\n#define NARROW_MODE_SHIFT\t\t\t\t14\n#define NARROW_MODE_MASK\t\t\t\t(0x3 << 14)\n#define CL_SHIFT\t\t\t\t\t10\n#define CL_MASK\t\t\t\t\t\t(0xf << 10)\n#define ROWSIZE_SHIFT\t\t\t\t\t7\n#define ROWSIZE_MASK\t\t\t\t\t(0x7 << 7)\n#define IBANK_SHIFT\t\t\t\t\t4\n#define IBANK_MASK\t\t\t\t\t(0x7 << 4)\n#define EBANK_SHIFT\t\t\t\t\t3\n#define EBANK_MASK\t\t\t\t\t(1 << 3)\n#define PAGESIZE_SHIFT\t\t\t\t\t0\n#define PAGESIZE_MASK\t\t\t\t\t(0x7 << 0)\n\n \n#define CS1NVMEN_SHIFT\t\t\t\t\t30\n#define CS1NVMEN_MASK\t\t\t\t\t(1 << 30)\n#define EBANK_POS_SHIFT\t\t\t\t\t27\n#define EBANK_POS_MASK\t\t\t\t\t(1 << 27)\n#define RDBNUM_SHIFT\t\t\t\t\t4\n#define RDBNUM_MASK\t\t\t\t\t(0x3 << 4)\n#define RDBSIZE_SHIFT\t\t\t\t\t0\n#define RDBSIZE_MASK\t\t\t\t\t(0x7 << 0)\n\n \n#define INITREF_DIS_SHIFT\t\t\t\t31\n#define INITREF_DIS_MASK\t\t\t\t(1 << 31)\n#define SRT_SHIFT\t\t\t\t\t29\n#define SRT_MASK\t\t\t\t\t(1 << 29)\n#define ASR_SHIFT\t\t\t\t\t28\n#define ASR_MASK\t\t\t\t\t(1 << 28)\n#define PASR_SHIFT\t\t\t\t\t24\n#define PASR_MASK\t\t\t\t\t(0x7 << 24)\n#define REFRESH_RATE_SHIFT\t\t\t\t0\n#define REFRESH_RATE_MASK\t\t\t\t(0xffff << 0)\n\n \n#define T_RTW_SHIFT\t\t\t\t\t29\n#define T_RTW_MASK\t\t\t\t\t(0x7 << 29)\n#define T_RP_SHIFT\t\t\t\t\t25\n#define T_RP_MASK\t\t\t\t\t(0xf << 25)\n#define T_RCD_SHIFT\t\t\t\t\t21\n#define T_RCD_MASK\t\t\t\t\t(0xf << 21)\n#define T_WR_SHIFT\t\t\t\t\t17\n#define T_WR_MASK\t\t\t\t\t(0xf << 17)\n#define T_RAS_SHIFT\t\t\t\t\t12\n#define T_RAS_MASK\t\t\t\t\t(0x1f << 12)\n#define T_RC_SHIFT\t\t\t\t\t6\n#define T_RC_MASK\t\t\t\t\t(0x3f << 6)\n#define T_RRD_SHIFT\t\t\t\t\t3\n#define T_RRD_MASK\t\t\t\t\t(0x7 << 3)\n#define T_WTR_SHIFT\t\t\t\t\t0\n#define T_WTR_MASK\t\t\t\t\t(0x7 << 0)\n\n \n#define T_XP_SHIFT\t\t\t\t\t28\n#define T_XP_MASK\t\t\t\t\t(0x7 << 28)\n#define T_ODT_SHIFT\t\t\t\t\t25\n#define T_ODT_MASK\t\t\t\t\t(0x7 << 25)\n#define T_XSNR_SHIFT\t\t\t\t\t16\n#define T_XSNR_MASK\t\t\t\t\t(0x1ff << 16)\n#define T_XSRD_SHIFT\t\t\t\t\t6\n#define T_XSRD_MASK\t\t\t\t\t(0x3ff << 6)\n#define T_RTP_SHIFT\t\t\t\t\t3\n#define T_RTP_MASK\t\t\t\t\t(0x7 << 3)\n#define T_CKE_SHIFT\t\t\t\t\t0\n#define T_CKE_MASK\t\t\t\t\t(0x7 << 0)\n\n \n#define T_PDLL_UL_SHIFT\t\t\t\t\t28\n#define T_PDLL_UL_MASK\t\t\t\t\t(0xf << 28)\n#define T_CSTA_SHIFT\t\t\t\t\t24\n#define T_CSTA_MASK\t\t\t\t\t(0xf << 24)\n#define T_CKESR_SHIFT\t\t\t\t\t21\n#define T_CKESR_MASK\t\t\t\t\t(0x7 << 21)\n#define ZQ_ZQCS_SHIFT\t\t\t\t\t15\n#define ZQ_ZQCS_MASK\t\t\t\t\t(0x3f << 15)\n#define T_TDQSCKMAX_SHIFT\t\t\t\t13\n#define T_TDQSCKMAX_MASK\t\t\t\t(0x3 << 13)\n#define T_RFC_SHIFT\t\t\t\t\t4\n#define T_RFC_MASK\t\t\t\t\t(0x1ff << 4)\n#define T_RAS_MAX_SHIFT\t\t\t\t\t0\n#define T_RAS_MAX_MASK\t\t\t\t\t(0xf << 0)\n\n \n#define PD_TIM_SHIFT\t\t\t\t\t12\n#define PD_TIM_MASK\t\t\t\t\t(0xf << 12)\n#define DPD_EN_SHIFT\t\t\t\t\t11\n#define DPD_EN_MASK\t\t\t\t\t(1 << 11)\n#define LP_MODE_SHIFT\t\t\t\t\t8\n#define LP_MODE_MASK\t\t\t\t\t(0x7 << 8)\n#define SR_TIM_SHIFT\t\t\t\t\t4\n#define SR_TIM_MASK\t\t\t\t\t(0xf << 4)\n#define CS_TIM_SHIFT\t\t\t\t\t0\n#define CS_TIM_MASK\t\t\t\t\t(0xf << 0)\n\n \n#define VALUE_0_SHIFT\t\t\t\t\t0\n#define VALUE_0_MASK\t\t\t\t\t(0x7f << 0)\n\n \n#define CS_SHIFT\t\t\t\t\t31\n#define CS_MASK\t\t\t\t\t\t(1 << 31)\n#define REFRESH_EN_SHIFT\t\t\t\t30\n#define REFRESH_EN_MASK\t\t\t\t\t(1 << 30)\n#define ADDRESS_SHIFT\t\t\t\t\t0\n#define ADDRESS_MASK\t\t\t\t\t(0xff << 0)\n\n \n#define SYS_THRESH_MAX_SHIFT\t\t\t\t24\n#define SYS_THRESH_MAX_MASK\t\t\t\t(0xf << 24)\n#define MPU_THRESH_MAX_SHIFT\t\t\t\t20\n#define MPU_THRESH_MAX_MASK\t\t\t\t(0xf << 20)\n#define LL_THRESH_MAX_SHIFT\t\t\t\t16\n#define LL_THRESH_MAX_MASK\t\t\t\t(0xf << 16)\n\n \n#define COUNTER1_SHIFT\t\t\t\t\t0\n#define COUNTER1_MASK\t\t\t\t\t(0xffffffff << 0)\n\n \n#define COUNTER2_SHIFT\t\t\t\t\t0\n#define COUNTER2_MASK\t\t\t\t\t(0xffffffff << 0)\n\n \n#define CNTR2_MCONNID_EN_SHIFT\t\t\t\t31\n#define CNTR2_MCONNID_EN_MASK\t\t\t\t(1 << 31)\n#define CNTR2_REGION_EN_SHIFT\t\t\t\t30\n#define CNTR2_REGION_EN_MASK\t\t\t\t(1 << 30)\n#define CNTR2_CFG_SHIFT\t\t\t\t\t16\n#define CNTR2_CFG_MASK\t\t\t\t\t(0xf << 16)\n#define CNTR1_MCONNID_EN_SHIFT\t\t\t\t15\n#define CNTR1_MCONNID_EN_MASK\t\t\t\t(1 << 15)\n#define CNTR1_REGION_EN_SHIFT\t\t\t\t14\n#define CNTR1_REGION_EN_MASK\t\t\t\t(1 << 14)\n#define CNTR1_CFG_SHIFT\t\t\t\t\t0\n#define CNTR1_CFG_MASK\t\t\t\t\t(0xf << 0)\n\n \n#define MCONNID2_SHIFT\t\t\t\t\t24\n#define MCONNID2_MASK\t\t\t\t\t(0xff << 24)\n#define REGION_SEL2_SHIFT\t\t\t\t16\n#define REGION_SEL2_MASK\t\t\t\t(0x3 << 16)\n#define MCONNID1_SHIFT\t\t\t\t\t8\n#define MCONNID1_MASK\t\t\t\t\t(0xff << 8)\n#define REGION_SEL1_SHIFT\t\t\t\t0\n#define REGION_SEL1_MASK\t\t\t\t(0x3 << 0)\n\n \n#define TOTAL_TIME_SHIFT\t\t\t\t0\n#define TOTAL_TIME_MASK\t\t\t\t\t(0xffffffff << 0)\n\n \n#define ACK_WAIT_SHIFT\t\t\t\t\t16\n#define ACK_WAIT_MASK\t\t\t\t\t(0xf << 16)\n#define DLL_CALIB_INTERVAL_SHIFT\t\t\t0\n#define DLL_CALIB_INTERVAL_MASK\t\t\t\t(0x1ff << 0)\n\n \n#define EOI_SHIFT\t\t\t\t\t0\n#define EOI_MASK\t\t\t\t\t(1 << 0)\n\n \n#define DNV_SYS_SHIFT\t\t\t\t\t2\n#define DNV_SYS_MASK\t\t\t\t\t(1 << 2)\n#define TA_SYS_SHIFT\t\t\t\t\t1\n#define TA_SYS_MASK\t\t\t\t\t(1 << 1)\n#define ERR_SYS_SHIFT\t\t\t\t\t0\n#define ERR_SYS_MASK\t\t\t\t\t(1 << 0)\n\n \n#define DNV_LL_SHIFT\t\t\t\t\t2\n#define DNV_LL_MASK\t\t\t\t\t(1 << 2)\n#define TA_LL_SHIFT\t\t\t\t\t1\n#define TA_LL_MASK\t\t\t\t\t(1 << 1)\n#define ERR_LL_SHIFT\t\t\t\t\t0\n#define ERR_LL_MASK\t\t\t\t\t(1 << 0)\n\n \n#define EN_DNV_SYS_SHIFT\t\t\t\t2\n#define EN_DNV_SYS_MASK\t\t\t\t\t(1 << 2)\n#define EN_TA_SYS_SHIFT\t\t\t\t\t1\n#define EN_TA_SYS_MASK\t\t\t\t\t(1 << 1)\n#define EN_ERR_SYS_SHIFT\t\t\t\t\t0\n#define EN_ERR_SYS_MASK\t\t\t\t\t(1 << 0)\n\n \n#define EN_DNV_LL_SHIFT\t\t\t\t\t2\n#define EN_DNV_LL_MASK\t\t\t\t\t(1 << 2)\n#define EN_TA_LL_SHIFT\t\t\t\t\t1\n#define EN_TA_LL_MASK\t\t\t\t\t(1 << 1)\n#define EN_ERR_LL_SHIFT\t\t\t\t\t0\n#define EN_ERR_LL_MASK\t\t\t\t\t(1 << 0)\n\n \n#define ZQ_CS1EN_SHIFT\t\t\t\t\t31\n#define ZQ_CS1EN_MASK\t\t\t\t\t(1 << 31)\n#define ZQ_CS0EN_SHIFT\t\t\t\t\t30\n#define ZQ_CS0EN_MASK\t\t\t\t\t(1 << 30)\n#define ZQ_DUALCALEN_SHIFT\t\t\t\t29\n#define ZQ_DUALCALEN_MASK\t\t\t\t(1 << 29)\n#define ZQ_SFEXITEN_SHIFT\t\t\t\t28\n#define ZQ_SFEXITEN_MASK\t\t\t\t(1 << 28)\n#define ZQ_ZQINIT_MULT_SHIFT\t\t\t\t18\n#define ZQ_ZQINIT_MULT_MASK\t\t\t\t(0x3 << 18)\n#define ZQ_ZQCL_MULT_SHIFT\t\t\t\t16\n#define ZQ_ZQCL_MULT_MASK\t\t\t\t(0x3 << 16)\n#define ZQ_REFINTERVAL_SHIFT\t\t\t\t0\n#define ZQ_REFINTERVAL_MASK\t\t\t\t(0xffff << 0)\n\n \n#define TA_CS1EN_SHIFT\t\t\t\t\t31\n#define TA_CS1EN_MASK\t\t\t\t\t(1 << 31)\n#define TA_CS0EN_SHIFT\t\t\t\t\t30\n#define TA_CS0EN_MASK\t\t\t\t\t(1 << 30)\n#define TA_SFEXITEN_SHIFT\t\t\t\t28\n#define TA_SFEXITEN_MASK\t\t\t\t(1 << 28)\n#define TA_DEVWDT_SHIFT\t\t\t\t\t26\n#define TA_DEVWDT_MASK\t\t\t\t\t(0x3 << 26)\n#define TA_DEVCNT_SHIFT\t\t\t\t\t24\n#define TA_DEVCNT_MASK\t\t\t\t\t(0x3 << 24)\n#define TA_REFINTERVAL_SHIFT\t\t\t\t0\n#define TA_REFINTERVAL_MASK\t\t\t\t(0x3fffff << 0)\n\n \n#define MADDRSPACE_SHIFT\t\t\t\t14\n#define MADDRSPACE_MASK\t\t\t\t\t(0x3 << 14)\n#define MBURSTSEQ_SHIFT\t\t\t\t\t11\n#define MBURSTSEQ_MASK\t\t\t\t\t(0x7 << 11)\n#define MCMD_SHIFT\t\t\t\t\t8\n#define MCMD_MASK\t\t\t\t\t(0x7 << 8)\n#define MCONNID_SHIFT\t\t\t\t\t0\n#define MCONNID_MASK\t\t\t\t\t(0xff << 0)\n\n \n#define RDWRLVLFULL_START\t\t\t\t0x80000000\n\n \n#define DLL_SLAVE_DLY_CTRL_SHIFT_4D\t\t\t4\n#define DLL_SLAVE_DLY_CTRL_MASK_4D\t\t\t(0xFF << 4)\n#define READ_LATENCY_SHIFT_4D\t\t\t\t0\n#define READ_LATENCY_MASK_4D\t\t\t\t(0xf << 0)\n\n \n#define DLL_HALF_DELAY_SHIFT_4D5\t\t\t21\n#define DLL_HALF_DELAY_MASK_4D5\t\t\t\t(1 << 21)\n#define READ_LATENCY_SHIFT_4D5\t\t\t\t0\n#define READ_LATENCY_MASK_4D5\t\t\t\t(0x1f << 0)\n\n \n#define DDR_PHY_CTRL_1_SHDW_SHIFT\t\t\t5\n#define DDR_PHY_CTRL_1_SHDW_MASK\t\t\t(0x7ffffff << 5)\n#define READ_LATENCY_SHDW_SHIFT\t\t\t\t0\n#define READ_LATENCY_SHDW_MASK\t\t\t\t(0x1f << 0)\n\n#define EMIF_SRAM_AM33_REG_LAYOUT\t\t\t0x00000000\n#define EMIF_SRAM_AM43_REG_LAYOUT\t\t\t0x00000001\n\n#ifndef __ASSEMBLY__\n \nstruct emif_regs {\n\tu32 freq;\n\tu32 ref_ctrl_shdw;\n\tu32 ref_ctrl_shdw_derated;\n\tu32 sdram_tim1_shdw;\n\tu32 sdram_tim1_shdw_derated;\n\tu32 sdram_tim2_shdw;\n\tu32 sdram_tim3_shdw;\n\tu32 sdram_tim3_shdw_derated;\n\tu32 pwr_mgmt_ctrl_shdw;\n\tunion {\n\t\tu32 read_idle_ctrl_shdw_normal;\n\t\tu32 dll_calib_ctrl_shdw_normal;\n\t};\n\tunion {\n\t\tu32 read_idle_ctrl_shdw_volt_ramp;\n\t\tu32 dll_calib_ctrl_shdw_volt_ramp;\n\t};\n\n\tu32 phy_ctrl_1_shdw;\n\tu32 ext_phy_ctrl_2_shdw;\n\tu32 ext_phy_ctrl_3_shdw;\n\tu32 ext_phy_ctrl_4_shdw;\n};\n\nstruct ti_emif_pm_functions;\n\nextern unsigned int ti_emif_sram;\nextern unsigned int ti_emif_sram_sz;\nextern struct ti_emif_pm_data ti_emif_pm_sram_data;\nextern struct emif_regs_amx3 ti_emif_regs_amx3;\n\nvoid ti_emif_save_context(void);\nvoid ti_emif_restore_context(void);\nvoid ti_emif_run_hw_leveling(void);\nvoid ti_emif_enter_sr(void);\nvoid ti_emif_exit_sr(void);\nvoid ti_emif_abort_sr(void);\n\n#endif  \n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}