<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `isr` mod in crate `stm32f0xx_hal`."><meta name="keywords" content="rust, rustlang, rust-lang, isr"><title>stm32f0xx_hal::stm32::dma1::isr - Rust</title><link rel="stylesheet" type="text/css" href="../../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../../../ayu.css" disabled ><script id="default-settings"></script><script src="../../../../storage.js"></script><noscript><link rel="stylesheet" href="../../../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../../../../stm32f0xx_hal/index.html'><div class='logo-container rust-logo'><img src='../../../../rust-logo.png' alt='logo'></div></a><p class="location">Module isr</p><div class="sidebar-elems"><div class="block items"><ul><li><a href="#enums">Enums</a></li><li><a href="#types">Type Definitions</a></li></ul></div><p class="location"><a href="../../../index.html">stm32f0xx_hal</a>::<wbr><a href="../../index.html">stm32</a>::<wbr><a href="../index.html">dma1</a></p><script>window.sidebarCurrent = {name: "isr", ty: "mod", relpath: "../"};</script><script defer src="../sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu"><img src="../../../../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><script src="../../../../theme.js"></script><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><span class="help-button">?</span>
                <a id="settings-menu" href="../../../../settings.html"><img src="../../../../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class="fqn"><span class="out-of-band"><span id="render-detail"><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span><a class="srclink" href="../../../../src/stm32f0/stm32f0x1/dma1.rs.html#52" title="goto source code">[src]</a></span><span class="in-band">Module <a href="../../../index.html">stm32f0xx_hal</a>::<wbr><a href="../../index.html">stm32</a>::<wbr><a href="../index.html">dma1</a>::<wbr><a class="mod" href="">isr</a></span></h1><div class="docblock"><p>DMA interrupt status register (DMA_ISR)</p>
</div><h2 id="enums" class="section-header"><a href="#enums">Enums</a></h2>
<table><tr class="module-item"><td><a class="enum" href="enum.GIF1_A.html" title="stm32f0xx_hal::stm32::dma1::isr::GIF1_A enum">GIF1_A</a></td><td class="docblock-short"><p>Channel 1 Global interrupt flag</p>
</td></tr><tr class="module-item"><td><a class="enum" href="enum.HTIF1_A.html" title="stm32f0xx_hal::stm32::dma1::isr::HTIF1_A enum">HTIF1_A</a></td><td class="docblock-short"><p>Channel 1 Half Transfer Complete flag</p>
</td></tr><tr class="module-item"><td><a class="enum" href="enum.TCIF1_A.html" title="stm32f0xx_hal::stm32::dma1::isr::TCIF1_A enum">TCIF1_A</a></td><td class="docblock-short"><p>Channel 1 Transfer Complete flag</p>
</td></tr><tr class="module-item"><td><a class="enum" href="enum.TEIF1_A.html" title="stm32f0xx_hal::stm32::dma1::isr::TEIF1_A enum">TEIF1_A</a></td><td class="docblock-short"><p>Channel 1 Transfer Error flag</p>
</td></tr></table><h2 id="types" class="section-header"><a href="#types">Type Definitions</a></h2>
<table><tr class="module-item"><td><a class="type" href="type.GIF1_R.html" title="stm32f0xx_hal::stm32::dma1::isr::GIF1_R type">GIF1_R</a></td><td class="docblock-short"><p>Reader of field <code>GIF1</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.GIF2_A.html" title="stm32f0xx_hal::stm32::dma1::isr::GIF2_A type">GIF2_A</a></td><td class="docblock-short"><p>Channel 2 Global interrupt flag</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.GIF2_R.html" title="stm32f0xx_hal::stm32::dma1::isr::GIF2_R type">GIF2_R</a></td><td class="docblock-short"><p>Reader of field <code>GIF2</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.GIF3_A.html" title="stm32f0xx_hal::stm32::dma1::isr::GIF3_A type">GIF3_A</a></td><td class="docblock-short"><p>Channel 3 Global interrupt flag</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.GIF3_R.html" title="stm32f0xx_hal::stm32::dma1::isr::GIF3_R type">GIF3_R</a></td><td class="docblock-short"><p>Reader of field <code>GIF3</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.GIF4_A.html" title="stm32f0xx_hal::stm32::dma1::isr::GIF4_A type">GIF4_A</a></td><td class="docblock-short"><p>Channel 4 Global interrupt flag</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.GIF4_R.html" title="stm32f0xx_hal::stm32::dma1::isr::GIF4_R type">GIF4_R</a></td><td class="docblock-short"><p>Reader of field <code>GIF4</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.GIF5_A.html" title="stm32f0xx_hal::stm32::dma1::isr::GIF5_A type">GIF5_A</a></td><td class="docblock-short"><p>Channel 5 Global interrupt flag</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.GIF5_R.html" title="stm32f0xx_hal::stm32::dma1::isr::GIF5_R type">GIF5_R</a></td><td class="docblock-short"><p>Reader of field <code>GIF5</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.GIF6_A.html" title="stm32f0xx_hal::stm32::dma1::isr::GIF6_A type">GIF6_A</a></td><td class="docblock-short"><p>Channel 6 Global interrupt flag</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.GIF6_R.html" title="stm32f0xx_hal::stm32::dma1::isr::GIF6_R type">GIF6_R</a></td><td class="docblock-short"><p>Reader of field <code>GIF6</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.GIF7_A.html" title="stm32f0xx_hal::stm32::dma1::isr::GIF7_A type">GIF7_A</a></td><td class="docblock-short"><p>Channel 7 Global interrupt flag</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.GIF7_R.html" title="stm32f0xx_hal::stm32::dma1::isr::GIF7_R type">GIF7_R</a></td><td class="docblock-short"><p>Reader of field <code>GIF7</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HTIF1_R.html" title="stm32f0xx_hal::stm32::dma1::isr::HTIF1_R type">HTIF1_R</a></td><td class="docblock-short"><p>Reader of field <code>HTIF1</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HTIF2_A.html" title="stm32f0xx_hal::stm32::dma1::isr::HTIF2_A type">HTIF2_A</a></td><td class="docblock-short"><p>Channel 2 Half Transfer Complete flag</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HTIF2_R.html" title="stm32f0xx_hal::stm32::dma1::isr::HTIF2_R type">HTIF2_R</a></td><td class="docblock-short"><p>Reader of field <code>HTIF2</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HTIF3_A.html" title="stm32f0xx_hal::stm32::dma1::isr::HTIF3_A type">HTIF3_A</a></td><td class="docblock-short"><p>Channel 3 Half Transfer Complete flag</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HTIF3_R.html" title="stm32f0xx_hal::stm32::dma1::isr::HTIF3_R type">HTIF3_R</a></td><td class="docblock-short"><p>Reader of field <code>HTIF3</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HTIF4_A.html" title="stm32f0xx_hal::stm32::dma1::isr::HTIF4_A type">HTIF4_A</a></td><td class="docblock-short"><p>Channel 4 Half Transfer Complete flag</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HTIF4_R.html" title="stm32f0xx_hal::stm32::dma1::isr::HTIF4_R type">HTIF4_R</a></td><td class="docblock-short"><p>Reader of field <code>HTIF4</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HTIF5_A.html" title="stm32f0xx_hal::stm32::dma1::isr::HTIF5_A type">HTIF5_A</a></td><td class="docblock-short"><p>Channel 5 Half Transfer Complete flag</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HTIF5_R.html" title="stm32f0xx_hal::stm32::dma1::isr::HTIF5_R type">HTIF5_R</a></td><td class="docblock-short"><p>Reader of field <code>HTIF5</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HTIF6_A.html" title="stm32f0xx_hal::stm32::dma1::isr::HTIF6_A type">HTIF6_A</a></td><td class="docblock-short"><p>Channel 6 Half Transfer Complete flag</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HTIF6_R.html" title="stm32f0xx_hal::stm32::dma1::isr::HTIF6_R type">HTIF6_R</a></td><td class="docblock-short"><p>Reader of field <code>HTIF6</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HTIF7_A.html" title="stm32f0xx_hal::stm32::dma1::isr::HTIF7_A type">HTIF7_A</a></td><td class="docblock-short"><p>Channel 7 Half Transfer Complete flag</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HTIF7_R.html" title="stm32f0xx_hal::stm32::dma1::isr::HTIF7_R type">HTIF7_R</a></td><td class="docblock-short"><p>Reader of field <code>HTIF7</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.R.html" title="stm32f0xx_hal::stm32::dma1::isr::R type">R</a></td><td class="docblock-short"><p>Reader of register ISR</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.TCIF1_R.html" title="stm32f0xx_hal::stm32::dma1::isr::TCIF1_R type">TCIF1_R</a></td><td class="docblock-short"><p>Reader of field <code>TCIF1</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.TCIF2_A.html" title="stm32f0xx_hal::stm32::dma1::isr::TCIF2_A type">TCIF2_A</a></td><td class="docblock-short"><p>Channel 2 Transfer Complete flag</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.TCIF2_R.html" title="stm32f0xx_hal::stm32::dma1::isr::TCIF2_R type">TCIF2_R</a></td><td class="docblock-short"><p>Reader of field <code>TCIF2</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.TCIF3_A.html" title="stm32f0xx_hal::stm32::dma1::isr::TCIF3_A type">TCIF3_A</a></td><td class="docblock-short"><p>Channel 3 Transfer Complete flag</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.TCIF3_R.html" title="stm32f0xx_hal::stm32::dma1::isr::TCIF3_R type">TCIF3_R</a></td><td class="docblock-short"><p>Reader of field <code>TCIF3</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.TCIF4_A.html" title="stm32f0xx_hal::stm32::dma1::isr::TCIF4_A type">TCIF4_A</a></td><td class="docblock-short"><p>Channel 4 Transfer Complete flag</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.TCIF4_R.html" title="stm32f0xx_hal::stm32::dma1::isr::TCIF4_R type">TCIF4_R</a></td><td class="docblock-short"><p>Reader of field <code>TCIF4</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.TCIF5_A.html" title="stm32f0xx_hal::stm32::dma1::isr::TCIF5_A type">TCIF5_A</a></td><td class="docblock-short"><p>Channel 5 Transfer Complete flag</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.TCIF5_R.html" title="stm32f0xx_hal::stm32::dma1::isr::TCIF5_R type">TCIF5_R</a></td><td class="docblock-short"><p>Reader of field <code>TCIF5</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.TCIF6_A.html" title="stm32f0xx_hal::stm32::dma1::isr::TCIF6_A type">TCIF6_A</a></td><td class="docblock-short"><p>Channel 6 Transfer Complete flag</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.TCIF6_R.html" title="stm32f0xx_hal::stm32::dma1::isr::TCIF6_R type">TCIF6_R</a></td><td class="docblock-short"><p>Reader of field <code>TCIF6</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.TCIF7_A.html" title="stm32f0xx_hal::stm32::dma1::isr::TCIF7_A type">TCIF7_A</a></td><td class="docblock-short"><p>Channel 7 Transfer Complete flag</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.TCIF7_R.html" title="stm32f0xx_hal::stm32::dma1::isr::TCIF7_R type">TCIF7_R</a></td><td class="docblock-short"><p>Reader of field <code>TCIF7</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.TEIF1_R.html" title="stm32f0xx_hal::stm32::dma1::isr::TEIF1_R type">TEIF1_R</a></td><td class="docblock-short"><p>Reader of field <code>TEIF1</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.TEIF2_A.html" title="stm32f0xx_hal::stm32::dma1::isr::TEIF2_A type">TEIF2_A</a></td><td class="docblock-short"><p>Channel 2 Transfer Error flag</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.TEIF2_R.html" title="stm32f0xx_hal::stm32::dma1::isr::TEIF2_R type">TEIF2_R</a></td><td class="docblock-short"><p>Reader of field <code>TEIF2</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.TEIF3_A.html" title="stm32f0xx_hal::stm32::dma1::isr::TEIF3_A type">TEIF3_A</a></td><td class="docblock-short"><p>Channel 3 Transfer Error flag</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.TEIF3_R.html" title="stm32f0xx_hal::stm32::dma1::isr::TEIF3_R type">TEIF3_R</a></td><td class="docblock-short"><p>Reader of field <code>TEIF3</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.TEIF4_A.html" title="stm32f0xx_hal::stm32::dma1::isr::TEIF4_A type">TEIF4_A</a></td><td class="docblock-short"><p>Channel 4 Transfer Error flag</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.TEIF4_R.html" title="stm32f0xx_hal::stm32::dma1::isr::TEIF4_R type">TEIF4_R</a></td><td class="docblock-short"><p>Reader of field <code>TEIF4</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.TEIF5_A.html" title="stm32f0xx_hal::stm32::dma1::isr::TEIF5_A type">TEIF5_A</a></td><td class="docblock-short"><p>Channel 5 Transfer Error flag</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.TEIF5_R.html" title="stm32f0xx_hal::stm32::dma1::isr::TEIF5_R type">TEIF5_R</a></td><td class="docblock-short"><p>Reader of field <code>TEIF5</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.TEIF6_A.html" title="stm32f0xx_hal::stm32::dma1::isr::TEIF6_A type">TEIF6_A</a></td><td class="docblock-short"><p>Channel 6 Transfer Error flag</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.TEIF6_R.html" title="stm32f0xx_hal::stm32::dma1::isr::TEIF6_R type">TEIF6_R</a></td><td class="docblock-short"><p>Reader of field <code>TEIF6</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.TEIF7_A.html" title="stm32f0xx_hal::stm32::dma1::isr::TEIF7_A type">TEIF7_A</a></td><td class="docblock-short"><p>Channel 7 Transfer Error flag</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.TEIF7_R.html" title="stm32f0xx_hal::stm32::dma1::isr::TEIF7_R type">TEIF7_R</a></td><td class="docblock-short"><p>Reader of field <code>TEIF7</code></p>
</td></tr></table></section><section id="search" class="content hidden"></section><section class="footer"></section><script>window.rootPath = "../../../../";window.currentCrate = "stm32f0xx_hal";</script><script src="../../../../main.js"></script><script defer src="../../../../search-index.js"></script></body></html>