INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU_RISC_V/CPU/CPU.srcs/sources_1/new/param.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU_RISC_V/CPU/CPU.srcs/sources_1/ip/dram/sim/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU_RISC_V/CPU/CPU.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU_RISC_V/CPU/CPU.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU_RISC_V/CPU/CPU.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU_RISC_V/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU_RISC_V/CPU/CPU.srcs/sources_1/new/ALUB_SEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUB_SEL
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU_RISC_V/CPU/CPU.srcs/sources_1/new/CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU_RISC_V/CPU/CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU_RISC_V/CPU/CPU.srcs/sources_1/new/IROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IROM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU_RISC_V/CPU/CPU.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU_RISC_V/CPU/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU_RISC_V/CPU/CPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU_RISC_V/CPU/CPU.srcs/sources_1/new/SEXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEXT
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU_RISC_V/CPU/CPU.srcs/sources_1/new/WD_SEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WD_SEL
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU_RISC_V/CPU/CPU.srcs/sources_1/new/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU_RISC_V/CPU/CPU.srcs/sources_1/new/idecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idecode
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU_RISC_V/CPU/CPU.srcs/sources_1/new/ifetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifetch
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU_RISC_V/CPU/CPU.srcs/sources_1/new/miniRV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniRV
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU_RISC_V/CPU/CPU.srcs/sim_1/new/miniRV_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniRV_sim
