---
title: "chapter 5-4. Multilevel Caches"
excerpt: ""

writer: sohee Kim
categories:
  - Computer Architecture
tags:
  - CS

toc: trues
use_math: true 
toc_sticky: true

date: 2025-11-24
last_modified_at: 2025-11-24
---

Choosing Which Block to Replace
====

&ensp;1. Replacement Algorithms (êµì²´ ì•Œê³ ë¦¬ì¦˜)<br/>
&ensp;Direct-mapped cache<br/>
* "ì„ íƒ"ì´ë¼ëŠ” ê°œë… ì—†ìŒ
* block address â†’ íŠ¹ì • 1ê°œ indexë¡œ ê³ ì •

&ensp;â†’ ê·¸ indexì— ì´ë¯¸ ìˆëŠ” ë¸”ë¡ì´ ìˆìœ¼ë©´ ë¬´ì¡°ê±´ êµì²´, Replacement policy í•„ìš” ì—†ìŒ<br/>

&ensp;Set-associative cache<br/>
* í•œ set ì•ˆì— ì—¬ëŸ¬ block(ways)ì´ ìˆìœ¼ë¯€ë¡œ
* Miss ë°œìƒ ì‹œ ê·¸ set ì•ˆì—ì„œ ì–´ë–¤ blockì„ ë²„ë¦´ì§€ ì„ íƒí•´ì•¼ í•¨

&ensp;â†’ Replacement algorithm ì‚¬ìš©ë¨<br/>

&ensp;Fully associative cache<br/>
* ìºì‹œ ì „ì²´ê°€ í•˜ë‚˜ì˜ set
* ì¦‰, ëª¨ë“  block ì¤‘ì—ì„œ í•˜ë‚˜ë¥¼ ì„ íƒí•´ì„œ êµì²´

&ensp;â†’ Replacement ì •ì±… í•„ìš”í•¨<br/>

&ensp;2. LRU (Least Recently Used)<br/>
&ensp;ì •ì˜: ê°€ì¥ ì˜¤ë˜ ì‚¬ìš©ë˜ì§€ ì•Šì€ blockì„ êµì²´í•œë‹¤. (ìµœê·¼ì— ì‚¬ìš©ëœ blockì€ ë‚¨ê¸°ë„ ì˜¤ë˜ëœ blockì„ ì œê±°)<br/>

&ensp;ì™œ LRUë¥¼ ì‚¬ìš©í• ê¹Œ?<br/>
&ensp;ê³µê°„ ì§€ì—­ì„±(Locality) ì›ë¦¬ ë•Œë¬¸<br/>
* ìµœê·¼ì— ì‚¬ìš©ëœ ë°ì´í„°ëŠ” ì•ìœ¼ë¡œë„ ë‹¤ì‹œ ì‚¬ìš©ë  ê°€ëŠ¥ì„±ì´ ë†’ìŒ â†’ ìµœê·¼ ì‚¬ìš©ëœ blockì€ ìœ ì§€, ì˜¤ë˜ ì•ˆ ì“´ blockë§Œ ì œê±° = miss ê°ì†Œ

&ensp;LRU êµ¬í˜„ ë‚œì´ë„<br/>
* 2-way set associative: ë§¤ìš° ê°„ë‹¨
    - 1-bit reference bit(ëˆ„ê°€ ë” ìµœê·¼ì¸ì§€)ë§Œ ìˆìœ¼ë©´ ë¨
* Associativityê°€ ì»¤ì§ˆìˆ˜ë¡
    - ê° wayì˜ "ìµœê·¼ ì‚¬ìš© ì‹œê°„"ì„ ê¸°ë¡í•´ì•¼ í•¨ â†’ í•˜ë“œì›¨ì–´ ë³µì¡, ë¹„ìš© ì¦ê°€, êµ¬í˜„ ì–´ë ¤ì›€

# Example: Tag Size vs. Associativity

&ensp;ë¬¸ì œ ì¡°ê±´<br/>
* ì£¼ì†Œ = 32ë¹„íŠ¸
* ìºì‹œ í¬ê¸° = 4096 bytes = 2Â¹Â² bytes
* block size = 1 byte â†’ offset = 0 bits (block ë‚´ë¶€ì— 1byte ë¿)

&ensp;ì „ì²´ block ìˆ˜<br/>
&ensp;4096B / 1B = 4096 blocks = 4Ki blocks<br/>

&ensp;Direct mapped<br/>
* set = block = 4096
* index = logâ‚‚(4096) = 12 bits

&ensp;tag = 32 - 12 = 20 bits<br/>
&ensp;ì „ì²´ tag ì €ì¥ ê³µê°„ = 20 bits Ã— 4096 = 80 Ki bits<br/>

&ensp;2-way associative<br/>
* set ìˆ˜ = 4096 / 2 = 2048 = 2Ki sets
* index = logâ‚‚(2048) = 11 bits

&ensp;tag = 32 - 11 = 21 bits<br/>
&ensp;tag bits ì´í•© = 21 Ã— 2048 = 84 Ki bits<br/>

&ensp;4-way associative<br/>
* set ìˆ˜ = 4096 / 4 = 1024 = 1Ki sets
* index = logâ‚‚(1024) = 10 bits
* tag = 32 - 10 = 22 bits
* tag ì €ì¥ ê³µê°„ = 22 bits Ã— 1024 Ã— 4 ways = 88 Ki bits

&ensp;Fully associative<br/>
* set = 1
* index = 0 bits
* tag = 32 bits 
    - tag ì €ì¥ ê³µê°„ = 32 bits Ã— 4096 blocks Ã— 1 = 128 Ki bits

# Example: Tag Size vs. Associativity (2)

&ensp;block size = 16 bytes â†’ offset = logâ‚‚(16) = 4 bits<br/>
&ensp;ìºì‹œ í¬ê¸° = 4096 bytes = 4KiB<br/>
&ensp;block ìˆ˜ = 4096 / 16 = 256 blocks<br/>

&ensp;1. Direct-mapped<br/>
&ensp;block = 256<br/>
&ensp;index = logâ‚‚(256) = 8 bits<br/>
&ensp;tag = 28 bits<br/>
&ensp;tag total bits = 28 Ã— 256 = â‰ˆ5 Ki bits<br/>

&ensp;2. 2-way associative<br/>
&ensp;set = 128<br/>
&ensp;index = 7 bits<br/>
&ensp;tag = 32 âˆ’ (7+4) = 21 bits<br/>
&ensp;ì´ tag bits = 21 Ã— 128 Ã— 2 = â‰ˆ5.25 Ki bits<br/>

&ensp;3. 4-way associative<br/>
&ensp;set = 64<br/>
&ensp;index = 6 bits<br/>
&ensp;tag = 32 âˆ’ (6+4) = 22 bits<br/>
&ensp;ì´ tag bits = 22 Ã— 64 Ã— 4 = â‰ˆ5.5 Ki bits<br/>

&ensp;4. Fully associative<br/>
&ensp;index = 0 bits<br>
&ensp;tag = 32 âˆ’ 4 = 28 bits<br/>
&ensp;tag bits = 28 Ã— 256 Ã— 1 = â‰ˆ7 Ki bits<br/>

&ensp;í•µì‹¬ íŒ¨í„´<br/>
&ensp;Associativity ì˜¬ë¦´ìˆ˜ë¡<br/>
* set â†“
* index bits â†“
* tag bits â†‘
* ì €ì¥í•´ì•¼ í•  tag bits ì „ì²´ í¬ê¸°ë„ â†‘ (fullyê°€ ê°€ì¥ í¼)

# Example: Tag Size vs. Associativity (3)

&ensp;Cache of 4096 blocks (= 2Â¹Â² blocks )<Br/>
* ì—¬ê¸°ì„œ 4096 = block ê°œìˆ˜ë¥¼ ì˜ë¯¸í•¨
* block sizeëŠ” "4 words"
* word = 4 bytes â†’ block size = 4 words Ã— 4 bytes = 16 bytes

&ensp;Block offset ê³„ì‚°<br/>
&ensp;block size = 16 bytes â†’ offset bits = logâ‚‚(16) = 4 bits<br/>
&ensp;ì£¼ì†Œì—ì„œ ë§ˆì§€ë§‰ 4ë¹„íŠ¸ëŠ” block ë‚´ë¶€ ì£¼ì†Œìš©(offset)<br/>

&ensp;1. Direct mapped (1-way)<br/>
* set ìˆ˜ = block ìˆ˜ = 4096 = 4Ki
* index bits = logâ‚‚(4096) = 12 bits
* tag bits: 32(ì£¼ì†Œ ê¸¸ì´) âˆ’ index(12) âˆ’ offset(4) = 16 bits
* Tag ì €ì¥ ê³µê°„: tag bits Ã— block ìˆ˜ = 16 bits Ã— 4096 â‰ˆ 66 Kbits

&ensp;2. 2-way set associative<br/>
* set ìˆ˜: 4096 blocks / 2 ways = 2048 sets = 2Ki sets
* index bits = logâ‚‚(2048) = 11 bits
* tag bits: 28 âˆ’ 11 = 17 bits
* tag ì €ì¥ ê³µê°„: 2 ways Ã— 2048 sets Ã— 17 bits = 68K bits â‰ˆ 70K bits

&ensp;3. 4-way set associative<br/>
* set ìˆ˜: 4096 blocks / 4 = 1024 sets = 1Ki set
* index bits = logâ‚‚(1024) = 10 bits
* tag bits: 28 âˆ’ 10 = 18 bits
* tag ì €ì¥ ê³µê°„: 4 ways Ã— 1024 sets Ã— 18 bits = 72K bits â‰ˆ 74K bits

&ensp;4. Fully associative<br/>
* set = 1ê°œ
* index bits = 0
* tag = address bits âˆ’ offset bits = 32 âˆ’ 4 = 28 bits

```
tag = 28 Ã— 4Ki Ã— 1 = 112Ki bits = 115K bits
```

* fully associativeì¼ ë•Œ "blocks = ways"
* 4096ê°œì˜ waysê°€ ìˆìœ¼ë¯€ë¡œ â†’ tag storage = 4096 Ã— 28 bits <br/>
&ensp;= 114688 bits â‰ˆ 112 Ki bits = 115 Kbits<br/>

| Associativity | Sets | Index bits | Tag bits | Tag storage |
| ------------- | ---- | ---------- | -------- | ----------- |
| 1-way         | 4096 | 12         | 16       | 66 Kbits    |
| 2-way         | 2048 | 11         | 17       | 70 Kbits    |
| 4-way         | 1024 | 10         | 18       | 74 Kbits    |
| Fully         | 1    | 0          | 28       | 115 Kbits   |

&ensp;í•µì‹¬ ê°œë…<br/>
&ensp;Associativity â†‘<br/>
* â†’ set ê°œìˆ˜ â†“
* â†’ index bits â†“
* â†’ tag bits â†‘
* â†’ ì „ì²´ tag ì €ì¥ ê³µê°„ â†‘ (fully associativeê°€ ê°€ì¥ í¼)

&ensp;block sizeê°€ ì»¤ì§ˆìˆ˜ë¡<br/>
* â†’ offset bits â†‘
* â†’ tag bits â†“

Multilevel Cache
=====

&ensp;ê°œë…<br/>
&ensp;Primary cache (L1)<br/>
* CPU ë°”ë¡œ ì˜† (on-chip)
* ëª©í‘œ: hit time ìµœì†Œí™”
* ì‘ê³  ë¹ ë¦„
* block sizeë„ ì‘ìŒ â†’ miss penalty ì‘ê²Œ ìœ ì§€

&ensp;Secondary cache (L2)<br/>
* L1ë³´ë‹¤ ì¡°ê¸ˆ ë©€ë¦¬, ê·¸ë˜ë„ on-chip/next to chip
* ëª©í‘œ: L1 miss penalty ì¤„ì´ê¸°
* L1ì´ miss ë‚  ë•Œë§Œ ì ‘ê·¼
* í¬ê³  ëŠë¦¬ê³  associative ë†’ìŒ â†’ miss rate ë‚®ìŒ

&ensp;ì˜ˆì œ: Multilevel Cache ì„±ëŠ¥ ê³„ì‚°<br/>
&ensp;CPU, Memory ì •ë³´<br/>
* Clock rate = 4 GHz
* 1 cycle = 1 / 4 GHz = 0.25 ns
* CPI(base) = 1.0
* Memory access time = 100 ns (L1 miss â†’ ë©”ëª¨ë¦¬ ì ‘ê·¼ ë¹„ìš©)
* L1 miss rate = 2%
* L2 miss rate = 0.5%
* L2 access time = 5 ns

&ensp;1-level cacheë§Œ ì‚¬ìš©í•  ë•Œ<br/>
&ensp;L1 miss penalty = ë©”ì¸ ë©”ëª¨ë¦¬ ì ‘ê·¼ ë¹„ìš©<br/>

$Miss penalty = \frac{100ns}{0.25ns} = 400 cycles$

&ensp;Total CPI<br/>

$CPI = 1 + (0.02 \times 400) = 1 + 8 = 9.0$ 

&ensp;L1 + L2 (2-level cache) ì‚¬ìš©í•  ë•Œ<br/>
&ensp;1. L1 miss â†’ L2 access (5 ns)<br/>

$L1 miss penalty = \frac{5ns}{0.25ns} = 20 cycles$

&ensp;â†’ ì´ê²ƒì€ "L1 missì¸ë° L2 hit"ì¸ ê²½ìš°ë§Œ ì ìš©ë¨<br/>
&ensp;2. L2 miss â†’ Memory access (100 ns)<br/>
&ensp;400cycles<br/>
&ensp;3. ì´ CPI êµ¬ì„±<br/>

$CPI = 1 + Primary stalls + Secondary stalls$

&ensp;Primary stalls (L1 miss â†’ L2 hit)<br/>

$2\% \times 20 = 0.4$

&ensp;Secondary stalls (L2 miss â†’ memory)<br/>
&ensp;ì „ì²´ miss rate = global miss rate = 0.5%<br/>

$0.5\% \times 400 = 2.0$

&ensp;Total CPI<br/>

$CPI = 1 + 0.4 + 2.0 = 3.4$

&ensp;Speedup<br/>
&ensp;ì›ë˜ 1-level â†’ CPI = 9.0<br/>
&ensp;2-level â†’ CPI = 3.4<br/>

$Speedup = \frac{9.0}{3.4} \approx 2.6$

&ensp;Primary vs Secondary Cache ì„¤ê³„ ì² í•™<br/>

| Cache        | ë¬´ì—‡ì„ ëª©í‘œë¡œ?      | ì™œ?                                    |
| ------------ | ------------- | ------------------------------------- |
| **L1 cache** | hit time ìµœì†Œí™”  | L1ì€ CPUê°€ ë°”ë¡œ ì ‘ê·¼ â†’ 1 cycle ëŠ˜ì–´ë‚˜ë„ ì„±ëŠ¥ ì €í•˜ í¼ |
| **L2 cache** | miss rate ìµœì†Œí™” | L1 miss penaltyê°€ ìˆ˜ì‹­~ìˆ˜ë°± cycleì´ë¼ ì¹˜ëª…ì     |

# Design Details

&ensp;L1 cache íŠ¹ì§•<br/>
* ì‘ê³  ë¹ ë¦„
* associativity ë‚®ìŒ (2~4-way)
* block size ì‘ìŒ â†’ miss penalty ì¤„ì„

&ensp;L2 cache íŠ¹ì§•<br/>
* í¼ (ìˆ˜ë°± KB ~ ìˆ˜ MB)
* associativity í¬ê³  block size í¼ â†’ miss rate ë‚®ì¶”ê¸°
* hit time ì»¤ë„ ìƒê´€ ì—†ìŒ (CPUì™€ pipeline ì˜í–¥ ì ìŒ)

# ì‹¤ì œ ë¨¸ì‹ ì˜ ìºì‹œ êµ¬ì¡°

| ë ˆë²¨ | Intel Nehalem  | AMD Barcelona  | íŠ¹ì§•                  |
| -- | -------------- | -------------- | ------------------- |
| L1 | 32KB I, 32KB D | 64KB I, 64KB D | ë§¤ìš° ë¹ ë¥´ë©° 4~8-way      |
| L2 | 256KB          | 512KB          | ì¤‘ê°„ í¬ê¸°, 8~16 way     |
| L3 | 8MB            | 2MB            | ê³µìœ  cache, 16~32 way |

&ensp;ê³µí†µì <br/>
* L1: ì‘ê³  ë¹ ë¦„, hit time ìµœì í™”
* L2/L3: í¬ê³  ëŠë¦¼, miss rate ìµœì í™”
* Write policy: ëŒ€ë¶€ë¶„ write-back + write-allocate

&ensp;ê³µì‹ ì •ë¦¬<br/>
&ensp;L1 miss penalty: $L1 MP = \frac{L2 access time}{cycle time}$ <br/>
&ensp;Global miss penalty: $L2 MP = \frac{Memory access time}{cycle time}$ <br/>
&ensp;Total CPI: $CPI = Base CPI + (L1 miss rate \times L1 MP) + (L2 miss rate \times L2MP)$  <br/>

Summary: Improving Cache Performance
====

&ensp;1. Reduce the hit time(= hit ë˜ëŠ” ê²½ìš°ë¥¼ ë” ë¹ ë¥´ê²Œ ë§Œë“¤ê¸°)<br/>
&ensp;Smaller cache (ì‘ì€ ìºì‹œ)<br/>
* ìºì‹œê°€ ì‘ìœ¼ë©´ indexë„ ì‘ê³  íƒìƒ‰ë„ ë¹ ë¦„
* L1ì€ hit timeì´ ê°€ì¥ ì¤‘ìš” â†’ ì‘ê²Œ ë§Œë“œëŠ” ê²ƒì´ ì¼ë°˜ì 

&ensp;Direct-mapped cache<br/>
* set associativeë³´ë‹¤ ë¹„êµí•´ì•¼ í•˜ëŠ” tag ìˆ˜ê°€ ì ë‹¤
* ë³‘ë ¬ ë¹„êµ íšŒë¡œ(Comparator) ì ìŒ â†’ ë”ìš± ë¹ ë¦„
* ê·¸ë˜ì„œ L1 cache ëŠ” ê±°ì˜ í•­ìƒ direct-mapped ë˜ëŠ” low-way

&ensp;Smaller blocks<br/>
* block sizeê°€ ì‘ìœ¼ë©´ ìºì‹œ ë¼ì¸ ì½ê¸° ì‹œê°„ë„ ì§§ìŒ
* miss penalty ê´€ì ì—ì„œëŠ” í´ ìˆ˜ë„ ì¢‹ì§€ë§Œ, hit timeë§Œ ë³´ë©´ ì‘ì„ìˆ˜ë¡ ë¹ ë¦„

&ensp;2. Reduce the miss rate(= missê°€ ëœ ë‚˜ë„ë¡ ë§Œë“¤ê¸°)<br/>
&ensp;Bigger cache<br/>
* ìš©ëŸ‰ì´ í¬ë©´ ë” ë§ì€ working setì„ ë‹´ì„ ìˆ˜ ìˆìŒ
* capacity miss ê°ì†Œ

&ensp;More flexible placement (higher associativity)<br/>
* direct â†’ set associative â†’ fully associative ìˆœìœ¼ë¡œ ìœ ì—°
* conflict miss ê°ì†Œ
* íŠ¹íˆ 2-way ì´ìƒì´ë©´ ping-pong conflict í¬ê²Œ ì¤„ì–´ë“¦

&ensp;Larger blocks (16~64 bytes typical)<br/>
* spatial locality í™œìš©
* í•œ ë²ˆ ì½ì„ ë•Œ ì£¼ë³€ ë°ì´í„° ë§ì´ ê°€ì ¸ì˜¤ë¯€ë¡œ miss rate ê°ì†Œ
* ë‹¨ ë„ˆë¬´ í¬ë©´ conflict missê°€ ì¦ê°€í•  ìˆ˜ ìˆìŒ â†’ trade-off

&ensp;Victim cache<br/>
* ìµœê·¼ êµì²´ëœ blockì„ ì ì‹œ ë³´ê´€í•˜ëŠ” ì‘ì€ ìºì‹œ
* conflict missë¥¼ dramaticí•˜ê²Œ ì¤„ì—¬ì¤Œ
* AMD Opteron L1 ë°ì´í„° ìºì‹œì— ì‹¤ì œ ì‚¬ìš© (8 blocks)

&ensp;3. Reduce the miss penalty(= missê°€ ë‚˜ë”ë¼ë„ ëœ ì•„í”„ê²Œ í•˜ê¸°)<br/>
&ensp;Smaller blocks<br/>
* block sizeê°€ í¬ë©´ ë©”ëª¨ë¦¬ì—ì„œ ê°€ì ¸ì˜¤ëŠ” ë° ì‹œê°„ì´ ì˜¤ë˜ ê±¸ë¦¼
* ì‘ê²Œ í•˜ë©´ penalty ê°ì†Œ

&ensp;Write buffer ì‚¬ìš©<br/>
* write-backì¸ ê²½ìš° ë”í‹° ë¸”ë¡ì„ evictí•  ë•Œ ë°”ë¡œ ë©”ëª¨ë¦¬ì— ì“°ì§€ ì•Šê³  write bufferì— ë„£ì–´ì„œ ì“°ê¸° ì™„ë£Œ ê¸°ë‹¤ë¦¬ëŠ” ì‹œê°„ì„ ì¤„ì„
* writeë¡œ ì¸í•œ stall ì œê±°

&ensp;Read miss ì‹œ write buffer/victim cache í™•ì¸<br/>
* í˜¹ì‹œ needed blockì´ write bufferë‚˜ victim cacheì— ìˆì„ ìˆ˜ë„ ìˆë‹¤.
* ì¡´ì¬í•˜ë©´ memoryê¹Œì§€ ì•ˆê°€ë„ ë˜ë¯€ë¡œ penalty ì ˆê°

&ensp;Critical word first (large blocksì¼ ë•Œ)<br/>
* í° blockì„ ë©”ëª¨ë¦¬ì—ì„œ ê°€ì ¸ì˜¬ ë•Œ CPUê°€ ë‹¹ì¥ í•„ìš”ë¡œ í•˜ëŠ” word ë¨¼ì œ ì „ì†¡
* CPU stall ìµœì†Œí™”

&ensp;Use multiple cache levels (L2 cache)<br/>
* L1 miss penalty â†’ L2 ì ‘ê·¼ ë¹„ìš©(ìˆ˜ ns)
* ì—†ìœ¼ë©´ memory(100ns) ì ‘ê·¼í•´ì„œ penalty ì—„ì²­ ì»¤ì§
* L2ëŠ” CPU clock rateì™€ ë¶„ë¦¬í•´ì„œ ë” í° block ì‚¬ìš© ê°€ëŠ¥

&ensp;Faster backing store (memory bandwidth í–¥ìƒ)<br/>
* wider bus(ë” ë„“ì€ ë²„ìŠ¤ â†’ ë§ì€ byte ë™ì‹œ ì „ì†¡ ê°€ëŠ¥)
* memory interleaving
* DDR SCREAM ê¸°ìˆ ë¡œ ë³‘ë ¬ ì ‘ê·¼

Dependable Memory Hierarchy
=====

&ensp;1. Dependable Memory Hierarchyë€?<br/>
&ensp;RAS (Reliability, Availability, Serviceability) ë©”ëª¨ë¦¬ë‚˜ ì‹œìŠ¤í…œì´ ê³ ì¥ ì—†ì´, ì˜¤ë˜, ì‰½ê²Œ ë³µêµ¬ë˜ë„ë¡ ë§Œë“œëŠ” ê¸°ìˆ ë“¤ì„ ëœ»í•œë‹¤.<br/>


&ensp;Dependablity ì •ì˜<br/>
> a measure of a systemâ€™s availability, reliability, and its maintainability

* ì–¼ë§ˆë‚˜ ì˜¤ë˜ ì •ìƒ ë™ì‘í•˜ëŠ”ì§€
* ì–¼ë§ˆë‚˜ ê³ ì¥ì´ ì ì€ì§€
* ê³ ì¥ ì‹œ ì–¼ë§ˆë‚˜ ì‰½ê²Œ ë³µêµ¬ ê°€ëŠ¥í•œì§€<br/>
&ensp;ë¥¼ ëª¨ë‘ í¬í•¨í•œ ê°œë…<br/>

&ensp;2. Failure ì •ì˜: ë‘ ê°€ì§€ ìƒíƒœ<br/>
<p align="center"><img src="/assets/img/Computer Architecture/chapter5. Large and Fast/5-4-1.png" width="500"></p>

&ensp;ì‹œìŠ¤í…œì€ í•­ìƒ ë‘ ìƒíƒœ ì¤‘ í•˜ë‚˜ì´ë‹¤.<br/>
1. Service accomplishment = ì •ìƒ ë™ì‘ (ì •ìƒ ì„œë¹„ìŠ¤ ì œê³µ)
2. Service interruption = ì„œë¹„ìŠ¤ ì¤‘ë‹¨ (ê³ ì¥ ë°œìƒ)

&ensp;ìƒíƒœ ì „ì´<br/>
* Failure: state 1 â†’ state 2
* Restoration: state 2 â†’ state 1

&ensp;ê³ ì¥ì´ ë‚˜ë©´ Accomplishment â†’ Interruption, ìˆ˜ë¦¬í•˜ë©´ Interruption â†’ Accomplishment<br/>

&ensp;3. Reliability (ì‹ ë¢°ì„±)<br/>
&ensp;ReliabilityëŠ” ì–¼ë§ˆë‚˜ ì˜¤ë«ë™ì•ˆ ê³ ì¥ ì—…ì‹œ ìš´ì˜ë˜ëŠ”ê°€ì˜ ì •ë„<br/>
&ensp;Reliability = time to failure<br/>
&ensp;íŠ¹ì • ì‹œê°„ ë™ì•ˆ fail í•˜ì§€ ì•Šì„ í™•ë¥ <br/>

&ensp;MTTF (Mean Time To Failure)<br/>
&ensp;ê³ ì¥ê¹Œì§€ ê±¸ë¦¬ëŠ” í‰ê·  ì‹œê°„ â†’ ì–¼ë§ˆë‚˜ ì˜¤ë˜ ê°ˆ ìˆ˜ ìˆëŠ”ê°€?<br/>
* ìˆ˜ë¦¬ê°€ ë¶ˆê°€ëŠ¥í•˜ê±°ë‚˜ ì „ì²´ êµí™˜í•˜ëŠ” ì¥ì¹˜(ì˜ˆ: ë””ìŠ¤í¬, SSD)ì—ì„œ ìì£¼ ì‚¬ìš©

&ensp;AFR (Annual Failure Rate)<br/>
&ensp;1ë…„ ë™ì•ˆ ê³ ì¥ ë‚  í™•ë¥ <br/>
* MTTFê°€ 1,000,000ì‹œê°„ì´ë©´ AFRì€ ê±°ì˜ 0.876%

&ensp;MTBF (Mean Time Between Failure)<br/>
&ensp;$MTBF = MTTF + MTTR$ <br/>

* MTTR = Mean Time To Repair
* ê³ ì¥ì„ í¬í•¨í•´ ê³ ì¥ â†’ ìˆ˜ë¦¬ â†’ ë‹¤ìŒ ê³ ì¥ê¹Œì§€ì˜ ì „ì²´ ì£¼ê¸°

&ensp;ì˜ˆì œ: MTTF vs AFR (ë””ìŠ¤í¬ ê³ ì¥ ì˜ˆì‹œ)<br/
&ensp;100,000ê°œì˜ ë””ìŠ¤í¬ ì¤‘ 1ë…„ ë™ì•ˆ ëª‡ ê°œê°€ ê³ ì¥ë‚˜ëŠ”ê°€?<br/>
* MTTF = 1,000,000ì‹œê°„
* 1ë…„ = 8760ì‹œê°„
* AFR = 8760 / 1,000,000 = 0.876%
* ë””ìŠ¤í¬ ìˆ˜ = 100,000ê°œ
* 100,000 Ã— 0.876% = 876ê°œ ê³ ì¥
* í•˜ë£¨ í‰ê·  ê³ ì¥ ë””ìŠ¤í¬ â‰ˆ 2.4ê°œ

&ensp;Availability (ê°€ìš©ì„±)<br/>
&ensp;AvailabilityëŠ” ì •ìƒ ì„œë¹„ìŠ¤ ì‹œê°„ / ì „ì²´ ì‹œê°„<br/>
&ensp;ì‹œìŠ¤í…œì´ ì–¼ë§ˆë‚˜ ìì£¼ ì •ìƒ ìƒíƒœì¸ê°€?<br/>
&ensp;ê³µì‹:<br/>

$Abailability = \frac{MTTF}{MTTF + MTTR}$

&ensp;Availability ê°œì„  ë°©ë²•<br/>
&ensp;(1) Reduce MTTR (ìˆ˜ë¦¬ ì‹œê°„ ì¤„ì´ê¸°)<br/>
* ë” ì¢‹ì€ ì§„ë‹¨ ë„êµ¬
* ìë™í™”ëœ ë³µêµ¬ ì‹œìŠ¤í…œ
* Hot-swapping ê°€ëŠ¥í•˜ê²Œ ë§Œë“¤ê¸°

&ensp;(2) Improve MTTF (ê³ ì¥ê¹Œì§€ í‰ê·  ì‹œê°„ ëŠ˜ë¦¬ê¸°)<br/>
1. Fault avoidance
* ì• ì´ˆì— ê³ ì¥ì´ ë‚˜ëŠ” ì„¤ê³„ë¥¼ ì—†ì• ê¸°
* ë‚´êµ¬ì„±ì´ ì¢‹ì€ ì¬ë£Œ, ê²€ì¦ëœ ì œì¡° ê³µì •
2. Fault tolerance
* ê³ ì¥ì´ ë‚˜ë„ ì„œë¹„ìŠ¤ê°€ ì¤‘ë‹¨ë˜ì§€ ì•Šë„ë¡
* Redundancy(ì¤‘ë³µ) ì‚¬ìš©
* ì˜ˆ: RAID, ECC ë©”ëª¨ë¦¬
3. Fault forecasting
* ì–¸ì œ ê³ ì¥ ë‚ ì§€ ì˜ˆì¸¡
* ì‚¬ì „ êµì²´
* ì˜ˆ: ë””ìŠ¤í¬ SMART ì •ë³´ë¡œ "ì¡°ë§Œê°„ ê³ ì¥" ì˜ˆì¸¡


supplement
=====

<details>
<summary>ğŸ“Œ ì „ì²´ íë¦„ ìš”ì•½</summary>

&ensp;ìºì‹œ ë¯¸ìŠ¤ ë°œìƒí•˜ë©´ CPUê°€ ë©”ëª¨ë¦¬ì—ì„œ blockì„ ê°€ì ¸ì™€ì•¼ í•¨ â†’ ì´ë•Œ ì“°ëŠ” í†µë¡œê°€ memory bus<br/>
&ensp;ë¬¸ì œëŠ” ì´ busê°€ CPUë³´ë‹¤ 10ë°° ëŠë¦¼.<br/>
&ensp;ê·¸ë˜ì„œ miss penaltyê°€ í° ê²ƒ!<br/>
&ensp;ë”°ë¼ì„œ ëª©í‘œ = ë©”ëª¨ë¦¬ â†’ ìºì‹œë¡œ ì „ë‹¬í•˜ëŠ” bandwidthë¥¼ ëŠ˜ë¦¬ëŠ” ê²ƒ<br/>

&ensp;ê·¸ ë°©ë²•ì—ëŠ” í¬ê²Œ 3ê°œê°€ ìˆìŒ:<br/>
1. One-word-wide memory (ê¸°ë³¸êµ¬ì¡° = ë³‘ë ¬ì„± ì—†ìŒ, ê°€ì¥ ëŠë¦¼)
2. Wide memory (ë²„ìŠ¤ë¥¼ ë„“í˜€ ë³‘ë ¬ ì „ì†¡)
3. Interleaved memory (ë©”ëª¨ë¦¬ë¥¼ ì—¬ëŸ¬ ë±…í¬ë¡œ ë‚˜ëˆ„ì–´ ë³‘ë ¬ ì ‘ê·¼)

</details>

## One-word-wide Memory

<p align="center"><img src="/assets/img/Computer Architecture/chapter5. Large and Fast/5-4-2.png" width="500"></p>

* ë©”ëª¨ë¦¬ì—ì„œ í•œ ë²ˆì— 1 wordë§Œ ì „ì†¡í•  ìˆ˜ ìˆìŒ
* Cache block = 4 words â†’ 4ë²ˆ ì „ì†¡í•´ì•¼ í•¨

&ensp;Assumptions (ê¸°ë³¸ ê°€ì •)<br/>
* ì£¼ì†Œë¥¼ busë¡œ ë³´ë‚´ëŠ” ë°: 1 cycle
* DRAM ë‚´ë¶€ ì ‘ê·¼ ì§€ì—°: 15 cycles
* í•œ word ì „ì†¡: 1 cycle
* block size = 4 words

&ensp;Miss Penalty ê³„ì‚°<br/>

$1 + 4 \times 15 + 4 \times 1 = 65 cycles$

1. ì£¼ì†Œ ì „ì†¡ = 1
2. ê° word DRAM access = 15 Ã— 4
3. ê° word ì „ì†¡ = 1 Ã— 4

&ensp;Bandwidth ê³„ì‚°<br/>
&ensp;í•œ miss ë‹¹ ì´ ë°ì´í„° = 4 words = 16 bytes<br/>

$Bandwidth = \frac{16 bytes}{64 cycles} = 0.25 B/cycle$

&ensp;â†’ ì•„ì£¼ ëŠë¦¼ (ê¸°ë³¸ baseline)<br/>

## Wide Memory (Busë¥¼ ë„“í˜€ ë³‘ë ¬ ì „ì†¡)

<p align="center"><img src="/assets/img/Computer Architecture/chapter5. Large and Fast/5-4-3.png" width="500"></p>

&ensp;ê°œë…<br/>
* ë©”ëª¨ë¦¬ í­(width)ì„ ëŠ˜ë ¤, í•œ ë²ˆì— ì—¬ëŸ¬ word ì½ê¸°
* ë²„ìŠ¤ë„ ë” ë„“í˜€ì•¼ í•¨
* block ì „ì²´ë¥¼ ê±°ì˜ í•œ ë²ˆì— ê°€ì ¸ì˜¬ ìˆ˜ ìˆìŒ

&ensp;Case 1: memory width = 2 words<br/>
<p align="center"><img src="/assets/img/Computer Architecture/chapter5. Large and Fast/5-4-4.png" width="500"></p>

&ensp;Miss penalty:<br/>
$1 + 2 Ã— 15 + 2 Ã— 1 = 33$

* ì£¼ì†Œ = 1
* DRAM access 2ë²ˆ í•„ìš” (2 wordì”© ì½ê¸° ë•Œë¬¸)
* ì „ì†¡ë„ 2ë²ˆ

&ensp;Bandwidth<br/>
$\frac{16}{33} = 0.48 B/cycle$

&ensp;Case 2: memory width = 4 words<br/>
<p align="center"><img src="/assets/img/Computer Architecture/chapter5. Large and Fast/5-4-5.png" width="500"></p>

&ensp;Miss penalty:<br/>
$1 + 1 Ã— 15 + 1 Ã— 1 = 17$

&ensp;Bandwidth<br/>
$\frac{16}{17} = 0.94 B/cycle$

## Interleaved Memory (ë©”ëª¨ë¦¬ëŠ” ë„“íˆì§€ ì•Šê³  ì€í–‰(bank)ë§Œ ë¶„ë¦¬)

<p align="center"><img src="/assets/img/Computer Architecture/chapter5. Large and Fast/5-4-6.png" width="500"></p>

* ë©”ëª¨ë¦¬ëŠ” ì—¬ëŸ¬ ë±…í¬(bank)ë¡œ ë‚˜ëˆ„ì–´ ë…ë¦½ì ìœ¼ë¡œ ë™ì‘
* bus í­ì€ ê·¸ëŒ€ë¡œ (narrow)
* í•˜ì§€ë§Œ DRAM access latency(15 cycles)ë¥¼ ë™ì‹œì— ê²ªì„ ìˆ˜ ìˆìŒ

&ensp;í­ì€ ê·¸ëŒ€ë¡œì§€ë§Œ ë³‘ë ¬ë¡œ ë™ì‹œì— ì½ìŒ<br/>

&ensp;4-way interleaving<br/>
<p align="center"><img src="/assets/img/Computer Architecture/chapter5. Large and Fast/5-4-7.png" width="500"></p>

&ensp;Miss penalty:<br/>
$1 + 1 \times 15 + 4 \times 1 = 20$

* ì£¼ì†Œ = 1
* ì²« DRAM latency = 15
* word 4ê°œëŠ” ê° bankì—ì„œ ë³‘ë ¬ë¡œ ì–»ì–´ì˜¤ë¯€ë¡œ ì „ì†¡ë§Œ 4 cycles

&ensp;Bandwidth<br/>
$\frac{16}{20} = 0.8.0 B/cycles$

&ensp;Wide memory(4 words = 0.94)ì—ëŠ” ëª» ë¯¸ì¹˜ì§€ë§Œ Wide memory(2 words = 0.48)ë³´ë‹¤ í›¨ì”¬ ì¢‹ìŒ. One-word(0.25)ë³´ë‹¤ëŠ” ì••ë„ì ìœ¼ë¡œ ë¹ ë¦„.<br/>

## The Hamming SEC/DED Code (í•´ë° ì½”ë“œ)

&ensp;Richard Hamming<br/>
* ë©”ëª¨ë¦¬ì—ì„œ ë°œìƒí•˜ëŠ” ë¹„íŠ¸ ì—ëŸ¬ë¥¼ ìë™ìœ¼ë¡œ ê²€ì¶œÂ·ìˆ˜ì •í•˜ê¸° ìœ„í•œ ì½”ë“œë¥¼ ê³ ì•ˆí•œ ì‚¬ëŒ.
* ì´ ì—…ì ìœ¼ë¡œ íŠœë§ìƒ ìˆ˜ìƒ(1968).

&ensp;Hamming Distance(í•´ë° ê±°ë¦¬)<br/>
&ensp;í•´ë° ê±°ë¦¬: ë‘ ë¹„íŠ¸ íŒ¨í„´ ê°„ì— ì„œë¡œ ë‹¤ë¥¸ ë¹„íŠ¸ì˜ ê°œìˆ˜<br/>

&ensp;í•´ë° ê±°ë¦¬ì™€ ì˜¤ë¥˜ ê²€ì¶œÂ·ìˆ˜ì • ëŠ¥ë ¥ì˜ ê´€ê³„<br/>

| í•´ë° ê±°ë¦¬ | ê¸°ëŠ¥                                         |
| ----- | ------------------------------------------ |
| **2** | ë‹¨ì¼ ë¹„íŠ¸ ì˜¤ë¥˜ **ê²€ì¶œ** ê°€ëŠ¥ (ì˜ˆ: parity code)        |
| **3** | ë‹¨ì¼ ë¹„íŠ¸ **ìˆ˜ì •** + ë‘ ë¹„íŠ¸ **ê²€ì¶œ** ê°€ëŠ¥ (SEC/DED ê¸°ë°˜) |

&ensp;í•´ë° ê±°ë¦¬ë¥¼ 3 ì´ìƒìœ¼ë¡œ ëŠ˜ë ¤ì•¼ ì—ëŸ¬ ìˆ˜ì • ê°€ëŠ¥<br/>

&ensp;Parity Code (íŒ¨ë¦¬í‹° ì½”ë“œ)<br/>
&ensp;Even/Odd Parity<br/>
* Even parity: ì „ì²´ 1ì˜ ê°œìˆ˜ë¥¼ ì§ìˆ˜ë¡œ ë§ì¶¤
* Odd parity: ì „ì²´ 1ì˜ ê°œìˆ˜ë¥¼ í™€ìˆ˜ë¡œ ë§ì¶¤

&ensp;í•œê³„<br/>
* 1ë¹„íŠ¸ ì˜¤ë¥˜ëŠ” ê²€ì¶œ ê°€ëŠ¥
* ê·¸ëŸ¬ë‚˜ 2ë¹„íŠ¸ ì˜¤ë¥˜ëŠ” ê²€ì¶œ ë¶ˆê°€
* ì–´ë– í•œ ì˜¤ë¥˜ë„ ìˆ˜ì • ë¶ˆê°€

&ensp;Hamming Error Correction Code (ECC)<br/>
<p align="center"><img src="/assets/img/Computer Architecture/chapter5. Large and Fast/5-4-8.png" width="500"></p>

&ensp;(1) íŒ¨ë¦¬í‹° ë¹„íŠ¸ ìœ„ì¹˜<br/>
&ensp;ìœ„ì¹˜ëŠ” 2ì˜ ì œê³±ìˆ˜<br/>
&ensp;1, 2, 4, 8, â€¦<br/>
&ensp;ì˜ˆ: 12ë¹„íŠ¸ë¼ë©´<br/>
&ensp;p1 = position 1<br/>
&ensp;p2 = position 2<br/>
&ensp;p4 = position 4<br/>
&ensp;p8 = position 8<br/>

&ensp;(2) ê° íŒ¨ë¦¬í‹° ë¹„íŠ¸ê°€ ì»¤ë²„í•˜ëŠ” ë²”ìœ„ ê·œì¹™<br/>


&ensp;íŒ¨ë¦¬í‹° ë¹„íŠ¸ p_këŠ”
&ensp;k ë¹„íŠ¸ ê°„ê²©ìœ¼ë¡œ kê°œì˜ bitë¥¼ ì²´í¬í•˜ê³ , ë‹¤ì‹œ kê°œ ê±´ë„ˆë›°ëŠ” íŒ¨í„´<br/>

&ensp;ì˜ˆ: p1 â†’ 1ì¹¸ë§ˆë‹¤ ë²ˆê°ˆì•„ ì²´í¬<br/>
&ensp;p2 â†’ 2ì¹¸ ì²´í¬, 2ì¹¸ ìŠ¤í‚µ<br/>
&ensp;p4 â†’ 4ì¹¸ ì²´í¬, 4ì¹¸ ìŠ¤í‚µ<br/>
&ensp;p8 â†’ 8ì¹¸ ì²´í¬, 8ì¹¸ ìŠ¤í‚µ<br/>

&ensp;ê·¸ë˜ì„œ í‘œê°€ Xì™€ ê³µë°±ìœ¼ë¡œ êµ¬ì„±ë¨.<br/>

&ensp;(3) Even parity(ì§ìˆ˜ íŒ¨ë¦¬í‹°) ì‚¬ìš©<br/>
&ensp;ê° p_këŠ” ìì‹ ì´ ë‹´ë‹¹í•˜ëŠ” ì˜ì—­ì˜ 1 ê°œìˆ˜ë¥¼ ì§ìˆ˜ë¡œ ë§ì¶”ë„ë¡ 0 or 1ì„ ë„£ìŒ.<br/>

&ensp;Hamming ECC ì˜ˆì œ ì„¤ëª…<br/>
&ensp;ì˜ˆì œ ë°ì´í„°:<br/>
```ini
9A_hex = 10011010â‚‚
```

&ensp;í•´ë° ìœ„ì¹˜ì— ë§ì¶° d1, d2â€¦ ë°°ì¹˜ í›„ ê° parity bitì„ ê³„ì‚°í•´ì„œ p1, p2, p4, p8ì„ ì±„ì›€.<br/>

<p align="center"><img src="/assets/img/Computer Architecture/chapter5. Large and Fast/5-4-9.png" width="500"></p>

&ensp;ì˜¤ë¥˜ ë°œìƒ ì‹œ ë””ì½”ë”©<br/>
&ensp;ì˜ˆ: 10ë²ˆ bit ë’¤ì§‘íŒ ê²½ìš°<br/>
1. ìƒˆë¡œ parity ê²€ì‚¬
2. p1, p2, p4, p8ì˜ ê²°ê³¼ë¥¼ í•©ì³ì„œ â†’ ì˜¤ë¥˜ ìœ„ì¹˜ì˜ ì´ì§„ìˆ˜ ì£¼ì†Œê°€ ë‚˜íƒ€ë‚¨

&ensp;ì˜ˆ: p1=1, p2=0, p4=1, p8=0 â†’ 1010â‚‚ = 10, 10ë²ˆ ë¹„íŠ¸ê°€ ì—ëŸ¬<br/>
&ensp;ë”°ë¼ì„œ ê·¸ ë¹„íŠ¸ë¥¼ ë’¤ì§‘ì–´ì„œ ì›ë³µ â†’ ì—ëŸ¬ ìˆ˜ì • ì™„ë£Œ<br/>

### SEC/DED Code (Single Error Correcting / Double Error Detecting)

&ensp;SEC(ë‹¨ì¼ ì˜¤ë¥˜ ìˆ˜ì •)<br/>
&ensp;í•´ë° ì½”ë“œ ê¸°ë³¸ êµ¬ì¡°(ê±°ë¦¬ 3)<br/>

&ensp;DED(ì´ì¤‘ ì˜¤ë¥˜ ê²€ì¶œ)<br/>
&ensp;ì¶”ê°€ íŒ¨ë¦¬í‹° ë¹„íŠ¸ë¥¼ í•˜ë‚˜ ë” ë„£ì–´ ì „ì²´ ì½”ë“œì˜ í•´ë° ê±°ë¦¬ë¥¼ 4ë¡œ ë§Œë“¤ë©´ ê°€ëŠ¥.<br/>

&ensp;í•´ë° ì½”ë“œ + ì „ì²´ íŒ¨ë¦¬í‹° 1bit ì¶”ê°€ = SEC/DED<br/>

&ensp;ì˜ˆì œ: data = 1001<br/>
<p align="center"><img src="/assets/img/Computer Architecture/chapter5. Large and Fast/5-4-10.png" width="500"></p>

* case 1: ë‹¨ì¼ ì˜¤ë¥˜ â†’ ë¹¨ê°„ìƒ‰ í•˜ë‚˜
* case 4: ì´ì¤‘ ì˜¤ë¥˜ â†’ ë¹¨ê°„ìƒ‰ ë‘ ê°œ â†’ "double error" ë¡œ í‘œì‹œ

&ensp;SEC+DEDëŠ”<br/>
* ë‹¨ì¼ ì˜¤ë¥˜ëŠ” ìˆ˜ì •
* ë‘ ê°œ ì˜¤ë¥˜ëŠ” "ì˜¤ë¥˜ ë°œìƒí–ˆë‹¤"ë§Œ íƒì§€ ê°€ëŠ¥

## Fully Associative Cache = CAM(Content Addressable Memory)

&ensp;CAM ì´ë€?<br/>
&ensp;ì¼ë°˜ ë©”ëª¨ë¦¬ëŠ” ì£¼ì†Œë¡œ ì ‘ê·¼<br/>
&ensp;CAMì€ ë‚´ìš©(data, tag)ìœ¼ë¡œ ì§ì ‘ ë¹„êµí•˜ì—¬ ì°¾ìŒ<br/>

&ensp;Fully associative cacheê°€ CAMì„ ê¸°ë°˜ìœ¼ë¡œ ì‘ë™.<br/>

&ensp;CAM ë™ì‘ ë°©ì‹<br/>
1. CPUê°€ **Argument Register(A)**ì— ë¹„êµí•  tagë¥¼ ë„£ìŒ
2. CAMì˜ ëª¨ë“  ì—”íŠ¸ë¦¬ì™€ ë³‘ë ¬ ë¹„êµ
3. ì¼ì¹˜í•˜ëŠ” ì—”íŠ¸ë¦¬ì˜ indexë§Œ 1(M(i)=1)
4. ê·¸ ì¸ë±ìŠ¤ì˜ ë°ì´í„°ê°€ cache hit

&ensp;Key Register(K)<br/>
* ë¹„êµí•  ë•Œ íŠ¹ì • ë¹„íŠ¸ë§Œ ë¹„êµí•˜ë„ë¡ ë§ˆìŠ¤í‚¹í•˜ëŠ” ê¸°ëŠ¥
* Kê°€ 1ì¸ ë¹„íŠ¸ë§Œ ë¹„êµí•¨ (bit mask)

<p align="center"><img src="/assets/img/Computer Architecture/chapter5. Large and Fast/5-4-11.png" width="500"></p>