Analysis & Synthesis Status : Successful - Fri Apr 28 22:59:54 2023
Quartus II Version : 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
Revision Name : mul_A_vs_B
Top-level Entity Name : mul_A_vs_B
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 23
    Dedicated logic registers : 22
Total registers : 22
Total pins : 24
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
