;redcode
;assert 1
	SPL -9, @-12
	MOV -1, <-26
	SUB 422, 8
	SUB 421, 1
	SUB #12, @100
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, #400
	MOV -9, <-20
	DJN -1, @-20
	JMZ @-164, 0
	JMZ @-164, 0
	SUB 421, 1
	SUB #121, 100
	SPL 210, 60
	SLT 210, 0
	JMZ @-164, 0
	CMP 12, @0
	CMP 12, @0
	JMN @270, 90
	JMZ 270, 91
	JMZ 270, 91
	JMZ -270, 90
	SPL -7, @-125
	JMZ -270, 90
	DAT #210, #60
	DAT #210, #60
	JMN @270, 90
	SPL -7, @-125
	JMZ -270, 90
	MOV #0, @104
	SPL -771, @-20
	JMZ -270, 90
	SUB @-127, 109
	SLT 727, -510
	SLT 727, -510
	SUB #72, @251
	DJN -771, @-20
	DJN -771, @-20
	ADD -771, <-20
	DJN -771, @-20
	ADD 217, @30
	JMZ <-127, 109
	SPL -7, @-125
	SLT -7, <-125
	SPL -606, @-20
	SLT -7, <-125
	SPL -606, @-20
	JMN @712, #201
	SUB #12, @100
