// Seed: 1721012484
module module_0;
  assign id_1 = id_1;
  uwire id_2;
  id_4(
      .id_0(1), .id_1(!id_2 >= id_3), .id_2(1)
  );
  wire id_5;
  module_2(
      id_5, id_1, id_5
  );
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  wire id_6;
  module_0();
  wire id_7;
  wire id_8;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1;
endmodule
