name: sva_basic01
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/sva/basic01.sv
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 0

module top (
	clock,
	ctrl
);
	input wire clock;
	input wire ctrl;
	reg read = 0;
	reg write = 0;
	reg ready = 0;
	always @(posedge clock) begin
		read <= (! ctrl);
		write <= ctrl;
		ready <= write;
	end
endmodule
