<?xml version="1.0" encoding="UTF-8"?>
<messageFile name="e5aplace" fid="6107" alias="e5aplace" vendor="Lattice Semiconductor Corporation" stamp="Date and Time">
  <description text="this message file contains message for [name] package" />
  <!-- owner of this message file -->
  <owner text="owner" />
  <messages>

	<msg uid="1001" type="Error" text="Placement has RCLK failure."/>
	<msg uid="1002" type="Error" text="\nunable to legalize placement wrt partial-register and ACA (errflag=$$xx).\n"/>
	<msg uid="1003" type="Warning" level="2" text="Ignore user's locking of register-containing '$$s' at a non-register site '$$s'.\n"/>
	<msg uid="1004" type="Error" text="Register-containing '$$s' in pgroup '$$s' cannot be legalized to a register slice site.\n"/>
	<msg uid="1005" type="Warning" level="2" text="Comp $$s might be moved out of PGROUP $$s's bbox due to partial-register constraint.\n"/>
	<msg uid="1006" type="Warning" level="2" text="Spurious RAM configuration(ERR$$d)-- invalid WCKO signal '$$s' of '$$s'.\n"/>
	<msg uid="1007" type="Warning" level="2" text="$$s dpram(Err$$d sig=$$s): invalid WADO to WAD connection, comp '$$s'.\n"/>
	<msg uid="1008" type="Warning" level="2" text="missing WDO to WD connection for RAM comp '$$s'.\n"/>
	<msg uid="1009" type="Warning" level="2" text="Placement might fail due to insufficient DPRAMs in device ($$d in netlist, $$d available).\n"/>
	<msg uid="1010" type="Warning" level="2" text="User may experience placement difficulty due to insufficient SLICE0/1/2 sites. Total $$d slices must be placed at SLICE0/1/2 while only $$d sites available for $$s device. See the following analysis for detail.\n"/>
	<msg uid="1011" type="Warning" level="2" text="User may experience routing failure due to DCS and M pin conflict.\n"/>
	<msg uid="1012" type="Error" text="DQS bus with strobe &quot;$$s&quot; has contradicting quadrant clock preferences."/>
	<msg uid="1013" type="Error" text="Conflict placement of DQSDLL comp &quot;$$s&quot; and DQS PIO comp &quot;$$s&quot;."/>
	<msg uid="1014" type="Error" text="Conflict placement of DQSDLL comp &quot;$$s&quot; and DQ PIO comp &quot;$$s&quot;."/>
	<msg uid="1015" type="Error" text="The IOLOGIC comp $$s for DQSXCLK has to be placed on site $$s according to the architecture; however, this site has been prohibited or occupied$$s$$s.  Therefore the design may not be able to route."/>
	<msg uid="1016" type="Error" text="Probably a capture problem: there is no IOLOGIC connected to the XCLK input of this DQSBUF site: $$s."/>
	<msg uid="1017" type="Error" text="The DQSXFER input of IOL comp $$s can only be driven by the DQSXFER output of a DQS comp; however in this design, it is driven by a non-DQS comp $$s, which is incorrect."/>
	<msg uid="1018" type="Error" text="The IOL comp $$s is used for DDR, therefore the DQSXFER is required to connect to a DQS. However, in this design there is no such signal."/>
	<msg uid="1019" type="Error" text="The DQSXFER output of a DQS comp can only drive the DQSXFER input of an IOL comp; however, in this design, the DQSXFER output of DQS comp $$s drives a non-IOL comp $$s."/>
	<msg uid="1020" type="Error" text="The DQSXFER output of a DQS comp must be connected to IOLOGIC.DQSXFER inputs; however, for DQS comp $$s, this output is not used in this design."/>
	<msg uid="1021" type="Error" text="Please check the design carefully."/>
	<msg uid="1022" type="Error" text="The DQS bus with strobe &quot;$$s&quot; uses &quot;$$s&quot; instead of SSTL25/SSTL18 as the sysIO signalling standard.  Please check if this is correct."/>
	<msg uid="1023" type="Error" text="The DQS strobe &quot;$$s&quot; uses sysIO type &quot;$$s&quot;, while the DQS data pad &quot;$$s&quot; uses a different sysIO type &quot;$$s&quot;, which is not allowed.  The DQS strobe and all data pads within a DQS bus should use the same sysIO signalling standard."/>
	<msg uid="1024" type="Error" text="Edge clock signal &quot;$$s&quot; has an inverted polarity, therefore the PIO driver &quot;$$s&quot; has to be placed on one of the dedicated clock pins; however it was placed on PIO site &quot;$$s / $$s&quot; and is incorrect."/>
	<msg uid="1025" type="Warning" level="2" text="Could not find a CIB for edge clock signal &quot;$$s&quot;."/>
	<msg uid="1026" type="Warning" level="2" text="Edge clock signal &quot;$$s&quot; (driven by DLL comp &quot;$$s&quot;) has to use a CIB, which may increase delay or injection."/>
	<msg uid="1027" type="Warning" level="2" text="Edge clock signal &quot;$$s&quot; (driven by DLLDEL comp &quot;$$s&quot;) has to use a CIB, which may increase delay or injection."/>
	<msg uid="1028" type="Warning" level="2" text="Edge clock signal &quot;$$s&quot; (driven by PIO comp &quot;$$s&quot;) has to use a CIB, which may increase delay or skew."/>
	<msg uid="1029" type="Error" text="Edge clock signal &quot;$$s&quot; has an inverted polarity, therefore the PIO driver &quot;$$s&quot; has to be placed on one of the dedicated clock pins.  Please make sure that these dedicated clock pins are not occupied or prohibited."/>
	<msg uid="1030" type="Warning" level="2" text="Could not find an optimal site to place comp &quot;$$s&quot;, edge clock &quot;$$s&quot; this may increase delay or skew."/>
	<msg uid="1031" type="Warning" level="2" text="Edge clock signal &quot;$$s&quot; (driven by PLL comp &quot;$$s&quot;) has to use a CIB, which may increase delay or injection."/>
	<msg uid="1032" type="Error" text="$$d edge clock signals were selected, however only $$d are allowed."/>
	<msg uid="1033" type="Error" text="This design cannot be routed because edge clock signal &quot;$$s&quot; is driven by a DCS comp &quot;$$s&quot;."/>
	<msg uid="1034" type="Warning" level="2" text="Edge clock signal &quot;$$s&quot; has conflict on the driver &quot;$$s&quot; (bank $$d) and the load &quot;$$s / $$s&quot; (placed on &quot;$$s / $$s&quot;, bank $$d)."/>
	<msg uid="1035" type="Warning" level="2" text="Edge clock signal &quot;$$s&quot; has conflict on the driver &quot;$$s&quot; (bank $$d) and the load &quot;$$s / $$s&quot; (locate bank $$d)."/>
	<msg uid="1036" type="Error" text="Edge clock signal &quot;$$s&quot; has $$d loads, which exceeds the maximum number of available PIOs per side.  Please use a bigger device."/>
	<msg uid="1037" type="Warning" level="2" text="Edge clock &quot;$$s&quot; may not be placed or routed due to a potential I/O banking conflict (possible reason: incompatible pin locking; incompatible PIO PGROUP preferences; incompatible Vccio/Vref with I/O banks; incompatible DQS bus connectivity)."/>
	<msg uid="1038" type="Error" text="Edge clock signal &quot;$$s&quot; (driver comp &quot;$$s&quot;) ensure it has  been placed ."/>
	<msg uid="1039" type="Error" text="Edge clock signal &quot;$$s&quot; ensure that is has been placed ."/>
	<msg uid="1040" type="Error" text="Edge clock load &quot;$$s&quot; has been placed on bank $$d, which is inconsistent with the assignment of the edge clock &quot;$$s&quot; (driver comp &quot;$$s&quot;)."/>
	<msg uid="1041" type="Warning" level="2" text="User preference on edge clock load &quot;$$s&quot; is inconsistent with the assignment of the edge clock &quot;$$s&quot; (driver comp &quot;$$s&quot;)."/>
	<msg uid="1042" type="Warning" level="2" text="Comp &quot;$$s&quot; (driven by edge clock &quot;$$s&quot;) cannot be placed on the optimal site, therefore general routing has to be used to route from the edge clock to this comp."/>
	<msg uid="1043" type="Warning" level="2" text="Cannot place comp &quot;$$s&quot; on site &quot;$$s&quot; because they are incompatible."/>
	<msg uid="1044" type="Warning" level="2" text="Cannot place comp &quot;$$s&quot; on site &quot;$$s&quot; because this site has been occupied by another comp &quot;$$s&quot;."/>
	<msg uid="1045" type="Warning" level="2" text="Cannot place comp &quot;$$s&quot; on site &quot;$$s&quot; because this site has been prohibited."/>
	<msg uid="1046" type="Warning" level="2" text="Cannot place comp &quot;$$s&quot; on site &quot;$$s&quot; because this comp has been placed on &quot;$$s&quot; already."/>
	<msg uid="1047" type="Warning" level="2" text="Cannot place comp &quot;$$s&quot; on site &quot;$$s&quot;."/>
	<msg uid="1048" type="Warning" level="2" text="Edge clock signal &quot;$$s&quot; -- the driver comp &quot;$$s&quot; is placed on site &quot;$$s&quot;: there will be no direct connection to the edge clock resources, therefore general routing has to be used."/>
	<msg uid="1049" type="Warning" level="2" text="Edge clock signal &quot;$$s&quot; -- the driver comp &quot;$$s&quot; is placed on site &quot;$$s&quot;: potential I/O banking conflict. There will be no direct connection to the edge clock resources and general routing must be used."/>
	<msg uid="1050" type="Warning" level="2" text="PLL external capacitor has been used and is not available for PLL site &quot;$$s&quot;."/>
	<msg uid="1051" type="Warning" level="2" text="Cannot place comp &quot;$$s&quot; on site &quot;$$s&quot; because otherwise CLKFB_DIV will be out of range."/>
	<msg uid="1052" type="Warning" level="2" text="Cannot place comp &quot;$$s&quot; on site &quot;$$s / $$s&quot; because they are incompatible."/>
	<msg uid="1053" type="Warning" level="2" text="Cannot place comp &quot;$$s&quot; on site &quot;$$s / $$s&quot; because this site has been occupied by another comp &quot;$$s&quot;."/>
	<msg uid="1054" type="Warning" level="2" text="Cannot place comp &quot;$$s&quot; on site &quot;$$s / $$s&quot;."/>
	<msg uid="1055" type="Warning" level="2" text="Cannot place comp &quot;$$s&quot; on site &quot;$$s / $$s&quot; because of potential I/O banking conflict (edge clock signal vs the driver)."/>
	<msg uid="1056" type="Warning" level="2" text="Cannot place the driver comp &quot;$$s&quot; on site &quot;$$s / $$s&quot; because this site is out of possible range for the driver comp."/>
	<msg uid="1057" type="Warning" level="2" text="Cannot place comp &quot;$$s&quot; on site &quot;$$s / $$s&quot; because this site has been prohibited."/>
	<msg uid="1058" type="Warning" level="2" text="Cannot place comp &quot;$$s&quot; on site &quot;$$s / $$s&quot; because this site has been booked by a quadrant clock."/>
	<msg uid="1059" type="Warning" level="2" text="Cannot place the driver comp &quot;$$s&quot; on site &quot;$$s / $$s&quot; because I/O placement failed for this comp."/>
	<msg uid="1060" type="Warning" level="2" text="The driver comp &quot;$$s&quot; of ECLK signal &quot;$$s&quot; has been placed on site &quot;$$s / $$s&quot; already -- cannot use site &quot;$$s / $$s&quot;."/>
	<msg uid="1061" type="Error" text="Edge clock signal &quot;$$s&quot; has an inverted polarity, therefore the PIO driver comp &quot;$$s&quot; has to be placed on one of the dedicated clock pins; however it was placed on PIO site &quot;$$s&quot;. This is incorrect."/>
	<msg uid="1062" type="Warning" level="2" text="Edge clock signal &quot;$$s&quot; -- the PIO driver comp &quot;$$s&quot; is placed on site &quot;$$s / $$s&quot;: there will be no direct connection to the edge clock resources. General routing must to be used."/>
	<msg uid="1063" type="Warning" level="2" text="Edge clock signal &quot;$$s&quot; -- the PIO driver comp &quot;$$s&quot; is placed on PIO site &quot;$$s / $$s&quot;: there will be no direct connection to the edge clock resources. General routing has to be used."/>
	<msg uid="1064" type="Warning" level="2" text="Edge clock signal &quot;$$s&quot; -- the PIO driver comp &quot;$$s&quot; is placed on PIO site &quot;$$s / $$s&quot;: potential I/O banking conflict. There will be no direct connection to the edge clock resources, and general routing has to be used."/>
	<msg uid="1065" type="Warning" level="2" text="Edge clock signal &quot;$$s&quot;: PIO driver comp &quot;$$s&quot; cannot be placed."/>
	<msg uid="1066" type="Warning" level="2" text="No dedicated pins for comp &quot;$$s&quot;."/>
	<msg uid="1067" type="Warning" level="2" text="CLKDIV comp &quot;$$s&quot; (placed on site &quot;$$s&quot;): CLKI input signal &quot;$$s&quot; has to use general routing because CLKI driver comp &quot;$$s&quot; cannot use any PIO sites with direct connections to the CLKDIV comp."/>
	<msg uid="1068" type="Warning" level="2" text="CLKDIV comp &quot;$$s&quot; was placed on site &quot;$$s&quot;; however, the CLKI input PIO driver &quot;$$s&quot; was placed on a non-dedicated PIO site &quot;$$s / $$s&quot;."/>
	<msg uid="1069" type="Warning" level="2" text="Dedicated pin &lt;CLKI&gt; of site &quot;$$s&quot; is missing."/>
	<msg uid="1070" type="Warning" level="2" text="Dedicated pin &lt;CLKFB&gt; of site &quot;$$s&quot; is missing."/>
	<msg uid="1071" type="Warning" level="2" text="PLL comp &quot;$$s&quot; was placed on site &quot;$$s&quot;; however, the CLKI input PIO driver &quot;$$s&quot; was placed on a non-dedicated PIO site &quot;$$s / $$s&quot; (the dedicated CLKI input PIO is &quot;$$s / $$s&quot;)."/>
	<msg uid="1072" type="Warning" level="2" text="The dedicated PIO site &quot;$$s / $$s&quot; of the $$s input of DLL site &quot;$$s&quot; has been occupied by another PIO comp &quot;$$s&quot;."/>
	<msg uid="1073" type="Warning" level="2" text="The dedicated PIO site &quot;$$s / $$s&quot; of the $$s input of DLL site &quot;$$s&quot; has been prohibited."/>
	<msg uid="1074" type="Warning" level="2" text="The $$s driver comp &quot;$$s&quot; of DLL comp &quot;$$s&quot; (placed on site &quot;$$s&quot;) cannot be placed on the dedicated site &quot;$$s / $$s&quot; because of the LOCATE PGROUP preference."/>
	<msg uid="1075" type="Warning" level="2" text="DLL comp &quot;$$s&quot; was placed on site &quot;$$s&quot;; however, the $$s input PIO driver comp &quot;$$s&quot; was placed on a non-dedicated PIO site &quot;$$s / $$s&quot; (the dedicated $$s input PIO site is quot;$$s / $$s&quot;)."/>
	<msg uid="1076" type="Warning" level="2" text="No dedicated pin available for DLLDEL comp &quot;$$s&quot; placed on site &quot;$$s&quot;."/>
	<msg uid="1077" type="Warning" level="2" text="The dedicated PIO site &quot;$$s / $$s&quot; of the CLKI input of DLLDEL comp &quot;$$s&quot; (placed on site &quot;$$s&quot;) has been occupied by another PIO comp &quot;$$s&quot;."/>
	<msg uid="1078" type="Warning" level="2" text="The dedicated PIO site &quot;$$s / $$s&quot; of the CLKI input of DLLDEL comp &quot;$$s&quot; (placed on site &quot;$$s&quot;) has been prohibited."/>
	<msg uid="1079" type="Warning" level="2" text="The CLKI driver comp &quot;$$s&quot; of DLLDEL comp &quot;$$s&quot; (placed on site &quot;$$s&quot;) cannot be placed on the dedicated site &quot;$$s / $$s&quot; because of the LOCATE PGROUP preference."/>
	<msg uid="1080" type="Warning" level="2" text="DLLDEL comp &quot;$$s&quot; was placed on site &quot;$$s&quot;; however, the CLKI input PIO driver comp &quot;$$s&quot; was placed on a non-dedicated PIO site &quot;$$s / $$s&quot; (the dedicated CLKI input PIO is &quot;$$s / $$s&quot;)."/>
	<msg uid="1081" type="Warning" level="2" text="ECLK signal &quot;$$s&quot; cannot use PRIMARY2EDGE due to limited # of resources available."/>
	<msg uid="1082" type="Warning" level="2" text="Unsupported PRIMARY2EDGE preference for clock signal &quot;$$s&quot; will be ignored."/>
	<msg uid="1083" type="Error" text="Signal &quot;$$s&quot; is defined as a PRIMARY2EDGE clock, therefore it can only drive ECLK loads on left/right edges of the device; however some of the ECLK loads are in I/O bank &quot;$$d&quot;, this is incorrect.  Please make sure the LOCATE preference of each ECLK load is consistent with the corresponding PRIMARY2EDGE preference."/>
	<msg uid="1084" type="Error" text="Some of the load comps of ECLK &quot;$$s&quot; are locked to an invalid I/O bank &quot;$$d&quot;."/>
	<msg uid="1085" type="Warning" level="2" text="ECLK signal &quot;$$s&quot; cannot be assigned to PRIMARY2EDGE due to limited # of resources available."/>
	<msg uid="1086" type="Warning" level="2" text="ECLK signal &quot;$$s&quot; cannot be fully assigned to use PRIMARY2EDGE. This may cause a large skew."/>
	<msg uid="1087" type="Error" text="The SPLL instance &quot;$$s&quot; has property PLLTYPE=GPLL, therefore it should be placed on a GPLL site; however it is placed on SPLL site &quot;$$s&quot;."/>
	<msg uid="1088" type="Error" text="The SPLL instance &quot;$$s&quot; has property PLLTYPE=SPLL, ."/>
	<msg uid="1089" type="Error" text="Check your design and preference carefully."/>
	<msg uid="1090" type="Status" text="The SPLL instance &quot;$$s&quot; is placed on GPLL site &quot;$$s&quot;.\n"/>
	<msg uid="1091" type="Error" text="PLL comp &quot;$$s&quot; cannot be placed."/>
	<msg uid="1092" type="Error" text="As per the Fpd calculation, the PLL instance &quot;$$s&quot; requires external capacitor.  The Actual CLKOP frequency of this PLL is $$.3f MHz and is out of the operating range ($$.3f MHz to $$.3f MHz)."/>
	<msg uid="1093" type="Error" text="Not enough $$s sites to place all $$s comps$$s -- # of $$s sites: $$d, # of $$s comps$$s: $$d."/>
	<msg uid="1094" type="Error" text="There is no enough PLL sites to place PLL comps with PLLTYPE=AUTO (# of PLL sites available: $$d, # of PLL comps with PLLTYPE=AUTO: $$d)."/>
	<msg uid="1095" type="Warning" level="2" text="As per the PLLCAP setting, the PLL instance &quot;$$s&quot; does not require external capacitor.  As per the Fpd frequency, the PLL instance requires external capacitor.  Changed the PLLCAP setting to ENABLED."/>
	<msg uid="1096" type="Status" text="The PLLCAP setting of PLL instance &quot;$$s&quot; is changed from AUTO to ENABLED."/>
	<msg uid="1097" type="Status" text="The PLL instance &quot;$$s&quot; is placed on PLL site &quot;$$s&quot; and the external capacitor pin on the $$s side is enabled.  Check the PAD report for the enabled external capacitor pin(s)."/>
	<msg uid="1098" type="Warning" level="2" text="As per the PLLCAP setting, the PLL instance &quot;$$s&quot; requires external capacitor.  But as per the Fpd frequency, the PLL instance does not require external capacitor.  Changed the PLLCAP setting to DISABLED."/>
	<msg uid="1099" type="Status" text="The PLLCAP setting of PLL instance &quot;$$s&quot; is changed from AUTO to DISABLED."/>
	<msg uid="1100" type="Error" text="$$d PLL instances require external capacitors, which exceeds the limit of 2.  This design is not implementable."/>
	<msg uid="1101" type="Error" text="The external capacitor on $$s side has been used already, therefore the PLL instance &quot;$$s&quot; (which also requires an external capacitor) cannot be placed on PLL site &quot;$$s&quot;."/>
	<msg uid="1102" type="Error" text="As per the Fpd calculation, the PLL instance &quot;$$s&quot; requires external capacitor on the PLL site &quot;$$s&quot; however, the CLKFB_DIV setting (a.k.a. N divider) of this PLL is $$d and is out of the operating range (maximum $$d)."/>
	<msg uid="1103" type="Error" text="As per the Fpd calculation, the PLL instance &quot;$$s&quot; requires external capacitor on the PLL site &quot;$$s&quot; however, the actual CLKOP frequency of the PLL is $$.3f MHz and is out of the operating range ($$.3f MHz to $$.3f MHz)."/>
	<msg uid="1104" type="Warning" level="2" text="PLL comp &quot;$$s&quot; has not been placed."/>
	<msg uid="1105" type="Warning" level="2" text="Direct path between comps &quot;$$s&quot; and &quot;$$s&quot; is invalid due to other connections and/or constraints in this design."/>
	<msg uid="1106" type="Error" text="DLL comp &quot;$$s&quot; cannot be placed because there is no DLL site available."/>
	<msg uid="1107" type="Error" text="CLKDIV comp &quot;$$s&quot; cannot be placed because there is no CLKDIV site available."/>
	<msg uid="1108" type="Warning" level="2" text="There are at least $$d CLKDIV comps to be placed; however, only $$d CLKDIV $$s available.  Please check your design  and preference carefully."/>
	<msg uid="1109" type="Error" text="According to the connectivity, DLL comp &quot;$$s&quot; has to be placed on DLL site &quot;$$s&quot; ; however it is impossible because this site is $$s$$s."/>
	<msg uid="1110" type="Warning" level="2" text="According to the connectivity, it is better for CLKDIV comp &quot;$$s&quot; to be placed on CLKDIV site &quot;$$s&quot;; however it is impossible because this site is $$s$$s  The design may suffer from excessive delay."/>
	<msg uid="1111" type="Error" text="According to the connectivity, DLLDEL comp &quot;$$s&quot; has to be placed on DLLDEL site &quot;$$s&quot;; however it is impossible because this site is $$s$$s."/>
	<msg uid="1112" type="Warning" level="2" text="According to the connectivity, CLKDIV comp &quot;$$s&quot; has to be placed on CLKDIV site &quot;$$s&quot;; however it is impossible because this site is $$s$$s."/>
	<msg uid="1113" type="Error" text="DLL comp &quot;$$s&quot; cannot be placed in the designated quadrant$$s.  The quadrant clock preference of the feedback signal &quot;$$s&quot; of this DLL is &quot;quadrant $$s&quot;.  The design cannot be routed."/>
	<msg uid="1114" type="Error" text="Signal &lt;$$s&gt; (driver comp &lt;$$s&gt;, placed on site &lt;$$s&gt;) is supposed to use a sweet PIO but it cannot drive DCS input."/>
	<msg uid="1115" type="Error" text="Signal &lt;$$s&gt; (driver comp &lt;$$s&gt;, placed on site &lt;$$s&gt;) is supposed to use a CIB but it cannot drive a DCS input."/>
	<msg uid="1116" type="Warning" level="2" text="Unable to place the PIO driver &lt;$$s&gt; of DCS select signal &lt;$$s&gt; on a dedicated clock PIO &lt;$$s / $$s&gt;."/>
	<msg uid="1117" type="Error" text="RCLK &quot;$$s&quot;: load comp &quot;$$s&quot; (in UPGROUP &quot;$$s&quot;) may have conflicting region preferences."/>
	<msg uid="1118" type="Error" text="Regional clock &quot;$$s&quot; is assigned to an undefined clock region &quot;$$s&quot;."/>
	<msg uid="1119" type="Warning" level="2" text="Regional clock &quot;$$s&quot; has already been assigned to CLKREG &quot;$$s&quot;, therefore the assignment to CLKREG &quot;$$s&quot; will be ignored."/>
	<msg uid="1120" type="Warning" level="2" text="discard regional clock '$$s' with no valid loads assigned to region.\n"/>
	<msg uid="1121" type="Warning" level="2" text="Regional clock signal &quot;$$s&quot; drives $$s.  Generic routing may have to be used to route to the PIO load$$s of this regional clock."/>
	<msg uid="1122" type="Warning" level="2" text="Signal '$$s' is specified as both global and regional clock\n"/>
	<msg uid="1123" type="Error" text="Clock region '$$s' does not have sufficient resource. Please check the following usage :\n"/>
	<msg uid="1124" type="Error" text="Region '$$s' has $$d signal/s assigned as Regional clock/s.  But only $$d clock/s can be assigned. (note: The number of clocks that can be assigned may be less than the maximum clocks per region as some of them maybe used as Global Secondary Clocks.)\n"/>
	<msg uid="1125" type="Error" text="Comp $$s connecting to the following signals in disjoint clock regions.\n"/>
	<msg uid="1126" type="Error" text="Comp '$$s' connecting to clock signals assigned to disjoint areas as follows."/>
	<msg uid="1127" type="Error" text="Two clock regions '$$s' and '$$s' do not have sufficient resource. Please check the following usage :\n"/>
	<msg uid="1128" type="Error" text="\n\nNot enough resources for Regions:"/>
	<msg uid="1129" type="Error" text="Comp &quot;$$s&quot; has been placed at site &quot;$$s&quot; in SCLK region $$d, however it is driving RCLK signal &quot;$$s&quot; of pin '$$s' requires SCLK region$$s $$s.\n\n"/>
	<msg uid="1130" type="Error" text="(ERR.694): wrong #cibs = $$d\n"/>
    <msg uid="1131" type="Error" text="grp type $$d is undefined\n"/>
    <msg uid="1132" type="Error" text="Failed in GS_TASK_LEGALIZE::execute()"/>
    <msg uid="1133" type="Error" text="Failed in GS_TASK_LEGALIZE::add_to_dff_cand()"/>
    <msg uid="1134" type="Error" text="File $$s does not exists\n"/>
    <msg uid="1135" type="Error" text="Logic of comp $$s not exists1."/>
    <msg uid="1136" type="Error" text="Undefined type1 of comp $$s."/>
    <msg uid="1137" type="Error" text="Logic of comp $$s not exists2."/>
    <msg uid="1138" type="Error" text="Undefined type2 of comp $$s."/>
    <msg uid="1139" type="Warning" level="2" text="Undefined type3 of comp $$s = $$d."/>
	<msg uid="1140" type="Error" text="The IOLOGIC comp $$s for DQSXCLK has to be placed on site $$s according to the architecture; however the associated PIO site $$s of this IOLOGIC site has been prohibited or occupied$$s$$s.  Therefore the design may not be routable."/>
	<msg uid="1141" type="Error" text="The DQSXFER input of IOL comp $$s can only be driven by the DQSXFER output of a DQS comp; however in this design, it is driven by another output of DQS comp $$s, which is invalid."/>
	<msg uid="1142" type="Warning" level="2" text="Unable to honor comp '$$s' located at site '$$s'; out of clock region '$$s'\n"/>
	<msg uid="1143" type="Warning" level="2" text="There are at least $$d CLKDIV comps to be placed; however, only $$d CLKDIV $$s available.  Some CLKDIV comps may not be placeable."/>
	<msg uid="1144" type="Error" text="$$s."/>

  </messages>
</messageFile>
