library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

Entity AND3 IS
Port (a, b, c : IN std_logic; z : OUT std_logic);
End Entity AND3;

Architecture Behavioural OF AND3 IS
Begin
   z <= a AND b AND c;
End Architecture Behavioural;
