
//-----------------------------------------------------------------------------
//
// (c) Copyright 2017-2019 Xilinx, Inc. All rights reserved.
//
// This file contains confidential and proprietary information
// of Xilinx, Inc. and is protected under U.S. and
// international copyright and other intellectual property
// laws.
//
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// Xilinx, and to the maximum extent permitted by applicable
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
// WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// (2) Xilinx shall not be liable (whether in contract or tort,
// including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature
// related to, arising under or in connection with these
// materials, including for any direct, or any indirect,
// special, incidental, or consequential loss or damage
// (including loss of data, profits, goodwill, or any type of
// loss or damage suffered as a result of any action brought
// by a third party) even if such damage or loss was
// reasonably foreseeable or Xilinx had been advised of the
// possibility of the same.
//
// CRITICAL APPLICATIONS
// Xilinx products are not designed or intended to be fail-
// safe, or for use in any application requiring fail-safe
// performance, such as life-support or safety devices or
// systems, Class III medical devices, nuclear facilities,
// applications related to the deployment of airbags, or any
// other applications that could lead to death, personal
// injury, or severe property or environmental damage
// (individually and collectively, "Critical
// Applications"). Customer assumes the sole risk and
// liability of any use of Xilinx products in Critical
// Applications, subject only to applicable laws and
// regulations governing limitations on product liability.
//
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES.
//
//-----------------------------------------------------------------------------
//
// Project    : Versal PCI Express Integrated Block
// File       : pio.v
// Version    : 1.0 
//-----------------------------------------------------------------------------
//
// Description:  Programmed I/O module. Design implements 8 KBytes of programmable
//              memory space. Host processor can access this memory space using
//              Memory Read 32 and Memory Write 32 TLPs. Design accepts
//              1 Double Word (DW) payload length on Memory Write 32 TLP and
//              responds to 1 DW length Memory Read 32 TLPs with a Completion
//              with Data TLP (1DW payload).
//
//--------------------------------------------------------------------------------

`timescale 1ps/1ps

(* DowngradeIPIdentifiedWarnings = "yes" *)
module pio #(
  parameter        TCQ = 1,
  parameter [1:0]  AXISTEN_IF_WIDTH               = 00,
  parameter        AXISTEN_IF_RQ_ALIGNMENT_MODE   = "FALSE",
  parameter        AXISTEN_IF_CC_ALIGNMENT_MODE   = "FALSE",
  parameter        AXISTEN_IF_CQ_ALIGNMENT_MODE   = "FALSE",
  parameter        AXISTEN_IF_RC_ALIGNMENT_MODE   = "FALSE",
   parameter              AXI4_CQ_TUSER_WIDTH = 183,
   parameter              AXI4_CC_TUSER_WIDTH = 81,
   parameter              AXI4_RQ_TUSER_WIDTH = 137,
   parameter              AXI4_RC_TUSER_WIDTH = 161,
  parameter        AXISTEN_IF_ENABLE_CLIENT_TAG   = 0,
  parameter        AXISTEN_IF_RQ_PARITY_CHECK     = 0,
  parameter        AXISTEN_IF_CC_PARITY_CHECK     = 0,
  parameter        AXISTEN_IF_RC_PARITY_CHECK     = 0,
  parameter        AXISTEN_IF_CQ_PARITY_CHECK     = 0,
  parameter        AXISTEN_IF_MC_RX_STRADDLE      = 0,
  parameter        AXISTEN_IF_ENABLE_RX_MSG_INTFC = 0,
  parameter [17:0] AXISTEN_IF_ENABLE_MSG_ROUTE    = 18'h2FFFF,

  //Do not modify the parameters below this line
  //parameter C_DATA_WIDTH = (AXISTEN_IF_WIDTH[1]) ? 256 : (AXISTEN_IF_WIDTH[0])? 128 : 64,
  parameter C_DATA_WIDTH = 512,

  parameter PARITY_WIDTH = C_DATA_WIDTH /8,
  parameter KEEP_WIDTH   = C_DATA_WIDTH /32
)(
  input                            user_clk,
  input                            reset_n,
  input                            user_lnk_up,


  // PIO TX Engine

  // AXI-S Completer Competion Interface

  output wire        [C_DATA_WIDTH-1:0]   s_axis_cc_tdata,
  output wire          [KEEP_WIDTH-1:0]   s_axis_cc_tkeep,
  output wire                             s_axis_cc_tlast,
  output wire                             s_axis_cc_tvalid,
  output wire [AXI4_CC_TUSER_WIDTH-1:0]   s_axis_cc_tuser,
  input                                   s_axis_cc_tready,

  // AXI-S Requester Request Interface

  output wire        [C_DATA_WIDTH-1:0]   s_axis_rq_tdata,
  output wire          [KEEP_WIDTH-1:0]   s_axis_rq_tkeep,
  output wire                             s_axis_rq_tlast,
  output wire                             s_axis_rq_tvalid,
  output wire [AXI4_RQ_TUSER_WIDTH-1:0]   s_axis_rq_tuser,
  input                                   s_axis_rq_tready,

  // TX Message Interface

  input                            cfg_msg_transmit_done,
  output wire                      cfg_msg_transmit,
  output wire              [2:0]   cfg_msg_transmit_type,
  output wire             [31:0]   cfg_msg_transmit_data,

  //Tag availability and Flow control Information

  input                    [5:0]   pcie_rq_tag,
  input                            pcie_rq_tag_vld,
  input                    [1:0]   pcie_tfc_nph_av,
  input                    [1:0]   pcie_tfc_npd_av,
  input                            pcie_tfc_np_pl_empty,
  input                    [3:0]   pcie_rq_seq_num,
  input                            pcie_rq_seq_num_vld,

  //Cfg Flow Control Information

  input                    [7:0]   cfg_fc_ph,
  input                    [7:0]   cfg_fc_nph,
  input                    [7:0]   cfg_fc_cplh,
  input                   [11:0]   cfg_fc_pd,
  input                   [11:0]   cfg_fc_npd,
  input                   [11:0]   cfg_fc_cpld,
  output                   [2:0]   cfg_fc_sel,


  //PIO RX Engine

  // Completer Request Interface
  input        [C_DATA_WIDTH-1:0]   m_axis_cq_tdata,
  input                             m_axis_cq_tlast,
  input                             m_axis_cq_tvalid,
  input [AXI4_CQ_TUSER_WIDTH-1:0]   m_axis_cq_tuser,
  input          [KEEP_WIDTH-1:0]   m_axis_cq_tkeep,
  input                     [5:0]   pcie_cq_np_req_count,
  output  wire                      m_axis_cq_tready,
  output  wire                      pcie_cq_np_req,

  // Requester Completion Interface

  input        [C_DATA_WIDTH-1:0]   m_axis_rc_tdata,
  input                             m_axis_rc_tlast,
  input                             m_axis_rc_tvalid,
  input [AXI4_RC_TUSER_WIDTH-1:0]   m_axis_rc_tuser,
  input          [KEEP_WIDTH-1:0]   m_axis_rc_tkeep,
  output  wire                      m_axis_rc_tready,

  //RX Message Interface

  input                            cfg_msg_received,
  input                    [4:0]   cfg_msg_received_type,
  input                    [7:0]   cfg_msg_data,

  // PIO Interrupt Interface

  output wire                      interrupt_done,  // Indicates whether interrupt is done or in process

  // Legacy Interrupt Interface

  input                            cfg_interrupt_sent, // Core asserts this signal when it sends out a Legacy interrupt
  output wire              [3:0]   cfg_interrupt_int,  // 4 Bits for INTA, INTB, INTC, INTD (assert or deassert)

  // MSI Interrupt Interface

  input                            cfg_interrupt_msi_enable,
  input                            cfg_interrupt_msi_sent,
  input                            cfg_interrupt_msi_fail,

  output wire             [31:0]   cfg_interrupt_msi_int,

  //MSI-X Interrupt Interface

  input                            cfg_interrupt_msix_enable,
  input                            cfg_interrupt_msix_sent,
  input                            cfg_interrupt_msix_fail,

  output wire                      cfg_interrupt_msix_int,
  output wire             [63:0]   cfg_interrupt_msix_address,
  output wire             [31:0]   cfg_interrupt_msix_data,

  input                            cfg_power_state_change_interrupt,
  output                           cfg_power_state_change_ack

); // synthesis syn_hier = "hard"


  // Local wires

  wire          req_completion;
  wire          completion_done;
  wire          pio_reset_n = user_lnk_up && reset_n;


  //
  // PIO instance
  //

  pio_ep  #(
    .TCQ                                     ( TCQ ),
    .C_DATA_WIDTH                            ( C_DATA_WIDTH                   ),
    .AXISTEN_IF_WIDTH                        ( AXISTEN_IF_WIDTH ),
    .AXISTEN_IF_RQ_ALIGNMENT_MODE            ( AXISTEN_IF_RQ_ALIGNMENT_MODE ),
    .AXISTEN_IF_CC_ALIGNMENT_MODE            ( AXISTEN_IF_CC_ALIGNMENT_MODE ),
    .AXISTEN_IF_CQ_ALIGNMENT_MODE            ( AXISTEN_IF_CQ_ALIGNMENT_MODE ),
    .AXISTEN_IF_RC_ALIGNMENT_MODE            ( AXISTEN_IF_RC_ALIGNMENT_MODE ),
    .AXI4_CQ_TUSER_WIDTH                     ( AXI4_CQ_TUSER_WIDTH),
    .AXI4_CC_TUSER_WIDTH                     ( AXI4_CC_TUSER_WIDTH),
    .AXI4_RQ_TUSER_WIDTH                     ( AXI4_RQ_TUSER_WIDTH),
    .AXI4_RC_TUSER_WIDTH                     ( AXI4_RC_TUSER_WIDTH),
    .AXISTEN_IF_ENABLE_CLIENT_TAG            ( AXISTEN_IF_ENABLE_CLIENT_TAG ),
    .AXISTEN_IF_RQ_PARITY_CHECK              ( AXISTEN_IF_RQ_PARITY_CHECK ),
    .AXISTEN_IF_CC_PARITY_CHECK              ( AXISTEN_IF_CC_PARITY_CHECK ),
    .AXISTEN_IF_RC_PARITY_CHECK              ( AXISTEN_IF_RC_PARITY_CHECK ),
    .AXISTEN_IF_CQ_PARITY_CHECK              ( AXISTEN_IF_CQ_PARITY_CHECK ),
    .AXISTEN_IF_ENABLE_RX_MSG_INTFC          ( AXISTEN_IF_ENABLE_RX_MSG_INTFC ),
    .AXISTEN_IF_ENABLE_MSG_ROUTE             ( AXISTEN_IF_ENABLE_MSG_ROUTE )
  ) pio_ep (

    .user_clk                                ( user_clk ),
    .reset_n                                 ( reset_n ),
    .s_axis_cc_tdata                         ( s_axis_cc_tdata ),
    .s_axis_cc_tkeep                         ( s_axis_cc_tkeep ),
    .s_axis_cc_tlast                         ( s_axis_cc_tlast ),
    .s_axis_cc_tvalid                        ( s_axis_cc_tvalid ),
    .s_axis_cc_tuser                         ( s_axis_cc_tuser ),
    .s_axis_cc_tready                        ( s_axis_cc_tready ),
    .s_axis_rq_tdata                         ( s_axis_rq_tdata ),
    .s_axis_rq_tkeep                         ( s_axis_rq_tkeep ),
    .s_axis_rq_tlast                         ( s_axis_rq_tlast ),
    .s_axis_rq_tvalid                        ( s_axis_rq_tvalid ),
    .s_axis_rq_tuser                         ( s_axis_rq_tuser ),
    .s_axis_rq_tready                        ( s_axis_rq_tready ),
    .cfg_msg_transmit_done                   ( cfg_msg_transmit_done ),
    .cfg_msg_transmit                        ( cfg_msg_transmit ),
    .cfg_msg_transmit_type                   ( cfg_msg_transmit_type ),
    .cfg_msg_transmit_data                   ( cfg_msg_transmit_data ),
    .pcie_rq_tag                             ( pcie_rq_tag ),
    .pcie_rq_tag_vld                         ( pcie_rq_tag_vld ),
    .pcie_tfc_nph_av                         ( pcie_tfc_nph_av ),
    .pcie_tfc_npd_av                         ( pcie_tfc_npd_av ),
    .pcie_tfc_np_pl_empty                    ( pcie_tfc_np_pl_empty ),
    .pcie_rq_seq_num                         ( pcie_rq_seq_num ),
    .pcie_rq_seq_num_vld                     ( pcie_rq_seq_num_vld ),
    .cfg_fc_ph                               ( cfg_fc_ph ),
    .cfg_fc_nph                              ( cfg_fc_nph ),
    .cfg_fc_cplh                             ( cfg_fc_cplh ),
    .cfg_fc_pd                               ( cfg_fc_pd ),
    .cfg_fc_npd                              ( cfg_fc_npd ),
    .cfg_fc_cpld                             ( cfg_fc_cpld ),
    .cfg_fc_sel                              ( cfg_fc_sel ),
    .m_axis_cq_tdata                         ( m_axis_cq_tdata ),
    .m_axis_cq_tlast                         ( m_axis_cq_tlast ),
    .m_axis_cq_tvalid                        ( m_axis_cq_tvalid ),
    .m_axis_cq_tuser                         ( m_axis_cq_tuser ),
    .m_axis_cq_tkeep                         ( m_axis_cq_tkeep ),
    .m_axis_cq_tready                        ( m_axis_cq_tready ),
    .pcie_cq_np_req                          ( pcie_cq_np_req ),
    .pcie_cq_np_req_count                    ( pcie_cq_np_req_count ),
    .m_axis_rc_tdata                         ( m_axis_rc_tdata ),
    .m_axis_rc_tlast                         ( m_axis_rc_tlast ),
    .m_axis_rc_tvalid                        ( m_axis_rc_tvalid ),
    .m_axis_rc_tuser                         ( m_axis_rc_tuser ),
    .m_axis_rc_tkeep                         ( m_axis_rc_tkeep ),
    .m_axis_rc_tready                        ( m_axis_rc_tready ),
    .cfg_msg_received                        ( cfg_msg_received ),
    .cfg_msg_received_type                   ( cfg_msg_received_type ),
    .cfg_msg_data                            ( cfg_msg_data ),
    .interrupt_done                          ( interrupt_done ),
    .cfg_interrupt_sent                      ( cfg_interrupt_sent ),
    .cfg_interrupt_int                       ( cfg_interrupt_int ),
    .cfg_interrupt_msi_enable                ( cfg_interrupt_msi_enable ),
    .cfg_interrupt_msi_sent                  ( cfg_interrupt_msi_sent ),
    .cfg_interrupt_msi_fail                  ( cfg_interrupt_msi_fail ),
    .cfg_interrupt_msi_int                   ( cfg_interrupt_msi_int ),
    .cfg_interrupt_msix_enable               ( cfg_interrupt_msix_enable ),
    .cfg_interrupt_msix_sent                 ( cfg_interrupt_msix_sent ),
    .cfg_interrupt_msix_fail                 ( cfg_interrupt_msix_fail ),
    .cfg_interrupt_msix_int                  ( cfg_interrupt_msix_int ),
    .cfg_interrupt_msix_address              ( cfg_interrupt_msix_address ),
    .cfg_interrupt_msix_data                 ( cfg_interrupt_msix_data ),
    .req_completion                          ( req_completion ),
    .completion_done                         ( completion_done )

  );


  //
  // Turn-Off controller
  //

  pio_to_ctrl pio_to  (
    .clk                                     ( user_clk ),
    .rst_n                                   ( pio_reset_n ),

    .req_compl                               ( req_completion ),
    .compl_done                              ( completion_done ),

    .cfg_power_state_change_interrupt        ( cfg_power_state_change_interrupt ),
    .cfg_power_state_change_ack              (cfg_power_state_change_ack )
  );

endmodule // pio
