#----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2019.06
# platform  : Linux 3.10.0-1127.13.1.el7.x86_64
# version   : 2019.06p001 64 bits
# build date: 2019.08.01 18:19:57 PDT
#----------------------------------------
# started Fri Aug 07 23:54:46 BRT 2020
# hostname  : optmaS1
# pid       : 26707
# arguments : '-label' 'session_0' '-console' 'optmaS1:46055' '-style' 'windows' '-data' 'AQAAADx/////AAAAAAAAA3oBAAAAEABMAE0AUgBFAE0ATwBWAEU=' '-proj' '/home/Mateus/workspace/UFMG_digital_design/block_interleaver/formal/multi/sessionLogs/session_0' '-init' '-hidden' '/home/Mateus/workspace/UFMG_digital_design/block_interleaver/formal/multi/.tmp/.initCmds.tcl' 't.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2019 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /home/Mateus/workspace/UFMG_digital_design/block_interleaver/formal/multi/sessionLogs/session_0

/home/Mateus/workspace/UFMG_digital_design/block_interleaver/formal/multi/jg.log
INFO: successfully checked out licenses "jasper_interactive" and "jasper_fpv".
INFO: reading configuration file "/home/Mateus/.config/jasper/jaspergold.conf".
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% set_elaborate_single_run_mode off
% 
% proc dut_compilation {MEM_SIZE ROW_NUM WIDTH INTERLEAVER_MODE COMPILATION_MODE} {
	analyze -vhdl08 -L GENERIC_TYPES ../../generic_components/rtl/generic_types.vhd
	analyze -vhdl08 -L GENERIC_FUNCTIONS ../../generic_components/rtl/generic_functions.vhd
	analyze -vhdl08 -L GENERIC_COMPONENTS ../../generic_components/rtl/generic_components.vhd
	analyze -vhdl08 -L BLOCK_INTERLEAVER_COMPONENTS ../rtl/block_interleaver_components.vhd
	analyze -vhdl08 ../rtl/block_interleaver.vhd\
					../rtl/rectangular_interleaver.vhd\
					../rtl/interleaver_controller.vhd\
					../rtl/interleaver_data_path.vhd\
					../rtl/block_interleaver_components/flag_signals_generator.vhd\
					../rtl/block_interleaver_components/m2D_index_counter.vhd\
					../rtl/block_interleaver_components/wr_rd_status_selector.vhd\
					../rtl/rectangular_deinterleaver.vhd\
					../rtl/deinterleaver_data_path.vhd\
					../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd\
					../rtl/block_interleaver_components/m2D_index_counter_core.vhd\
					../rtl/block_interleaver_components/wr_rd_status_selector.vhd\
					../../generic_components/rtl/adder.vhd\
					../../generic_components/rtl/single_port_2D_ram.vhd\
					../../generic_components/rtl/single_port_linear_ram.vhd\
					../../generic_components/rtl/half_subtractor_unit.vhd\
					../../generic_components/rtl/decrementer.vhd\
					../../generic_components/rtl/half_adder_unit.vhd\
					../../generic_components/rtl/incrementer.vhd\
					../../generic_components/rtl/up_down_counter.vhd\
					../../generic_components/rtl/sync_ld_dff.vhd\
					../../generic_components/rtl/comparator.vhd
	if {$COMPILATION_MODE == "DEINTER_FUNCTIONAL"} {
		analyze -vhdl08 rtl/block_interleaver_func_verification_model.vhd
		elaborate -vhdl -top block_interleaver_func_verification_model\
			-parameter NUMBER_OF_ELEMENTS $MEM_SIZE\
			-parameter NUMBER_OF_LINES $ROW_NUM\
			-parameter WORD_LENGTH $WIDTH\
			-bbox_a 900000
	} elseif {$COMPILATION_MODE == "INTER_FUNCTIONAL"} {
		analyze -sv09 block_interleaver_func_fv.sv
		elaborate -vhdl -top block_interleaver\
			-parameter NUMBER_OF_ELEMENTS $MEM_SIZE\
			-parameter NUMBER_OF_LINES $ROW_NUM\
			-parameter WORD_LENGTH $WIDTH\
			-parameter MODE $INTERLEAVER_MODE\
			-bbox_a 900000
	} elseif {$COMPILATION_MODE == "INTER_DEINTER_RESET_AND_INT_CONTROL"} {
		analyze -sv09 block_deint_int_reset_int_ctrl_fv.sv
		elaborate -vhdl -top block_interleaver\
			-parameter NUMBER_OF_ELEMENTS $MEM_SIZE\
			-parameter NUMBER_OF_LINES $ROW_NUM\
			-parameter WORD_LENGTH $WIDTH\
			-parameter MODE $INTERLEAVER_MODE\
			-bbox_a 900000
	}
}
% 
% 
% proc formal_setup {} {
	clock clk
	reset rst
}
% 
% proc add_control_constraints {MEM_SIZE} {
	set_property_compile_time_limit 30s
	#Forcing i_start_cw to 1 for the first cycle
	assume -bound 1 i_start_cw
	assume {i_start_cw |=> not i_start_cw} 
	assume {not i_start_cw |=> not i_start_cw} 

	#Forcing i_valid to be '1' for the max number of cycles
	set bound [expr {$MEM_SIZE - 1}]
	set CMD "assume \{i_start_cw |-> not i_end_cw and i_valid \[*1:$bound\] ##1 i_end_cw and i_valid\}"
	eval $CMD

	#In the last cycle i_end_cw is assert and i_valid is '0' forever
	assume {i_end_cw |=> not i_valid}
	assume {not i_valid |=> not i_valid}
}
% 
% proc deinterleaver_functional {MEM_SIZE ROW_NUM WIDTH} {
	clear -all
	dut_compilation $MEM_SIZE $ROW_NUM $WIDTH false DEINTER_FUNCTIONAL

	task -create functional_req -set

	#Not required anymore
	#assume {not i_valid |-> not i_end_cw}
	add_control_constraints $MEM_SIZE
	#External blocks always ready to consume info.
	assume {i_consume_int}
	assume {i_consume_deint}

	#Not required anymore
	#assume  {DEINTERLEAVER_INST.i_consume = INTERLEAVER_INST.o_valid}
	#assume {not INTERLEAVER_INST.GEN_INT.INTERLEAVER_INST.IDP.w_wr_rd_status |-> not w_valid}
	#assume {not DEINTERLEAVER_INST.GEN_INT.DEINTERLEAVER_INST.IDP.w_wr_rd_status |-> not o_valid}

	#Assertion that attest functional operation of interleaver/deinterleaver
	assert {o_valid and o_cnt = 1 |-> o_saved_data = o_data}
	cover {o_valid and o_cnt = 1 |-> o_saved_data = o_data}

	formal_setup
	#Prove script
	set proof_bound [expr {$MEM_SIZE*2 + 2}]
	set_prove_target_bound $proof_bound
	set_max_trace_length $proof_bound
	set_prove_time_limit 80h
	set_engine_mode {Tri Ht}
	prove -task functional_req
	check_return {get_property_list -include {status {cex unreachable}} -task func} {}
	set_prove_target_bound 0
	set_max_trace_length 0
}
% 
% proc interface_control_and_reset_req {MEM_SIZE ROW_NUM WIDTH is_interleaver} {
	clear -all
	dut_compilation $MEM_SIZE $ROW_NUM $WIDTH $is_interleaver INTER_DEINTER_RESET_AND_INT_CONTROL
	connect -bind -auto block_deint_int_reset_int_ctrl_fv block_interleaver_top\
		-auto -elaborate\
		-parameter NUMBER_OF_ELEMENTS $MEM_SIZE\
		-parameter NUMBER_OF_LINES $ROW_NUM\
		-parameter WORD_LENGTH $WIDTH
	formal_setup

	#Checking reset requirements
	task -create reset -set -source_task <embedded>\
		-copy_stopats -copy_abstractions all\
		-copy_assumes -copy <embedded>::block_interleaver.block_interleaver_top.REQ_INTER_001_CHECK_01
	task -set reset
	reset -none
	check_return {prove -task reset} "proven"

	#Setting reset expression and removing property already proven in the previous step
	reset rst
	task -set <embedded>
	assert -disable <embedded>::block_interleaver.block_interleaver_top.REQ_INTER_001_CHECK_01

	#Checking interface control requirements
	prove -all	
	check_return {get_property_list -include {status {cex unreachable}}} {}

	#Checking STALL mechanism. 
	#TODO: Needs to be moved to .sv files
	task -create stall -set
	if {$is_interleaver == false} {
		assert {GEN_INT.INTERLEAVER_INST.IC.w_current_state = 1 and not i_valid and not GEN_INT.INTERLEAVER_INST.IC.i_full_ram |=> ##1 $past(GEN_INT.INTERLEAVER_INST.IDP.r_col_cnt) = GEN_INT.INTERLEAVER_INST.IDP.r_col_cnt and\
					     $past(GEN_INT.INTERLEAVER_INST.IDP.w_ram_wr_en = 0) and\
				             $past(GEN_INT.INTERLEAVER_INST.IDP.r_lin_cnt) = GEN_INT.INTERLEAVER_INST.IDP.r_lin_cnt}
		check_code "proven" [prove -task stall]
	} else {
		#assert {GEN_INT.DEINTERLEAVER_INST.IC.w_current_state = 1 and not i_valid and not GEN_INT.DEINTERLEAVER_INST.IC.i_full_ram ##1 i_end_cw = 0 |=> $past(GEN_INT.DEINTERLEAVER_INST.IDP.w_ram_wr_en) = 0 and\
		$past(GEN_INT.DEINTERLEAVER_INST.IDP.w_ram_addr) = GEN_INT.DEINTERLEAVER_INST.IDP.w_ram_addr}
	}
}
% 
% proc interleaver_functional {MEM_SIZE ROW_NUM WIDTH} {
	clear -all
	dut_compilation $MEM_SIZE $ROW_NUM $WIDTH false INTER_FUNCTIONAL
	connect -bind -auto block_interleaver_func_fv block_interleaver_top\
		-auto -elaborate\
		-parameter NUMBER_OF_ELEMENTS $MEM_SIZE\
		-parameter NUMBER_OF_LINES $ROW_NUM\
		-parameter WORD_LENGTH $WIDTH
	#add_control_constraints $MEM_SIZE
	#assume {i_consume} 
	formal_setup
	prove -all
	check_return {get_property_list -include {status {cex unreachable}}} {}
}
% 
% # set MEM_SIZE 45
% # set ROW_NUM 15
% # set WIDTH 4
% # time [interface_control_and_reset_req $MEM_SIZE $ROW_NUM $WIDTH false]
% # time [interface_control_and_reset_req $MEM_SIZE $ROW_NUM $WIDTH true]
% # time [interleaver_functional $MEM_SIZE $ROW_NUM $WIDTH]
% # time [deinterleaver_functional $MEM_SIZE $ROW_NUM $WIDTH]
% 
% source get_parameters.tcl
% set times [list]
% foreach param [get_parameters] {
    set MEM_SIZE [lindex $param 0]
    set ROW_NUM [lindex $param 1]
    set WIDTH [lindex $param 2]
puts $WIDTH
	set total_time [time [deinterleaver_functional $MEM_SIZE $ROW_NUM $WIDTH]]
	puts "total time: $total_time"
	set t [list $MEM_SIZE $ROW_NUM $WIDTH $total_time]
    set times [linsert $times end $t]
}
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/rtl/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/rtl/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[INFO (VHDL-1067)] rtl/block_interleaver_func_verification_model.vhd(9): executing 'block_interleaver_func_verification_model(number_of_elements=50,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=50,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=50,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=50,number_of_lines=5,word_length=2)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=3)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=4)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=50,word_length=6)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=6)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=6)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=6)(arch)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=6)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=6)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=3)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=4)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=50,number_of_lines=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=4)(bh_comp)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=4)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=50,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=50,number_of_lines=5,word_length=2,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=50,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=50,number_of_lines=5,word_length=2)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/adder.vhd(5): executing 'adder(word_length=6)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=5)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=50,number_of_lines=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=50,word_length=2)(behavioral)'
INFO (IPM005): The name "functional_req::assume:0" is assigned to assumption "i_start_cw".
INFO (IPM005): The name "functional_req::assume:1" is assigned to assumption "i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:2" is assigned to assumption "not i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:3" is assigned to assumption "i_start_cw |-> not i_end_cw and i_valid [*1:49] ##1 i_end_cw and i_valid".
INFO (IPM005): The name "functional_req::assume:4" is assigned to assumption "i_end_cw |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:5" is assigned to assumption "not i_valid |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:6" is assigned to assumption "i_consume_int".
INFO (IPM005): The name "functional_req::assume:7" is assigned to assumption "i_consume_deint".
INFO (IPM004): The name "property:0" is assigned to assertion "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "functional_req", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 77 of 281 design flops, 0 of 0 design latches, 55 of 55 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 288000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 102
    engine_mode                   = Tri Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Tri Ht, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.004s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proof Simplification Iteration 1	[0.00 s]
0.0.Tri: Proof Simplification Iteration 2	[0.00 s]
0.0.Tri: Proof Simplification Iteration 3	[0.00 s]
0.0.Tri: Proof Simplification Iteration 4	[0.01 s]
0.0.PRE: Proof Simplification completed in 0,01 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: ProofGrid is starting event handling
0.0.Ht: Proofgrid shell started at 26973@optmaS1(local) jg_26707_optmaS1_1
0.0.Tri: Proofgrid shell started at 26972@optmaS1(local) jg_26707_optmaS1_1
0: Running jobs with 9 threads on optmaS1 with 8 cores.
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0,00 s]
0.0.Ht: Trace Attempt  2	[0,00 s]
0.0.Ht: Trace Attempt  3	[0,00 s]
0.0.Ht: Trace Attempt  4	[0,00 s]
0.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Ht: Trace Attempt  5	[0,01 s]
0.0.Ht: Trace Attempt  7	[0,01 s]
0.0.Ht: A trace with 7 cycles was found. [0,01 s]
INFO (IPF047): 0.0.Ht: The cover property "cover:0" was covered in 7 cycles in 0.10 s.
0.0.Ht: Trace Attempt  8	[0,01 s]
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.Tri:    0.03" ---- Launching abstraction thread ----
0.0.Tri:    0.04" ---- Launching multi-phase simplification thread ----
0.0.Tri: Trace Attempt  2	[0,14 s]
0.0.Tri: Trace Attempt  3	[0,15 s]
0.0.Tri: Trace Attempt  4	[0,15 s]
0.0.Tri: Trace Attempt  5	[0,17 s]
0.0.Tri:    0.49" Simplification phase 1 complete
0.0.Tri:    0.64" Simplification phase 2 complete
0: ProofGrid usable level: 1
0.0.Tri: Trace Attempt 33	[1,11 s]
0.0.Tri: Per property time limit expired (1,00 s) [1,11 s]
0.0.Tri: Stopped processing property "property:0"	[1,11 s].
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Tri:    1.07" ---- Launching main thread ----
0.0.Tri:    1.11" ---- Launching abstraction thread ----
0.0.Tri:    1.12" ---- Launching multi-phase simplification thread ----
0.0.Tri:    1.51" Simplification phase 1 complete
0.0.Tri:    1.74" Simplification phase 2 complete
0.0.Tri:    2.46" Simplification phase 3 complete
   2.46" ---- Completed simplification thread ----
   2.46" ---- Restarting main thread on simplified netlist ----
0.0.Tri:    2.54" ---- Restarting abstraction thread on simplified netlist ----
0.0.Ht: Trace Attempt 48	[4,08 s]
0.0.Tri: Trace Attempt 48	[4,15 s]
0.0.Ht: Trace Attempt 64	[8,33 s]
0.0.Tri: Trace Attempt 67	[8,20 s]
0.0.Ht: Trace Attempt 74	[12,53 s]
0.0.Tri: Trace Attempt 78	[12,40 s]
0.0.Ht: Trace Attempt 85	[17,16 s]
0.0.Tri: Trace Attempt 88	[16,65 s]
0.0.Ht: Trace Attempt 93	[21,85 s]
0.0.Tri: Trace Attempt 95	[21,14 s]
0.0.Ht: Trace Attempt 98	[25,94 s]
0.0.Tri: Trace Attempt 101	[25,42 s]
0.0.Tri: Trace Attempt 103	[26,61 s]
0.0.Tri: Stopped processing property "property:0"	[26,62 s].
0.0.Tri: Requesting engine job to stop
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [27,73]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 102	[27,11 s]
0.0.Ht: Interrupted. [17,07 s]
0.0.Tri: Interrupted. [0,01 s]
0.0.Tri: Exited with Success (@ 27,75 s)
0: ProofGrid usable level: 0
0.0.Ht: Exited with Success (@ 27,75 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        0.05       27.73        0.00       99.82 %
     Ht        0.05       27.73        0.00       99.83 %
    all        0.05       27.73        0.00       99.82 %

    Data read    : 12.25 kiB
    Data written : 1.93 kiB

0: All pending notifications were processed.
No trace exists within specified max_length (102).
INFO (IPF059): Completed proof on task: "functional_req" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 1 (100%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task func'. expected: ''
0,0 seconds
total time: 5 microseconds per iteration
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/rtl/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/rtl/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[INFO (VHDL-1067)] rtl/block_interleaver_func_verification_model.vhd(9): executing 'block_interleaver_func_verification_model(number_of_elements=60,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=60,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=60,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=60,number_of_lines=5,word_length=2)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=3)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=4)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=60,word_length=6)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=6)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=6)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=6)(arch)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=6)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=6)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=3)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=4)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=60,number_of_lines=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=4)(bh_comp)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=4)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=60,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=60,number_of_lines=5,word_length=2,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=60,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=60,number_of_lines=5,word_length=2)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/adder.vhd(5): executing 'adder(word_length=6)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=5)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=60,number_of_lines=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=60,word_length=2)(behavioral)'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM005): The name "functional_req::assume:0" is assigned to assumption "i_start_cw".
INFO (IPM005): The name "functional_req::assume:1" is assigned to assumption "i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:2" is assigned to assumption "not i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:3" is assigned to assumption "i_start_cw |-> not i_end_cw and i_valid [*1:59] ##1 i_end_cw and i_valid".
INFO (IPM005): The name "functional_req::assume:4" is assigned to assumption "i_end_cw |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:5" is assigned to assumption "not i_valid |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:6" is assigned to assumption "i_consume_int".
INFO (IPM005): The name "functional_req::assume:7" is assigned to assumption "i_consume_deint".
INFO (IPM004): The name "property:0" is assigned to assertion "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "functional_req", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 77 of 321 design flops, 0 of 0 design latches, 65 of 65 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 288000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 122
    engine_mode                   = Tri Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Tri Ht, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.004s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proof Simplification Iteration 1	[0.00 s]
0.0.Tri: Proof Simplification Iteration 2	[0.00 s]
0.0.Tri: Proof Simplification Iteration 3	[0.00 s]
0.0.Tri: Proof Simplification Iteration 4	[0.01 s]
0.0.PRE: Proof Simplification completed in 0,01 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: ProofGrid is starting event handling
0.0.Tri: Proofgrid shell started at 27904@optmaS1(local) jg_26707_optmaS1_2
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Ht: Proofgrid shell started at 27905@optmaS1(local) jg_26707_optmaS1_2
0: Running jobs with 9 threads on optmaS1 with 8 cores.
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0,00 s]
0.0.Ht: Trace Attempt  2	[0,00 s]
0.0.Ht: Trace Attempt  3	[0,00 s]
0.0.Ht: Trace Attempt  4	[0,00 s]
0.0.Ht: Trace Attempt  5	[0,01 s]
0.0.Ht: Trace Attempt  7	[0,01 s]
0.0.Ht: A trace with 7 cycles was found. [0,01 s]
INFO (IPF047): 0.0.Ht: The cover property "cover:0" was covered in 7 cycles in 0.09 s.
0.0.Ht: Trace Attempt  8	[0,01 s]
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.Tri:    0.06" ---- Launching abstraction thread ----
0.0.Tri:    0.07" ---- Launching multi-phase simplification thread ----
0.0.Tri: Trace Attempt  2	[0,14 s]
0.0.Tri: Trace Attempt  3	[0,15 s]
0.0.Tri: Trace Attempt  4	[0,15 s]
0.0.Tri: Trace Attempt  5	[0,18 s]
0.0.Tri:    0.40" Simplification phase 1 complete
0.0.Tri:    0.70" Simplification phase 2 complete
0: ProofGrid usable level: 1
0.0.Tri: Trace Attempt 30	[1,01 s]
0.0.Tri: Per property time limit expired (1,00 s) [1,01 s]
0.0.Tri: Stopped processing property "property:0"	[1,01 s].
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Tri:    0.97" ---- Launching main thread ----
0.0.Tri:    1.01" ---- Launching abstraction thread ----
0.0.Tri:    1.02" ---- Launching multi-phase simplification thread ----
0.0.Tri:    1.56" Simplification phase 1 complete
0.0.Tri:    1.83" Simplification phase 2 complete
0.0.Tri:    2.31" Simplification phase 3 complete
0.0.Tri:    2.31" ---- Completed simplification thread ----
0.0.Tri:    2.31" ---- Restarting main thread on simplified netlist ----
0.0.Tri:    2.35" ---- Restarting abstraction thread on simplified netlist ----
0.0.Ht: Trace Attempt 50	[4,13 s]
0.0.Tri: Trace Attempt 48	[4,05 s]
0.0.Ht: Trace Attempt 61	[8,25 s]
0.0.Tri: Trace Attempt 66	[8,07 s]
0.0.Ht: Trace Attempt 75	[13,02 s]
0.0.Tri: Trace Attempt 77	[12,42 s]
0.0.Ht: Trace Attempt 84	[17,02 s]
0.0.Tri: Trace Attempt 86	[16,52 s]
0.0.Ht: Trace Attempt 92	[21,29 s]
0.0.Tri: Trace Attempt 94	[21,10 s]
0.0.Ht: Trace Attempt 98	[25,92 s]
0.0.Tri: Trace Attempt 100	[25,96 s]
0.0.Ht: Trace Attempt 104	[30,99 s]
0.0.Tri: Trace Attempt 105	[30,48 s]
0.0.Tri: Trace Attempt 110	[34,53 s]
0.0.Ht: Trace Attempt 109	[35,77 s]
0.0.Tri: Trace Attempt 114	[39,35 s]
0.0.Ht: Trace Attempt 114	[41,09 s]
0.0.Tri: Trace Attempt 118	[43,77 s]
0.0.Ht: Trace Attempt 118	[46,31 s]
0.0.Tri: Trace Attempt 122	[48,02 s]
0.0.Tri: Trace Attempt 123	[49,02 s]
0.0.Tri: Stopped processing property "property:0"	[49,03 s].
0.0.Tri: Requesting engine job to stop
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [50,05]
0.0.Tri: Interrupted. [0,02 s]
0.0.Tri: Exited with Success (@ 50,05 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 122	[49,85 s]
0.0.Ht: Interrupted. [32,73 s]
0.0.Ht: Exited with Success (@ 50,07 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        0.04       50.05        0.00       99.91 %
     Ht        0.05       50.04        0.00       99.90 %
    all        0.05       50.04        0.00       99.91 %

    Data read    : 14.45 kiB
    Data written : 2.07 kiB

0: All pending notifications were processed.
No trace exists within specified max_length (122).
INFO (IPF059): Completed proof on task: "functional_req" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 1 (100%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task func'. expected: ''
0,0 seconds
total time: 6 microseconds per iteration
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/rtl/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/rtl/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[INFO (VHDL-1067)] rtl/block_interleaver_func_verification_model.vhd(9): executing 'block_interleaver_func_verification_model(number_of_elements=50,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=50,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=50,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=50,number_of_lines=10,word_length=2)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=4)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=3)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=50,word_length=6)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=6)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=6)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=6)(arch)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=6)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=6)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=4)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=3)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=50,number_of_lines=10)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=3)(bh_comp)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=4)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=50,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=50,number_of_lines=10,word_length=2,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=50,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=50,number_of_lines=10,word_length=2)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/adder.vhd(5): executing 'adder(word_length=6)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=3)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=50,number_of_lines=10)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=50,word_length=2)(behavioral)'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM005): The name "functional_req::assume:0" is assigned to assumption "i_start_cw".
INFO (IPM005): The name "functional_req::assume:1" is assigned to assumption "i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:2" is assigned to assumption "not i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:3" is assigned to assumption "i_start_cw |-> not i_end_cw and i_valid [*1:49] ##1 i_end_cw and i_valid".
INFO (IPM005): The name "functional_req::assume:4" is assigned to assumption "i_end_cw |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:5" is assigned to assumption "not i_valid |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:6" is assigned to assumption "i_consume_int".
INFO (IPM005): The name "functional_req::assume:7" is assigned to assumption "i_consume_deint".
INFO (IPM004): The name "property:0" is assigned to assertion "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "functional_req", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 77 of 281 design flops, 0 of 0 design latches, 55 of 55 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 288000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 102
    engine_mode                   = Tri Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Tri Ht, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.003s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proof Simplification Iteration 1	[0.00 s]
0.0.Tri: Proof Simplification Iteration 2	[0.00 s]
0.0.Tri: Proof Simplification Iteration 3	[0.00 s]
0.0.Tri: Proof Simplification Iteration 4	[0.00 s]
0.0.PRE: Proof Simplification completed in 0,01 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: ProofGrid is starting event handling
0.0.Tri: Proofgrid shell started at 29102@optmaS1(local) jg_26707_optmaS1_3
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Ht: Proofgrid shell started at 29103@optmaS1(local) jg_26707_optmaS1_3
0: Running jobs with 9 threads on optmaS1 with 8 cores.
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0,00 s]
0.0.Ht: Trace Attempt  2	[0,00 s]
0.0.Ht: Trace Attempt  3	[0,00 s]
0.0.Ht: Trace Attempt  4	[0,00 s]
0.0.Ht: Trace Attempt  5	[0,00 s]
0.0.Ht: Trace Attempt  7	[0,00 s]
0.0.Ht: A trace with 7 cycles was found. [0,00 s]
INFO (IPF047): 0.0.Ht: The cover property "cover:0" was covered in 7 cycles in 0.11 s.
0.0.Ht: Trace Attempt  8	[0,01 s]
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.Tri:    0.03" ---- Launching abstraction thread ----
0.0.Tri:    0.04" ---- Launching multi-phase simplification thread ----
0.0.Tri: Trace Attempt  2	[0,13 s]
0.0.Tri: Trace Attempt  3	[0,14 s]
0.0.Tri: Trace Attempt  4	[0,14 s]
0.0.Tri: Trace Attempt  5	[0,15 s]
0.0.Tri:    0.44" Simplification phase 1 complete
0.0.Tri:    0.80" Simplification phase 2 complete
0: ProofGrid usable level: 1
0.0.Tri: Trace Attempt 34	[1,01 s]
0.0.Tri: Per property time limit expired (1,00 s) [1,01 s]
0.0.Tri: Stopped processing property "property:0"	[1,01 s].
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Tri:    0.97" ---- Launching main thread ----
0.0.Tri:    1.01" ---- Launching abstraction thread ----
0.0.Tri:    1.01" ---- Launching multi-phase simplification thread ----
0.0.Tri:    1.37" Simplification phase 1 complete
0.0.Tri:    1.64" Simplification phase 2 complete
0.0.Tri:    2.30" Simplification phase 3 complete
   2.30" ---- Completed simplification thread ----
   2.30" ---- Restarting main thread on simplified netlist ----
0.0.Tri:    2.34" ---- Restarting abstraction thread on simplified netlist ----
0.0.Ht: Trace Attempt 51	[4,13 s]
0.0.Tri: Trace Attempt 53	[4,09 s]
0.0.Ht: Trace Attempt 65	[8,23 s]
0.0.Tri: Trace Attempt 68	[8,27 s]
0.0.Ht: Trace Attempt 77	[12,59 s]
0.0.Tri: Trace Attempt 79	[12,68 s]
0.0.Ht: Trace Attempt 87	[16,75 s]
0.0.Tri: Trace Attempt 88	[17,37 s]
0.0.Ht: Trace Attempt 94	[21,19 s]
0.0.Tri: Trace Attempt 96	[21,93 s]
0.0.Ht: Trace Attempt 101	[25,70 s]
0.0.Ht: Trace Attempt 102	[26,25 s]
0.0.Ht: Reached length limit (102) [18,02 s]
0.0.Tri: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [26,61]
0.0.Tri: Stopped processing property "property:0"	[25,66 s].
0.0.Ht: Exited with Success (@ 26,70 s)
0.0.Tri: Trace Attempt 100	[25,06 s]
0.0.Tri: Interrupted. [0,02 s]
0.0.Tri: Exited with Success (@ 26,70 s)
0: ProofGrid usable level: 0
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        0.04       26.61        0.00       99.84 %
     Ht        0.05       26.59        0.00       99.80 %
    all        0.05       26.60        0.00       99.82 %

    Data read    : 11.79 kiB
    Data written : 1.93 kiB

0: All pending notifications were processed.
No trace exists within specified max_length (102).
INFO (IPF059): Completed proof on task: "functional_req" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 1 (100%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task func'. expected: ''
0,0 seconds
total time: 5 microseconds per iteration
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/rtl/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/rtl/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[INFO (VHDL-1067)] rtl/block_interleaver_func_verification_model.vhd(9): executing 'block_interleaver_func_verification_model(number_of_elements=60,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=60,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=60,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=60,number_of_lines=10,word_length=2)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=4)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=3)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=60,word_length=6)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=6)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=6)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=6)(arch)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=6)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=6)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=4)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=3)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=60,number_of_lines=10)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=3)(bh_comp)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=4)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=60,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=60,number_of_lines=10,word_length=2,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=60,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=60,number_of_lines=10,word_length=2)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/adder.vhd(5): executing 'adder(word_length=6)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=3)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=60,number_of_lines=10)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=60,word_length=2)(behavioral)'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM005): The name "functional_req::assume:0" is assigned to assumption "i_start_cw".
INFO (IPM005): The name "functional_req::assume:1" is assigned to assumption "i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:2" is assigned to assumption "not i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:3" is assigned to assumption "i_start_cw |-> not i_end_cw and i_valid [*1:59] ##1 i_end_cw and i_valid".
INFO (IPM005): The name "functional_req::assume:4" is assigned to assumption "i_end_cw |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:5" is assigned to assumption "not i_valid |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:6" is assigned to assumption "i_consume_int".
INFO (IPM005): The name "functional_req::assume:7" is assigned to assumption "i_consume_deint".
INFO (IPM004): The name "property:0" is assigned to assertion "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "functional_req", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 77 of 321 design flops, 0 of 0 design latches, 65 of 65 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 288000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 122
    engine_mode                   = Tri Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Tri Ht, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.003s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proof Simplification Iteration 1	[0.00 s]
0.0.Tri: Proof Simplification Iteration 2	[0.00 s]
0.0.Tri: Proof Simplification Iteration 3	[0.00 s]
0.0.Tri: Proof Simplification Iteration 4	[0.01 s]
0.0.PRE: Proof Simplification completed in 0,01 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: ProofGrid is starting event handling
0.0.Tri: Proofgrid shell started at 29792@optmaS1(local) jg_26707_optmaS1_4
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Proofgrid shell started at 29793@optmaS1(local) jg_26707_optmaS1_4
0: Running jobs with 9 threads on optmaS1 with 8 cores.
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Ht: Trace Attempt  1	[0,00 s]
0.0.Ht: Trace Attempt  2	[0,00 s]
0.0.Ht: Trace Attempt  3	[0,00 s]
0.0.Ht: Trace Attempt  4	[0,00 s]
0.0.Ht: Trace Attempt  5	[0,00 s]
0.0.Ht: Trace Attempt  7	[0,01 s]
0.0.Ht: A trace with 7 cycles was found. [0,01 s]
INFO (IPF047): 0.0.Ht: The cover property "cover:0" was covered in 7 cycles in 0.10 s.
0.0.Ht: Trace Attempt  8	[0,01 s]
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.Tri:    0.04" ---- Launching abstraction thread ----
0.0.Tri:    0.04" ---- Launching multi-phase simplification thread ----
0.0.Tri: Trace Attempt  2	[0,14 s]
0.0.Tri: Trace Attempt  3	[0,14 s]
0.0.Tri: Trace Attempt  4	[0,14 s]
0.0.Tri: Trace Attempt  5	[0,17 s]
0.0.Tri:    0.31" Simplification phase 1 complete
0.0.Tri:    0.56" Simplification phase 2 complete
0: ProofGrid usable level: 1
0.0.Tri: Trace Attempt 33	[1,02 s]
0.0.Tri: Per property time limit expired (1,00 s) [1,02 s]
0.0.Tri: Stopped processing property "property:0"	[1,02 s].
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Tri:    1.00" ---- Launching main thread ----
0.0.Tri:    1.03" ---- Launching abstraction thread ----
0.0.Tri:    1.04" ---- Launching multi-phase simplification thread ----
0.0.Tri:    1.45" Simplification phase 1 complete
0.0.Tri:    1.76" Simplification phase 2 complete
0.0.Tri:    2.63" Simplification phase 3 complete
   2.63" ---- Completed simplification thread ----
   2.63" ---- Restarting main thread on simplified netlist ----
0.0.Tri:    2.68" ---- Restarting abstraction thread on simplified netlist ----
0.0.Ht: Trace Attempt 52	[4,29 s]
0.0.Tri: Trace Attempt 47	[4,01 s]
0.0.Ht: Trace Attempt 66	[8,54 s]
0.0.Tri: Trace Attempt 63	[8,12 s]
0.0.Ht: Trace Attempt 76	[12,60 s]
0.0.Tri: Trace Attempt 75	[12,81 s]
0.0.Ht: Trace Attempt 84	[16,82 s]
0.0.Tri: Trace Attempt 83	[17,04 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 0: Initiating shutdown of proof [19,34]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 87	[18,95 s]
0.0.Ht: Interrupted. [12,77 s]
0.0.Ht: Exited with Success (@ 19,37 s)
0.0.Tri: Stopped processing property "property:0"	[18,52 s].
0.0.Tri: Trace Attempt 86	[18,31 s]
0.0.Tri: Interrupted. [0,01 s]
0.0.Tri: Exited with Success (@ 19,55 s)
0: ProofGrid usable level: 0
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        0.04       19.55        0.00       99.78 %
     Ht        0.05       19.34        0.00       99.76 %
    all        0.05       19.45        0.00       99.77 %

    Data read    : 11.19 kiB
    Data written : 1.83 kiB

0: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 1 (100%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task func'. expected: ''
0,0 seconds
total time: 4 microseconds per iteration
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/rtl/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/rtl/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[INFO (VHDL-1067)] rtl/block_interleaver_func_verification_model.vhd(9): executing 'block_interleaver_func_verification_model(number_of_elements=50,number_of_lines=15,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=50,number_of_lines=15,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=50,number_of_lines=15,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=50,number_of_lines=15,word_length=2)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=4)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=2)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=50,word_length=6)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=6)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=6)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=6)(arch)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=6)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=6)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=4)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=50,number_of_lines=15)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=2)(bh_comp)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=4)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=50,number_of_lines=15,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=50,number_of_lines=15,word_length=2,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=50,number_of_lines=15,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=50,number_of_lines=15,word_length=2)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/adder.vhd(5): executing 'adder(word_length=6)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=3)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=2)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=50,number_of_lines=15)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=50,word_length=2)(behavioral)'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM005): The name "functional_req::assume:0" is assigned to assumption "i_start_cw".
INFO (IPM005): The name "functional_req::assume:1" is assigned to assumption "i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:2" is assigned to assumption "not i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:3" is assigned to assumption "i_start_cw |-> not i_end_cw and i_valid [*1:49] ##1 i_end_cw and i_valid".
INFO (IPM005): The name "functional_req::assume:4" is assigned to assumption "i_end_cw |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:5" is assigned to assumption "not i_valid |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:6" is assigned to assumption "i_consume_int".
INFO (IPM005): The name "functional_req::assume:7" is assigned to assumption "i_consume_deint".
INFO (IPM004): The name "property:0" is assigned to assertion "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "functional_req", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 75 of 269 design flops, 0 of 0 design latches, 55 of 55 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 288000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 102
    engine_mode                   = Tri Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Tri Ht, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.003s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proof Simplification Iteration 1	[0.00 s]
0.0.Tri: Proof Simplification Iteration 2	[0.00 s]
0.0.Tri: Proof Simplification Iteration 3	[0.00 s]
0.0.Tri: Proof Simplification Iteration 4	[0.00 s]
0.0.PRE: Proof Simplification completed in 0,01 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: ProofGrid is starting event handling
0.0.Tri: Proofgrid shell started at 30410@optmaS1(local) jg_26707_optmaS1_5
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Ht: Proofgrid shell started at 30411@optmaS1(local) jg_26707_optmaS1_5
0: Running jobs with 9 threads on optmaS1 with 8 cores.
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0,00 s]
0.0.Ht: Trace Attempt  2	[0,00 s]
0.0.Ht: Trace Attempt  3	[0,00 s]
0.0.Ht: Trace Attempt  4	[0,00 s]
0.0.Ht: Trace Attempt  5	[0,01 s]
0.0.Ht: Trace Attempt  7	[0,01 s]
0.0.Ht: A trace with 7 cycles was found. [0,01 s]
INFO (IPF047): 0.0.Ht: The cover property "cover:0" was covered in 7 cycles in 0.10 s.
0.0.Ht: Trace Attempt  8	[0,01 s]
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.Tri:    0.03" ---- Launching abstraction thread ----
0.0.Tri:    0.04" ---- Launching multi-phase simplification thread ----
0.0.Tri: Trace Attempt  2	[0,14 s]
0.0.Tri: Trace Attempt  3	[0,14 s]
0.0.Tri: Trace Attempt  4	[0,14 s]
0.0.Tri: Trace Attempt  5	[0,14 s]
0.0.Tri:    0.40" Simplification phase 1 complete
INFO (IIM002): *** Stopping all proof jobs ***
0.0.Tri:    0.57" Simplification phase 2 complete
INFO (IPF144): 0: Initiating shutdown of proof [0,62]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 33	[0,55 s]
0.0.Ht: Interrupted. [0,56 s]
0.0.Ht: Exited with Success (@ 0,65 s)
0.0.Tri: Stopped processing property "property:0"	[0,64 s].
0.0.Tri: Trace Attempt 33	[0,64 s]
0.0.Tri: Interrupted. [0,00 s]
0.0.Tri: Exited with Success (@ 0,66 s)
0: ProofGrid usable level: 0
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        0.03        0.66        0.00       95.13 %
     Ht        0.04        0.61        0.00       93.16 %
    all        0.04        0.63        0.00       94.17 %

    Data read    : 6.45 kiB
    Data written : 1.48 kiB

0: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 1 (100%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task func'. expected: ''
0,0 seconds
total time: 7 microseconds per iteration
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/rtl/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/rtl/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[INFO (VHDL-1067)] rtl/block_interleaver_func_verification_model.vhd(9): executing 'block_interleaver_func_verification_model(number_of_elements=60,number_of_lines=15,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=60,number_of_lines=15,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=60,number_of_lines=15,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=60,number_of_lines=15,word_length=2)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=4)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=2)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=60,word_length=6)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=6)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=6)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=6)(arch)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=6)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=6)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=4)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=60,number_of_lines=15)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=2)(bh_comp)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=4)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=60,number_of_lines=15,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=60,number_of_lines=15,word_length=2,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=60,number_of_lines=15,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=60,number_of_lines=15,word_length=2)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/adder.vhd(5): executing 'adder(word_length=6)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=3)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=2)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=60,number_of_lines=15)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=60,word_length=2)(behavioral)'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM005): The name "functional_req::assume:0" is assigned to assumption "i_start_cw".
INFO (IPM005): The name "functional_req::assume:1" is assigned to assumption "i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:2" is assigned to assumption "not i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:3" is assigned to assumption "i_start_cw |-> not i_end_cw and i_valid [*1:59] ##1 i_end_cw and i_valid".
INFO (IPM005): The name "functional_req::assume:4" is assigned to assumption "i_end_cw |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:5" is assigned to assumption "not i_valid |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:6" is assigned to assumption "i_consume_int".
INFO (IPM005): The name "functional_req::assume:7" is assigned to assumption "i_consume_deint".
INFO (IPM004): The name "property:0" is assigned to assertion "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "functional_req", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 75 of 319 design flops, 0 of 0 design latches, 65 of 65 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 288000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 122
    engine_mode                   = Tri Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Tri Ht, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.007s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proof Simplification Iteration 1	[0.00 s]
0.0.Tri: Proof Simplification Iteration 2	[0.00 s]
0.0.Tri: Proof Simplification Iteration 3	[0.00 s]
0.0.Tri: Proof Simplification Iteration 4	[0.00 s]
0.0.PRE: Proof Simplification completed in 0,01 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: ProofGrid is starting event handling
0.0.Ht: Proofgrid shell started at 30492@optmaS1(local) jg_26707_optmaS1_6
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proofgrid shell started at 30491@optmaS1(local) jg_26707_optmaS1_6
0: Running jobs with 9 threads on optmaS1 with 8 cores.
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0,00 s]
0.0.Ht: Trace Attempt  2	[0,00 s]
0.0.Ht: Trace Attempt  3	[0,00 s]
0.0.Ht: Trace Attempt  4	[0,00 s]
0.0.Ht: Trace Attempt  5	[0,01 s]
0.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Ht: Trace Attempt  7	[0,01 s]
0.0.Ht: A trace with 7 cycles was found. [0,01 s]
INFO (IPF047): 0.0.Ht: The cover property "cover:0" was covered in 7 cycles in 0.09 s.
0.0.Ht: Trace Attempt  8	[0,01 s]
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.Tri:    0.04" ---- Launching abstraction thread ----
0.0.Tri:    0.04" ---- Launching multi-phase simplification thread ----
0.0.Tri: Trace Attempt  2	[0,12 s]
0.0.Tri: Trace Attempt  3	[0,12 s]
0.0.Tri: Trace Attempt  4	[0,12 s]
0.0.Tri: Trace Attempt  5	[0,17 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 0: Initiating shutdown of proof [0,50]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 29	[0,43 s]
0.0.Ht: Interrupted. [0,41 s]
0.0.Ht: Exited with Success (@ 0,53 s)
0.0.Tri: Stopped processing property "property:0"	[0,52 s].
0.0.Tri: Trace Attempt 27	[0,52 s]
0.0.Tri: Interrupted. [0,01 s]
0.0.Tri: Exited with Success (@ 0,54 s)
0: ProofGrid usable level: 0
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        0.05        0.53        0.00       91.41 %
     Ht        0.05        0.50        0.00       91.55 %
    all        0.05        0.52        0.00       91.48 %

    Data read    : 6.62 kiB
    Data written : 1.46 kiB

0: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 1 (100%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task func'. expected: ''
0,0 seconds
total time: 5 microseconds per iteration
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/rtl/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/rtl/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[ERROR (VHDL-1291)] ../rtl/rectangular_interleaver.vhd(68): value 20 is out of target constraint range 1 to 16
[ERROR (VHDL-1769)] ../rtl/block_interleaver_components.vhd(195): formal generic 'number_of_lines' has no actual or default value
[ERROR (VDB-9017)] Unit work.block_interleaver_func_verification_model could not be elaborated
Summary of errors detected:
	[ERROR (VHDL-1291)] ../rtl/rectangular_interleaver.vhd(68): value 20 is out of target constraint range 1 to 16
	[ERROR (VHDL-1769)] ../rtl/block_interleaver_components.vhd(195): formal generic 'number_of_lines' has no actual or default value
	[ERROR (VDB-9017)] Unit work.block_interleaver_func_verification_model could not be elaborated
ERROR (ENL034): 3 errors detected in the design file(s).

ERROR: problem encountered at line 181 in file t.tcl

% source {get_parameters.tcl}
% include {t.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% proc dut_compilation {MEM_SIZE ROW_NUM WIDTH INTERLEAVER_MODE COMPILATION_MODE} {
	analyze -vhdl08 -L GENERIC_TYPES ../../generic_components/rtl/generic_types.vhd
	analyze -vhdl08 -L GENERIC_FUNCTIONS ../../generic_components/rtl/generic_functions.vhd
	analyze -vhdl08 -L GENERIC_COMPONENTS ../../generic_components/rtl/generic_components.vhd
	analyze -vhdl08 -L BLOCK_INTERLEAVER_COMPONENTS ../rtl/block_interleaver_components.vhd
	analyze -vhdl08 ../rtl/block_interleaver.vhd\
					../rtl/rectangular_interleaver.vhd\
					../rtl/interleaver_controller.vhd\
					../rtl/interleaver_data_path.vhd\
					../rtl/block_interleaver_components/flag_signals_generator.vhd\
					../rtl/block_interleaver_components/m2D_index_counter.vhd\
					../rtl/block_interleaver_components/wr_rd_status_selector.vhd\
					../rtl/rectangular_deinterleaver.vhd\
					../rtl/deinterleaver_data_path.vhd\
					../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd\
					../rtl/block_interleaver_components/m2D_index_counter_core.vhd\
					../rtl/block_interleaver_components/wr_rd_status_selector.vhd\
					../../generic_components/rtl/adder.vhd\
					../../generic_components/rtl/single_port_2D_ram.vhd\
					../../generic_components/rtl/single_port_linear_ram.vhd\
					../../generic_components/rtl/half_subtractor_unit.vhd\
					../../generic_components/rtl/decrementer.vhd\
					../../generic_components/rtl/half_adder_unit.vhd\
					../../generic_components/rtl/incrementer.vhd\
					../../generic_components/rtl/up_down_counter.vhd\
					../../generic_components/rtl/sync_ld_dff.vhd\
					../../generic_components/rtl/comparator.vhd
	if {$COMPILATION_MODE == "DEINTER_FUNCTIONAL"} {
		analyze -vhdl08 rtl/block_interleaver_func_verification_model.vhd
		elaborate -vhdl -top block_interleaver_func_verification_model\
			-parameter NUMBER_OF_ELEMENTS $MEM_SIZE\
			-parameter NUMBER_OF_LINES $ROW_NUM\
			-parameter WORD_LENGTH $WIDTH\
			-bbox_a 900000
	} elseif {$COMPILATION_MODE == "INTER_FUNCTIONAL"} {
		analyze -sv09 block_interleaver_func_fv.sv
		elaborate -vhdl -top block_interleaver\
			-parameter NUMBER_OF_ELEMENTS $MEM_SIZE\
			-parameter NUMBER_OF_LINES $ROW_NUM\
			-parameter WORD_LENGTH $WIDTH\
			-parameter MODE $INTERLEAVER_MODE\
			-bbox_a 900000
	} elseif {$COMPILATION_MODE == "INTER_DEINTER_RESET_AND_INT_CONTROL"} {
		analyze -sv09 block_deint_int_reset_int_ctrl_fv.sv
		elaborate -vhdl -top block_interleaver\
			-parameter NUMBER_OF_ELEMENTS $MEM_SIZE\
			-parameter NUMBER_OF_LINES $ROW_NUM\
			-parameter WORD_LENGTH $WIDTH\
			-parameter MODE $INTERLEAVER_MODE\
			-bbox_a 900000
	}
}
%% 
%% 
%% proc formal_setup {} {
	clock clk
	reset rst
}
%% 
%% proc add_control_constraints {MEM_SIZE} {
	set_property_compile_time_limit 30s
	#Forcing i_start_cw to 1 for the first cycle
	assume -bound 1 i_start_cw
	assume {i_start_cw |=> not i_start_cw} 
	assume {not i_start_cw |=> not i_start_cw} 

	#Forcing i_valid to be '1' for the max number of cycles
	set bound [expr {$MEM_SIZE - 1}]
	set CMD "assume \{i_start_cw |-> not i_end_cw and i_valid \[*1:$bound\] ##1 i_end_cw and i_valid\}"
	eval $CMD

	#In the last cycle i_end_cw is assert and i_valid is '0' forever
	assume {i_end_cw |=> not i_valid}
	assume {not i_valid |=> not i_valid}
}
%% 
%% proc deinterleaver_functional {MEM_SIZE ROW_NUM WIDTH} {
	clear -all
	dut_compilation $MEM_SIZE $ROW_NUM $WIDTH false DEINTER_FUNCTIONAL

	task -create functional_req -set

	#Not required anymore
	#assume {not i_valid |-> not i_end_cw}
	add_control_constraints $MEM_SIZE
	#External blocks always ready to consume info.
	assume {i_consume_int}
	assume {i_consume_deint}

	#Not required anymore
	#assume  {DEINTERLEAVER_INST.i_consume = INTERLEAVER_INST.o_valid}
	#assume {not INTERLEAVER_INST.GEN_INT.INTERLEAVER_INST.IDP.w_wr_rd_status |-> not w_valid}
	#assume {not DEINTERLEAVER_INST.GEN_INT.DEINTERLEAVER_INST.IDP.w_wr_rd_status |-> not o_valid}

	#Assertion that attest functional operation of interleaver/deinterleaver
	assert {o_valid and o_cnt = 1 |-> o_saved_data = o_data}
	cover {o_valid and o_cnt = 1 |-> o_saved_data = o_data}

	formal_setup
	#Prove script
	set proof_bound [expr {$MEM_SIZE*2 + 2}]
	set_prove_target_bound $proof_bound
	set_max_trace_length $proof_bound
	set_prove_time_limit 80h
	set_engine_mode {Tri Ht}
	prove -task functional_req
	check_return {get_property_list -include {status {cex unreachable}} -task func} {}
	set_prove_target_bound 0
	set_max_trace_length 0
}
%% 
%% proc interface_control_and_reset_req {MEM_SIZE ROW_NUM WIDTH is_interleaver} {
	clear -all
	dut_compilation $MEM_SIZE $ROW_NUM $WIDTH $is_interleaver INTER_DEINTER_RESET_AND_INT_CONTROL
	connect -bind -auto block_deint_int_reset_int_ctrl_fv block_interleaver_top\
		-auto -elaborate\
		-parameter NUMBER_OF_ELEMENTS $MEM_SIZE\
		-parameter NUMBER_OF_LINES $ROW_NUM\
		-parameter WORD_LENGTH $WIDTH
	formal_setup

	#Checking reset requirements
	task -create reset -set -source_task <embedded>\
		-copy_stopats -copy_abstractions all\
		-copy_assumes -copy <embedded>::block_interleaver.block_interleaver_top.REQ_INTER_001_CHECK_01
	task -set reset
	reset -none
	check_return {prove -task reset} "proven"

	#Setting reset expression and removing property already proven in the previous step
	reset rst
	task -set <embedded>
	assert -disable <embedded>::block_interleaver.block_interleaver_top.REQ_INTER_001_CHECK_01

	#Checking interface control requirements
	prove -all	
	check_return {get_property_list -include {status {cex unreachable}}} {}

	#Checking STALL mechanism. 
	#TODO: Needs to be moved to .sv files
	task -create stall -set
	if {$is_interleaver == false} {
		assert {GEN_INT.INTERLEAVER_INST.IC.w_current_state = 1 and not i_valid and not GEN_INT.INTERLEAVER_INST.IC.i_full_ram |=> ##1 $past(GEN_INT.INTERLEAVER_INST.IDP.r_col_cnt) = GEN_INT.INTERLEAVER_INST.IDP.r_col_cnt and\
					     $past(GEN_INT.INTERLEAVER_INST.IDP.w_ram_wr_en = 0) and\
				             $past(GEN_INT.INTERLEAVER_INST.IDP.r_lin_cnt) = GEN_INT.INTERLEAVER_INST.IDP.r_lin_cnt}
		check_code "proven" [prove -task stall]
	} else {
		#assert {GEN_INT.DEINTERLEAVER_INST.IC.w_current_state = 1 and not i_valid and not GEN_INT.DEINTERLEAVER_INST.IC.i_full_ram ##1 i_end_cw = 0 |=> $past(GEN_INT.DEINTERLEAVER_INST.IDP.w_ram_wr_en) = 0 and\
		$past(GEN_INT.DEINTERLEAVER_INST.IDP.w_ram_addr) = GEN_INT.DEINTERLEAVER_INST.IDP.w_ram_addr}
	}
}
%% 
%% proc interleaver_functional {MEM_SIZE ROW_NUM WIDTH} {
	clear -all
	dut_compilation $MEM_SIZE $ROW_NUM $WIDTH false INTER_FUNCTIONAL
	connect -bind -auto block_interleaver_func_fv block_interleaver_top\
		-auto -elaborate\
		-parameter NUMBER_OF_ELEMENTS $MEM_SIZE\
		-parameter NUMBER_OF_LINES $ROW_NUM\
		-parameter WORD_LENGTH $WIDTH
	#add_control_constraints $MEM_SIZE
	#assume {i_consume} 
	formal_setup
	prove -all
	check_return {get_property_list -include {status {cex unreachable}}} {}
}
%% 
%% # set MEM_SIZE 45
%% # set ROW_NUM 15
%% # set WIDTH 4
%% # time [interface_control_and_reset_req $MEM_SIZE $ROW_NUM $WIDTH false]
%% # time [interface_control_and_reset_req $MEM_SIZE $ROW_NUM $WIDTH true]
%% # time [interleaver_functional $MEM_SIZE $ROW_NUM $WIDTH]
%% # time [deinterleaver_functional $MEM_SIZE $ROW_NUM $WIDTH]
%% 
%% source get_parameters.tcl
%% set times [list]
%% foreach param [get_parameters] {
    set MEM_SIZE [lindex $param 0]
    set ROW_NUM [lindex $param 1]
    set WIDTH [lindex $param 2]
puts $WIDTH
	set total_time [time [deinterleaver_functional $MEM_SIZE $ROW_NUM $WIDTH]]
	set total_time [get_property_info -list time {functional_req::property:0}]
	puts "total time: $total_time"
	set t [list $MEM_SIZE $ROW_NUM $WIDTH $total_time]
    set times [linsert $times end $t]
}
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/rtl/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/rtl/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[INFO (VHDL-1067)] rtl/block_interleaver_func_verification_model.vhd(9): executing 'block_interleaver_func_verification_model(number_of_elements=50,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=50,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=50,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=50,number_of_lines=5,word_length=2)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=3)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=4)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=50,word_length=6)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=6)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=6)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=6)(arch)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=6)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=6)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=3)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=4)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=50,number_of_lines=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=4)(bh_comp)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=4)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=50,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=50,number_of_lines=5,word_length=2,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=50,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=50,number_of_lines=5,word_length=2)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/adder.vhd(5): executing 'adder(word_length=6)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=5)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=50,number_of_lines=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=50,word_length=2)(behavioral)'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM005): The name "functional_req::assume:0" is assigned to assumption "i_start_cw".
INFO (IPM005): The name "functional_req::assume:1" is assigned to assumption "i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:2" is assigned to assumption "not i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:3" is assigned to assumption "i_start_cw |-> not i_end_cw and i_valid [*1:49] ##1 i_end_cw and i_valid".
INFO (IPM005): The name "functional_req::assume:4" is assigned to assumption "i_end_cw |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:5" is assigned to assumption "not i_valid |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:6" is assigned to assumption "i_consume_int".
INFO (IPM005): The name "functional_req::assume:7" is assigned to assumption "i_consume_deint".
INFO (IPM004): The name "property:0" is assigned to assertion "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "functional_req", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 77 of 281 design flops, 0 of 0 design latches, 55 of 55 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 288000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 102
    engine_mode                   = Tri Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Tri Ht, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.004s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proof Simplification Iteration 1	[0.00 s]
0.0.Tri: Proof Simplification Iteration 2	[0.01 s]
0.0.Tri: Proof Simplification Iteration 3	[0.02 s]
0.0.Tri: Proof Simplification Iteration 4	[0.03 s]
0.0.PRE: Proof Simplification completed in 0,02 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: ProofGrid is starting event handling
0.0.Ht: Proofgrid shell started at 4681@optmaS1(local) jg_26707_optmaS1_7
0.0.Tri: Proofgrid shell started at 4680@optmaS1(local) jg_26707_optmaS1_7
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0: Running jobs with 9 threads on optmaS1 with 8 cores.
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0,03 s]
0.0.Ht: Trace Attempt  2	[0,03 s]
0.0.Ht: Trace Attempt  3	[0,04 s]
0.0.Ht: Trace Attempt  4	[0,05 s]
0.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Ht: Trace Attempt  5	[0,07 s]
0.0.Ht: Trace Attempt  7	[0,08 s]
0.0.Ht: A trace with 7 cycles was found. [0,12 s]
INFO (IPF047): 0.0.Ht: The cover property "cover:0" was covered in 7 cycles in 0.21 s.
0.0.Ht: Trace Attempt  8	[0,14 s]
0: ProofGrid usable level: 1
0.0.Tri:    0.04" ---- Launching main thread ----
0.0.Tri:    0.61" ---- Launching abstraction thread ----
0.0.Tri:    0.72" ---- Launching multi-phase simplification thread ----
0.0.Tri: Per property time limit expired (1,00 s) [1,05 s]
0.0.Tri: Stopped processing property "property:0"	[1,06 s].
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Tri:    0.82" ---- Launching main thread ----
0.0.Tri:    1.32" ---- Launching abstraction thread ----
0.0.Tri:    1.37" ---- Launching multi-phase simplification thread ----
0.0.Tri: Trace Attempt  2	[0,82 s]
0.0.Tri: Trace Attempt  3	[0,91 s]
0.0.Tri: Trace Attempt  4	[1,02 s]
0.0.Tri: Trace Attempt  5	[1,05 s]
0.0.Ht: Trace Attempt 25	[4,16 s]
0.0.Tri:    5.19" Simplification phase 1 complete
0.0.Tri: Trace Attempt 28	[5,35 s]
0.0.Tri:    7.09" Simplification phase 2 complete
0.0.Ht: Trace Attempt 31	[8,40 s]
0.0.Tri: Trace Attempt 34	[9,72 s]
0.0.Tri:   11.20" Simplification phase 3 complete
  11.20" ---- Completed simplification thread ----
  11.20" ---- Restarting main thread on simplified netlist ----
0.0.Tri:   11.79" ---- Restarting abstraction thread on simplified netlist ----
0.0.Ht: Trace Attempt 36	[13,30 s]
0.0.Ht: Trace Attempt 40	[18,30 s]
0.0.Tri: Trace Attempt 35	[19,72 s]
0.0.Ht: Trace Attempt 44	[24,36 s]
0.0.Tri: Trace Attempt 40	[23,84 s]
0.0.Ht: Trace Attempt 47	[28,99 s]
0.0.Tri: Trace Attempt 44	[28,80 s]
0.0.Tri: Trace Attempt 47	[33,13 s]
0.0.Ht: Trace Attempt 49	[34,81 s]
0.0.Tri: Trace Attempt 50	[38,01 s]
0.0.Ht: Trace Attempt 52	[40,26 s]
0.0.Tri: Trace Attempt 54	[43,41 s]
0.0.Ht: Trace Attempt 54	[46,28 s]
0.0.Tri: Trace Attempt 57	[47,41 s]
0.0.Ht: Trace Attempt 58	[51,13 s]
0.0.Tri: Trace Attempt 59	[51,50 s]
0.0.Tri: Trace Attempt 61	[55,62 s]
0.0.Ht: Trace Attempt 60	[57,02 s]
0.0.Tri: Trace Attempt 63	[60,70 s]
0.0.Ht: Trace Attempt 63	[64,38 s]
0.0.Tri: Trace Attempt 65	[65,44 s]
0.0.Tri: Trace Attempt 67	[69,76 s]
0.0.Ht: Trace Attempt 66	[73,77 s]
0.0.Tri: Trace Attempt 69	[74,45 s]
0.0.Ht: Trace Attempt 69	[79,67 s]
0.0.Tri: Trace Attempt 72	[80,15 s]
0.0.Ht: Trace Attempt 72	[84,94 s]
0.0.Tri: Trace Attempt 74	[85,24 s]
0.0.Tri: Trace Attempt 76	[92,41 s]
0.0.Ht: Trace Attempt 74	[93,83 s]
0.0.Tri: Trace Attempt 78	[98,56 s]
0.0.Ht: Trace Attempt 77	[100,24 s]
0.0.Ht: Trace Attempt 79	[104,61 s]
0.0.Tri: Trace Attempt 80	[103,75 s]
0.0.Tri: Trace Attempt 82	[108,66 s]
0.0.Ht: Trace Attempt 80	[109,98 s]
0.0.Tri: Trace Attempt 83	[113,64 s]
0.0.Ht: Trace Attempt 83	[116,32 s]
0.0.Ht: Trace Attempt 84	[121,49 s]
0.0.Tri: Trace Attempt 85	[121,06 s]
0.0.Tri: Trace Attempt 87	[128,66 s]
0.0.Ht: Trace Attempt 85	[132,80 s]
0.0.Tri: Trace Attempt 89	[134,97 s]
0.0.Ht: Trace Attempt 89	[140,52 s]
0.0.Tri: Trace Attempt 91	[143,02 s]
0.0.Ht: Trace Attempt 91	[148,76 s]
0.0.Tri: Trace Attempt 93	[151,35 s]
0.0.Tri: Trace Attempt 94	[156,40 s]
0.0.Ht: Trace Attempt 93	[158,29 s]
0.0.Tri: Trace Attempt 95	[163,28 s]
0.0.Ht: Trace Attempt 95	[167,42 s]
0.0.Tri: Trace Attempt 96	[171,32 s]
0.0.Ht: Trace Attempt 96	[175,26 s]
0.0.Tri: Trace Attempt 98	[179,49 s]
0.0.Ht: Trace Attempt 97	[183,72 s]
0.0.Tri: Trace Attempt 99	[184,74 s]
0.0.Tri: Trace Attempt 100	[190,32 s]
0.0.Ht: Trace Attempt 99	[194,24 s]
0.0.Tri: Trace Attempt 101	[195,21 s]
0.0.Tri: Trace Attempt 102	[200,41 s]
0.0.Ht: Trace Attempt 101	[207,12 s]
0.0.Tri: Trace Attempt 103	[206,26 s]
0.0.Tri: Stopped processing property "property:0"	[206,27 s].
0.0.Tri: Requesting engine job to stop
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [207,44]
0.0.Tri: Interrupted. [0,04 s]
0.0.Tri: Exited with Success (@ 207,44 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 102	[207,13 s]
0.0.Ht: Interrupted. [19,21 s]
0.0.Ht: Exited with Success (@ 207,69 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        0.79      207.41        0.00       99.62 %
     Ht        0.70      207.38        0.00       99.67 %
    all        0.74      207.40        0.00       99.64 %

    Data read    : 15.62 kiB
    Data written : 1.96 kiB

0: All pending notifications were processed.
No trace exists within specified max_length (102).
INFO (IPF059): Completed proof on task: "functional_req" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 1 (100%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task func'. expected: ''
0,0 seconds
total time: 206,263429
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/rtl/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/rtl/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[INFO (VHDL-1067)] rtl/block_interleaver_func_verification_model.vhd(9): executing 'block_interleaver_func_verification_model(number_of_elements=60,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=60,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=60,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=60,number_of_lines=5,word_length=2)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=3)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=4)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=60,word_length=6)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=6)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=6)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=6)(arch)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=6)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=6)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=3)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=4)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=60,number_of_lines=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=4)(bh_comp)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=4)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=60,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=60,number_of_lines=5,word_length=2,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=60,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=60,number_of_lines=5,word_length=2)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/adder.vhd(5): executing 'adder(word_length=6)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=5)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=60,number_of_lines=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=60,word_length=2)(behavioral)'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM005): The name "functional_req::assume:0" is assigned to assumption "i_start_cw".
INFO (IPM005): The name "functional_req::assume:1" is assigned to assumption "i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:2" is assigned to assumption "not i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:3" is assigned to assumption "i_start_cw |-> not i_end_cw and i_valid [*1:59] ##1 i_end_cw and i_valid".
INFO (IPM005): The name "functional_req::assume:4" is assigned to assumption "i_end_cw |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:5" is assigned to assumption "not i_valid |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:6" is assigned to assumption "i_consume_int".
INFO (IPM005): The name "functional_req::assume:7" is assigned to assumption "i_consume_deint".
INFO (IPM004): The name "property:0" is assigned to assertion "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "functional_req", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 77 of 321 design flops, 0 of 0 design latches, 65 of 65 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 288000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 122
    engine_mode                   = Tri Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Tri Ht, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.054s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proof Simplification Iteration 1	[0.00 s]
0.0.Tri: Proof Simplification Iteration 2	[0.00 s]
0.0.Tri: Proof Simplification Iteration 3	[0.01 s]
0.0.Tri: Proof Simplification Iteration 4	[0.01 s]
0.0.PRE: Proof Simplification completed in 0,01 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: ProofGrid is starting event handling
0.0.Tri: Proofgrid shell started at 7731@optmaS1(local) jg_26707_optmaS1_8
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Ht: Proofgrid shell started at 7732@optmaS1(local) jg_26707_optmaS1_8
0: Running jobs with 9 threads on optmaS1 with 8 cores.
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0,08 s]
0.0.Ht: Trace Attempt  2	[0,10 s]
0.0.Ht: Trace Attempt  3	[0,10 s]
0.0.Tri:    0.06" ---- Launching main thread ----
0.0.Ht: Trace Attempt  4	[0,11 s]
0.0.Ht: Trace Attempt  5	[0,11 s]
0.0.Ht: Trace Attempt  7	[0,20 s]
0.0.Ht: A trace with 7 cycles was found. [0,20 s]
INFO (IPF047): 0.0.Ht: The cover property "cover:0" was covered in 7 cycles in 0.27 s.
0.0.Ht: Trace Attempt  8	[0,21 s]
0.0.Tri: Per property time limit expired (1,00 s) [1,04 s]
0.0.Tri: Stopped processing property "property:0"	[1,04 s].
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Tri:    0.72" ---- Launching abstraction thread ----
0.0.Tri:    0.75" ---- Launching multi-phase simplification thread ----
0.0.Tri:    0.81" ---- Launching main thread ----
0.0.Tri:    1.12" ---- Launching abstraction thread ----
0: ProofGrid usable level: 1
0.0.Tri:    1.19" ---- Launching multi-phase simplification thread ----
0.0.Tri: Trace Attempt  2	[1,15 s]
0.0.Tri: Trace Attempt  3	[1,16 s]
0.0.Tri: Trace Attempt  4	[1,17 s]
0.0.Tri: Trace Attempt  5	[1,40 s]
0.0.Ht: Trace Attempt 25	[4,32 s]
0.0.Tri:    4.68" Simplification phase 1 complete
0.0.Tri: Trace Attempt 28	[5,62 s]
0.0.Tri:    6.58" Simplification phase 2 complete
0.0.Ht: Trace Attempt 32	[8,78 s]
0.0.Tri: Trace Attempt 35	[9,63 s]
0.0.Tri:   11.33" Simplification phase 3 complete
0.0.Tri:   11.33" ---- Completed simplification thread ----
0.0.Tri:   11.33" ---- Restarting main thread on simplified netlist ----
0.0.Tri:   11.87" ---- Restarting abstraction thread on simplified netlist ----
0.0.Ht: Trace Attempt 36	[13,26 s]
0.0.Ht: Trace Attempt 39	[18,12 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 0: Initiating shutdown of proof [21,73]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 40	[20,47 s]
0.0.Ht: Interrupted. [1,57 s]
0.0.Tri: Stopped processing property "property:0"	[20,66 s].
0.0.Ht: Exited with Success (@ 21,93 s)
0.0.Tri: Trace Attempt 36	[10,41 s]
0.0.Tri: Interrupted. [0,01 s]
0.0.Tri: Exited with Success (@ 21,93 s)
0: ProofGrid usable level: 0
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        0.24       21.88        0.00       98.94 %
     Ht        0.98       21.01        0.00       95.53 %
    all        0.61       21.45        0.00       97.24 %

    Data read    : 8.99 kiB
    Data written : 1.55 kiB

0: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 1 (100%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task func'. expected: ''
0,0 seconds
total time: 20,415824
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
INFO (IPL005): Received request to exit from the console.
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
ERROR at line 181 in file t.tcl, more info in Tcl-variable errorInfo
ERROR (ENL053): Internal error in jg_frontend process during analyze.
    Note code "	" and send it and your testcase to support@cadence.com.


INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
