// Seed: 2527404502
module module_0 (
    output supply0 id_0,
    input uwire id_1,
    output uwire id_2,
    input wor id_3,
    input uwire id_4,
    input tri0 id_5,
    input wand id_6,
    output wor id_7,
    input wor id_8,
    output tri0 id_9
);
  wire id_11;
  assign id_9 = 1;
  tri1 id_12 = 1;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri  id_1,
    output wire id_2,
    input  tri0 id_3,
    input  tri1 id_4
);
  module_0 modCall_1 (
      id_2,
      id_3,
      id_2,
      id_3,
      id_3,
      id_1,
      id_0,
      id_2,
      id_3,
      id_2
  );
endmodule
